#! /usr/local/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-954-g359b2b65)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x5583e07d7620 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x5583e07c3350 .scope module, "mips_cpu_bus_tb" "mips_cpu_bus_tb" 3 1;
 .timescale -9 -10;
P_0x5583e0712050 .param/str "DATA_INIT_FILE" 0 3 5, "\000";
P_0x5583e0712090 .param/str "INSTR_INIT_FILE" 0 3 4, "test/1-binary/multu/multu_1.hex.txt";
P_0x5583e07120d0 .param/l "TIMEOUT_CYCLES" 0 3 6, +C4<00000000000000000000000111110100>;
v0x5583e082c8a0_0 .net "active", 0 0, v0x5583e08241d0_0;  1 drivers
v0x5583e082c960_0 .net "address", 31 0, v0x5583e08274a0_0;  1 drivers
v0x5583e082ca20_0 .net "byteenable", 3 0, v0x5583e0827580_0;  1 drivers
v0x5583e082cb50_0 .var "clk", 0 0;
v0x5583e082cd00_0 .var "clk_enable", 0 0;
v0x5583e082cdc0_0 .var/i "counter", 31 0;
v0x5583e082cea0_0 .net "read", 0 0, v0x5583e0827640_0;  1 drivers
v0x5583e082cf40_0 .net "readdata", 31 0, v0x5583e082c230_0;  1 drivers
v0x5583e082d090_0 .net "register_v0", 31 0, L_0x5583e083fd20;  1 drivers
v0x5583e082d1e0_0 .var "rst", 0 0;
v0x5583e082d280_0 .net "waitrequest", 0 0, v0x5583e082c580_0;  1 drivers
v0x5583e082d3b0_0 .net "write", 0 0, v0x5583e08278f0_0;  1 drivers
v0x5583e082d4e0_0 .net "writedata", 31 0, v0x5583e08279b0_0;  1 drivers
E_0x5583e06e77b0 .event negedge, v0x5583e081bdd0_0;
S_0x5583e07f1920 .scope module, "CPU" "mips_cpu_bus" 3 73, 4 1 0, S_0x5583e07c3350;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /OUTPUT 32 "address";
    .port_info 5 /OUTPUT 1 "write";
    .port_info 6 /OUTPUT 1 "read";
    .port_info 7 /INPUT 1 "waitrequest";
    .port_info 8 /OUTPUT 32 "writedata";
    .port_info 9 /OUTPUT 4 "byteenable";
    .port_info 10 /INPUT 32 "readdata";
v0x5583e0826d30_0 .net "active", 0 0, v0x5583e08241d0_0;  alias, 1 drivers
v0x5583e0829ef0_0 .net "address", 31 0, v0x5583e08274a0_0;  alias, 1 drivers
v0x5583e082a000_0 .net "byteenable", 3 0, v0x5583e0827580_0;  alias, 1 drivers
v0x5583e082a0f0_0 .net "clk", 0 0, v0x5583e082cb50_0;  1 drivers
v0x5583e082a190_0 .net "clk_enable", 0 0, L_0x5583e082d630;  1 drivers
v0x5583e082a280_0 .net "data_address", 31 0, v0x5583e0824de0_0;  1 drivers
v0x5583e082a370_0 .net "data_byteenable", 3 0, v0x5583e081bf70_0;  1 drivers
v0x5583e082a430_0 .net "data_read", 0 0, v0x5583e081c120_0;  1 drivers
v0x5583e082a4d0_0 .net "data_readdata", 31 0, v0x5583e08295a0_0;  1 drivers
v0x5583e082a620_0 .net "data_write", 0 0, v0x5583e081c1e0_0;  1 drivers
v0x5583e082a6c0_0 .net "data_writedata", 31 0, v0x5583e08250a0_0;  1 drivers
v0x5583e082a780_0 .net "instr_address", 31 0, v0x5583e08253f0_0;  1 drivers
v0x5583e082a890_0 .net "instr_read", 0 0, v0x5583e08254b0_0;  1 drivers
v0x5583e082a980_0 .net "instr_readdata", 31 0, v0x5583e08296e0_0;  1 drivers
v0x5583e082aad0_0 .net "read", 0 0, v0x5583e0827640_0;  alias, 1 drivers
v0x5583e082ab70_0 .net "readdata", 31 0, v0x5583e082c230_0;  alias, 1 drivers
v0x5583e082ac80_0 .net "register_v0", 31 0, L_0x5583e083fd20;  alias, 1 drivers
v0x5583e082aea0_0 .net "reset", 0 0, v0x5583e082d1e0_0;  1 drivers
v0x5583e082af40_0 .net "stall", 0 0, v0x5583e0829960_0;  1 drivers
v0x5583e082afe0_0 .net "waitrequest", 0 0, v0x5583e082c580_0;  alias, 1 drivers
v0x5583e082b0d0_0 .net "write", 0 0, v0x5583e08278f0_0;  alias, 1 drivers
v0x5583e082b1c0_0 .net "writedata", 31 0, v0x5583e08279b0_0;  alias, 1 drivers
L_0x5583e082d630 .reduce/nor v0x5583e0829960_0;
S_0x5583e07f0430 .scope module, "cpuInst" "mips_cpu_harvard" 4 51, 5 1 0, S_0x5583e07f1920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clk_enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 1 "active";
    .port_info 4 /OUTPUT 32 "register_v0";
    .port_info 5 /INPUT 32 "instr_readdata";
    .port_info 6 /OUTPUT 32 "instr_address";
    .port_info 7 /OUTPUT 4 "byte_enable";
    .port_info 8 /OUTPUT 1 "instr_read";
    .port_info 9 /OUTPUT 32 "data_address";
    .port_info 10 /OUTPUT 1 "data_write";
    .port_info 11 /OUTPUT 1 "data_read";
    .port_info 12 /OUTPUT 32 "data_writedata";
    .port_info 13 /INPUT 32 "data_readdata";
v0x5583e0823af0_0 .net "HI_alu2reg", 31 0, v0x5583e0805720_0;  1 drivers
v0x5583e0823bd0_0 .net "HI_reg2alu", 31 0, v0x5583e08211b0_0;  1 drivers
v0x5583e0823ce0_0 .net "HI_write_enable", 0 0, v0x5583e081b290_0;  1 drivers
v0x5583e0823dd0_0 .net "LO_alu2reg", 31 0, v0x5583e07e2470_0;  1 drivers
v0x5583e0823ec0_0 .net "LO_reg2alu", 31 0, v0x5583e0821510_0;  1 drivers
v0x5583e0824020_0 .net "LO_write_enable", 0 0, v0x5583e081b330_0;  1 drivers
v0x5583e0824110_0 .var "act", 0 0;
v0x5583e08241d0_0 .var "active", 0 0;
v0x5583e0824270_0 .net "alu_control", 4 0, v0x5583e081b3f0_0;  1 drivers
v0x5583e08243a0_0 .net "alu_input", 31 0, v0x5583e081e2f0_0;  1 drivers
v0x5583e08244b0_0 .net "alu_sel", 0 0, v0x5583e081beb0_0;  1 drivers
v0x5583e08245a0_0 .net "aluout", 31 0, v0x5583e0819c00_0;  1 drivers
v0x5583e08246b0_0 .net "branch_cond", 2 0, v0x5583e081b490_0;  1 drivers
v0x5583e08247c0_0 .net "branch_is_true", 0 0, v0x5583e081a060_0;  1 drivers
v0x5583e0824860_0 .net "byte_enable", 3 0, v0x5583e081bf70_0;  alias, 1 drivers
v0x5583e0824920_0 .net "byte_offset", 1 0, L_0x5583e0843dd0;  1 drivers
v0x5583e0824a10_0 .net "clk", 0 0, v0x5583e082cb50_0;  alias, 1 drivers
v0x5583e0824bc0_0 .net "clk_enable", 0 0, L_0x5583e082d630;  alias, 1 drivers
v0x5583e0824c80_0 .var "clken", 0 0;
v0x5583e0824d20_0 .net "curr_pc", 31 0, v0x5583e081fa90_0;  1 drivers
v0x5583e0824de0_0 .var "data_address", 31 0;
v0x5583e0824ec0_0 .net "data_read", 0 0, v0x5583e081c120_0;  alias, 1 drivers
v0x5583e0824f60_0 .net "data_readdata", 31 0, v0x5583e08295a0_0;  alias, 1 drivers
v0x5583e0825000_0 .net "data_write", 0 0, v0x5583e081c1e0_0;  alias, 1 drivers
v0x5583e08250a0_0 .var "data_writedata", 31 0;
v0x5583e0825160_0 .net "extended_data", 31 0, v0x5583e0823630_0;  1 drivers
v0x5583e0825270_0 .net "extended_imm", 31 0, L_0x5583e083e570;  1 drivers
v0x5583e0825330_0 .net "imm", 15 0, L_0x5583e082d7b0;  1 drivers
v0x5583e08253f0_0 .var "instr_address", 31 0;
v0x5583e08254b0_0 .var "instr_read", 0 0;
v0x5583e0825570_0 .net "instr_readdata", 31 0, v0x5583e08296e0_0;  alias, 1 drivers
v0x5583e0825680_0 .net "is_branch", 0 0, v0x5583e081c600_0;  1 drivers
v0x5583e0825770_0 .net "j_addr", 25 0, L_0x5583e082d6f0;  1 drivers
v0x5583e0825830_0 .net "link_pc", 31 0, L_0x5583e083dd30;  1 drivers
v0x5583e0825920_0 .net "lwlr_data", 31 0, v0x5583e081d870_0;  1 drivers
v0x5583e0825a30_0 .net "lwlr_sel", 1 0, v0x5583e081c830_0;  1 drivers
v0x5583e0825af0_0 .net "next_pc", 31 0, v0x5583e0820a00_0;  1 drivers
v0x5583e0825be0_0 .net "pc_sel", 1 0, v0x5583e081c910_0;  1 drivers
v0x5583e0825cf0_0 .net "rd", 4 0, L_0x5583e082daa0;  1 drivers
v0x5583e0825db0_0 .net "reg_addr_sel", 1 0, v0x5583e081cad0_0;  1 drivers
v0x5583e0825ea0_0 .net "reg_data_a", 31 0, v0x5583e0822190_0;  1 drivers
v0x5583e0825f60_0 .net "reg_data_b", 31 0, v0x5583e08222a0_0;  1 drivers
v0x5583e0826020_0 .net "reg_data_sel", 1 0, v0x5583e081cbb0_0;  1 drivers
v0x5583e0826130_0 .net "reg_write_addr", 4 0, v0x5583e081dd70_0;  1 drivers
v0x5583e0826240_0 .net "reg_write_data", 31 0, v0x5583e081eef0_0;  1 drivers
v0x5583e0826350_0 .net "reg_write_enable", 0 0, v0x5583e081cc90_0;  1 drivers
v0x5583e0826440_0 .net "register_v0", 31 0, L_0x5583e083fd20;  alias, 1 drivers
v0x5583e0826500_0 .net "reset", 0 0, v0x5583e082d1e0_0;  alias, 1 drivers
v0x5583e0826630_0 .net "rs", 4 0, L_0x5583e082d850;  1 drivers
v0x5583e08266d0_0 .net "rt", 4 0, L_0x5583e082d8f0;  1 drivers
v0x5583e0826770_0 .net "shamt", 4 0, L_0x5583e083ea40;  1 drivers
v0x5583e0826880_0 .net "signextend_sel", 0 0, v0x5583e081cfd0_0;  1 drivers
E_0x5583e06e81b0/0 .event edge, v0x5583e0824110_0, v0x5583e0824bc0_0, v0x5583e081cd50_0, v0x5583e081fa90_0;
E_0x5583e06e81b0/1 .event edge, v0x5583e081d790_0, v0x5583e0819c00_0;
E_0x5583e06e81b0 .event/or E_0x5583e06e81b0/0, E_0x5583e06e81b0/1;
L_0x5583e082d6f0 .part v0x5583e08296e0_0, 0, 26;
L_0x5583e082d7b0 .part v0x5583e08296e0_0, 0, 16;
L_0x5583e082d850 .part v0x5583e08296e0_0, 21, 5;
L_0x5583e082d8f0 .part v0x5583e08296e0_0, 16, 5;
L_0x5583e082daa0 .part v0x5583e08296e0_0, 11, 5;
L_0x5583e083e780 .part v0x5583e081c830_0, 1, 1;
L_0x5583e0843e70 .part v0x5583e081c830_0, 0, 1;
S_0x5583e07eefe0 .scope module, "ALU_1" "ALU" 5 148, 6 3 0, S_0x5583e07f0430;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 5 "alu_control";
    .port_info 3 /INPUT 3 "branch_cond";
    .port_info 4 /INPUT 32 "LO_input";
    .port_info 5 /INPUT 32 "HI_input";
    .port_info 6 /INPUT 5 "sa";
    .port_info 7 /OUTPUT 32 "alu_result";
    .port_info 8 /OUTPUT 1 "branch_cond_true";
    .port_info 9 /OUTPUT 32 "LO_output";
    .port_info 10 /OUTPUT 32 "HI_output";
    .port_info 11 /OUTPUT 2 "byte_offset";
enum0x5583e077d950 .enum4 (5)
   "CONTROL_ADD" 5'b00000,
   "CONTROL_SUB" 5'b00001,
   "CONTROL_AND" 5'b00010,
   "CONTROL_ANDI" 5'b00011,
   "CONTROL_OR" 5'b00100,
   "CONTROL_ORI" 5'b00101,
   "CONTROL_XOR" 5'b00110,
   "CONTROL_XORI" 5'b00111,
   "CONTROL_SLT" 5'b01000,
   "CONTROL_SLTU" 5'b01001,
   "CONTROL_SLL" 5'b01010,
   "CONTROL_SLLV" 5'b01011,
   "CONTROL_SRL" 5'b01100,
   "CONTROL_SRLV" 5'b01101,
   "CONTROL_SRA" 5'b01110,
   "CONTROL_SRAV" 5'b01111,
   "CONTROL_MULT" 5'b10000,
   "CONTROL_MULTU" 5'b10001,
   "CONTROL_DIV" 5'b10010,
   "CONTROL_DIVU" 5'b10011,
   "CONTROL_LUI" 5'b10100,
   "CONTROL_MTLO" 5'b10101,
   "CONTROL_MTHI" 5'b10110,
   "CONTROL_LWLR" 5'b10111,
   "CONTROL_MFLO" 5'b11000,
   "CONTROL_MFHI" 5'b11001
 ;
enum0x5583e0780510 .enum4 (3)
   "BRANCH_NOTHING" 3'b000,
   "BRANCH_EQUAL" 3'b001,
   "BRANCH_NOT_EQUAL" 3'b010,
   "BRANCH_LTZ" 3'b011,
   "BRANCH_GTZ" 3'b100,
   "BRANCH_LTEZ" 3'b101,
   "BRANCH_GTEZ" 3'b110
 ;
L_0x5583e0805600 .functor AND 32, v0x5583e0822190_0, L_0x5583e083ec10, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0x5583e07e5680 .functor AND 32, v0x5583e0822190_0, v0x5583e081e2f0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0x5583e07e1ea0 .functor OR 32, v0x5583e0822190_0, L_0x5583e083ec10, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5583e06e2f90 .functor OR 32, v0x5583e0822190_0, v0x5583e081e2f0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5583e083f570 .functor XOR 32, v0x5583e0822190_0, L_0x5583e083ec10, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5583e083f5e0 .functor XOR 32, v0x5583e0822190_0, v0x5583e081e2f0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5583e083ffa0 .functor NOT 32, v0x5583e081e2f0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5583e07becd0_0 .net "A", 31 0, v0x5583e0822190_0;  alias, 1 drivers
v0x5583e07b6b30_0 .net "B", 31 0, v0x5583e081e2f0_0;  alias, 1 drivers
v0x5583e0808ad0_0 .net "HI_input", 31 0, v0x5583e08211b0_0;  alias, 1 drivers
v0x5583e0805720_0 .var "HI_output", 31 0;
v0x5583e0801b40_0 .net "LO_input", 31 0, v0x5583e0821510_0;  alias, 1 drivers
v0x5583e07e2470_0 .var "LO_output", 31 0;
L_0x7f08ac8da0f0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5583e06f8bf0_0 .net/2u *"_ivl_0", 15 0, L_0x7f08ac8da0f0;  1 drivers
v0x5583e0816270_0 .net *"_ivl_10", 31 0, L_0x5583e0805600;  1 drivers
v0x5583e0816350_0 .net *"_ivl_102", 63 0, L_0x5583e0841cd0;  1 drivers
L_0x7f08ac8da498 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5583e0816430_0 .net *"_ivl_105", 31 0, L_0x7f08ac8da498;  1 drivers
v0x5583e0816510_0 .net *"_ivl_106", 63 0, L_0x5583e0841ed0;  1 drivers
L_0x7f08ac8da4e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5583e08165f0_0 .net *"_ivl_109", 31 0, L_0x7f08ac8da4e0;  1 drivers
L_0x7f08ac8da528 .functor BUFT 1, C4<10000>, C4<0>, C4<0>, C4<0>;
v0x5583e08166d0_0 .net/2u *"_ivl_112", 4 0, L_0x7f08ac8da528;  1 drivers
v0x5583e08167b0_0 .net *"_ivl_114", 0 0, L_0x5583e0842250;  1 drivers
v0x5583e0816870_0 .net *"_ivl_117", 31 0, L_0x5583e0842340;  1 drivers
v0x5583e0816950_0 .net *"_ivl_119", 31 0, L_0x5583e0842130;  1 drivers
v0x5583e0816a30_0 .net *"_ivl_12", 31 0, L_0x5583e07e5680;  1 drivers
L_0x7f08ac8da570 .functor BUFT 1, C4<10000>, C4<0>, C4<0>, C4<0>;
v0x5583e0816b10_0 .net/2u *"_ivl_122", 4 0, L_0x7f08ac8da570;  1 drivers
v0x5583e0816bf0_0 .net *"_ivl_124", 0 0, L_0x5583e0842830;  1 drivers
v0x5583e0816cb0_0 .net *"_ivl_127", 31 0, L_0x5583e0842920;  1 drivers
v0x5583e0816d90_0 .net *"_ivl_129", 31 0, L_0x5583e0842b10;  1 drivers
L_0x7f08ac8da5b8 .functor BUFT 1, C4<10010>, C4<0>, C4<0>, C4<0>;
v0x5583e0816e70_0 .net/2u *"_ivl_132", 4 0, L_0x7f08ac8da5b8;  1 drivers
v0x5583e0816f50_0 .net *"_ivl_134", 0 0, L_0x5583e0842ea0;  1 drivers
v0x5583e0817010_0 .net/s *"_ivl_136", 31 0, L_0x5583e0842f90;  1 drivers
v0x5583e08170f0_0 .net *"_ivl_138", 31 0, L_0x5583e0842c50;  1 drivers
L_0x7f08ac8da600 .functor BUFT 1, C4<10010>, C4<0>, C4<0>, C4<0>;
v0x5583e08171d0_0 .net/2u *"_ivl_142", 4 0, L_0x7f08ac8da600;  1 drivers
v0x5583e08172b0_0 .net *"_ivl_144", 0 0, L_0x5583e08432d0;  1 drivers
v0x5583e0817370_0 .net/s *"_ivl_146", 31 0, L_0x5583e08433c0;  1 drivers
v0x5583e0817450_0 .net *"_ivl_148", 31 0, L_0x5583e08435f0;  1 drivers
v0x5583e0817530_0 .net *"_ivl_153", 29 0, L_0x5583e08439f0;  1 drivers
L_0x7f08ac8da648 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5583e0817610_0 .net/2u *"_ivl_154", 1 0, L_0x7f08ac8da648;  1 drivers
L_0x7f08ac8da180 .functor BUFT 1, C4<00101>, C4<0>, C4<0>, C4<0>;
v0x5583e08176f0_0 .net/2u *"_ivl_16", 4 0, L_0x7f08ac8da180;  1 drivers
v0x5583e08177d0_0 .net *"_ivl_18", 0 0, L_0x5583e083f150;  1 drivers
v0x5583e0817890_0 .net *"_ivl_20", 31 0, L_0x5583e07e1ea0;  1 drivers
v0x5583e0817970_0 .net *"_ivl_22", 31 0, L_0x5583e06e2f90;  1 drivers
L_0x7f08ac8da1c8 .functor BUFT 1, C4<00111>, C4<0>, C4<0>, C4<0>;
v0x5583e0817a50_0 .net/2u *"_ivl_26", 4 0, L_0x7f08ac8da1c8;  1 drivers
v0x5583e0817b30_0 .net *"_ivl_28", 0 0, L_0x5583e083f480;  1 drivers
v0x5583e0817bf0_0 .net *"_ivl_3", 15 0, L_0x5583e083eb40;  1 drivers
v0x5583e0817cd0_0 .net *"_ivl_30", 31 0, L_0x5583e083f570;  1 drivers
v0x5583e0817db0_0 .net *"_ivl_32", 31 0, L_0x5583e083f5e0;  1 drivers
v0x5583e0817e90_0 .net *"_ivl_36", 0 0, L_0x5583e083f820;  1 drivers
L_0x7f08ac8da210 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x5583e0817f50_0 .net/2u *"_ivl_38", 31 0, L_0x7f08ac8da210;  1 drivers
L_0x7f08ac8da258 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5583e0818030_0 .net/2u *"_ivl_40", 31 0, L_0x7f08ac8da258;  1 drivers
v0x5583e0818110_0 .net *"_ivl_44", 0 0, L_0x5583e083fad0;  1 drivers
L_0x7f08ac8da2a0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x5583e08181d0_0 .net/2u *"_ivl_46", 31 0, L_0x7f08ac8da2a0;  1 drivers
L_0x7f08ac8da2e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5583e08182b0_0 .net/2u *"_ivl_48", 31 0, L_0x7f08ac8da2e8;  1 drivers
L_0x7f08ac8da330 .functor BUFT 1, C4<00001>, C4<0>, C4<0>, C4<0>;
v0x5583e0818390_0 .net/2u *"_ivl_52", 4 0, L_0x7f08ac8da330;  1 drivers
v0x5583e0818470_0 .net *"_ivl_54", 0 0, L_0x5583e083feb0;  1 drivers
v0x5583e0818530_0 .net *"_ivl_56", 31 0, L_0x5583e083ffa0;  1 drivers
L_0x7f08ac8da378 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x5583e0818610_0 .net/2u *"_ivl_58", 31 0, L_0x7f08ac8da378;  1 drivers
L_0x7f08ac8da138 .functor BUFT 1, C4<00011>, C4<0>, C4<0>, C4<0>;
v0x5583e08186f0_0 .net/2u *"_ivl_6", 4 0, L_0x7f08ac8da138;  1 drivers
v0x5583e08187d0_0 .net *"_ivl_60", 31 0, L_0x5583e0840010;  1 drivers
L_0x7f08ac8da3c0 .functor BUFT 1, C4<01010>, C4<0>, C4<0>, C4<0>;
v0x5583e08188b0_0 .net/2u *"_ivl_66", 4 0, L_0x7f08ac8da3c0;  1 drivers
v0x5583e0818990_0 .net *"_ivl_68", 0 0, L_0x5583e0840530;  1 drivers
v0x5583e0818a50_0 .net *"_ivl_70", 31 0, L_0x5583e0840620;  1 drivers
v0x5583e0818b30_0 .net *"_ivl_72", 31 0, L_0x5583e0840760;  1 drivers
L_0x7f08ac8da408 .functor BUFT 1, C4<01100>, C4<0>, C4<0>, C4<0>;
v0x5583e0818c10_0 .net/2u *"_ivl_76", 4 0, L_0x7f08ac8da408;  1 drivers
v0x5583e0818cf0_0 .net *"_ivl_78", 0 0, L_0x5583e08406c0;  1 drivers
v0x5583e0818db0_0 .net *"_ivl_8", 0 0, L_0x5583e083edd0;  1 drivers
v0x5583e0818e70_0 .net *"_ivl_80", 31 0, L_0x5583e0840b80;  1 drivers
v0x5583e0818f50_0 .net *"_ivl_82", 31 0, L_0x5583e08408a0;  1 drivers
L_0x7f08ac8da450 .functor BUFT 1, C4<01110>, C4<0>, C4<0>, C4<0>;
v0x5583e0819030_0 .net/2u *"_ivl_86", 4 0, L_0x7f08ac8da450;  1 drivers
v0x5583e0819110_0 .net *"_ivl_88", 0 0, L_0x5583e0840f70;  1 drivers
v0x5583e08191d0_0 .net *"_ivl_90", 31 0, L_0x5583e0841060;  1 drivers
v0x5583e08192b0_0 .net *"_ivl_92", 31 0, L_0x5583e08411e0;  1 drivers
v0x5583e08197a0_0 .net/s *"_ivl_96", 63 0, L_0x5583e0841740;  1 drivers
v0x5583e0819880_0 .net/s *"_ivl_98", 63 0, L_0x5583e08419f0;  1 drivers
v0x5583e0819960_0 .net "adder_B", 31 0, L_0x5583e0840270;  1 drivers
v0x5583e0819a40_0 .net "adder_result", 31 0, L_0x5583e08403b0;  1 drivers
v0x5583e0819b20_0 .net "alu_control", 4 0, v0x5583e081b3f0_0;  alias, 1 drivers
v0x5583e0819c00_0 .var "alu_result", 31 0;
v0x5583e0819ce0_0 .net "bitwise_and", 31 0, L_0x5583e083efe0;  1 drivers
v0x5583e0819dc0_0 .net "bitwise_or", 31 0, L_0x5583e083f2b0;  1 drivers
v0x5583e0819ea0_0 .net "bitwise_xor", 31 0, L_0x5583e083f690;  1 drivers
v0x5583e0819f80_0 .net "branch_cond", 2 0, v0x5583e081b490_0;  alias, 1 drivers
v0x5583e081a060_0 .var "branch_cond_true", 0 0;
v0x5583e081a120_0 .net "byte_offset", 1 0, L_0x5583e0843dd0;  alias, 1 drivers
v0x5583e081a200_0 .net "immediate_zero_extend", 31 0, L_0x5583e083ec10;  1 drivers
v0x5583e081a2e0_0 .net "less_than_signed", 31 0, L_0x5583e083fc80;  1 drivers
v0x5583e081a3c0_0 .net "less_than_unsigned", 31 0, L_0x5583e083f950;  1 drivers
v0x5583e081a4a0_0 .net "lwlr_addr", 31 0, L_0x5583e0843ae0;  1 drivers
v0x5583e081a580_0 .net "product_hi", 31 0, L_0x5583e0842560;  1 drivers
v0x5583e081a660_0 .net "product_lo", 31 0, L_0x5583e0842bb0;  1 drivers
v0x5583e081a740_0 .net "quotient", 31 0, L_0x5583e0842cf0;  1 drivers
v0x5583e081a820_0 .net "remainder", 31 0, L_0x5583e0843690;  1 drivers
v0x5583e081a900_0 .net "sa", 4 0, L_0x5583e083ea40;  alias, 1 drivers
v0x5583e081a9e0_0 .net "shift_left_logical", 31 0, L_0x5583e0840800;  1 drivers
v0x5583e081aac0_0 .net "shift_right_arithmetic", 31 0, L_0x5583e0841490;  1 drivers
v0x5583e081aba0_0 .net "shift_right_logical", 31 0, L_0x5583e0840ce0;  1 drivers
v0x5583e081ac80_0 .net/s "signed_product", 63 0, L_0x5583e0841b90;  1 drivers
v0x5583e081ad60_0 .net "unsigned_product", 63 0, L_0x5583e0841ff0;  1 drivers
E_0x5583e06f1590/0 .event edge, v0x5583e0819b20_0, v0x5583e0819a40_0, v0x5583e0819ce0_0, v0x5583e0819dc0_0;
E_0x5583e06f1590/1 .event edge, v0x5583e0819ea0_0, v0x5583e081a2e0_0, v0x5583e081a3c0_0, v0x5583e081a9e0_0;
E_0x5583e06f1590/2 .event edge, v0x5583e081aba0_0, v0x5583e081aac0_0, v0x5583e07b6b30_0, v0x5583e081a4a0_0;
E_0x5583e06f1590/3 .event edge, v0x5583e0801b40_0, v0x5583e0808ad0_0, v0x5583e0819f80_0, v0x5583e07becd0_0;
E_0x5583e06f1590/4 .event edge, v0x5583e081a580_0, v0x5583e081a660_0, v0x5583e081a740_0, v0x5583e081a820_0;
E_0x5583e06f1590 .event/or E_0x5583e06f1590/0, E_0x5583e06f1590/1, E_0x5583e06f1590/2, E_0x5583e06f1590/3, E_0x5583e06f1590/4;
L_0x5583e083eb40 .part v0x5583e081e2f0_0, 0, 16;
L_0x5583e083ec10 .concat [ 16 16 0 0], L_0x5583e083eb40, L_0x7f08ac8da0f0;
L_0x5583e083edd0 .cmp/eq 5, v0x5583e081b3f0_0, L_0x7f08ac8da138;
L_0x5583e083efe0 .functor MUXZ 32, L_0x5583e07e5680, L_0x5583e0805600, L_0x5583e083edd0, C4<>;
L_0x5583e083f150 .cmp/eq 5, v0x5583e081b3f0_0, L_0x7f08ac8da180;
L_0x5583e083f2b0 .functor MUXZ 32, L_0x5583e06e2f90, L_0x5583e07e1ea0, L_0x5583e083f150, C4<>;
L_0x5583e083f480 .cmp/eq 5, v0x5583e081b3f0_0, L_0x7f08ac8da1c8;
L_0x5583e083f690 .functor MUXZ 32, L_0x5583e083f5e0, L_0x5583e083f570, L_0x5583e083f480, C4<>;
L_0x5583e083f820 .cmp/gt 32, v0x5583e081e2f0_0, v0x5583e0822190_0;
L_0x5583e083f950 .functor MUXZ 32, L_0x7f08ac8da258, L_0x7f08ac8da210, L_0x5583e083f820, C4<>;
L_0x5583e083fad0 .cmp/gt.s 32, v0x5583e081e2f0_0, v0x5583e0822190_0;
L_0x5583e083fc80 .functor MUXZ 32, L_0x7f08ac8da2e8, L_0x7f08ac8da2a0, L_0x5583e083fad0, C4<>;
L_0x5583e083feb0 .cmp/eq 5, v0x5583e081b3f0_0, L_0x7f08ac8da330;
L_0x5583e0840010 .arith/sum 32, L_0x5583e083ffa0, L_0x7f08ac8da378;
L_0x5583e0840270 .functor MUXZ 32, v0x5583e081e2f0_0, L_0x5583e0840010, L_0x5583e083feb0, C4<>;
L_0x5583e08403b0 .arith/sum 32, v0x5583e0822190_0, L_0x5583e0840270;
L_0x5583e0840530 .cmp/eq 5, v0x5583e081b3f0_0, L_0x7f08ac8da3c0;
L_0x5583e0840620 .shift/l 32, v0x5583e081e2f0_0, L_0x5583e083ea40;
L_0x5583e0840760 .shift/l 32, v0x5583e081e2f0_0, v0x5583e0822190_0;
L_0x5583e0840800 .functor MUXZ 32, L_0x5583e0840760, L_0x5583e0840620, L_0x5583e0840530, C4<>;
L_0x5583e08406c0 .cmp/eq 5, v0x5583e081b3f0_0, L_0x7f08ac8da408;
L_0x5583e0840b80 .shift/r 32, v0x5583e081e2f0_0, L_0x5583e083ea40;
L_0x5583e08408a0 .shift/r 32, v0x5583e081e2f0_0, v0x5583e0822190_0;
L_0x5583e0840ce0 .functor MUXZ 32, L_0x5583e08408a0, L_0x5583e0840b80, L_0x5583e08406c0, C4<>;
L_0x5583e0840f70 .cmp/eq 5, v0x5583e081b3f0_0, L_0x7f08ac8da450;
L_0x5583e0841060 .shift/rs 32, v0x5583e081e2f0_0, L_0x5583e083ea40;
L_0x5583e08411e0 .shift/rs 32, v0x5583e081e2f0_0, v0x5583e0822190_0;
L_0x5583e0841490 .functor MUXZ 32, L_0x5583e08411e0, L_0x5583e0841060, L_0x5583e0840f70, C4<>;
L_0x5583e0841740 .extend/s 64, v0x5583e0822190_0;
L_0x5583e08419f0 .extend/s 64, v0x5583e081e2f0_0;
L_0x5583e0841b90 .arith/mult 64, L_0x5583e0841740, L_0x5583e08419f0;
L_0x5583e0841cd0 .concat [ 32 32 0 0], v0x5583e0822190_0, L_0x7f08ac8da498;
L_0x5583e0841ed0 .concat [ 32 32 0 0], v0x5583e081e2f0_0, L_0x7f08ac8da4e0;
L_0x5583e0841ff0 .arith/mult 64, L_0x5583e0841cd0, L_0x5583e0841ed0;
L_0x5583e0842250 .cmp/eq 5, v0x5583e081b3f0_0, L_0x7f08ac8da528;
L_0x5583e0842340 .part L_0x5583e0841b90, 32, 32;
L_0x5583e0842130 .part L_0x5583e0841ff0, 32, 32;
L_0x5583e0842560 .functor MUXZ 32, L_0x5583e0842130, L_0x5583e0842340, L_0x5583e0842250, C4<>;
L_0x5583e0842830 .cmp/eq 5, v0x5583e081b3f0_0, L_0x7f08ac8da570;
L_0x5583e0842920 .part L_0x5583e0841b90, 0, 32;
L_0x5583e0842b10 .part L_0x5583e0841ff0, 0, 32;
L_0x5583e0842bb0 .functor MUXZ 32, L_0x5583e0842b10, L_0x5583e0842920, L_0x5583e0842830, C4<>;
L_0x5583e0842ea0 .cmp/eq 5, v0x5583e081b3f0_0, L_0x7f08ac8da5b8;
L_0x5583e0842f90 .arith/div.s 32, v0x5583e0822190_0, v0x5583e081e2f0_0;
L_0x5583e0842c50 .arith/div 32, v0x5583e0822190_0, v0x5583e081e2f0_0;
L_0x5583e0842cf0 .functor MUXZ 32, L_0x5583e0842c50, L_0x5583e0842f90, L_0x5583e0842ea0, C4<>;
L_0x5583e08432d0 .cmp/eq 5, v0x5583e081b3f0_0, L_0x7f08ac8da600;
L_0x5583e08433c0 .arith/mod.s 32, v0x5583e0822190_0, v0x5583e081e2f0_0;
L_0x5583e08435f0 .arith/mod 32, v0x5583e0822190_0, v0x5583e081e2f0_0;
L_0x5583e0843690 .functor MUXZ 32, L_0x5583e08435f0, L_0x5583e08433c0, L_0x5583e08432d0, C4<>;
L_0x5583e08439f0 .part L_0x5583e08403b0, 2, 30;
L_0x5583e0843ae0 .concat [ 2 30 0 0], L_0x7f08ac8da648, L_0x5583e08439f0;
L_0x5583e0843dd0 .part L_0x5583e08403b0, 0, 2;
S_0x5583e081afc0 .scope module, "ALU_decoder_1" "ALU_decoder" 5 139, 7 1 0, S_0x5583e07f0430;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr_readdata";
    .port_info 1 /OUTPUT 5 "alu_control";
    .port_info 2 /OUTPUT 3 "branch_cond";
    .port_info 3 /OUTPUT 5 "sa";
    .port_info 4 /OUTPUT 1 "LO_write_enable";
    .port_info 5 /OUTPUT 1 "HI_write_enable";
enum0x5583e0775040 .enum4 (6)
   "OPCODE_R" 6'b000000,
   "OPCODE_BRANCH" 6'b000001,
   "OPCODE_ADDIU" 6'b001001,
   "OPCODE_ANDI" 6'b001100,
   "OPCODE_BEQ" 6'b000100,
   "OPCODE_BGTZ" 6'b000111,
   "OPCODE_BLEZ" 6'b000110,
   "OPCODE_BNE" 6'b000101,
   "OPCODE_LB" 6'b100000,
   "OPCODE_LBU" 6'b100100,
   "OPCODE_LH" 6'b100001,
   "OPCODE_LHU" 6'b100101,
   "OPCODE_LW" 6'b100011,
   "OPCODE_LWL" 6'b100010,
   "OPCODE_LWR" 6'b100110,
   "OPCODE_ORI" 6'b001101,
   "OPCODE_SB" 6'b101000,
   "OPCODE_SH" 6'b101001,
   "OPCODE_SLTI" 6'b001010,
   "OPCODE_SLTIU" 6'b001011,
   "OPCODE_SW" 6'b101011,
   "OPCODE_XORI" 6'b001110,
   "OPCODE_LUI" 6'b001111,
   "OPCODE_J" 6'b000010,
   "OPCODE_JAL" 6'b000011
 ;
enum0x5583e0777ae0 .enum4 (6)
   "FUNC_ADDU" 6'b100001,
   "FUNC_AND" 6'b100100,
   "FUNC_MULT" 6'b011000,
   "FUNC_MULTU" 6'b011001,
   "FUNC_OR" 6'b100101,
   "FUNC_SLL" 6'b000000,
   "FUNC_SLLV" 6'b000100,
   "FUNC_SLT" 6'b101010,
   "FUNC_SLTU" 6'b101011,
   "FUNC_SRA" 6'b000011,
   "FUNC_SRAV" 6'b000111,
   "FUNC_SRL" 6'b000010,
   "FUNC_SRLV" 6'b000110,
   "FUNC_SUBU" 6'b100011,
   "FUNC_XOR" 6'b100110,
   "FUNC_DIV" 6'b011010,
   "FUNC_DIVU" 6'b011011,
   "FUNC_MTLO" 6'b010011,
   "FUNC_MTHI" 6'b010001,
   "FUNC_JALR" 6'b001001,
   "FUNC_JR" 6'b001000,
   "FUNC_MFLO" 6'b010010,
   "FUNC_MFHI" 6'b010000
 ;
enum0x5583e077a170 .enum4 (5)
   "BRANCH_BGEZ" 5'b00001,
   "BRANCH_BGEZAL" 5'b10001,
   "BRANCH_BLTZ" 5'b00000,
   "BRANCH_BLTZAL" 5'b10000
 ;
enum0x5583e077ab20 .enum4 (5)
   "CONTROL_ADD" 5'b00000,
   "CONTROL_SUB" 5'b00001,
   "CONTROL_AND" 5'b00010,
   "CONTROL_ANDI" 5'b00011,
   "CONTROL_OR" 5'b00100,
   "CONTROL_ORI" 5'b00101,
   "CONTROL_XOR" 5'b00110,
   "CONTROL_XORI" 5'b00111,
   "CONTROL_SLT" 5'b01000,
   "CONTROL_SLTU" 5'b01001,
   "CONTROL_SLL" 5'b01010,
   "CONTROL_SLLV" 5'b01011,
   "CONTROL_SRL" 5'b01100,
   "CONTROL_SRLV" 5'b01101,
   "CONTROL_SRA" 5'b01110,
   "CONTROL_SRAV" 5'b01111,
   "CONTROL_MULT" 5'b10000,
   "CONTROL_MULTU" 5'b10001,
   "CONTROL_DIV" 5'b10010,
   "CONTROL_DIVU" 5'b10011,
   "CONTROL_LUI" 5'b10100,
   "CONTROL_MTLO" 5'b10101,
   "CONTROL_MTHI" 5'b10110,
   "CONTROL_LWLR" 5'b10111,
   "CONTROL_MFLO" 5'b11000,
   "CONTROL_MFHI" 5'b11001
 ;
v0x5583e081b290_0 .var "HI_write_enable", 0 0;
v0x5583e081b330_0 .var "LO_write_enable", 0 0;
v0x5583e081b3f0_0 .var "alu_control", 4 0;
v0x5583e081b490_0 .var "branch_cond", 2 0;
v0x5583e081b560_0 .net "branch_field", 4 0, L_0x5583e083e9a0;  1 drivers
v0x5583e081b620_0 .net "func_code", 5 0, L_0x5583e083e900;  1 drivers
v0x5583e081b700_0 .net "instr_opcode", 5 0, L_0x5583e083e860;  1 drivers
v0x5583e081b7e0_0 .net "instr_readdata", 31 0, v0x5583e08296e0_0;  alias, 1 drivers
v0x5583e081b8c0_0 .net "sa", 4 0, L_0x5583e083ea40;  alias, 1 drivers
E_0x5583e076de80 .event edge, v0x5583e081b700_0, v0x5583e081b620_0;
E_0x5583e0674b40 .event edge, v0x5583e081b700_0, v0x5583e081b560_0;
L_0x5583e083e860 .part v0x5583e08296e0_0, 26, 6;
L_0x5583e083e900 .part v0x5583e08296e0_0, 0, 6;
L_0x5583e083e9a0 .part v0x5583e08296e0_0, 16, 5;
L_0x5583e083ea40 .part v0x5583e08296e0_0, 6, 5;
S_0x5583e081ba20 .scope module, "decoder_1" "decoder" 5 87, 8 3 0, S_0x5583e07f0430;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr_readdata";
    .port_info 1 /INPUT 1 "clk_enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "active";
    .port_info 4 /INPUT 1 "is_true";
    .port_info 5 /OUTPUT 2 "pc_sel";
    .port_info 6 /OUTPUT 1 "data_write";
    .port_info 7 /OUTPUT 1 "data_read";
    .port_info 8 /OUTPUT 4 "byte_enable";
    .port_info 9 /OUTPUT 1 "reg_write_enable";
    .port_info 10 /OUTPUT 2 "reg_addr_sel";
    .port_info 11 /OUTPUT 1 "alu_sel";
    .port_info 12 /OUTPUT 2 "reg_data_sel";
    .port_info 13 /OUTPUT 1 "signextend_sel";
    .port_info 14 /OUTPUT 2 "lwlr_sel";
    .port_info 15 /OUTPUT 1 "is_branch";
enum0x5583e0771d60 .enum4 (6)
   "OPCODE_R" 6'b000000,
   "OPCODE_J" 6'b000010,
   "OPCODE_JAL" 6'b000011,
   "OPCODE_BRANCH" 6'b000001,
   "OPCODE_BEQ" 6'b000100,
   "OPCODE_BGTZ" 6'b000111,
   "OPCODE_BLEZ" 6'b000110,
   "OPCODE_BNE" 6'b000101,
   "OPCODE_LB" 6'b100000,
   "OPCODE_LH" 6'b100001,
   "OPCODE_LBU" 6'b100100,
   "OPCODE_LHU" 6'b100101,
   "OPCODE_LW" 6'b100011,
   "OPCODE_LWL" 6'b100010,
   "OPCODE_LWR" 6'b100110,
   "OPCODE_SW" 6'b101011,
   "OPCODE_SB" 6'b101000,
   "OPCODE_SH" 6'b101001
 ;
v0x5583e081bdd0_0 .net "active", 0 0, v0x5583e08241d0_0;  alias, 1 drivers
v0x5583e081beb0_0 .var "alu_sel", 0 0;
v0x5583e081bf70_0 .var "byte_enable", 3 0;
v0x5583e081c060_0 .net "clk_enable", 0 0, v0x5583e0824c80_0;  1 drivers
v0x5583e081c120_0 .var "data_read", 0 0;
v0x5583e081c1e0_0 .var "data_write", 0 0;
v0x5583e081c2a0_0 .net "funct_code", 5 0, L_0x5583e083e0e0;  1 drivers
v0x5583e081c380_0 .net "immediate", 15 0, L_0x5583e083e180;  1 drivers
v0x5583e081c460_0 .net "instr_opcode", 5 0, L_0x5583e083de60;  1 drivers
v0x5583e081c540_0 .net "instr_readdata", 31 0, v0x5583e08296e0_0;  alias, 1 drivers
v0x5583e081c600_0 .var "is_branch", 0 0;
v0x5583e081c6a0_0 .net "is_true", 0 0, v0x5583e081a060_0;  alias, 1 drivers
v0x5583e081c770_0 .net "j_addr", 25 0, L_0x5583e083e220;  1 drivers
v0x5583e081c830_0 .var "lwlr_sel", 1 0;
v0x5583e081c910_0 .var "pc_sel", 1 0;
v0x5583e081c9f0_0 .net "rd", 4 0, L_0x5583e083e040;  1 drivers
v0x5583e081cad0_0 .var "reg_addr_sel", 1 0;
v0x5583e081cbb0_0 .var "reg_data_sel", 1 0;
v0x5583e081cc90_0 .var "reg_write_enable", 0 0;
v0x5583e081cd50_0 .net "reset", 0 0, v0x5583e082d1e0_0;  alias, 1 drivers
v0x5583e081ce10_0 .net "rs", 4 0, L_0x5583e083df00;  1 drivers
v0x5583e081cef0_0 .net "rt", 4 0, L_0x5583e083dfa0;  1 drivers
v0x5583e081cfd0_0 .var "signextend_sel", 0 0;
E_0x5583e0758ff0/0 .event edge, v0x5583e081c060_0, v0x5583e081c460_0, v0x5583e081c2a0_0, v0x5583e081c2a0_0;
E_0x5583e0758ff0/1 .event edge, v0x5583e081c2a0_0, v0x5583e081cef0_0, v0x5583e081a060_0;
E_0x5583e0758ff0 .event/or E_0x5583e0758ff0/0, E_0x5583e0758ff0/1;
L_0x5583e083de60 .part v0x5583e08296e0_0, 26, 6;
L_0x5583e083df00 .part v0x5583e08296e0_0, 21, 5;
L_0x5583e083dfa0 .part v0x5583e08296e0_0, 16, 5;
L_0x5583e083e040 .part v0x5583e08296e0_0, 11, 5;
L_0x5583e083e0e0 .part v0x5583e08296e0_0, 0, 6;
L_0x5583e083e180 .part v0x5583e08296e0_0, 0, 16;
L_0x5583e083e220 .part v0x5583e08296e0_0, 0, 26;
S_0x5583e081d290 .scope module, "lwlr_1" "lwlr" 5 189, 9 1 0, S_0x5583e07f0430;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "reg_data_b";
    .port_info 1 /INPUT 32 "data_readdata";
    .port_info 2 /INPUT 2 "byte_offset";
    .port_info 3 /INPUT 1 "lwl";
    .port_info 4 /OUTPUT 32 "reg_write_data";
v0x5583e081d4f0_0 .net "byte_offset", 1 0, L_0x5583e0843dd0;  alias, 1 drivers
v0x5583e081d600_0 .net "data_readdata", 31 0, v0x5583e08295a0_0;  alias, 1 drivers
v0x5583e081d6c0_0 .net "lwl", 0 0, L_0x5583e0843e70;  1 drivers
v0x5583e081d790_0 .net "reg_data_b", 31 0, v0x5583e08222a0_0;  alias, 1 drivers
v0x5583e081d870_0 .var "reg_write_data", 31 0;
E_0x5583e080bb50/0 .event edge, v0x5583e081a120_0, v0x5583e081d6c0_0, v0x5583e081d600_0, v0x5583e081d790_0;
E_0x5583e080bb50/1 .event edge, v0x5583e081d600_0, v0x5583e081d600_0, v0x5583e081d790_0, v0x5583e081d790_0;
E_0x5583e080bb50/2 .event edge, v0x5583e081d600_0, v0x5583e081d600_0, v0x5583e081d790_0, v0x5583e081d790_0;
E_0x5583e080bb50/3 .event edge, v0x5583e081d600_0, v0x5583e081d600_0, v0x5583e081d790_0;
E_0x5583e080bb50 .event/or E_0x5583e080bb50/0, E_0x5583e080bb50/1, E_0x5583e080bb50/2, E_0x5583e080bb50/3;
S_0x5583e081d9f0 .scope module, "mux1_1" "mux1" 5 114, 10 1 0, S_0x5583e07f0430;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "rt";
    .port_info 1 /INPUT 5 "rd";
    .port_info 2 /INPUT 2 "select";
    .port_info 3 /OUTPUT 5 "reg_write_addr";
v0x5583e081dc70_0 .net "rd", 4 0, L_0x5583e082daa0;  alias, 1 drivers
v0x5583e081dd70_0 .var "reg_write_addr", 4 0;
v0x5583e081de50_0 .net "rt", 4 0, L_0x5583e082d8f0;  alias, 1 drivers
v0x5583e081df10_0 .net "select", 1 0, v0x5583e081cad0_0;  alias, 1 drivers
E_0x5583e080c7f0 .event edge, v0x5583e081cad0_0, v0x5583e081cad0_0, v0x5583e081dc70_0, v0x5583e081de50_0;
S_0x5583e081e090 .scope module, "mux2_1" "mux2" 5 121, 11 1 0, S_0x5583e07f0430;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "reg_data_b";
    .port_info 1 /INPUT 32 "extended_imm";
    .port_info 2 /INPUT 1 "select";
    .port_info 3 /OUTPUT 32 "alu_input";
v0x5583e081e2f0_0 .var "alu_input", 31 0;
v0x5583e081e400_0 .net "extended_imm", 31 0, L_0x5583e083e570;  alias, 1 drivers
v0x5583e081e4c0_0 .net "reg_data_b", 31 0, v0x5583e08222a0_0;  alias, 1 drivers
v0x5583e081e5c0_0 .net "select", 0 0, v0x5583e081beb0_0;  alias, 1 drivers
E_0x5583e081e270 .event edge, v0x5583e081beb0_0, v0x5583e081e400_0, v0x5583e081d790_0;
S_0x5583e081e700 .scope module, "mux3_1" "mux3" 5 128, 12 1 0, S_0x5583e07f0430;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "aluout";
    .port_info 1 /INPUT 32 "data_readdata";
    .port_info 2 /INPUT 32 "lwlr_data";
    .port_info 3 /INPUT 32 "signextend_data";
    .port_info 4 /INPUT 32 "link_pc";
    .port_info 5 /INPUT 2 "select";
    .port_info 6 /INPUT 1 "islwlr";
    .port_info 7 /OUTPUT 32 "reg_write_data";
v0x5583e081eaa0_0 .net "aluout", 31 0, v0x5583e0819c00_0;  alias, 1 drivers
v0x5583e081eb80_0 .net "data_readdata", 31 0, v0x5583e08295a0_0;  alias, 1 drivers
v0x5583e081ec50_0 .net "islwlr", 0 0, L_0x5583e083e780;  1 drivers
v0x5583e081ed20_0 .net "link_pc", 31 0, L_0x5583e083dd30;  alias, 1 drivers
v0x5583e081ede0_0 .net "lwlr_data", 31 0, v0x5583e081d870_0;  alias, 1 drivers
v0x5583e081eef0_0 .var "reg_write_data", 31 0;
v0x5583e081efb0_0 .net "select", 1 0, v0x5583e081cbb0_0;  alias, 1 drivers
v0x5583e081f0a0_0 .net "signextend_data", 31 0, v0x5583e0823630_0;  alias, 1 drivers
E_0x5583e081ea00/0 .event edge, v0x5583e081cbb0_0, v0x5583e0819c00_0, v0x5583e081ec50_0, v0x5583e081d870_0;
E_0x5583e081ea00/1 .event edge, v0x5583e081d600_0, v0x5583e081f0a0_0, v0x5583e081ed20_0;
E_0x5583e081ea00 .event/or E_0x5583e081ea00/0, E_0x5583e081ea00/1;
S_0x5583e081f2b0 .scope module, "pc_1" "pc" 5 67, 13 3 0, S_0x5583e07f0430;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "new_pc";
    .port_info 1 /OUTPUT 32 "pc";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "clk_enable";
    .port_info 5 /INPUT 1 "is_branch";
v0x5583e081f5a0_0 .var "branching", 0 0;
v0x5583e081f680_0 .net "clk", 0 0, v0x5583e082cb50_0;  alias, 1 drivers
v0x5583e081f740_0 .net "clk_enable", 0 0, v0x5583e0824c80_0;  alias, 1 drivers
v0x5583e081f840_0 .var "intermediate_pc", 31 0;
v0x5583e081f8e0_0 .net "is_branch", 0 0, v0x5583e081c600_0;  alias, 1 drivers
v0x5583e081f9d0_0 .net "new_pc", 31 0, v0x5583e0820a00_0;  alias, 1 drivers
v0x5583e081fa90_0 .var "pc", 31 0;
v0x5583e081fb70_0 .net "reset", 0 0, v0x5583e082d1e0_0;  alias, 1 drivers
E_0x5583e081f520 .event posedge, v0x5583e081f680_0;
S_0x5583e081fd20 .scope module, "pcnext_1" "pcnext" 5 76, 14 3 0, S_0x5583e07f0430;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "extended_imm";
    .port_info 2 /INPUT 26 "j_addr";
    .port_info 3 /INPUT 32 "reg_data_a";
    .port_info 4 /INPUT 2 "pc_sel";
    .port_info 5 /INPUT 1 "is_true";
    .port_info 6 /OUTPUT 32 "link_pc";
    .port_info 7 /OUTPUT 32 "pcnext";
enum0x5583e07710a0 .enum4 (2)
   "INCREMENT" 2'b00,
   "BRANCH" 2'b01,
   "JUMP" 2'b10,
   "JR" 2'b11
 ;
L_0x7f08ac8da018 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x5583e0820050_0 .net/2u *"_ivl_0", 31 0, L_0x7f08ac8da018;  1 drivers
L_0x7f08ac8da0a8 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x5583e0820150_0 .net/2u *"_ivl_10", 31 0, L_0x7f08ac8da0a8;  1 drivers
v0x5583e0820230_0 .net *"_ivl_6", 29 0, L_0x5583e083dbf0;  1 drivers
L_0x7f08ac8da060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5583e0820320_0 .net *"_ivl_8", 1 0, L_0x7f08ac8da060;  1 drivers
v0x5583e0820400_0 .net "extended_imm", 31 0, L_0x5583e083e570;  alias, 1 drivers
v0x5583e0820510_0 .net "is_true", 0 0, v0x5583e081a060_0;  alias, 1 drivers
v0x5583e0820600_0 .net "j_addr", 25 0, L_0x5583e082d6f0;  alias, 1 drivers
v0x5583e08206c0_0 .net "link_pc", 31 0, L_0x5583e083dd30;  alias, 1 drivers
v0x5583e0820780_0 .net "pc", 31 0, v0x5583e081fa90_0;  alias, 1 drivers
v0x5583e0820850_0 .net "pc_increment", 31 0, L_0x5583e083db50;  1 drivers
v0x5583e0820910_0 .net "pc_sel", 1 0, v0x5583e081c910_0;  alias, 1 drivers
v0x5583e0820a00_0 .var "pcnext", 31 0;
v0x5583e0820ad0_0 .net "reg_data_a", 31 0, v0x5583e0822190_0;  alias, 1 drivers
v0x5583e0820ba0_0 .net "shifted_imm", 31 0, L_0x5583e083dc90;  1 drivers
E_0x5583e081f440/0 .event edge, v0x5583e081c910_0, v0x5583e0820850_0, v0x5583e081a060_0, v0x5583e0820ba0_0;
E_0x5583e081f440/1 .event edge, v0x5583e0820600_0, v0x5583e07becd0_0;
E_0x5583e081f440 .event/or E_0x5583e081f440/0, E_0x5583e081f440/1;
L_0x5583e083db50 .arith/sum 32, v0x5583e081fa90_0, L_0x7f08ac8da018;
L_0x5583e083dbf0 .part L_0x5583e083e570, 0, 30;
L_0x5583e083dc90 .concat [ 2 30 0 0], L_0x7f08ac8da060, L_0x5583e083dbf0;
L_0x5583e083dd30 .arith/sum 32, v0x5583e081fa90_0, L_0x7f08ac8da0a8;
S_0x5583e0820d60 .scope module, "reg_file_hi_lo_1" "reg_file_hi_lo" 5 163, 15 3 0, S_0x5583e07f0430;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "clk_enable";
    .port_info 3 /INPUT 32 "LO_input";
    .port_info 4 /INPUT 32 "HI_input";
    .port_info 5 /INPUT 1 "LO_write_enable";
    .port_info 6 /INPUT 1 "HI_write_enable";
    .port_info 7 /OUTPUT 32 "LO_output";
    .port_info 8 /OUTPUT 32 "HI_output";
v0x5583e08210a0_0 .net "HI_input", 31 0, v0x5583e0805720_0;  alias, 1 drivers
v0x5583e08211b0_0 .var "HI_output", 31 0;
v0x5583e0821280_0 .var "HI_reg", 31 0;
v0x5583e0821350_0 .net "HI_write_enable", 0 0, v0x5583e081b290_0;  alias, 1 drivers
v0x5583e0821420_0 .net "LO_input", 31 0, v0x5583e07e2470_0;  alias, 1 drivers
v0x5583e0821510_0 .var "LO_output", 31 0;
v0x5583e08215e0_0 .var "LO_reg", 31 0;
v0x5583e08216a0_0 .net "LO_write_enable", 0 0, v0x5583e081b330_0;  alias, 1 drivers
v0x5583e0821770_0 .net "clk", 0 0, v0x5583e082cb50_0;  alias, 1 drivers
v0x5583e0821840_0 .net "clk_enable", 0 0, v0x5583e0824c80_0;  alias, 1 drivers
v0x5583e08218e0_0 .net "reset", 0 0, v0x5583e082d1e0_0;  alias, 1 drivers
E_0x5583e0821020 .event edge, v0x5583e08215e0_0, v0x5583e0821280_0;
S_0x5583e0821b00 .scope module, "register_file_1" "register_file" 5 175, 16 3 0, S_0x5583e07f0430;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "clk_enable";
    .port_info 3 /INPUT 5 "read_reg1";
    .port_info 4 /INPUT 5 "read_reg2";
    .port_info 5 /OUTPUT 32 "read_data_a";
    .port_info 6 /OUTPUT 32 "read_data_b";
    .port_info 7 /OUTPUT 32 "register_v0";
    .port_info 8 /INPUT 5 "write_reg";
    .port_info 9 /INPUT 1 "write_enable";
    .port_info 10 /INPUT 32 "write_data";
v0x5583e08225a0_2 .array/port v0x5583e08225a0, 2;
L_0x5583e083fd20 .functor BUFZ 32, v0x5583e08225a0_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5583e0821f20_0 .net "clk", 0 0, v0x5583e082cb50_0;  alias, 1 drivers
v0x5583e0822030_0 .net "clk_enable", 0 0, v0x5583e0824c80_0;  alias, 1 drivers
v0x5583e08220f0_0 .var/i "index", 31 0;
v0x5583e0822190_0 .var "read_data_a", 31 0;
v0x5583e08222a0_0 .var "read_data_b", 31 0;
v0x5583e0822400_0 .net "read_reg1", 4 0, L_0x5583e082d850;  alias, 1 drivers
v0x5583e08224e0_0 .net "read_reg2", 4 0, L_0x5583e082d8f0;  alias, 1 drivers
v0x5583e08225a0 .array "reg_file", 0 31, 31 0;
v0x5583e0822b50_0 .net "register_v0", 31 0, L_0x5583e083fd20;  alias, 1 drivers
v0x5583e0822c30_0 .net "reset", 0 0, v0x5583e082d1e0_0;  alias, 1 drivers
v0x5583e0822cd0_0 .net "write_data", 31 0, v0x5583e081eef0_0;  alias, 1 drivers
v0x5583e0822d90_0 .net "write_enable", 0 0, v0x5583e081cc90_0;  alias, 1 drivers
v0x5583e0822e30_0 .net "write_reg", 4 0, v0x5583e081dd70_0;  alias, 1 drivers
v0x5583e08225a0_0 .array/port v0x5583e08225a0, 0;
v0x5583e08225a0_1 .array/port v0x5583e08225a0, 1;
E_0x5583e0821da0/0 .event edge, v0x5583e0822400_0, v0x5583e08225a0_0, v0x5583e08225a0_1, v0x5583e08225a0_2;
v0x5583e08225a0_3 .array/port v0x5583e08225a0, 3;
v0x5583e08225a0_4 .array/port v0x5583e08225a0, 4;
v0x5583e08225a0_5 .array/port v0x5583e08225a0, 5;
v0x5583e08225a0_6 .array/port v0x5583e08225a0, 6;
E_0x5583e0821da0/1 .event edge, v0x5583e08225a0_3, v0x5583e08225a0_4, v0x5583e08225a0_5, v0x5583e08225a0_6;
v0x5583e08225a0_7 .array/port v0x5583e08225a0, 7;
v0x5583e08225a0_8 .array/port v0x5583e08225a0, 8;
v0x5583e08225a0_9 .array/port v0x5583e08225a0, 9;
v0x5583e08225a0_10 .array/port v0x5583e08225a0, 10;
E_0x5583e0821da0/2 .event edge, v0x5583e08225a0_7, v0x5583e08225a0_8, v0x5583e08225a0_9, v0x5583e08225a0_10;
v0x5583e08225a0_11 .array/port v0x5583e08225a0, 11;
v0x5583e08225a0_12 .array/port v0x5583e08225a0, 12;
v0x5583e08225a0_13 .array/port v0x5583e08225a0, 13;
v0x5583e08225a0_14 .array/port v0x5583e08225a0, 14;
E_0x5583e0821da0/3 .event edge, v0x5583e08225a0_11, v0x5583e08225a0_12, v0x5583e08225a0_13, v0x5583e08225a0_14;
v0x5583e08225a0_15 .array/port v0x5583e08225a0, 15;
v0x5583e08225a0_16 .array/port v0x5583e08225a0, 16;
v0x5583e08225a0_17 .array/port v0x5583e08225a0, 17;
v0x5583e08225a0_18 .array/port v0x5583e08225a0, 18;
E_0x5583e0821da0/4 .event edge, v0x5583e08225a0_15, v0x5583e08225a0_16, v0x5583e08225a0_17, v0x5583e08225a0_18;
v0x5583e08225a0_19 .array/port v0x5583e08225a0, 19;
v0x5583e08225a0_20 .array/port v0x5583e08225a0, 20;
v0x5583e08225a0_21 .array/port v0x5583e08225a0, 21;
v0x5583e08225a0_22 .array/port v0x5583e08225a0, 22;
E_0x5583e0821da0/5 .event edge, v0x5583e08225a0_19, v0x5583e08225a0_20, v0x5583e08225a0_21, v0x5583e08225a0_22;
v0x5583e08225a0_23 .array/port v0x5583e08225a0, 23;
v0x5583e08225a0_24 .array/port v0x5583e08225a0, 24;
v0x5583e08225a0_25 .array/port v0x5583e08225a0, 25;
v0x5583e08225a0_26 .array/port v0x5583e08225a0, 26;
E_0x5583e0821da0/6 .event edge, v0x5583e08225a0_23, v0x5583e08225a0_24, v0x5583e08225a0_25, v0x5583e08225a0_26;
v0x5583e08225a0_27 .array/port v0x5583e08225a0, 27;
v0x5583e08225a0_28 .array/port v0x5583e08225a0, 28;
v0x5583e08225a0_29 .array/port v0x5583e08225a0, 29;
v0x5583e08225a0_30 .array/port v0x5583e08225a0, 30;
E_0x5583e0821da0/7 .event edge, v0x5583e08225a0_27, v0x5583e08225a0_28, v0x5583e08225a0_29, v0x5583e08225a0_30;
v0x5583e08225a0_31 .array/port v0x5583e08225a0, 31;
E_0x5583e0821da0/8 .event edge, v0x5583e08225a0_31, v0x5583e081de50_0;
E_0x5583e0821da0 .event/or E_0x5583e0821da0/0, E_0x5583e0821da0/1, E_0x5583e0821da0/2, E_0x5583e0821da0/3, E_0x5583e0821da0/4, E_0x5583e0821da0/5, E_0x5583e0821da0/6, E_0x5583e0821da0/7, E_0x5583e0821da0/8;
S_0x5583e0823050 .scope module, "signextend_1" "signextend" 5 106, 17 3 0, S_0x5583e07f0430;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "immediate";
    .port_info 1 /INPUT 32 "data_readdata";
    .port_info 2 /INPUT 1 "select";
    .port_info 3 /OUTPUT 32 "extended_imm";
    .port_info 4 /OUTPUT 32 "extended_data";
v0x5583e0823270_0 .net *"_ivl_1", 0 0, L_0x5583e083e2c0;  1 drivers
v0x5583e0823370_0 .net *"_ivl_2", 15 0, L_0x5583e083e360;  1 drivers
v0x5583e0823450_0 .net "byte_msb", 0 0, L_0x5583e083e610;  1 drivers
v0x5583e0823520_0 .net "data_readdata", 31 0, v0x5583e08295a0_0;  alias, 1 drivers
v0x5583e0823630_0 .var "extended_data", 31 0;
v0x5583e0823740_0 .net "extended_imm", 31 0, L_0x5583e083e570;  alias, 1 drivers
v0x5583e0823830_0 .net "half_msb", 0 0, L_0x5583e083e6e0;  1 drivers
v0x5583e08238f0_0 .net "immediate", 15 0, L_0x5583e082d7b0;  alias, 1 drivers
v0x5583e08239d0_0 .net "select", 0 0, v0x5583e081cfd0_0;  alias, 1 drivers
E_0x5583e08231e0/0 .event edge, v0x5583e081cfd0_0, v0x5583e0823450_0, v0x5583e081d600_0, v0x5583e0823830_0;
E_0x5583e08231e0/1 .event edge, v0x5583e081d600_0;
E_0x5583e08231e0 .event/or E_0x5583e08231e0/0, E_0x5583e08231e0/1;
L_0x5583e083e2c0 .part L_0x5583e082d7b0, 15, 1;
LS_0x5583e083e360_0_0 .concat [ 1 1 1 1], L_0x5583e083e2c0, L_0x5583e083e2c0, L_0x5583e083e2c0, L_0x5583e083e2c0;
LS_0x5583e083e360_0_4 .concat [ 1 1 1 1], L_0x5583e083e2c0, L_0x5583e083e2c0, L_0x5583e083e2c0, L_0x5583e083e2c0;
LS_0x5583e083e360_0_8 .concat [ 1 1 1 1], L_0x5583e083e2c0, L_0x5583e083e2c0, L_0x5583e083e2c0, L_0x5583e083e2c0;
LS_0x5583e083e360_0_12 .concat [ 1 1 1 1], L_0x5583e083e2c0, L_0x5583e083e2c0, L_0x5583e083e2c0, L_0x5583e083e2c0;
L_0x5583e083e360 .concat [ 4 4 4 4], LS_0x5583e083e360_0_0, LS_0x5583e083e360_0_4, LS_0x5583e083e360_0_8, LS_0x5583e083e360_0_12;
L_0x5583e083e570 .concat [ 16 16 0 0], L_0x5583e082d7b0, L_0x5583e083e360;
L_0x5583e083e610 .part v0x5583e08295a0_0, 7, 1;
L_0x5583e083e6e0 .part v0x5583e08295a0_0, 15, 1;
S_0x5583e0826b30 .scope module, "memBus" "harvard_to_avalon" 4 27, 18 1 0, S_0x5583e07f1920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 1 "stall";
    .port_info 3 /INPUT 32 "ip_address";
    .port_info 4 /INPUT 1 "read_ip";
    .port_info 5 /OUTPUT 32 "ip_data";
    .port_info 6 /INPUT 32 "dp_address";
    .port_info 7 /INPUT 32 "writedata";
    .port_info 8 /INPUT 4 "byteenable";
    .port_info 9 /INPUT 1 "read_dp";
    .port_info 10 /INPUT 1 "write_dp";
    .port_info 11 /OUTPUT 32 "dp_data";
    .port_info 12 /INPUT 32 "avl_readdata";
    .port_info 13 /INPUT 1 "avl_waitrequest";
    .port_info 14 /OUTPUT 32 "avl_address";
    .port_info 15 /OUTPUT 4 "avl_byteenable";
    .port_info 16 /OUTPUT 32 "avl_writedata";
    .port_info 17 /OUTPUT 1 "avl_read";
    .port_info 18 /OUTPUT 1 "avl_write";
enum0x5583e0686ad0 .enum4 (3)
   "IDLE" 3'b000,
   "INSTR" 3'b011,
   "DATA" 3'b111,
   "CLEAR" 3'b101,
   "ISET" 3'b110,
   "CHILL" 3'b001
 ;
v0x5583e08289b0_0 .net "avl_address", 31 0, v0x5583e08274a0_0;  alias, 1 drivers
v0x5583e0828a90_0 .net "avl_byteenable", 3 0, v0x5583e0827580_0;  alias, 1 drivers
v0x5583e0828b30_0 .net "avl_read", 0 0, v0x5583e0827640_0;  alias, 1 drivers
v0x5583e0828bd0_0 .net "avl_readdata", 31 0, v0x5583e082c230_0;  alias, 1 drivers
v0x5583e0828c70_0 .net "avl_waitrequest", 0 0, v0x5583e082c580_0;  alias, 1 drivers
v0x5583e0828d10_0 .net "avl_write", 0 0, v0x5583e08278f0_0;  alias, 1 drivers
v0x5583e0828db0_0 .net "avl_writedata", 31 0, v0x5583e08279b0_0;  alias, 1 drivers
v0x5583e0828e50_0 .var "bus_address", 31 0;
v0x5583e0828ef0_0 .net "bus_busy", 0 0, v0x5583e0827a90_0;  1 drivers
v0x5583e0828f90_0 .var "bus_byteenable", 3 0;
v0x5583e0829030_0 .var "bus_read", 0 0;
v0x5583e08290d0_0 .net "bus_readdata", 31 0, v0x5583e0827df0_0;  1 drivers
v0x5583e0829170_0 .var "bus_write", 0 0;
v0x5583e0829210_0 .var "bus_writedata", 31 0;
v0x5583e08292b0_0 .net "byteenable", 3 0, v0x5583e081bf70_0;  alias, 1 drivers
v0x5583e0829350_0 .net "clk", 0 0, v0x5583e082cb50_0;  alias, 1 drivers
v0x5583e08293f0_0 .net "dp_address", 31 0, v0x5583e0824de0_0;  alias, 1 drivers
v0x5583e08295a0_0 .var "dp_data", 31 0;
v0x5583e0829640_0 .net "ip_address", 31 0, v0x5583e08253f0_0;  alias, 1 drivers
v0x5583e08296e0_0 .var "ip_data", 31 0;
v0x5583e0829780_0 .net "read_dp", 0 0, v0x5583e081c120_0;  alias, 1 drivers
v0x5583e0829820_0 .net "read_ip", 0 0, v0x5583e08254b0_0;  alias, 1 drivers
v0x5583e08298c0_0 .net "rst", 0 0, v0x5583e082d1e0_0;  alias, 1 drivers
v0x5583e0829960_0 .var "stall", 0 0;
v0x5583e0829a00_0 .var "state", 2 0;
v0x5583e0829aa0_0 .net "write_dp", 0 0, v0x5583e081c1e0_0;  alias, 1 drivers
v0x5583e0829b40_0 .net "writedata", 31 0, v0x5583e08250a0_0;  alias, 1 drivers
E_0x5583e0826dd0/0 .event edge, v0x5583e0829a00_0, v0x5583e081c120_0, v0x5583e081c1e0_0, v0x5583e08254b0_0;
E_0x5583e0826dd0/1 .event edge, v0x5583e0824de0_0, v0x5583e08253f0_0, v0x5583e08250a0_0, v0x5583e081bf70_0;
E_0x5583e0826dd0 .event/or E_0x5583e0826dd0/0, E_0x5583e0826dd0/1;
S_0x5583e0826e80 .scope module, "bus_con" "avl_master_bc" 18 167, 19 1 0, S_0x5583e0826b30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "avl_readdata";
    .port_info 3 /INPUT 1 "avl_waitrequest";
    .port_info 4 /OUTPUT 32 "avl_address";
    .port_info 5 /OUTPUT 4 "avl_byteenable";
    .port_info 6 /OUTPUT 32 "avl_writedata";
    .port_info 7 /OUTPUT 1 "avl_read";
    .port_info 8 /OUTPUT 1 "avl_write";
    .port_info 9 /INPUT 32 "address";
    .port_info 10 /INPUT 32 "write_data";
    .port_info 11 /INPUT 4 "byteenable";
    .port_info 12 /INPUT 1 "read_select";
    .port_info 13 /INPUT 1 "write_select";
    .port_info 14 /OUTPUT 32 "read_data";
    .port_info 15 /OUTPUT 1 "busy";
enum0x5583e0687a60 .enum4 (2)
   "IDLE" 2'b00,
   "WAIT" 2'b11
 ;
v0x5583e08273a0_0 .net "address", 31 0, v0x5583e0828e50_0;  1 drivers
v0x5583e08274a0_0 .var "avl_address", 31 0;
v0x5583e0827580_0 .var "avl_byteenable", 3 0;
v0x5583e0827640_0 .var "avl_read", 0 0;
v0x5583e0827700_0 .net "avl_readdata", 31 0, v0x5583e082c230_0;  alias, 1 drivers
v0x5583e0827830_0 .net "avl_waitrequest", 0 0, v0x5583e082c580_0;  alias, 1 drivers
v0x5583e08278f0_0 .var "avl_write", 0 0;
v0x5583e08279b0_0 .var "avl_writedata", 31 0;
v0x5583e0827a90_0 .var "busy", 0 0;
v0x5583e0827be0_0 .net "byteenable", 3 0, v0x5583e0828f90_0;  1 drivers
v0x5583e0827cc0_0 .net "clk", 0 0, v0x5583e082cb50_0;  alias, 1 drivers
v0x5583e0827df0_0 .var "read_data", 31 0;
v0x5583e0827ed0_0 .net "read_select", 0 0, v0x5583e0829030_0;  1 drivers
v0x5583e0827f90_0 .net "rst", 0 0, v0x5583e082d1e0_0;  alias, 1 drivers
v0x5583e0828030_0 .var "state", 1 0;
v0x5583e0828110_0 .var "tmp_addr", 31 0;
v0x5583e08281f0_0 .var "tmp_ben", 3 0;
v0x5583e08282d0_0 .var "tmp_r", 0 0;
v0x5583e0828390_0 .var "tmp_rdata", 31 0;
v0x5583e0828470_0 .var "tmp_w", 0 0;
v0x5583e0828530_0 .var "tmp_wdata", 31 0;
v0x5583e0828610_0 .net "write_data", 31 0, v0x5583e0829210_0;  1 drivers
v0x5583e08286f0_0 .net "write_select", 0 0, v0x5583e0829170_0;  1 drivers
E_0x5583e08272a0/0 .event edge, v0x5583e0828030_0, v0x5583e08273a0_0, v0x5583e0828610_0, v0x5583e0828390_0;
E_0x5583e08272a0/1 .event edge, v0x5583e0827ed0_0, v0x5583e08286f0_0, v0x5583e0827be0_0, v0x5583e0828110_0;
E_0x5583e08272a0/2 .event edge, v0x5583e0828530_0, v0x5583e0827830_0, v0x5583e0827700_0, v0x5583e08282d0_0;
E_0x5583e08272a0/3 .event edge, v0x5583e0828470_0, v0x5583e08281f0_0;
E_0x5583e08272a0 .event/or E_0x5583e08272a0/0, E_0x5583e08272a0/1, E_0x5583e08272a0/2, E_0x5583e08272a0/3;
S_0x5583e082b410 .scope module, "avlMem" "avl_slave_mem" 3 61, 20 1 0, S_0x5583e07c3350;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "address";
    .port_info 3 /INPUT 4 "byteenable";
    .port_info 4 /INPUT 32 "writedata";
    .port_info 5 /INPUT 1 "read";
    .port_info 6 /INPUT 1 "write";
    .port_info 7 /OUTPUT 32 "readdata";
    .port_info 8 /OUTPUT 1 "waitrequest";
P_0x5583e082b610 .param/l "BLOCK_SIZE" 0 20 20, +C4<00000000000000000010000000000000>;
P_0x5583e082b650 .param/str "DATA_INIT_FILE" 0 20 19, "\000";
P_0x5583e082b690 .param/str "INSTR_INIT_FILE" 0 20 18, "test/1-binary/multu/multu_1.hex.txt";
enum0x5583e0660460 .enum4 (2)
   "IDLE" 2'b00,
   "BUSY" 2'b11,
   "CHILL" 2'b01
 ;
v0x5583e082bce0_0 .net "address", 31 0, v0x5583e08274a0_0;  alias, 1 drivers
v0x5583e082bdc0_0 .net "byteenable", 3 0, v0x5583e0827580_0;  alias, 1 drivers
v0x5583e082be80_0 .net "clk", 0 0, v0x5583e082cb50_0;  alias, 1 drivers
v0x5583e082bf20 .array "data", 0 8191, 7 0;
v0x5583e082bfc0 .array "init_b2", 0 2047, 31 0;
v0x5583e082c0d0 .array "instr", 0 8191, 7 0;
v0x5583e082c190_0 .net "read", 0 0, v0x5583e0827640_0;  alias, 1 drivers
v0x5583e082c230_0 .var "readdata", 31 0;
v0x5583e082c2f0_0 .net "rst", 0 0, v0x5583e082d1e0_0;  alias, 1 drivers
v0x5583e082c4a0_0 .var "state", 1 0;
v0x5583e082c580_0 .var "waitrequest", 0 0;
v0x5583e082c620_0 .net "write", 0 0, v0x5583e08278f0_0;  alias, 1 drivers
v0x5583e082c6c0_0 .net "writedata", 31 0, v0x5583e08279b0_0;  alias, 1 drivers
E_0x5583e082b830 .event edge, v0x5583e082c4a0_0, v0x5583e0827640_0, v0x5583e08278f0_0;
S_0x5583e082ba30 .scope begin, "$unm_blk_9" "$unm_blk_9" 20 31, 20 31 0, S_0x5583e082b410;
 .timescale 0 0;
v0x5583e082bbe0_0 .var/i "i", 31 0;
    .scope S_0x5583e082b410;
T_0 ;
    %fork t_1, S_0x5583e082ba30;
    %jmp t_0;
    .scope S_0x5583e082ba30;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5583e082bbe0_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x5583e082bbe0_0;
    %cmpi/s 8192, 0, 32;
    %jmp/0xz T_0.1, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x5583e082bbe0_0;
    %store/vec4a v0x5583e082bf20, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x5583e082bbe0_0;
    %store/vec4a v0x5583e082c0d0, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5583e082bbe0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x5583e082bbe0_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %vpi_call/w 20 38 "$readmemh", P_0x5583e082b690, v0x5583e082bfc0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5583e082bbe0_0, 0, 32;
T_0.2 ;
    %load/vec4 v0x5583e082bbe0_0;
    %cmpi/s 2048, 0, 32;
    %jmp/0xz T_0.3, 5;
    %ix/getv/s 4, v0x5583e082bbe0_0;
    %load/vec4a v0x5583e082bfc0, 4;
    %pad/u 8;
    %load/vec4 v0x5583e082bbe0_0;
    %pad/s 64;
    %muli 4, 0, 64;
    %ix/vec4/s 4;
    %store/vec4a v0x5583e082c0d0, 4, 0;
    %ix/getv/s 4, v0x5583e082bbe0_0;
    %load/vec4a v0x5583e082bfc0, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/u 8;
    %load/vec4 v0x5583e082bbe0_0;
    %pad/s 65;
    %muli 4, 0, 65;
    %addi 1, 0, 65;
    %ix/vec4/s 4;
    %store/vec4a v0x5583e082c0d0, 4, 0;
    %ix/getv/s 4, v0x5583e082bbe0_0;
    %load/vec4a v0x5583e082bfc0, 4;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/u 8;
    %load/vec4 v0x5583e082bbe0_0;
    %pad/s 65;
    %muli 4, 0, 65;
    %addi 2, 0, 65;
    %ix/vec4/s 4;
    %store/vec4a v0x5583e082c0d0, 4, 0;
    %ix/getv/s 4, v0x5583e082bbe0_0;
    %load/vec4a v0x5583e082bfc0, 4;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/u 8;
    %load/vec4 v0x5583e082bbe0_0;
    %pad/s 65;
    %muli 4, 0, 65;
    %addi 3, 0, 65;
    %ix/vec4/s 4;
    %store/vec4a v0x5583e082c0d0, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5583e082bbe0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x5583e082bbe0_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5583e082c230_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5583e082c580_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5583e082c4a0_0, 0, 2;
    %end;
    .scope S_0x5583e082b410;
t_0 %join;
    %end;
    .thread T_0;
    .scope S_0x5583e082b410;
T_1 ;
Ewait_0 .event/or E_0x5583e082b830, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x5583e082c4a0_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_1.0, 4;
    %load/vec4 v0x5583e082c190_0;
    %load/vec4 v0x5583e082c620_0;
    %xor;
    %store/vec4 v0x5583e082c580_0, 0, 1;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x5583e082c4a0_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_1.2, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5583e082c580_0, 0, 1;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x5583e082c4a0_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_1.4, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5583e082c580_0, 0, 1;
T_1.4 ;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x5583e082b410;
T_2 ;
    %wait E_0x5583e081f520;
    %load/vec4 v0x5583e082c2f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5583e082c230_0, 4, 5;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5583e082c230_0, 4, 5;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5583e082c230_0, 4, 5;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 24, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5583e082c230_0, 4, 5;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5583e082c4a0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x5583e082c4a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %jmp T_2.5;
T_2.2 ;
    %load/vec4 v0x5583e082c190_0;
    %load/vec4 v0x5583e082c620_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %xor;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.6, 8;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x5583e082c4a0_0, 0;
T_2.6 ;
    %jmp T_2.5;
T_2.3 ;
    %load/vec4 v0x5583e082c190_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5583e082c620_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.8, 8;
    %load/vec4 v0x5583e082bce0_0;
    %cmpi/u 3217031168, 0, 32;
    %jmp/0xz  T_2.10, 5;
    %load/vec4 v0x5583e082bdc0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0 T_2.12, 8;
    %ix/getv 4, v0x5583e082bce0_0;
    %load/vec4a v0x5583e082bf20, 4;
    %jmp/1 T_2.13, 8;
T_2.12 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_2.13, 8;
 ; End of false expr.
    %blend;
T_2.13;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5583e082c230_0, 4, 5;
    %load/vec4 v0x5583e082bdc0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0 T_2.14, 8;
    %load/vec4 v0x5583e082bce0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x5583e082bf20, 4;
    %jmp/1 T_2.15, 8;
T_2.14 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_2.15, 8;
 ; End of false expr.
    %blend;
T_2.15;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5583e082c230_0, 4, 5;
    %load/vec4 v0x5583e082bdc0_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0 T_2.16, 8;
    %load/vec4 v0x5583e082bce0_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x5583e082bf20, 4;
    %jmp/1 T_2.17, 8;
T_2.16 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_2.17, 8;
 ; End of false expr.
    %blend;
T_2.17;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5583e082c230_0, 4, 5;
    %load/vec4 v0x5583e082bdc0_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0 T_2.18, 8;
    %load/vec4 v0x5583e082bce0_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x5583e082bf20, 4;
    %jmp/1 T_2.19, 8;
T_2.18 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_2.19, 8;
 ; End of false expr.
    %blend;
T_2.19;
    %ix/load 4, 24, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5583e082c230_0, 4, 5;
    %jmp T_2.11;
T_2.10 ;
    %load/vec4 v0x5583e082bdc0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0 T_2.20, 8;
    %load/vec4 v0x5583e082bce0_0;
    %pad/u 33;
    %subi 3217031168, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x5583e082c0d0, 4;
    %jmp/1 T_2.21, 8;
T_2.20 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_2.21, 8;
 ; End of false expr.
    %blend;
T_2.21;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5583e082c230_0, 4, 5;
    %load/vec4 v0x5583e082bdc0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0 T_2.22, 8;
    %load/vec4 v0x5583e082bce0_0;
    %pad/u 34;
    %pushi/vec4 3490709504, 0, 32;
    %concati/vec4 1, 0, 2;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x5583e082c0d0, 4;
    %jmp/1 T_2.23, 8;
T_2.22 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_2.23, 8;
 ; End of false expr.
    %blend;
T_2.23;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5583e082c230_0, 4, 5;
    %load/vec4 v0x5583e082bdc0_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0 T_2.24, 8;
    %load/vec4 v0x5583e082bce0_0;
    %pad/u 34;
    %pushi/vec4 3490709504, 0, 32;
    %concati/vec4 2, 0, 2;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x5583e082c0d0, 4;
    %jmp/1 T_2.25, 8;
T_2.24 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_2.25, 8;
 ; End of false expr.
    %blend;
T_2.25;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5583e082c230_0, 4, 5;
    %load/vec4 v0x5583e082bdc0_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0 T_2.26, 8;
    %load/vec4 v0x5583e082bce0_0;
    %pad/u 34;
    %pushi/vec4 3490709504, 0, 32;
    %concati/vec4 3, 0, 2;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x5583e082c0d0, 4;
    %jmp/1 T_2.27, 8;
T_2.26 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_2.27, 8;
 ; End of false expr.
    %blend;
T_2.27;
    %ix/load 4, 24, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5583e082c230_0, 4, 5;
T_2.11 ;
    %jmp T_2.9;
T_2.8 ;
    %load/vec4 v0x5583e082c190_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5583e082c620_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.28, 8;
    %load/vec4 v0x5583e082bce0_0;
    %cmpi/u 3217031168, 0, 32;
    %jmp/0xz  T_2.30, 5;
    %load/vec4 v0x5583e082bdc0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0 T_2.32, 8;
    %load/vec4 v0x5583e082c6c0_0;
    %parti/s 8, 0, 2;
    %jmp/1 T_2.33, 8;
T_2.32 ; End of true expr.
    %ix/getv 4, v0x5583e082bce0_0;
    %load/vec4a v0x5583e082bf20, 4;
    %jmp/0 T_2.33, 8;
 ; End of false expr.
    %blend;
T_2.33;
    %ix/getv 3, v0x5583e082bce0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5583e082bf20, 0, 4;
    %load/vec4 v0x5583e082bdc0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0 T_2.34, 8;
    %load/vec4 v0x5583e082c6c0_0;
    %parti/s 8, 8, 5;
    %jmp/1 T_2.35, 8;
T_2.34 ; End of true expr.
    %load/vec4 v0x5583e082bce0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x5583e082bf20, 4;
    %jmp/0 T_2.35, 8;
 ; End of false expr.
    %blend;
T_2.35;
    %load/vec4 v0x5583e082bce0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5583e082bf20, 0, 4;
    %load/vec4 v0x5583e082bdc0_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0 T_2.36, 8;
    %load/vec4 v0x5583e082c6c0_0;
    %parti/s 8, 16, 6;
    %jmp/1 T_2.37, 8;
T_2.36 ; End of true expr.
    %load/vec4 v0x5583e082bce0_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x5583e082bf20, 4;
    %jmp/0 T_2.37, 8;
 ; End of false expr.
    %blend;
T_2.37;
    %load/vec4 v0x5583e082bce0_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5583e082bf20, 0, 4;
    %load/vec4 v0x5583e082bdc0_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0 T_2.38, 8;
    %load/vec4 v0x5583e082c6c0_0;
    %parti/s 8, 24, 6;
    %jmp/1 T_2.39, 8;
T_2.38 ; End of true expr.
    %load/vec4 v0x5583e082bce0_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x5583e082bf20, 4;
    %jmp/0 T_2.39, 8;
 ; End of false expr.
    %blend;
T_2.39;
    %load/vec4 v0x5583e082bce0_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5583e082bf20, 0, 4;
    %jmp T_2.31;
T_2.30 ;
    %load/vec4 v0x5583e082bdc0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0 T_2.40, 8;
    %load/vec4 v0x5583e082c6c0_0;
    %parti/s 8, 0, 2;
    %jmp/1 T_2.41, 8;
T_2.40 ; End of true expr.
    %load/vec4 v0x5583e082bce0_0;
    %pad/u 33;
    %subi 3217031168, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x5583e082c0d0, 4;
    %jmp/0 T_2.41, 8;
 ; End of false expr.
    %blend;
T_2.41;
    %load/vec4 v0x5583e082bce0_0;
    %pad/u 33;
    %subi 3217031168, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5583e082c0d0, 0, 4;
    %load/vec4 v0x5583e082bdc0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0 T_2.42, 8;
    %load/vec4 v0x5583e082c6c0_0;
    %parti/s 8, 8, 5;
    %jmp/1 T_2.43, 8;
T_2.42 ; End of true expr.
    %load/vec4 v0x5583e082bce0_0;
    %pad/u 34;
    %pushi/vec4 3490709504, 0, 32;
    %concati/vec4 1, 0, 2;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x5583e082c0d0, 4;
    %jmp/0 T_2.43, 8;
 ; End of false expr.
    %blend;
T_2.43;
    %load/vec4 v0x5583e082bce0_0;
    %pad/u 34;
    %pushi/vec4 3490709504, 0, 32;
    %concati/vec4 1, 0, 2;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5583e082c0d0, 0, 4;
    %load/vec4 v0x5583e082bdc0_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0 T_2.44, 8;
    %load/vec4 v0x5583e082c6c0_0;
    %parti/s 8, 16, 6;
    %jmp/1 T_2.45, 8;
T_2.44 ; End of true expr.
    %load/vec4 v0x5583e082bce0_0;
    %pad/u 34;
    %pushi/vec4 3490709504, 0, 32;
    %concati/vec4 2, 0, 2;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x5583e082c0d0, 4;
    %jmp/0 T_2.45, 8;
 ; End of false expr.
    %blend;
T_2.45;
    %load/vec4 v0x5583e082bce0_0;
    %pad/u 34;
    %pushi/vec4 3490709504, 0, 32;
    %concati/vec4 2, 0, 2;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5583e082c0d0, 0, 4;
    %load/vec4 v0x5583e082bdc0_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0 T_2.46, 8;
    %load/vec4 v0x5583e082c6c0_0;
    %parti/s 8, 24, 6;
    %jmp/1 T_2.47, 8;
T_2.46 ; End of true expr.
    %load/vec4 v0x5583e082bce0_0;
    %pad/u 34;
    %pushi/vec4 3490709504, 0, 32;
    %concati/vec4 3, 0, 2;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x5583e082c0d0, 4;
    %jmp/0 T_2.47, 8;
 ; End of false expr.
    %blend;
T_2.47;
    %load/vec4 v0x5583e082bce0_0;
    %pad/u 34;
    %pushi/vec4 3490709504, 0, 32;
    %concati/vec4 3, 0, 2;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5583e082c0d0, 0, 4;
T_2.31 ;
T_2.28 ;
T_2.9 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x5583e082c4a0_0, 0;
    %jmp T_2.5;
T_2.4 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5583e082c4a0_0, 0;
    %jmp T_2.5;
T_2.5 ;
    %pop/vec4 1;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x5583e0826e80;
T_3 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5583e0828030_0, 0, 2;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5583e0828390_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5583e08274a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5583e08279b0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5583e0827640_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5583e08278f0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5583e0828110_0, 0, 32;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x5583e08281f0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5583e08282d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5583e0828470_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_0x5583e0826e80;
T_4 ;
Ewait_1 .event/or E_0x5583e08272a0, E_0x0;
    %wait Ewait_1;
    %load/vec4 v0x5583e0828030_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_4.0, 4;
    %load/vec4 v0x5583e08273a0_0;
    %store/vec4 v0x5583e08274a0_0, 0, 32;
    %load/vec4 v0x5583e0828610_0;
    %store/vec4 v0x5583e08279b0_0, 0, 32;
    %load/vec4 v0x5583e0828390_0;
    %store/vec4 v0x5583e0827df0_0, 0, 32;
    %load/vec4 v0x5583e0827ed0_0;
    %store/vec4 v0x5583e0827640_0, 0, 1;
    %load/vec4 v0x5583e08286f0_0;
    %store/vec4 v0x5583e08278f0_0, 0, 1;
    %load/vec4 v0x5583e0827be0_0;
    %store/vec4 v0x5583e0827580_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5583e0827a90_0, 0, 1;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x5583e0828030_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_4.2, 4;
    %load/vec4 v0x5583e0828110_0;
    %store/vec4 v0x5583e08274a0_0, 0, 32;
    %load/vec4 v0x5583e0828530_0;
    %store/vec4 v0x5583e08279b0_0, 0, 32;
    %load/vec4 v0x5583e0827830_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.4, 8;
    %load/vec4 v0x5583e0828390_0;
    %jmp/1 T_4.5, 8;
T_4.4 ; End of true expr.
    %load/vec4 v0x5583e0827700_0;
    %jmp/0 T_4.5, 8;
 ; End of false expr.
    %blend;
T_4.5;
    %store/vec4 v0x5583e0827df0_0, 0, 32;
    %load/vec4 v0x5583e08282d0_0;
    %store/vec4 v0x5583e0827640_0, 0, 1;
    %load/vec4 v0x5583e0828470_0;
    %store/vec4 v0x5583e08278f0_0, 0, 1;
    %load/vec4 v0x5583e08281f0_0;
    %store/vec4 v0x5583e0827580_0, 0, 4;
    %load/vec4 v0x5583e0827830_0;
    %store/vec4 v0x5583e0827a90_0, 0, 1;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x5583e0826e80;
T_5 ;
    %wait E_0x5583e081f520;
    %load/vec4 v0x5583e0827f90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5583e0828110_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5583e0828390_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5583e0828530_0, 0;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x5583e08281f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5583e08282d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5583e0828470_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5583e0828030_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x5583e0828030_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %jmp T_5.4;
T_5.2 ;
    %load/vec4 v0x5583e0827ed0_0;
    %assign/vec4 v0x5583e08282d0_0, 0;
    %load/vec4 v0x5583e08286f0_0;
    %assign/vec4 v0x5583e0828470_0, 0;
    %load/vec4 v0x5583e08273a0_0;
    %assign/vec4 v0x5583e0828110_0, 0;
    %load/vec4 v0x5583e0828610_0;
    %assign/vec4 v0x5583e0828530_0, 0;
    %load/vec4 v0x5583e0827be0_0;
    %assign/vec4 v0x5583e08281f0_0, 0;
    %load/vec4 v0x5583e0827ed0_0;
    %load/vec4 v0x5583e08286f0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %xor;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x5583e0828030_0, 0;
T_5.5 ;
    %jmp T_5.4;
T_5.3 ;
    %load/vec4 v0x5583e0827830_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.7, 4;
    %load/vec4 v0x5583e08282d0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.9, 4;
    %load/vec4 v0x5583e0827700_0;
    %assign/vec4 v0x5583e0828390_0, 0;
T_5.9 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5583e0828030_0, 0;
T_5.7 ;
    %jmp T_5.4;
T_5.4 ;
    %pop/vec4 1;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x5583e0826b30;
T_6 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5583e0829a00_0, 0, 3;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5583e0828e50_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5583e0829210_0, 0, 32;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x5583e0828f90_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5583e0829030_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5583e0829170_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5583e08296e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5583e08295a0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5583e0829960_0, 0, 1;
    %end;
    .thread T_6;
    .scope S_0x5583e0826b30;
T_7 ;
Ewait_2 .event/or E_0x5583e0826dd0, E_0x0;
    %wait Ewait_2;
    %load/vec4 v0x5583e0829a00_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x5583e0829780_0;
    %load/vec4 v0x5583e0829aa0_0;
    %xor;
    %load/vec4 v0x5583e0829820_0;
    %or;
    %store/vec4 v0x5583e0829960_0, 0, 1;
    %load/vec4 v0x5583e0829780_0;
    %load/vec4 v0x5583e0829aa0_0;
    %xor;
    %flag_set/vec4 8;
    %jmp/0 T_7.2, 8;
    %load/vec4 v0x5583e08293f0_0;
    %jmp/1 T_7.3, 8;
T_7.2 ; End of true expr.
    %load/vec4 v0x5583e0829640_0;
    %jmp/0 T_7.3, 8;
 ; End of false expr.
    %blend;
T_7.3;
    %store/vec4 v0x5583e0828e50_0, 0, 32;
    %load/vec4 v0x5583e0829780_0;
    %load/vec4 v0x5583e0829aa0_0;
    %xor;
    %flag_set/vec4 8;
    %jmp/0 T_7.4, 8;
    %load/vec4 v0x5583e0829b40_0;
    %jmp/1 T_7.5, 8;
T_7.4 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_7.5, 8;
 ; End of false expr.
    %blend;
T_7.5;
    %store/vec4 v0x5583e0829210_0, 0, 32;
    %load/vec4 v0x5583e0829780_0;
    %load/vec4 v0x5583e0829aa0_0;
    %xor;
    %flag_set/vec4 8;
    %jmp/0 T_7.6, 8;
    %load/vec4 v0x5583e08292b0_0;
    %jmp/1 T_7.7, 8;
T_7.6 ; End of true expr.
    %pushi/vec4 15, 0, 4;
    %jmp/0 T_7.7, 8;
 ; End of false expr.
    %blend;
T_7.7;
    %store/vec4 v0x5583e0828f90_0, 0, 4;
    %load/vec4 v0x5583e0829780_0;
    %load/vec4 v0x5583e0829aa0_0;
    %xor;
    %flag_set/vec4 8;
    %jmp/0 T_7.8, 8;
    %load/vec4 v0x5583e0829780_0;
    %jmp/1 T_7.9, 8;
T_7.8 ; End of true expr.
    %load/vec4 v0x5583e0829820_0;
    %jmp/0 T_7.9, 8;
 ; End of false expr.
    %blend;
T_7.9;
    %store/vec4 v0x5583e0829030_0, 0, 1;
    %load/vec4 v0x5583e0829780_0;
    %load/vec4 v0x5583e0829aa0_0;
    %xor;
    %flag_set/vec4 8;
    %jmp/0 T_7.10, 8;
    %load/vec4 v0x5583e0829aa0_0;
    %jmp/1 T_7.11, 8;
T_7.10 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_7.11, 8;
 ; End of false expr.
    %blend;
T_7.11;
    %store/vec4 v0x5583e0829170_0, 0, 1;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x5583e0829a00_0;
    %cmpi/e 3, 0, 3;
    %jmp/0xz  T_7.12, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5583e0829960_0, 0, 1;
    %load/vec4 v0x5583e0829640_0;
    %store/vec4 v0x5583e0828e50_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5583e0829210_0, 0, 32;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x5583e0828f90_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5583e0829030_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5583e0829170_0, 0, 1;
    %jmp T_7.13;
T_7.12 ;
    %load/vec4 v0x5583e0829a00_0;
    %cmpi/e 7, 0, 3;
    %jmp/0xz  T_7.14, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5583e0829960_0, 0, 1;
    %load/vec4 v0x5583e08293f0_0;
    %store/vec4 v0x5583e0828e50_0, 0, 32;
    %load/vec4 v0x5583e0829b40_0;
    %store/vec4 v0x5583e0829210_0, 0, 32;
    %load/vec4 v0x5583e08292b0_0;
    %store/vec4 v0x5583e0828f90_0, 0, 4;
    %load/vec4 v0x5583e0829780_0;
    %store/vec4 v0x5583e0829030_0, 0, 1;
    %load/vec4 v0x5583e0829aa0_0;
    %store/vec4 v0x5583e0829170_0, 0, 1;
    %jmp T_7.15;
T_7.14 ;
    %load/vec4 v0x5583e0829a00_0;
    %cmpi/e 5, 0, 3;
    %jmp/0xz  T_7.16, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5583e0829960_0, 0, 1;
    %load/vec4 v0x5583e0829640_0;
    %store/vec4 v0x5583e0828e50_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5583e0829210_0, 0, 32;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x5583e0828f90_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5583e0829030_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5583e0829170_0, 0, 1;
    %jmp T_7.17;
T_7.16 ;
    %load/vec4 v0x5583e0829a00_0;
    %cmpi/e 6, 0, 3;
    %jmp/0xz  T_7.18, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5583e0829960_0, 0, 1;
    %load/vec4 v0x5583e0829640_0;
    %store/vec4 v0x5583e0828e50_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5583e0829210_0, 0, 32;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x5583e0828f90_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5583e0829030_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5583e0829170_0, 0, 1;
    %jmp T_7.19;
T_7.18 ;
    %load/vec4 v0x5583e0829a00_0;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_7.20, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5583e0829960_0, 0, 1;
    %load/vec4 v0x5583e0829780_0;
    %load/vec4 v0x5583e0829aa0_0;
    %xor;
    %flag_set/vec4 8;
    %jmp/0 T_7.22, 8;
    %load/vec4 v0x5583e08293f0_0;
    %jmp/1 T_7.23, 8;
T_7.22 ; End of true expr.
    %load/vec4 v0x5583e0829640_0;
    %jmp/0 T_7.23, 8;
 ; End of false expr.
    %blend;
T_7.23;
    %store/vec4 v0x5583e0828e50_0, 0, 32;
    %load/vec4 v0x5583e0829780_0;
    %load/vec4 v0x5583e0829aa0_0;
    %xor;
    %flag_set/vec4 8;
    %jmp/0 T_7.24, 8;
    %load/vec4 v0x5583e0829b40_0;
    %jmp/1 T_7.25, 8;
T_7.24 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_7.25, 8;
 ; End of false expr.
    %blend;
T_7.25;
    %store/vec4 v0x5583e0829210_0, 0, 32;
    %load/vec4 v0x5583e0829780_0;
    %load/vec4 v0x5583e0829aa0_0;
    %xor;
    %flag_set/vec4 8;
    %jmp/0 T_7.26, 8;
    %load/vec4 v0x5583e08292b0_0;
    %jmp/1 T_7.27, 8;
T_7.26 ; End of true expr.
    %pushi/vec4 15, 0, 4;
    %jmp/0 T_7.27, 8;
 ; End of false expr.
    %blend;
T_7.27;
    %store/vec4 v0x5583e0828f90_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5583e0829030_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5583e0829170_0, 0, 1;
T_7.20 ;
T_7.19 ;
T_7.17 ;
T_7.15 ;
T_7.13 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x5583e0826b30;
T_8 ;
    %wait E_0x5583e081f520;
    %load/vec4 v0x5583e08298c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5583e0829a00_0, 0, 3;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5583e0828e50_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5583e0829210_0, 0, 32;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x5583e0828f90_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5583e0829030_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5583e0829170_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5583e08296e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5583e08295a0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5583e0829960_0, 0, 1;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x5583e0829a00_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v0x5583e0829780_0;
    %load/vec4 v0x5583e0829aa0_0;
    %xor;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x5583e0829a00_0, 0;
    %jmp T_8.5;
T_8.4 ;
    %load/vec4 v0x5583e0829820_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.6, 8;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x5583e0829a00_0, 0;
T_8.6 ;
T_8.5 ;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x5583e0829a00_0;
    %cmpi/e 3, 0, 3;
    %jmp/0xz  T_8.8, 4;
    %load/vec4 v0x5583e0828ef0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.10, 8;
    %load/vec4 v0x5583e08290d0_0;
    %assign/vec4 v0x5583e08296e0_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x5583e0829a00_0, 0;
T_8.10 ;
    %jmp T_8.9;
T_8.8 ;
    %load/vec4 v0x5583e0829a00_0;
    %cmpi/e 7, 0, 3;
    %jmp/0xz  T_8.12, 4;
    %load/vec4 v0x5583e0828ef0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.14, 8;
    %load/vec4 v0x5583e0829780_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.16, 8;
    %load/vec4 v0x5583e08290d0_0;
    %assign/vec4 v0x5583e08295a0_0, 0;
    %jmp T_8.17;
T_8.16 ;
    %load/vec4 v0x5583e0829aa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.18, 8;
    %load/vec4 v0x5583e0829b40_0;
    %assign/vec4 v0x5583e08295a0_0, 0;
T_8.18 ;
T_8.17 ;
    %load/vec4 v0x5583e0829820_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.20, 8;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x5583e0829a00_0, 0;
    %jmp T_8.21;
T_8.20 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x5583e0829a00_0, 0;
T_8.21 ;
T_8.14 ;
    %jmp T_8.13;
T_8.12 ;
    %load/vec4 v0x5583e0829a00_0;
    %cmpi/e 5, 0, 3;
    %jmp/0xz  T_8.22, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x5583e0829a00_0, 0;
    %jmp T_8.23;
T_8.22 ;
    %load/vec4 v0x5583e0829a00_0;
    %cmpi/e 6, 0, 3;
    %jmp/0xz  T_8.24, 4;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x5583e0829a00_0, 0;
    %jmp T_8.25;
T_8.24 ;
    %load/vec4 v0x5583e0829a00_0;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_8.26, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5583e0829a00_0, 0;
T_8.26 ;
T_8.25 ;
T_8.23 ;
T_8.13 ;
T_8.9 ;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x5583e081f2b0;
T_9 ;
    %pushi/vec4 3217031168, 0, 32;
    %store/vec4 v0x5583e081fa90_0, 0, 32;
    %end;
    .thread T_9;
    .scope S_0x5583e081f2b0;
T_10 ;
    %wait E_0x5583e081f520;
    %load/vec4 v0x5583e081fb70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x5583e081fa90_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x5583e081f740_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0x5583e081f8e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %load/vec4 v0x5583e081fa90_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x5583e081fa90_0, 0;
    %load/vec4 v0x5583e081f9d0_0;
    %assign/vec4 v0x5583e081f840_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5583e081f5a0_0, 0;
    %jmp T_10.5;
T_10.4 ;
    %load/vec4 v0x5583e081f5a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.6, 8;
    %load/vec4 v0x5583e081fa90_0;
    %load/vec4 v0x5583e081f840_0;
    %cmp/e;
    %flag_mov 8, 4;
    %jmp/0 T_10.8, 8;
    %load/vec4 v0x5583e081f9d0_0;
    %jmp/1 T_10.9, 8;
T_10.8 ; End of true expr.
    %load/vec4 v0x5583e081f840_0;
    %jmp/0 T_10.9, 8;
 ; End of false expr.
    %blend;
T_10.9;
    %assign/vec4 v0x5583e081fa90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5583e081f5a0_0, 0;
    %jmp T_10.7;
T_10.6 ;
    %load/vec4 v0x5583e081f9d0_0;
    %assign/vec4 v0x5583e081fa90_0, 0;
T_10.7 ;
T_10.5 ;
T_10.2 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x5583e081fd20;
T_11 ;
    %load/vec4 v0x5583e0820850_0;
    %store/vec4 v0x5583e0820a00_0, 0, 32;
    %end;
    .thread T_11;
    .scope S_0x5583e081fd20;
T_12 ;
Ewait_3 .event/or E_0x5583e081f440, E_0x0;
    %wait Ewait_3;
    %load/vec4 v0x5583e0820910_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %jmp T_12.4;
T_12.0 ;
    %load/vec4 v0x5583e0820850_0;
    %store/vec4 v0x5583e0820a00_0, 0, 32;
    %jmp T_12.4;
T_12.1 ;
    %load/vec4 v0x5583e0820510_0;
    %flag_set/vec4 8;
    %jmp/0 T_12.5, 8;
    %load/vec4 v0x5583e0820850_0;
    %load/vec4 v0x5583e0820ba0_0;
    %parti/s 18, 0, 2;
    %pad/u 32;
    %add;
    %jmp/1 T_12.6, 8;
T_12.5 ; End of true expr.
    %load/vec4 v0x5583e0820850_0;
    %jmp/0 T_12.6, 8;
 ; End of false expr.
    %blend;
T_12.6;
    %store/vec4 v0x5583e0820a00_0, 0, 32;
    %jmp T_12.4;
T_12.2 ;
    %load/vec4 v0x5583e0820600_0;
    %pad/u 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0x5583e0820850_0;
    %pushi/vec4 4026531840, 0, 32;
    %and;
    %or;
    %store/vec4 v0x5583e0820a00_0, 0, 32;
    %jmp T_12.4;
T_12.3 ;
    %load/vec4 v0x5583e0820ad0_0;
    %store/vec4 v0x5583e0820a00_0, 0, 32;
    %jmp T_12.4;
T_12.4 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x5583e081ba20;
T_13 ;
Ewait_4 .event/or E_0x5583e0758ff0, E_0x0;
    %wait Ewait_4;
    %load/vec4 v0x5583e081c060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0x5583e081c460_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_13.9, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_13.10, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_13.11, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_13.12, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_13.13, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_13.14, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_13.15, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_13.16, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_13.17, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 6;
    %cmp/u;
    %jmp/1 T_13.18, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_13.19, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_13.20, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5583e081beb0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5583e081cad0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5583e081cbb0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5583e081cc90_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5583e081c910_0, 0, 2;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x5583e081bf70_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5583e081c120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5583e081c1e0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5583e081c830_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5583e081c600_0, 0, 1;
    %jmp T_13.22;
T_13.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5583e081beb0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5583e081cad0_0, 0, 2;
    %load/vec4 v0x5583e081c2a0_0;
    %cmpi/e 9, 0, 6;
    %flag_mov 8, 4;
    %jmp/0 T_13.23, 8;
    %pushi/vec4 3, 0, 2;
    %jmp/1 T_13.24, 8;
T_13.23 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_13.24, 8;
 ; End of false expr.
    %blend;
T_13.24;
    %store/vec4 v0x5583e081cbb0_0, 0, 2;
    %load/vec4 v0x5583e081c2a0_0;
    %cmpi/e 8, 0, 6;
    %flag_mov 8, 4;
    %load/vec4 v0x5583e081c2a0_0;
    %parti/s 1, 5, 4;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5583e081c2a0_0;
    %parti/s 1, 4, 4;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0 T_13.25, 9;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_13.26, 9;
T_13.25 ; End of true expr.
    %pushi/vec4 1, 0, 1;
    %jmp/0 T_13.26, 9;
 ; End of false expr.
    %blend;
T_13.26;
    %store/vec4 v0x5583e081cc90_0, 0, 1;
    %load/vec4 v0x5583e081c2a0_0;
    %cmpi/e 8, 0, 6;
    %flag_mov 8, 4;
    %load/vec4 v0x5583e081c2a0_0;
    %parti/s 1, 5, 4;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5583e081c2a0_0;
    %parti/s 1, 4, 4;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_13.27, 9;
    %load/vec4 v0x5583e081c2a0_0;
    %pushi/vec4 16, 0, 6;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0x5583e081c2a0_0;
    %pushi/vec4 18, 0, 6;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.29, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5583e081cc90_0, 0, 1;
    %jmp T_13.30;
T_13.29 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5583e081cc90_0, 0, 1;
T_13.30 ;
    %jmp T_13.28;
T_13.27 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5583e081cc90_0, 0, 1;
T_13.28 ;
    %load/vec4 v0x5583e081c2a0_0;
    %cmpi/e 8, 0, 6;
    %flag_mov 8, 4;
    %load/vec4 v0x5583e081c2a0_0;
    %cmpi/e 9, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %jmp/0 T_13.31, 8;
    %pushi/vec4 3, 0, 2;
    %jmp/1 T_13.32, 8;
T_13.31 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_13.32, 8;
 ; End of false expr.
    %blend;
T_13.32;
    %store/vec4 v0x5583e081c910_0, 0, 2;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x5583e081bf70_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5583e081c120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5583e081c1e0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5583e081c830_0, 0, 2;
    %load/vec4 v0x5583e081c2a0_0;
    %cmpi/e 8, 0, 6;
    %flag_mov 8, 4;
    %load/vec4 v0x5583e081c2a0_0;
    %cmpi/e 9, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %jmp/0 T_13.33, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_13.34, 8;
T_13.33 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_13.34, 8;
 ; End of false expr.
    %blend;
T_13.34;
    %store/vec4 v0x5583e081c600_0, 0, 1;
    %jmp T_13.22;
T_13.3 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x5583e081cad0_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x5583e081cbb0_0, 0, 2;
    %load/vec4 v0x5583e081cef0_0;
    %parti/s 1, 4, 4;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5583e081c6a0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_13.35, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_13.36, 8;
T_13.35 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_13.36, 8;
 ; End of false expr.
    %blend;
T_13.36;
    %store/vec4 v0x5583e081cc90_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5583e081c910_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5583e081c120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5583e081c1e0_0, 0, 1;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x5583e081bf70_0, 0, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5583e081c830_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5583e081c600_0, 0, 1;
    %jmp T_13.22;
T_13.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5583e081beb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5583e081cc90_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5583e081c910_0, 0, 2;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x5583e081bf70_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5583e081c120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5583e081c1e0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5583e081c830_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5583e081c600_0, 0, 1;
    %jmp T_13.22;
T_13.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5583e081beb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5583e081cc90_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5583e081c910_0, 0, 2;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x5583e081bf70_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5583e081c120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5583e081c1e0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5583e081c830_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5583e081c600_0, 0, 1;
    %jmp T_13.22;
T_13.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5583e081beb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5583e081cc90_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5583e081c910_0, 0, 2;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x5583e081bf70_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5583e081c120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5583e081c1e0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5583e081c830_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5583e081c600_0, 0, 1;
    %jmp T_13.22;
T_13.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5583e081beb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5583e081cc90_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5583e081c910_0, 0, 2;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x5583e081bf70_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5583e081c120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5583e081c1e0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5583e081c830_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5583e081c600_0, 0, 1;
    %jmp T_13.22;
T_13.8 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5583e081cad0_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5583e081cbb0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5583e081beb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5583e081cc90_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5583e081c910_0, 0, 2;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x5583e081bf70_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5583e081c120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5583e081c1e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5583e081cfd0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5583e081c830_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5583e081c600_0, 0, 1;
    %jmp T_13.22;
T_13.9 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5583e081cad0_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5583e081cbb0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5583e081beb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5583e081cc90_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5583e081c910_0, 0, 2;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x5583e081bf70_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5583e081c120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5583e081c1e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5583e081cfd0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5583e081c830_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5583e081c600_0, 0, 1;
    %jmp T_13.22;
T_13.10 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5583e081cad0_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5583e081cbb0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5583e081beb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5583e081cc90_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5583e081c910_0, 0, 2;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x5583e081bf70_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5583e081c120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5583e081c1e0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5583e081c830_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5583e081c600_0, 0, 1;
    %jmp T_13.22;
T_13.11 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5583e081cad0_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5583e081cbb0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5583e081beb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5583e081cc90_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5583e081c910_0, 0, 2;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x5583e081bf70_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5583e081c120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5583e081c1e0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5583e081c830_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5583e081c600_0, 0, 1;
    %jmp T_13.22;
T_13.12 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5583e081cad0_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5583e081cbb0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5583e081beb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5583e081cc90_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5583e081c910_0, 0, 2;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x5583e081bf70_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5583e081c120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5583e081c1e0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5583e081c830_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5583e081c600_0, 0, 1;
    %jmp T_13.22;
T_13.13 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5583e081beb0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5583e081cad0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5583e081cbb0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5583e081cc90_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5583e081c910_0, 0, 2;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x5583e081bf70_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5583e081c120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5583e081c1e0_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x5583e081c830_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5583e081c600_0, 0, 1;
    %jmp T_13.22;
T_13.14 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5583e081beb0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5583e081cad0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5583e081cbb0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5583e081cc90_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5583e081c910_0, 0, 2;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x5583e081bf70_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5583e081c120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5583e081c1e0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5583e081c830_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5583e081c600_0, 0, 1;
    %jmp T_13.22;
T_13.15 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5583e081beb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5583e081cc90_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5583e081c910_0, 0, 2;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x5583e081bf70_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5583e081c120_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5583e081c1e0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5583e081c830_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5583e081c600_0, 0, 1;
    %jmp T_13.22;
T_13.16 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5583e081cad0_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5583e081cbb0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5583e081beb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5583e081cc90_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5583e081c910_0, 0, 2;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x5583e081bf70_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5583e081c120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5583e081c1e0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5583e081c830_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5583e081c600_0, 0, 1;
    %jmp T_13.22;
T_13.17 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5583e081beb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5583e081cc90_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5583e081c910_0, 0, 2;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x5583e081bf70_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5583e081c120_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5583e081c1e0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5583e081c830_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5583e081c600_0, 0, 1;
    %jmp T_13.22;
T_13.18 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5583e081beb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5583e081cc90_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5583e081c910_0, 0, 2;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x5583e081bf70_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5583e081c120_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5583e081c1e0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5583e081c830_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5583e081c600_0, 0, 1;
    %jmp T_13.22;
T_13.19 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5583e081c910_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5583e081cc90_0, 0, 1;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x5583e081bf70_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5583e081c120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5583e081c1e0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5583e081c830_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5583e081c600_0, 0, 1;
    %jmp T_13.22;
T_13.20 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5583e081c910_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x5583e081cad0_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x5583e081cbb0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5583e081cc90_0, 0, 1;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x5583e081bf70_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5583e081c120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5583e081c1e0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5583e081c830_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5583e081c600_0, 0, 1;
    %jmp T_13.22;
T_13.22 ;
    %pop/vec4 1;
T_13.0 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x5583e0823050;
T_14 ;
Ewait_5 .event/or E_0x5583e08231e0, E_0x0;
    %wait Ewait_5;
    %load/vec4 v0x5583e08239d0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_14.0, 4;
    %load/vec4 v0x5583e0823450_0;
    %replicate 24;
    %load/vec4 v0x5583e0823520_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5583e0823630_0, 0, 32;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x5583e0823830_0;
    %replicate 16;
    %load/vec4 v0x5583e0823520_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5583e0823630_0, 0, 32;
T_14.1 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x5583e081d9f0;
T_15 ;
Ewait_6 .event/or E_0x5583e080c7f0, E_0x0;
    %wait Ewait_6;
    %load/vec4 v0x5583e081df10_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0 T_15.0, 8;
    %pushi/vec4 31, 0, 32;
    %jmp/1 T_15.1, 8;
T_15.0 ; End of true expr.
    %load/vec4 v0x5583e081df10_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 9;
    %jmp/0 T_15.2, 9;
    %load/vec4 v0x5583e081dc70_0;
    %pad/u 32;
    %jmp/1 T_15.3, 9;
T_15.2 ; End of true expr.
    %load/vec4 v0x5583e081de50_0;
    %pad/u 32;
    %jmp/0 T_15.3, 9;
 ; End of false expr.
    %blend;
T_15.3;
    %jmp/0 T_15.1, 8;
 ; End of false expr.
    %blend;
T_15.1;
    %pad/u 5;
    %store/vec4 v0x5583e081dd70_0, 0, 5;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x5583e081e090;
T_16 ;
Ewait_7 .event/or E_0x5583e081e270, E_0x0;
    %wait Ewait_7;
    %load/vec4 v0x5583e081e5c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_16.0, 8;
    %load/vec4 v0x5583e081e400_0;
    %jmp/1 T_16.1, 8;
T_16.0 ; End of true expr.
    %load/vec4 v0x5583e081e4c0_0;
    %jmp/0 T_16.1, 8;
 ; End of false expr.
    %blend;
T_16.1;
    %store/vec4 v0x5583e081e2f0_0, 0, 32;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x5583e081e700;
T_17 ;
Ewait_8 .event/or E_0x5583e081ea00, E_0x0;
    %wait Ewait_8;
    %load/vec4 v0x5583e081efb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_17.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_17.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_17.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_17.3, 6;
    %load/vec4 v0x5583e081eaa0_0;
    %store/vec4 v0x5583e081eef0_0, 0, 32;
    %jmp T_17.5;
T_17.0 ;
    %load/vec4 v0x5583e081eaa0_0;
    %store/vec4 v0x5583e081eef0_0, 0, 32;
    %jmp T_17.5;
T_17.1 ;
    %load/vec4 v0x5583e081ec50_0;
    %flag_set/vec4 8;
    %jmp/0 T_17.6, 8;
    %load/vec4 v0x5583e081ede0_0;
    %jmp/1 T_17.7, 8;
T_17.6 ; End of true expr.
    %load/vec4 v0x5583e081eb80_0;
    %jmp/0 T_17.7, 8;
 ; End of false expr.
    %blend;
T_17.7;
    %store/vec4 v0x5583e081eef0_0, 0, 32;
    %jmp T_17.5;
T_17.2 ;
    %load/vec4 v0x5583e081f0a0_0;
    %store/vec4 v0x5583e081eef0_0, 0, 32;
    %jmp T_17.5;
T_17.3 ;
    %load/vec4 v0x5583e081ed20_0;
    %store/vec4 v0x5583e081eef0_0, 0, 32;
    %jmp T_17.5;
T_17.5 ;
    %pop/vec4 1;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x5583e081afc0;
T_18 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5583e081b3f0_0, 0, 5;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5583e081b490_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5583e081b330_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5583e081b290_0, 0, 1;
    %end;
    .thread T_18;
    .scope S_0x5583e081afc0;
T_19 ;
Ewait_9 .event/or E_0x5583e076de80, E_0x0;
    %wait Ewait_9;
    %load/vec4 v0x5583e081b700_0;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_19.0, 4;
    %load/vec4 v0x5583e081b620_0;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_19.2, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_19.3, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_19.4, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_19.5, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_19.6, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_19.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_19.8, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_19.9, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_19.10, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_19.11, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_19.12, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_19.13, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_19.14, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_19.15, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_19.16, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_19.17, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_19.18, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_19.19, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_19.20, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 6;
    %cmp/u;
    %jmp/1 T_19.21, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 6;
    %cmp/u;
    %jmp/1 T_19.22, 6;
    %jmp T_19.24;
T_19.2 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5583e081b3f0_0, 0, 5;
    %jmp T_19.24;
T_19.3 ;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x5583e081b3f0_0, 0, 5;
    %jmp T_19.24;
T_19.4 ;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0x5583e081b3f0_0, 0, 5;
    %jmp T_19.24;
T_19.5 ;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v0x5583e081b3f0_0, 0, 5;
    %jmp T_19.24;
T_19.6 ;
    %pushi/vec4 17, 0, 5;
    %store/vec4 v0x5583e081b3f0_0, 0, 5;
    %jmp T_19.24;
T_19.7 ;
    %pushi/vec4 10, 0, 5;
    %store/vec4 v0x5583e081b3f0_0, 0, 5;
    %jmp T_19.24;
T_19.8 ;
    %pushi/vec4 11, 0, 5;
    %store/vec4 v0x5583e081b3f0_0, 0, 5;
    %jmp T_19.24;
T_19.9 ;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0x5583e081b3f0_0, 0, 5;
    %jmp T_19.24;
T_19.10 ;
    %pushi/vec4 9, 0, 5;
    %store/vec4 v0x5583e081b3f0_0, 0, 5;
    %jmp T_19.24;
T_19.11 ;
    %pushi/vec4 14, 0, 5;
    %store/vec4 v0x5583e081b3f0_0, 0, 5;
    %jmp T_19.24;
T_19.12 ;
    %pushi/vec4 15, 0, 5;
    %store/vec4 v0x5583e081b3f0_0, 0, 5;
    %jmp T_19.24;
T_19.13 ;
    %pushi/vec4 12, 0, 5;
    %store/vec4 v0x5583e081b3f0_0, 0, 5;
    %jmp T_19.24;
T_19.14 ;
    %pushi/vec4 13, 0, 5;
    %store/vec4 v0x5583e081b3f0_0, 0, 5;
    %jmp T_19.24;
T_19.15 ;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x5583e081b3f0_0, 0, 5;
    %jmp T_19.24;
T_19.16 ;
    %pushi/vec4 6, 0, 5;
    %store/vec4 v0x5583e081b3f0_0, 0, 5;
    %jmp T_19.24;
T_19.17 ;
    %pushi/vec4 18, 0, 5;
    %store/vec4 v0x5583e081b3f0_0, 0, 5;
    %jmp T_19.24;
T_19.18 ;
    %pushi/vec4 19, 0, 5;
    %store/vec4 v0x5583e081b3f0_0, 0, 5;
    %jmp T_19.24;
T_19.19 ;
    %pushi/vec4 22, 0, 5;
    %store/vec4 v0x5583e081b3f0_0, 0, 5;
    %jmp T_19.24;
T_19.20 ;
    %pushi/vec4 21, 0, 5;
    %store/vec4 v0x5583e081b3f0_0, 0, 5;
    %jmp T_19.24;
T_19.21 ;
    %pushi/vec4 24, 0, 5;
    %store/vec4 v0x5583e081b3f0_0, 0, 5;
    %jmp T_19.24;
T_19.22 ;
    %pushi/vec4 25, 0, 5;
    %store/vec4 v0x5583e081b3f0_0, 0, 5;
    %jmp T_19.24;
T_19.24 ;
    %pop/vec4 1;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x5583e081b700_0;
    %cmpi/e 1, 0, 6;
    %flag_mov 8, 4;
    %load/vec4 v0x5583e081b700_0;
    %cmpi/e 4, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x5583e081b700_0;
    %cmpi/e 7, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x5583e081b700_0;
    %cmpi/e 6, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x5583e081b700_0;
    %cmpi/e 5, 0, 6;
    %flag_or 4, 8;
    %jmp/0xz  T_19.25, 4;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5583e081b3f0_0, 0, 5;
    %jmp T_19.26;
T_19.25 ;
    %load/vec4 v0x5583e081b700_0;
    %cmpi/e 9, 0, 6;
    %flag_mov 8, 4;
    %load/vec4 v0x5583e081b700_0;
    %cmpi/e 32, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x5583e081b700_0;
    %cmpi/e 36, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x5583e081b700_0;
    %cmpi/e 33, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x5583e081b700_0;
    %cmpi/e 37, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x5583e081b700_0;
    %cmpi/e 35, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x5583e081b700_0;
    %cmpi/e 40, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x5583e081b700_0;
    %cmpi/e 41, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x5583e081b700_0;
    %cmpi/e 43, 0, 6;
    %flag_or 4, 8;
    %jmp/0xz  T_19.27, 4;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5583e081b3f0_0, 0, 5;
    %jmp T_19.28;
T_19.27 ;
    %load/vec4 v0x5583e081b700_0;
    %cmpi/e 34, 0, 6;
    %flag_mov 8, 4;
    %load/vec4 v0x5583e081b700_0;
    %cmpi/e 38, 0, 6;
    %flag_or 4, 8;
    %jmp/0xz  T_19.29, 4;
    %pushi/vec4 23, 0, 5;
    %store/vec4 v0x5583e081b3f0_0, 0, 5;
    %jmp T_19.30;
T_19.29 ;
    %load/vec4 v0x5583e081b700_0;
    %cmpi/e 12, 0, 6;
    %jmp/0xz  T_19.31, 4;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x5583e081b3f0_0, 0, 5;
    %jmp T_19.32;
T_19.31 ;
    %load/vec4 v0x5583e081b700_0;
    %cmpi/e 13, 0, 6;
    %jmp/0xz  T_19.33, 4;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v0x5583e081b3f0_0, 0, 5;
    %jmp T_19.34;
T_19.33 ;
    %load/vec4 v0x5583e081b700_0;
    %cmpi/e 10, 0, 6;
    %jmp/0xz  T_19.35, 4;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0x5583e081b3f0_0, 0, 5;
    %jmp T_19.36;
T_19.35 ;
    %load/vec4 v0x5583e081b700_0;
    %cmpi/e 11, 0, 6;
    %jmp/0xz  T_19.37, 4;
    %pushi/vec4 9, 0, 5;
    %store/vec4 v0x5583e081b3f0_0, 0, 5;
    %jmp T_19.38;
T_19.37 ;
    %load/vec4 v0x5583e081b700_0;
    %cmpi/e 14, 0, 6;
    %jmp/0xz  T_19.39, 4;
    %pushi/vec4 7, 0, 5;
    %store/vec4 v0x5583e081b3f0_0, 0, 5;
    %jmp T_19.40;
T_19.39 ;
    %load/vec4 v0x5583e081b700_0;
    %cmpi/e 15, 0, 6;
    %jmp/0xz  T_19.41, 4;
    %pushi/vec4 20, 0, 5;
    %store/vec4 v0x5583e081b3f0_0, 0, 5;
T_19.41 ;
T_19.40 ;
T_19.38 ;
T_19.36 ;
T_19.34 ;
T_19.32 ;
T_19.30 ;
T_19.28 ;
T_19.26 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0x5583e081afc0;
T_20 ;
Ewait_10 .event/or E_0x5583e0674b40, E_0x0;
    %wait Ewait_10;
    %load/vec4 v0x5583e081b700_0;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_20.0, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_20.1, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_20.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_20.3, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_20.4, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5583e081b490_0, 0, 3;
    %jmp T_20.6;
T_20.0 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5583e081b490_0, 0, 3;
    %jmp T_20.6;
T_20.1 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x5583e081b490_0, 0, 3;
    %jmp T_20.6;
T_20.2 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x5583e081b490_0, 0, 3;
    %jmp T_20.6;
T_20.3 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x5583e081b490_0, 0, 3;
    %jmp T_20.6;
T_20.4 ;
    %load/vec4 v0x5583e081b560_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_20.7, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_20.8, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_20.9, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_20.10, 6;
    %jmp T_20.11;
T_20.7 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x5583e081b490_0, 0, 3;
    %jmp T_20.11;
T_20.8 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x5583e081b490_0, 0, 3;
    %jmp T_20.11;
T_20.9 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x5583e081b490_0, 0, 3;
    %jmp T_20.11;
T_20.10 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x5583e081b490_0, 0, 3;
    %jmp T_20.11;
T_20.11 ;
    %pop/vec4 1;
    %jmp T_20.6;
T_20.6 ;
    %pop/vec4 1;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0x5583e081afc0;
T_21 ;
Ewait_11 .event/or E_0x5583e076de80, E_0x0;
    %wait Ewait_11;
    %load/vec4 v0x5583e081b700_0;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_21.0, 4;
    %load/vec4 v0x5583e081b620_0;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_21.2, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_21.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_21.4, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_21.5, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_21.6, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_21.7, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5583e081b330_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5583e081b290_0, 0, 1;
    %jmp T_21.9;
T_21.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5583e081b330_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5583e081b290_0, 0, 1;
    %jmp T_21.9;
T_21.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5583e081b330_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5583e081b290_0, 0, 1;
    %jmp T_21.9;
T_21.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5583e081b330_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5583e081b290_0, 0, 1;
    %jmp T_21.9;
T_21.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5583e081b330_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5583e081b290_0, 0, 1;
    %jmp T_21.9;
T_21.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5583e081b330_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5583e081b290_0, 0, 1;
    %jmp T_21.9;
T_21.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5583e081b330_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5583e081b290_0, 0, 1;
    %jmp T_21.9;
T_21.9 ;
    %pop/vec4 1;
    %jmp T_21.1;
T_21.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5583e081b330_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5583e081b290_0, 0, 1;
T_21.1 ;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_0x5583e07eefe0;
T_22 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5583e0819c00_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5583e081a060_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5583e07e2470_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5583e0805720_0, 0, 32;
    %end;
    .thread T_22;
    .scope S_0x5583e07eefe0;
T_23 ;
Ewait_12 .event/or E_0x5583e06f1590, E_0x0;
    %wait Ewait_12;
    %load/vec4 v0x5583e0819b20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_23.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_23.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_23.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_23.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_23.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_23.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_23.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_23.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_23.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_23.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_23.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_23.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_23.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/u;
    %jmp/1 T_23.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 5;
    %cmp/u;
    %jmp/1 T_23.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 5;
    %cmp/u;
    %jmp/1 T_23.15, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 5;
    %cmp/u;
    %jmp/1 T_23.16, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 5;
    %cmp/u;
    %jmp/1 T_23.17, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 5;
    %cmp/u;
    %jmp/1 T_23.18, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 5;
    %cmp/u;
    %jmp/1 T_23.19, 6;
    %load/vec4 v0x5583e0819a40_0;
    %store/vec4 v0x5583e0819c00_0, 0, 32;
    %jmp T_23.21;
T_23.0 ;
    %load/vec4 v0x5583e0819a40_0;
    %store/vec4 v0x5583e0819c00_0, 0, 32;
    %jmp T_23.21;
T_23.1 ;
    %load/vec4 v0x5583e0819a40_0;
    %store/vec4 v0x5583e0819c00_0, 0, 32;
    %jmp T_23.21;
T_23.2 ;
    %load/vec4 v0x5583e0819ce0_0;
    %store/vec4 v0x5583e0819c00_0, 0, 32;
    %jmp T_23.21;
T_23.3 ;
    %load/vec4 v0x5583e0819ce0_0;
    %store/vec4 v0x5583e0819c00_0, 0, 32;
    %jmp T_23.21;
T_23.4 ;
    %load/vec4 v0x5583e0819dc0_0;
    %store/vec4 v0x5583e0819c00_0, 0, 32;
    %jmp T_23.21;
T_23.5 ;
    %load/vec4 v0x5583e0819dc0_0;
    %store/vec4 v0x5583e0819c00_0, 0, 32;
    %jmp T_23.21;
T_23.6 ;
    %load/vec4 v0x5583e0819ea0_0;
    %store/vec4 v0x5583e0819c00_0, 0, 32;
    %jmp T_23.21;
T_23.7 ;
    %load/vec4 v0x5583e0819ea0_0;
    %store/vec4 v0x5583e0819c00_0, 0, 32;
    %jmp T_23.21;
T_23.8 ;
    %load/vec4 v0x5583e081a2e0_0;
    %store/vec4 v0x5583e0819c00_0, 0, 32;
    %jmp T_23.21;
T_23.9 ;
    %load/vec4 v0x5583e081a3c0_0;
    %store/vec4 v0x5583e0819c00_0, 0, 32;
    %jmp T_23.21;
T_23.10 ;
    %load/vec4 v0x5583e081a9e0_0;
    %store/vec4 v0x5583e0819c00_0, 0, 32;
    %jmp T_23.21;
T_23.11 ;
    %load/vec4 v0x5583e081a9e0_0;
    %store/vec4 v0x5583e0819c00_0, 0, 32;
    %jmp T_23.21;
T_23.12 ;
    %load/vec4 v0x5583e081aba0_0;
    %store/vec4 v0x5583e0819c00_0, 0, 32;
    %jmp T_23.21;
T_23.13 ;
    %load/vec4 v0x5583e081aba0_0;
    %store/vec4 v0x5583e0819c00_0, 0, 32;
    %jmp T_23.21;
T_23.14 ;
    %load/vec4 v0x5583e081aac0_0;
    %store/vec4 v0x5583e0819c00_0, 0, 32;
    %jmp T_23.21;
T_23.15 ;
    %load/vec4 v0x5583e081aac0_0;
    %store/vec4 v0x5583e0819c00_0, 0, 32;
    %jmp T_23.21;
T_23.16 ;
    %load/vec4 v0x5583e07b6b30_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x5583e0819c00_0, 0, 32;
    %jmp T_23.21;
T_23.17 ;
    %load/vec4 v0x5583e081a4a0_0;
    %store/vec4 v0x5583e0819c00_0, 0, 32;
    %jmp T_23.21;
T_23.18 ;
    %load/vec4 v0x5583e0801b40_0;
    %store/vec4 v0x5583e0819c00_0, 0, 32;
    %jmp T_23.21;
T_23.19 ;
    %load/vec4 v0x5583e0808ad0_0;
    %store/vec4 v0x5583e0819c00_0, 0, 32;
    %jmp T_23.21;
T_23.21 ;
    %pop/vec4 1;
    %load/vec4 v0x5583e0819f80_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_23.22, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_23.23, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_23.24, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_23.25, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_23.26, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_23.27, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5583e081a060_0, 0, 1;
    %jmp T_23.29;
T_23.22 ;
    %load/vec4 v0x5583e07becd0_0;
    %load/vec4 v0x5583e07b6b30_0;
    %cmp/e;
    %flag_mov 8, 4;
    %jmp/0 T_23.30, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_23.31, 8;
T_23.30 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_23.31, 8;
 ; End of false expr.
    %blend;
T_23.31;
    %store/vec4 v0x5583e081a060_0, 0, 1;
    %jmp T_23.29;
T_23.23 ;
    %load/vec4 v0x5583e07becd0_0;
    %load/vec4 v0x5583e07b6b30_0;
    %cmp/ne;
    %flag_mov 8, 4;
    %jmp/0 T_23.32, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_23.33, 8;
T_23.32 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_23.33, 8;
 ; End of false expr.
    %blend;
T_23.33;
    %store/vec4 v0x5583e081a060_0, 0, 1;
    %jmp T_23.29;
T_23.24 ;
    %load/vec4 v0x5583e07becd0_0;
    %cmpi/s 0, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_23.34, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_23.35, 8;
T_23.34 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_23.35, 8;
 ; End of false expr.
    %blend;
T_23.35;
    %store/vec4 v0x5583e081a060_0, 0, 1;
    %jmp T_23.29;
T_23.25 ;
    %load/vec4 v0x5583e07becd0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_23.36, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_23.37, 8;
T_23.36 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_23.37, 8;
 ; End of false expr.
    %blend;
T_23.37;
    %store/vec4 v0x5583e081a060_0, 0, 1;
    %jmp T_23.29;
T_23.26 ;
    %load/vec4 v0x5583e07becd0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_23.38, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_23.39, 8;
T_23.38 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_23.39, 8;
 ; End of false expr.
    %blend;
T_23.39;
    %store/vec4 v0x5583e081a060_0, 0, 1;
    %jmp T_23.29;
T_23.27 ;
    %load/vec4 v0x5583e07becd0_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_mov 8, 5;
    %jmp/0 T_23.40, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_23.41, 8;
T_23.40 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_23.41, 8;
 ; End of false expr.
    %blend;
T_23.41;
    %store/vec4 v0x5583e081a060_0, 0, 1;
    %jmp T_23.29;
T_23.29 ;
    %pop/vec4 1;
    %load/vec4 v0x5583e0819b20_0;
    %cmpi/e 21, 0, 5;
    %jmp/0xz  T_23.42, 4;
    %load/vec4 v0x5583e07becd0_0;
    %store/vec4 v0x5583e07e2470_0, 0, 32;
    %load/vec4 v0x5583e081a580_0;
    %store/vec4 v0x5583e0805720_0, 0, 32;
    %jmp T_23.43;
T_23.42 ;
    %load/vec4 v0x5583e0819b20_0;
    %cmpi/e 22, 0, 5;
    %jmp/0xz  T_23.44, 4;
    %load/vec4 v0x5583e081a660_0;
    %store/vec4 v0x5583e07e2470_0, 0, 32;
    %load/vec4 v0x5583e07becd0_0;
    %store/vec4 v0x5583e0805720_0, 0, 32;
    %jmp T_23.45;
T_23.44 ;
    %load/vec4 v0x5583e0819b20_0;
    %cmpi/e 18, 0, 5;
    %flag_mov 8, 4;
    %load/vec4 v0x5583e0819b20_0;
    %cmpi/e 19, 0, 5;
    %flag_or 4, 8;
    %jmp/0xz  T_23.46, 4;
    %load/vec4 v0x5583e081a740_0;
    %store/vec4 v0x5583e07e2470_0, 0, 32;
    %load/vec4 v0x5583e081a820_0;
    %store/vec4 v0x5583e0805720_0, 0, 32;
    %jmp T_23.47;
T_23.46 ;
    %load/vec4 v0x5583e081a660_0;
    %store/vec4 v0x5583e07e2470_0, 0, 32;
    %load/vec4 v0x5583e081a580_0;
    %store/vec4 v0x5583e0805720_0, 0, 32;
T_23.47 ;
T_23.45 ;
T_23.43 ;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_0x5583e0820d60;
T_24 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5583e08215e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5583e0821280_0, 0, 32;
    %end;
    .thread T_24;
    .scope S_0x5583e0820d60;
T_25 ;
    %wait E_0x5583e081f520;
    %load/vec4 v0x5583e0821840_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_25.0, 4;
    %load/vec4 v0x5583e08218e0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_25.2, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5583e08215e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5583e0821280_0, 0;
    %jmp T_25.3;
T_25.2 ;
    %load/vec4 v0x5583e08216a0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_25.4, 4;
    %load/vec4 v0x5583e0821420_0;
    %assign/vec4 v0x5583e08215e0_0, 0;
T_25.4 ;
    %load/vec4 v0x5583e0821350_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_25.6, 4;
    %load/vec4 v0x5583e08210a0_0;
    %assign/vec4 v0x5583e0821280_0, 0;
T_25.6 ;
T_25.3 ;
T_25.0 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x5583e0820d60;
T_26 ;
Ewait_13 .event/or E_0x5583e0821020, E_0x0;
    %wait Ewait_13;
    %load/vec4 v0x5583e08215e0_0;
    %store/vec4 v0x5583e0821510_0, 0, 32;
    %load/vec4 v0x5583e0821280_0;
    %store/vec4 v0x5583e08211b0_0, 0, 32;
    %jmp T_26;
    .thread T_26, $push;
    .scope S_0x5583e0821b00;
T_27 ;
Ewait_14 .event/or E_0x5583e0821da0, E_0x0;
    %wait Ewait_14;
    %load/vec4 v0x5583e0822400_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x5583e08225a0, 4;
    %store/vec4 v0x5583e0822190_0, 0, 32;
    %load/vec4 v0x5583e08224e0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x5583e08225a0, 4;
    %store/vec4 v0x5583e08222a0_0, 0, 32;
    %jmp T_27;
    .thread T_27, $push;
    .scope S_0x5583e0821b00;
T_28 ;
    %wait E_0x5583e081f520;
    %load/vec4 v0x5583e0822030_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_28.0, 4;
    %load/vec4 v0x5583e0822c30_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_28.2, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5583e08220f0_0, 0, 32;
T_28.4 ;
    %load/vec4 v0x5583e08220f0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_28.5, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x5583e08220f0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5583e08225a0, 0, 4;
    %load/vec4 v0x5583e08220f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5583e08220f0_0, 0, 32;
    %jmp T_28.4;
T_28.5 ;
    %jmp T_28.3;
T_28.2 ;
    %load/vec4 v0x5583e0822d90_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_28.6, 4;
    %load/vec4 v0x5583e0822cd0_0;
    %load/vec4 v0x5583e0822e30_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5583e08225a0, 0, 4;
T_28.6 ;
T_28.3 ;
T_28.0 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0x5583e081d290;
T_29 ;
Ewait_15 .event/or E_0x5583e080bb50, E_0x0;
    %wait Ewait_15;
    %load/vec4 v0x5583e081d4f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_29.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_29.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_29.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_29.3, 6;
    %jmp T_29.4;
T_29.0 ;
    %load/vec4 v0x5583e081d6c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_29.5, 8;
    %load/vec4 v0x5583e081d600_0;
    %jmp/1 T_29.6, 8;
T_29.5 ; End of true expr.
    %load/vec4 v0x5583e081d790_0;
    %parti/s 24, 8, 5;
    %load/vec4 v0x5583e081d600_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_29.6, 8;
 ; End of false expr.
    %blend;
T_29.6;
    %store/vec4 v0x5583e081d870_0, 0, 32;
    %jmp T_29.4;
T_29.1 ;
    %load/vec4 v0x5583e081d6c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_29.7, 8;
    %load/vec4 v0x5583e081d600_0;
    %parti/s 24, 0, 2;
    %load/vec4 v0x5583e081d790_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_29.8, 8;
T_29.7 ; End of true expr.
    %load/vec4 v0x5583e081d790_0;
    %parti/s 16, 16, 6;
    %load/vec4 v0x5583e081d600_0;
    %parti/s 16, 16, 6;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_29.8, 8;
 ; End of false expr.
    %blend;
T_29.8;
    %store/vec4 v0x5583e081d870_0, 0, 32;
    %jmp T_29.4;
T_29.2 ;
    %load/vec4 v0x5583e081d6c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_29.9, 8;
    %load/vec4 v0x5583e081d600_0;
    %parti/s 16, 0, 2;
    %load/vec4 v0x5583e081d790_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_29.10, 8;
T_29.9 ; End of true expr.
    %load/vec4 v0x5583e081d790_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x5583e081d600_0;
    %parti/s 24, 8, 5;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_29.10, 8;
 ; End of false expr.
    %blend;
T_29.10;
    %store/vec4 v0x5583e081d870_0, 0, 32;
    %jmp T_29.4;
T_29.3 ;
    %load/vec4 v0x5583e081d6c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_29.11, 8;
    %load/vec4 v0x5583e081d600_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x5583e081d790_0;
    %parti/s 24, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_29.12, 8;
T_29.11 ; End of true expr.
    %load/vec4 v0x5583e081d600_0;
    %jmp/0 T_29.12, 8;
 ; End of false expr.
    %blend;
T_29.12;
    %store/vec4 v0x5583e081d870_0, 0, 32;
    %jmp T_29.4;
T_29.4 ;
    %pop/vec4 1;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_0x5583e07f0430;
T_30 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5583e0824110_0, 0, 1;
    %end;
    .thread T_30;
    .scope S_0x5583e07f0430;
T_31 ;
Ewait_16 .event/or E_0x5583e06e81b0, E_0x0;
    %wait Ewait_16;
    %load/vec4 v0x5583e0824110_0;
    %load/vec4 v0x5583e0824bc0_0;
    %and;
    %load/vec4 v0x5583e0826500_0;
    %or;
    %store/vec4 v0x5583e0824c80_0, 0, 1;
    %load/vec4 v0x5583e0824110_0;
    %store/vec4 v0x5583e08241d0_0, 0, 1;
    %load/vec4 v0x5583e0824d20_0;
    %store/vec4 v0x5583e08253f0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5583e08254b0_0, 0, 1;
    %load/vec4 v0x5583e0825f60_0;
    %store/vec4 v0x5583e08250a0_0, 0, 32;
    %load/vec4 v0x5583e08245a0_0;
    %store/vec4 v0x5583e0824de0_0, 0, 32;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_0x5583e07f0430;
T_32 ;
    %wait E_0x5583e081f520;
    %load/vec4 v0x5583e0826500_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5583e0824110_0, 0;
    %jmp T_32.1;
T_32.0 ;
    %load/vec4 v0x5583e08253f0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_32.2, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5583e0824110_0, 0;
T_32.2 ;
T_32.1 ;
    %jmp T_32;
    .thread T_32;
    .scope S_0x5583e07c3350;
T_33 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5583e082cb50_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5583e082cdc0_0, 0, 32;
    %pushi/vec4 500, 0, 32;
T_33.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_33.1, 5;
    %jmp/1 T_33.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 10, 0;
    %load/vec4 v0x5583e082cb50_0;
    %nor/r;
    %store/vec4 v0x5583e082cb50_0, 0, 1;
    %delay 10, 0;
    %load/vec4 v0x5583e082cb50_0;
    %nor/r;
    %store/vec4 v0x5583e082cb50_0, 0, 1;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5583e082cdc0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x5583e082cdc0_0, 0, 32;
    %jmp T_33.0;
T_33.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 33 "$fatal", 32'sb00000000000000000000000000000010, "Simulation did not finish within %d cycles.", P_0x5583e07120d0 {0 0 0};
    %end;
    .thread T_33;
    .scope S_0x5583e07c3350;
T_34 ;
    %vpi_call/w 3 37 "$dumpfile", "test/mips_cpu_bus.vcd" {0 0 0};
    %vpi_call/w 3 38 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5583e07c3350 {0 0 0};
    %vpi_call/w 3 39 "$display", "\000" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5583e082cd00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5583e082d1e0_0, 0, 1;
    %delay 10, 0;
    %wait E_0x5583e081f520;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5583e082d1e0_0, 0, 1;
    %wait E_0x5583e081f520;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5583e082d1e0_0, 0, 1;
    %load/vec4 v0x5583e082c8a0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_34.0, 4;
    %jmp T_34.1;
T_34.0 ;
    %vpi_call/w 3 51 "$display", "TB : CPU did not set running=1 after reset." {0 0 0};
T_34.1 ;
    %wait E_0x5583e06e77b0;
    %vpi_call/w 3 54 "$display", "TB : finished; active=0" {0 0 0};
    %vpi_call/w 3 55 "$display", "register_v0:%h", v0x5583e082d090_0 {0 0 0};
    %vpi_call/w 3 57 "$finish" {0 0 0};
    %end;
    .thread T_34;
# The file index is used to find the file name in the following table.
:file_names 21;
    "N/A";
    "<interactive>";
    "-";
    "rtl/mips_cpu_bus_tb.v";
    "rtl/mips_cpu_bus.v";
    "rtl/mips_cpu_harvard.v";
    "rtl/mips_cpu/ALU.v";
    "rtl/mips_cpu/ALU_decoder.v";
    "rtl/mips_cpu/mips_cpu_decoder.v";
    "rtl/mips_cpu/lwlr.v";
    "rtl/mips_cpu/mips_cpu_mux1.v";
    "rtl/mips_cpu/mips_cpu_mux2.v";
    "rtl/mips_cpu/mips_cpu_mux3.v";
    "rtl/mips_cpu/mips_cpu_pc.v";
    "rtl/mips_cpu/mips_cpu_pcnext.v";
    "rtl/mips_cpu/reg_file_hi_lo.v";
    "rtl/mips_cpu/reg_file.v";
    "rtl/mips_cpu/mips_cpu_signextend.v";
    "rtl/mips_cpu/harvard_to_avalon.v";
    "rtl/mips_cpu/avl_master_bc.v";
    "rtl/avl_slave_mem.v";
