{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 16 05:45:59 2018 " "Info: Processing started: Tue Oct 16 05:45:59 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pci_com_lpt_usb_eth -c pci_com_lpt_usb_eth " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off pci_com_lpt_usb_eth -c pci_com_lpt_usb_eth" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pci_com_lpt_usb_eth.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file pci_com_lpt_usb_eth.v" { { "Info" "ISGN_ENTITY_NAME" "1 pci_com_lpt_usb_eth " "Info: Found entity 1: pci_com_lpt_usb_eth" {  } { { "pci_com_lpt_usb_eth.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_com_lpt_usb_eth.v" 19 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "pci_controller.v(133) " "Warning (10273): Verilog HDL warning at pci_controller.v(133): extended using \"x\" or \"z\"" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 133 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "pci_controller.v(134) " "Warning (10273): Verilog HDL warning at pci_controller.v(134): extended using \"x\" or \"z\"" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 134 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pci_controller.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file pci_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 pci_controller " "Info: Found entity 1: pci_controller" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "com_controller.v(133) " "Warning (10273): Verilog HDL warning at com_controller.v(133): extended using \"x\" or \"z\"" {  } { { "com_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/com_controller.v" 133 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "com_controller.v(134) " "Warning (10273): Verilog HDL warning at com_controller.v(134): extended using \"x\" or \"z\"" {  } { { "com_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/com_controller.v" 134 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "com_controller.v(181) " "Warning (10261): Verilog HDL Event Control warning at com_controller.v(181): Event Control contains a complex event expression" {  } { { "com_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/com_controller.v" 181 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "com_controller.v(589) " "Warning (10261): Verilog HDL Event Control warning at com_controller.v(589): Event Control contains a complex event expression" {  } { { "com_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/com_controller.v" 589 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "com_controller.v(605) " "Warning (10261): Verilog HDL Event Control warning at com_controller.v(605): Event Control contains a complex event expression" {  } { { "com_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/com_controller.v" 605 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "com_controller.v(618) " "Warning (10261): Verilog HDL Event Control warning at com_controller.v(618): Event Control contains a complex event expression" {  } { { "com_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/com_controller.v" 618 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "com_controller.v(627) " "Warning (10261): Verilog HDL Event Control warning at com_controller.v(627): Event Control contains a complex event expression" {  } { { "com_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/com_controller.v" 627 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "com_controller.v(681) " "Warning (10261): Verilog HDL Event Control warning at com_controller.v(681): Event Control contains a complex event expression" {  } { { "com_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/com_controller.v" 681 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "com_controller.v(692) " "Warning (10261): Verilog HDL Event Control warning at com_controller.v(692): Event Control contains a complex event expression" {  } { { "com_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/com_controller.v" 692 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "com_controller.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file com_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 com_controller " "Info: Found entity 1: com_controller" {  } { { "com_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/com_controller.v" 12 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RTS com_controller.v(212) " "Warning (10236): Verilog HDL Implicit Net warning at com_controller.v(212): created implicit net for \"RTS\"" {  } { { "com_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/com_controller.v" 212 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "DTR com_controller.v(213) " "Warning (10236): Verilog HDL Implicit Net warning at com_controller.v(213): created implicit net for \"DTR\"" {  } { { "com_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/com_controller.v" 213 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "is_dev_init com_controller.v(561) " "Warning (10236): Verilog HDL Implicit Net warning at com_controller.v(561): created implicit net for \"is_dev_init\"" {  } { { "com_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/com_controller.v" 561 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "pci_com_lpt_usb_eth " "Info: Elaborating entity \"pci_com_lpt_usb_eth\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "com_controller com_controller:b2v_inst " "Info: Elaborating entity \"com_controller\" for hierarchy \"com_controller:b2v_inst\"" {  } { { "pci_com_lpt_usb_eth.v" "b2v_inst" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_com_lpt_usb_eth.v" 107 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RTS com_controller.v(212) " "Warning (10036): Verilog HDL or VHDL warning at com_controller.v(212): object \"RTS\" assigned a value but never read" {  } { { "com_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/com_controller.v" 212 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DTR com_controller.v(213) " "Warning (10036): Verilog HDL or VHDL warning at com_controller.v(213): object \"DTR\" assigned a value but never read" {  } { { "com_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/com_controller.v" 213 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "MSR_COM1 com_controller.v(53) " "Warning (10858): Verilog HDL warning at com_controller.v(53): object MSR_COM1 used but never assigned" {  } { { "com_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/com_controller.v" 53 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "par_err com_controller.v(75) " "Warning (10858): Verilog HDL warning at com_controller.v(75): object par_err used but never assigned" {  } { { "com_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/com_controller.v" 75 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "frame_err com_controller.v(76) " "Warning (10858): Verilog HDL warning at com_controller.v(76): object frame_err used but never assigned" {  } { { "com_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/com_controller.v" 76 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "COM1_RESET com_controller.v(104) " "Warning (10036): Verilog HDL or VHDL warning at com_controller.v(104): object \"COM1_RESET\" assigned a value but never read" {  } { { "com_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/com_controller.v" 104 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "CTS_COM1_changed_int_flag com_controller.v(118) " "Warning (10858): Verilog HDL warning at com_controller.v(118): object CTS_COM1_changed_int_flag used but never assigned" {  } { { "com_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/com_controller.v" 118 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "DSR_COM1_changed_int_flag com_controller.v(119) " "Warning (10858): Verilog HDL warning at com_controller.v(119): object DSR_COM1_changed_int_flag used but never assigned" {  } { { "com_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/com_controller.v" 119 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "RI_COM1_changed_int_flag com_controller.v(120) " "Warning (10858): Verilog HDL warning at com_controller.v(120): object RI_COM1_changed_int_flag used but never assigned" {  } { { "com_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/com_controller.v" 120 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "DCD_COM1_changed_int_flag com_controller.v(121) " "Warning (10858): Verilog HDL warning at com_controller.v(121): object DCD_COM1_changed_int_flag used but never assigned" {  } { { "com_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/com_controller.v" 121 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "par_err_iflag com_controller.v(123) " "Warning (10858): Verilog HDL warning at com_controller.v(123): object par_err_iflag used but never assigned" {  } { { "com_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/com_controller.v" 123 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "frame_err_iflag com_controller.v(124) " "Warning (10858): Verilog HDL warning at com_controller.v(124): object frame_err_iflag used but never assigned" {  } { { "com_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/com_controller.v" 124 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "" 0 -1}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "com_controller.v(138) " "Info (10264): Verilog HDL Case Statement information at com_controller.v(138): all case item expressions in this case statement are onehot" {  } { { "com_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/com_controller.v" 138 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 com_controller.v(355) " "Warning (10230): Verilog HDL assignment warning at com_controller.v(355): truncated value with size 32 to match size of target (4)" {  } { { "com_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/com_controller.v" 355 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 com_controller.v(456) " "Warning (10230): Verilog HDL assignment warning at com_controller.v(456): truncated value with size 32 to match size of target (21)" {  } { { "com_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/com_controller.v" 456 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 com_controller.v(467) " "Warning (10230): Verilog HDL assignment warning at com_controller.v(467): truncated value with size 32 to match size of target (21)" {  } { { "com_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/com_controller.v" 467 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 com_controller.v(496) " "Warning (10230): Verilog HDL assignment warning at com_controller.v(496): truncated value with size 32 to match size of target (4)" {  } { { "com_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/com_controller.v" 496 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 com_controller.v(599) " "Warning (10230): Verilog HDL assignment warning at com_controller.v(599): truncated value with size 32 to match size of target (6)" {  } { { "com_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/com_controller.v" 599 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 com_controller.v(624) " "Warning (10230): Verilog HDL assignment warning at com_controller.v(624): truncated value with size 32 to match size of target (4)" {  } { { "com_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/com_controller.v" 624 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "IIR_COM1 com_controller.v(718) " "Warning (10240): Verilog HDL Always Construct warning at com_controller.v(718): inferring latch(es) for variable \"IIR_COM1\", which holds its previous value in one or more paths through the always construct" {  } { { "com_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/com_controller.v" 718 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 com_controller.v(793) " "Warning (10230): Verilog HDL assignment warning at com_controller.v(793): truncated value with size 32 to match size of target (4)" {  } { { "com_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/com_controller.v" 793 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 com_controller.v(795) " "Warning (10230): Verilog HDL assignment warning at com_controller.v(795): truncated value with size 32 to match size of target (4)" {  } { { "com_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/com_controller.v" 795 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "FCR_COM1 com_controller.v(758) " "Warning (10240): Verilog HDL Always Construct warning at com_controller.v(758): inferring latch(es) for variable \"FCR_COM1\", which holds its previous value in one or more paths through the always construct" {  } { { "com_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/com_controller.v" 758 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "O_PAR com_controller.v(25) " "Warning (10034): Output port \"O_PAR\" at com_controller.v(25) has no driver" {  } { { "com_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/com_controller.v" 25 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "O_RTS com_controller.v(28) " "Warning (10034): Output port \"O_RTS\" at com_controller.v(28) has no driver" {  } { { "com_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/com_controller.v" 28 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "O_DTR com_controller.v(29) " "Warning (10034): Output port \"O_DTR\" at com_controller.v(29) has no driver" {  } { { "com_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/com_controller.v" 29 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "baudclk com_controller.v(33) " "Warning (10034): Output port \"baudclk\" at com_controller.v(33) has no driver" {  } { { "com_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/com_controller.v" 33 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "MSR_COM1\[7\] 0 com_controller.v(53) " "Warning (10030): Net \"MSR_COM1\[7\]\" at com_controller.v(53) has no driver or initial value, using a default initial value '0'" {  } { { "com_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/com_controller.v" 53 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "MSR_COM1\[6\] 0 com_controller.v(53) " "Warning (10030): Net \"MSR_COM1\[6\]\" at com_controller.v(53) has no driver or initial value, using a default initial value '0'" {  } { { "com_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/com_controller.v" 53 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "MSR_COM1\[5\] 0 com_controller.v(53) " "Warning (10030): Net \"MSR_COM1\[5\]\" at com_controller.v(53) has no driver or initial value, using a default initial value '0'" {  } { { "com_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/com_controller.v" 53 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "MSR_COM1\[4\] 0 com_controller.v(53) " "Warning (10030): Net \"MSR_COM1\[4\]\" at com_controller.v(53) has no driver or initial value, using a default initial value '0'" {  } { { "com_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/com_controller.v" 53 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "MSR_COM1\[3\] 0 com_controller.v(53) " "Warning (10030): Net \"MSR_COM1\[3\]\" at com_controller.v(53) has no driver or initial value, using a default initial value '0'" {  } { { "com_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/com_controller.v" 53 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "MSR_COM1\[2\] 0 com_controller.v(53) " "Warning (10030): Net \"MSR_COM1\[2\]\" at com_controller.v(53) has no driver or initial value, using a default initial value '0'" {  } { { "com_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/com_controller.v" 53 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "MSR_COM1\[1\] 0 com_controller.v(53) " "Warning (10030): Net \"MSR_COM1\[1\]\" at com_controller.v(53) has no driver or initial value, using a default initial value '0'" {  } { { "com_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/com_controller.v" 53 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "MSR_COM1\[0\] 0 com_controller.v(53) " "Warning (10030): Net \"MSR_COM1\[0\]\" at com_controller.v(53) has no driver or initial value, using a default initial value '0'" {  } { { "com_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/com_controller.v" 53 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "par_err\[0\] 0 com_controller.v(75) " "Warning (10030): Net \"par_err\[0\]\" at com_controller.v(75) has no driver or initial value, using a default initial value '0'" {  } { { "com_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/com_controller.v" 75 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "frame_err\[0\] 0 com_controller.v(76) " "Warning (10030): Net \"frame_err\[0\]\" at com_controller.v(76) has no driver or initial value, using a default initial value '0'" {  } { { "com_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/com_controller.v" 76 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "CTS_COM1_changed_int_flag 0 com_controller.v(118) " "Warning (10030): Net \"CTS_COM1_changed_int_flag\" at com_controller.v(118) has no driver or initial value, using a default initial value '0'" {  } { { "com_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/com_controller.v" 118 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "DSR_COM1_changed_int_flag 0 com_controller.v(119) " "Warning (10030): Net \"DSR_COM1_changed_int_flag\" at com_controller.v(119) has no driver or initial value, using a default initial value '0'" {  } { { "com_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/com_controller.v" 119 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RI_COM1_changed_int_flag 0 com_controller.v(120) " "Warning (10030): Net \"RI_COM1_changed_int_flag\" at com_controller.v(120) has no driver or initial value, using a default initial value '0'" {  } { { "com_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/com_controller.v" 120 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "DCD_COM1_changed_int_flag 0 com_controller.v(121) " "Warning (10030): Net \"DCD_COM1_changed_int_flag\" at com_controller.v(121) has no driver or initial value, using a default initial value '0'" {  } { { "com_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/com_controller.v" 121 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "par_err_iflag 0 com_controller.v(123) " "Warning (10030): Net \"par_err_iflag\" at com_controller.v(123) has no driver or initial value, using a default initial value '0'" {  } { { "com_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/com_controller.v" 123 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "frame_err_iflag 0 com_controller.v(124) " "Warning (10030): Net \"frame_err_iflag\" at com_controller.v(124) has no driver or initial value, using a default initial value '0'" {  } { { "com_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/com_controller.v" 124 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FCR_COM1\[0\] com_controller.v(758) " "Info (10041): Inferred latch for \"FCR_COM1\[0\]\" at com_controller.v(758)" {  } { { "com_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/com_controller.v" 758 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FCR_COM1\[2\] com_controller.v(758) " "Info (10041): Inferred latch for \"FCR_COM1\[2\]\" at com_controller.v(758)" {  } { { "com_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/com_controller.v" 758 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FCR_COM1\[6\] com_controller.v(758) " "Info (10041): Inferred latch for \"FCR_COM1\[6\]\" at com_controller.v(758)" {  } { { "com_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/com_controller.v" 758 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FCR_COM1\[7\] com_controller.v(758) " "Info (10041): Inferred latch for \"FCR_COM1\[7\]\" at com_controller.v(758)" {  } { { "com_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/com_controller.v" 758 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IIR_COM1\[4\] com_controller.v(718) " "Info (10041): Inferred latch for \"IIR_COM1\[4\]\" at com_controller.v(718)" {  } { { "com_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/com_controller.v" 718 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IIR_COM1\[5\] com_controller.v(718) " "Info (10041): Inferred latch for \"IIR_COM1\[5\]\" at com_controller.v(718)" {  } { { "com_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/com_controller.v" 718 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pci_controller pci_controller:b2v_inst1 " "Info: Elaborating entity \"pci_controller\" for hierarchy \"pci_controller:b2v_inst1\"" {  } { { "pci_com_lpt_usb_eth.v" "b2v_inst1" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_com_lpt_usb_eth.v" 130 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "BAR_0_DEV0 pci_controller.v(30) " "Warning (10858): Verilog HDL warning at pci_controller.v(30): object BAR_0_DEV0 used but never assigned" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 30 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "BAR_1_DEV0 pci_controller.v(31) " "Warning (10858): Verilog HDL warning at pci_controller.v(31): object BAR_1_DEV0 used but never assigned" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 31 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "BAR_2_DEV0 pci_controller.v(32) " "Warning (10858): Verilog HDL warning at pci_controller.v(32): object BAR_2_DEV0 used but never assigned" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 32 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "BAR_3_DEV0 pci_controller.v(33) " "Warning (10858): Verilog HDL warning at pci_controller.v(33): object BAR_3_DEV0 used but never assigned" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 33 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "BAR_5_DEV0 pci_controller.v(35) " "Warning (10858): Verilog HDL warning at pci_controller.v(35): object BAR_5_DEV0 used but never assigned" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 35 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "BAR_2_DEV1 pci_controller.v(41) " "Warning (10858): Verilog HDL warning at pci_controller.v(41): object BAR_2_DEV1 used but never assigned" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 41 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "BAR_3_DEV1 pci_controller.v(42) " "Warning (10858): Verilog HDL warning at pci_controller.v(42): object BAR_3_DEV1 used but never assigned" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 42 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "BAR_4_DEV1 pci_controller.v(43) " "Warning (10858): Verilog HDL warning at pci_controller.v(43): object BAR_4_DEV1 used but never assigned" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 43 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "BAR_5_DEV1 pci_controller.v(44) " "Warning (10858): Verilog HDL warning at pci_controller.v(44): object BAR_5_DEV1 used but never assigned" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 44 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "is_devcs pci_controller.v(125) " "Warning (10036): Verilog HDL or VHDL warning at pci_controller.v(125): object \"is_devcs\" assigned a value but never read" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 125 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "is_cfg_space pci_controller.v(129) " "Warning (10036): Verilog HDL or VHDL warning at pci_controller.v(129): object \"is_cfg_space\" assigned a value but never read" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 129 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 pci_controller.v(279) " "Warning (10230): Verilog HDL assignment warning at pci_controller.v(279): truncated value with size 32 to match size of target (16)" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 279 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BAR_0_DEV0\[31\] 0 pci_controller.v(30) " "Warning (10030): Net \"BAR_0_DEV0\[31\]\" at pci_controller.v(30) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 30 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BAR_0_DEV0\[30\] 0 pci_controller.v(30) " "Warning (10030): Net \"BAR_0_DEV0\[30\]\" at pci_controller.v(30) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 30 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BAR_0_DEV0\[29\] 0 pci_controller.v(30) " "Warning (10030): Net \"BAR_0_DEV0\[29\]\" at pci_controller.v(30) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 30 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BAR_0_DEV0\[28\] 0 pci_controller.v(30) " "Warning (10030): Net \"BAR_0_DEV0\[28\]\" at pci_controller.v(30) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 30 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BAR_0_DEV0\[27\] 0 pci_controller.v(30) " "Warning (10030): Net \"BAR_0_DEV0\[27\]\" at pci_controller.v(30) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 30 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BAR_0_DEV0\[26\] 0 pci_controller.v(30) " "Warning (10030): Net \"BAR_0_DEV0\[26\]\" at pci_controller.v(30) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 30 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BAR_0_DEV0\[25\] 0 pci_controller.v(30) " "Warning (10030): Net \"BAR_0_DEV0\[25\]\" at pci_controller.v(30) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 30 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BAR_0_DEV0\[24\] 0 pci_controller.v(30) " "Warning (10030): Net \"BAR_0_DEV0\[24\]\" at pci_controller.v(30) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 30 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BAR_0_DEV0\[23\] 0 pci_controller.v(30) " "Warning (10030): Net \"BAR_0_DEV0\[23\]\" at pci_controller.v(30) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 30 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BAR_0_DEV0\[22\] 0 pci_controller.v(30) " "Warning (10030): Net \"BAR_0_DEV0\[22\]\" at pci_controller.v(30) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 30 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BAR_0_DEV0\[21\] 0 pci_controller.v(30) " "Warning (10030): Net \"BAR_0_DEV0\[21\]\" at pci_controller.v(30) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 30 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BAR_0_DEV0\[20\] 0 pci_controller.v(30) " "Warning (10030): Net \"BAR_0_DEV0\[20\]\" at pci_controller.v(30) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 30 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BAR_0_DEV0\[19\] 0 pci_controller.v(30) " "Warning (10030): Net \"BAR_0_DEV0\[19\]\" at pci_controller.v(30) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 30 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BAR_0_DEV0\[18\] 0 pci_controller.v(30) " "Warning (10030): Net \"BAR_0_DEV0\[18\]\" at pci_controller.v(30) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 30 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BAR_0_DEV0\[17\] 0 pci_controller.v(30) " "Warning (10030): Net \"BAR_0_DEV0\[17\]\" at pci_controller.v(30) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 30 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BAR_0_DEV0\[16\] 0 pci_controller.v(30) " "Warning (10030): Net \"BAR_0_DEV0\[16\]\" at pci_controller.v(30) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 30 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BAR_0_DEV0\[15\] 0 pci_controller.v(30) " "Warning (10030): Net \"BAR_0_DEV0\[15\]\" at pci_controller.v(30) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 30 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BAR_0_DEV0\[14\] 0 pci_controller.v(30) " "Warning (10030): Net \"BAR_0_DEV0\[14\]\" at pci_controller.v(30) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 30 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BAR_0_DEV0\[13\] 0 pci_controller.v(30) " "Warning (10030): Net \"BAR_0_DEV0\[13\]\" at pci_controller.v(30) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 30 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BAR_0_DEV0\[12\] 0 pci_controller.v(30) " "Warning (10030): Net \"BAR_0_DEV0\[12\]\" at pci_controller.v(30) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 30 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BAR_0_DEV0\[11\] 0 pci_controller.v(30) " "Warning (10030): Net \"BAR_0_DEV0\[11\]\" at pci_controller.v(30) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 30 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BAR_0_DEV0\[10\] 0 pci_controller.v(30) " "Warning (10030): Net \"BAR_0_DEV0\[10\]\" at pci_controller.v(30) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 30 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BAR_0_DEV0\[9\] 0 pci_controller.v(30) " "Warning (10030): Net \"BAR_0_DEV0\[9\]\" at pci_controller.v(30) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 30 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BAR_0_DEV0\[8\] 0 pci_controller.v(30) " "Warning (10030): Net \"BAR_0_DEV0\[8\]\" at pci_controller.v(30) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 30 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BAR_0_DEV0\[7\] 0 pci_controller.v(30) " "Warning (10030): Net \"BAR_0_DEV0\[7\]\" at pci_controller.v(30) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 30 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BAR_0_DEV0\[6\] 0 pci_controller.v(30) " "Warning (10030): Net \"BAR_0_DEV0\[6\]\" at pci_controller.v(30) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 30 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BAR_0_DEV0\[5\] 0 pci_controller.v(30) " "Warning (10030): Net \"BAR_0_DEV0\[5\]\" at pci_controller.v(30) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 30 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BAR_0_DEV0\[4\] 0 pci_controller.v(30) " "Warning (10030): Net \"BAR_0_DEV0\[4\]\" at pci_controller.v(30) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 30 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BAR_0_DEV0\[3\] 0 pci_controller.v(30) " "Warning (10030): Net \"BAR_0_DEV0\[3\]\" at pci_controller.v(30) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 30 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BAR_0_DEV0\[2\] 0 pci_controller.v(30) " "Warning (10030): Net \"BAR_0_DEV0\[2\]\" at pci_controller.v(30) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 30 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BAR_0_DEV0\[1\] 0 pci_controller.v(30) " "Warning (10030): Net \"BAR_0_DEV0\[1\]\" at pci_controller.v(30) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 30 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BAR_0_DEV0\[0\] 0 pci_controller.v(30) " "Warning (10030): Net \"BAR_0_DEV0\[0\]\" at pci_controller.v(30) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 30 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BAR_1_DEV0\[31\] 0 pci_controller.v(31) " "Warning (10030): Net \"BAR_1_DEV0\[31\]\" at pci_controller.v(31) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 31 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BAR_1_DEV0\[30\] 0 pci_controller.v(31) " "Warning (10030): Net \"BAR_1_DEV0\[30\]\" at pci_controller.v(31) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 31 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BAR_1_DEV0\[29\] 0 pci_controller.v(31) " "Warning (10030): Net \"BAR_1_DEV0\[29\]\" at pci_controller.v(31) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 31 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BAR_1_DEV0\[28\] 0 pci_controller.v(31) " "Warning (10030): Net \"BAR_1_DEV0\[28\]\" at pci_controller.v(31) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 31 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BAR_1_DEV0\[27\] 0 pci_controller.v(31) " "Warning (10030): Net \"BAR_1_DEV0\[27\]\" at pci_controller.v(31) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 31 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BAR_1_DEV0\[26\] 0 pci_controller.v(31) " "Warning (10030): Net \"BAR_1_DEV0\[26\]\" at pci_controller.v(31) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 31 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BAR_1_DEV0\[25\] 0 pci_controller.v(31) " "Warning (10030): Net \"BAR_1_DEV0\[25\]\" at pci_controller.v(31) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 31 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BAR_1_DEV0\[24\] 0 pci_controller.v(31) " "Warning (10030): Net \"BAR_1_DEV0\[24\]\" at pci_controller.v(31) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 31 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BAR_1_DEV0\[23\] 0 pci_controller.v(31) " "Warning (10030): Net \"BAR_1_DEV0\[23\]\" at pci_controller.v(31) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 31 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BAR_1_DEV0\[22\] 0 pci_controller.v(31) " "Warning (10030): Net \"BAR_1_DEV0\[22\]\" at pci_controller.v(31) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 31 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BAR_1_DEV0\[21\] 0 pci_controller.v(31) " "Warning (10030): Net \"BAR_1_DEV0\[21\]\" at pci_controller.v(31) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 31 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BAR_1_DEV0\[20\] 0 pci_controller.v(31) " "Warning (10030): Net \"BAR_1_DEV0\[20\]\" at pci_controller.v(31) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 31 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BAR_1_DEV0\[19\] 0 pci_controller.v(31) " "Warning (10030): Net \"BAR_1_DEV0\[19\]\" at pci_controller.v(31) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 31 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BAR_1_DEV0\[18\] 0 pci_controller.v(31) " "Warning (10030): Net \"BAR_1_DEV0\[18\]\" at pci_controller.v(31) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 31 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BAR_1_DEV0\[17\] 0 pci_controller.v(31) " "Warning (10030): Net \"BAR_1_DEV0\[17\]\" at pci_controller.v(31) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 31 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BAR_1_DEV0\[16\] 0 pci_controller.v(31) " "Warning (10030): Net \"BAR_1_DEV0\[16\]\" at pci_controller.v(31) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 31 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BAR_1_DEV0\[15\] 0 pci_controller.v(31) " "Warning (10030): Net \"BAR_1_DEV0\[15\]\" at pci_controller.v(31) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 31 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BAR_1_DEV0\[14\] 0 pci_controller.v(31) " "Warning (10030): Net \"BAR_1_DEV0\[14\]\" at pci_controller.v(31) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 31 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BAR_1_DEV0\[13\] 0 pci_controller.v(31) " "Warning (10030): Net \"BAR_1_DEV0\[13\]\" at pci_controller.v(31) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 31 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BAR_1_DEV0\[12\] 0 pci_controller.v(31) " "Warning (10030): Net \"BAR_1_DEV0\[12\]\" at pci_controller.v(31) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 31 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BAR_1_DEV0\[11\] 0 pci_controller.v(31) " "Warning (10030): Net \"BAR_1_DEV0\[11\]\" at pci_controller.v(31) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 31 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BAR_1_DEV0\[10\] 0 pci_controller.v(31) " "Warning (10030): Net \"BAR_1_DEV0\[10\]\" at pci_controller.v(31) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 31 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BAR_1_DEV0\[9\] 0 pci_controller.v(31) " "Warning (10030): Net \"BAR_1_DEV0\[9\]\" at pci_controller.v(31) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 31 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BAR_1_DEV0\[8\] 0 pci_controller.v(31) " "Warning (10030): Net \"BAR_1_DEV0\[8\]\" at pci_controller.v(31) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 31 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BAR_1_DEV0\[7\] 0 pci_controller.v(31) " "Warning (10030): Net \"BAR_1_DEV0\[7\]\" at pci_controller.v(31) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 31 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BAR_1_DEV0\[6\] 0 pci_controller.v(31) " "Warning (10030): Net \"BAR_1_DEV0\[6\]\" at pci_controller.v(31) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 31 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BAR_1_DEV0\[5\] 0 pci_controller.v(31) " "Warning (10030): Net \"BAR_1_DEV0\[5\]\" at pci_controller.v(31) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 31 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BAR_1_DEV0\[4\] 0 pci_controller.v(31) " "Warning (10030): Net \"BAR_1_DEV0\[4\]\" at pci_controller.v(31) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 31 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BAR_1_DEV0\[3\] 0 pci_controller.v(31) " "Warning (10030): Net \"BAR_1_DEV0\[3\]\" at pci_controller.v(31) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 31 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BAR_1_DEV0\[2\] 0 pci_controller.v(31) " "Warning (10030): Net \"BAR_1_DEV0\[2\]\" at pci_controller.v(31) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 31 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BAR_1_DEV0\[1\] 0 pci_controller.v(31) " "Warning (10030): Net \"BAR_1_DEV0\[1\]\" at pci_controller.v(31) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 31 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BAR_1_DEV0\[0\] 0 pci_controller.v(31) " "Warning (10030): Net \"BAR_1_DEV0\[0\]\" at pci_controller.v(31) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 31 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BAR_2_DEV0\[31\] 0 pci_controller.v(32) " "Warning (10030): Net \"BAR_2_DEV0\[31\]\" at pci_controller.v(32) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 32 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BAR_2_DEV0\[30\] 0 pci_controller.v(32) " "Warning (10030): Net \"BAR_2_DEV0\[30\]\" at pci_controller.v(32) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 32 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BAR_2_DEV0\[29\] 0 pci_controller.v(32) " "Warning (10030): Net \"BAR_2_DEV0\[29\]\" at pci_controller.v(32) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 32 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BAR_2_DEV0\[28\] 0 pci_controller.v(32) " "Warning (10030): Net \"BAR_2_DEV0\[28\]\" at pci_controller.v(32) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 32 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BAR_2_DEV0\[27\] 0 pci_controller.v(32) " "Warning (10030): Net \"BAR_2_DEV0\[27\]\" at pci_controller.v(32) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 32 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BAR_2_DEV0\[26\] 0 pci_controller.v(32) " "Warning (10030): Net \"BAR_2_DEV0\[26\]\" at pci_controller.v(32) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 32 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BAR_2_DEV0\[25\] 0 pci_controller.v(32) " "Warning (10030): Net \"BAR_2_DEV0\[25\]\" at pci_controller.v(32) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 32 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BAR_2_DEV0\[24\] 0 pci_controller.v(32) " "Warning (10030): Net \"BAR_2_DEV0\[24\]\" at pci_controller.v(32) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 32 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BAR_2_DEV0\[23\] 0 pci_controller.v(32) " "Warning (10030): Net \"BAR_2_DEV0\[23\]\" at pci_controller.v(32) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 32 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BAR_2_DEV0\[22\] 0 pci_controller.v(32) " "Warning (10030): Net \"BAR_2_DEV0\[22\]\" at pci_controller.v(32) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 32 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BAR_2_DEV0\[21\] 0 pci_controller.v(32) " "Warning (10030): Net \"BAR_2_DEV0\[21\]\" at pci_controller.v(32) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 32 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BAR_2_DEV0\[20\] 0 pci_controller.v(32) " "Warning (10030): Net \"BAR_2_DEV0\[20\]\" at pci_controller.v(32) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 32 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BAR_2_DEV0\[19\] 0 pci_controller.v(32) " "Warning (10030): Net \"BAR_2_DEV0\[19\]\" at pci_controller.v(32) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 32 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BAR_2_DEV0\[18\] 0 pci_controller.v(32) " "Warning (10030): Net \"BAR_2_DEV0\[18\]\" at pci_controller.v(32) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 32 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BAR_2_DEV0\[17\] 0 pci_controller.v(32) " "Warning (10030): Net \"BAR_2_DEV0\[17\]\" at pci_controller.v(32) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 32 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BAR_2_DEV0\[16\] 0 pci_controller.v(32) " "Warning (10030): Net \"BAR_2_DEV0\[16\]\" at pci_controller.v(32) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 32 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BAR_2_DEV0\[15\] 0 pci_controller.v(32) " "Warning (10030): Net \"BAR_2_DEV0\[15\]\" at pci_controller.v(32) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 32 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BAR_2_DEV0\[14\] 0 pci_controller.v(32) " "Warning (10030): Net \"BAR_2_DEV0\[14\]\" at pci_controller.v(32) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 32 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BAR_2_DEV0\[13\] 0 pci_controller.v(32) " "Warning (10030): Net \"BAR_2_DEV0\[13\]\" at pci_controller.v(32) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 32 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BAR_2_DEV0\[12\] 0 pci_controller.v(32) " "Warning (10030): Net \"BAR_2_DEV0\[12\]\" at pci_controller.v(32) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 32 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BAR_2_DEV0\[11\] 0 pci_controller.v(32) " "Warning (10030): Net \"BAR_2_DEV0\[11\]\" at pci_controller.v(32) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 32 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BAR_2_DEV0\[10\] 0 pci_controller.v(32) " "Warning (10030): Net \"BAR_2_DEV0\[10\]\" at pci_controller.v(32) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 32 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BAR_2_DEV0\[9\] 0 pci_controller.v(32) " "Warning (10030): Net \"BAR_2_DEV0\[9\]\" at pci_controller.v(32) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 32 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BAR_2_DEV0\[8\] 0 pci_controller.v(32) " "Warning (10030): Net \"BAR_2_DEV0\[8\]\" at pci_controller.v(32) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 32 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BAR_2_DEV0\[7\] 0 pci_controller.v(32) " "Warning (10030): Net \"BAR_2_DEV0\[7\]\" at pci_controller.v(32) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 32 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BAR_2_DEV0\[6\] 0 pci_controller.v(32) " "Warning (10030): Net \"BAR_2_DEV0\[6\]\" at pci_controller.v(32) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 32 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BAR_2_DEV0\[5\] 0 pci_controller.v(32) " "Warning (10030): Net \"BAR_2_DEV0\[5\]\" at pci_controller.v(32) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 32 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BAR_2_DEV0\[4\] 0 pci_controller.v(32) " "Warning (10030): Net \"BAR_2_DEV0\[4\]\" at pci_controller.v(32) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 32 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BAR_2_DEV0\[3\] 0 pci_controller.v(32) " "Warning (10030): Net \"BAR_2_DEV0\[3\]\" at pci_controller.v(32) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 32 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BAR_2_DEV0\[2\] 0 pci_controller.v(32) " "Warning (10030): Net \"BAR_2_DEV0\[2\]\" at pci_controller.v(32) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 32 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BAR_2_DEV0\[1\] 0 pci_controller.v(32) " "Warning (10030): Net \"BAR_2_DEV0\[1\]\" at pci_controller.v(32) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 32 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BAR_2_DEV0\[0\] 0 pci_controller.v(32) " "Warning (10030): Net \"BAR_2_DEV0\[0\]\" at pci_controller.v(32) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 32 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BAR_3_DEV0\[31\] 0 pci_controller.v(33) " "Warning (10030): Net \"BAR_3_DEV0\[31\]\" at pci_controller.v(33) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 33 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BAR_3_DEV0\[30\] 0 pci_controller.v(33) " "Warning (10030): Net \"BAR_3_DEV0\[30\]\" at pci_controller.v(33) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 33 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BAR_3_DEV0\[29\] 0 pci_controller.v(33) " "Warning (10030): Net \"BAR_3_DEV0\[29\]\" at pci_controller.v(33) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 33 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BAR_3_DEV0\[28\] 0 pci_controller.v(33) " "Warning (10030): Net \"BAR_3_DEV0\[28\]\" at pci_controller.v(33) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 33 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BAR_3_DEV0\[27\] 0 pci_controller.v(33) " "Warning (10030): Net \"BAR_3_DEV0\[27\]\" at pci_controller.v(33) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 33 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BAR_3_DEV0\[26\] 0 pci_controller.v(33) " "Warning (10030): Net \"BAR_3_DEV0\[26\]\" at pci_controller.v(33) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 33 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BAR_3_DEV0\[25\] 0 pci_controller.v(33) " "Warning (10030): Net \"BAR_3_DEV0\[25\]\" at pci_controller.v(33) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 33 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BAR_3_DEV0\[24\] 0 pci_controller.v(33) " "Warning (10030): Net \"BAR_3_DEV0\[24\]\" at pci_controller.v(33) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 33 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BAR_3_DEV0\[23\] 0 pci_controller.v(33) " "Warning (10030): Net \"BAR_3_DEV0\[23\]\" at pci_controller.v(33) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 33 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BAR_3_DEV0\[22\] 0 pci_controller.v(33) " "Warning (10030): Net \"BAR_3_DEV0\[22\]\" at pci_controller.v(33) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 33 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BAR_3_DEV0\[21\] 0 pci_controller.v(33) " "Warning (10030): Net \"BAR_3_DEV0\[21\]\" at pci_controller.v(33) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 33 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BAR_3_DEV0\[20\] 0 pci_controller.v(33) " "Warning (10030): Net \"BAR_3_DEV0\[20\]\" at pci_controller.v(33) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 33 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BAR_3_DEV0\[19\] 0 pci_controller.v(33) " "Warning (10030): Net \"BAR_3_DEV0\[19\]\" at pci_controller.v(33) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 33 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BAR_3_DEV0\[18\] 0 pci_controller.v(33) " "Warning (10030): Net \"BAR_3_DEV0\[18\]\" at pci_controller.v(33) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 33 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BAR_3_DEV0\[17\] 0 pci_controller.v(33) " "Warning (10030): Net \"BAR_3_DEV0\[17\]\" at pci_controller.v(33) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 33 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BAR_3_DEV0\[16\] 0 pci_controller.v(33) " "Warning (10030): Net \"BAR_3_DEV0\[16\]\" at pci_controller.v(33) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 33 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BAR_3_DEV0\[15\] 0 pci_controller.v(33) " "Warning (10030): Net \"BAR_3_DEV0\[15\]\" at pci_controller.v(33) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 33 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BAR_3_DEV0\[14\] 0 pci_controller.v(33) " "Warning (10030): Net \"BAR_3_DEV0\[14\]\" at pci_controller.v(33) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 33 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BAR_3_DEV0\[13\] 0 pci_controller.v(33) " "Warning (10030): Net \"BAR_3_DEV0\[13\]\" at pci_controller.v(33) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 33 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BAR_3_DEV0\[12\] 0 pci_controller.v(33) " "Warning (10030): Net \"BAR_3_DEV0\[12\]\" at pci_controller.v(33) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 33 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BAR_3_DEV0\[11\] 0 pci_controller.v(33) " "Warning (10030): Net \"BAR_3_DEV0\[11\]\" at pci_controller.v(33) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 33 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BAR_3_DEV0\[10\] 0 pci_controller.v(33) " "Warning (10030): Net \"BAR_3_DEV0\[10\]\" at pci_controller.v(33) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 33 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BAR_3_DEV0\[9\] 0 pci_controller.v(33) " "Warning (10030): Net \"BAR_3_DEV0\[9\]\" at pci_controller.v(33) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 33 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BAR_3_DEV0\[8\] 0 pci_controller.v(33) " "Warning (10030): Net \"BAR_3_DEV0\[8\]\" at pci_controller.v(33) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 33 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BAR_3_DEV0\[7\] 0 pci_controller.v(33) " "Warning (10030): Net \"BAR_3_DEV0\[7\]\" at pci_controller.v(33) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 33 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BAR_3_DEV0\[6\] 0 pci_controller.v(33) " "Warning (10030): Net \"BAR_3_DEV0\[6\]\" at pci_controller.v(33) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 33 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BAR_3_DEV0\[5\] 0 pci_controller.v(33) " "Warning (10030): Net \"BAR_3_DEV0\[5\]\" at pci_controller.v(33) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 33 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BAR_3_DEV0\[4\] 0 pci_controller.v(33) " "Warning (10030): Net \"BAR_3_DEV0\[4\]\" at pci_controller.v(33) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 33 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BAR_3_DEV0\[3\] 0 pci_controller.v(33) " "Warning (10030): Net \"BAR_3_DEV0\[3\]\" at pci_controller.v(33) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 33 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BAR_3_DEV0\[2\] 0 pci_controller.v(33) " "Warning (10030): Net \"BAR_3_DEV0\[2\]\" at pci_controller.v(33) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 33 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BAR_3_DEV0\[1\] 0 pci_controller.v(33) " "Warning (10030): Net \"BAR_3_DEV0\[1\]\" at pci_controller.v(33) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 33 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BAR_3_DEV0\[0\] 0 pci_controller.v(33) " "Warning (10030): Net \"BAR_3_DEV0\[0\]\" at pci_controller.v(33) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 33 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BAR_5_DEV0\[31\] 0 pci_controller.v(35) " "Warning (10030): Net \"BAR_5_DEV0\[31\]\" at pci_controller.v(35) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 35 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BAR_5_DEV0\[30\] 0 pci_controller.v(35) " "Warning (10030): Net \"BAR_5_DEV0\[30\]\" at pci_controller.v(35) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 35 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BAR_5_DEV0\[29\] 0 pci_controller.v(35) " "Warning (10030): Net \"BAR_5_DEV0\[29\]\" at pci_controller.v(35) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 35 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BAR_5_DEV0\[28\] 0 pci_controller.v(35) " "Warning (10030): Net \"BAR_5_DEV0\[28\]\" at pci_controller.v(35) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 35 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BAR_5_DEV0\[27\] 0 pci_controller.v(35) " "Warning (10030): Net \"BAR_5_DEV0\[27\]\" at pci_controller.v(35) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 35 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BAR_5_DEV0\[26\] 0 pci_controller.v(35) " "Warning (10030): Net \"BAR_5_DEV0\[26\]\" at pci_controller.v(35) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 35 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BAR_5_DEV0\[25\] 0 pci_controller.v(35) " "Warning (10030): Net \"BAR_5_DEV0\[25\]\" at pci_controller.v(35) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 35 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BAR_5_DEV0\[24\] 0 pci_controller.v(35) " "Warning (10030): Net \"BAR_5_DEV0\[24\]\" at pci_controller.v(35) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 35 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BAR_5_DEV0\[23\] 0 pci_controller.v(35) " "Warning (10030): Net \"BAR_5_DEV0\[23\]\" at pci_controller.v(35) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 35 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BAR_5_DEV0\[22\] 0 pci_controller.v(35) " "Warning (10030): Net \"BAR_5_DEV0\[22\]\" at pci_controller.v(35) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 35 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BAR_5_DEV0\[21\] 0 pci_controller.v(35) " "Warning (10030): Net \"BAR_5_DEV0\[21\]\" at pci_controller.v(35) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 35 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BAR_5_DEV0\[20\] 0 pci_controller.v(35) " "Warning (10030): Net \"BAR_5_DEV0\[20\]\" at pci_controller.v(35) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 35 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BAR_5_DEV0\[19\] 0 pci_controller.v(35) " "Warning (10030): Net \"BAR_5_DEV0\[19\]\" at pci_controller.v(35) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 35 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BAR_5_DEV0\[18\] 0 pci_controller.v(35) " "Warning (10030): Net \"BAR_5_DEV0\[18\]\" at pci_controller.v(35) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 35 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BAR_5_DEV0\[17\] 0 pci_controller.v(35) " "Warning (10030): Net \"BAR_5_DEV0\[17\]\" at pci_controller.v(35) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 35 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BAR_5_DEV0\[16\] 0 pci_controller.v(35) " "Warning (10030): Net \"BAR_5_DEV0\[16\]\" at pci_controller.v(35) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 35 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BAR_5_DEV0\[15\] 0 pci_controller.v(35) " "Warning (10030): Net \"BAR_5_DEV0\[15\]\" at pci_controller.v(35) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 35 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BAR_5_DEV0\[14\] 0 pci_controller.v(35) " "Warning (10030): Net \"BAR_5_DEV0\[14\]\" at pci_controller.v(35) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 35 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BAR_5_DEV0\[13\] 0 pci_controller.v(35) " "Warning (10030): Net \"BAR_5_DEV0\[13\]\" at pci_controller.v(35) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 35 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BAR_5_DEV0\[12\] 0 pci_controller.v(35) " "Warning (10030): Net \"BAR_5_DEV0\[12\]\" at pci_controller.v(35) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 35 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BAR_5_DEV0\[11\] 0 pci_controller.v(35) " "Warning (10030): Net \"BAR_5_DEV0\[11\]\" at pci_controller.v(35) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 35 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BAR_5_DEV0\[10\] 0 pci_controller.v(35) " "Warning (10030): Net \"BAR_5_DEV0\[10\]\" at pci_controller.v(35) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 35 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BAR_5_DEV0\[9\] 0 pci_controller.v(35) " "Warning (10030): Net \"BAR_5_DEV0\[9\]\" at pci_controller.v(35) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 35 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BAR_5_DEV0\[8\] 0 pci_controller.v(35) " "Warning (10030): Net \"BAR_5_DEV0\[8\]\" at pci_controller.v(35) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 35 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BAR_5_DEV0\[7\] 0 pci_controller.v(35) " "Warning (10030): Net \"BAR_5_DEV0\[7\]\" at pci_controller.v(35) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 35 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BAR_5_DEV0\[6\] 0 pci_controller.v(35) " "Warning (10030): Net \"BAR_5_DEV0\[6\]\" at pci_controller.v(35) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 35 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BAR_5_DEV0\[5\] 0 pci_controller.v(35) " "Warning (10030): Net \"BAR_5_DEV0\[5\]\" at pci_controller.v(35) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 35 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BAR_5_DEV0\[4\] 0 pci_controller.v(35) " "Warning (10030): Net \"BAR_5_DEV0\[4\]\" at pci_controller.v(35) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 35 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BAR_5_DEV0\[3\] 0 pci_controller.v(35) " "Warning (10030): Net \"BAR_5_DEV0\[3\]\" at pci_controller.v(35) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 35 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BAR_5_DEV0\[2\] 0 pci_controller.v(35) " "Warning (10030): Net \"BAR_5_DEV0\[2\]\" at pci_controller.v(35) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 35 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BAR_5_DEV0\[1\] 0 pci_controller.v(35) " "Warning (10030): Net \"BAR_5_DEV0\[1\]\" at pci_controller.v(35) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 35 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BAR_5_DEV0\[0\] 0 pci_controller.v(35) " "Warning (10030): Net \"BAR_5_DEV0\[0\]\" at pci_controller.v(35) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 35 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BAR_2_DEV1\[31\] 0 pci_controller.v(41) " "Warning (10030): Net \"BAR_2_DEV1\[31\]\" at pci_controller.v(41) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 41 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BAR_2_DEV1\[30\] 0 pci_controller.v(41) " "Warning (10030): Net \"BAR_2_DEV1\[30\]\" at pci_controller.v(41) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 41 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BAR_2_DEV1\[29\] 0 pci_controller.v(41) " "Warning (10030): Net \"BAR_2_DEV1\[29\]\" at pci_controller.v(41) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 41 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BAR_2_DEV1\[28\] 0 pci_controller.v(41) " "Warning (10030): Net \"BAR_2_DEV1\[28\]\" at pci_controller.v(41) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 41 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BAR_2_DEV1\[27\] 0 pci_controller.v(41) " "Warning (10030): Net \"BAR_2_DEV1\[27\]\" at pci_controller.v(41) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 41 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BAR_2_DEV1\[26\] 0 pci_controller.v(41) " "Warning (10030): Net \"BAR_2_DEV1\[26\]\" at pci_controller.v(41) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 41 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BAR_2_DEV1\[25\] 0 pci_controller.v(41) " "Warning (10030): Net \"BAR_2_DEV1\[25\]\" at pci_controller.v(41) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 41 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BAR_2_DEV1\[24\] 0 pci_controller.v(41) " "Warning (10030): Net \"BAR_2_DEV1\[24\]\" at pci_controller.v(41) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 41 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BAR_2_DEV1\[23\] 0 pci_controller.v(41) " "Warning (10030): Net \"BAR_2_DEV1\[23\]\" at pci_controller.v(41) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 41 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BAR_2_DEV1\[22\] 0 pci_controller.v(41) " "Warning (10030): Net \"BAR_2_DEV1\[22\]\" at pci_controller.v(41) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 41 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BAR_2_DEV1\[21\] 0 pci_controller.v(41) " "Warning (10030): Net \"BAR_2_DEV1\[21\]\" at pci_controller.v(41) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 41 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BAR_2_DEV1\[20\] 0 pci_controller.v(41) " "Warning (10030): Net \"BAR_2_DEV1\[20\]\" at pci_controller.v(41) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 41 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BAR_2_DEV1\[19\] 0 pci_controller.v(41) " "Warning (10030): Net \"BAR_2_DEV1\[19\]\" at pci_controller.v(41) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 41 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BAR_2_DEV1\[18\] 0 pci_controller.v(41) " "Warning (10030): Net \"BAR_2_DEV1\[18\]\" at pci_controller.v(41) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 41 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BAR_2_DEV1\[17\] 0 pci_controller.v(41) " "Warning (10030): Net \"BAR_2_DEV1\[17\]\" at pci_controller.v(41) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 41 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BAR_2_DEV1\[16\] 0 pci_controller.v(41) " "Warning (10030): Net \"BAR_2_DEV1\[16\]\" at pci_controller.v(41) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 41 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BAR_2_DEV1\[15\] 0 pci_controller.v(41) " "Warning (10030): Net \"BAR_2_DEV1\[15\]\" at pci_controller.v(41) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 41 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BAR_2_DEV1\[14\] 0 pci_controller.v(41) " "Warning (10030): Net \"BAR_2_DEV1\[14\]\" at pci_controller.v(41) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 41 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BAR_2_DEV1\[13\] 0 pci_controller.v(41) " "Warning (10030): Net \"BAR_2_DEV1\[13\]\" at pci_controller.v(41) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 41 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BAR_2_DEV1\[12\] 0 pci_controller.v(41) " "Warning (10030): Net \"BAR_2_DEV1\[12\]\" at pci_controller.v(41) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 41 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BAR_2_DEV1\[11\] 0 pci_controller.v(41) " "Warning (10030): Net \"BAR_2_DEV1\[11\]\" at pci_controller.v(41) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 41 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BAR_2_DEV1\[10\] 0 pci_controller.v(41) " "Warning (10030): Net \"BAR_2_DEV1\[10\]\" at pci_controller.v(41) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 41 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BAR_2_DEV1\[9\] 0 pci_controller.v(41) " "Warning (10030): Net \"BAR_2_DEV1\[9\]\" at pci_controller.v(41) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 41 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BAR_2_DEV1\[8\] 0 pci_controller.v(41) " "Warning (10030): Net \"BAR_2_DEV1\[8\]\" at pci_controller.v(41) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 41 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BAR_2_DEV1\[7\] 0 pci_controller.v(41) " "Warning (10030): Net \"BAR_2_DEV1\[7\]\" at pci_controller.v(41) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 41 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BAR_2_DEV1\[6\] 0 pci_controller.v(41) " "Warning (10030): Net \"BAR_2_DEV1\[6\]\" at pci_controller.v(41) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 41 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BAR_2_DEV1\[5\] 0 pci_controller.v(41) " "Warning (10030): Net \"BAR_2_DEV1\[5\]\" at pci_controller.v(41) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 41 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BAR_2_DEV1\[4\] 0 pci_controller.v(41) " "Warning (10030): Net \"BAR_2_DEV1\[4\]\" at pci_controller.v(41) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 41 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BAR_2_DEV1\[3\] 0 pci_controller.v(41) " "Warning (10030): Net \"BAR_2_DEV1\[3\]\" at pci_controller.v(41) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 41 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BAR_2_DEV1\[2\] 0 pci_controller.v(41) " "Warning (10030): Net \"BAR_2_DEV1\[2\]\" at pci_controller.v(41) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 41 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BAR_2_DEV1\[1\] 0 pci_controller.v(41) " "Warning (10030): Net \"BAR_2_DEV1\[1\]\" at pci_controller.v(41) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 41 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BAR_2_DEV1\[0\] 0 pci_controller.v(41) " "Warning (10030): Net \"BAR_2_DEV1\[0\]\" at pci_controller.v(41) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 41 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BAR_3_DEV1\[31\] 0 pci_controller.v(42) " "Warning (10030): Net \"BAR_3_DEV1\[31\]\" at pci_controller.v(42) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 42 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BAR_3_DEV1\[30\] 0 pci_controller.v(42) " "Warning (10030): Net \"BAR_3_DEV1\[30\]\" at pci_controller.v(42) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 42 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BAR_3_DEV1\[29\] 0 pci_controller.v(42) " "Warning (10030): Net \"BAR_3_DEV1\[29\]\" at pci_controller.v(42) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 42 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BAR_3_DEV1\[28\] 0 pci_controller.v(42) " "Warning (10030): Net \"BAR_3_DEV1\[28\]\" at pci_controller.v(42) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 42 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BAR_3_DEV1\[27\] 0 pci_controller.v(42) " "Warning (10030): Net \"BAR_3_DEV1\[27\]\" at pci_controller.v(42) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 42 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BAR_3_DEV1\[26\] 0 pci_controller.v(42) " "Warning (10030): Net \"BAR_3_DEV1\[26\]\" at pci_controller.v(42) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 42 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BAR_3_DEV1\[25\] 0 pci_controller.v(42) " "Warning (10030): Net \"BAR_3_DEV1\[25\]\" at pci_controller.v(42) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 42 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BAR_3_DEV1\[24\] 0 pci_controller.v(42) " "Warning (10030): Net \"BAR_3_DEV1\[24\]\" at pci_controller.v(42) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 42 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BAR_3_DEV1\[23\] 0 pci_controller.v(42) " "Warning (10030): Net \"BAR_3_DEV1\[23\]\" at pci_controller.v(42) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 42 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BAR_3_DEV1\[22\] 0 pci_controller.v(42) " "Warning (10030): Net \"BAR_3_DEV1\[22\]\" at pci_controller.v(42) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 42 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BAR_3_DEV1\[21\] 0 pci_controller.v(42) " "Warning (10030): Net \"BAR_3_DEV1\[21\]\" at pci_controller.v(42) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 42 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BAR_3_DEV1\[20\] 0 pci_controller.v(42) " "Warning (10030): Net \"BAR_3_DEV1\[20\]\" at pci_controller.v(42) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 42 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BAR_3_DEV1\[19\] 0 pci_controller.v(42) " "Warning (10030): Net \"BAR_3_DEV1\[19\]\" at pci_controller.v(42) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 42 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BAR_3_DEV1\[18\] 0 pci_controller.v(42) " "Warning (10030): Net \"BAR_3_DEV1\[18\]\" at pci_controller.v(42) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 42 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BAR_3_DEV1\[17\] 0 pci_controller.v(42) " "Warning (10030): Net \"BAR_3_DEV1\[17\]\" at pci_controller.v(42) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 42 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BAR_3_DEV1\[16\] 0 pci_controller.v(42) " "Warning (10030): Net \"BAR_3_DEV1\[16\]\" at pci_controller.v(42) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 42 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BAR_3_DEV1\[15\] 0 pci_controller.v(42) " "Warning (10030): Net \"BAR_3_DEV1\[15\]\" at pci_controller.v(42) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 42 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BAR_3_DEV1\[14\] 0 pci_controller.v(42) " "Warning (10030): Net \"BAR_3_DEV1\[14\]\" at pci_controller.v(42) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 42 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BAR_3_DEV1\[13\] 0 pci_controller.v(42) " "Warning (10030): Net \"BAR_3_DEV1\[13\]\" at pci_controller.v(42) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 42 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BAR_3_DEV1\[12\] 0 pci_controller.v(42) " "Warning (10030): Net \"BAR_3_DEV1\[12\]\" at pci_controller.v(42) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 42 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BAR_3_DEV1\[11\] 0 pci_controller.v(42) " "Warning (10030): Net \"BAR_3_DEV1\[11\]\" at pci_controller.v(42) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 42 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BAR_3_DEV1\[10\] 0 pci_controller.v(42) " "Warning (10030): Net \"BAR_3_DEV1\[10\]\" at pci_controller.v(42) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 42 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BAR_3_DEV1\[9\] 0 pci_controller.v(42) " "Warning (10030): Net \"BAR_3_DEV1\[9\]\" at pci_controller.v(42) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 42 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BAR_3_DEV1\[8\] 0 pci_controller.v(42) " "Warning (10030): Net \"BAR_3_DEV1\[8\]\" at pci_controller.v(42) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 42 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BAR_3_DEV1\[7\] 0 pci_controller.v(42) " "Warning (10030): Net \"BAR_3_DEV1\[7\]\" at pci_controller.v(42) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 42 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BAR_3_DEV1\[6\] 0 pci_controller.v(42) " "Warning (10030): Net \"BAR_3_DEV1\[6\]\" at pci_controller.v(42) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 42 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BAR_3_DEV1\[5\] 0 pci_controller.v(42) " "Warning (10030): Net \"BAR_3_DEV1\[5\]\" at pci_controller.v(42) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 42 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BAR_3_DEV1\[4\] 0 pci_controller.v(42) " "Warning (10030): Net \"BAR_3_DEV1\[4\]\" at pci_controller.v(42) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 42 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BAR_3_DEV1\[3\] 0 pci_controller.v(42) " "Warning (10030): Net \"BAR_3_DEV1\[3\]\" at pci_controller.v(42) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 42 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BAR_3_DEV1\[2\] 0 pci_controller.v(42) " "Warning (10030): Net \"BAR_3_DEV1\[2\]\" at pci_controller.v(42) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 42 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BAR_3_DEV1\[1\] 0 pci_controller.v(42) " "Warning (10030): Net \"BAR_3_DEV1\[1\]\" at pci_controller.v(42) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 42 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BAR_3_DEV1\[0\] 0 pci_controller.v(42) " "Warning (10030): Net \"BAR_3_DEV1\[0\]\" at pci_controller.v(42) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 42 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BAR_4_DEV1\[31\] 0 pci_controller.v(43) " "Warning (10030): Net \"BAR_4_DEV1\[31\]\" at pci_controller.v(43) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 43 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BAR_4_DEV1\[30\] 0 pci_controller.v(43) " "Warning (10030): Net \"BAR_4_DEV1\[30\]\" at pci_controller.v(43) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 43 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BAR_4_DEV1\[29\] 0 pci_controller.v(43) " "Warning (10030): Net \"BAR_4_DEV1\[29\]\" at pci_controller.v(43) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 43 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BAR_4_DEV1\[28\] 0 pci_controller.v(43) " "Warning (10030): Net \"BAR_4_DEV1\[28\]\" at pci_controller.v(43) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 43 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BAR_4_DEV1\[27\] 0 pci_controller.v(43) " "Warning (10030): Net \"BAR_4_DEV1\[27\]\" at pci_controller.v(43) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 43 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BAR_4_DEV1\[26\] 0 pci_controller.v(43) " "Warning (10030): Net \"BAR_4_DEV1\[26\]\" at pci_controller.v(43) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 43 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BAR_4_DEV1\[25\] 0 pci_controller.v(43) " "Warning (10030): Net \"BAR_4_DEV1\[25\]\" at pci_controller.v(43) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 43 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BAR_4_DEV1\[24\] 0 pci_controller.v(43) " "Warning (10030): Net \"BAR_4_DEV1\[24\]\" at pci_controller.v(43) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 43 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BAR_4_DEV1\[23\] 0 pci_controller.v(43) " "Warning (10030): Net \"BAR_4_DEV1\[23\]\" at pci_controller.v(43) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 43 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BAR_4_DEV1\[22\] 0 pci_controller.v(43) " "Warning (10030): Net \"BAR_4_DEV1\[22\]\" at pci_controller.v(43) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 43 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BAR_4_DEV1\[21\] 0 pci_controller.v(43) " "Warning (10030): Net \"BAR_4_DEV1\[21\]\" at pci_controller.v(43) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 43 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BAR_4_DEV1\[20\] 0 pci_controller.v(43) " "Warning (10030): Net \"BAR_4_DEV1\[20\]\" at pci_controller.v(43) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 43 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BAR_4_DEV1\[19\] 0 pci_controller.v(43) " "Warning (10030): Net \"BAR_4_DEV1\[19\]\" at pci_controller.v(43) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 43 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BAR_4_DEV1\[18\] 0 pci_controller.v(43) " "Warning (10030): Net \"BAR_4_DEV1\[18\]\" at pci_controller.v(43) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 43 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BAR_4_DEV1\[17\] 0 pci_controller.v(43) " "Warning (10030): Net \"BAR_4_DEV1\[17\]\" at pci_controller.v(43) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 43 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BAR_4_DEV1\[16\] 0 pci_controller.v(43) " "Warning (10030): Net \"BAR_4_DEV1\[16\]\" at pci_controller.v(43) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 43 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BAR_4_DEV1\[15\] 0 pci_controller.v(43) " "Warning (10030): Net \"BAR_4_DEV1\[15\]\" at pci_controller.v(43) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 43 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BAR_4_DEV1\[14\] 0 pci_controller.v(43) " "Warning (10030): Net \"BAR_4_DEV1\[14\]\" at pci_controller.v(43) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 43 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BAR_4_DEV1\[13\] 0 pci_controller.v(43) " "Warning (10030): Net \"BAR_4_DEV1\[13\]\" at pci_controller.v(43) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 43 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BAR_4_DEV1\[12\] 0 pci_controller.v(43) " "Warning (10030): Net \"BAR_4_DEV1\[12\]\" at pci_controller.v(43) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 43 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BAR_4_DEV1\[11\] 0 pci_controller.v(43) " "Warning (10030): Net \"BAR_4_DEV1\[11\]\" at pci_controller.v(43) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 43 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BAR_4_DEV1\[10\] 0 pci_controller.v(43) " "Warning (10030): Net \"BAR_4_DEV1\[10\]\" at pci_controller.v(43) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 43 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BAR_4_DEV1\[9\] 0 pci_controller.v(43) " "Warning (10030): Net \"BAR_4_DEV1\[9\]\" at pci_controller.v(43) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 43 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BAR_4_DEV1\[8\] 0 pci_controller.v(43) " "Warning (10030): Net \"BAR_4_DEV1\[8\]\" at pci_controller.v(43) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 43 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BAR_4_DEV1\[7\] 0 pci_controller.v(43) " "Warning (10030): Net \"BAR_4_DEV1\[7\]\" at pci_controller.v(43) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 43 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BAR_4_DEV1\[6\] 0 pci_controller.v(43) " "Warning (10030): Net \"BAR_4_DEV1\[6\]\" at pci_controller.v(43) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 43 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BAR_4_DEV1\[5\] 0 pci_controller.v(43) " "Warning (10030): Net \"BAR_4_DEV1\[5\]\" at pci_controller.v(43) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 43 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BAR_4_DEV1\[4\] 0 pci_controller.v(43) " "Warning (10030): Net \"BAR_4_DEV1\[4\]\" at pci_controller.v(43) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 43 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BAR_4_DEV1\[3\] 0 pci_controller.v(43) " "Warning (10030): Net \"BAR_4_DEV1\[3\]\" at pci_controller.v(43) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 43 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BAR_4_DEV1\[2\] 0 pci_controller.v(43) " "Warning (10030): Net \"BAR_4_DEV1\[2\]\" at pci_controller.v(43) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 43 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BAR_4_DEV1\[1\] 0 pci_controller.v(43) " "Warning (10030): Net \"BAR_4_DEV1\[1\]\" at pci_controller.v(43) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 43 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BAR_4_DEV1\[0\] 0 pci_controller.v(43) " "Warning (10030): Net \"BAR_4_DEV1\[0\]\" at pci_controller.v(43) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 43 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BAR_5_DEV1\[31\] 0 pci_controller.v(44) " "Warning (10030): Net \"BAR_5_DEV1\[31\]\" at pci_controller.v(44) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 44 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BAR_5_DEV1\[30\] 0 pci_controller.v(44) " "Warning (10030): Net \"BAR_5_DEV1\[30\]\" at pci_controller.v(44) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 44 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BAR_5_DEV1\[29\] 0 pci_controller.v(44) " "Warning (10030): Net \"BAR_5_DEV1\[29\]\" at pci_controller.v(44) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 44 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BAR_5_DEV1\[28\] 0 pci_controller.v(44) " "Warning (10030): Net \"BAR_5_DEV1\[28\]\" at pci_controller.v(44) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 44 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BAR_5_DEV1\[27\] 0 pci_controller.v(44) " "Warning (10030): Net \"BAR_5_DEV1\[27\]\" at pci_controller.v(44) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 44 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BAR_5_DEV1\[26\] 0 pci_controller.v(44) " "Warning (10030): Net \"BAR_5_DEV1\[26\]\" at pci_controller.v(44) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 44 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BAR_5_DEV1\[25\] 0 pci_controller.v(44) " "Warning (10030): Net \"BAR_5_DEV1\[25\]\" at pci_controller.v(44) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 44 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BAR_5_DEV1\[24\] 0 pci_controller.v(44) " "Warning (10030): Net \"BAR_5_DEV1\[24\]\" at pci_controller.v(44) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 44 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BAR_5_DEV1\[23\] 0 pci_controller.v(44) " "Warning (10030): Net \"BAR_5_DEV1\[23\]\" at pci_controller.v(44) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 44 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BAR_5_DEV1\[22\] 0 pci_controller.v(44) " "Warning (10030): Net \"BAR_5_DEV1\[22\]\" at pci_controller.v(44) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 44 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BAR_5_DEV1\[21\] 0 pci_controller.v(44) " "Warning (10030): Net \"BAR_5_DEV1\[21\]\" at pci_controller.v(44) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 44 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BAR_5_DEV1\[20\] 0 pci_controller.v(44) " "Warning (10030): Net \"BAR_5_DEV1\[20\]\" at pci_controller.v(44) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 44 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BAR_5_DEV1\[19\] 0 pci_controller.v(44) " "Warning (10030): Net \"BAR_5_DEV1\[19\]\" at pci_controller.v(44) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 44 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BAR_5_DEV1\[18\] 0 pci_controller.v(44) " "Warning (10030): Net \"BAR_5_DEV1\[18\]\" at pci_controller.v(44) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 44 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BAR_5_DEV1\[17\] 0 pci_controller.v(44) " "Warning (10030): Net \"BAR_5_DEV1\[17\]\" at pci_controller.v(44) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 44 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BAR_5_DEV1\[16\] 0 pci_controller.v(44) " "Warning (10030): Net \"BAR_5_DEV1\[16\]\" at pci_controller.v(44) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 44 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BAR_5_DEV1\[15\] 0 pci_controller.v(44) " "Warning (10030): Net \"BAR_5_DEV1\[15\]\" at pci_controller.v(44) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 44 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BAR_5_DEV1\[14\] 0 pci_controller.v(44) " "Warning (10030): Net \"BAR_5_DEV1\[14\]\" at pci_controller.v(44) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 44 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BAR_5_DEV1\[13\] 0 pci_controller.v(44) " "Warning (10030): Net \"BAR_5_DEV1\[13\]\" at pci_controller.v(44) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 44 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BAR_5_DEV1\[12\] 0 pci_controller.v(44) " "Warning (10030): Net \"BAR_5_DEV1\[12\]\" at pci_controller.v(44) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 44 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BAR_5_DEV1\[11\] 0 pci_controller.v(44) " "Warning (10030): Net \"BAR_5_DEV1\[11\]\" at pci_controller.v(44) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 44 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BAR_5_DEV1\[10\] 0 pci_controller.v(44) " "Warning (10030): Net \"BAR_5_DEV1\[10\]\" at pci_controller.v(44) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 44 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BAR_5_DEV1\[9\] 0 pci_controller.v(44) " "Warning (10030): Net \"BAR_5_DEV1\[9\]\" at pci_controller.v(44) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 44 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BAR_5_DEV1\[8\] 0 pci_controller.v(44) " "Warning (10030): Net \"BAR_5_DEV1\[8\]\" at pci_controller.v(44) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 44 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BAR_5_DEV1\[7\] 0 pci_controller.v(44) " "Warning (10030): Net \"BAR_5_DEV1\[7\]\" at pci_controller.v(44) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 44 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BAR_5_DEV1\[6\] 0 pci_controller.v(44) " "Warning (10030): Net \"BAR_5_DEV1\[6\]\" at pci_controller.v(44) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 44 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BAR_5_DEV1\[5\] 0 pci_controller.v(44) " "Warning (10030): Net \"BAR_5_DEV1\[5\]\" at pci_controller.v(44) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 44 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BAR_5_DEV1\[4\] 0 pci_controller.v(44) " "Warning (10030): Net \"BAR_5_DEV1\[4\]\" at pci_controller.v(44) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 44 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BAR_5_DEV1\[3\] 0 pci_controller.v(44) " "Warning (10030): Net \"BAR_5_DEV1\[3\]\" at pci_controller.v(44) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 44 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BAR_5_DEV1\[2\] 0 pci_controller.v(44) " "Warning (10030): Net \"BAR_5_DEV1\[2\]\" at pci_controller.v(44) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 44 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BAR_5_DEV1\[1\] 0 pci_controller.v(44) " "Warning (10030): Net \"BAR_5_DEV1\[1\]\" at pci_controller.v(44) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 44 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BAR_5_DEV1\[0\] 0 pci_controller.v(44) " "Warning (10030): Net \"BAR_5_DEV1\[0\]\" at pci_controller.v(44) has no driver or initial value, using a default initial value '0'" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 44 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Info" "IOPT_UNINFERRED_RAM_SUMMARY" "1 " "Info: Found 1 instances of uninferred RAM logic" { { "Info" "IOPT_UNSUPPORTED_READ_DURING_WRITE_BEHAVIOR" "com_controller:b2v_inst\|FIFO_RX_COM1 " "Info: RAM logic \"com_controller:b2v_inst\|FIFO_RX_COM1\" is uninferred due to unsupported read-during-write behavior" {  } { { "com_controller.v" "FIFO_RX_COM1" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/com_controller.v" 64 -1 0 } }  } 0 0 "RAM logic \"%1!s!\" is uninferred due to unsupported read-during-write behavior" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! instances of uninferred RAM logic" 0 0 "" 0 -1}
{ "Info" "IOPT_INFERENCING_SUMMARY" "7 " "Info: Inferred 7 megafunctions from design logic" { { "Info" "IOPT_LPM_COUNTER_INFERRED" "com_controller:b2v_inst\|fifo_tx_raddr\[0\]~4 4 " "Info: Inferred lpm_counter megafunction (LPM_WIDTH=4) from the following logic: \"com_controller:b2v_inst\|fifo_tx_raddr\[0\]~4\"" {  } { { "com_controller.v" "fifo_tx_raddr\[0\]~4" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/com_controller.v" 492 -1 0 } }  } 0 0 "Inferred lpm_counter megafunction (LPM_WIDTH=%2!d!) from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_LPM_COUNTER_INFERRED" "com_controller:b2v_inst\|fifo_tx_waddr\[0\]~0 4 " "Info: Inferred lpm_counter megafunction (LPM_WIDTH=4) from the following logic: \"com_controller:b2v_inst\|fifo_tx_waddr\[0\]~0\"" {  } { { "com_controller.v" "fifo_tx_waddr\[0\]~0" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/com_controller.v" 775 -1 0 } }  } 0 0 "Inferred lpm_counter megafunction (LPM_WIDTH=%2!d!) from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_LPM_COUNTER_INFERRED" "com_controller:b2v_inst\|rx_timeout_cntr\[0\]~6 6 " "Info: Inferred lpm_counter megafunction (LPM_WIDTH=6) from the following logic: \"com_controller:b2v_inst\|rx_timeout_cntr\[0\]~6\"" {  } { { "com_controller.v" "rx_timeout_cntr\[0\]~6" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/com_controller.v" 597 -1 0 } }  } 0 0 "Inferred lpm_counter megafunction (LPM_WIDTH=%2!d!) from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_LPM_COUNTER_INFERRED" "com_controller:b2v_inst\|fifo_rx_itrig_cntr\[0\]~0 4 " "Info: Inferred lpm_counter megafunction (LPM_WIDTH=4) from the following logic: \"com_controller:b2v_inst\|fifo_rx_itrig_cntr\[0\]~0\"" {  } { { "com_controller.v" "fifo_rx_itrig_cntr\[0\]~0" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/com_controller.v" 623 -1 0 } }  } 0 0 "Inferred lpm_counter megafunction (LPM_WIDTH=%2!d!) from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_LPM_COUNTER_INFERRED" "com_controller:b2v_inst\|fifo_rx_waddr\[0\]~0 4 " "Info: Inferred lpm_counter megafunction (LPM_WIDTH=4) from the following logic: \"com_controller:b2v_inst\|fifo_rx_waddr\[0\]~0\"" {  } { { "com_controller.v" "fifo_rx_waddr\[0\]~0" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/com_controller.v" 335 -1 0 } }  } 0 0 "Inferred lpm_counter megafunction (LPM_WIDTH=%2!d!) from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_LPM_COUNTER_INFERRED" "com_controller:b2v_inst\|fifo_rx_raddr\[0\]~0 4 " "Info: Inferred lpm_counter megafunction (LPM_WIDTH=4) from the following logic: \"com_controller:b2v_inst\|fifo_rx_raddr\[0\]~0\"" {  } { { "com_controller.v" "fifo_rx_raddr\[0\]~0" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/com_controller.v" 775 -1 0 } }  } 0 0 "Inferred lpm_counter megafunction (LPM_WIDTH=%2!d!) from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_ALTDPRAM_INFERRED" "com_controller:b2v_inst\|FIFO_TX_COM1~0 " "Info: Inferred altdpram megafunction from the following logic: \"com_controller:b2v_inst\|FIFO_TX_COM1~0\" " { { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 8 " "Info: Parameter WIDTH set to 8" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD 4 " "Info: Parameter WIDTHAD set to 4" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS 16 " "Info: Parameter NUMWORDS set to 16" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WRADDRESS_REG INCLOCK " "Info: Parameter WRADDRESS_REG set to INCLOCK" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WRADDRESS_ACLR OFF " "Info: Parameter WRADDRESS_ACLR set to OFF" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_REG INCLOCK " "Info: Parameter WRCONTROL_REG set to INCLOCK" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR OFF " "Info: Parameter WRCONTROL_ACLR set to OFF" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "RDADDRESS_REG UNREGISTERED " "Info: Parameter RDADDRESS_REG set to UNREGISTERED" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "RDADDRESS_ACLR OFF " "Info: Parameter RDADDRESS_ACLR set to OFF" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG UNREGISTERED " "Info: Parameter RDCONTROL_REG set to UNREGISTERED" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_ACLR OFF " "Info: Parameter RDCONTROL_ACLR set to OFF" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_REG INCLOCK " "Info: Parameter INDATA_REG set to INCLOCK" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR OFF " "Info: Parameter INDATA_ACLR set to OFF" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG OUTCLOCK " "Info: Parameter OUTDATA_REG set to OUTCLOCK" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR ON " "Info: Parameter OUTDATA_ACLR set to ON" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "LPM_FILE UNUSED " "Info: Parameter LPM_FILE set to UNUSED" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1}  } { { "com_controller.v" "FIFO_TX_COM1~0" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/com_controller.v" 63 -1 0 } }  } 0 0 "Inferred altdpram megafunction from the following logic: \"%1!s!\" " 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!d! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Info: Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "com_controller:b2v_inst\|Add1 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"com_controller:b2v_inst\|Add1\"" {  } { { "com_controller.v" "Add1" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/com_controller.v" 456 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "com_controller:b2v_inst\|Add2 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"com_controller:b2v_inst\|Add2\"" {  } { { "com_controller.v" "Add2" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/com_controller.v" 467 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "com_controller:b2v_inst\|lpm_counter:fifo_tx_raddr_rtl_0 " "Info: Elaborated megafunction instantiation \"com_controller:b2v_inst\|lpm_counter:fifo_tx_raddr_rtl_0\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "com_controller:b2v_inst\|lpm_counter:fifo_tx_raddr_rtl_0 " "Info: Instantiated megafunction \"com_controller:b2v_inst\|lpm_counter:fifo_tx_raddr_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 4 " "Info: Parameter \"LPM_WIDTH\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UP " "Info: Parameter \"LPM_DIRECTION\" = \"UP\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COUNTER " "Info: Parameter \"LPM_TYPE\" = \"LPM_COUNTER\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "com_controller:b2v_inst\|lpm_counter:fifo_tx_raddr_rtl_0\|alt_counter_f10ke:wysi_counter com_controller:b2v_inst\|lpm_counter:fifo_tx_raddr_rtl_0 " "Info: Elaborated megafunction instantiation \"com_controller:b2v_inst\|lpm_counter:fifo_tx_raddr_rtl_0\|alt_counter_f10ke:wysi_counter\", which is child of megafunction instantiation \"com_controller:b2v_inst\|lpm_counter:fifo_tx_raddr_rtl_0\"" {  } { { "lpm_counter.tdf" "" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/lpm_counter.tdf" 432 4 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "com_controller:b2v_inst\|lpm_counter:rx_timeout_cntr_rtl_2 " "Info: Elaborated megafunction instantiation \"com_controller:b2v_inst\|lpm_counter:rx_timeout_cntr_rtl_2\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "com_controller:b2v_inst\|lpm_counter:rx_timeout_cntr_rtl_2 " "Info: Instantiated megafunction \"com_controller:b2v_inst\|lpm_counter:rx_timeout_cntr_rtl_2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 6 " "Info: Parameter \"LPM_WIDTH\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UP " "Info: Parameter \"LPM_DIRECTION\" = \"UP\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COUNTER " "Info: Parameter \"LPM_TYPE\" = \"LPM_COUNTER\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "com_controller:b2v_inst\|lpm_counter:rx_timeout_cntr_rtl_2\|alt_counter_f10ke:wysi_counter com_controller:b2v_inst\|lpm_counter:rx_timeout_cntr_rtl_2 " "Info: Elaborated megafunction instantiation \"com_controller:b2v_inst\|lpm_counter:rx_timeout_cntr_rtl_2\|alt_counter_f10ke:wysi_counter\", which is child of megafunction instantiation \"com_controller:b2v_inst\|lpm_counter:rx_timeout_cntr_rtl_2\"" {  } { { "lpm_counter.tdf" "" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/lpm_counter.tdf" 432 4 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "com_controller:b2v_inst\|altdpram:FIFO_TX_COM1_rtl_6 " "Info: Elaborated megafunction instantiation \"com_controller:b2v_inst\|altdpram:FIFO_TX_COM1_rtl_6\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "com_controller:b2v_inst\|altdpram:FIFO_TX_COM1_rtl_6 " "Info: Instantiated megafunction \"com_controller:b2v_inst\|altdpram:FIFO_TX_COM1_rtl_6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 8 " "Info: Parameter \"WIDTH\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 4 " "Info: Parameter \"WIDTHAD\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 16 " "Info: Parameter \"NUMWORDS\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRADDRESS_REG INCLOCK " "Info: Parameter \"WRADDRESS_REG\" = \"INCLOCK\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRADDRESS_ACLR OFF " "Info: Parameter \"WRADDRESS_ACLR\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_REG INCLOCK " "Info: Parameter \"WRCONTROL_REG\" = \"INCLOCK\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR OFF " "Info: Parameter \"WRCONTROL_ACLR\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDADDRESS_REG UNREGISTERED " "Info: Parameter \"RDADDRESS_REG\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDADDRESS_ACLR OFF " "Info: Parameter \"RDADDRESS_ACLR\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_REG UNREGISTERED " "Info: Parameter \"RDCONTROL_REG\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_ACLR OFF " "Info: Parameter \"RDCONTROL_ACLR\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_REG INCLOCK " "Info: Parameter \"INDATA_REG\" = \"INCLOCK\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR OFF " "Info: Parameter \"INDATA_ACLR\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG OUTCLOCK " "Info: Parameter \"OUTDATA_REG\" = \"OUTCLOCK\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR ON " "Info: Parameter \"OUTDATA_ACLR\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FILE UNUSED " "Info: Parameter \"LPM_FILE\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "com_controller:b2v_inst\|lpm_add_sub:Add1 " "Info: Elaborated megafunction instantiation \"com_controller:b2v_inst\|lpm_add_sub:Add1\"" {  } { { "com_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/com_controller.v" 456 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "com_controller:b2v_inst\|lpm_add_sub:Add1 " "Info: Instantiated megafunction \"com_controller:b2v_inst\|lpm_add_sub:Add1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 21 " "Info: Parameter \"LPM_WIDTH\" = \"21\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Info: Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT YES " "Info: Parameter \"ONE_INPUT_IS_CONSTANT\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "com_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/com_controller.v" 456 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "com_controller:b2v_inst\|lpm_add_sub:Add1\|addcore:adder com_controller:b2v_inst\|lpm_add_sub:Add1 " "Info: Elaborated megafunction instantiation \"com_controller:b2v_inst\|lpm_add_sub:Add1\|addcore:adder\", which is child of megafunction instantiation \"com_controller:b2v_inst\|lpm_add_sub:Add1\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 268 4 0 } } { "com_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/com_controller.v" 456 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "com_controller:b2v_inst\|lpm_add_sub:Add1\|addcore:adder\|a_csnbuffer:oflow_node com_controller:b2v_inst\|lpm_add_sub:Add1 " "Info: Elaborated megafunction instantiation \"com_controller:b2v_inst\|lpm_add_sub:Add1\|addcore:adder\|a_csnbuffer:oflow_node\", which is child of megafunction instantiation \"com_controller:b2v_inst\|lpm_add_sub:Add1\"" {  } { { "addcore.tdf" "" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/addcore.tdf" 97 2 0 } } { "com_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/com_controller.v" 456 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "com_controller:b2v_inst\|lpm_add_sub:Add1\|addcore:adder\|a_csnbuffer:result_node com_controller:b2v_inst\|lpm_add_sub:Add1 " "Info: Elaborated megafunction instantiation \"com_controller:b2v_inst\|lpm_add_sub:Add1\|addcore:adder\|a_csnbuffer:result_node\", which is child of megafunction instantiation \"com_controller:b2v_inst\|lpm_add_sub:Add1\"" {  } { { "addcore.tdf" "" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/addcore.tdf" 123 6 0 } } { "com_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/com_controller.v" 456 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "com_controller:b2v_inst\|lpm_add_sub:Add1\|altshift:result_ext_latency_ffs com_controller:b2v_inst\|lpm_add_sub:Add1 " "Info: Elaborated megafunction instantiation \"com_controller:b2v_inst\|lpm_add_sub:Add1\|altshift:result_ext_latency_ffs\", which is child of megafunction instantiation \"com_controller:b2v_inst\|lpm_add_sub:Add1\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 286 2 0 } } { "com_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/com_controller.v" 456 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "com_controller:b2v_inst\|lpm_add_sub:Add1\|altshift:carry_ext_latency_ffs com_controller:b2v_inst\|lpm_add_sub:Add1 " "Info: Elaborated megafunction instantiation \"com_controller:b2v_inst\|lpm_add_sub:Add1\|altshift:carry_ext_latency_ffs\", which is child of megafunction instantiation \"com_controller:b2v_inst\|lpm_add_sub:Add1\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 288 2 0 } } { "com_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/com_controller.v" 456 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "Warning: 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 0 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR_HDR" "" "Warning: Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "pci_controller:b2v_inst1\|I_AD\[8\] pci_controller:b2v_inst1\|O_ADDR\[8\] " "Warning: Converted the fan-out from the tri-state buffer \"pci_controller:b2v_inst1\|I_AD\[8\]\" to the node \"pci_controller:b2v_inst1\|O_ADDR\[8\]\" into an OR gate" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 24 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "pci_controller:b2v_inst1\|I_AD\[9\] pci_controller:b2v_inst1\|O_ADDR\[9\] " "Warning: Converted the fan-out from the tri-state buffer \"pci_controller:b2v_inst1\|I_AD\[9\]\" to the node \"pci_controller:b2v_inst1\|O_ADDR\[9\]\" into an OR gate" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 24 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "pci_controller:b2v_inst1\|I_AD\[10\] pci_controller:b2v_inst1\|O_ADDR\[10\] " "Warning: Converted the fan-out from the tri-state buffer \"pci_controller:b2v_inst1\|I_AD\[10\]\" to the node \"pci_controller:b2v_inst1\|O_ADDR\[10\]\" into an OR gate" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 24 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "pci_controller:b2v_inst1\|I_AD\[11\] pci_controller:b2v_inst1\|O_ADDR\[11\] " "Warning: Converted the fan-out from the tri-state buffer \"pci_controller:b2v_inst1\|I_AD\[11\]\" to the node \"pci_controller:b2v_inst1\|O_ADDR\[11\]\" into an OR gate" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 24 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "pci_controller:b2v_inst1\|I_AD\[12\] pci_controller:b2v_inst1\|O_ADDR\[12\] " "Warning: Converted the fan-out from the tri-state buffer \"pci_controller:b2v_inst1\|I_AD\[12\]\" to the node \"pci_controller:b2v_inst1\|O_ADDR\[12\]\" into an OR gate" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 24 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "pci_controller:b2v_inst1\|I_AD\[13\] pci_controller:b2v_inst1\|O_ADDR\[13\] " "Warning: Converted the fan-out from the tri-state buffer \"pci_controller:b2v_inst1\|I_AD\[13\]\" to the node \"pci_controller:b2v_inst1\|O_ADDR\[13\]\" into an OR gate" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 24 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "pci_controller:b2v_inst1\|I_AD\[14\] pci_controller:b2v_inst1\|O_ADDR\[14\] " "Warning: Converted the fan-out from the tri-state buffer \"pci_controller:b2v_inst1\|I_AD\[14\]\" to the node \"pci_controller:b2v_inst1\|O_ADDR\[14\]\" into an OR gate" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 24 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "pci_controller:b2v_inst1\|I_AD\[15\] pci_controller:b2v_inst1\|O_ADDR\[15\] " "Warning: Converted the fan-out from the tri-state buffer \"pci_controller:b2v_inst1\|I_AD\[15\]\" to the node \"pci_controller:b2v_inst1\|O_ADDR\[15\]\" into an OR gate" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 24 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "pci_controller:b2v_inst1\|I_AD\[16\] pci_controller:b2v_inst1\|O_ADDR\[16\] " "Warning: Converted the fan-out from the tri-state buffer \"pci_controller:b2v_inst1\|I_AD\[16\]\" to the node \"pci_controller:b2v_inst1\|O_ADDR\[16\]\" into an OR gate" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 24 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "pci_controller:b2v_inst1\|I_AD\[17\] pci_controller:b2v_inst1\|O_ADDR\[17\] " "Warning: Converted the fan-out from the tri-state buffer \"pci_controller:b2v_inst1\|I_AD\[17\]\" to the node \"pci_controller:b2v_inst1\|O_ADDR\[17\]\" into an OR gate" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 24 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "pci_controller:b2v_inst1\|I_AD\[18\] pci_controller:b2v_inst1\|O_ADDR\[18\] " "Warning: Converted the fan-out from the tri-state buffer \"pci_controller:b2v_inst1\|I_AD\[18\]\" to the node \"pci_controller:b2v_inst1\|O_ADDR\[18\]\" into an OR gate" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 24 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "pci_controller:b2v_inst1\|I_AD\[19\] pci_controller:b2v_inst1\|O_ADDR\[19\] " "Warning: Converted the fan-out from the tri-state buffer \"pci_controller:b2v_inst1\|I_AD\[19\]\" to the node \"pci_controller:b2v_inst1\|O_ADDR\[19\]\" into an OR gate" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 24 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "pci_controller:b2v_inst1\|I_AD\[20\] pci_controller:b2v_inst1\|O_ADDR\[20\] " "Warning: Converted the fan-out from the tri-state buffer \"pci_controller:b2v_inst1\|I_AD\[20\]\" to the node \"pci_controller:b2v_inst1\|O_ADDR\[20\]\" into an OR gate" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 24 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "pci_controller:b2v_inst1\|I_AD\[21\] pci_controller:b2v_inst1\|O_ADDR\[21\] " "Warning: Converted the fan-out from the tri-state buffer \"pci_controller:b2v_inst1\|I_AD\[21\]\" to the node \"pci_controller:b2v_inst1\|O_ADDR\[21\]\" into an OR gate" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 24 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "pci_controller:b2v_inst1\|I_AD\[22\] pci_controller:b2v_inst1\|O_ADDR\[22\] " "Warning: Converted the fan-out from the tri-state buffer \"pci_controller:b2v_inst1\|I_AD\[22\]\" to the node \"pci_controller:b2v_inst1\|O_ADDR\[22\]\" into an OR gate" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 24 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "pci_controller:b2v_inst1\|I_AD\[23\] pci_controller:b2v_inst1\|O_ADDR\[23\] " "Warning: Converted the fan-out from the tri-state buffer \"pci_controller:b2v_inst1\|I_AD\[23\]\" to the node \"pci_controller:b2v_inst1\|O_ADDR\[23\]\" into an OR gate" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 24 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "pci_controller:b2v_inst1\|I_AD\[24\] pci_controller:b2v_inst1\|O_ADDR\[24\] " "Warning: Converted the fan-out from the tri-state buffer \"pci_controller:b2v_inst1\|I_AD\[24\]\" to the node \"pci_controller:b2v_inst1\|O_ADDR\[24\]\" into an OR gate" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 24 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "pci_controller:b2v_inst1\|I_AD\[25\] pci_controller:b2v_inst1\|O_ADDR\[25\] " "Warning: Converted the fan-out from the tri-state buffer \"pci_controller:b2v_inst1\|I_AD\[25\]\" to the node \"pci_controller:b2v_inst1\|O_ADDR\[25\]\" into an OR gate" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 24 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "pci_controller:b2v_inst1\|I_AD\[26\] pci_controller:b2v_inst1\|O_ADDR\[26\] " "Warning: Converted the fan-out from the tri-state buffer \"pci_controller:b2v_inst1\|I_AD\[26\]\" to the node \"pci_controller:b2v_inst1\|O_ADDR\[26\]\" into an OR gate" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 24 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "pci_controller:b2v_inst1\|I_AD\[27\] pci_controller:b2v_inst1\|O_ADDR\[27\] " "Warning: Converted the fan-out from the tri-state buffer \"pci_controller:b2v_inst1\|I_AD\[27\]\" to the node \"pci_controller:b2v_inst1\|O_ADDR\[27\]\" into an OR gate" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 24 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "pci_controller:b2v_inst1\|I_AD\[28\] pci_controller:b2v_inst1\|O_ADDR\[28\] " "Warning: Converted the fan-out from the tri-state buffer \"pci_controller:b2v_inst1\|I_AD\[28\]\" to the node \"pci_controller:b2v_inst1\|O_ADDR\[28\]\" into an OR gate" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 24 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "pci_controller:b2v_inst1\|I_AD\[29\] pci_controller:b2v_inst1\|O_ADDR\[29\] " "Warning: Converted the fan-out from the tri-state buffer \"pci_controller:b2v_inst1\|I_AD\[29\]\" to the node \"pci_controller:b2v_inst1\|O_ADDR\[29\]\" into an OR gate" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 24 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "pci_controller:b2v_inst1\|I_AD\[30\] pci_controller:b2v_inst1\|O_ADDR\[30\] " "Warning: Converted the fan-out from the tri-state buffer \"pci_controller:b2v_inst1\|I_AD\[30\]\" to the node \"pci_controller:b2v_inst1\|O_ADDR\[30\]\" into an OR gate" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 24 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "pci_controller:b2v_inst1\|I_AD\[31\] pci_controller:b2v_inst1\|O_ADDR\[31\] " "Warning: Converted the fan-out from the tri-state buffer \"pci_controller:b2v_inst1\|I_AD\[31\]\" to the node \"pci_controller:b2v_inst1\|O_ADDR\[31\]\" into an OR gate" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 24 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "com_controller:b2v_inst\|I_AD\[3\] com_controller:b2v_inst\|Mux4 " "Warning: Converted the fan-out from the tri-state buffer \"com_controller:b2v_inst\|I_AD\[3\]\" to the node \"com_controller:b2v_inst\|Mux4\" into an OR gate" {  } { { "com_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/com_controller.v" 38 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "com_controller:b2v_inst\|I_AD\[19\] com_controller:b2v_inst\|Mux4 " "Warning: Converted the fan-out from the tri-state buffer \"com_controller:b2v_inst\|I_AD\[19\]\" to the node \"com_controller:b2v_inst\|Mux4\" into an OR gate" {  } { { "com_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/com_controller.v" 38 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "com_controller:b2v_inst\|I_AD\[11\] com_controller:b2v_inst\|Mux4 " "Warning: Converted the fan-out from the tri-state buffer \"com_controller:b2v_inst\|I_AD\[11\]\" to the node \"com_controller:b2v_inst\|Mux4\" into an OR gate" {  } { { "com_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/com_controller.v" 38 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "com_controller:b2v_inst\|I_AD\[27\] com_controller:b2v_inst\|Mux4 " "Warning: Converted the fan-out from the tri-state buffer \"com_controller:b2v_inst\|I_AD\[27\]\" to the node \"com_controller:b2v_inst\|Mux4\" into an OR gate" {  } { { "com_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/com_controller.v" 38 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "com_controller:b2v_inst\|I_AD\[1\] com_controller:b2v_inst\|Mux6 " "Warning: Converted the fan-out from the tri-state buffer \"com_controller:b2v_inst\|I_AD\[1\]\" to the node \"com_controller:b2v_inst\|Mux6\" into an OR gate" {  } { { "com_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/com_controller.v" 38 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "com_controller:b2v_inst\|I_AD\[17\] com_controller:b2v_inst\|Mux6 " "Warning: Converted the fan-out from the tri-state buffer \"com_controller:b2v_inst\|I_AD\[17\]\" to the node \"com_controller:b2v_inst\|Mux6\" into an OR gate" {  } { { "com_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/com_controller.v" 38 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "com_controller:b2v_inst\|I_AD\[9\] com_controller:b2v_inst\|Mux6 " "Warning: Converted the fan-out from the tri-state buffer \"com_controller:b2v_inst\|I_AD\[9\]\" to the node \"com_controller:b2v_inst\|Mux6\" into an OR gate" {  } { { "com_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/com_controller.v" 38 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "com_controller:b2v_inst\|I_AD\[25\] com_controller:b2v_inst\|Mux6 " "Warning: Converted the fan-out from the tri-state buffer \"com_controller:b2v_inst\|I_AD\[25\]\" to the node \"com_controller:b2v_inst\|Mux6\" into an OR gate" {  } { { "com_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/com_controller.v" 38 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "com_controller:b2v_inst\|I_AD\[0\] com_controller:b2v_inst\|Mux7 " "Warning: Converted the fan-out from the tri-state buffer \"com_controller:b2v_inst\|I_AD\[0\]\" to the node \"com_controller:b2v_inst\|Mux7\" into an OR gate" {  } { { "com_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/com_controller.v" 38 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "com_controller:b2v_inst\|I_AD\[16\] com_controller:b2v_inst\|Mux7 " "Warning: Converted the fan-out from the tri-state buffer \"com_controller:b2v_inst\|I_AD\[16\]\" to the node \"com_controller:b2v_inst\|Mux7\" into an OR gate" {  } { { "com_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/com_controller.v" 38 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "com_controller:b2v_inst\|I_AD\[8\] com_controller:b2v_inst\|Mux7 " "Warning: Converted the fan-out from the tri-state buffer \"com_controller:b2v_inst\|I_AD\[8\]\" to the node \"com_controller:b2v_inst\|Mux7\" into an OR gate" {  } { { "com_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/com_controller.v" 38 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "com_controller:b2v_inst\|I_AD\[24\] com_controller:b2v_inst\|Mux7 " "Warning: Converted the fan-out from the tri-state buffer \"com_controller:b2v_inst\|I_AD\[24\]\" to the node \"com_controller:b2v_inst\|Mux7\" into an OR gate" {  } { { "com_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/com_controller.v" 38 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "com_controller:b2v_inst\|I_AD\[4\] com_controller:b2v_inst\|Mux3 " "Warning: Converted the fan-out from the tri-state buffer \"com_controller:b2v_inst\|I_AD\[4\]\" to the node \"com_controller:b2v_inst\|Mux3\" into an OR gate" {  } { { "com_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/com_controller.v" 38 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "com_controller:b2v_inst\|I_AD\[20\] com_controller:b2v_inst\|Mux3 " "Warning: Converted the fan-out from the tri-state buffer \"com_controller:b2v_inst\|I_AD\[20\]\" to the node \"com_controller:b2v_inst\|Mux3\" into an OR gate" {  } { { "com_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/com_controller.v" 38 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "com_controller:b2v_inst\|I_AD\[12\] com_controller:b2v_inst\|Mux3 " "Warning: Converted the fan-out from the tri-state buffer \"com_controller:b2v_inst\|I_AD\[12\]\" to the node \"com_controller:b2v_inst\|Mux3\" into an OR gate" {  } { { "com_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/com_controller.v" 38 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "com_controller:b2v_inst\|I_AD\[28\] com_controller:b2v_inst\|Mux3 " "Warning: Converted the fan-out from the tri-state buffer \"com_controller:b2v_inst\|I_AD\[28\]\" to the node \"com_controller:b2v_inst\|Mux3\" into an OR gate" {  } { { "com_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/com_controller.v" 38 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "com_controller:b2v_inst\|I_AD\[5\] com_controller:b2v_inst\|Mux2 " "Warning: Converted the fan-out from the tri-state buffer \"com_controller:b2v_inst\|I_AD\[5\]\" to the node \"com_controller:b2v_inst\|Mux2\" into an OR gate" {  } { { "com_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/com_controller.v" 38 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "com_controller:b2v_inst\|I_AD\[21\] com_controller:b2v_inst\|Mux2 " "Warning: Converted the fan-out from the tri-state buffer \"com_controller:b2v_inst\|I_AD\[21\]\" to the node \"com_controller:b2v_inst\|Mux2\" into an OR gate" {  } { { "com_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/com_controller.v" 38 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "com_controller:b2v_inst\|I_AD\[13\] com_controller:b2v_inst\|Mux2 " "Warning: Converted the fan-out from the tri-state buffer \"com_controller:b2v_inst\|I_AD\[13\]\" to the node \"com_controller:b2v_inst\|Mux2\" into an OR gate" {  } { { "com_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/com_controller.v" 38 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "com_controller:b2v_inst\|I_AD\[29\] com_controller:b2v_inst\|Mux2 " "Warning: Converted the fan-out from the tri-state buffer \"com_controller:b2v_inst\|I_AD\[29\]\" to the node \"com_controller:b2v_inst\|Mux2\" into an OR gate" {  } { { "com_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/com_controller.v" 38 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "pci_controller:b2v_inst1\|I_AD\[2\] pci_controller:b2v_inst1\|O_ADDR\[2\] " "Warning: Converted the fan-out from the tri-state buffer \"pci_controller:b2v_inst1\|I_AD\[2\]\" to the node \"pci_controller:b2v_inst1\|O_ADDR\[2\]\" into an OR gate" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 24 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "pci_controller:b2v_inst1\|I_AD\[6\] pci_controller:b2v_inst1\|O_ADDR\[6\] " "Warning: Converted the fan-out from the tri-state buffer \"pci_controller:b2v_inst1\|I_AD\[6\]\" to the node \"pci_controller:b2v_inst1\|O_ADDR\[6\]\" into an OR gate" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 24 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "pci_controller:b2v_inst1\|I_AD\[5\] pci_controller:b2v_inst1\|O_ADDR\[5\] " "Warning: Converted the fan-out from the tri-state buffer \"pci_controller:b2v_inst1\|I_AD\[5\]\" to the node \"pci_controller:b2v_inst1\|O_ADDR\[5\]\" into an OR gate" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 24 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "pci_controller:b2v_inst1\|I_AD\[4\] pci_controller:b2v_inst1\|O_ADDR\[4\] " "Warning: Converted the fan-out from the tri-state buffer \"pci_controller:b2v_inst1\|I_AD\[4\]\" to the node \"pci_controller:b2v_inst1\|O_ADDR\[4\]\" into an OR gate" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 24 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "pci_controller:b2v_inst1\|I_AD\[3\] pci_controller:b2v_inst1\|O_ADDR\[3\] " "Warning: Converted the fan-out from the tri-state buffer \"pci_controller:b2v_inst1\|I_AD\[3\]\" to the node \"pci_controller:b2v_inst1\|O_ADDR\[3\]\" into an OR gate" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 24 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "pci_controller:b2v_inst1\|I_AD\[7\] pci_controller:b2v_inst1\|BAR_4_DEV0\[7\] " "Warning: Converted the fan-out from the tri-state buffer \"pci_controller:b2v_inst1\|I_AD\[7\]\" to the node \"pci_controller:b2v_inst1\|BAR_4_DEV0\[7\]\" into an OR gate" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 24 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "pci_controller:b2v_inst1\|I_AD\[1\] pci_controller:b2v_inst1\|O_ADDR\[1\] " "Warning: Converted the fan-out from the tri-state buffer \"pci_controller:b2v_inst1\|I_AD\[1\]\" to the node \"pci_controller:b2v_inst1\|O_ADDR\[1\]\" into an OR gate" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 24 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "pci_controller:b2v_inst1\|I_AD\[0\] pci_controller:b2v_inst1\|O_ADDR\[0\] " "Warning: Converted the fan-out from the tri-state buffer \"pci_controller:b2v_inst1\|I_AD\[0\]\" to the node \"pci_controller:b2v_inst1\|O_ADDR\[0\]\" into an OR gate" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 24 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "com_controller:b2v_inst\|I_AD\[7\] com_controller:b2v_inst\|Mux0 " "Warning: Converted the fan-out from the tri-state buffer \"com_controller:b2v_inst\|I_AD\[7\]\" to the node \"com_controller:b2v_inst\|Mux0\" into an OR gate" {  } { { "com_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/com_controller.v" 38 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "com_controller:b2v_inst\|I_AD\[23\] com_controller:b2v_inst\|Mux0 " "Warning: Converted the fan-out from the tri-state buffer \"com_controller:b2v_inst\|I_AD\[23\]\" to the node \"com_controller:b2v_inst\|Mux0\" into an OR gate" {  } { { "com_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/com_controller.v" 38 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "com_controller:b2v_inst\|I_AD\[15\] com_controller:b2v_inst\|Mux0 " "Warning: Converted the fan-out from the tri-state buffer \"com_controller:b2v_inst\|I_AD\[15\]\" to the node \"com_controller:b2v_inst\|Mux0\" into an OR gate" {  } { { "com_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/com_controller.v" 38 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "com_controller:b2v_inst\|I_AD\[31\] com_controller:b2v_inst\|Mux0 " "Warning: Converted the fan-out from the tri-state buffer \"com_controller:b2v_inst\|I_AD\[31\]\" to the node \"com_controller:b2v_inst\|Mux0\" into an OR gate" {  } { { "com_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/com_controller.v" 38 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "com_controller:b2v_inst\|I_AD\[2\] com_controller:b2v_inst\|Mux5 " "Warning: Converted the fan-out from the tri-state buffer \"com_controller:b2v_inst\|I_AD\[2\]\" to the node \"com_controller:b2v_inst\|Mux5\" into an OR gate" {  } { { "com_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/com_controller.v" 38 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "com_controller:b2v_inst\|I_AD\[18\] com_controller:b2v_inst\|Mux5 " "Warning: Converted the fan-out from the tri-state buffer \"com_controller:b2v_inst\|I_AD\[18\]\" to the node \"com_controller:b2v_inst\|Mux5\" into an OR gate" {  } { { "com_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/com_controller.v" 38 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "com_controller:b2v_inst\|I_AD\[10\] com_controller:b2v_inst\|Mux5 " "Warning: Converted the fan-out from the tri-state buffer \"com_controller:b2v_inst\|I_AD\[10\]\" to the node \"com_controller:b2v_inst\|Mux5\" into an OR gate" {  } { { "com_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/com_controller.v" 38 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "com_controller:b2v_inst\|I_AD\[26\] com_controller:b2v_inst\|Mux5 " "Warning: Converted the fan-out from the tri-state buffer \"com_controller:b2v_inst\|I_AD\[26\]\" to the node \"com_controller:b2v_inst\|Mux5\" into an OR gate" {  } { { "com_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/com_controller.v" 38 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "com_controller:b2v_inst\|I_AD\[6\] com_controller:b2v_inst\|Mux1 " "Warning: Converted the fan-out from the tri-state buffer \"com_controller:b2v_inst\|I_AD\[6\]\" to the node \"com_controller:b2v_inst\|Mux1\" into an OR gate" {  } { { "com_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/com_controller.v" 38 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "com_controller:b2v_inst\|I_AD\[22\] com_controller:b2v_inst\|Mux1 " "Warning: Converted the fan-out from the tri-state buffer \"com_controller:b2v_inst\|I_AD\[22\]\" to the node \"com_controller:b2v_inst\|Mux1\" into an OR gate" {  } { { "com_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/com_controller.v" 38 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "com_controller:b2v_inst\|I_AD\[14\] com_controller:b2v_inst\|Mux1 " "Warning: Converted the fan-out from the tri-state buffer \"com_controller:b2v_inst\|I_AD\[14\]\" to the node \"com_controller:b2v_inst\|Mux1\" into an OR gate" {  } { { "com_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/com_controller.v" 38 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "com_controller:b2v_inst\|I_AD\[30\] com_controller:b2v_inst\|Mux1 " "Warning: Converted the fan-out from the tri-state buffer \"com_controller:b2v_inst\|I_AD\[30\]\" to the node \"com_controller:b2v_inst\|Mux1\" into an OR gate" {  } { { "com_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/com_controller.v" 38 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1}  } {  } 0 0 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "O_RTS GND " "Warning (13410): Pin \"O_RTS\" is stuck at GND" {  } { { "pci_com_lpt_usb_eth.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_com_lpt_usb_eth.v" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "O_DTR GND " "Warning (13410): Pin \"O_DTR\" is stuck at GND" {  } { { "pci_com_lpt_usb_eth.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_com_lpt_usb_eth.v" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "baudout GND " "Warning (13410): Pin \"baudout\" is stuck at GND" {  } { { "pci_com_lpt_usb_eth.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_com_lpt_usb_eth.v" 68 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "IFTM_FTM_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "com_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/com_controller.v" 492 -1 0 } } { "com_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/com_controller.v" 453 -1 0 } } { "com_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/com_controller.v" 775 -1 0 } } { "com_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/com_controller.v" 61 -1 0 } } { "com_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/com_controller.v" 316 -1 0 } } { "com_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/com_controller.v" 131 -1 0 } } { "com_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/com_controller.v" 464 -1 0 } } { "com_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/com_controller.v" 726 -1 0 } } { "com_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/com_controller.v" 417 -1 0 } } { "com_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/com_controller.v" 130 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 3 " "Info: 3 registers lost all their fanouts during netlist optimizations. The first 3 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pci_controller:b2v_inst1\|ST~15 " "Info: Register \"pci_controller:b2v_inst1\|ST~15\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pci_controller:b2v_inst1\|ST~16 " "Info: Register \"pci_controller:b2v_inst1\|ST~16\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pci_controller:b2v_inst1\|ST~17 " "Info: Register \"pci_controller:b2v_inst1\|ST~17\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "5 " "Warning: Design contains 5 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "_I_IRDY " "Warning (15610): No output dependent on input pin \"_I_IRDY\"" {  } { { "pci_com_lpt_usb_eth.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_com_lpt_usb_eth.v" 49 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I_CTS " "Warning (15610): No output dependent on input pin \"I_CTS\"" {  } { { "pci_com_lpt_usb_eth.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_com_lpt_usb_eth.v" 53 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I_DSR " "Warning (15610): No output dependent on input pin \"I_DSR\"" {  } { { "pci_com_lpt_usb_eth.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_com_lpt_usb_eth.v" 54 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I_RI " "Warning (15610): No output dependent on input pin \"I_RI\"" {  } { { "pci_com_lpt_usb_eth.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_com_lpt_usb_eth.v" 55 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I_DCD " "Warning (15610): No output dependent on input pin \"I_DCD\"" {  } { { "pci_com_lpt_usb_eth.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_com_lpt_usb_eth.v" 56 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1233 " "Info: Implemented 1233 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Info: Implemented 15 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Info: Implemented 8 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_BIDIRS" "34 " "Info: Implemented 34 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "1168 " "Info: Implemented 1168 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Info: Implemented 8 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_com_lpt_usb_eth.map.smsg " "Info: Generated suppressed messages file C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_com_lpt_usb_eth.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 428 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 428 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "188 " "Info: Peak virtual memory: 188 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 16 05:46:04 2018 " "Info: Processing ended: Tue Oct 16 05:46:04 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Info: Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 16 05:46:05 2018 " "Info: Processing started: Tue Oct 16 05:46:05 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off pci_com_lpt_usb_eth -c pci_com_lpt_usb_eth " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off pci_com_lpt_usb_eth -c pci_com_lpt_usb_eth" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "pci_com_lpt_usb_eth EPF10K200SRC240-3 " "Info: Selected device EPF10K200SRC240-3 for design \"pci_com_lpt_usb_eth\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "IFIT_FIT_INFO_FAST_FIT_COMPILATION_ON" "" "Info: Compiling with the fast fit feature" {  } {  } 0 0 "Compiling with the fast fit feature" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_USER_OPTIMIZATION_GOALS" "" "Info: Detected fmax, tsu, tco, and/or tpd requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 0 "Detected fmax, tsu, tco, and/or tpd requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "" 0 -1}
{ "Info" "IF10KE_F10KE_WIRE_LUT_INSERTED" "0 " "Info: Inserted 0 logic cells in first fitting attempt" {  } {  } 0 0 "Inserted %1!d! logic cells in first fitting attempt" 0 0 "" 0 -1}
{ "Info" "IFIT_FIT_ATTEMPT" "1 Tue Oct 16 2018 05:46:06 " "Info: Started fitting attempt 1 on Tue Oct 16 2018 at 05:46:06" {  } {  } 0 0 "Started fitting attempt %1!d! on %2!s! at %3!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Info: Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Info: Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 0 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "210 " "Info: Peak virtual memory: 210 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 16 05:46:19 2018 " "Info: Processing ended: Tue Oct 16 05:46:19 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Info: Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Info: Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 16 05:46:20 2018 " "Info: Processing started: Tue Oct 16 05:46:20 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off pci_com_lpt_usb_eth -c pci_com_lpt_usb_eth " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off pci_com_lpt_usb_eth -c pci_com_lpt_usb_eth" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "197 " "Info: Peak virtual memory: 197 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 16 05:46:21 2018 " "Info: Processing ended: Tue Oct 16 05:46:21 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 16 05:46:22 2018 " "Info: Processing started: Tue Oct 16 05:46:22 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off pci_com_lpt_usb_eth -c pci_com_lpt_usb_eth " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off pci_com_lpt_usb_eth -c pci_com_lpt_usb_eth" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "11 " "Warning: Found 11 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "com_controller:b2v_inst\|Equal0~9 " "Info: Detected gated clock \"com_controller:b2v_inst\|Equal0~9\" as buffer" {  } { { "com_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/com_controller.v" 168 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "com_controller:b2v_inst\|Equal0~9" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "com_controller:b2v_inst\|lpm_counter:fifo_tx_waddr_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[3\] " "Info: Detected ripple clock \"com_controller:b2v_inst\|lpm_counter:fifo_tx_waddr_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[3\]\" as buffer" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "com_controller:b2v_inst\|lpm_counter:fifo_tx_waddr_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "com_controller:b2v_inst\|lpm_counter:fifo_tx_waddr_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[2\] " "Info: Detected ripple clock \"com_controller:b2v_inst\|lpm_counter:fifo_tx_waddr_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[2\]\" as buffer" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "com_controller:b2v_inst\|lpm_counter:fifo_tx_waddr_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "com_controller:b2v_inst\|lpm_counter:fifo_tx_waddr_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[1\] " "Info: Detected ripple clock \"com_controller:b2v_inst\|lpm_counter:fifo_tx_waddr_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[1\]\" as buffer" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "com_controller:b2v_inst\|lpm_counter:fifo_tx_waddr_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "com_controller:b2v_inst\|lpm_counter:fifo_tx_waddr_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[0\] " "Info: Detected ripple clock \"com_controller:b2v_inst\|lpm_counter:fifo_tx_waddr_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[0\]\" as buffer" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "com_controller:b2v_inst\|lpm_counter:fifo_tx_waddr_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "com_controller:b2v_inst\|lpm_counter:fifo_tx_raddr_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[3\] " "Info: Detected ripple clock \"com_controller:b2v_inst\|lpm_counter:fifo_tx_raddr_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[3\]\" as buffer" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "com_controller:b2v_inst\|lpm_counter:fifo_tx_raddr_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "com_controller:b2v_inst\|lpm_counter:fifo_tx_raddr_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[2\] " "Info: Detected ripple clock \"com_controller:b2v_inst\|lpm_counter:fifo_tx_raddr_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[2\]\" as buffer" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "com_controller:b2v_inst\|lpm_counter:fifo_tx_raddr_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "com_controller:b2v_inst\|lpm_counter:fifo_tx_raddr_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[1\] " "Info: Detected ripple clock \"com_controller:b2v_inst\|lpm_counter:fifo_tx_raddr_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[1\]\" as buffer" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "com_controller:b2v_inst\|lpm_counter:fifo_tx_raddr_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "com_controller:b2v_inst\|lpm_counter:fifo_tx_raddr_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[0\] " "Info: Detected ripple clock \"com_controller:b2v_inst\|lpm_counter:fifo_tx_raddr_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[0\]\" as buffer" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "com_controller:b2v_inst\|lpm_counter:fifo_tx_raddr_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "com_controller:b2v_inst\|Equal0~6 " "Info: Detected gated clock \"com_controller:b2v_inst\|Equal0~6\" as buffer" {  } { { "com_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/com_controller.v" 168 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "com_controller:b2v_inst\|Equal0~6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "com_controller:b2v_inst\|IER_COM1\[1\] " "Info: Detected ripple clock \"com_controller:b2v_inst\|IER_COM1\[1\]\" as buffer" {  } { { "com_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/com_controller.v" 775 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "com_controller:b2v_inst\|IER_COM1\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "I_CLK_DEV register com_controller:b2v_inst\|TSR_COM1\[6\] register com_controller:b2v_inst\|TSR_COM1\[9\] 1.533 ns " "Info: Slack time is 1.533 ns for clock \"I_CLK_DEV\" between source register \"com_controller:b2v_inst\|TSR_COM1\[6\]\" and destination register \"com_controller:b2v_inst\|TSR_COM1\[9\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "51.81 MHz 19.3 ns " "Info: Fmax is 51.81 MHz (period= 19.3 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "19.333 ns + Largest register register " "Info: + Largest register to register requirement is 19.333 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "20.833 ns + " "Info: + Setup relationship between source and destination is 20.833 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 20.833 ns " "Info: + Latch edge is 20.833 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination I_CLK_DEV 20.833 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"I_CLK_DEV\" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source I_CLK_DEV 20.833 ns 0.000 ns  50 " "Info: Clock period of Source clock \"I_CLK_DEV\" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Largest " "Info: + Largest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "I_CLK_DEV destination 2.800 ns + Shortest register " "Info: + Shortest clock path from clock \"I_CLK_DEV\" to destination register is 2.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.600 ns) 1.600 ns I_CLK_DEV 1 CLK PIN_91 219 " "Info: 1: + IC(0.000 ns) + CELL(1.600 ns) = 1.600 ns; Loc. = PIN_91; Fanout = 219; CLK Node = 'I_CLK_DEV'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { I_CLK_DEV } "NODE_NAME" } } { "pci_com_lpt_usb_eth.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_com_lpt_usb_eth.v" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.200 ns) + CELL(0.000 ns) 2.800 ns com_controller:b2v_inst\|TSR_COM1\[9\] 2 REG LC6_L30 2 " "Info: 2: + IC(1.200 ns) + CELL(0.000 ns) = 2.800 ns; Loc. = LC6_L30; Fanout = 2; REG Node = 'com_controller:b2v_inst\|TSR_COM1\[9\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.200 ns" { I_CLK_DEV com_controller:b2v_inst|TSR_COM1[9] } "NODE_NAME" } } { "com_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/com_controller.v" 492 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.600 ns ( 57.14 % ) " "Info: Total cell delay = 1.600 ns ( 57.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.200 ns ( 42.86 % ) " "Info: Total interconnect delay = 1.200 ns ( 42.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { I_CLK_DEV com_controller:b2v_inst|TSR_COM1[9] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.800 ns" { I_CLK_DEV {} I_CLK_DEV~out {} com_controller:b2v_inst|TSR_COM1[9] {} } { 0.000ns 0.000ns 1.200ns } { 0.000ns 1.600ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "I_CLK_DEV source 2.800 ns - Longest register " "Info: - Longest clock path from clock \"I_CLK_DEV\" to source register is 2.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.600 ns) 1.600 ns I_CLK_DEV 1 CLK PIN_91 219 " "Info: 1: + IC(0.000 ns) + CELL(1.600 ns) = 1.600 ns; Loc. = PIN_91; Fanout = 219; CLK Node = 'I_CLK_DEV'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { I_CLK_DEV } "NODE_NAME" } } { "pci_com_lpt_usb_eth.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_com_lpt_usb_eth.v" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.200 ns) + CELL(0.000 ns) 2.800 ns com_controller:b2v_inst\|TSR_COM1\[6\] 2 REG LC7_L29 2 " "Info: 2: + IC(1.200 ns) + CELL(0.000 ns) = 2.800 ns; Loc. = LC7_L29; Fanout = 2; REG Node = 'com_controller:b2v_inst\|TSR_COM1\[6\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.200 ns" { I_CLK_DEV com_controller:b2v_inst|TSR_COM1[6] } "NODE_NAME" } } { "com_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/com_controller.v" 492 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.600 ns ( 57.14 % ) " "Info: Total cell delay = 1.600 ns ( 57.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.200 ns ( 42.86 % ) " "Info: Total interconnect delay = 1.200 ns ( 42.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { I_CLK_DEV com_controller:b2v_inst|TSR_COM1[6] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.800 ns" { I_CLK_DEV {} I_CLK_DEV~out {} com_controller:b2v_inst|TSR_COM1[6] {} } { 0.000ns 0.000ns 1.200ns } { 0.000ns 1.600ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { I_CLK_DEV com_controller:b2v_inst|TSR_COM1[9] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.800 ns" { I_CLK_DEV {} I_CLK_DEV~out {} com_controller:b2v_inst|TSR_COM1[9] {} } { 0.000ns 0.000ns 1.200ns } { 0.000ns 1.600ns 0.000ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { I_CLK_DEV com_controller:b2v_inst|TSR_COM1[6] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.800 ns" { I_CLK_DEV {} I_CLK_DEV~out {} com_controller:b2v_inst|TSR_COM1[6] {} } { 0.000ns 0.000ns 1.200ns } { 0.000ns 1.600ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.800 ns - " "Info: - Micro clock to output delay of source is 0.800 ns" {  } { { "com_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/com_controller.v" 492 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.700 ns - " "Info: - Micro setup delay of destination is 0.700 ns" {  } { { "com_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/com_controller.v" 492 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { I_CLK_DEV com_controller:b2v_inst|TSR_COM1[9] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.800 ns" { I_CLK_DEV {} I_CLK_DEV~out {} com_controller:b2v_inst|TSR_COM1[9] {} } { 0.000ns 0.000ns 1.200ns } { 0.000ns 1.600ns 0.000ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { I_CLK_DEV com_controller:b2v_inst|TSR_COM1[6] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.800 ns" { I_CLK_DEV {} I_CLK_DEV~out {} com_controller:b2v_inst|TSR_COM1[6] {} } { 0.000ns 0.000ns 1.200ns } { 0.000ns 1.600ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "17.800 ns - Longest register register " "Info: - Longest register to register delay is 17.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns com_controller:b2v_inst\|TSR_COM1\[6\] 1 REG LC7_L29 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC7_L29; Fanout = 2; REG Node = 'com_controller:b2v_inst\|TSR_COM1\[6\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { com_controller:b2v_inst|TSR_COM1[6] } "NODE_NAME" } } { "com_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/com_controller.v" 492 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(2.000 ns) 2.200 ns com_controller:b2v_inst\|Equal2~4 2 COMB LC1_L29 1 " "Info: 2: + IC(0.200 ns) + CELL(2.000 ns) = 2.200 ns; Loc. = LC1_L29; Fanout = 1; COMB Node = 'com_controller:b2v_inst\|Equal2~4'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.200 ns" { com_controller:b2v_inst|TSR_COM1[6] com_controller:b2v_inst|Equal2~4 } "NODE_NAME" } } { "com_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/com_controller.v" 262 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(1.200 ns) 5.000 ns com_controller:b2v_inst\|Equal2~11 3 COMB LC1_L30 1 " "Info: 3: + IC(1.600 ns) + CELL(1.200 ns) = 5.000 ns; Loc. = LC1_L30; Fanout = 1; COMB Node = 'com_controller:b2v_inst\|Equal2~11'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { com_controller:b2v_inst|Equal2~4 com_controller:b2v_inst|Equal2~11 } "NODE_NAME" } } { "com_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/com_controller.v" 262 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 7.000 ns com_controller:b2v_inst\|Equal2~7 4 COMB LC2_L30 6 " "Info: 4: + IC(0.000 ns) + CELL(2.000 ns) = 7.000 ns; Loc. = LC2_L30; Fanout = 6; COMB Node = 'com_controller:b2v_inst\|Equal2~7'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.000 ns" { com_controller:b2v_inst|Equal2~11 com_controller:b2v_inst|Equal2~7 } "NODE_NAME" } } { "com_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/com_controller.v" 262 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(2.000 ns) 10.600 ns com_controller:b2v_inst\|always18~0 5 COMB LC4_L32 5 " "Info: 5: + IC(1.600 ns) + CELL(2.000 ns) = 10.600 ns; Loc. = LC4_L32; Fanout = 5; COMB Node = 'com_controller:b2v_inst\|always18~0'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.600 ns" { com_controller:b2v_inst|Equal2~7 com_controller:b2v_inst|always18~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(2.000 ns) 12.800 ns com_controller:b2v_inst\|TSR_COM1~53 6 COMB LC7_L32 2 " "Info: 6: + IC(0.200 ns) + CELL(2.000 ns) = 12.800 ns; Loc. = LC7_L32; Fanout = 2; COMB Node = 'com_controller:b2v_inst\|TSR_COM1~53'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.200 ns" { com_controller:b2v_inst|always18~0 com_controller:b2v_inst|TSR_COM1~53 } "NODE_NAME" } } { "com_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/com_controller.v" 54 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(2.000 ns) 16.400 ns com_controller:b2v_inst\|TSR_COM1~57 7 COMB LC8_L30 1 " "Info: 7: + IC(1.600 ns) + CELL(2.000 ns) = 16.400 ns; Loc. = LC8_L30; Fanout = 1; COMB Node = 'com_controller:b2v_inst\|TSR_COM1~57'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.600 ns" { com_controller:b2v_inst|TSR_COM1~53 com_controller:b2v_inst|TSR_COM1~57 } "NODE_NAME" } } { "com_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/com_controller.v" 54 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(1.200 ns) 17.800 ns com_controller:b2v_inst\|TSR_COM1\[9\] 8 REG LC6_L30 2 " "Info: 8: + IC(0.200 ns) + CELL(1.200 ns) = 17.800 ns; Loc. = LC6_L30; Fanout = 2; REG Node = 'com_controller:b2v_inst\|TSR_COM1\[9\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.400 ns" { com_controller:b2v_inst|TSR_COM1~57 com_controller:b2v_inst|TSR_COM1[9] } "NODE_NAME" } } { "com_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/com_controller.v" 492 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "12.400 ns ( 69.66 % ) " "Info: Total cell delay = 12.400 ns ( 69.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.400 ns ( 30.34 % ) " "Info: Total interconnect delay = 5.400 ns ( 30.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "17.800 ns" { com_controller:b2v_inst|TSR_COM1[6] com_controller:b2v_inst|Equal2~4 com_controller:b2v_inst|Equal2~11 com_controller:b2v_inst|Equal2~7 com_controller:b2v_inst|always18~0 com_controller:b2v_inst|TSR_COM1~53 com_controller:b2v_inst|TSR_COM1~57 com_controller:b2v_inst|TSR_COM1[9] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "17.800 ns" { com_controller:b2v_inst|TSR_COM1[6] {} com_controller:b2v_inst|Equal2~4 {} com_controller:b2v_inst|Equal2~11 {} com_controller:b2v_inst|Equal2~7 {} com_controller:b2v_inst|always18~0 {} com_controller:b2v_inst|TSR_COM1~53 {} com_controller:b2v_inst|TSR_COM1~57 {} com_controller:b2v_inst|TSR_COM1[9] {} } { 0.000ns 0.200ns 1.600ns 0.000ns 1.600ns 0.200ns 1.600ns 0.200ns } { 0.000ns 2.000ns 1.200ns 2.000ns 2.000ns 2.000ns 2.000ns 1.200ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { I_CLK_DEV com_controller:b2v_inst|TSR_COM1[9] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.800 ns" { I_CLK_DEV {} I_CLK_DEV~out {} com_controller:b2v_inst|TSR_COM1[9] {} } { 0.000ns 0.000ns 1.200ns } { 0.000ns 1.600ns 0.000ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { I_CLK_DEV com_controller:b2v_inst|TSR_COM1[6] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.800 ns" { I_CLK_DEV {} I_CLK_DEV~out {} com_controller:b2v_inst|TSR_COM1[6] {} } { 0.000ns 0.000ns 1.200ns } { 0.000ns 1.600ns 0.000ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "17.800 ns" { com_controller:b2v_inst|TSR_COM1[6] com_controller:b2v_inst|Equal2~4 com_controller:b2v_inst|Equal2~11 com_controller:b2v_inst|Equal2~7 com_controller:b2v_inst|always18~0 com_controller:b2v_inst|TSR_COM1~53 com_controller:b2v_inst|TSR_COM1~57 com_controller:b2v_inst|TSR_COM1[9] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "17.800 ns" { com_controller:b2v_inst|TSR_COM1[6] {} com_controller:b2v_inst|Equal2~4 {} com_controller:b2v_inst|Equal2~11 {} com_controller:b2v_inst|Equal2~7 {} com_controller:b2v_inst|always18~0 {} com_controller:b2v_inst|TSR_COM1~53 {} com_controller:b2v_inst|TSR_COM1~57 {} com_controller:b2v_inst|TSR_COM1[9] {} } { 0.000ns 0.200ns 1.600ns 0.000ns 1.600ns 0.200ns 1.600ns 0.200ns } { 0.000ns 2.000ns 1.200ns 2.000ns 2.000ns 2.000ns 2.000ns 1.200ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "I_CLK register pci_controller:b2v_inst1\|ST.ST_READCS register pci_controller:b2v_inst1\|ST.ST_IDLE 4.103 ns " "Info: Slack time is 4.103 ns for clock \"I_CLK\" between source register \"pci_controller:b2v_inst1\|ST.ST_READCS\" and destination register \"pci_controller:b2v_inst1\|ST.ST_IDLE\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "38.17 MHz 26.2 ns " "Info: Fmax is 38.17 MHz (period= 26.2 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "28.803 ns + Largest register register " "Info: + Largest register to register requirement is 28.803 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "30.303 ns + " "Info: + Setup relationship between source and destination is 30.303 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 30.303 ns " "Info: + Latch edge is 30.303 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination I_CLK 30.303 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"I_CLK\" is 30.303 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source I_CLK 30.303 ns 0.000 ns  50 " "Info: Clock period of Source clock \"I_CLK\" is 30.303 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Largest " "Info: + Largest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "I_CLK destination 2.800 ns + Shortest register " "Info: + Shortest clock path from clock \"I_CLK\" to destination register is 2.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.600 ns) 1.600 ns I_CLK 1 CLK PIN_211 336 " "Info: 1: + IC(0.000 ns) + CELL(1.600 ns) = 1.600 ns; Loc. = PIN_211; Fanout = 336; CLK Node = 'I_CLK'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { I_CLK } "NODE_NAME" } } { "pci_com_lpt_usb_eth.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_com_lpt_usb_eth.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.200 ns) + CELL(0.000 ns) 2.800 ns pci_controller:b2v_inst1\|ST.ST_IDLE 2 REG LC8_O27 3 " "Info: 2: + IC(1.200 ns) + CELL(0.000 ns) = 2.800 ns; Loc. = LC8_O27; Fanout = 3; REG Node = 'pci_controller:b2v_inst1\|ST.ST_IDLE'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.200 ns" { I_CLK pci_controller:b2v_inst1|ST.ST_IDLE } "NODE_NAME" } } { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.600 ns ( 57.14 % ) " "Info: Total cell delay = 1.600 ns ( 57.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.200 ns ( 42.86 % ) " "Info: Total interconnect delay = 1.200 ns ( 42.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { I_CLK pci_controller:b2v_inst1|ST.ST_IDLE } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.800 ns" { I_CLK {} I_CLK~out {} pci_controller:b2v_inst1|ST.ST_IDLE {} } { 0.000ns 0.000ns 1.200ns } { 0.000ns 1.600ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "I_CLK source 2.800 ns - Longest register " "Info: - Longest clock path from clock \"I_CLK\" to source register is 2.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.600 ns) 1.600 ns I_CLK 1 CLK PIN_211 336 " "Info: 1: + IC(0.000 ns) + CELL(1.600 ns) = 1.600 ns; Loc. = PIN_211; Fanout = 336; CLK Node = 'I_CLK'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { I_CLK } "NODE_NAME" } } { "pci_com_lpt_usb_eth.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_com_lpt_usb_eth.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.200 ns) + CELL(0.000 ns) 2.800 ns pci_controller:b2v_inst1\|ST.ST_READCS 2 REG LC2_O32 249 " "Info: 2: + IC(1.200 ns) + CELL(0.000 ns) = 2.800 ns; Loc. = LC2_O32; Fanout = 249; REG Node = 'pci_controller:b2v_inst1\|ST.ST_READCS'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.200 ns" { I_CLK pci_controller:b2v_inst1|ST.ST_READCS } "NODE_NAME" } } { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.600 ns ( 57.14 % ) " "Info: Total cell delay = 1.600 ns ( 57.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.200 ns ( 42.86 % ) " "Info: Total interconnect delay = 1.200 ns ( 42.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { I_CLK pci_controller:b2v_inst1|ST.ST_READCS } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.800 ns" { I_CLK {} I_CLK~out {} pci_controller:b2v_inst1|ST.ST_READCS {} } { 0.000ns 0.000ns 1.200ns } { 0.000ns 1.600ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { I_CLK pci_controller:b2v_inst1|ST.ST_IDLE } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.800 ns" { I_CLK {} I_CLK~out {} pci_controller:b2v_inst1|ST.ST_IDLE {} } { 0.000ns 0.000ns 1.200ns } { 0.000ns 1.600ns 0.000ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { I_CLK pci_controller:b2v_inst1|ST.ST_READCS } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.800 ns" { I_CLK {} I_CLK~out {} pci_controller:b2v_inst1|ST.ST_READCS {} } { 0.000ns 0.000ns 1.200ns } { 0.000ns 1.600ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.800 ns - " "Info: - Micro clock to output delay of source is 0.800 ns" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 131 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.700 ns - " "Info: - Micro setup delay of destination is 0.700 ns" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 131 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { I_CLK pci_controller:b2v_inst1|ST.ST_IDLE } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.800 ns" { I_CLK {} I_CLK~out {} pci_controller:b2v_inst1|ST.ST_IDLE {} } { 0.000ns 0.000ns 1.200ns } { 0.000ns 1.600ns 0.000ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { I_CLK pci_controller:b2v_inst1|ST.ST_READCS } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.800 ns" { I_CLK {} I_CLK~out {} pci_controller:b2v_inst1|ST.ST_READCS {} } { 0.000ns 0.000ns 1.200ns } { 0.000ns 1.600ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "24.700 ns - Longest register register " "Info: - Longest register to register delay is 24.700 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pci_controller:b2v_inst1\|ST.ST_READCS 1 REG LC2_O32 249 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC2_O32; Fanout = 249; REG Node = 'pci_controller:b2v_inst1\|ST.ST_READCS'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { pci_controller:b2v_inst1|ST.ST_READCS } "NODE_NAME" } } { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.200 ns) + CELL(2.000 ns) 7.200 ns pci_controller:b2v_inst1\|Equal11~2 2 COMB LC8_O8 1 " "Info: 2: + IC(5.200 ns) + CELL(2.000 ns) = 7.200 ns; Loc. = LC8_O8; Fanout = 1; COMB Node = 'pci_controller:b2v_inst1\|Equal11~2'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.200 ns" { pci_controller:b2v_inst1|ST.ST_READCS pci_controller:b2v_inst1|Equal11~2 } "NODE_NAME" } } { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 320 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.300 ns) + CELL(2.000 ns) 11.500 ns pci_controller:b2v_inst1\|always3~41 3 COMB LC2_O21 1 " "Info: 3: + IC(2.300 ns) + CELL(2.000 ns) = 11.500 ns; Loc. = LC2_O21; Fanout = 1; COMB Node = 'pci_controller:b2v_inst1\|always3~41'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.300 ns" { pci_controller:b2v_inst1|Equal11~2 pci_controller:b2v_inst1|always3~41 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(2.000 ns) 13.700 ns pci_controller:b2v_inst1\|always3~42 4 COMB LC8_O21 1 " "Info: 4: + IC(0.200 ns) + CELL(2.000 ns) = 13.700 ns; Loc. = LC8_O21; Fanout = 1; COMB Node = 'pci_controller:b2v_inst1\|always3~42'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.200 ns" { pci_controller:b2v_inst1|always3~41 pci_controller:b2v_inst1|always3~42 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.900 ns) + CELL(1.200 ns) 17.800 ns pci_controller:b2v_inst1\|always3~184 5 COMB LC1_O30 1 " "Info: 5: + IC(2.900 ns) + CELL(1.200 ns) = 17.800 ns; Loc. = LC1_O30; Fanout = 1; COMB Node = 'pci_controller:b2v_inst1\|always3~184'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.100 ns" { pci_controller:b2v_inst1|always3~42 pci_controller:b2v_inst1|always3~184 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 19.800 ns pci_controller:b2v_inst1\|always3~134 6 COMB LC2_O30 2 " "Info: 6: + IC(0.000 ns) + CELL(2.000 ns) = 19.800 ns; Loc. = LC2_O30; Fanout = 2; COMB Node = 'pci_controller:b2v_inst1\|always3~134'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.000 ns" { pci_controller:b2v_inst1|always3~184 pci_controller:b2v_inst1|always3~134 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.500 ns) + CELL(2.000 ns) 23.300 ns pci_controller:b2v_inst1\|Selector32~6 7 COMB LC3_O27 1 " "Info: 7: + IC(1.500 ns) + CELL(2.000 ns) = 23.300 ns; Loc. = LC3_O27; Fanout = 1; COMB Node = 'pci_controller:b2v_inst1\|Selector32~6'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.500 ns" { pci_controller:b2v_inst1|always3~134 pci_controller:b2v_inst1|Selector32~6 } "NODE_NAME" } } { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 314 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(1.200 ns) 24.700 ns pci_controller:b2v_inst1\|ST.ST_IDLE 8 REG LC8_O27 3 " "Info: 8: + IC(0.200 ns) + CELL(1.200 ns) = 24.700 ns; Loc. = LC8_O27; Fanout = 3; REG Node = 'pci_controller:b2v_inst1\|ST.ST_IDLE'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.400 ns" { pci_controller:b2v_inst1|Selector32~6 pci_controller:b2v_inst1|ST.ST_IDLE } "NODE_NAME" } } { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "12.400 ns ( 50.20 % ) " "Info: Total cell delay = 12.400 ns ( 50.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "12.300 ns ( 49.80 % ) " "Info: Total interconnect delay = 12.300 ns ( 49.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "24.700 ns" { pci_controller:b2v_inst1|ST.ST_READCS pci_controller:b2v_inst1|Equal11~2 pci_controller:b2v_inst1|always3~41 pci_controller:b2v_inst1|always3~42 pci_controller:b2v_inst1|always3~184 pci_controller:b2v_inst1|always3~134 pci_controller:b2v_inst1|Selector32~6 pci_controller:b2v_inst1|ST.ST_IDLE } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "24.700 ns" { pci_controller:b2v_inst1|ST.ST_READCS {} pci_controller:b2v_inst1|Equal11~2 {} pci_controller:b2v_inst1|always3~41 {} pci_controller:b2v_inst1|always3~42 {} pci_controller:b2v_inst1|always3~184 {} pci_controller:b2v_inst1|always3~134 {} pci_controller:b2v_inst1|Selector32~6 {} pci_controller:b2v_inst1|ST.ST_IDLE {} } { 0.000ns 5.200ns 2.300ns 0.200ns 2.900ns 0.000ns 1.500ns 0.200ns } { 0.000ns 2.000ns 2.000ns 2.000ns 1.200ns 2.000ns 2.000ns 1.200ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { I_CLK pci_controller:b2v_inst1|ST.ST_IDLE } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.800 ns" { I_CLK {} I_CLK~out {} pci_controller:b2v_inst1|ST.ST_IDLE {} } { 0.000ns 0.000ns 1.200ns } { 0.000ns 1.600ns 0.000ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { I_CLK pci_controller:b2v_inst1|ST.ST_READCS } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.800 ns" { I_CLK {} I_CLK~out {} pci_controller:b2v_inst1|ST.ST_READCS {} } { 0.000ns 0.000ns 1.200ns } { 0.000ns 1.600ns 0.000ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "24.700 ns" { pci_controller:b2v_inst1|ST.ST_READCS pci_controller:b2v_inst1|Equal11~2 pci_controller:b2v_inst1|always3~41 pci_controller:b2v_inst1|always3~42 pci_controller:b2v_inst1|always3~184 pci_controller:b2v_inst1|always3~134 pci_controller:b2v_inst1|Selector32~6 pci_controller:b2v_inst1|ST.ST_IDLE } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "24.700 ns" { pci_controller:b2v_inst1|ST.ST_READCS {} pci_controller:b2v_inst1|Equal11~2 {} pci_controller:b2v_inst1|always3~41 {} pci_controller:b2v_inst1|always3~42 {} pci_controller:b2v_inst1|always3~184 {} pci_controller:b2v_inst1|always3~134 {} pci_controller:b2v_inst1|Selector32~6 {} pci_controller:b2v_inst1|ST.ST_IDLE {} } { 0.000ns 5.200ns 2.300ns 0.200ns 2.900ns 0.000ns 1.500ns 0.200ns } { 0.000ns 2.000ns 2.000ns 2.000ns 1.200ns 2.000ns 2.000ns 1.200ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "I_CLK_DEV register com_controller:b2v_inst\|lpm_counter:fifo_rx_waddr_rtl_4\|alt_counter_f10ke:wysi_counter\|counter_cell\[2\] register com_controller:b2v_inst\|lpm_counter:fifo_rx_waddr_rtl_4\|alt_counter_f10ke:wysi_counter\|counter_cell\[2\] 200 ps " "Info: Minimum slack time is 200 ps for clock \"I_CLK_DEV\" between source register \"com_controller:b2v_inst\|lpm_counter:fifo_rx_waddr_rtl_4\|alt_counter_f10ke:wysi_counter\|counter_cell\[2\]\" and destination register \"com_controller:b2v_inst\|lpm_counter:fifo_rx_waddr_rtl_4\|alt_counter_f10ke:wysi_counter\|counter_cell\[2\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.900 ns + Shortest register register " "Info: + Shortest register to register delay is 0.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns com_controller:b2v_inst\|lpm_counter:fifo_rx_waddr_rtl_4\|alt_counter_f10ke:wysi_counter\|counter_cell\[2\] 1 REG LC3_J11 20 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC3_J11; Fanout = 20; REG Node = 'com_controller:b2v_inst\|lpm_counter:fifo_rx_waddr_rtl_4\|alt_counter_f10ke:wysi_counter\|counter_cell\[2\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { com_controller:b2v_inst|lpm_counter:fifo_rx_waddr_rtl_4|alt_counter_f10ke:wysi_counter|counter_cell[2] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.900 ns) 0.900 ns com_controller:b2v_inst\|lpm_counter:fifo_rx_waddr_rtl_4\|alt_counter_f10ke:wysi_counter\|counter_cell\[2\] 2 REG LC3_J11 20 " "Info: 2: + IC(0.000 ns) + CELL(0.900 ns) = 0.900 ns; Loc. = LC3_J11; Fanout = 20; REG Node = 'com_controller:b2v_inst\|lpm_counter:fifo_rx_waddr_rtl_4\|alt_counter_f10ke:wysi_counter\|counter_cell\[2\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.900 ns" { com_controller:b2v_inst|lpm_counter:fifo_rx_waddr_rtl_4|alt_counter_f10ke:wysi_counter|counter_cell[2] com_controller:b2v_inst|lpm_counter:fifo_rx_waddr_rtl_4|alt_counter_f10ke:wysi_counter|counter_cell[2] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.900 ns ( 100.00 % ) " "Info: Total cell delay = 0.900 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.900 ns" { com_controller:b2v_inst|lpm_counter:fifo_rx_waddr_rtl_4|alt_counter_f10ke:wysi_counter|counter_cell[2] com_controller:b2v_inst|lpm_counter:fifo_rx_waddr_rtl_4|alt_counter_f10ke:wysi_counter|counter_cell[2] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "0.900 ns" { com_controller:b2v_inst|lpm_counter:fifo_rx_waddr_rtl_4|alt_counter_f10ke:wysi_counter|counter_cell[2] {} com_controller:b2v_inst|lpm_counter:fifo_rx_waddr_rtl_4|alt_counter_f10ke:wysi_counter|counter_cell[2] {} } { 0.000ns 0.000ns } { 0.000ns 0.900ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.700 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.700 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination I_CLK_DEV 20.833 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"I_CLK_DEV\" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source I_CLK_DEV 20.833 ns 0.000 ns  50 " "Info: Clock period of Source clock \"I_CLK_DEV\" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "I_CLK_DEV destination 2.800 ns + Longest register " "Info: + Longest clock path from clock \"I_CLK_DEV\" to destination register is 2.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.600 ns) 1.600 ns I_CLK_DEV 1 CLK PIN_91 219 " "Info: 1: + IC(0.000 ns) + CELL(1.600 ns) = 1.600 ns; Loc. = PIN_91; Fanout = 219; CLK Node = 'I_CLK_DEV'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { I_CLK_DEV } "NODE_NAME" } } { "pci_com_lpt_usb_eth.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_com_lpt_usb_eth.v" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.200 ns) + CELL(0.000 ns) 2.800 ns com_controller:b2v_inst\|lpm_counter:fifo_rx_waddr_rtl_4\|alt_counter_f10ke:wysi_counter\|counter_cell\[2\] 2 REG LC3_J11 20 " "Info: 2: + IC(1.200 ns) + CELL(0.000 ns) = 2.800 ns; Loc. = LC3_J11; Fanout = 20; REG Node = 'com_controller:b2v_inst\|lpm_counter:fifo_rx_waddr_rtl_4\|alt_counter_f10ke:wysi_counter\|counter_cell\[2\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.200 ns" { I_CLK_DEV com_controller:b2v_inst|lpm_counter:fifo_rx_waddr_rtl_4|alt_counter_f10ke:wysi_counter|counter_cell[2] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.600 ns ( 57.14 % ) " "Info: Total cell delay = 1.600 ns ( 57.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.200 ns ( 42.86 % ) " "Info: Total interconnect delay = 1.200 ns ( 42.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { I_CLK_DEV com_controller:b2v_inst|lpm_counter:fifo_rx_waddr_rtl_4|alt_counter_f10ke:wysi_counter|counter_cell[2] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.800 ns" { I_CLK_DEV {} I_CLK_DEV~out {} com_controller:b2v_inst|lpm_counter:fifo_rx_waddr_rtl_4|alt_counter_f10ke:wysi_counter|counter_cell[2] {} } { 0.000ns 0.000ns 1.200ns } { 0.000ns 1.600ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "I_CLK_DEV source 2.800 ns - Shortest register " "Info: - Shortest clock path from clock \"I_CLK_DEV\" to source register is 2.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.600 ns) 1.600 ns I_CLK_DEV 1 CLK PIN_91 219 " "Info: 1: + IC(0.000 ns) + CELL(1.600 ns) = 1.600 ns; Loc. = PIN_91; Fanout = 219; CLK Node = 'I_CLK_DEV'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { I_CLK_DEV } "NODE_NAME" } } { "pci_com_lpt_usb_eth.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_com_lpt_usb_eth.v" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.200 ns) + CELL(0.000 ns) 2.800 ns com_controller:b2v_inst\|lpm_counter:fifo_rx_waddr_rtl_4\|alt_counter_f10ke:wysi_counter\|counter_cell\[2\] 2 REG LC3_J11 20 " "Info: 2: + IC(1.200 ns) + CELL(0.000 ns) = 2.800 ns; Loc. = LC3_J11; Fanout = 20; REG Node = 'com_controller:b2v_inst\|lpm_counter:fifo_rx_waddr_rtl_4\|alt_counter_f10ke:wysi_counter\|counter_cell\[2\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.200 ns" { I_CLK_DEV com_controller:b2v_inst|lpm_counter:fifo_rx_waddr_rtl_4|alt_counter_f10ke:wysi_counter|counter_cell[2] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.600 ns ( 57.14 % ) " "Info: Total cell delay = 1.600 ns ( 57.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.200 ns ( 42.86 % ) " "Info: Total interconnect delay = 1.200 ns ( 42.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { I_CLK_DEV com_controller:b2v_inst|lpm_counter:fifo_rx_waddr_rtl_4|alt_counter_f10ke:wysi_counter|counter_cell[2] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.800 ns" { I_CLK_DEV {} I_CLK_DEV~out {} com_controller:b2v_inst|lpm_counter:fifo_rx_waddr_rtl_4|alt_counter_f10ke:wysi_counter|counter_cell[2] {} } { 0.000ns 0.000ns 1.200ns } { 0.000ns 1.600ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { I_CLK_DEV com_controller:b2v_inst|lpm_counter:fifo_rx_waddr_rtl_4|alt_counter_f10ke:wysi_counter|counter_cell[2] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.800 ns" { I_CLK_DEV {} I_CLK_DEV~out {} com_controller:b2v_inst|lpm_counter:fifo_rx_waddr_rtl_4|alt_counter_f10ke:wysi_counter|counter_cell[2] {} } { 0.000ns 0.000ns 1.200ns } { 0.000ns 1.600ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.800 ns - " "Info: - Micro clock to output delay of source is 0.800 ns" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "1.500 ns + " "Info: + Micro hold delay of destination is 1.500 ns" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { I_CLK_DEV com_controller:b2v_inst|lpm_counter:fifo_rx_waddr_rtl_4|alt_counter_f10ke:wysi_counter|counter_cell[2] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.800 ns" { I_CLK_DEV {} I_CLK_DEV~out {} com_controller:b2v_inst|lpm_counter:fifo_rx_waddr_rtl_4|alt_counter_f10ke:wysi_counter|counter_cell[2] {} } { 0.000ns 0.000ns 1.200ns } { 0.000ns 1.600ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.900 ns" { com_controller:b2v_inst|lpm_counter:fifo_rx_waddr_rtl_4|alt_counter_f10ke:wysi_counter|counter_cell[2] com_controller:b2v_inst|lpm_counter:fifo_rx_waddr_rtl_4|alt_counter_f10ke:wysi_counter|counter_cell[2] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "0.900 ns" { com_controller:b2v_inst|lpm_counter:fifo_rx_waddr_rtl_4|alt_counter_f10ke:wysi_counter|counter_cell[2] {} com_controller:b2v_inst|lpm_counter:fifo_rx_waddr_rtl_4|alt_counter_f10ke:wysi_counter|counter_cell[2] {} } { 0.000ns 0.000ns } { 0.000ns 0.900ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { I_CLK_DEV com_controller:b2v_inst|lpm_counter:fifo_rx_waddr_rtl_4|alt_counter_f10ke:wysi_counter|counter_cell[2] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.800 ns" { I_CLK_DEV {} I_CLK_DEV~out {} com_controller:b2v_inst|lpm_counter:fifo_rx_waddr_rtl_4|alt_counter_f10ke:wysi_counter|counter_cell[2] {} } { 0.000ns 0.000ns 1.200ns } { 0.000ns 1.600ns 0.000ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "I_CLK register com_controller:b2v_inst\|lpm_counter:fifo_rx_raddr_rtl_5\|alt_counter_f10ke:wysi_counter\|counter_cell\[0\] register com_controller:b2v_inst\|lpm_counter:fifo_rx_raddr_rtl_5\|alt_counter_f10ke:wysi_counter\|counter_cell\[0\] 200 ps " "Info: Minimum slack time is 200 ps for clock \"I_CLK\" between source register \"com_controller:b2v_inst\|lpm_counter:fifo_rx_raddr_rtl_5\|alt_counter_f10ke:wysi_counter\|counter_cell\[0\]\" and destination register \"com_controller:b2v_inst\|lpm_counter:fifo_rx_raddr_rtl_5\|alt_counter_f10ke:wysi_counter\|counter_cell\[0\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.900 ns + Shortest register register " "Info: + Shortest register to register delay is 0.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns com_controller:b2v_inst\|lpm_counter:fifo_rx_raddr_rtl_5\|alt_counter_f10ke:wysi_counter\|counter_cell\[0\] 1 REG LC1_W12 34 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC1_W12; Fanout = 34; REG Node = 'com_controller:b2v_inst\|lpm_counter:fifo_rx_raddr_rtl_5\|alt_counter_f10ke:wysi_counter\|counter_cell\[0\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { com_controller:b2v_inst|lpm_counter:fifo_rx_raddr_rtl_5|alt_counter_f10ke:wysi_counter|counter_cell[0] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.900 ns) 0.900 ns com_controller:b2v_inst\|lpm_counter:fifo_rx_raddr_rtl_5\|alt_counter_f10ke:wysi_counter\|counter_cell\[0\] 2 REG LC1_W12 34 " "Info: 2: + IC(0.000 ns) + CELL(0.900 ns) = 0.900 ns; Loc. = LC1_W12; Fanout = 34; REG Node = 'com_controller:b2v_inst\|lpm_counter:fifo_rx_raddr_rtl_5\|alt_counter_f10ke:wysi_counter\|counter_cell\[0\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.900 ns" { com_controller:b2v_inst|lpm_counter:fifo_rx_raddr_rtl_5|alt_counter_f10ke:wysi_counter|counter_cell[0] com_controller:b2v_inst|lpm_counter:fifo_rx_raddr_rtl_5|alt_counter_f10ke:wysi_counter|counter_cell[0] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.900 ns ( 100.00 % ) " "Info: Total cell delay = 0.900 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.900 ns" { com_controller:b2v_inst|lpm_counter:fifo_rx_raddr_rtl_5|alt_counter_f10ke:wysi_counter|counter_cell[0] com_controller:b2v_inst|lpm_counter:fifo_rx_raddr_rtl_5|alt_counter_f10ke:wysi_counter|counter_cell[0] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "0.900 ns" { com_controller:b2v_inst|lpm_counter:fifo_rx_raddr_rtl_5|alt_counter_f10ke:wysi_counter|counter_cell[0] {} com_controller:b2v_inst|lpm_counter:fifo_rx_raddr_rtl_5|alt_counter_f10ke:wysi_counter|counter_cell[0] {} } { 0.000ns 0.000ns } { 0.000ns 0.900ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.700 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.700 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination I_CLK 30.303 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"I_CLK\" is 30.303 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source I_CLK 30.303 ns 0.000 ns  50 " "Info: Clock period of Source clock \"I_CLK\" is 30.303 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "I_CLK destination 2.800 ns + Longest register " "Info: + Longest clock path from clock \"I_CLK\" to destination register is 2.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.600 ns) 1.600 ns I_CLK 1 CLK PIN_211 336 " "Info: 1: + IC(0.000 ns) + CELL(1.600 ns) = 1.600 ns; Loc. = PIN_211; Fanout = 336; CLK Node = 'I_CLK'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { I_CLK } "NODE_NAME" } } { "pci_com_lpt_usb_eth.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_com_lpt_usb_eth.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.200 ns) + CELL(0.000 ns) 2.800 ns com_controller:b2v_inst\|lpm_counter:fifo_rx_raddr_rtl_5\|alt_counter_f10ke:wysi_counter\|counter_cell\[0\] 2 REG LC1_W12 34 " "Info: 2: + IC(1.200 ns) + CELL(0.000 ns) = 2.800 ns; Loc. = LC1_W12; Fanout = 34; REG Node = 'com_controller:b2v_inst\|lpm_counter:fifo_rx_raddr_rtl_5\|alt_counter_f10ke:wysi_counter\|counter_cell\[0\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.200 ns" { I_CLK com_controller:b2v_inst|lpm_counter:fifo_rx_raddr_rtl_5|alt_counter_f10ke:wysi_counter|counter_cell[0] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.600 ns ( 57.14 % ) " "Info: Total cell delay = 1.600 ns ( 57.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.200 ns ( 42.86 % ) " "Info: Total interconnect delay = 1.200 ns ( 42.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { I_CLK com_controller:b2v_inst|lpm_counter:fifo_rx_raddr_rtl_5|alt_counter_f10ke:wysi_counter|counter_cell[0] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.800 ns" { I_CLK {} I_CLK~out {} com_controller:b2v_inst|lpm_counter:fifo_rx_raddr_rtl_5|alt_counter_f10ke:wysi_counter|counter_cell[0] {} } { 0.000ns 0.000ns 1.200ns } { 0.000ns 1.600ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "I_CLK source 2.800 ns - Shortest register " "Info: - Shortest clock path from clock \"I_CLK\" to source register is 2.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.600 ns) 1.600 ns I_CLK 1 CLK PIN_211 336 " "Info: 1: + IC(0.000 ns) + CELL(1.600 ns) = 1.600 ns; Loc. = PIN_211; Fanout = 336; CLK Node = 'I_CLK'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { I_CLK } "NODE_NAME" } } { "pci_com_lpt_usb_eth.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_com_lpt_usb_eth.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.200 ns) + CELL(0.000 ns) 2.800 ns com_controller:b2v_inst\|lpm_counter:fifo_rx_raddr_rtl_5\|alt_counter_f10ke:wysi_counter\|counter_cell\[0\] 2 REG LC1_W12 34 " "Info: 2: + IC(1.200 ns) + CELL(0.000 ns) = 2.800 ns; Loc. = LC1_W12; Fanout = 34; REG Node = 'com_controller:b2v_inst\|lpm_counter:fifo_rx_raddr_rtl_5\|alt_counter_f10ke:wysi_counter\|counter_cell\[0\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.200 ns" { I_CLK com_controller:b2v_inst|lpm_counter:fifo_rx_raddr_rtl_5|alt_counter_f10ke:wysi_counter|counter_cell[0] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.600 ns ( 57.14 % ) " "Info: Total cell delay = 1.600 ns ( 57.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.200 ns ( 42.86 % ) " "Info: Total interconnect delay = 1.200 ns ( 42.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { I_CLK com_controller:b2v_inst|lpm_counter:fifo_rx_raddr_rtl_5|alt_counter_f10ke:wysi_counter|counter_cell[0] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.800 ns" { I_CLK {} I_CLK~out {} com_controller:b2v_inst|lpm_counter:fifo_rx_raddr_rtl_5|alt_counter_f10ke:wysi_counter|counter_cell[0] {} } { 0.000ns 0.000ns 1.200ns } { 0.000ns 1.600ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { I_CLK com_controller:b2v_inst|lpm_counter:fifo_rx_raddr_rtl_5|alt_counter_f10ke:wysi_counter|counter_cell[0] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.800 ns" { I_CLK {} I_CLK~out {} com_controller:b2v_inst|lpm_counter:fifo_rx_raddr_rtl_5|alt_counter_f10ke:wysi_counter|counter_cell[0] {} } { 0.000ns 0.000ns 1.200ns } { 0.000ns 1.600ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.800 ns - " "Info: - Micro clock to output delay of source is 0.800 ns" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "1.500 ns + " "Info: + Micro hold delay of destination is 1.500 ns" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { I_CLK com_controller:b2v_inst|lpm_counter:fifo_rx_raddr_rtl_5|alt_counter_f10ke:wysi_counter|counter_cell[0] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.800 ns" { I_CLK {} I_CLK~out {} com_controller:b2v_inst|lpm_counter:fifo_rx_raddr_rtl_5|alt_counter_f10ke:wysi_counter|counter_cell[0] {} } { 0.000ns 0.000ns 1.200ns } { 0.000ns 1.600ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.900 ns" { com_controller:b2v_inst|lpm_counter:fifo_rx_raddr_rtl_5|alt_counter_f10ke:wysi_counter|counter_cell[0] com_controller:b2v_inst|lpm_counter:fifo_rx_raddr_rtl_5|alt_counter_f10ke:wysi_counter|counter_cell[0] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "0.900 ns" { com_controller:b2v_inst|lpm_counter:fifo_rx_raddr_rtl_5|alt_counter_f10ke:wysi_counter|counter_cell[0] {} com_controller:b2v_inst|lpm_counter:fifo_rx_raddr_rtl_5|alt_counter_f10ke:wysi_counter|counter_cell[0] {} } { 0.000ns 0.000ns } { 0.000ns 0.900ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { I_CLK com_controller:b2v_inst|lpm_counter:fifo_rx_raddr_rtl_5|alt_counter_f10ke:wysi_counter|counter_cell[0] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.800 ns" { I_CLK {} I_CLK~out {} com_controller:b2v_inst|lpm_counter:fifo_rx_raddr_rtl_5|alt_counter_f10ke:wysi_counter|counter_cell[0] {} } { 0.000ns 0.000ns 1.200ns } { 0.000ns 1.600ns 0.000ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "pci_controller:b2v_inst1\|ST.ST_IDLE IO_AD\[23\] I_CLK 31.600 ns register " "Info: tsu for register \"pci_controller:b2v_inst1\|ST.ST_IDLE\" (data pin = \"IO_AD\[23\]\", clock pin = \"I_CLK\") is 31.600 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "33.700 ns + Longest pin register " "Info: + Longest pin to register delay is 33.700 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns IO_AD\[23\] 1 PIN PIN_6 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_6; Fanout = 1; PIN Node = 'IO_AD\[23\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IO_AD[23] } "NODE_NAME" } } { "pci_com_lpt_usb_eth.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_com_lpt_usb_eth.v" 67 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns IO_AD\[23\]~8 2 COMB IOC_6 10 " "Info: 2: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = IOC_6; Fanout = 10; COMB Node = 'IO_AD\[23\]~8'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { IO_AD[23] IO_AD[23]~8 } "NODE_NAME" } } { "pci_com_lpt_usb_eth.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_com_lpt_usb_eth.v" 67 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(10.700 ns) + CELL(2.000 ns) 15.600 ns pci_controller:b2v_inst1\|Equal9~8 3 COMB LC7_O26 1 " "Info: 3: + IC(10.700 ns) + CELL(2.000 ns) = 15.600 ns; Loc. = LC7_O26; Fanout = 1; COMB Node = 'pci_controller:b2v_inst1\|Equal9~8'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "12.700 ns" { IO_AD[23]~8 pci_controller:b2v_inst1|Equal9~8 } "NODE_NAME" } } { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 318 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.800 ns) + CELL(1.200 ns) 18.600 ns pci_controller:b2v_inst1\|always3~232 4 COMB LC6_O24 1 " "Info: 4: + IC(1.800 ns) + CELL(1.200 ns) = 18.600 ns; Loc. = LC6_O24; Fanout = 1; COMB Node = 'pci_controller:b2v_inst1\|always3~232'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.000 ns" { pci_controller:b2v_inst1|Equal9~8 pci_controller:b2v_inst1|always3~232 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 20.600 ns pci_controller:b2v_inst1\|always3~148 5 COMB LC7_O24 1 " "Info: 5: + IC(0.000 ns) + CELL(2.000 ns) = 20.600 ns; Loc. = LC7_O24; Fanout = 1; COMB Node = 'pci_controller:b2v_inst1\|always3~148'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.000 ns" { pci_controller:b2v_inst1|always3~232 pci_controller:b2v_inst1|always3~148 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(2.000 ns) 22.800 ns pci_controller:b2v_inst1\|always3~57 6 COMB LC5_O24 1 " "Info: 6: + IC(0.200 ns) + CELL(2.000 ns) = 22.800 ns; Loc. = LC5_O24; Fanout = 1; COMB Node = 'pci_controller:b2v_inst1\|always3~57'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.200 ns" { pci_controller:b2v_inst1|always3~148 pci_controller:b2v_inst1|always3~57 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.800 ns) + CELL(1.200 ns) 26.800 ns pci_controller:b2v_inst1\|always3~191 7 COMB LC2_O28 1 " "Info: 7: + IC(2.800 ns) + CELL(1.200 ns) = 26.800 ns; Loc. = LC2_O28; Fanout = 1; COMB Node = 'pci_controller:b2v_inst1\|always3~191'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.000 ns" { pci_controller:b2v_inst1|always3~57 pci_controller:b2v_inst1|always3~191 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 28.800 ns pci_controller:b2v_inst1\|always3~135 8 COMB LC3_O28 2 " "Info: 8: + IC(0.000 ns) + CELL(2.000 ns) = 28.800 ns; Loc. = LC3_O28; Fanout = 2; COMB Node = 'pci_controller:b2v_inst1\|always3~135'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.000 ns" { pci_controller:b2v_inst1|always3~191 pci_controller:b2v_inst1|always3~135 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.500 ns) + CELL(2.000 ns) 32.300 ns pci_controller:b2v_inst1\|Selector32~6 9 COMB LC3_O27 1 " "Info: 9: + IC(1.500 ns) + CELL(2.000 ns) = 32.300 ns; Loc. = LC3_O27; Fanout = 1; COMB Node = 'pci_controller:b2v_inst1\|Selector32~6'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.500 ns" { pci_controller:b2v_inst1|always3~135 pci_controller:b2v_inst1|Selector32~6 } "NODE_NAME" } } { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 314 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(1.200 ns) 33.700 ns pci_controller:b2v_inst1\|ST.ST_IDLE 10 REG LC8_O27 3 " "Info: 10: + IC(0.200 ns) + CELL(1.200 ns) = 33.700 ns; Loc. = LC8_O27; Fanout = 3; REG Node = 'pci_controller:b2v_inst1\|ST.ST_IDLE'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.400 ns" { pci_controller:b2v_inst1|Selector32~6 pci_controller:b2v_inst1|ST.ST_IDLE } "NODE_NAME" } } { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "16.500 ns ( 48.96 % ) " "Info: Total cell delay = 16.500 ns ( 48.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "17.200 ns ( 51.04 % ) " "Info: Total interconnect delay = 17.200 ns ( 51.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "33.700 ns" { IO_AD[23] IO_AD[23]~8 pci_controller:b2v_inst1|Equal9~8 pci_controller:b2v_inst1|always3~232 pci_controller:b2v_inst1|always3~148 pci_controller:b2v_inst1|always3~57 pci_controller:b2v_inst1|always3~191 pci_controller:b2v_inst1|always3~135 pci_controller:b2v_inst1|Selector32~6 pci_controller:b2v_inst1|ST.ST_IDLE } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "33.700 ns" { IO_AD[23] {} IO_AD[23]~8 {} pci_controller:b2v_inst1|Equal9~8 {} pci_controller:b2v_inst1|always3~232 {} pci_controller:b2v_inst1|always3~148 {} pci_controller:b2v_inst1|always3~57 {} pci_controller:b2v_inst1|always3~191 {} pci_controller:b2v_inst1|always3~135 {} pci_controller:b2v_inst1|Selector32~6 {} pci_controller:b2v_inst1|ST.ST_IDLE {} } { 0.000ns 0.000ns 10.700ns 1.800ns 0.000ns 0.200ns 2.800ns 0.000ns 1.500ns 0.200ns } { 0.000ns 2.900ns 2.000ns 1.200ns 2.000ns 2.000ns 1.200ns 2.000ns 2.000ns 1.200ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.700 ns + " "Info: + Micro setup delay of destination is 0.700 ns" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 131 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "I_CLK destination 2.800 ns - Shortest register " "Info: - Shortest clock path from clock \"I_CLK\" to destination register is 2.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.600 ns) 1.600 ns I_CLK 1 CLK PIN_211 336 " "Info: 1: + IC(0.000 ns) + CELL(1.600 ns) = 1.600 ns; Loc. = PIN_211; Fanout = 336; CLK Node = 'I_CLK'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { I_CLK } "NODE_NAME" } } { "pci_com_lpt_usb_eth.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_com_lpt_usb_eth.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.200 ns) + CELL(0.000 ns) 2.800 ns pci_controller:b2v_inst1\|ST.ST_IDLE 2 REG LC8_O27 3 " "Info: 2: + IC(1.200 ns) + CELL(0.000 ns) = 2.800 ns; Loc. = LC8_O27; Fanout = 3; REG Node = 'pci_controller:b2v_inst1\|ST.ST_IDLE'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.200 ns" { I_CLK pci_controller:b2v_inst1|ST.ST_IDLE } "NODE_NAME" } } { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.600 ns ( 57.14 % ) " "Info: Total cell delay = 1.600 ns ( 57.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.200 ns ( 42.86 % ) " "Info: Total interconnect delay = 1.200 ns ( 42.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { I_CLK pci_controller:b2v_inst1|ST.ST_IDLE } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.800 ns" { I_CLK {} I_CLK~out {} pci_controller:b2v_inst1|ST.ST_IDLE {} } { 0.000ns 0.000ns 1.200ns } { 0.000ns 1.600ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "33.700 ns" { IO_AD[23] IO_AD[23]~8 pci_controller:b2v_inst1|Equal9~8 pci_controller:b2v_inst1|always3~232 pci_controller:b2v_inst1|always3~148 pci_controller:b2v_inst1|always3~57 pci_controller:b2v_inst1|always3~191 pci_controller:b2v_inst1|always3~135 pci_controller:b2v_inst1|Selector32~6 pci_controller:b2v_inst1|ST.ST_IDLE } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "33.700 ns" { IO_AD[23] {} IO_AD[23]~8 {} pci_controller:b2v_inst1|Equal9~8 {} pci_controller:b2v_inst1|always3~232 {} pci_controller:b2v_inst1|always3~148 {} pci_controller:b2v_inst1|always3~57 {} pci_controller:b2v_inst1|always3~191 {} pci_controller:b2v_inst1|always3~135 {} pci_controller:b2v_inst1|Selector32~6 {} pci_controller:b2v_inst1|ST.ST_IDLE {} } { 0.000ns 0.000ns 10.700ns 1.800ns 0.000ns 0.200ns 2.800ns 0.000ns 1.500ns 0.200ns } { 0.000ns 2.900ns 2.000ns 1.200ns 2.000ns 2.000ns 1.200ns 2.000ns 2.000ns 1.200ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { I_CLK pci_controller:b2v_inst1|ST.ST_IDLE } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.800 ns" { I_CLK {} I_CLK~out {} pci_controller:b2v_inst1|ST.ST_IDLE {} } { 0.000ns 0.000ns 1.200ns } { 0.000ns 1.600ns 0.000ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "I_CLK O_INT com_controller:b2v_inst\|fifo_tx_empty_iflag 33.000 ns register " "Info: tco from clock \"I_CLK\" to destination pin \"O_INT\" through register \"com_controller:b2v_inst\|fifo_tx_empty_iflag\" is 33.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "I_CLK source 15.300 ns + Longest register " "Info: + Longest clock path from clock \"I_CLK\" to source register is 15.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.600 ns) 1.600 ns I_CLK 1 CLK PIN_211 336 " "Info: 1: + IC(0.000 ns) + CELL(1.600 ns) = 1.600 ns; Loc. = PIN_211; Fanout = 336; CLK Node = 'I_CLK'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { I_CLK } "NODE_NAME" } } { "pci_com_lpt_usb_eth.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_com_lpt_usb_eth.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.200 ns) + CELL(0.800 ns) 3.600 ns com_controller:b2v_inst\|lpm_counter:fifo_tx_waddr_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[0\] 2 REG LC1_L46 12 " "Info: 2: + IC(1.200 ns) + CELL(0.800 ns) = 3.600 ns; Loc. = LC1_L46; Fanout = 12; REG Node = 'com_controller:b2v_inst\|lpm_counter:fifo_tx_waddr_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[0\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.000 ns" { I_CLK com_controller:b2v_inst|lpm_counter:fifo_tx_waddr_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[0] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.000 ns) + CELL(1.200 ns) 8.800 ns com_controller:b2v_inst\|Equal0~9 3 COMB LC2_S46 1 " "Info: 3: + IC(4.000 ns) + CELL(1.200 ns) = 8.800 ns; Loc. = LC2_S46; Fanout = 1; COMB Node = 'com_controller:b2v_inst\|Equal0~9'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.200 ns" { com_controller:b2v_inst|lpm_counter:fifo_tx_waddr_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[0] com_controller:b2v_inst|Equal0~9 } "NODE_NAME" } } { "com_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/com_controller.v" 168 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 10.800 ns com_controller:b2v_inst\|Equal0~6 4 COMB LC3_S46 8 " "Info: 4: + IC(0.000 ns) + CELL(2.000 ns) = 10.800 ns; Loc. = LC3_S46; Fanout = 8; COMB Node = 'com_controller:b2v_inst\|Equal0~6'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.000 ns" { com_controller:b2v_inst|Equal0~9 com_controller:b2v_inst|Equal0~6 } "NODE_NAME" } } { "com_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/com_controller.v" 168 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.500 ns) + CELL(0.000 ns) 15.300 ns com_controller:b2v_inst\|fifo_tx_empty_iflag 5 REG LC2_W21 1 " "Info: 5: + IC(4.500 ns) + CELL(0.000 ns) = 15.300 ns; Loc. = LC2_W21; Fanout = 1; REG Node = 'com_controller:b2v_inst\|fifo_tx_empty_iflag'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.500 ns" { com_controller:b2v_inst|Equal0~6 com_controller:b2v_inst|fifo_tx_empty_iflag } "NODE_NAME" } } { "com_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/com_controller.v" 114 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.600 ns ( 36.60 % ) " "Info: Total cell delay = 5.600 ns ( 36.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.700 ns ( 63.40 % ) " "Info: Total interconnect delay = 9.700 ns ( 63.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "15.300 ns" { I_CLK com_controller:b2v_inst|lpm_counter:fifo_tx_waddr_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[0] com_controller:b2v_inst|Equal0~9 com_controller:b2v_inst|Equal0~6 com_controller:b2v_inst|fifo_tx_empty_iflag } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "15.300 ns" { I_CLK {} I_CLK~out {} com_controller:b2v_inst|lpm_counter:fifo_tx_waddr_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[0] {} com_controller:b2v_inst|Equal0~9 {} com_controller:b2v_inst|Equal0~6 {} com_controller:b2v_inst|fifo_tx_empty_iflag {} } { 0.000ns 0.000ns 1.200ns 4.000ns 0.000ns 4.500ns } { 0.000ns 1.600ns 0.800ns 1.200ns 2.000ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.800 ns + " "Info: + Micro clock to output delay of source is 0.800 ns" {  } { { "com_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/com_controller.v" 114 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "16.900 ns + Longest register pin " "Info: + Longest register to pin delay is 16.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns com_controller:b2v_inst\|fifo_tx_empty_iflag 1 REG LC2_W21 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC2_W21; Fanout = 1; REG Node = 'com_controller:b2v_inst\|fifo_tx_empty_iflag'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { com_controller:b2v_inst|fifo_tx_empty_iflag } "NODE_NAME" } } { "com_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/com_controller.v" 114 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(2.000 ns) 2.200 ns com_controller:b2v_inst\|O_INTX~8 2 COMB LC1_W21 3 " "Info: 2: + IC(0.200 ns) + CELL(2.000 ns) = 2.200 ns; Loc. = LC1_W21; Fanout = 3; COMB Node = 'com_controller:b2v_inst\|O_INTX~8'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.200 ns" { com_controller:b2v_inst|fifo_tx_empty_iflag com_controller:b2v_inst|O_INTX~8 } "NODE_NAME" } } { "com_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/com_controller.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.600 ns) + CELL(2.000 ns) 9.800 ns com_controller:b2v_inst\|O_INTX~6 3 COMB LC7_L35 1 " "Info: 3: + IC(5.600 ns) + CELL(2.000 ns) = 9.800 ns; Loc. = LC7_L35; Fanout = 1; COMB Node = 'com_controller:b2v_inst\|O_INTX~6'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.600 ns" { com_controller:b2v_inst|O_INTX~8 com_controller:b2v_inst|O_INTX~6 } "NODE_NAME" } } { "com_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/com_controller.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.500 ns) + CELL(4.600 ns) 16.900 ns O_INT 4 PIN PIN_220 0 " "Info: 4: + IC(2.500 ns) + CELL(4.600 ns) = 16.900 ns; Loc. = PIN_220; Fanout = 0; PIN Node = 'O_INT'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.100 ns" { com_controller:b2v_inst|O_INTX~6 O_INT } "NODE_NAME" } } { "pci_com_lpt_usb_eth.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_com_lpt_usb_eth.v" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.600 ns ( 50.89 % ) " "Info: Total cell delay = 8.600 ns ( 50.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.300 ns ( 49.11 % ) " "Info: Total interconnect delay = 8.300 ns ( 49.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "16.900 ns" { com_controller:b2v_inst|fifo_tx_empty_iflag com_controller:b2v_inst|O_INTX~8 com_controller:b2v_inst|O_INTX~6 O_INT } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "16.900 ns" { com_controller:b2v_inst|fifo_tx_empty_iflag {} com_controller:b2v_inst|O_INTX~8 {} com_controller:b2v_inst|O_INTX~6 {} O_INT {} } { 0.000ns 0.200ns 5.600ns 2.500ns } { 0.000ns 2.000ns 2.000ns 4.600ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "15.300 ns" { I_CLK com_controller:b2v_inst|lpm_counter:fifo_tx_waddr_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[0] com_controller:b2v_inst|Equal0~9 com_controller:b2v_inst|Equal0~6 com_controller:b2v_inst|fifo_tx_empty_iflag } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "15.300 ns" { I_CLK {} I_CLK~out {} com_controller:b2v_inst|lpm_counter:fifo_tx_waddr_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[0] {} com_controller:b2v_inst|Equal0~9 {} com_controller:b2v_inst|Equal0~6 {} com_controller:b2v_inst|fifo_tx_empty_iflag {} } { 0.000ns 0.000ns 1.200ns 4.000ns 0.000ns 4.500ns } { 0.000ns 1.600ns 0.800ns 1.200ns 2.000ns 0.000ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "16.900 ns" { com_controller:b2v_inst|fifo_tx_empty_iflag com_controller:b2v_inst|O_INTX~8 com_controller:b2v_inst|O_INTX~6 O_INT } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "16.900 ns" { com_controller:b2v_inst|fifo_tx_empty_iflag {} com_controller:b2v_inst|O_INTX~8 {} com_controller:b2v_inst|O_INTX~6 {} O_INT {} } { 0.000ns 0.200ns 5.600ns 2.500ns } { 0.000ns 2.000ns 2.000ns 4.600ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "pci_controller:b2v_inst1\|BAR_0_DEV1\[11\] IO_AD\[11\] I_CLK -3.600 ns register " "Info: th for register \"pci_controller:b2v_inst1\|BAR_0_DEV1\[11\]\" (data pin = \"IO_AD\[11\]\", clock pin = \"I_CLK\") is -3.600 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "I_CLK destination 2.800 ns + Longest register " "Info: + Longest clock path from clock \"I_CLK\" to destination register is 2.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.600 ns) 1.600 ns I_CLK 1 CLK PIN_211 336 " "Info: 1: + IC(0.000 ns) + CELL(1.600 ns) = 1.600 ns; Loc. = PIN_211; Fanout = 336; CLK Node = 'I_CLK'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { I_CLK } "NODE_NAME" } } { "pci_com_lpt_usb_eth.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_com_lpt_usb_eth.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.200 ns) + CELL(0.000 ns) 2.800 ns pci_controller:b2v_inst1\|BAR_0_DEV1\[11\] 2 REG LC1_O38 4 " "Info: 2: + IC(1.200 ns) + CELL(0.000 ns) = 2.800 ns; Loc. = LC1_O38; Fanout = 4; REG Node = 'pci_controller:b2v_inst1\|BAR_0_DEV1\[11\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.200 ns" { I_CLK pci_controller:b2v_inst1|BAR_0_DEV1[11] } "NODE_NAME" } } { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 388 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.600 ns ( 57.14 % ) " "Info: Total cell delay = 1.600 ns ( 57.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.200 ns ( 42.86 % ) " "Info: Total interconnect delay = 1.200 ns ( 42.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { I_CLK pci_controller:b2v_inst1|BAR_0_DEV1[11] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.800 ns" { I_CLK {} I_CLK~out {} pci_controller:b2v_inst1|BAR_0_DEV1[11] {} } { 0.000ns 0.000ns 1.200ns } { 0.000ns 1.600ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "1.500 ns + " "Info: + Micro hold delay of destination is 1.500 ns" {  } { { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 388 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.900 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns IO_AD\[11\] 1 PIN PIN_38 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_38; Fanout = 1; PIN Node = 'IO_AD\[11\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IO_AD[11] } "NODE_NAME" } } { "pci_com_lpt_usb_eth.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_com_lpt_usb_eth.v" 67 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns IO_AD\[11\]~20 2 COMB IOC_38 9 " "Info: 2: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = IOC_38; Fanout = 9; COMB Node = 'IO_AD\[11\]~20'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { IO_AD[11] IO_AD[11]~20 } "NODE_NAME" } } { "pci_com_lpt_usb_eth.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_com_lpt_usb_eth.v" 67 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.800 ns) + CELL(1.200 ns) 7.900 ns pci_controller:b2v_inst1\|BAR_0_DEV1\[11\] 3 REG LC1_O38 4 " "Info: 3: + IC(3.800 ns) + CELL(1.200 ns) = 7.900 ns; Loc. = LC1_O38; Fanout = 4; REG Node = 'pci_controller:b2v_inst1\|BAR_0_DEV1\[11\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.000 ns" { IO_AD[11]~20 pci_controller:b2v_inst1|BAR_0_DEV1[11] } "NODE_NAME" } } { "pci_controller.v" "" { Text "C:/altera/90sp1/quartus/pci_com_lpt_usb_eth/pci_controller.v" 388 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.100 ns ( 51.90 % ) " "Info: Total cell delay = 4.100 ns ( 51.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.800 ns ( 48.10 % ) " "Info: Total interconnect delay = 3.800 ns ( 48.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.900 ns" { IO_AD[11] IO_AD[11]~20 pci_controller:b2v_inst1|BAR_0_DEV1[11] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "7.900 ns" { IO_AD[11] {} IO_AD[11]~20 {} pci_controller:b2v_inst1|BAR_0_DEV1[11] {} } { 0.000ns 0.000ns 3.800ns } { 0.000ns 2.900ns 1.200ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { I_CLK pci_controller:b2v_inst1|BAR_0_DEV1[11] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.800 ns" { I_CLK {} I_CLK~out {} pci_controller:b2v_inst1|BAR_0_DEV1[11] {} } { 0.000ns 0.000ns 1.200ns } { 0.000ns 1.600ns 0.000ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.900 ns" { IO_AD[11] IO_AD[11]~20 pci_controller:b2v_inst1|BAR_0_DEV1[11] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "7.900 ns" { IO_AD[11] {} IO_AD[11]~20 {} pci_controller:b2v_inst1|BAR_0_DEV1[11] {} } { 0.000ns 0.000ns 3.800ns } { 0.000ns 2.900ns 1.200ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITAN_REQUIREMENTS_MET_SLOW" "" "Info: All timing requirements were met for slow timing model timing analysis. See Report window for more details." {  } {  } 0 0 "All timing requirements were met for slow timing model timing analysis. See Report window for more details." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "174 " "Info: Peak virtual memory: 174 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 16 05:46:25 2018 " "Info: Processing ended: Tue Oct 16 05:46:25 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 429 s " "Info: Quartus II Full Compilation was successful. 0 errors, 429 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
