/**
 *
 * @file ADC_RegisterDefines_SPC.h
 * @copyright
 * @verbatim InDeviceMex 2020 @endverbatim
 *
 * @par Responsibility
 * @verbatim InDeviceMex Developers @endverbatim
 *
 * @version
 * @verbatim 1.0 @endverbatim
 *
 * @date
 * @verbatim 14 nov. 2020 @endverbatim
 *
 * @author
 * @verbatim vyldram @endverbatim
 *
 * @par Change History
 * @verbatim
 * Date           Author     Version     Description
 * 14 nov. 2020     vyldram    1.0         initial Version@endverbatim
 */

#ifndef XDRIVER_MCU_ADC_PERIPHERAL_REGISTER_REGISTERDEFINES_XHEADER_ADC_REGISTERDEFINES_SPC_H_
#define XDRIVER_MCU_ADC_PERIPHERAL_REGISTER_REGISTERDEFINES_XHEADER_ADC_REGISTERDEFINES_SPC_H_

#include <xUtils/Standard/Standard.h>

/******************************************************************************************
************************************ 10 SSPRI *********************************************
******************************************************************************************/
/*--------*/
#define ADC_SPC_R_PHASE_MASK    ((uint32_t) 0x0000000FUL)
#define ADC_SPC_R_PHASE_BIT    ((uint32_t) 0UL)
#define ADC_SPC_R_PHASE_0    ((uint32_t) 0x00000000UL)
#define ADC_SPC_R_PHASE_22_5    ((uint32_t) 0x00000001UL)
#define ADC_SPC_R_PHASE_45    ((uint32_t) 0x00000002UL)
#define ADC_SPC_R_PHASE_67_5    ((uint32_t) 0x00000003UL)
#define ADC_SPC_R_PHASE_90    ((uint32_t) 0x00000004UL)
#define ADC_SPC_R_PHASE_112_5    ((uint32_t) 0x00000005UL)
#define ADC_SPC_R_PHASE_135    ((uint32_t) 0x00000006UL)
#define ADC_SPC_R_PHASE_157_5    ((uint32_t) 0x00000007UL)
#define ADC_SPC_R_PHASE_180    ((uint32_t) 0x00000008UL)
#define ADC_SPC_R_PHASE_202_5    ((uint32_t) 0x00000009UL)
#define ADC_SPC_R_PHASE_225    ((uint32_t) 0x0000000AUL)
#define ADC_SPC_R_PHASE_247_5    ((uint32_t) 0x0000000BUL)
#define ADC_SPC_R_PHASE_270    ((uint32_t) 0x0000000CUL)
#define ADC_SPC_R_PHASE_292_5    ((uint32_t) 0x0000000DUL)
#define ADC_SPC_R_PHASE_315    ((uint32_t) 0x0000000EUL)
#define ADC_SPC_R_PHASE_337_5    ((uint32_t) 0x0000000FUL)

#define ADC_SPC_PHASE_MASK    ((uint32_t) 0x0000000FUL)
#define ADC_SPC_PHASE_0    ((uint32_t) 0x00000000UL)
#define ADC_SPC_PHASE_22_5    ((uint32_t) 0x00000001UL)
#define ADC_SPC_PHASE_45    ((uint32_t) 0x00000002UL)
#define ADC_SPC_PHASE_67_5    ((uint32_t) 0x00000003UL)
#define ADC_SPC_PHASE_90    ((uint32_t) 0x00000004UL)
#define ADC_SPC_PHASE_112_5    ((uint32_t) 0x00000005UL)
#define ADC_SPC_PHASE_135    ((uint32_t) 0x00000006UL)
#define ADC_SPC_PHASE_157_5    ((uint32_t) 0x00000007UL)
#define ADC_SPC_PHASE_180    ((uint32_t) 0x00000008UL)
#define ADC_SPC_PHASE_202_5    ((uint32_t) 0x00000009UL)
#define ADC_SPC_PHASE_225    ((uint32_t) 0x0000000AUL)
#define ADC_SPC_PHASE_247_5    ((uint32_t) 0x0000000BUL)
#define ADC_SPC_PHASE_270    ((uint32_t) 0x0000000CUL)
#define ADC_SPC_PHASE_292_5    ((uint32_t) 0x0000000DUL)
#define ADC_SPC_PHASE_315    ((uint32_t) 0x0000000EUL)
#define ADC_SPC_PHASE_337_5    ((uint32_t) 0x0000000FUL)
/*--------*/

#endif /* XDRIVER_MCU_ADC_PERIPHERAL_REGISTER_REGISTERDEFINES_XHEADER_ADC_REGISTERDEFINES_SPC_H_ */
