{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2019,11,27]],"date-time":"2019-11-27T08:54:14Z","timestamp":1574844854589},"publisher-location":"New York, New York, USA","reference-count":30,"publisher":"ACM Press","isbn-type":[{"value":"9781450357852","type":"print"}],"license":[{"URL":"http:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background","start":{"date-parts":[[2018,6,11]],"date-time":"2018-06-11T00:00:00Z","timestamp":1528675200000},"delay-in-days":161,"content-version":"vor"}],"funder":[{"name":"the U.S. Department of Energy, Office of Science, Office of Advanced Scientific Computing Research","award":["DEAC05-00OR22725"]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018]]},"DOI":"10.1145\/3208040.3208057","type":"proceedings-article","created":{"date-parts":[[2018,6,11]],"date-time":"2018-06-11T12:36:20Z","timestamp":1528720580000},"source":"Crossref","is-referenced-by-count":0,"title":["Tuyere"],"prefix":"10.1145","author":[{"given":"Ivy Bo","family":"Peng","sequence":"first","affiliation":[{"name":"Oak Ridge National Laboratory"}]},{"given":"Jeffrey S.","family":"Vetter","sequence":"additional","affiliation":[{"name":"Oak Ridge National Laboratory"}]},{"given":"Shirley V.","family":"Moore","sequence":"additional","affiliation":[{"name":"Oak Ridge National Laboratory"}]},{"given":"Seyong","family":"Lee","sequence":"additional","affiliation":[{"name":"Oak Ridge National Laboratory"}]}],"member":"320","reference":[{"key":"key-10.1145\/3208040.3208057-1","unstructured":"Coral Benchmark Suite, https:\/\/asc.llnl.gov\/CORAL-benchmarks, 2017. [Online; accessed 15-Dec-2017]."},{"key":"key-10.1145\/3208040.3208057-2","unstructured":"HPC Challenge Benchmark, http:\/\/icl.es.utk.edu\/hpcc\/index.html, 2017. [Online; accessed 15-Dec-2017]."},{"key":"key-10.1145\/3208040.3208057-3","unstructured":"NAS parallel benchmarks. http:\/\/www.nas.nasa.gov\/Resources\/Software\/npb.html, 2017. [Online; accessed 15-Dec-2017]."},{"key":"key-10.1145\/3208040.3208057-4","unstructured":"The Graph500 Benchmark, http:\/\/www.graph500.org\/, 2017. [Online; accessed 15-January-2017]."},{"key":"key-10.1145\/3208040.3208057-5","unstructured":"HMC Gen2 (HMC-15G-SR) Data Sheet. https:\/\/www.micron,com\/~\/media\/documents\/products\/data-sheet\/hmc\/gen2\/hmc_gen2.pdf, 2018. [Online; accessed 19-Feb-2018]."},{"key":"key-10.1145\/3208040.3208057-6","unstructured":"Trevor E Carlson, Wim Heirmant, and Lieven Eeckhout. Sniper: exploring the level of abstraction for scalable and accurate parallel multi-core simulation. InHigh Performance Computing, Networking, Storage and Analysis (SC), 2011 International Conference for, pages 1--12. IEEE, 2011.","DOI":"10.1145\/2063384.2063454","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3208040.3208057-7","unstructured":"Christopher D Carothers, Jeremy S Meredith, Mark P Blanco, Jeffrey S Vetter, Misbah Mubarak, Justin LaPre, and Shirley Moore. Durango: Scalable synthetic workload generation for extreme-scale application performance modeling and simulation. InProceedings of the 2017 ACM SIGSIM Conference on Principles of Advanced Discrete Simulation, pages 97--108. ACM, 2017.","DOI":"10.1145\/3064911.3064923","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3208040.3208057-8","unstructured":"Jin Hee Cho, Jihwan Kim, Woo Young Lee, Dong Uk Lee, Tae Kyun Kim, Heat Bit Park, Chunseok Jeong, Myeong-Jae Park, Seung Geun Baek, Seokwoo Choi, et al. A 1.2 v 64gb 341gb\/s hbm.2 stacked dram with spiral point-to-point tsv structure and improved bank group data control. InSolid-State Circuits Conference-(ISSCC), 2018 IEEE International, pages 208--210. IEEE, 2018."},{"key":"key-10.1145\/3208040.3208057-9","unstructured":"Jack Dongarra and Francis Sullivan. Guest editors' introduction: The top 10 algorithms.Computing in Science &#38; Engineering, 2(1):22--23, 2000.","DOI":"10.1109\/MCISE.2000.814652","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3208040.3208057-10","unstructured":"Subramanya R Dulloor, Amitabha Roy, Zheguang Zhao, Narayanan Sundaram, Nadathur Satish, Rajesh Sankaran, Jeff Jackson, and Karsten Schwan. Data tiering in heterogeneous memory systems. InProceedings of the Eleventh European Conference on Computer Systems, page 15. ACM, 2016.","DOI":"10.1145\/2901318.2901344","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3208040.3208057-11","unstructured":"Lieven Eeckhout, Sebastien Nussbaum, James E Smith, and Koen De Bosschere. Statistical simulation: Adding efficiency to the computer designer's toolbox.IEEE Micro, 23(5):26--38, 2003.","DOI":"10.1109\/MM.2003.1240210","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3208040.3208057-12","unstructured":"Michael A Heroux, Douglas W Doerfler, Paul S Crozier, James M Willenbring, H Carter Edwards, Alan Williams, Mahesh Rajan, Eric R Keiter, Heidi K Thornquist, and Robert W Numrich. Improving Performance via Mini-applications. Technical Report SAND2009-5574, Sandia National Laboratories, 2009."},{"key":"key-10.1145\/3208040.3208057-13","unstructured":"Radhika Jagtap, Stephan Diestelhorst, Andreas Hansson, and Matthias Jung. Exploring system performance using elastic traces: Fast, accurate and portable. InEmbedded Computer Systems: Architectures, Modeling and Simulation (SAMOS), 2016 International Conference on, pages 96--105. IEEE, 2016."},{"key":"key-10.1145\/3208040.3208057-14","unstructured":"Xu Ji, Chao Wang, Nosayba El-Sayed, Xiaosong Ma, Youngjae Kim, Sudharshan S Vazhkudai, Wei Xue, and Daniel Sanchez. Understanding object-level memory access patterns across the spectrum. InProceedings of the International Conference for High Performance Computing, Networking, Storage and Analysis, page 25. ACM, 2017.","DOI":"10.1145\/3126908.3126917","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3208040.3208057-15","unstructured":"Yoongu Kim, Weikun Yang, and Onur Mutlu. Ramulator: A fast and extensible dram simulator.IEEE Computer Architecture Letters, 15(l):45--49, 2016.","DOI":"10.1109\/LCA.2015.2414456","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3208040.3208057-16","unstructured":"Benjamin C Lee, Engin Ipek, Onur Mutlu, and Doug Burger. Architecting phase change memory as a scalable DRAM alternative. InACM SIGARCH Computer Architecture News, volume 37, pages 2--13. ACM, 2009.","DOI":"10.1145\/1555815.1555758","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3208040.3208057-17","unstructured":"Seyong Lee, Jeremy S Meredith, and Jeffrey S Vetter. Compass: A framework for automated performance modeling and prediction. InProceedings of the 29th ACM on International Conference on Supercomputing, pages 405--414. ACM, 2015.","DOI":"10.1145\/2751205.2751220","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3208040.3208057-18","unstructured":"Tz-yi Liu, Tian Hong Yan, Roy Scheuerlein, Yingchang Chen, Jeffrey KoonYee Lee, Gopinath Balakrishnan, Gordon Yee, Henry Zhang, Alex Yap, Jingwen Ouyang, et al. A 130.7-mm 2-layer 32-gb reram memory device in 24-nm technology.IEEE Journal of Solid-State Circuits, 49(1): 140--153, 2014.","DOI":"10.1109\/JSSC.2013.2280296","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3208040.3208057-19","unstructured":"John D McCalpin. A survey of memory bandwidth and machine balance in current high performance computers.IEEE TCCA Newsletter, 19:25, 1995."},{"key":"key-10.1145\/3208040.3208057-20","unstructured":"John Mellor-Crummey. Piper: Performance insight for programmers and exascale runtimes: Guiding the development of the exascale software stack. Technical report, Rice Univ., Houston, TX (United States), 2017.","DOI":"10.2172\/1400393","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3208040.3208057-21","unstructured":"S&#233;bastien Nussbaum and James E Smith. Modeling superscalar processors via statistical simulation. InParallel Architectures and Compilation Techniques, 2001. Proceedings. 2001 International Conference on, pages 15--24. IEEE, 2001."},{"key":"key-10.1145\/3208040.3208057-22","unstructured":"Reena Panda, Xinnian Zheng, and Lizy Kurian John. Accurate address streams for llc and beyond (slab): A methodology to enable system exploration. InPerformance Analysis of Systems and Software (ISPASS), 2017 IEEE International Symposium on, pages 87--96. IEEE, 2017.","DOI":"10.1109\/ISPASS.2017.7975273","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3208040.3208057-23","unstructured":"Ivy Bo Peng, Roberto Gioiosa, Gokcen Kestor, Pietro Cicotti, Erwin Laure, and Stefano Markidis. Exploring the performance benefit of hybrid memory system on HPC environments. InParallel and Distributed Processing Symposium Workshops (IPDPSW), 2017 IEEE International, pages 683--692. IEEE, 2017.","DOI":"10.1109\/IPDPSW.2017.115","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3208040.3208057-24","unstructured":"Ivy Bo Peng, Roberto Gioiosa, Gokcen Kestor, Pietro Cicotti, Erwin Laure, and Stefano Markidis. RTHMS: A tool for data placement on hybrid memory system. InProceedings of the 2017 ACM SIGPLAN International Symposium on Memory Management, pages 82--91. ACM, 2017.","DOI":"10.1145\/3092255.3092273","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3208040.3208057-25","unstructured":"Ivy Bo Peng, Stefano Markidis, Erwin Laure, Gokcen Kestor, and Roberto Gioiosa. Exploring application performance on emerging hybrid-memory supercomputers. InHigh Performance Computing and Communications; IEEE 14th International Conference on Smart City; IEEE 2nd International Conference on Data Science and Systems (HPCC\/SmartCity\/DSS), 2016 IEEE 18th International Conference on, pages 473--480. IEEE, 2016.","DOI":"10.1109\/HPCC-SmartCity-DSS.2016.0074","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3208040.3208057-26","unstructured":"Paul Rosenfeld, Elliott Cooper-Balis, and Bruce Jacob. DRAM-Sim2: A cycle accurate memory system simulator.IEEE Computer-Architecture Letters, 10(1):16--19, 2011.","DOI":"10.1109\/L-CA.2011.4","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3208040.3208057-27","unstructured":"Kyle L Spafford and Jeffrey S Vetter. Aspen: a domain specific language for performance modeling. InProceedings of the International Conference on High Performance Computing, Networking, Storage and Analysis, page 84. IEEE Computer Society Press, 2012.","DOI":"10.1109\/SC.2012.20","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3208040.3208057-28","unstructured":"Gwendolyn Voskuilen, Arun F Rodrigues, and Simon D Hammond. Analyzing allocation behavior for multi-level memory. InProceedings of the Second International Symposium on Memory Systems, pages 204--207. ACM, 2016.","DOI":"10.1145\/2989081.2989116","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3208040.3208057-29","unstructured":"Kai Wu, Yingchao Huang, and Dong Li. Unimem: Runtime data management on non-volatile memory-based heterogeneous main memory. InProceedings of the International Conference for High Performance Computing, Networking, Storage and Analysis (SC 17). ACM, New York, NY, USA, 2017.","DOI":"10.1145\/3126908.3126923","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3208040.3208057-30","unstructured":"Yutao Zhong, Steven G Dropsho, Xipeng Shen, Ahren Studer, and Chen Ding. Miss rate prediction across program inputs and cache configurations.IEEE Transactions on Computers, 56(3):328--343, 2007.","DOI":"10.1109\/TC.2007.50","doi-asserted-by":"crossref"}],"event":{"name":"the 27th International Symposium","location":"Tempe, Arizona","sponsor":["SIGHPC, ACM Special Interest Group on High Performance Computing, Special Interest Group on High Performance Computing","SIGARCH, ACM Special Interest Group on Computer Architecture"],"acronym":"HPDC '18","number":"27","start":{"date-parts":[[2018,6,11]]},"end":{"date-parts":[[2018,6,15]]}},"container-title":["Proceedings of the 27th International Symposium on High-Performance Parallel and Distributed Computing - HPDC '18"],"original-title":[],"link":[{"URL":"http:\/\/dl.acm.org\/ft_gateway.cfm?id=3208057&ftid=1979174&dwn=1","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,10,19]],"date-time":"2019-10-19T09:16:24Z","timestamp":1571476584000},"score":1.0,"subtitle":["enabling scalable memory workloads for system exploration"],"short-title":[],"issued":{"date-parts":[[2018]]},"ISBN":["9781450357852"],"references-count":30,"URL":"http:\/\/dx.doi.org\/10.1145\/3208040.3208057","relation":{"cites":[]}}}