$date
  Fri Jul  3 12:25:08 2020
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module direction_computer_tb $end
$var reg 1 ! in_a $end
$var reg 1 " in_b $end
$var reg 2 # p_state[1:0] $end
$var reg 1 $ direction $end
$var reg 1 % clkgen $end
$scope module prev_state_comp $end
$var reg 1 & a $end
$var reg 1 ' b $end
$var reg 2 ( prev_state[1:0] $end
$upscope $end
$scope module test_unit $end
$var reg 1 ) a $end
$var reg 1 * b $end
$var reg 2 + prev_state[1:0] $end
$var reg 1 , dir $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
1!
1"
bUU #
U$
1%
1&
1'
bUU (
1)
1*
bUU +
U,
#5000000
0"
b10 #
0%
0'
b10 (
0*
b10 +
#10000000
0!
1$
1%
0&
0)
1,
#15000000
1"
b01 #
0%
1'
b01 (
1*
b01 +
#20000000
1%
#25000000
0"
b00 #
0%
0'
b00 (
0*
b00 +
#30000000
1%
#35000000
1"
b01 #
0%
1'
b01 (
1*
b01 +
#40000000
1!
1%
1&
1)
#45000000
0"
b10 #
0%
0'
b10 (
0*
b10 +
#50000000
0!
1%
0&
0)
#55000000
1"
b01 #
0%
1'
b01 (
1*
b01 +
#60000000
1!
1%
1&
1)
#65000000
0"
b10 #
0%
0'
b10 (
0*
b10 +
#70000000
1%
#75000000
1"
b11 #
0%
1'
b11 (
1*
b11 +
#80000000
0!
0$
1%
0&
0)
0,
#85000000
0"
b00 #
0%
0'
b00 (
0*
b00 +
#90000000
1!
1%
1&
1)
#95000000
1"
b11 #
0%
1'
b11 (
1*
b11 +
#100000000
0!
1%
0&
0)
#105000000
0"
b00 #
0%
0'
b00 (
0*
b00 +
#110000000
1%
#115000000
1"
b01 #
0%
1'
b01 (
1*
b01 +
#120000000
1!
1$
1%
1&
1)
1,
#125000000
0"
b10 #
0%
0'
b10 (
0*
b10 +
#130000000
1%
#135000000
1"
b11 #
0%
1'
b11 (
1*
b11 +
#140000000
0!
0$
1%
0&
0)
0,
