
****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/or1200_submodules/or1200_mem2reg/run_tcl.tcl
# set outputDir /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/or1200_submodules/or1200_mem2reg
# file mkdir $outputDir
# read_verilog -quiet /misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/or1200_submodules/or1200_mem2reg.v
# synth_design -part xc7z020clg484-3 -top or1200_mem2reg -mode out_of_context
Command: synth_design -part xc7z020clg484-3 -top or1200_mem2reg -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 129261 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1500.535 ; gain = 24.895 ; free physical = 245571 ; free virtual = 314071
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'or1200_mem2reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/or1200_submodules/or1200_mem2reg.v:556]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/or1200_submodules/or1200_mem2reg.v:586]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/or1200_submodules/or1200_mem2reg.v:604]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/or1200_submodules/or1200_mem2reg.v:626]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/or1200_submodules/or1200_mem2reg.v:652]
INFO: [Synth 8-155] case statement is not full and has no default [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/or1200_submodules/or1200_mem2reg.v:763]
INFO: [Synth 8-6155] done synthesizing module 'or1200_mem2reg' (1#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/or1200_submodules/or1200_mem2reg.v:556]
WARNING: [Synth 8-3331] design or1200_mem2reg has unconnected port lsu_op[3]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1546.301 ; gain = 70.660 ; free physical = 245566 ; free virtual = 314067
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1546.301 ; gain = 70.660 ; free physical = 245565 ; free virtual = 314067
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1554.297 ; gain = 78.656 ; free physical = 245565 ; free virtual = 314067
---------------------------------------------------------------------------------
INFO: [Synth 8-5587] ROM size for "sel_byte2" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Device 21-403] Loading part xc7z020clg484-3
INFO: [Synth 8-5587] ROM size for "sel_byte1" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "sel_byte0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "sel_byte3" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5544] ROM "regdata_hh" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'regdata_hh_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/or1200_submodules/or1200_mem2reg.v:580]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1570.305 ; gain = 94.664 ; free physical = 245545 ; free virtual = 314047
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 2     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module or1200_mem2reg 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 2     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design or1200_mem2reg has unconnected port lsu_op[3]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1702.945 ; gain = 227.305 ; free physical = 245208 ; free virtual = 313711
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1702.945 ; gain = 227.305 ; free physical = 245209 ; free virtual = 313712
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (regdata_hh_reg[7]) is unused and will be removed from module or1200_mem2reg.
WARNING: [Synth 8-3332] Sequential element (regdata_hh_reg[6]) is unused and will be removed from module or1200_mem2reg.
WARNING: [Synth 8-3332] Sequential element (regdata_hh_reg[5]) is unused and will be removed from module or1200_mem2reg.
WARNING: [Synth 8-3332] Sequential element (regdata_hh_reg[4]) is unused and will be removed from module or1200_mem2reg.
WARNING: [Synth 8-3332] Sequential element (regdata_hh_reg[3]) is unused and will be removed from module or1200_mem2reg.
WARNING: [Synth 8-3332] Sequential element (regdata_hh_reg[2]) is unused and will be removed from module or1200_mem2reg.
WARNING: [Synth 8-3332] Sequential element (regdata_hh_reg[1]) is unused and will be removed from module or1200_mem2reg.
WARNING: [Synth 8-3332] Sequential element (regdata_hh_reg[0]) is unused and will be removed from module or1200_mem2reg.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1702.945 ; gain = 227.305 ; free physical = 245208 ; free virtual = 313711
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1702.945 ; gain = 227.305 ; free physical = 245197 ; free virtual = 313700
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1702.945 ; gain = 227.305 ; free physical = 245197 ; free virtual = 313700
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1702.945 ; gain = 227.305 ; free physical = 245196 ; free virtual = 313700
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1702.945 ; gain = 227.305 ; free physical = 245196 ; free virtual = 313700
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1702.945 ; gain = 227.305 ; free physical = 245196 ; free virtual = 313699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1702.945 ; gain = 227.305 ; free physical = 245195 ; free virtual = 313699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT2 |     1|
|2     |LUT3 |     1|
|3     |LUT4 |    12|
|4     |LUT5 |    19|
|5     |LUT6 |    21|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    54|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1702.945 ; gain = 227.305 ; free physical = 245196 ; free virtual = 313699
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 11 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1702.945 ; gain = 227.305 ; free physical = 245194 ; free virtual = 313697
Synthesis Optimization Complete : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1702.945 ; gain = 227.305 ; free physical = 245198 ; free virtual = 313701
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1847.102 ; gain = 0.000 ; free physical = 245059 ; free virtual = 313562
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
19 Infos, 11 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 1847.102 ; gain = 371.559 ; free physical = 245113 ; free virtual = 313616
# set_units -power mW
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
set_units: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2403.758 ; gain = 556.656 ; free physical = 245108 ; free virtual = 313610
# write_checkpoint -force $outputDir/post_synth
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2403.758 ; gain = 0.000 ; free physical = 245107 ; free virtual = 313610
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2427.770 ; gain = 0.000 ; free physical = 245095 ; free virtual = 313598
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/or1200_submodules/or1200_mem2reg/post_synth.dcp' has been generated.
# report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
# report_power -file $outputDir/post_synth_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/or1200_submodules/or1200_mem2reg/post_synth_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2488.805 ; gain = 0.000 ; free physical = 244815 ; free virtual = 313318

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 9d65fa7d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2488.805 ; gain = 0.000 ; free physical = 244815 ; free virtual = 313318

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 9d65fa7d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2488.805 ; gain = 0.000 ; free physical = 244757 ; free virtual = 313260
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 9d65fa7d

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2488.805 ; gain = 0.000 ; free physical = 244757 ; free virtual = 313260
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 9d65fa7d

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2488.805 ; gain = 0.000 ; free physical = 244757 ; free virtual = 313260
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 9d65fa7d

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2488.805 ; gain = 0.000 ; free physical = 244757 ; free virtual = 313260
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 9d65fa7d

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2488.805 ; gain = 0.000 ; free physical = 244754 ; free virtual = 313256
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 9d65fa7d

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2488.805 ; gain = 0.000 ; free physical = 244753 ; free virtual = 313256
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2488.805 ; gain = 0.000 ; free physical = 244753 ; free virtual = 313256
Ending Logic Optimization Task | Checksum: 9d65fa7d

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2488.805 ; gain = 0.000 ; free physical = 244753 ; free virtual = 313256

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 9d65fa7d

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2488.805 ; gain = 0.000 ; free physical = 244746 ; free virtual = 313248

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 9d65fa7d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2488.805 ; gain = 0.000 ; free physical = 244746 ; free virtual = 313248

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2488.805 ; gain = 0.000 ; free physical = 244746 ; free virtual = 313248
Ending Netlist Obfuscation Task | Checksum: 9d65fa7d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2488.805 ; gain = 0.000 ; free physical = 244746 ; free virtual = 313248
INFO: [Common 17-83] Releasing license: Implementation
15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 2488.805 ; gain = 0.000 ; free physical = 244746 ; free virtual = 313248
# power_opt_design
Command: power_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Timing 38-35] Done setting XDC timing constraints.
Begin power optimizations | Checksum: 9d65fa7d
WARNING: [Pwropt 34-141] Param pwropt.runOnPwroptedDesign is set. Skipped checking if power_opt_design has been performed earlier.
INFO: [Pwropt 34-50] Optimizing power for module or1200_mem2reg ...
INFO: [Pwropt 34-207] Design is in pre-place state. Running in pre-place mode.
Pre-processing: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2504.785 ; gain = 0.000 ; free physical = 244719 ; free virtual = 313221
INFO: [Pwropt 34-9] Applying IDT optimizations ...
IDT: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2504.785 ; gain = 0.000 ; free physical = 244717 ; free virtual = 313219
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Pwropt 34-215] Skipped ODC enables for 0 nets in BRAM flops in bus-based analysis.
INFO: [Pwropt 34-214] Skipped ODC enables for 0 nets in BRAM address flops in bus-based analysis.
ODC: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2504.785 ; gain = 0.000 ; free physical = 244716 ; free virtual = 313218
Power optimization passes: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2504.785 ; gain = 0.000 ; free physical = 244715 ; free virtual = 313217
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.000 | TNS=0.000 |
PSMgr Creation: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2504.785 ; gain = 0.000 ; free physical = 244691 ; free virtual = 313194
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation

INFO: [Pwropt 34-77] Creating clock enable groups ...
INFO: [Pwropt 34-96] Including small groups for filtering based on enable probabilities.
 Done
Grouping enables: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2625.852 ; gain = 0.000 ; free physical = 244677 ; free virtual = 313179


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-26] Patching clock gating enable signals for design or1200_mem2reg ...
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 0 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports

Number of Slice Registers augmented: 0 newly gated: 0 Total: 0
Number of SRLs augmented: 0  newly gated: 0 Total: 0
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 0
Number of Flops added for Enable Generation: 0

Flops dropped: 0/0 RAMS dropped: 0/0 Clusters dropped: 0/0 Enables dropped: 0
Patching clock gating enables finished successfully.
Ending PowerOpt Patch Enables Task | Checksum: 9d65fa7d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2625.852 ; gain = 0.000 ; free physical = 244674 ; free virtual = 313176
INFO: [Pwropt 34-30] Power optimization finished successfully.
End power optimizations | Checksum: 9d65fa7d
Power optimization: Time (s): cpu = 00:00:00.55 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2625.852 ; gain = 137.047 ; free physical = 244673 ; free virtual = 313175
INFO: [Pwropt 34-198] Malloced memory gain at end of power optimization: 25631912 bytes

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 9d65fa7d

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2625.852 ; gain = 0.000 ; free physical = 244701 ; free virtual = 313204
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 BUFG optimization
Phase 2 BUFG optimization | Checksum: 9d65fa7d

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2625.852 ; gain = 0.000 ; free physical = 244701 ; free virtual = 313204
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 3 Remap
Phase 3 Remap | Checksum: 9d65fa7d

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2625.852 ; gain = 0.000 ; free physical = 244706 ; free virtual = 313209
INFO: [Opt 31-389] Phase Remap created 0 cells and removed 0 cells

Phase 4 Post Processing Netlist
Phase 4 Post Processing Netlist | Checksum: 9d65fa7d

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2625.852 ; gain = 0.000 ; free physical = 244706 ; free virtual = 313209
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


---------------------------------------------------------------------------------------------------------------------
|  Phase                    |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
---------------------------------------------------------------------------------------------------------------------
|  Retarget                 |               0  |               0  |                                              0  |
|  BUFG optimization        |               0  |               0  |                                              0  |
|  Remap                    |               0  |               0  |                                              0  |
|  Post Processing Netlist  |               0  |               0  |                                              0  |
---------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 9d65fa7d

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2625.852 ; gain = 0.000 ; free physical = 244705 ; free virtual = 313208

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2625.852 ; gain = 0.000 ; free physical = 244705 ; free virtual = 313208
Ending Netlist Obfuscation Task | Checksum: 9d65fa7d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2625.852 ; gain = 0.000 ; free physical = 244705 ; free virtual = 313208
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
power_opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2625.852 ; gain = 0.000 ; free physical = 244547 ; free virtual = 313064
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 2bd495f2

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2625.852 ; gain = 0.000 ; free physical = 244546 ; free virtual = 313063
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2625.852 ; gain = 0.000 ; free physical = 244544 ; free virtual = 313062

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 2bd495f2

Time (s): cpu = 00:00:00.43 ; elapsed = 00:00:00.32 . Memory (MB): peak = 2625.852 ; gain = 0.000 ; free physical = 244532 ; free virtual = 313050

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 305a9966

Time (s): cpu = 00:00:00.47 ; elapsed = 00:00:00.33 . Memory (MB): peak = 2625.852 ; gain = 0.000 ; free physical = 244531 ; free virtual = 313048

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 305a9966

Time (s): cpu = 00:00:00.48 ; elapsed = 00:00:00.33 . Memory (MB): peak = 2625.852 ; gain = 0.000 ; free physical = 244531 ; free virtual = 313049
Phase 1 Placer Initialization | Checksum: 305a9966

Time (s): cpu = 00:00:00.48 ; elapsed = 00:00:00.33 . Memory (MB): peak = 2625.852 ; gain = 0.000 ; free physical = 244538 ; free virtual = 313056

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 305a9966

Time (s): cpu = 00:00:00.48 ; elapsed = 00:00:00.34 . Memory (MB): peak = 2625.852 ; gain = 0.000 ; free physical = 244543 ; free virtual = 313060
WARNING: [Place 46-29] place_design is not in timing mode. Skip physical synthesis in placer
Phase 2 Global Placement | Checksum: ee5ba8ae

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.70 . Memory (MB): peak = 2625.852 ; gain = 0.000 ; free physical = 244480 ; free virtual = 312998

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: ee5ba8ae

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.71 . Memory (MB): peak = 2625.852 ; gain = 0.000 ; free physical = 244479 ; free virtual = 312997

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: e8e6fdd1

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.72 . Memory (MB): peak = 2625.852 ; gain = 0.000 ; free physical = 244479 ; free virtual = 312996

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: b41aa496

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.72 . Memory (MB): peak = 2625.852 ; gain = 0.000 ; free physical = 244493 ; free virtual = 313011

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: b41aa496

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.72 . Memory (MB): peak = 2625.852 ; gain = 0.000 ; free physical = 244489 ; free virtual = 313007

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1d399068d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.85 . Memory (MB): peak = 2625.852 ; gain = 0.000 ; free physical = 244466 ; free virtual = 312984

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1d399068d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.85 . Memory (MB): peak = 2625.852 ; gain = 0.000 ; free physical = 244466 ; free virtual = 312984

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1d399068d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.85 . Memory (MB): peak = 2625.852 ; gain = 0.000 ; free physical = 244465 ; free virtual = 312983
Phase 3 Detail Placement | Checksum: 1d399068d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.85 . Memory (MB): peak = 2625.852 ; gain = 0.000 ; free physical = 244465 ; free virtual = 312983

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 1d399068d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.86 . Memory (MB): peak = 2625.852 ; gain = 0.000 ; free physical = 244465 ; free virtual = 312983

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1d399068d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.86 . Memory (MB): peak = 2625.852 ; gain = 0.000 ; free physical = 244465 ; free virtual = 312982

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1d399068d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.86 . Memory (MB): peak = 2625.852 ; gain = 0.000 ; free physical = 244465 ; free virtual = 312982

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2625.852 ; gain = 0.000 ; free physical = 244465 ; free virtual = 312982
Phase 4.4 Final Placement Cleanup | Checksum: 1d399068d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.86 . Memory (MB): peak = 2625.852 ; gain = 0.000 ; free physical = 244465 ; free virtual = 312982
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1d399068d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.87 . Memory (MB): peak = 2625.852 ; gain = 0.000 ; free physical = 244464 ; free virtual = 312982
Ending Placer Task | Checksum: f93b3ba2

Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.87 . Memory (MB): peak = 2625.852 ; gain = 0.000 ; free physical = 244478 ; free virtual = 312996
INFO: [Common 17-83] Releasing license: Implementation
10 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2625.852 ; gain = 0.000 ; free physical = 244478 ; free virtual = 312996
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-235] No timing constraint found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
3 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
# write_checkpoint -force $outputDir/post_place
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2625.852 ; gain = 0.000 ; free physical = 244449 ; free virtual = 312967
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2625.852 ; gain = 0.000 ; free physical = 244483 ; free virtual = 313001
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.37 . Memory (MB): peak = 2625.852 ; gain = 0.000 ; free physical = 244435 ; free virtual = 312954
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/or1200_submodules/or1200_mem2reg/post_place.dcp' has been generated.
# report_timing_summary -file $outputDir/post_place_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: cd66a5b0 ConstDB: 0 ShapeSum: 2bd495f2 RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-198] Port "lsu_op[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "lsu_op[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "lsu_op[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "lsu_op[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "memdata[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "memdata[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "memdata[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "memdata[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "memdata[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "memdata[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "memdata[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "memdata[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "memdata[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "memdata[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "memdata[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "memdata[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "lsu_op[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "lsu_op[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "memdata[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "memdata[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "memdata[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "memdata[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "memdata[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "memdata[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "memdata[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "memdata[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "memdata[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "memdata[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "memdata[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "memdata[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "memdata[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "memdata[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "memdata[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "memdata[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "memdata[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "memdata[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "memdata[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "memdata[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "memdata[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "memdata[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "memdata[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "memdata[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "memdata[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "memdata[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "memdata[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "memdata[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "memdata[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "memdata[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "memdata[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "memdata[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "memdata[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "memdata[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "memdata[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "memdata[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "memdata[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "memdata[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "memdata[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "memdata[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "memdata[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "memdata[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "memdata[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "memdata[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "memdata[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "memdata[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "memdata[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "memdata[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "memdata[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "memdata[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "memdata[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "memdata[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
Phase 1 Build RT Design | Checksum: dd6b390d

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2625.852 ; gain = 0.000 ; free physical = 245639 ; free virtual = 314143
Post Restoration Checksum: NetGraph: b07df6af NumContArr: 2ced425e Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: dd6b390d

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2625.852 ; gain = 0.000 ; free physical = 245639 ; free virtual = 314143

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: dd6b390d

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2625.852 ; gain = 0.000 ; free physical = 245594 ; free virtual = 314098

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: dd6b390d

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2625.852 ; gain = 0.000 ; free physical = 245594 ; free virtual = 314098
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 02de9c46

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2625.852 ; gain = 0.000 ; free physical = 245570 ; free virtual = 314074
Phase 2 Router Initialization | Checksum: 02de9c46

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2625.852 ; gain = 0.000 ; free physical = 245569 ; free virtual = 314073

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: d4e458a9

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2625.852 ; gain = 0.000 ; free physical = 245513 ; free virtual = 314018

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: d4e458a9

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2625.852 ; gain = 0.000 ; free physical = 245513 ; free virtual = 314018
WARNING: [Route 35-447] Congestion is preventing the router from routing all nets. The router will prioritize the successful completion of routing all nets over timing optimizations.
Phase 4.1 Global Iteration 0 | Checksum: d4e458a9

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2625.852 ; gain = 0.000 ; free physical = 245513 ; free virtual = 314018

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 0
Phase 4.2 Global Iteration 1 | Checksum: 109b88187

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2625.852 ; gain = 0.000 ; free physical = 245510 ; free virtual = 314014
Phase 4 Rip-up And Reroute | Checksum: 109b88187

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2625.852 ; gain = 0.000 ; free physical = 245510 ; free virtual = 314014

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 109b88187

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2625.852 ; gain = 0.000 ; free physical = 245510 ; free virtual = 314014

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 109b88187

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2625.852 ; gain = 0.000 ; free physical = 245510 ; free virtual = 314014
Phase 5 Delay and Skew Optimization | Checksum: 109b88187

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2625.852 ; gain = 0.000 ; free physical = 245510 ; free virtual = 314014

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 109b88187

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2625.852 ; gain = 0.000 ; free physical = 245510 ; free virtual = 314014
Phase 6.1 Hold Fix Iter | Checksum: 109b88187

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2625.852 ; gain = 0.000 ; free physical = 245510 ; free virtual = 314014
Phase 6 Post Hold Fix | Checksum: 109b88187

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2625.852 ; gain = 0.000 ; free physical = 245510 ; free virtual = 314014

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.000880191 %
  Global Horizontal Routing Utilization  = 0.000591616 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 109b88187

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2625.852 ; gain = 0.000 ; free physical = 245509 ; free virtual = 314013

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 109b88187

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2625.852 ; gain = 0.000 ; free physical = 245508 ; free virtual = 314012

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1b8f4b628

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2625.852 ; gain = 0.000 ; free physical = 245508 ; free virtual = 314012

Phase 10 Post Router Timing
Phase 10 Post Router Timing | Checksum: 1b8f4b628

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2625.852 ; gain = 0.000 ; free physical = 245509 ; free virtual = 314013
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2625.852 ; gain = 0.000 ; free physical = 245541 ; free virtual = 314046

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
7 Infos, 38 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:23 . Memory (MB): peak = 2625.852 ; gain = 0.000 ; free physical = 245540 ; free virtual = 314044
# write_checkpoint -force $outputDir/post_route
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2625.852 ; gain = 0.000 ; free physical = 245538 ; free virtual = 314043
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2625.852 ; gain = 0.000 ; free physical = 245522 ; free virtual = 314028
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2625.852 ; gain = 0.000 ; free physical = 245514 ; free virtual = 314021
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/or1200_submodules/or1200_mem2reg/post_route.dcp' has been generated.
# report_timing_summary -file $outputDir/post_route_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
# report_timing -sort_by group -max_paths 100 -path_type summary -file $outputDir/post_route_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 100 -nworst 1 -delay_type max -sort_by group.
# report_clock_utilization -file $outputDir/clock_util.rpt
# report_utilization -file $outputDir/post_route_util.rpt
# report_power -file $outputDir/post_route_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/or1200_submodules/or1200_mem2reg/post_route_power.rpt
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_drc -file $outputDir/post_imp_drc.rpt
Command: report_drc -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/or1200_submodules/or1200_mem2reg/post_imp_drc.rpt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/local/packages/xilinx_2018/vivado_hl/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/or1200_submodules/or1200_mem2reg/post_imp_drc.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2726.648 ; gain = 0.000 ; free physical = 244889 ; free virtual = 313396
INFO: [Common 17-206] Exiting Vivado at Thu Jan 13 17:16:49 2022...
