

================================================================
== Vivado HLS Report for 'biquadv2'
================================================================
* Date:           Sun Dec 22 21:59:44 2024

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        Biquadv2
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.42|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   40|   40|   41|   41|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |   35|   35|         7|          -|          -|     5|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 12
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / (!tmp_1)
	11  / (tmp_1)
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	4  / true
11 --> 
	12  / true
12 --> 
* FSM state operations: 

 <State 1>: 3.32ns
ST_1: inData_V_read (18)  [1/1] 1.00ns
.preheader82.preheader:8  %inData_V_read = call i24 @_ssdm_op_Read.s_axilite.i24(i24 %inData_V)

ST_1: a2_a0_V_read (19)  [1/1] 1.00ns
.preheader82.preheader:9  %a2_a0_V_read = call i27 @_ssdm_op_Read.s_axilite.i27(i27 %a2_a0_V)

ST_1: a1_a0_V_read (20)  [1/1] 1.00ns
.preheader82.preheader:10  %a1_a0_V_read = call i27 @_ssdm_op_Read.s_axilite.i27(i27 %a1_a0_V)

ST_1: b2_a0_V_read (21)  [1/1] 1.00ns
.preheader82.preheader:11  %b2_a0_V_read = call i27 @_ssdm_op_Read.s_axilite.i27(i27 %b2_a0_V)

ST_1: b1_a0_V_read (22)  [1/1] 1.00ns
.preheader82.preheader:12  %b1_a0_V_read = call i27 @_ssdm_op_Read.s_axilite.i27(i27 %b1_a0_V)

ST_1: b0_a0_V_read (23)  [1/1] 1.00ns
.preheader82.preheader:13  %b0_a0_V_read = call i27 @_ssdm_op_Read.s_axilite.i27(i27 %b0_a0_V)

ST_1: StgValue_19 (32)  [1/1] 2.32ns  loc: Biquadv2/biquadv2.cpp:15
.preheader82.preheader:22  store i27 %b0_a0_V_read, i27* getelementptr inbounds ([5 x i27]* @coeffs_V, i32 0, i32 0), align 16

ST_1: StgValue_20 (33)  [1/1] 2.32ns  loc: Biquadv2/biquadv2.cpp:16
.preheader82.preheader:23  store i27 %b1_a0_V_read, i27* getelementptr inbounds ([5 x i27]* @coeffs_V, i32 0, i32 1), align 4


 <State 2>: 2.32ns
ST_2: StgValue_21 (34)  [1/1] 2.32ns  loc: Biquadv2/biquadv2.cpp:17
.preheader82.preheader:24  store i27 %b2_a0_V_read, i27* getelementptr inbounds ([5 x i27]* @coeffs_V, i32 0, i32 2), align 8

ST_2: StgValue_22 (35)  [1/1] 2.32ns  loc: Biquadv2/biquadv2.cpp:18
.preheader82.preheader:25  store i27 %a1_a0_V_read, i27* getelementptr inbounds ([5 x i27]* @coeffs_V, i32 0, i32 3), align 4


 <State 3>: 2.32ns
ST_3: StgValue_23 (10)  [1/1] 0.00ns
.preheader82.preheader:0  call void (...)* @_ssdm_op_SpecBitsMap(i27 %b0_a0_V), !map !99

ST_3: StgValue_24 (11)  [1/1] 0.00ns
.preheader82.preheader:1  call void (...)* @_ssdm_op_SpecBitsMap(i27 %b1_a0_V), !map !105

ST_3: StgValue_25 (12)  [1/1] 0.00ns
.preheader82.preheader:2  call void (...)* @_ssdm_op_SpecBitsMap(i27 %b2_a0_V), !map !109

ST_3: StgValue_26 (13)  [1/1] 0.00ns
.preheader82.preheader:3  call void (...)* @_ssdm_op_SpecBitsMap(i27 %a1_a0_V), !map !113

ST_3: StgValue_27 (14)  [1/1] 0.00ns
.preheader82.preheader:4  call void (...)* @_ssdm_op_SpecBitsMap(i27 %a2_a0_V), !map !117

ST_3: StgValue_28 (15)  [1/1] 0.00ns
.preheader82.preheader:5  call void (...)* @_ssdm_op_SpecBitsMap(i24 %inData_V), !map !121

ST_3: StgValue_29 (16)  [1/1] 0.00ns
.preheader82.preheader:6  call void (...)* @_ssdm_op_SpecBitsMap(i24* %outData_V), !map !125

ST_3: StgValue_30 (17)  [1/1] 0.00ns
.preheader82.preheader:7  call void (...)* @_ssdm_op_SpecTopModule([9 x i8]* @biquadv2_str) nounwind

ST_3: StgValue_31 (24)  [1/1] 0.00ns  loc: Biquadv2/biquadv2.cpp:5
.preheader82.preheader:14  call void (...)* @_ssdm_op_SpecInterface(i24* %outData_V, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [9 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_3: StgValue_32 (25)  [1/1] 0.00ns  loc: Biquadv2/biquadv2.cpp:6
.preheader82.preheader:15  call void (...)* @_ssdm_op_SpecInterface(i24 %inData_V, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [9 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_3: StgValue_33 (26)  [1/1] 0.00ns  loc: Biquadv2/biquadv2.cpp:7
.preheader82.preheader:16  call void (...)* @_ssdm_op_SpecInterface(i27 %b0_a0_V, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [9 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_3: StgValue_34 (27)  [1/1] 0.00ns  loc: Biquadv2/biquadv2.cpp:8
.preheader82.preheader:17  call void (...)* @_ssdm_op_SpecInterface(i27 %b1_a0_V, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [9 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_3: StgValue_35 (28)  [1/1] 0.00ns  loc: Biquadv2/biquadv2.cpp:9
.preheader82.preheader:18  call void (...)* @_ssdm_op_SpecInterface(i27 %b2_a0_V, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [9 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_3: StgValue_36 (29)  [1/1] 0.00ns  loc: Biquadv2/biquadv2.cpp:10
.preheader82.preheader:19  call void (...)* @_ssdm_op_SpecInterface(i27 %a1_a0_V, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [9 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_3: StgValue_37 (30)  [1/1] 0.00ns  loc: Biquadv2/biquadv2.cpp:11
.preheader82.preheader:20  call void (...)* @_ssdm_op_SpecInterface(i27 %a2_a0_V, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [9 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_3: StgValue_38 (31)  [1/1] 0.00ns  loc: Biquadv2/biquadv2.cpp:12
.preheader82.preheader:21  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [9 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_3: StgValue_39 (36)  [1/1] 2.32ns  loc: Biquadv2/biquadv2.cpp:19
.preheader82.preheader:26  store i27 %a2_a0_V_read, i27* getelementptr inbounds ([5 x i27]* @coeffs_V, i32 0, i32 4), align 16

ST_3: StgValue_40 (37)  [1/1] 2.32ns  loc: Biquadv2/biquadv2.cpp:28
.preheader82.preheader:27  store i24 %inData_V_read, i24* getelementptr inbounds ([5 x i24]* @samples_V, i32 0, i32 0), align 16

ST_3: StgValue_41 (38)  [1/1] 1.59ns  loc: Biquadv2/biquadv2.cpp:32
.preheader82.preheader:28  br label %0


 <State 4>: 2.32ns
ST_4: p_Val2_s (40)  [1/1] 0.00ns
:0  %p_Val2_s = phi i24 [ 0, %.preheader82.preheader ], [ %result_V, %_ifconv ]

ST_4: p_s (41)  [1/1] 0.00ns
:1  %p_s = phi i3 [ 0, %.preheader82.preheader ], [ %i_V, %_ifconv ]

ST_4: tmp_1 (42)  [1/1] 2.07ns  loc: Biquadv2/biquadv2.cpp:32
:2  %tmp_1 = icmp eq i3 %p_s, -3

ST_4: empty (43)  [1/1] 0.00ns
:3  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)

ST_4: i_V (44)  [1/1] 2.26ns  loc: Biquadv2/biquadv2.cpp:32
:4  %i_V = add i3 %p_s, 1

ST_4: StgValue_47 (45)  [1/1] 0.00ns  loc: Biquadv2/biquadv2.cpp:32
:5  br i1 %tmp_1, label %1, label %_ifconv

ST_4: tmp_2 (47)  [1/1] 0.00ns  loc: Biquadv2/biquadv2.cpp:33
_ifconv:0  %tmp_2 = zext i3 %p_s to i32

ST_4: coeffs_V_addr (48)  [1/1] 0.00ns  loc: Biquadv2/biquadv2.cpp:33
_ifconv:1  %coeffs_V_addr = getelementptr [5 x i27]* @coeffs_V, i32 0, i32 %tmp_2

ST_4: coeffs_V_load (49)  [2/2] 2.32ns  loc: Biquadv2/biquadv2.cpp:33
_ifconv:2  %coeffs_V_load = load i27* %coeffs_V_addr, align 4

ST_4: samples_V_addr (51)  [1/1] 0.00ns  loc: Biquadv2/biquadv2.cpp:33
_ifconv:4  %samples_V_addr = getelementptr [5 x i24]* @samples_V, i32 0, i32 %tmp_2

ST_4: samples_V_load_2 (52)  [2/2] 2.32ns  loc: Biquadv2/biquadv2.cpp:33
_ifconv:5  %samples_V_load_2 = load i24* %samples_V_addr, align 4

ST_4: samples_V_load (94)  [2/2] 2.32ns  loc: Biquadv2/biquadv2.cpp:36
:0  %samples_V_load = load i24* getelementptr inbounds ([5 x i24]* @samples_V, i32 0, i32 3), align 4

ST_4: samples_V_load_1 (97)  [2/2] 2.32ns  loc: Biquadv2/biquadv2.cpp:38
:3  %samples_V_load_1 = load i24* getelementptr inbounds ([5 x i24]* @samples_V, i32 0, i32 1), align 4


 <State 5>: 2.32ns
ST_5: coeffs_V_load (49)  [1/2] 2.32ns  loc: Biquadv2/biquadv2.cpp:33
_ifconv:2  %coeffs_V_load = load i27* %coeffs_V_addr, align 4

ST_5: samples_V_load_2 (52)  [1/2] 2.32ns  loc: Biquadv2/biquadv2.cpp:33
_ifconv:5  %samples_V_load_2 = load i24* %samples_V_addr, align 4


 <State 6>: 8.42ns
ST_6: OP1_V (50)  [1/1] 0.00ns  loc: Biquadv2/biquadv2.cpp:33
_ifconv:3  %OP1_V = sext i27 %coeffs_V_load to i51

ST_6: OP2_V (53)  [1/1] 0.00ns  loc: Biquadv2/biquadv2.cpp:33
_ifconv:6  %OP2_V = sext i24 %samples_V_load_2 to i51

ST_6: p_Val2_1 (54)  [2/2] 8.42ns  loc: Biquadv2/biquadv2.cpp:33
_ifconv:7  %p_Val2_1 = mul nsw i51 %OP1_V, %OP2_V


 <State 7>: 8.42ns
ST_7: p_Val2_1 (54)  [1/2] 8.42ns  loc: Biquadv2/biquadv2.cpp:33
_ifconv:7  %p_Val2_1 = mul nsw i51 %OP1_V, %OP2_V

ST_7: tmp_10 (60)  [1/1] 0.00ns  loc: Biquadv2/biquadv2.cpp:33
_ifconv:13  %tmp_10 = call i1 @_ssdm_op_BitSelect.i1.i51.i32(i51 %p_Val2_1, i32 23)


 <State 8>: 8.07ns
ST_8: tmp_7 (55)  [1/1] 0.00ns  loc: Biquadv2/biquadv2.cpp:33
_ifconv:8  %tmp_7 = call i48 @_ssdm_op_BitConcatenate.i48.i24.i24(i24 %p_Val2_s, i24 0)

ST_8: tmp_7_cast (56)  [1/1] 0.00ns  loc: Biquadv2/biquadv2.cpp:33
_ifconv:9  %tmp_7_cast = sext i48 %tmp_7 to i51

ST_8: p_Val2_2 (57)  [1/1] 3.40ns  loc: Biquadv2/biquadv2.cpp:33
_ifconv:10  %p_Val2_2 = add i51 %tmp_7_cast, %p_Val2_1

ST_8: signbit (58)  [1/1] 0.00ns  loc: Biquadv2/biquadv2.cpp:33
_ifconv:11  %signbit = call i1 @_ssdm_op_BitSelect.i1.i51.i32(i51 %p_Val2_2, i32 50)

ST_8: p_Val2_3 (59)  [1/1] 0.00ns  loc: Biquadv2/biquadv2.cpp:33
_ifconv:12  %p_Val2_3 = call i24 @_ssdm_op_PartSelect.i24.i51.i32.i32(i51 %p_Val2_2, i32 24, i32 47)

ST_8: tmp_4 (61)  [1/1] 0.00ns  loc: Biquadv2/biquadv2.cpp:33
_ifconv:14  %tmp_4 = zext i1 %tmp_10 to i24

ST_8: tmp_11 (62)  [1/1] 0.00ns  loc: Biquadv2/biquadv2.cpp:33 (grouped into LUT with out node carry)
_ifconv:15  %tmp_11 = call i1 @_ssdm_op_BitSelect.i1.i51.i32(i51 %p_Val2_2, i32 47)

ST_8: p_Val2_4 (63)  [1/1] 2.60ns  loc: Biquadv2/biquadv2.cpp:33
_ifconv:16  %p_Val2_4 = add i24 %p_Val2_3, %tmp_4

ST_8: newsignbit (64)  [1/1] 0.00ns  loc: Biquadv2/biquadv2.cpp:33
_ifconv:17  %newsignbit = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %p_Val2_4, i32 23)

ST_8: tmp_s (65)  [1/1] 0.00ns  loc: Biquadv2/biquadv2.cpp:33 (grouped into LUT with out node carry)
_ifconv:18  %tmp_s = xor i1 %newsignbit, true

ST_8: carry (66)  [1/1] 2.07ns  loc: Biquadv2/biquadv2.cpp:33 (out node of the LUT)
_ifconv:19  %carry = and i1 %tmp_11, %tmp_s

ST_8: tmp_6 (68)  [1/1] 0.00ns  loc: Biquadv2/biquadv2.cpp:33
_ifconv:21  %tmp_6 = call i2 @_ssdm_op_PartSelect.i2.i51.i32.i32(i51 %p_Val2_2, i32 49, i32 50)

ST_8: Range2_all_ones (69)  [1/1] 2.07ns  loc: Biquadv2/biquadv2.cpp:33
_ifconv:22  %Range2_all_ones = icmp eq i2 %tmp_6, -1

ST_8: tmp_8 (70)  [1/1] 0.00ns  loc: Biquadv2/biquadv2.cpp:33
_ifconv:23  %tmp_8 = call i3 @_ssdm_op_PartSelect.i3.i51.i32.i32(i51 %p_Val2_2, i32 48, i32 50)

ST_8: Range1_all_ones (71)  [1/1] 2.07ns  loc: Biquadv2/biquadv2.cpp:33
_ifconv:24  %Range1_all_ones = icmp eq i3 %tmp_8, -1

ST_8: Range1_all_zeros (72)  [1/1] 2.07ns  loc: Biquadv2/biquadv2.cpp:33
_ifconv:25  %Range1_all_zeros = icmp eq i3 %tmp_8, 0


 <State 9>: 6.21ns
ST_9: tmp_13 (67)  [1/1] 0.00ns  loc: Biquadv2/biquadv2.cpp:33 (grouped into LUT with out node brmerge40_demorgan_i)
_ifconv:20  %tmp_13 = call i1 @_ssdm_op_BitSelect.i1.i51.i32(i51 %p_Val2_2, i32 48)

ST_9: deleted_zeros (73)  [1/1] 0.00ns  loc: Biquadv2/biquadv2.cpp:33 (grouped into LUT with out node brmerge_i_i_i)
_ifconv:26  %deleted_zeros = select i1 %carry, i1 %Range1_all_ones, i1 %Range1_all_zeros

ST_9: tmp_5 (74)  [1/1] 0.00ns  loc: Biquadv2/biquadv2.cpp:33 (grouped into LUT with out node brmerge40_demorgan_i)
_ifconv:27  %tmp_5 = xor i1 %tmp_13, true

ST_9: p_41_i_i (75)  [1/1] 0.00ns  loc: Biquadv2/biquadv2.cpp:33 (grouped into LUT with out node brmerge40_demorgan_i)
_ifconv:28  %p_41_i_i = and i1 %Range2_all_ones, %tmp_5

ST_9: deleted_ones (76)  [1/1] 0.00ns  loc: Biquadv2/biquadv2.cpp:33 (grouped into LUT with out node brmerge40_demorgan_i)
_ifconv:29  %deleted_ones = select i1 %carry, i1 %p_41_i_i, i1 %Range1_all_ones

ST_9: p_38_i_i (77)  [1/1] 2.07ns  loc: Biquadv2/biquadv2.cpp:33
_ifconv:30  %p_38_i_i = and i1 %carry, %Range1_all_ones

ST_9: p_not_i_i (78)  [1/1] 0.00ns  loc: Biquadv2/biquadv2.cpp:33 (grouped into LUT with out node brmerge_i_i_i)
_ifconv:31  %p_not_i_i = xor i1 %deleted_zeros, true

ST_9: brmerge_i_i (79)  [1/1] 0.00ns  loc: Biquadv2/biquadv2.cpp:33 (grouped into LUT with out node brmerge_i_i_i)
_ifconv:32  %brmerge_i_i = or i1 %newsignbit, %p_not_i_i

ST_9: tmp_9 (80)  [1/1] 2.07ns  loc: Biquadv2/biquadv2.cpp:33
_ifconv:33  %tmp_9 = xor i1 %signbit, true

ST_9: overflow (81)  [1/1] 0.00ns  loc: Biquadv2/biquadv2.cpp:33 (grouped into LUT with out node brmerge_i_i_i)
_ifconv:34  %overflow = and i1 %brmerge_i_i, %tmp_9

ST_9: brmerge40_demorgan_i (82)  [1/1] 2.07ns  loc: Biquadv2/biquadv2.cpp:33 (out node of the LUT)
_ifconv:35  %brmerge40_demorgan_i = and i1 %newsignbit, %deleted_ones

ST_9: tmp_demorgan (83)  [1/1] 0.00ns  loc: Biquadv2/biquadv2.cpp:33 (grouped into LUT with out node underflow)
_ifconv:36  %tmp_demorgan = or i1 %p_38_i_i, %brmerge40_demorgan_i

ST_9: tmp (84)  [1/1] 0.00ns  loc: Biquadv2/biquadv2.cpp:33 (grouped into LUT with out node underflow)
_ifconv:37  %tmp = xor i1 %tmp_demorgan, true

ST_9: underflow (85)  [1/1] 2.07ns  loc: Biquadv2/biquadv2.cpp:33 (out node of the LUT)
_ifconv:38  %underflow = and i1 %signbit, %tmp

ST_9: brmerge_i_i_i (86)  [1/1] 2.07ns  loc: Biquadv2/biquadv2.cpp:33 (out node of the LUT)
_ifconv:39  %brmerge_i_i_i = or i1 %underflow, %overflow


 <State 10>: 4.14ns
ST_10: tmp1 (87)  [1/1] 0.00ns  loc: Biquadv2/biquadv2.cpp:33 (grouped into LUT with out node result_V)
_ifconv:40  %tmp1 = or i1 %brmerge40_demorgan_i, %tmp_9

ST_10: underflow_not (88)  [1/1] 0.00ns  loc: Biquadv2/biquadv2.cpp:33 (grouped into LUT with out node result_V)
_ifconv:41  %underflow_not = or i1 %tmp1, %p_38_i_i

ST_10: p_Val2_4_mux (89)  [1/1] 2.07ns  loc: Biquadv2/biquadv2.cpp:33 (out node of the LUT)
_ifconv:42  %p_Val2_4_mux = select i1 %brmerge_i_i_i, i24 8388607, i24 %p_Val2_4

ST_10: p_Val2_4_4 (90)  [1/1] 0.00ns  loc: Biquadv2/biquadv2.cpp:33 (grouped into LUT with out node result_V)
_ifconv:43  %p_Val2_4_4 = select i1 %underflow, i24 -8388608, i24 %p_Val2_4

ST_10: result_V (91)  [1/1] 2.07ns  loc: Biquadv2/biquadv2.cpp:33 (out node of the LUT)
_ifconv:44  %result_V = select i1 %underflow_not, i24 %p_Val2_4_mux, i24 %p_Val2_4_4

ST_10: StgValue_98 (92)  [1/1] 0.00ns  loc: Biquadv2/biquadv2.cpp:32
_ifconv:45  br label %0


 <State 11>: 4.64ns
ST_11: samples_V_load (94)  [1/2] 2.32ns  loc: Biquadv2/biquadv2.cpp:36
:0  %samples_V_load = load i24* getelementptr inbounds ([5 x i24]* @samples_V, i32 0, i32 3), align 4

ST_11: StgValue_100 (95)  [1/1] 2.32ns  loc: Biquadv2/biquadv2.cpp:36
:1  store i24 %samples_V_load, i24* getelementptr inbounds ([5 x i24]* @samples_V, i32 0, i32 4), align 16

ST_11: StgValue_101 (96)  [1/1] 2.32ns  loc: Biquadv2/biquadv2.cpp:37
:2  store i24 %p_Val2_s, i24* getelementptr inbounds ([5 x i24]* @samples_V, i32 0, i32 3), align 4

ST_11: samples_V_load_1 (97)  [1/2] 2.32ns  loc: Biquadv2/biquadv2.cpp:38
:3  %samples_V_load_1 = load i24* getelementptr inbounds ([5 x i24]* @samples_V, i32 0, i32 1), align 4


 <State 12>: 2.32ns
ST_12: StgValue_103 (98)  [1/1] 2.32ns  loc: Biquadv2/biquadv2.cpp:38
:4  store i24 %samples_V_load_1, i24* getelementptr inbounds ([5 x i24]* @samples_V, i32 0, i32 2), align 8

ST_12: StgValue_104 (99)  [1/1] 2.32ns  loc: Biquadv2/biquadv2.cpp:39
:5  store i24 %inData_V_read, i24* getelementptr inbounds ([5 x i24]* @samples_V, i32 0, i32 1), align 4

ST_12: StgValue_105 (100)  [1/1] 1.00ns  loc: Biquadv2/biquadv2.cpp:41
:6  call void @_ssdm_op_Write.s_axilite.i24P(i24* %outData_V, i24 %p_Val2_s)

ST_12: StgValue_106 (101)  [1/1] 0.00ns  loc: Biquadv2/biquadv2.cpp:42
:7  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ b0_a0_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b1_a0_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b2_a0_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ a1_a0_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ a2_a0_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ inData_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ outData_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ coeffs_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[02]; IO mode=ap_memory:ce=0
Port [ samples_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[22]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
inData_V_read        (read             ) [ 0011111111111]
a2_a0_V_read         (read             ) [ 0011000000000]
a1_a0_V_read         (read             ) [ 0010000000000]
b2_a0_V_read         (read             ) [ 0010000000000]
b1_a0_V_read         (read             ) [ 0000000000000]
b0_a0_V_read         (read             ) [ 0000000000000]
StgValue_19          (store            ) [ 0000000000000]
StgValue_20          (store            ) [ 0000000000000]
StgValue_21          (store            ) [ 0000000000000]
StgValue_22          (store            ) [ 0000000000000]
StgValue_23          (specbitsmap      ) [ 0000000000000]
StgValue_24          (specbitsmap      ) [ 0000000000000]
StgValue_25          (specbitsmap      ) [ 0000000000000]
StgValue_26          (specbitsmap      ) [ 0000000000000]
StgValue_27          (specbitsmap      ) [ 0000000000000]
StgValue_28          (specbitsmap      ) [ 0000000000000]
StgValue_29          (specbitsmap      ) [ 0000000000000]
StgValue_30          (spectopmodule    ) [ 0000000000000]
StgValue_31          (specinterface    ) [ 0000000000000]
StgValue_32          (specinterface    ) [ 0000000000000]
StgValue_33          (specinterface    ) [ 0000000000000]
StgValue_34          (specinterface    ) [ 0000000000000]
StgValue_35          (specinterface    ) [ 0000000000000]
StgValue_36          (specinterface    ) [ 0000000000000]
StgValue_37          (specinterface    ) [ 0000000000000]
StgValue_38          (specinterface    ) [ 0000000000000]
StgValue_39          (store            ) [ 0000000000000]
StgValue_40          (store            ) [ 0000000000000]
StgValue_41          (br               ) [ 0001111111100]
p_Val2_s             (phi              ) [ 0000111110011]
p_s                  (phi              ) [ 0000100000000]
tmp_1                (icmp             ) [ 0000111111100]
empty                (speclooptripcount) [ 0000000000000]
i_V                  (add              ) [ 0001111111100]
StgValue_47          (br               ) [ 0000000000000]
tmp_2                (zext             ) [ 0000000000000]
coeffs_V_addr        (getelementptr    ) [ 0000010000000]
samples_V_addr       (getelementptr    ) [ 0000010000000]
coeffs_V_load        (load             ) [ 0000001000000]
samples_V_load_2     (load             ) [ 0000001000000]
OP1_V                (sext             ) [ 0000000100000]
OP2_V                (sext             ) [ 0000000100000]
p_Val2_1             (mul              ) [ 0000000010000]
tmp_10               (bitselect        ) [ 0000000010000]
tmp_7                (bitconcatenate   ) [ 0000000000000]
tmp_7_cast           (sext             ) [ 0000000000000]
p_Val2_2             (add              ) [ 0000000001000]
signbit              (bitselect        ) [ 0000000001000]
p_Val2_3             (partselect       ) [ 0000000000000]
tmp_4                (zext             ) [ 0000000000000]
tmp_11               (bitselect        ) [ 0000000000000]
p_Val2_4             (add              ) [ 0000000001100]
newsignbit           (bitselect        ) [ 0000000001000]
tmp_s                (xor              ) [ 0000000000000]
carry                (and              ) [ 0000000001000]
tmp_6                (partselect       ) [ 0000000000000]
Range2_all_ones      (icmp             ) [ 0000000001000]
tmp_8                (partselect       ) [ 0000000000000]
Range1_all_ones      (icmp             ) [ 0000000001000]
Range1_all_zeros     (icmp             ) [ 0000000001000]
tmp_13               (bitselect        ) [ 0000000000000]
deleted_zeros        (select           ) [ 0000000000000]
tmp_5                (xor              ) [ 0000000000000]
p_41_i_i             (and              ) [ 0000000000000]
deleted_ones         (select           ) [ 0000000000000]
p_38_i_i             (and              ) [ 0000000000100]
p_not_i_i            (xor              ) [ 0000000000000]
brmerge_i_i          (or               ) [ 0000000000000]
tmp_9                (xor              ) [ 0000000000100]
overflow             (and              ) [ 0000000000000]
brmerge40_demorgan_i (and              ) [ 0000000000100]
tmp_demorgan         (or               ) [ 0000000000000]
tmp                  (xor              ) [ 0000000000000]
underflow            (and              ) [ 0000000000100]
brmerge_i_i_i        (or               ) [ 0000000000100]
tmp1                 (or               ) [ 0000000000000]
underflow_not        (or               ) [ 0000000000000]
p_Val2_4_mux         (select           ) [ 0000000000000]
p_Val2_4_4           (select           ) [ 0000000000000]
result_V             (select           ) [ 0001111111100]
StgValue_98          (br               ) [ 0001111111100]
samples_V_load       (load             ) [ 0000000000000]
StgValue_100         (store            ) [ 0000000000000]
StgValue_101         (store            ) [ 0000000000000]
samples_V_load_1     (load             ) [ 0000000000001]
StgValue_103         (store            ) [ 0000000000000]
StgValue_104         (store            ) [ 0000000000000]
StgValue_105         (write            ) [ 0000000000000]
StgValue_106         (ret              ) [ 0000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="b0_a0_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b0_a0_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="b1_a0_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b1_a0_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="b2_a0_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b2_a0_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="a1_a0_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a1_a0_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="a2_a0_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a2_a0_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="inData_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inData_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="outData_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outData_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="coeffs_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="coeffs_V"/><MemPortTyVec>0 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="samples_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="samples_V"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i24"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i27"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="biquadv2_str"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i51.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i48.i24.i24"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i24.i51.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i24.i32"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i51.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i51.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.s_axilite.i24P"/></StgValue>
</bind>
</comp>

<comp id="106" class="1004" name="inData_V_read_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="24" slack="0"/>
<pin id="108" dir="0" index="1" bw="24" slack="0"/>
<pin id="109" dir="1" index="2" bw="24" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="inData_V_read/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="a2_a0_V_read_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="27" slack="0"/>
<pin id="114" dir="0" index="1" bw="27" slack="0"/>
<pin id="115" dir="1" index="2" bw="27" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a2_a0_V_read/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="a1_a0_V_read_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="27" slack="0"/>
<pin id="120" dir="0" index="1" bw="27" slack="0"/>
<pin id="121" dir="1" index="2" bw="27" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a1_a0_V_read/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="b2_a0_V_read_read_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="27" slack="0"/>
<pin id="126" dir="0" index="1" bw="27" slack="0"/>
<pin id="127" dir="1" index="2" bw="27" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b2_a0_V_read/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="b1_a0_V_read_read_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="27" slack="0"/>
<pin id="132" dir="0" index="1" bw="27" slack="0"/>
<pin id="133" dir="1" index="2" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b1_a0_V_read/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="b0_a0_V_read_read_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="27" slack="0"/>
<pin id="138" dir="0" index="1" bw="27" slack="0"/>
<pin id="139" dir="1" index="2" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b0_a0_V_read/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="StgValue_105_write_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="0" slack="0"/>
<pin id="144" dir="0" index="1" bw="24" slack="0"/>
<pin id="145" dir="0" index="2" bw="24" slack="2"/>
<pin id="146" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_105/12 "/>
</bind>
</comp>

<comp id="149" class="1004" name="grp_access_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="27" slack="0"/>
<pin id="151" dir="0" index="1" bw="27" slack="0"/>
<pin id="155" dir="0" index="3" bw="27" slack="0"/>
<pin id="156" dir="0" index="4" bw="27" slack="0"/>
<pin id="152" dir="1" index="2" bw="27" slack="2147483647"/>
<pin id="157" dir="1" index="5" bw="27" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_19/1 StgValue_20/1 StgValue_21/2 StgValue_22/2 StgValue_39/3 coeffs_V_load/4 "/>
</bind>
</comp>

<comp id="163" class="1004" name="grp_access_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="24" slack="0"/>
<pin id="165" dir="0" index="1" bw="24" slack="1"/>
<pin id="185" dir="0" index="3" bw="24" slack="0"/>
<pin id="186" dir="0" index="4" bw="24" slack="0"/>
<pin id="166" dir="1" index="2" bw="24" slack="0"/>
<pin id="187" dir="1" index="5" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="StgValue_40/3 samples_V_load_2/4 samples_V_load/4 samples_V_load_1/4 StgValue_100/11 StgValue_101/11 StgValue_103/12 StgValue_104/12 "/>
</bind>
</comp>

<comp id="168" class="1004" name="coeffs_V_addr_gep_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="27" slack="0"/>
<pin id="170" dir="0" index="1" bw="1" slack="0"/>
<pin id="171" dir="0" index="2" bw="3" slack="0"/>
<pin id="172" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="coeffs_V_addr/4 "/>
</bind>
</comp>

<comp id="176" class="1004" name="samples_V_addr_gep_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="24" slack="0"/>
<pin id="178" dir="0" index="1" bw="1" slack="0"/>
<pin id="179" dir="0" index="2" bw="3" slack="0"/>
<pin id="180" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="samples_V_addr/4 "/>
</bind>
</comp>

<comp id="193" class="1005" name="p_Val2_s_reg_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="24" slack="1"/>
<pin id="195" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_s (phireg) "/>
</bind>
</comp>

<comp id="199" class="1004" name="p_Val2_s_phi_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="1" slack="1"/>
<pin id="201" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="202" dir="0" index="2" bw="24" slack="1"/>
<pin id="203" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="204" dir="1" index="4" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_s/4 "/>
</bind>
</comp>

<comp id="207" class="1005" name="p_s_reg_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="3" slack="1"/>
<pin id="209" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="p_s (phireg) "/>
</bind>
</comp>

<comp id="211" class="1004" name="p_s_phi_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="1" slack="1"/>
<pin id="213" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="214" dir="0" index="2" bw="3" slack="0"/>
<pin id="215" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="216" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_s/4 "/>
</bind>
</comp>

<comp id="218" class="1005" name="reg_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="24" slack="1"/>
<pin id="220" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="samples_V_load_2 samples_V_load_1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="tmp_1_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="3" slack="0"/>
<pin id="226" dir="0" index="1" bw="3" slack="0"/>
<pin id="227" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_1/4 "/>
</bind>
</comp>

<comp id="230" class="1004" name="i_V_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="3" slack="0"/>
<pin id="232" dir="0" index="1" bw="1" slack="0"/>
<pin id="233" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_V/4 "/>
</bind>
</comp>

<comp id="236" class="1004" name="tmp_2_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="3" slack="0"/>
<pin id="238" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_2/4 "/>
</bind>
</comp>

<comp id="242" class="1004" name="OP1_V_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="27" slack="1"/>
<pin id="244" dir="1" index="1" bw="51" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP1_V/6 "/>
</bind>
</comp>

<comp id="245" class="1004" name="OP2_V_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="24" slack="1"/>
<pin id="247" dir="1" index="1" bw="51" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP2_V/6 "/>
</bind>
</comp>

<comp id="249" class="1004" name="grp_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="27" slack="0"/>
<pin id="251" dir="0" index="1" bw="24" slack="0"/>
<pin id="252" dir="1" index="2" bw="51" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_1/6 "/>
</bind>
</comp>

<comp id="255" class="1004" name="tmp_10_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="1" slack="0"/>
<pin id="257" dir="0" index="1" bw="51" slack="0"/>
<pin id="258" dir="0" index="2" bw="6" slack="0"/>
<pin id="259" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_10/7 "/>
</bind>
</comp>

<comp id="263" class="1004" name="tmp_7_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="48" slack="0"/>
<pin id="265" dir="0" index="1" bw="24" slack="4"/>
<pin id="266" dir="0" index="2" bw="1" slack="0"/>
<pin id="267" dir="1" index="3" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_7/8 "/>
</bind>
</comp>

<comp id="271" class="1004" name="tmp_7_cast_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="48" slack="0"/>
<pin id="273" dir="1" index="1" bw="51" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_7_cast/8 "/>
</bind>
</comp>

<comp id="275" class="1004" name="p_Val2_2_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="48" slack="0"/>
<pin id="277" dir="0" index="1" bw="51" slack="1"/>
<pin id="278" dir="1" index="2" bw="51" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_2/8 "/>
</bind>
</comp>

<comp id="280" class="1004" name="signbit_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="1" slack="0"/>
<pin id="282" dir="0" index="1" bw="51" slack="0"/>
<pin id="283" dir="0" index="2" bw="7" slack="0"/>
<pin id="284" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="signbit/8 "/>
</bind>
</comp>

<comp id="288" class="1004" name="p_Val2_3_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="24" slack="0"/>
<pin id="290" dir="0" index="1" bw="51" slack="0"/>
<pin id="291" dir="0" index="2" bw="6" slack="0"/>
<pin id="292" dir="0" index="3" bw="7" slack="0"/>
<pin id="293" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_3/8 "/>
</bind>
</comp>

<comp id="298" class="1004" name="tmp_4_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="1" slack="1"/>
<pin id="300" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_4/8 "/>
</bind>
</comp>

<comp id="301" class="1004" name="tmp_11_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="1" slack="0"/>
<pin id="303" dir="0" index="1" bw="51" slack="0"/>
<pin id="304" dir="0" index="2" bw="7" slack="0"/>
<pin id="305" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_11/8 "/>
</bind>
</comp>

<comp id="309" class="1004" name="p_Val2_4_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="24" slack="0"/>
<pin id="311" dir="0" index="1" bw="1" slack="0"/>
<pin id="312" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_4/8 "/>
</bind>
</comp>

<comp id="315" class="1004" name="newsignbit_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="1" slack="0"/>
<pin id="317" dir="0" index="1" bw="24" slack="0"/>
<pin id="318" dir="0" index="2" bw="6" slack="0"/>
<pin id="319" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="newsignbit/8 "/>
</bind>
</comp>

<comp id="323" class="1004" name="tmp_s_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="1" slack="0"/>
<pin id="325" dir="0" index="1" bw="1" slack="0"/>
<pin id="326" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_s/8 "/>
</bind>
</comp>

<comp id="329" class="1004" name="carry_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="1" slack="0"/>
<pin id="331" dir="0" index="1" bw="1" slack="0"/>
<pin id="332" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="carry/8 "/>
</bind>
</comp>

<comp id="335" class="1004" name="tmp_6_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="2" slack="0"/>
<pin id="337" dir="0" index="1" bw="51" slack="0"/>
<pin id="338" dir="0" index="2" bw="7" slack="0"/>
<pin id="339" dir="0" index="3" bw="7" slack="0"/>
<pin id="340" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_6/8 "/>
</bind>
</comp>

<comp id="345" class="1004" name="Range2_all_ones_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="2" slack="0"/>
<pin id="347" dir="0" index="1" bw="1" slack="0"/>
<pin id="348" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="Range2_all_ones/8 "/>
</bind>
</comp>

<comp id="351" class="1004" name="tmp_8_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="3" slack="0"/>
<pin id="353" dir="0" index="1" bw="51" slack="0"/>
<pin id="354" dir="0" index="2" bw="7" slack="0"/>
<pin id="355" dir="0" index="3" bw="7" slack="0"/>
<pin id="356" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_8/8 "/>
</bind>
</comp>

<comp id="361" class="1004" name="Range1_all_ones_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="3" slack="0"/>
<pin id="363" dir="0" index="1" bw="1" slack="0"/>
<pin id="364" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="Range1_all_ones/8 "/>
</bind>
</comp>

<comp id="367" class="1004" name="Range1_all_zeros_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="3" slack="0"/>
<pin id="369" dir="0" index="1" bw="1" slack="0"/>
<pin id="370" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="Range1_all_zeros/8 "/>
</bind>
</comp>

<comp id="373" class="1004" name="tmp_13_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="1" slack="0"/>
<pin id="375" dir="0" index="1" bw="51" slack="1"/>
<pin id="376" dir="0" index="2" bw="7" slack="0"/>
<pin id="377" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_13/9 "/>
</bind>
</comp>

<comp id="380" class="1004" name="deleted_zeros_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="1" slack="1"/>
<pin id="382" dir="0" index="1" bw="1" slack="1"/>
<pin id="383" dir="0" index="2" bw="1" slack="1"/>
<pin id="384" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="deleted_zeros/9 "/>
</bind>
</comp>

<comp id="385" class="1004" name="tmp_5_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="1" slack="0"/>
<pin id="387" dir="0" index="1" bw="1" slack="0"/>
<pin id="388" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_5/9 "/>
</bind>
</comp>

<comp id="391" class="1004" name="p_41_i_i_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="1" slack="1"/>
<pin id="393" dir="0" index="1" bw="1" slack="0"/>
<pin id="394" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_41_i_i/9 "/>
</bind>
</comp>

<comp id="396" class="1004" name="deleted_ones_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="1" slack="1"/>
<pin id="398" dir="0" index="1" bw="1" slack="0"/>
<pin id="399" dir="0" index="2" bw="1" slack="1"/>
<pin id="400" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="deleted_ones/9 "/>
</bind>
</comp>

<comp id="402" class="1004" name="p_38_i_i_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="1" slack="1"/>
<pin id="404" dir="0" index="1" bw="1" slack="1"/>
<pin id="405" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_38_i_i/9 "/>
</bind>
</comp>

<comp id="406" class="1004" name="p_not_i_i_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="1" slack="0"/>
<pin id="408" dir="0" index="1" bw="1" slack="0"/>
<pin id="409" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="p_not_i_i/9 "/>
</bind>
</comp>

<comp id="412" class="1004" name="brmerge_i_i_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="1" slack="1"/>
<pin id="414" dir="0" index="1" bw="1" slack="0"/>
<pin id="415" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge_i_i/9 "/>
</bind>
</comp>

<comp id="417" class="1004" name="tmp_9_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="1" slack="1"/>
<pin id="419" dir="0" index="1" bw="1" slack="0"/>
<pin id="420" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_9/9 "/>
</bind>
</comp>

<comp id="422" class="1004" name="overflow_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="1" slack="0"/>
<pin id="424" dir="0" index="1" bw="1" slack="0"/>
<pin id="425" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="overflow/9 "/>
</bind>
</comp>

<comp id="428" class="1004" name="brmerge40_demorgan_i_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="1" slack="1"/>
<pin id="430" dir="0" index="1" bw="1" slack="0"/>
<pin id="431" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="brmerge40_demorgan_i/9 "/>
</bind>
</comp>

<comp id="433" class="1004" name="tmp_demorgan_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="1" slack="0"/>
<pin id="435" dir="0" index="1" bw="1" slack="0"/>
<pin id="436" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_demorgan/9 "/>
</bind>
</comp>

<comp id="439" class="1004" name="tmp_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="1" slack="0"/>
<pin id="441" dir="0" index="1" bw="1" slack="0"/>
<pin id="442" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp/9 "/>
</bind>
</comp>

<comp id="445" class="1004" name="underflow_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="1" slack="1"/>
<pin id="447" dir="0" index="1" bw="1" slack="0"/>
<pin id="448" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="underflow/9 "/>
</bind>
</comp>

<comp id="450" class="1004" name="brmerge_i_i_i_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="1" slack="0"/>
<pin id="452" dir="0" index="1" bw="1" slack="0"/>
<pin id="453" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge_i_i_i/9 "/>
</bind>
</comp>

<comp id="456" class="1004" name="tmp1_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="1" slack="1"/>
<pin id="458" dir="0" index="1" bw="1" slack="1"/>
<pin id="459" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp1/10 "/>
</bind>
</comp>

<comp id="460" class="1004" name="underflow_not_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="1" slack="0"/>
<pin id="462" dir="0" index="1" bw="1" slack="1"/>
<pin id="463" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="underflow_not/10 "/>
</bind>
</comp>

<comp id="465" class="1004" name="p_Val2_4_mux_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="1" slack="1"/>
<pin id="467" dir="0" index="1" bw="24" slack="0"/>
<pin id="468" dir="0" index="2" bw="24" slack="2"/>
<pin id="469" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_4_mux/10 "/>
</bind>
</comp>

<comp id="471" class="1004" name="p_Val2_4_4_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="1" slack="1"/>
<pin id="473" dir="0" index="1" bw="24" slack="0"/>
<pin id="474" dir="0" index="2" bw="24" slack="2"/>
<pin id="475" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_4_4/10 "/>
</bind>
</comp>

<comp id="477" class="1004" name="result_V_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="1" slack="0"/>
<pin id="479" dir="0" index="1" bw="24" slack="0"/>
<pin id="480" dir="0" index="2" bw="24" slack="0"/>
<pin id="481" dir="1" index="3" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="result_V/10 "/>
</bind>
</comp>

<comp id="485" class="1005" name="inData_V_read_reg_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="24" slack="2"/>
<pin id="487" dir="1" index="1" bw="24" slack="2"/>
</pin_list>
<bind>
<opset="inData_V_read "/>
</bind>
</comp>

<comp id="490" class="1005" name="a2_a0_V_read_reg_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="27" slack="2"/>
<pin id="492" dir="1" index="1" bw="27" slack="2"/>
</pin_list>
<bind>
<opset="a2_a0_V_read "/>
</bind>
</comp>

<comp id="495" class="1005" name="a1_a0_V_read_reg_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="27" slack="1"/>
<pin id="497" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="a1_a0_V_read "/>
</bind>
</comp>

<comp id="500" class="1005" name="b2_a0_V_read_reg_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="27" slack="1"/>
<pin id="502" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="b2_a0_V_read "/>
</bind>
</comp>

<comp id="508" class="1005" name="i_V_reg_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="3" slack="0"/>
<pin id="510" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i_V "/>
</bind>
</comp>

<comp id="513" class="1005" name="coeffs_V_addr_reg_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="3" slack="1"/>
<pin id="515" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="coeffs_V_addr "/>
</bind>
</comp>

<comp id="518" class="1005" name="samples_V_addr_reg_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="3" slack="1"/>
<pin id="520" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="samples_V_addr "/>
</bind>
</comp>

<comp id="523" class="1005" name="coeffs_V_load_reg_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="27" slack="1"/>
<pin id="525" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="coeffs_V_load "/>
</bind>
</comp>

<comp id="528" class="1005" name="OP1_V_reg_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="51" slack="1"/>
<pin id="530" dir="1" index="1" bw="51" slack="1"/>
</pin_list>
<bind>
<opset="OP1_V "/>
</bind>
</comp>

<comp id="533" class="1005" name="OP2_V_reg_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="51" slack="1"/>
<pin id="535" dir="1" index="1" bw="51" slack="1"/>
</pin_list>
<bind>
<opset="OP2_V "/>
</bind>
</comp>

<comp id="538" class="1005" name="p_Val2_1_reg_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="51" slack="1"/>
<pin id="540" dir="1" index="1" bw="51" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_1 "/>
</bind>
</comp>

<comp id="543" class="1005" name="tmp_10_reg_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="1" slack="1"/>
<pin id="545" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_10 "/>
</bind>
</comp>

<comp id="548" class="1005" name="p_Val2_2_reg_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="51" slack="1"/>
<pin id="550" dir="1" index="1" bw="51" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_2 "/>
</bind>
</comp>

<comp id="553" class="1005" name="signbit_reg_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="1" slack="1"/>
<pin id="555" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="signbit "/>
</bind>
</comp>

<comp id="559" class="1005" name="p_Val2_4_reg_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="24" slack="2"/>
<pin id="561" dir="1" index="1" bw="24" slack="2"/>
</pin_list>
<bind>
<opset="p_Val2_4 "/>
</bind>
</comp>

<comp id="565" class="1005" name="newsignbit_reg_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="1" slack="1"/>
<pin id="567" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="newsignbit "/>
</bind>
</comp>

<comp id="571" class="1005" name="carry_reg_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="1" slack="1"/>
<pin id="573" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="carry "/>
</bind>
</comp>

<comp id="578" class="1005" name="Range2_all_ones_reg_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="1" slack="1"/>
<pin id="580" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="Range2_all_ones "/>
</bind>
</comp>

<comp id="583" class="1005" name="Range1_all_ones_reg_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="1" slack="1"/>
<pin id="585" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="Range1_all_ones "/>
</bind>
</comp>

<comp id="590" class="1005" name="Range1_all_zeros_reg_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="1" slack="1"/>
<pin id="592" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="Range1_all_zeros "/>
</bind>
</comp>

<comp id="595" class="1005" name="p_38_i_i_reg_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="1" slack="1"/>
<pin id="597" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_38_i_i "/>
</bind>
</comp>

<comp id="600" class="1005" name="tmp_9_reg_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="1" slack="1"/>
<pin id="602" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="605" class="1005" name="brmerge40_demorgan_i_reg_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="1" slack="1"/>
<pin id="607" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="brmerge40_demorgan_i "/>
</bind>
</comp>

<comp id="610" class="1005" name="underflow_reg_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="1" slack="1"/>
<pin id="612" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="underflow "/>
</bind>
</comp>

<comp id="615" class="1005" name="brmerge_i_i_i_reg_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="1" slack="1"/>
<pin id="617" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="brmerge_i_i_i "/>
</bind>
</comp>

<comp id="620" class="1005" name="result_V_reg_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="24" slack="1"/>
<pin id="622" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="result_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="110"><net_src comp="18" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="10" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="20" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="8" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="122"><net_src comp="20" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="6" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="20" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="4" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="20" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="2" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="140"><net_src comp="20" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="0" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="147"><net_src comp="104" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="148"><net_src comp="12" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="153"><net_src comp="136" pin="2"/><net_sink comp="149" pin=1"/></net>

<net id="154"><net_src comp="22" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="158"><net_src comp="130" pin="2"/><net_sink comp="149" pin=4"/></net>

<net id="159"><net_src comp="24" pin="0"/><net_sink comp="149" pin=3"/></net>

<net id="160"><net_src comp="26" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="161"><net_src comp="28" pin="0"/><net_sink comp="149" pin=3"/></net>

<net id="162"><net_src comp="46" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="167"><net_src comp="48" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="173"><net_src comp="14" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="174"><net_src comp="40" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="175"><net_src comp="168" pin="3"/><net_sink comp="149" pin=3"/></net>

<net id="181"><net_src comp="16" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="182"><net_src comp="40" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="183"><net_src comp="176" pin="3"/><net_sink comp="163" pin=0"/></net>

<net id="184"><net_src comp="62" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="188"><net_src comp="64" pin="0"/><net_sink comp="163" pin=3"/></net>

<net id="189"><net_src comp="163" pin="2"/><net_sink comp="163" pin=4"/></net>

<net id="190"><net_src comp="100" pin="0"/><net_sink comp="163" pin=3"/></net>

<net id="191"><net_src comp="102" pin="0"/><net_sink comp="163" pin=3"/></net>

<net id="192"><net_src comp="64" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="196"><net_src comp="50" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="197"><net_src comp="193" pin="1"/><net_sink comp="163" pin=1"/></net>

<net id="198"><net_src comp="193" pin="1"/><net_sink comp="142" pin=2"/></net>

<net id="205"><net_src comp="193" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="206"><net_src comp="199" pin="4"/><net_sink comp="193" pin=0"/></net>

<net id="210"><net_src comp="52" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="217"><net_src comp="207" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="221"><net_src comp="163" pin="2"/><net_sink comp="218" pin=0"/></net>

<net id="222"><net_src comp="163" pin="5"/><net_sink comp="218" pin=0"/></net>

<net id="223"><net_src comp="218" pin="1"/><net_sink comp="163" pin=4"/></net>

<net id="228"><net_src comp="211" pin="4"/><net_sink comp="224" pin=0"/></net>

<net id="229"><net_src comp="54" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="234"><net_src comp="211" pin="4"/><net_sink comp="230" pin=0"/></net>

<net id="235"><net_src comp="60" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="239"><net_src comp="211" pin="4"/><net_sink comp="236" pin=0"/></net>

<net id="240"><net_src comp="236" pin="1"/><net_sink comp="168" pin=2"/></net>

<net id="241"><net_src comp="236" pin="1"/><net_sink comp="176" pin=2"/></net>

<net id="248"><net_src comp="218" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="253"><net_src comp="242" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="254"><net_src comp="245" pin="1"/><net_sink comp="249" pin=1"/></net>

<net id="260"><net_src comp="66" pin="0"/><net_sink comp="255" pin=0"/></net>

<net id="261"><net_src comp="249" pin="2"/><net_sink comp="255" pin=1"/></net>

<net id="262"><net_src comp="68" pin="0"/><net_sink comp="255" pin=2"/></net>

<net id="268"><net_src comp="70" pin="0"/><net_sink comp="263" pin=0"/></net>

<net id="269"><net_src comp="193" pin="1"/><net_sink comp="263" pin=1"/></net>

<net id="270"><net_src comp="50" pin="0"/><net_sink comp="263" pin=2"/></net>

<net id="274"><net_src comp="263" pin="3"/><net_sink comp="271" pin=0"/></net>

<net id="279"><net_src comp="271" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="285"><net_src comp="66" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="286"><net_src comp="275" pin="2"/><net_sink comp="280" pin=1"/></net>

<net id="287"><net_src comp="72" pin="0"/><net_sink comp="280" pin=2"/></net>

<net id="294"><net_src comp="74" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="295"><net_src comp="275" pin="2"/><net_sink comp="288" pin=1"/></net>

<net id="296"><net_src comp="76" pin="0"/><net_sink comp="288" pin=2"/></net>

<net id="297"><net_src comp="78" pin="0"/><net_sink comp="288" pin=3"/></net>

<net id="306"><net_src comp="66" pin="0"/><net_sink comp="301" pin=0"/></net>

<net id="307"><net_src comp="275" pin="2"/><net_sink comp="301" pin=1"/></net>

<net id="308"><net_src comp="78" pin="0"/><net_sink comp="301" pin=2"/></net>

<net id="313"><net_src comp="288" pin="4"/><net_sink comp="309" pin=0"/></net>

<net id="314"><net_src comp="298" pin="1"/><net_sink comp="309" pin=1"/></net>

<net id="320"><net_src comp="80" pin="0"/><net_sink comp="315" pin=0"/></net>

<net id="321"><net_src comp="309" pin="2"/><net_sink comp="315" pin=1"/></net>

<net id="322"><net_src comp="68" pin="0"/><net_sink comp="315" pin=2"/></net>

<net id="327"><net_src comp="315" pin="3"/><net_sink comp="323" pin=0"/></net>

<net id="328"><net_src comp="82" pin="0"/><net_sink comp="323" pin=1"/></net>

<net id="333"><net_src comp="301" pin="3"/><net_sink comp="329" pin=0"/></net>

<net id="334"><net_src comp="323" pin="2"/><net_sink comp="329" pin=1"/></net>

<net id="341"><net_src comp="84" pin="0"/><net_sink comp="335" pin=0"/></net>

<net id="342"><net_src comp="275" pin="2"/><net_sink comp="335" pin=1"/></net>

<net id="343"><net_src comp="86" pin="0"/><net_sink comp="335" pin=2"/></net>

<net id="344"><net_src comp="72" pin="0"/><net_sink comp="335" pin=3"/></net>

<net id="349"><net_src comp="335" pin="4"/><net_sink comp="345" pin=0"/></net>

<net id="350"><net_src comp="88" pin="0"/><net_sink comp="345" pin=1"/></net>

<net id="357"><net_src comp="90" pin="0"/><net_sink comp="351" pin=0"/></net>

<net id="358"><net_src comp="275" pin="2"/><net_sink comp="351" pin=1"/></net>

<net id="359"><net_src comp="92" pin="0"/><net_sink comp="351" pin=2"/></net>

<net id="360"><net_src comp="72" pin="0"/><net_sink comp="351" pin=3"/></net>

<net id="365"><net_src comp="351" pin="4"/><net_sink comp="361" pin=0"/></net>

<net id="366"><net_src comp="94" pin="0"/><net_sink comp="361" pin=1"/></net>

<net id="371"><net_src comp="351" pin="4"/><net_sink comp="367" pin=0"/></net>

<net id="372"><net_src comp="52" pin="0"/><net_sink comp="367" pin=1"/></net>

<net id="378"><net_src comp="66" pin="0"/><net_sink comp="373" pin=0"/></net>

<net id="379"><net_src comp="92" pin="0"/><net_sink comp="373" pin=2"/></net>

<net id="389"><net_src comp="373" pin="3"/><net_sink comp="385" pin=0"/></net>

<net id="390"><net_src comp="82" pin="0"/><net_sink comp="385" pin=1"/></net>

<net id="395"><net_src comp="385" pin="2"/><net_sink comp="391" pin=1"/></net>

<net id="401"><net_src comp="391" pin="2"/><net_sink comp="396" pin=1"/></net>

<net id="410"><net_src comp="380" pin="3"/><net_sink comp="406" pin=0"/></net>

<net id="411"><net_src comp="82" pin="0"/><net_sink comp="406" pin=1"/></net>

<net id="416"><net_src comp="406" pin="2"/><net_sink comp="412" pin=1"/></net>

<net id="421"><net_src comp="82" pin="0"/><net_sink comp="417" pin=1"/></net>

<net id="426"><net_src comp="412" pin="2"/><net_sink comp="422" pin=0"/></net>

<net id="427"><net_src comp="417" pin="2"/><net_sink comp="422" pin=1"/></net>

<net id="432"><net_src comp="396" pin="3"/><net_sink comp="428" pin=1"/></net>

<net id="437"><net_src comp="402" pin="2"/><net_sink comp="433" pin=0"/></net>

<net id="438"><net_src comp="428" pin="2"/><net_sink comp="433" pin=1"/></net>

<net id="443"><net_src comp="433" pin="2"/><net_sink comp="439" pin=0"/></net>

<net id="444"><net_src comp="82" pin="0"/><net_sink comp="439" pin=1"/></net>

<net id="449"><net_src comp="439" pin="2"/><net_sink comp="445" pin=1"/></net>

<net id="454"><net_src comp="445" pin="2"/><net_sink comp="450" pin=0"/></net>

<net id="455"><net_src comp="422" pin="2"/><net_sink comp="450" pin=1"/></net>

<net id="464"><net_src comp="456" pin="2"/><net_sink comp="460" pin=0"/></net>

<net id="470"><net_src comp="96" pin="0"/><net_sink comp="465" pin=1"/></net>

<net id="476"><net_src comp="98" pin="0"/><net_sink comp="471" pin=1"/></net>

<net id="482"><net_src comp="460" pin="2"/><net_sink comp="477" pin=0"/></net>

<net id="483"><net_src comp="465" pin="3"/><net_sink comp="477" pin=1"/></net>

<net id="484"><net_src comp="471" pin="3"/><net_sink comp="477" pin=2"/></net>

<net id="488"><net_src comp="106" pin="2"/><net_sink comp="485" pin=0"/></net>

<net id="489"><net_src comp="485" pin="1"/><net_sink comp="163" pin=1"/></net>

<net id="493"><net_src comp="112" pin="2"/><net_sink comp="490" pin=0"/></net>

<net id="494"><net_src comp="490" pin="1"/><net_sink comp="149" pin=1"/></net>

<net id="498"><net_src comp="118" pin="2"/><net_sink comp="495" pin=0"/></net>

<net id="499"><net_src comp="495" pin="1"/><net_sink comp="149" pin=4"/></net>

<net id="503"><net_src comp="124" pin="2"/><net_sink comp="500" pin=0"/></net>

<net id="504"><net_src comp="500" pin="1"/><net_sink comp="149" pin=1"/></net>

<net id="511"><net_src comp="230" pin="2"/><net_sink comp="508" pin=0"/></net>

<net id="512"><net_src comp="508" pin="1"/><net_sink comp="211" pin=2"/></net>

<net id="516"><net_src comp="168" pin="3"/><net_sink comp="513" pin=0"/></net>

<net id="517"><net_src comp="513" pin="1"/><net_sink comp="149" pin=3"/></net>

<net id="521"><net_src comp="176" pin="3"/><net_sink comp="518" pin=0"/></net>

<net id="522"><net_src comp="518" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="526"><net_src comp="149" pin="5"/><net_sink comp="523" pin=0"/></net>

<net id="527"><net_src comp="523" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="531"><net_src comp="242" pin="1"/><net_sink comp="528" pin=0"/></net>

<net id="532"><net_src comp="528" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="536"><net_src comp="245" pin="1"/><net_sink comp="533" pin=0"/></net>

<net id="537"><net_src comp="533" pin="1"/><net_sink comp="249" pin=1"/></net>

<net id="541"><net_src comp="249" pin="2"/><net_sink comp="538" pin=0"/></net>

<net id="542"><net_src comp="538" pin="1"/><net_sink comp="275" pin=1"/></net>

<net id="546"><net_src comp="255" pin="3"/><net_sink comp="543" pin=0"/></net>

<net id="547"><net_src comp="543" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="551"><net_src comp="275" pin="2"/><net_sink comp="548" pin=0"/></net>

<net id="552"><net_src comp="548" pin="1"/><net_sink comp="373" pin=1"/></net>

<net id="556"><net_src comp="280" pin="3"/><net_sink comp="553" pin=0"/></net>

<net id="557"><net_src comp="553" pin="1"/><net_sink comp="417" pin=0"/></net>

<net id="558"><net_src comp="553" pin="1"/><net_sink comp="445" pin=0"/></net>

<net id="562"><net_src comp="309" pin="2"/><net_sink comp="559" pin=0"/></net>

<net id="563"><net_src comp="559" pin="1"/><net_sink comp="465" pin=2"/></net>

<net id="564"><net_src comp="559" pin="1"/><net_sink comp="471" pin=2"/></net>

<net id="568"><net_src comp="315" pin="3"/><net_sink comp="565" pin=0"/></net>

<net id="569"><net_src comp="565" pin="1"/><net_sink comp="412" pin=0"/></net>

<net id="570"><net_src comp="565" pin="1"/><net_sink comp="428" pin=0"/></net>

<net id="574"><net_src comp="329" pin="2"/><net_sink comp="571" pin=0"/></net>

<net id="575"><net_src comp="571" pin="1"/><net_sink comp="380" pin=0"/></net>

<net id="576"><net_src comp="571" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="577"><net_src comp="571" pin="1"/><net_sink comp="402" pin=0"/></net>

<net id="581"><net_src comp="345" pin="2"/><net_sink comp="578" pin=0"/></net>

<net id="582"><net_src comp="578" pin="1"/><net_sink comp="391" pin=0"/></net>

<net id="586"><net_src comp="361" pin="2"/><net_sink comp="583" pin=0"/></net>

<net id="587"><net_src comp="583" pin="1"/><net_sink comp="380" pin=1"/></net>

<net id="588"><net_src comp="583" pin="1"/><net_sink comp="396" pin=2"/></net>

<net id="589"><net_src comp="583" pin="1"/><net_sink comp="402" pin=1"/></net>

<net id="593"><net_src comp="367" pin="2"/><net_sink comp="590" pin=0"/></net>

<net id="594"><net_src comp="590" pin="1"/><net_sink comp="380" pin=2"/></net>

<net id="598"><net_src comp="402" pin="2"/><net_sink comp="595" pin=0"/></net>

<net id="599"><net_src comp="595" pin="1"/><net_sink comp="460" pin=1"/></net>

<net id="603"><net_src comp="417" pin="2"/><net_sink comp="600" pin=0"/></net>

<net id="604"><net_src comp="600" pin="1"/><net_sink comp="456" pin=1"/></net>

<net id="608"><net_src comp="428" pin="2"/><net_sink comp="605" pin=0"/></net>

<net id="609"><net_src comp="605" pin="1"/><net_sink comp="456" pin=0"/></net>

<net id="613"><net_src comp="445" pin="2"/><net_sink comp="610" pin=0"/></net>

<net id="614"><net_src comp="610" pin="1"/><net_sink comp="471" pin=0"/></net>

<net id="618"><net_src comp="450" pin="2"/><net_sink comp="615" pin=0"/></net>

<net id="619"><net_src comp="615" pin="1"/><net_sink comp="465" pin=0"/></net>

<net id="623"><net_src comp="477" pin="3"/><net_sink comp="620" pin=0"/></net>

<net id="624"><net_src comp="620" pin="1"/><net_sink comp="199" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: outData_V | {12 }
	Port: coeffs_V | {1 2 3 }
	Port: samples_V | {3 11 12 }
 - Input state : 
	Port: biquadv2 : b0_a0_V | {1 }
	Port: biquadv2 : b1_a0_V | {1 }
	Port: biquadv2 : b2_a0_V | {1 }
	Port: biquadv2 : a1_a0_V | {1 }
	Port: biquadv2 : a2_a0_V | {1 }
	Port: biquadv2 : inData_V | {1 }
	Port: biquadv2 : coeffs_V | {4 5 }
	Port: biquadv2 : samples_V | {4 5 11 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
		tmp_1 : 1
		i_V : 1
		StgValue_47 : 2
		tmp_2 : 1
		coeffs_V_addr : 2
		coeffs_V_load : 3
		samples_V_addr : 2
		samples_V_load_2 : 3
	State 5
	State 6
		p_Val2_1 : 1
	State 7
		tmp_10 : 1
	State 8
		tmp_7_cast : 1
		p_Val2_2 : 2
		signbit : 3
		p_Val2_3 : 3
		tmp_11 : 3
		p_Val2_4 : 4
		newsignbit : 5
		tmp_s : 6
		carry : 6
		tmp_6 : 3
		Range2_all_ones : 4
		tmp_8 : 3
		Range1_all_ones : 4
		Range1_all_zeros : 4
	State 9
		tmp_5 : 1
		p_41_i_i : 1
		deleted_ones : 1
		p_not_i_i : 1
		brmerge_i_i : 1
		overflow : 1
		brmerge40_demorgan_i : 2
		tmp_demorgan : 2
		tmp : 2
		underflow : 2
		brmerge_i_i_i : 2
	State 10
	State 11
		StgValue_100 : 1
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|
| Operation|       Functional Unit       |  DSP48E |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|
|    mul   |          grp_fu_249         |    3    |   165   |   180   |
|----------|-----------------------------|---------|---------|---------|
|          |          i_V_fu_230         |    0    |    14   |    9    |
|    add   |       p_Val2_2_fu_275       |    0    |   158   |    56   |
|          |       p_Val2_4_fu_309       |    0    |    77   |    29   |
|----------|-----------------------------|---------|---------|---------|
|          |     deleted_zeros_fu_380    |    0    |    0    |    2    |
|          |     deleted_ones_fu_396     |    0    |    0    |    2    |
|  select  |     p_Val2_4_mux_fu_465     |    0    |    0    |    24   |
|          |      p_Val2_4_4_fu_471      |    0    |    0    |    24   |
|          |       result_V_fu_477       |    0    |    0    |    24   |
|----------|-----------------------------|---------|---------|---------|
|          |         carry_fu_329        |    0    |    0    |    2    |
|          |       p_41_i_i_fu_391       |    0    |    0    |    2    |
|    and   |       p_38_i_i_fu_402       |    0    |    0    |    2    |
|          |       overflow_fu_422       |    0    |    0    |    2    |
|          | brmerge40_demorgan_i_fu_428 |    0    |    0    |    2    |
|          |       underflow_fu_445      |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|
|          |         tmp_s_fu_323        |    0    |    0    |    2    |
|          |         tmp_5_fu_385        |    0    |    0    |    2    |
|    xor   |       p_not_i_i_fu_406      |    0    |    0    |    2    |
|          |         tmp_9_fu_417        |    0    |    0    |    2    |
|          |          tmp_fu_439         |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|
|          |      brmerge_i_i_fu_412     |    0    |    0    |    2    |
|          |     tmp_demorgan_fu_433     |    0    |    0    |    2    |
|    or    |     brmerge_i_i_i_fu_450    |    0    |    0    |    2    |
|          |         tmp1_fu_456         |    0    |    0    |    2    |
|          |     underflow_not_fu_460    |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|
|          |         tmp_1_fu_224        |    0    |    0    |    1    |
|   icmp   |    Range2_all_ones_fu_345   |    0    |    0    |    1    |
|          |    Range1_all_ones_fu_361   |    0    |    0    |    1    |
|          |   Range1_all_zeros_fu_367   |    0    |    0    |    1    |
|----------|-----------------------------|---------|---------|---------|
|          |  inData_V_read_read_fu_106  |    0    |    0    |    0    |
|          |   a2_a0_V_read_read_fu_112  |    0    |    0    |    0    |
|   read   |   a1_a0_V_read_read_fu_118  |    0    |    0    |    0    |
|          |   b2_a0_V_read_read_fu_124  |    0    |    0    |    0    |
|          |   b1_a0_V_read_read_fu_130  |    0    |    0    |    0    |
|          |   b0_a0_V_read_read_fu_136  |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   write  |  StgValue_105_write_fu_142  |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   zext   |         tmp_2_fu_236        |    0    |    0    |    0    |
|          |         tmp_4_fu_298        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |         OP1_V_fu_242        |    0    |    0    |    0    |
|   sext   |         OP2_V_fu_245        |    0    |    0    |    0    |
|          |      tmp_7_cast_fu_271      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |        tmp_10_fu_255        |    0    |    0    |    0    |
|          |        signbit_fu_280       |    0    |    0    |    0    |
| bitselect|        tmp_11_fu_301        |    0    |    0    |    0    |
|          |      newsignbit_fu_315      |    0    |    0    |    0    |
|          |        tmp_13_fu_373        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|bitconcatenate|         tmp_7_fu_263        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |       p_Val2_3_fu_288       |    0    |    0    |    0    |
|partselect|         tmp_6_fu_335        |    0    |    0    |    0    |
|          |         tmp_8_fu_351        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   Total  |                             |    3    |   414   |   386   |
|----------|-----------------------------|---------|---------|---------|

Memories:
+---------+--------+--------+--------+
|         |  BRAM  |   FF   |   LUT  |
+---------+--------+--------+--------+
| coeffs_V|    2   |    0   |    0   |
|samples_V|    2   |    0   |    0   |
+---------+--------+--------+--------+
|  Total  |    4   |    0   |    0   |
+---------+--------+--------+--------+

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|        OP1_V_reg_528       |   51   |
|        OP2_V_reg_533       |   51   |
|   Range1_all_ones_reg_583  |    1   |
|  Range1_all_zeros_reg_590  |    1   |
|   Range2_all_ones_reg_578  |    1   |
|    a1_a0_V_read_reg_495    |   27   |
|    a2_a0_V_read_reg_490    |   27   |
|    b2_a0_V_read_reg_500    |   27   |
|brmerge40_demorgan_i_reg_605|    1   |
|    brmerge_i_i_i_reg_615   |    1   |
|        carry_reg_571       |    1   |
|    coeffs_V_addr_reg_513   |    3   |
|    coeffs_V_load_reg_523   |   27   |
|         i_V_reg_508        |    3   |
|    inData_V_read_reg_485   |   24   |
|     newsignbit_reg_565     |    1   |
|      p_38_i_i_reg_595      |    1   |
|      p_Val2_1_reg_538      |   51   |
|      p_Val2_2_reg_548      |   51   |
|      p_Val2_4_reg_559      |   24   |
|      p_Val2_s_reg_193      |   24   |
|         p_s_reg_207        |    3   |
|           reg_218          |   24   |
|      result_V_reg_620      |   24   |
|   samples_V_addr_reg_518   |    3   |
|       signbit_reg_553      |    1   |
|       tmp_10_reg_543       |    1   |
|        tmp_9_reg_600       |    1   |
|      underflow_reg_610     |    1   |
+----------------------------+--------+
|            Total           |   456  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_149 |  p0  |   3  |  27  |   81   |
| grp_access_fu_149 |  p1  |   3  |  27  |   81   ||    15   |
| grp_access_fu_149 |  p3  |   4  |  27  |   108  ||    15   |
| grp_access_fu_149 |  p4  |   2  |  27  |   54   ||    9    |
| grp_access_fu_163 |  p0  |   5  |  24  |   120  ||    15   |
| grp_access_fu_163 |  p1  |   2  |  24  |   48   ||    9    |
| grp_access_fu_163 |  p3  |   3  |  24  |   72   |
| grp_access_fu_163 |  p4  |   2  |  24  |   48   ||    9    |
|  p_Val2_s_reg_193 |  p0  |   2  |  24  |   48   ||    9    |
|      reg_218      |  p0  |   2  |  24  |   48   ||    9    |
|     grp_fu_249    |  p0  |   2  |  27  |   54   ||    9    |
|     grp_fu_249    |  p1  |   2  |  24  |   48   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   810  ||  20.536 ||   108   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    3   |    -   |   414  |   386  |
|   Memory  |    4   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |   20   |    -   |   108  |
|  Register |    -   |    -   |    -   |   456  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    4   |    3   |   20   |   870  |   494  |
+-----------+--------+--------+--------+--------+--------+
