# Approximate_Multipliers
This repository contains the modified approximate multiplier using error tolerant adder(used in Cho, J., & Kim, Y. (2020, October 21). Low power approximate multiplier using error tolerant adder. 2020 International SoC Design Conference (ISOCC) ) Verilog code.

If this code helps you for your research or project, please kindly cite the below paper:

1.Cho, J., & Kim, Y. (2020, October 21). Low power approximate multiplier using error tolerant adder. 2020 International SoC Design Conference (ISOCC)

2.Sunny, Anju, Binu K. Mathew, and P. B. Dhanusha. "Area Efficient High Speed Approximate Multiplier with Carry Predictor." Procedia Technology 24 (2016): 1170-1177.

3.Sunny, Anju, Binu K. Mathew, and P. B. Dhanusha. "Design of high speed approximate multiplier with carry speculation compressor." Int J Sci Technol Eng 2.4 (2015): 1-10=
