Analysis & Synthesis report for Orion
Mon Feb 21 18:25:01 2022
Quartus Prime Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |Orion|SPI:Alex_SPI_Tx|spi_state
 12. State Machine - |Orion|CC_encoder:CC_encoder_inst|state
 13. State Machine - |Orion|General_CC:General_CC_inst|state
 14. State Machine - |Orion|Orion_ADC:ADC_SPI|ADC_state
 15. State Machine - |Orion|profile:profile_CW|prof_state
 16. State Machine - |Orion|profile:profile_sidetone|prof_state
 17. State Machine - |Orion|iambic:iambic_inst|key_state
 18. State Machine - |Orion|byte_to_48bits:IQ_byte_to_48bits_inst|byte_number
 19. State Machine - |Orion|audio_I2S:audio_I2S_inst|state
 20. State Machine - |Orion|audio_I2S:audio_I2S_inst|ramp_dir
 21. State Machine - |Orion|byte_to_32bits:Audio_byte_to_32bits_inst|byte_number
 22. State Machine - |Orion|Rx_fifo_ctrl:p[7].Rx0_fifo_ctrl_inst|state
 23. State Machine - |Orion|Rx_fifo_ctrl:p[6].Rx0_fifo_ctrl_inst|state
 24. State Machine - |Orion|Rx_fifo_ctrl:p[5].Rx0_fifo_ctrl_inst|state
 25. State Machine - |Orion|Rx_fifo_ctrl:p[4].Rx0_fifo_ctrl_inst|state
 26. State Machine - |Orion|Rx_fifo_ctrl:p[3].Rx0_fifo_ctrl_inst|state
 27. State Machine - |Orion|Rx_fifo_ctrl:p[2].Rx0_fifo_ctrl_inst|state
 28. State Machine - |Orion|Rx_fifo_ctrl:Rx1_fifo_ctrl_inst|state
 29. State Machine - |Orion|Mux_clear:Mux_clear_inst|state
 30. State Machine - |Orion|Rx_fifo_ctrl0:Rx0_fifo_ctrl_inst|state
 31. State Machine - |Orion|TLV320_SPI:TLV|TLV
 32. State Machine - |Orion|sdr_receive:sdr_receive_inst|DISC_state
 33. State Machine - |Orion|sdr_receive:sdr_receive_inst|EPCS_state
 34. State Machine - |Orion|sdr_receive:sdr_receive_inst|state
 35. State Machine - |Orion|network:network_inst|tx_protocol
 36. State Machine - |Orion|network:network_inst|rgmii_send:rgmii_send_inst|state
 37. State Machine - |Orion|network:network_inst|mac_send:mac_send_inst|state
 38. State Machine - |Orion|network:network_inst|dhcp:dhcp_inst|rx_state
 39. State Machine - |Orion|network:network_inst|dhcp:dhcp_inst|state
 40. State Machine - |Orion|network:network_inst|icmp:icmp_inst|state
 41. State Machine - |Orion|network:network_inst|arp:arp_inst|state
 42. State Machine - |Orion|network:network_inst|udp_recv:udp_recv_inst|state
 43. State Machine - |Orion|network:network_inst|ip_recv:ip_recv_inst|state
 44. State Machine - |Orion|network:network_inst|mac_recv:mac_recv_inst|state
 45. State Machine - |Orion|network:network_inst|phy_cfg:phy_cfg_inst|mdio:mdio_inst|state
 46. State Machine - |Orion|network:network_inst|eeprom:eeprom_inst|state
 47. Registers Protected by Synthesis
 48. Logic Cells Representing Combinational Loops
 49. Registers Removed During Synthesis
 50. Removed Registers Triggering Further Register Optimizations
 51. General Register Statistics
 52. Inverted Register Statistics
 53. Registers Packed Into Inferred Megafunctions
 54. Multiplexer Restructuring Statistics (Restructuring Performed)
 55. Source assignments for network:network_inst|sync:sync_inst1
 56. Source assignments for network:network_inst|sync:sync_inst2
 57. Source assignments for network:network_inst|rgmii_recv:rgmii_recv_inst|ddio_in:ddio_in_inst|altddio_in:ALTDDIO_IN_component
 58. Source assignments for network:network_inst|rgmii_recv:rgmii_recv_inst|ddio_in:ddio_in_inst|altddio_in:ALTDDIO_IN_component|ddio_in_eef:auto_generated
 59. Source assignments for network:network_inst|arp:arp_inst|sync:sync_inst1
 60. Source assignments for network:network_inst|arp:arp_inst|sync:sync_inst2
 61. Source assignments for network:network_inst|icmp:icmp_inst|icmp_fifo:icmp_fifo_inst|dcfifo:dcfifo_component
 62. Source assignments for network:network_inst|icmp:icmp_inst|icmp_fifo:icmp_fifo_inst|dcfifo:dcfifo_component|dcfifo_eqo1:auto_generated
 63. Source assignments for network:network_inst|icmp:icmp_inst|icmp_fifo:icmp_fifo_inst|dcfifo:dcfifo_component|dcfifo_eqo1:auto_generated|a_graycounter_677:rdptr_g1p
 64. Source assignments for network:network_inst|icmp:icmp_inst|icmp_fifo:icmp_fifo_inst|dcfifo:dcfifo_component|dcfifo_eqo1:auto_generated|a_graycounter_2lc:wrptr_g1p
 65. Source assignments for network:network_inst|icmp:icmp_inst|icmp_fifo:icmp_fifo_inst|dcfifo:dcfifo_component|dcfifo_eqo1:auto_generated|altsyncram_uj61:fifo_ram
 66. Source assignments for network:network_inst|icmp:icmp_inst|icmp_fifo:icmp_fifo_inst|dcfifo:dcfifo_component|dcfifo_eqo1:auto_generated|alt_synch_pipe_7ql:rs_dgwp
 67. Source assignments for network:network_inst|icmp:icmp_inst|icmp_fifo:icmp_fifo_inst|dcfifo:dcfifo_component|dcfifo_eqo1:auto_generated|alt_synch_pipe_7ql:rs_dgwp|dffpipe_rf9:dffpipe5
 68. Source assignments for network:network_inst|icmp:icmp_inst|icmp_fifo:icmp_fifo_inst|dcfifo:dcfifo_component|dcfifo_eqo1:auto_generated|alt_synch_pipe_8ql:ws_dgrp
 69. Source assignments for network:network_inst|icmp:icmp_inst|icmp_fifo:icmp_fifo_inst|dcfifo:dcfifo_component|dcfifo_eqo1:auto_generated|alt_synch_pipe_8ql:ws_dgrp|dffpipe_sf9:dffpipe8
 70. Source assignments for network:network_inst|icmp:icmp_inst|sync:sync_inst1
 71. Source assignments for network:network_inst|icmp:icmp_inst|sync:sync_inst2
 72. Source assignments for network:network_inst|dhcp:dhcp_inst|sync:sync_inst1
 73. Source assignments for network:network_inst|rgmii_send:rgmii_send_inst|tx_pll:tx_pll_inst|altpll:altpll_component|tx_pll_altpll:auto_generated
 74. Source assignments for network:network_inst|rgmii_send:rgmii_send_inst|tx_pll:tx_pll_inst|altpll:altpll_component|tx_pll_altpll:auto_generated|tx_pll_altpll_dyn_phase_le:altpll_dyn_phase_le2
 75. Source assignments for network:network_inst|rgmii_send:rgmii_send_inst|tx_pll:tx_pll_inst|altpll:altpll_component|tx_pll_altpll:auto_generated|tx_pll_altpll_dyn_phase_le1:altpll_dyn_phase_le4
 76. Source assignments for network:network_inst|rgmii_send:rgmii_send_inst|tx_pll:tx_pll_inst|altpll:altpll_component|tx_pll_altpll:auto_generated|tx_pll_altpll_dyn_phase_le12:altpll_dyn_phase_le5
 77. Source assignments for network:network_inst|rgmii_send:rgmii_send_inst|ddio_out:ddio_out_inst|altddio_out:ALTDDIO_OUT_component
 78. Source assignments for network:network_inst|rgmii_send:rgmii_send_inst|ddio_out:ddio_out_inst|altddio_out:ALTDDIO_OUT_component|ddio_out_t9j:auto_generated
 79. Source assignments for sync:sync_inst1
 80. Source assignments for sync:sync_inst2
 81. Source assignments for sync:sync_inst5
 82. Source assignments for sync:sync_inst6
 83. Source assignments for sync:sync_inst7
 84. Source assignments for Rx_fifo:Rx0_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated
 85. Source assignments for Rx_fifo:Rx0_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|a_graycounter_777:rdptr_g1p
 86. Source assignments for Rx_fifo:Rx0_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|a_graycounter_3lc:wrptr_g1p
 87. Source assignments for Rx_fifo:Rx0_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|altsyncram_cv61:fifo_ram
 88. Source assignments for Rx_fifo:Rx0_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|dffpipe_8d9:rdfull_reg
 89. Source assignments for Rx_fifo:Rx0_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|dffpipe_se9:rs_brp
 90. Source assignments for Rx_fifo:Rx0_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|dffpipe_se9:rs_bwp
 91. Source assignments for Rx_fifo:Rx0_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_ppl:rs_dgwp
 92. Source assignments for Rx_fifo:Rx0_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_df9:dffpipe12
 93. Source assignments for Rx_fifo:Rx0_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|dffpipe_8d9:wrfull_reg
 94. Source assignments for Rx_fifo:Rx0_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|dffpipe_se9:ws_brp
 95. Source assignments for Rx_fifo:Rx0_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|dffpipe_se9:ws_bwp
 96. Source assignments for Rx_fifo:Rx0_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_qpl:ws_dgrp
 97. Source assignments for Rx_fifo:Rx0_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_ef9:dffpipe15
 98. Source assignments for Rx_fifo:Rx1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated
 99. Source assignments for Rx_fifo:Rx1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|a_graycounter_777:rdptr_g1p
100. Source assignments for Rx_fifo:Rx1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|a_graycounter_3lc:wrptr_g1p
101. Source assignments for Rx_fifo:Rx1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|altsyncram_cv61:fifo_ram
102. Source assignments for Rx_fifo:Rx1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|dffpipe_8d9:rdfull_reg
103. Source assignments for Rx_fifo:Rx1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|dffpipe_se9:rs_brp
104. Source assignments for Rx_fifo:Rx1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|dffpipe_se9:rs_bwp
105. Source assignments for Rx_fifo:Rx1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_ppl:rs_dgwp
106. Source assignments for Rx_fifo:Rx1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_df9:dffpipe12
107. Source assignments for Rx_fifo:Rx1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|dffpipe_8d9:wrfull_reg
108. Source assignments for Rx_fifo:Rx1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|dffpipe_se9:ws_brp
109. Source assignments for Rx_fifo:Rx1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|dffpipe_se9:ws_bwp
110. Source assignments for Rx_fifo:Rx1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_qpl:ws_dgrp
111. Source assignments for Rx_fifo:Rx1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_ef9:dffpipe15
112. Source assignments for Rx_fifo:p[2].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated
113. Source assignments for Rx_fifo:p[2].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|a_graycounter_777:rdptr_g1p
114. Source assignments for Rx_fifo:p[2].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|a_graycounter_3lc:wrptr_g1p
115. Source assignments for Rx_fifo:p[2].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|altsyncram_cv61:fifo_ram
116. Source assignments for Rx_fifo:p[2].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|dffpipe_8d9:rdfull_reg
117. Source assignments for Rx_fifo:p[2].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|dffpipe_se9:rs_brp
118. Source assignments for Rx_fifo:p[2].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|dffpipe_se9:rs_bwp
119. Source assignments for Rx_fifo:p[2].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_ppl:rs_dgwp
120. Source assignments for Rx_fifo:p[2].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_df9:dffpipe12
121. Source assignments for Rx_fifo:p[2].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|dffpipe_8d9:wrfull_reg
122. Source assignments for Rx_fifo:p[2].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|dffpipe_se9:ws_brp
123. Source assignments for Rx_fifo:p[2].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|dffpipe_se9:ws_bwp
124. Source assignments for Rx_fifo:p[2].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_qpl:ws_dgrp
125. Source assignments for Rx_fifo:p[2].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_ef9:dffpipe15
126. Source assignments for Rx_fifo:p[3].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated
127. Source assignments for Rx_fifo:p[3].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|a_graycounter_777:rdptr_g1p
128. Source assignments for Rx_fifo:p[3].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|a_graycounter_3lc:wrptr_g1p
129. Source assignments for Rx_fifo:p[3].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|altsyncram_cv61:fifo_ram
130. Source assignments for Rx_fifo:p[3].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|dffpipe_8d9:rdfull_reg
131. Source assignments for Rx_fifo:p[3].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|dffpipe_se9:rs_brp
132. Source assignments for Rx_fifo:p[3].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|dffpipe_se9:rs_bwp
133. Source assignments for Rx_fifo:p[3].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_ppl:rs_dgwp
134. Source assignments for Rx_fifo:p[3].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_df9:dffpipe12
135. Source assignments for Rx_fifo:p[3].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|dffpipe_8d9:wrfull_reg
136. Source assignments for Rx_fifo:p[3].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|dffpipe_se9:ws_brp
137. Source assignments for Rx_fifo:p[3].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|dffpipe_se9:ws_bwp
138. Source assignments for Rx_fifo:p[3].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_qpl:ws_dgrp
139. Source assignments for Rx_fifo:p[3].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_ef9:dffpipe15
140. Source assignments for Rx_fifo:p[4].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated
141. Source assignments for Rx_fifo:p[4].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|a_graycounter_777:rdptr_g1p
142. Source assignments for Rx_fifo:p[4].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|a_graycounter_3lc:wrptr_g1p
143. Source assignments for Rx_fifo:p[4].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|altsyncram_cv61:fifo_ram
144. Source assignments for Rx_fifo:p[4].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|dffpipe_8d9:rdfull_reg
145. Source assignments for Rx_fifo:p[4].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|dffpipe_se9:rs_brp
146. Source assignments for Rx_fifo:p[4].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|dffpipe_se9:rs_bwp
147. Source assignments for Rx_fifo:p[4].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_ppl:rs_dgwp
148. Source assignments for Rx_fifo:p[4].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_df9:dffpipe12
149. Source assignments for Rx_fifo:p[4].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|dffpipe_8d9:wrfull_reg
150. Source assignments for Rx_fifo:p[4].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|dffpipe_se9:ws_brp
151. Source assignments for Rx_fifo:p[4].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|dffpipe_se9:ws_bwp
152. Source assignments for Rx_fifo:p[4].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_qpl:ws_dgrp
153. Source assignments for Rx_fifo:p[4].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_ef9:dffpipe15
154. Source assignments for Rx_fifo:p[5].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated
155. Source assignments for Rx_fifo:p[5].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|a_graycounter_777:rdptr_g1p
156. Source assignments for Rx_fifo:p[5].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|a_graycounter_3lc:wrptr_g1p
157. Source assignments for Rx_fifo:p[5].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|altsyncram_cv61:fifo_ram
158. Source assignments for Rx_fifo:p[5].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|dffpipe_8d9:rdfull_reg
159. Source assignments for Rx_fifo:p[5].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|dffpipe_se9:rs_brp
160. Source assignments for Rx_fifo:p[5].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|dffpipe_se9:rs_bwp
161. Source assignments for Rx_fifo:p[5].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_ppl:rs_dgwp
162. Source assignments for Rx_fifo:p[5].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_df9:dffpipe12
163. Source assignments for Rx_fifo:p[5].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|dffpipe_8d9:wrfull_reg
164. Source assignments for Rx_fifo:p[5].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|dffpipe_se9:ws_brp
165. Source assignments for Rx_fifo:p[5].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|dffpipe_se9:ws_bwp
166. Source assignments for Rx_fifo:p[5].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_qpl:ws_dgrp
167. Source assignments for Rx_fifo:p[5].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_ef9:dffpipe15
168. Source assignments for Rx_fifo:p[6].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated
169. Source assignments for Rx_fifo:p[6].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|a_graycounter_777:rdptr_g1p
170. Source assignments for Rx_fifo:p[6].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|a_graycounter_3lc:wrptr_g1p
171. Source assignments for Rx_fifo:p[6].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|altsyncram_cv61:fifo_ram
172. Source assignments for Rx_fifo:p[6].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|dffpipe_8d9:rdfull_reg
173. Source assignments for Rx_fifo:p[6].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|dffpipe_se9:rs_brp
174. Source assignments for Rx_fifo:p[6].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|dffpipe_se9:rs_bwp
175. Source assignments for Rx_fifo:p[6].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_ppl:rs_dgwp
176. Source assignments for Rx_fifo:p[6].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_df9:dffpipe12
177. Source assignments for Rx_fifo:p[6].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|dffpipe_8d9:wrfull_reg
178. Source assignments for Rx_fifo:p[6].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|dffpipe_se9:ws_brp
179. Source assignments for Rx_fifo:p[6].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|dffpipe_se9:ws_bwp
180. Source assignments for Rx_fifo:p[6].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_qpl:ws_dgrp
181. Source assignments for Rx_fifo:p[6].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_ef9:dffpipe15
182. Source assignments for Rx_fifo:p[7].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated
183. Source assignments for Rx_fifo:p[7].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|a_graycounter_777:rdptr_g1p
184. Source assignments for Rx_fifo:p[7].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|a_graycounter_3lc:wrptr_g1p
185. Source assignments for Rx_fifo:p[7].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|altsyncram_cv61:fifo_ram
186. Source assignments for Rx_fifo:p[7].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|dffpipe_8d9:rdfull_reg
187. Source assignments for Rx_fifo:p[7].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|dffpipe_se9:rs_brp
188. Source assignments for Rx_fifo:p[7].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|dffpipe_se9:rs_bwp
189. Source assignments for Rx_fifo:p[7].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_ppl:rs_dgwp
190. Source assignments for Rx_fifo:p[7].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_df9:dffpipe12
191. Source assignments for Rx_fifo:p[7].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|dffpipe_8d9:wrfull_reg
192. Source assignments for Rx_fifo:p[7].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|dffpipe_se9:ws_brp
193. Source assignments for Rx_fifo:p[7].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|dffpipe_se9:ws_bwp
194. Source assignments for Rx_fifo:p[7].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_qpl:ws_dgrp
195. Source assignments for Rx_fifo:p[7].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_ef9:dffpipe15
196. Source assignments for Mic_fifo:Mic_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hdm1:auto_generated
197. Source assignments for Mic_fifo:Mic_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hdm1:auto_generated|a_graycounter_577:rdptr_g1p
198. Source assignments for Mic_fifo:Mic_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hdm1:auto_generated|a_graycounter_2lc:wrptr_g1p
199. Source assignments for Mic_fifo:Mic_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hdm1:auto_generated|altsyncram_0l31:fifo_ram
200. Source assignments for Mic_fifo:Mic_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hdm1:auto_generated|dffpipe_8d9:rdfull_reg
201. Source assignments for Mic_fifo:Mic_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hdm1:auto_generated|dffpipe_se9:rs_brp
202. Source assignments for Mic_fifo:Mic_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hdm1:auto_generated|dffpipe_pe9:rs_bwp
203. Source assignments for Mic_fifo:Mic_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hdm1:auto_generated|alt_synch_pipe_rpl:rs_dgwp
204. Source assignments for Mic_fifo:Mic_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hdm1:auto_generated|alt_synch_pipe_rpl:rs_dgwp|dffpipe_ff9:dffpipe9
205. Source assignments for Mic_fifo:Mic_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hdm1:auto_generated|alt_synch_pipe_spl:ws_dgrp
206. Source assignments for Mic_fifo:Mic_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hdm1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_gf9:dffpipe12
207. Source assignments for SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_83o1:auto_generated
208. Source assignments for SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_83o1:auto_generated|a_graycounter_977:rdptr_g1p
209. Source assignments for SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_83o1:auto_generated|a_graycounter_6lc:wrptr_g1p
210. Source assignments for SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_83o1:auto_generated|altsyncram_8l31:fifo_ram
211. Source assignments for SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_83o1:auto_generated|alt_synch_pipe_tpl:rs_dgwp
212. Source assignments for SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_83o1:auto_generated|alt_synch_pipe_tpl:rs_dgwp|dffpipe_hf9:dffpipe14
213. Source assignments for SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_83o1:auto_generated|dffpipe_8d9:wrfull_reg
214. Source assignments for SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_83o1:auto_generated|dffpipe_2f9:ws_brp
215. Source assignments for SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_83o1:auto_generated|dffpipe_2f9:ws_bwp
216. Source assignments for SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_83o1:auto_generated|alt_synch_pipe_upl:ws_dgrp
217. Source assignments for SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_83o1:auto_generated|alt_synch_pipe_upl:ws_dgrp|dffpipe_if9:dffpipe17
218. Source assignments for Rx_Audio_fifo:Rx_Audio_fifo_inst|dcfifo:dcfifo_component
219. Source assignments for Rx_Audio_fifo:Rx_Audio_fifo_inst|dcfifo:dcfifo_component|dcfifo_ptn1:auto_generated
220. Source assignments for Rx_Audio_fifo:Rx_Audio_fifo_inst|dcfifo:dcfifo_component|dcfifo_ptn1:auto_generated|a_graycounter_877:rdptr_g1p
221. Source assignments for Rx_Audio_fifo:Rx_Audio_fifo_inst|dcfifo:dcfifo_component|dcfifo_ptn1:auto_generated|a_graycounter_4lc:wrptr_g1p
222. Source assignments for Rx_Audio_fifo:Rx_Audio_fifo_inst|dcfifo:dcfifo_component|dcfifo_ptn1:auto_generated|altsyncram_8271:fifo_ram
223. Source assignments for Rx_Audio_fifo:Rx_Audio_fifo_inst|dcfifo:dcfifo_component|dcfifo_ptn1:auto_generated|dffpipe_8d9:rdfull_reg
224. Source assignments for Rx_Audio_fifo:Rx_Audio_fifo_inst|dcfifo:dcfifo_component|dcfifo_ptn1:auto_generated|dffpipe_4f9:rs_brp
225. Source assignments for Rx_Audio_fifo:Rx_Audio_fifo_inst|dcfifo:dcfifo_component|dcfifo_ptn1:auto_generated|dffpipe_4f9:rs_bwp
226. Source assignments for Rx_Audio_fifo:Rx_Audio_fifo_inst|dcfifo:dcfifo_component|dcfifo_ptn1:auto_generated|alt_synch_pipe_5ql:rs_dgwp
227. Source assignments for Rx_Audio_fifo:Rx_Audio_fifo_inst|dcfifo:dcfifo_component|dcfifo_ptn1:auto_generated|alt_synch_pipe_5ql:rs_dgwp|dffpipe_pf9:dffpipe5
228. Source assignments for Rx_Audio_fifo:Rx_Audio_fifo_inst|dcfifo:dcfifo_component|dcfifo_ptn1:auto_generated|alt_synch_pipe_6ql:ws_dgrp
229. Source assignments for Rx_Audio_fifo:Rx_Audio_fifo_inst|dcfifo:dcfifo_component|dcfifo_ptn1:auto_generated|alt_synch_pipe_6ql:ws_dgrp|dffpipe_qf9:dffpipe8
230. Source assignments for Tx1_IQ_fifo:Tx1_IQ_fifo_inst|dcfifo:dcfifo_component
231. Source assignments for Tx1_IQ_fifo:Tx1_IQ_fifo_inst|dcfifo:dcfifo_component|dcfifo_fnm1:auto_generated
232. Source assignments for Tx1_IQ_fifo:Tx1_IQ_fifo_inst|dcfifo:dcfifo_component|dcfifo_fnm1:auto_generated|a_graycounter_877:rdptr_g1p
233. Source assignments for Tx1_IQ_fifo:Tx1_IQ_fifo_inst|dcfifo:dcfifo_component|dcfifo_fnm1:auto_generated|a_graycounter_4lc:wrptr_g1p
234. Source assignments for Tx1_IQ_fifo:Tx1_IQ_fifo_inst|dcfifo:dcfifo_component|dcfifo_fnm1:auto_generated|altsyncram_m271:fifo_ram
235. Source assignments for Tx1_IQ_fifo:Tx1_IQ_fifo_inst|dcfifo:dcfifo_component|dcfifo_fnm1:auto_generated|alt_synch_pipe_1ql:rs_dgwp
236. Source assignments for Tx1_IQ_fifo:Tx1_IQ_fifo_inst|dcfifo:dcfifo_component|dcfifo_fnm1:auto_generated|alt_synch_pipe_1ql:rs_dgwp|dffpipe_lf9:dffpipe6
237. Source assignments for Tx1_IQ_fifo:Tx1_IQ_fifo_inst|dcfifo:dcfifo_component|dcfifo_fnm1:auto_generated|dffpipe_8d9:wrfull_reg
238. Source assignments for Tx1_IQ_fifo:Tx1_IQ_fifo_inst|dcfifo:dcfifo_component|dcfifo_fnm1:auto_generated|dffpipe_4f9:ws_brp
239. Source assignments for Tx1_IQ_fifo:Tx1_IQ_fifo_inst|dcfifo:dcfifo_component|dcfifo_fnm1:auto_generated|dffpipe_4f9:ws_bwp
240. Source assignments for Tx1_IQ_fifo:Tx1_IQ_fifo_inst|dcfifo:dcfifo_component|dcfifo_fnm1:auto_generated|alt_synch_pipe_2ql:ws_dgrp
241. Source assignments for Tx1_IQ_fifo:Tx1_IQ_fifo_inst|dcfifo:dcfifo_component|dcfifo_fnm1:auto_generated|alt_synch_pipe_2ql:ws_dgrp|dffpipe_mf9:dffpipe9
242. Source assignments for EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component
243. Source assignments for EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_jmo1:auto_generated
244. Source assignments for EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_jmo1:auto_generated|a_graycounter_677:rdptr_g1p
245. Source assignments for EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_jmo1:auto_generated|a_graycounter_2lc:wrptr_g1p
246. Source assignments for EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_jmo1:auto_generated|altsyncram_av61:fifo_ram
247. Source assignments for EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_jmo1:auto_generated|dffpipe_8d9:rdfull_reg
248. Source assignments for EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_jmo1:auto_generated|dffpipe_pe9:rs_brp
249. Source assignments for EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_jmo1:auto_generated|dffpipe_pe9:rs_bwp
250. Source assignments for EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_jmo1:auto_generated|alt_synch_pipe_3ql:rs_dgwp
251. Source assignments for EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_jmo1:auto_generated|alt_synch_pipe_3ql:rs_dgwp|dffpipe_nf9:dffpipe6
252. Source assignments for EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_jmo1:auto_generated|dffpipe_8d9:wrfull_reg
253. Source assignments for EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_jmo1:auto_generated|dffpipe_pe9:ws_brp
254. Source assignments for EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_jmo1:auto_generated|dffpipe_pe9:ws_bwp
255. Source assignments for EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_jmo1:auto_generated|alt_synch_pipe_4ql:ws_dgrp
256. Source assignments for EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_jmo1:auto_generated|alt_synch_pipe_4ql:ws_dgrp|dffpipe_of9:dffpipe9
257. Source assignments for ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_smm2:ASMI_altasmi_parallel_smm2_component|scfifo:scfifo3|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|altsyncram_2lm1:FIFOram
258. Source assignments for profile:profile_sidetone|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_pc91:auto_generated
259. Source assignments for profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_pc91:auto_generated
260. Source assignments for sidetone:sidetone_inst|sine_table_256:sine_table_inst|altsyncram:altsyncram_component|altsyncram_qa91:auto_generated
261. Source assignments for receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|firromHa:roma|altsyncram:altsyncram_component|altsyncram_ioa1:auto_generated
262. Source assignments for receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|firram48:rama|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated
263. Source assignments for receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|firromHb:romb|altsyncram:altsyncram_component|altsyncram_joa1:auto_generated
264. Source assignments for receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|firram48:ramb|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated
265. Source assignments for receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|firromHc:romc|altsyncram:altsyncram_component|altsyncram_koa1:auto_generated
266. Source assignments for receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|firram48:ramc|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated
267. Source assignments for receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|firromHd:romd|altsyncram:altsyncram_component|altsyncram_loa1:auto_generated
268. Source assignments for receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|firram48:ramd|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated
269. Source assignments for receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|firromHa:roma|altsyncram:altsyncram_component|altsyncram_ioa1:auto_generated
270. Source assignments for receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|firram48:rama|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated
271. Source assignments for receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|firromHb:romb|altsyncram:altsyncram_component|altsyncram_joa1:auto_generated
272. Source assignments for receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|firram48:ramb|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated
273. Source assignments for receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|firromHc:romc|altsyncram:altsyncram_component|altsyncram_koa1:auto_generated
274. Source assignments for receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|firram48:ramc|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated
275. Source assignments for receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|firromHd:romd|altsyncram:altsyncram_component|altsyncram_loa1:auto_generated
276. Source assignments for receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|firram48:ramd|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated
277. Source assignments for receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|firromHa:roma|altsyncram:altsyncram_component|altsyncram_ioa1:auto_generated
278. Source assignments for receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|firram48:rama|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated
279. Source assignments for receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|firromHb:romb|altsyncram:altsyncram_component|altsyncram_joa1:auto_generated
280. Source assignments for receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|firram48:ramb|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated
281. Source assignments for receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|firromHc:romc|altsyncram:altsyncram_component|altsyncram_koa1:auto_generated
282. Source assignments for receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|firram48:ramc|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated
283. Source assignments for receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|firromHd:romd|altsyncram:altsyncram_component|altsyncram_loa1:auto_generated
284. Source assignments for receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|firram48:ramd|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated
285. Source assignments for receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|firromHa:roma|altsyncram:altsyncram_component|altsyncram_ioa1:auto_generated
286. Source assignments for receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|firram48:rama|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated
287. Source assignments for receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|firromHb:romb|altsyncram:altsyncram_component|altsyncram_joa1:auto_generated
288. Source assignments for receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|firram48:ramb|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated
289. Source assignments for receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|firromHc:romc|altsyncram:altsyncram_component|altsyncram_koa1:auto_generated
290. Source assignments for receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|firram48:ramc|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated
291. Source assignments for receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|firromHd:romd|altsyncram:altsyncram_component|altsyncram_loa1:auto_generated
292. Source assignments for receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|firram48:ramd|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated
293. Source assignments for receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|firromHa:roma|altsyncram:altsyncram_component|altsyncram_ioa1:auto_generated
294. Source assignments for receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|firram48:rama|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated
295. Source assignments for receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|firromHb:romb|altsyncram:altsyncram_component|altsyncram_joa1:auto_generated
296. Source assignments for receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|firram48:ramb|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated
297. Source assignments for receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|firromHc:romc|altsyncram:altsyncram_component|altsyncram_koa1:auto_generated
298. Source assignments for receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|firram48:ramc|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated
299. Source assignments for receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|firromHd:romd|altsyncram:altsyncram_component|altsyncram_loa1:auto_generated
300. Source assignments for receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|firram48:ramd|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated
301. Source assignments for receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|firromHa:roma|altsyncram:altsyncram_component|altsyncram_ioa1:auto_generated
302. Source assignments for receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|firram48:rama|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated
303. Source assignments for receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|firromHb:romb|altsyncram:altsyncram_component|altsyncram_joa1:auto_generated
304. Source assignments for receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|firram48:ramb|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated
305. Source assignments for receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|firromHc:romc|altsyncram:altsyncram_component|altsyncram_koa1:auto_generated
306. Source assignments for receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|firram48:ramc|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated
307. Source assignments for receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|firromHd:romd|altsyncram:altsyncram_component|altsyncram_loa1:auto_generated
308. Source assignments for receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|firram48:ramd|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated
309. Source assignments for receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|firromHa:roma|altsyncram:altsyncram_component|altsyncram_ioa1:auto_generated
310. Source assignments for receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|firram48:rama|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated
311. Source assignments for receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|firromHb:romb|altsyncram:altsyncram_component|altsyncram_joa1:auto_generated
312. Source assignments for receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|firram48:ramb|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated
313. Source assignments for receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|firromHc:romc|altsyncram:altsyncram_component|altsyncram_koa1:auto_generated
314. Source assignments for receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|firram48:ramc|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated
315. Source assignments for receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|firromHd:romd|altsyncram:altsyncram_component|altsyncram_loa1:auto_generated
316. Source assignments for receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|firram48:ramd|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated
317. Source assignments for receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|firromHa:roma|altsyncram:altsyncram_component|altsyncram_ioa1:auto_generated
318. Source assignments for receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|firram48:rama|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated
319. Source assignments for receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|firromHb:romb|altsyncram:altsyncram_component|altsyncram_joa1:auto_generated
320. Source assignments for receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|firram48:ramb|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated
321. Source assignments for receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|firromHc:romc|altsyncram:altsyncram_component|altsyncram_koa1:auto_generated
322. Source assignments for receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|firram48:ramc|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated
323. Source assignments for receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|firromHd:romd|altsyncram:altsyncram_component|altsyncram_loa1:auto_generated
324. Source assignments for receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|firram48:ramd|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated
325. Source assignments for network:network_inst|cdc_sync:cdc_sync_inst8|altshift_taps:q1_rtl_0|shift_taps_08m:auto_generated|altsyncram_bo31:altsyncram4
326. Parameter Settings for User Entity Instance: Top-level Entity: |Orion
327. Parameter Settings for User Entity Instance: cdc_sync:reset_C122
328. Parameter Settings for User Entity Instance: pulsegen:reset_Alex
329. Parameter Settings for User Entity Instance: PLL_IF:PLL_IF_inst|altpll:altpll_component
330. Parameter Settings for User Entity Instance: network:network_inst|sync:sync_inst1
331. Parameter Settings for User Entity Instance: network:network_inst|sync:sync_inst2
332. Parameter Settings for User Entity Instance: network:network_inst|rgmii_recv:rgmii_recv_inst|ddio_in:ddio_in_inst|altddio_in:ALTDDIO_IN_component
333. Parameter Settings for User Entity Instance: network:network_inst|arp:arp_inst|sync:sync_inst1
334. Parameter Settings for User Entity Instance: network:network_inst|arp:arp_inst|sync:sync_inst2
335. Parameter Settings for User Entity Instance: network:network_inst|icmp:icmp_inst|icmp_fifo:icmp_fifo_inst|dcfifo:dcfifo_component
336. Parameter Settings for User Entity Instance: network:network_inst|icmp:icmp_inst|sync:sync_inst1
337. Parameter Settings for User Entity Instance: network:network_inst|icmp:icmp_inst|sync:sync_inst2
338. Parameter Settings for User Entity Instance: network:network_inst|dhcp:dhcp_inst|sync:sync_inst1
339. Parameter Settings for User Entity Instance: network:network_inst|cdc_sync:cdc_sync_inst1
340. Parameter Settings for User Entity Instance: network:network_inst|cdc_sync:cdc_sync_inst2
341. Parameter Settings for User Entity Instance: network:network_inst|cdc_sync:cdc_sync_inst7
342. Parameter Settings for User Entity Instance: network:network_inst|cdc_sync:cdc_sync_inst8
343. Parameter Settings for User Entity Instance: network:network_inst|cdc_sync:cdc_sync_inst9
344. Parameter Settings for User Entity Instance: network:network_inst|rgmii_send:rgmii_send_inst|tx_pll:tx_pll_inst|altpll:altpll_component
345. Parameter Settings for User Entity Instance: network:network_inst|rgmii_send:rgmii_send_inst|ddio_out:ddio_out_inst|altddio_out:ALTDDIO_OUT_component
346. Parameter Settings for User Entity Instance: sync:sync_inst1
347. Parameter Settings for User Entity Instance: sync:sync_inst2
348. Parameter Settings for User Entity Instance: sync:sync_inst5
349. Parameter Settings for User Entity Instance: sync:sync_inst6
350. Parameter Settings for User Entity Instance: sync:sync_inst7
351. Parameter Settings for User Entity Instance: sdr_send:sdr_send_inst
352. Parameter Settings for User Entity Instance: Rx_fifo:Rx0_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component
353. Parameter Settings for User Entity Instance: Rx_fifo_ctrl0:Rx0_fifo_ctrl_inst
354. Parameter Settings for User Entity Instance: cdc_sync:cdc_phyready
355. Parameter Settings for User Entity Instance: cdc_sync:cdc_Rx_fifo_empty
356. Parameter Settings for User Entity Instance: cdc_sync:C122_run_sync
357. Parameter Settings for User Entity Instance: cdc_sync:C122_EnableRx0_7_sync
358. Parameter Settings for User Entity Instance: Rx_fifo:Rx1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component
359. Parameter Settings for User Entity Instance: Rx_fifo_ctrl:Rx1_fifo_ctrl_inst
360. Parameter Settings for User Entity Instance: Rx_fifo:p[2].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component
361. Parameter Settings for User Entity Instance: Rx_fifo_ctrl:p[2].Rx0_fifo_ctrl_inst
362. Parameter Settings for User Entity Instance: Rx_fifo:p[3].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component
363. Parameter Settings for User Entity Instance: Rx_fifo_ctrl:p[3].Rx0_fifo_ctrl_inst
364. Parameter Settings for User Entity Instance: Rx_fifo:p[4].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component
365. Parameter Settings for User Entity Instance: Rx_fifo_ctrl:p[4].Rx0_fifo_ctrl_inst
366. Parameter Settings for User Entity Instance: Rx_fifo:p[5].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component
367. Parameter Settings for User Entity Instance: Rx_fifo_ctrl:p[5].Rx0_fifo_ctrl_inst
368. Parameter Settings for User Entity Instance: Rx_fifo:p[6].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component
369. Parameter Settings for User Entity Instance: Rx_fifo_ctrl:p[6].Rx0_fifo_ctrl_inst
370. Parameter Settings for User Entity Instance: Rx_fifo:p[7].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component
371. Parameter Settings for User Entity Instance: Rx_fifo_ctrl:p[7].Rx0_fifo_ctrl_inst
372. Parameter Settings for User Entity Instance: Mic_fifo:Mic_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component
373. Parameter Settings for User Entity Instance: SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component
374. Parameter Settings for User Entity Instance: Rx_Audio_fifo:Rx_Audio_fifo_inst|dcfifo:dcfifo_component
375. Parameter Settings for User Entity Instance: byte_to_32bits:Audio_byte_to_32bits_inst
376. Parameter Settings for User Entity Instance: Tx1_IQ_fifo:Tx1_IQ_fifo_inst|dcfifo:dcfifo_component
377. Parameter Settings for User Entity Instance: byte_to_48bits:IQ_byte_to_48bits_inst
378. Parameter Settings for User Entity Instance: EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component
379. Parameter Settings for User Entity Instance: ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_smm2:ASMI_altasmi_parallel_smm2_component|a_graycounter:addbyte_cntr
380. Parameter Settings for User Entity Instance: ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_smm2:ASMI_altasmi_parallel_smm2_component|a_graycounter:gen_cntr
381. Parameter Settings for User Entity Instance: ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_smm2:ASMI_altasmi_parallel_smm2_component|a_graycounter:read_flag_status_cntr
382. Parameter Settings for User Entity Instance: ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_smm2:ASMI_altasmi_parallel_smm2_component|a_graycounter:spstage_cntr
383. Parameter Settings for User Entity Instance: ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_smm2:ASMI_altasmi_parallel_smm2_component|a_graycounter:stage_cntr
384. Parameter Settings for User Entity Instance: ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_smm2:ASMI_altasmi_parallel_smm2_component|a_graycounter:wrstage_cntr
385. Parameter Settings for User Entity Instance: ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_smm2:ASMI_altasmi_parallel_smm2_component|lpm_compare:cmpr4
386. Parameter Settings for User Entity Instance: ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_smm2:ASMI_altasmi_parallel_smm2_component|lpm_compare:cmpr5
387. Parameter Settings for User Entity Instance: ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_smm2:ASMI_altasmi_parallel_smm2_component|lpm_counter:pgwr_data_cntr
388. Parameter Settings for User Entity Instance: ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_smm2:ASMI_altasmi_parallel_smm2_component|lpm_counter:pgwr_read_cntr
389. Parameter Settings for User Entity Instance: ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_smm2:ASMI_altasmi_parallel_smm2_component|scfifo:scfifo3
390. Parameter Settings for User Entity Instance: iambic:iambic_inst
391. Parameter Settings for User Entity Instance: profile:profile_sidetone|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component
392. Parameter Settings for User Entity Instance: profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component
393. Parameter Settings for User Entity Instance: sidetone:sidetone_inst|sine_table_256:sine_table_inst|altsyncram:altsyncram_component
394. Parameter Settings for User Entity Instance: sidetone:sidetone_inst|Multiply2:Multiply16x8|lpm_mult:lpm_mult_component
395. Parameter Settings for User Entity Instance: sidetone:sidetone_inst|Multiply2:Multiply16x16|lpm_mult:lpm_mult_component
396. Parameter Settings for User Entity Instance: cdc_mcp:MDC[0].ADC_select
397. Parameter Settings for User Entity Instance: cdc_mcp:MDC[0].ADC_select|cdc_sync:rdy
398. Parameter Settings for User Entity Instance: cdc_mcp:MDC[0].ADC_select|pulsegen:pls
399. Parameter Settings for User Entity Instance: cdc_mcp:MDC[0].ADC_select|cdc_sync:ack
400. Parameter Settings for User Entity Instance: cdc_mcp:MDC[0].S_rate
401. Parameter Settings for User Entity Instance: cdc_mcp:MDC[0].S_rate|cdc_sync:rdy
402. Parameter Settings for User Entity Instance: cdc_mcp:MDC[0].S_rate|pulsegen:pls
403. Parameter Settings for User Entity Instance: cdc_mcp:MDC[0].S_rate|cdc_sync:ack
404. Parameter Settings for User Entity Instance: cdc_sync:MDC[0].Rx_freqX
405. Parameter Settings for User Entity Instance: cdc_mcp:MDC[1].ADC_select
406. Parameter Settings for User Entity Instance: cdc_mcp:MDC[1].ADC_select|cdc_sync:rdy
407. Parameter Settings for User Entity Instance: cdc_mcp:MDC[1].ADC_select|pulsegen:pls
408. Parameter Settings for User Entity Instance: cdc_mcp:MDC[1].ADC_select|cdc_sync:ack
409. Parameter Settings for User Entity Instance: cdc_mcp:MDC[1].S_rate
410. Parameter Settings for User Entity Instance: cdc_mcp:MDC[1].S_rate|cdc_sync:rdy
411. Parameter Settings for User Entity Instance: cdc_mcp:MDC[1].S_rate|pulsegen:pls
412. Parameter Settings for User Entity Instance: cdc_mcp:MDC[1].S_rate|cdc_sync:ack
413. Parameter Settings for User Entity Instance: cdc_sync:MDC[1].Rx_freqX
414. Parameter Settings for User Entity Instance: cdc_mcp:MDC[2].ADC_select
415. Parameter Settings for User Entity Instance: cdc_mcp:MDC[2].ADC_select|cdc_sync:rdy
416. Parameter Settings for User Entity Instance: cdc_mcp:MDC[2].ADC_select|pulsegen:pls
417. Parameter Settings for User Entity Instance: cdc_mcp:MDC[2].ADC_select|cdc_sync:ack
418. Parameter Settings for User Entity Instance: cdc_mcp:MDC[2].S_rate
419. Parameter Settings for User Entity Instance: cdc_mcp:MDC[2].S_rate|cdc_sync:rdy
420. Parameter Settings for User Entity Instance: cdc_mcp:MDC[2].S_rate|pulsegen:pls
421. Parameter Settings for User Entity Instance: cdc_mcp:MDC[2].S_rate|cdc_sync:ack
422. Parameter Settings for User Entity Instance: cdc_sync:MDC[2].Rx_freqX
423. Parameter Settings for User Entity Instance: receiver2:MDC[2].receiver_instX|cordic:cordic_inst
424. Parameter Settings for User Entity Instance: receiver2:MDC[2].receiver_instX|cic:cic_inst_I2
425. Parameter Settings for User Entity Instance: receiver2:MDC[2].receiver_instX|cic:cic_inst_Q2
426. Parameter Settings for User Entity Instance: receiver2:MDC[2].receiver_instX|cic:varcic_inst_I1
427. Parameter Settings for User Entity Instance: receiver2:MDC[2].receiver_instX|cic:varcic_inst_Q1
428. Parameter Settings for User Entity Instance: receiver2:MDC[2].receiver_instX|firX2R2:fir3
429. Parameter Settings for User Entity Instance: receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A
430. Parameter Settings for User Entity Instance: receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|firromHa:roma|altsyncram:altsyncram_component
431. Parameter Settings for User Entity Instance: receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|firram48:rama|altsyncram:altsyncram_component
432. Parameter Settings for User Entity Instance: receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B
433. Parameter Settings for User Entity Instance: receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|firromHb:romb|altsyncram:altsyncram_component
434. Parameter Settings for User Entity Instance: receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|firram48:ramb|altsyncram:altsyncram_component
435. Parameter Settings for User Entity Instance: receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C
436. Parameter Settings for User Entity Instance: receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|firromHc:romc|altsyncram:altsyncram_component
437. Parameter Settings for User Entity Instance: receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|firram48:ramc|altsyncram:altsyncram_component
438. Parameter Settings for User Entity Instance: receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D
439. Parameter Settings for User Entity Instance: receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|firromHd:romd|altsyncram:altsyncram_component
440. Parameter Settings for User Entity Instance: receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|firram48:ramd|altsyncram:altsyncram_component
441. Parameter Settings for User Entity Instance: cdc_mcp:MDC[3].ADC_select
442. Parameter Settings for User Entity Instance: cdc_mcp:MDC[3].ADC_select|cdc_sync:rdy
443. Parameter Settings for User Entity Instance: cdc_mcp:MDC[3].ADC_select|pulsegen:pls
444. Parameter Settings for User Entity Instance: cdc_mcp:MDC[3].ADC_select|cdc_sync:ack
445. Parameter Settings for User Entity Instance: cdc_mcp:MDC[3].S_rate
446. Parameter Settings for User Entity Instance: cdc_mcp:MDC[3].S_rate|cdc_sync:rdy
447. Parameter Settings for User Entity Instance: cdc_mcp:MDC[3].S_rate|pulsegen:pls
448. Parameter Settings for User Entity Instance: cdc_mcp:MDC[3].S_rate|cdc_sync:ack
449. Parameter Settings for User Entity Instance: cdc_sync:MDC[3].Rx_freqX
450. Parameter Settings for User Entity Instance: receiver2:MDC[3].receiver_instX|cordic:cordic_inst
451. Parameter Settings for User Entity Instance: receiver2:MDC[3].receiver_instX|cic:cic_inst_I2
452. Parameter Settings for User Entity Instance: receiver2:MDC[3].receiver_instX|cic:cic_inst_Q2
453. Parameter Settings for User Entity Instance: receiver2:MDC[3].receiver_instX|cic:varcic_inst_I1
454. Parameter Settings for User Entity Instance: receiver2:MDC[3].receiver_instX|cic:varcic_inst_Q1
455. Parameter Settings for User Entity Instance: receiver2:MDC[3].receiver_instX|firX2R2:fir3
456. Parameter Settings for User Entity Instance: receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A
457. Parameter Settings for User Entity Instance: receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|firromHa:roma|altsyncram:altsyncram_component
458. Parameter Settings for User Entity Instance: receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|firram48:rama|altsyncram:altsyncram_component
459. Parameter Settings for User Entity Instance: receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B
460. Parameter Settings for User Entity Instance: receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|firromHb:romb|altsyncram:altsyncram_component
461. Parameter Settings for User Entity Instance: receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|firram48:ramb|altsyncram:altsyncram_component
462. Parameter Settings for User Entity Instance: receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C
463. Parameter Settings for User Entity Instance: receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|firromHc:romc|altsyncram:altsyncram_component
464. Parameter Settings for User Entity Instance: receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|firram48:ramc|altsyncram:altsyncram_component
465. Parameter Settings for User Entity Instance: receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D
466. Parameter Settings for User Entity Instance: receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|firromHd:romd|altsyncram:altsyncram_component
467. Parameter Settings for User Entity Instance: receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|firram48:ramd|altsyncram:altsyncram_component
468. Parameter Settings for User Entity Instance: cdc_mcp:MDC[4].ADC_select
469. Parameter Settings for User Entity Instance: cdc_mcp:MDC[4].ADC_select|cdc_sync:rdy
470. Parameter Settings for User Entity Instance: cdc_mcp:MDC[4].ADC_select|pulsegen:pls
471. Parameter Settings for User Entity Instance: cdc_mcp:MDC[4].ADC_select|cdc_sync:ack
472. Parameter Settings for User Entity Instance: cdc_mcp:MDC[4].S_rate
473. Parameter Settings for User Entity Instance: cdc_mcp:MDC[4].S_rate|cdc_sync:rdy
474. Parameter Settings for User Entity Instance: cdc_mcp:MDC[4].S_rate|pulsegen:pls
475. Parameter Settings for User Entity Instance: cdc_mcp:MDC[4].S_rate|cdc_sync:ack
476. Parameter Settings for User Entity Instance: cdc_sync:MDC[4].Rx_freqX
477. Parameter Settings for User Entity Instance: receiver2:MDC[4].receiver_instX|cordic:cordic_inst
478. Parameter Settings for User Entity Instance: receiver2:MDC[4].receiver_instX|cic:cic_inst_I2
479. Parameter Settings for User Entity Instance: receiver2:MDC[4].receiver_instX|cic:cic_inst_Q2
480. Parameter Settings for User Entity Instance: receiver2:MDC[4].receiver_instX|cic:varcic_inst_I1
481. Parameter Settings for User Entity Instance: receiver2:MDC[4].receiver_instX|cic:varcic_inst_Q1
482. Parameter Settings for User Entity Instance: receiver2:MDC[4].receiver_instX|firX2R2:fir3
483. Parameter Settings for User Entity Instance: receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A
484. Parameter Settings for User Entity Instance: receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|firromHa:roma|altsyncram:altsyncram_component
485. Parameter Settings for User Entity Instance: receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|firram48:rama|altsyncram:altsyncram_component
486. Parameter Settings for User Entity Instance: receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B
487. Parameter Settings for User Entity Instance: receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|firromHb:romb|altsyncram:altsyncram_component
488. Parameter Settings for User Entity Instance: receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|firram48:ramb|altsyncram:altsyncram_component
489. Parameter Settings for User Entity Instance: receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C
490. Parameter Settings for User Entity Instance: receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|firromHc:romc|altsyncram:altsyncram_component
491. Parameter Settings for User Entity Instance: receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|firram48:ramc|altsyncram:altsyncram_component
492. Parameter Settings for User Entity Instance: receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D
493. Parameter Settings for User Entity Instance: receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|firromHd:romd|altsyncram:altsyncram_component
494. Parameter Settings for User Entity Instance: receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|firram48:ramd|altsyncram:altsyncram_component
495. Parameter Settings for User Entity Instance: cdc_mcp:MDC[5].ADC_select
496. Parameter Settings for User Entity Instance: cdc_mcp:MDC[5].ADC_select|cdc_sync:rdy
497. Parameter Settings for User Entity Instance: cdc_mcp:MDC[5].ADC_select|pulsegen:pls
498. Parameter Settings for User Entity Instance: cdc_mcp:MDC[5].ADC_select|cdc_sync:ack
499. Parameter Settings for User Entity Instance: cdc_mcp:MDC[5].S_rate
500. Parameter Settings for User Entity Instance: cdc_mcp:MDC[5].S_rate|cdc_sync:rdy
501. Parameter Settings for User Entity Instance: cdc_mcp:MDC[5].S_rate|pulsegen:pls
502. Parameter Settings for User Entity Instance: cdc_mcp:MDC[5].S_rate|cdc_sync:ack
503. Parameter Settings for User Entity Instance: cdc_sync:MDC[5].Rx_freqX
504. Parameter Settings for User Entity Instance: receiver2:MDC[5].receiver_instX|cordic:cordic_inst
505. Parameter Settings for User Entity Instance: receiver2:MDC[5].receiver_instX|cic:cic_inst_I2
506. Parameter Settings for User Entity Instance: receiver2:MDC[5].receiver_instX|cic:cic_inst_Q2
507. Parameter Settings for User Entity Instance: receiver2:MDC[5].receiver_instX|cic:varcic_inst_I1
508. Parameter Settings for User Entity Instance: receiver2:MDC[5].receiver_instX|cic:varcic_inst_Q1
509. Parameter Settings for User Entity Instance: receiver2:MDC[5].receiver_instX|firX2R2:fir3
510. Parameter Settings for User Entity Instance: receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A
511. Parameter Settings for User Entity Instance: receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|firromHa:roma|altsyncram:altsyncram_component
512. Parameter Settings for User Entity Instance: receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|firram48:rama|altsyncram:altsyncram_component
513. Parameter Settings for User Entity Instance: receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B
514. Parameter Settings for User Entity Instance: receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|firromHb:romb|altsyncram:altsyncram_component
515. Parameter Settings for User Entity Instance: receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|firram48:ramb|altsyncram:altsyncram_component
516. Parameter Settings for User Entity Instance: receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C
517. Parameter Settings for User Entity Instance: receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|firromHc:romc|altsyncram:altsyncram_component
518. Parameter Settings for User Entity Instance: receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|firram48:ramc|altsyncram:altsyncram_component
519. Parameter Settings for User Entity Instance: receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D
520. Parameter Settings for User Entity Instance: receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|firromHd:romd|altsyncram:altsyncram_component
521. Parameter Settings for User Entity Instance: receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|firram48:ramd|altsyncram:altsyncram_component
522. Parameter Settings for User Entity Instance: cdc_mcp:MDC[6].ADC_select
523. Parameter Settings for User Entity Instance: cdc_mcp:MDC[6].ADC_select|cdc_sync:rdy
524. Parameter Settings for User Entity Instance: cdc_mcp:MDC[6].ADC_select|pulsegen:pls
525. Parameter Settings for User Entity Instance: cdc_mcp:MDC[6].ADC_select|cdc_sync:ack
526. Parameter Settings for User Entity Instance: cdc_mcp:MDC[6].S_rate
527. Parameter Settings for User Entity Instance: cdc_mcp:MDC[6].S_rate|cdc_sync:rdy
528. Parameter Settings for User Entity Instance: cdc_mcp:MDC[6].S_rate|pulsegen:pls
529. Parameter Settings for User Entity Instance: cdc_mcp:MDC[6].S_rate|cdc_sync:ack
530. Parameter Settings for User Entity Instance: cdc_sync:MDC[6].Rx_freqX
531. Parameter Settings for User Entity Instance: receiver2:MDC[6].receiver_instX|cordic:cordic_inst
532. Parameter Settings for User Entity Instance: receiver2:MDC[6].receiver_instX|cic:cic_inst_I2
533. Parameter Settings for User Entity Instance: receiver2:MDC[6].receiver_instX|cic:cic_inst_Q2
534. Parameter Settings for User Entity Instance: receiver2:MDC[6].receiver_instX|cic:varcic_inst_I1
535. Parameter Settings for User Entity Instance: receiver2:MDC[6].receiver_instX|cic:varcic_inst_Q1
536. Parameter Settings for User Entity Instance: receiver2:MDC[6].receiver_instX|firX2R2:fir3
537. Parameter Settings for User Entity Instance: receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A
538. Parameter Settings for User Entity Instance: receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|firromHa:roma|altsyncram:altsyncram_component
539. Parameter Settings for User Entity Instance: receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|firram48:rama|altsyncram:altsyncram_component
540. Parameter Settings for User Entity Instance: receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B
541. Parameter Settings for User Entity Instance: receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|firromHb:romb|altsyncram:altsyncram_component
542. Parameter Settings for User Entity Instance: receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|firram48:ramb|altsyncram:altsyncram_component
543. Parameter Settings for User Entity Instance: receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C
544. Parameter Settings for User Entity Instance: receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|firromHc:romc|altsyncram:altsyncram_component
545. Parameter Settings for User Entity Instance: receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|firram48:ramc|altsyncram:altsyncram_component
546. Parameter Settings for User Entity Instance: receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D
547. Parameter Settings for User Entity Instance: receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|firromHd:romd|altsyncram:altsyncram_component
548. Parameter Settings for User Entity Instance: receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|firram48:ramd|altsyncram:altsyncram_component
549. Parameter Settings for User Entity Instance: cdc_mcp:MDC[7].ADC_select
550. Parameter Settings for User Entity Instance: cdc_mcp:MDC[7].ADC_select|cdc_sync:rdy
551. Parameter Settings for User Entity Instance: cdc_mcp:MDC[7].ADC_select|pulsegen:pls
552. Parameter Settings for User Entity Instance: cdc_mcp:MDC[7].ADC_select|cdc_sync:ack
553. Parameter Settings for User Entity Instance: cdc_mcp:MDC[7].S_rate
554. Parameter Settings for User Entity Instance: cdc_mcp:MDC[7].S_rate|cdc_sync:rdy
555. Parameter Settings for User Entity Instance: cdc_mcp:MDC[7].S_rate|pulsegen:pls
556. Parameter Settings for User Entity Instance: cdc_mcp:MDC[7].S_rate|cdc_sync:ack
557. Parameter Settings for User Entity Instance: cdc_sync:MDC[7].Rx_freqX
558. Parameter Settings for User Entity Instance: receiver2:MDC[7].receiver_instX|cordic:cordic_inst
559. Parameter Settings for User Entity Instance: receiver2:MDC[7].receiver_instX|cic:cic_inst_I2
560. Parameter Settings for User Entity Instance: receiver2:MDC[7].receiver_instX|cic:cic_inst_Q2
561. Parameter Settings for User Entity Instance: receiver2:MDC[7].receiver_instX|cic:varcic_inst_I1
562. Parameter Settings for User Entity Instance: receiver2:MDC[7].receiver_instX|cic:varcic_inst_Q1
563. Parameter Settings for User Entity Instance: receiver2:MDC[7].receiver_instX|firX2R2:fir3
564. Parameter Settings for User Entity Instance: receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A
565. Parameter Settings for User Entity Instance: receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|firromHa:roma|altsyncram:altsyncram_component
566. Parameter Settings for User Entity Instance: receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|firram48:rama|altsyncram:altsyncram_component
567. Parameter Settings for User Entity Instance: receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B
568. Parameter Settings for User Entity Instance: receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|firromHb:romb|altsyncram:altsyncram_component
569. Parameter Settings for User Entity Instance: receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|firram48:ramb|altsyncram:altsyncram_component
570. Parameter Settings for User Entity Instance: receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C
571. Parameter Settings for User Entity Instance: receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|firromHc:romc|altsyncram:altsyncram_component
572. Parameter Settings for User Entity Instance: receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|firram48:ramc|altsyncram:altsyncram_component
573. Parameter Settings for User Entity Instance: receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D
574. Parameter Settings for User Entity Instance: receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|firromHd:romd|altsyncram:altsyncram_component
575. Parameter Settings for User Entity Instance: receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|firram48:ramd|altsyncram:altsyncram_component
576. Parameter Settings for User Entity Instance: receiver2:receiver_inst0|cordic:cordic_inst
577. Parameter Settings for User Entity Instance: receiver2:receiver_inst0|cic:cic_inst_I2
578. Parameter Settings for User Entity Instance: receiver2:receiver_inst0|cic:cic_inst_Q2
579. Parameter Settings for User Entity Instance: receiver2:receiver_inst0|cic:varcic_inst_I1
580. Parameter Settings for User Entity Instance: receiver2:receiver_inst0|cic:varcic_inst_Q1
581. Parameter Settings for User Entity Instance: receiver2:receiver_inst0|firX2R2:fir3
582. Parameter Settings for User Entity Instance: receiver2:receiver_inst0|firX2R2:fir3|fir256a:A
583. Parameter Settings for User Entity Instance: receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|firromHa:roma|altsyncram:altsyncram_component
584. Parameter Settings for User Entity Instance: receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|firram48:rama|altsyncram:altsyncram_component
585. Parameter Settings for User Entity Instance: receiver2:receiver_inst0|firX2R2:fir3|fir256b:B
586. Parameter Settings for User Entity Instance: receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|firromHb:romb|altsyncram:altsyncram_component
587. Parameter Settings for User Entity Instance: receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|firram48:ramb|altsyncram:altsyncram_component
588. Parameter Settings for User Entity Instance: receiver2:receiver_inst0|firX2R2:fir3|fir256c:C
589. Parameter Settings for User Entity Instance: receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|firromHc:romc|altsyncram:altsyncram_component
590. Parameter Settings for User Entity Instance: receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|firram48:ramc|altsyncram:altsyncram_component
591. Parameter Settings for User Entity Instance: receiver2:receiver_inst0|firX2R2:fir3|fir256d:D
592. Parameter Settings for User Entity Instance: receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|firromHd:romd|altsyncram:altsyncram_component
593. Parameter Settings for User Entity Instance: receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|firram48:ramd|altsyncram:altsyncram_component
594. Parameter Settings for User Entity Instance: receiver2:receiver_inst1|cordic:cordic_inst
595. Parameter Settings for User Entity Instance: receiver2:receiver_inst1|cic:cic_inst_I2
596. Parameter Settings for User Entity Instance: receiver2:receiver_inst1|cic:cic_inst_Q2
597. Parameter Settings for User Entity Instance: receiver2:receiver_inst1|cic:varcic_inst_I1
598. Parameter Settings for User Entity Instance: receiver2:receiver_inst1|cic:varcic_inst_Q1
599. Parameter Settings for User Entity Instance: receiver2:receiver_inst1|firX2R2:fir3
600. Parameter Settings for User Entity Instance: receiver2:receiver_inst1|firX2R2:fir3|fir256a:A
601. Parameter Settings for User Entity Instance: receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|firromHa:roma|altsyncram:altsyncram_component
602. Parameter Settings for User Entity Instance: receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|firram48:rama|altsyncram:altsyncram_component
603. Parameter Settings for User Entity Instance: receiver2:receiver_inst1|firX2R2:fir3|fir256b:B
604. Parameter Settings for User Entity Instance: receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|firromHb:romb|altsyncram:altsyncram_component
605. Parameter Settings for User Entity Instance: receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|firram48:ramb|altsyncram:altsyncram_component
606. Parameter Settings for User Entity Instance: receiver2:receiver_inst1|firX2R2:fir3|fir256c:C
607. Parameter Settings for User Entity Instance: receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|firromHc:romc|altsyncram:altsyncram_component
608. Parameter Settings for User Entity Instance: receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|firram48:ramc|altsyncram:altsyncram_component
609. Parameter Settings for User Entity Instance: receiver2:receiver_inst1|firX2R2:fir3|fir256d:D
610. Parameter Settings for User Entity Instance: receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|firromHd:romd|altsyncram:altsyncram_component
611. Parameter Settings for User Entity Instance: receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|firram48:ramd|altsyncram:altsyncram_component
612. Parameter Settings for User Entity Instance: cdc_mcp:SyncRx_inst
613. Parameter Settings for User Entity Instance: cdc_mcp:SyncRx_inst|cdc_sync:rdy
614. Parameter Settings for User Entity Instance: cdc_mcp:SyncRx_inst|pulsegen:pls
615. Parameter Settings for User Entity Instance: cdc_mcp:SyncRx_inst|cdc_sync:ack
616. Parameter Settings for User Entity Instance: PLL_30MHz:PLL_30MHz_inst|altpll:altpll_component
617. Parameter Settings for User Entity Instance: CicInterpM5:in2
618. Parameter Settings for User Entity Instance: cpl_cordic:cordic_inst
619. Parameter Settings for User Entity Instance: General_CC:General_CC_inst
620. Parameter Settings for User Entity Instance: High_Priority_CC:High_Priority_CC_inst
621. Parameter Settings for User Entity Instance: Tx_specific_CC:Tx_specific_CC_inst
622. Parameter Settings for User Entity Instance: Rx_specific_CC:Rx_specific_CC_inst
623. Parameter Settings for User Entity Instance: cdc_mcp:Tx1_freq
624. Parameter Settings for User Entity Instance: cdc_mcp:Tx1_freq|cdc_sync:rdy
625. Parameter Settings for User Entity Instance: cdc_mcp:Tx1_freq|pulsegen:pls
626. Parameter Settings for User Entity Instance: cdc_mcp:Tx1_freq|cdc_sync:ack
627. Parameter Settings for User Entity Instance: cdc_mcp:Mux_inst
628. Parameter Settings for User Entity Instance: cdc_mcp:Mux_inst|cdc_sync:rdy
629. Parameter Settings for User Entity Instance: cdc_mcp:Mux_inst|pulsegen:pls
630. Parameter Settings for User Entity Instance: cdc_mcp:Mux_inst|cdc_sync:ack
631. Parameter Settings for User Entity Instance: cdc_sync:SPI_Alex
632. Parameter Settings for User Entity Instance: cdc_sync:cdc_sync_ALL
633. Parameter Settings for User Entity Instance: CC_encoder:CC_encoder_inst
634. Parameter Settings for User Entity Instance: debounce:de_PTT
635. Parameter Settings for User Entity Instance: debounce:de_DOT
636. Parameter Settings for User Entity Instance: debounce:de_DASH
637. Parameter Settings for User Entity Instance: debounce:de_IO5
638. Parameter Settings for User Entity Instance: debounce:de_IO8
639. Parameter Settings for User Entity Instance: C122_PLL:PLL_inst|altpll:altpll_component
640. Parameter Settings for Inferred Entity Instance: network:network_inst|cdc_sync:cdc_sync_inst8|altshift_taps:q1_rtl_0
641. Parameter Settings for Inferred Entity Instance: iambic:iambic_inst|lpm_divide:Div0
642. Parameter Settings for Inferred Entity Instance: iambic:iambic_inst|lpm_mult:Mult0
643. Parameter Settings for Inferred Entity Instance: iambic:iambic_inst|lpm_divide:Div1
644. Parameter Settings for Inferred Entity Instance: lpm_mult:Mult1
645. Parameter Settings for Inferred Entity Instance: lpm_mult:Mult2
646. Parameter Settings for Inferred Entity Instance: lpm_mult:Mult0
647. Parameter Settings for Inferred Entity Instance: sdr_receive:sdr_receive_inst|lpm_mult:Mult0
648. Parameter Settings for Inferred Entity Instance: sidetone:sidetone_inst|lpm_mult:Mult0
649. Parameter Settings for Inferred Entity Instance: receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1
650. Parameter Settings for Inferred Entity Instance: receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1
651. Parameter Settings for Inferred Entity Instance: receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1
652. Parameter Settings for Inferred Entity Instance: receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0
653. Parameter Settings for Inferred Entity Instance: receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0
654. Parameter Settings for Inferred Entity Instance: receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0
655. Parameter Settings for Inferred Entity Instance: receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|lpm_mult:Mult1
656. Parameter Settings for Inferred Entity Instance: receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|lpm_mult:Mult1
657. Parameter Settings for Inferred Entity Instance: receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|lpm_mult:Mult1
658. Parameter Settings for Inferred Entity Instance: receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|lpm_mult:Mult0
659. Parameter Settings for Inferred Entity Instance: receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|lpm_mult:Mult0
660. Parameter Settings for Inferred Entity Instance: receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|lpm_mult:Mult0
661. Parameter Settings for Inferred Entity Instance: receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|lpm_mult:Mult1
662. Parameter Settings for Inferred Entity Instance: receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|lpm_mult:Mult1
663. Parameter Settings for Inferred Entity Instance: receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|lpm_mult:Mult1
664. Parameter Settings for Inferred Entity Instance: receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|lpm_mult:Mult0
665. Parameter Settings for Inferred Entity Instance: receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|lpm_mult:Mult0
666. Parameter Settings for Inferred Entity Instance: receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|lpm_mult:Mult0
667. Parameter Settings for Inferred Entity Instance: receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1
668. Parameter Settings for Inferred Entity Instance: receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1
669. Parameter Settings for Inferred Entity Instance: receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1
670. Parameter Settings for Inferred Entity Instance: receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0
671. Parameter Settings for Inferred Entity Instance: receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0
672. Parameter Settings for Inferred Entity Instance: receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0
673. Parameter Settings for Inferred Entity Instance: receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1
674. Parameter Settings for Inferred Entity Instance: receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1
675. Parameter Settings for Inferred Entity Instance: receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1
676. Parameter Settings for Inferred Entity Instance: receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0
677. Parameter Settings for Inferred Entity Instance: receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0
678. Parameter Settings for Inferred Entity Instance: receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0
679. Parameter Settings for Inferred Entity Instance: receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1
680. Parameter Settings for Inferred Entity Instance: receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1
681. Parameter Settings for Inferred Entity Instance: receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1
682. Parameter Settings for Inferred Entity Instance: receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0
683. Parameter Settings for Inferred Entity Instance: receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0
684. Parameter Settings for Inferred Entity Instance: receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0
685. Parameter Settings for Inferred Entity Instance: receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1
686. Parameter Settings for Inferred Entity Instance: receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1
687. Parameter Settings for Inferred Entity Instance: receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1
688. Parameter Settings for Inferred Entity Instance: receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0
689. Parameter Settings for Inferred Entity Instance: receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0
690. Parameter Settings for Inferred Entity Instance: receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0
691. Parameter Settings for Inferred Entity Instance: receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1
692. Parameter Settings for Inferred Entity Instance: receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1
693. Parameter Settings for Inferred Entity Instance: receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1
694. Parameter Settings for Inferred Entity Instance: receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0
695. Parameter Settings for Inferred Entity Instance: receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0
696. Parameter Settings for Inferred Entity Instance: receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0
697. Parameter Settings for Inferred Entity Instance: receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1
698. Parameter Settings for Inferred Entity Instance: receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0
699. Parameter Settings for Inferred Entity Instance: receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|lpm_mult:Mult1
700. Parameter Settings for Inferred Entity Instance: receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|lpm_mult:Mult0
701. Parameter Settings for Inferred Entity Instance: receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|lpm_mult:Mult1
702. Parameter Settings for Inferred Entity Instance: receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|lpm_mult:Mult0
703. Parameter Settings for Inferred Entity Instance: receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1
704. Parameter Settings for Inferred Entity Instance: receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0
705. Parameter Settings for Inferred Entity Instance: receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1
706. Parameter Settings for Inferred Entity Instance: receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0
707. Parameter Settings for Inferred Entity Instance: receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1
708. Parameter Settings for Inferred Entity Instance: receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0
709. Parameter Settings for Inferred Entity Instance: receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1
710. Parameter Settings for Inferred Entity Instance: receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0
711. Parameter Settings for Inferred Entity Instance: receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1
712. Parameter Settings for Inferred Entity Instance: receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0
713. altpll Parameter Settings by Entity Instance
714. dcfifo Parameter Settings by Entity Instance
715. scfifo Parameter Settings by Entity Instance
716. altsyncram Parameter Settings by Entity Instance
717. lpm_mult Parameter Settings by Entity Instance
718. altshift_taps Parameter Settings by Entity Instance
719. Port Connectivity Checks: "C122_PLL:PLL_inst"
720. Port Connectivity Checks: "CC_encoder:CC_encoder_inst"
721. Port Connectivity Checks: "cdc_sync:cdc_sync_ALL"
722. Port Connectivity Checks: "cdc_mcp:Mux_inst"
723. Port Connectivity Checks: "cdc_mcp:Tx1_freq"
724. Port Connectivity Checks: "Rx_specific_CC:Rx_specific_CC_inst"
725. Port Connectivity Checks: "Tx_specific_CC:Tx_specific_CC_inst"
726. Port Connectivity Checks: "High_Priority_CC:High_Priority_CC_inst"
727. Port Connectivity Checks: "General_CC:General_CC_inst"
728. Port Connectivity Checks: "cpl_cordic:cordic_inst"
729. Port Connectivity Checks: "CicInterpM5:in2"
730. Port Connectivity Checks: "PLL_30MHz:PLL_30MHz_inst"
731. Port Connectivity Checks: "cdc_mcp:SyncRx_inst"
732. Port Connectivity Checks: "cdc_mcp:MDC[7].S_rate"
733. Port Connectivity Checks: "cdc_mcp:MDC[7].ADC_select"
734. Port Connectivity Checks: "cdc_mcp:MDC[6].S_rate"
735. Port Connectivity Checks: "cdc_mcp:MDC[6].ADC_select"
736. Port Connectivity Checks: "cdc_mcp:MDC[5].S_rate"
737. Port Connectivity Checks: "cdc_mcp:MDC[5].ADC_select"
738. Port Connectivity Checks: "cdc_mcp:MDC[4].S_rate"
739. Port Connectivity Checks: "cdc_mcp:MDC[4].ADC_select"
740. Port Connectivity Checks: "cdc_mcp:MDC[3].S_rate"
741. Port Connectivity Checks: "cdc_mcp:MDC[3].ADC_select"
742. Port Connectivity Checks: "receiver2:MDC[2].receiver_instX|cic:varcic_inst_Q1"
743. Port Connectivity Checks: "receiver2:MDC[2].receiver_instX|cic:varcic_inst_I1"
744. Port Connectivity Checks: "receiver2:MDC[2].receiver_instX|cic:cic_inst_Q2"
745. Port Connectivity Checks: "receiver2:MDC[2].receiver_instX|cic:cic_inst_I2"
746. Port Connectivity Checks: "cdc_mcp:MDC[2].S_rate"
747. Port Connectivity Checks: "cdc_mcp:MDC[2].ADC_select"
748. Port Connectivity Checks: "cdc_mcp:MDC[1].S_rate"
749. Port Connectivity Checks: "cdc_mcp:MDC[1].ADC_select"
750. Port Connectivity Checks: "cdc_mcp:MDC[0].S_rate"
751. Port Connectivity Checks: "cdc_mcp:MDC[0].ADC_select"
752. Port Connectivity Checks: "sidetone:sidetone_inst|Multiply2:Multiply16x16"
753. Port Connectivity Checks: "sidetone:sidetone_inst|Multiply2:Multiply16x8"
754. Port Connectivity Checks: "sidetone:sidetone_inst"
755. Port Connectivity Checks: "profile:profile_sidetone"
756. Port Connectivity Checks: "ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst"
757. Port Connectivity Checks: "ASMI_interface:ASMI_int_inst"
758. Port Connectivity Checks: "EPCS_fifo:EPCS_fifo_inst"
759. Port Connectivity Checks: "byte_to_48bits:IQ_byte_to_48bits_inst"
760. Port Connectivity Checks: "Tx1_IQ_fifo:Tx1_IQ_fifo_inst"
761. Port Connectivity Checks: "Rx_Audio_fifo:Rx_Audio_fifo_inst"
762. Port Connectivity Checks: "sp_rcv_ctrl:SPC"
763. Port Connectivity Checks: "SP_fifo:SPF"
764. Port Connectivity Checks: "Mic_fifo:Mic_fifo_inst"
765. Port Connectivity Checks: "Rx_fifo_ctrl:p[7].Rx0_fifo_ctrl_inst"
766. Port Connectivity Checks: "Rx_fifo:p[7].Rx_fifo_inst"
767. Port Connectivity Checks: "Rx_fifo_ctrl:p[6].Rx0_fifo_ctrl_inst"
768. Port Connectivity Checks: "Rx_fifo:p[6].Rx_fifo_inst"
769. Port Connectivity Checks: "Rx_fifo_ctrl:p[5].Rx0_fifo_ctrl_inst"
770. Port Connectivity Checks: "Rx_fifo:p[5].Rx_fifo_inst"
771. Port Connectivity Checks: "Rx_fifo_ctrl:p[4].Rx0_fifo_ctrl_inst"
772. Port Connectivity Checks: "Rx_fifo:p[4].Rx_fifo_inst"
773. Port Connectivity Checks: "Rx_fifo_ctrl:p[3].Rx0_fifo_ctrl_inst"
774. Port Connectivity Checks: "Rx_fifo:p[3].Rx_fifo_inst"
775. Port Connectivity Checks: "Rx_fifo_ctrl:p[2].Rx0_fifo_ctrl_inst"
776. Port Connectivity Checks: "Rx_fifo:p[2].Rx_fifo_inst"
777. Port Connectivity Checks: "Rx_fifo_ctrl:Rx1_fifo_ctrl_inst"
778. Port Connectivity Checks: "Rx_fifo:Rx1_fifo_inst"
779. Port Connectivity Checks: "Rx_fifo_ctrl0:Rx0_fifo_ctrl_inst"
780. Port Connectivity Checks: "Rx_fifo:Rx0_fifo_inst"
781. Port Connectivity Checks: "sdr_send:sdr_send_inst"
782. Port Connectivity Checks: "sdr_receive:sdr_receive_inst"
783. Port Connectivity Checks: "network:network_inst|rgmii_send:rgmii_send_inst|tx_pll:tx_pll_inst"
784. Port Connectivity Checks: "network:network_inst|mac_send:mac_send_inst|crc32:crc32_inst"
785. Port Connectivity Checks: "network:network_inst|udp_send:udp_send_inst"
786. Port Connectivity Checks: "network:network_inst|cdc_sync:cdc_sync_inst9"
787. Port Connectivity Checks: "network:network_inst|cdc_sync:cdc_sync_inst8"
788. Port Connectivity Checks: "network:network_inst|cdc_sync:cdc_sync_inst7"
789. Port Connectivity Checks: "network:network_inst|cdc_sync:cdc_sync_inst2"
790. Port Connectivity Checks: "network:network_inst|cdc_sync:cdc_sync_inst1"
791. Port Connectivity Checks: "network:network_inst|dhcp:dhcp_inst"
792. Port Connectivity Checks: "network:network_inst|ip_recv:ip_recv_inst"
793. Port Connectivity Checks: "network:network_inst|mac_recv:mac_recv_inst"
794. Port Connectivity Checks: "network:network_inst|rgmii_recv:rgmii_recv_inst|ddio_in:ddio_in_inst"
795. Port Connectivity Checks: "network:network_inst|phy_cfg:phy_cfg_inst|mdio:mdio_inst"
796. Port Connectivity Checks: "network:network_inst"
797. Port Connectivity Checks: "PLL_IF:PLL_IF_inst"
798. Port Connectivity Checks: "pulsegen:reset_Alex"
799. Port Connectivity Checks: "cdc_sync:reset_C122"
800. Post-Synthesis Netlist Statistics for Top Partition
801. Elapsed Time Per Partition
802. Analysis & Synthesis Messages
803. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Feb 21 18:25:00 2022       ;
; Quartus Prime Version              ; 19.1.0 Build 670 09/22/2019 SJ Lite Edition ;
; Revision Name                      ; Orion                                       ;
; Top-level Entity Name              ; Orion                                       ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 90,189                                      ;
;     Total combinational functions  ; 68,228                                      ;
;     Dedicated logic registers      ; 70,503                                      ;
; Total registers                    ; 70513                                       ;
; Total pins                         ; 165                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 1,037,984                                   ;
; Embedded Multiplier 9-bit elements ; 266                                         ;
; Total PLLs                         ; 4                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE115F29I7      ;                    ;
; Top-level entity name                                            ; Orion              ; Orion              ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Maximum processors allowed for parallel compilation              ; All                ;                    ;
; Verilog Show LMF Mapping Messages                                ; Off                ;                    ;
; Verilog Version                                                  ; SystemVerilog_2005 ; Verilog_2001       ;
; Power-Up Don't Care                                              ; Off                ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; On                 ; Off                ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 24          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.14        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   1.0%      ;
;     Processor 3            ;   1.0%      ;
;     Processor 4            ;   1.0%      ;
;     Processor 5            ;   1.0%      ;
;     Processor 6            ;   1.0%      ;
;     Processor 7            ;   1.0%      ;
;     Processor 8            ;   1.0%      ;
;     Processors 9-16        ;   0.9%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                 ;
+----------------------------------+-----------------+----------------------------------------+--------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                   ; Library ;
+----------------------------------+-----------------+----------------------------------------+--------------------------------------------------------------------------------+---------+
; Mux_clear.v                      ; yes             ; User Verilog HDL File                  ; C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Mux_clear.v                  ;         ;
; Rx_fifo_ctrl0.v                  ; yes             ; User Verilog HDL File                  ; C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Rx_fifo_ctrl0.v              ;         ;
; Ethernet/Rx_fifo.v               ; yes             ; User Wizard-Generated File             ; C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Ethernet/Rx_fifo.v           ;         ;
; sine_256.mif                     ; yes             ; User Memory Initialization File        ; C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/sine_256.mif                 ;         ;
; byte_to_32bits.v                 ; yes             ; User Verilog HDL File                  ; C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/byte_to_32bits.v             ;         ;
; audio_I2S.v                      ; yes             ; User Verilog HDL File                  ; C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/audio_I2S.v                  ;         ;
; Rx_fifo_ctrl.v                   ; yes             ; User Verilog HDL File                  ; C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Rx_fifo_ctrl.v               ;         ;
; Ethernet/rgmii_recv.v            ; yes             ; User Verilog HDL File                  ; C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Ethernet/rgmii_recv.v        ;         ;
; iambic.v                         ; yes             ; User Verilog HDL File                  ; C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/iambic.v                     ;         ;
; Ethernet/udp_send.v              ; yes             ; User Verilog HDL File                  ; C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Ethernet/udp_send.v          ;         ;
; Ethernet/udp_recv.v              ; yes             ; User Verilog HDL File                  ; C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Ethernet/udp_recv.v          ;         ;
; Ethernet/sdr_send.v              ; yes             ; User Verilog HDL File                  ; C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Ethernet/sdr_send.v          ;         ;
; Ethernet/sdr_receive.v           ; yes             ; User Verilog HDL File                  ; C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Ethernet/sdr_receive.v       ;         ;
; Ethernet/rgmii_send.v            ; yes             ; User Verilog HDL File                  ; C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Ethernet/rgmii_send.v        ;         ;
; Ethernet/phy_cfg.v               ; yes             ; User Verilog HDL File                  ; C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Ethernet/phy_cfg.v           ;         ;
; Ethernet/network.v               ; yes             ; User Verilog HDL File                  ; C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Ethernet/network.v           ;         ;
; Ethernet/mdio.v                  ; yes             ; User Verilog HDL File                  ; C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Ethernet/mdio.v              ;         ;
; Ethernet/mac_send.v              ; yes             ; User Verilog HDL File                  ; C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Ethernet/mac_send.v          ;         ;
; Ethernet/mac_recv.v              ; yes             ; User Verilog HDL File                  ; C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Ethernet/mac_recv.v          ;         ;
; Ethernet/ip_send.v               ; yes             ; User Verilog HDL File                  ; C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Ethernet/ip_send.v           ;         ;
; Ethernet/ip_recv.v               ; yes             ; User Verilog HDL File                  ; C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Ethernet/ip_recv.v           ;         ;
; Ethernet/icmp.v                  ; yes             ; User Verilog HDL File                  ; C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Ethernet/icmp.v              ;         ;
; Ethernet/eeprom.v                ; yes             ; User Verilog HDL File                  ; C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Ethernet/eeprom.v            ;         ;
; Ethernet/dhcp.v                  ; yes             ; User Verilog HDL File                  ; C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Ethernet/dhcp.v              ;         ;
; Ethernet/ddio_out.v              ; yes             ; User Wizard-Generated File             ; C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Ethernet/ddio_out.v          ;         ;
; Ethernet/ddio_in.v               ; yes             ; User Wizard-Generated File             ; C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Ethernet/ddio_in.v           ;         ;
; Ethernet/crc32.v                 ; yes             ; User Verilog HDL File                  ; C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Ethernet/crc32.v             ;         ;
; Ethernet/arp.v                   ; yes             ; User Verilog HDL File                  ; C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Ethernet/arp.v               ;         ;
; Polyphase_FIR/firx2r2.v          ; yes             ; User Verilog HDL File                  ; C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Polyphase_FIR/firx2r2.v      ;         ;
; receiver2.v                      ; yes             ; User Verilog HDL File                  ; C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/receiver2.v                  ;         ;
; sidetone.v                       ; yes             ; User Verilog HDL File                  ; C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/sidetone.v                   ;         ;
; profile.v                        ; yes             ; User Verilog HDL File                  ; C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/profile.v                    ;         ;
; profile.mif                      ; yes             ; User Memory Initialization File        ; C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/profile.mif                  ;         ;
; Orion_ADC.v                      ; yes             ; User Verilog HDL File                  ; C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Orion_ADC.v                  ;         ;
; Orion.v                          ; yes             ; User Verilog HDL File                  ; C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Orion.v                      ;         ;
; sp_rcv_ctrl.v                    ; yes             ; User Verilog HDL File                  ; C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/sp_rcv_ctrl.v                ;         ;
; Attenuator.v                     ; yes             ; User Verilog HDL File                  ; C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Attenuator.v                 ;         ;
; db/ASMI.v                        ; yes             ; Auto-Generated Megafunction            ; C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/ASMI.v                    ;         ;
; ASMI_interface.v                 ; yes             ; User Verilog HDL File                  ; C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/ASMI_interface.v             ;         ;
; EPCS_fifo.v                      ; yes             ; User Wizard-Generated File             ; C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/EPCS_fifo.v                  ;         ;
; cdc_mcp.v                        ; yes             ; User Verilog HDL File                  ; C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/cdc_mcp.v                    ;         ;
; cdc_sync.v                       ; yes             ; User Verilog HDL File                  ; C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/cdc_sync.v                   ;         ;
; cic.v                            ; yes             ; User Verilog HDL File                  ; C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/cic.v                        ;         ;
; cordic.v                         ; yes             ; User Verilog HDL File                  ; C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/cordic.v                     ;         ;
; cpl_cordic.v                     ; yes             ; User Verilog HDL File                  ; C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/cpl_cordic.v                 ;         ;
; debounce.v                       ; yes             ; User Verilog HDL File                  ; C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/debounce.v                   ;         ;
; pulsegen.v                       ; yes             ; User Verilog HDL File                  ; C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/pulsegen.v                   ;         ;
; SPI.v                            ; yes             ; User Verilog HDL File                  ; C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/SPI.v                        ;         ;
; sync.v                           ; yes             ; User Verilog HDL File                  ; C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/sync.v                       ;         ;
; TLV320_SPI.v                     ; yes             ; User Verilog HDL File                  ; C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/TLV320_SPI.v                 ;         ;
; Polyphase_FIR/firromHd.v         ; yes             ; User Wizard-Generated File             ; C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Polyphase_FIR/firromHd.v     ;         ;
; Polyphase_FIR/firromHc.v         ; yes             ; User Wizard-Generated File             ; C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Polyphase_FIR/firromHc.v     ;         ;
; Polyphase_FIR/firromHb.v         ; yes             ; User Wizard-Generated File             ; C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Polyphase_FIR/firromHb.v     ;         ;
; Polyphase_FIR/firromHa.v         ; yes             ; User Wizard-Generated File             ; C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Polyphase_FIR/firromHa.v     ;         ;
; Multiply2.v                      ; yes             ; User Wizard-Generated File             ; C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Multiply2.v                  ;         ;
; sine_table_256.v                 ; yes             ; User Wizard-Generated File             ; C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/sine_table_256.v             ;         ;
; profile_ROM.v                    ; yes             ; User Wizard-Generated File             ; C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/profile_ROM.v                ;         ;
; PLL_IF.v                         ; yes             ; User Wizard-Generated File             ; C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/PLL_IF.v                     ;         ;
; SP_fifo.v                        ; yes             ; User Wizard-Generated File             ; C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/SP_fifo.v                    ;         ;
; Polyphase_FIR/firram48.v         ; yes             ; User Wizard-Generated File             ; C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Polyphase_FIR/firram48.v     ;         ;
; C122_PLL.v                       ; yes             ; User Wizard-Generated File             ; C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/C122_PLL.v                   ;         ;
; tx_pll.v                         ; yes             ; User Wizard-Generated File             ; C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/tx_pll.v                     ;         ;
; Rx_Audio_fifo.v                  ; yes             ; User Wizard-Generated File             ; C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Rx_Audio_fifo.v              ;         ;
; Mic_fifo.v                       ; yes             ; User Wizard-Generated File             ; C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Mic_fifo.v                   ;         ;
; Tx1_IQ_fifo.vhd                  ; yes             ; User Wizard-Generated File             ; C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Tx1_IQ_fifo.vhd              ;         ;
; Ethernet/icmp_fifo.v             ; yes             ; User Wizard-Generated File             ; C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Ethernet/icmp_fifo.v         ;         ;
; PLL_30MHz.v                      ; yes             ; User Wizard-Generated File             ; C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/PLL_30MHz.v                  ;         ;
; Polyphase_FIR/CicInterpM5.v      ; yes             ; User Verilog HDL File                  ; C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Polyphase_FIR/CicInterpM5.v  ;         ;
; mic_I2S.v                        ; yes             ; User Verilog HDL File                  ; C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/mic_I2S.v                    ;         ;
; CC_encoder.v                     ; yes             ; User Verilog HDL File                  ; C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/CC_encoder.v                 ;         ;
; byte_to_48bits.v                 ; yes             ; User Verilog HDL File                  ; C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/byte_to_48bits.v             ;         ;
; Tx_specific_C&C.v                ; yes             ; User Verilog HDL File                  ; C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Tx_specific_C&C.v            ;         ;
; Rx_specific_C&C.v                ; yes             ; User Verilog HDL File                  ; C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Rx_specific_C&C.v            ;         ;
; High_Priority_CC.v               ; yes             ; User Verilog HDL File                  ; C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/High_Priority_CC.v           ;         ;
; General_CC.v                     ; yes             ; User Verilog HDL File                  ; C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/General_CC.v                 ;         ;
; altpll.tdf                       ; yes             ; Megafunction                           ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altpll.tdf              ;         ;
; aglobal191.inc                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/aglobal191.inc          ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                           ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/stratix_pll.inc         ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                           ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/stratixii_pll.inc       ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                           ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/cycloneii_pll.inc       ;         ;
; db/pll_if_altpll.v               ; yes             ; Auto-Generated Megafunction            ; C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/pll_if_altpll.v           ;         ;
; altddio_in.tdf                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altddio_in.tdf          ;         ;
; stratix_ddio.inc                 ; yes             ; Megafunction                           ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/stratix_ddio.inc        ;         ;
; cyclone_ddio.inc                 ; yes             ; Megafunction                           ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/cyclone_ddio.inc        ;         ;
; db/ddio_in_eef.tdf               ; yes             ; Auto-Generated Megafunction            ; C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/ddio_in_eef.tdf           ;         ;
; dcfifo.tdf                       ; yes             ; Megafunction                           ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/dcfifo.tdf              ;         ;
; lpm_counter.inc                  ; yes             ; Megafunction                           ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_counter.inc         ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                           ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_add_sub.inc         ;         ;
; altdpram.inc                     ; yes             ; Megafunction                           ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altdpram.inc            ;         ;
; a_graycounter.inc                ; yes             ; Megafunction                           ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/a_graycounter.inc       ;         ;
; a_fefifo.inc                     ; yes             ; Megafunction                           ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/a_fefifo.inc            ;         ;
; a_gray2bin.inc                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/a_gray2bin.inc          ;         ;
; dffpipe.inc                      ; yes             ; Megafunction                           ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/dffpipe.inc             ;         ;
; alt_sync_fifo.inc                ; yes             ; Megafunction                           ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/alt_sync_fifo.inc       ;         ;
; lpm_compare.inc                  ; yes             ; Megafunction                           ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_compare.inc         ;         ;
; altsyncram_fifo.inc              ; yes             ; Megafunction                           ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram_fifo.inc     ;         ;
; db/dcfifo_eqo1.tdf               ; yes             ; Auto-Generated Megafunction            ; C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/dcfifo_eqo1.tdf           ;         ;
; db/a_graycounter_677.tdf         ; yes             ; Auto-Generated Megafunction            ; C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/a_graycounter_677.tdf     ;         ;
; db/a_graycounter_2lc.tdf         ; yes             ; Auto-Generated Megafunction            ; C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/a_graycounter_2lc.tdf     ;         ;
; db/altsyncram_uj61.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/altsyncram_uj61.tdf       ;         ;
; db/alt_synch_pipe_7ql.tdf        ; yes             ; Auto-Generated Megafunction            ; C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/alt_synch_pipe_7ql.tdf    ;         ;
; db/dffpipe_rf9.tdf               ; yes             ; Auto-Generated Megafunction            ; C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/dffpipe_rf9.tdf           ;         ;
; db/alt_synch_pipe_8ql.tdf        ; yes             ; Auto-Generated Megafunction            ; C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/alt_synch_pipe_8ql.tdf    ;         ;
; db/dffpipe_sf9.tdf               ; yes             ; Auto-Generated Megafunction            ; C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/dffpipe_sf9.tdf           ;         ;
; db/cmpr_o76.tdf                  ; yes             ; Auto-Generated Megafunction            ; C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/cmpr_o76.tdf              ;         ;
; db/tx_pll_altpll.v               ; yes             ; Auto-Generated Megafunction            ; C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/tx_pll_altpll.v           ;         ;
; altddio_out.tdf                  ; yes             ; Megafunction                           ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altddio_out.tdf         ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                           ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mux.inc             ;         ;
; stratix_lcell.inc                ; yes             ; Megafunction                           ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/stratix_lcell.inc       ;         ;
; db/ddio_out_t9j.tdf              ; yes             ; Auto-Generated Megafunction            ; C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/ddio_out_t9j.tdf          ;         ;
; dcfifo_mixed_widths.tdf          ; yes             ; Megafunction                           ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf ;         ;
; db/dcfifo_ocp1.tdf               ; yes             ; Auto-Generated Megafunction            ; C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/dcfifo_ocp1.tdf           ;         ;
; db/a_gray2bin_8ib.tdf            ; yes             ; Auto-Generated Megafunction            ; C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/a_gray2bin_8ib.tdf        ;         ;
; db/a_graycounter_777.tdf         ; yes             ; Auto-Generated Megafunction            ; C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/a_graycounter_777.tdf     ;         ;
; db/a_graycounter_3lc.tdf         ; yes             ; Auto-Generated Megafunction            ; C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/a_graycounter_3lc.tdf     ;         ;
; db/altsyncram_cv61.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/altsyncram_cv61.tdf       ;         ;
; db/dffpipe_8d9.tdf               ; yes             ; Auto-Generated Megafunction            ; C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/dffpipe_8d9.tdf           ;         ;
; db/dffpipe_se9.tdf               ; yes             ; Auto-Generated Megafunction            ; C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/dffpipe_se9.tdf           ;         ;
; db/alt_synch_pipe_ppl.tdf        ; yes             ; Auto-Generated Megafunction            ; C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/alt_synch_pipe_ppl.tdf    ;         ;
; db/dffpipe_df9.tdf               ; yes             ; Auto-Generated Megafunction            ; C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/dffpipe_df9.tdf           ;         ;
; db/alt_synch_pipe_qpl.tdf        ; yes             ; Auto-Generated Megafunction            ; C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/alt_synch_pipe_qpl.tdf    ;         ;
; db/dffpipe_ef9.tdf               ; yes             ; Auto-Generated Megafunction            ; C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/dffpipe_ef9.tdf           ;         ;
; db/cmpr_p76.tdf                  ; yes             ; Auto-Generated Megafunction            ; C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/cmpr_p76.tdf              ;         ;
; db/dcfifo_hdm1.tdf               ; yes             ; Auto-Generated Megafunction            ; C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/dcfifo_hdm1.tdf           ;         ;
; db/a_gray2bin_7ib.tdf            ; yes             ; Auto-Generated Megafunction            ; C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/a_gray2bin_7ib.tdf        ;         ;
; db/a_graycounter_577.tdf         ; yes             ; Auto-Generated Megafunction            ; C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/a_graycounter_577.tdf     ;         ;
; db/altsyncram_0l31.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/altsyncram_0l31.tdf       ;         ;
; db/dffpipe_pe9.tdf               ; yes             ; Auto-Generated Megafunction            ; C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/dffpipe_pe9.tdf           ;         ;
; db/alt_synch_pipe_rpl.tdf        ; yes             ; Auto-Generated Megafunction            ; C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/alt_synch_pipe_rpl.tdf    ;         ;
; db/dffpipe_ff9.tdf               ; yes             ; Auto-Generated Megafunction            ; C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/dffpipe_ff9.tdf           ;         ;
; db/alt_synch_pipe_spl.tdf        ; yes             ; Auto-Generated Megafunction            ; C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/alt_synch_pipe_spl.tdf    ;         ;
; db/dffpipe_gf9.tdf               ; yes             ; Auto-Generated Megafunction            ; C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/dffpipe_gf9.tdf           ;         ;
; db/cntr_54e.tdf                  ; yes             ; Auto-Generated Megafunction            ; C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/cntr_54e.tdf              ;         ;
; db/dcfifo_83o1.tdf               ; yes             ; Auto-Generated Megafunction            ; C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/dcfifo_83o1.tdf           ;         ;
; db/a_gray2bin_bib.tdf            ; yes             ; Auto-Generated Megafunction            ; C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/a_gray2bin_bib.tdf        ;         ;
; db/a_graycounter_977.tdf         ; yes             ; Auto-Generated Megafunction            ; C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/a_graycounter_977.tdf     ;         ;
; db/a_graycounter_6lc.tdf         ; yes             ; Auto-Generated Megafunction            ; C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/a_graycounter_6lc.tdf     ;         ;
; db/altsyncram_8l31.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/altsyncram_8l31.tdf       ;         ;
; db/decode_d87.tdf                ; yes             ; Auto-Generated Megafunction            ; C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/decode_d87.tdf            ;         ;
; db/mux_t28.tdf                   ; yes             ; Auto-Generated Megafunction            ; C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/mux_t28.tdf               ;         ;
; db/alt_synch_pipe_tpl.tdf        ; yes             ; Auto-Generated Megafunction            ; C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/alt_synch_pipe_tpl.tdf    ;         ;
; db/dffpipe_hf9.tdf               ; yes             ; Auto-Generated Megafunction            ; C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/dffpipe_hf9.tdf           ;         ;
; db/dffpipe_2f9.tdf               ; yes             ; Auto-Generated Megafunction            ; C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/dffpipe_2f9.tdf           ;         ;
; db/alt_synch_pipe_upl.tdf        ; yes             ; Auto-Generated Megafunction            ; C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/alt_synch_pipe_upl.tdf    ;         ;
; db/dffpipe_if9.tdf               ; yes             ; Auto-Generated Megafunction            ; C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/dffpipe_if9.tdf           ;         ;
; db/cmpr_s76.tdf                  ; yes             ; Auto-Generated Megafunction            ; C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/cmpr_s76.tdf              ;         ;
; db/dcfifo_ptn1.tdf               ; yes             ; Auto-Generated Megafunction            ; C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/dcfifo_ptn1.tdf           ;         ;
; db/a_gray2bin_9ib.tdf            ; yes             ; Auto-Generated Megafunction            ; C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/a_gray2bin_9ib.tdf        ;         ;
; db/a_graycounter_877.tdf         ; yes             ; Auto-Generated Megafunction            ; C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/a_graycounter_877.tdf     ;         ;
; db/a_graycounter_4lc.tdf         ; yes             ; Auto-Generated Megafunction            ; C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/a_graycounter_4lc.tdf     ;         ;
; db/altsyncram_8271.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/altsyncram_8271.tdf       ;         ;
; db/dffpipe_4f9.tdf               ; yes             ; Auto-Generated Megafunction            ; C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/dffpipe_4f9.tdf           ;         ;
; db/alt_synch_pipe_5ql.tdf        ; yes             ; Auto-Generated Megafunction            ; C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/alt_synch_pipe_5ql.tdf    ;         ;
; db/dffpipe_pf9.tdf               ; yes             ; Auto-Generated Megafunction            ; C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/dffpipe_pf9.tdf           ;         ;
; db/alt_synch_pipe_6ql.tdf        ; yes             ; Auto-Generated Megafunction            ; C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/alt_synch_pipe_6ql.tdf    ;         ;
; db/dffpipe_qf9.tdf               ; yes             ; Auto-Generated Megafunction            ; C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/dffpipe_qf9.tdf           ;         ;
; db/cmpr_q76.tdf                  ; yes             ; Auto-Generated Megafunction            ; C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/cmpr_q76.tdf              ;         ;
; db/dcfifo_fnm1.tdf               ; yes             ; Auto-Generated Megafunction            ; C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/dcfifo_fnm1.tdf           ;         ;
; db/altsyncram_m271.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/altsyncram_m271.tdf       ;         ;
; db/alt_synch_pipe_1ql.tdf        ; yes             ; Auto-Generated Megafunction            ; C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/alt_synch_pipe_1ql.tdf    ;         ;
; db/dffpipe_lf9.tdf               ; yes             ; Auto-Generated Megafunction            ; C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/dffpipe_lf9.tdf           ;         ;
; db/alt_synch_pipe_2ql.tdf        ; yes             ; Auto-Generated Megafunction            ; C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/alt_synch_pipe_2ql.tdf    ;         ;
; db/dffpipe_mf9.tdf               ; yes             ; Auto-Generated Megafunction            ; C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/dffpipe_mf9.tdf           ;         ;
; db/dcfifo_jmo1.tdf               ; yes             ; Auto-Generated Megafunction            ; C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/dcfifo_jmo1.tdf           ;         ;
; db/altsyncram_av61.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/altsyncram_av61.tdf       ;         ;
; db/alt_synch_pipe_3ql.tdf        ; yes             ; Auto-Generated Megafunction            ; C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/alt_synch_pipe_3ql.tdf    ;         ;
; db/dffpipe_nf9.tdf               ; yes             ; Auto-Generated Megafunction            ; C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/dffpipe_nf9.tdf           ;         ;
; db/alt_synch_pipe_4ql.tdf        ; yes             ; Auto-Generated Megafunction            ; C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/alt_synch_pipe_4ql.tdf    ;         ;
; db/dffpipe_of9.tdf               ; yes             ; Auto-Generated Megafunction            ; C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/dffpipe_of9.tdf           ;         ;
; a_graycounter.tdf                ; yes             ; Megafunction                           ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/a_graycounter.tdf       ;         ;
; db/a_graycounter_9vg.tdf         ; yes             ; Auto-Generated Megafunction            ; C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/a_graycounter_9vg.tdf     ;         ;
; db/a_graycounter_8vg.tdf         ; yes             ; Auto-Generated Megafunction            ; C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/a_graycounter_8vg.tdf     ;         ;
; lpm_compare.tdf                  ; yes             ; Megafunction                           ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_compare.tdf         ;         ;
; comptree.inc                     ; yes             ; Megafunction                           ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/comptree.inc            ;         ;
; altshift.inc                     ; yes             ; Megafunction                           ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altshift.inc            ;         ;
; db/cmpr_7pd.tdf                  ; yes             ; Auto-Generated Megafunction            ; C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/cmpr_7pd.tdf              ;         ;
; lpm_counter.tdf                  ; yes             ; Megafunction                           ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_counter.tdf         ;         ;
; lpm_constant.inc                 ; yes             ; Megafunction                           ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_constant.inc        ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_decode.inc          ;         ;
; cmpconst.inc                     ; yes             ; Megafunction                           ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/cmpconst.inc            ;         ;
; dffeea.inc                       ; yes             ; Megafunction                           ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/dffeea.inc              ;         ;
; alt_counter_stratix.inc          ; yes             ; Megafunction                           ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/alt_counter_stratix.inc ;         ;
; db/cntr_haj.tdf                  ; yes             ; Auto-Generated Megafunction            ; C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/cntr_haj.tdf              ;         ;
; scfifo.tdf                       ; yes             ; Megafunction                           ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf              ;         ;
; a_regfifo.inc                    ; yes             ; Megafunction                           ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/a_regfifo.inc           ;         ;
; a_dpfifo.inc                     ; yes             ; Megafunction                           ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/a_dpfifo.inc            ;         ;
; a_i2fifo.inc                     ; yes             ; Megafunction                           ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/a_i2fifo.inc            ;         ;
; a_fffifo.inc                     ; yes             ; Megafunction                           ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/a_fffifo.inc            ;         ;
; a_f2fifo.inc                     ; yes             ; Megafunction                           ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/a_f2fifo.inc            ;         ;
; db/scfifo_3em.tdf                ; yes             ; Auto-Generated Megafunction            ; C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/scfifo_3em.tdf            ;         ;
; db/a_dpfifo_abs.tdf              ; yes             ; Auto-Generated Megafunction            ; C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/a_dpfifo_abs.tdf          ;         ;
; db/a_fefifo_48e.tdf              ; yes             ; Auto-Generated Megafunction            ; C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/a_fefifo_48e.tdf          ;         ;
; db/cntr_as7.tdf                  ; yes             ; Auto-Generated Megafunction            ; C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/cntr_as7.tdf              ;         ;
; db/altsyncram_2lm1.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/altsyncram_2lm1.tdf       ;         ;
; db/cntr_4ob.tdf                  ; yes             ; Auto-Generated Megafunction            ; C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/cntr_4ob.tdf              ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf          ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                           ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/stratix_ram_block.inc   ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                           ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/a_rdenreg.inc           ;         ;
; altrom.inc                       ; yes             ; Megafunction                           ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altrom.inc              ;         ;
; altram.inc                       ; yes             ; Megafunction                           ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altram.inc              ;         ;
; db/altsyncram_pc91.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/altsyncram_pc91.tdf       ;         ;
; db/altsyncram_qa91.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/altsyncram_qa91.tdf       ;         ;
; lpm_mult.tdf                     ; yes             ; Megafunction                           ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf            ;         ;
; multcore.inc                     ; yes             ; Megafunction                           ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/multcore.inc            ;         ;
; bypassff.inc                     ; yes             ; Megafunction                           ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/bypassff.inc            ;         ;
; db/mult_n8n.tdf                  ; yes             ; Auto-Generated Megafunction            ; C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/mult_n8n.tdf              ;         ;
; db/altsyncram_ioa1.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/altsyncram_ioa1.tdf       ;         ;
; ./polyphase_fir/coefea.mif       ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/polyphase_fir/coefea.mif     ;         ;
; db/altsyncram_0jn1.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/altsyncram_0jn1.tdf       ;         ;
; db/altsyncram_joa1.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/altsyncram_joa1.tdf       ;         ;
; ./polyphase_fir/coefeb.mif       ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/polyphase_fir/coefeb.mif     ;         ;
; db/altsyncram_koa1.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/altsyncram_koa1.tdf       ;         ;
; ./polyphase_fir/coeffa.mif       ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/polyphase_fir/coeffa.mif     ;         ;
; db/altsyncram_loa1.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/altsyncram_loa1.tdf       ;         ;
; ./polyphase_fir/coeffb.mif       ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/polyphase_fir/coeffb.mif     ;         ;
; db/pll_30mhz_altpll.v            ; yes             ; Auto-Generated Megafunction            ; C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/pll_30mhz_altpll.v        ;         ;
; db/c122_pll_altpll.v             ; yes             ; Auto-Generated Megafunction            ; C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/c122_pll_altpll.v         ;         ;
; altshift_taps.tdf                ; yes             ; Megafunction                           ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altshift_taps.tdf       ;         ;
; db/shift_taps_08m.tdf            ; yes             ; Auto-Generated Megafunction            ; C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/shift_taps_08m.tdf        ;         ;
; db/altsyncram_bo31.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/altsyncram_bo31.tdf       ;         ;
; db/add_sub_24e.tdf               ; yes             ; Auto-Generated Megafunction            ; C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/add_sub_24e.tdf           ;         ;
; db/cntr_6pf.tdf                  ; yes             ; Auto-Generated Megafunction            ; C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/cntr_6pf.tdf              ;         ;
; db/cmpr_ogc.tdf                  ; yes             ; Auto-Generated Megafunction            ; C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/cmpr_ogc.tdf              ;         ;
; lpm_divide.tdf                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_divide.tdf          ;         ;
; abs_divider.inc                  ; yes             ; Megafunction                           ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/abs_divider.inc         ;         ;
; sign_div_unsign.inc              ; yes             ; Megafunction                           ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sign_div_unsign.inc     ;         ;
; db/lpm_divide_4jm.tdf            ; yes             ; Auto-Generated Megafunction            ; C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/lpm_divide_4jm.tdf        ;         ;
; db/sign_div_unsign_slh.tdf       ; yes             ; Auto-Generated Megafunction            ; C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/sign_div_unsign_slh.tdf   ;         ;
; db/alt_u_div_6bf.tdf             ; yes             ; Auto-Generated Megafunction            ; C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/alt_u_div_6bf.tdf         ;         ;
; db/add_sub_1tc.tdf               ; yes             ; Auto-Generated Megafunction            ; C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/add_sub_1tc.tdf           ;         ;
; db/add_sub_2tc.tdf               ; yes             ; Auto-Generated Megafunction            ; C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/add_sub_2tc.tdf           ;         ;
; db/mult_sbt.tdf                  ; yes             ; Auto-Generated Megafunction            ; C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/mult_sbt.tdf              ;         ;
; db/lpm_divide_5jm.tdf            ; yes             ; Auto-Generated Megafunction            ; C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/lpm_divide_5jm.tdf        ;         ;
; db/sign_div_unsign_tlh.tdf       ; yes             ; Auto-Generated Megafunction            ; C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/sign_div_unsign_tlh.tdf   ;         ;
; db/alt_u_div_8bf.tdf             ; yes             ; Auto-Generated Megafunction            ; C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/alt_u_div_8bf.tdf         ;         ;
; db/mult_2dt.tdf                  ; yes             ; Auto-Generated Megafunction            ; C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/mult_2dt.tdf              ;         ;
; multcore.tdf                     ; yes             ; Megafunction                           ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/multcore.tdf            ;         ;
; csa_add.inc                      ; yes             ; Megafunction                           ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/csa_add.inc             ;         ;
; mpar_add.inc                     ; yes             ; Megafunction                           ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/mpar_add.inc            ;         ;
; muleabz.inc                      ; yes             ; Megafunction                           ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/muleabz.inc             ;         ;
; mul_lfrg.inc                     ; yes             ; Megafunction                           ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/mul_lfrg.inc            ;         ;
; mul_boothc.inc                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/mul_boothc.inc          ;         ;
; alt_ded_mult.inc                 ; yes             ; Megafunction                           ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/alt_ded_mult.inc        ;         ;
; alt_ded_mult_y.inc               ; yes             ; Megafunction                           ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/alt_ded_mult_y.inc      ;         ;
; mpar_add.tdf                     ; yes             ; Megafunction                           ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/mpar_add.tdf            ;         ;
; lpm_add_sub.tdf                  ; yes             ; Megafunction                           ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_add_sub.tdf         ;         ;
; addcore.inc                      ; yes             ; Megafunction                           ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/addcore.inc             ;         ;
; look_add.inc                     ; yes             ; Megafunction                           ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/look_add.inc            ;         ;
; alt_stratix_add_sub.inc          ; yes             ; Megafunction                           ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/alt_stratix_add_sub.inc ;         ;
; db/add_sub_lgh.tdf               ; yes             ; Auto-Generated Megafunction            ; C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/add_sub_lgh.tdf           ;         ;
; altshift.tdf                     ; yes             ; Megafunction                           ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altshift.tdf            ;         ;
; db/add_sub_mgh.tdf               ; yes             ; Auto-Generated Megafunction            ; C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/add_sub_mgh.tdf           ;         ;
; db/add_sub_ngh.tdf               ; yes             ; Auto-Generated Megafunction            ; C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/add_sub_ngh.tdf           ;         ;
; db/add_sub_qgh.tdf               ; yes             ; Auto-Generated Megafunction            ; C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/add_sub_qgh.tdf           ;         ;
; db/mult_56t.tdf                  ; yes             ; Auto-Generated Megafunction            ; C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/mult_56t.tdf              ;         ;
+----------------------------------+-----------------+----------------------------------------+--------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                        ;
+---------------------------------------------+----------------------+
; Resource                                    ; Usage                ;
+---------------------------------------------+----------------------+
; Estimated Total logic elements              ; 90,189               ;
;                                             ;                      ;
; Total combinational functions               ; 68228                ;
; Logic element usage by number of LUT inputs ;                      ;
;     -- 4 input functions                    ; 9415                 ;
;     -- 3 input functions                    ; 46801                ;
;     -- <=2 input functions                  ; 12012                ;
;                                             ;                      ;
; Logic elements by mode                      ;                      ;
;     -- normal mode                          ; 20929                ;
;     -- arithmetic mode                      ; 47299                ;
;                                             ;                      ;
; Total registers                             ; 70513                ;
;     -- Dedicated logic registers            ; 70503                ;
;     -- I/O registers                        ; 20                   ;
;                                             ;                      ;
; I/O pins                                    ; 165                  ;
; Total memory bits                           ; 1037984              ;
;                                             ;                      ;
; Embedded Multiplier 9-bit elements          ; 266                  ;
;                                             ;                      ;
; Total PLLs                                  ; 4                    ;
;     -- PLLs                                 ; 4                    ;
;                                             ;                      ;
; Maximum fan-out node                        ; LTC2208_122MHz~input ;
; Maximum fan-out                             ; 65220                ;
; Total fan-out                               ; 484527               ;
; Average fan-out                             ; 3.42                 ;
+---------------------------------------------+----------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+----------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+--------------+
; Compilation Hierarchy Node                                                 ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                          ; Entity Name                  ; Library Name ;
+----------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+--------------+
; |Orion                                                                     ; 68228 (720)         ; 70503 (396)               ; 1037984     ; 266          ; 0       ; 133       ; 165  ; 0            ; |Orion                                                                                                                                                                                                                       ; Orion                        ; work         ;
;    |ASMI_interface:ASMI_int_inst|                                          ; 395 (198)           ; 223 (92)                  ; 2064        ; 0            ; 0       ; 0         ; 4    ; 0            ; |Orion|ASMI_interface:ASMI_int_inst                                                                                                                                                                                          ; ASMI_interface               ; work         ;
;       |ASMI:ASMI_inst|                                                     ; 197 (0)             ; 131 (0)                   ; 2064        ; 0            ; 0       ; 0         ; 4    ; 0            ; |Orion|ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst                                                                                                                                                                           ; ASMI                         ; work         ;
;          |ASMI_altasmi_parallel_smm2:ASMI_altasmi_parallel_smm2_component| ; 197 (112)           ; 131 (71)                  ; 2064        ; 0            ; 0       ; 0         ; 4    ; 0            ; |Orion|ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_smm2:ASMI_altasmi_parallel_smm2_component                                                                                                           ; ASMI_altasmi_parallel_smm2   ; work         ;
;             |a_graycounter:addbyte_cntr|                                   ; 3 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_smm2:ASMI_altasmi_parallel_smm2_component|a_graycounter:addbyte_cntr                                                                                ; a_graycounter                ; work         ;
;                |a_graycounter_9vg:auto_generated|                          ; 3 (3)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_smm2:ASMI_altasmi_parallel_smm2_component|a_graycounter:addbyte_cntr|a_graycounter_9vg:auto_generated                                               ; a_graycounter_9vg            ; work         ;
;             |a_graycounter:gen_cntr|                                       ; 4 (0)               ; 4 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_smm2:ASMI_altasmi_parallel_smm2_component|a_graycounter:gen_cntr                                                                                    ; a_graycounter                ; work         ;
;                |a_graycounter_9vg:auto_generated|                          ; 4 (4)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_smm2:ASMI_altasmi_parallel_smm2_component|a_graycounter:gen_cntr|a_graycounter_9vg:auto_generated                                                   ; a_graycounter_9vg            ; work         ;
;             |a_graycounter:stage_cntr|                                     ; 3 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_smm2:ASMI_altasmi_parallel_smm2_component|a_graycounter:stage_cntr                                                                                  ; a_graycounter                ; work         ;
;                |a_graycounter_8vg:auto_generated|                          ; 3 (3)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_smm2:ASMI_altasmi_parallel_smm2_component|a_graycounter:stage_cntr|a_graycounter_8vg:auto_generated                                                 ; a_graycounter_8vg            ; work         ;
;             |a_graycounter:wrstage_cntr|                                   ; 3 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_smm2:ASMI_altasmi_parallel_smm2_component|a_graycounter:wrstage_cntr                                                                                ; a_graycounter                ; work         ;
;                |a_graycounter_8vg:auto_generated|                          ; 3 (3)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_smm2:ASMI_altasmi_parallel_smm2_component|a_graycounter:wrstage_cntr|a_graycounter_8vg:auto_generated                                               ; a_graycounter_8vg            ; work         ;
;             |lpm_compare:cmpr4|                                            ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_smm2:ASMI_altasmi_parallel_smm2_component|lpm_compare:cmpr4                                                                                         ; lpm_compare                  ; work         ;
;                |cmpr_7pd:auto_generated|                                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_smm2:ASMI_altasmi_parallel_smm2_component|lpm_compare:cmpr4|cmpr_7pd:auto_generated                                                                 ; cmpr_7pd                     ; work         ;
;             |lpm_compare:cmpr5|                                            ; 6 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_smm2:ASMI_altasmi_parallel_smm2_component|lpm_compare:cmpr5                                                                                         ; lpm_compare                  ; work         ;
;                |cmpr_7pd:auto_generated|                                   ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_smm2:ASMI_altasmi_parallel_smm2_component|lpm_compare:cmpr5|cmpr_7pd:auto_generated                                                                 ; cmpr_7pd                     ; work         ;
;             |lpm_counter:pgwr_data_cntr|                                   ; 9 (0)               ; 9 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_smm2:ASMI_altasmi_parallel_smm2_component|lpm_counter:pgwr_data_cntr                                                                                ; lpm_counter                  ; work         ;
;                |cntr_haj:auto_generated|                                   ; 9 (9)               ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_smm2:ASMI_altasmi_parallel_smm2_component|lpm_counter:pgwr_data_cntr|cntr_haj:auto_generated                                                        ; cntr_haj                     ; work         ;
;             |lpm_counter:pgwr_read_cntr|                                   ; 9 (0)               ; 9 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_smm2:ASMI_altasmi_parallel_smm2_component|lpm_counter:pgwr_read_cntr                                                                                ; lpm_counter                  ; work         ;
;                |cntr_haj:auto_generated|                                   ; 9 (9)               ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_smm2:ASMI_altasmi_parallel_smm2_component|lpm_counter:pgwr_read_cntr|cntr_haj:auto_generated                                                        ; cntr_haj                     ; work         ;
;             |scfifo:scfifo3|                                               ; 47 (0)              ; 29 (0)                    ; 2064        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_smm2:ASMI_altasmi_parallel_smm2_component|scfifo:scfifo3                                                                                            ; scfifo                       ; work         ;
;                |scfifo_3em:auto_generated|                                 ; 47 (0)              ; 29 (0)                    ; 2064        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_smm2:ASMI_altasmi_parallel_smm2_component|scfifo:scfifo3|scfifo_3em:auto_generated                                                                  ; scfifo_3em                   ; work         ;
;                   |a_dpfifo_abs:dpfifo|                                    ; 47 (11)             ; 29 (0)                    ; 2064        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_smm2:ASMI_altasmi_parallel_smm2_component|scfifo:scfifo3|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo                                              ; a_dpfifo_abs                 ; work         ;
;                      |a_fefifo_48e:fifo_state|                             ; 17 (7)              ; 11 (2)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_smm2:ASMI_altasmi_parallel_smm2_component|scfifo:scfifo3|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|a_fefifo_48e:fifo_state                      ; a_fefifo_48e                 ; work         ;
;                         |cntr_as7:count_usedw|                             ; 10 (10)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_smm2:ASMI_altasmi_parallel_smm2_component|scfifo:scfifo3|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|a_fefifo_48e:fifo_state|cntr_as7:count_usedw ; cntr_as7                     ; work         ;
;                      |altsyncram_2lm1:FIFOram|                             ; 0 (0)               ; 0 (0)                     ; 2064        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_smm2:ASMI_altasmi_parallel_smm2_component|scfifo:scfifo3|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|altsyncram_2lm1:FIFOram                      ; altsyncram_2lm1              ; work         ;
;                      |cntr_4ob:rd_ptr_count|                               ; 9 (9)               ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_smm2:ASMI_altasmi_parallel_smm2_component|scfifo:scfifo3|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|cntr_4ob:rd_ptr_count                        ; cntr_4ob                     ; work         ;
;                      |cntr_4ob:wr_ptr|                                     ; 10 (10)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_smm2:ASMI_altasmi_parallel_smm2_component|scfifo:scfifo3|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|cntr_4ob:wr_ptr                              ; cntr_4ob                     ; work         ;
;    |Attenuator:Attenuator_ADC0|                                            ; 23 (23)             ; 14 (14)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|Attenuator:Attenuator_ADC0                                                                                                                                                                                            ; Attenuator                   ; work         ;
;    |Attenuator:Attenuator_ADC1|                                            ; 23 (23)             ; 14 (14)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|Attenuator:Attenuator_ADC1                                                                                                                                                                                            ; Attenuator                   ; work         ;
;    |C122_PLL:PLL_inst|                                                     ; 1 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|C122_PLL:PLL_inst                                                                                                                                                                                                     ; C122_PLL                     ; work         ;
;       |altpll:altpll_component|                                            ; 1 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|C122_PLL:PLL_inst|altpll:altpll_component                                                                                                                                                                             ; altpll                       ; work         ;
;          |C122_PLL_altpll:auto_generated|                                  ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|C122_PLL:PLL_inst|altpll:altpll_component|C122_PLL_altpll:auto_generated                                                                                                                                              ; C122_PLL_altpll              ; work         ;
;    |CC_encoder:CC_encoder_inst|                                            ; 51 (51)             ; 318 (318)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|CC_encoder:CC_encoder_inst                                                                                                                                                                                            ; CC_encoder                   ; work         ;
;    |CicInterpM5:in2|                                                       ; 954 (954)           ; 1209 (1209)               ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|CicInterpM5:in2                                                                                                                                                                                                       ; CicInterpM5                  ; work         ;
;    |EPCS_fifo:EPCS_fifo_inst|                                              ; 95 (0)              ; 128 (0)                   ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|EPCS_fifo:EPCS_fifo_inst                                                                                                                                                                                              ; EPCS_fifo                    ; work         ;
;       |dcfifo:dcfifo_component|                                            ; 95 (0)              ; 128 (0)                   ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component                                                                                                                                                                      ; dcfifo                       ; work         ;
;          |dcfifo_jmo1:auto_generated|                                      ; 95 (15)             ; 128 (33)                  ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_jmo1:auto_generated                                                                                                                                           ; dcfifo_jmo1                  ; work         ;
;             |a_gray2bin_7ib:rdptr_g_gray2bin|                              ; 10 (10)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_jmo1:auto_generated|a_gray2bin_7ib:rdptr_g_gray2bin                                                                                                           ; a_gray2bin_7ib               ; work         ;
;             |a_gray2bin_7ib:rs_dgwp_gray2bin|                              ; 10 (10)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_jmo1:auto_generated|a_gray2bin_7ib:rs_dgwp_gray2bin                                                                                                           ; a_gray2bin_7ib               ; work         ;
;             |a_graycounter_2lc:wrptr_g1p|                                  ; 21 (21)             ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_jmo1:auto_generated|a_graycounter_2lc:wrptr_g1p                                                                                                               ; a_graycounter_2lc            ; work         ;
;             |a_graycounter_677:rdptr_g1p|                                  ; 23 (23)             ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_jmo1:auto_generated|a_graycounter_677:rdptr_g1p                                                                                                               ; a_graycounter_677            ; work         ;
;             |alt_synch_pipe_3ql:rs_dgwp|                                   ; 0 (0)               ; 22 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_jmo1:auto_generated|alt_synch_pipe_3ql:rs_dgwp                                                                                                                ; alt_synch_pipe_3ql           ; work         ;
;                |dffpipe_nf9:dffpipe6|                                      ; 0 (0)               ; 22 (22)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_jmo1:auto_generated|alt_synch_pipe_3ql:rs_dgwp|dffpipe_nf9:dffpipe6                                                                                           ; dffpipe_nf9                  ; work         ;
;             |alt_synch_pipe_4ql:ws_dgrp|                                   ; 0 (0)               ; 22 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_jmo1:auto_generated|alt_synch_pipe_4ql:ws_dgrp                                                                                                                ; alt_synch_pipe_4ql           ; work         ;
;                |dffpipe_of9:dffpipe9|                                      ; 0 (0)               ; 22 (22)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_jmo1:auto_generated|alt_synch_pipe_4ql:ws_dgrp|dffpipe_of9:dffpipe9                                                                                           ; dffpipe_of9                  ; work         ;
;             |altsyncram_av61:fifo_ram|                                     ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_jmo1:auto_generated|altsyncram_av61:fifo_ram                                                                                                                  ; altsyncram_av61              ; work         ;
;             |cmpr_o76:rdempty_eq_comp|                                     ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_jmo1:auto_generated|cmpr_o76:rdempty_eq_comp                                                                                                                  ; cmpr_o76                     ; work         ;
;             |cmpr_o76:rdfull_eq_comp|                                      ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_jmo1:auto_generated|cmpr_o76:rdfull_eq_comp                                                                                                                   ; cmpr_o76                     ; work         ;
;             |cmpr_o76:wrfull_eq_comp|                                      ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_jmo1:auto_generated|cmpr_o76:wrfull_eq_comp                                                                                                                   ; cmpr_o76                     ; work         ;
;             |dffpipe_8d9:rdfull_reg|                                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_jmo1:auto_generated|dffpipe_8d9:rdfull_reg                                                                                                                    ; dffpipe_8d9                  ; work         ;
;             |dffpipe_pe9:rs_brp|                                           ; 0 (0)               ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_jmo1:auto_generated|dffpipe_pe9:rs_brp                                                                                                                        ; dffpipe_pe9                  ; work         ;
;             |dffpipe_pe9:rs_bwp|                                           ; 0 (0)               ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_jmo1:auto_generated|dffpipe_pe9:rs_bwp                                                                                                                        ; dffpipe_pe9                  ; work         ;
;    |General_CC:General_CC_inst|                                            ; 57 (57)             ; 33 (33)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|General_CC:General_CC_inst                                                                                                                                                                                            ; General_CC                   ; work         ;
;    |High_Priority_CC:High_Priority_CC_inst|                                ; 212 (212)           ; 782 (782)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|High_Priority_CC:High_Priority_CC_inst                                                                                                                                                                                ; High_Priority_CC             ; work         ;
;    |Mic_fifo:Mic_fifo_inst|                                                ; 99 (0)              ; 131 (0)                   ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|Mic_fifo:Mic_fifo_inst                                                                                                                                                                                                ; Mic_fifo                     ; work         ;
;       |dcfifo_mixed_widths:dcfifo_mixed_widths_component|                  ; 99 (0)              ; 131 (0)                   ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|Mic_fifo:Mic_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component                                                                                                                                              ; dcfifo_mixed_widths          ; work         ;
;          |dcfifo_hdm1:auto_generated|                                      ; 99 (17)             ; 131 (34)                  ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|Mic_fifo:Mic_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hdm1:auto_generated                                                                                                                   ; dcfifo_hdm1                  ; work         ;
;             |a_gray2bin_7ib:rdptr_g_gray2bin|                              ; 10 (10)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|Mic_fifo:Mic_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hdm1:auto_generated|a_gray2bin_7ib:rdptr_g_gray2bin                                                                                   ; a_gray2bin_7ib               ; work         ;
;             |a_gray2bin_7ib:rs_dgwp_gray2bin|                              ; 10 (10)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|Mic_fifo:Mic_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hdm1:auto_generated|a_gray2bin_7ib:rs_dgwp_gray2bin                                                                                   ; a_gray2bin_7ib               ; work         ;
;             |a_graycounter_2lc:wrptr_g1p|                                  ; 21 (21)             ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|Mic_fifo:Mic_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hdm1:auto_generated|a_graycounter_2lc:wrptr_g1p                                                                                       ; a_graycounter_2lc            ; work         ;
;             |a_graycounter_577:rdptr_g1p|                                  ; 22 (22)             ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|Mic_fifo:Mic_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hdm1:auto_generated|a_graycounter_577:rdptr_g1p                                                                                       ; a_graycounter_577            ; work         ;
;             |alt_synch_pipe_rpl:rs_dgwp|                                   ; 0 (0)               ; 22 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|Mic_fifo:Mic_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hdm1:auto_generated|alt_synch_pipe_rpl:rs_dgwp                                                                                        ; alt_synch_pipe_rpl           ; work         ;
;                |dffpipe_ff9:dffpipe9|                                      ; 0 (0)               ; 22 (22)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|Mic_fifo:Mic_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hdm1:auto_generated|alt_synch_pipe_rpl:rs_dgwp|dffpipe_ff9:dffpipe9                                                                   ; dffpipe_ff9                  ; work         ;
;             |alt_synch_pipe_spl:ws_dgrp|                                   ; 0 (0)               ; 22 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|Mic_fifo:Mic_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hdm1:auto_generated|alt_synch_pipe_spl:ws_dgrp                                                                                        ; alt_synch_pipe_spl           ; work         ;
;                |dffpipe_gf9:dffpipe12|                                     ; 0 (0)               ; 22 (22)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|Mic_fifo:Mic_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hdm1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_gf9:dffpipe12                                                                  ; dffpipe_gf9                  ; work         ;
;             |altsyncram_0l31:fifo_ram|                                     ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|Mic_fifo:Mic_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hdm1:auto_generated|altsyncram_0l31:fifo_ram                                                                                          ; altsyncram_0l31              ; work         ;
;             |cmpr_o76:rdempty_eq_comp|                                     ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|Mic_fifo:Mic_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hdm1:auto_generated|cmpr_o76:rdempty_eq_comp                                                                                          ; cmpr_o76                     ; work         ;
;             |cmpr_o76:wrfull_eq_comp|                                      ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|Mic_fifo:Mic_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hdm1:auto_generated|cmpr_o76:wrfull_eq_comp                                                                                           ; cmpr_o76                     ; work         ;
;             |cmpr_p76:rdfull_eq_comp|                                      ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|Mic_fifo:Mic_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hdm1:auto_generated|cmpr_p76:rdfull_eq_comp                                                                                           ; cmpr_p76                     ; work         ;
;             |cntr_54e:cntr_b|                                              ; 3 (3)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|Mic_fifo:Mic_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hdm1:auto_generated|cntr_54e:cntr_b                                                                                                   ; cntr_54e                     ; work         ;
;             |dffpipe_8d9:rdfull_reg|                                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|Mic_fifo:Mic_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hdm1:auto_generated|dffpipe_8d9:rdfull_reg                                                                                            ; dffpipe_8d9                  ; work         ;
;             |dffpipe_pe9:rs_bwp|                                           ; 0 (0)               ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|Mic_fifo:Mic_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hdm1:auto_generated|dffpipe_pe9:rs_bwp                                                                                                ; dffpipe_pe9                  ; work         ;
;             |dffpipe_se9:rs_brp|                                           ; 0 (0)               ; 11 (11)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|Mic_fifo:Mic_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hdm1:auto_generated|dffpipe_se9:rs_brp                                                                                                ; dffpipe_se9                  ; work         ;
;    |Mux_clear:Mux_clear_inst|                                              ; 59 (59)             ; 39 (39)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|Mux_clear:Mux_clear_inst                                                                                                                                                                                              ; Mux_clear                    ; work         ;
;    |Orion_ADC:ADC_SPI|                                                     ; 146 (146)           ; 186 (186)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|Orion_ADC:ADC_SPI                                                                                                                                                                                                     ; Orion_ADC                    ; work         ;
;    |PLL_30MHz:PLL_30MHz_inst|                                              ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|PLL_30MHz:PLL_30MHz_inst                                                                                                                                                                                              ; PLL_30MHz                    ; work         ;
;       |altpll:altpll_component|                                            ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|PLL_30MHz:PLL_30MHz_inst|altpll:altpll_component                                                                                                                                                                      ; altpll                       ; work         ;
;          |PLL_30MHz_altpll:auto_generated|                                 ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|PLL_30MHz:PLL_30MHz_inst|altpll:altpll_component|PLL_30MHz_altpll:auto_generated                                                                                                                                      ; PLL_30MHz_altpll             ; work         ;
;    |PLL_IF:PLL_IF_inst|                                                    ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|PLL_IF:PLL_IF_inst                                                                                                                                                                                                    ; PLL_IF                       ; work         ;
;       |altpll:altpll_component|                                            ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|PLL_IF:PLL_IF_inst|altpll:altpll_component                                                                                                                                                                            ; altpll                       ; work         ;
;          |PLL_IF_altpll:auto_generated|                                    ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated                                                                                                                                               ; PLL_IF_altpll                ; work         ;
;    |Rx_Audio_fifo:Rx_Audio_fifo_inst|                                      ; 112 (0)             ; 152 (0)                   ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|Rx_Audio_fifo:Rx_Audio_fifo_inst                                                                                                                                                                                      ; Rx_Audio_fifo                ; work         ;
;       |dcfifo:dcfifo_component|                                            ; 112 (0)             ; 152 (0)                   ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|Rx_Audio_fifo:Rx_Audio_fifo_inst|dcfifo:dcfifo_component                                                                                                                                                              ; dcfifo                       ; work         ;
;          |dcfifo_ptn1:auto_generated|                                      ; 112 (20)            ; 152 (39)                  ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|Rx_Audio_fifo:Rx_Audio_fifo_inst|dcfifo:dcfifo_component|dcfifo_ptn1:auto_generated                                                                                                                                   ; dcfifo_ptn1                  ; work         ;
;             |a_gray2bin_9ib:rdptr_g_gray2bin|                              ; 12 (12)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|Rx_Audio_fifo:Rx_Audio_fifo_inst|dcfifo:dcfifo_component|dcfifo_ptn1:auto_generated|a_gray2bin_9ib:rdptr_g_gray2bin                                                                                                   ; a_gray2bin_9ib               ; work         ;
;             |a_gray2bin_9ib:rs_dgwp_gray2bin|                              ; 12 (12)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|Rx_Audio_fifo:Rx_Audio_fifo_inst|dcfifo:dcfifo_component|dcfifo_ptn1:auto_generated|a_gray2bin_9ib:rs_dgwp_gray2bin                                                                                                   ; a_gray2bin_9ib               ; work         ;
;             |a_graycounter_4lc:wrptr_g1p|                                  ; 24 (24)             ; 18 (18)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|Rx_Audio_fifo:Rx_Audio_fifo_inst|dcfifo:dcfifo_component|dcfifo_ptn1:auto_generated|a_graycounter_4lc:wrptr_g1p                                                                                                       ; a_graycounter_4lc            ; work         ;
;             |a_graycounter_877:rdptr_g1p|                                  ; 25 (25)             ; 18 (18)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|Rx_Audio_fifo:Rx_Audio_fifo_inst|dcfifo:dcfifo_component|dcfifo_ptn1:auto_generated|a_graycounter_877:rdptr_g1p                                                                                                       ; a_graycounter_877            ; work         ;
;             |alt_synch_pipe_5ql:rs_dgwp|                                   ; 0 (0)               ; 26 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|Rx_Audio_fifo:Rx_Audio_fifo_inst|dcfifo:dcfifo_component|dcfifo_ptn1:auto_generated|alt_synch_pipe_5ql:rs_dgwp                                                                                                        ; alt_synch_pipe_5ql           ; work         ;
;                |dffpipe_pf9:dffpipe5|                                      ; 0 (0)               ; 26 (26)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|Rx_Audio_fifo:Rx_Audio_fifo_inst|dcfifo:dcfifo_component|dcfifo_ptn1:auto_generated|alt_synch_pipe_5ql:rs_dgwp|dffpipe_pf9:dffpipe5                                                                                   ; dffpipe_pf9                  ; work         ;
;             |alt_synch_pipe_6ql:ws_dgrp|                                   ; 0 (0)               ; 26 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|Rx_Audio_fifo:Rx_Audio_fifo_inst|dcfifo:dcfifo_component|dcfifo_ptn1:auto_generated|alt_synch_pipe_6ql:ws_dgrp                                                                                                        ; alt_synch_pipe_6ql           ; work         ;
;                |dffpipe_qf9:dffpipe8|                                      ; 0 (0)               ; 26 (26)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|Rx_Audio_fifo:Rx_Audio_fifo_inst|dcfifo:dcfifo_component|dcfifo_ptn1:auto_generated|alt_synch_pipe_6ql:ws_dgrp|dffpipe_qf9:dffpipe8                                                                                   ; dffpipe_qf9                  ; work         ;
;             |altsyncram_8271:fifo_ram|                                     ; 0 (0)               ; 0 (0)                     ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|Rx_Audio_fifo:Rx_Audio_fifo_inst|dcfifo:dcfifo_component|dcfifo_ptn1:auto_generated|altsyncram_8271:fifo_ram                                                                                                          ; altsyncram_8271              ; work         ;
;             |cmpr_q76:rdempty_eq_comp|                                     ; 9 (9)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|Rx_Audio_fifo:Rx_Audio_fifo_inst|dcfifo:dcfifo_component|dcfifo_ptn1:auto_generated|cmpr_q76:rdempty_eq_comp                                                                                                          ; cmpr_q76                     ; work         ;
;             |cmpr_q76:rdfull_eq_comp|                                      ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|Rx_Audio_fifo:Rx_Audio_fifo_inst|dcfifo:dcfifo_component|dcfifo_ptn1:auto_generated|cmpr_q76:rdfull_eq_comp                                                                                                           ; cmpr_q76                     ; work         ;
;             |cmpr_q76:wrfull_eq_comp|                                      ; 9 (9)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|Rx_Audio_fifo:Rx_Audio_fifo_inst|dcfifo:dcfifo_component|dcfifo_ptn1:auto_generated|cmpr_q76:wrfull_eq_comp                                                                                                           ; cmpr_q76                     ; work         ;
;             |dffpipe_4f9:rs_brp|                                           ; 0 (0)               ; 12 (12)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|Rx_Audio_fifo:Rx_Audio_fifo_inst|dcfifo:dcfifo_component|dcfifo_ptn1:auto_generated|dffpipe_4f9:rs_brp                                                                                                                ; dffpipe_4f9                  ; work         ;
;             |dffpipe_4f9:rs_bwp|                                           ; 0 (0)               ; 12 (12)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|Rx_Audio_fifo:Rx_Audio_fifo_inst|dcfifo:dcfifo_component|dcfifo_ptn1:auto_generated|dffpipe_4f9:rs_bwp                                                                                                                ; dffpipe_4f9                  ; work         ;
;             |dffpipe_8d9:rdfull_reg|                                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|Rx_Audio_fifo:Rx_Audio_fifo_inst|dcfifo:dcfifo_component|dcfifo_ptn1:auto_generated|dffpipe_8d9:rdfull_reg                                                                                                            ; dffpipe_8d9                  ; work         ;
;    |Rx_fifo:Rx0_fifo_inst|                                                 ; 102 (0)             ; 139 (0)                   ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|Rx_fifo:Rx0_fifo_inst                                                                                                                                                                                                 ; Rx_fifo                      ; work         ;
;       |dcfifo_mixed_widths:dcfifo_mixed_widths_component|                  ; 102 (0)             ; 139 (0)                   ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|Rx_fifo:Rx0_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component                                                                                                                                               ; dcfifo_mixed_widths          ; work         ;
;          |dcfifo_ocp1:auto_generated|                                      ; 102 (16)            ; 139 (36)                  ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|Rx_fifo:Rx0_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated                                                                                                                    ; dcfifo_ocp1                  ; work         ;
;             |a_gray2bin_8ib:rdptr_g_gray2bin|                              ; 11 (11)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|Rx_fifo:Rx0_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|a_gray2bin_8ib:rdptr_g_gray2bin                                                                                    ; a_gray2bin_8ib               ; work         ;
;             |a_gray2bin_8ib:rs_dgwp_gray2bin|                              ; 11 (11)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|Rx_fifo:Rx0_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|a_gray2bin_8ib:rs_dgwp_gray2bin                                                                                    ; a_gray2bin_8ib               ; work         ;
;             |a_graycounter_3lc:wrptr_g1p|                                  ; 22 (22)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|Rx_fifo:Rx0_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|a_graycounter_3lc:wrptr_g1p                                                                                        ; a_graycounter_3lc            ; work         ;
;             |a_graycounter_777:rdptr_g1p|                                  ; 24 (24)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|Rx_fifo:Rx0_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|a_graycounter_777:rdptr_g1p                                                                                        ; a_graycounter_777            ; work         ;
;             |alt_synch_pipe_ppl:rs_dgwp|                                   ; 0 (0)               ; 24 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|Rx_fifo:Rx0_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_ppl:rs_dgwp                                                                                         ; alt_synch_pipe_ppl           ; work         ;
;                |dffpipe_df9:dffpipe12|                                     ; 0 (0)               ; 24 (24)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|Rx_fifo:Rx0_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_df9:dffpipe12                                                                   ; dffpipe_df9                  ; work         ;
;             |alt_synch_pipe_qpl:ws_dgrp|                                   ; 0 (0)               ; 24 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|Rx_fifo:Rx0_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_qpl:ws_dgrp                                                                                         ; alt_synch_pipe_qpl           ; work         ;
;                |dffpipe_ef9:dffpipe15|                                     ; 0 (0)               ; 24 (24)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|Rx_fifo:Rx0_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_ef9:dffpipe15                                                                   ; dffpipe_ef9                  ; work         ;
;             |altsyncram_cv61:fifo_ram|                                     ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|Rx_fifo:Rx0_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|altsyncram_cv61:fifo_ram                                                                                           ; altsyncram_cv61              ; work         ;
;             |cmpr_p76:rdempty_eq_comp|                                     ; 9 (9)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|Rx_fifo:Rx0_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|cmpr_p76:rdempty_eq_comp                                                                                           ; cmpr_p76                     ; work         ;
;             |cmpr_p76:rdfull_eq_comp|                                      ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|Rx_fifo:Rx0_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|cmpr_p76:rdfull_eq_comp                                                                                            ; cmpr_p76                     ; work         ;
;             |cmpr_p76:wrfull_eq_comp|                                      ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|Rx_fifo:Rx0_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|cmpr_p76:wrfull_eq_comp                                                                                            ; cmpr_p76                     ; work         ;
;             |dffpipe_8d9:rdfull_reg|                                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|Rx_fifo:Rx0_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|dffpipe_8d9:rdfull_reg                                                                                             ; dffpipe_8d9                  ; work         ;
;             |dffpipe_se9:rs_brp|                                           ; 0 (0)               ; 11 (11)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|Rx_fifo:Rx0_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|dffpipe_se9:rs_brp                                                                                                 ; dffpipe_se9                  ; work         ;
;             |dffpipe_se9:rs_bwp|                                           ; 0 (0)               ; 11 (11)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|Rx_fifo:Rx0_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|dffpipe_se9:rs_bwp                                                                                                 ; dffpipe_se9                  ; work         ;
;    |Rx_fifo:Rx1_fifo_inst|                                                 ; 102 (0)             ; 139 (0)                   ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|Rx_fifo:Rx1_fifo_inst                                                                                                                                                                                                 ; Rx_fifo                      ; work         ;
;       |dcfifo_mixed_widths:dcfifo_mixed_widths_component|                  ; 102 (0)             ; 139 (0)                   ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|Rx_fifo:Rx1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component                                                                                                                                               ; dcfifo_mixed_widths          ; work         ;
;          |dcfifo_ocp1:auto_generated|                                      ; 102 (16)            ; 139 (36)                  ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|Rx_fifo:Rx1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated                                                                                                                    ; dcfifo_ocp1                  ; work         ;
;             |a_gray2bin_8ib:rdptr_g_gray2bin|                              ; 11 (11)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|Rx_fifo:Rx1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|a_gray2bin_8ib:rdptr_g_gray2bin                                                                                    ; a_gray2bin_8ib               ; work         ;
;             |a_gray2bin_8ib:rs_dgwp_gray2bin|                              ; 11 (11)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|Rx_fifo:Rx1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|a_gray2bin_8ib:rs_dgwp_gray2bin                                                                                    ; a_gray2bin_8ib               ; work         ;
;             |a_graycounter_3lc:wrptr_g1p|                                  ; 22 (22)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|Rx_fifo:Rx1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|a_graycounter_3lc:wrptr_g1p                                                                                        ; a_graycounter_3lc            ; work         ;
;             |a_graycounter_777:rdptr_g1p|                                  ; 24 (24)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|Rx_fifo:Rx1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|a_graycounter_777:rdptr_g1p                                                                                        ; a_graycounter_777            ; work         ;
;             |alt_synch_pipe_ppl:rs_dgwp|                                   ; 0 (0)               ; 24 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|Rx_fifo:Rx1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_ppl:rs_dgwp                                                                                         ; alt_synch_pipe_ppl           ; work         ;
;                |dffpipe_df9:dffpipe12|                                     ; 0 (0)               ; 24 (24)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|Rx_fifo:Rx1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_df9:dffpipe12                                                                   ; dffpipe_df9                  ; work         ;
;             |alt_synch_pipe_qpl:ws_dgrp|                                   ; 0 (0)               ; 24 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|Rx_fifo:Rx1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_qpl:ws_dgrp                                                                                         ; alt_synch_pipe_qpl           ; work         ;
;                |dffpipe_ef9:dffpipe15|                                     ; 0 (0)               ; 24 (24)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|Rx_fifo:Rx1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_ef9:dffpipe15                                                                   ; dffpipe_ef9                  ; work         ;
;             |altsyncram_cv61:fifo_ram|                                     ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|Rx_fifo:Rx1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|altsyncram_cv61:fifo_ram                                                                                           ; altsyncram_cv61              ; work         ;
;             |cmpr_p76:rdempty_eq_comp|                                     ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|Rx_fifo:Rx1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|cmpr_p76:rdempty_eq_comp                                                                                           ; cmpr_p76                     ; work         ;
;             |cmpr_p76:rdfull_eq_comp|                                      ; 9 (9)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|Rx_fifo:Rx1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|cmpr_p76:rdfull_eq_comp                                                                                            ; cmpr_p76                     ; work         ;
;             |cmpr_p76:wrfull_eq_comp|                                      ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|Rx_fifo:Rx1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|cmpr_p76:wrfull_eq_comp                                                                                            ; cmpr_p76                     ; work         ;
;             |dffpipe_8d9:rdfull_reg|                                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|Rx_fifo:Rx1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|dffpipe_8d9:rdfull_reg                                                                                             ; dffpipe_8d9                  ; work         ;
;             |dffpipe_se9:rs_brp|                                           ; 0 (0)               ; 11 (11)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|Rx_fifo:Rx1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|dffpipe_se9:rs_brp                                                                                                 ; dffpipe_se9                  ; work         ;
;             |dffpipe_se9:rs_bwp|                                           ; 0 (0)               ; 11 (11)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|Rx_fifo:Rx1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|dffpipe_se9:rs_bwp                                                                                                 ; dffpipe_se9                  ; work         ;
;    |Rx_fifo:p[2].Rx_fifo_inst|                                             ; 102 (0)             ; 139 (0)                   ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|Rx_fifo:p[2].Rx_fifo_inst                                                                                                                                                                                             ; Rx_fifo                      ; work         ;
;       |dcfifo_mixed_widths:dcfifo_mixed_widths_component|                  ; 102 (0)             ; 139 (0)                   ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|Rx_fifo:p[2].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component                                                                                                                                           ; dcfifo_mixed_widths          ; work         ;
;          |dcfifo_ocp1:auto_generated|                                      ; 102 (16)            ; 139 (36)                  ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|Rx_fifo:p[2].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated                                                                                                                ; dcfifo_ocp1                  ; work         ;
;             |a_gray2bin_8ib:rdptr_g_gray2bin|                              ; 11 (11)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|Rx_fifo:p[2].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|a_gray2bin_8ib:rdptr_g_gray2bin                                                                                ; a_gray2bin_8ib               ; work         ;
;             |a_gray2bin_8ib:rs_dgwp_gray2bin|                              ; 11 (11)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|Rx_fifo:p[2].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|a_gray2bin_8ib:rs_dgwp_gray2bin                                                                                ; a_gray2bin_8ib               ; work         ;
;             |a_graycounter_3lc:wrptr_g1p|                                  ; 22 (22)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|Rx_fifo:p[2].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|a_graycounter_3lc:wrptr_g1p                                                                                    ; a_graycounter_3lc            ; work         ;
;             |a_graycounter_777:rdptr_g1p|                                  ; 24 (24)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|Rx_fifo:p[2].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|a_graycounter_777:rdptr_g1p                                                                                    ; a_graycounter_777            ; work         ;
;             |alt_synch_pipe_ppl:rs_dgwp|                                   ; 0 (0)               ; 24 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|Rx_fifo:p[2].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_ppl:rs_dgwp                                                                                     ; alt_synch_pipe_ppl           ; work         ;
;                |dffpipe_df9:dffpipe12|                                     ; 0 (0)               ; 24 (24)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|Rx_fifo:p[2].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_df9:dffpipe12                                                               ; dffpipe_df9                  ; work         ;
;             |alt_synch_pipe_qpl:ws_dgrp|                                   ; 0 (0)               ; 24 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|Rx_fifo:p[2].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_qpl:ws_dgrp                                                                                     ; alt_synch_pipe_qpl           ; work         ;
;                |dffpipe_ef9:dffpipe15|                                     ; 0 (0)               ; 24 (24)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|Rx_fifo:p[2].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_ef9:dffpipe15                                                               ; dffpipe_ef9                  ; work         ;
;             |altsyncram_cv61:fifo_ram|                                     ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|Rx_fifo:p[2].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|altsyncram_cv61:fifo_ram                                                                                       ; altsyncram_cv61              ; work         ;
;             |cmpr_p76:rdempty_eq_comp|                                     ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|Rx_fifo:p[2].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|cmpr_p76:rdempty_eq_comp                                                                                       ; cmpr_p76                     ; work         ;
;             |cmpr_p76:rdfull_eq_comp|                                      ; 9 (9)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|Rx_fifo:p[2].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|cmpr_p76:rdfull_eq_comp                                                                                        ; cmpr_p76                     ; work         ;
;             |cmpr_p76:wrfull_eq_comp|                                      ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|Rx_fifo:p[2].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|cmpr_p76:wrfull_eq_comp                                                                                        ; cmpr_p76                     ; work         ;
;             |dffpipe_8d9:rdfull_reg|                                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|Rx_fifo:p[2].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|dffpipe_8d9:rdfull_reg                                                                                         ; dffpipe_8d9                  ; work         ;
;             |dffpipe_se9:rs_brp|                                           ; 0 (0)               ; 11 (11)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|Rx_fifo:p[2].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|dffpipe_se9:rs_brp                                                                                             ; dffpipe_se9                  ; work         ;
;             |dffpipe_se9:rs_bwp|                                           ; 0 (0)               ; 11 (11)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|Rx_fifo:p[2].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|dffpipe_se9:rs_bwp                                                                                             ; dffpipe_se9                  ; work         ;
;    |Rx_fifo:p[3].Rx_fifo_inst|                                             ; 102 (0)             ; 139 (0)                   ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|Rx_fifo:p[3].Rx_fifo_inst                                                                                                                                                                                             ; Rx_fifo                      ; work         ;
;       |dcfifo_mixed_widths:dcfifo_mixed_widths_component|                  ; 102 (0)             ; 139 (0)                   ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|Rx_fifo:p[3].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component                                                                                                                                           ; dcfifo_mixed_widths          ; work         ;
;          |dcfifo_ocp1:auto_generated|                                      ; 102 (16)            ; 139 (36)                  ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|Rx_fifo:p[3].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated                                                                                                                ; dcfifo_ocp1                  ; work         ;
;             |a_gray2bin_8ib:rdptr_g_gray2bin|                              ; 11 (11)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|Rx_fifo:p[3].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|a_gray2bin_8ib:rdptr_g_gray2bin                                                                                ; a_gray2bin_8ib               ; work         ;
;             |a_gray2bin_8ib:rs_dgwp_gray2bin|                              ; 11 (11)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|Rx_fifo:p[3].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|a_gray2bin_8ib:rs_dgwp_gray2bin                                                                                ; a_gray2bin_8ib               ; work         ;
;             |a_graycounter_3lc:wrptr_g1p|                                  ; 22 (22)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|Rx_fifo:p[3].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|a_graycounter_3lc:wrptr_g1p                                                                                    ; a_graycounter_3lc            ; work         ;
;             |a_graycounter_777:rdptr_g1p|                                  ; 24 (24)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|Rx_fifo:p[3].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|a_graycounter_777:rdptr_g1p                                                                                    ; a_graycounter_777            ; work         ;
;             |alt_synch_pipe_ppl:rs_dgwp|                                   ; 0 (0)               ; 24 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|Rx_fifo:p[3].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_ppl:rs_dgwp                                                                                     ; alt_synch_pipe_ppl           ; work         ;
;                |dffpipe_df9:dffpipe12|                                     ; 0 (0)               ; 24 (24)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|Rx_fifo:p[3].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_df9:dffpipe12                                                               ; dffpipe_df9                  ; work         ;
;             |alt_synch_pipe_qpl:ws_dgrp|                                   ; 0 (0)               ; 24 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|Rx_fifo:p[3].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_qpl:ws_dgrp                                                                                     ; alt_synch_pipe_qpl           ; work         ;
;                |dffpipe_ef9:dffpipe15|                                     ; 0 (0)               ; 24 (24)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|Rx_fifo:p[3].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_ef9:dffpipe15                                                               ; dffpipe_ef9                  ; work         ;
;             |altsyncram_cv61:fifo_ram|                                     ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|Rx_fifo:p[3].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|altsyncram_cv61:fifo_ram                                                                                       ; altsyncram_cv61              ; work         ;
;             |cmpr_p76:rdempty_eq_comp|                                     ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|Rx_fifo:p[3].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|cmpr_p76:rdempty_eq_comp                                                                                       ; cmpr_p76                     ; work         ;
;             |cmpr_p76:rdfull_eq_comp|                                      ; 9 (9)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|Rx_fifo:p[3].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|cmpr_p76:rdfull_eq_comp                                                                                        ; cmpr_p76                     ; work         ;
;             |cmpr_p76:wrfull_eq_comp|                                      ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|Rx_fifo:p[3].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|cmpr_p76:wrfull_eq_comp                                                                                        ; cmpr_p76                     ; work         ;
;             |dffpipe_8d9:rdfull_reg|                                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|Rx_fifo:p[3].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|dffpipe_8d9:rdfull_reg                                                                                         ; dffpipe_8d9                  ; work         ;
;             |dffpipe_se9:rs_brp|                                           ; 0 (0)               ; 11 (11)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|Rx_fifo:p[3].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|dffpipe_se9:rs_brp                                                                                             ; dffpipe_se9                  ; work         ;
;             |dffpipe_se9:rs_bwp|                                           ; 0 (0)               ; 11 (11)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|Rx_fifo:p[3].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|dffpipe_se9:rs_bwp                                                                                             ; dffpipe_se9                  ; work         ;
;    |Rx_fifo:p[4].Rx_fifo_inst|                                             ; 101 (0)             ; 139 (0)                   ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|Rx_fifo:p[4].Rx_fifo_inst                                                                                                                                                                                             ; Rx_fifo                      ; work         ;
;       |dcfifo_mixed_widths:dcfifo_mixed_widths_component|                  ; 101 (0)             ; 139 (0)                   ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|Rx_fifo:p[4].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component                                                                                                                                           ; dcfifo_mixed_widths          ; work         ;
;          |dcfifo_ocp1:auto_generated|                                      ; 101 (16)            ; 139 (36)                  ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|Rx_fifo:p[4].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated                                                                                                                ; dcfifo_ocp1                  ; work         ;
;             |a_gray2bin_8ib:rdptr_g_gray2bin|                              ; 11 (11)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|Rx_fifo:p[4].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|a_gray2bin_8ib:rdptr_g_gray2bin                                                                                ; a_gray2bin_8ib               ; work         ;
;             |a_gray2bin_8ib:rs_dgwp_gray2bin|                              ; 11 (11)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|Rx_fifo:p[4].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|a_gray2bin_8ib:rs_dgwp_gray2bin                                                                                ; a_gray2bin_8ib               ; work         ;
;             |a_graycounter_3lc:wrptr_g1p|                                  ; 22 (22)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|Rx_fifo:p[4].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|a_graycounter_3lc:wrptr_g1p                                                                                    ; a_graycounter_3lc            ; work         ;
;             |a_graycounter_777:rdptr_g1p|                                  ; 24 (24)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|Rx_fifo:p[4].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|a_graycounter_777:rdptr_g1p                                                                                    ; a_graycounter_777            ; work         ;
;             |alt_synch_pipe_ppl:rs_dgwp|                                   ; 0 (0)               ; 24 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|Rx_fifo:p[4].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_ppl:rs_dgwp                                                                                     ; alt_synch_pipe_ppl           ; work         ;
;                |dffpipe_df9:dffpipe12|                                     ; 0 (0)               ; 24 (24)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|Rx_fifo:p[4].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_df9:dffpipe12                                                               ; dffpipe_df9                  ; work         ;
;             |alt_synch_pipe_qpl:ws_dgrp|                                   ; 0 (0)               ; 24 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|Rx_fifo:p[4].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_qpl:ws_dgrp                                                                                     ; alt_synch_pipe_qpl           ; work         ;
;                |dffpipe_ef9:dffpipe15|                                     ; 0 (0)               ; 24 (24)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|Rx_fifo:p[4].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_ef9:dffpipe15                                                               ; dffpipe_ef9                  ; work         ;
;             |altsyncram_cv61:fifo_ram|                                     ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|Rx_fifo:p[4].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|altsyncram_cv61:fifo_ram                                                                                       ; altsyncram_cv61              ; work         ;
;             |cmpr_p76:rdempty_eq_comp|                                     ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|Rx_fifo:p[4].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|cmpr_p76:rdempty_eq_comp                                                                                       ; cmpr_p76                     ; work         ;
;             |cmpr_p76:rdfull_eq_comp|                                      ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|Rx_fifo:p[4].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|cmpr_p76:rdfull_eq_comp                                                                                        ; cmpr_p76                     ; work         ;
;             |cmpr_p76:wrfull_eq_comp|                                      ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|Rx_fifo:p[4].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|cmpr_p76:wrfull_eq_comp                                                                                        ; cmpr_p76                     ; work         ;
;             |dffpipe_8d9:rdfull_reg|                                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|Rx_fifo:p[4].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|dffpipe_8d9:rdfull_reg                                                                                         ; dffpipe_8d9                  ; work         ;
;             |dffpipe_se9:rs_brp|                                           ; 0 (0)               ; 11 (11)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|Rx_fifo:p[4].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|dffpipe_se9:rs_brp                                                                                             ; dffpipe_se9                  ; work         ;
;             |dffpipe_se9:rs_bwp|                                           ; 0 (0)               ; 11 (11)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|Rx_fifo:p[4].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|dffpipe_se9:rs_bwp                                                                                             ; dffpipe_se9                  ; work         ;
;    |Rx_fifo:p[5].Rx_fifo_inst|                                             ; 102 (0)             ; 139 (0)                   ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|Rx_fifo:p[5].Rx_fifo_inst                                                                                                                                                                                             ; Rx_fifo                      ; work         ;
;       |dcfifo_mixed_widths:dcfifo_mixed_widths_component|                  ; 102 (0)             ; 139 (0)                   ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|Rx_fifo:p[5].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component                                                                                                                                           ; dcfifo_mixed_widths          ; work         ;
;          |dcfifo_ocp1:auto_generated|                                      ; 102 (16)            ; 139 (36)                  ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|Rx_fifo:p[5].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated                                                                                                                ; dcfifo_ocp1                  ; work         ;
;             |a_gray2bin_8ib:rdptr_g_gray2bin|                              ; 11 (11)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|Rx_fifo:p[5].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|a_gray2bin_8ib:rdptr_g_gray2bin                                                                                ; a_gray2bin_8ib               ; work         ;
;             |a_gray2bin_8ib:rs_dgwp_gray2bin|                              ; 11 (11)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|Rx_fifo:p[5].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|a_gray2bin_8ib:rs_dgwp_gray2bin                                                                                ; a_gray2bin_8ib               ; work         ;
;             |a_graycounter_3lc:wrptr_g1p|                                  ; 22 (22)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|Rx_fifo:p[5].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|a_graycounter_3lc:wrptr_g1p                                                                                    ; a_graycounter_3lc            ; work         ;
;             |a_graycounter_777:rdptr_g1p|                                  ; 24 (24)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|Rx_fifo:p[5].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|a_graycounter_777:rdptr_g1p                                                                                    ; a_graycounter_777            ; work         ;
;             |alt_synch_pipe_ppl:rs_dgwp|                                   ; 0 (0)               ; 24 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|Rx_fifo:p[5].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_ppl:rs_dgwp                                                                                     ; alt_synch_pipe_ppl           ; work         ;
;                |dffpipe_df9:dffpipe12|                                     ; 0 (0)               ; 24 (24)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|Rx_fifo:p[5].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_df9:dffpipe12                                                               ; dffpipe_df9                  ; work         ;
;             |alt_synch_pipe_qpl:ws_dgrp|                                   ; 0 (0)               ; 24 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|Rx_fifo:p[5].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_qpl:ws_dgrp                                                                                     ; alt_synch_pipe_qpl           ; work         ;
;                |dffpipe_ef9:dffpipe15|                                     ; 0 (0)               ; 24 (24)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|Rx_fifo:p[5].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_ef9:dffpipe15                                                               ; dffpipe_ef9                  ; work         ;
;             |altsyncram_cv61:fifo_ram|                                     ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|Rx_fifo:p[5].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|altsyncram_cv61:fifo_ram                                                                                       ; altsyncram_cv61              ; work         ;
;             |cmpr_p76:rdempty_eq_comp|                                     ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|Rx_fifo:p[5].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|cmpr_p76:rdempty_eq_comp                                                                                       ; cmpr_p76                     ; work         ;
;             |cmpr_p76:rdfull_eq_comp|                                      ; 9 (9)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|Rx_fifo:p[5].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|cmpr_p76:rdfull_eq_comp                                                                                        ; cmpr_p76                     ; work         ;
;             |cmpr_p76:wrfull_eq_comp|                                      ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|Rx_fifo:p[5].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|cmpr_p76:wrfull_eq_comp                                                                                        ; cmpr_p76                     ; work         ;
;             |dffpipe_8d9:rdfull_reg|                                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|Rx_fifo:p[5].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|dffpipe_8d9:rdfull_reg                                                                                         ; dffpipe_8d9                  ; work         ;
;             |dffpipe_se9:rs_brp|                                           ; 0 (0)               ; 11 (11)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|Rx_fifo:p[5].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|dffpipe_se9:rs_brp                                                                                             ; dffpipe_se9                  ; work         ;
;             |dffpipe_se9:rs_bwp|                                           ; 0 (0)               ; 11 (11)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|Rx_fifo:p[5].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|dffpipe_se9:rs_bwp                                                                                             ; dffpipe_se9                  ; work         ;
;    |Rx_fifo:p[6].Rx_fifo_inst|                                             ; 102 (0)             ; 139 (0)                   ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|Rx_fifo:p[6].Rx_fifo_inst                                                                                                                                                                                             ; Rx_fifo                      ; work         ;
;       |dcfifo_mixed_widths:dcfifo_mixed_widths_component|                  ; 102 (0)             ; 139 (0)                   ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|Rx_fifo:p[6].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component                                                                                                                                           ; dcfifo_mixed_widths          ; work         ;
;          |dcfifo_ocp1:auto_generated|                                      ; 102 (16)            ; 139 (36)                  ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|Rx_fifo:p[6].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated                                                                                                                ; dcfifo_ocp1                  ; work         ;
;             |a_gray2bin_8ib:rdptr_g_gray2bin|                              ; 11 (11)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|Rx_fifo:p[6].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|a_gray2bin_8ib:rdptr_g_gray2bin                                                                                ; a_gray2bin_8ib               ; work         ;
;             |a_gray2bin_8ib:rs_dgwp_gray2bin|                              ; 11 (11)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|Rx_fifo:p[6].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|a_gray2bin_8ib:rs_dgwp_gray2bin                                                                                ; a_gray2bin_8ib               ; work         ;
;             |a_graycounter_3lc:wrptr_g1p|                                  ; 22 (22)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|Rx_fifo:p[6].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|a_graycounter_3lc:wrptr_g1p                                                                                    ; a_graycounter_3lc            ; work         ;
;             |a_graycounter_777:rdptr_g1p|                                  ; 24 (24)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|Rx_fifo:p[6].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|a_graycounter_777:rdptr_g1p                                                                                    ; a_graycounter_777            ; work         ;
;             |alt_synch_pipe_ppl:rs_dgwp|                                   ; 0 (0)               ; 24 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|Rx_fifo:p[6].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_ppl:rs_dgwp                                                                                     ; alt_synch_pipe_ppl           ; work         ;
;                |dffpipe_df9:dffpipe12|                                     ; 0 (0)               ; 24 (24)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|Rx_fifo:p[6].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_df9:dffpipe12                                                               ; dffpipe_df9                  ; work         ;
;             |alt_synch_pipe_qpl:ws_dgrp|                                   ; 0 (0)               ; 24 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|Rx_fifo:p[6].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_qpl:ws_dgrp                                                                                     ; alt_synch_pipe_qpl           ; work         ;
;                |dffpipe_ef9:dffpipe15|                                     ; 0 (0)               ; 24 (24)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|Rx_fifo:p[6].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_ef9:dffpipe15                                                               ; dffpipe_ef9                  ; work         ;
;             |altsyncram_cv61:fifo_ram|                                     ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|Rx_fifo:p[6].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|altsyncram_cv61:fifo_ram                                                                                       ; altsyncram_cv61              ; work         ;
;             |cmpr_p76:rdempty_eq_comp|                                     ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|Rx_fifo:p[6].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|cmpr_p76:rdempty_eq_comp                                                                                       ; cmpr_p76                     ; work         ;
;             |cmpr_p76:rdfull_eq_comp|                                      ; 9 (9)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|Rx_fifo:p[6].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|cmpr_p76:rdfull_eq_comp                                                                                        ; cmpr_p76                     ; work         ;
;             |cmpr_p76:wrfull_eq_comp|                                      ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|Rx_fifo:p[6].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|cmpr_p76:wrfull_eq_comp                                                                                        ; cmpr_p76                     ; work         ;
;             |dffpipe_8d9:rdfull_reg|                                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|Rx_fifo:p[6].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|dffpipe_8d9:rdfull_reg                                                                                         ; dffpipe_8d9                  ; work         ;
;             |dffpipe_se9:rs_brp|                                           ; 0 (0)               ; 11 (11)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|Rx_fifo:p[6].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|dffpipe_se9:rs_brp                                                                                             ; dffpipe_se9                  ; work         ;
;             |dffpipe_se9:rs_bwp|                                           ; 0 (0)               ; 11 (11)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|Rx_fifo:p[6].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|dffpipe_se9:rs_bwp                                                                                             ; dffpipe_se9                  ; work         ;
;    |Rx_fifo:p[7].Rx_fifo_inst|                                             ; 102 (0)             ; 139 (0)                   ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|Rx_fifo:p[7].Rx_fifo_inst                                                                                                                                                                                             ; Rx_fifo                      ; work         ;
;       |dcfifo_mixed_widths:dcfifo_mixed_widths_component|                  ; 102 (0)             ; 139 (0)                   ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|Rx_fifo:p[7].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component                                                                                                                                           ; dcfifo_mixed_widths          ; work         ;
;          |dcfifo_ocp1:auto_generated|                                      ; 102 (16)            ; 139 (36)                  ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|Rx_fifo:p[7].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated                                                                                                                ; dcfifo_ocp1                  ; work         ;
;             |a_gray2bin_8ib:rdptr_g_gray2bin|                              ; 11 (11)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|Rx_fifo:p[7].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|a_gray2bin_8ib:rdptr_g_gray2bin                                                                                ; a_gray2bin_8ib               ; work         ;
;             |a_gray2bin_8ib:rs_dgwp_gray2bin|                              ; 11 (11)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|Rx_fifo:p[7].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|a_gray2bin_8ib:rs_dgwp_gray2bin                                                                                ; a_gray2bin_8ib               ; work         ;
;             |a_graycounter_3lc:wrptr_g1p|                                  ; 22 (22)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|Rx_fifo:p[7].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|a_graycounter_3lc:wrptr_g1p                                                                                    ; a_graycounter_3lc            ; work         ;
;             |a_graycounter_777:rdptr_g1p|                                  ; 24 (24)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|Rx_fifo:p[7].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|a_graycounter_777:rdptr_g1p                                                                                    ; a_graycounter_777            ; work         ;
;             |alt_synch_pipe_ppl:rs_dgwp|                                   ; 0 (0)               ; 24 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|Rx_fifo:p[7].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_ppl:rs_dgwp                                                                                     ; alt_synch_pipe_ppl           ; work         ;
;                |dffpipe_df9:dffpipe12|                                     ; 0 (0)               ; 24 (24)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|Rx_fifo:p[7].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_df9:dffpipe12                                                               ; dffpipe_df9                  ; work         ;
;             |alt_synch_pipe_qpl:ws_dgrp|                                   ; 0 (0)               ; 24 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|Rx_fifo:p[7].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_qpl:ws_dgrp                                                                                     ; alt_synch_pipe_qpl           ; work         ;
;                |dffpipe_ef9:dffpipe15|                                     ; 0 (0)               ; 24 (24)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|Rx_fifo:p[7].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_ef9:dffpipe15                                                               ; dffpipe_ef9                  ; work         ;
;             |altsyncram_cv61:fifo_ram|                                     ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|Rx_fifo:p[7].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|altsyncram_cv61:fifo_ram                                                                                       ; altsyncram_cv61              ; work         ;
;             |cmpr_p76:rdempty_eq_comp|                                     ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|Rx_fifo:p[7].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|cmpr_p76:rdempty_eq_comp                                                                                       ; cmpr_p76                     ; work         ;
;             |cmpr_p76:rdfull_eq_comp|                                      ; 9 (9)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|Rx_fifo:p[7].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|cmpr_p76:rdfull_eq_comp                                                                                        ; cmpr_p76                     ; work         ;
;             |cmpr_p76:wrfull_eq_comp|                                      ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|Rx_fifo:p[7].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|cmpr_p76:wrfull_eq_comp                                                                                        ; cmpr_p76                     ; work         ;
;             |dffpipe_8d9:rdfull_reg|                                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|Rx_fifo:p[7].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|dffpipe_8d9:rdfull_reg                                                                                         ; dffpipe_8d9                  ; work         ;
;             |dffpipe_se9:rs_brp|                                           ; 0 (0)               ; 11 (11)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|Rx_fifo:p[7].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|dffpipe_se9:rs_brp                                                                                             ; dffpipe_se9                  ; work         ;
;             |dffpipe_se9:rs_bwp|                                           ; 0 (0)               ; 11 (11)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|Rx_fifo:p[7].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|dffpipe_se9:rs_bwp                                                                                             ; dffpipe_se9                  ; work         ;
;    |Rx_fifo_ctrl0:Rx0_fifo_ctrl_inst|                                      ; 96 (96)             ; 25 (25)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|Rx_fifo_ctrl0:Rx0_fifo_ctrl_inst                                                                                                                                                                                      ; Rx_fifo_ctrl0                ; work         ;
;    |Rx_fifo_ctrl:Rx1_fifo_ctrl_inst|                                       ; 54 (54)             ; 20 (20)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|Rx_fifo_ctrl:Rx1_fifo_ctrl_inst                                                                                                                                                                                       ; Rx_fifo_ctrl                 ; work         ;
;    |Rx_fifo_ctrl:p[2].Rx0_fifo_ctrl_inst|                                  ; 68 (68)             ; 36 (36)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|Rx_fifo_ctrl:p[2].Rx0_fifo_ctrl_inst                                                                                                                                                                                  ; Rx_fifo_ctrl                 ; work         ;
;    |Rx_fifo_ctrl:p[3].Rx0_fifo_ctrl_inst|                                  ; 68 (68)             ; 36 (36)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|Rx_fifo_ctrl:p[3].Rx0_fifo_ctrl_inst                                                                                                                                                                                  ; Rx_fifo_ctrl                 ; work         ;
;    |Rx_fifo_ctrl:p[4].Rx0_fifo_ctrl_inst|                                  ; 68 (68)             ; 36 (36)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|Rx_fifo_ctrl:p[4].Rx0_fifo_ctrl_inst                                                                                                                                                                                  ; Rx_fifo_ctrl                 ; work         ;
;    |Rx_fifo_ctrl:p[5].Rx0_fifo_ctrl_inst|                                  ; 68 (68)             ; 36 (36)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|Rx_fifo_ctrl:p[5].Rx0_fifo_ctrl_inst                                                                                                                                                                                  ; Rx_fifo_ctrl                 ; work         ;
;    |Rx_fifo_ctrl:p[6].Rx0_fifo_ctrl_inst|                                  ; 68 (68)             ; 36 (36)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|Rx_fifo_ctrl:p[6].Rx0_fifo_ctrl_inst                                                                                                                                                                                  ; Rx_fifo_ctrl                 ; work         ;
;    |Rx_fifo_ctrl:p[7].Rx0_fifo_ctrl_inst|                                  ; 68 (68)             ; 36 (36)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|Rx_fifo_ctrl:p[7].Rx0_fifo_ctrl_inst                                                                                                                                                                                  ; Rx_fifo_ctrl                 ; work         ;
;    |Rx_specific_CC:Rx_specific_CC_inst|                                    ; 218 (218)           ; 449 (449)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|Rx_specific_CC:Rx_specific_CC_inst                                                                                                                                                                                    ; Rx_specific_CC               ; work         ;
;    |SPI:Alex_SPI_Tx|                                                       ; 130 (130)           ; 65 (65)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|SPI:Alex_SPI_Tx                                                                                                                                                                                                       ; SPI                          ; work         ;
;    |SP_fifo:SPF|                                                           ; 99 (0)              ; 152 (0)                   ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|SP_fifo:SPF                                                                                                                                                                                                           ; SP_fifo                      ; work         ;
;       |dcfifo_mixed_widths:dcfifo_mixed_widths_component|                  ; 99 (0)              ; 152 (0)                   ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component                                                                                                                                                         ; dcfifo_mixed_widths          ; work         ;
;          |dcfifo_83o1:auto_generated|                                      ; 99 (5)              ; 152 (45)                  ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_83o1:auto_generated                                                                                                                              ; dcfifo_83o1                  ; work         ;
;             |a_graycounter_6lc:wrptr_g1p|                                  ; 28 (28)             ; 20 (20)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_83o1:auto_generated|a_graycounter_6lc:wrptr_g1p                                                                                                  ; a_graycounter_6lc            ; work         ;
;             |a_graycounter_977:rdptr_g1p|                                  ; 28 (28)             ; 20 (20)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_83o1:auto_generated|a_graycounter_977:rdptr_g1p                                                                                                  ; a_graycounter_977            ; work         ;
;             |alt_synch_pipe_tpl:rs_dgwp|                                   ; 0 (0)               ; 30 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_83o1:auto_generated|alt_synch_pipe_tpl:rs_dgwp                                                                                                   ; alt_synch_pipe_tpl           ; work         ;
;                |dffpipe_hf9:dffpipe14|                                     ; 0 (0)               ; 30 (30)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_83o1:auto_generated|alt_synch_pipe_tpl:rs_dgwp|dffpipe_hf9:dffpipe14                                                                             ; dffpipe_hf9                  ; work         ;
;             |alt_synch_pipe_upl:ws_dgrp|                                   ; 0 (0)               ; 30 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_83o1:auto_generated|alt_synch_pipe_upl:ws_dgrp                                                                                                   ; alt_synch_pipe_upl           ; work         ;
;                |dffpipe_if9:dffpipe17|                                     ; 0 (0)               ; 30 (30)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_83o1:auto_generated|alt_synch_pipe_upl:ws_dgrp|dffpipe_if9:dffpipe17                                                                             ; dffpipe_if9                  ; work         ;
;             |altsyncram_8l31:fifo_ram|                                     ; 15 (2)              ; 6 (6)                     ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_83o1:auto_generated|altsyncram_8l31:fifo_ram                                                                                                     ; altsyncram_8l31              ; work         ;
;                |decode_d87:decode12|                                       ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_83o1:auto_generated|altsyncram_8l31:fifo_ram|decode_d87:decode12                                                                                 ; decode_d87                   ; work         ;
;                |mux_t28:mux13|                                             ; 9 (9)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_83o1:auto_generated|altsyncram_8l31:fifo_ram|mux_t28:mux13                                                                                       ; mux_t28                      ; work         ;
;             |cmpr_s76:rdempty_eq_comp|                                     ; 10 (10)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_83o1:auto_generated|cmpr_s76:rdempty_eq_comp                                                                                                     ; cmpr_s76                     ; work         ;
;             |cmpr_s76:wrempty_eq_comp|                                     ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_83o1:auto_generated|cmpr_s76:wrempty_eq_comp                                                                                                     ; cmpr_s76                     ; work         ;
;             |cmpr_s76:wrfull_eq_comp|                                      ; 9 (9)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_83o1:auto_generated|cmpr_s76:wrfull_eq_comp                                                                                                      ; cmpr_s76                     ; work         ;
;             |cntr_54e:cntr_b|                                              ; 3 (3)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_83o1:auto_generated|cntr_54e:cntr_b                                                                                                              ; cntr_54e                     ; work         ;
;    |TLV320_SPI:TLV|                                                        ; 78 (78)             ; 56 (56)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|TLV320_SPI:TLV                                                                                                                                                                                                        ; TLV320_SPI                   ; work         ;
;    |Tx1_IQ_fifo:Tx1_IQ_fifo_inst|                                          ; 71 (0)              ; 127 (0)                   ; 196608      ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|Tx1_IQ_fifo:Tx1_IQ_fifo_inst                                                                                                                                                                                          ; Tx1_IQ_fifo                  ; work         ;
;       |dcfifo:dcfifo_component|                                            ; 71 (0)              ; 127 (0)                   ; 196608      ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|Tx1_IQ_fifo:Tx1_IQ_fifo_inst|dcfifo:dcfifo_component                                                                                                                                                                  ; dcfifo                       ; work         ;
;          |dcfifo_fnm1:auto_generated|                                      ; 71 (6)              ; 127 (39)                  ; 196608      ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|Tx1_IQ_fifo:Tx1_IQ_fifo_inst|dcfifo:dcfifo_component|dcfifo_fnm1:auto_generated                                                                                                                                       ; dcfifo_fnm1                  ; work         ;
;             |a_graycounter_4lc:wrptr_g1p|                                  ; 24 (24)             ; 18 (18)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|Tx1_IQ_fifo:Tx1_IQ_fifo_inst|dcfifo:dcfifo_component|dcfifo_fnm1:auto_generated|a_graycounter_4lc:wrptr_g1p                                                                                                           ; a_graycounter_4lc            ; work         ;
;             |a_graycounter_877:rdptr_g1p|                                  ; 25 (25)             ; 18 (18)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|Tx1_IQ_fifo:Tx1_IQ_fifo_inst|dcfifo:dcfifo_component|dcfifo_fnm1:auto_generated|a_graycounter_877:rdptr_g1p                                                                                                           ; a_graycounter_877            ; work         ;
;             |alt_synch_pipe_1ql:rs_dgwp|                                   ; 0 (0)               ; 26 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|Tx1_IQ_fifo:Tx1_IQ_fifo_inst|dcfifo:dcfifo_component|dcfifo_fnm1:auto_generated|alt_synch_pipe_1ql:rs_dgwp                                                                                                            ; alt_synch_pipe_1ql           ; work         ;
;                |dffpipe_lf9:dffpipe6|                                      ; 0 (0)               ; 26 (26)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|Tx1_IQ_fifo:Tx1_IQ_fifo_inst|dcfifo:dcfifo_component|dcfifo_fnm1:auto_generated|alt_synch_pipe_1ql:rs_dgwp|dffpipe_lf9:dffpipe6                                                                                       ; dffpipe_lf9                  ; work         ;
;             |alt_synch_pipe_2ql:ws_dgrp|                                   ; 0 (0)               ; 26 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|Tx1_IQ_fifo:Tx1_IQ_fifo_inst|dcfifo:dcfifo_component|dcfifo_fnm1:auto_generated|alt_synch_pipe_2ql:ws_dgrp                                                                                                            ; alt_synch_pipe_2ql           ; work         ;
;                |dffpipe_mf9:dffpipe9|                                      ; 0 (0)               ; 26 (26)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|Tx1_IQ_fifo:Tx1_IQ_fifo_inst|dcfifo:dcfifo_component|dcfifo_fnm1:auto_generated|alt_synch_pipe_2ql:ws_dgrp|dffpipe_mf9:dffpipe9                                                                                       ; dffpipe_mf9                  ; work         ;
;             |altsyncram_m271:fifo_ram|                                     ; 0 (0)               ; 0 (0)                     ; 196608      ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|Tx1_IQ_fifo:Tx1_IQ_fifo_inst|dcfifo:dcfifo_component|dcfifo_fnm1:auto_generated|altsyncram_m271:fifo_ram                                                                                                              ; altsyncram_m271              ; work         ;
;             |cmpr_q76:rdempty_eq_comp|                                     ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|Tx1_IQ_fifo:Tx1_IQ_fifo_inst|dcfifo:dcfifo_component|dcfifo_fnm1:auto_generated|cmpr_q76:rdempty_eq_comp                                                                                                              ; cmpr_q76                     ; work         ;
;             |cmpr_q76:wrfull_eq_comp|                                      ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|Tx1_IQ_fifo:Tx1_IQ_fifo_inst|dcfifo:dcfifo_component|dcfifo_fnm1:auto_generated|cmpr_q76:wrfull_eq_comp                                                                                                               ; cmpr_q76                     ; work         ;
;    |Tx_specific_CC:Tx_specific_CC_inst|                                    ; 42 (42)             ; 91 (91)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|Tx_specific_CC:Tx_specific_CC_inst                                                                                                                                                                                    ; Tx_specific_CC               ; work         ;
;    |audio_I2S:audio_I2S_inst|                                              ; 190 (190)           ; 70 (70)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|audio_I2S:audio_I2S_inst                                                                                                                                                                                              ; audio_I2S                    ; work         ;
;    |byte_to_32bits:Audio_byte_to_32bits_inst|                              ; 121 (121)           ; 148 (148)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|byte_to_32bits:Audio_byte_to_32bits_inst                                                                                                                                                                              ; byte_to_32bits               ; work         ;
;    |byte_to_48bits:IQ_byte_to_48bits_inst|                                 ; 123 (123)           ; 166 (166)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|byte_to_48bits:IQ_byte_to_48bits_inst                                                                                                                                                                                 ; byte_to_48bits               ; work         ;
;    |cdc_mcp:MDC[0].ADC_select|                                             ; 14 (10)             ; 14 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|cdc_mcp:MDC[0].ADC_select                                                                                                                                                                                             ; cdc_mcp                      ; work         ;
;       |cdc_sync:ack|                                                       ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|cdc_mcp:MDC[0].ADC_select|cdc_sync:ack                                                                                                                                                                                ; cdc_sync                     ; work         ;
;       |cdc_sync:rdy|                                                       ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|cdc_mcp:MDC[0].ADC_select|cdc_sync:rdy                                                                                                                                                                                ; cdc_sync                     ; work         ;
;    |cdc_mcp:MDC[0].S_rate|                                                 ; 16 (16)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|cdc_mcp:MDC[0].S_rate                                                                                                                                                                                                 ; cdc_mcp                      ; work         ;
;    |cdc_mcp:MDC[1].ADC_select|                                             ; 8 (8)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|cdc_mcp:MDC[1].ADC_select                                                                                                                                                                                             ; cdc_mcp                      ; work         ;
;    |cdc_mcp:MDC[1].S_rate|                                                 ; 16 (16)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|cdc_mcp:MDC[1].S_rate                                                                                                                                                                                                 ; cdc_mcp                      ; work         ;
;    |cdc_mcp:MDC[2].ADC_select|                                             ; 8 (8)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|cdc_mcp:MDC[2].ADC_select                                                                                                                                                                                             ; cdc_mcp                      ; work         ;
;    |cdc_mcp:MDC[2].S_rate|                                                 ; 17 (17)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|cdc_mcp:MDC[2].S_rate                                                                                                                                                                                                 ; cdc_mcp                      ; work         ;
;    |cdc_mcp:MDC[3].ADC_select|                                             ; 8 (8)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|cdc_mcp:MDC[3].ADC_select                                                                                                                                                                                             ; cdc_mcp                      ; work         ;
;    |cdc_mcp:MDC[3].S_rate|                                                 ; 16 (16)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|cdc_mcp:MDC[3].S_rate                                                                                                                                                                                                 ; cdc_mcp                      ; work         ;
;    |cdc_mcp:MDC[4].ADC_select|                                             ; 8 (8)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|cdc_mcp:MDC[4].ADC_select                                                                                                                                                                                             ; cdc_mcp                      ; work         ;
;    |cdc_mcp:MDC[4].S_rate|                                                 ; 16 (16)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|cdc_mcp:MDC[4].S_rate                                                                                                                                                                                                 ; cdc_mcp                      ; work         ;
;    |cdc_mcp:MDC[5].ADC_select|                                             ; 8 (8)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|cdc_mcp:MDC[5].ADC_select                                                                                                                                                                                             ; cdc_mcp                      ; work         ;
;    |cdc_mcp:MDC[5].S_rate|                                                 ; 16 (16)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|cdc_mcp:MDC[5].S_rate                                                                                                                                                                                                 ; cdc_mcp                      ; work         ;
;    |cdc_mcp:MDC[6].ADC_select|                                             ; 8 (8)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|cdc_mcp:MDC[6].ADC_select                                                                                                                                                                                             ; cdc_mcp                      ; work         ;
;    |cdc_mcp:MDC[6].S_rate|                                                 ; 16 (16)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|cdc_mcp:MDC[6].S_rate                                                                                                                                                                                                 ; cdc_mcp                      ; work         ;
;    |cdc_mcp:MDC[7].ADC_select|                                             ; 8 (8)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|cdc_mcp:MDC[7].ADC_select                                                                                                                                                                                             ; cdc_mcp                      ; work         ;
;    |cdc_mcp:MDC[7].S_rate|                                                 ; 16 (16)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|cdc_mcp:MDC[7].S_rate                                                                                                                                                                                                 ; cdc_mcp                      ; work         ;
;    |cdc_mcp:SyncRx_inst|                                                   ; 8 (8)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|cdc_mcp:SyncRx_inst                                                                                                                                                                                                   ; cdc_mcp                      ; work         ;
;    |cdc_mcp:Tx1_freq|                                                      ; 39 (35)             ; 38 (34)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|cdc_mcp:Tx1_freq                                                                                                                                                                                                      ; cdc_mcp                      ; work         ;
;       |cdc_sync:ack|                                                       ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|cdc_mcp:Tx1_freq|cdc_sync:ack                                                                                                                                                                                         ; cdc_sync                     ; work         ;
;       |cdc_sync:rdy|                                                       ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|cdc_mcp:Tx1_freq|cdc_sync:rdy                                                                                                                                                                                         ; cdc_sync                     ; work         ;
;    |cdc_sync:C122_EnableRx0_7_sync|                                        ; 16 (16)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|cdc_sync:C122_EnableRx0_7_sync                                                                                                                                                                                        ; cdc_sync                     ; work         ;
;    |cdc_sync:C122_run_sync|                                                ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|cdc_sync:C122_run_sync                                                                                                                                                                                                ; cdc_sync                     ; work         ;
;    |cdc_sync:MDC[0].Rx_freqX|                                              ; 64 (64)             ; 64 (64)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|cdc_sync:MDC[0].Rx_freqX                                                                                                                                                                                              ; cdc_sync                     ; work         ;
;    |cdc_sync:MDC[1].Rx_freqX|                                              ; 64 (64)             ; 64 (64)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|cdc_sync:MDC[1].Rx_freqX                                                                                                                                                                                              ; cdc_sync                     ; work         ;
;    |cdc_sync:MDC[2].Rx_freqX|                                              ; 64 (64)             ; 64 (64)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|cdc_sync:MDC[2].Rx_freqX                                                                                                                                                                                              ; cdc_sync                     ; work         ;
;    |cdc_sync:MDC[3].Rx_freqX|                                              ; 64 (64)             ; 64 (64)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|cdc_sync:MDC[3].Rx_freqX                                                                                                                                                                                              ; cdc_sync                     ; work         ;
;    |cdc_sync:MDC[4].Rx_freqX|                                              ; 64 (64)             ; 64 (64)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|cdc_sync:MDC[4].Rx_freqX                                                                                                                                                                                              ; cdc_sync                     ; work         ;
;    |cdc_sync:MDC[5].Rx_freqX|                                              ; 64 (64)             ; 64 (64)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|cdc_sync:MDC[5].Rx_freqX                                                                                                                                                                                              ; cdc_sync                     ; work         ;
;    |cdc_sync:MDC[6].Rx_freqX|                                              ; 64 (64)             ; 64 (64)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|cdc_sync:MDC[6].Rx_freqX                                                                                                                                                                                              ; cdc_sync                     ; work         ;
;    |cdc_sync:MDC[7].Rx_freqX|                                              ; 64 (64)             ; 64 (64)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|cdc_sync:MDC[7].Rx_freqX                                                                                                                                                                                              ; cdc_sync                     ; work         ;
;    |cdc_sync:SPI_Alex|                                                     ; 95 (95)             ; 96 (96)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|cdc_sync:SPI_Alex                                                                                                                                                                                                     ; cdc_sync                     ; work         ;
;    |cdc_sync:cdc_Rx_fifo_empty|                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|cdc_sync:cdc_Rx_fifo_empty                                                                                                                                                                                            ; cdc_sync                     ; work         ;
;    |cdc_sync:cdc_phyready|                                                 ; 1 (1)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|cdc_sync:cdc_phyready                                                                                                                                                                                                 ; cdc_sync                     ; work         ;
;    |cdc_sync:cdc_sync_ALL|                                                 ; 32 (32)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|cdc_sync:cdc_sync_ALL                                                                                                                                                                                                 ; cdc_sync                     ; work         ;
;    |cdc_sync:reset_C122|                                                   ; 1 (1)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|cdc_sync:reset_C122                                                                                                                                                                                                   ; cdc_sync                     ; work         ;
;    |cpl_cordic:cordic_inst|                                                ; 1922 (1922)         ; 1143 (1143)               ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|cpl_cordic:cordic_inst                                                                                                                                                                                                ; cpl_cordic                   ; work         ;
;    |debounce:de_DASH|                                                      ; 40 (40)             ; 23 (23)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|debounce:de_DASH                                                                                                                                                                                                      ; debounce                     ; work         ;
;    |debounce:de_DOT|                                                       ; 40 (40)             ; 23 (23)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|debounce:de_DOT                                                                                                                                                                                                       ; debounce                     ; work         ;
;    |debounce:de_IO5|                                                       ; 39 (39)             ; 23 (23)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|debounce:de_IO5                                                                                                                                                                                                       ; debounce                     ; work         ;
;    |debounce:de_IO8|                                                       ; 40 (40)             ; 23 (23)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|debounce:de_IO8                                                                                                                                                                                                       ; debounce                     ; work         ;
;    |debounce:de_PTT|                                                       ; 39 (39)             ; 23 (23)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|debounce:de_PTT                                                                                                                                                                                                       ; debounce                     ; work         ;
;    |iambic:iambic_inst|                                                    ; 729 (152)           ; 31 (31)                   ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Orion|iambic:iambic_inst                                                                                                                                                                                                    ; iambic                       ; work         ;
;       |lpm_divide:Div0|                                                    ; 191 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|iambic:iambic_inst|lpm_divide:Div0                                                                                                                                                                                    ; lpm_divide                   ; work         ;
;          |lpm_divide_4jm:auto_generated|                                   ; 191 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|iambic:iambic_inst|lpm_divide:Div0|lpm_divide_4jm:auto_generated                                                                                                                                                      ; lpm_divide_4jm               ; work         ;
;             |sign_div_unsign_slh:divider|                                  ; 191 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|iambic:iambic_inst|lpm_divide:Div0|lpm_divide_4jm:auto_generated|sign_div_unsign_slh:divider                                                                                                                          ; sign_div_unsign_slh          ; work         ;
;                |alt_u_div_6bf:divider|                                     ; 191 (191)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|iambic:iambic_inst|lpm_divide:Div0|lpm_divide_4jm:auto_generated|sign_div_unsign_slh:divider|alt_u_div_6bf:divider                                                                                                    ; alt_u_div_6bf                ; work         ;
;       |lpm_divide:Div1|                                                    ; 386 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|iambic:iambic_inst|lpm_divide:Div1                                                                                                                                                                                    ; lpm_divide                   ; work         ;
;          |lpm_divide_5jm:auto_generated|                                   ; 386 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|iambic:iambic_inst|lpm_divide:Div1|lpm_divide_5jm:auto_generated                                                                                                                                                      ; lpm_divide_5jm               ; work         ;
;             |sign_div_unsign_tlh:divider|                                  ; 386 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|iambic:iambic_inst|lpm_divide:Div1|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider                                                                                                                          ; sign_div_unsign_tlh          ; work         ;
;                |alt_u_div_8bf:divider|                                     ; 386 (386)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|iambic:iambic_inst|lpm_divide:Div1|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_8bf:divider                                                                                                    ; alt_u_div_8bf                ; work         ;
;       |lpm_mult:Mult0|                                                     ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Orion|iambic:iambic_inst|lpm_mult:Mult0                                                                                                                                                                                     ; lpm_mult                     ; work         ;
;          |mult_sbt:auto_generated|                                         ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Orion|iambic:iambic_inst|lpm_mult:Mult0|mult_sbt:auto_generated                                                                                                                                                             ; mult_sbt                     ; work         ;
;    |lpm_mult:Mult0|                                                        ; 43 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|lpm_mult:Mult0                                                                                                                                                                                                        ; lpm_mult                     ; work         ;
;       |multcore:mult_core|                                                 ; 43 (25)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|lpm_mult:Mult0|multcore:mult_core                                                                                                                                                                                     ; multcore                     ; work         ;
;          |mpar_add:padder|                                                 ; 18 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                                                                                                                                     ; mpar_add                     ; work         ;
;             |lpm_add_sub:adder[0]|                                         ; 18 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                ; lpm_add_sub                  ; work         ;
;                |add_sub_lgh:auto_generated|                                ; 18 (18)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_lgh:auto_generated                                                                                                                     ; add_sub_lgh                  ; work         ;
;    |lpm_mult:Mult1|                                                        ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Orion|lpm_mult:Mult1                                                                                                                                                                                                        ; lpm_mult                     ; work         ;
;       |mult_2dt:auto_generated|                                            ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Orion|lpm_mult:Mult1|mult_2dt:auto_generated                                                                                                                                                                                ; mult_2dt                     ; work         ;
;    |lpm_mult:Mult2|                                                        ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Orion|lpm_mult:Mult2                                                                                                                                                                                                        ; lpm_mult                     ; work         ;
;       |mult_2dt:auto_generated|                                            ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Orion|lpm_mult:Mult2|mult_2dt:auto_generated                                                                                                                                                                                ; mult_2dt                     ; work         ;
;    |mic_I2S:mic_I2S_inst|                                                  ; 19 (19)             ; 38 (38)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|mic_I2S:mic_I2S_inst                                                                                                                                                                                                  ; mic_I2S                      ; work         ;
;    |network:network_inst|                                                  ; 2780 (297)          ; 1969 (89)                 ; 8576        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|network:network_inst                                                                                                                                                                                                  ; network                      ; work         ;
;       |arp:arp_inst|                                                       ; 55 (55)             ; 100 (96)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|network:network_inst|arp:arp_inst                                                                                                                                                                                     ; arp                          ; work         ;
;          |sync:sync_inst1|                                                 ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|network:network_inst|arp:arp_inst|sync:sync_inst1                                                                                                                                                                     ; sync                         ; work         ;
;          |sync:sync_inst2|                                                 ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|network:network_inst|arp:arp_inst|sync:sync_inst2                                                                                                                                                                     ; sync                         ; work         ;
;       |cdc_sync:cdc_sync_inst1|                                            ; 0 (0)               ; 96 (96)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|network:network_inst|cdc_sync:cdc_sync_inst1                                                                                                                                                                          ; cdc_sync                     ; work         ;
;       |cdc_sync:cdc_sync_inst2|                                            ; 0 (0)               ; 64 (64)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|network:network_inst|cdc_sync:cdc_sync_inst2                                                                                                                                                                          ; cdc_sync                     ; work         ;
;       |cdc_sync:cdc_sync_inst8|                                            ; 7 (0)               ; 4 (0)                     ; 384         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|network:network_inst|cdc_sync:cdc_sync_inst8                                                                                                                                                                          ; cdc_sync                     ; work         ;
;          |altshift_taps:q1_rtl_0|                                          ; 7 (0)               ; 4 (0)                     ; 384         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|network:network_inst|cdc_sync:cdc_sync_inst8|altshift_taps:q1_rtl_0                                                                                                                                                   ; altshift_taps                ; work         ;
;             |shift_taps_08m:auto_generated|                                ; 7 (2)               ; 4 (2)                     ; 384         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|network:network_inst|cdc_sync:cdc_sync_inst8|altshift_taps:q1_rtl_0|shift_taps_08m:auto_generated                                                                                                                     ; shift_taps_08m               ; work         ;
;                |altsyncram_bo31:altsyncram4|                               ; 0 (0)               ; 0 (0)                     ; 384         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|network:network_inst|cdc_sync:cdc_sync_inst8|altshift_taps:q1_rtl_0|shift_taps_08m:auto_generated|altsyncram_bo31:altsyncram4                                                                                         ; altsyncram_bo31              ; work         ;
;                |cntr_6pf:cntr1|                                            ; 5 (5)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|network:network_inst|cdc_sync:cdc_sync_inst8|altshift_taps:q1_rtl_0|shift_taps_08m:auto_generated|cntr_6pf:cntr1                                                                                                      ; cntr_6pf                     ; work         ;
;       |dhcp:dhcp_inst|                                                     ; 635 (635)           ; 315 (313)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|network:network_inst|dhcp:dhcp_inst                                                                                                                                                                                   ; dhcp                         ; work         ;
;          |sync:sync_inst1|                                                 ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|network:network_inst|dhcp:dhcp_inst|sync:sync_inst1                                                                                                                                                                   ; sync                         ; work         ;
;       |eeprom:eeprom_inst|                                                 ; 45 (45)             ; 92 (92)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|network:network_inst|eeprom:eeprom_inst                                                                                                                                                                               ; eeprom                       ; work         ;
;       |icmp:icmp_inst|                                                     ; 251 (187)           ; 258 (147)                 ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|network:network_inst|icmp:icmp_inst                                                                                                                                                                                   ; icmp                         ; work         ;
;          |icmp_fifo:icmp_fifo_inst|                                        ; 64 (0)              ; 107 (0)                   ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|network:network_inst|icmp:icmp_inst|icmp_fifo:icmp_fifo_inst                                                                                                                                                          ; icmp_fifo                    ; work         ;
;             |dcfifo:dcfifo_component|                                      ; 64 (0)              ; 107 (0)                   ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|network:network_inst|icmp:icmp_inst|icmp_fifo:icmp_fifo_inst|dcfifo:dcfifo_component                                                                                                                                  ; dcfifo                       ; work         ;
;                |dcfifo_eqo1:auto_generated|                                ; 64 (7)              ; 107 (33)                  ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|network:network_inst|icmp:icmp_inst|icmp_fifo:icmp_fifo_inst|dcfifo:dcfifo_component|dcfifo_eqo1:auto_generated                                                                                                       ; dcfifo_eqo1                  ; work         ;
;                   |a_graycounter_2lc:wrptr_g1p|                            ; 21 (21)             ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|network:network_inst|icmp:icmp_inst|icmp_fifo:icmp_fifo_inst|dcfifo:dcfifo_component|dcfifo_eqo1:auto_generated|a_graycounter_2lc:wrptr_g1p                                                                           ; a_graycounter_2lc            ; work         ;
;                   |a_graycounter_677:rdptr_g1p|                            ; 22 (22)             ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|network:network_inst|icmp:icmp_inst|icmp_fifo:icmp_fifo_inst|dcfifo:dcfifo_component|dcfifo_eqo1:auto_generated|a_graycounter_677:rdptr_g1p                                                                           ; a_graycounter_677            ; work         ;
;                   |alt_synch_pipe_7ql:rs_dgwp|                             ; 0 (0)               ; 22 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|network:network_inst|icmp:icmp_inst|icmp_fifo:icmp_fifo_inst|dcfifo:dcfifo_component|dcfifo_eqo1:auto_generated|alt_synch_pipe_7ql:rs_dgwp                                                                            ; alt_synch_pipe_7ql           ; work         ;
;                      |dffpipe_rf9:dffpipe5|                                ; 0 (0)               ; 22 (22)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|network:network_inst|icmp:icmp_inst|icmp_fifo:icmp_fifo_inst|dcfifo:dcfifo_component|dcfifo_eqo1:auto_generated|alt_synch_pipe_7ql:rs_dgwp|dffpipe_rf9:dffpipe5                                                       ; dffpipe_rf9                  ; work         ;
;                   |alt_synch_pipe_8ql:ws_dgrp|                             ; 0 (0)               ; 22 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|network:network_inst|icmp:icmp_inst|icmp_fifo:icmp_fifo_inst|dcfifo:dcfifo_component|dcfifo_eqo1:auto_generated|alt_synch_pipe_8ql:ws_dgrp                                                                            ; alt_synch_pipe_8ql           ; work         ;
;                      |dffpipe_sf9:dffpipe8|                                ; 0 (0)               ; 22 (22)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|network:network_inst|icmp:icmp_inst|icmp_fifo:icmp_fifo_inst|dcfifo:dcfifo_component|dcfifo_eqo1:auto_generated|alt_synch_pipe_8ql:ws_dgrp|dffpipe_sf9:dffpipe8                                                       ; dffpipe_sf9                  ; work         ;
;                   |altsyncram_uj61:fifo_ram|                               ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|network:network_inst|icmp:icmp_inst|icmp_fifo:icmp_fifo_inst|dcfifo:dcfifo_component|dcfifo_eqo1:auto_generated|altsyncram_uj61:fifo_ram                                                                              ; altsyncram_uj61              ; work         ;
;                   |cmpr_o76:rdempty_eq_comp|                               ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|network:network_inst|icmp:icmp_inst|icmp_fifo:icmp_fifo_inst|dcfifo:dcfifo_component|dcfifo_eqo1:auto_generated|cmpr_o76:rdempty_eq_comp                                                                              ; cmpr_o76                     ; work         ;
;                   |cmpr_o76:wrfull_eq_comp|                                ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|network:network_inst|icmp:icmp_inst|icmp_fifo:icmp_fifo_inst|dcfifo:dcfifo_component|dcfifo_eqo1:auto_generated|cmpr_o76:wrfull_eq_comp                                                                               ; cmpr_o76                     ; work         ;
;          |sync:sync_inst1|                                                 ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|network:network_inst|icmp:icmp_inst|sync:sync_inst1                                                                                                                                                                   ; sync                         ; work         ;
;          |sync:sync_inst2|                                                 ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|network:network_inst|icmp:icmp_inst|sync:sync_inst2                                                                                                                                                                   ; sync                         ; work         ;
;       |ip_recv:ip_recv_inst|                                               ; 110 (110)           ; 96 (96)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|network:network_inst|ip_recv:ip_recv_inst                                                                                                                                                                             ; ip_recv                      ; work         ;
;       |ip_send:ip_send_inst|                                               ; 349 (349)           ; 182 (182)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|network:network_inst|ip_send:ip_send_inst                                                                                                                                                                             ; ip_send                      ; work         ;
;       |mac_recv:mac_recv_inst|                                             ; 66 (66)             ; 59 (59)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|network:network_inst|mac_recv:mac_recv_inst                                                                                                                                                                           ; mac_recv                     ; work         ;
;       |mac_send:mac_send_inst|                                             ; 433 (357)           ; 139 (107)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|network:network_inst|mac_send:mac_send_inst                                                                                                                                                                           ; mac_send                     ; work         ;
;          |crc32:crc32_inst|                                                ; 76 (76)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|network:network_inst|mac_send:mac_send_inst|crc32:crc32_inst                                                                                                                                                          ; crc32                        ; work         ;
;       |phy_cfg:phy_cfg_inst|                                               ; 242 (202)           ; 128 (108)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|network:network_inst|phy_cfg:phy_cfg_inst                                                                                                                                                                             ; phy_cfg                      ; work         ;
;          |mdio:mdio_inst|                                                  ; 40 (40)             ; 20 (20)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|network:network_inst|phy_cfg:phy_cfg_inst|mdio:mdio_inst                                                                                                                                                              ; mdio                         ; work         ;
;       |rgmii_recv:rgmii_recv_inst|                                         ; 13 (13)             ; 27 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|network:network_inst|rgmii_recv:rgmii_recv_inst                                                                                                                                                                       ; rgmii_recv                   ; work         ;
;          |ddio_in:ddio_in_inst|                                            ; 0 (0)               ; 14 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|network:network_inst|rgmii_recv:rgmii_recv_inst|ddio_in:ddio_in_inst                                                                                                                                                  ; ddio_in                      ; work         ;
;             |altddio_in:ALTDDIO_IN_component|                              ; 0 (0)               ; 14 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|network:network_inst|rgmii_recv:rgmii_recv_inst|ddio_in:ddio_in_inst|altddio_in:ALTDDIO_IN_component                                                                                                                  ; altddio_in                   ; work         ;
;                |ddio_in_eef:auto_generated|                                ; 0 (0)               ; 14 (14)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|network:network_inst|rgmii_recv:rgmii_recv_inst|ddio_in:ddio_in_inst|altddio_in:ALTDDIO_IN_component|ddio_in_eef:auto_generated                                                                                       ; ddio_in_eef                  ; work         ;
;       |rgmii_send:rgmii_send_inst|                                         ; 93 (81)             ; 79 (71)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|network:network_inst|rgmii_send:rgmii_send_inst                                                                                                                                                                       ; rgmii_send                   ; work         ;
;          |ddio_out:ddio_out_inst|                                          ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|network:network_inst|rgmii_send:rgmii_send_inst|ddio_out:ddio_out_inst                                                                                                                                                ; ddio_out                     ; work         ;
;             |altddio_out:ALTDDIO_OUT_component|                            ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|network:network_inst|rgmii_send:rgmii_send_inst|ddio_out:ddio_out_inst|altddio_out:ALTDDIO_OUT_component                                                                                                              ; altddio_out                  ; work         ;
;                |ddio_out_t9j:auto_generated|                               ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|network:network_inst|rgmii_send:rgmii_send_inst|ddio_out:ddio_out_inst|altddio_out:ALTDDIO_OUT_component|ddio_out_t9j:auto_generated                                                                                  ; ddio_out_t9j                 ; work         ;
;          |tx_pll:tx_pll_inst|                                              ; 12 (0)              ; 8 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|network:network_inst|rgmii_send:rgmii_send_inst|tx_pll:tx_pll_inst                                                                                                                                                    ; tx_pll                       ; work         ;
;             |altpll:altpll_component|                                      ; 12 (0)              ; 8 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|network:network_inst|rgmii_send:rgmii_send_inst|tx_pll:tx_pll_inst|altpll:altpll_component                                                                                                                            ; altpll                       ; work         ;
;                |tx_pll_altpll:auto_generated|                              ; 12 (8)              ; 8 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|network:network_inst|rgmii_send:rgmii_send_inst|tx_pll:tx_pll_inst|altpll:altpll_component|tx_pll_altpll:auto_generated                                                                                               ; tx_pll_altpll                ; work         ;
;                   |tx_pll_altpll_dyn_phase_le12:altpll_dyn_phase_le5|      ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|network:network_inst|rgmii_send:rgmii_send_inst|tx_pll:tx_pll_inst|altpll:altpll_component|tx_pll_altpll:auto_generated|tx_pll_altpll_dyn_phase_le12:altpll_dyn_phase_le5                                             ; tx_pll_altpll_dyn_phase_le12 ; work         ;
;                   |tx_pll_altpll_dyn_phase_le1:altpll_dyn_phase_le4|       ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|network:network_inst|rgmii_send:rgmii_send_inst|tx_pll:tx_pll_inst|altpll:altpll_component|tx_pll_altpll:auto_generated|tx_pll_altpll_dyn_phase_le1:altpll_dyn_phase_le4                                              ; tx_pll_altpll_dyn_phase_le1  ; work         ;
;                   |tx_pll_altpll_dyn_phase_le:altpll_dyn_phase_le2|        ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|network:network_inst|rgmii_send:rgmii_send_inst|tx_pll:tx_pll_inst|altpll:altpll_component|tx_pll_altpll:auto_generated|tx_pll_altpll_dyn_phase_le:altpll_dyn_phase_le2                                               ; tx_pll_altpll_dyn_phase_le   ; work         ;
;                   |tx_pll_cntr1:pll_internal_phasestep|                    ; 3 (3)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|network:network_inst|rgmii_send:rgmii_send_inst|tx_pll:tx_pll_inst|altpll:altpll_component|tx_pll_altpll:auto_generated|tx_pll_cntr1:pll_internal_phasestep                                                           ; tx_pll_cntr1                 ; work         ;
;                   |tx_pll_cntr:phasestep_counter|                          ; 1 (1)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|network:network_inst|rgmii_send:rgmii_send_inst|tx_pll:tx_pll_inst|altpll:altpll_component|tx_pll_altpll:auto_generated|tx_pll_cntr:phasestep_counter                                                                 ; tx_pll_cntr                  ; work         ;
;       |sync:sync_inst1|                                                    ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|network:network_inst|sync:sync_inst1                                                                                                                                                                                  ; sync                         ; work         ;
;       |sync:sync_inst2|                                                    ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|network:network_inst|sync:sync_inst2                                                                                                                                                                                  ; sync                         ; work         ;
;       |udp_recv:udp_recv_inst|                                             ; 78 (78)             ; 156 (156)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|network:network_inst|udp_recv:udp_recv_inst                                                                                                                                                                           ; udp_recv                     ; work         ;
;       |udp_send:udp_send_inst|                                             ; 106 (106)           ; 81 (81)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|network:network_inst|udp_send:udp_send_inst                                                                                                                                                                           ; udp_send                     ; work         ;
;    |profile:profile_CW|                                                    ; 134 (134)           ; 49 (49)                   ; 3840        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|profile:profile_CW                                                                                                                                                                                                    ; profile                      ; work         ;
;       |profile_ROM:profile_ROM_inst|                                       ; 0 (0)               ; 0 (0)                     ; 3840        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|profile:profile_CW|profile_ROM:profile_ROM_inst                                                                                                                                                                       ; profile_ROM                  ; work         ;
;          |altsyncram:altsyncram_component|                                 ; 0 (0)               ; 0 (0)                     ; 3840        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component                                                                                                                                       ; altsyncram                   ; work         ;
;             |altsyncram_pc91:auto_generated|                               ; 0 (0)               ; 0 (0)                     ; 3840        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_pc91:auto_generated                                                                                                        ; altsyncram_pc91              ; work         ;
;    |profile:profile_sidetone|                                              ; 36 (36)             ; 11 (11)                   ; 3600        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|profile:profile_sidetone                                                                                                                                                                                              ; profile                      ; work         ;
;       |profile_ROM:profile_ROM_inst|                                       ; 0 (0)               ; 0 (0)                     ; 3600        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|profile:profile_sidetone|profile_ROM:profile_ROM_inst                                                                                                                                                                 ; profile_ROM                  ; work         ;
;          |altsyncram:altsyncram_component|                                 ; 0 (0)               ; 0 (0)                     ; 3600        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|profile:profile_sidetone|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component                                                                                                                                 ; altsyncram                   ; work         ;
;             |altsyncram_pc91:auto_generated|                               ; 0 (0)               ; 0 (0)                     ; 3600        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|profile:profile_sidetone|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_pc91:auto_generated                                                                                                  ; altsyncram_pc91              ; work         ;
;    |pulsegen:reset_Alex|                                                   ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|pulsegen:reset_Alex                                                                                                                                                                                                   ; pulsegen                     ; work         ;
;    |receiver2:MDC[2].receiver_instX|                                       ; 6763 (20)           ; 7341 (0)                  ; 33792       ; 32           ; 0       ; 16        ; 0    ; 0            ; |Orion|receiver2:MDC[2].receiver_instX                                                                                                                                                                                       ; receiver2                    ; work         ;
;       |cic:cic_inst_I2|                                                    ; 434 (434)           ; 367 (367)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|receiver2:MDC[2].receiver_instX|cic:cic_inst_I2                                                                                                                                                                       ; cic                          ; work         ;
;       |cic:cic_inst_Q2|                                                    ; 398 (398)           ; 360 (360)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|receiver2:MDC[2].receiver_instX|cic:cic_inst_Q2                                                                                                                                                                       ; cic                          ; work         ;
;       |cic:varcic_inst_I1|                                                 ; 1781 (1781)         ; 2401 (2401)               ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|receiver2:MDC[2].receiver_instX|cic:varcic_inst_I1                                                                                                                                                                    ; cic                          ; work         ;
;       |cic:varcic_inst_Q1|                                                 ; 1763 (1763)         ; 2394 (2394)               ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|receiver2:MDC[2].receiver_instX|cic:varcic_inst_Q1                                                                                                                                                                    ; cic                          ; work         ;
;       |cordic:cordic_inst|                                                 ; 1668 (1668)         ; 1052 (1052)               ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|receiver2:MDC[2].receiver_instX|cordic:cordic_inst                                                                                                                                                                    ; cordic                       ; work         ;
;       |firX2R2:fir3|                                                       ; 699 (221)           ; 767 (67)                  ; 33792       ; 32           ; 0       ; 16        ; 0    ; 0            ; |Orion|receiver2:MDC[2].receiver_instX|firX2R2:fir3                                                                                                                                                                          ; firX2R2                      ; work         ;
;          |fir256a:A|                                                       ; 133 (79)            ; 186 (186)                 ; 8448        ; 8            ; 0       ; 4         ; 0    ; 0            ; |Orion|receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A                                                                                                                                                                ; fir256a                      ; work         ;
;             |firram48:rama|                                                ; 0 (0)               ; 0 (0)                     ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|firram48:rama                                                                                                                                                  ; firram48                     ; work         ;
;                |altsyncram:altsyncram_component|                           ; 0 (0)               ; 0 (0)                     ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|firram48:rama|altsyncram:altsyncram_component                                                                                                                  ; altsyncram                   ; work         ;
;                   |altsyncram_0jn1:auto_generated|                         ; 0 (0)               ; 0 (0)                     ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|firram48:rama|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated                                                                                   ; altsyncram_0jn1              ; work         ;
;             |firromHa:roma|                                                ; 0 (0)               ; 0 (0)                     ; 2304        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|firromHa:roma                                                                                                                                                  ; firromHa                     ; work         ;
;                |altsyncram:altsyncram_component|                           ; 0 (0)               ; 0 (0)                     ; 2304        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|firromHa:roma|altsyncram:altsyncram_component                                                                                                                  ; altsyncram                   ; work         ;
;                   |altsyncram_ioa1:auto_generated|                         ; 0 (0)               ; 0 (0)                     ; 2304        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|firromHa:roma|altsyncram:altsyncram_component|altsyncram_ioa1:auto_generated                                                                                   ; altsyncram_ioa1              ; work         ;
;             |lpm_mult:Mult0|                                               ; 27 (0)              ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |Orion|receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0                                                                                                                                                 ; lpm_mult                     ; work         ;
;                |mult_56t:auto_generated|                                   ; 27 (27)             ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |Orion|receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated                                                                                                                         ; mult_56t                     ; work         ;
;             |lpm_mult:Mult1|                                               ; 27 (0)              ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |Orion|receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1                                                                                                                                                 ; lpm_mult                     ; work         ;
;                |mult_56t:auto_generated|                                   ; 27 (27)             ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |Orion|receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated                                                                                                                         ; mult_56t                     ; work         ;
;          |fir256b:B|                                                       ; 106 (52)            ; 164 (164)                 ; 8448        ; 8            ; 0       ; 4         ; 0    ; 0            ; |Orion|receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B                                                                                                                                                                ; fir256b                      ; work         ;
;             |firram48:ramb|                                                ; 0 (0)               ; 0 (0)                     ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|firram48:ramb                                                                                                                                                  ; firram48                     ; work         ;
;                |altsyncram:altsyncram_component|                           ; 0 (0)               ; 0 (0)                     ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|firram48:ramb|altsyncram:altsyncram_component                                                                                                                  ; altsyncram                   ; work         ;
;                   |altsyncram_0jn1:auto_generated|                         ; 0 (0)               ; 0 (0)                     ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|firram48:ramb|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated                                                                                   ; altsyncram_0jn1              ; work         ;
;             |firromHb:romb|                                                ; 0 (0)               ; 0 (0)                     ; 2304        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|firromHb:romb                                                                                                                                                  ; firromHb                     ; work         ;
;                |altsyncram:altsyncram_component|                           ; 0 (0)               ; 0 (0)                     ; 2304        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|firromHb:romb|altsyncram:altsyncram_component                                                                                                                  ; altsyncram                   ; work         ;
;                   |altsyncram_joa1:auto_generated|                         ; 0 (0)               ; 0 (0)                     ; 2304        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|firromHb:romb|altsyncram:altsyncram_component|altsyncram_joa1:auto_generated                                                                                   ; altsyncram_joa1              ; work         ;
;             |lpm_mult:Mult0|                                               ; 27 (0)              ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |Orion|receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0                                                                                                                                                 ; lpm_mult                     ; work         ;
;                |mult_56t:auto_generated|                                   ; 27 (27)             ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |Orion|receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated                                                                                                                         ; mult_56t                     ; work         ;
;             |lpm_mult:Mult1|                                               ; 27 (0)              ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |Orion|receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1                                                                                                                                                 ; lpm_mult                     ; work         ;
;                |mult_56t:auto_generated|                                   ; 27 (27)             ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |Orion|receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated                                                                                                                         ; mult_56t                     ; work         ;
;          |fir256c:C|                                                       ; 131 (77)            ; 186 (186)                 ; 8448        ; 8            ; 0       ; 4         ; 0    ; 0            ; |Orion|receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C                                                                                                                                                                ; fir256c                      ; work         ;
;             |firram48:ramc|                                                ; 0 (0)               ; 0 (0)                     ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|firram48:ramc                                                                                                                                                  ; firram48                     ; work         ;
;                |altsyncram:altsyncram_component|                           ; 0 (0)               ; 0 (0)                     ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|firram48:ramc|altsyncram:altsyncram_component                                                                                                                  ; altsyncram                   ; work         ;
;                   |altsyncram_0jn1:auto_generated|                         ; 0 (0)               ; 0 (0)                     ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|firram48:ramc|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated                                                                                   ; altsyncram_0jn1              ; work         ;
;             |firromHc:romc|                                                ; 0 (0)               ; 0 (0)                     ; 2304        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|firromHc:romc                                                                                                                                                  ; firromHc                     ; work         ;
;                |altsyncram:altsyncram_component|                           ; 0 (0)               ; 0 (0)                     ; 2304        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|firromHc:romc|altsyncram:altsyncram_component                                                                                                                  ; altsyncram                   ; work         ;
;                   |altsyncram_koa1:auto_generated|                         ; 0 (0)               ; 0 (0)                     ; 2304        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|firromHc:romc|altsyncram:altsyncram_component|altsyncram_koa1:auto_generated                                                                                   ; altsyncram_koa1              ; work         ;
;             |lpm_mult:Mult0|                                               ; 27 (0)              ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |Orion|receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0                                                                                                                                                 ; lpm_mult                     ; work         ;
;                |mult_56t:auto_generated|                                   ; 27 (27)             ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |Orion|receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated                                                                                                                         ; mult_56t                     ; work         ;
;             |lpm_mult:Mult1|                                               ; 27 (0)              ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |Orion|receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1                                                                                                                                                 ; lpm_mult                     ; work         ;
;                |mult_56t:auto_generated|                                   ; 27 (27)             ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |Orion|receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated                                                                                                                         ; mult_56t                     ; work         ;
;          |fir256d:D|                                                       ; 108 (54)            ; 164 (164)                 ; 8448        ; 8            ; 0       ; 4         ; 0    ; 0            ; |Orion|receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D                                                                                                                                                                ; fir256d                      ; work         ;
;             |firram48:ramd|                                                ; 0 (0)               ; 0 (0)                     ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|firram48:ramd                                                                                                                                                  ; firram48                     ; work         ;
;                |altsyncram:altsyncram_component|                           ; 0 (0)               ; 0 (0)                     ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|firram48:ramd|altsyncram:altsyncram_component                                                                                                                  ; altsyncram                   ; work         ;
;                   |altsyncram_0jn1:auto_generated|                         ; 0 (0)               ; 0 (0)                     ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|firram48:ramd|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated                                                                                   ; altsyncram_0jn1              ; work         ;
;             |firromHd:romd|                                                ; 0 (0)               ; 0 (0)                     ; 2304        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|firromHd:romd                                                                                                                                                  ; firromHd                     ; work         ;
;                |altsyncram:altsyncram_component|                           ; 0 (0)               ; 0 (0)                     ; 2304        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|firromHd:romd|altsyncram:altsyncram_component                                                                                                                  ; altsyncram                   ; work         ;
;                   |altsyncram_loa1:auto_generated|                         ; 0 (0)               ; 0 (0)                     ; 2304        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|firromHd:romd|altsyncram:altsyncram_component|altsyncram_loa1:auto_generated                                                                                   ; altsyncram_loa1              ; work         ;
;             |lpm_mult:Mult0|                                               ; 27 (0)              ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |Orion|receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0                                                                                                                                                 ; lpm_mult                     ; work         ;
;                |mult_56t:auto_generated|                                   ; 27 (27)             ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |Orion|receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated                                                                                                                         ; mult_56t                     ; work         ;
;             |lpm_mult:Mult1|                                               ; 27 (0)              ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |Orion|receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1                                                                                                                                                 ; lpm_mult                     ; work         ;
;                |mult_56t:auto_generated|                                   ; 27 (27)             ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |Orion|receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated                                                                                                                         ; mult_56t                     ; work         ;
;    |receiver2:MDC[3].receiver_instX|                                       ; 6766 (21)           ; 7341 (0)                  ; 33792       ; 32           ; 0       ; 16        ; 0    ; 0            ; |Orion|receiver2:MDC[3].receiver_instX                                                                                                                                                                                       ; receiver2                    ; work         ;
;       |cic:cic_inst_I2|                                                    ; 432 (432)           ; 367 (367)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|receiver2:MDC[3].receiver_instX|cic:cic_inst_I2                                                                                                                                                                       ; cic                          ; work         ;
;       |cic:cic_inst_Q2|                                                    ; 402 (402)           ; 360 (360)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|receiver2:MDC[3].receiver_instX|cic:cic_inst_Q2                                                                                                                                                                       ; cic                          ; work         ;
;       |cic:varcic_inst_I1|                                                 ; 1780 (1780)         ; 2401 (2401)               ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|receiver2:MDC[3].receiver_instX|cic:varcic_inst_I1                                                                                                                                                                    ; cic                          ; work         ;
;       |cic:varcic_inst_Q1|                                                 ; 1764 (1764)         ; 2394 (2394)               ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|receiver2:MDC[3].receiver_instX|cic:varcic_inst_Q1                                                                                                                                                                    ; cic                          ; work         ;
;       |cordic:cordic_inst|                                                 ; 1668 (1668)         ; 1052 (1052)               ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|receiver2:MDC[3].receiver_instX|cordic:cordic_inst                                                                                                                                                                    ; cordic                       ; work         ;
;       |firX2R2:fir3|                                                       ; 699 (221)           ; 767 (67)                  ; 33792       ; 32           ; 0       ; 16        ; 0    ; 0            ; |Orion|receiver2:MDC[3].receiver_instX|firX2R2:fir3                                                                                                                                                                          ; firX2R2                      ; work         ;
;          |fir256a:A|                                                       ; 130 (76)            ; 186 (186)                 ; 8448        ; 8            ; 0       ; 4         ; 0    ; 0            ; |Orion|receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A                                                                                                                                                                ; fir256a                      ; work         ;
;             |firram48:rama|                                                ; 0 (0)               ; 0 (0)                     ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|firram48:rama                                                                                                                                                  ; firram48                     ; work         ;
;                |altsyncram:altsyncram_component|                           ; 0 (0)               ; 0 (0)                     ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|firram48:rama|altsyncram:altsyncram_component                                                                                                                  ; altsyncram                   ; work         ;
;                   |altsyncram_0jn1:auto_generated|                         ; 0 (0)               ; 0 (0)                     ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|firram48:rama|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated                                                                                   ; altsyncram_0jn1              ; work         ;
;             |firromHa:roma|                                                ; 0 (0)               ; 0 (0)                     ; 2304        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|firromHa:roma                                                                                                                                                  ; firromHa                     ; work         ;
;                |altsyncram:altsyncram_component|                           ; 0 (0)               ; 0 (0)                     ; 2304        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|firromHa:roma|altsyncram:altsyncram_component                                                                                                                  ; altsyncram                   ; work         ;
;                   |altsyncram_ioa1:auto_generated|                         ; 0 (0)               ; 0 (0)                     ; 2304        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|firromHa:roma|altsyncram:altsyncram_component|altsyncram_ioa1:auto_generated                                                                                   ; altsyncram_ioa1              ; work         ;
;             |lpm_mult:Mult0|                                               ; 27 (0)              ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |Orion|receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0                                                                                                                                                 ; lpm_mult                     ; work         ;
;                |mult_56t:auto_generated|                                   ; 27 (27)             ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |Orion|receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated                                                                                                                         ; mult_56t                     ; work         ;
;             |lpm_mult:Mult1|                                               ; 27 (0)              ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |Orion|receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1                                                                                                                                                 ; lpm_mult                     ; work         ;
;                |mult_56t:auto_generated|                                   ; 27 (27)             ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |Orion|receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated                                                                                                                         ; mult_56t                     ; work         ;
;          |fir256b:B|                                                       ; 109 (55)            ; 164 (164)                 ; 8448        ; 8            ; 0       ; 4         ; 0    ; 0            ; |Orion|receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B                                                                                                                                                                ; fir256b                      ; work         ;
;             |firram48:ramb|                                                ; 0 (0)               ; 0 (0)                     ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|firram48:ramb                                                                                                                                                  ; firram48                     ; work         ;
;                |altsyncram:altsyncram_component|                           ; 0 (0)               ; 0 (0)                     ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|firram48:ramb|altsyncram:altsyncram_component                                                                                                                  ; altsyncram                   ; work         ;
;                   |altsyncram_0jn1:auto_generated|                         ; 0 (0)               ; 0 (0)                     ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|firram48:ramb|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated                                                                                   ; altsyncram_0jn1              ; work         ;
;             |firromHb:romb|                                                ; 0 (0)               ; 0 (0)                     ; 2304        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|firromHb:romb                                                                                                                                                  ; firromHb                     ; work         ;
;                |altsyncram:altsyncram_component|                           ; 0 (0)               ; 0 (0)                     ; 2304        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|firromHb:romb|altsyncram:altsyncram_component                                                                                                                  ; altsyncram                   ; work         ;
;                   |altsyncram_joa1:auto_generated|                         ; 0 (0)               ; 0 (0)                     ; 2304        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|firromHb:romb|altsyncram:altsyncram_component|altsyncram_joa1:auto_generated                                                                                   ; altsyncram_joa1              ; work         ;
;             |lpm_mult:Mult0|                                               ; 27 (0)              ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |Orion|receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0                                                                                                                                                 ; lpm_mult                     ; work         ;
;                |mult_56t:auto_generated|                                   ; 27 (27)             ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |Orion|receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated                                                                                                                         ; mult_56t                     ; work         ;
;             |lpm_mult:Mult1|                                               ; 27 (0)              ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |Orion|receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1                                                                                                                                                 ; lpm_mult                     ; work         ;
;                |mult_56t:auto_generated|                                   ; 27 (27)             ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |Orion|receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated                                                                                                                         ; mult_56t                     ; work         ;
;          |fir256c:C|                                                       ; 133 (79)            ; 186 (186)                 ; 8448        ; 8            ; 0       ; 4         ; 0    ; 0            ; |Orion|receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C                                                                                                                                                                ; fir256c                      ; work         ;
;             |firram48:ramc|                                                ; 0 (0)               ; 0 (0)                     ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|firram48:ramc                                                                                                                                                  ; firram48                     ; work         ;
;                |altsyncram:altsyncram_component|                           ; 0 (0)               ; 0 (0)                     ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|firram48:ramc|altsyncram:altsyncram_component                                                                                                                  ; altsyncram                   ; work         ;
;                   |altsyncram_0jn1:auto_generated|                         ; 0 (0)               ; 0 (0)                     ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|firram48:ramc|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated                                                                                   ; altsyncram_0jn1              ; work         ;
;             |firromHc:romc|                                                ; 0 (0)               ; 0 (0)                     ; 2304        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|firromHc:romc                                                                                                                                                  ; firromHc                     ; work         ;
;                |altsyncram:altsyncram_component|                           ; 0 (0)               ; 0 (0)                     ; 2304        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|firromHc:romc|altsyncram:altsyncram_component                                                                                                                  ; altsyncram                   ; work         ;
;                   |altsyncram_koa1:auto_generated|                         ; 0 (0)               ; 0 (0)                     ; 2304        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|firromHc:romc|altsyncram:altsyncram_component|altsyncram_koa1:auto_generated                                                                                   ; altsyncram_koa1              ; work         ;
;             |lpm_mult:Mult0|                                               ; 27 (0)              ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |Orion|receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0                                                                                                                                                 ; lpm_mult                     ; work         ;
;                |mult_56t:auto_generated|                                   ; 27 (27)             ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |Orion|receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated                                                                                                                         ; mult_56t                     ; work         ;
;             |lpm_mult:Mult1|                                               ; 27 (0)              ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |Orion|receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1                                                                                                                                                 ; lpm_mult                     ; work         ;
;                |mult_56t:auto_generated|                                   ; 27 (27)             ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |Orion|receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated                                                                                                                         ; mult_56t                     ; work         ;
;          |fir256d:D|                                                       ; 106 (52)            ; 164 (164)                 ; 8448        ; 8            ; 0       ; 4         ; 0    ; 0            ; |Orion|receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D                                                                                                                                                                ; fir256d                      ; work         ;
;             |firram48:ramd|                                                ; 0 (0)               ; 0 (0)                     ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|firram48:ramd                                                                                                                                                  ; firram48                     ; work         ;
;                |altsyncram:altsyncram_component|                           ; 0 (0)               ; 0 (0)                     ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|firram48:ramd|altsyncram:altsyncram_component                                                                                                                  ; altsyncram                   ; work         ;
;                   |altsyncram_0jn1:auto_generated|                         ; 0 (0)               ; 0 (0)                     ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|firram48:ramd|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated                                                                                   ; altsyncram_0jn1              ; work         ;
;             |firromHd:romd|                                                ; 0 (0)               ; 0 (0)                     ; 2304        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|firromHd:romd                                                                                                                                                  ; firromHd                     ; work         ;
;                |altsyncram:altsyncram_component|                           ; 0 (0)               ; 0 (0)                     ; 2304        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|firromHd:romd|altsyncram:altsyncram_component                                                                                                                  ; altsyncram                   ; work         ;
;                   |altsyncram_loa1:auto_generated|                         ; 0 (0)               ; 0 (0)                     ; 2304        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|firromHd:romd|altsyncram:altsyncram_component|altsyncram_loa1:auto_generated                                                                                   ; altsyncram_loa1              ; work         ;
;             |lpm_mult:Mult0|                                               ; 27 (0)              ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |Orion|receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0                                                                                                                                                 ; lpm_mult                     ; work         ;
;                |mult_56t:auto_generated|                                   ; 27 (27)             ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |Orion|receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated                                                                                                                         ; mult_56t                     ; work         ;
;             |lpm_mult:Mult1|                                               ; 27 (0)              ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |Orion|receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1                                                                                                                                                 ; lpm_mult                     ; work         ;
;                |mult_56t:auto_generated|                                   ; 27 (27)             ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |Orion|receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated                                                                                                                         ; mult_56t                     ; work         ;
;    |receiver2:MDC[4].receiver_instX|                                       ; 6767 (22)           ; 7341 (0)                  ; 33792       ; 32           ; 0       ; 16        ; 0    ; 0            ; |Orion|receiver2:MDC[4].receiver_instX                                                                                                                                                                                       ; receiver2                    ; work         ;
;       |cic:cic_inst_I2|                                                    ; 429 (429)           ; 367 (367)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|receiver2:MDC[4].receiver_instX|cic:cic_inst_I2                                                                                                                                                                       ; cic                          ; work         ;
;       |cic:cic_inst_Q2|                                                    ; 405 (405)           ; 360 (360)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|receiver2:MDC[4].receiver_instX|cic:cic_inst_Q2                                                                                                                                                                       ; cic                          ; work         ;
;       |cic:varcic_inst_I1|                                                 ; 1780 (1780)         ; 2401 (2401)               ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|receiver2:MDC[4].receiver_instX|cic:varcic_inst_I1                                                                                                                                                                    ; cic                          ; work         ;
;       |cic:varcic_inst_Q1|                                                 ; 1764 (1764)         ; 2394 (2394)               ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|receiver2:MDC[4].receiver_instX|cic:varcic_inst_Q1                                                                                                                                                                    ; cic                          ; work         ;
;       |cordic:cordic_inst|                                                 ; 1668 (1668)         ; 1052 (1052)               ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|receiver2:MDC[4].receiver_instX|cordic:cordic_inst                                                                                                                                                                    ; cordic                       ; work         ;
;       |firX2R2:fir3|                                                       ; 699 (221)           ; 767 (67)                  ; 33792       ; 32           ; 0       ; 16        ; 0    ; 0            ; |Orion|receiver2:MDC[4].receiver_instX|firX2R2:fir3                                                                                                                                                                          ; firX2R2                      ; work         ;
;          |fir256a:A|                                                       ; 132 (78)            ; 186 (186)                 ; 8448        ; 8            ; 0       ; 4         ; 0    ; 0            ; |Orion|receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A                                                                                                                                                                ; fir256a                      ; work         ;
;             |firram48:rama|                                                ; 0 (0)               ; 0 (0)                     ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|firram48:rama                                                                                                                                                  ; firram48                     ; work         ;
;                |altsyncram:altsyncram_component|                           ; 0 (0)               ; 0 (0)                     ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|firram48:rama|altsyncram:altsyncram_component                                                                                                                  ; altsyncram                   ; work         ;
;                   |altsyncram_0jn1:auto_generated|                         ; 0 (0)               ; 0 (0)                     ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|firram48:rama|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated                                                                                   ; altsyncram_0jn1              ; work         ;
;             |firromHa:roma|                                                ; 0 (0)               ; 0 (0)                     ; 2304        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|firromHa:roma                                                                                                                                                  ; firromHa                     ; work         ;
;                |altsyncram:altsyncram_component|                           ; 0 (0)               ; 0 (0)                     ; 2304        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|firromHa:roma|altsyncram:altsyncram_component                                                                                                                  ; altsyncram                   ; work         ;
;                   |altsyncram_ioa1:auto_generated|                         ; 0 (0)               ; 0 (0)                     ; 2304        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|firromHa:roma|altsyncram:altsyncram_component|altsyncram_ioa1:auto_generated                                                                                   ; altsyncram_ioa1              ; work         ;
;             |lpm_mult:Mult0|                                               ; 27 (0)              ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |Orion|receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0                                                                                                                                                 ; lpm_mult                     ; work         ;
;                |mult_56t:auto_generated|                                   ; 27 (27)             ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |Orion|receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated                                                                                                                         ; mult_56t                     ; work         ;
;             |lpm_mult:Mult1|                                               ; 27 (0)              ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |Orion|receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1                                                                                                                                                 ; lpm_mult                     ; work         ;
;                |mult_56t:auto_generated|                                   ; 27 (27)             ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |Orion|receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated                                                                                                                         ; mult_56t                     ; work         ;
;          |fir256b:B|                                                       ; 107 (53)            ; 164 (164)                 ; 8448        ; 8            ; 0       ; 4         ; 0    ; 0            ; |Orion|receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B                                                                                                                                                                ; fir256b                      ; work         ;
;             |firram48:ramb|                                                ; 0 (0)               ; 0 (0)                     ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|firram48:ramb                                                                                                                                                  ; firram48                     ; work         ;
;                |altsyncram:altsyncram_component|                           ; 0 (0)               ; 0 (0)                     ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|firram48:ramb|altsyncram:altsyncram_component                                                                                                                  ; altsyncram                   ; work         ;
;                   |altsyncram_0jn1:auto_generated|                         ; 0 (0)               ; 0 (0)                     ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|firram48:ramb|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated                                                                                   ; altsyncram_0jn1              ; work         ;
;             |firromHb:romb|                                                ; 0 (0)               ; 0 (0)                     ; 2304        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|firromHb:romb                                                                                                                                                  ; firromHb                     ; work         ;
;                |altsyncram:altsyncram_component|                           ; 0 (0)               ; 0 (0)                     ; 2304        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|firromHb:romb|altsyncram:altsyncram_component                                                                                                                  ; altsyncram                   ; work         ;
;                   |altsyncram_joa1:auto_generated|                         ; 0 (0)               ; 0 (0)                     ; 2304        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|firromHb:romb|altsyncram:altsyncram_component|altsyncram_joa1:auto_generated                                                                                   ; altsyncram_joa1              ; work         ;
;             |lpm_mult:Mult0|                                               ; 27 (0)              ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |Orion|receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0                                                                                                                                                 ; lpm_mult                     ; work         ;
;                |mult_56t:auto_generated|                                   ; 27 (27)             ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |Orion|receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated                                                                                                                         ; mult_56t                     ; work         ;
;             |lpm_mult:Mult1|                                               ; 27 (0)              ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |Orion|receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1                                                                                                                                                 ; lpm_mult                     ; work         ;
;                |mult_56t:auto_generated|                                   ; 27 (27)             ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |Orion|receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated                                                                                                                         ; mult_56t                     ; work         ;
;          |fir256c:C|                                                       ; 133 (79)            ; 186 (186)                 ; 8448        ; 8            ; 0       ; 4         ; 0    ; 0            ; |Orion|receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C                                                                                                                                                                ; fir256c                      ; work         ;
;             |firram48:ramc|                                                ; 0 (0)               ; 0 (0)                     ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|firram48:ramc                                                                                                                                                  ; firram48                     ; work         ;
;                |altsyncram:altsyncram_component|                           ; 0 (0)               ; 0 (0)                     ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|firram48:ramc|altsyncram:altsyncram_component                                                                                                                  ; altsyncram                   ; work         ;
;                   |altsyncram_0jn1:auto_generated|                         ; 0 (0)               ; 0 (0)                     ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|firram48:ramc|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated                                                                                   ; altsyncram_0jn1              ; work         ;
;             |firromHc:romc|                                                ; 0 (0)               ; 0 (0)                     ; 2304        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|firromHc:romc                                                                                                                                                  ; firromHc                     ; work         ;
;                |altsyncram:altsyncram_component|                           ; 0 (0)               ; 0 (0)                     ; 2304        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|firromHc:romc|altsyncram:altsyncram_component                                                                                                                  ; altsyncram                   ; work         ;
;                   |altsyncram_koa1:auto_generated|                         ; 0 (0)               ; 0 (0)                     ; 2304        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|firromHc:romc|altsyncram:altsyncram_component|altsyncram_koa1:auto_generated                                                                                   ; altsyncram_koa1              ; work         ;
;             |lpm_mult:Mult0|                                               ; 27 (0)              ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |Orion|receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0                                                                                                                                                 ; lpm_mult                     ; work         ;
;                |mult_56t:auto_generated|                                   ; 27 (27)             ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |Orion|receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated                                                                                                                         ; mult_56t                     ; work         ;
;             |lpm_mult:Mult1|                                               ; 27 (0)              ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |Orion|receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1                                                                                                                                                 ; lpm_mult                     ; work         ;
;                |mult_56t:auto_generated|                                   ; 27 (27)             ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |Orion|receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated                                                                                                                         ; mult_56t                     ; work         ;
;          |fir256d:D|                                                       ; 106 (52)            ; 164 (164)                 ; 8448        ; 8            ; 0       ; 4         ; 0    ; 0            ; |Orion|receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D                                                                                                                                                                ; fir256d                      ; work         ;
;             |firram48:ramd|                                                ; 0 (0)               ; 0 (0)                     ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|firram48:ramd                                                                                                                                                  ; firram48                     ; work         ;
;                |altsyncram:altsyncram_component|                           ; 0 (0)               ; 0 (0)                     ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|firram48:ramd|altsyncram:altsyncram_component                                                                                                                  ; altsyncram                   ; work         ;
;                   |altsyncram_0jn1:auto_generated|                         ; 0 (0)               ; 0 (0)                     ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|firram48:ramd|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated                                                                                   ; altsyncram_0jn1              ; work         ;
;             |firromHd:romd|                                                ; 0 (0)               ; 0 (0)                     ; 2304        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|firromHd:romd                                                                                                                                                  ; firromHd                     ; work         ;
;                |altsyncram:altsyncram_component|                           ; 0 (0)               ; 0 (0)                     ; 2304        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|firromHd:romd|altsyncram:altsyncram_component                                                                                                                  ; altsyncram                   ; work         ;
;                   |altsyncram_loa1:auto_generated|                         ; 0 (0)               ; 0 (0)                     ; 2304        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|firromHd:romd|altsyncram:altsyncram_component|altsyncram_loa1:auto_generated                                                                                   ; altsyncram_loa1              ; work         ;
;             |lpm_mult:Mult0|                                               ; 27 (0)              ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |Orion|receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0                                                                                                                                                 ; lpm_mult                     ; work         ;
;                |mult_56t:auto_generated|                                   ; 27 (27)             ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |Orion|receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated                                                                                                                         ; mult_56t                     ; work         ;
;             |lpm_mult:Mult1|                                               ; 27 (0)              ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |Orion|receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1                                                                                                                                                 ; lpm_mult                     ; work         ;
;                |mult_56t:auto_generated|                                   ; 27 (27)             ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |Orion|receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated                                                                                                                         ; mult_56t                     ; work         ;
;    |receiver2:MDC[5].receiver_instX|                                       ; 6765 (21)           ; 7341 (0)                  ; 33792       ; 32           ; 0       ; 16        ; 0    ; 0            ; |Orion|receiver2:MDC[5].receiver_instX                                                                                                                                                                                       ; receiver2                    ; work         ;
;       |cic:cic_inst_I2|                                                    ; 433 (433)           ; 367 (367)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|receiver2:MDC[5].receiver_instX|cic:cic_inst_I2                                                                                                                                                                       ; cic                          ; work         ;
;       |cic:cic_inst_Q2|                                                    ; 400 (400)           ; 360 (360)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|receiver2:MDC[5].receiver_instX|cic:cic_inst_Q2                                                                                                                                                                       ; cic                          ; work         ;
;       |cic:varcic_inst_I1|                                                 ; 1780 (1780)         ; 2401 (2401)               ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|receiver2:MDC[5].receiver_instX|cic:varcic_inst_I1                                                                                                                                                                    ; cic                          ; work         ;
;       |cic:varcic_inst_Q1|                                                 ; 1764 (1764)         ; 2394 (2394)               ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|receiver2:MDC[5].receiver_instX|cic:varcic_inst_Q1                                                                                                                                                                    ; cic                          ; work         ;
;       |cordic:cordic_inst|                                                 ; 1668 (1668)         ; 1052 (1052)               ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|receiver2:MDC[5].receiver_instX|cordic:cordic_inst                                                                                                                                                                    ; cordic                       ; work         ;
;       |firX2R2:fir3|                                                       ; 699 (221)           ; 767 (67)                  ; 33792       ; 32           ; 0       ; 16        ; 0    ; 0            ; |Orion|receiver2:MDC[5].receiver_instX|firX2R2:fir3                                                                                                                                                                          ; firX2R2                      ; work         ;
;          |fir256a:A|                                                       ; 132 (78)            ; 186 (186)                 ; 8448        ; 8            ; 0       ; 4         ; 0    ; 0            ; |Orion|receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A                                                                                                                                                                ; fir256a                      ; work         ;
;             |firram48:rama|                                                ; 0 (0)               ; 0 (0)                     ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|firram48:rama                                                                                                                                                  ; firram48                     ; work         ;
;                |altsyncram:altsyncram_component|                           ; 0 (0)               ; 0 (0)                     ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|firram48:rama|altsyncram:altsyncram_component                                                                                                                  ; altsyncram                   ; work         ;
;                   |altsyncram_0jn1:auto_generated|                         ; 0 (0)               ; 0 (0)                     ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|firram48:rama|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated                                                                                   ; altsyncram_0jn1              ; work         ;
;             |firromHa:roma|                                                ; 0 (0)               ; 0 (0)                     ; 2304        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|firromHa:roma                                                                                                                                                  ; firromHa                     ; work         ;
;                |altsyncram:altsyncram_component|                           ; 0 (0)               ; 0 (0)                     ; 2304        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|firromHa:roma|altsyncram:altsyncram_component                                                                                                                  ; altsyncram                   ; work         ;
;                   |altsyncram_ioa1:auto_generated|                         ; 0 (0)               ; 0 (0)                     ; 2304        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|firromHa:roma|altsyncram:altsyncram_component|altsyncram_ioa1:auto_generated                                                                                   ; altsyncram_ioa1              ; work         ;
;             |lpm_mult:Mult0|                                               ; 27 (0)              ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |Orion|receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0                                                                                                                                                 ; lpm_mult                     ; work         ;
;                |mult_56t:auto_generated|                                   ; 27 (27)             ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |Orion|receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated                                                                                                                         ; mult_56t                     ; work         ;
;             |lpm_mult:Mult1|                                               ; 27 (0)              ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |Orion|receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1                                                                                                                                                 ; lpm_mult                     ; work         ;
;                |mult_56t:auto_generated|                                   ; 27 (27)             ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |Orion|receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated                                                                                                                         ; mult_56t                     ; work         ;
;          |fir256b:B|                                                       ; 107 (53)            ; 164 (164)                 ; 8448        ; 8            ; 0       ; 4         ; 0    ; 0            ; |Orion|receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B                                                                                                                                                                ; fir256b                      ; work         ;
;             |firram48:ramb|                                                ; 0 (0)               ; 0 (0)                     ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|firram48:ramb                                                                                                                                                  ; firram48                     ; work         ;
;                |altsyncram:altsyncram_component|                           ; 0 (0)               ; 0 (0)                     ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|firram48:ramb|altsyncram:altsyncram_component                                                                                                                  ; altsyncram                   ; work         ;
;                   |altsyncram_0jn1:auto_generated|                         ; 0 (0)               ; 0 (0)                     ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|firram48:ramb|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated                                                                                   ; altsyncram_0jn1              ; work         ;
;             |firromHb:romb|                                                ; 0 (0)               ; 0 (0)                     ; 2304        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|firromHb:romb                                                                                                                                                  ; firromHb                     ; work         ;
;                |altsyncram:altsyncram_component|                           ; 0 (0)               ; 0 (0)                     ; 2304        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|firromHb:romb|altsyncram:altsyncram_component                                                                                                                  ; altsyncram                   ; work         ;
;                   |altsyncram_joa1:auto_generated|                         ; 0 (0)               ; 0 (0)                     ; 2304        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|firromHb:romb|altsyncram:altsyncram_component|altsyncram_joa1:auto_generated                                                                                   ; altsyncram_joa1              ; work         ;
;             |lpm_mult:Mult0|                                               ; 27 (0)              ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |Orion|receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0                                                                                                                                                 ; lpm_mult                     ; work         ;
;                |mult_56t:auto_generated|                                   ; 27 (27)             ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |Orion|receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated                                                                                                                         ; mult_56t                     ; work         ;
;             |lpm_mult:Mult1|                                               ; 27 (0)              ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |Orion|receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1                                                                                                                                                 ; lpm_mult                     ; work         ;
;                |mult_56t:auto_generated|                                   ; 27 (27)             ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |Orion|receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated                                                                                                                         ; mult_56t                     ; work         ;
;          |fir256c:C|                                                       ; 133 (79)            ; 186 (186)                 ; 8448        ; 8            ; 0       ; 4         ; 0    ; 0            ; |Orion|receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C                                                                                                                                                                ; fir256c                      ; work         ;
;             |firram48:ramc|                                                ; 0 (0)               ; 0 (0)                     ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|firram48:ramc                                                                                                                                                  ; firram48                     ; work         ;
;                |altsyncram:altsyncram_component|                           ; 0 (0)               ; 0 (0)                     ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|firram48:ramc|altsyncram:altsyncram_component                                                                                                                  ; altsyncram                   ; work         ;
;                   |altsyncram_0jn1:auto_generated|                         ; 0 (0)               ; 0 (0)                     ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|firram48:ramc|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated                                                                                   ; altsyncram_0jn1              ; work         ;
;             |firromHc:romc|                                                ; 0 (0)               ; 0 (0)                     ; 2304        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|firromHc:romc                                                                                                                                                  ; firromHc                     ; work         ;
;                |altsyncram:altsyncram_component|                           ; 0 (0)               ; 0 (0)                     ; 2304        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|firromHc:romc|altsyncram:altsyncram_component                                                                                                                  ; altsyncram                   ; work         ;
;                   |altsyncram_koa1:auto_generated|                         ; 0 (0)               ; 0 (0)                     ; 2304        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|firromHc:romc|altsyncram:altsyncram_component|altsyncram_koa1:auto_generated                                                                                   ; altsyncram_koa1              ; work         ;
;             |lpm_mult:Mult0|                                               ; 27 (0)              ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |Orion|receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0                                                                                                                                                 ; lpm_mult                     ; work         ;
;                |mult_56t:auto_generated|                                   ; 27 (27)             ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |Orion|receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated                                                                                                                         ; mult_56t                     ; work         ;
;             |lpm_mult:Mult1|                                               ; 27 (0)              ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |Orion|receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1                                                                                                                                                 ; lpm_mult                     ; work         ;
;                |mult_56t:auto_generated|                                   ; 27 (27)             ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |Orion|receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated                                                                                                                         ; mult_56t                     ; work         ;
;          |fir256d:D|                                                       ; 106 (52)            ; 164 (164)                 ; 8448        ; 8            ; 0       ; 4         ; 0    ; 0            ; |Orion|receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D                                                                                                                                                                ; fir256d                      ; work         ;
;             |firram48:ramd|                                                ; 0 (0)               ; 0 (0)                     ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|firram48:ramd                                                                                                                                                  ; firram48                     ; work         ;
;                |altsyncram:altsyncram_component|                           ; 0 (0)               ; 0 (0)                     ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|firram48:ramd|altsyncram:altsyncram_component                                                                                                                  ; altsyncram                   ; work         ;
;                   |altsyncram_0jn1:auto_generated|                         ; 0 (0)               ; 0 (0)                     ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|firram48:ramd|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated                                                                                   ; altsyncram_0jn1              ; work         ;
;             |firromHd:romd|                                                ; 0 (0)               ; 0 (0)                     ; 2304        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|firromHd:romd                                                                                                                                                  ; firromHd                     ; work         ;
;                |altsyncram:altsyncram_component|                           ; 0 (0)               ; 0 (0)                     ; 2304        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|firromHd:romd|altsyncram:altsyncram_component                                                                                                                  ; altsyncram                   ; work         ;
;                   |altsyncram_loa1:auto_generated|                         ; 0 (0)               ; 0 (0)                     ; 2304        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|firromHd:romd|altsyncram:altsyncram_component|altsyncram_loa1:auto_generated                                                                                   ; altsyncram_loa1              ; work         ;
;             |lpm_mult:Mult0|                                               ; 27 (0)              ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |Orion|receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0                                                                                                                                                 ; lpm_mult                     ; work         ;
;                |mult_56t:auto_generated|                                   ; 27 (27)             ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |Orion|receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated                                                                                                                         ; mult_56t                     ; work         ;
;             |lpm_mult:Mult1|                                               ; 27 (0)              ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |Orion|receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1                                                                                                                                                 ; lpm_mult                     ; work         ;
;                |mult_56t:auto_generated|                                   ; 27 (27)             ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |Orion|receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated                                                                                                                         ; mult_56t                     ; work         ;
;    |receiver2:MDC[6].receiver_instX|                                       ; 6755 (18)           ; 7340 (0)                  ; 33792       ; 32           ; 0       ; 16        ; 0    ; 0            ; |Orion|receiver2:MDC[6].receiver_instX                                                                                                                                                                                       ; receiver2                    ; work         ;
;       |cic:cic_inst_I2|                                                    ; 425 (425)           ; 367 (367)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|receiver2:MDC[6].receiver_instX|cic:cic_inst_I2                                                                                                                                                                       ; cic                          ; work         ;
;       |cic:cic_inst_Q2|                                                    ; 412 (412)           ; 360 (360)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|receiver2:MDC[6].receiver_instX|cic:cic_inst_Q2                                                                                                                                                                       ; cic                          ; work         ;
;       |cic:varcic_inst_I1|                                                 ; 1776 (1776)         ; 2400 (2400)               ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|receiver2:MDC[6].receiver_instX|cic:varcic_inst_I1                                                                                                                                                                    ; cic                          ; work         ;
;       |cic:varcic_inst_Q1|                                                 ; 1757 (1757)         ; 2394 (2394)               ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|receiver2:MDC[6].receiver_instX|cic:varcic_inst_Q1                                                                                                                                                                    ; cic                          ; work         ;
;       |cordic:cordic_inst|                                                 ; 1668 (1668)         ; 1052 (1052)               ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|receiver2:MDC[6].receiver_instX|cordic:cordic_inst                                                                                                                                                                    ; cordic                       ; work         ;
;       |firX2R2:fir3|                                                       ; 699 (221)           ; 767 (67)                  ; 33792       ; 32           ; 0       ; 16        ; 0    ; 0            ; |Orion|receiver2:MDC[6].receiver_instX|firX2R2:fir3                                                                                                                                                                          ; firX2R2                      ; work         ;
;          |fir256a:A|                                                       ; 133 (79)            ; 186 (186)                 ; 8448        ; 8            ; 0       ; 4         ; 0    ; 0            ; |Orion|receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A                                                                                                                                                                ; fir256a                      ; work         ;
;             |firram48:rama|                                                ; 0 (0)               ; 0 (0)                     ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|firram48:rama                                                                                                                                                  ; firram48                     ; work         ;
;                |altsyncram:altsyncram_component|                           ; 0 (0)               ; 0 (0)                     ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|firram48:rama|altsyncram:altsyncram_component                                                                                                                  ; altsyncram                   ; work         ;
;                   |altsyncram_0jn1:auto_generated|                         ; 0 (0)               ; 0 (0)                     ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|firram48:rama|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated                                                                                   ; altsyncram_0jn1              ; work         ;
;             |firromHa:roma|                                                ; 0 (0)               ; 0 (0)                     ; 2304        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|firromHa:roma                                                                                                                                                  ; firromHa                     ; work         ;
;                |altsyncram:altsyncram_component|                           ; 0 (0)               ; 0 (0)                     ; 2304        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|firromHa:roma|altsyncram:altsyncram_component                                                                                                                  ; altsyncram                   ; work         ;
;                   |altsyncram_ioa1:auto_generated|                         ; 0 (0)               ; 0 (0)                     ; 2304        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|firromHa:roma|altsyncram:altsyncram_component|altsyncram_ioa1:auto_generated                                                                                   ; altsyncram_ioa1              ; work         ;
;             |lpm_mult:Mult0|                                               ; 27 (0)              ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |Orion|receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0                                                                                                                                                 ; lpm_mult                     ; work         ;
;                |mult_56t:auto_generated|                                   ; 27 (27)             ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |Orion|receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated                                                                                                                         ; mult_56t                     ; work         ;
;             |lpm_mult:Mult1|                                               ; 27 (0)              ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |Orion|receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1                                                                                                                                                 ; lpm_mult                     ; work         ;
;                |mult_56t:auto_generated|                                   ; 27 (27)             ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |Orion|receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated                                                                                                                         ; mult_56t                     ; work         ;
;          |fir256b:B|                                                       ; 106 (52)            ; 164 (164)                 ; 8448        ; 8            ; 0       ; 4         ; 0    ; 0            ; |Orion|receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B                                                                                                                                                                ; fir256b                      ; work         ;
;             |firram48:ramb|                                                ; 0 (0)               ; 0 (0)                     ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|firram48:ramb                                                                                                                                                  ; firram48                     ; work         ;
;                |altsyncram:altsyncram_component|                           ; 0 (0)               ; 0 (0)                     ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|firram48:ramb|altsyncram:altsyncram_component                                                                                                                  ; altsyncram                   ; work         ;
;                   |altsyncram_0jn1:auto_generated|                         ; 0 (0)               ; 0 (0)                     ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|firram48:ramb|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated                                                                                   ; altsyncram_0jn1              ; work         ;
;             |firromHb:romb|                                                ; 0 (0)               ; 0 (0)                     ; 2304        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|firromHb:romb                                                                                                                                                  ; firromHb                     ; work         ;
;                |altsyncram:altsyncram_component|                           ; 0 (0)               ; 0 (0)                     ; 2304        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|firromHb:romb|altsyncram:altsyncram_component                                                                                                                  ; altsyncram                   ; work         ;
;                   |altsyncram_joa1:auto_generated|                         ; 0 (0)               ; 0 (0)                     ; 2304        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|firromHb:romb|altsyncram:altsyncram_component|altsyncram_joa1:auto_generated                                                                                   ; altsyncram_joa1              ; work         ;
;             |lpm_mult:Mult0|                                               ; 27 (0)              ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |Orion|receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0                                                                                                                                                 ; lpm_mult                     ; work         ;
;                |mult_56t:auto_generated|                                   ; 27 (27)             ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |Orion|receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated                                                                                                                         ; mult_56t                     ; work         ;
;             |lpm_mult:Mult1|                                               ; 27 (0)              ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |Orion|receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1                                                                                                                                                 ; lpm_mult                     ; work         ;
;                |mult_56t:auto_generated|                                   ; 27 (27)             ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |Orion|receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated                                                                                                                         ; mult_56t                     ; work         ;
;          |fir256c:C|                                                       ; 133 (79)            ; 186 (186)                 ; 8448        ; 8            ; 0       ; 4         ; 0    ; 0            ; |Orion|receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C                                                                                                                                                                ; fir256c                      ; work         ;
;             |firram48:ramc|                                                ; 0 (0)               ; 0 (0)                     ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|firram48:ramc                                                                                                                                                  ; firram48                     ; work         ;
;                |altsyncram:altsyncram_component|                           ; 0 (0)               ; 0 (0)                     ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|firram48:ramc|altsyncram:altsyncram_component                                                                                                                  ; altsyncram                   ; work         ;
;                   |altsyncram_0jn1:auto_generated|                         ; 0 (0)               ; 0 (0)                     ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|firram48:ramc|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated                                                                                   ; altsyncram_0jn1              ; work         ;
;             |firromHc:romc|                                                ; 0 (0)               ; 0 (0)                     ; 2304        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|firromHc:romc                                                                                                                                                  ; firromHc                     ; work         ;
;                |altsyncram:altsyncram_component|                           ; 0 (0)               ; 0 (0)                     ; 2304        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|firromHc:romc|altsyncram:altsyncram_component                                                                                                                  ; altsyncram                   ; work         ;
;                   |altsyncram_koa1:auto_generated|                         ; 0 (0)               ; 0 (0)                     ; 2304        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|firromHc:romc|altsyncram:altsyncram_component|altsyncram_koa1:auto_generated                                                                                   ; altsyncram_koa1              ; work         ;
;             |lpm_mult:Mult0|                                               ; 27 (0)              ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |Orion|receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0                                                                                                                                                 ; lpm_mult                     ; work         ;
;                |mult_56t:auto_generated|                                   ; 27 (27)             ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |Orion|receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated                                                                                                                         ; mult_56t                     ; work         ;
;             |lpm_mult:Mult1|                                               ; 27 (0)              ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |Orion|receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1                                                                                                                                                 ; lpm_mult                     ; work         ;
;                |mult_56t:auto_generated|                                   ; 27 (27)             ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |Orion|receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated                                                                                                                         ; mult_56t                     ; work         ;
;          |fir256d:D|                                                       ; 106 (52)            ; 164 (164)                 ; 8448        ; 8            ; 0       ; 4         ; 0    ; 0            ; |Orion|receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D                                                                                                                                                                ; fir256d                      ; work         ;
;             |firram48:ramd|                                                ; 0 (0)               ; 0 (0)                     ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|firram48:ramd                                                                                                                                                  ; firram48                     ; work         ;
;                |altsyncram:altsyncram_component|                           ; 0 (0)               ; 0 (0)                     ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|firram48:ramd|altsyncram:altsyncram_component                                                                                                                  ; altsyncram                   ; work         ;
;                   |altsyncram_0jn1:auto_generated|                         ; 0 (0)               ; 0 (0)                     ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|firram48:ramd|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated                                                                                   ; altsyncram_0jn1              ; work         ;
;             |firromHd:romd|                                                ; 0 (0)               ; 0 (0)                     ; 2304        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|firromHd:romd                                                                                                                                                  ; firromHd                     ; work         ;
;                |altsyncram:altsyncram_component|                           ; 0 (0)               ; 0 (0)                     ; 2304        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|firromHd:romd|altsyncram:altsyncram_component                                                                                                                  ; altsyncram                   ; work         ;
;                   |altsyncram_loa1:auto_generated|                         ; 0 (0)               ; 0 (0)                     ; 2304        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|firromHd:romd|altsyncram:altsyncram_component|altsyncram_loa1:auto_generated                                                                                   ; altsyncram_loa1              ; work         ;
;             |lpm_mult:Mult0|                                               ; 27 (0)              ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |Orion|receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0                                                                                                                                                 ; lpm_mult                     ; work         ;
;                |mult_56t:auto_generated|                                   ; 27 (27)             ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |Orion|receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated                                                                                                                         ; mult_56t                     ; work         ;
;             |lpm_mult:Mult1|                                               ; 27 (0)              ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |Orion|receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1                                                                                                                                                 ; lpm_mult                     ; work         ;
;                |mult_56t:auto_generated|                                   ; 27 (27)             ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |Orion|receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated                                                                                                                         ; mult_56t                     ; work         ;
;    |receiver2:MDC[7].receiver_instX|                                       ; 6752 (19)           ; 7340 (0)                  ; 33792       ; 32           ; 0       ; 16        ; 0    ; 0            ; |Orion|receiver2:MDC[7].receiver_instX                                                                                                                                                                                       ; receiver2                    ; work         ;
;       |cic:cic_inst_I2|                                                    ; 423 (423)           ; 367 (367)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|receiver2:MDC[7].receiver_instX|cic:cic_inst_I2                                                                                                                                                                       ; cic                          ; work         ;
;       |cic:cic_inst_Q2|                                                    ; 410 (410)           ; 360 (360)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|receiver2:MDC[7].receiver_instX|cic:cic_inst_Q2                                                                                                                                                                       ; cic                          ; work         ;
;       |cic:varcic_inst_I1|                                                 ; 1777 (1777)         ; 2400 (2400)               ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|receiver2:MDC[7].receiver_instX|cic:varcic_inst_I1                                                                                                                                                                    ; cic                          ; work         ;
;       |cic:varcic_inst_Q1|                                                 ; 1756 (1756)         ; 2394 (2394)               ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|receiver2:MDC[7].receiver_instX|cic:varcic_inst_Q1                                                                                                                                                                    ; cic                          ; work         ;
;       |cordic:cordic_inst|                                                 ; 1668 (1668)         ; 1052 (1052)               ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|receiver2:MDC[7].receiver_instX|cordic:cordic_inst                                                                                                                                                                    ; cordic                       ; work         ;
;       |firX2R2:fir3|                                                       ; 699 (221)           ; 767 (67)                  ; 33792       ; 32           ; 0       ; 16        ; 0    ; 0            ; |Orion|receiver2:MDC[7].receiver_instX|firX2R2:fir3                                                                                                                                                                          ; firX2R2                      ; work         ;
;          |fir256a:A|                                                       ; 131 (77)            ; 186 (186)                 ; 8448        ; 8            ; 0       ; 4         ; 0    ; 0            ; |Orion|receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A                                                                                                                                                                ; fir256a                      ; work         ;
;             |firram48:rama|                                                ; 0 (0)               ; 0 (0)                     ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|firram48:rama                                                                                                                                                  ; firram48                     ; work         ;
;                |altsyncram:altsyncram_component|                           ; 0 (0)               ; 0 (0)                     ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|firram48:rama|altsyncram:altsyncram_component                                                                                                                  ; altsyncram                   ; work         ;
;                   |altsyncram_0jn1:auto_generated|                         ; 0 (0)               ; 0 (0)                     ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|firram48:rama|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated                                                                                   ; altsyncram_0jn1              ; work         ;
;             |firromHa:roma|                                                ; 0 (0)               ; 0 (0)                     ; 2304        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|firromHa:roma                                                                                                                                                  ; firromHa                     ; work         ;
;                |altsyncram:altsyncram_component|                           ; 0 (0)               ; 0 (0)                     ; 2304        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|firromHa:roma|altsyncram:altsyncram_component                                                                                                                  ; altsyncram                   ; work         ;
;                   |altsyncram_ioa1:auto_generated|                         ; 0 (0)               ; 0 (0)                     ; 2304        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|firromHa:roma|altsyncram:altsyncram_component|altsyncram_ioa1:auto_generated                                                                                   ; altsyncram_ioa1              ; work         ;
;             |lpm_mult:Mult0|                                               ; 27 (0)              ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |Orion|receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0                                                                                                                                                 ; lpm_mult                     ; work         ;
;                |mult_56t:auto_generated|                                   ; 27 (27)             ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |Orion|receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated                                                                                                                         ; mult_56t                     ; work         ;
;             |lpm_mult:Mult1|                                               ; 27 (0)              ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |Orion|receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1                                                                                                                                                 ; lpm_mult                     ; work         ;
;                |mult_56t:auto_generated|                                   ; 27 (27)             ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |Orion|receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated                                                                                                                         ; mult_56t                     ; work         ;
;          |fir256b:B|                                                       ; 108 (54)            ; 164 (164)                 ; 8448        ; 8            ; 0       ; 4         ; 0    ; 0            ; |Orion|receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B                                                                                                                                                                ; fir256b                      ; work         ;
;             |firram48:ramb|                                                ; 0 (0)               ; 0 (0)                     ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|firram48:ramb                                                                                                                                                  ; firram48                     ; work         ;
;                |altsyncram:altsyncram_component|                           ; 0 (0)               ; 0 (0)                     ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|firram48:ramb|altsyncram:altsyncram_component                                                                                                                  ; altsyncram                   ; work         ;
;                   |altsyncram_0jn1:auto_generated|                         ; 0 (0)               ; 0 (0)                     ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|firram48:ramb|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated                                                                                   ; altsyncram_0jn1              ; work         ;
;             |firromHb:romb|                                                ; 0 (0)               ; 0 (0)                     ; 2304        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|firromHb:romb                                                                                                                                                  ; firromHb                     ; work         ;
;                |altsyncram:altsyncram_component|                           ; 0 (0)               ; 0 (0)                     ; 2304        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|firromHb:romb|altsyncram:altsyncram_component                                                                                                                  ; altsyncram                   ; work         ;
;                   |altsyncram_joa1:auto_generated|                         ; 0 (0)               ; 0 (0)                     ; 2304        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|firromHb:romb|altsyncram:altsyncram_component|altsyncram_joa1:auto_generated                                                                                   ; altsyncram_joa1              ; work         ;
;             |lpm_mult:Mult0|                                               ; 27 (0)              ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |Orion|receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0                                                                                                                                                 ; lpm_mult                     ; work         ;
;                |mult_56t:auto_generated|                                   ; 27 (27)             ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |Orion|receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated                                                                                                                         ; mult_56t                     ; work         ;
;             |lpm_mult:Mult1|                                               ; 27 (0)              ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |Orion|receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1                                                                                                                                                 ; lpm_mult                     ; work         ;
;                |mult_56t:auto_generated|                                   ; 27 (27)             ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |Orion|receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated                                                                                                                         ; mult_56t                     ; work         ;
;          |fir256c:C|                                                       ; 130 (76)            ; 186 (186)                 ; 8448        ; 8            ; 0       ; 4         ; 0    ; 0            ; |Orion|receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C                                                                                                                                                                ; fir256c                      ; work         ;
;             |firram48:ramc|                                                ; 0 (0)               ; 0 (0)                     ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|firram48:ramc                                                                                                                                                  ; firram48                     ; work         ;
;                |altsyncram:altsyncram_component|                           ; 0 (0)               ; 0 (0)                     ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|firram48:ramc|altsyncram:altsyncram_component                                                                                                                  ; altsyncram                   ; work         ;
;                   |altsyncram_0jn1:auto_generated|                         ; 0 (0)               ; 0 (0)                     ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|firram48:ramc|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated                                                                                   ; altsyncram_0jn1              ; work         ;
;             |firromHc:romc|                                                ; 0 (0)               ; 0 (0)                     ; 2304        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|firromHc:romc                                                                                                                                                  ; firromHc                     ; work         ;
;                |altsyncram:altsyncram_component|                           ; 0 (0)               ; 0 (0)                     ; 2304        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|firromHc:romc|altsyncram:altsyncram_component                                                                                                                  ; altsyncram                   ; work         ;
;                   |altsyncram_koa1:auto_generated|                         ; 0 (0)               ; 0 (0)                     ; 2304        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|firromHc:romc|altsyncram:altsyncram_component|altsyncram_koa1:auto_generated                                                                                   ; altsyncram_koa1              ; work         ;
;             |lpm_mult:Mult0|                                               ; 27 (0)              ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |Orion|receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0                                                                                                                                                 ; lpm_mult                     ; work         ;
;                |mult_56t:auto_generated|                                   ; 27 (27)             ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |Orion|receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated                                                                                                                         ; mult_56t                     ; work         ;
;             |lpm_mult:Mult1|                                               ; 27 (0)              ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |Orion|receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1                                                                                                                                                 ; lpm_mult                     ; work         ;
;                |mult_56t:auto_generated|                                   ; 27 (27)             ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |Orion|receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated                                                                                                                         ; mult_56t                     ; work         ;
;          |fir256d:D|                                                       ; 109 (55)            ; 164 (164)                 ; 8448        ; 8            ; 0       ; 4         ; 0    ; 0            ; |Orion|receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D                                                                                                                                                                ; fir256d                      ; work         ;
;             |firram48:ramd|                                                ; 0 (0)               ; 0 (0)                     ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|firram48:ramd                                                                                                                                                  ; firram48                     ; work         ;
;                |altsyncram:altsyncram_component|                           ; 0 (0)               ; 0 (0)                     ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|firram48:ramd|altsyncram:altsyncram_component                                                                                                                  ; altsyncram                   ; work         ;
;                   |altsyncram_0jn1:auto_generated|                         ; 0 (0)               ; 0 (0)                     ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|firram48:ramd|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated                                                                                   ; altsyncram_0jn1              ; work         ;
;             |firromHd:romd|                                                ; 0 (0)               ; 0 (0)                     ; 2304        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|firromHd:romd                                                                                                                                                  ; firromHd                     ; work         ;
;                |altsyncram:altsyncram_component|                           ; 0 (0)               ; 0 (0)                     ; 2304        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|firromHd:romd|altsyncram:altsyncram_component                                                                                                                  ; altsyncram                   ; work         ;
;                   |altsyncram_loa1:auto_generated|                         ; 0 (0)               ; 0 (0)                     ; 2304        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|firromHd:romd|altsyncram:altsyncram_component|altsyncram_loa1:auto_generated                                                                                   ; altsyncram_loa1              ; work         ;
;             |lpm_mult:Mult0|                                               ; 27 (0)              ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |Orion|receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0                                                                                                                                                 ; lpm_mult                     ; work         ;
;                |mult_56t:auto_generated|                                   ; 27 (27)             ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |Orion|receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated                                                                                                                         ; mult_56t                     ; work         ;
;             |lpm_mult:Mult1|                                               ; 27 (0)              ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |Orion|receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1                                                                                                                                                 ; lpm_mult                     ; work         ;
;                |mult_56t:auto_generated|                                   ; 27 (27)             ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |Orion|receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated                                                                                                                         ; mult_56t                     ; work         ;
;    |receiver2:receiver_inst0|                                              ; 6765 (21)           ; 7341 (0)                  ; 33792       ; 32           ; 0       ; 16        ; 0    ; 0            ; |Orion|receiver2:receiver_inst0                                                                                                                                                                                              ; receiver2                    ; work         ;
;       |cic:cic_inst_I2|                                                    ; 422 (422)           ; 367 (367)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|receiver2:receiver_inst0|cic:cic_inst_I2                                                                                                                                                                              ; cic                          ; work         ;
;       |cic:cic_inst_Q2|                                                    ; 411 (411)           ; 360 (360)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|receiver2:receiver_inst0|cic:cic_inst_Q2                                                                                                                                                                              ; cic                          ; work         ;
;       |cic:varcic_inst_I1|                                                 ; 1781 (1781)         ; 2401 (2401)               ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|receiver2:receiver_inst0|cic:varcic_inst_I1                                                                                                                                                                           ; cic                          ; work         ;
;       |cic:varcic_inst_Q1|                                                 ; 1763 (1763)         ; 2394 (2394)               ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|receiver2:receiver_inst0|cic:varcic_inst_Q1                                                                                                                                                                           ; cic                          ; work         ;
;       |cordic:cordic_inst|                                                 ; 1668 (1668)         ; 1052 (1052)               ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|receiver2:receiver_inst0|cordic:cordic_inst                                                                                                                                                                           ; cordic                       ; work         ;
;       |firX2R2:fir3|                                                       ; 699 (221)           ; 767 (67)                  ; 33792       ; 32           ; 0       ; 16        ; 0    ; 0            ; |Orion|receiver2:receiver_inst0|firX2R2:fir3                                                                                                                                                                                 ; firX2R2                      ; work         ;
;          |fir256a:A|                                                       ; 132 (78)            ; 186 (186)                 ; 8448        ; 8            ; 0       ; 4         ; 0    ; 0            ; |Orion|receiver2:receiver_inst0|firX2R2:fir3|fir256a:A                                                                                                                                                                       ; fir256a                      ; work         ;
;             |firram48:rama|                                                ; 0 (0)               ; 0 (0)                     ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|firram48:rama                                                                                                                                                         ; firram48                     ; work         ;
;                |altsyncram:altsyncram_component|                           ; 0 (0)               ; 0 (0)                     ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|firram48:rama|altsyncram:altsyncram_component                                                                                                                         ; altsyncram                   ; work         ;
;                   |altsyncram_0jn1:auto_generated|                         ; 0 (0)               ; 0 (0)                     ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|firram48:rama|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated                                                                                          ; altsyncram_0jn1              ; work         ;
;             |firromHa:roma|                                                ; 0 (0)               ; 0 (0)                     ; 2304        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|firromHa:roma                                                                                                                                                         ; firromHa                     ; work         ;
;                |altsyncram:altsyncram_component|                           ; 0 (0)               ; 0 (0)                     ; 2304        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|firromHa:roma|altsyncram:altsyncram_component                                                                                                                         ; altsyncram                   ; work         ;
;                   |altsyncram_ioa1:auto_generated|                         ; 0 (0)               ; 0 (0)                     ; 2304        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|firromHa:roma|altsyncram:altsyncram_component|altsyncram_ioa1:auto_generated                                                                                          ; altsyncram_ioa1              ; work         ;
;             |lpm_mult:Mult0|                                               ; 27 (0)              ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |Orion|receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|lpm_mult:Mult0                                                                                                                                                        ; lpm_mult                     ; work         ;
;                |mult_56t:auto_generated|                                   ; 27 (27)             ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |Orion|receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated                                                                                                                                ; mult_56t                     ; work         ;
;             |lpm_mult:Mult1|                                               ; 27 (0)              ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |Orion|receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|lpm_mult:Mult1                                                                                                                                                        ; lpm_mult                     ; work         ;
;                |mult_56t:auto_generated|                                   ; 27 (27)             ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |Orion|receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated                                                                                                                                ; mult_56t                     ; work         ;
;          |fir256b:B|                                                       ; 107 (53)            ; 164 (164)                 ; 8448        ; 8            ; 0       ; 4         ; 0    ; 0            ; |Orion|receiver2:receiver_inst0|firX2R2:fir3|fir256b:B                                                                                                                                                                       ; fir256b                      ; work         ;
;             |firram48:ramb|                                                ; 0 (0)               ; 0 (0)                     ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|firram48:ramb                                                                                                                                                         ; firram48                     ; work         ;
;                |altsyncram:altsyncram_component|                           ; 0 (0)               ; 0 (0)                     ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|firram48:ramb|altsyncram:altsyncram_component                                                                                                                         ; altsyncram                   ; work         ;
;                   |altsyncram_0jn1:auto_generated|                         ; 0 (0)               ; 0 (0)                     ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|firram48:ramb|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated                                                                                          ; altsyncram_0jn1              ; work         ;
;             |firromHb:romb|                                                ; 0 (0)               ; 0 (0)                     ; 2304        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|firromHb:romb                                                                                                                                                         ; firromHb                     ; work         ;
;                |altsyncram:altsyncram_component|                           ; 0 (0)               ; 0 (0)                     ; 2304        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|firromHb:romb|altsyncram:altsyncram_component                                                                                                                         ; altsyncram                   ; work         ;
;                   |altsyncram_joa1:auto_generated|                         ; 0 (0)               ; 0 (0)                     ; 2304        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|firromHb:romb|altsyncram:altsyncram_component|altsyncram_joa1:auto_generated                                                                                          ; altsyncram_joa1              ; work         ;
;             |lpm_mult:Mult0|                                               ; 27 (0)              ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |Orion|receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|lpm_mult:Mult0                                                                                                                                                        ; lpm_mult                     ; work         ;
;                |mult_56t:auto_generated|                                   ; 27 (27)             ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |Orion|receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated                                                                                                                                ; mult_56t                     ; work         ;
;             |lpm_mult:Mult1|                                               ; 27 (0)              ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |Orion|receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|lpm_mult:Mult1                                                                                                                                                        ; lpm_mult                     ; work         ;
;                |mult_56t:auto_generated|                                   ; 27 (27)             ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |Orion|receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated                                                                                                                                ; mult_56t                     ; work         ;
;          |fir256c:C|                                                       ; 131 (77)            ; 186 (186)                 ; 8448        ; 8            ; 0       ; 4         ; 0    ; 0            ; |Orion|receiver2:receiver_inst0|firX2R2:fir3|fir256c:C                                                                                                                                                                       ; fir256c                      ; work         ;
;             |firram48:ramc|                                                ; 0 (0)               ; 0 (0)                     ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|firram48:ramc                                                                                                                                                         ; firram48                     ; work         ;
;                |altsyncram:altsyncram_component|                           ; 0 (0)               ; 0 (0)                     ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|firram48:ramc|altsyncram:altsyncram_component                                                                                                                         ; altsyncram                   ; work         ;
;                   |altsyncram_0jn1:auto_generated|                         ; 0 (0)               ; 0 (0)                     ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|firram48:ramc|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated                                                                                          ; altsyncram_0jn1              ; work         ;
;             |firromHc:romc|                                                ; 0 (0)               ; 0 (0)                     ; 2304        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|firromHc:romc                                                                                                                                                         ; firromHc                     ; work         ;
;                |altsyncram:altsyncram_component|                           ; 0 (0)               ; 0 (0)                     ; 2304        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|firromHc:romc|altsyncram:altsyncram_component                                                                                                                         ; altsyncram                   ; work         ;
;                   |altsyncram_koa1:auto_generated|                         ; 0 (0)               ; 0 (0)                     ; 2304        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|firromHc:romc|altsyncram:altsyncram_component|altsyncram_koa1:auto_generated                                                                                          ; altsyncram_koa1              ; work         ;
;             |lpm_mult:Mult0|                                               ; 27 (0)              ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |Orion|receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|lpm_mult:Mult0                                                                                                                                                        ; lpm_mult                     ; work         ;
;                |mult_56t:auto_generated|                                   ; 27 (27)             ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |Orion|receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated                                                                                                                                ; mult_56t                     ; work         ;
;             |lpm_mult:Mult1|                                               ; 27 (0)              ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |Orion|receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|lpm_mult:Mult1                                                                                                                                                        ; lpm_mult                     ; work         ;
;                |mult_56t:auto_generated|                                   ; 27 (27)             ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |Orion|receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated                                                                                                                                ; mult_56t                     ; work         ;
;          |fir256d:D|                                                       ; 108 (54)            ; 164 (164)                 ; 8448        ; 8            ; 0       ; 4         ; 0    ; 0            ; |Orion|receiver2:receiver_inst0|firX2R2:fir3|fir256d:D                                                                                                                                                                       ; fir256d                      ; work         ;
;             |firram48:ramd|                                                ; 0 (0)               ; 0 (0)                     ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|firram48:ramd                                                                                                                                                         ; firram48                     ; work         ;
;                |altsyncram:altsyncram_component|                           ; 0 (0)               ; 0 (0)                     ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|firram48:ramd|altsyncram:altsyncram_component                                                                                                                         ; altsyncram                   ; work         ;
;                   |altsyncram_0jn1:auto_generated|                         ; 0 (0)               ; 0 (0)                     ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|firram48:ramd|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated                                                                                          ; altsyncram_0jn1              ; work         ;
;             |firromHd:romd|                                                ; 0 (0)               ; 0 (0)                     ; 2304        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|firromHd:romd                                                                                                                                                         ; firromHd                     ; work         ;
;                |altsyncram:altsyncram_component|                           ; 0 (0)               ; 0 (0)                     ; 2304        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|firromHd:romd|altsyncram:altsyncram_component                                                                                                                         ; altsyncram                   ; work         ;
;                   |altsyncram_loa1:auto_generated|                         ; 0 (0)               ; 0 (0)                     ; 2304        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|firromHd:romd|altsyncram:altsyncram_component|altsyncram_loa1:auto_generated                                                                                          ; altsyncram_loa1              ; work         ;
;             |lpm_mult:Mult0|                                               ; 27 (0)              ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |Orion|receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|lpm_mult:Mult0                                                                                                                                                        ; lpm_mult                     ; work         ;
;                |mult_56t:auto_generated|                                   ; 27 (27)             ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |Orion|receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated                                                                                                                                ; mult_56t                     ; work         ;
;             |lpm_mult:Mult1|                                               ; 27 (0)              ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |Orion|receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|lpm_mult:Mult1                                                                                                                                                        ; lpm_mult                     ; work         ;
;                |mult_56t:auto_generated|                                   ; 27 (27)             ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |Orion|receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated                                                                                                                                ; mult_56t                     ; work         ;
;    |receiver2:receiver_inst1|                                              ; 6767 (21)           ; 7341 (0)                  ; 33792       ; 32           ; 0       ; 16        ; 0    ; 0            ; |Orion|receiver2:receiver_inst1                                                                                                                                                                                              ; receiver2                    ; work         ;
;       |cic:cic_inst_I2|                                                    ; 423 (423)           ; 367 (367)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|receiver2:receiver_inst1|cic:cic_inst_I2                                                                                                                                                                              ; cic                          ; work         ;
;       |cic:cic_inst_Q2|                                                    ; 412 (412)           ; 360 (360)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|receiver2:receiver_inst1|cic:cic_inst_Q2                                                                                                                                                                              ; cic                          ; work         ;
;       |cic:varcic_inst_I1|                                                 ; 1782 (1782)         ; 2401 (2401)               ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|receiver2:receiver_inst1|cic:varcic_inst_I1                                                                                                                                                                           ; cic                          ; work         ;
;       |cic:varcic_inst_Q1|                                                 ; 1762 (1762)         ; 2394 (2394)               ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|receiver2:receiver_inst1|cic:varcic_inst_Q1                                                                                                                                                                           ; cic                          ; work         ;
;       |cordic:cordic_inst|                                                 ; 1668 (1668)         ; 1052 (1052)               ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|receiver2:receiver_inst1|cordic:cordic_inst                                                                                                                                                                           ; cordic                       ; work         ;
;       |firX2R2:fir3|                                                       ; 699 (221)           ; 767 (67)                  ; 33792       ; 32           ; 0       ; 16        ; 0    ; 0            ; |Orion|receiver2:receiver_inst1|firX2R2:fir3                                                                                                                                                                                 ; firX2R2                      ; work         ;
;          |fir256a:A|                                                       ; 130 (76)            ; 186 (186)                 ; 8448        ; 8            ; 0       ; 4         ; 0    ; 0            ; |Orion|receiver2:receiver_inst1|firX2R2:fir3|fir256a:A                                                                                                                                                                       ; fir256a                      ; work         ;
;             |firram48:rama|                                                ; 0 (0)               ; 0 (0)                     ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|firram48:rama                                                                                                                                                         ; firram48                     ; work         ;
;                |altsyncram:altsyncram_component|                           ; 0 (0)               ; 0 (0)                     ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|firram48:rama|altsyncram:altsyncram_component                                                                                                                         ; altsyncram                   ; work         ;
;                   |altsyncram_0jn1:auto_generated|                         ; 0 (0)               ; 0 (0)                     ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|firram48:rama|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated                                                                                          ; altsyncram_0jn1              ; work         ;
;             |firromHa:roma|                                                ; 0 (0)               ; 0 (0)                     ; 2304        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|firromHa:roma                                                                                                                                                         ; firromHa                     ; work         ;
;                |altsyncram:altsyncram_component|                           ; 0 (0)               ; 0 (0)                     ; 2304        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|firromHa:roma|altsyncram:altsyncram_component                                                                                                                         ; altsyncram                   ; work         ;
;                   |altsyncram_ioa1:auto_generated|                         ; 0 (0)               ; 0 (0)                     ; 2304        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|firromHa:roma|altsyncram:altsyncram_component|altsyncram_ioa1:auto_generated                                                                                          ; altsyncram_ioa1              ; work         ;
;             |lpm_mult:Mult0|                                               ; 27 (0)              ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |Orion|receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|lpm_mult:Mult0                                                                                                                                                        ; lpm_mult                     ; work         ;
;                |mult_56t:auto_generated|                                   ; 27 (27)             ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |Orion|receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated                                                                                                                                ; mult_56t                     ; work         ;
;             |lpm_mult:Mult1|                                               ; 27 (0)              ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |Orion|receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|lpm_mult:Mult1                                                                                                                                                        ; lpm_mult                     ; work         ;
;                |mult_56t:auto_generated|                                   ; 27 (27)             ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |Orion|receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated                                                                                                                                ; mult_56t                     ; work         ;
;          |fir256b:B|                                                       ; 109 (55)            ; 164 (164)                 ; 8448        ; 8            ; 0       ; 4         ; 0    ; 0            ; |Orion|receiver2:receiver_inst1|firX2R2:fir3|fir256b:B                                                                                                                                                                       ; fir256b                      ; work         ;
;             |firram48:ramb|                                                ; 0 (0)               ; 0 (0)                     ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|firram48:ramb                                                                                                                                                         ; firram48                     ; work         ;
;                |altsyncram:altsyncram_component|                           ; 0 (0)               ; 0 (0)                     ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|firram48:ramb|altsyncram:altsyncram_component                                                                                                                         ; altsyncram                   ; work         ;
;                   |altsyncram_0jn1:auto_generated|                         ; 0 (0)               ; 0 (0)                     ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|firram48:ramb|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated                                                                                          ; altsyncram_0jn1              ; work         ;
;             |firromHb:romb|                                                ; 0 (0)               ; 0 (0)                     ; 2304        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|firromHb:romb                                                                                                                                                         ; firromHb                     ; work         ;
;                |altsyncram:altsyncram_component|                           ; 0 (0)               ; 0 (0)                     ; 2304        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|firromHb:romb|altsyncram:altsyncram_component                                                                                                                         ; altsyncram                   ; work         ;
;                   |altsyncram_joa1:auto_generated|                         ; 0 (0)               ; 0 (0)                     ; 2304        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|firromHb:romb|altsyncram:altsyncram_component|altsyncram_joa1:auto_generated                                                                                          ; altsyncram_joa1              ; work         ;
;             |lpm_mult:Mult0|                                               ; 27 (0)              ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |Orion|receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|lpm_mult:Mult0                                                                                                                                                        ; lpm_mult                     ; work         ;
;                |mult_56t:auto_generated|                                   ; 27 (27)             ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |Orion|receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated                                                                                                                                ; mult_56t                     ; work         ;
;             |lpm_mult:Mult1|                                               ; 27 (0)              ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |Orion|receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|lpm_mult:Mult1                                                                                                                                                        ; lpm_mult                     ; work         ;
;                |mult_56t:auto_generated|                                   ; 27 (27)             ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |Orion|receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated                                                                                                                                ; mult_56t                     ; work         ;
;          |fir256c:C|                                                       ; 130 (76)            ; 186 (186)                 ; 8448        ; 8            ; 0       ; 4         ; 0    ; 0            ; |Orion|receiver2:receiver_inst1|firX2R2:fir3|fir256c:C                                                                                                                                                                       ; fir256c                      ; work         ;
;             |firram48:ramc|                                                ; 0 (0)               ; 0 (0)                     ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|firram48:ramc                                                                                                                                                         ; firram48                     ; work         ;
;                |altsyncram:altsyncram_component|                           ; 0 (0)               ; 0 (0)                     ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|firram48:ramc|altsyncram:altsyncram_component                                                                                                                         ; altsyncram                   ; work         ;
;                   |altsyncram_0jn1:auto_generated|                         ; 0 (0)               ; 0 (0)                     ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|firram48:ramc|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated                                                                                          ; altsyncram_0jn1              ; work         ;
;             |firromHc:romc|                                                ; 0 (0)               ; 0 (0)                     ; 2304        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|firromHc:romc                                                                                                                                                         ; firromHc                     ; work         ;
;                |altsyncram:altsyncram_component|                           ; 0 (0)               ; 0 (0)                     ; 2304        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|firromHc:romc|altsyncram:altsyncram_component                                                                                                                         ; altsyncram                   ; work         ;
;                   |altsyncram_koa1:auto_generated|                         ; 0 (0)               ; 0 (0)                     ; 2304        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|firromHc:romc|altsyncram:altsyncram_component|altsyncram_koa1:auto_generated                                                                                          ; altsyncram_koa1              ; work         ;
;             |lpm_mult:Mult0|                                               ; 27 (0)              ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |Orion|receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|lpm_mult:Mult0                                                                                                                                                        ; lpm_mult                     ; work         ;
;                |mult_56t:auto_generated|                                   ; 27 (27)             ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |Orion|receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated                                                                                                                                ; mult_56t                     ; work         ;
;             |lpm_mult:Mult1|                                               ; 27 (0)              ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |Orion|receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|lpm_mult:Mult1                                                                                                                                                        ; lpm_mult                     ; work         ;
;                |mult_56t:auto_generated|                                   ; 27 (27)             ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |Orion|receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated                                                                                                                                ; mult_56t                     ; work         ;
;          |fir256d:D|                                                       ; 109 (55)            ; 164 (164)                 ; 8448        ; 8            ; 0       ; 4         ; 0    ; 0            ; |Orion|receiver2:receiver_inst1|firX2R2:fir3|fir256d:D                                                                                                                                                                       ; fir256d                      ; work         ;
;             |firram48:ramd|                                                ; 0 (0)               ; 0 (0)                     ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|firram48:ramd                                                                                                                                                         ; firram48                     ; work         ;
;                |altsyncram:altsyncram_component|                           ; 0 (0)               ; 0 (0)                     ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|firram48:ramd|altsyncram:altsyncram_component                                                                                                                         ; altsyncram                   ; work         ;
;                   |altsyncram_0jn1:auto_generated|                         ; 0 (0)               ; 0 (0)                     ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|firram48:ramd|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated                                                                                          ; altsyncram_0jn1              ; work         ;
;             |firromHd:romd|                                                ; 0 (0)               ; 0 (0)                     ; 2304        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|firromHd:romd                                                                                                                                                         ; firromHd                     ; work         ;
;                |altsyncram:altsyncram_component|                           ; 0 (0)               ; 0 (0)                     ; 2304        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|firromHd:romd|altsyncram:altsyncram_component                                                                                                                         ; altsyncram                   ; work         ;
;                   |altsyncram_loa1:auto_generated|                         ; 0 (0)               ; 0 (0)                     ; 2304        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|firromHd:romd|altsyncram:altsyncram_component|altsyncram_loa1:auto_generated                                                                                          ; altsyncram_loa1              ; work         ;
;             |lpm_mult:Mult0|                                               ; 27 (0)              ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |Orion|receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|lpm_mult:Mult0                                                                                                                                                        ; lpm_mult                     ; work         ;
;                |mult_56t:auto_generated|                                   ; 27 (27)             ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |Orion|receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated                                                                                                                                ; mult_56t                     ; work         ;
;             |lpm_mult:Mult1|                                               ; 27 (0)              ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |Orion|receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|lpm_mult:Mult1                                                                                                                                                        ; lpm_mult                     ; work         ;
;                |mult_56t:auto_generated|                                   ; 27 (27)             ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |Orion|receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated                                                                                                                                ; mult_56t                     ; work         ;
;    |sdr_receive:sdr_receive_inst|                                          ; 549 (460)           ; 341 (341)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|sdr_receive:sdr_receive_inst                                                                                                                                                                                          ; sdr_receive                  ; work         ;
;       |lpm_mult:Mult0|                                                     ; 89 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|sdr_receive:sdr_receive_inst|lpm_mult:Mult0                                                                                                                                                                           ; lpm_mult                     ; work         ;
;          |multcore:mult_core|                                              ; 89 (45)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|sdr_receive:sdr_receive_inst|lpm_mult:Mult0|multcore:mult_core                                                                                                                                                        ; multcore                     ; work         ;
;             |mpar_add:padder|                                              ; 44 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|sdr_receive:sdr_receive_inst|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                                                                                                        ; mpar_add                     ; work         ;
;                |lpm_add_sub:adder[0]|                                      ; 44 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|sdr_receive:sdr_receive_inst|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                   ; lpm_add_sub                  ; work         ;
;                   |add_sub_mgh:auto_generated|                             ; 44 (44)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|sdr_receive:sdr_receive_inst|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_mgh:auto_generated                                                                                        ; add_sub_mgh                  ; work         ;
;    |sdr_send:sdr_send_inst|                                                ; 1304 (1304)         ; 814 (814)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|sdr_send:sdr_send_inst                                                                                                                                                                                                ; sdr_send                     ; work         ;
;    |sidetone:sidetone_inst|                                                ; 112 (55)            ; 23 (23)                   ; 4096        ; 4            ; 0       ; 2         ; 0    ; 0            ; |Orion|sidetone:sidetone_inst                                                                                                                                                                                                ; sidetone                     ; work         ;
;       |Multiply2:Multiply16x16|                                            ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Orion|sidetone:sidetone_inst|Multiply2:Multiply16x16                                                                                                                                                                        ; Multiply2                    ; work         ;
;          |lpm_mult:lpm_mult_component|                                     ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Orion|sidetone:sidetone_inst|Multiply2:Multiply16x16|lpm_mult:lpm_mult_component                                                                                                                                            ; lpm_mult                     ; work         ;
;             |mult_n8n:auto_generated|                                      ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Orion|sidetone:sidetone_inst|Multiply2:Multiply16x16|lpm_mult:lpm_mult_component|mult_n8n:auto_generated                                                                                                                    ; mult_n8n                     ; work         ;
;       |Multiply2:Multiply16x8|                                             ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Orion|sidetone:sidetone_inst|Multiply2:Multiply16x8                                                                                                                                                                         ; Multiply2                    ; work         ;
;          |lpm_mult:lpm_mult_component|                                     ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Orion|sidetone:sidetone_inst|Multiply2:Multiply16x8|lpm_mult:lpm_mult_component                                                                                                                                             ; lpm_mult                     ; work         ;
;             |mult_n8n:auto_generated|                                      ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Orion|sidetone:sidetone_inst|Multiply2:Multiply16x8|lpm_mult:lpm_mult_component|mult_n8n:auto_generated                                                                                                                     ; mult_n8n                     ; work         ;
;       |lpm_mult:Mult0|                                                     ; 57 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|sidetone:sidetone_inst|lpm_mult:Mult0                                                                                                                                                                                 ; lpm_mult                     ; work         ;
;          |multcore:mult_core|                                              ; 57 (33)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|sidetone:sidetone_inst|lpm_mult:Mult0|multcore:mult_core                                                                                                                                                              ; multcore                     ; work         ;
;             |mpar_add:padder|                                              ; 24 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|sidetone:sidetone_inst|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                                                                                                              ; mpar_add                     ; work         ;
;                |lpm_add_sub:adder[0]|                                      ; 12 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|sidetone:sidetone_inst|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                         ; lpm_add_sub                  ; work         ;
;                   |add_sub_ngh:auto_generated|                             ; 12 (12)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|sidetone:sidetone_inst|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_ngh:auto_generated                                                                                              ; add_sub_ngh                  ; work         ;
;                |mpar_add:sub_par_add|                                      ; 12 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|sidetone:sidetone_inst|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                                                                                         ; mpar_add                     ; work         ;
;                   |lpm_add_sub:adder[0]|                                   ; 12 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|sidetone:sidetone_inst|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                                                                                                    ; lpm_add_sub                  ; work         ;
;                      |add_sub_qgh:auto_generated|                          ; 12 (12)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|sidetone:sidetone_inst|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_qgh:auto_generated                                                                         ; add_sub_qgh                  ; work         ;
;       |sine_table_256:sine_table_inst|                                     ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|sidetone:sidetone_inst|sine_table_256:sine_table_inst                                                                                                                                                                 ; sine_table_256               ; work         ;
;          |altsyncram:altsyncram_component|                                 ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|sidetone:sidetone_inst|sine_table_256:sine_table_inst|altsyncram:altsyncram_component                                                                                                                                 ; altsyncram                   ; work         ;
;             |altsyncram_qa91:auto_generated|                               ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|sidetone:sidetone_inst|sine_table_256:sine_table_inst|altsyncram:altsyncram_component|altsyncram_qa91:auto_generated                                                                                                  ; altsyncram_qa91              ; work         ;
;    |sp_rcv_ctrl:SPC|                                                       ; 2 (2)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|sp_rcv_ctrl:SPC                                                                                                                                                                                                       ; sp_rcv_ctrl                  ; work         ;
;    |sync:sync_inst1|                                                       ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|sync:sync_inst1                                                                                                                                                                                                       ; sync                         ; work         ;
;    |sync:sync_inst2|                                                       ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|sync:sync_inst2                                                                                                                                                                                                       ; sync                         ; work         ;
;    |sync:sync_inst5|                                                       ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|sync:sync_inst5                                                                                                                                                                                                       ; sync                         ; work         ;
;    |sync:sync_inst6|                                                       ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|sync:sync_inst6                                                                                                                                                                                                       ; sync                         ; work         ;
;    |sync:sync_inst7|                                                       ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Orion|sync:sync_inst7                                                                                                                                                                                                       ; sync                         ; work         ;
+----------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+----------------------------+
; Name                                                                                                                                                                                                        ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+----------------------------+
; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_smm2:ASMI_altasmi_parallel_smm2_component|scfifo:scfifo3|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|altsyncram_2lm1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 258          ; 8            ; 258          ; 8            ; 2064   ; None                       ;
; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_jmo1:auto_generated|altsyncram_av61:fifo_ram|ALTSYNCRAM                                                                                             ; AUTO ; Simple Dual Port ; 1024         ; 8            ; 1024         ; 8            ; 8192   ; None                       ;
; Mic_fifo:Mic_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hdm1:auto_generated|altsyncram_0l31:fifo_ram|ALTSYNCRAM                                                                     ; AUTO ; Simple Dual Port ; 1024         ; 16           ; 2048         ; 8            ; 16384  ; None                       ;
; Rx_Audio_fifo:Rx_Audio_fifo_inst|dcfifo:dcfifo_component|dcfifo_ptn1:auto_generated|altsyncram_8271:fifo_ram|ALTSYNCRAM                                                                                     ; AUTO ; Simple Dual Port ; 4096         ; 32           ; 4096         ; 32           ; 131072 ; None                       ;
; Rx_fifo:Rx0_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|altsyncram_cv61:fifo_ram|ALTSYNCRAM                                                                      ; AUTO ; Simple Dual Port ; 2048         ; 8            ; 2048         ; 8            ; 16384  ; None                       ;
; Rx_fifo:Rx1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|altsyncram_cv61:fifo_ram|ALTSYNCRAM                                                                      ; AUTO ; Simple Dual Port ; 2048         ; 8            ; 2048         ; 8            ; 16384  ; None                       ;
; Rx_fifo:p[2].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|altsyncram_cv61:fifo_ram|ALTSYNCRAM                                                                  ; AUTO ; Simple Dual Port ; 2048         ; 8            ; 2048         ; 8            ; 16384  ; None                       ;
; Rx_fifo:p[3].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|altsyncram_cv61:fifo_ram|ALTSYNCRAM                                                                  ; AUTO ; Simple Dual Port ; 2048         ; 8            ; 2048         ; 8            ; 16384  ; None                       ;
; Rx_fifo:p[4].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|altsyncram_cv61:fifo_ram|ALTSYNCRAM                                                                  ; AUTO ; Simple Dual Port ; 2048         ; 8            ; 2048         ; 8            ; 16384  ; None                       ;
; Rx_fifo:p[5].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|altsyncram_cv61:fifo_ram|ALTSYNCRAM                                                                  ; AUTO ; Simple Dual Port ; 2048         ; 8            ; 2048         ; 8            ; 16384  ; None                       ;
; Rx_fifo:p[6].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|altsyncram_cv61:fifo_ram|ALTSYNCRAM                                                                  ; AUTO ; Simple Dual Port ; 2048         ; 8            ; 2048         ; 8            ; 16384  ; None                       ;
; Rx_fifo:p[7].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|altsyncram_cv61:fifo_ram|ALTSYNCRAM                                                                  ; AUTO ; Simple Dual Port ; 2048         ; 8            ; 2048         ; 8            ; 16384  ; None                       ;
; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_83o1:auto_generated|altsyncram_8l31:fifo_ram|ALTSYNCRAM                                                                                ; AUTO ; Simple Dual Port ; 16384        ; 16           ; 32768        ; 8            ; 262144 ; None                       ;
; Tx1_IQ_fifo:Tx1_IQ_fifo_inst|dcfifo:dcfifo_component|dcfifo_fnm1:auto_generated|altsyncram_m271:fifo_ram|ALTSYNCRAM                                                                                         ; AUTO ; Simple Dual Port ; 4096         ; 48           ; 4096         ; 48           ; 196608 ; None                       ;
; network:network_inst|cdc_sync:cdc_sync_inst8|altshift_taps:q1_rtl_0|shift_taps_08m:auto_generated|altsyncram_bo31:altsyncram4|ALTSYNCRAM                                                                    ; AUTO ; Simple Dual Port ; 3            ; 128          ; 3            ; 128          ; 384    ; None                       ;
; network:network_inst|icmp:icmp_inst|icmp_fifo:icmp_fifo_inst|dcfifo:dcfifo_component|dcfifo_eqo1:auto_generated|altsyncram_uj61:fifo_ram|ALTSYNCRAM                                                         ; M9K  ; Simple Dual Port ; 1024         ; 8            ; 1024         ; 8            ; 8192   ; None                       ;
; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_pc91:auto_generated|ALTSYNCRAM                                                                                   ; AUTO ; ROM              ; 240          ; 16           ; --           ; --           ; 3840   ; profile.mif                ;
; profile:profile_sidetone|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_pc91:auto_generated|ALTSYNCRAM                                                                             ; AUTO ; ROM              ; 240          ; 16           ; --           ; --           ; 3840   ; profile.mif                ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|firram48:rama|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ALTSYNCRAM                                                              ; AUTO ; Simple Dual Port ; 128          ; 48           ; 128          ; 48           ; 6144   ; None                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|firromHa:roma|altsyncram:altsyncram_component|altsyncram_ioa1:auto_generated|ALTSYNCRAM                                                              ; AUTO ; ROM              ; 128          ; 18           ; --           ; --           ; 2304   ; ./polyphase_fir/coefea.mif ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|firram48:ramb|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ALTSYNCRAM                                                              ; AUTO ; Simple Dual Port ; 128          ; 48           ; 128          ; 48           ; 6144   ; None                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|firromHb:romb|altsyncram:altsyncram_component|altsyncram_joa1:auto_generated|ALTSYNCRAM                                                              ; AUTO ; ROM              ; 128          ; 18           ; --           ; --           ; 2304   ; ./polyphase_fir/coefeb.mif ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|firram48:ramc|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ALTSYNCRAM                                                              ; AUTO ; Simple Dual Port ; 128          ; 48           ; 128          ; 48           ; 6144   ; None                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|firromHc:romc|altsyncram:altsyncram_component|altsyncram_koa1:auto_generated|ALTSYNCRAM                                                              ; AUTO ; ROM              ; 128          ; 18           ; --           ; --           ; 2304   ; ./polyphase_fir/coeffa.mif ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|firram48:ramd|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ALTSYNCRAM                                                              ; AUTO ; Simple Dual Port ; 128          ; 48           ; 128          ; 48           ; 6144   ; None                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|firromHd:romd|altsyncram:altsyncram_component|altsyncram_loa1:auto_generated|ALTSYNCRAM                                                              ; AUTO ; ROM              ; 128          ; 18           ; --           ; --           ; 2304   ; ./polyphase_fir/coeffb.mif ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|firram48:rama|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ALTSYNCRAM                                                              ; AUTO ; Simple Dual Port ; 128          ; 48           ; 128          ; 48           ; 6144   ; None                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|firromHa:roma|altsyncram:altsyncram_component|altsyncram_ioa1:auto_generated|ALTSYNCRAM                                                              ; AUTO ; ROM              ; 128          ; 18           ; --           ; --           ; 2304   ; ./polyphase_fir/coefea.mif ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|firram48:ramb|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ALTSYNCRAM                                                              ; AUTO ; Simple Dual Port ; 128          ; 48           ; 128          ; 48           ; 6144   ; None                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|firromHb:romb|altsyncram:altsyncram_component|altsyncram_joa1:auto_generated|ALTSYNCRAM                                                              ; AUTO ; ROM              ; 128          ; 18           ; --           ; --           ; 2304   ; ./polyphase_fir/coefeb.mif ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|firram48:ramc|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ALTSYNCRAM                                                              ; AUTO ; Simple Dual Port ; 128          ; 48           ; 128          ; 48           ; 6144   ; None                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|firromHc:romc|altsyncram:altsyncram_component|altsyncram_koa1:auto_generated|ALTSYNCRAM                                                              ; AUTO ; ROM              ; 128          ; 18           ; --           ; --           ; 2304   ; ./polyphase_fir/coeffa.mif ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|firram48:ramd|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ALTSYNCRAM                                                              ; AUTO ; Simple Dual Port ; 128          ; 48           ; 128          ; 48           ; 6144   ; None                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|firromHd:romd|altsyncram:altsyncram_component|altsyncram_loa1:auto_generated|ALTSYNCRAM                                                              ; AUTO ; ROM              ; 128          ; 18           ; --           ; --           ; 2304   ; ./polyphase_fir/coeffb.mif ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|firram48:rama|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ALTSYNCRAM                                                              ; AUTO ; Simple Dual Port ; 128          ; 48           ; 128          ; 48           ; 6144   ; None                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|firromHa:roma|altsyncram:altsyncram_component|altsyncram_ioa1:auto_generated|ALTSYNCRAM                                                              ; AUTO ; ROM              ; 128          ; 18           ; --           ; --           ; 2304   ; ./polyphase_fir/coefea.mif ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|firram48:ramb|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ALTSYNCRAM                                                              ; AUTO ; Simple Dual Port ; 128          ; 48           ; 128          ; 48           ; 6144   ; None                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|firromHb:romb|altsyncram:altsyncram_component|altsyncram_joa1:auto_generated|ALTSYNCRAM                                                              ; AUTO ; ROM              ; 128          ; 18           ; --           ; --           ; 2304   ; ./polyphase_fir/coefeb.mif ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|firram48:ramc|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ALTSYNCRAM                                                              ; AUTO ; Simple Dual Port ; 128          ; 48           ; 128          ; 48           ; 6144   ; None                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|firromHc:romc|altsyncram:altsyncram_component|altsyncram_koa1:auto_generated|ALTSYNCRAM                                                              ; AUTO ; ROM              ; 128          ; 18           ; --           ; --           ; 2304   ; ./polyphase_fir/coeffa.mif ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|firram48:ramd|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ALTSYNCRAM                                                              ; AUTO ; Simple Dual Port ; 128          ; 48           ; 128          ; 48           ; 6144   ; None                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|firromHd:romd|altsyncram:altsyncram_component|altsyncram_loa1:auto_generated|ALTSYNCRAM                                                              ; AUTO ; ROM              ; 128          ; 18           ; --           ; --           ; 2304   ; ./polyphase_fir/coeffb.mif ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|firram48:rama|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ALTSYNCRAM                                                              ; AUTO ; Simple Dual Port ; 128          ; 48           ; 128          ; 48           ; 6144   ; None                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|firromHa:roma|altsyncram:altsyncram_component|altsyncram_ioa1:auto_generated|ALTSYNCRAM                                                              ; AUTO ; ROM              ; 128          ; 18           ; --           ; --           ; 2304   ; ./polyphase_fir/coefea.mif ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|firram48:ramb|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ALTSYNCRAM                                                              ; AUTO ; Simple Dual Port ; 128          ; 48           ; 128          ; 48           ; 6144   ; None                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|firromHb:romb|altsyncram:altsyncram_component|altsyncram_joa1:auto_generated|ALTSYNCRAM                                                              ; AUTO ; ROM              ; 128          ; 18           ; --           ; --           ; 2304   ; ./polyphase_fir/coefeb.mif ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|firram48:ramc|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ALTSYNCRAM                                                              ; AUTO ; Simple Dual Port ; 128          ; 48           ; 128          ; 48           ; 6144   ; None                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|firromHc:romc|altsyncram:altsyncram_component|altsyncram_koa1:auto_generated|ALTSYNCRAM                                                              ; AUTO ; ROM              ; 128          ; 18           ; --           ; --           ; 2304   ; ./polyphase_fir/coeffa.mif ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|firram48:ramd|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ALTSYNCRAM                                                              ; AUTO ; Simple Dual Port ; 128          ; 48           ; 128          ; 48           ; 6144   ; None                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|firromHd:romd|altsyncram:altsyncram_component|altsyncram_loa1:auto_generated|ALTSYNCRAM                                                              ; AUTO ; ROM              ; 128          ; 18           ; --           ; --           ; 2304   ; ./polyphase_fir/coeffb.mif ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|firram48:rama|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ALTSYNCRAM                                                              ; AUTO ; Simple Dual Port ; 128          ; 48           ; 128          ; 48           ; 6144   ; None                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|firromHa:roma|altsyncram:altsyncram_component|altsyncram_ioa1:auto_generated|ALTSYNCRAM                                                              ; AUTO ; ROM              ; 128          ; 18           ; --           ; --           ; 2304   ; ./polyphase_fir/coefea.mif ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|firram48:ramb|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ALTSYNCRAM                                                              ; AUTO ; Simple Dual Port ; 128          ; 48           ; 128          ; 48           ; 6144   ; None                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|firromHb:romb|altsyncram:altsyncram_component|altsyncram_joa1:auto_generated|ALTSYNCRAM                                                              ; AUTO ; ROM              ; 128          ; 18           ; --           ; --           ; 2304   ; ./polyphase_fir/coefeb.mif ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|firram48:ramc|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ALTSYNCRAM                                                              ; AUTO ; Simple Dual Port ; 128          ; 48           ; 128          ; 48           ; 6144   ; None                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|firromHc:romc|altsyncram:altsyncram_component|altsyncram_koa1:auto_generated|ALTSYNCRAM                                                              ; AUTO ; ROM              ; 128          ; 18           ; --           ; --           ; 2304   ; ./polyphase_fir/coeffa.mif ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|firram48:ramd|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ALTSYNCRAM                                                              ; AUTO ; Simple Dual Port ; 128          ; 48           ; 128          ; 48           ; 6144   ; None                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|firromHd:romd|altsyncram:altsyncram_component|altsyncram_loa1:auto_generated|ALTSYNCRAM                                                              ; AUTO ; ROM              ; 128          ; 18           ; --           ; --           ; 2304   ; ./polyphase_fir/coeffb.mif ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|firram48:rama|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ALTSYNCRAM                                                              ; AUTO ; Simple Dual Port ; 128          ; 48           ; 128          ; 48           ; 6144   ; None                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|firromHa:roma|altsyncram:altsyncram_component|altsyncram_ioa1:auto_generated|ALTSYNCRAM                                                              ; AUTO ; ROM              ; 128          ; 18           ; --           ; --           ; 2304   ; ./polyphase_fir/coefea.mif ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|firram48:ramb|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ALTSYNCRAM                                                              ; AUTO ; Simple Dual Port ; 128          ; 48           ; 128          ; 48           ; 6144   ; None                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|firromHb:romb|altsyncram:altsyncram_component|altsyncram_joa1:auto_generated|ALTSYNCRAM                                                              ; AUTO ; ROM              ; 128          ; 18           ; --           ; --           ; 2304   ; ./polyphase_fir/coefeb.mif ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|firram48:ramc|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ALTSYNCRAM                                                              ; AUTO ; Simple Dual Port ; 128          ; 48           ; 128          ; 48           ; 6144   ; None                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|firromHc:romc|altsyncram:altsyncram_component|altsyncram_koa1:auto_generated|ALTSYNCRAM                                                              ; AUTO ; ROM              ; 128          ; 18           ; --           ; --           ; 2304   ; ./polyphase_fir/coeffa.mif ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|firram48:ramd|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ALTSYNCRAM                                                              ; AUTO ; Simple Dual Port ; 128          ; 48           ; 128          ; 48           ; 6144   ; None                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|firromHd:romd|altsyncram:altsyncram_component|altsyncram_loa1:auto_generated|ALTSYNCRAM                                                              ; AUTO ; ROM              ; 128          ; 18           ; --           ; --           ; 2304   ; ./polyphase_fir/coeffb.mif ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|firram48:rama|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ALTSYNCRAM                                                                     ; AUTO ; Simple Dual Port ; 128          ; 48           ; 128          ; 48           ; 6144   ; None                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|firromHa:roma|altsyncram:altsyncram_component|altsyncram_ioa1:auto_generated|ALTSYNCRAM                                                                     ; AUTO ; ROM              ; 128          ; 18           ; --           ; --           ; 2304   ; ./polyphase_fir/coefea.mif ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|firram48:ramb|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ALTSYNCRAM                                                                     ; AUTO ; Simple Dual Port ; 128          ; 48           ; 128          ; 48           ; 6144   ; None                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|firromHb:romb|altsyncram:altsyncram_component|altsyncram_joa1:auto_generated|ALTSYNCRAM                                                                     ; AUTO ; ROM              ; 128          ; 18           ; --           ; --           ; 2304   ; ./polyphase_fir/coefeb.mif ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|firram48:ramc|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ALTSYNCRAM                                                                     ; AUTO ; Simple Dual Port ; 128          ; 48           ; 128          ; 48           ; 6144   ; None                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|firromHc:romc|altsyncram:altsyncram_component|altsyncram_koa1:auto_generated|ALTSYNCRAM                                                                     ; AUTO ; ROM              ; 128          ; 18           ; --           ; --           ; 2304   ; ./polyphase_fir/coeffa.mif ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|firram48:ramd|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ALTSYNCRAM                                                                     ; AUTO ; Simple Dual Port ; 128          ; 48           ; 128          ; 48           ; 6144   ; None                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|firromHd:romd|altsyncram:altsyncram_component|altsyncram_loa1:auto_generated|ALTSYNCRAM                                                                     ; AUTO ; ROM              ; 128          ; 18           ; --           ; --           ; 2304   ; ./polyphase_fir/coeffb.mif ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|firram48:rama|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ALTSYNCRAM                                                                     ; AUTO ; Simple Dual Port ; 128          ; 48           ; 128          ; 48           ; 6144   ; None                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|firromHa:roma|altsyncram:altsyncram_component|altsyncram_ioa1:auto_generated|ALTSYNCRAM                                                                     ; AUTO ; ROM              ; 128          ; 18           ; --           ; --           ; 2304   ; ./polyphase_fir/coefea.mif ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|firram48:ramb|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ALTSYNCRAM                                                                     ; AUTO ; Simple Dual Port ; 128          ; 48           ; 128          ; 48           ; 6144   ; None                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|firromHb:romb|altsyncram:altsyncram_component|altsyncram_joa1:auto_generated|ALTSYNCRAM                                                                     ; AUTO ; ROM              ; 128          ; 18           ; --           ; --           ; 2304   ; ./polyphase_fir/coefeb.mif ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|firram48:ramc|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ALTSYNCRAM                                                                     ; AUTO ; Simple Dual Port ; 128          ; 48           ; 128          ; 48           ; 6144   ; None                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|firromHc:romc|altsyncram:altsyncram_component|altsyncram_koa1:auto_generated|ALTSYNCRAM                                                                     ; AUTO ; ROM              ; 128          ; 18           ; --           ; --           ; 2304   ; ./polyphase_fir/coeffa.mif ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|firram48:ramd|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ALTSYNCRAM                                                                     ; AUTO ; Simple Dual Port ; 128          ; 48           ; 128          ; 48           ; 6144   ; None                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|firromHd:romd|altsyncram:altsyncram_component|altsyncram_loa1:auto_generated|ALTSYNCRAM                                                                     ; AUTO ; ROM              ; 128          ; 18           ; --           ; --           ; 2304   ; ./polyphase_fir/coeffb.mif ;
; sidetone:sidetone_inst|sine_table_256:sine_table_inst|altsyncram:altsyncram_component|altsyncram_qa91:auto_generated|ALTSYNCRAM                                                                             ; AUTO ; ROM              ; 256          ; 16           ; --           ; --           ; 4096   ; sine_256.mif               ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+----------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 133         ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 266         ;
; Signed Embedded Multipliers           ; 66          ;
; Unsigned Embedded Multipliers         ; 3           ;
; Mixed Sign Embedded Multipliers       ; 64          ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                  ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------------+--------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                             ; IP Include File          ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------------+--------------------------+
; Altera ; RAM: 2-PORT  ; 19.1    ; N/A          ; N/A          ; |Orion|receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|firram48:rama ; Polyphase_FIR/firram48.v ;
; Altera ; ROM: 1-PORT  ; 19.1    ; N/A          ; N/A          ; |Orion|receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|firromHa:roma ; Polyphase_FIR/firromHa.v ;
; Altera ; RAM: 2-PORT  ; 19.1    ; N/A          ; N/A          ; |Orion|receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|firram48:ramb ; Polyphase_FIR/firram48.v ;
; Altera ; ROM: 1-PORT  ; 19.1    ; N/A          ; N/A          ; |Orion|receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|firromHb:romb ; Polyphase_FIR/firromHb.v ;
; Altera ; RAM: 2-PORT  ; 19.1    ; N/A          ; N/A          ; |Orion|receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|firram48:ramc ; Polyphase_FIR/firram48.v ;
; Altera ; ROM: 1-PORT  ; 19.1    ; N/A          ; N/A          ; |Orion|receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|firromHc:romc ; Polyphase_FIR/firromHc.v ;
; Altera ; RAM: 2-PORT  ; 19.1    ; N/A          ; N/A          ; |Orion|receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|firram48:ramd ; Polyphase_FIR/firram48.v ;
; Altera ; ROM: 1-PORT  ; 19.1    ; N/A          ; N/A          ; |Orion|receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|firromHd:romd ; Polyphase_FIR/firromHd.v ;
; Altera ; RAM: 2-PORT  ; 19.1    ; N/A          ; N/A          ; |Orion|receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|firram48:rama ; Polyphase_FIR/firram48.v ;
; Altera ; ROM: 1-PORT  ; 19.1    ; N/A          ; N/A          ; |Orion|receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|firromHa:roma ; Polyphase_FIR/firromHa.v ;
; Altera ; RAM: 2-PORT  ; 19.1    ; N/A          ; N/A          ; |Orion|receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|firram48:ramb ; Polyphase_FIR/firram48.v ;
; Altera ; ROM: 1-PORT  ; 19.1    ; N/A          ; N/A          ; |Orion|receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|firromHb:romb ; Polyphase_FIR/firromHb.v ;
; Altera ; RAM: 2-PORT  ; 19.1    ; N/A          ; N/A          ; |Orion|receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|firram48:ramc ; Polyphase_FIR/firram48.v ;
; Altera ; ROM: 1-PORT  ; 19.1    ; N/A          ; N/A          ; |Orion|receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|firromHc:romc ; Polyphase_FIR/firromHc.v ;
; Altera ; RAM: 2-PORT  ; 19.1    ; N/A          ; N/A          ; |Orion|receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|firram48:ramd ; Polyphase_FIR/firram48.v ;
; Altera ; ROM: 1-PORT  ; 19.1    ; N/A          ; N/A          ; |Orion|receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|firromHd:romd ; Polyphase_FIR/firromHd.v ;
; Altera ; RAM: 2-PORT  ; 19.1    ; N/A          ; N/A          ; |Orion|receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|firram48:rama ; Polyphase_FIR/firram48.v ;
; Altera ; ROM: 1-PORT  ; 19.1    ; N/A          ; N/A          ; |Orion|receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|firromHa:roma ; Polyphase_FIR/firromHa.v ;
; Altera ; RAM: 2-PORT  ; 19.1    ; N/A          ; N/A          ; |Orion|receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|firram48:ramb ; Polyphase_FIR/firram48.v ;
; Altera ; ROM: 1-PORT  ; 19.1    ; N/A          ; N/A          ; |Orion|receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|firromHb:romb ; Polyphase_FIR/firromHb.v ;
; Altera ; RAM: 2-PORT  ; 19.1    ; N/A          ; N/A          ; |Orion|receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|firram48:ramc ; Polyphase_FIR/firram48.v ;
; Altera ; ROM: 1-PORT  ; 19.1    ; N/A          ; N/A          ; |Orion|receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|firromHc:romc ; Polyphase_FIR/firromHc.v ;
; Altera ; RAM: 2-PORT  ; 19.1    ; N/A          ; N/A          ; |Orion|receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|firram48:ramd ; Polyphase_FIR/firram48.v ;
; Altera ; ROM: 1-PORT  ; 19.1    ; N/A          ; N/A          ; |Orion|receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|firromHd:romd ; Polyphase_FIR/firromHd.v ;
; Altera ; RAM: 2-PORT  ; 19.1    ; N/A          ; N/A          ; |Orion|receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|firram48:rama ; Polyphase_FIR/firram48.v ;
; Altera ; ROM: 1-PORT  ; 19.1    ; N/A          ; N/A          ; |Orion|receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|firromHa:roma ; Polyphase_FIR/firromHa.v ;
; Altera ; RAM: 2-PORT  ; 19.1    ; N/A          ; N/A          ; |Orion|receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|firram48:ramb ; Polyphase_FIR/firram48.v ;
; Altera ; ROM: 1-PORT  ; 19.1    ; N/A          ; N/A          ; |Orion|receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|firromHb:romb ; Polyphase_FIR/firromHb.v ;
; Altera ; RAM: 2-PORT  ; 19.1    ; N/A          ; N/A          ; |Orion|receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|firram48:ramc ; Polyphase_FIR/firram48.v ;
; Altera ; ROM: 1-PORT  ; 19.1    ; N/A          ; N/A          ; |Orion|receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|firromHc:romc ; Polyphase_FIR/firromHc.v ;
; Altera ; RAM: 2-PORT  ; 19.1    ; N/A          ; N/A          ; |Orion|receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|firram48:ramd ; Polyphase_FIR/firram48.v ;
; Altera ; ROM: 1-PORT  ; 19.1    ; N/A          ; N/A          ; |Orion|receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|firromHd:romd ; Polyphase_FIR/firromHd.v ;
; Altera ; RAM: 2-PORT  ; 19.1    ; N/A          ; N/A          ; |Orion|receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|firram48:rama ; Polyphase_FIR/firram48.v ;
; Altera ; ROM: 1-PORT  ; 19.1    ; N/A          ; N/A          ; |Orion|receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|firromHa:roma ; Polyphase_FIR/firromHa.v ;
; Altera ; RAM: 2-PORT  ; 19.1    ; N/A          ; N/A          ; |Orion|receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|firram48:ramb ; Polyphase_FIR/firram48.v ;
; Altera ; ROM: 1-PORT  ; 19.1    ; N/A          ; N/A          ; |Orion|receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|firromHb:romb ; Polyphase_FIR/firromHb.v ;
; Altera ; RAM: 2-PORT  ; 19.1    ; N/A          ; N/A          ; |Orion|receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|firram48:ramc ; Polyphase_FIR/firram48.v ;
; Altera ; ROM: 1-PORT  ; 19.1    ; N/A          ; N/A          ; |Orion|receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|firromHc:romc ; Polyphase_FIR/firromHc.v ;
; Altera ; RAM: 2-PORT  ; 19.1    ; N/A          ; N/A          ; |Orion|receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|firram48:ramd ; Polyphase_FIR/firram48.v ;
; Altera ; ROM: 1-PORT  ; 19.1    ; N/A          ; N/A          ; |Orion|receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|firromHd:romd ; Polyphase_FIR/firromHd.v ;
; Altera ; RAM: 2-PORT  ; 19.1    ; N/A          ; N/A          ; |Orion|receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|firram48:rama ; Polyphase_FIR/firram48.v ;
; Altera ; ROM: 1-PORT  ; 19.1    ; N/A          ; N/A          ; |Orion|receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|firromHa:roma ; Polyphase_FIR/firromHa.v ;
; Altera ; RAM: 2-PORT  ; 19.1    ; N/A          ; N/A          ; |Orion|receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|firram48:ramb ; Polyphase_FIR/firram48.v ;
; Altera ; ROM: 1-PORT  ; 19.1    ; N/A          ; N/A          ; |Orion|receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|firromHb:romb ; Polyphase_FIR/firromHb.v ;
; Altera ; RAM: 2-PORT  ; 19.1    ; N/A          ; N/A          ; |Orion|receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|firram48:ramc ; Polyphase_FIR/firram48.v ;
; Altera ; ROM: 1-PORT  ; 19.1    ; N/A          ; N/A          ; |Orion|receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|firromHc:romc ; Polyphase_FIR/firromHc.v ;
; Altera ; RAM: 2-PORT  ; 19.1    ; N/A          ; N/A          ; |Orion|receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|firram48:ramd ; Polyphase_FIR/firram48.v ;
; Altera ; ROM: 1-PORT  ; 19.1    ; N/A          ; N/A          ; |Orion|receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|firromHd:romd ; Polyphase_FIR/firromHd.v ;
; Altera ; FIFO         ; 19.1    ; N/A          ; N/A          ; |Orion|Mic_fifo:Mic_fifo_inst                                               ; Mic_fifo.v               ;
; Altera ; ALTPLL       ; 19.1    ; N/A          ; N/A          ; |Orion|PLL_30MHz:PLL_30MHz_inst                                             ; PLL_30MHz.v              ;
; Altera ; ALTPLL       ; 19.1    ; N/A          ; N/A          ; |Orion|PLL_IF:PLL_IF_inst                                                   ; PLL_IF.v                 ;
; Altera ; ALTPLL       ; 19.1    ; N/A          ; N/A          ; |Orion|C122_PLL:PLL_inst                                                    ; C122_PLL.v               ;
; Altera ; FIFO         ; 19.1    ; N/A          ; N/A          ; |Orion|Rx_Audio_fifo:Rx_Audio_fifo_inst                                     ; Rx_Audio_fifo.v          ;
; Altera ; FIFO         ; 19.1    ; N/A          ; N/A          ; |Orion|SP_fifo:SPF                                                          ; SP_fifo.v                ;
; Altera ; FIFO         ; 19.1    ; N/A          ; N/A          ; |Orion|Tx1_IQ_fifo:Tx1_IQ_fifo_inst                                         ; Tx1_IQ_fifo.vhd          ;
; Altera ; FIFO         ; 19.1    ; N/A          ; N/A          ; |Orion|network:network_inst|icmp:icmp_inst|icmp_fifo:icmp_fifo_inst         ; Ethernet/icmp_fifo.v     ;
; Altera ; ALTPLL       ; 19.1    ; N/A          ; N/A          ; |Orion|network:network_inst|rgmii_send:rgmii_send_inst|tx_pll:tx_pll_inst   ; tx_pll.v                 ;
; Altera ; ROM: 1-PORT  ; 19.1    ; N/A          ; N/A          ; |Orion|profile:profile_CW|profile_ROM:profile_ROM_inst                      ; profile_ROM.v            ;
; Altera ; ROM: 1-PORT  ; 19.1    ; N/A          ; N/A          ; |Orion|profile:profile_sidetone|profile_ROM:profile_ROM_inst                ; profile_ROM.v            ;
; Altera ; RAM: 2-PORT  ; 19.1    ; N/A          ; N/A          ; |Orion|receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|firram48:rama        ; Polyphase_FIR/firram48.v ;
; Altera ; ROM: 1-PORT  ; 19.1    ; N/A          ; N/A          ; |Orion|receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|firromHa:roma        ; Polyphase_FIR/firromHa.v ;
; Altera ; RAM: 2-PORT  ; 19.1    ; N/A          ; N/A          ; |Orion|receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|firram48:ramb        ; Polyphase_FIR/firram48.v ;
; Altera ; ROM: 1-PORT  ; 19.1    ; N/A          ; N/A          ; |Orion|receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|firromHb:romb        ; Polyphase_FIR/firromHb.v ;
; Altera ; RAM: 2-PORT  ; 19.1    ; N/A          ; N/A          ; |Orion|receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|firram48:ramc        ; Polyphase_FIR/firram48.v ;
; Altera ; ROM: 1-PORT  ; 19.1    ; N/A          ; N/A          ; |Orion|receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|firromHc:romc        ; Polyphase_FIR/firromHc.v ;
; Altera ; RAM: 2-PORT  ; 19.1    ; N/A          ; N/A          ; |Orion|receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|firram48:ramd        ; Polyphase_FIR/firram48.v ;
; Altera ; ROM: 1-PORT  ; 19.1    ; N/A          ; N/A          ; |Orion|receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|firromHd:romd        ; Polyphase_FIR/firromHd.v ;
; Altera ; RAM: 2-PORT  ; 19.1    ; N/A          ; N/A          ; |Orion|receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|firram48:rama        ; Polyphase_FIR/firram48.v ;
; Altera ; ROM: 1-PORT  ; 19.1    ; N/A          ; N/A          ; |Orion|receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|firromHa:roma        ; Polyphase_FIR/firromHa.v ;
; Altera ; RAM: 2-PORT  ; 19.1    ; N/A          ; N/A          ; |Orion|receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|firram48:ramb        ; Polyphase_FIR/firram48.v ;
; Altera ; ROM: 1-PORT  ; 19.1    ; N/A          ; N/A          ; |Orion|receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|firromHb:romb        ; Polyphase_FIR/firromHb.v ;
; Altera ; RAM: 2-PORT  ; 19.1    ; N/A          ; N/A          ; |Orion|receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|firram48:ramc        ; Polyphase_FIR/firram48.v ;
; Altera ; ROM: 1-PORT  ; 19.1    ; N/A          ; N/A          ; |Orion|receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|firromHc:romc        ; Polyphase_FIR/firromHc.v ;
; Altera ; RAM: 2-PORT  ; 19.1    ; N/A          ; N/A          ; |Orion|receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|firram48:ramd        ; Polyphase_FIR/firram48.v ;
; Altera ; ROM: 1-PORT  ; 19.1    ; N/A          ; N/A          ; |Orion|receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|firromHd:romd        ; Polyphase_FIR/firromHd.v ;
; Altera ; LPM_MULT     ; 19.1    ; N/A          ; N/A          ; |Orion|sidetone:sidetone_inst|Multiply2:Multiply16x8                        ; Multiply2.v              ;
; Altera ; LPM_MULT     ; 19.1    ; N/A          ; N/A          ; |Orion|sidetone:sidetone_inst|Multiply2:Multiply16x16                       ; Multiply2.v              ;
; Altera ; ROM: 1-PORT  ; 19.1    ; N/A          ; N/A          ; |Orion|sidetone:sidetone_inst|sine_table_256:sine_table_inst                ; sine_table_256.v         ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------------+--------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Orion|SPI:Alex_SPI_Tx|spi_state                                                                              ;
+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+
; Name          ; spi_state.110 ; spi_state.101 ; spi_state.100 ; spi_state.011 ; spi_state.010 ; spi_state.001 ; spi_state.000 ;
+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+
; spi_state.000 ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ;
; spi_state.001 ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ; 1             ;
; spi_state.010 ; 0             ; 0             ; 0             ; 0             ; 1             ; 0             ; 1             ;
; spi_state.011 ; 0             ; 0             ; 0             ; 1             ; 0             ; 0             ; 1             ;
; spi_state.100 ; 0             ; 0             ; 1             ; 0             ; 0             ; 0             ; 1             ;
; spi_state.101 ; 0             ; 1             ; 0             ; 0             ; 0             ; 0             ; 1             ;
; spi_state.110 ; 1             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ;
+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+


Encoding Type:  One-Hot
+---------------------------------------------------------+
; State Machine - |Orion|CC_encoder:CC_encoder_inst|state ;
+-----------+---------------------------------------------+
; Name      ; state.001                                   ;
+-----------+---------------------------------------------+
; state.000 ; 0                                           ;
; state.001 ; 1                                           ;
+-----------+---------------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------+
; State Machine - |Orion|General_CC:General_CC_inst|state ;
+---------------+------------+-----------+----------------+
; Name          ; state.IDLE ; state.END ; state.PROCESS  ;
+---------------+------------+-----------+----------------+
; state.IDLE    ; 0          ; 0         ; 0              ;
; state.PROCESS ; 1          ; 0         ; 1              ;
; state.END     ; 1          ; 1         ; 0              ;
+---------------+------------+-----------+----------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------+
; State Machine - |Orion|Orion_ADC:ADC_SPI|ADC_state                                            ;
+---------------+---------------+---------------+---------------+---------------+---------------+
; Name          ; ADC_state.011 ; ADC_state.010 ; ADC_state.001 ; ADC_state.000 ; ADC_state.100 ;
+---------------+---------------+---------------+---------------+---------------+---------------+
; ADC_state.000 ; 0             ; 0             ; 0             ; 0             ; 0             ;
; ADC_state.001 ; 0             ; 0             ; 1             ; 1             ; 0             ;
; ADC_state.010 ; 0             ; 1             ; 0             ; 1             ; 0             ;
; ADC_state.011 ; 1             ; 0             ; 0             ; 1             ; 0             ;
; ADC_state.100 ; 0             ; 0             ; 0             ; 1             ; 1             ;
+---------------+---------------+---------------+---------------+---------------+---------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------+
; State Machine - |Orion|profile:profile_CW|prof_state                                                      ;
+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+
; Name            ; prof_state.0011 ; prof_state.0010 ; prof_state.0001 ; prof_state.0000 ; prof_state.0100 ;
+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+
; prof_state.0000 ; 0               ; 0               ; 0               ; 0               ; 0               ;
; prof_state.0001 ; 0               ; 0               ; 1               ; 1               ; 0               ;
; prof_state.0010 ; 0               ; 1               ; 0               ; 1               ; 0               ;
; prof_state.0011 ; 1               ; 0               ; 0               ; 1               ; 0               ;
; prof_state.0100 ; 0               ; 0               ; 0               ; 1               ; 1               ;
+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------+
; State Machine - |Orion|profile:profile_sidetone|prof_state                                                ;
+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+
; Name            ; prof_state.0011 ; prof_state.0010 ; prof_state.0001 ; prof_state.0000 ; prof_state.0100 ;
+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+
; prof_state.0000 ; 0               ; 0               ; 0               ; 0               ; 0               ;
; prof_state.0001 ; 0               ; 0               ; 1               ; 1               ; 0               ;
; prof_state.0010 ; 0               ; 1               ; 0               ; 1               ; 0               ;
; prof_state.0011 ; 1               ; 0               ; 0               ; 1               ; 0               ;
; prof_state.0100 ; 0               ; 0               ; 0               ; 1               ; 1               ;
+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Orion|iambic:iambic_inst|key_state                                                                                                                                                                                 ;
+-----------------------+-----------------------+--------------------+-------------------+---------------------+--------------------+--------------------+-------------------+-------------------+------------------+-----------------+
; Name                  ; key_state.LETTERSPACE ; key_state.DASHHELD ; key_state.DOTHELD ; key_state.DASHDELAY ; key_state.DOTDELAY ; key_state.SENDDASH ; key_state.SENDDOT ; key_state.PREDASH ; key_state.PREDOT ; key_state.00000 ;
+-----------------------+-----------------------+--------------------+-------------------+---------------------+--------------------+--------------------+-------------------+-------------------+------------------+-----------------+
; key_state.00000       ; 0                     ; 0                  ; 0                 ; 0                   ; 0                  ; 0                  ; 0                 ; 0                 ; 0                ; 0               ;
; key_state.PREDOT      ; 0                     ; 0                  ; 0                 ; 0                   ; 0                  ; 0                  ; 0                 ; 0                 ; 1                ; 1               ;
; key_state.PREDASH     ; 0                     ; 0                  ; 0                 ; 0                   ; 0                  ; 0                  ; 0                 ; 1                 ; 0                ; 1               ;
; key_state.SENDDOT     ; 0                     ; 0                  ; 0                 ; 0                   ; 0                  ; 0                  ; 1                 ; 0                 ; 0                ; 1               ;
; key_state.SENDDASH    ; 0                     ; 0                  ; 0                 ; 0                   ; 0                  ; 1                  ; 0                 ; 0                 ; 0                ; 1               ;
; key_state.DOTDELAY    ; 0                     ; 0                  ; 0                 ; 0                   ; 1                  ; 0                  ; 0                 ; 0                 ; 0                ; 1               ;
; key_state.DASHDELAY   ; 0                     ; 0                  ; 0                 ; 1                   ; 0                  ; 0                  ; 0                 ; 0                 ; 0                ; 1               ;
; key_state.DOTHELD     ; 0                     ; 0                  ; 1                 ; 0                   ; 0                  ; 0                  ; 0                 ; 0                 ; 0                ; 1               ;
; key_state.DASHHELD    ; 0                     ; 1                  ; 0                 ; 0                   ; 0                  ; 0                  ; 0                 ; 0                 ; 0                ; 1               ;
; key_state.LETTERSPACE ; 1                     ; 0                  ; 0                 ; 0                   ; 0                  ; 0                  ; 0                 ; 0                 ; 0                ; 1               ;
+-----------------------+-----------------------+--------------------+-------------------+---------------------+--------------------+--------------------+-------------------+-------------------+------------------+-----------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Orion|byte_to_48bits:IQ_byte_to_48bits_inst|byte_number                                                                                                                                                                                          ;
+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+
; Name                    ; byte_number.00000000111 ; byte_number.00000000110 ; byte_number.00000000101 ; byte_number.00000000100 ; byte_number.00000000011 ; byte_number.00000000010 ; byte_number.00000000001 ; byte_number.00000000000 ; byte_number.00000001000 ;
+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+
; byte_number.00000000000 ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ;
; byte_number.00000000001 ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 1                       ; 1                       ; 0                       ;
; byte_number.00000000010 ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 1                       ; 0                       ; 1                       ; 0                       ;
; byte_number.00000000011 ; 0                       ; 0                       ; 0                       ; 0                       ; 1                       ; 0                       ; 0                       ; 1                       ; 0                       ;
; byte_number.00000000100 ; 0                       ; 0                       ; 0                       ; 1                       ; 0                       ; 0                       ; 0                       ; 1                       ; 0                       ;
; byte_number.00000000101 ; 0                       ; 0                       ; 1                       ; 0                       ; 0                       ; 0                       ; 0                       ; 1                       ; 0                       ;
; byte_number.00000000110 ; 0                       ; 1                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 1                       ; 0                       ;
; byte_number.00000000111 ; 1                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 1                       ; 0                       ;
; byte_number.00000001000 ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 1                       ; 1                       ;
+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------+
; State Machine - |Orion|audio_I2S:audio_I2S_inst|state               ;
+-------------+-------------+-------------+-------------+-------------+
; Name        ; state.00011 ; state.00010 ; state.00001 ; state.00000 ;
+-------------+-------------+-------------+-------------+-------------+
; state.00000 ; 0           ; 0           ; 0           ; 0           ;
; state.00001 ; 0           ; 0           ; 1           ; 1           ;
; state.00010 ; 0           ; 1           ; 0           ; 1           ;
; state.00011 ; 1           ; 0           ; 0           ; 1           ;
+-------------+-------------+-------------+-------------+-------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------+
; State Machine - |Orion|audio_I2S:audio_I2S_inst|ramp_dir            ;
+-------------+-------------+-------------+-------------+-------------+
; Name        ; ramp_dir.11 ; ramp_dir.10 ; ramp_dir.01 ; ramp_dir.00 ;
+-------------+-------------+-------------+-------------+-------------+
; ramp_dir.00 ; 0           ; 0           ; 0           ; 0           ;
; ramp_dir.01 ; 0           ; 0           ; 1           ; 1           ;
; ramp_dir.10 ; 0           ; 1           ; 0           ; 1           ;
; ramp_dir.11 ; 1           ; 0           ; 0           ; 1           ;
+-------------+-------------+-------------+-------------+-------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Orion|byte_to_32bits:Audio_byte_to_32bits_inst|byte_number                                                                                                                                   ;
+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+
; Name                    ; byte_number.00000000110 ; byte_number.00000000101 ; byte_number.00000000100 ; byte_number.00000000011 ; byte_number.00000000010 ; byte_number.00000000001 ; byte_number.00000000000 ;
+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+
; byte_number.00000000000 ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ;
; byte_number.00000000001 ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 1                       ; 1                       ;
; byte_number.00000000010 ; 0                       ; 0                       ; 0                       ; 0                       ; 1                       ; 0                       ; 1                       ;
; byte_number.00000000011 ; 0                       ; 0                       ; 0                       ; 1                       ; 0                       ; 0                       ; 1                       ;
; byte_number.00000000100 ; 0                       ; 0                       ; 1                       ; 0                       ; 0                       ; 0                       ; 1                       ;
; byte_number.00000000101 ; 0                       ; 1                       ; 0                       ; 0                       ; 0                       ; 0                       ; 1                       ;
; byte_number.00000000110 ; 1                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 1                       ;
+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Orion|Rx_fifo_ctrl:p[7].Rx0_fifo_ctrl_inst|state                                                                            ;
+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; Name       ; state.0000 ; state.1001 ; state.0111 ; state.0110 ; state.0101 ; state.0100 ; state.0011 ; state.0010 ; state.0001 ; state.1010 ;
+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; state.1010 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ;
; state.0001 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 1          ;
; state.0010 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 1          ;
; state.0011 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 1          ;
; state.0100 ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 1          ;
; state.0101 ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; state.0110 ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; state.0111 ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; state.1001 ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; state.0000 ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Orion|Rx_fifo_ctrl:p[6].Rx0_fifo_ctrl_inst|state                                                                            ;
+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; Name       ; state.0000 ; state.1001 ; state.0111 ; state.0110 ; state.0101 ; state.0100 ; state.0011 ; state.0010 ; state.0001 ; state.1010 ;
+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; state.1010 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ;
; state.0001 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 1          ;
; state.0010 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 1          ;
; state.0011 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 1          ;
; state.0100 ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 1          ;
; state.0101 ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; state.0110 ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; state.0111 ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; state.1001 ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; state.0000 ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Orion|Rx_fifo_ctrl:p[5].Rx0_fifo_ctrl_inst|state                                                                            ;
+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; Name       ; state.0000 ; state.1001 ; state.0111 ; state.0110 ; state.0101 ; state.0100 ; state.0011 ; state.0010 ; state.0001 ; state.1010 ;
+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; state.1010 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ;
; state.0001 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 1          ;
; state.0010 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 1          ;
; state.0011 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 1          ;
; state.0100 ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 1          ;
; state.0101 ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; state.0110 ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; state.0111 ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; state.1001 ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; state.0000 ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Orion|Rx_fifo_ctrl:p[4].Rx0_fifo_ctrl_inst|state                                                                            ;
+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; Name       ; state.0000 ; state.1001 ; state.0111 ; state.0110 ; state.0101 ; state.0100 ; state.0011 ; state.0010 ; state.0001 ; state.1010 ;
+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; state.1010 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ;
; state.0001 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 1          ;
; state.0010 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 1          ;
; state.0011 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 1          ;
; state.0100 ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 1          ;
; state.0101 ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; state.0110 ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; state.0111 ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; state.1001 ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; state.0000 ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Orion|Rx_fifo_ctrl:p[3].Rx0_fifo_ctrl_inst|state                                                                            ;
+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; Name       ; state.0000 ; state.1001 ; state.0111 ; state.0110 ; state.0101 ; state.0100 ; state.0011 ; state.0010 ; state.0001 ; state.1010 ;
+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; state.1010 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ;
; state.0001 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 1          ;
; state.0010 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 1          ;
; state.0011 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 1          ;
; state.0100 ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 1          ;
; state.0101 ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; state.0110 ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; state.0111 ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; state.1001 ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; state.0000 ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Orion|Rx_fifo_ctrl:p[2].Rx0_fifo_ctrl_inst|state                                                                            ;
+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; Name       ; state.0000 ; state.1001 ; state.0111 ; state.0110 ; state.0101 ; state.0100 ; state.0011 ; state.0010 ; state.0001 ; state.1010 ;
+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; state.1010 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ;
; state.0001 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 1          ;
; state.0010 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 1          ;
; state.0011 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 1          ;
; state.0100 ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 1          ;
; state.0101 ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; state.0110 ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; state.0111 ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; state.1001 ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; state.0000 ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Orion|Rx_fifo_ctrl:Rx1_fifo_ctrl_inst|state                                                                                 ;
+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; Name       ; state.0000 ; state.1001 ; state.0111 ; state.0110 ; state.0101 ; state.0100 ; state.0011 ; state.0010 ; state.0001 ; state.1010 ;
+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; state.1010 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ;
; state.0001 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 1          ;
; state.0010 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 1          ;
; state.0011 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 1          ;
; state.0100 ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 1          ;
; state.0101 ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; state.0110 ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; state.0111 ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; state.1001 ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; state.0000 ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+


Encoding Type:  One-Hot
+-------------------------------------------------------+
; State Machine - |Orion|Mux_clear:Mux_clear_inst|state ;
+----------+----------+----------+----------------------+
; Name     ; state.00 ; state.10 ; state.01             ;
+----------+----------+----------+----------------------+
; state.00 ; 0        ; 0        ; 0                    ;
; state.01 ; 1        ; 0        ; 1                    ;
; state.10 ; 1        ; 1        ; 0                    ;
+----------+----------+----------+----------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Orion|Rx_fifo_ctrl0:Rx0_fifo_ctrl_inst|state                                                                                                                                                                 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; Name        ; state.01110 ; state.01101 ; state.01100 ; state.01011 ; state.01010 ; state.01001 ; state.01000 ; state.00111 ; state.00110 ; state.00101 ; state.00100 ; state.00011 ; state.00010 ; state.00001 ; state.00000 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; state.00000 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ;
; state.00001 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 1           ;
; state.00010 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 1           ;
; state.00011 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 1           ;
; state.00100 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 1           ;
; state.00101 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; state.00110 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; state.00111 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; state.01000 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; state.01001 ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; state.01010 ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; state.01011 ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; state.01100 ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; state.01101 ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; state.01110 ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------+
; State Machine - |Orion|TLV320_SPI:TLV|TLV                                  ;
+----------+----------+----------+----------+----------+----------+----------+
; Name     ; TLV.0101 ; TLV.0100 ; TLV.0011 ; TLV.0010 ; TLV.0001 ; TLV.0000 ;
+----------+----------+----------+----------+----------+----------+----------+
; TLV.0000 ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ;
; TLV.0001 ; 0        ; 0        ; 0        ; 0        ; 1        ; 1        ;
; TLV.0010 ; 0        ; 0        ; 0        ; 1        ; 0        ; 1        ;
; TLV.0011 ; 0        ; 0        ; 1        ; 0        ; 0        ; 1        ;
; TLV.0100 ; 0        ; 1        ; 0        ; 0        ; 0        ; 1        ;
; TLV.0101 ; 1        ; 0        ; 0        ; 0        ; 0        ; 1        ;
+----------+----------+----------+----------+----------+----------+----------+


Encoding Type:  One-Hot
+----------------------------------------------------------------+
; State Machine - |Orion|sdr_receive:sdr_receive_inst|DISC_state ;
+----------------+-----------------------------------------------+
; Name           ; DISC_state.001                                ;
+----------------+-----------------------------------------------+
; DISC_state.000 ; 0                                             ;
; DISC_state.001 ; 1                                             ;
+----------------+-----------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------+
; State Machine - |Orion|sdr_receive:sdr_receive_inst|EPCS_state ;
+----------------+-----------------------------------------------+
; Name           ; EPCS_state.001                                ;
+----------------+-----------------------------------------------+
; EPCS_state.000 ; 0                                             ;
; EPCS_state.001 ; 1                                             ;
+----------------+-----------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Orion|sdr_receive:sdr_receive_inst|state                                                                                                                                                  ;
+-----------------------+---------------+---------------+--------------------+---------------+-----------------------+----------------+-------------+----------------+--------------------+------------------+
; Name                  ; state.ST_IDLE ; state.ST_SKEW ; state.ST_PLL_PHASE ; state.ST_WAIT ; state.ST_PROGRAM_FIFO ; state.ST_ERASE ; state.ST_TX ; state.ST_SETIP ; state.ST_DISCOVERY ; state.ST_COMMAND ;
+-----------------------+---------------+---------------+--------------------+---------------+-----------------------+----------------+-------------+----------------+--------------------+------------------+
; state.ST_IDLE         ; 0             ; 0             ; 0                  ; 0             ; 0                     ; 0              ; 0           ; 0              ; 0                  ; 0                ;
; state.ST_COMMAND      ; 1             ; 0             ; 0                  ; 0             ; 0                     ; 0              ; 0           ; 0              ; 0                  ; 1                ;
; state.ST_DISCOVERY    ; 1             ; 0             ; 0                  ; 0             ; 0                     ; 0              ; 0           ; 0              ; 1                  ; 0                ;
; state.ST_SETIP        ; 1             ; 0             ; 0                  ; 0             ; 0                     ; 0              ; 0           ; 1              ; 0                  ; 0                ;
; state.ST_TX           ; 1             ; 0             ; 0                  ; 0             ; 0                     ; 0              ; 1           ; 0              ; 0                  ; 0                ;
; state.ST_ERASE        ; 1             ; 0             ; 0                  ; 0             ; 0                     ; 1              ; 0           ; 0              ; 0                  ; 0                ;
; state.ST_PROGRAM_FIFO ; 1             ; 0             ; 0                  ; 0             ; 1                     ; 0              ; 0           ; 0              ; 0                  ; 0                ;
; state.ST_WAIT         ; 1             ; 0             ; 0                  ; 1             ; 0                     ; 0              ; 0           ; 0              ; 0                  ; 0                ;
; state.ST_PLL_PHASE    ; 1             ; 0             ; 1                  ; 0             ; 0                     ; 0              ; 0           ; 0              ; 0                  ; 0                ;
; state.ST_SKEW         ; 1             ; 1             ; 0                  ; 0             ; 0                     ; 0              ; 0           ; 0              ; 0                  ; 0                ;
+-----------------------+---------------+---------------+--------------------+---------------+-----------------------+----------------+-------------+----------------+--------------------+------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------+
; State Machine - |Orion|network:network_inst|tx_protocol                                                   ;
+---------------------+--------------------+---------------------+---------------------+--------------------+
; Name                ; tx_protocol.PT_UDP ; tx_protocol.PT_DHCP ; tx_protocol.PT_ICMP ; tx_protocol.PT_ARP ;
+---------------------+--------------------+---------------------+---------------------+--------------------+
; tx_protocol.PT_ARP  ; 0                  ; 0                   ; 0                   ; 0                  ;
; tx_protocol.PT_ICMP ; 0                  ; 0                   ; 1                   ; 1                  ;
; tx_protocol.PT_DHCP ; 0                  ; 1                   ; 0                   ; 1                  ;
; tx_protocol.PT_UDP  ; 1                  ; 0                   ; 0                   ; 1                  ;
+---------------------+--------------------+---------------------+---------------------+--------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------+
; State Machine - |Orion|network:network_inst|rgmii_send:rgmii_send_inst|state ;
+---------------+--------------+---------------+-------------------------------+
; Name          ; state.ST_GAP ; state.ST_SEND ; state.ST_IDLE                 ;
+---------------+--------------+---------------+-------------------------------+
; state.ST_IDLE ; 0            ; 0             ; 0                             ;
; state.ST_SEND ; 0            ; 1             ; 1                             ;
; state.ST_GAP  ; 1            ; 0             ; 1                             ;
+---------------+--------------+---------------+-------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------+
; State Machine - |Orion|network:network_inst|mac_send:mac_send_inst|state                             ;
+------------------+--------------+---------------+------------------+-----------------+---------------+
; Name             ; state.ST_CRC ; state.ST_TAIL ; state.ST_PAYLOAD ; state.ST_HEADER ; state.ST_IDLE ;
+------------------+--------------+---------------+------------------+-----------------+---------------+
; state.ST_IDLE    ; 0            ; 0             ; 0                ; 0               ; 0             ;
; state.ST_HEADER  ; 0            ; 0             ; 0                ; 1               ; 1             ;
; state.ST_PAYLOAD ; 0            ; 0             ; 1                ; 0               ; 1             ;
; state.ST_TAIL    ; 0            ; 1             ; 0                ; 0               ; 1             ;
; state.ST_CRC     ; 1            ; 0             ; 0                ; 0               ; 1             ;
+------------------+--------------+---------------+------------------+-----------------+---------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------+
; State Machine - |Orion|network:network_inst|dhcp:dhcp_inst|rx_state                 ;
+-----------------------+------------------+------------------+-----------------------+
; Name                  ; rx_state.RX_IDLE ; rx_state.RX_DONE ; rx_state.RX_OFFER_ACK ;
+-----------------------+------------------+------------------+-----------------------+
; rx_state.RX_IDLE      ; 0                ; 0                ; 0                     ;
; rx_state.RX_OFFER_ACK ; 1                ; 0                ; 1                     ;
; rx_state.RX_DONE      ; 1                ; 1                ; 0                     ;
+-----------------------+------------------+------------------+-----------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------+
; State Machine - |Orion|network:network_inst|dhcp:dhcp_inst|state                                               ;
+--------------------+-----------------+-------------------+--------------------+---------------+----------------+
; Name               ; state.DHCPRENEW ; state.DHCPREQUEST ; state.DHCPDISCOVER ; state.TX_IDLE ; state.DHCPSEND ;
+--------------------+-----------------+-------------------+--------------------+---------------+----------------+
; state.TX_IDLE      ; 0               ; 0                 ; 0                  ; 0             ; 0              ;
; state.DHCPDISCOVER ; 0               ; 0                 ; 1                  ; 1             ; 0              ;
; state.DHCPSEND     ; 0               ; 0                 ; 0                  ; 1             ; 1              ;
; state.DHCPREQUEST  ; 0               ; 1                 ; 0                  ; 1             ; 0              ;
; state.DHCPRENEW    ; 1               ; 0                 ; 0                  ; 1             ; 0              ;
+--------------------+-----------------+-------------------+--------------------+---------------+----------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Orion|network:network_inst|icmp:icmp_inst|state                                                                                ;
+----------------------+----------------------+---------------+-------------+----------------+------------------+-----------------+---------------+
; Name                 ; state.ST_UNREACHABLE ; state.ST_DONE ; state.ST_TX ; state.ST_TXREQ ; state.ST_PAYLOAD ; state.ST_HEADER ; state.ST_IDLE ;
+----------------------+----------------------+---------------+-------------+----------------+------------------+-----------------+---------------+
; state.ST_IDLE        ; 0                    ; 0             ; 0           ; 0              ; 0                ; 0               ; 0             ;
; state.ST_HEADER      ; 0                    ; 0             ; 0           ; 0              ; 0                ; 1               ; 1             ;
; state.ST_PAYLOAD     ; 0                    ; 0             ; 0           ; 0              ; 1                ; 0               ; 1             ;
; state.ST_TXREQ       ; 0                    ; 0             ; 0           ; 1              ; 0                ; 0               ; 1             ;
; state.ST_TX          ; 0                    ; 0             ; 1           ; 0              ; 0                ; 0               ; 1             ;
; state.ST_DONE        ; 0                    ; 1             ; 0           ; 0              ; 0                ; 0               ; 1             ;
; state.ST_UNREACHABLE ; 1                    ; 0             ; 0           ; 0              ; 0                ; 0               ; 1             ;
+----------------------+----------------------+---------------+-------------+----------------+------------------+-----------------+---------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------+
; State Machine - |Orion|network:network_inst|arp:arp_inst|state                             ;
+----------------+--------------+-------------+----------------+-------------+---------------+
; Name           ; state.ST_ERR ; state.ST_TX ; state.ST_TXREQ ; state.ST_RX ; state.ST_IDLE ;
+----------------+--------------+-------------+----------------+-------------+---------------+
; state.ST_IDLE  ; 0            ; 0           ; 0              ; 0           ; 0             ;
; state.ST_RX    ; 0            ; 0           ; 0              ; 1           ; 1             ;
; state.ST_TXREQ ; 0            ; 0           ; 1              ; 0           ; 1             ;
; state.ST_TX    ; 0            ; 1           ; 0              ; 0           ; 1             ;
; state.ST_ERR   ; 1            ; 0           ; 0              ; 0           ; 1             ;
+----------------+--------------+-------------+----------------+-------------+---------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------+
; State Machine - |Orion|network:network_inst|udp_recv:udp_recv_inst|state                     ;
+------------------+---------------+------------------+--------------+------------+------------+
; Name             ; state.ST_DONE ; state.ST_PAYLOAD ; state.VERIFY ; state.PORT ; state.IDLE ;
+------------------+---------------+------------------+--------------+------------+------------+
; state.IDLE       ; 0             ; 0                ; 0            ; 0          ; 0          ;
; state.PORT       ; 0             ; 0                ; 0            ; 1          ; 1          ;
; state.VERIFY     ; 0             ; 0                ; 1            ; 0          ; 1          ;
; state.ST_PAYLOAD ; 0             ; 1                ; 0            ; 0          ; 1          ;
; state.ST_DONE    ; 1             ; 0                ; 0            ; 0          ; 1          ;
+------------------+---------------+------------------+--------------+------------+------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------+
; State Machine - |Orion|network:network_inst|ip_recv:ip_recv_inst|state                ;
+------------------+---------------+------------------+-----------------+---------------+
; Name             ; state.ST_DONE ; state.ST_PAYLOAD ; state.ST_HEADER ; state.ST_IDLE ;
+------------------+---------------+------------------+-----------------+---------------+
; state.ST_IDLE    ; 0             ; 0                ; 0               ; 0             ;
; state.ST_HEADER  ; 0             ; 0                ; 1               ; 1             ;
; state.ST_PAYLOAD ; 0             ; 1                ; 0               ; 1             ;
; state.ST_DONE    ; 1             ; 0                ; 0               ; 1             ;
+------------------+---------------+------------------+-----------------+---------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------+
; State Machine - |Orion|network:network_inst|mac_recv:mac_recv_inst|state                                       ;
+-------------------+----------------+------------------+----------------+-------------------+-------------------+
; Name              ; state.ST_ERROR ; state.ST_PAYLOAD ; state.ST_PROTO ; state.ST_SRC_ADDR ; state.ST_DST_ADDR ;
+-------------------+----------------+------------------+----------------+-------------------+-------------------+
; state.ST_DST_ADDR ; 0              ; 0                ; 0              ; 0                 ; 0                 ;
; state.ST_SRC_ADDR ; 0              ; 0                ; 0              ; 1                 ; 1                 ;
; state.ST_PROTO    ; 0              ; 0                ; 1              ; 0                 ; 1                 ;
; state.ST_PAYLOAD  ; 0              ; 1                ; 0              ; 0                 ; 1                 ;
; state.ST_ERROR    ; 1              ; 0                ; 0              ; 0                 ; 1                 ;
+-------------------+----------------+------------------+----------------+-------------------+-------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------+
; State Machine - |Orion|network:network_inst|phy_cfg:phy_cfg_inst|mdio:mdio_inst|state ;
+------------------+------------------+------------------+------------------------------+
; Name             ; state.ST_WRITING ; state.ST_READING ; state.ST_IDLE                ;
+------------------+------------------+------------------+------------------------------+
; state.ST_IDLE    ; 0                ; 0                ; 0                            ;
; state.ST_READING ; 0                ; 1                ; 1                            ;
; state.ST_WRITING ; 1                ; 0                ; 1                            ;
+------------------+------------------+------------------+------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------+
; State Machine - |Orion|network:network_inst|eeprom:eeprom_inst|state   ;
+------------------+---------------+------------------+------------------+
; Name             ; state.ST_IDLE ; state.ST_WRITING ; state.ST_READING ;
+------------------+---------------+------------------+------------------+
; state.ST_IDLE    ; 0             ; 0                ; 0                ;
; state.ST_READING ; 1             ; 0                ; 1                ;
; state.ST_WRITING ; 1             ; 1                ; 0                ;
+------------------+---------------+------------------+------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                               ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; network:network_inst|sync:sync_inst2|sync_chain[0]                                                                                                                          ; yes                                                              ; yes                                        ;
; network:network_inst|icmp:icmp_inst|icmp_fifo:icmp_fifo_inst|dcfifo:dcfifo_component|dcfifo_eqo1:auto_generated|alt_synch_pipe_7ql:rs_dgwp|dffpipe_rf9:dffpipe5|dffe7a[10]  ; yes                                                              ; yes                                        ;
; network:network_inst|icmp:icmp_inst|icmp_fifo:icmp_fifo_inst|dcfifo:dcfifo_component|dcfifo_eqo1:auto_generated|alt_synch_pipe_7ql:rs_dgwp|dffpipe_rf9:dffpipe5|dffe7a[8]   ; yes                                                              ; yes                                        ;
; network:network_inst|icmp:icmp_inst|icmp_fifo:icmp_fifo_inst|dcfifo:dcfifo_component|dcfifo_eqo1:auto_generated|alt_synch_pipe_7ql:rs_dgwp|dffpipe_rf9:dffpipe5|dffe7a[9]   ; yes                                                              ; yes                                        ;
; network:network_inst|icmp:icmp_inst|icmp_fifo:icmp_fifo_inst|dcfifo:dcfifo_component|dcfifo_eqo1:auto_generated|alt_synch_pipe_7ql:rs_dgwp|dffpipe_rf9:dffpipe5|dffe7a[6]   ; yes                                                              ; yes                                        ;
; network:network_inst|icmp:icmp_inst|icmp_fifo:icmp_fifo_inst|dcfifo:dcfifo_component|dcfifo_eqo1:auto_generated|alt_synch_pipe_7ql:rs_dgwp|dffpipe_rf9:dffpipe5|dffe7a[7]   ; yes                                                              ; yes                                        ;
; network:network_inst|icmp:icmp_inst|icmp_fifo:icmp_fifo_inst|dcfifo:dcfifo_component|dcfifo_eqo1:auto_generated|alt_synch_pipe_7ql:rs_dgwp|dffpipe_rf9:dffpipe5|dffe7a[4]   ; yes                                                              ; yes                                        ;
; network:network_inst|icmp:icmp_inst|icmp_fifo:icmp_fifo_inst|dcfifo:dcfifo_component|dcfifo_eqo1:auto_generated|alt_synch_pipe_7ql:rs_dgwp|dffpipe_rf9:dffpipe5|dffe7a[5]   ; yes                                                              ; yes                                        ;
; network:network_inst|icmp:icmp_inst|icmp_fifo:icmp_fifo_inst|dcfifo:dcfifo_component|dcfifo_eqo1:auto_generated|alt_synch_pipe_7ql:rs_dgwp|dffpipe_rf9:dffpipe5|dffe7a[2]   ; yes                                                              ; yes                                        ;
; network:network_inst|icmp:icmp_inst|icmp_fifo:icmp_fifo_inst|dcfifo:dcfifo_component|dcfifo_eqo1:auto_generated|alt_synch_pipe_7ql:rs_dgwp|dffpipe_rf9:dffpipe5|dffe7a[3]   ; yes                                                              ; yes                                        ;
; network:network_inst|icmp:icmp_inst|icmp_fifo:icmp_fifo_inst|dcfifo:dcfifo_component|dcfifo_eqo1:auto_generated|alt_synch_pipe_7ql:rs_dgwp|dffpipe_rf9:dffpipe5|dffe7a[0]   ; yes                                                              ; yes                                        ;
; network:network_inst|icmp:icmp_inst|icmp_fifo:icmp_fifo_inst|dcfifo:dcfifo_component|dcfifo_eqo1:auto_generated|alt_synch_pipe_7ql:rs_dgwp|dffpipe_rf9:dffpipe5|dffe7a[1]   ; yes                                                              ; yes                                        ;
; network:network_inst|rgmii_recv:rgmii_recv_inst|ddio_in:ddio_in_inst|altddio_in:ALTDDIO_IN_component|ddio_in_eef:auto_generated|input_latch_l[0]                            ; no                                                               ; yes                                        ;
; network:network_inst|sync:sync_inst1|sync_chain[0]                                                                                                                          ; yes                                                              ; yes                                        ;
; network:network_inst|rgmii_recv:rgmii_recv_inst|ddio_in:ddio_in_inst|altddio_in:ALTDDIO_IN_component|ddio_in_eef:auto_generated|input_latch_l[4]                            ; no                                                               ; yes                                        ;
; network:network_inst|rgmii_recv:rgmii_recv_inst|ddio_in:ddio_in_inst|altddio_in:ALTDDIO_IN_component|ddio_in_eef:auto_generated|input_latch_l[1]                            ; no                                                               ; yes                                        ;
; Rx_Audio_fifo:Rx_Audio_fifo_inst|dcfifo:dcfifo_component|dcfifo_ptn1:auto_generated|alt_synch_pipe_5ql:rs_dgwp|dffpipe_pf9:dffpipe5|dffe7a[12]                              ; yes                                                              ; yes                                        ;
; Rx_Audio_fifo:Rx_Audio_fifo_inst|dcfifo:dcfifo_component|dcfifo_ptn1:auto_generated|alt_synch_pipe_5ql:rs_dgwp|dffpipe_pf9:dffpipe5|dffe7a[10]                              ; yes                                                              ; yes                                        ;
; Rx_Audio_fifo:Rx_Audio_fifo_inst|dcfifo:dcfifo_component|dcfifo_ptn1:auto_generated|alt_synch_pipe_5ql:rs_dgwp|dffpipe_pf9:dffpipe5|dffe7a[11]                              ; yes                                                              ; yes                                        ;
; Rx_Audio_fifo:Rx_Audio_fifo_inst|dcfifo:dcfifo_component|dcfifo_ptn1:auto_generated|alt_synch_pipe_5ql:rs_dgwp|dffpipe_pf9:dffpipe5|dffe7a[8]                               ; yes                                                              ; yes                                        ;
; Rx_Audio_fifo:Rx_Audio_fifo_inst|dcfifo:dcfifo_component|dcfifo_ptn1:auto_generated|alt_synch_pipe_5ql:rs_dgwp|dffpipe_pf9:dffpipe5|dffe7a[9]                               ; yes                                                              ; yes                                        ;
; Rx_Audio_fifo:Rx_Audio_fifo_inst|dcfifo:dcfifo_component|dcfifo_ptn1:auto_generated|alt_synch_pipe_5ql:rs_dgwp|dffpipe_pf9:dffpipe5|dffe7a[6]                               ; yes                                                              ; yes                                        ;
; Rx_Audio_fifo:Rx_Audio_fifo_inst|dcfifo:dcfifo_component|dcfifo_ptn1:auto_generated|alt_synch_pipe_5ql:rs_dgwp|dffpipe_pf9:dffpipe5|dffe7a[7]                               ; yes                                                              ; yes                                        ;
; Rx_Audio_fifo:Rx_Audio_fifo_inst|dcfifo:dcfifo_component|dcfifo_ptn1:auto_generated|alt_synch_pipe_5ql:rs_dgwp|dffpipe_pf9:dffpipe5|dffe7a[4]                               ; yes                                                              ; yes                                        ;
; Rx_Audio_fifo:Rx_Audio_fifo_inst|dcfifo:dcfifo_component|dcfifo_ptn1:auto_generated|alt_synch_pipe_5ql:rs_dgwp|dffpipe_pf9:dffpipe5|dffe7a[5]                               ; yes                                                              ; yes                                        ;
; Rx_Audio_fifo:Rx_Audio_fifo_inst|dcfifo:dcfifo_component|dcfifo_ptn1:auto_generated|alt_synch_pipe_5ql:rs_dgwp|dffpipe_pf9:dffpipe5|dffe7a[2]                               ; yes                                                              ; yes                                        ;
; Rx_Audio_fifo:Rx_Audio_fifo_inst|dcfifo:dcfifo_component|dcfifo_ptn1:auto_generated|alt_synch_pipe_5ql:rs_dgwp|dffpipe_pf9:dffpipe5|dffe7a[3]                               ; yes                                                              ; yes                                        ;
; Rx_Audio_fifo:Rx_Audio_fifo_inst|dcfifo:dcfifo_component|dcfifo_ptn1:auto_generated|alt_synch_pipe_5ql:rs_dgwp|dffpipe_pf9:dffpipe5|dffe7a[0]                               ; yes                                                              ; yes                                        ;
; Rx_Audio_fifo:Rx_Audio_fifo_inst|dcfifo:dcfifo_component|dcfifo_ptn1:auto_generated|alt_synch_pipe_5ql:rs_dgwp|dffpipe_pf9:dffpipe5|dffe7a[1]                               ; yes                                                              ; yes                                        ;
; network:network_inst|sync:sync_inst2|sync_chain[1]                                                                                                                          ; yes                                                              ; yes                                        ;
; network:network_inst|arp:arp_inst|sync:sync_inst1|sync_chain[0]                                                                                                             ; yes                                                              ; yes                                        ;
; network:network_inst|icmp:icmp_inst|sync:sync_inst1|sync_chain[0]                                                                                                           ; yes                                                              ; yes                                        ;
; network:network_inst|icmp:icmp_inst|icmp_fifo:icmp_fifo_inst|dcfifo:dcfifo_component|dcfifo_eqo1:auto_generated|alt_synch_pipe_7ql:rs_dgwp|dffpipe_rf9:dffpipe5|dffe6a[10]  ; yes                                                              ; yes                                        ;
; network:network_inst|icmp:icmp_inst|icmp_fifo:icmp_fifo_inst|dcfifo:dcfifo_component|dcfifo_eqo1:auto_generated|alt_synch_pipe_7ql:rs_dgwp|dffpipe_rf9:dffpipe5|dffe6a[8]   ; yes                                                              ; yes                                        ;
; network:network_inst|icmp:icmp_inst|icmp_fifo:icmp_fifo_inst|dcfifo:dcfifo_component|dcfifo_eqo1:auto_generated|alt_synch_pipe_7ql:rs_dgwp|dffpipe_rf9:dffpipe5|dffe6a[9]   ; yes                                                              ; yes                                        ;
; network:network_inst|icmp:icmp_inst|icmp_fifo:icmp_fifo_inst|dcfifo:dcfifo_component|dcfifo_eqo1:auto_generated|alt_synch_pipe_7ql:rs_dgwp|dffpipe_rf9:dffpipe5|dffe6a[6]   ; yes                                                              ; yes                                        ;
; network:network_inst|icmp:icmp_inst|icmp_fifo:icmp_fifo_inst|dcfifo:dcfifo_component|dcfifo_eqo1:auto_generated|alt_synch_pipe_7ql:rs_dgwp|dffpipe_rf9:dffpipe5|dffe6a[7]   ; yes                                                              ; yes                                        ;
; network:network_inst|icmp:icmp_inst|icmp_fifo:icmp_fifo_inst|dcfifo:dcfifo_component|dcfifo_eqo1:auto_generated|alt_synch_pipe_7ql:rs_dgwp|dffpipe_rf9:dffpipe5|dffe6a[4]   ; yes                                                              ; yes                                        ;
; network:network_inst|icmp:icmp_inst|icmp_fifo:icmp_fifo_inst|dcfifo:dcfifo_component|dcfifo_eqo1:auto_generated|alt_synch_pipe_7ql:rs_dgwp|dffpipe_rf9:dffpipe5|dffe6a[5]   ; yes                                                              ; yes                                        ;
; network:network_inst|icmp:icmp_inst|icmp_fifo:icmp_fifo_inst|dcfifo:dcfifo_component|dcfifo_eqo1:auto_generated|alt_synch_pipe_7ql:rs_dgwp|dffpipe_rf9:dffpipe5|dffe6a[2]   ; yes                                                              ; yes                                        ;
; network:network_inst|icmp:icmp_inst|icmp_fifo:icmp_fifo_inst|dcfifo:dcfifo_component|dcfifo_eqo1:auto_generated|alt_synch_pipe_7ql:rs_dgwp|dffpipe_rf9:dffpipe5|dffe6a[3]   ; yes                                                              ; yes                                        ;
; network:network_inst|icmp:icmp_inst|icmp_fifo:icmp_fifo_inst|dcfifo:dcfifo_component|dcfifo_eqo1:auto_generated|alt_synch_pipe_7ql:rs_dgwp|dffpipe_rf9:dffpipe5|dffe6a[0]   ; yes                                                              ; yes                                        ;
; network:network_inst|icmp:icmp_inst|icmp_fifo:icmp_fifo_inst|dcfifo:dcfifo_component|dcfifo_eqo1:auto_generated|alt_synch_pipe_7ql:rs_dgwp|dffpipe_rf9:dffpipe5|dffe6a[1]   ; yes                                                              ; yes                                        ;
; sync:sync_inst1|sync_chain[0]                                                                                                                                               ; yes                                                              ; yes                                        ;
; network:network_inst|rgmii_recv:rgmii_recv_inst|ddio_in:ddio_in_inst|altddio_in:ALTDDIO_IN_component|ddio_in_eef:auto_generated|input_latch_l[2]                            ; no                                                               ; yes                                        ;
; network:network_inst|rgmii_recv:rgmii_recv_inst|ddio_in:ddio_in_inst|altddio_in:ALTDDIO_IN_component|ddio_in_eef:auto_generated|input_latch_l[3]                            ; no                                                               ; yes                                        ;
; network:network_inst|rgmii_recv:rgmii_recv_inst|ddio_in:ddio_in_inst|altddio_in:ALTDDIO_IN_component|ddio_in_eef:auto_generated|input_cell_h[0]                             ; no                                                               ; yes                                        ;
; network:network_inst|rgmii_recv:rgmii_recv_inst|ddio_in:ddio_in_inst|altddio_in:ALTDDIO_IN_component|ddio_in_eef:auto_generated|input_cell_h[1]                             ; no                                                               ; yes                                        ;
; network:network_inst|rgmii_recv:rgmii_recv_inst|ddio_in:ddio_in_inst|altddio_in:ALTDDIO_IN_component|ddio_in_eef:auto_generated|input_cell_h[3]                             ; no                                                               ; yes                                        ;
; network:network_inst|rgmii_recv:rgmii_recv_inst|ddio_in:ddio_in_inst|altddio_in:ALTDDIO_IN_component|ddio_in_eef:auto_generated|input_cell_h[2]                             ; no                                                               ; yes                                        ;
; network:network_inst|rgmii_recv:rgmii_recv_inst|ddio_in:ddio_in_inst|altddio_in:ALTDDIO_IN_component|ddio_in_eef:auto_generated|input_cell_l[0]                             ; no                                                               ; yes                                        ;
; network:network_inst|sync:sync_inst1|sync_chain[1]                                                                                                                          ; yes                                                              ; yes                                        ;
; network:network_inst|rgmii_recv:rgmii_recv_inst|ddio_in:ddio_in_inst|altddio_in:ALTDDIO_IN_component|ddio_in_eef:auto_generated|input_cell_l[4]                             ; no                                                               ; yes                                        ;
; network:network_inst|rgmii_recv:rgmii_recv_inst|ddio_in:ddio_in_inst|altddio_in:ALTDDIO_IN_component|ddio_in_eef:auto_generated|input_cell_l[1]                             ; no                                                               ; yes                                        ;
; Rx_Audio_fifo:Rx_Audio_fifo_inst|dcfifo:dcfifo_component|dcfifo_ptn1:auto_generated|alt_synch_pipe_5ql:rs_dgwp|dffpipe_pf9:dffpipe5|dffe6a[12]                              ; yes                                                              ; yes                                        ;
; Rx_Audio_fifo:Rx_Audio_fifo_inst|dcfifo:dcfifo_component|dcfifo_ptn1:auto_generated|alt_synch_pipe_5ql:rs_dgwp|dffpipe_pf9:dffpipe5|dffe6a[10]                              ; yes                                                              ; yes                                        ;
; Rx_Audio_fifo:Rx_Audio_fifo_inst|dcfifo:dcfifo_component|dcfifo_ptn1:auto_generated|alt_synch_pipe_5ql:rs_dgwp|dffpipe_pf9:dffpipe5|dffe6a[11]                              ; yes                                                              ; yes                                        ;
; Rx_Audio_fifo:Rx_Audio_fifo_inst|dcfifo:dcfifo_component|dcfifo_ptn1:auto_generated|alt_synch_pipe_5ql:rs_dgwp|dffpipe_pf9:dffpipe5|dffe6a[8]                               ; yes                                                              ; yes                                        ;
; Rx_Audio_fifo:Rx_Audio_fifo_inst|dcfifo:dcfifo_component|dcfifo_ptn1:auto_generated|alt_synch_pipe_5ql:rs_dgwp|dffpipe_pf9:dffpipe5|dffe6a[9]                               ; yes                                                              ; yes                                        ;
; Rx_Audio_fifo:Rx_Audio_fifo_inst|dcfifo:dcfifo_component|dcfifo_ptn1:auto_generated|alt_synch_pipe_5ql:rs_dgwp|dffpipe_pf9:dffpipe5|dffe6a[6]                               ; yes                                                              ; yes                                        ;
; Rx_Audio_fifo:Rx_Audio_fifo_inst|dcfifo:dcfifo_component|dcfifo_ptn1:auto_generated|alt_synch_pipe_5ql:rs_dgwp|dffpipe_pf9:dffpipe5|dffe6a[7]                               ; yes                                                              ; yes                                        ;
; Rx_Audio_fifo:Rx_Audio_fifo_inst|dcfifo:dcfifo_component|dcfifo_ptn1:auto_generated|alt_synch_pipe_5ql:rs_dgwp|dffpipe_pf9:dffpipe5|dffe6a[4]                               ; yes                                                              ; yes                                        ;
; Rx_Audio_fifo:Rx_Audio_fifo_inst|dcfifo:dcfifo_component|dcfifo_ptn1:auto_generated|alt_synch_pipe_5ql:rs_dgwp|dffpipe_pf9:dffpipe5|dffe6a[5]                               ; yes                                                              ; yes                                        ;
; Rx_Audio_fifo:Rx_Audio_fifo_inst|dcfifo:dcfifo_component|dcfifo_ptn1:auto_generated|alt_synch_pipe_5ql:rs_dgwp|dffpipe_pf9:dffpipe5|dffe6a[2]                               ; yes                                                              ; yes                                        ;
; Rx_Audio_fifo:Rx_Audio_fifo_inst|dcfifo:dcfifo_component|dcfifo_ptn1:auto_generated|alt_synch_pipe_5ql:rs_dgwp|dffpipe_pf9:dffpipe5|dffe6a[3]                               ; yes                                                              ; yes                                        ;
; Rx_Audio_fifo:Rx_Audio_fifo_inst|dcfifo:dcfifo_component|dcfifo_ptn1:auto_generated|alt_synch_pipe_5ql:rs_dgwp|dffpipe_pf9:dffpipe5|dffe6a[0]                               ; yes                                                              ; yes                                        ;
; Rx_Audio_fifo:Rx_Audio_fifo_inst|dcfifo:dcfifo_component|dcfifo_ptn1:auto_generated|alt_synch_pipe_5ql:rs_dgwp|dffpipe_pf9:dffpipe5|dffe6a[1]                               ; yes                                                              ; yes                                        ;
; network:network_inst|arp:arp_inst|sync:sync_inst1|sync_chain[1]                                                                                                             ; yes                                                              ; yes                                        ;
; network:network_inst|icmp:icmp_inst|sync:sync_inst1|sync_chain[1]                                                                                                           ; yes                                                              ; yes                                        ;
; sync:sync_inst6|sync_chain[0]                                                                                                                                               ; yes                                                              ; yes                                        ;
; network:network_inst|icmp:icmp_inst|icmp_fifo:icmp_fifo_inst|dcfifo:dcfifo_component|dcfifo_eqo1:auto_generated|alt_synch_pipe_8ql:ws_dgrp|dffpipe_sf9:dffpipe8|dffe10a[10] ; yes                                                              ; yes                                        ;
; network:network_inst|icmp:icmp_inst|icmp_fifo:icmp_fifo_inst|dcfifo:dcfifo_component|dcfifo_eqo1:auto_generated|alt_synch_pipe_8ql:ws_dgrp|dffpipe_sf9:dffpipe8|dffe10a[8]  ; yes                                                              ; yes                                        ;
; network:network_inst|icmp:icmp_inst|icmp_fifo:icmp_fifo_inst|dcfifo:dcfifo_component|dcfifo_eqo1:auto_generated|alt_synch_pipe_8ql:ws_dgrp|dffpipe_sf9:dffpipe8|dffe10a[9]  ; yes                                                              ; yes                                        ;
; network:network_inst|icmp:icmp_inst|icmp_fifo:icmp_fifo_inst|dcfifo:dcfifo_component|dcfifo_eqo1:auto_generated|alt_synch_pipe_8ql:ws_dgrp|dffpipe_sf9:dffpipe8|dffe10a[6]  ; yes                                                              ; yes                                        ;
; network:network_inst|icmp:icmp_inst|icmp_fifo:icmp_fifo_inst|dcfifo:dcfifo_component|dcfifo_eqo1:auto_generated|alt_synch_pipe_8ql:ws_dgrp|dffpipe_sf9:dffpipe8|dffe10a[7]  ; yes                                                              ; yes                                        ;
; network:network_inst|icmp:icmp_inst|icmp_fifo:icmp_fifo_inst|dcfifo:dcfifo_component|dcfifo_eqo1:auto_generated|alt_synch_pipe_8ql:ws_dgrp|dffpipe_sf9:dffpipe8|dffe10a[4]  ; yes                                                              ; yes                                        ;
; network:network_inst|icmp:icmp_inst|icmp_fifo:icmp_fifo_inst|dcfifo:dcfifo_component|dcfifo_eqo1:auto_generated|alt_synch_pipe_8ql:ws_dgrp|dffpipe_sf9:dffpipe8|dffe10a[5]  ; yes                                                              ; yes                                        ;
; network:network_inst|icmp:icmp_inst|icmp_fifo:icmp_fifo_inst|dcfifo:dcfifo_component|dcfifo_eqo1:auto_generated|alt_synch_pipe_8ql:ws_dgrp|dffpipe_sf9:dffpipe8|dffe10a[2]  ; yes                                                              ; yes                                        ;
; network:network_inst|icmp:icmp_inst|icmp_fifo:icmp_fifo_inst|dcfifo:dcfifo_component|dcfifo_eqo1:auto_generated|alt_synch_pipe_8ql:ws_dgrp|dffpipe_sf9:dffpipe8|dffe10a[3]  ; yes                                                              ; yes                                        ;
; network:network_inst|icmp:icmp_inst|icmp_fifo:icmp_fifo_inst|dcfifo:dcfifo_component|dcfifo_eqo1:auto_generated|alt_synch_pipe_8ql:ws_dgrp|dffpipe_sf9:dffpipe8|dffe10a[0]  ; yes                                                              ; yes                                        ;
; network:network_inst|icmp:icmp_inst|icmp_fifo:icmp_fifo_inst|dcfifo:dcfifo_component|dcfifo_eqo1:auto_generated|alt_synch_pipe_8ql:ws_dgrp|dffpipe_sf9:dffpipe8|dffe10a[1]  ; yes                                                              ; yes                                        ;
; network:network_inst|icmp:icmp_inst|sync:sync_inst2|sync_chain[0]                                                                                                           ; yes                                                              ; yes                                        ;
; sync:sync_inst5|sync_chain[0]                                                                                                                                               ; yes                                                              ; yes                                        ;
; sync:sync_inst7|sync_chain[0]                                                                                                                                               ; yes                                                              ; yes                                        ;
; sync:sync_inst1|sync_chain[1]                                                                                                                                               ; yes                                                              ; yes                                        ;
; network:network_inst|rgmii_recv:rgmii_recv_inst|ddio_in:ddio_in_inst|altddio_in:ALTDDIO_IN_component|ddio_in_eef:auto_generated|input_cell_l[2]                             ; no                                                               ; yes                                        ;
; network:network_inst|rgmii_recv:rgmii_recv_inst|ddio_in:ddio_in_inst|altddio_in:ALTDDIO_IN_component|ddio_in_eef:auto_generated|input_cell_l[3]                             ; no                                                               ; yes                                        ;
; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_jmo1:auto_generated|alt_synch_pipe_3ql:rs_dgwp|dffpipe_nf9:dffpipe6|dffe8a[10]                                      ; yes                                                              ; yes                                        ;
; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_jmo1:auto_generated|alt_synch_pipe_3ql:rs_dgwp|dffpipe_nf9:dffpipe6|dffe8a[8]                                       ; yes                                                              ; yes                                        ;
; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_jmo1:auto_generated|alt_synch_pipe_3ql:rs_dgwp|dffpipe_nf9:dffpipe6|dffe8a[9]                                       ; yes                                                              ; yes                                        ;
; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_jmo1:auto_generated|alt_synch_pipe_3ql:rs_dgwp|dffpipe_nf9:dffpipe6|dffe8a[6]                                       ; yes                                                              ; yes                                        ;
; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_jmo1:auto_generated|alt_synch_pipe_3ql:rs_dgwp|dffpipe_nf9:dffpipe6|dffe8a[7]                                       ; yes                                                              ; yes                                        ;
; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_jmo1:auto_generated|alt_synch_pipe_3ql:rs_dgwp|dffpipe_nf9:dffpipe6|dffe8a[4]                                       ; yes                                                              ; yes                                        ;
; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_jmo1:auto_generated|alt_synch_pipe_3ql:rs_dgwp|dffpipe_nf9:dffpipe6|dffe8a[5]                                       ; yes                                                              ; yes                                        ;
; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_jmo1:auto_generated|alt_synch_pipe_3ql:rs_dgwp|dffpipe_nf9:dffpipe6|dffe8a[2]                                       ; yes                                                              ; yes                                        ;
; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_jmo1:auto_generated|alt_synch_pipe_3ql:rs_dgwp|dffpipe_nf9:dffpipe6|dffe8a[3]                                       ; yes                                                              ; yes                                        ;
; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_jmo1:auto_generated|alt_synch_pipe_3ql:rs_dgwp|dffpipe_nf9:dffpipe6|dffe8a[0]                                       ; yes                                                              ; yes                                        ;
; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_jmo1:auto_generated|alt_synch_pipe_3ql:rs_dgwp|dffpipe_nf9:dffpipe6|dffe8a[1]                                       ; yes                                                              ; yes                                        ;
; Rx_Audio_fifo:Rx_Audio_fifo_inst|dcfifo:dcfifo_component|dcfifo_ptn1:auto_generated|alt_synch_pipe_6ql:ws_dgrp|dffpipe_qf9:dffpipe8|dffe10a[12]                             ; yes                                                              ; yes                                        ;
; Rx_Audio_fifo:Rx_Audio_fifo_inst|dcfifo:dcfifo_component|dcfifo_ptn1:auto_generated|alt_synch_pipe_6ql:ws_dgrp|dffpipe_qf9:dffpipe8|dffe10a[10]                             ; yes                                                              ; yes                                        ;
; Rx_Audio_fifo:Rx_Audio_fifo_inst|dcfifo:dcfifo_component|dcfifo_ptn1:auto_generated|alt_synch_pipe_6ql:ws_dgrp|dffpipe_qf9:dffpipe8|dffe10a[11]                             ; yes                                                              ; yes                                        ;
; Rx_Audio_fifo:Rx_Audio_fifo_inst|dcfifo:dcfifo_component|dcfifo_ptn1:auto_generated|alt_synch_pipe_6ql:ws_dgrp|dffpipe_qf9:dffpipe8|dffe10a[8]                              ; yes                                                              ; yes                                        ;
; Rx_Audio_fifo:Rx_Audio_fifo_inst|dcfifo:dcfifo_component|dcfifo_ptn1:auto_generated|alt_synch_pipe_6ql:ws_dgrp|dffpipe_qf9:dffpipe8|dffe10a[9]                              ; yes                                                              ; yes                                        ;
; Rx_Audio_fifo:Rx_Audio_fifo_inst|dcfifo:dcfifo_component|dcfifo_ptn1:auto_generated|alt_synch_pipe_6ql:ws_dgrp|dffpipe_qf9:dffpipe8|dffe10a[6]                              ; yes                                                              ; yes                                        ;
; Rx_Audio_fifo:Rx_Audio_fifo_inst|dcfifo:dcfifo_component|dcfifo_ptn1:auto_generated|alt_synch_pipe_6ql:ws_dgrp|dffpipe_qf9:dffpipe8|dffe10a[7]                              ; yes                                                              ; yes                                        ;
; Rx_Audio_fifo:Rx_Audio_fifo_inst|dcfifo:dcfifo_component|dcfifo_ptn1:auto_generated|alt_synch_pipe_6ql:ws_dgrp|dffpipe_qf9:dffpipe8|dffe10a[4]                              ; yes                                                              ; yes                                        ;
; Rx_Audio_fifo:Rx_Audio_fifo_inst|dcfifo:dcfifo_component|dcfifo_ptn1:auto_generated|alt_synch_pipe_6ql:ws_dgrp|dffpipe_qf9:dffpipe8|dffe10a[5]                              ; yes                                                              ; yes                                        ;
; Rx_Audio_fifo:Rx_Audio_fifo_inst|dcfifo:dcfifo_component|dcfifo_ptn1:auto_generated|alt_synch_pipe_6ql:ws_dgrp|dffpipe_qf9:dffpipe8|dffe10a[2]                              ; yes                                                              ; yes                                        ;
; Rx_Audio_fifo:Rx_Audio_fifo_inst|dcfifo:dcfifo_component|dcfifo_ptn1:auto_generated|alt_synch_pipe_6ql:ws_dgrp|dffpipe_qf9:dffpipe8|dffe10a[3]                              ; yes                                                              ; yes                                        ;
; Rx_Audio_fifo:Rx_Audio_fifo_inst|dcfifo:dcfifo_component|dcfifo_ptn1:auto_generated|alt_synch_pipe_6ql:ws_dgrp|dffpipe_qf9:dffpipe8|dffe10a[0]                              ; yes                                                              ; yes                                        ;
; Rx_Audio_fifo:Rx_Audio_fifo_inst|dcfifo:dcfifo_component|dcfifo_ptn1:auto_generated|alt_synch_pipe_6ql:ws_dgrp|dffpipe_qf9:dffpipe8|dffe10a[1]                              ; yes                                                              ; yes                                        ;
; network:network_inst|dhcp:dhcp_inst|sync:sync_inst1|sync_chain[0]                                                                                                           ; yes                                                              ; yes                                        ;
; sync:sync_inst6|sync_chain[1]                                                                                                                                               ; yes                                                              ; yes                                        ;
; network:network_inst|icmp:icmp_inst|icmp_fifo:icmp_fifo_inst|dcfifo:dcfifo_component|dcfifo_eqo1:auto_generated|alt_synch_pipe_8ql:ws_dgrp|dffpipe_sf9:dffpipe8|dffe9a[10]  ; yes                                                              ; yes                                        ;
; network:network_inst|icmp:icmp_inst|icmp_fifo:icmp_fifo_inst|dcfifo:dcfifo_component|dcfifo_eqo1:auto_generated|alt_synch_pipe_8ql:ws_dgrp|dffpipe_sf9:dffpipe8|dffe9a[8]   ; yes                                                              ; yes                                        ;
; network:network_inst|icmp:icmp_inst|icmp_fifo:icmp_fifo_inst|dcfifo:dcfifo_component|dcfifo_eqo1:auto_generated|alt_synch_pipe_8ql:ws_dgrp|dffpipe_sf9:dffpipe8|dffe9a[9]   ; yes                                                              ; yes                                        ;
; network:network_inst|icmp:icmp_inst|icmp_fifo:icmp_fifo_inst|dcfifo:dcfifo_component|dcfifo_eqo1:auto_generated|alt_synch_pipe_8ql:ws_dgrp|dffpipe_sf9:dffpipe8|dffe9a[6]   ; yes                                                              ; yes                                        ;
; network:network_inst|icmp:icmp_inst|icmp_fifo:icmp_fifo_inst|dcfifo:dcfifo_component|dcfifo_eqo1:auto_generated|alt_synch_pipe_8ql:ws_dgrp|dffpipe_sf9:dffpipe8|dffe9a[7]   ; yes                                                              ; yes                                        ;
; network:network_inst|icmp:icmp_inst|icmp_fifo:icmp_fifo_inst|dcfifo:dcfifo_component|dcfifo_eqo1:auto_generated|alt_synch_pipe_8ql:ws_dgrp|dffpipe_sf9:dffpipe8|dffe9a[4]   ; yes                                                              ; yes                                        ;
; network:network_inst|icmp:icmp_inst|icmp_fifo:icmp_fifo_inst|dcfifo:dcfifo_component|dcfifo_eqo1:auto_generated|alt_synch_pipe_8ql:ws_dgrp|dffpipe_sf9:dffpipe8|dffe9a[5]   ; yes                                                              ; yes                                        ;
; network:network_inst|icmp:icmp_inst|icmp_fifo:icmp_fifo_inst|dcfifo:dcfifo_component|dcfifo_eqo1:auto_generated|alt_synch_pipe_8ql:ws_dgrp|dffpipe_sf9:dffpipe8|dffe9a[2]   ; yes                                                              ; yes                                        ;
; network:network_inst|icmp:icmp_inst|icmp_fifo:icmp_fifo_inst|dcfifo:dcfifo_component|dcfifo_eqo1:auto_generated|alt_synch_pipe_8ql:ws_dgrp|dffpipe_sf9:dffpipe8|dffe9a[3]   ; yes                                                              ; yes                                        ;
; network:network_inst|icmp:icmp_inst|icmp_fifo:icmp_fifo_inst|dcfifo:dcfifo_component|dcfifo_eqo1:auto_generated|alt_synch_pipe_8ql:ws_dgrp|dffpipe_sf9:dffpipe8|dffe9a[0]   ; yes                                                              ; yes                                        ;
; network:network_inst|icmp:icmp_inst|icmp_fifo:icmp_fifo_inst|dcfifo:dcfifo_component|dcfifo_eqo1:auto_generated|alt_synch_pipe_8ql:ws_dgrp|dffpipe_sf9:dffpipe8|dffe9a[1]   ; yes                                                              ; yes                                        ;
; network:network_inst|icmp:icmp_inst|sync:sync_inst2|sync_chain[1]                                                                                                           ; yes                                                              ; yes                                        ;
; sync:sync_inst5|sync_chain[1]                                                                                                                                               ; yes                                                              ; yes                                        ;
; Mic_fifo:Mic_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hdm1:auto_generated|alt_synch_pipe_rpl:rs_dgwp|dffpipe_ff9:dffpipe9|dffe11a[9]              ; yes                                                              ; yes                                        ;
; Mic_fifo:Mic_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hdm1:auto_generated|alt_synch_pipe_rpl:rs_dgwp|dffpipe_ff9:dffpipe9|dffe11a[10]             ; yes                                                              ; yes                                        ;
; Mic_fifo:Mic_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hdm1:auto_generated|alt_synch_pipe_rpl:rs_dgwp|dffpipe_ff9:dffpipe9|dffe11a[7]              ; yes                                                              ; yes                                        ;
; Mic_fifo:Mic_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hdm1:auto_generated|alt_synch_pipe_rpl:rs_dgwp|dffpipe_ff9:dffpipe9|dffe11a[8]              ; yes                                                              ; yes                                        ;
; Mic_fifo:Mic_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hdm1:auto_generated|alt_synch_pipe_rpl:rs_dgwp|dffpipe_ff9:dffpipe9|dffe11a[5]              ; yes                                                              ; yes                                        ;
; Mic_fifo:Mic_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hdm1:auto_generated|alt_synch_pipe_rpl:rs_dgwp|dffpipe_ff9:dffpipe9|dffe11a[6]              ; yes                                                              ; yes                                        ;
; Mic_fifo:Mic_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hdm1:auto_generated|alt_synch_pipe_rpl:rs_dgwp|dffpipe_ff9:dffpipe9|dffe11a[3]              ; yes                                                              ; yes                                        ;
; Mic_fifo:Mic_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hdm1:auto_generated|alt_synch_pipe_rpl:rs_dgwp|dffpipe_ff9:dffpipe9|dffe11a[4]              ; yes                                                              ; yes                                        ;
; Mic_fifo:Mic_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hdm1:auto_generated|alt_synch_pipe_rpl:rs_dgwp|dffpipe_ff9:dffpipe9|dffe11a[1]              ; yes                                                              ; yes                                        ;
; Mic_fifo:Mic_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hdm1:auto_generated|alt_synch_pipe_rpl:rs_dgwp|dffpipe_ff9:dffpipe9|dffe11a[2]              ; yes                                                              ; yes                                        ;
; Mic_fifo:Mic_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hdm1:auto_generated|alt_synch_pipe_rpl:rs_dgwp|dffpipe_ff9:dffpipe9|dffe11a[0]              ; yes                                                              ; yes                                        ;
; sync:sync_inst7|sync_chain[1]                                                                                                                                               ; yes                                                              ; yes                                        ;
; Rx_fifo:p[2].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_df9:dffpipe12|dffe14a[10]         ; yes                                                              ; yes                                        ;
; Rx_fifo:p[2].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_df9:dffpipe12|dffe14a[11]         ; yes                                                              ; yes                                        ;
; Rx_fifo:p[2].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_df9:dffpipe12|dffe14a[8]          ; yes                                                              ; yes                                        ;
; Rx_fifo:p[2].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_df9:dffpipe12|dffe14a[9]          ; yes                                                              ; yes                                        ;
; Rx_fifo:p[2].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_df9:dffpipe12|dffe14a[6]          ; yes                                                              ; yes                                        ;
; Rx_fifo:p[2].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_df9:dffpipe12|dffe14a[7]          ; yes                                                              ; yes                                        ;
; Rx_fifo:p[2].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_df9:dffpipe12|dffe14a[4]          ; yes                                                              ; yes                                        ;
; Rx_fifo:p[2].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_df9:dffpipe12|dffe14a[5]          ; yes                                                              ; yes                                        ;
; Rx_fifo:p[2].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_df9:dffpipe12|dffe14a[2]          ; yes                                                              ; yes                                        ;
; Rx_fifo:p[2].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_df9:dffpipe12|dffe14a[3]          ; yes                                                              ; yes                                        ;
; Rx_fifo:p[2].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_df9:dffpipe12|dffe14a[0]          ; yes                                                              ; yes                                        ;
; Rx_fifo:p[2].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_df9:dffpipe12|dffe14a[1]          ; yes                                                              ; yes                                        ;
; Rx_fifo:Rx1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_df9:dffpipe12|dffe14a[10]             ; yes                                                              ; yes                                        ;
; Rx_fifo:Rx1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_df9:dffpipe12|dffe14a[11]             ; yes                                                              ; yes                                        ;
; Rx_fifo:Rx1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_df9:dffpipe12|dffe14a[8]              ; yes                                                              ; yes                                        ;
; Rx_fifo:Rx1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_df9:dffpipe12|dffe14a[9]              ; yes                                                              ; yes                                        ;
; Rx_fifo:Rx1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_df9:dffpipe12|dffe14a[6]              ; yes                                                              ; yes                                        ;
; Rx_fifo:Rx1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_df9:dffpipe12|dffe14a[7]              ; yes                                                              ; yes                                        ;
; Rx_fifo:Rx1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_df9:dffpipe12|dffe14a[4]              ; yes                                                              ; yes                                        ;
; Rx_fifo:Rx1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_df9:dffpipe12|dffe14a[5]              ; yes                                                              ; yes                                        ;
; Rx_fifo:Rx1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_df9:dffpipe12|dffe14a[2]              ; yes                                                              ; yes                                        ;
; Rx_fifo:Rx1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_df9:dffpipe12|dffe14a[3]              ; yes                                                              ; yes                                        ;
; Rx_fifo:Rx1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_df9:dffpipe12|dffe14a[0]              ; yes                                                              ; yes                                        ;
; Rx_fifo:Rx1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_df9:dffpipe12|dffe14a[1]              ; yes                                                              ; yes                                        ;
; Rx_fifo:Rx0_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_df9:dffpipe12|dffe14a[10]             ; yes                                                              ; yes                                        ;
; Rx_fifo:Rx0_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_df9:dffpipe12|dffe14a[11]             ; yes                                                              ; yes                                        ;
; Rx_fifo:Rx0_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_df9:dffpipe12|dffe14a[8]              ; yes                                                              ; yes                                        ;
; Rx_fifo:Rx0_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_df9:dffpipe12|dffe14a[9]              ; yes                                                              ; yes                                        ;
; Rx_fifo:Rx0_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_df9:dffpipe12|dffe14a[6]              ; yes                                                              ; yes                                        ;
; Rx_fifo:Rx0_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_df9:dffpipe12|dffe14a[7]              ; yes                                                              ; yes                                        ;
; Rx_fifo:Rx0_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_df9:dffpipe12|dffe14a[4]              ; yes                                                              ; yes                                        ;
; Rx_fifo:Rx0_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_df9:dffpipe12|dffe14a[5]              ; yes                                                              ; yes                                        ;
; Rx_fifo:Rx0_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_df9:dffpipe12|dffe14a[2]              ; yes                                                              ; yes                                        ;
; Rx_fifo:Rx0_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_df9:dffpipe12|dffe14a[3]              ; yes                                                              ; yes                                        ;
; Rx_fifo:Rx0_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_df9:dffpipe12|dffe14a[0]              ; yes                                                              ; yes                                        ;
; Rx_fifo:Rx0_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_df9:dffpipe12|dffe14a[1]              ; yes                                                              ; yes                                        ;
; Rx_fifo:p[3].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_df9:dffpipe12|dffe14a[10]         ; yes                                                              ; yes                                        ;
; Rx_fifo:p[3].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_df9:dffpipe12|dffe14a[11]         ; yes                                                              ; yes                                        ;
; Rx_fifo:p[3].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_df9:dffpipe12|dffe14a[8]          ; yes                                                              ; yes                                        ;
; Rx_fifo:p[3].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_df9:dffpipe12|dffe14a[9]          ; yes                                                              ; yes                                        ;
; Rx_fifo:p[3].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_df9:dffpipe12|dffe14a[6]          ; yes                                                              ; yes                                        ;
; Rx_fifo:p[3].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_df9:dffpipe12|dffe14a[7]          ; yes                                                              ; yes                                        ;
; Rx_fifo:p[3].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_df9:dffpipe12|dffe14a[4]          ; yes                                                              ; yes                                        ;
; Rx_fifo:p[3].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_df9:dffpipe12|dffe14a[5]          ; yes                                                              ; yes                                        ;
; Rx_fifo:p[3].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_df9:dffpipe12|dffe14a[2]          ; yes                                                              ; yes                                        ;
; Rx_fifo:p[3].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_df9:dffpipe12|dffe14a[3]          ; yes                                                              ; yes                                        ;
; Rx_fifo:p[3].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_df9:dffpipe12|dffe14a[0]          ; yes                                                              ; yes                                        ;
; Rx_fifo:p[3].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_df9:dffpipe12|dffe14a[1]          ; yes                                                              ; yes                                        ;
; Rx_fifo:p[5].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_df9:dffpipe12|dffe14a[10]         ; yes                                                              ; yes                                        ;
; Rx_fifo:p[5].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_df9:dffpipe12|dffe14a[11]         ; yes                                                              ; yes                                        ;
; Rx_fifo:p[5].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_df9:dffpipe12|dffe14a[8]          ; yes                                                              ; yes                                        ;
; Rx_fifo:p[5].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_df9:dffpipe12|dffe14a[9]          ; yes                                                              ; yes                                        ;
; Rx_fifo:p[5].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_df9:dffpipe12|dffe14a[6]          ; yes                                                              ; yes                                        ;
; Rx_fifo:p[5].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_df9:dffpipe12|dffe14a[7]          ; yes                                                              ; yes                                        ;
; Rx_fifo:p[5].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_df9:dffpipe12|dffe14a[4]          ; yes                                                              ; yes                                        ;
; Rx_fifo:p[5].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_df9:dffpipe12|dffe14a[5]          ; yes                                                              ; yes                                        ;
; Rx_fifo:p[5].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_df9:dffpipe12|dffe14a[2]          ; yes                                                              ; yes                                        ;
; Rx_fifo:p[5].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_df9:dffpipe12|dffe14a[3]          ; yes                                                              ; yes                                        ;
; Rx_fifo:p[5].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_df9:dffpipe12|dffe14a[0]          ; yes                                                              ; yes                                        ;
; Rx_fifo:p[5].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_df9:dffpipe12|dffe14a[1]          ; yes                                                              ; yes                                        ;
; Rx_fifo:p[6].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_df9:dffpipe12|dffe14a[10]         ; yes                                                              ; yes                                        ;
; Rx_fifo:p[6].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_df9:dffpipe12|dffe14a[11]         ; yes                                                              ; yes                                        ;
; Rx_fifo:p[6].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_df9:dffpipe12|dffe14a[8]          ; yes                                                              ; yes                                        ;
; Rx_fifo:p[6].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_df9:dffpipe12|dffe14a[9]          ; yes                                                              ; yes                                        ;
; Rx_fifo:p[6].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_df9:dffpipe12|dffe14a[6]          ; yes                                                              ; yes                                        ;
; Rx_fifo:p[6].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_df9:dffpipe12|dffe14a[7]          ; yes                                                              ; yes                                        ;
; Rx_fifo:p[6].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_df9:dffpipe12|dffe14a[4]          ; yes                                                              ; yes                                        ;
; Rx_fifo:p[6].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_df9:dffpipe12|dffe14a[5]          ; yes                                                              ; yes                                        ;
; Rx_fifo:p[6].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_df9:dffpipe12|dffe14a[2]          ; yes                                                              ; yes                                        ;
; Rx_fifo:p[6].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_df9:dffpipe12|dffe14a[3]          ; yes                                                              ; yes                                        ;
; Rx_fifo:p[6].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_df9:dffpipe12|dffe14a[0]          ; yes                                                              ; yes                                        ;
; Rx_fifo:p[6].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_df9:dffpipe12|dffe14a[1]          ; yes                                                              ; yes                                        ;
; Rx_fifo:p[4].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_df9:dffpipe12|dffe14a[10]         ; yes                                                              ; yes                                        ;
; Rx_fifo:p[4].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_df9:dffpipe12|dffe14a[11]         ; yes                                                              ; yes                                        ;
; Rx_fifo:p[4].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_df9:dffpipe12|dffe14a[8]          ; yes                                                              ; yes                                        ;
; Rx_fifo:p[4].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_df9:dffpipe12|dffe14a[9]          ; yes                                                              ; yes                                        ;
; Rx_fifo:p[4].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_df9:dffpipe12|dffe14a[6]          ; yes                                                              ; yes                                        ;
; Rx_fifo:p[4].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_df9:dffpipe12|dffe14a[7]          ; yes                                                              ; yes                                        ;
; Rx_fifo:p[4].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_df9:dffpipe12|dffe14a[4]          ; yes                                                              ; yes                                        ;
; Rx_fifo:p[4].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_df9:dffpipe12|dffe14a[5]          ; yes                                                              ; yes                                        ;
; Rx_fifo:p[4].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_df9:dffpipe12|dffe14a[2]          ; yes                                                              ; yes                                        ;
; Rx_fifo:p[4].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_df9:dffpipe12|dffe14a[3]          ; yes                                                              ; yes                                        ;
; Rx_fifo:p[4].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_df9:dffpipe12|dffe14a[0]          ; yes                                                              ; yes                                        ;
; Rx_fifo:p[4].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_df9:dffpipe12|dffe14a[1]          ; yes                                                              ; yes                                        ;
; Rx_fifo:p[7].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_df9:dffpipe12|dffe14a[10]         ; yes                                                              ; yes                                        ;
; Rx_fifo:p[7].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_df9:dffpipe12|dffe14a[11]         ; yes                                                              ; yes                                        ;
; Rx_fifo:p[7].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_df9:dffpipe12|dffe14a[8]          ; yes                                                              ; yes                                        ;
; Rx_fifo:p[7].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_df9:dffpipe12|dffe14a[9]          ; yes                                                              ; yes                                        ;
; Rx_fifo:p[7].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_df9:dffpipe12|dffe14a[6]          ; yes                                                              ; yes                                        ;
; Rx_fifo:p[7].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_df9:dffpipe12|dffe14a[7]          ; yes                                                              ; yes                                        ;
; Rx_fifo:p[7].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_df9:dffpipe12|dffe14a[4]          ; yes                                                              ; yes                                        ;
; Rx_fifo:p[7].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_df9:dffpipe12|dffe14a[5]          ; yes                                                              ; yes                                        ;
; Rx_fifo:p[7].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_df9:dffpipe12|dffe14a[2]          ; yes                                                              ; yes                                        ;
; Rx_fifo:p[7].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_df9:dffpipe12|dffe14a[3]          ; yes                                                              ; yes                                        ;
; Rx_fifo:p[7].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_df9:dffpipe12|dffe14a[0]          ; yes                                                              ; yes                                        ;
; Rx_fifo:p[7].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_df9:dffpipe12|dffe14a[1]          ; yes                                                              ; yes                                        ;
; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_jmo1:auto_generated|alt_synch_pipe_3ql:rs_dgwp|dffpipe_nf9:dffpipe6|dffe7a[10]                                      ; yes                                                              ; yes                                        ;
; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_jmo1:auto_generated|alt_synch_pipe_3ql:rs_dgwp|dffpipe_nf9:dffpipe6|dffe7a[8]                                       ; yes                                                              ; yes                                        ;
; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_jmo1:auto_generated|alt_synch_pipe_3ql:rs_dgwp|dffpipe_nf9:dffpipe6|dffe7a[9]                                       ; yes                                                              ; yes                                        ;
; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_jmo1:auto_generated|alt_synch_pipe_3ql:rs_dgwp|dffpipe_nf9:dffpipe6|dffe7a[6]                                       ; yes                                                              ; yes                                        ;
; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_jmo1:auto_generated|alt_synch_pipe_3ql:rs_dgwp|dffpipe_nf9:dffpipe6|dffe7a[7]                                       ; yes                                                              ; yes                                        ;
; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_jmo1:auto_generated|alt_synch_pipe_3ql:rs_dgwp|dffpipe_nf9:dffpipe6|dffe7a[4]                                       ; yes                                                              ; yes                                        ;
; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_jmo1:auto_generated|alt_synch_pipe_3ql:rs_dgwp|dffpipe_nf9:dffpipe6|dffe7a[5]                                       ; yes                                                              ; yes                                        ;
; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_jmo1:auto_generated|alt_synch_pipe_3ql:rs_dgwp|dffpipe_nf9:dffpipe6|dffe7a[2]                                       ; yes                                                              ; yes                                        ;
; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_jmo1:auto_generated|alt_synch_pipe_3ql:rs_dgwp|dffpipe_nf9:dffpipe6|dffe7a[3]                                       ; yes                                                              ; yes                                        ;
; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_jmo1:auto_generated|alt_synch_pipe_3ql:rs_dgwp|dffpipe_nf9:dffpipe6|dffe7a[0]                                       ; yes                                                              ; yes                                        ;
; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_jmo1:auto_generated|alt_synch_pipe_3ql:rs_dgwp|dffpipe_nf9:dffpipe6|dffe7a[1]                                       ; yes                                                              ; yes                                        ;
; Rx_Audio_fifo:Rx_Audio_fifo_inst|dcfifo:dcfifo_component|dcfifo_ptn1:auto_generated|alt_synch_pipe_6ql:ws_dgrp|dffpipe_qf9:dffpipe8|dffe9a[12]                              ; yes                                                              ; yes                                        ;
; Rx_Audio_fifo:Rx_Audio_fifo_inst|dcfifo:dcfifo_component|dcfifo_ptn1:auto_generated|alt_synch_pipe_6ql:ws_dgrp|dffpipe_qf9:dffpipe8|dffe9a[10]                              ; yes                                                              ; yes                                        ;
; Rx_Audio_fifo:Rx_Audio_fifo_inst|dcfifo:dcfifo_component|dcfifo_ptn1:auto_generated|alt_synch_pipe_6ql:ws_dgrp|dffpipe_qf9:dffpipe8|dffe9a[11]                              ; yes                                                              ; yes                                        ;
; Rx_Audio_fifo:Rx_Audio_fifo_inst|dcfifo:dcfifo_component|dcfifo_ptn1:auto_generated|alt_synch_pipe_6ql:ws_dgrp|dffpipe_qf9:dffpipe8|dffe9a[8]                               ; yes                                                              ; yes                                        ;
; Rx_Audio_fifo:Rx_Audio_fifo_inst|dcfifo:dcfifo_component|dcfifo_ptn1:auto_generated|alt_synch_pipe_6ql:ws_dgrp|dffpipe_qf9:dffpipe8|dffe9a[9]                               ; yes                                                              ; yes                                        ;
; Rx_Audio_fifo:Rx_Audio_fifo_inst|dcfifo:dcfifo_component|dcfifo_ptn1:auto_generated|alt_synch_pipe_6ql:ws_dgrp|dffpipe_qf9:dffpipe8|dffe9a[6]                               ; yes                                                              ; yes                                        ;
; Rx_Audio_fifo:Rx_Audio_fifo_inst|dcfifo:dcfifo_component|dcfifo_ptn1:auto_generated|alt_synch_pipe_6ql:ws_dgrp|dffpipe_qf9:dffpipe8|dffe9a[7]                               ; yes                                                              ; yes                                        ;
; Rx_Audio_fifo:Rx_Audio_fifo_inst|dcfifo:dcfifo_component|dcfifo_ptn1:auto_generated|alt_synch_pipe_6ql:ws_dgrp|dffpipe_qf9:dffpipe8|dffe9a[4]                               ; yes                                                              ; yes                                        ;
; Rx_Audio_fifo:Rx_Audio_fifo_inst|dcfifo:dcfifo_component|dcfifo_ptn1:auto_generated|alt_synch_pipe_6ql:ws_dgrp|dffpipe_qf9:dffpipe8|dffe9a[5]                               ; yes                                                              ; yes                                        ;
; Rx_Audio_fifo:Rx_Audio_fifo_inst|dcfifo:dcfifo_component|dcfifo_ptn1:auto_generated|alt_synch_pipe_6ql:ws_dgrp|dffpipe_qf9:dffpipe8|dffe9a[2]                               ; yes                                                              ; yes                                        ;
; Rx_Audio_fifo:Rx_Audio_fifo_inst|dcfifo:dcfifo_component|dcfifo_ptn1:auto_generated|alt_synch_pipe_6ql:ws_dgrp|dffpipe_qf9:dffpipe8|dffe9a[3]                               ; yes                                                              ; yes                                        ;
; Rx_Audio_fifo:Rx_Audio_fifo_inst|dcfifo:dcfifo_component|dcfifo_ptn1:auto_generated|alt_synch_pipe_6ql:ws_dgrp|dffpipe_qf9:dffpipe8|dffe9a[0]                               ; yes                                                              ; yes                                        ;
; Rx_Audio_fifo:Rx_Audio_fifo_inst|dcfifo:dcfifo_component|dcfifo_ptn1:auto_generated|alt_synch_pipe_6ql:ws_dgrp|dffpipe_qf9:dffpipe8|dffe9a[1]                               ; yes                                                              ; yes                                        ;
; network:network_inst|arp:arp_inst|sync:sync_inst2|sync_chain[0]                                                                                                             ; yes                                                              ; yes                                        ;
; network:network_inst|dhcp:dhcp_inst|sync:sync_inst1|sync_chain[1]                                                                                                           ; yes                                                              ; yes                                        ;
; Mic_fifo:Mic_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hdm1:auto_generated|alt_synch_pipe_rpl:rs_dgwp|dffpipe_ff9:dffpipe9|dffe10a[9]              ; yes                                                              ; yes                                        ;
; Mic_fifo:Mic_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hdm1:auto_generated|alt_synch_pipe_rpl:rs_dgwp|dffpipe_ff9:dffpipe9|dffe10a[10]             ; yes                                                              ; yes                                        ;
; Mic_fifo:Mic_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hdm1:auto_generated|alt_synch_pipe_rpl:rs_dgwp|dffpipe_ff9:dffpipe9|dffe10a[7]              ; yes                                                              ; yes                                        ;
; Mic_fifo:Mic_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hdm1:auto_generated|alt_synch_pipe_rpl:rs_dgwp|dffpipe_ff9:dffpipe9|dffe10a[8]              ; yes                                                              ; yes                                        ;
; Mic_fifo:Mic_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hdm1:auto_generated|alt_synch_pipe_rpl:rs_dgwp|dffpipe_ff9:dffpipe9|dffe10a[5]              ; yes                                                              ; yes                                        ;
; Mic_fifo:Mic_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hdm1:auto_generated|alt_synch_pipe_rpl:rs_dgwp|dffpipe_ff9:dffpipe9|dffe10a[6]              ; yes                                                              ; yes                                        ;
; Mic_fifo:Mic_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hdm1:auto_generated|alt_synch_pipe_rpl:rs_dgwp|dffpipe_ff9:dffpipe9|dffe10a[3]              ; yes                                                              ; yes                                        ;
; Mic_fifo:Mic_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hdm1:auto_generated|alt_synch_pipe_rpl:rs_dgwp|dffpipe_ff9:dffpipe9|dffe10a[4]              ; yes                                                              ; yes                                        ;
; Mic_fifo:Mic_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hdm1:auto_generated|alt_synch_pipe_rpl:rs_dgwp|dffpipe_ff9:dffpipe9|dffe10a[1]              ; yes                                                              ; yes                                        ;
; Mic_fifo:Mic_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hdm1:auto_generated|alt_synch_pipe_rpl:rs_dgwp|dffpipe_ff9:dffpipe9|dffe10a[2]              ; yes                                                              ; yes                                        ;
; Mic_fifo:Mic_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hdm1:auto_generated|alt_synch_pipe_rpl:rs_dgwp|dffpipe_ff9:dffpipe9|dffe10a[0]              ; yes                                                              ; yes                                        ;
; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_83o1:auto_generated|alt_synch_pipe_upl:ws_dgrp|dffpipe_if9:dffpipe17|dffe19a[14]                       ; yes                                                              ; yes                                        ;
; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_83o1:auto_generated|alt_synch_pipe_upl:ws_dgrp|dffpipe_if9:dffpipe17|dffe19a[12]                       ; yes                                                              ; yes                                        ;
; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_83o1:auto_generated|alt_synch_pipe_upl:ws_dgrp|dffpipe_if9:dffpipe17|dffe19a[13]                       ; yes                                                              ; yes                                        ;
; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_83o1:auto_generated|alt_synch_pipe_upl:ws_dgrp|dffpipe_if9:dffpipe17|dffe19a[10]                       ; yes                                                              ; yes                                        ;
; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_83o1:auto_generated|alt_synch_pipe_upl:ws_dgrp|dffpipe_if9:dffpipe17|dffe19a[11]                       ; yes                                                              ; yes                                        ;
; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_83o1:auto_generated|alt_synch_pipe_upl:ws_dgrp|dffpipe_if9:dffpipe17|dffe19a[8]                        ; yes                                                              ; yes                                        ;
; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_83o1:auto_generated|alt_synch_pipe_upl:ws_dgrp|dffpipe_if9:dffpipe17|dffe19a[9]                        ; yes                                                              ; yes                                        ;
; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_83o1:auto_generated|alt_synch_pipe_upl:ws_dgrp|dffpipe_if9:dffpipe17|dffe19a[6]                        ; yes                                                              ; yes                                        ;
; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_83o1:auto_generated|alt_synch_pipe_upl:ws_dgrp|dffpipe_if9:dffpipe17|dffe19a[7]                        ; yes                                                              ; yes                                        ;
; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_83o1:auto_generated|alt_synch_pipe_upl:ws_dgrp|dffpipe_if9:dffpipe17|dffe19a[4]                        ; yes                                                              ; yes                                        ;
; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_83o1:auto_generated|alt_synch_pipe_upl:ws_dgrp|dffpipe_if9:dffpipe17|dffe19a[5]                        ; yes                                                              ; yes                                        ;
; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_83o1:auto_generated|alt_synch_pipe_upl:ws_dgrp|dffpipe_if9:dffpipe17|dffe19a[2]                        ; yes                                                              ; yes                                        ;
; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_83o1:auto_generated|alt_synch_pipe_upl:ws_dgrp|dffpipe_if9:dffpipe17|dffe19a[3]                        ; yes                                                              ; yes                                        ;
; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_83o1:auto_generated|alt_synch_pipe_upl:ws_dgrp|dffpipe_if9:dffpipe17|dffe19a[0]                        ; yes                                                              ; yes                                        ;
; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_83o1:auto_generated|alt_synch_pipe_upl:ws_dgrp|dffpipe_if9:dffpipe17|dffe19a[1]                        ; yes                                                              ; yes                                        ;
; Rx_fifo:p[2].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_df9:dffpipe12|dffe13a[10]         ; yes                                                              ; yes                                        ;
; Rx_fifo:p[2].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_df9:dffpipe12|dffe13a[11]         ; yes                                                              ; yes                                        ;
; Rx_fifo:p[2].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_df9:dffpipe12|dffe13a[8]          ; yes                                                              ; yes                                        ;
; Rx_fifo:p[2].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_df9:dffpipe12|dffe13a[9]          ; yes                                                              ; yes                                        ;
; Rx_fifo:p[2].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_df9:dffpipe12|dffe13a[6]          ; yes                                                              ; yes                                        ;
; Rx_fifo:p[2].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_df9:dffpipe12|dffe13a[7]          ; yes                                                              ; yes                                        ;
; Rx_fifo:p[2].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_df9:dffpipe12|dffe13a[4]          ; yes                                                              ; yes                                        ;
; Rx_fifo:p[2].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_df9:dffpipe12|dffe13a[5]          ; yes                                                              ; yes                                        ;
; Rx_fifo:p[2].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_df9:dffpipe12|dffe13a[2]          ; yes                                                              ; yes                                        ;
; Rx_fifo:p[2].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_df9:dffpipe12|dffe13a[3]          ; yes                                                              ; yes                                        ;
; Rx_fifo:p[2].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_df9:dffpipe12|dffe13a[0]          ; yes                                                              ; yes                                        ;
; Rx_fifo:p[2].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_df9:dffpipe12|dffe13a[1]          ; yes                                                              ; yes                                        ;
; Rx_fifo:Rx1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_df9:dffpipe12|dffe13a[10]             ; yes                                                              ; yes                                        ;
; Rx_fifo:Rx1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_df9:dffpipe12|dffe13a[11]             ; yes                                                              ; yes                                        ;
; Rx_fifo:Rx1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_df9:dffpipe12|dffe13a[8]              ; yes                                                              ; yes                                        ;
; Rx_fifo:Rx1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_df9:dffpipe12|dffe13a[9]              ; yes                                                              ; yes                                        ;
; Rx_fifo:Rx1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_df9:dffpipe12|dffe13a[6]              ; yes                                                              ; yes                                        ;
; Rx_fifo:Rx1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_df9:dffpipe12|dffe13a[7]              ; yes                                                              ; yes                                        ;
; Rx_fifo:Rx1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_df9:dffpipe12|dffe13a[4]              ; yes                                                              ; yes                                        ;
; Rx_fifo:Rx1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_df9:dffpipe12|dffe13a[5]              ; yes                                                              ; yes                                        ;
; Rx_fifo:Rx1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_df9:dffpipe12|dffe13a[2]              ; yes                                                              ; yes                                        ;
; Rx_fifo:Rx1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_df9:dffpipe12|dffe13a[3]              ; yes                                                              ; yes                                        ;
; Rx_fifo:Rx1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_df9:dffpipe12|dffe13a[0]              ; yes                                                              ; yes                                        ;
; Rx_fifo:Rx1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_df9:dffpipe12|dffe13a[1]              ; yes                                                              ; yes                                        ;
; Rx_fifo:Rx0_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_df9:dffpipe12|dffe13a[10]             ; yes                                                              ; yes                                        ;
; Rx_fifo:Rx0_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_df9:dffpipe12|dffe13a[11]             ; yes                                                              ; yes                                        ;
; Rx_fifo:Rx0_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_df9:dffpipe12|dffe13a[8]              ; yes                                                              ; yes                                        ;
; Rx_fifo:Rx0_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_df9:dffpipe12|dffe13a[9]              ; yes                                                              ; yes                                        ;
; Rx_fifo:Rx0_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_df9:dffpipe12|dffe13a[6]              ; yes                                                              ; yes                                        ;
; Rx_fifo:Rx0_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_df9:dffpipe12|dffe13a[7]              ; yes                                                              ; yes                                        ;
; Rx_fifo:Rx0_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_df9:dffpipe12|dffe13a[4]              ; yes                                                              ; yes                                        ;
; Rx_fifo:Rx0_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_df9:dffpipe12|dffe13a[5]              ; yes                                                              ; yes                                        ;
; Rx_fifo:Rx0_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_df9:dffpipe12|dffe13a[2]              ; yes                                                              ; yes                                        ;
; Rx_fifo:Rx0_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_df9:dffpipe12|dffe13a[3]              ; yes                                                              ; yes                                        ;
; Rx_fifo:Rx0_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_df9:dffpipe12|dffe13a[0]              ; yes                                                              ; yes                                        ;
; Rx_fifo:Rx0_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_df9:dffpipe12|dffe13a[1]              ; yes                                                              ; yes                                        ;
; Rx_fifo:p[3].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_df9:dffpipe12|dffe13a[10]         ; yes                                                              ; yes                                        ;
; Rx_fifo:p[3].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_df9:dffpipe12|dffe13a[11]         ; yes                                                              ; yes                                        ;
; Rx_fifo:p[3].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_df9:dffpipe12|dffe13a[8]          ; yes                                                              ; yes                                        ;
; Rx_fifo:p[3].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_df9:dffpipe12|dffe13a[9]          ; yes                                                              ; yes                                        ;
; Rx_fifo:p[3].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_df9:dffpipe12|dffe13a[6]          ; yes                                                              ; yes                                        ;
; Rx_fifo:p[3].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_df9:dffpipe12|dffe13a[7]          ; yes                                                              ; yes                                        ;
; Rx_fifo:p[3].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_df9:dffpipe12|dffe13a[4]          ; yes                                                              ; yes                                        ;
; Rx_fifo:p[3].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_df9:dffpipe12|dffe13a[5]          ; yes                                                              ; yes                                        ;
; Rx_fifo:p[3].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_df9:dffpipe12|dffe13a[2]          ; yes                                                              ; yes                                        ;
; Rx_fifo:p[3].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_df9:dffpipe12|dffe13a[3]          ; yes                                                              ; yes                                        ;
; Rx_fifo:p[3].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_df9:dffpipe12|dffe13a[0]          ; yes                                                              ; yes                                        ;
; Rx_fifo:p[3].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_df9:dffpipe12|dffe13a[1]          ; yes                                                              ; yes                                        ;
; Rx_fifo:p[5].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_df9:dffpipe12|dffe13a[10]         ; yes                                                              ; yes                                        ;
; Rx_fifo:p[5].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_df9:dffpipe12|dffe13a[11]         ; yes                                                              ; yes                                        ;
; Rx_fifo:p[5].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_df9:dffpipe12|dffe13a[8]          ; yes                                                              ; yes                                        ;
; Rx_fifo:p[5].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_df9:dffpipe12|dffe13a[9]          ; yes                                                              ; yes                                        ;
; Rx_fifo:p[5].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_df9:dffpipe12|dffe13a[6]          ; yes                                                              ; yes                                        ;
; Rx_fifo:p[5].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_df9:dffpipe12|dffe13a[7]          ; yes                                                              ; yes                                        ;
; Rx_fifo:p[5].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_df9:dffpipe12|dffe13a[4]          ; yes                                                              ; yes                                        ;
; Rx_fifo:p[5].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_df9:dffpipe12|dffe13a[5]          ; yes                                                              ; yes                                        ;
; Rx_fifo:p[5].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_df9:dffpipe12|dffe13a[2]          ; yes                                                              ; yes                                        ;
; Rx_fifo:p[5].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_df9:dffpipe12|dffe13a[3]          ; yes                                                              ; yes                                        ;
; Rx_fifo:p[5].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_df9:dffpipe12|dffe13a[0]          ; yes                                                              ; yes                                        ;
; Rx_fifo:p[5].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_df9:dffpipe12|dffe13a[1]          ; yes                                                              ; yes                                        ;
; Rx_fifo:p[6].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_df9:dffpipe12|dffe13a[10]         ; yes                                                              ; yes                                        ;
; Rx_fifo:p[6].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_df9:dffpipe12|dffe13a[11]         ; yes                                                              ; yes                                        ;
; Rx_fifo:p[6].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_df9:dffpipe12|dffe13a[8]          ; yes                                                              ; yes                                        ;
; Rx_fifo:p[6].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_df9:dffpipe12|dffe13a[9]          ; yes                                                              ; yes                                        ;
; Rx_fifo:p[6].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_df9:dffpipe12|dffe13a[6]          ; yes                                                              ; yes                                        ;
; Rx_fifo:p[6].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_df9:dffpipe12|dffe13a[7]          ; yes                                                              ; yes                                        ;
; Rx_fifo:p[6].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_df9:dffpipe12|dffe13a[4]          ; yes                                                              ; yes                                        ;
; Rx_fifo:p[6].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_df9:dffpipe12|dffe13a[5]          ; yes                                                              ; yes                                        ;
; Rx_fifo:p[6].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_df9:dffpipe12|dffe13a[2]          ; yes                                                              ; yes                                        ;
; Rx_fifo:p[6].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_df9:dffpipe12|dffe13a[3]          ; yes                                                              ; yes                                        ;
; Rx_fifo:p[6].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_df9:dffpipe12|dffe13a[0]          ; yes                                                              ; yes                                        ;
; Rx_fifo:p[6].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_df9:dffpipe12|dffe13a[1]          ; yes                                                              ; yes                                        ;
; Rx_fifo:p[4].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_df9:dffpipe12|dffe13a[10]         ; yes                                                              ; yes                                        ;
; Rx_fifo:p[4].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_df9:dffpipe12|dffe13a[11]         ; yes                                                              ; yes                                        ;
; Rx_fifo:p[4].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_df9:dffpipe12|dffe13a[8]          ; yes                                                              ; yes                                        ;
; Rx_fifo:p[4].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_df9:dffpipe12|dffe13a[9]          ; yes                                                              ; yes                                        ;
; Rx_fifo:p[4].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_df9:dffpipe12|dffe13a[6]          ; yes                                                              ; yes                                        ;
; Rx_fifo:p[4].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_df9:dffpipe12|dffe13a[7]          ; yes                                                              ; yes                                        ;
; Rx_fifo:p[4].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_df9:dffpipe12|dffe13a[4]          ; yes                                                              ; yes                                        ;
; Rx_fifo:p[4].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_df9:dffpipe12|dffe13a[5]          ; yes                                                              ; yes                                        ;
; Rx_fifo:p[4].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_df9:dffpipe12|dffe13a[2]          ; yes                                                              ; yes                                        ;
; Rx_fifo:p[4].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_df9:dffpipe12|dffe13a[3]          ; yes                                                              ; yes                                        ;
; Rx_fifo:p[4].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_df9:dffpipe12|dffe13a[0]          ; yes                                                              ; yes                                        ;
; Rx_fifo:p[4].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_df9:dffpipe12|dffe13a[1]          ; yes                                                              ; yes                                        ;
; Rx_fifo:p[7].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_df9:dffpipe12|dffe13a[10]         ; yes                                                              ; yes                                        ;
; Rx_fifo:p[7].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_df9:dffpipe12|dffe13a[11]         ; yes                                                              ; yes                                        ;
; Rx_fifo:p[7].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_df9:dffpipe12|dffe13a[8]          ; yes                                                              ; yes                                        ;
; Rx_fifo:p[7].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_df9:dffpipe12|dffe13a[9]          ; yes                                                              ; yes                                        ;
; Rx_fifo:p[7].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_df9:dffpipe12|dffe13a[6]          ; yes                                                              ; yes                                        ;
; Rx_fifo:p[7].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_df9:dffpipe12|dffe13a[7]          ; yes                                                              ; yes                                        ;
; Rx_fifo:p[7].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_df9:dffpipe12|dffe13a[4]          ; yes                                                              ; yes                                        ;
; Rx_fifo:p[7].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_df9:dffpipe12|dffe13a[5]          ; yes                                                              ; yes                                        ;
; Rx_fifo:p[7].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_df9:dffpipe12|dffe13a[2]          ; yes                                                              ; yes                                        ;
; Rx_fifo:p[7].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_df9:dffpipe12|dffe13a[3]          ; yes                                                              ; yes                                        ;
; Rx_fifo:p[7].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_df9:dffpipe12|dffe13a[0]          ; yes                                                              ; yes                                        ;
; Rx_fifo:p[7].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_df9:dffpipe12|dffe13a[1]          ; yes                                                              ; yes                                        ;
; network:network_inst|arp:arp_inst|sync:sync_inst2|sync_chain[1]                                                                                                             ; yes                                                              ; yes                                        ;
; sync:sync_inst2|sync_chain[0]                                                                                                                                               ; yes                                                              ; yes                                        ;
; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_83o1:auto_generated|alt_synch_pipe_upl:ws_dgrp|dffpipe_if9:dffpipe17|dffe18a[14]                       ; yes                                                              ; yes                                        ;
; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_83o1:auto_generated|alt_synch_pipe_upl:ws_dgrp|dffpipe_if9:dffpipe17|dffe18a[12]                       ; yes                                                              ; yes                                        ;
; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_83o1:auto_generated|alt_synch_pipe_upl:ws_dgrp|dffpipe_if9:dffpipe17|dffe18a[13]                       ; yes                                                              ; yes                                        ;
; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_83o1:auto_generated|alt_synch_pipe_upl:ws_dgrp|dffpipe_if9:dffpipe17|dffe18a[10]                       ; yes                                                              ; yes                                        ;
; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_83o1:auto_generated|alt_synch_pipe_upl:ws_dgrp|dffpipe_if9:dffpipe17|dffe18a[11]                       ; yes                                                              ; yes                                        ;
; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_83o1:auto_generated|alt_synch_pipe_upl:ws_dgrp|dffpipe_if9:dffpipe17|dffe18a[8]                        ; yes                                                              ; yes                                        ;
; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_83o1:auto_generated|alt_synch_pipe_upl:ws_dgrp|dffpipe_if9:dffpipe17|dffe18a[9]                        ; yes                                                              ; yes                                        ;
; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_83o1:auto_generated|alt_synch_pipe_upl:ws_dgrp|dffpipe_if9:dffpipe17|dffe18a[6]                        ; yes                                                              ; yes                                        ;
; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_83o1:auto_generated|alt_synch_pipe_upl:ws_dgrp|dffpipe_if9:dffpipe17|dffe18a[7]                        ; yes                                                              ; yes                                        ;
; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_83o1:auto_generated|alt_synch_pipe_upl:ws_dgrp|dffpipe_if9:dffpipe17|dffe18a[4]                        ; yes                                                              ; yes                                        ;
; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_83o1:auto_generated|alt_synch_pipe_upl:ws_dgrp|dffpipe_if9:dffpipe17|dffe18a[5]                        ; yes                                                              ; yes                                        ;
; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_83o1:auto_generated|alt_synch_pipe_upl:ws_dgrp|dffpipe_if9:dffpipe17|dffe18a[2]                        ; yes                                                              ; yes                                        ;
; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_83o1:auto_generated|alt_synch_pipe_upl:ws_dgrp|dffpipe_if9:dffpipe17|dffe18a[3]                        ; yes                                                              ; yes                                        ;
; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_83o1:auto_generated|alt_synch_pipe_upl:ws_dgrp|dffpipe_if9:dffpipe17|dffe18a[0]                        ; yes                                                              ; yes                                        ;
; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_83o1:auto_generated|alt_synch_pipe_upl:ws_dgrp|dffpipe_if9:dffpipe17|dffe18a[1]                        ; yes                                                              ; yes                                        ;
; Rx_fifo:p[2].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_ef9:dffpipe15|dffe17a[10]         ; yes                                                              ; yes                                        ;
; Rx_fifo:p[2].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_ef9:dffpipe15|dffe17a[11]         ; yes                                                              ; yes                                        ;
; Rx_fifo:p[2].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_ef9:dffpipe15|dffe17a[8]          ; yes                                                              ; yes                                        ;
; Rx_fifo:p[2].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_ef9:dffpipe15|dffe17a[9]          ; yes                                                              ; yes                                        ;
; Rx_fifo:p[2].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_ef9:dffpipe15|dffe17a[6]          ; yes                                                              ; yes                                        ;
; Rx_fifo:p[2].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_ef9:dffpipe15|dffe17a[7]          ; yes                                                              ; yes                                        ;
; Rx_fifo:p[2].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_ef9:dffpipe15|dffe17a[4]          ; yes                                                              ; yes                                        ;
; Rx_fifo:p[2].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_ef9:dffpipe15|dffe17a[5]          ; yes                                                              ; yes                                        ;
; Rx_fifo:p[2].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_ef9:dffpipe15|dffe17a[2]          ; yes                                                              ; yes                                        ;
; Rx_fifo:p[2].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_ef9:dffpipe15|dffe17a[3]          ; yes                                                              ; yes                                        ;
; Rx_fifo:p[2].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_ef9:dffpipe15|dffe17a[0]          ; yes                                                              ; yes                                        ;
; Rx_fifo:p[2].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_ef9:dffpipe15|dffe17a[1]          ; yes                                                              ; yes                                        ;
; Rx_fifo:Rx1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_ef9:dffpipe15|dffe17a[10]             ; yes                                                              ; yes                                        ;
; Rx_fifo:Rx1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_ef9:dffpipe15|dffe17a[11]             ; yes                                                              ; yes                                        ;
; Rx_fifo:Rx1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_ef9:dffpipe15|dffe17a[8]              ; yes                                                              ; yes                                        ;
; Rx_fifo:Rx1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_ef9:dffpipe15|dffe17a[9]              ; yes                                                              ; yes                                        ;
; Rx_fifo:Rx1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_ef9:dffpipe15|dffe17a[6]              ; yes                                                              ; yes                                        ;
; Rx_fifo:Rx1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_ef9:dffpipe15|dffe17a[7]              ; yes                                                              ; yes                                        ;
; Rx_fifo:Rx1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_ef9:dffpipe15|dffe17a[4]              ; yes                                                              ; yes                                        ;
; Rx_fifo:Rx1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_ef9:dffpipe15|dffe17a[5]              ; yes                                                              ; yes                                        ;
; Rx_fifo:Rx1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_ef9:dffpipe15|dffe17a[2]              ; yes                                                              ; yes                                        ;
; Rx_fifo:Rx1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_ef9:dffpipe15|dffe17a[3]              ; yes                                                              ; yes                                        ;
; Rx_fifo:Rx1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_ef9:dffpipe15|dffe17a[0]              ; yes                                                              ; yes                                        ;
; Rx_fifo:Rx1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_ef9:dffpipe15|dffe17a[1]              ; yes                                                              ; yes                                        ;
; Rx_fifo:Rx0_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_ef9:dffpipe15|dffe17a[10]             ; yes                                                              ; yes                                        ;
; Rx_fifo:Rx0_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_ef9:dffpipe15|dffe17a[11]             ; yes                                                              ; yes                                        ;
; Rx_fifo:Rx0_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_ef9:dffpipe15|dffe17a[8]              ; yes                                                              ; yes                                        ;
; Rx_fifo:Rx0_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_ef9:dffpipe15|dffe17a[9]              ; yes                                                              ; yes                                        ;
; Rx_fifo:Rx0_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_ef9:dffpipe15|dffe17a[6]              ; yes                                                              ; yes                                        ;
; Rx_fifo:Rx0_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_ef9:dffpipe15|dffe17a[7]              ; yes                                                              ; yes                                        ;
; Rx_fifo:Rx0_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_ef9:dffpipe15|dffe17a[4]              ; yes                                                              ; yes                                        ;
; Rx_fifo:Rx0_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_ef9:dffpipe15|dffe17a[5]              ; yes                                                              ; yes                                        ;
; Rx_fifo:Rx0_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_ef9:dffpipe15|dffe17a[2]              ; yes                                                              ; yes                                        ;
; Rx_fifo:Rx0_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_ef9:dffpipe15|dffe17a[3]              ; yes                                                              ; yes                                        ;
; Rx_fifo:Rx0_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_ef9:dffpipe15|dffe17a[0]              ; yes                                                              ; yes                                        ;
; Rx_fifo:Rx0_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_ef9:dffpipe15|dffe17a[1]              ; yes                                                              ; yes                                        ;
; Rx_fifo:p[3].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_ef9:dffpipe15|dffe17a[10]         ; yes                                                              ; yes                                        ;
; Rx_fifo:p[3].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_ef9:dffpipe15|dffe17a[11]         ; yes                                                              ; yes                                        ;
; Rx_fifo:p[3].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_ef9:dffpipe15|dffe17a[8]          ; yes                                                              ; yes                                        ;
; Rx_fifo:p[3].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_ef9:dffpipe15|dffe17a[9]          ; yes                                                              ; yes                                        ;
; Rx_fifo:p[3].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_ef9:dffpipe15|dffe17a[6]          ; yes                                                              ; yes                                        ;
; Rx_fifo:p[3].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_ef9:dffpipe15|dffe17a[7]          ; yes                                                              ; yes                                        ;
; Rx_fifo:p[3].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_ef9:dffpipe15|dffe17a[4]          ; yes                                                              ; yes                                        ;
; Rx_fifo:p[3].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_ef9:dffpipe15|dffe17a[5]          ; yes                                                              ; yes                                        ;
; Rx_fifo:p[3].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_ef9:dffpipe15|dffe17a[2]          ; yes                                                              ; yes                                        ;
; Rx_fifo:p[3].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_ef9:dffpipe15|dffe17a[3]          ; yes                                                              ; yes                                        ;
; Rx_fifo:p[3].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_ef9:dffpipe15|dffe17a[0]          ; yes                                                              ; yes                                        ;
; Rx_fifo:p[3].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_ef9:dffpipe15|dffe17a[1]          ; yes                                                              ; yes                                        ;
; Rx_fifo:p[5].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_ef9:dffpipe15|dffe17a[10]         ; yes                                                              ; yes                                        ;
; Rx_fifo:p[5].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_ef9:dffpipe15|dffe17a[11]         ; yes                                                              ; yes                                        ;
; Rx_fifo:p[5].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_ef9:dffpipe15|dffe17a[8]          ; yes                                                              ; yes                                        ;
; Rx_fifo:p[5].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_ef9:dffpipe15|dffe17a[9]          ; yes                                                              ; yes                                        ;
; Rx_fifo:p[5].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_ef9:dffpipe15|dffe17a[6]          ; yes                                                              ; yes                                        ;
; Rx_fifo:p[5].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_ef9:dffpipe15|dffe17a[7]          ; yes                                                              ; yes                                        ;
; Rx_fifo:p[5].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_ef9:dffpipe15|dffe17a[4]          ; yes                                                              ; yes                                        ;
; Rx_fifo:p[5].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_ef9:dffpipe15|dffe17a[5]          ; yes                                                              ; yes                                        ;
; Rx_fifo:p[5].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_ef9:dffpipe15|dffe17a[2]          ; yes                                                              ; yes                                        ;
; Rx_fifo:p[5].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_ef9:dffpipe15|dffe17a[3]          ; yes                                                              ; yes                                        ;
; Rx_fifo:p[5].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_ef9:dffpipe15|dffe17a[0]          ; yes                                                              ; yes                                        ;
; Rx_fifo:p[5].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_ef9:dffpipe15|dffe17a[1]          ; yes                                                              ; yes                                        ;
; Rx_fifo:p[6].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_ef9:dffpipe15|dffe17a[10]         ; yes                                                              ; yes                                        ;
; Rx_fifo:p[6].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_ef9:dffpipe15|dffe17a[11]         ; yes                                                              ; yes                                        ;
; Rx_fifo:p[6].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_ef9:dffpipe15|dffe17a[8]          ; yes                                                              ; yes                                        ;
; Rx_fifo:p[6].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_ef9:dffpipe15|dffe17a[9]          ; yes                                                              ; yes                                        ;
; Rx_fifo:p[6].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_ef9:dffpipe15|dffe17a[6]          ; yes                                                              ; yes                                        ;
; Rx_fifo:p[6].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_ef9:dffpipe15|dffe17a[7]          ; yes                                                              ; yes                                        ;
; Rx_fifo:p[6].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_ef9:dffpipe15|dffe17a[4]          ; yes                                                              ; yes                                        ;
; Rx_fifo:p[6].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_ef9:dffpipe15|dffe17a[5]          ; yes                                                              ; yes                                        ;
; Rx_fifo:p[6].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_ef9:dffpipe15|dffe17a[2]          ; yes                                                              ; yes                                        ;
; Rx_fifo:p[6].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_ef9:dffpipe15|dffe17a[3]          ; yes                                                              ; yes                                        ;
; Rx_fifo:p[6].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_ef9:dffpipe15|dffe17a[0]          ; yes                                                              ; yes                                        ;
; Rx_fifo:p[6].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_ef9:dffpipe15|dffe17a[1]          ; yes                                                              ; yes                                        ;
; Rx_fifo:p[4].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_ef9:dffpipe15|dffe17a[10]         ; yes                                                              ; yes                                        ;
; Rx_fifo:p[4].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_ef9:dffpipe15|dffe17a[11]         ; yes                                                              ; yes                                        ;
; Rx_fifo:p[4].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_ef9:dffpipe15|dffe17a[8]          ; yes                                                              ; yes                                        ;
; Rx_fifo:p[4].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_ef9:dffpipe15|dffe17a[9]          ; yes                                                              ; yes                                        ;
; Rx_fifo:p[4].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_ef9:dffpipe15|dffe17a[6]          ; yes                                                              ; yes                                        ;
; Rx_fifo:p[4].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_ef9:dffpipe15|dffe17a[7]          ; yes                                                              ; yes                                        ;
; Rx_fifo:p[4].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_ef9:dffpipe15|dffe17a[4]          ; yes                                                              ; yes                                        ;
; Rx_fifo:p[4].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_ef9:dffpipe15|dffe17a[5]          ; yes                                                              ; yes                                        ;
; Rx_fifo:p[4].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_ef9:dffpipe15|dffe17a[2]          ; yes                                                              ; yes                                        ;
; Rx_fifo:p[4].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_ef9:dffpipe15|dffe17a[3]          ; yes                                                              ; yes                                        ;
; Rx_fifo:p[4].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_ef9:dffpipe15|dffe17a[0]          ; yes                                                              ; yes                                        ;
; Rx_fifo:p[4].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_ef9:dffpipe15|dffe17a[1]          ; yes                                                              ; yes                                        ;
; Rx_fifo:p[7].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_ef9:dffpipe15|dffe17a[10]         ; yes                                                              ; yes                                        ;
; Rx_fifo:p[7].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_ef9:dffpipe15|dffe17a[11]         ; yes                                                              ; yes                                        ;
; Rx_fifo:p[7].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_ef9:dffpipe15|dffe17a[8]          ; yes                                                              ; yes                                        ;
; Rx_fifo:p[7].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_ef9:dffpipe15|dffe17a[9]          ; yes                                                              ; yes                                        ;
; Rx_fifo:p[7].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_ef9:dffpipe15|dffe17a[6]          ; yes                                                              ; yes                                        ;
; Rx_fifo:p[7].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_ef9:dffpipe15|dffe17a[7]          ; yes                                                              ; yes                                        ;
; Rx_fifo:p[7].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_ef9:dffpipe15|dffe17a[4]          ; yes                                                              ; yes                                        ;
; Rx_fifo:p[7].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_ef9:dffpipe15|dffe17a[5]          ; yes                                                              ; yes                                        ;
; Rx_fifo:p[7].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_ef9:dffpipe15|dffe17a[2]          ; yes                                                              ; yes                                        ;
; Rx_fifo:p[7].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_ef9:dffpipe15|dffe17a[3]          ; yes                                                              ; yes                                        ;
; Rx_fifo:p[7].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_ef9:dffpipe15|dffe17a[0]          ; yes                                                              ; yes                                        ;
; Rx_fifo:p[7].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_ef9:dffpipe15|dffe17a[1]          ; yes                                                              ; yes                                        ;
; sync:sync_inst2|sync_chain[1]                                                                                                                                               ; yes                                                              ; yes                                        ;
; Rx_fifo:p[2].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_ef9:dffpipe15|dffe16a[10]         ; yes                                                              ; yes                                        ;
; Rx_fifo:p[2].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_ef9:dffpipe15|dffe16a[11]         ; yes                                                              ; yes                                        ;
; Rx_fifo:p[2].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_ef9:dffpipe15|dffe16a[8]          ; yes                                                              ; yes                                        ;
; Rx_fifo:p[2].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_ef9:dffpipe15|dffe16a[9]          ; yes                                                              ; yes                                        ;
; Rx_fifo:p[2].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_ef9:dffpipe15|dffe16a[6]          ; yes                                                              ; yes                                        ;
; Rx_fifo:p[2].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_ef9:dffpipe15|dffe16a[7]          ; yes                                                              ; yes                                        ;
; Rx_fifo:p[2].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_ef9:dffpipe15|dffe16a[4]          ; yes                                                              ; yes                                        ;
; Rx_fifo:p[2].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_ef9:dffpipe15|dffe16a[5]          ; yes                                                              ; yes                                        ;
; Rx_fifo:p[2].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_ef9:dffpipe15|dffe16a[2]          ; yes                                                              ; yes                                        ;
; Rx_fifo:p[2].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_ef9:dffpipe15|dffe16a[3]          ; yes                                                              ; yes                                        ;
; Rx_fifo:p[2].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_ef9:dffpipe15|dffe16a[0]          ; yes                                                              ; yes                                        ;
; Rx_fifo:p[2].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_ef9:dffpipe15|dffe16a[1]          ; yes                                                              ; yes                                        ;
; Rx_fifo:Rx1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_ef9:dffpipe15|dffe16a[10]             ; yes                                                              ; yes                                        ;
; Rx_fifo:Rx1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_ef9:dffpipe15|dffe16a[11]             ; yes                                                              ; yes                                        ;
; Rx_fifo:Rx1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_ef9:dffpipe15|dffe16a[8]              ; yes                                                              ; yes                                        ;
; Rx_fifo:Rx1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_ef9:dffpipe15|dffe16a[9]              ; yes                                                              ; yes                                        ;
; Rx_fifo:Rx1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_ef9:dffpipe15|dffe16a[6]              ; yes                                                              ; yes                                        ;
; Rx_fifo:Rx1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_ef9:dffpipe15|dffe16a[7]              ; yes                                                              ; yes                                        ;
; Rx_fifo:Rx1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_ef9:dffpipe15|dffe16a[4]              ; yes                                                              ; yes                                        ;
; Rx_fifo:Rx1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_ef9:dffpipe15|dffe16a[5]              ; yes                                                              ; yes                                        ;
; Rx_fifo:Rx1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_ef9:dffpipe15|dffe16a[2]              ; yes                                                              ; yes                                        ;
; Rx_fifo:Rx1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_ef9:dffpipe15|dffe16a[3]              ; yes                                                              ; yes                                        ;
; Rx_fifo:Rx1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_ef9:dffpipe15|dffe16a[0]              ; yes                                                              ; yes                                        ;
; Rx_fifo:Rx1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_ef9:dffpipe15|dffe16a[1]              ; yes                                                              ; yes                                        ;
; Rx_fifo:Rx0_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_ef9:dffpipe15|dffe16a[10]             ; yes                                                              ; yes                                        ;
; Rx_fifo:Rx0_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_ef9:dffpipe15|dffe16a[11]             ; yes                                                              ; yes                                        ;
; Rx_fifo:Rx0_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_ef9:dffpipe15|dffe16a[8]              ; yes                                                              ; yes                                        ;
; Rx_fifo:Rx0_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_ef9:dffpipe15|dffe16a[9]              ; yes                                                              ; yes                                        ;
; Rx_fifo:Rx0_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_ef9:dffpipe15|dffe16a[6]              ; yes                                                              ; yes                                        ;
; Rx_fifo:Rx0_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_ef9:dffpipe15|dffe16a[7]              ; yes                                                              ; yes                                        ;
; Rx_fifo:Rx0_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_ef9:dffpipe15|dffe16a[4]              ; yes                                                              ; yes                                        ;
; Rx_fifo:Rx0_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_ef9:dffpipe15|dffe16a[5]              ; yes                                                              ; yes                                        ;
; Rx_fifo:Rx0_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_ef9:dffpipe15|dffe16a[2]              ; yes                                                              ; yes                                        ;
; Rx_fifo:Rx0_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_ef9:dffpipe15|dffe16a[3]              ; yes                                                              ; yes                                        ;
; Rx_fifo:Rx0_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_ef9:dffpipe15|dffe16a[0]              ; yes                                                              ; yes                                        ;
; Rx_fifo:Rx0_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_ef9:dffpipe15|dffe16a[1]              ; yes                                                              ; yes                                        ;
; Rx_fifo:p[3].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_ef9:dffpipe15|dffe16a[10]         ; yes                                                              ; yes                                        ;
; Rx_fifo:p[3].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_ef9:dffpipe15|dffe16a[11]         ; yes                                                              ; yes                                        ;
; Rx_fifo:p[3].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_ef9:dffpipe15|dffe16a[8]          ; yes                                                              ; yes                                        ;
; Rx_fifo:p[3].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_ef9:dffpipe15|dffe16a[9]          ; yes                                                              ; yes                                        ;
; Rx_fifo:p[3].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_ef9:dffpipe15|dffe16a[6]          ; yes                                                              ; yes                                        ;
; Rx_fifo:p[3].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_ef9:dffpipe15|dffe16a[7]          ; yes                                                              ; yes                                        ;
; Rx_fifo:p[3].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_ef9:dffpipe15|dffe16a[4]          ; yes                                                              ; yes                                        ;
; Rx_fifo:p[3].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_ef9:dffpipe15|dffe16a[5]          ; yes                                                              ; yes                                        ;
; Rx_fifo:p[3].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_ef9:dffpipe15|dffe16a[2]          ; yes                                                              ; yes                                        ;
; Rx_fifo:p[3].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_ef9:dffpipe15|dffe16a[3]          ; yes                                                              ; yes                                        ;
; Rx_fifo:p[3].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_ef9:dffpipe15|dffe16a[0]          ; yes                                                              ; yes                                        ;
; Rx_fifo:p[3].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_ef9:dffpipe15|dffe16a[1]          ; yes                                                              ; yes                                        ;
; Rx_fifo:p[5].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_ef9:dffpipe15|dffe16a[10]         ; yes                                                              ; yes                                        ;
; Rx_fifo:p[5].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_ef9:dffpipe15|dffe16a[11]         ; yes                                                              ; yes                                        ;
; Rx_fifo:p[5].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_ef9:dffpipe15|dffe16a[8]          ; yes                                                              ; yes                                        ;
; Rx_fifo:p[5].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_ef9:dffpipe15|dffe16a[9]          ; yes                                                              ; yes                                        ;
; Rx_fifo:p[5].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_ef9:dffpipe15|dffe16a[6]          ; yes                                                              ; yes                                        ;
; Rx_fifo:p[5].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_ef9:dffpipe15|dffe16a[7]          ; yes                                                              ; yes                                        ;
; Rx_fifo:p[5].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_ef9:dffpipe15|dffe16a[4]          ; yes                                                              ; yes                                        ;
; Rx_fifo:p[5].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_ef9:dffpipe15|dffe16a[5]          ; yes                                                              ; yes                                        ;
; Rx_fifo:p[5].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_ef9:dffpipe15|dffe16a[2]          ; yes                                                              ; yes                                        ;
; Rx_fifo:p[5].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_ef9:dffpipe15|dffe16a[3]          ; yes                                                              ; yes                                        ;
; Rx_fifo:p[5].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_ef9:dffpipe15|dffe16a[0]          ; yes                                                              ; yes                                        ;
; Rx_fifo:p[5].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_ef9:dffpipe15|dffe16a[1]          ; yes                                                              ; yes                                        ;
; Rx_fifo:p[6].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_ef9:dffpipe15|dffe16a[10]         ; yes                                                              ; yes                                        ;
; Rx_fifo:p[6].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_ef9:dffpipe15|dffe16a[11]         ; yes                                                              ; yes                                        ;
; Rx_fifo:p[6].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_ef9:dffpipe15|dffe16a[8]          ; yes                                                              ; yes                                        ;
; Rx_fifo:p[6].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_ef9:dffpipe15|dffe16a[9]          ; yes                                                              ; yes                                        ;
; Rx_fifo:p[6].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_ef9:dffpipe15|dffe16a[6]          ; yes                                                              ; yes                                        ;
; Rx_fifo:p[6].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_ef9:dffpipe15|dffe16a[7]          ; yes                                                              ; yes                                        ;
; Rx_fifo:p[6].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_ef9:dffpipe15|dffe16a[4]          ; yes                                                              ; yes                                        ;
; Rx_fifo:p[6].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_ef9:dffpipe15|dffe16a[5]          ; yes                                                              ; yes                                        ;
; Rx_fifo:p[6].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_ef9:dffpipe15|dffe16a[2]          ; yes                                                              ; yes                                        ;
; Rx_fifo:p[6].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_ef9:dffpipe15|dffe16a[3]          ; yes                                                              ; yes                                        ;
; Rx_fifo:p[6].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_ef9:dffpipe15|dffe16a[0]          ; yes                                                              ; yes                                        ;
; Rx_fifo:p[6].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_ef9:dffpipe15|dffe16a[1]          ; yes                                                              ; yes                                        ;
; Rx_fifo:p[4].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_ef9:dffpipe15|dffe16a[10]         ; yes                                                              ; yes                                        ;
; Rx_fifo:p[4].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_ef9:dffpipe15|dffe16a[11]         ; yes                                                              ; yes                                        ;
; Rx_fifo:p[4].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_ef9:dffpipe15|dffe16a[8]          ; yes                                                              ; yes                                        ;
; Rx_fifo:p[4].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_ef9:dffpipe15|dffe16a[9]          ; yes                                                              ; yes                                        ;
; Rx_fifo:p[4].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_ef9:dffpipe15|dffe16a[6]          ; yes                                                              ; yes                                        ;
; Rx_fifo:p[4].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_ef9:dffpipe15|dffe16a[7]          ; yes                                                              ; yes                                        ;
; Rx_fifo:p[4].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_ef9:dffpipe15|dffe16a[4]          ; yes                                                              ; yes                                        ;
; Rx_fifo:p[4].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_ef9:dffpipe15|dffe16a[5]          ; yes                                                              ; yes                                        ;
; Rx_fifo:p[4].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_ef9:dffpipe15|dffe16a[2]          ; yes                                                              ; yes                                        ;
; Rx_fifo:p[4].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_ef9:dffpipe15|dffe16a[3]          ; yes                                                              ; yes                                        ;
; Rx_fifo:p[4].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_ef9:dffpipe15|dffe16a[0]          ; yes                                                              ; yes                                        ;
; Rx_fifo:p[4].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_ef9:dffpipe15|dffe16a[1]          ; yes                                                              ; yes                                        ;
; Rx_fifo:p[7].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_ef9:dffpipe15|dffe16a[10]         ; yes                                                              ; yes                                        ;
; Rx_fifo:p[7].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_ef9:dffpipe15|dffe16a[11]         ; yes                                                              ; yes                                        ;
; Rx_fifo:p[7].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_ef9:dffpipe15|dffe16a[8]          ; yes                                                              ; yes                                        ;
; Rx_fifo:p[7].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_ef9:dffpipe15|dffe16a[9]          ; yes                                                              ; yes                                        ;
; Rx_fifo:p[7].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_ef9:dffpipe15|dffe16a[6]          ; yes                                                              ; yes                                        ;
; Rx_fifo:p[7].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_ef9:dffpipe15|dffe16a[7]          ; yes                                                              ; yes                                        ;
; Rx_fifo:p[7].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_ef9:dffpipe15|dffe16a[4]          ; yes                                                              ; yes                                        ;
; Rx_fifo:p[7].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_ef9:dffpipe15|dffe16a[5]          ; yes                                                              ; yes                                        ;
; Rx_fifo:p[7].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_ef9:dffpipe15|dffe16a[2]          ; yes                                                              ; yes                                        ;
; Rx_fifo:p[7].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_ef9:dffpipe15|dffe16a[3]          ; yes                                                              ; yes                                        ;
; Rx_fifo:p[7].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_ef9:dffpipe15|dffe16a[0]          ; yes                                                              ; yes                                        ;
; Rx_fifo:p[7].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_ef9:dffpipe15|dffe16a[1]          ; yes                                                              ; yes                                        ;
; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_jmo1:auto_generated|alt_synch_pipe_4ql:ws_dgrp|dffpipe_of9:dffpipe9|dffe11a[10]                                     ; yes                                                              ; yes                                        ;
; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_jmo1:auto_generated|alt_synch_pipe_4ql:ws_dgrp|dffpipe_of9:dffpipe9|dffe11a[8]                                      ; yes                                                              ; yes                                        ;
; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_jmo1:auto_generated|alt_synch_pipe_4ql:ws_dgrp|dffpipe_of9:dffpipe9|dffe11a[9]                                      ; yes                                                              ; yes                                        ;
; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_jmo1:auto_generated|alt_synch_pipe_4ql:ws_dgrp|dffpipe_of9:dffpipe9|dffe11a[6]                                      ; yes                                                              ; yes                                        ;
; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_jmo1:auto_generated|alt_synch_pipe_4ql:ws_dgrp|dffpipe_of9:dffpipe9|dffe11a[7]                                      ; yes                                                              ; yes                                        ;
; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_jmo1:auto_generated|alt_synch_pipe_4ql:ws_dgrp|dffpipe_of9:dffpipe9|dffe11a[4]                                      ; yes                                                              ; yes                                        ;
; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_jmo1:auto_generated|alt_synch_pipe_4ql:ws_dgrp|dffpipe_of9:dffpipe9|dffe11a[5]                                      ; yes                                                              ; yes                                        ;
; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_jmo1:auto_generated|alt_synch_pipe_4ql:ws_dgrp|dffpipe_of9:dffpipe9|dffe11a[2]                                      ; yes                                                              ; yes                                        ;
; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_jmo1:auto_generated|alt_synch_pipe_4ql:ws_dgrp|dffpipe_of9:dffpipe9|dffe11a[3]                                      ; yes                                                              ; yes                                        ;
; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_jmo1:auto_generated|alt_synch_pipe_4ql:ws_dgrp|dffpipe_of9:dffpipe9|dffe11a[0]                                      ; yes                                                              ; yes                                        ;
; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_jmo1:auto_generated|alt_synch_pipe_4ql:ws_dgrp|dffpipe_of9:dffpipe9|dffe11a[1]                                      ; yes                                                              ; yes                                        ;
; Mic_fifo:Mic_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hdm1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_gf9:dffpipe12|dffe14a[10]            ; yes                                                              ; yes                                        ;
; Mic_fifo:Mic_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hdm1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_gf9:dffpipe12|dffe14a[8]             ; yes                                                              ; yes                                        ;
; Mic_fifo:Mic_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hdm1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_gf9:dffpipe12|dffe14a[9]             ; yes                                                              ; yes                                        ;
; Mic_fifo:Mic_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hdm1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_gf9:dffpipe12|dffe14a[6]             ; yes                                                              ; yes                                        ;
; Mic_fifo:Mic_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hdm1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_gf9:dffpipe12|dffe14a[7]             ; yes                                                              ; yes                                        ;
; Mic_fifo:Mic_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hdm1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_gf9:dffpipe12|dffe14a[4]             ; yes                                                              ; yes                                        ;
; Mic_fifo:Mic_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hdm1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_gf9:dffpipe12|dffe14a[5]             ; yes                                                              ; yes                                        ;
; Mic_fifo:Mic_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hdm1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_gf9:dffpipe12|dffe14a[2]             ; yes                                                              ; yes                                        ;
; Mic_fifo:Mic_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hdm1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_gf9:dffpipe12|dffe14a[3]             ; yes                                                              ; yes                                        ;
; Mic_fifo:Mic_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hdm1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_gf9:dffpipe12|dffe14a[0]             ; yes                                                              ; yes                                        ;
; Mic_fifo:Mic_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hdm1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_gf9:dffpipe12|dffe14a[1]             ; yes                                                              ; yes                                        ;
; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_83o1:auto_generated|alt_synch_pipe_tpl:rs_dgwp|dffpipe_hf9:dffpipe14|dffe16a[14]                       ; yes                                                              ; yes                                        ;
; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_83o1:auto_generated|alt_synch_pipe_tpl:rs_dgwp|dffpipe_hf9:dffpipe14|dffe16a[12]                       ; yes                                                              ; yes                                        ;
; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_83o1:auto_generated|alt_synch_pipe_tpl:rs_dgwp|dffpipe_hf9:dffpipe14|dffe16a[13]                       ; yes                                                              ; yes                                        ;
; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_83o1:auto_generated|alt_synch_pipe_tpl:rs_dgwp|dffpipe_hf9:dffpipe14|dffe16a[10]                       ; yes                                                              ; yes                                        ;
; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_83o1:auto_generated|alt_synch_pipe_tpl:rs_dgwp|dffpipe_hf9:dffpipe14|dffe16a[11]                       ; yes                                                              ; yes                                        ;
; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_83o1:auto_generated|alt_synch_pipe_tpl:rs_dgwp|dffpipe_hf9:dffpipe14|dffe16a[8]                        ; yes                                                              ; yes                                        ;
; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_83o1:auto_generated|alt_synch_pipe_tpl:rs_dgwp|dffpipe_hf9:dffpipe14|dffe16a[9]                        ; yes                                                              ; yes                                        ;
; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_83o1:auto_generated|alt_synch_pipe_tpl:rs_dgwp|dffpipe_hf9:dffpipe14|dffe16a[6]                        ; yes                                                              ; yes                                        ;
; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_83o1:auto_generated|alt_synch_pipe_tpl:rs_dgwp|dffpipe_hf9:dffpipe14|dffe16a[7]                        ; yes                                                              ; yes                                        ;
; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_83o1:auto_generated|alt_synch_pipe_tpl:rs_dgwp|dffpipe_hf9:dffpipe14|dffe16a[4]                        ; yes                                                              ; yes                                        ;
; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_83o1:auto_generated|alt_synch_pipe_tpl:rs_dgwp|dffpipe_hf9:dffpipe14|dffe16a[5]                        ; yes                                                              ; yes                                        ;
; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_83o1:auto_generated|alt_synch_pipe_tpl:rs_dgwp|dffpipe_hf9:dffpipe14|dffe16a[2]                        ; yes                                                              ; yes                                        ;
; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_83o1:auto_generated|alt_synch_pipe_tpl:rs_dgwp|dffpipe_hf9:dffpipe14|dffe16a[3]                        ; yes                                                              ; yes                                        ;
; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_83o1:auto_generated|alt_synch_pipe_tpl:rs_dgwp|dffpipe_hf9:dffpipe14|dffe16a[0]                        ; yes                                                              ; yes                                        ;
; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_83o1:auto_generated|alt_synch_pipe_tpl:rs_dgwp|dffpipe_hf9:dffpipe14|dffe16a[1]                        ; yes                                                              ; yes                                        ;
; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_jmo1:auto_generated|alt_synch_pipe_4ql:ws_dgrp|dffpipe_of9:dffpipe9|dffe10a[10]                                     ; yes                                                              ; yes                                        ;
; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_jmo1:auto_generated|alt_synch_pipe_4ql:ws_dgrp|dffpipe_of9:dffpipe9|dffe10a[8]                                      ; yes                                                              ; yes                                        ;
; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_jmo1:auto_generated|alt_synch_pipe_4ql:ws_dgrp|dffpipe_of9:dffpipe9|dffe10a[9]                                      ; yes                                                              ; yes                                        ;
; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_jmo1:auto_generated|alt_synch_pipe_4ql:ws_dgrp|dffpipe_of9:dffpipe9|dffe10a[6]                                      ; yes                                                              ; yes                                        ;
; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_jmo1:auto_generated|alt_synch_pipe_4ql:ws_dgrp|dffpipe_of9:dffpipe9|dffe10a[7]                                      ; yes                                                              ; yes                                        ;
; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_jmo1:auto_generated|alt_synch_pipe_4ql:ws_dgrp|dffpipe_of9:dffpipe9|dffe10a[4]                                      ; yes                                                              ; yes                                        ;
; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_jmo1:auto_generated|alt_synch_pipe_4ql:ws_dgrp|dffpipe_of9:dffpipe9|dffe10a[5]                                      ; yes                                                              ; yes                                        ;
; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_jmo1:auto_generated|alt_synch_pipe_4ql:ws_dgrp|dffpipe_of9:dffpipe9|dffe10a[2]                                      ; yes                                                              ; yes                                        ;
; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_jmo1:auto_generated|alt_synch_pipe_4ql:ws_dgrp|dffpipe_of9:dffpipe9|dffe10a[3]                                      ; yes                                                              ; yes                                        ;
; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_jmo1:auto_generated|alt_synch_pipe_4ql:ws_dgrp|dffpipe_of9:dffpipe9|dffe10a[0]                                      ; yes                                                              ; yes                                        ;
; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_jmo1:auto_generated|alt_synch_pipe_4ql:ws_dgrp|dffpipe_of9:dffpipe9|dffe10a[1]                                      ; yes                                                              ; yes                                        ;
; Mic_fifo:Mic_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hdm1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_gf9:dffpipe12|dffe13a[10]            ; yes                                                              ; yes                                        ;
; Mic_fifo:Mic_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hdm1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_gf9:dffpipe12|dffe13a[8]             ; yes                                                              ; yes                                        ;
; Mic_fifo:Mic_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hdm1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_gf9:dffpipe12|dffe13a[9]             ; yes                                                              ; yes                                        ;
; Mic_fifo:Mic_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hdm1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_gf9:dffpipe12|dffe13a[6]             ; yes                                                              ; yes                                        ;
; Mic_fifo:Mic_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hdm1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_gf9:dffpipe12|dffe13a[7]             ; yes                                                              ; yes                                        ;
; Mic_fifo:Mic_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hdm1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_gf9:dffpipe12|dffe13a[4]             ; yes                                                              ; yes                                        ;
; Mic_fifo:Mic_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hdm1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_gf9:dffpipe12|dffe13a[5]             ; yes                                                              ; yes                                        ;
; Mic_fifo:Mic_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hdm1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_gf9:dffpipe12|dffe13a[2]             ; yes                                                              ; yes                                        ;
; Mic_fifo:Mic_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hdm1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_gf9:dffpipe12|dffe13a[3]             ; yes                                                              ; yes                                        ;
; Mic_fifo:Mic_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hdm1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_gf9:dffpipe12|dffe13a[0]             ; yes                                                              ; yes                                        ;
; Mic_fifo:Mic_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hdm1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_gf9:dffpipe12|dffe13a[1]             ; yes                                                              ; yes                                        ;
; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_83o1:auto_generated|alt_synch_pipe_tpl:rs_dgwp|dffpipe_hf9:dffpipe14|dffe15a[14]                       ; yes                                                              ; yes                                        ;
; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_83o1:auto_generated|alt_synch_pipe_tpl:rs_dgwp|dffpipe_hf9:dffpipe14|dffe15a[12]                       ; yes                                                              ; yes                                        ;
; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_83o1:auto_generated|alt_synch_pipe_tpl:rs_dgwp|dffpipe_hf9:dffpipe14|dffe15a[13]                       ; yes                                                              ; yes                                        ;
; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_83o1:auto_generated|alt_synch_pipe_tpl:rs_dgwp|dffpipe_hf9:dffpipe14|dffe15a[10]                       ; yes                                                              ; yes                                        ;
; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_83o1:auto_generated|alt_synch_pipe_tpl:rs_dgwp|dffpipe_hf9:dffpipe14|dffe15a[11]                       ; yes                                                              ; yes                                        ;
; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_83o1:auto_generated|alt_synch_pipe_tpl:rs_dgwp|dffpipe_hf9:dffpipe14|dffe15a[8]                        ; yes                                                              ; yes                                        ;
; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_83o1:auto_generated|alt_synch_pipe_tpl:rs_dgwp|dffpipe_hf9:dffpipe14|dffe15a[9]                        ; yes                                                              ; yes                                        ;
; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_83o1:auto_generated|alt_synch_pipe_tpl:rs_dgwp|dffpipe_hf9:dffpipe14|dffe15a[6]                        ; yes                                                              ; yes                                        ;
; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_83o1:auto_generated|alt_synch_pipe_tpl:rs_dgwp|dffpipe_hf9:dffpipe14|dffe15a[7]                        ; yes                                                              ; yes                                        ;
; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_83o1:auto_generated|alt_synch_pipe_tpl:rs_dgwp|dffpipe_hf9:dffpipe14|dffe15a[4]                        ; yes                                                              ; yes                                        ;
; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_83o1:auto_generated|alt_synch_pipe_tpl:rs_dgwp|dffpipe_hf9:dffpipe14|dffe15a[5]                        ; yes                                                              ; yes                                        ;
; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_83o1:auto_generated|alt_synch_pipe_tpl:rs_dgwp|dffpipe_hf9:dffpipe14|dffe15a[2]                        ; yes                                                              ; yes                                        ;
; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_83o1:auto_generated|alt_synch_pipe_tpl:rs_dgwp|dffpipe_hf9:dffpipe14|dffe15a[3]                        ; yes                                                              ; yes                                        ;
; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_83o1:auto_generated|alt_synch_pipe_tpl:rs_dgwp|dffpipe_hf9:dffpipe14|dffe15a[0]                        ; yes                                                              ; yes                                        ;
; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_83o1:auto_generated|alt_synch_pipe_tpl:rs_dgwp|dffpipe_hf9:dffpipe14|dffe15a[1]                        ; yes                                                              ; yes                                        ;
; Tx1_IQ_fifo:Tx1_IQ_fifo_inst|dcfifo:dcfifo_component|dcfifo_fnm1:auto_generated|alt_synch_pipe_2ql:ws_dgrp|dffpipe_mf9:dffpipe9|dffe11a[12]                                 ; yes                                                              ; yes                                        ;
; Tx1_IQ_fifo:Tx1_IQ_fifo_inst|dcfifo:dcfifo_component|dcfifo_fnm1:auto_generated|alt_synch_pipe_2ql:ws_dgrp|dffpipe_mf9:dffpipe9|dffe11a[10]                                 ; yes                                                              ; yes                                        ;
; Tx1_IQ_fifo:Tx1_IQ_fifo_inst|dcfifo:dcfifo_component|dcfifo_fnm1:auto_generated|alt_synch_pipe_2ql:ws_dgrp|dffpipe_mf9:dffpipe9|dffe11a[11]                                 ; yes                                                              ; yes                                        ;
; Tx1_IQ_fifo:Tx1_IQ_fifo_inst|dcfifo:dcfifo_component|dcfifo_fnm1:auto_generated|alt_synch_pipe_2ql:ws_dgrp|dffpipe_mf9:dffpipe9|dffe11a[8]                                  ; yes                                                              ; yes                                        ;
; Tx1_IQ_fifo:Tx1_IQ_fifo_inst|dcfifo:dcfifo_component|dcfifo_fnm1:auto_generated|alt_synch_pipe_2ql:ws_dgrp|dffpipe_mf9:dffpipe9|dffe11a[9]                                  ; yes                                                              ; yes                                        ;
; Tx1_IQ_fifo:Tx1_IQ_fifo_inst|dcfifo:dcfifo_component|dcfifo_fnm1:auto_generated|alt_synch_pipe_2ql:ws_dgrp|dffpipe_mf9:dffpipe9|dffe11a[6]                                  ; yes                                                              ; yes                                        ;
; Tx1_IQ_fifo:Tx1_IQ_fifo_inst|dcfifo:dcfifo_component|dcfifo_fnm1:auto_generated|alt_synch_pipe_2ql:ws_dgrp|dffpipe_mf9:dffpipe9|dffe11a[7]                                  ; yes                                                              ; yes                                        ;
; Tx1_IQ_fifo:Tx1_IQ_fifo_inst|dcfifo:dcfifo_component|dcfifo_fnm1:auto_generated|alt_synch_pipe_2ql:ws_dgrp|dffpipe_mf9:dffpipe9|dffe11a[4]                                  ; yes                                                              ; yes                                        ;
; Tx1_IQ_fifo:Tx1_IQ_fifo_inst|dcfifo:dcfifo_component|dcfifo_fnm1:auto_generated|alt_synch_pipe_2ql:ws_dgrp|dffpipe_mf9:dffpipe9|dffe11a[5]                                  ; yes                                                              ; yes                                        ;
; Tx1_IQ_fifo:Tx1_IQ_fifo_inst|dcfifo:dcfifo_component|dcfifo_fnm1:auto_generated|alt_synch_pipe_2ql:ws_dgrp|dffpipe_mf9:dffpipe9|dffe11a[2]                                  ; yes                                                              ; yes                                        ;
; Tx1_IQ_fifo:Tx1_IQ_fifo_inst|dcfifo:dcfifo_component|dcfifo_fnm1:auto_generated|alt_synch_pipe_2ql:ws_dgrp|dffpipe_mf9:dffpipe9|dffe11a[3]                                  ; yes                                                              ; yes                                        ;
; Tx1_IQ_fifo:Tx1_IQ_fifo_inst|dcfifo:dcfifo_component|dcfifo_fnm1:auto_generated|alt_synch_pipe_2ql:ws_dgrp|dffpipe_mf9:dffpipe9|dffe11a[0]                                  ; yes                                                              ; yes                                        ;
; Tx1_IQ_fifo:Tx1_IQ_fifo_inst|dcfifo:dcfifo_component|dcfifo_fnm1:auto_generated|alt_synch_pipe_2ql:ws_dgrp|dffpipe_mf9:dffpipe9|dffe11a[1]                                  ; yes                                                              ; yes                                        ;
; Tx1_IQ_fifo:Tx1_IQ_fifo_inst|dcfifo:dcfifo_component|dcfifo_fnm1:auto_generated|alt_synch_pipe_1ql:rs_dgwp|dffpipe_lf9:dffpipe6|dffe8a[12]                                  ; yes                                                              ; yes                                        ;
; Tx1_IQ_fifo:Tx1_IQ_fifo_inst|dcfifo:dcfifo_component|dcfifo_fnm1:auto_generated|alt_synch_pipe_1ql:rs_dgwp|dffpipe_lf9:dffpipe6|dffe8a[10]                                  ; yes                                                              ; yes                                        ;
; Tx1_IQ_fifo:Tx1_IQ_fifo_inst|dcfifo:dcfifo_component|dcfifo_fnm1:auto_generated|alt_synch_pipe_1ql:rs_dgwp|dffpipe_lf9:dffpipe6|dffe8a[11]                                  ; yes                                                              ; yes                                        ;
; Tx1_IQ_fifo:Tx1_IQ_fifo_inst|dcfifo:dcfifo_component|dcfifo_fnm1:auto_generated|alt_synch_pipe_1ql:rs_dgwp|dffpipe_lf9:dffpipe6|dffe8a[8]                                   ; yes                                                              ; yes                                        ;
; Tx1_IQ_fifo:Tx1_IQ_fifo_inst|dcfifo:dcfifo_component|dcfifo_fnm1:auto_generated|alt_synch_pipe_1ql:rs_dgwp|dffpipe_lf9:dffpipe6|dffe8a[9]                                   ; yes                                                              ; yes                                        ;
; Tx1_IQ_fifo:Tx1_IQ_fifo_inst|dcfifo:dcfifo_component|dcfifo_fnm1:auto_generated|alt_synch_pipe_1ql:rs_dgwp|dffpipe_lf9:dffpipe6|dffe8a[6]                                   ; yes                                                              ; yes                                        ;
; Tx1_IQ_fifo:Tx1_IQ_fifo_inst|dcfifo:dcfifo_component|dcfifo_fnm1:auto_generated|alt_synch_pipe_1ql:rs_dgwp|dffpipe_lf9:dffpipe6|dffe8a[7]                                   ; yes                                                              ; yes                                        ;
; Tx1_IQ_fifo:Tx1_IQ_fifo_inst|dcfifo:dcfifo_component|dcfifo_fnm1:auto_generated|alt_synch_pipe_1ql:rs_dgwp|dffpipe_lf9:dffpipe6|dffe8a[4]                                   ; yes                                                              ; yes                                        ;
; Tx1_IQ_fifo:Tx1_IQ_fifo_inst|dcfifo:dcfifo_component|dcfifo_fnm1:auto_generated|alt_synch_pipe_1ql:rs_dgwp|dffpipe_lf9:dffpipe6|dffe8a[5]                                   ; yes                                                              ; yes                                        ;
; Tx1_IQ_fifo:Tx1_IQ_fifo_inst|dcfifo:dcfifo_component|dcfifo_fnm1:auto_generated|alt_synch_pipe_1ql:rs_dgwp|dffpipe_lf9:dffpipe6|dffe8a[2]                                   ; yes                                                              ; yes                                        ;
; Tx1_IQ_fifo:Tx1_IQ_fifo_inst|dcfifo:dcfifo_component|dcfifo_fnm1:auto_generated|alt_synch_pipe_1ql:rs_dgwp|dffpipe_lf9:dffpipe6|dffe8a[3]                                   ; yes                                                              ; yes                                        ;
; Tx1_IQ_fifo:Tx1_IQ_fifo_inst|dcfifo:dcfifo_component|dcfifo_fnm1:auto_generated|alt_synch_pipe_1ql:rs_dgwp|dffpipe_lf9:dffpipe6|dffe8a[0]                                   ; yes                                                              ; yes                                        ;
; Tx1_IQ_fifo:Tx1_IQ_fifo_inst|dcfifo:dcfifo_component|dcfifo_fnm1:auto_generated|alt_synch_pipe_1ql:rs_dgwp|dffpipe_lf9:dffpipe6|dffe8a[1]                                   ; yes                                                              ; yes                                        ;
; Tx1_IQ_fifo:Tx1_IQ_fifo_inst|dcfifo:dcfifo_component|dcfifo_fnm1:auto_generated|alt_synch_pipe_2ql:ws_dgrp|dffpipe_mf9:dffpipe9|dffe10a[12]                                 ; yes                                                              ; yes                                        ;
; Tx1_IQ_fifo:Tx1_IQ_fifo_inst|dcfifo:dcfifo_component|dcfifo_fnm1:auto_generated|alt_synch_pipe_2ql:ws_dgrp|dffpipe_mf9:dffpipe9|dffe10a[10]                                 ; yes                                                              ; yes                                        ;
; Tx1_IQ_fifo:Tx1_IQ_fifo_inst|dcfifo:dcfifo_component|dcfifo_fnm1:auto_generated|alt_synch_pipe_2ql:ws_dgrp|dffpipe_mf9:dffpipe9|dffe10a[11]                                 ; yes                                                              ; yes                                        ;
; Tx1_IQ_fifo:Tx1_IQ_fifo_inst|dcfifo:dcfifo_component|dcfifo_fnm1:auto_generated|alt_synch_pipe_2ql:ws_dgrp|dffpipe_mf9:dffpipe9|dffe10a[8]                                  ; yes                                                              ; yes                                        ;
; Tx1_IQ_fifo:Tx1_IQ_fifo_inst|dcfifo:dcfifo_component|dcfifo_fnm1:auto_generated|alt_synch_pipe_2ql:ws_dgrp|dffpipe_mf9:dffpipe9|dffe10a[9]                                  ; yes                                                              ; yes                                        ;
; Tx1_IQ_fifo:Tx1_IQ_fifo_inst|dcfifo:dcfifo_component|dcfifo_fnm1:auto_generated|alt_synch_pipe_2ql:ws_dgrp|dffpipe_mf9:dffpipe9|dffe10a[6]                                  ; yes                                                              ; yes                                        ;
; Tx1_IQ_fifo:Tx1_IQ_fifo_inst|dcfifo:dcfifo_component|dcfifo_fnm1:auto_generated|alt_synch_pipe_2ql:ws_dgrp|dffpipe_mf9:dffpipe9|dffe10a[7]                                  ; yes                                                              ; yes                                        ;
; Tx1_IQ_fifo:Tx1_IQ_fifo_inst|dcfifo:dcfifo_component|dcfifo_fnm1:auto_generated|alt_synch_pipe_2ql:ws_dgrp|dffpipe_mf9:dffpipe9|dffe10a[4]                                  ; yes                                                              ; yes                                        ;
; Tx1_IQ_fifo:Tx1_IQ_fifo_inst|dcfifo:dcfifo_component|dcfifo_fnm1:auto_generated|alt_synch_pipe_2ql:ws_dgrp|dffpipe_mf9:dffpipe9|dffe10a[5]                                  ; yes                                                              ; yes                                        ;
; Tx1_IQ_fifo:Tx1_IQ_fifo_inst|dcfifo:dcfifo_component|dcfifo_fnm1:auto_generated|alt_synch_pipe_2ql:ws_dgrp|dffpipe_mf9:dffpipe9|dffe10a[2]                                  ; yes                                                              ; yes                                        ;
; Tx1_IQ_fifo:Tx1_IQ_fifo_inst|dcfifo:dcfifo_component|dcfifo_fnm1:auto_generated|alt_synch_pipe_2ql:ws_dgrp|dffpipe_mf9:dffpipe9|dffe10a[3]                                  ; yes                                                              ; yes                                        ;
; Tx1_IQ_fifo:Tx1_IQ_fifo_inst|dcfifo:dcfifo_component|dcfifo_fnm1:auto_generated|alt_synch_pipe_2ql:ws_dgrp|dffpipe_mf9:dffpipe9|dffe10a[0]                                  ; yes                                                              ; yes                                        ;
; Tx1_IQ_fifo:Tx1_IQ_fifo_inst|dcfifo:dcfifo_component|dcfifo_fnm1:auto_generated|alt_synch_pipe_2ql:ws_dgrp|dffpipe_mf9:dffpipe9|dffe10a[1]                                  ; yes                                                              ; yes                                        ;
; Tx1_IQ_fifo:Tx1_IQ_fifo_inst|dcfifo:dcfifo_component|dcfifo_fnm1:auto_generated|alt_synch_pipe_1ql:rs_dgwp|dffpipe_lf9:dffpipe6|dffe7a[12]                                  ; yes                                                              ; yes                                        ;
; Tx1_IQ_fifo:Tx1_IQ_fifo_inst|dcfifo:dcfifo_component|dcfifo_fnm1:auto_generated|alt_synch_pipe_1ql:rs_dgwp|dffpipe_lf9:dffpipe6|dffe7a[10]                                  ; yes                                                              ; yes                                        ;
; Tx1_IQ_fifo:Tx1_IQ_fifo_inst|dcfifo:dcfifo_component|dcfifo_fnm1:auto_generated|alt_synch_pipe_1ql:rs_dgwp|dffpipe_lf9:dffpipe6|dffe7a[11]                                  ; yes                                                              ; yes                                        ;
; Tx1_IQ_fifo:Tx1_IQ_fifo_inst|dcfifo:dcfifo_component|dcfifo_fnm1:auto_generated|alt_synch_pipe_1ql:rs_dgwp|dffpipe_lf9:dffpipe6|dffe7a[8]                                   ; yes                                                              ; yes                                        ;
; Tx1_IQ_fifo:Tx1_IQ_fifo_inst|dcfifo:dcfifo_component|dcfifo_fnm1:auto_generated|alt_synch_pipe_1ql:rs_dgwp|dffpipe_lf9:dffpipe6|dffe7a[9]                                   ; yes                                                              ; yes                                        ;
; Tx1_IQ_fifo:Tx1_IQ_fifo_inst|dcfifo:dcfifo_component|dcfifo_fnm1:auto_generated|alt_synch_pipe_1ql:rs_dgwp|dffpipe_lf9:dffpipe6|dffe7a[6]                                   ; yes                                                              ; yes                                        ;
; Tx1_IQ_fifo:Tx1_IQ_fifo_inst|dcfifo:dcfifo_component|dcfifo_fnm1:auto_generated|alt_synch_pipe_1ql:rs_dgwp|dffpipe_lf9:dffpipe6|dffe7a[7]                                   ; yes                                                              ; yes                                        ;
; Tx1_IQ_fifo:Tx1_IQ_fifo_inst|dcfifo:dcfifo_component|dcfifo_fnm1:auto_generated|alt_synch_pipe_1ql:rs_dgwp|dffpipe_lf9:dffpipe6|dffe7a[4]                                   ; yes                                                              ; yes                                        ;
; Tx1_IQ_fifo:Tx1_IQ_fifo_inst|dcfifo:dcfifo_component|dcfifo_fnm1:auto_generated|alt_synch_pipe_1ql:rs_dgwp|dffpipe_lf9:dffpipe6|dffe7a[5]                                   ; yes                                                              ; yes                                        ;
; Tx1_IQ_fifo:Tx1_IQ_fifo_inst|dcfifo:dcfifo_component|dcfifo_fnm1:auto_generated|alt_synch_pipe_1ql:rs_dgwp|dffpipe_lf9:dffpipe6|dffe7a[2]                                   ; yes                                                              ; yes                                        ;
; Tx1_IQ_fifo:Tx1_IQ_fifo_inst|dcfifo:dcfifo_component|dcfifo_fnm1:auto_generated|alt_synch_pipe_1ql:rs_dgwp|dffpipe_lf9:dffpipe6|dffe7a[3]                                   ; yes                                                              ; yes                                        ;
; Tx1_IQ_fifo:Tx1_IQ_fifo_inst|dcfifo:dcfifo_component|dcfifo_fnm1:auto_generated|alt_synch_pipe_1ql:rs_dgwp|dffpipe_lf9:dffpipe6|dffe7a[0]                                   ; yes                                                              ; yes                                        ;
; Tx1_IQ_fifo:Tx1_IQ_fifo_inst|dcfifo:dcfifo_component|dcfifo_fnm1:auto_generated|alt_synch_pipe_1ql:rs_dgwp|dffpipe_lf9:dffpipe6|dffe7a[1]                                   ; yes                                                              ; yes                                        ;
; Total number of protected registers is 718                                                                                                                                  ;                                                                  ;                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+--------------------------------------------------------------------------+
; Logic Cells Representing Combinational Loops                             ;
+---------------------------------------------------------------------+----+
; Logic Cell Name                                                     ;    ;
+---------------------------------------------------------------------+----+
; network:network_inst|ip_send:ip_send_inst|checksum_and_carry[12]~12 ;    ;
; network:network_inst|ip_send:ip_send_inst|checksum_and_carry[11]~11 ;    ;
; network:network_inst|ip_send:ip_send_inst|checksum_and_carry[10]~10 ;    ;
; network:network_inst|ip_send:ip_send_inst|checksum_and_carry[9]~9   ;    ;
; network:network_inst|ip_send:ip_send_inst|checksum_and_carry[8]~8   ;    ;
; network:network_inst|ip_send:ip_send_inst|checksum_and_carry[7]~7   ;    ;
; network:network_inst|ip_send:ip_send_inst|checksum_and_carry[6]~6   ;    ;
; network:network_inst|ip_send:ip_send_inst|checksum_and_carry[5]~5   ;    ;
; network:network_inst|ip_send:ip_send_inst|checksum_and_carry[4]~4   ;    ;
; network:network_inst|ip_send:ip_send_inst|checksum_and_carry[3]~3   ;    ;
; network:network_inst|ip_send:ip_send_inst|checksum_and_carry[2]~2   ;    ;
; network:network_inst|ip_send:ip_send_inst|checksum_and_carry[1]~1   ;    ;
; network:network_inst|ip_send:ip_send_inst|checksum_and_carry[0]~0   ;    ;
; network:network_inst|ip_send:ip_send_inst|checksum_and_carry[13]~13 ;    ;
; network:network_inst|ip_send:ip_send_inst|checksum_and_carry[14]~14 ;    ;
; network:network_inst|ip_send:ip_send_inst|checksum_and_carry[15]~15 ;    ;
; Number of logic cells representing combinational loops              ; 16 ;
+---------------------------------------------------------------------+----+
Note: All cells listed above may not be present at the end of synthesis due to various synthesis optimizations.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                              ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                              ; Reason for Removal                                                                 ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+
; temp_DACD[0]                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                             ;
; DACD[0]~reg0                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                             ;
; temp_DACD[1]                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                             ;
; Mixed_LR[15,31]                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                             ;
; Mixed_side[15]                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                             ;
; Attenuator:Attenuator_ADC1|previous_data[5]                                                                                                                                                ; Stuck at GND due to stuck port data_in                                             ;
; Attenuator:Attenuator_ADC0|previous_data[5]                                                                                                                                                ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|temp[55][5]                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|temp[55][6]                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|temp[55][7]                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|temp[53][4]                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|temp[53][5]                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|temp[53][6]                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|temp[53][7]                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|temp[51][4]                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|temp[51][5]                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|temp[51][6]                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|temp[51][7]                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|temp[45][4]                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|temp[45][5]                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|temp[45][6]                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|temp[45][7]                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|temp[27][0]                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|temp[27][1]                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|temp[27][2]                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|temp[27][3]                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|temp[27][4]                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|temp[27][5]                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|temp[27][6]                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|temp[27][7]                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|temp[26][0]                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|temp[26][1]                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|temp[26][2]                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|temp[26][3]                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|temp[26][4]                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|temp[26][5]                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|temp[26][6]                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|temp[26][7]                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|temp[18][4]                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|temp[18][5]                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|temp[18][6]                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|temp[18][7]                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|temp[10][4]                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|temp[10][5]                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|temp[10][6]                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|temp[10][7]                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|temp[2][4]                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|temp[2][5]                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|temp[2][6]                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|temp[2][7]                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|temp[1][2]                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|temp[1][3]                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|temp[1][4]                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|temp[1][5]                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|temp[1][6]                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|temp[1][7]                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|temp[0][5]                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|temp[0][6]                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|temp[0][7]                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|memory[55][5]                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|memory[55][6]                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|memory[55][7]                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|memory[53][4]                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|memory[53][5]                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|memory[53][6]                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|memory[53][7]                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|memory[51][4]                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|memory[51][5]                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|memory[51][6]                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|memory[51][7]                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|memory[45][4]                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|memory[45][5]                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|memory[45][6]                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|memory[45][7]                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|memory[27][0]                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|memory[27][1]                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|memory[27][2]                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|memory[27][3]                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|memory[27][4]                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|memory[27][5]                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|memory[27][6]                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|memory[27][7]                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|memory[26][0]                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|memory[26][1]                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|memory[26][2]                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|memory[26][3]                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|memory[26][4]                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|memory[26][5]                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|memory[26][6]                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|memory[26][7]                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|memory[18][4]                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|memory[18][5]                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|memory[18][6]                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|memory[18][7]                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|memory[10][4]                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|memory[10][5]                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|memory[10][6]                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|memory[10][7]                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|memory[2][4]                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|memory[2][5]                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|memory[2][6]                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|memory[2][7]                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|memory[1][2]                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|memory[1][3]                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|memory[1][4]                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|memory[1][5]                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|memory[1][6]                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|memory[1][7]                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|memory[0][5]                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|memory[0][6]                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|memory[0][7]                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|new_frequency                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                             ;
; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_smm2:ASMI_altasmi_parallel_smm2_component|bulk_erase_reg                                                                 ; Stuck at GND due to stuck port data_in                                             ;
; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_smm2:ASMI_altasmi_parallel_smm2_component|read_reg                                                                       ; Stuck at GND due to stuck port data_in                                             ;
; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_smm2:ASMI_altasmi_parallel_smm2_component|sec_prot_reg                                                                   ; Stuck at GND due to stuck port data_in                                             ;
; network:network_inst|dhcp:dhcp_inst|length[0,9..15]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                             ;
; network:network_inst|phy_cfg:phy_cfg_inst|addresses[19][2]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                             ;
; network:network_inst|phy_cfg:phy_cfg_inst|addresses[19][3]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                             ;
; network:network_inst|phy_cfg:phy_cfg_inst|addresses[19][4]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[55][5]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[55][6]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[55][7]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[0][5]                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[0][6]                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[0][7]                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|temp[0][3]                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|memory[0][3]                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                             ;
; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_smm2:ASMI_altasmi_parallel_smm2_component|clr_read_reg                                                                   ; Stuck at GND due to stuck port data_in                                             ;
; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_smm2:ASMI_altasmi_parallel_smm2_component|clr_read_reg2                                                                  ; Stuck at GND due to stuck port data_in                                             ;
; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_smm2:ASMI_altasmi_parallel_smm2_component|dvalid_reg                                                                     ; Stuck at GND due to stuck port clock_enable                                        ;
; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_smm2:ASMI_altasmi_parallel_smm2_component|dvalid_reg2                                                                    ; Stuck at GND due to stuck port data_in                                             ;
; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_smm2:ASMI_altasmi_parallel_smm2_component|end_rbyte_reg                                                                  ; Lost fanout                                                                        ;
; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_smm2:ASMI_altasmi_parallel_smm2_component|end_read_reg                                                                   ; Stuck at GND due to stuck port data_in                                             ;
; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_smm2:ASMI_altasmi_parallel_smm2_component|sprot_rstat_reg                                                                ; Stuck at GND due to stuck port data_in                                             ;
; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_smm2:ASMI_altasmi_parallel_smm2_component|statreg_int[6]                                                                 ; Lost fanout                                                                        ;
; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_smm2:ASMI_altasmi_parallel_smm2_component|read_dout_reg[5,6]                                                             ; Lost fanout                                                                        ;
; DACD[1]~reg0                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[0][3]                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|previous[1][7]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|previous[1][6]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|previous[1][5]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|previous[0][3]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|previous[0][5]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|previous[0][6]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|previous[0][7]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[53][4]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[53][5]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[53][6]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[53][7]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[51][4]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[51][5]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[51][6]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[51][7]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[50][0]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[50][1]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[50][2]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[50][3]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[50][4]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[50][5]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[50][6]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[50][7]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[49][0]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[49][1]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[49][2]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[49][3]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[49][4]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[49][5]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[49][6]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[49][7]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[48][0]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[48][1]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[48][2]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[48][3]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[48][4]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[48][5]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[48][6]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[48][7]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[47][0]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[47][1]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[47][2]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[47][3]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[47][4]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[47][5]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[47][6]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[47][7]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[45][4]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[45][5]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[45][6]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[45][7]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[44][0]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[44][1]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[44][2]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[44][3]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[44][4]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[44][5]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[44][6]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[44][7]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[43][0]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[43][1]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[43][2]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[43][3]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[43][4]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[43][5]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[43][6]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[43][7]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[42][0]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[42][1]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[42][2]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[42][3]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[42][4]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[42][5]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[42][6]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[42][7]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[41][0]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[41][1]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[41][2]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[41][3]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[41][4]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[41][5]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[41][6]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[41][7]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[40][0]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[40][1]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[40][2]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[40][3]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[40][4]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[40][5]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[40][6]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[40][7]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[39][0]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[39][1]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[39][2]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[39][3]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[39][4]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[39][5]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[39][6]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[39][7]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[38][0]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[38][1]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[38][2]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[38][3]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[38][4]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[38][5]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[38][6]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[38][7]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[37][0]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[37][1]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[37][2]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[37][3]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[37][4]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[37][5]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[37][6]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[37][7]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[36][0]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[36][1]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[36][2]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[36][3]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[36][4]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[36][5]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[36][6]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[36][7]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[35][0]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[35][1]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[35][2]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[35][3]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[35][4]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[35][5]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[35][6]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[35][7]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[34][0]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[34][1]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[34][2]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[34][3]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[34][4]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[34][5]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[34][6]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[34][7]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[33][0]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[33][1]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[33][2]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[33][3]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[33][4]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[33][5]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[33][6]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[33][7]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[32][0]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[32][1]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[32][2]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[32][3]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[32][4]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[32][5]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[32][6]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[32][7]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[27][0]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[27][1]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[27][2]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[27][3]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[27][4]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[27][5]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[27][6]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[27][7]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[26][0]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[26][1]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[26][2]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[26][3]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[26][4]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[26][5]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[26][6]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[26][7]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[25][0]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[25][1]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[25][2]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[25][3]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[25][4]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[25][5]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[25][6]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[25][7]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[24][0]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[24][1]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[24][2]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[24][3]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[24][4]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[24][5]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[24][6]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[24][7]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[23][0]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[23][1]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[23][2]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[23][3]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[23][4]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[23][5]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[23][6]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[23][7]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[22][0]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[22][1]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[22][2]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[22][3]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[22][4]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[22][5]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[22][6]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[22][7]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[21][0]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[21][1]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[21][2]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[21][3]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[21][4]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[21][5]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[21][6]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[21][7]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[20][0]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[20][1]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[20][2]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[20][3]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[20][4]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[20][5]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[20][6]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[20][7]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[18][4]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[18][5]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[18][6]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[18][7]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[17][0]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[17][1]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[17][2]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[17][3]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[17][4]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[17][5]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[17][6]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[17][7]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[16][0]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[16][1]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[16][2]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[16][3]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[16][4]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[16][5]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[16][6]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[16][7]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[15][0]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[15][1]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[15][2]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[15][3]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[15][4]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[15][5]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[15][6]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[15][7]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[14][0]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[14][1]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[14][2]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[14][3]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[14][4]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[14][5]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[14][6]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[14][7]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[13][0]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[13][1]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[13][2]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[13][3]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[13][4]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[13][5]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[13][6]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[13][7]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[12][0]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[12][1]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[12][2]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[12][3]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[12][4]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[12][5]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[12][6]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[12][7]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[10][4]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[10][5]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[10][6]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[10][7]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[9][0]                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[9][1]                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[9][2]                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[9][3]                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[9][4]                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[9][5]                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[9][6]                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[9][7]                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[8][0]                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[8][1]                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[8][2]                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[8][3]                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[8][4]                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[8][5]                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[8][6]                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[8][7]                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[7][0]                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[7][1]                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[7][2]                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[7][3]                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[7][4]                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[7][5]                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[7][6]                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[7][7]                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[6][0]                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[6][1]                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[6][2]                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[6][3]                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[6][4]                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[6][5]                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[6][6]                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[6][7]                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[5][0]                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[5][1]                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[5][2]                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[5][3]                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[5][4]                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[5][5]                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[5][6]                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[5][7]                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[4][0]                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[4][1]                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[4][2]                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[4][3]                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[4][4]                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[4][5]                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[4][6]                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[4][7]                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[2][4]                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[2][5]                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[2][6]                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[2][7]                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[1][2]                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[1][3]                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[1][4]                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[1][5]                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[1][6]                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                             ;
; CC_encoder:CC_encoder_inst|CC_data[1][7]                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                             ;
; Orion_ADC:ADC_SPI|ADC_address[0..10]                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                             ;
; ASMI_interface:ASMI_int_inst|address[0..7]                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                             ;
; Rx_fifo_ctrl:Rx1_fifo_ctrl_inst|prevSampleRate[0..15]                                                                                                                                      ; Stuck at GND due to stuck port data_in                                             ;
; TLV320_SPI:TLV|latch_TLV_data[5..8,13..15]                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                             ;
; network:network_inst|ip_recv:ip_recv_inst|header_len[0,1,6..10]                                                                                                                            ; Stuck at GND due to stuck port data_in                                             ;
; network:network_inst|phy_cfg:phy_cfg_inst|stop_word_no[2..4]                                                                                                                               ; Stuck at GND due to stuck port data_in                                             ;
; network:network_inst|phy_cfg:phy_cfg_inst|values[9][0]                                                                                                                                     ; Stuck at GND due to stuck port data_in                                             ;
; network:network_inst|phy_cfg:phy_cfg_inst|values[9][2]                                                                                                                                     ; Stuck at GND due to stuck port data_in                                             ;
; network:network_inst|phy_cfg:phy_cfg_inst|values[9][3]                                                                                                                                     ; Stuck at GND due to stuck port data_in                                             ;
; network:network_inst|phy_cfg:phy_cfg_inst|values[9][4]                                                                                                                                     ; Stuck at GND due to stuck port data_in                                             ;
; network:network_inst|phy_cfg:phy_cfg_inst|values[9][5]                                                                                                                                     ; Stuck at GND due to stuck port data_in                                             ;
; network:network_inst|phy_cfg:phy_cfg_inst|values[9][6]                                                                                                                                     ; Stuck at GND due to stuck port data_in                                             ;
; network:network_inst|phy_cfg:phy_cfg_inst|values[9][7]                                                                                                                                     ; Stuck at GND due to stuck port data_in                                             ;
; network:network_inst|phy_cfg:phy_cfg_inst|values[9][8]                                                                                                                                     ; Stuck at GND due to stuck port data_in                                             ;
; network:network_inst|phy_cfg:phy_cfg_inst|values[9][9]                                                                                                                                     ; Stuck at GND due to stuck port data_in                                             ;
; network:network_inst|phy_cfg:phy_cfg_inst|values[9][10]                                                                                                                                    ; Stuck at GND due to stuck port data_in                                             ;
; network:network_inst|phy_cfg:phy_cfg_inst|values[9][11]                                                                                                                                    ; Stuck at GND due to stuck port data_in                                             ;
; network:network_inst|phy_cfg:phy_cfg_inst|values[9][12]                                                                                                                                    ; Stuck at GND due to stuck port data_in                                             ;
; network:network_inst|phy_cfg:phy_cfg_inst|values[9][13]                                                                                                                                    ; Stuck at GND due to stuck port data_in                                             ;
; network:network_inst|phy_cfg:phy_cfg_inst|values[9][14]                                                                                                                                    ; Stuck at GND due to stuck port data_in                                             ;
; network:network_inst|phy_cfg:phy_cfg_inst|values[9][15]                                                                                                                                    ; Stuck at GND due to stuck port data_in                                             ;
; network:network_inst|phy_cfg:phy_cfg_inst|values[11][0]                                                                                                                                    ; Stuck at GND due to stuck port data_in                                             ;
; network:network_inst|phy_cfg:phy_cfg_inst|values[11][2]                                                                                                                                    ; Stuck at GND due to stuck port data_in                                             ;
; network:network_inst|phy_cfg:phy_cfg_inst|values[11][3]                                                                                                                                    ; Stuck at GND due to stuck port data_in                                             ;
; network:network_inst|phy_cfg:phy_cfg_inst|values[11][4]                                                                                                                                    ; Stuck at GND due to stuck port data_in                                             ;
; network:network_inst|phy_cfg:phy_cfg_inst|values[11][5]                                                                                                                                    ; Stuck at GND due to stuck port data_in                                             ;
; network:network_inst|phy_cfg:phy_cfg_inst|values[11][6]                                                                                                                                    ; Stuck at GND due to stuck port data_in                                             ;
; network:network_inst|phy_cfg:phy_cfg_inst|values[11][7]                                                                                                                                    ; Stuck at GND due to stuck port data_in                                             ;
; network:network_inst|phy_cfg:phy_cfg_inst|values[11][8]                                                                                                                                    ; Stuck at GND due to stuck port data_in                                             ;
; network:network_inst|phy_cfg:phy_cfg_inst|values[11][9]                                                                                                                                    ; Stuck at GND due to stuck port data_in                                             ;
; network:network_inst|phy_cfg:phy_cfg_inst|values[11][10]                                                                                                                                   ; Stuck at GND due to stuck port data_in                                             ;
; network:network_inst|phy_cfg:phy_cfg_inst|values[11][11]                                                                                                                                   ; Stuck at GND due to stuck port data_in                                             ;
; network:network_inst|phy_cfg:phy_cfg_inst|values[11][12]                                                                                                                                   ; Stuck at GND due to stuck port data_in                                             ;
; network:network_inst|phy_cfg:phy_cfg_inst|values[11][13]                                                                                                                                   ; Stuck at GND due to stuck port data_in                                             ;
; network:network_inst|phy_cfg:phy_cfg_inst|values[11][15]                                                                                                                                   ; Stuck at GND due to stuck port data_in                                             ;
; network:network_inst|phy_cfg:phy_cfg_inst|values[12][1]                                                                                                                                    ; Stuck at GND due to stuck port data_in                                             ;
; network:network_inst|phy_cfg:phy_cfg_inst|values[12][3]                                                                                                                                    ; Stuck at GND due to stuck port data_in                                             ;
; network:network_inst|phy_cfg:phy_cfg_inst|values[12][4]                                                                                                                                    ; Stuck at GND due to stuck port data_in                                             ;
; network:network_inst|phy_cfg:phy_cfg_inst|values[12][5]                                                                                                                                    ; Stuck at GND due to stuck port data_in                                             ;
; network:network_inst|phy_cfg:phy_cfg_inst|values[12][6]                                                                                                                                    ; Stuck at GND due to stuck port data_in                                             ;
; network:network_inst|phy_cfg:phy_cfg_inst|values[12][7]                                                                                                                                    ; Stuck at GND due to stuck port data_in                                             ;
; network:network_inst|phy_cfg:phy_cfg_inst|values[12][8]                                                                                                                                    ; Stuck at GND due to stuck port data_in                                             ;
; network:network_inst|phy_cfg:phy_cfg_inst|values[12][9]                                                                                                                                    ; Stuck at GND due to stuck port data_in                                             ;
; network:network_inst|phy_cfg:phy_cfg_inst|values[12][10]                                                                                                                                   ; Stuck at GND due to stuck port data_in                                             ;
; network:network_inst|phy_cfg:phy_cfg_inst|values[12][11]                                                                                                                                   ; Stuck at GND due to stuck port data_in                                             ;
; network:network_inst|phy_cfg:phy_cfg_inst|values[12][12]                                                                                                                                   ; Stuck at GND due to stuck port data_in                                             ;
; network:network_inst|phy_cfg:phy_cfg_inst|values[12][13]                                                                                                                                   ; Stuck at GND due to stuck port data_in                                             ;
; network:network_inst|phy_cfg:phy_cfg_inst|values[12][14]                                                                                                                                   ; Stuck at GND due to stuck port data_in                                             ;
; network:network_inst|phy_cfg:phy_cfg_inst|values[12][15]                                                                                                                                   ; Stuck at GND due to stuck port data_in                                             ;
; network:network_inst|phy_cfg:phy_cfg_inst|values[13][0]                                                                                                                                    ; Stuck at GND due to stuck port data_in                                             ;
; network:network_inst|phy_cfg:phy_cfg_inst|values[13][2]                                                                                                                                    ; Stuck at GND due to stuck port data_in                                             ;
; network:network_inst|phy_cfg:phy_cfg_inst|values[13][3]                                                                                                                                    ; Stuck at GND due to stuck port data_in                                             ;
; network:network_inst|phy_cfg:phy_cfg_inst|values[13][4]                                                                                                                                    ; Stuck at GND due to stuck port data_in                                             ;
; network:network_inst|phy_cfg:phy_cfg_inst|values[13][5]                                                                                                                                    ; Stuck at GND due to stuck port data_in                                             ;
; network:network_inst|phy_cfg:phy_cfg_inst|values[13][6]                                                                                                                                    ; Stuck at GND due to stuck port data_in                                             ;
; network:network_inst|phy_cfg:phy_cfg_inst|values[13][7]                                                                                                                                    ; Stuck at GND due to stuck port data_in                                             ;
; network:network_inst|phy_cfg:phy_cfg_inst|values[13][8]                                                                                                                                    ; Stuck at GND due to stuck port data_in                                             ;
; network:network_inst|phy_cfg:phy_cfg_inst|values[13][9]                                                                                                                                    ; Stuck at GND due to stuck port data_in                                             ;
; network:network_inst|phy_cfg:phy_cfg_inst|values[13][10]                                                                                                                                   ; Stuck at GND due to stuck port data_in                                             ;
; network:network_inst|phy_cfg:phy_cfg_inst|values[13][11]                                                                                                                                   ; Stuck at GND due to stuck port data_in                                             ;
; network:network_inst|phy_cfg:phy_cfg_inst|values[13][12]                                                                                                                                   ; Stuck at GND due to stuck port data_in                                             ;
; network:network_inst|phy_cfg:phy_cfg_inst|values[13][13]                                                                                                                                   ; Stuck at GND due to stuck port data_in                                             ;
; network:network_inst|phy_cfg:phy_cfg_inst|values[13][14]                                                                                                                                   ; Stuck at GND due to stuck port data_in                                             ;
; network:network_inst|phy_cfg:phy_cfg_inst|values[13][15]                                                                                                                                   ; Stuck at GND due to stuck port data_in                                             ;
; network:network_inst|phy_cfg:phy_cfg_inst|values[14][8]                                                                                                                                    ; Stuck at GND due to stuck port data_in                                             ;
; network:network_inst|phy_cfg:phy_cfg_inst|values[14][9]                                                                                                                                    ; Stuck at GND due to stuck port data_in                                             ;
; network:network_inst|phy_cfg:phy_cfg_inst|values[14][10]                                                                                                                                   ; Stuck at GND due to stuck port data_in                                             ;
; network:network_inst|phy_cfg:phy_cfg_inst|values[14][11]                                                                                                                                   ; Stuck at GND due to stuck port data_in                                             ;
; network:network_inst|phy_cfg:phy_cfg_inst|values[14][12]                                                                                                                                   ; Stuck at GND due to stuck port data_in                                             ;
; network:network_inst|phy_cfg:phy_cfg_inst|values[14][13]                                                                                                                                   ; Stuck at GND due to stuck port data_in                                             ;
; network:network_inst|phy_cfg:phy_cfg_inst|values[14][14]                                                                                                                                   ; Stuck at GND due to stuck port data_in                                             ;
; network:network_inst|phy_cfg:phy_cfg_inst|values[14][15]                                                                                                                                   ; Stuck at GND due to stuck port data_in                                             ;
; network:network_inst|phy_cfg:phy_cfg_inst|values[15][0]                                                                                                                                    ; Stuck at GND due to stuck port data_in                                             ;
; network:network_inst|phy_cfg:phy_cfg_inst|values[15][2]                                                                                                                                    ; Stuck at GND due to stuck port data_in                                             ;
; network:network_inst|phy_cfg:phy_cfg_inst|values[15][3]                                                                                                                                    ; Stuck at GND due to stuck port data_in                                             ;
; network:network_inst|phy_cfg:phy_cfg_inst|values[15][4]                                                                                                                                    ; Stuck at GND due to stuck port data_in                                             ;
; network:network_inst|phy_cfg:phy_cfg_inst|values[15][5]                                                                                                                                    ; Stuck at GND due to stuck port data_in                                             ;
; network:network_inst|phy_cfg:phy_cfg_inst|values[15][6]                                                                                                                                    ; Stuck at GND due to stuck port data_in                                             ;
; network:network_inst|phy_cfg:phy_cfg_inst|values[15][7]                                                                                                                                    ; Stuck at GND due to stuck port data_in                                             ;
; network:network_inst|phy_cfg:phy_cfg_inst|values[15][8]                                                                                                                                    ; Stuck at GND due to stuck port data_in                                             ;
; network:network_inst|phy_cfg:phy_cfg_inst|values[15][9]                                                                                                                                    ; Stuck at GND due to stuck port data_in                                             ;
; network:network_inst|phy_cfg:phy_cfg_inst|values[15][10]                                                                                                                                   ; Stuck at GND due to stuck port data_in                                             ;
; network:network_inst|phy_cfg:phy_cfg_inst|values[15][11]                                                                                                                                   ; Stuck at GND due to stuck port data_in                                             ;
; network:network_inst|phy_cfg:phy_cfg_inst|values[15][12]                                                                                                                                   ; Stuck at GND due to stuck port data_in                                             ;
; network:network_inst|phy_cfg:phy_cfg_inst|values[15][13]                                                                                                                                   ; Stuck at GND due to stuck port data_in                                             ;
; network:network_inst|phy_cfg:phy_cfg_inst|values[15][15]                                                                                                                                   ; Stuck at GND due to stuck port data_in                                             ;
; network:network_inst|phy_cfg:phy_cfg_inst|values[16][0]                                                                                                                                    ; Stuck at GND due to stuck port data_in                                             ;
; network:network_inst|phy_cfg:phy_cfg_inst|values[16][1]                                                                                                                                    ; Stuck at GND due to stuck port data_in                                             ;
; network:network_inst|phy_cfg:phy_cfg_inst|values[16][3]                                                                                                                                    ; Stuck at GND due to stuck port data_in                                             ;
; network:network_inst|phy_cfg:phy_cfg_inst|values[16][4]                                                                                                                                    ; Stuck at GND due to stuck port data_in                                             ;
; network:network_inst|phy_cfg:phy_cfg_inst|values[16][5]                                                                                                                                    ; Stuck at GND due to stuck port data_in                                             ;
; network:network_inst|phy_cfg:phy_cfg_inst|values[16][6]                                                                                                                                    ; Stuck at GND due to stuck port data_in                                             ;
; network:network_inst|phy_cfg:phy_cfg_inst|values[16][7]                                                                                                                                    ; Stuck at GND due to stuck port data_in                                             ;
; network:network_inst|phy_cfg:phy_cfg_inst|values[16][8]                                                                                                                                    ; Stuck at GND due to stuck port data_in                                             ;
; network:network_inst|phy_cfg:phy_cfg_inst|values[16][9]                                                                                                                                    ; Stuck at GND due to stuck port data_in                                             ;
; network:network_inst|phy_cfg:phy_cfg_inst|values[16][10]                                                                                                                                   ; Stuck at GND due to stuck port data_in                                             ;
; network:network_inst|phy_cfg:phy_cfg_inst|values[16][11]                                                                                                                                   ; Stuck at GND due to stuck port data_in                                             ;
; network:network_inst|phy_cfg:phy_cfg_inst|values[16][12]                                                                                                                                   ; Stuck at GND due to stuck port data_in                                             ;
; network:network_inst|phy_cfg:phy_cfg_inst|values[16][13]                                                                                                                                   ; Stuck at GND due to stuck port data_in                                             ;
; network:network_inst|phy_cfg:phy_cfg_inst|values[16][14]                                                                                                                                   ; Stuck at GND due to stuck port data_in                                             ;
; network:network_inst|phy_cfg:phy_cfg_inst|values[16][15]                                                                                                                                   ; Stuck at GND due to stuck port data_in                                             ;
; network:network_inst|phy_cfg:phy_cfg_inst|values[17][0]                                                                                                                                    ; Stuck at GND due to stuck port data_in                                             ;
; network:network_inst|phy_cfg:phy_cfg_inst|values[17][2]                                                                                                                                    ; Stuck at GND due to stuck port data_in                                             ;
; network:network_inst|phy_cfg:phy_cfg_inst|values[17][3]                                                                                                                                    ; Stuck at GND due to stuck port data_in                                             ;
; network:network_inst|phy_cfg:phy_cfg_inst|values[17][4]                                                                                                                                    ; Stuck at GND due to stuck port data_in                                             ;
; network:network_inst|phy_cfg:phy_cfg_inst|values[17][5]                                                                                                                                    ; Stuck at GND due to stuck port data_in                                             ;
; network:network_inst|phy_cfg:phy_cfg_inst|values[17][6]                                                                                                                                    ; Stuck at GND due to stuck port data_in                                             ;
; network:network_inst|phy_cfg:phy_cfg_inst|values[17][7]                                                                                                                                    ; Stuck at GND due to stuck port data_in                                             ;
; network:network_inst|phy_cfg:phy_cfg_inst|values[17][8]                                                                                                                                    ; Stuck at GND due to stuck port data_in                                             ;
; network:network_inst|phy_cfg:phy_cfg_inst|values[17][9]                                                                                                                                    ; Stuck at GND due to stuck port data_in                                             ;
; network:network_inst|phy_cfg:phy_cfg_inst|values[17][10]                                                                                                                                   ; Stuck at GND due to stuck port data_in                                             ;
; network:network_inst|phy_cfg:phy_cfg_inst|values[17][11]                                                                                                                                   ; Stuck at GND due to stuck port data_in                                             ;
; network:network_inst|phy_cfg:phy_cfg_inst|values[17][12]                                                                                                                                   ; Stuck at GND due to stuck port data_in                                             ;
; network:network_inst|phy_cfg:phy_cfg_inst|values[17][13]                                                                                                                                   ; Stuck at GND due to stuck port data_in                                             ;
; network:network_inst|phy_cfg:phy_cfg_inst|values[17][14]                                                                                                                                   ; Stuck at GND due to stuck port data_in                                             ;
; network:network_inst|phy_cfg:phy_cfg_inst|values[17][15]                                                                                                                                   ; Stuck at GND due to stuck port data_in                                             ;
; network:network_inst|phy_cfg:phy_cfg_inst|values[18][0]                                                                                                                                    ; Stuck at GND due to stuck port data_in                                             ;
; network:network_inst|phy_cfg:phy_cfg_inst|values[18][1]                                                                                                                                    ; Stuck at GND due to stuck port data_in                                             ;
; network:network_inst|phy_cfg:phy_cfg_inst|values[18][2]                                                                                                                                    ; Stuck at GND due to stuck port data_in                                             ;
; network:network_inst|phy_cfg:phy_cfg_inst|values[18][3]                                                                                                                                    ; Stuck at GND due to stuck port data_in                                             ;
; network:network_inst|phy_cfg:phy_cfg_inst|values[18][4]                                                                                                                                    ; Stuck at GND due to stuck port data_in                                             ;
; network:network_inst|phy_cfg:phy_cfg_inst|values[18][5]                                                                                                                                    ; Stuck at GND due to stuck port data_in                                             ;
; network:network_inst|phy_cfg:phy_cfg_inst|values[18][6]                                                                                                                                    ; Stuck at GND due to stuck port data_in                                             ;
; network:network_inst|phy_cfg:phy_cfg_inst|values[18][7]                                                                                                                                    ; Stuck at GND due to stuck port data_in                                             ;
; network:network_inst|phy_cfg:phy_cfg_inst|values[18][8]                                                                                                                                    ; Stuck at GND due to stuck port data_in                                             ;
; network:network_inst|phy_cfg:phy_cfg_inst|values[18][10]                                                                                                                                   ; Stuck at GND due to stuck port data_in                                             ;
; network:network_inst|phy_cfg:phy_cfg_inst|values[18][11]                                                                                                                                   ; Stuck at GND due to stuck port data_in                                             ;
; network:network_inst|phy_cfg:phy_cfg_inst|values[18][12]                                                                                                                                   ; Stuck at GND due to stuck port data_in                                             ;
; network:network_inst|phy_cfg:phy_cfg_inst|values[18][13]                                                                                                                                   ; Stuck at GND due to stuck port data_in                                             ;
; network:network_inst|phy_cfg:phy_cfg_inst|values[18][14]                                                                                                                                   ; Stuck at GND due to stuck port data_in                                             ;
; network:network_inst|phy_cfg:phy_cfg_inst|values[18][15]                                                                                                                                   ; Stuck at GND due to stuck port data_in                                             ;
; network:network_inst|phy_cfg:phy_cfg_inst|addresses[9][1]                                                                                                                                  ; Stuck at GND due to stuck port data_in                                             ;
; network:network_inst|phy_cfg:phy_cfg_inst|addresses[9][4]                                                                                                                                  ; Stuck at GND due to stuck port data_in                                             ;
; network:network_inst|phy_cfg:phy_cfg_inst|addresses[10][0]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                             ;
; network:network_inst|phy_cfg:phy_cfg_inst|addresses[10][4]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                             ;
; network:network_inst|phy_cfg:phy_cfg_inst|addresses[11][1]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                             ;
; network:network_inst|phy_cfg:phy_cfg_inst|addresses[11][4]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                             ;
; network:network_inst|phy_cfg:phy_cfg_inst|addresses[12][0]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                             ;
; network:network_inst|phy_cfg:phy_cfg_inst|addresses[12][4]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                             ;
; network:network_inst|phy_cfg:phy_cfg_inst|addresses[13][1]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                             ;
; network:network_inst|phy_cfg:phy_cfg_inst|addresses[13][4]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                             ;
; network:network_inst|phy_cfg:phy_cfg_inst|addresses[14][0]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                             ;
; network:network_inst|phy_cfg:phy_cfg_inst|addresses[14][4]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                             ;
; network:network_inst|phy_cfg:phy_cfg_inst|addresses[15][1]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                             ;
; network:network_inst|phy_cfg:phy_cfg_inst|addresses[15][4]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                             ;
; network:network_inst|phy_cfg:phy_cfg_inst|addresses[16][0]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                             ;
; network:network_inst|phy_cfg:phy_cfg_inst|addresses[16][4]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                             ;
; network:network_inst|phy_cfg:phy_cfg_inst|addresses[17][1]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                             ;
; network:network_inst|phy_cfg:phy_cfg_inst|addresses[17][4]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                             ;
; network:network_inst|phy_cfg:phy_cfg_inst|addresses[18][1]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                             ;
; network:network_inst|phy_cfg:phy_cfg_inst|addresses[18][2]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                             ;
; network:network_inst|phy_cfg:phy_cfg_inst|addresses[18][4]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                             ;
; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_smm2:ASMI_altasmi_parallel_smm2_component|addr_reg[0..7]                                                                 ; Stuck at GND due to stuck port data_in                                             ;
; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_jmo1:auto_generated|dffpipe_pe9:rs_bwp|dffe9a[10]                                                                                  ; Lost fanout                                                                        ;
; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_jmo1:auto_generated|dffpipe_pe9:rs_brp|dffe9a[10]                                                                                  ; Lost fanout                                                                        ;
; Rx_Audio_fifo:Rx_Audio_fifo_inst|dcfifo:dcfifo_component|dcfifo_ptn1:auto_generated|dffpipe_4f9:rs_bwp|dffe12a[12]                                                                         ; Lost fanout                                                                        ;
; Rx_Audio_fifo:Rx_Audio_fifo_inst|dcfifo:dcfifo_component|dcfifo_ptn1:auto_generated|dffpipe_4f9:rs_brp|dffe12a[12]                                                                         ; Lost fanout                                                                        ;
; Mic_fifo:Mic_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hdm1:auto_generated|dffpipe_pe9:rs_bwp|dffe9a[10]                                                          ; Lost fanout                                                                        ;
; Mic_fifo:Mic_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hdm1:auto_generated|dffpipe_se9:rs_brp|dffe13a[11]                                                         ; Lost fanout                                                                        ;
; Rx_fifo:p[7].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|dffpipe_se9:rs_bwp|dffe13a[11]                                                      ; Lost fanout                                                                        ;
; Rx_fifo:p[7].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|dffpipe_se9:rs_brp|dffe13a[11]                                                      ; Lost fanout                                                                        ;
; Rx_fifo:p[6].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|dffpipe_se9:rs_bwp|dffe13a[11]                                                      ; Lost fanout                                                                        ;
; Rx_fifo:p[6].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|dffpipe_se9:rs_brp|dffe13a[11]                                                      ; Lost fanout                                                                        ;
; Rx_fifo:p[5].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|dffpipe_se9:rs_bwp|dffe13a[11]                                                      ; Lost fanout                                                                        ;
; Rx_fifo:p[5].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|dffpipe_se9:rs_brp|dffe13a[11]                                                      ; Lost fanout                                                                        ;
; Rx_fifo:p[4].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|dffpipe_se9:rs_bwp|dffe13a[11]                                                      ; Lost fanout                                                                        ;
; Rx_fifo:p[4].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|dffpipe_se9:rs_brp|dffe13a[11]                                                      ; Lost fanout                                                                        ;
; Rx_fifo:p[3].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|dffpipe_se9:rs_bwp|dffe13a[11]                                                      ; Lost fanout                                                                        ;
; Rx_fifo:p[3].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|dffpipe_se9:rs_brp|dffe13a[11]                                                      ; Lost fanout                                                                        ;
; Rx_fifo:p[2].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|dffpipe_se9:rs_bwp|dffe13a[11]                                                      ; Lost fanout                                                                        ;
; Rx_fifo:p[2].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|dffpipe_se9:rs_brp|dffe13a[11]                                                      ; Lost fanout                                                                        ;
; Rx_fifo:Rx1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|dffpipe_se9:rs_bwp|dffe13a[11]                                                          ; Lost fanout                                                                        ;
; Rx_fifo:Rx1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|dffpipe_se9:rs_brp|dffe13a[11]                                                          ; Lost fanout                                                                        ;
; Rx_fifo:Rx0_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|dffpipe_se9:rs_bwp|dffe13a[11]                                                          ; Lost fanout                                                                        ;
; Rx_fifo:Rx0_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|dffpipe_se9:rs_brp|dffe13a[11]                                                          ; Lost fanout                                                                        ;
; cpl_cordic:cordic_inst|X[18][23]                                                                                                                                                           ; Lost fanout                                                                        ;
; cpl_cordic:cordic_inst|X[18][22]                                                                                                                                                           ; Lost fanout                                                                        ;
; network:network_inst|phy_cfg:phy_cfg_inst|addresses[19][1]                                                                                                                                 ; Merged with network:network_inst|phy_cfg:phy_cfg_inst|addresses[19][0]             ;
; cpl_cordic:cordic_inst|Z[0][20]                                                                                                                                                            ; Merged with cpl_cordic:cordic_inst|Z[0][19]                                        ;
; receiver2:receiver_inst1|cordic:cordic_inst|Z[0][18]                                                                                                                                       ; Merged with receiver2:receiver_inst1|cordic:cordic_inst|Z[0][19]                   ;
; receiver2:receiver_inst0|cordic:cordic_inst|Z[0][18]                                                                                                                                       ; Merged with receiver2:receiver_inst0|cordic:cordic_inst|Z[0][19]                   ;
; receiver2:MDC[7].receiver_instX|cordic:cordic_inst|Z[0][18]                                                                                                                                ; Merged with receiver2:MDC[7].receiver_instX|cordic:cordic_inst|Z[0][19]            ;
; receiver2:MDC[6].receiver_instX|cordic:cordic_inst|Z[0][18]                                                                                                                                ; Merged with receiver2:MDC[6].receiver_instX|cordic:cordic_inst|Z[0][19]            ;
; receiver2:MDC[5].receiver_instX|cordic:cordic_inst|Z[0][18]                                                                                                                                ; Merged with receiver2:MDC[5].receiver_instX|cordic:cordic_inst|Z[0][19]            ;
; receiver2:MDC[4].receiver_instX|cordic:cordic_inst|Z[0][18]                                                                                                                                ; Merged with receiver2:MDC[4].receiver_instX|cordic:cordic_inst|Z[0][19]            ;
; receiver2:MDC[3].receiver_instX|cordic:cordic_inst|Z[0][18]                                                                                                                                ; Merged with receiver2:MDC[3].receiver_instX|cordic:cordic_inst|Z[0][19]            ;
; receiver2:MDC[2].receiver_instX|cordic:cordic_inst|Z[0][18]                                                                                                                                ; Merged with receiver2:MDC[2].receiver_instX|cordic:cordic_inst|Z[0][19]            ;
; receiver2:MDC[7].receiver_instX|cic:varcic_inst_Q1|out_strobe                                                                                                                              ; Merged with receiver2:MDC[7].receiver_instX|cic:varcic_inst_I1|out_strobe          ;
; cdc_mcp:MDC[0].S_rate|cdc_sync:rdy|sigb[0]                                                                                                                                                 ; Merged with cdc_mcp:MDC[0].ADC_select|cdc_sync:rdy|sigb[0]                         ;
; cdc_mcp:MDC[1].ADC_select|cdc_sync:rdy|sigb[0]                                                                                                                                             ; Merged with cdc_mcp:MDC[0].ADC_select|cdc_sync:rdy|sigb[0]                         ;
; cdc_mcp:MDC[1].S_rate|cdc_sync:rdy|sigb[0]                                                                                                                                                 ; Merged with cdc_mcp:MDC[0].ADC_select|cdc_sync:rdy|sigb[0]                         ;
; cdc_mcp:MDC[2].ADC_select|cdc_sync:rdy|sigb[0]                                                                                                                                             ; Merged with cdc_mcp:MDC[0].ADC_select|cdc_sync:rdy|sigb[0]                         ;
; cdc_mcp:MDC[2].S_rate|cdc_sync:rdy|sigb[0]                                                                                                                                                 ; Merged with cdc_mcp:MDC[0].ADC_select|cdc_sync:rdy|sigb[0]                         ;
; cdc_mcp:MDC[3].ADC_select|cdc_sync:rdy|sigb[0]                                                                                                                                             ; Merged with cdc_mcp:MDC[0].ADC_select|cdc_sync:rdy|sigb[0]                         ;
; cdc_mcp:MDC[3].S_rate|cdc_sync:rdy|sigb[0]                                                                                                                                                 ; Merged with cdc_mcp:MDC[0].ADC_select|cdc_sync:rdy|sigb[0]                         ;
; cdc_mcp:MDC[4].ADC_select|cdc_sync:rdy|sigb[0]                                                                                                                                             ; Merged with cdc_mcp:MDC[0].ADC_select|cdc_sync:rdy|sigb[0]                         ;
; cdc_mcp:MDC[4].S_rate|cdc_sync:rdy|sigb[0]                                                                                                                                                 ; Merged with cdc_mcp:MDC[0].ADC_select|cdc_sync:rdy|sigb[0]                         ;
; cdc_mcp:MDC[5].ADC_select|cdc_sync:rdy|sigb[0]                                                                                                                                             ; Merged with cdc_mcp:MDC[0].ADC_select|cdc_sync:rdy|sigb[0]                         ;
; cdc_mcp:MDC[5].S_rate|cdc_sync:rdy|sigb[0]                                                                                                                                                 ; Merged with cdc_mcp:MDC[0].ADC_select|cdc_sync:rdy|sigb[0]                         ;
; cdc_mcp:MDC[6].ADC_select|cdc_sync:rdy|sigb[0]                                                                                                                                             ; Merged with cdc_mcp:MDC[0].ADC_select|cdc_sync:rdy|sigb[0]                         ;
; cdc_mcp:MDC[6].S_rate|cdc_sync:rdy|sigb[0]                                                                                                                                                 ; Merged with cdc_mcp:MDC[0].ADC_select|cdc_sync:rdy|sigb[0]                         ;
; cdc_mcp:MDC[7].ADC_select|cdc_sync:rdy|sigb[0]                                                                                                                                             ; Merged with cdc_mcp:MDC[0].ADC_select|cdc_sync:rdy|sigb[0]                         ;
; cdc_mcp:MDC[7].S_rate|cdc_sync:rdy|sigb[0]                                                                                                                                                 ; Merged with cdc_mcp:MDC[0].ADC_select|cdc_sync:rdy|sigb[0]                         ;
; cdc_mcp:SyncRx_inst|cdc_sync:rdy|sigb[0]                                                                                                                                                   ; Merged with cdc_mcp:MDC[0].ADC_select|cdc_sync:rdy|sigb[0]                         ;
; cdc_mcp:MDC[0].ADC_select|pulsegen:pls|p1                                                                                                                                                  ; Merged with cdc_mcp:MDC[0].ADC_select|b_data_ack                                   ;
; cdc_mcp:MDC[0].S_rate|b_data_ack                                                                                                                                                           ; Merged with cdc_mcp:MDC[0].ADC_select|b_data_ack                                   ;
; cdc_mcp:MDC[0].S_rate|pulsegen:pls|p1                                                                                                                                                      ; Merged with cdc_mcp:MDC[0].ADC_select|b_data_ack                                   ;
; cdc_mcp:MDC[1].ADC_select|b_data_ack                                                                                                                                                       ; Merged with cdc_mcp:MDC[0].ADC_select|b_data_ack                                   ;
; cdc_mcp:MDC[1].ADC_select|pulsegen:pls|p1                                                                                                                                                  ; Merged with cdc_mcp:MDC[0].ADC_select|b_data_ack                                   ;
; cdc_mcp:MDC[1].S_rate|b_data_ack                                                                                                                                                           ; Merged with cdc_mcp:MDC[0].ADC_select|b_data_ack                                   ;
; cdc_mcp:MDC[1].S_rate|pulsegen:pls|p1                                                                                                                                                      ; Merged with cdc_mcp:MDC[0].ADC_select|b_data_ack                                   ;
; cdc_mcp:MDC[2].ADC_select|b_data_ack                                                                                                                                                       ; Merged with cdc_mcp:MDC[0].ADC_select|b_data_ack                                   ;
; cdc_mcp:MDC[2].ADC_select|pulsegen:pls|p1                                                                                                                                                  ; Merged with cdc_mcp:MDC[0].ADC_select|b_data_ack                                   ;
; cdc_mcp:MDC[2].S_rate|b_data_ack                                                                                                                                                           ; Merged with cdc_mcp:MDC[0].ADC_select|b_data_ack                                   ;
; cdc_mcp:MDC[2].S_rate|pulsegen:pls|p1                                                                                                                                                      ; Merged with cdc_mcp:MDC[0].ADC_select|b_data_ack                                   ;
; cdc_mcp:MDC[3].ADC_select|b_data_ack                                                                                                                                                       ; Merged with cdc_mcp:MDC[0].ADC_select|b_data_ack                                   ;
; cdc_mcp:MDC[3].ADC_select|pulsegen:pls|p1                                                                                                                                                  ; Merged with cdc_mcp:MDC[0].ADC_select|b_data_ack                                   ;
; cdc_mcp:MDC[3].S_rate|b_data_ack                                                                                                                                                           ; Merged with cdc_mcp:MDC[0].ADC_select|b_data_ack                                   ;
; cdc_mcp:MDC[3].S_rate|pulsegen:pls|p1                                                                                                                                                      ; Merged with cdc_mcp:MDC[0].ADC_select|b_data_ack                                   ;
; cdc_mcp:MDC[4].ADC_select|b_data_ack                                                                                                                                                       ; Merged with cdc_mcp:MDC[0].ADC_select|b_data_ack                                   ;
; cdc_mcp:MDC[4].ADC_select|pulsegen:pls|p1                                                                                                                                                  ; Merged with cdc_mcp:MDC[0].ADC_select|b_data_ack                                   ;
; cdc_mcp:MDC[4].S_rate|b_data_ack                                                                                                                                                           ; Merged with cdc_mcp:MDC[0].ADC_select|b_data_ack                                   ;
; cdc_mcp:MDC[4].S_rate|pulsegen:pls|p1                                                                                                                                                      ; Merged with cdc_mcp:MDC[0].ADC_select|b_data_ack                                   ;
; cdc_mcp:MDC[5].ADC_select|b_data_ack                                                                                                                                                       ; Merged with cdc_mcp:MDC[0].ADC_select|b_data_ack                                   ;
; cdc_mcp:MDC[5].ADC_select|pulsegen:pls|p1                                                                                                                                                  ; Merged with cdc_mcp:MDC[0].ADC_select|b_data_ack                                   ;
; cdc_mcp:MDC[5].S_rate|b_data_ack                                                                                                                                                           ; Merged with cdc_mcp:MDC[0].ADC_select|b_data_ack                                   ;
; cdc_mcp:MDC[5].S_rate|pulsegen:pls|p1                                                                                                                                                      ; Merged with cdc_mcp:MDC[0].ADC_select|b_data_ack                                   ;
; cdc_mcp:MDC[6].ADC_select|b_data_ack                                                                                                                                                       ; Merged with cdc_mcp:MDC[0].ADC_select|b_data_ack                                   ;
; cdc_mcp:MDC[6].ADC_select|pulsegen:pls|p1                                                                                                                                                  ; Merged with cdc_mcp:MDC[0].ADC_select|b_data_ack                                   ;
; cdc_mcp:MDC[6].S_rate|b_data_ack                                                                                                                                                           ; Merged with cdc_mcp:MDC[0].ADC_select|b_data_ack                                   ;
; cdc_mcp:MDC[6].S_rate|pulsegen:pls|p1                                                                                                                                                      ; Merged with cdc_mcp:MDC[0].ADC_select|b_data_ack                                   ;
; cdc_mcp:MDC[7].ADC_select|b_data_ack                                                                                                                                                       ; Merged with cdc_mcp:MDC[0].ADC_select|b_data_ack                                   ;
; cdc_mcp:MDC[7].ADC_select|pulsegen:pls|p1                                                                                                                                                  ; Merged with cdc_mcp:MDC[0].ADC_select|b_data_ack                                   ;
; cdc_mcp:MDC[7].S_rate|b_data_ack                                                                                                                                                           ; Merged with cdc_mcp:MDC[0].ADC_select|b_data_ack                                   ;
; cdc_mcp:MDC[7].S_rate|pulsegen:pls|p1                                                                                                                                                      ; Merged with cdc_mcp:MDC[0].ADC_select|b_data_ack                                   ;
; cdc_mcp:SyncRx_inst|b_data_ack                                                                                                                                                             ; Merged with cdc_mcp:MDC[0].ADC_select|b_data_ack                                   ;
; cdc_mcp:SyncRx_inst|pulsegen:pls|p1                                                                                                                                                        ; Merged with cdc_mcp:MDC[0].ADC_select|b_data_ack                                   ;
; receiver2:MDC[6].receiver_instX|cic:varcic_inst_Q1|out_strobe                                                                                                                              ; Merged with receiver2:MDC[6].receiver_instX|cic:varcic_inst_I1|out_strobe          ;
; receiver2:MDC[5].receiver_instX|cic:varcic_inst_Q1|out_strobe                                                                                                                              ; Merged with receiver2:MDC[5].receiver_instX|cic:varcic_inst_I1|out_strobe          ;
; receiver2:MDC[4].receiver_instX|cic:varcic_inst_Q1|out_strobe                                                                                                                              ; Merged with receiver2:MDC[4].receiver_instX|cic:varcic_inst_I1|out_strobe          ;
; receiver2:MDC[2].receiver_instX|cic:varcic_inst_Q1|out_strobe                                                                                                                              ; Merged with receiver2:MDC[2].receiver_instX|cic:varcic_inst_I1|out_strobe          ;
; receiver2:receiver_inst0|cic:varcic_inst_Q1|out_strobe                                                                                                                                     ; Merged with receiver2:receiver_inst0|cic:varcic_inst_I1|out_strobe                 ;
; network:network_inst|phy_cfg:phy_cfg_inst|values[10][15]                                                                                                                                   ; Merged with network:network_inst|phy_cfg:phy_cfg_inst|values[10][11]               ;
; network:network_inst|phy_cfg:phy_cfg_inst|values[10][3]                                                                                                                                    ; Merged with network:network_inst|phy_cfg:phy_cfg_inst|values[10][11]               ;
; network:network_inst|phy_cfg:phy_cfg_inst|values[10][7]                                                                                                                                    ; Merged with network:network_inst|phy_cfg:phy_cfg_inst|values[10][11]               ;
; network:network_inst|phy_cfg:phy_cfg_inst|addresses[1][1]                                                                                                                                  ; Merged with network:network_inst|phy_cfg:phy_cfg_inst|addresses[1][0]              ;
; network:network_inst|phy_cfg:phy_cfg_inst|addresses[1][2]                                                                                                                                  ; Merged with network:network_inst|phy_cfg:phy_cfg_inst|addresses[1][0]              ;
; network:network_inst|phy_cfg:phy_cfg_inst|addresses[1][3]                                                                                                                                  ; Merged with network:network_inst|phy_cfg:phy_cfg_inst|addresses[1][0]              ;
; network:network_inst|phy_cfg:phy_cfg_inst|addresses[1][4]                                                                                                                                  ; Merged with network:network_inst|phy_cfg:phy_cfg_inst|addresses[1][0]              ;
; network:network_inst|phy_cfg:phy_cfg_inst|addresses[2][0]                                                                                                                                  ; Merged with network:network_inst|phy_cfg:phy_cfg_inst|addresses[1][0]              ;
; network:network_inst|phy_cfg:phy_cfg_inst|addresses[2][4]                                                                                                                                  ; Merged with network:network_inst|phy_cfg:phy_cfg_inst|addresses[1][0]              ;
; network:network_inst|phy_cfg:phy_cfg_inst|addresses[3][4]                                                                                                                                  ; Merged with network:network_inst|phy_cfg:phy_cfg_inst|addresses[1][0]              ;
; network:network_inst|phy_cfg:phy_cfg_inst|addresses[4][0]                                                                                                                                  ; Merged with network:network_inst|phy_cfg:phy_cfg_inst|addresses[1][0]              ;
; network:network_inst|phy_cfg:phy_cfg_inst|addresses[4][4]                                                                                                                                  ; Merged with network:network_inst|phy_cfg:phy_cfg_inst|addresses[1][0]              ;
; network:network_inst|phy_cfg:phy_cfg_inst|addresses[5][4]                                                                                                                                  ; Merged with network:network_inst|phy_cfg:phy_cfg_inst|addresses[1][0]              ;
; network:network_inst|phy_cfg:phy_cfg_inst|addresses[6][0]                                                                                                                                  ; Merged with network:network_inst|phy_cfg:phy_cfg_inst|addresses[1][0]              ;
; network:network_inst|phy_cfg:phy_cfg_inst|addresses[6][4]                                                                                                                                  ; Merged with network:network_inst|phy_cfg:phy_cfg_inst|addresses[1][0]              ;
; network:network_inst|phy_cfg:phy_cfg_inst|addresses[7][4]                                                                                                                                  ; Merged with network:network_inst|phy_cfg:phy_cfg_inst|addresses[1][0]              ;
; network:network_inst|phy_cfg:phy_cfg_inst|addresses[8][4]                                                                                                                                  ; Merged with network:network_inst|phy_cfg:phy_cfg_inst|addresses[1][0]              ;
; network:network_inst|phy_cfg:phy_cfg_inst|values[1][0]                                                                                                                                     ; Merged with network:network_inst|phy_cfg:phy_cfg_inst|addresses[1][0]              ;
; network:network_inst|phy_cfg:phy_cfg_inst|values[1][10]                                                                                                                                    ; Merged with network:network_inst|phy_cfg:phy_cfg_inst|addresses[1][0]              ;
; network:network_inst|phy_cfg:phy_cfg_inst|values[1][11]                                                                                                                                    ; Merged with network:network_inst|phy_cfg:phy_cfg_inst|addresses[1][0]              ;
; network:network_inst|phy_cfg:phy_cfg_inst|values[1][13]                                                                                                                                    ; Merged with network:network_inst|phy_cfg:phy_cfg_inst|addresses[1][0]              ;
; network:network_inst|phy_cfg:phy_cfg_inst|values[1][14]                                                                                                                                    ; Merged with network:network_inst|phy_cfg:phy_cfg_inst|addresses[1][0]              ;
; network:network_inst|phy_cfg:phy_cfg_inst|values[1][15]                                                                                                                                    ; Merged with network:network_inst|phy_cfg:phy_cfg_inst|addresses[1][0]              ;
; network:network_inst|phy_cfg:phy_cfg_inst|values[1][1]                                                                                                                                     ; Merged with network:network_inst|phy_cfg:phy_cfg_inst|addresses[1][0]              ;
; network:network_inst|phy_cfg:phy_cfg_inst|values[1][2]                                                                                                                                     ; Merged with network:network_inst|phy_cfg:phy_cfg_inst|addresses[1][0]              ;
; network:network_inst|phy_cfg:phy_cfg_inst|values[1][3]                                                                                                                                     ; Merged with network:network_inst|phy_cfg:phy_cfg_inst|addresses[1][0]              ;
; network:network_inst|phy_cfg:phy_cfg_inst|values[1][4]                                                                                                                                     ; Merged with network:network_inst|phy_cfg:phy_cfg_inst|addresses[1][0]              ;
; network:network_inst|phy_cfg:phy_cfg_inst|values[1][5]                                                                                                                                     ; Merged with network:network_inst|phy_cfg:phy_cfg_inst|addresses[1][0]              ;
; network:network_inst|phy_cfg:phy_cfg_inst|values[1][6]                                                                                                                                     ; Merged with network:network_inst|phy_cfg:phy_cfg_inst|addresses[1][0]              ;
; network:network_inst|phy_cfg:phy_cfg_inst|values[1][7]                                                                                                                                     ; Merged with network:network_inst|phy_cfg:phy_cfg_inst|addresses[1][0]              ;
; network:network_inst|phy_cfg:phy_cfg_inst|values[3][0]                                                                                                                                     ; Merged with network:network_inst|phy_cfg:phy_cfg_inst|addresses[1][0]              ;
; network:network_inst|phy_cfg:phy_cfg_inst|values[3][10]                                                                                                                                    ; Merged with network:network_inst|phy_cfg:phy_cfg_inst|addresses[1][0]              ;
; network:network_inst|phy_cfg:phy_cfg_inst|values[3][11]                                                                                                                                    ; Merged with network:network_inst|phy_cfg:phy_cfg_inst|addresses[1][0]              ;
; network:network_inst|phy_cfg:phy_cfg_inst|values[3][12]                                                                                                                                    ; Merged with network:network_inst|phy_cfg:phy_cfg_inst|addresses[1][0]              ;
; network:network_inst|phy_cfg:phy_cfg_inst|values[3][13]                                                                                                                                    ; Merged with network:network_inst|phy_cfg:phy_cfg_inst|addresses[1][0]              ;
; network:network_inst|phy_cfg:phy_cfg_inst|values[3][3]                                                                                                                                     ; Merged with network:network_inst|phy_cfg:phy_cfg_inst|addresses[1][0]              ;
; network:network_inst|phy_cfg:phy_cfg_inst|values[3][4]                                                                                                                                     ; Merged with network:network_inst|phy_cfg:phy_cfg_inst|addresses[1][0]              ;
; network:network_inst|phy_cfg:phy_cfg_inst|values[3][5]                                                                                                                                     ; Merged with network:network_inst|phy_cfg:phy_cfg_inst|addresses[1][0]              ;
; network:network_inst|phy_cfg:phy_cfg_inst|values[3][6]                                                                                                                                     ; Merged with network:network_inst|phy_cfg:phy_cfg_inst|addresses[1][0]              ;
; network:network_inst|phy_cfg:phy_cfg_inst|values[3][7]                                                                                                                                     ; Merged with network:network_inst|phy_cfg:phy_cfg_inst|addresses[1][0]              ;
; network:network_inst|phy_cfg:phy_cfg_inst|values[3][9]                                                                                                                                     ; Merged with network:network_inst|phy_cfg:phy_cfg_inst|addresses[1][0]              ;
; network:network_inst|phy_cfg:phy_cfg_inst|values[5][10]                                                                                                                                    ; Merged with network:network_inst|phy_cfg:phy_cfg_inst|addresses[1][0]              ;
; network:network_inst|phy_cfg:phy_cfg_inst|values[5][11]                                                                                                                                    ; Merged with network:network_inst|phy_cfg:phy_cfg_inst|addresses[1][0]              ;
; network:network_inst|phy_cfg:phy_cfg_inst|values[5][12]                                                                                                                                    ; Merged with network:network_inst|phy_cfg:phy_cfg_inst|addresses[1][0]              ;
; network:network_inst|phy_cfg:phy_cfg_inst|values[5][13]                                                                                                                                    ; Merged with network:network_inst|phy_cfg:phy_cfg_inst|addresses[1][0]              ;
; network:network_inst|phy_cfg:phy_cfg_inst|values[5][14]                                                                                                                                    ; Merged with network:network_inst|phy_cfg:phy_cfg_inst|addresses[1][0]              ;
; network:network_inst|phy_cfg:phy_cfg_inst|values[5][3]                                                                                                                                     ; Merged with network:network_inst|phy_cfg:phy_cfg_inst|addresses[1][0]              ;
; network:network_inst|phy_cfg:phy_cfg_inst|values[5][4]                                                                                                                                     ; Merged with network:network_inst|phy_cfg:phy_cfg_inst|addresses[1][0]              ;
; network:network_inst|phy_cfg:phy_cfg_inst|values[5][5]                                                                                                                                     ; Merged with network:network_inst|phy_cfg:phy_cfg_inst|addresses[1][0]              ;
; network:network_inst|phy_cfg:phy_cfg_inst|values[5][6]                                                                                                                                     ; Merged with network:network_inst|phy_cfg:phy_cfg_inst|addresses[1][0]              ;
; network:network_inst|phy_cfg:phy_cfg_inst|values[5][7]                                                                                                                                     ; Merged with network:network_inst|phy_cfg:phy_cfg_inst|addresses[1][0]              ;
; network:network_inst|phy_cfg:phy_cfg_inst|values[5][9]                                                                                                                                     ; Merged with network:network_inst|phy_cfg:phy_cfg_inst|addresses[1][0]              ;
; network:network_inst|phy_cfg:phy_cfg_inst|values[7][0]                                                                                                                                     ; Merged with network:network_inst|phy_cfg:phy_cfg_inst|addresses[1][0]              ;
; network:network_inst|phy_cfg:phy_cfg_inst|values[7][10]                                                                                                                                    ; Merged with network:network_inst|phy_cfg:phy_cfg_inst|addresses[1][0]              ;
; network:network_inst|phy_cfg:phy_cfg_inst|values[7][11]                                                                                                                                    ; Merged with network:network_inst|phy_cfg:phy_cfg_inst|addresses[1][0]              ;
; network:network_inst|phy_cfg:phy_cfg_inst|values[7][12]                                                                                                                                    ; Merged with network:network_inst|phy_cfg:phy_cfg_inst|addresses[1][0]              ;
; network:network_inst|phy_cfg:phy_cfg_inst|values[7][13]                                                                                                                                    ; Merged with network:network_inst|phy_cfg:phy_cfg_inst|addresses[1][0]              ;
; network:network_inst|phy_cfg:phy_cfg_inst|values[7][3]                                                                                                                                     ; Merged with network:network_inst|phy_cfg:phy_cfg_inst|addresses[1][0]              ;
; network:network_inst|phy_cfg:phy_cfg_inst|values[7][4]                                                                                                                                     ; Merged with network:network_inst|phy_cfg:phy_cfg_inst|addresses[1][0]              ;
; network:network_inst|phy_cfg:phy_cfg_inst|values[7][5]                                                                                                                                     ; Merged with network:network_inst|phy_cfg:phy_cfg_inst|addresses[1][0]              ;
; network:network_inst|phy_cfg:phy_cfg_inst|values[7][6]                                                                                                                                     ; Merged with network:network_inst|phy_cfg:phy_cfg_inst|addresses[1][0]              ;
; network:network_inst|phy_cfg:phy_cfg_inst|values[7][7]                                                                                                                                     ; Merged with network:network_inst|phy_cfg:phy_cfg_inst|addresses[1][0]              ;
; network:network_inst|phy_cfg:phy_cfg_inst|values[7][9]                                                                                                                                     ; Merged with network:network_inst|phy_cfg:phy_cfg_inst|addresses[1][0]              ;
; network:network_inst|phy_cfg:phy_cfg_inst|values[8][0]                                                                                                                                     ; Merged with network:network_inst|phy_cfg:phy_cfg_inst|addresses[1][0]              ;
; network:network_inst|phy_cfg:phy_cfg_inst|values[8][10]                                                                                                                                    ; Merged with network:network_inst|phy_cfg:phy_cfg_inst|addresses[1][0]              ;
; network:network_inst|phy_cfg:phy_cfg_inst|values[8][11]                                                                                                                                    ; Merged with network:network_inst|phy_cfg:phy_cfg_inst|addresses[1][0]              ;
; network:network_inst|phy_cfg:phy_cfg_inst|values[8][12]                                                                                                                                    ; Merged with network:network_inst|phy_cfg:phy_cfg_inst|addresses[1][0]              ;
; network:network_inst|phy_cfg:phy_cfg_inst|values[8][13]                                                                                                                                    ; Merged with network:network_inst|phy_cfg:phy_cfg_inst|addresses[1][0]              ;
; network:network_inst|phy_cfg:phy_cfg_inst|values[8][14]                                                                                                                                    ; Merged with network:network_inst|phy_cfg:phy_cfg_inst|addresses[1][0]              ;
; network:network_inst|phy_cfg:phy_cfg_inst|values[8][15]                                                                                                                                    ; Merged with network:network_inst|phy_cfg:phy_cfg_inst|addresses[1][0]              ;
; network:network_inst|phy_cfg:phy_cfg_inst|values[8][3]                                                                                                                                     ; Merged with network:network_inst|phy_cfg:phy_cfg_inst|addresses[1][0]              ;
; network:network_inst|phy_cfg:phy_cfg_inst|values[8][4]                                                                                                                                     ; Merged with network:network_inst|phy_cfg:phy_cfg_inst|addresses[1][0]              ;
; network:network_inst|phy_cfg:phy_cfg_inst|values[8][5]                                                                                                                                     ; Merged with network:network_inst|phy_cfg:phy_cfg_inst|addresses[1][0]              ;
; network:network_inst|phy_cfg:phy_cfg_inst|values[8][6]                                                                                                                                     ; Merged with network:network_inst|phy_cfg:phy_cfg_inst|addresses[1][0]              ;
; network:network_inst|phy_cfg:phy_cfg_inst|values[8][7]                                                                                                                                     ; Merged with network:network_inst|phy_cfg:phy_cfg_inst|addresses[1][0]              ;
; network:network_inst|phy_cfg:phy_cfg_inst|values[8][8]                                                                                                                                     ; Merged with network:network_inst|phy_cfg:phy_cfg_inst|addresses[1][0]              ;
; network:network_inst|phy_cfg:phy_cfg_inst|addresses[5][1]                                                                                                                                  ; Merged with network:network_inst|phy_cfg:phy_cfg_inst|addresses[3][1]              ;
; network:network_inst|phy_cfg:phy_cfg_inst|addresses[7][1]                                                                                                                                  ; Merged with network:network_inst|phy_cfg:phy_cfg_inst|addresses[3][1]              ;
; network:network_inst|phy_cfg:phy_cfg_inst|addresses[8][0]                                                                                                                                  ; Merged with network:network_inst|phy_cfg:phy_cfg_inst|addresses[3][1]              ;
; network:network_inst|phy_cfg:phy_cfg_inst|phychip[0]                                                                                                                                       ; Merged with network:network_inst|phy_cfg:phy_cfg_inst|addresses[3][1]              ;
; network:network_inst|phy_cfg:phy_cfg_inst|values[3][15]                                                                                                                                    ; Merged with network:network_inst|phy_cfg:phy_cfg_inst|addresses[3][1]              ;
; network:network_inst|phy_cfg:phy_cfg_inst|values[3][2]                                                                                                                                     ; Merged with network:network_inst|phy_cfg:phy_cfg_inst|addresses[3][1]              ;
; network:network_inst|phy_cfg:phy_cfg_inst|values[3][8]                                                                                                                                     ; Merged with network:network_inst|phy_cfg:phy_cfg_inst|addresses[3][1]              ;
; network:network_inst|phy_cfg:phy_cfg_inst|values[5][0]                                                                                                                                     ; Merged with network:network_inst|phy_cfg:phy_cfg_inst|addresses[3][1]              ;
; network:network_inst|phy_cfg:phy_cfg_inst|values[5][15]                                                                                                                                    ; Merged with network:network_inst|phy_cfg:phy_cfg_inst|addresses[3][1]              ;
; network:network_inst|phy_cfg:phy_cfg_inst|values[5][2]                                                                                                                                     ; Merged with network:network_inst|phy_cfg:phy_cfg_inst|addresses[3][1]              ;
; network:network_inst|phy_cfg:phy_cfg_inst|values[5][8]                                                                                                                                     ; Merged with network:network_inst|phy_cfg:phy_cfg_inst|addresses[3][1]              ;
; network:network_inst|phy_cfg:phy_cfg_inst|values[7][15]                                                                                                                                    ; Merged with network:network_inst|phy_cfg:phy_cfg_inst|addresses[3][1]              ;
; network:network_inst|phy_cfg:phy_cfg_inst|values[7][2]                                                                                                                                     ; Merged with network:network_inst|phy_cfg:phy_cfg_inst|addresses[3][1]              ;
; network:network_inst|phy_cfg:phy_cfg_inst|values[7][8]                                                                                                                                     ; Merged with network:network_inst|phy_cfg:phy_cfg_inst|addresses[3][1]              ;
; network:network_inst|phy_cfg:phy_cfg_inst|values[8][9]                                                                                                                                     ; Merged with network:network_inst|phy_cfg:phy_cfg_inst|addresses[3][1]              ;
; network:network_inst|phy_cfg:phy_cfg_inst|values[4][15]                                                                                                                                    ; Merged with network:network_inst|phy_cfg:phy_cfg_inst|values[4][11]                ;
; network:network_inst|phy_cfg:phy_cfg_inst|values[4][7]                                                                                                                                     ; Merged with network:network_inst|phy_cfg:phy_cfg_inst|values[4][11]                ;
; network:network_inst|phy_cfg:phy_cfg_inst|values[2][15]                                                                                                                                    ; Merged with network:network_inst|phy_cfg:phy_cfg_inst|values[2][11]                ;
; network:network_inst|phy_cfg:phy_cfg_inst|values[2][3]                                                                                                                                     ; Merged with network:network_inst|phy_cfg:phy_cfg_inst|values[2][11]                ;
; network:network_inst|phy_cfg:phy_cfg_inst|values[2][7]                                                                                                                                     ; Merged with network:network_inst|phy_cfg:phy_cfg_inst|values[2][11]                ;
; network:network_inst|phy_cfg:phy_cfg_inst|addresses[10][2]                                                                                                                                 ; Merged with network:network_inst|phy_cfg:phy_cfg_inst|addresses[10][1]             ;
; network:network_inst|phy_cfg:phy_cfg_inst|addresses[10][3]                                                                                                                                 ; Merged with network:network_inst|phy_cfg:phy_cfg_inst|addresses[10][1]             ;
; network:network_inst|phy_cfg:phy_cfg_inst|addresses[11][0]                                                                                                                                 ; Merged with network:network_inst|phy_cfg:phy_cfg_inst|addresses[10][1]             ;
; network:network_inst|phy_cfg:phy_cfg_inst|addresses[11][2]                                                                                                                                 ; Merged with network:network_inst|phy_cfg:phy_cfg_inst|addresses[10][1]             ;
; network:network_inst|phy_cfg:phy_cfg_inst|addresses[11][3]                                                                                                                                 ; Merged with network:network_inst|phy_cfg:phy_cfg_inst|addresses[10][1]             ;
; network:network_inst|phy_cfg:phy_cfg_inst|addresses[12][1]                                                                                                                                 ; Merged with network:network_inst|phy_cfg:phy_cfg_inst|addresses[10][1]             ;
; network:network_inst|phy_cfg:phy_cfg_inst|addresses[12][2]                                                                                                                                 ; Merged with network:network_inst|phy_cfg:phy_cfg_inst|addresses[10][1]             ;
; network:network_inst|phy_cfg:phy_cfg_inst|addresses[12][3]                                                                                                                                 ; Merged with network:network_inst|phy_cfg:phy_cfg_inst|addresses[10][1]             ;
; network:network_inst|phy_cfg:phy_cfg_inst|addresses[13][0]                                                                                                                                 ; Merged with network:network_inst|phy_cfg:phy_cfg_inst|addresses[10][1]             ;
; network:network_inst|phy_cfg:phy_cfg_inst|addresses[13][2]                                                                                                                                 ; Merged with network:network_inst|phy_cfg:phy_cfg_inst|addresses[10][1]             ;
; network:network_inst|phy_cfg:phy_cfg_inst|addresses[13][3]                                                                                                                                 ; Merged with network:network_inst|phy_cfg:phy_cfg_inst|addresses[10][1]             ;
; network:network_inst|phy_cfg:phy_cfg_inst|addresses[14][1]                                                                                                                                 ; Merged with network:network_inst|phy_cfg:phy_cfg_inst|addresses[10][1]             ;
; network:network_inst|phy_cfg:phy_cfg_inst|addresses[14][2]                                                                                                                                 ; Merged with network:network_inst|phy_cfg:phy_cfg_inst|addresses[10][1]             ;
; network:network_inst|phy_cfg:phy_cfg_inst|addresses[14][3]                                                                                                                                 ; Merged with network:network_inst|phy_cfg:phy_cfg_inst|addresses[10][1]             ;
; network:network_inst|phy_cfg:phy_cfg_inst|addresses[15][0]                                                                                                                                 ; Merged with network:network_inst|phy_cfg:phy_cfg_inst|addresses[10][1]             ;
; network:network_inst|phy_cfg:phy_cfg_inst|addresses[15][2]                                                                                                                                 ; Merged with network:network_inst|phy_cfg:phy_cfg_inst|addresses[10][1]             ;
; network:network_inst|phy_cfg:phy_cfg_inst|addresses[15][3]                                                                                                                                 ; Merged with network:network_inst|phy_cfg:phy_cfg_inst|addresses[10][1]             ;
; network:network_inst|phy_cfg:phy_cfg_inst|addresses[16][1]                                                                                                                                 ; Merged with network:network_inst|phy_cfg:phy_cfg_inst|addresses[10][1]             ;
; network:network_inst|phy_cfg:phy_cfg_inst|addresses[16][2]                                                                                                                                 ; Merged with network:network_inst|phy_cfg:phy_cfg_inst|addresses[10][1]             ;
; network:network_inst|phy_cfg:phy_cfg_inst|addresses[16][3]                                                                                                                                 ; Merged with network:network_inst|phy_cfg:phy_cfg_inst|addresses[10][1]             ;
; network:network_inst|phy_cfg:phy_cfg_inst|addresses[17][0]                                                                                                                                 ; Merged with network:network_inst|phy_cfg:phy_cfg_inst|addresses[10][1]             ;
; network:network_inst|phy_cfg:phy_cfg_inst|addresses[17][2]                                                                                                                                 ; Merged with network:network_inst|phy_cfg:phy_cfg_inst|addresses[10][1]             ;
; network:network_inst|phy_cfg:phy_cfg_inst|addresses[17][3]                                                                                                                                 ; Merged with network:network_inst|phy_cfg:phy_cfg_inst|addresses[10][1]             ;
; network:network_inst|phy_cfg:phy_cfg_inst|addresses[18][0]                                                                                                                                 ; Merged with network:network_inst|phy_cfg:phy_cfg_inst|addresses[10][1]             ;
; network:network_inst|phy_cfg:phy_cfg_inst|addresses[18][3]                                                                                                                                 ; Merged with network:network_inst|phy_cfg:phy_cfg_inst|addresses[10][1]             ;
; network:network_inst|phy_cfg:phy_cfg_inst|addresses[9][0]                                                                                                                                  ; Merged with network:network_inst|phy_cfg:phy_cfg_inst|addresses[10][1]             ;
; network:network_inst|phy_cfg:phy_cfg_inst|addresses[9][2]                                                                                                                                  ; Merged with network:network_inst|phy_cfg:phy_cfg_inst|addresses[10][1]             ;
; network:network_inst|phy_cfg:phy_cfg_inst|addresses[9][3]                                                                                                                                  ; Merged with network:network_inst|phy_cfg:phy_cfg_inst|addresses[10][1]             ;
; network:network_inst|phy_cfg:phy_cfg_inst|values[11][14]                                                                                                                                   ; Merged with network:network_inst|phy_cfg:phy_cfg_inst|addresses[10][1]             ;
; network:network_inst|phy_cfg:phy_cfg_inst|values[11][1]                                                                                                                                    ; Merged with network:network_inst|phy_cfg:phy_cfg_inst|addresses[10][1]             ;
; network:network_inst|phy_cfg:phy_cfg_inst|values[12][0]                                                                                                                                    ; Merged with network:network_inst|phy_cfg:phy_cfg_inst|addresses[10][1]             ;
; network:network_inst|phy_cfg:phy_cfg_inst|values[12][2]                                                                                                                                    ; Merged with network:network_inst|phy_cfg:phy_cfg_inst|addresses[10][1]             ;
; network:network_inst|phy_cfg:phy_cfg_inst|values[13][1]                                                                                                                                    ; Merged with network:network_inst|phy_cfg:phy_cfg_inst|addresses[10][1]             ;
; network:network_inst|phy_cfg:phy_cfg_inst|values[15][14]                                                                                                                                   ; Merged with network:network_inst|phy_cfg:phy_cfg_inst|addresses[10][1]             ;
; network:network_inst|phy_cfg:phy_cfg_inst|values[15][1]                                                                                                                                    ; Merged with network:network_inst|phy_cfg:phy_cfg_inst|addresses[10][1]             ;
; network:network_inst|phy_cfg:phy_cfg_inst|values[16][2]                                                                                                                                    ; Merged with network:network_inst|phy_cfg:phy_cfg_inst|addresses[10][1]             ;
; network:network_inst|phy_cfg:phy_cfg_inst|values[17][1]                                                                                                                                    ; Merged with network:network_inst|phy_cfg:phy_cfg_inst|addresses[10][1]             ;
; network:network_inst|phy_cfg:phy_cfg_inst|values[18][9]                                                                                                                                    ; Merged with network:network_inst|phy_cfg:phy_cfg_inst|addresses[10][1]             ;
; network:network_inst|phy_cfg:phy_cfg_inst|values[9][1]                                                                                                                                     ; Merged with network:network_inst|phy_cfg:phy_cfg_inst|addresses[10][1]             ;
; network:network_inst|phy_cfg:phy_cfg_inst|values[10][14]                                                                                                                                   ; Merged with network:network_inst|phy_cfg:phy_cfg_inst|values[10][10]               ;
; network:network_inst|phy_cfg:phy_cfg_inst|values[10][2]                                                                                                                                    ; Merged with network:network_inst|phy_cfg:phy_cfg_inst|values[10][10]               ;
; network:network_inst|phy_cfg:phy_cfg_inst|values[10][6]                                                                                                                                    ; Merged with network:network_inst|phy_cfg:phy_cfg_inst|values[10][10]               ;
; network:network_inst|phy_cfg:phy_cfg_inst|addresses[3][2]                                                                                                                                  ; Merged with network:network_inst|phy_cfg:phy_cfg_inst|addresses[2][1]              ;
; network:network_inst|phy_cfg:phy_cfg_inst|addresses[4][1]                                                                                                                                  ; Merged with network:network_inst|phy_cfg:phy_cfg_inst|addresses[2][1]              ;
; network:network_inst|phy_cfg:phy_cfg_inst|addresses[5][2]                                                                                                                                  ; Merged with network:network_inst|phy_cfg:phy_cfg_inst|addresses[2][1]              ;
; network:network_inst|phy_cfg:phy_cfg_inst|addresses[6][1]                                                                                                                                  ; Merged with network:network_inst|phy_cfg:phy_cfg_inst|addresses[2][1]              ;
; network:network_inst|phy_cfg:phy_cfg_inst|addresses[7][2]                                                                                                                                  ; Merged with network:network_inst|phy_cfg:phy_cfg_inst|addresses[2][1]              ;
; network:network_inst|phy_cfg:phy_cfg_inst|addresses[8][1]                                                                                                                                  ; Merged with network:network_inst|phy_cfg:phy_cfg_inst|addresses[2][1]              ;
; network:network_inst|phy_cfg:phy_cfg_inst|addresses[8][2]                                                                                                                                  ; Merged with network:network_inst|phy_cfg:phy_cfg_inst|addresses[2][1]              ;
; network:network_inst|phy_cfg:phy_cfg_inst|values[3][14]                                                                                                                                    ; Merged with network:network_inst|phy_cfg:phy_cfg_inst|addresses[2][1]              ;
; network:network_inst|phy_cfg:phy_cfg_inst|values[5][1]                                                                                                                                     ; Merged with network:network_inst|phy_cfg:phy_cfg_inst|addresses[2][1]              ;
; network:network_inst|phy_cfg:phy_cfg_inst|values[7][14]                                                                                                                                    ; Merged with network:network_inst|phy_cfg:phy_cfg_inst|addresses[2][1]              ;
; network:network_inst|phy_cfg:phy_cfg_inst|values[7][1]                                                                                                                                     ; Merged with network:network_inst|phy_cfg:phy_cfg_inst|addresses[2][1]              ;
; network:network_inst|phy_cfg:phy_cfg_inst|values[8][1]                                                                                                                                     ; Merged with network:network_inst|phy_cfg:phy_cfg_inst|addresses[2][1]              ;
; network:network_inst|phy_cfg:phy_cfg_inst|values[8][2]                                                                                                                                     ; Merged with network:network_inst|phy_cfg:phy_cfg_inst|addresses[2][1]              ;
; network:network_inst|phy_cfg:phy_cfg_inst|values[4][14]                                                                                                                                    ; Merged with network:network_inst|phy_cfg:phy_cfg_inst|values[4][10]                ;
; network:network_inst|phy_cfg:phy_cfg_inst|values[4][2]                                                                                                                                     ; Merged with network:network_inst|phy_cfg:phy_cfg_inst|values[4][10]                ;
; network:network_inst|phy_cfg:phy_cfg_inst|values[4][6]                                                                                                                                     ; Merged with network:network_inst|phy_cfg:phy_cfg_inst|values[4][10]                ;
; network:network_inst|phy_cfg:phy_cfg_inst|values[2][14]                                                                                                                                    ; Merged with network:network_inst|phy_cfg:phy_cfg_inst|values[2][10]                ;
; network:network_inst|phy_cfg:phy_cfg_inst|values[2][2]                                                                                                                                     ; Merged with network:network_inst|phy_cfg:phy_cfg_inst|values[2][10]                ;
; network:network_inst|phy_cfg:phy_cfg_inst|values[2][6]                                                                                                                                     ; Merged with network:network_inst|phy_cfg:phy_cfg_inst|values[2][10]                ;
; network:network_inst|phy_cfg:phy_cfg_inst|values[10][1]                                                                                                                                    ; Merged with network:network_inst|phy_cfg:phy_cfg_inst|values[10][13]               ;
; network:network_inst|phy_cfg:phy_cfg_inst|values[10][5]                                                                                                                                    ; Merged with network:network_inst|phy_cfg:phy_cfg_inst|values[10][13]               ;
; network:network_inst|phy_cfg:phy_cfg_inst|values[10][9]                                                                                                                                    ; Merged with network:network_inst|phy_cfg:phy_cfg_inst|values[10][13]               ;
; network:network_inst|phy_cfg:phy_cfg_inst|values[4][1]                                                                                                                                     ; Merged with network:network_inst|phy_cfg:phy_cfg_inst|values[4][13]                ;
; network:network_inst|phy_cfg:phy_cfg_inst|values[4][5]                                                                                                                                     ; Merged with network:network_inst|phy_cfg:phy_cfg_inst|values[4][13]                ;
; network:network_inst|phy_cfg:phy_cfg_inst|values[4][9]                                                                                                                                     ; Merged with network:network_inst|phy_cfg:phy_cfg_inst|values[4][13]                ;
; network:network_inst|phy_cfg:phy_cfg_inst|values[2][1]                                                                                                                                     ; Merged with network:network_inst|phy_cfg:phy_cfg_inst|values[2][13]                ;
; network:network_inst|phy_cfg:phy_cfg_inst|values[2][5]                                                                                                                                     ; Merged with network:network_inst|phy_cfg:phy_cfg_inst|values[2][13]                ;
; network:network_inst|phy_cfg:phy_cfg_inst|values[2][9]                                                                                                                                     ; Merged with network:network_inst|phy_cfg:phy_cfg_inst|values[2][13]                ;
; network:network_inst|phy_cfg:phy_cfg_inst|values[10][12]                                                                                                                                   ; Merged with network:network_inst|phy_cfg:phy_cfg_inst|values[10][0]                ;
; network:network_inst|phy_cfg:phy_cfg_inst|values[10][4]                                                                                                                                    ; Merged with network:network_inst|phy_cfg:phy_cfg_inst|values[10][0]                ;
; network:network_inst|phy_cfg:phy_cfg_inst|values[10][8]                                                                                                                                    ; Merged with network:network_inst|phy_cfg:phy_cfg_inst|values[10][0]                ;
; network:network_inst|phy_cfg:phy_cfg_inst|values[4][12]                                                                                                                                    ; Merged with network:network_inst|phy_cfg:phy_cfg_inst|values[4][0]                 ;
; network:network_inst|phy_cfg:phy_cfg_inst|values[4][4]                                                                                                                                     ; Merged with network:network_inst|phy_cfg:phy_cfg_inst|values[4][0]                 ;
; network:network_inst|phy_cfg:phy_cfg_inst|values[4][8]                                                                                                                                     ; Merged with network:network_inst|phy_cfg:phy_cfg_inst|values[4][0]                 ;
; network:network_inst|phy_cfg:phy_cfg_inst|values[2][12]                                                                                                                                    ; Merged with network:network_inst|phy_cfg:phy_cfg_inst|values[2][0]                 ;
; network:network_inst|phy_cfg:phy_cfg_inst|values[2][4]                                                                                                                                     ; Merged with network:network_inst|phy_cfg:phy_cfg_inst|values[2][0]                 ;
; network:network_inst|phy_cfg:phy_cfg_inst|values[2][8]                                                                                                                                     ; Merged with network:network_inst|phy_cfg:phy_cfg_inst|values[2][0]                 ;
; network:network_inst|phy_cfg:phy_cfg_inst|addresses[0][1]                                                                                                                                  ; Merged with network:network_inst|phy_cfg:phy_cfg_inst|addresses[0][0]              ;
; network:network_inst|phy_cfg:phy_cfg_inst|addresses[0][2]                                                                                                                                  ; Merged with network:network_inst|phy_cfg:phy_cfg_inst|addresses[0][0]              ;
; network:network_inst|phy_cfg:phy_cfg_inst|addresses[0][3]                                                                                                                                  ; Merged with network:network_inst|phy_cfg:phy_cfg_inst|addresses[0][0]              ;
; network:network_inst|phy_cfg:phy_cfg_inst|addresses[0][4]                                                                                                                                  ; Merged with network:network_inst|phy_cfg:phy_cfg_inst|addresses[0][0]              ;
; network:network_inst|phy_cfg:phy_cfg_inst|addresses[2][2]                                                                                                                                  ; Merged with network:network_inst|phy_cfg:phy_cfg_inst|addresses[0][0]              ;
; network:network_inst|phy_cfg:phy_cfg_inst|addresses[2][3]                                                                                                                                  ; Merged with network:network_inst|phy_cfg:phy_cfg_inst|addresses[0][0]              ;
; network:network_inst|phy_cfg:phy_cfg_inst|addresses[3][0]                                                                                                                                  ; Merged with network:network_inst|phy_cfg:phy_cfg_inst|addresses[0][0]              ;
; network:network_inst|phy_cfg:phy_cfg_inst|addresses[3][3]                                                                                                                                  ; Merged with network:network_inst|phy_cfg:phy_cfg_inst|addresses[0][0]              ;
; network:network_inst|phy_cfg:phy_cfg_inst|addresses[4][2]                                                                                                                                  ; Merged with network:network_inst|phy_cfg:phy_cfg_inst|addresses[0][0]              ;
; network:network_inst|phy_cfg:phy_cfg_inst|addresses[4][3]                                                                                                                                  ; Merged with network:network_inst|phy_cfg:phy_cfg_inst|addresses[0][0]              ;
; network:network_inst|phy_cfg:phy_cfg_inst|addresses[5][0]                                                                                                                                  ; Merged with network:network_inst|phy_cfg:phy_cfg_inst|addresses[0][0]              ;
; network:network_inst|phy_cfg:phy_cfg_inst|addresses[5][3]                                                                                                                                  ; Merged with network:network_inst|phy_cfg:phy_cfg_inst|addresses[0][0]              ;
; network:network_inst|phy_cfg:phy_cfg_inst|addresses[6][2]                                                                                                                                  ; Merged with network:network_inst|phy_cfg:phy_cfg_inst|addresses[0][0]              ;
; network:network_inst|phy_cfg:phy_cfg_inst|addresses[6][3]                                                                                                                                  ; Merged with network:network_inst|phy_cfg:phy_cfg_inst|addresses[0][0]              ;
; network:network_inst|phy_cfg:phy_cfg_inst|addresses[7][0]                                                                                                                                  ; Merged with network:network_inst|phy_cfg:phy_cfg_inst|addresses[0][0]              ;
; network:network_inst|phy_cfg:phy_cfg_inst|addresses[7][3]                                                                                                                                  ; Merged with network:network_inst|phy_cfg:phy_cfg_inst|addresses[0][0]              ;
; network:network_inst|phy_cfg:phy_cfg_inst|addresses[8][3]                                                                                                                                  ; Merged with network:network_inst|phy_cfg:phy_cfg_inst|addresses[0][0]              ;
; network:network_inst|phy_cfg:phy_cfg_inst|values[1][12]                                                                                                                                    ; Merged with network:network_inst|phy_cfg:phy_cfg_inst|addresses[0][0]              ;
; network:network_inst|phy_cfg:phy_cfg_inst|values[1][8]                                                                                                                                     ; Merged with network:network_inst|phy_cfg:phy_cfg_inst|addresses[0][0]              ;
; network:network_inst|phy_cfg:phy_cfg_inst|values[1][9]                                                                                                                                     ; Merged with network:network_inst|phy_cfg:phy_cfg_inst|addresses[0][0]              ;
; network:network_inst|phy_cfg:phy_cfg_inst|values[3][1]                                                                                                                                     ; Merged with network:network_inst|phy_cfg:phy_cfg_inst|addresses[0][0]              ;
; receiver2:MDC[7].receiver_instX|cic:varcic_inst_Q1|sample_no[2]                                                                                                                            ; Merged with receiver2:MDC[7].receiver_instX|cic:varcic_inst_I1|sample_no[2]        ;
; receiver2:MDC[7].receiver_instX|cic:varcic_inst_Q1|sample_no[1]                                                                                                                            ; Merged with receiver2:MDC[7].receiver_instX|cic:varcic_inst_I1|sample_no[1]        ;
; receiver2:MDC[7].receiver_instX|cic:varcic_inst_Q1|sample_no[0]                                                                                                                            ; Merged with receiver2:MDC[7].receiver_instX|cic:varcic_inst_I1|sample_no[0]        ;
; receiver2:MDC[7].receiver_instX|cic:varcic_inst_Q1|sample_no[4]                                                                                                                            ; Merged with receiver2:MDC[7].receiver_instX|cic:varcic_inst_I1|sample_no[4]        ;
; receiver2:MDC[7].receiver_instX|cic:varcic_inst_Q1|sample_no[3]                                                                                                                            ; Merged with receiver2:MDC[7].receiver_instX|cic:varcic_inst_I1|sample_no[3]        ;
; receiver2:MDC[7].receiver_instX|cic:cic_inst_Q2|out_strobe                                                                                                                                 ; Merged with receiver2:MDC[7].receiver_instX|cic:cic_inst_I2|out_strobe             ;
; cdc_mcp:MDC[0].S_rate|cdc_sync:rdy|q1[0]                                                                                                                                                   ; Merged with cdc_mcp:MDC[0].ADC_select|cdc_sync:rdy|q1[0]                           ;
; cdc_mcp:MDC[1].ADC_select|cdc_sync:rdy|q1[0]                                                                                                                                               ; Merged with cdc_mcp:MDC[0].ADC_select|cdc_sync:rdy|q1[0]                           ;
; cdc_mcp:MDC[1].S_rate|cdc_sync:rdy|q1[0]                                                                                                                                                   ; Merged with cdc_mcp:MDC[0].ADC_select|cdc_sync:rdy|q1[0]                           ;
; cdc_mcp:MDC[2].ADC_select|cdc_sync:rdy|q1[0]                                                                                                                                               ; Merged with cdc_mcp:MDC[0].ADC_select|cdc_sync:rdy|q1[0]                           ;
; cdc_mcp:MDC[2].S_rate|cdc_sync:rdy|q1[0]                                                                                                                                                   ; Merged with cdc_mcp:MDC[0].ADC_select|cdc_sync:rdy|q1[0]                           ;
; cdc_mcp:MDC[3].ADC_select|cdc_sync:rdy|q1[0]                                                                                                                                               ; Merged with cdc_mcp:MDC[0].ADC_select|cdc_sync:rdy|q1[0]                           ;
; cdc_mcp:MDC[3].S_rate|cdc_sync:rdy|q1[0]                                                                                                                                                   ; Merged with cdc_mcp:MDC[0].ADC_select|cdc_sync:rdy|q1[0]                           ;
; cdc_mcp:MDC[4].ADC_select|cdc_sync:rdy|q1[0]                                                                                                                                               ; Merged with cdc_mcp:MDC[0].ADC_select|cdc_sync:rdy|q1[0]                           ;
; cdc_mcp:MDC[4].S_rate|cdc_sync:rdy|q1[0]                                                                                                                                                   ; Merged with cdc_mcp:MDC[0].ADC_select|cdc_sync:rdy|q1[0]                           ;
; cdc_mcp:MDC[5].ADC_select|cdc_sync:rdy|q1[0]                                                                                                                                               ; Merged with cdc_mcp:MDC[0].ADC_select|cdc_sync:rdy|q1[0]                           ;
; cdc_mcp:MDC[5].S_rate|cdc_sync:rdy|q1[0]                                                                                                                                                   ; Merged with cdc_mcp:MDC[0].ADC_select|cdc_sync:rdy|q1[0]                           ;
; cdc_mcp:MDC[6].ADC_select|cdc_sync:rdy|q1[0]                                                                                                                                               ; Merged with cdc_mcp:MDC[0].ADC_select|cdc_sync:rdy|q1[0]                           ;
; cdc_mcp:MDC[6].S_rate|cdc_sync:rdy|q1[0]                                                                                                                                                   ; Merged with cdc_mcp:MDC[0].ADC_select|cdc_sync:rdy|q1[0]                           ;
; cdc_mcp:MDC[7].ADC_select|cdc_sync:rdy|q1[0]                                                                                                                                               ; Merged with cdc_mcp:MDC[0].ADC_select|cdc_sync:rdy|q1[0]                           ;
; cdc_mcp:MDC[7].S_rate|cdc_sync:rdy|q1[0]                                                                                                                                                   ; Merged with cdc_mcp:MDC[0].ADC_select|cdc_sync:rdy|q1[0]                           ;
; cdc_mcp:SyncRx_inst|cdc_sync:rdy|q1[0]                                                                                                                                                     ; Merged with cdc_mcp:MDC[0].ADC_select|cdc_sync:rdy|q1[0]                           ;
; receiver2:MDC[6].receiver_instX|cic:varcic_inst_Q1|sample_no[2]                                                                                                                            ; Merged with receiver2:MDC[6].receiver_instX|cic:varcic_inst_I1|sample_no[2]        ;
; receiver2:MDC[6].receiver_instX|cic:varcic_inst_Q1|sample_no[1]                                                                                                                            ; Merged with receiver2:MDC[6].receiver_instX|cic:varcic_inst_I1|sample_no[1]        ;
; receiver2:MDC[6].receiver_instX|cic:varcic_inst_Q1|sample_no[0]                                                                                                                            ; Merged with receiver2:MDC[6].receiver_instX|cic:varcic_inst_I1|sample_no[0]        ;
; receiver2:MDC[6].receiver_instX|cic:varcic_inst_Q1|sample_no[4]                                                                                                                            ; Merged with receiver2:MDC[6].receiver_instX|cic:varcic_inst_I1|sample_no[4]        ;
; receiver2:MDC[6].receiver_instX|cic:varcic_inst_Q1|sample_no[3]                                                                                                                            ; Merged with receiver2:MDC[6].receiver_instX|cic:varcic_inst_I1|sample_no[3]        ;
; receiver2:MDC[6].receiver_instX|cic:cic_inst_Q2|out_strobe                                                                                                                                 ; Merged with receiver2:MDC[6].receiver_instX|cic:cic_inst_I2|out_strobe             ;
; receiver2:MDC[5].receiver_instX|cic:varcic_inst_Q1|sample_no[2]                                                                                                                            ; Merged with receiver2:MDC[5].receiver_instX|cic:varcic_inst_I1|sample_no[2]        ;
; receiver2:MDC[5].receiver_instX|cic:varcic_inst_Q1|sample_no[1]                                                                                                                            ; Merged with receiver2:MDC[5].receiver_instX|cic:varcic_inst_I1|sample_no[1]        ;
; receiver2:MDC[5].receiver_instX|cic:varcic_inst_Q1|sample_no[0]                                                                                                                            ; Merged with receiver2:MDC[5].receiver_instX|cic:varcic_inst_I1|sample_no[0]        ;
; receiver2:MDC[5].receiver_instX|cic:varcic_inst_Q1|sample_no[4]                                                                                                                            ; Merged with receiver2:MDC[5].receiver_instX|cic:varcic_inst_I1|sample_no[4]        ;
; receiver2:MDC[5].receiver_instX|cic:varcic_inst_Q1|sample_no[3]                                                                                                                            ; Merged with receiver2:MDC[5].receiver_instX|cic:varcic_inst_I1|sample_no[3]        ;
; receiver2:MDC[5].receiver_instX|cic:cic_inst_Q2|out_strobe                                                                                                                                 ; Merged with receiver2:MDC[5].receiver_instX|cic:cic_inst_I2|out_strobe             ;
; receiver2:MDC[4].receiver_instX|cic:varcic_inst_Q1|sample_no[2]                                                                                                                            ; Merged with receiver2:MDC[4].receiver_instX|cic:varcic_inst_I1|sample_no[2]        ;
; receiver2:MDC[4].receiver_instX|cic:varcic_inst_Q1|sample_no[1]                                                                                                                            ; Merged with receiver2:MDC[4].receiver_instX|cic:varcic_inst_I1|sample_no[1]        ;
; receiver2:MDC[4].receiver_instX|cic:varcic_inst_Q1|sample_no[0]                                                                                                                            ; Merged with receiver2:MDC[4].receiver_instX|cic:varcic_inst_I1|sample_no[0]        ;
; receiver2:MDC[4].receiver_instX|cic:varcic_inst_Q1|sample_no[4]                                                                                                                            ; Merged with receiver2:MDC[4].receiver_instX|cic:varcic_inst_I1|sample_no[4]        ;
; receiver2:MDC[4].receiver_instX|cic:varcic_inst_Q1|sample_no[3]                                                                                                                            ; Merged with receiver2:MDC[4].receiver_instX|cic:varcic_inst_I1|sample_no[3]        ;
; receiver2:MDC[4].receiver_instX|cic:cic_inst_Q2|out_strobe                                                                                                                                 ; Merged with receiver2:MDC[4].receiver_instX|cic:cic_inst_I2|out_strobe             ;
; receiver2:MDC[2].receiver_instX|cic:varcic_inst_Q1|sample_no[2]                                                                                                                            ; Merged with receiver2:MDC[2].receiver_instX|cic:varcic_inst_I1|sample_no[2]        ;
; receiver2:MDC[2].receiver_instX|cic:varcic_inst_Q1|sample_no[1]                                                                                                                            ; Merged with receiver2:MDC[2].receiver_instX|cic:varcic_inst_I1|sample_no[1]        ;
; receiver2:MDC[2].receiver_instX|cic:varcic_inst_Q1|sample_no[0]                                                                                                                            ; Merged with receiver2:MDC[2].receiver_instX|cic:varcic_inst_I1|sample_no[0]        ;
; receiver2:MDC[2].receiver_instX|cic:varcic_inst_Q1|sample_no[4]                                                                                                                            ; Merged with receiver2:MDC[2].receiver_instX|cic:varcic_inst_I1|sample_no[4]        ;
; receiver2:MDC[2].receiver_instX|cic:varcic_inst_Q1|sample_no[3]                                                                                                                            ; Merged with receiver2:MDC[2].receiver_instX|cic:varcic_inst_I1|sample_no[3]        ;
; receiver2:MDC[2].receiver_instX|cic:cic_inst_Q2|out_strobe                                                                                                                                 ; Merged with receiver2:MDC[2].receiver_instX|cic:cic_inst_I2|out_strobe             ;
; receiver2:receiver_inst0|cic:varcic_inst_Q1|sample_no[2]                                                                                                                                   ; Merged with receiver2:receiver_inst0|cic:varcic_inst_I1|sample_no[2]               ;
; receiver2:receiver_inst0|cic:varcic_inst_Q1|sample_no[1]                                                                                                                                   ; Merged with receiver2:receiver_inst0|cic:varcic_inst_I1|sample_no[1]               ;
; receiver2:receiver_inst0|cic:varcic_inst_Q1|sample_no[0]                                                                                                                                   ; Merged with receiver2:receiver_inst0|cic:varcic_inst_I1|sample_no[0]               ;
; receiver2:receiver_inst0|cic:varcic_inst_Q1|sample_no[4]                                                                                                                                   ; Merged with receiver2:receiver_inst0|cic:varcic_inst_I1|sample_no[4]               ;
; receiver2:receiver_inst0|cic:varcic_inst_Q1|sample_no[3]                                                                                                                                   ; Merged with receiver2:receiver_inst0|cic:varcic_inst_I1|sample_no[3]               ;
; receiver2:receiver_inst0|cic:cic_inst_Q2|out_strobe                                                                                                                                        ; Merged with receiver2:receiver_inst0|cic:cic_inst_I2|out_strobe                    ;
; sp_rcv_ctrl:SPC|wrenable                                                                                                                                                                   ; Merged with sp_rcv_ctrl:SPC|state                                                  ;
; receiver2:MDC[7].receiver_instX|cic:cic_inst_Q2|sample_no[5]                                                                                                                               ; Merged with receiver2:MDC[7].receiver_instX|cic:cic_inst_I2|sample_no[5]           ;
; receiver2:MDC[7].receiver_instX|cic:cic_inst_Q2|sample_no[4]                                                                                                                               ; Merged with receiver2:MDC[7].receiver_instX|cic:cic_inst_I2|sample_no[4]           ;
; receiver2:MDC[7].receiver_instX|cic:cic_inst_Q2|sample_no[3]                                                                                                                               ; Merged with receiver2:MDC[7].receiver_instX|cic:cic_inst_I2|sample_no[3]           ;
; receiver2:MDC[7].receiver_instX|cic:cic_inst_Q2|sample_no[2]                                                                                                                               ; Merged with receiver2:MDC[7].receiver_instX|cic:cic_inst_I2|sample_no[2]           ;
; receiver2:MDC[7].receiver_instX|cic:cic_inst_Q2|sample_no[1]                                                                                                                               ; Merged with receiver2:MDC[7].receiver_instX|cic:cic_inst_I2|sample_no[1]           ;
; receiver2:MDC[7].receiver_instX|cic:cic_inst_Q2|sample_no[0]                                                                                                                               ; Merged with receiver2:MDC[7].receiver_instX|cic:cic_inst_I2|sample_no[0]           ;
; cdc_mcp:MDC[0].S_rate|a_rdy                                                                                                                                                                ; Merged with cdc_mcp:MDC[0].ADC_select|a_rdy                                        ;
; cdc_mcp:MDC[1].ADC_select|a_rdy                                                                                                                                                            ; Merged with cdc_mcp:MDC[0].ADC_select|a_rdy                                        ;
; cdc_mcp:MDC[1].S_rate|a_rdy                                                                                                                                                                ; Merged with cdc_mcp:MDC[0].ADC_select|a_rdy                                        ;
; cdc_mcp:MDC[2].ADC_select|a_rdy                                                                                                                                                            ; Merged with cdc_mcp:MDC[0].ADC_select|a_rdy                                        ;
; cdc_mcp:MDC[2].S_rate|a_rdy                                                                                                                                                                ; Merged with cdc_mcp:MDC[0].ADC_select|a_rdy                                        ;
; cdc_mcp:MDC[3].ADC_select|a_rdy                                                                                                                                                            ; Merged with cdc_mcp:MDC[0].ADC_select|a_rdy                                        ;
; cdc_mcp:MDC[3].S_rate|a_rdy                                                                                                                                                                ; Merged with cdc_mcp:MDC[0].ADC_select|a_rdy                                        ;
; cdc_mcp:MDC[4].ADC_select|a_rdy                                                                                                                                                            ; Merged with cdc_mcp:MDC[0].ADC_select|a_rdy                                        ;
; cdc_mcp:MDC[4].S_rate|a_rdy                                                                                                                                                                ; Merged with cdc_mcp:MDC[0].ADC_select|a_rdy                                        ;
; cdc_mcp:MDC[5].ADC_select|a_rdy                                                                                                                                                            ; Merged with cdc_mcp:MDC[0].ADC_select|a_rdy                                        ;
; cdc_mcp:MDC[5].S_rate|a_rdy                                                                                                                                                                ; Merged with cdc_mcp:MDC[0].ADC_select|a_rdy                                        ;
; cdc_mcp:MDC[6].ADC_select|a_rdy                                                                                                                                                            ; Merged with cdc_mcp:MDC[0].ADC_select|a_rdy                                        ;
; cdc_mcp:MDC[6].S_rate|a_rdy                                                                                                                                                                ; Merged with cdc_mcp:MDC[0].ADC_select|a_rdy                                        ;
; cdc_mcp:MDC[7].ADC_select|a_rdy                                                                                                                                                            ; Merged with cdc_mcp:MDC[0].ADC_select|a_rdy                                        ;
; cdc_mcp:MDC[7].S_rate|a_rdy                                                                                                                                                                ; Merged with cdc_mcp:MDC[0].ADC_select|a_rdy                                        ;
; cdc_mcp:SyncRx_inst|a_rdy                                                                                                                                                                  ; Merged with cdc_mcp:MDC[0].ADC_select|a_rdy                                        ;
; receiver2:MDC[6].receiver_instX|cic:cic_inst_Q2|sample_no[5]                                                                                                                               ; Merged with receiver2:MDC[6].receiver_instX|cic:cic_inst_I2|sample_no[5]           ;
; receiver2:MDC[6].receiver_instX|cic:cic_inst_Q2|sample_no[4]                                                                                                                               ; Merged with receiver2:MDC[6].receiver_instX|cic:cic_inst_I2|sample_no[4]           ;
; receiver2:MDC[6].receiver_instX|cic:cic_inst_Q2|sample_no[3]                                                                                                                               ; Merged with receiver2:MDC[6].receiver_instX|cic:cic_inst_I2|sample_no[3]           ;
; receiver2:MDC[6].receiver_instX|cic:cic_inst_Q2|sample_no[2]                                                                                                                               ; Merged with receiver2:MDC[6].receiver_instX|cic:cic_inst_I2|sample_no[2]           ;
; receiver2:MDC[6].receiver_instX|cic:cic_inst_Q2|sample_no[1]                                                                                                                               ; Merged with receiver2:MDC[6].receiver_instX|cic:cic_inst_I2|sample_no[1]           ;
; receiver2:MDC[6].receiver_instX|cic:cic_inst_Q2|sample_no[0]                                                                                                                               ; Merged with receiver2:MDC[6].receiver_instX|cic:cic_inst_I2|sample_no[0]           ;
; receiver2:MDC[5].receiver_instX|cic:cic_inst_Q2|sample_no[5]                                                                                                                               ; Merged with receiver2:MDC[5].receiver_instX|cic:cic_inst_I2|sample_no[5]           ;
; receiver2:MDC[5].receiver_instX|cic:cic_inst_Q2|sample_no[4]                                                                                                                               ; Merged with receiver2:MDC[5].receiver_instX|cic:cic_inst_I2|sample_no[4]           ;
; receiver2:MDC[5].receiver_instX|cic:cic_inst_Q2|sample_no[3]                                                                                                                               ; Merged with receiver2:MDC[5].receiver_instX|cic:cic_inst_I2|sample_no[3]           ;
; receiver2:MDC[5].receiver_instX|cic:cic_inst_Q2|sample_no[2]                                                                                                                               ; Merged with receiver2:MDC[5].receiver_instX|cic:cic_inst_I2|sample_no[2]           ;
; receiver2:MDC[5].receiver_instX|cic:cic_inst_Q2|sample_no[1]                                                                                                                               ; Merged with receiver2:MDC[5].receiver_instX|cic:cic_inst_I2|sample_no[1]           ;
; receiver2:MDC[5].receiver_instX|cic:cic_inst_Q2|sample_no[0]                                                                                                                               ; Merged with receiver2:MDC[5].receiver_instX|cic:cic_inst_I2|sample_no[0]           ;
; receiver2:MDC[4].receiver_instX|cic:cic_inst_Q2|sample_no[5]                                                                                                                               ; Merged with receiver2:MDC[4].receiver_instX|cic:cic_inst_I2|sample_no[5]           ;
; receiver2:MDC[4].receiver_instX|cic:cic_inst_Q2|sample_no[4]                                                                                                                               ; Merged with receiver2:MDC[4].receiver_instX|cic:cic_inst_I2|sample_no[4]           ;
; receiver2:MDC[4].receiver_instX|cic:cic_inst_Q2|sample_no[3]                                                                                                                               ; Merged with receiver2:MDC[4].receiver_instX|cic:cic_inst_I2|sample_no[3]           ;
; receiver2:MDC[4].receiver_instX|cic:cic_inst_Q2|sample_no[2]                                                                                                                               ; Merged with receiver2:MDC[4].receiver_instX|cic:cic_inst_I2|sample_no[2]           ;
; receiver2:MDC[4].receiver_instX|cic:cic_inst_Q2|sample_no[1]                                                                                                                               ; Merged with receiver2:MDC[4].receiver_instX|cic:cic_inst_I2|sample_no[1]           ;
; receiver2:MDC[4].receiver_instX|cic:cic_inst_Q2|sample_no[0]                                                                                                                               ; Merged with receiver2:MDC[4].receiver_instX|cic:cic_inst_I2|sample_no[0]           ;
; receiver2:MDC[2].receiver_instX|cic:cic_inst_Q2|sample_no[5]                                                                                                                               ; Merged with receiver2:MDC[2].receiver_instX|cic:cic_inst_I2|sample_no[5]           ;
; receiver2:MDC[2].receiver_instX|cic:cic_inst_Q2|sample_no[4]                                                                                                                               ; Merged with receiver2:MDC[2].receiver_instX|cic:cic_inst_I2|sample_no[4]           ;
; receiver2:MDC[2].receiver_instX|cic:cic_inst_Q2|sample_no[3]                                                                                                                               ; Merged with receiver2:MDC[2].receiver_instX|cic:cic_inst_I2|sample_no[3]           ;
; receiver2:MDC[2].receiver_instX|cic:cic_inst_Q2|sample_no[2]                                                                                                                               ; Merged with receiver2:MDC[2].receiver_instX|cic:cic_inst_I2|sample_no[2]           ;
; receiver2:MDC[2].receiver_instX|cic:cic_inst_Q2|sample_no[1]                                                                                                                               ; Merged with receiver2:MDC[2].receiver_instX|cic:cic_inst_I2|sample_no[1]           ;
; receiver2:MDC[2].receiver_instX|cic:cic_inst_Q2|sample_no[0]                                                                                                                               ; Merged with receiver2:MDC[2].receiver_instX|cic:cic_inst_I2|sample_no[0]           ;
; receiver2:receiver_inst0|cic:cic_inst_Q2|sample_no[5]                                                                                                                                      ; Merged with receiver2:receiver_inst0|cic:cic_inst_I2|sample_no[5]                  ;
; receiver2:receiver_inst0|cic:cic_inst_Q2|sample_no[4]                                                                                                                                      ; Merged with receiver2:receiver_inst0|cic:cic_inst_I2|sample_no[4]                  ;
; receiver2:receiver_inst0|cic:cic_inst_Q2|sample_no[3]                                                                                                                                      ; Merged with receiver2:receiver_inst0|cic:cic_inst_I2|sample_no[3]                  ;
; receiver2:receiver_inst0|cic:cic_inst_Q2|sample_no[2]                                                                                                                                      ; Merged with receiver2:receiver_inst0|cic:cic_inst_I2|sample_no[2]                  ;
; receiver2:receiver_inst0|cic:cic_inst_Q2|sample_no[1]                                                                                                                                      ; Merged with receiver2:receiver_inst0|cic:cic_inst_I2|sample_no[1]                  ;
; receiver2:receiver_inst0|cic:cic_inst_Q2|sample_no[0]                                                                                                                                      ; Merged with receiver2:receiver_inst0|cic:cic_inst_I2|sample_no[0]                  ;
; cdc_mcp:MDC[0].S_rate|cdc_sync:ack|sigb[0]                                                                                                                                                 ; Merged with cdc_mcp:MDC[0].ADC_select|cdc_sync:ack|sigb[0]                         ;
; cdc_mcp:MDC[1].ADC_select|cdc_sync:ack|sigb[0]                                                                                                                                             ; Merged with cdc_mcp:MDC[0].ADC_select|cdc_sync:ack|sigb[0]                         ;
; cdc_mcp:MDC[1].S_rate|cdc_sync:ack|sigb[0]                                                                                                                                                 ; Merged with cdc_mcp:MDC[0].ADC_select|cdc_sync:ack|sigb[0]                         ;
; cdc_mcp:MDC[2].ADC_select|cdc_sync:ack|sigb[0]                                                                                                                                             ; Merged with cdc_mcp:MDC[0].ADC_select|cdc_sync:ack|sigb[0]                         ;
; cdc_mcp:MDC[2].S_rate|cdc_sync:ack|sigb[0]                                                                                                                                                 ; Merged with cdc_mcp:MDC[0].ADC_select|cdc_sync:ack|sigb[0]                         ;
; cdc_mcp:MDC[3].ADC_select|cdc_sync:ack|sigb[0]                                                                                                                                             ; Merged with cdc_mcp:MDC[0].ADC_select|cdc_sync:ack|sigb[0]                         ;
; cdc_mcp:MDC[3].S_rate|cdc_sync:ack|sigb[0]                                                                                                                                                 ; Merged with cdc_mcp:MDC[0].ADC_select|cdc_sync:ack|sigb[0]                         ;
; cdc_mcp:MDC[4].ADC_select|cdc_sync:ack|sigb[0]                                                                                                                                             ; Merged with cdc_mcp:MDC[0].ADC_select|cdc_sync:ack|sigb[0]                         ;
; cdc_mcp:MDC[4].S_rate|cdc_sync:ack|sigb[0]                                                                                                                                                 ; Merged with cdc_mcp:MDC[0].ADC_select|cdc_sync:ack|sigb[0]                         ;
; cdc_mcp:MDC[5].ADC_select|cdc_sync:ack|sigb[0]                                                                                                                                             ; Merged with cdc_mcp:MDC[0].ADC_select|cdc_sync:ack|sigb[0]                         ;
; cdc_mcp:MDC[5].S_rate|cdc_sync:ack|sigb[0]                                                                                                                                                 ; Merged with cdc_mcp:MDC[0].ADC_select|cdc_sync:ack|sigb[0]                         ;
; cdc_mcp:MDC[6].ADC_select|cdc_sync:ack|sigb[0]                                                                                                                                             ; Merged with cdc_mcp:MDC[0].ADC_select|cdc_sync:ack|sigb[0]                         ;
; cdc_mcp:MDC[6].S_rate|cdc_sync:ack|sigb[0]                                                                                                                                                 ; Merged with cdc_mcp:MDC[0].ADC_select|cdc_sync:ack|sigb[0]                         ;
; cdc_mcp:MDC[7].ADC_select|cdc_sync:ack|sigb[0]                                                                                                                                             ; Merged with cdc_mcp:MDC[0].ADC_select|cdc_sync:ack|sigb[0]                         ;
; cdc_mcp:MDC[7].S_rate|cdc_sync:ack|sigb[0]                                                                                                                                                 ; Merged with cdc_mcp:MDC[0].ADC_select|cdc_sync:ack|sigb[0]                         ;
; cdc_mcp:SyncRx_inst|cdc_sync:ack|sigb[0]                                                                                                                                                   ; Merged with cdc_mcp:MDC[0].ADC_select|cdc_sync:ack|sigb[0]                         ;
; cdc_mcp:MDC[0].S_rate|cdc_sync:ack|q1[0]                                                                                                                                                   ; Merged with cdc_mcp:MDC[0].ADC_select|cdc_sync:ack|q1[0]                           ;
; cdc_mcp:MDC[1].ADC_select|cdc_sync:ack|q1[0]                                                                                                                                               ; Merged with cdc_mcp:MDC[0].ADC_select|cdc_sync:ack|q1[0]                           ;
; cdc_mcp:MDC[1].S_rate|cdc_sync:ack|q1[0]                                                                                                                                                   ; Merged with cdc_mcp:MDC[0].ADC_select|cdc_sync:ack|q1[0]                           ;
; cdc_mcp:MDC[2].ADC_select|cdc_sync:ack|q1[0]                                                                                                                                               ; Merged with cdc_mcp:MDC[0].ADC_select|cdc_sync:ack|q1[0]                           ;
; cdc_mcp:MDC[2].S_rate|cdc_sync:ack|q1[0]                                                                                                                                                   ; Merged with cdc_mcp:MDC[0].ADC_select|cdc_sync:ack|q1[0]                           ;
; cdc_mcp:MDC[3].ADC_select|cdc_sync:ack|q1[0]                                                                                                                                               ; Merged with cdc_mcp:MDC[0].ADC_select|cdc_sync:ack|q1[0]                           ;
; cdc_mcp:MDC[3].S_rate|cdc_sync:ack|q1[0]                                                                                                                                                   ; Merged with cdc_mcp:MDC[0].ADC_select|cdc_sync:ack|q1[0]                           ;
; cdc_mcp:MDC[4].ADC_select|cdc_sync:ack|q1[0]                                                                                                                                               ; Merged with cdc_mcp:MDC[0].ADC_select|cdc_sync:ack|q1[0]                           ;
; cdc_mcp:MDC[4].S_rate|cdc_sync:ack|q1[0]                                                                                                                                                   ; Merged with cdc_mcp:MDC[0].ADC_select|cdc_sync:ack|q1[0]                           ;
; cdc_mcp:MDC[5].ADC_select|cdc_sync:ack|q1[0]                                                                                                                                               ; Merged with cdc_mcp:MDC[0].ADC_select|cdc_sync:ack|q1[0]                           ;
; cdc_mcp:MDC[5].S_rate|cdc_sync:ack|q1[0]                                                                                                                                                   ; Merged with cdc_mcp:MDC[0].ADC_select|cdc_sync:ack|q1[0]                           ;
; cdc_mcp:MDC[6].ADC_select|cdc_sync:ack|q1[0]                                                                                                                                               ; Merged with cdc_mcp:MDC[0].ADC_select|cdc_sync:ack|q1[0]                           ;
; cdc_mcp:MDC[6].S_rate|cdc_sync:ack|q1[0]                                                                                                                                                   ; Merged with cdc_mcp:MDC[0].ADC_select|cdc_sync:ack|q1[0]                           ;
; cdc_mcp:MDC[7].ADC_select|cdc_sync:ack|q1[0]                                                                                                                                               ; Merged with cdc_mcp:MDC[0].ADC_select|cdc_sync:ack|q1[0]                           ;
; cdc_mcp:MDC[7].S_rate|cdc_sync:ack|q1[0]                                                                                                                                                   ; Merged with cdc_mcp:MDC[0].ADC_select|cdc_sync:ack|q1[0]                           ;
; cdc_mcp:SyncRx_inst|cdc_sync:ack|q1[0]                                                                                                                                                     ; Merged with cdc_mcp:MDC[0].ADC_select|cdc_sync:ack|q1[0]                           ;
; cpl_cordic:cordic_inst|X[0][1]                                                                                                                                                             ; Merged with cpl_cordic:cordic_inst|X[0][0]                                         ;
; cpl_cordic:cordic_inst|X[0][2]                                                                                                                                                             ; Merged with cpl_cordic:cordic_inst|X[0][0]                                         ;
; cpl_cordic:cordic_inst|X[0][3]                                                                                                                                                             ; Merged with cpl_cordic:cordic_inst|X[0][0]                                         ;
; cpl_cordic:cordic_inst|Y[0][0]                                                                                                                                                             ; Merged with cpl_cordic:cordic_inst|X[0][0]                                         ;
; cpl_cordic:cordic_inst|Y[0][1]                                                                                                                                                             ; Merged with cpl_cordic:cordic_inst|X[0][0]                                         ;
; cpl_cordic:cordic_inst|Y[0][2]                                                                                                                                                             ; Merged with cpl_cordic:cordic_inst|X[0][0]                                         ;
; cpl_cordic:cordic_inst|Y[0][3]                                                                                                                                                             ; Merged with cpl_cordic:cordic_inst|X[0][0]                                         ;
; cdc_mcp:Tx1_freq|pulsegen:pls|p1                                                                                                                                                           ; Merged with cdc_mcp:Tx1_freq|b_data_ack                                            ;
; CicInterpM5:in2|dx0[24..61]                                                                                                                                                                ; Merged with CicInterpM5:in2|dx0[23]                                                ;
; CicInterpM5:in2|x0[24..61]                                                                                                                                                                 ; Merged with CicInterpM5:in2|x0[23]                                                 ;
; CicInterpM5:in2|dq0[24..61]                                                                                                                                                                ; Merged with CicInterpM5:in2|dq0[23]                                                ;
; CicInterpM5:in2|q0[24..61]                                                                                                                                                                 ; Merged with CicInterpM5:in2|q0[23]                                                 ;
; sdr_send:sdr_send_inst|samples_frame[4,8..15]                                                                                                                                              ; Merged with sdr_send:sdr_send_inst|samples_frame[0]                                ;
; sdr_send:sdr_send_inst|samples_frame[2,3,5..7]                                                                                                                                             ; Merged with sdr_send:sdr_send_inst|samples_frame[1]                                ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|counter[7]                                                                                                                                 ; Merged with receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|counter[7]             ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|counter[6]                                                                                                                                 ; Merged with receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|counter[6]             ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|counter[5]                                                                                                                                 ; Merged with receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|counter[5]             ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|counter[4]                                                                                                                                 ; Merged with receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|counter[4]             ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|counter[3]                                                                                                                                 ; Merged with receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|counter[3]             ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|counter[2]                                                                                                                                 ; Merged with receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|counter[2]             ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|counter[1]                                                                                                                                 ; Merged with receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|counter[1]             ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|counter[0]                                                                                                                                 ; Merged with receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|counter[0]             ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|counter[7]                                                                                                                                 ; Merged with receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|counter[7]             ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|counter[6]                                                                                                                                 ; Merged with receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|counter[6]             ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|counter[5]                                                                                                                                 ; Merged with receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|counter[5]             ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|counter[4]                                                                                                                                 ; Merged with receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|counter[4]             ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|counter[3]                                                                                                                                 ; Merged with receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|counter[3]             ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|counter[2]                                                                                                                                 ; Merged with receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|counter[2]             ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|counter[1]                                                                                                                                 ; Merged with receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|counter[1]             ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|counter[0]                                                                                                                                 ; Merged with receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|counter[0]             ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|counter[7]                                                                                                                                 ; Merged with receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|counter[7]             ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|counter[6]                                                                                                                                 ; Merged with receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|counter[6]             ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|counter[5]                                                                                                                                 ; Merged with receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|counter[5]             ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|counter[4]                                                                                                                                 ; Merged with receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|counter[4]             ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|counter[3]                                                                                                                                 ; Merged with receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|counter[3]             ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|counter[2]                                                                                                                                 ; Merged with receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|counter[2]             ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|counter[1]                                                                                                                                 ; Merged with receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|counter[1]             ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|counter[0]                                                                                                                                 ; Merged with receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|counter[0]             ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|counter[7]                                                                                                                                 ; Merged with receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|counter[7]             ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|counter[6]                                                                                                                                 ; Merged with receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|counter[6]             ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|counter[5]                                                                                                                                 ; Merged with receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|counter[5]             ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|counter[4]                                                                                                                                 ; Merged with receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|counter[4]             ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|counter[3]                                                                                                                                 ; Merged with receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|counter[3]             ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|counter[2]                                                                                                                                 ; Merged with receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|counter[2]             ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|counter[1]                                                                                                                                 ; Merged with receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|counter[1]             ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|counter[0]                                                                                                                                 ; Merged with receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|counter[0]             ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|counter[7]                                                                                                                          ; Merged with receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|counter[7]      ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|counter[6]                                                                                                                          ; Merged with receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|counter[6]      ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|counter[5]                                                                                                                          ; Merged with receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|counter[5]      ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|counter[4]                                                                                                                          ; Merged with receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|counter[4]      ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|counter[3]                                                                                                                          ; Merged with receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|counter[3]      ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|counter[2]                                                                                                                          ; Merged with receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|counter[2]      ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|counter[1]                                                                                                                          ; Merged with receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|counter[1]      ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|counter[0]                                                                                                                          ; Merged with receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|counter[0]      ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|counter[7]                                                                                                                          ; Merged with receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|counter[7]      ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|counter[6]                                                                                                                          ; Merged with receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|counter[6]      ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|counter[5]                                                                                                                          ; Merged with receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|counter[5]      ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|counter[4]                                                                                                                          ; Merged with receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|counter[4]      ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|counter[3]                                                                                                                          ; Merged with receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|counter[3]      ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|counter[2]                                                                                                                          ; Merged with receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|counter[2]      ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|counter[1]                                                                                                                          ; Merged with receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|counter[1]      ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|counter[0]                                                                                                                          ; Merged with receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|counter[0]      ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|counter[7]                                                                                                                          ; Merged with receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|counter[7]      ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|counter[6]                                                                                                                          ; Merged with receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|counter[6]      ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|counter[5]                                                                                                                          ; Merged with receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|counter[5]      ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|counter[4]                                                                                                                          ; Merged with receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|counter[4]      ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|counter[3]                                                                                                                          ; Merged with receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|counter[3]      ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|counter[2]                                                                                                                          ; Merged with receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|counter[2]      ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|counter[1]                                                                                                                          ; Merged with receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|counter[1]      ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|counter[0]                                                                                                                          ; Merged with receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|counter[0]      ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|counter[7]                                                                                                                          ; Merged with receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|counter[7]      ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|counter[6]                                                                                                                          ; Merged with receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|counter[6]      ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|counter[5]                                                                                                                          ; Merged with receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|counter[5]      ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|counter[4]                                                                                                                          ; Merged with receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|counter[4]      ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|counter[3]                                                                                                                          ; Merged with receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|counter[3]      ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|counter[2]                                                                                                                          ; Merged with receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|counter[2]      ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|counter[1]                                                                                                                          ; Merged with receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|counter[1]      ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|counter[0]                                                                                                                          ; Merged with receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|counter[0]      ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|counter[7]                                                                                                                          ; Merged with receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|counter[7]      ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|counter[6]                                                                                                                          ; Merged with receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|counter[6]      ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|counter[5]                                                                                                                          ; Merged with receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|counter[5]      ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|counter[4]                                                                                                                          ; Merged with receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|counter[4]      ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|counter[3]                                                                                                                          ; Merged with receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|counter[3]      ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|counter[2]                                                                                                                          ; Merged with receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|counter[2]      ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|counter[1]                                                                                                                          ; Merged with receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|counter[1]      ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|counter[0]                                                                                                                          ; Merged with receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|counter[0]      ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|counter[7]                                                                                                                          ; Merged with receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|counter[7]      ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|counter[6]                                                                                                                          ; Merged with receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|counter[6]      ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|counter[5]                                                                                                                          ; Merged with receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|counter[5]      ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|counter[4]                                                                                                                          ; Merged with receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|counter[4]      ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|counter[3]                                                                                                                          ; Merged with receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|counter[3]      ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|counter[2]                                                                                                                          ; Merged with receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|counter[2]      ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|counter[1]                                                                                                                          ; Merged with receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|counter[1]      ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|counter[0]                                                                                                                          ; Merged with receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|counter[0]      ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|counter[7]                                                                                                                          ; Merged with receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|counter[7]      ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|counter[6]                                                                                                                          ; Merged with receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|counter[6]      ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|counter[5]                                                                                                                          ; Merged with receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|counter[5]      ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|counter[4]                                                                                                                          ; Merged with receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|counter[4]      ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|counter[3]                                                                                                                          ; Merged with receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|counter[3]      ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|counter[2]                                                                                                                          ; Merged with receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|counter[2]      ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|counter[1]                                                                                                                          ; Merged with receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|counter[1]      ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|counter[0]                                                                                                                          ; Merged with receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|counter[0]      ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|counter[7]                                                                                                                          ; Merged with receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|counter[7]      ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|counter[6]                                                                                                                          ; Merged with receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|counter[6]      ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|counter[5]                                                                                                                          ; Merged with receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|counter[5]      ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|counter[4]                                                                                                                          ; Merged with receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|counter[4]      ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|counter[3]                                                                                                                          ; Merged with receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|counter[3]      ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|counter[2]                                                                                                                          ; Merged with receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|counter[2]      ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|counter[1]                                                                                                                          ; Merged with receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|counter[1]      ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|counter[0]                                                                                                                          ; Merged with receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|counter[0]      ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|counter[7]                                                                                                                          ; Merged with receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|counter[7]      ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|counter[6]                                                                                                                          ; Merged with receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|counter[6]      ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|counter[5]                                                                                                                          ; Merged with receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|counter[5]      ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|counter[4]                                                                                                                          ; Merged with receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|counter[4]      ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|counter[3]                                                                                                                          ; Merged with receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|counter[3]      ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|counter[2]                                                                                                                          ; Merged with receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|counter[2]      ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|counter[1]                                                                                                                          ; Merged with receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|counter[1]      ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|counter[0]                                                                                                                          ; Merged with receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|counter[0]      ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|counter[7]                                                                                                                          ; Merged with receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|counter[7]      ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|counter[6]                                                                                                                          ; Merged with receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|counter[6]      ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|counter[5]                                                                                                                          ; Merged with receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|counter[5]      ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|counter[4]                                                                                                                          ; Merged with receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|counter[4]      ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|counter[3]                                                                                                                          ; Merged with receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|counter[3]      ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|counter[2]                                                                                                                          ; Merged with receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|counter[2]      ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|counter[1]                                                                                                                          ; Merged with receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|counter[1]      ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|counter[0]                                                                                                                          ; Merged with receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|counter[0]      ;
; sdr_send:sdr_send_inst|response_tx_bits[5..7,13..15,40..47,50,51,53..63,65..74,76..99,101..119,139,140,142,143,145,147,149..151,203..207]                                                  ; Merged with sdr_send:sdr_send_inst|response_tx_bits[100]                           ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|read_address[0]                                                                                                                            ; Merged with receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|read_address[0]        ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|read_address[1]                                                                                                                            ; Merged with receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|read_address[1]        ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|read_address[2]                                                                                                                            ; Merged with receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|read_address[2]        ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|read_address[3]                                                                                                                            ; Merged with receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|read_address[3]        ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|read_address[4]                                                                                                                            ; Merged with receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|read_address[4]        ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|read_address[5]                                                                                                                            ; Merged with receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|read_address[5]        ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|read_address[6]                                                                                                                            ; Merged with receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|read_address[6]        ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|caddr[0]                                                                                                                                   ; Merged with receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|caddr[0]               ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|caddr[1]                                                                                                                                   ; Merged with receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|caddr[1]               ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|caddr[2]                                                                                                                                   ; Merged with receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|caddr[2]               ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|caddr[3]                                                                                                                                   ; Merged with receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|caddr[3]               ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|caddr[4]                                                                                                                                   ; Merged with receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|caddr[4]               ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|caddr[5]                                                                                                                                   ; Merged with receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|caddr[5]               ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|caddr[6]                                                                                                                                   ; Merged with receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|caddr[6]               ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|read_address[0]                                                                                                                            ; Merged with receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|read_address[0]        ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|read_address[1]                                                                                                                            ; Merged with receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|read_address[1]        ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|read_address[2]                                                                                                                            ; Merged with receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|read_address[2]        ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|read_address[3]                                                                                                                            ; Merged with receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|read_address[3]        ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|read_address[4]                                                                                                                            ; Merged with receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|read_address[4]        ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|read_address[5]                                                                                                                            ; Merged with receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|read_address[5]        ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|read_address[6]                                                                                                                            ; Merged with receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|read_address[6]        ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|caddr[0]                                                                                                                                   ; Merged with receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|caddr[0]               ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|caddr[1]                                                                                                                                   ; Merged with receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|caddr[1]               ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|caddr[2]                                                                                                                                   ; Merged with receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|caddr[2]               ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|caddr[3]                                                                                                                                   ; Merged with receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|caddr[3]               ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|caddr[4]                                                                                                                                   ; Merged with receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|caddr[4]               ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|caddr[5]                                                                                                                                   ; Merged with receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|caddr[5]               ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|caddr[6]                                                                                                                                   ; Merged with receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|caddr[6]               ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|read_address[0]                                                                                                                            ; Merged with receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|read_address[0]        ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|read_address[1]                                                                                                                            ; Merged with receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|read_address[1]        ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|read_address[2]                                                                                                                            ; Merged with receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|read_address[2]        ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|read_address[3]                                                                                                                            ; Merged with receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|read_address[3]        ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|read_address[4]                                                                                                                            ; Merged with receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|read_address[4]        ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|read_address[5]                                                                                                                            ; Merged with receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|read_address[5]        ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|read_address[6]                                                                                                                            ; Merged with receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|read_address[6]        ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|caddr[0]                                                                                                                                   ; Merged with receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|caddr[0]               ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|caddr[1]                                                                                                                                   ; Merged with receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|caddr[1]               ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|caddr[2]                                                                                                                                   ; Merged with receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|caddr[2]               ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|caddr[3]                                                                                                                                   ; Merged with receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|caddr[3]               ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|caddr[4]                                                                                                                                   ; Merged with receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|caddr[4]               ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|caddr[5]                                                                                                                                   ; Merged with receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|caddr[5]               ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|caddr[6]                                                                                                                                   ; Merged with receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|caddr[6]               ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|read_address[0]                                                                                                                            ; Merged with receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|read_address[0]        ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|read_address[1]                                                                                                                            ; Merged with receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|read_address[1]        ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|read_address[2]                                                                                                                            ; Merged with receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|read_address[2]        ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|read_address[3]                                                                                                                            ; Merged with receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|read_address[3]        ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|read_address[4]                                                                                                                            ; Merged with receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|read_address[4]        ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|read_address[5]                                                                                                                            ; Merged with receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|read_address[5]        ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|read_address[6]                                                                                                                            ; Merged with receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|read_address[6]        ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|caddr[0]                                                                                                                                   ; Merged with receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|caddr[0]               ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|caddr[1]                                                                                                                                   ; Merged with receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|caddr[1]               ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|caddr[2]                                                                                                                                   ; Merged with receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|caddr[2]               ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|caddr[3]                                                                                                                                   ; Merged with receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|caddr[3]               ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|caddr[4]                                                                                                                                   ; Merged with receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|caddr[4]               ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|caddr[5]                                                                                                                                   ; Merged with receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|caddr[5]               ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|caddr[6]                                                                                                                                   ; Merged with receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|caddr[6]               ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|read_address[0]                                                                                                                     ; Merged with receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|read_address[0] ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|read_address[1]                                                                                                                     ; Merged with receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|read_address[1] ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|read_address[2]                                                                                                                     ; Merged with receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|read_address[2] ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|read_address[3]                                                                                                                     ; Merged with receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|read_address[3] ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|read_address[4]                                                                                                                     ; Merged with receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|read_address[4] ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|read_address[5]                                                                                                                     ; Merged with receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|read_address[5] ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|read_address[6]                                                                                                                     ; Merged with receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|read_address[6] ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|caddr[0]                                                                                                                            ; Merged with receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|caddr[0]        ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|caddr[1]                                                                                                                            ; Merged with receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|caddr[1]        ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|caddr[2]                                                                                                                            ; Merged with receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|caddr[2]        ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|caddr[3]                                                                                                                            ; Merged with receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|caddr[3]        ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|caddr[4]                                                                                                                            ; Merged with receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|caddr[4]        ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|caddr[5]                                                                                                                            ; Merged with receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|caddr[5]        ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|caddr[6]                                                                                                                            ; Merged with receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|caddr[6]        ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|read_address[0]                                                                                                                     ; Merged with receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|read_address[0] ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|read_address[1]                                                                                                                     ; Merged with receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|read_address[1] ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|read_address[2]                                                                                                                     ; Merged with receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|read_address[2] ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|read_address[3]                                                                                                                     ; Merged with receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|read_address[3] ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|read_address[4]                                                                                                                     ; Merged with receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|read_address[4] ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|read_address[5]                                                                                                                     ; Merged with receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|read_address[5] ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|read_address[6]                                                                                                                     ; Merged with receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|read_address[6] ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|caddr[0]                                                                                                                            ; Merged with receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|caddr[0]        ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|caddr[1]                                                                                                                            ; Merged with receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|caddr[1]        ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|caddr[2]                                                                                                                            ; Merged with receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|caddr[2]        ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|caddr[3]                                                                                                                            ; Merged with receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|caddr[3]        ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|caddr[4]                                                                                                                            ; Merged with receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|caddr[4]        ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|caddr[5]                                                                                                                            ; Merged with receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|caddr[5]        ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|caddr[6]                                                                                                                            ; Merged with receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|caddr[6]        ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|read_address[0]                                                                                                                     ; Merged with receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|read_address[0] ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|read_address[1]                                                                                                                     ; Merged with receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|read_address[1] ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|read_address[2]                                                                                                                     ; Merged with receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|read_address[2] ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|read_address[3]                                                                                                                     ; Merged with receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|read_address[3] ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|read_address[4]                                                                                                                     ; Merged with receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|read_address[4] ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|read_address[5]                                                                                                                     ; Merged with receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|read_address[5] ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|read_address[6]                                                                                                                     ; Merged with receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|read_address[6] ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|caddr[0]                                                                                                                            ; Merged with receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|caddr[0]        ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|caddr[1]                                                                                                                            ; Merged with receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|caddr[1]        ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|caddr[2]                                                                                                                            ; Merged with receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|caddr[2]        ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|caddr[3]                                                                                                                            ; Merged with receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|caddr[3]        ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|caddr[4]                                                                                                                            ; Merged with receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|caddr[4]        ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|caddr[5]                                                                                                                            ; Merged with receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|caddr[5]        ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|caddr[6]                                                                                                                            ; Merged with receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|caddr[6]        ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|read_address[0]                                                                                                                     ; Merged with receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|read_address[0] ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|read_address[1]                                                                                                                     ; Merged with receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|read_address[1] ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|read_address[2]                                                                                                                     ; Merged with receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|read_address[2] ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|read_address[3]                                                                                                                     ; Merged with receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|read_address[3] ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|read_address[4]                                                                                                                     ; Merged with receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|read_address[4] ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|read_address[5]                                                                                                                     ; Merged with receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|read_address[5] ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|read_address[6]                                                                                                                     ; Merged with receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|read_address[6] ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|caddr[0]                                                                                                                            ; Merged with receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|caddr[0]        ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|caddr[1]                                                                                                                            ; Merged with receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|caddr[1]        ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|caddr[2]                                                                                                                            ; Merged with receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|caddr[2]        ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|caddr[3]                                                                                                                            ; Merged with receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|caddr[3]        ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|caddr[4]                                                                                                                            ; Merged with receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|caddr[4]        ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|caddr[5]                                                                                                                            ; Merged with receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|caddr[5]        ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|caddr[6]                                                                                                                            ; Merged with receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|caddr[6]        ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|read_address[0]                                                                                                                     ; Merged with receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|read_address[0] ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|read_address[1]                                                                                                                     ; Merged with receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|read_address[1] ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|read_address[2]                                                                                                                     ; Merged with receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|read_address[2] ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|read_address[3]                                                                                                                     ; Merged with receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|read_address[3] ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|read_address[4]                                                                                                                     ; Merged with receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|read_address[4] ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|read_address[5]                                                                                                                     ; Merged with receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|read_address[5] ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|read_address[6]                                                                                                                     ; Merged with receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|read_address[6] ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|caddr[0]                                                                                                                            ; Merged with receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|caddr[0]        ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|caddr[1]                                                                                                                            ; Merged with receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|caddr[1]        ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|caddr[2]                                                                                                                            ; Merged with receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|caddr[2]        ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|caddr[3]                                                                                                                            ; Merged with receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|caddr[3]        ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|caddr[4]                                                                                                                            ; Merged with receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|caddr[4]        ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|caddr[5]                                                                                                                            ; Merged with receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|caddr[5]        ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|caddr[6]                                                                                                                            ; Merged with receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|caddr[6]        ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|read_address[0]                                                                                                                     ; Merged with receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|read_address[0] ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|read_address[1]                                                                                                                     ; Merged with receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|read_address[1] ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|read_address[2]                                                                                                                     ; Merged with receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|read_address[2] ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|read_address[3]                                                                                                                     ; Merged with receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|read_address[3] ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|read_address[4]                                                                                                                     ; Merged with receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|read_address[4] ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|read_address[5]                                                                                                                     ; Merged with receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|read_address[5] ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|read_address[6]                                                                                                                     ; Merged with receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|read_address[6] ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|caddr[0]                                                                                                                            ; Merged with receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|caddr[0]        ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|caddr[1]                                                                                                                            ; Merged with receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|caddr[1]        ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|caddr[2]                                                                                                                            ; Merged with receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|caddr[2]        ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|caddr[3]                                                                                                                            ; Merged with receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|caddr[3]        ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|caddr[4]                                                                                                                            ; Merged with receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|caddr[4]        ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|caddr[5]                                                                                                                            ; Merged with receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|caddr[5]        ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|caddr[6]                                                                                                                            ; Merged with receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|caddr[6]        ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|read_address[0]                                                                                                                     ; Merged with receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|read_address[0] ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|read_address[1]                                                                                                                     ; Merged with receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|read_address[1] ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|read_address[2]                                                                                                                     ; Merged with receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|read_address[2] ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|read_address[3]                                                                                                                     ; Merged with receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|read_address[3] ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|read_address[4]                                                                                                                     ; Merged with receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|read_address[4] ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|read_address[5]                                                                                                                     ; Merged with receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|read_address[5] ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|read_address[6]                                                                                                                     ; Merged with receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|read_address[6] ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|caddr[0]                                                                                                                            ; Merged with receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|caddr[0]        ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|caddr[1]                                                                                                                            ; Merged with receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|caddr[1]        ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|caddr[2]                                                                                                                            ; Merged with receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|caddr[2]        ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|caddr[3]                                                                                                                            ; Merged with receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|caddr[3]        ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|caddr[4]                                                                                                                            ; Merged with receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|caddr[4]        ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|caddr[5]                                                                                                                            ; Merged with receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|caddr[5]        ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|caddr[6]                                                                                                                            ; Merged with receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|caddr[6]        ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|read_address[0]                                                                                                                     ; Merged with receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|read_address[0] ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|read_address[1]                                                                                                                     ; Merged with receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|read_address[1] ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|read_address[2]                                                                                                                     ; Merged with receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|read_address[2] ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|read_address[3]                                                                                                                     ; Merged with receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|read_address[3] ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|read_address[4]                                                                                                                     ; Merged with receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|read_address[4] ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|read_address[5]                                                                                                                     ; Merged with receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|read_address[5] ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|read_address[6]                                                                                                                     ; Merged with receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|read_address[6] ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|caddr[0]                                                                                                                            ; Merged with receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|caddr[0]        ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|caddr[1]                                                                                                                            ; Merged with receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|caddr[1]        ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|caddr[2]                                                                                                                            ; Merged with receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|caddr[2]        ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|caddr[3]                                                                                                                            ; Merged with receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|caddr[3]        ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|caddr[4]                                                                                                                            ; Merged with receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|caddr[4]        ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|caddr[5]                                                                                                                            ; Merged with receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|caddr[5]        ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|caddr[6]                                                                                                                            ; Merged with receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|caddr[6]        ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|read_address[0]                                                                                                                     ; Merged with receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|read_address[0] ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|read_address[1]                                                                                                                     ; Merged with receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|read_address[1] ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|read_address[2]                                                                                                                     ; Merged with receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|read_address[2] ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|read_address[3]                                                                                                                     ; Merged with receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|read_address[3] ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|read_address[4]                                                                                                                     ; Merged with receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|read_address[4] ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|read_address[5]                                                                                                                     ; Merged with receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|read_address[5] ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|read_address[6]                                                                                                                     ; Merged with receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|read_address[6] ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|caddr[0]                                                                                                                            ; Merged with receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|caddr[0]        ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|caddr[1]                                                                                                                            ; Merged with receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|caddr[1]        ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|caddr[2]                                                                                                                            ; Merged with receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|caddr[2]        ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|caddr[3]                                                                                                                            ; Merged with receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|caddr[3]        ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|caddr[4]                                                                                                                            ; Merged with receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|caddr[4]        ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|caddr[5]                                                                                                                            ; Merged with receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|caddr[5]        ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|caddr[6]                                                                                                                            ; Merged with receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|caddr[6]        ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|read_address[0]                                                                                                                     ; Merged with receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|read_address[0] ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|read_address[1]                                                                                                                     ; Merged with receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|read_address[1] ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|read_address[2]                                                                                                                     ; Merged with receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|read_address[2] ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|read_address[3]                                                                                                                     ; Merged with receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|read_address[3] ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|read_address[4]                                                                                                                     ; Merged with receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|read_address[4] ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|read_address[5]                                                                                                                     ; Merged with receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|read_address[5] ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|read_address[6]                                                                                                                     ; Merged with receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|read_address[6] ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|caddr[0]                                                                                                                            ; Merged with receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|caddr[0]        ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|caddr[1]                                                                                                                            ; Merged with receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|caddr[1]        ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|caddr[2]                                                                                                                            ; Merged with receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|caddr[2]        ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|caddr[3]                                                                                                                            ; Merged with receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|caddr[3]        ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|caddr[4]                                                                                                                            ; Merged with receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|caddr[4]        ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|caddr[5]                                                                                                                            ; Merged with receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|caddr[5]        ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|caddr[6]                                                                                                                            ; Merged with receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|caddr[6]        ;
; sdr_send:sdr_send_inst|response_tx_bits[138,144,146]                                                                                                                                       ; Merged with sdr_send:sdr_send_inst|response_tx_bits[136]                           ;
; sdr_send:sdr_send_inst|response_tx_bits[48,49,52,64,75,141]                                                                                                                                ; Merged with sdr_send:sdr_send_inst|response_tx_bits[137]                           ;
; sdr_send:sdr_send_inst|response_shift_reg[14,15]                                                                                                                                           ; Merged with sdr_send:sdr_send_inst|response_shift_reg[13]                          ;
; sdr_send:sdr_send_inst|response_shift_reg[6,7]                                                                                                                                             ; Merged with sdr_send:sdr_send_inst|response_shift_reg[5]                           ;
; receiver2:receiver_inst0|cordic:cordic_inst|X[0][1]                                                                                                                                        ; Merged with receiver2:receiver_inst0|cordic:cordic_inst|X[0][0]                    ;
; receiver2:receiver_inst0|cordic:cordic_inst|X[0][2]                                                                                                                                        ; Merged with receiver2:receiver_inst0|cordic:cordic_inst|X[0][0]                    ;
; receiver2:receiver_inst0|cordic:cordic_inst|X[0][3]                                                                                                                                        ; Merged with receiver2:receiver_inst0|cordic:cordic_inst|X[0][0]                    ;
; receiver2:receiver_inst0|cordic:cordic_inst|X[0][4]                                                                                                                                        ; Merged with receiver2:receiver_inst0|cordic:cordic_inst|X[0][0]                    ;
; receiver2:receiver_inst0|cordic:cordic_inst|Y[0][0]                                                                                                                                        ; Merged with receiver2:receiver_inst0|cordic:cordic_inst|X[0][0]                    ;
; receiver2:receiver_inst0|cordic:cordic_inst|Y[0][1]                                                                                                                                        ; Merged with receiver2:receiver_inst0|cordic:cordic_inst|X[0][0]                    ;
; receiver2:receiver_inst0|cordic:cordic_inst|Y[0][2]                                                                                                                                        ; Merged with receiver2:receiver_inst0|cordic:cordic_inst|X[0][0]                    ;
; receiver2:receiver_inst0|cordic:cordic_inst|Y[0][3]                                                                                                                                        ; Merged with receiver2:receiver_inst0|cordic:cordic_inst|X[0][0]                    ;
; receiver2:receiver_inst0|cordic:cordic_inst|Y[0][4]                                                                                                                                        ; Merged with receiver2:receiver_inst0|cordic:cordic_inst|X[0][0]                    ;
; receiver2:receiver_inst1|cordic:cordic_inst|X[0][1]                                                                                                                                        ; Merged with receiver2:receiver_inst1|cordic:cordic_inst|X[0][0]                    ;
; receiver2:receiver_inst1|cordic:cordic_inst|X[0][2]                                                                                                                                        ; Merged with receiver2:receiver_inst1|cordic:cordic_inst|X[0][0]                    ;
; receiver2:receiver_inst1|cordic:cordic_inst|X[0][3]                                                                                                                                        ; Merged with receiver2:receiver_inst1|cordic:cordic_inst|X[0][0]                    ;
; receiver2:receiver_inst1|cordic:cordic_inst|X[0][4]                                                                                                                                        ; Merged with receiver2:receiver_inst1|cordic:cordic_inst|X[0][0]                    ;
; receiver2:receiver_inst1|cordic:cordic_inst|Y[0][0]                                                                                                                                        ; Merged with receiver2:receiver_inst1|cordic:cordic_inst|X[0][0]                    ;
; receiver2:receiver_inst1|cordic:cordic_inst|Y[0][1]                                                                                                                                        ; Merged with receiver2:receiver_inst1|cordic:cordic_inst|X[0][0]                    ;
; receiver2:receiver_inst1|cordic:cordic_inst|Y[0][2]                                                                                                                                        ; Merged with receiver2:receiver_inst1|cordic:cordic_inst|X[0][0]                    ;
; receiver2:receiver_inst1|cordic:cordic_inst|Y[0][3]                                                                                                                                        ; Merged with receiver2:receiver_inst1|cordic:cordic_inst|X[0][0]                    ;
; receiver2:receiver_inst1|cordic:cordic_inst|Y[0][4]                                                                                                                                        ; Merged with receiver2:receiver_inst1|cordic:cordic_inst|X[0][0]                    ;
; receiver2:MDC[2].receiver_instX|cordic:cordic_inst|X[0][1]                                                                                                                                 ; Merged with receiver2:MDC[2].receiver_instX|cordic:cordic_inst|X[0][0]             ;
; receiver2:MDC[2].receiver_instX|cordic:cordic_inst|X[0][2]                                                                                                                                 ; Merged with receiver2:MDC[2].receiver_instX|cordic:cordic_inst|X[0][0]             ;
; receiver2:MDC[2].receiver_instX|cordic:cordic_inst|X[0][3]                                                                                                                                 ; Merged with receiver2:MDC[2].receiver_instX|cordic:cordic_inst|X[0][0]             ;
; receiver2:MDC[2].receiver_instX|cordic:cordic_inst|X[0][4]                                                                                                                                 ; Merged with receiver2:MDC[2].receiver_instX|cordic:cordic_inst|X[0][0]             ;
; receiver2:MDC[2].receiver_instX|cordic:cordic_inst|Y[0][0]                                                                                                                                 ; Merged with receiver2:MDC[2].receiver_instX|cordic:cordic_inst|X[0][0]             ;
; receiver2:MDC[2].receiver_instX|cordic:cordic_inst|Y[0][1]                                                                                                                                 ; Merged with receiver2:MDC[2].receiver_instX|cordic:cordic_inst|X[0][0]             ;
; receiver2:MDC[2].receiver_instX|cordic:cordic_inst|Y[0][2]                                                                                                                                 ; Merged with receiver2:MDC[2].receiver_instX|cordic:cordic_inst|X[0][0]             ;
; receiver2:MDC[2].receiver_instX|cordic:cordic_inst|Y[0][3]                                                                                                                                 ; Merged with receiver2:MDC[2].receiver_instX|cordic:cordic_inst|X[0][0]             ;
; receiver2:MDC[2].receiver_instX|cordic:cordic_inst|Y[0][4]                                                                                                                                 ; Merged with receiver2:MDC[2].receiver_instX|cordic:cordic_inst|X[0][0]             ;
; receiver2:MDC[3].receiver_instX|cordic:cordic_inst|X[0][1]                                                                                                                                 ; Merged with receiver2:MDC[3].receiver_instX|cordic:cordic_inst|X[0][0]             ;
; receiver2:MDC[3].receiver_instX|cordic:cordic_inst|X[0][2]                                                                                                                                 ; Merged with receiver2:MDC[3].receiver_instX|cordic:cordic_inst|X[0][0]             ;
; receiver2:MDC[3].receiver_instX|cordic:cordic_inst|X[0][3]                                                                                                                                 ; Merged with receiver2:MDC[3].receiver_instX|cordic:cordic_inst|X[0][0]             ;
; receiver2:MDC[3].receiver_instX|cordic:cordic_inst|X[0][4]                                                                                                                                 ; Merged with receiver2:MDC[3].receiver_instX|cordic:cordic_inst|X[0][0]             ;
; receiver2:MDC[3].receiver_instX|cordic:cordic_inst|Y[0][0]                                                                                                                                 ; Merged with receiver2:MDC[3].receiver_instX|cordic:cordic_inst|X[0][0]             ;
; receiver2:MDC[3].receiver_instX|cordic:cordic_inst|Y[0][1]                                                                                                                                 ; Merged with receiver2:MDC[3].receiver_instX|cordic:cordic_inst|X[0][0]             ;
; receiver2:MDC[3].receiver_instX|cordic:cordic_inst|Y[0][2]                                                                                                                                 ; Merged with receiver2:MDC[3].receiver_instX|cordic:cordic_inst|X[0][0]             ;
; receiver2:MDC[3].receiver_instX|cordic:cordic_inst|Y[0][3]                                                                                                                                 ; Merged with receiver2:MDC[3].receiver_instX|cordic:cordic_inst|X[0][0]             ;
; receiver2:MDC[3].receiver_instX|cordic:cordic_inst|Y[0][4]                                                                                                                                 ; Merged with receiver2:MDC[3].receiver_instX|cordic:cordic_inst|X[0][0]             ;
; receiver2:MDC[4].receiver_instX|cordic:cordic_inst|X[0][1]                                                                                                                                 ; Merged with receiver2:MDC[4].receiver_instX|cordic:cordic_inst|X[0][0]             ;
; receiver2:MDC[4].receiver_instX|cordic:cordic_inst|X[0][2]                                                                                                                                 ; Merged with receiver2:MDC[4].receiver_instX|cordic:cordic_inst|X[0][0]             ;
; receiver2:MDC[4].receiver_instX|cordic:cordic_inst|X[0][3]                                                                                                                                 ; Merged with receiver2:MDC[4].receiver_instX|cordic:cordic_inst|X[0][0]             ;
; receiver2:MDC[4].receiver_instX|cordic:cordic_inst|X[0][4]                                                                                                                                 ; Merged with receiver2:MDC[4].receiver_instX|cordic:cordic_inst|X[0][0]             ;
; receiver2:MDC[4].receiver_instX|cordic:cordic_inst|Y[0][0]                                                                                                                                 ; Merged with receiver2:MDC[4].receiver_instX|cordic:cordic_inst|X[0][0]             ;
; receiver2:MDC[4].receiver_instX|cordic:cordic_inst|Y[0][1]                                                                                                                                 ; Merged with receiver2:MDC[4].receiver_instX|cordic:cordic_inst|X[0][0]             ;
; receiver2:MDC[4].receiver_instX|cordic:cordic_inst|Y[0][2]                                                                                                                                 ; Merged with receiver2:MDC[4].receiver_instX|cordic:cordic_inst|X[0][0]             ;
; receiver2:MDC[4].receiver_instX|cordic:cordic_inst|Y[0][3]                                                                                                                                 ; Merged with receiver2:MDC[4].receiver_instX|cordic:cordic_inst|X[0][0]             ;
; receiver2:MDC[4].receiver_instX|cordic:cordic_inst|Y[0][4]                                                                                                                                 ; Merged with receiver2:MDC[4].receiver_instX|cordic:cordic_inst|X[0][0]             ;
; receiver2:MDC[5].receiver_instX|cordic:cordic_inst|X[0][1]                                                                                                                                 ; Merged with receiver2:MDC[5].receiver_instX|cordic:cordic_inst|X[0][0]             ;
; receiver2:MDC[5].receiver_instX|cordic:cordic_inst|X[0][2]                                                                                                                                 ; Merged with receiver2:MDC[5].receiver_instX|cordic:cordic_inst|X[0][0]             ;
; receiver2:MDC[5].receiver_instX|cordic:cordic_inst|X[0][3]                                                                                                                                 ; Merged with receiver2:MDC[5].receiver_instX|cordic:cordic_inst|X[0][0]             ;
; receiver2:MDC[5].receiver_instX|cordic:cordic_inst|X[0][4]                                                                                                                                 ; Merged with receiver2:MDC[5].receiver_instX|cordic:cordic_inst|X[0][0]             ;
; receiver2:MDC[5].receiver_instX|cordic:cordic_inst|Y[0][0]                                                                                                                                 ; Merged with receiver2:MDC[5].receiver_instX|cordic:cordic_inst|X[0][0]             ;
; receiver2:MDC[5].receiver_instX|cordic:cordic_inst|Y[0][1]                                                                                                                                 ; Merged with receiver2:MDC[5].receiver_instX|cordic:cordic_inst|X[0][0]             ;
; receiver2:MDC[5].receiver_instX|cordic:cordic_inst|Y[0][2]                                                                                                                                 ; Merged with receiver2:MDC[5].receiver_instX|cordic:cordic_inst|X[0][0]             ;
; receiver2:MDC[5].receiver_instX|cordic:cordic_inst|Y[0][3]                                                                                                                                 ; Merged with receiver2:MDC[5].receiver_instX|cordic:cordic_inst|X[0][0]             ;
; receiver2:MDC[5].receiver_instX|cordic:cordic_inst|Y[0][4]                                                                                                                                 ; Merged with receiver2:MDC[5].receiver_instX|cordic:cordic_inst|X[0][0]             ;
; receiver2:MDC[3].receiver_instX|cic:cic_inst_Q2|out_strobe                                                                                                                                 ; Merged with receiver2:MDC[3].receiver_instX|cic:cic_inst_I2|out_strobe             ;
; receiver2:receiver_inst1|cic:cic_inst_Q2|out_strobe                                                                                                                                        ; Merged with receiver2:receiver_inst1|cic:cic_inst_I2|out_strobe                    ;
; receiver2:MDC[3].receiver_instX|cic:varcic_inst_Q1|out_strobe                                                                                                                              ; Merged with receiver2:MDC[3].receiver_instX|cic:varcic_inst_I1|out_strobe          ;
; receiver2:MDC[3].receiver_instX|cic:varcic_inst_Q1|sample_no[2]                                                                                                                            ; Merged with receiver2:MDC[3].receiver_instX|cic:varcic_inst_I1|sample_no[2]        ;
; receiver2:MDC[3].receiver_instX|cic:varcic_inst_Q1|sample_no[1]                                                                                                                            ; Merged with receiver2:MDC[3].receiver_instX|cic:varcic_inst_I1|sample_no[1]        ;
; receiver2:MDC[3].receiver_instX|cic:varcic_inst_Q1|sample_no[0]                                                                                                                            ; Merged with receiver2:MDC[3].receiver_instX|cic:varcic_inst_I1|sample_no[0]        ;
; receiver2:MDC[3].receiver_instX|cic:varcic_inst_Q1|sample_no[4]                                                                                                                            ; Merged with receiver2:MDC[3].receiver_instX|cic:varcic_inst_I1|sample_no[4]        ;
; receiver2:MDC[3].receiver_instX|cic:varcic_inst_Q1|sample_no[3]                                                                                                                            ; Merged with receiver2:MDC[3].receiver_instX|cic:varcic_inst_I1|sample_no[3]        ;
; receiver2:receiver_inst1|cic:varcic_inst_Q1|out_strobe                                                                                                                                     ; Merged with receiver2:receiver_inst1|cic:varcic_inst_I1|out_strobe                 ;
; receiver2:receiver_inst1|cic:varcic_inst_Q1|sample_no[2]                                                                                                                                   ; Merged with receiver2:receiver_inst1|cic:varcic_inst_I1|sample_no[2]               ;
; receiver2:receiver_inst1|cic:varcic_inst_Q1|sample_no[1]                                                                                                                                   ; Merged with receiver2:receiver_inst1|cic:varcic_inst_I1|sample_no[1]               ;
; receiver2:receiver_inst1|cic:varcic_inst_Q1|sample_no[0]                                                                                                                                   ; Merged with receiver2:receiver_inst1|cic:varcic_inst_I1|sample_no[0]               ;
; receiver2:receiver_inst1|cic:varcic_inst_Q1|sample_no[4]                                                                                                                                   ; Merged with receiver2:receiver_inst1|cic:varcic_inst_I1|sample_no[4]               ;
; receiver2:receiver_inst1|cic:varcic_inst_Q1|sample_no[3]                                                                                                                                   ; Merged with receiver2:receiver_inst1|cic:varcic_inst_I1|sample_no[3]               ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|counter[7]                                                                                                                          ; Merged with receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|counter[7]      ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|counter[6]                                                                                                                          ; Merged with receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|counter[6]      ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|counter[5]                                                                                                                          ; Merged with receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|counter[5]      ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|counter[4]                                                                                                                          ; Merged with receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|counter[4]      ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|counter[3]                                                                                                                          ; Merged with receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|counter[3]      ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|counter[2]                                                                                                                          ; Merged with receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|counter[2]      ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|counter[1]                                                                                                                          ; Merged with receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|counter[1]      ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|counter[0]                                                                                                                          ; Merged with receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|counter[0]      ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|counter[7]                                                                                                                          ; Merged with receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|counter[7]      ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|counter[6]                                                                                                                          ; Merged with receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|counter[6]      ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|counter[5]                                                                                                                          ; Merged with receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|counter[5]      ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|counter[4]                                                                                                                          ; Merged with receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|counter[4]      ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|counter[3]                                                                                                                          ; Merged with receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|counter[3]      ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|counter[2]                                                                                                                          ; Merged with receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|counter[2]      ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|counter[1]                                                                                                                          ; Merged with receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|counter[1]      ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|counter[0]                                                                                                                          ; Merged with receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|counter[0]      ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|read_address[0]                                                                                                                     ; Merged with receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|read_address[0] ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|read_address[1]                                                                                                                     ; Merged with receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|read_address[1] ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|read_address[2]                                                                                                                     ; Merged with receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|read_address[2] ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|read_address[3]                                                                                                                     ; Merged with receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|read_address[3] ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|read_address[4]                                                                                                                     ; Merged with receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|read_address[4] ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|read_address[5]                                                                                                                     ; Merged with receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|read_address[5] ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|read_address[6]                                                                                                                     ; Merged with receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|read_address[6] ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|caddr[0]                                                                                                                            ; Merged with receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|caddr[0]        ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|caddr[1]                                                                                                                            ; Merged with receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|caddr[1]        ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|caddr[2]                                                                                                                            ; Merged with receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|caddr[2]        ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|caddr[3]                                                                                                                            ; Merged with receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|caddr[3]        ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|caddr[4]                                                                                                                            ; Merged with receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|caddr[4]        ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|caddr[5]                                                                                                                            ; Merged with receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|caddr[5]        ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|caddr[6]                                                                                                                            ; Merged with receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|caddr[6]        ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|read_address[0]                                                                                                                     ; Merged with receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|read_address[0] ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|read_address[1]                                                                                                                     ; Merged with receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|read_address[1] ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|read_address[2]                                                                                                                     ; Merged with receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|read_address[2] ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|read_address[3]                                                                                                                     ; Merged with receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|read_address[3] ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|read_address[4]                                                                                                                     ; Merged with receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|read_address[4] ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|read_address[5]                                                                                                                     ; Merged with receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|read_address[5] ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|read_address[6]                                                                                                                     ; Merged with receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|read_address[6] ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|caddr[0]                                                                                                                            ; Merged with receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|caddr[0]        ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|caddr[1]                                                                                                                            ; Merged with receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|caddr[1]        ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|caddr[2]                                                                                                                            ; Merged with receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|caddr[2]        ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|caddr[3]                                                                                                                            ; Merged with receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|caddr[3]        ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|caddr[4]                                                                                                                            ; Merged with receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|caddr[4]        ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|caddr[5]                                                                                                                            ; Merged with receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|caddr[5]        ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|caddr[6]                                                                                                                            ; Merged with receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|caddr[6]        ;
; receiver2:MDC[6].receiver_instX|cordic:cordic_inst|X[0][1]                                                                                                                                 ; Merged with receiver2:MDC[6].receiver_instX|cordic:cordic_inst|X[0][0]             ;
; receiver2:MDC[6].receiver_instX|cordic:cordic_inst|X[0][2]                                                                                                                                 ; Merged with receiver2:MDC[6].receiver_instX|cordic:cordic_inst|X[0][0]             ;
; receiver2:MDC[6].receiver_instX|cordic:cordic_inst|X[0][3]                                                                                                                                 ; Merged with receiver2:MDC[6].receiver_instX|cordic:cordic_inst|X[0][0]             ;
; receiver2:MDC[6].receiver_instX|cordic:cordic_inst|X[0][4]                                                                                                                                 ; Merged with receiver2:MDC[6].receiver_instX|cordic:cordic_inst|X[0][0]             ;
; receiver2:MDC[6].receiver_instX|cordic:cordic_inst|Y[0][0]                                                                                                                                 ; Merged with receiver2:MDC[6].receiver_instX|cordic:cordic_inst|X[0][0]             ;
; receiver2:MDC[6].receiver_instX|cordic:cordic_inst|Y[0][1]                                                                                                                                 ; Merged with receiver2:MDC[6].receiver_instX|cordic:cordic_inst|X[0][0]             ;
; receiver2:MDC[6].receiver_instX|cordic:cordic_inst|Y[0][2]                                                                                                                                 ; Merged with receiver2:MDC[6].receiver_instX|cordic:cordic_inst|X[0][0]             ;
; receiver2:MDC[6].receiver_instX|cordic:cordic_inst|Y[0][3]                                                                                                                                 ; Merged with receiver2:MDC[6].receiver_instX|cordic:cordic_inst|X[0][0]             ;
; receiver2:MDC[6].receiver_instX|cordic:cordic_inst|Y[0][4]                                                                                                                                 ; Merged with receiver2:MDC[6].receiver_instX|cordic:cordic_inst|X[0][0]             ;
; receiver2:MDC[7].receiver_instX|cordic:cordic_inst|X[0][1]                                                                                                                                 ; Merged with receiver2:MDC[7].receiver_instX|cordic:cordic_inst|X[0][0]             ;
; receiver2:MDC[7].receiver_instX|cordic:cordic_inst|X[0][2]                                                                                                                                 ; Merged with receiver2:MDC[7].receiver_instX|cordic:cordic_inst|X[0][0]             ;
; receiver2:MDC[7].receiver_instX|cordic:cordic_inst|X[0][3]                                                                                                                                 ; Merged with receiver2:MDC[7].receiver_instX|cordic:cordic_inst|X[0][0]             ;
; receiver2:MDC[7].receiver_instX|cordic:cordic_inst|X[0][4]                                                                                                                                 ; Merged with receiver2:MDC[7].receiver_instX|cordic:cordic_inst|X[0][0]             ;
; receiver2:MDC[7].receiver_instX|cordic:cordic_inst|Y[0][0]                                                                                                                                 ; Merged with receiver2:MDC[7].receiver_instX|cordic:cordic_inst|X[0][0]             ;
; receiver2:MDC[7].receiver_instX|cordic:cordic_inst|Y[0][1]                                                                                                                                 ; Merged with receiver2:MDC[7].receiver_instX|cordic:cordic_inst|X[0][0]             ;
; receiver2:MDC[7].receiver_instX|cordic:cordic_inst|Y[0][2]                                                                                                                                 ; Merged with receiver2:MDC[7].receiver_instX|cordic:cordic_inst|X[0][0]             ;
; receiver2:MDC[7].receiver_instX|cordic:cordic_inst|Y[0][3]                                                                                                                                 ; Merged with receiver2:MDC[7].receiver_instX|cordic:cordic_inst|X[0][0]             ;
; receiver2:MDC[7].receiver_instX|cordic:cordic_inst|Y[0][4]                                                                                                                                 ; Merged with receiver2:MDC[7].receiver_instX|cordic:cordic_inst|X[0][0]             ;
; receiver2:MDC[3].receiver_instX|cic:cic_inst_Q2|sample_no[5]                                                                                                                               ; Merged with receiver2:MDC[3].receiver_instX|cic:cic_inst_I2|sample_no[5]           ;
; receiver2:MDC[3].receiver_instX|cic:cic_inst_Q2|sample_no[4]                                                                                                                               ; Merged with receiver2:MDC[3].receiver_instX|cic:cic_inst_I2|sample_no[4]           ;
; receiver2:MDC[3].receiver_instX|cic:cic_inst_Q2|sample_no[3]                                                                                                                               ; Merged with receiver2:MDC[3].receiver_instX|cic:cic_inst_I2|sample_no[3]           ;
; receiver2:MDC[3].receiver_instX|cic:cic_inst_Q2|sample_no[2]                                                                                                                               ; Merged with receiver2:MDC[3].receiver_instX|cic:cic_inst_I2|sample_no[2]           ;
; receiver2:MDC[3].receiver_instX|cic:cic_inst_Q2|sample_no[1]                                                                                                                               ; Merged with receiver2:MDC[3].receiver_instX|cic:cic_inst_I2|sample_no[1]           ;
; receiver2:MDC[3].receiver_instX|cic:cic_inst_Q2|sample_no[0]                                                                                                                               ; Merged with receiver2:MDC[3].receiver_instX|cic:cic_inst_I2|sample_no[0]           ;
; receiver2:receiver_inst1|cic:cic_inst_Q2|sample_no[5]                                                                                                                                      ; Merged with receiver2:receiver_inst1|cic:cic_inst_I2|sample_no[5]                  ;
; receiver2:receiver_inst1|cic:cic_inst_Q2|sample_no[4]                                                                                                                                      ; Merged with receiver2:receiver_inst1|cic:cic_inst_I2|sample_no[4]                  ;
; receiver2:receiver_inst1|cic:cic_inst_Q2|sample_no[3]                                                                                                                                      ; Merged with receiver2:receiver_inst1|cic:cic_inst_I2|sample_no[3]                  ;
; receiver2:receiver_inst1|cic:cic_inst_Q2|sample_no[2]                                                                                                                                      ; Merged with receiver2:receiver_inst1|cic:cic_inst_I2|sample_no[2]                  ;
; receiver2:receiver_inst1|cic:cic_inst_Q2|sample_no[1]                                                                                                                                      ; Merged with receiver2:receiver_inst1|cic:cic_inst_I2|sample_no[1]                  ;
; receiver2:receiver_inst1|cic:cic_inst_Q2|sample_no[0]                                                                                                                                      ; Merged with receiver2:receiver_inst1|cic:cic_inst_I2|sample_no[0]                  ;
; sdr_send:sdr_send_inst|response_tx_bits[100]                                                                                                                                               ; Stuck at GND due to stuck port data_in                                             ;
; network:network_inst|phy_cfg:phy_cfg_inst|addresses[1][0]                                                                                                                                  ; Stuck at GND due to stuck port data_in                                             ;
; cpl_cordic:cordic_inst|X[0][0]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                             ;
; receiver2:receiver_inst1|cordic:cordic_inst|X[0][0]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                             ;
; receiver2:receiver_inst0|cordic:cordic_inst|X[0][0]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                             ;
; receiver2:MDC[7].receiver_instX|cordic:cordic_inst|X[0][0]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                             ;
; receiver2:MDC[6].receiver_instX|cordic:cordic_inst|X[0][0]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                             ;
; receiver2:MDC[5].receiver_instX|cordic:cordic_inst|X[0][0]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                             ;
; receiver2:MDC[4].receiver_instX|cordic:cordic_inst|X[0][0]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                             ;
; receiver2:MDC[3].receiver_instX|cordic:cordic_inst|X[0][0]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                             ;
; receiver2:MDC[2].receiver_instX|cordic:cordic_inst|X[0][0]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                             ;
; cpl_cordic:cordic_inst|Y[1][0]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                             ;
; cpl_cordic:cordic_inst|Y[1][1]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                             ;
; cpl_cordic:cordic_inst|Y[1][2]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                             ;
; cpl_cordic:cordic_inst|X[1][0]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                             ;
; cpl_cordic:cordic_inst|X[1][1]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                             ;
; cpl_cordic:cordic_inst|X[1][2]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                             ;
; receiver2:receiver_inst1|cordic:cordic_inst|X[1][3]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                             ;
; receiver2:receiver_inst1|cordic:cordic_inst|X[1][2]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                             ;
; receiver2:receiver_inst1|cordic:cordic_inst|X[1][1]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                             ;
; receiver2:receiver_inst1|cordic:cordic_inst|X[1][0]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                             ;
; receiver2:receiver_inst1|cordic:cordic_inst|Y[1][3]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                             ;
; receiver2:receiver_inst1|cordic:cordic_inst|Y[1][2]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                             ;
; receiver2:receiver_inst1|cordic:cordic_inst|Y[1][1]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                             ;
; receiver2:receiver_inst1|cordic:cordic_inst|Y[1][0]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                             ;
; receiver2:receiver_inst0|cordic:cordic_inst|X[1][3]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                             ;
; receiver2:receiver_inst0|cordic:cordic_inst|X[1][2]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                             ;
; receiver2:receiver_inst0|cordic:cordic_inst|X[1][1]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                             ;
; receiver2:receiver_inst0|cordic:cordic_inst|X[1][0]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                             ;
; receiver2:receiver_inst0|cordic:cordic_inst|Y[1][3]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                             ;
; receiver2:receiver_inst0|cordic:cordic_inst|Y[1][2]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                             ;
; receiver2:receiver_inst0|cordic:cordic_inst|Y[1][1]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                             ;
; receiver2:receiver_inst0|cordic:cordic_inst|Y[1][0]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                             ;
; receiver2:MDC[7].receiver_instX|cordic:cordic_inst|X[1][3]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                             ;
; receiver2:MDC[7].receiver_instX|cordic:cordic_inst|X[1][2]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                             ;
; receiver2:MDC[7].receiver_instX|cordic:cordic_inst|X[1][1]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                             ;
; receiver2:MDC[7].receiver_instX|cordic:cordic_inst|X[1][0]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                             ;
; receiver2:MDC[7].receiver_instX|cordic:cordic_inst|Y[1][3]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                             ;
; receiver2:MDC[7].receiver_instX|cordic:cordic_inst|Y[1][2]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                             ;
; receiver2:MDC[7].receiver_instX|cordic:cordic_inst|Y[1][1]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                             ;
; receiver2:MDC[7].receiver_instX|cordic:cordic_inst|Y[1][0]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                             ;
; receiver2:MDC[6].receiver_instX|cordic:cordic_inst|X[1][3]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                             ;
; receiver2:MDC[6].receiver_instX|cordic:cordic_inst|X[1][2]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                             ;
; receiver2:MDC[6].receiver_instX|cordic:cordic_inst|X[1][1]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                             ;
; receiver2:MDC[6].receiver_instX|cordic:cordic_inst|X[1][0]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                             ;
; receiver2:MDC[6].receiver_instX|cordic:cordic_inst|Y[1][3]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                             ;
; receiver2:MDC[6].receiver_instX|cordic:cordic_inst|Y[1][2]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                             ;
; receiver2:MDC[6].receiver_instX|cordic:cordic_inst|Y[1][1]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                             ;
; receiver2:MDC[6].receiver_instX|cordic:cordic_inst|Y[1][0]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                             ;
; receiver2:MDC[5].receiver_instX|cordic:cordic_inst|X[1][3]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                             ;
; receiver2:MDC[5].receiver_instX|cordic:cordic_inst|X[1][2]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                             ;
; receiver2:MDC[5].receiver_instX|cordic:cordic_inst|X[1][1]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                             ;
; receiver2:MDC[5].receiver_instX|cordic:cordic_inst|X[1][0]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                             ;
; receiver2:MDC[5].receiver_instX|cordic:cordic_inst|Y[1][3]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                             ;
; receiver2:MDC[5].receiver_instX|cordic:cordic_inst|Y[1][2]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                             ;
; receiver2:MDC[5].receiver_instX|cordic:cordic_inst|Y[1][1]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                             ;
; receiver2:MDC[5].receiver_instX|cordic:cordic_inst|Y[1][0]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                             ;
; receiver2:MDC[4].receiver_instX|cordic:cordic_inst|X[1][3]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                             ;
; receiver2:MDC[4].receiver_instX|cordic:cordic_inst|X[1][2]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                             ;
; receiver2:MDC[4].receiver_instX|cordic:cordic_inst|X[1][1]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                             ;
; receiver2:MDC[4].receiver_instX|cordic:cordic_inst|X[1][0]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                             ;
; receiver2:MDC[4].receiver_instX|cordic:cordic_inst|Y[1][3]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                             ;
; receiver2:MDC[4].receiver_instX|cordic:cordic_inst|Y[1][2]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                             ;
; receiver2:MDC[4].receiver_instX|cordic:cordic_inst|Y[1][1]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                             ;
; receiver2:MDC[4].receiver_instX|cordic:cordic_inst|Y[1][0]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                             ;
; receiver2:MDC[3].receiver_instX|cordic:cordic_inst|X[1][3]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                             ;
; receiver2:MDC[3].receiver_instX|cordic:cordic_inst|X[1][2]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                             ;
; receiver2:MDC[3].receiver_instX|cordic:cordic_inst|X[1][1]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                             ;
; receiver2:MDC[3].receiver_instX|cordic:cordic_inst|X[1][0]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                             ;
; receiver2:MDC[3].receiver_instX|cordic:cordic_inst|Y[1][3]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                             ;
; receiver2:MDC[3].receiver_instX|cordic:cordic_inst|Y[1][2]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                             ;
; receiver2:MDC[3].receiver_instX|cordic:cordic_inst|Y[1][1]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                             ;
; receiver2:MDC[3].receiver_instX|cordic:cordic_inst|Y[1][0]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                             ;
; receiver2:MDC[2].receiver_instX|cordic:cordic_inst|X[1][3]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                             ;
; receiver2:MDC[2].receiver_instX|cordic:cordic_inst|X[1][2]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                             ;
; receiver2:MDC[2].receiver_instX|cordic:cordic_inst|X[1][1]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                             ;
; receiver2:MDC[2].receiver_instX|cordic:cordic_inst|X[1][0]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                             ;
; receiver2:MDC[2].receiver_instX|cordic:cordic_inst|Y[1][3]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                             ;
; receiver2:MDC[2].receiver_instX|cordic:cordic_inst|Y[1][2]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                             ;
; receiver2:MDC[2].receiver_instX|cordic:cordic_inst|Y[1][1]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                             ;
; receiver2:MDC[2].receiver_instX|cordic:cordic_inst|Y[1][0]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                             ;
; CicInterpM5:in2|q1[25..61]                                                                                                                                                                 ; Merged with CicInterpM5:in2|q1[24]                                                 ;
; CicInterpM5:in2|x1[25..61]                                                                                                                                                                 ; Merged with CicInterpM5:in2|x1[24]                                                 ;
; CicInterpM5:in2|dq1[25..61]                                                                                                                                                                ; Merged with CicInterpM5:in2|dq1[24]                                                ;
; CicInterpM5:in2|dx1[25..61]                                                                                                                                                                ; Merged with CicInterpM5:in2|dx1[24]                                                ;
; receiver2:receiver_inst1|cic:varcic_inst_Q1|comb_data[11][17]                                                                                                                              ; Lost fanout                                                                        ;
; receiver2:receiver_inst1|cic:varcic_inst_Q1|comb_data[11][19]                                                                                                                              ; Lost fanout                                                                        ;
; receiver2:receiver_inst1|cic:varcic_inst_Q1|comb_data[11][20]                                                                                                                              ; Lost fanout                                                                        ;
; receiver2:receiver_inst1|cic:varcic_inst_Q1|comb_data[11][22]                                                                                                                              ; Lost fanout                                                                        ;
; receiver2:receiver_inst1|cic:varcic_inst_I1|comb_data[11][17]                                                                                                                              ; Lost fanout                                                                        ;
; receiver2:receiver_inst1|cic:varcic_inst_I1|comb_data[11][19]                                                                                                                              ; Lost fanout                                                                        ;
; receiver2:receiver_inst1|cic:varcic_inst_I1|comb_data[11][20]                                                                                                                              ; Lost fanout                                                                        ;
; receiver2:receiver_inst1|cic:varcic_inst_I1|comb_data[11][22]                                                                                                                              ; Lost fanout                                                                        ;
; receiver2:receiver_inst0|cic:varcic_inst_Q1|comb_data[11][17]                                                                                                                              ; Lost fanout                                                                        ;
; receiver2:receiver_inst0|cic:varcic_inst_Q1|comb_data[11][19]                                                                                                                              ; Lost fanout                                                                        ;
; receiver2:receiver_inst0|cic:varcic_inst_Q1|comb_data[11][20]                                                                                                                              ; Lost fanout                                                                        ;
; receiver2:receiver_inst0|cic:varcic_inst_Q1|comb_data[11][22]                                                                                                                              ; Lost fanout                                                                        ;
; receiver2:receiver_inst0|cic:varcic_inst_I1|comb_data[11][17]                                                                                                                              ; Lost fanout                                                                        ;
; receiver2:receiver_inst0|cic:varcic_inst_I1|comb_data[11][19]                                                                                                                              ; Lost fanout                                                                        ;
; receiver2:receiver_inst0|cic:varcic_inst_I1|comb_data[11][20]                                                                                                                              ; Lost fanout                                                                        ;
; receiver2:receiver_inst0|cic:varcic_inst_I1|comb_data[11][22]                                                                                                                              ; Lost fanout                                                                        ;
; receiver2:MDC[7].receiver_instX|cic:varcic_inst_Q1|comb_data[11][17]                                                                                                                       ; Lost fanout                                                                        ;
; receiver2:MDC[7].receiver_instX|cic:varcic_inst_Q1|comb_data[11][19]                                                                                                                       ; Lost fanout                                                                        ;
; receiver2:MDC[7].receiver_instX|cic:varcic_inst_Q1|comb_data[11][20]                                                                                                                       ; Lost fanout                                                                        ;
; receiver2:MDC[7].receiver_instX|cic:varcic_inst_Q1|comb_data[11][22]                                                                                                                       ; Lost fanout                                                                        ;
; receiver2:MDC[7].receiver_instX|cic:varcic_inst_I1|comb_data[11][17]                                                                                                                       ; Lost fanout                                                                        ;
; receiver2:MDC[7].receiver_instX|cic:varcic_inst_I1|comb_data[11][19]                                                                                                                       ; Lost fanout                                                                        ;
; receiver2:MDC[7].receiver_instX|cic:varcic_inst_I1|comb_data[11][20]                                                                                                                       ; Lost fanout                                                                        ;
; receiver2:MDC[7].receiver_instX|cic:varcic_inst_I1|comb_data[11][22]                                                                                                                       ; Lost fanout                                                                        ;
; receiver2:MDC[6].receiver_instX|cic:varcic_inst_Q1|comb_data[11][17]                                                                                                                       ; Lost fanout                                                                        ;
; receiver2:MDC[6].receiver_instX|cic:varcic_inst_Q1|comb_data[11][19]                                                                                                                       ; Lost fanout                                                                        ;
; receiver2:MDC[6].receiver_instX|cic:varcic_inst_Q1|comb_data[11][20]                                                                                                                       ; Lost fanout                                                                        ;
; receiver2:MDC[6].receiver_instX|cic:varcic_inst_Q1|comb_data[11][22]                                                                                                                       ; Lost fanout                                                                        ;
; receiver2:MDC[6].receiver_instX|cic:varcic_inst_I1|comb_data[11][17]                                                                                                                       ; Lost fanout                                                                        ;
; receiver2:MDC[6].receiver_instX|cic:varcic_inst_I1|comb_data[11][19]                                                                                                                       ; Lost fanout                                                                        ;
; receiver2:MDC[6].receiver_instX|cic:varcic_inst_I1|comb_data[11][20]                                                                                                                       ; Lost fanout                                                                        ;
; receiver2:MDC[6].receiver_instX|cic:varcic_inst_I1|comb_data[11][22]                                                                                                                       ; Lost fanout                                                                        ;
; receiver2:MDC[5].receiver_instX|cic:varcic_inst_Q1|comb_data[11][17]                                                                                                                       ; Lost fanout                                                                        ;
; receiver2:MDC[5].receiver_instX|cic:varcic_inst_Q1|comb_data[11][19]                                                                                                                       ; Lost fanout                                                                        ;
; receiver2:MDC[5].receiver_instX|cic:varcic_inst_Q1|comb_data[11][20]                                                                                                                       ; Lost fanout                                                                        ;
; receiver2:MDC[5].receiver_instX|cic:varcic_inst_Q1|comb_data[11][22]                                                                                                                       ; Lost fanout                                                                        ;
; receiver2:MDC[5].receiver_instX|cic:varcic_inst_I1|comb_data[11][17]                                                                                                                       ; Lost fanout                                                                        ;
; receiver2:MDC[5].receiver_instX|cic:varcic_inst_I1|comb_data[11][19]                                                                                                                       ; Lost fanout                                                                        ;
; receiver2:MDC[5].receiver_instX|cic:varcic_inst_I1|comb_data[11][20]                                                                                                                       ; Lost fanout                                                                        ;
; receiver2:MDC[5].receiver_instX|cic:varcic_inst_I1|comb_data[11][22]                                                                                                                       ; Lost fanout                                                                        ;
; receiver2:MDC[4].receiver_instX|cic:varcic_inst_Q1|comb_data[11][17]                                                                                                                       ; Lost fanout                                                                        ;
; receiver2:MDC[4].receiver_instX|cic:varcic_inst_Q1|comb_data[11][19]                                                                                                                       ; Lost fanout                                                                        ;
; receiver2:MDC[4].receiver_instX|cic:varcic_inst_Q1|comb_data[11][20]                                                                                                                       ; Lost fanout                                                                        ;
; receiver2:MDC[4].receiver_instX|cic:varcic_inst_Q1|comb_data[11][22]                                                                                                                       ; Lost fanout                                                                        ;
; receiver2:MDC[4].receiver_instX|cic:varcic_inst_I1|comb_data[11][17]                                                                                                                       ; Lost fanout                                                                        ;
; receiver2:MDC[4].receiver_instX|cic:varcic_inst_I1|comb_data[11][19]                                                                                                                       ; Lost fanout                                                                        ;
; receiver2:MDC[4].receiver_instX|cic:varcic_inst_I1|comb_data[11][20]                                                                                                                       ; Lost fanout                                                                        ;
; receiver2:MDC[4].receiver_instX|cic:varcic_inst_I1|comb_data[11][22]                                                                                                                       ; Lost fanout                                                                        ;
; receiver2:MDC[3].receiver_instX|cic:varcic_inst_Q1|comb_data[11][17]                                                                                                                       ; Lost fanout                                                                        ;
; receiver2:MDC[3].receiver_instX|cic:varcic_inst_Q1|comb_data[11][19]                                                                                                                       ; Lost fanout                                                                        ;
; receiver2:MDC[3].receiver_instX|cic:varcic_inst_Q1|comb_data[11][20]                                                                                                                       ; Lost fanout                                                                        ;
; receiver2:MDC[3].receiver_instX|cic:varcic_inst_Q1|comb_data[11][22]                                                                                                                       ; Lost fanout                                                                        ;
; receiver2:MDC[3].receiver_instX|cic:varcic_inst_I1|comb_data[11][17]                                                                                                                       ; Lost fanout                                                                        ;
; receiver2:MDC[3].receiver_instX|cic:varcic_inst_I1|comb_data[11][19]                                                                                                                       ; Lost fanout                                                                        ;
; receiver2:MDC[3].receiver_instX|cic:varcic_inst_I1|comb_data[11][20]                                                                                                                       ; Lost fanout                                                                        ;
; receiver2:MDC[3].receiver_instX|cic:varcic_inst_I1|comb_data[11][22]                                                                                                                       ; Lost fanout                                                                        ;
; receiver2:MDC[2].receiver_instX|cic:varcic_inst_Q1|comb_data[11][17]                                                                                                                       ; Lost fanout                                                                        ;
; receiver2:MDC[2].receiver_instX|cic:varcic_inst_Q1|comb_data[11][19]                                                                                                                       ; Lost fanout                                                                        ;
; receiver2:MDC[2].receiver_instX|cic:varcic_inst_Q1|comb_data[11][20]                                                                                                                       ; Lost fanout                                                                        ;
; receiver2:MDC[2].receiver_instX|cic:varcic_inst_Q1|comb_data[11][22]                                                                                                                       ; Lost fanout                                                                        ;
; receiver2:MDC[2].receiver_instX|cic:varcic_inst_I1|comb_data[11][17]                                                                                                                       ; Lost fanout                                                                        ;
; receiver2:MDC[2].receiver_instX|cic:varcic_inst_I1|comb_data[11][19]                                                                                                                       ; Lost fanout                                                                        ;
; receiver2:MDC[2].receiver_instX|cic:varcic_inst_I1|comb_data[11][20]                                                                                                                       ; Lost fanout                                                                        ;
; receiver2:MDC[2].receiver_instX|cic:varcic_inst_I1|comb_data[11][22]                                                                                                                       ; Lost fanout                                                                        ;
; sidetone:sidetone_inst|Accumulator[0]                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                             ;
; CicInterpM5:in2|q2[26..61]                                                                                                                                                                 ; Merged with CicInterpM5:in2|q2[25]                                                 ;
; CicInterpM5:in2|x2[26..61]                                                                                                                                                                 ; Merged with CicInterpM5:in2|x2[25]                                                 ;
; CicInterpM5:in2|dq2[26..61]                                                                                                                                                                ; Merged with CicInterpM5:in2|dq2[25]                                                ;
; CicInterpM5:in2|dx2[26..61]                                                                                                                                                                ; Merged with CicInterpM5:in2|dx2[25]                                                ;
; CicInterpM5:in2|q3[27..61]                                                                                                                                                                 ; Merged with CicInterpM5:in2|q3[26]                                                 ;
; CicInterpM5:in2|x3[27..61]                                                                                                                                                                 ; Merged with CicInterpM5:in2|x3[26]                                                 ;
; CicInterpM5:in2|dq3[27..61]                                                                                                                                                                ; Merged with CicInterpM5:in2|dq3[26]                                                ;
; CicInterpM5:in2|dx3[27..61]                                                                                                                                                                ; Merged with CicInterpM5:in2|dx3[26]                                                ;
; sdr_send:sdr_send_inst|samples_frame[0]                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                             ;
; sdr_send:sdr_send_inst|udp_tx_length[0,1,6,9,11..15]                                                                                                                                       ; Stuck at GND due to stuck port data_in                                             ;
; receiver2:receiver_inst0|cic:varcic_inst_I1|comb_data[11][4]                                                                                                                               ; Lost fanout                                                                        ;
; receiver2:receiver_inst0|cic:varcic_inst_I1|comb_data[11][1]                                                                                                                               ; Lost fanout                                                                        ;
; receiver2:receiver_inst0|cic:varcic_inst_I1|comb_data[11][6]                                                                                                                               ; Lost fanout                                                                        ;
; receiver2:receiver_inst0|cic:varcic_inst_I1|comb_data[11][12]                                                                                                                              ; Lost fanout                                                                        ;
; receiver2:receiver_inst0|cic:varcic_inst_I1|comb_data[11][9]                                                                                                                               ; Lost fanout                                                                        ;
; receiver2:receiver_inst0|cic:varcic_inst_I1|comb_data[11][14]                                                                                                                              ; Lost fanout                                                                        ;
; receiver2:receiver_inst0|cic:varcic_inst_I1|comb_data[11][3]                                                                                                                               ; Lost fanout                                                                        ;
; receiver2:receiver_inst0|cic:varcic_inst_I1|comb_data[11][11]                                                                                                                              ; Lost fanout                                                                        ;
; receiver2:receiver_inst1|cic:varcic_inst_I1|comb_data[11][4]                                                                                                                               ; Lost fanout                                                                        ;
; receiver2:receiver_inst1|cic:varcic_inst_I1|comb_data[11][1]                                                                                                                               ; Lost fanout                                                                        ;
; receiver2:receiver_inst1|cic:varcic_inst_I1|comb_data[11][6]                                                                                                                               ; Lost fanout                                                                        ;
; receiver2:receiver_inst1|cic:varcic_inst_I1|comb_data[11][12]                                                                                                                              ; Lost fanout                                                                        ;
; receiver2:receiver_inst1|cic:varcic_inst_I1|comb_data[11][9]                                                                                                                               ; Lost fanout                                                                        ;
; receiver2:receiver_inst1|cic:varcic_inst_I1|comb_data[11][14]                                                                                                                              ; Lost fanout                                                                        ;
; receiver2:receiver_inst1|cic:varcic_inst_I1|comb_data[11][3]                                                                                                                               ; Lost fanout                                                                        ;
; receiver2:receiver_inst1|cic:varcic_inst_I1|comb_data[11][11]                                                                                                                              ; Lost fanout                                                                        ;
; receiver2:receiver_inst1|cic:varcic_inst_Q1|comb_data[11][4]                                                                                                                               ; Lost fanout                                                                        ;
; receiver2:receiver_inst1|cic:varcic_inst_Q1|comb_data[11][1]                                                                                                                               ; Lost fanout                                                                        ;
; receiver2:receiver_inst1|cic:varcic_inst_Q1|comb_data[11][6]                                                                                                                               ; Lost fanout                                                                        ;
; receiver2:receiver_inst1|cic:varcic_inst_Q1|comb_data[11][12]                                                                                                                              ; Lost fanout                                                                        ;
; receiver2:receiver_inst1|cic:varcic_inst_Q1|comb_data[11][9]                                                                                                                               ; Lost fanout                                                                        ;
; receiver2:receiver_inst1|cic:varcic_inst_Q1|comb_data[11][14]                                                                                                                              ; Lost fanout                                                                        ;
; receiver2:receiver_inst1|cic:varcic_inst_Q1|comb_data[11][3]                                                                                                                               ; Lost fanout                                                                        ;
; receiver2:receiver_inst1|cic:varcic_inst_Q1|comb_data[11][11]                                                                                                                              ; Lost fanout                                                                        ;
; receiver2:receiver_inst0|cic:varcic_inst_Q1|comb_data[11][4]                                                                                                                               ; Lost fanout                                                                        ;
; receiver2:receiver_inst0|cic:varcic_inst_Q1|comb_data[11][1]                                                                                                                               ; Lost fanout                                                                        ;
; receiver2:receiver_inst0|cic:varcic_inst_Q1|comb_data[11][6]                                                                                                                               ; Lost fanout                                                                        ;
; receiver2:receiver_inst0|cic:varcic_inst_Q1|comb_data[11][12]                                                                                                                              ; Lost fanout                                                                        ;
; receiver2:receiver_inst0|cic:varcic_inst_Q1|comb_data[11][9]                                                                                                                               ; Lost fanout                                                                        ;
; receiver2:receiver_inst0|cic:varcic_inst_Q1|comb_data[11][14]                                                                                                                              ; Lost fanout                                                                        ;
; receiver2:receiver_inst0|cic:varcic_inst_Q1|comb_data[11][3]                                                                                                                               ; Lost fanout                                                                        ;
; receiver2:receiver_inst0|cic:varcic_inst_Q1|comb_data[11][11]                                                                                                                              ; Lost fanout                                                                        ;
; receiver2:MDC[2].receiver_instX|cic:varcic_inst_I1|comb_data[11][4]                                                                                                                        ; Lost fanout                                                                        ;
; receiver2:MDC[2].receiver_instX|cic:varcic_inst_I1|comb_data[11][1]                                                                                                                        ; Lost fanout                                                                        ;
; receiver2:MDC[2].receiver_instX|cic:varcic_inst_I1|comb_data[11][6]                                                                                                                        ; Lost fanout                                                                        ;
; receiver2:MDC[2].receiver_instX|cic:varcic_inst_I1|comb_data[11][12]                                                                                                                       ; Lost fanout                                                                        ;
; receiver2:MDC[2].receiver_instX|cic:varcic_inst_I1|comb_data[11][9]                                                                                                                        ; Lost fanout                                                                        ;
; receiver2:MDC[2].receiver_instX|cic:varcic_inst_I1|comb_data[11][14]                                                                                                                       ; Lost fanout                                                                        ;
; receiver2:MDC[2].receiver_instX|cic:varcic_inst_I1|comb_data[11][3]                                                                                                                        ; Lost fanout                                                                        ;
; receiver2:MDC[2].receiver_instX|cic:varcic_inst_I1|comb_data[11][11]                                                                                                                       ; Lost fanout                                                                        ;
; receiver2:MDC[2].receiver_instX|cic:varcic_inst_Q1|comb_data[11][4]                                                                                                                        ; Lost fanout                                                                        ;
; receiver2:MDC[2].receiver_instX|cic:varcic_inst_Q1|comb_data[11][1]                                                                                                                        ; Lost fanout                                                                        ;
; receiver2:MDC[2].receiver_instX|cic:varcic_inst_Q1|comb_data[11][6]                                                                                                                        ; Lost fanout                                                                        ;
; receiver2:MDC[2].receiver_instX|cic:varcic_inst_Q1|comb_data[11][12]                                                                                                                       ; Lost fanout                                                                        ;
; receiver2:MDC[2].receiver_instX|cic:varcic_inst_Q1|comb_data[11][9]                                                                                                                        ; Lost fanout                                                                        ;
; receiver2:MDC[2].receiver_instX|cic:varcic_inst_Q1|comb_data[11][14]                                                                                                                       ; Lost fanout                                                                        ;
; receiver2:MDC[2].receiver_instX|cic:varcic_inst_Q1|comb_data[11][3]                                                                                                                        ; Lost fanout                                                                        ;
; receiver2:MDC[2].receiver_instX|cic:varcic_inst_Q1|comb_data[11][11]                                                                                                                       ; Lost fanout                                                                        ;
; receiver2:MDC[3].receiver_instX|cic:varcic_inst_I1|comb_data[11][4]                                                                                                                        ; Lost fanout                                                                        ;
; receiver2:MDC[3].receiver_instX|cic:varcic_inst_I1|comb_data[11][1]                                                                                                                        ; Lost fanout                                                                        ;
; receiver2:MDC[3].receiver_instX|cic:varcic_inst_I1|comb_data[11][6]                                                                                                                        ; Lost fanout                                                                        ;
; receiver2:MDC[3].receiver_instX|cic:varcic_inst_I1|comb_data[11][12]                                                                                                                       ; Lost fanout                                                                        ;
; receiver2:MDC[3].receiver_instX|cic:varcic_inst_I1|comb_data[11][9]                                                                                                                        ; Lost fanout                                                                        ;
; receiver2:MDC[3].receiver_instX|cic:varcic_inst_I1|comb_data[11][14]                                                                                                                       ; Lost fanout                                                                        ;
; receiver2:MDC[3].receiver_instX|cic:varcic_inst_I1|comb_data[11][3]                                                                                                                        ; Lost fanout                                                                        ;
; receiver2:MDC[3].receiver_instX|cic:varcic_inst_I1|comb_data[11][11]                                                                                                                       ; Lost fanout                                                                        ;
; receiver2:MDC[3].receiver_instX|cic:varcic_inst_Q1|comb_data[11][4]                                                                                                                        ; Lost fanout                                                                        ;
; receiver2:MDC[3].receiver_instX|cic:varcic_inst_Q1|comb_data[11][1]                                                                                                                        ; Lost fanout                                                                        ;
; receiver2:MDC[3].receiver_instX|cic:varcic_inst_Q1|comb_data[11][6]                                                                                                                        ; Lost fanout                                                                        ;
; receiver2:MDC[3].receiver_instX|cic:varcic_inst_Q1|comb_data[11][12]                                                                                                                       ; Lost fanout                                                                        ;
; receiver2:MDC[3].receiver_instX|cic:varcic_inst_Q1|comb_data[11][9]                                                                                                                        ; Lost fanout                                                                        ;
; receiver2:MDC[3].receiver_instX|cic:varcic_inst_Q1|comb_data[11][14]                                                                                                                       ; Lost fanout                                                                        ;
; receiver2:MDC[3].receiver_instX|cic:varcic_inst_Q1|comb_data[11][3]                                                                                                                        ; Lost fanout                                                                        ;
; receiver2:MDC[3].receiver_instX|cic:varcic_inst_Q1|comb_data[11][11]                                                                                                                       ; Lost fanout                                                                        ;
; receiver2:MDC[4].receiver_instX|cic:varcic_inst_I1|comb_data[11][4]                                                                                                                        ; Lost fanout                                                                        ;
; receiver2:MDC[4].receiver_instX|cic:varcic_inst_I1|comb_data[11][1]                                                                                                                        ; Lost fanout                                                                        ;
; receiver2:MDC[4].receiver_instX|cic:varcic_inst_I1|comb_data[11][6]                                                                                                                        ; Lost fanout                                                                        ;
; receiver2:MDC[4].receiver_instX|cic:varcic_inst_I1|comb_data[11][12]                                                                                                                       ; Lost fanout                                                                        ;
; receiver2:MDC[4].receiver_instX|cic:varcic_inst_I1|comb_data[11][9]                                                                                                                        ; Lost fanout                                                                        ;
; receiver2:MDC[4].receiver_instX|cic:varcic_inst_I1|comb_data[11][14]                                                                                                                       ; Lost fanout                                                                        ;
; receiver2:MDC[4].receiver_instX|cic:varcic_inst_I1|comb_data[11][3]                                                                                                                        ; Lost fanout                                                                        ;
; receiver2:MDC[4].receiver_instX|cic:varcic_inst_I1|comb_data[11][11]                                                                                                                       ; Lost fanout                                                                        ;
; receiver2:MDC[4].receiver_instX|cic:varcic_inst_Q1|comb_data[11][4]                                                                                                                        ; Lost fanout                                                                        ;
; receiver2:MDC[4].receiver_instX|cic:varcic_inst_Q1|comb_data[11][1]                                                                                                                        ; Lost fanout                                                                        ;
; receiver2:MDC[4].receiver_instX|cic:varcic_inst_Q1|comb_data[11][6]                                                                                                                        ; Lost fanout                                                                        ;
; receiver2:MDC[4].receiver_instX|cic:varcic_inst_Q1|comb_data[11][12]                                                                                                                       ; Lost fanout                                                                        ;
; receiver2:MDC[4].receiver_instX|cic:varcic_inst_Q1|comb_data[11][9]                                                                                                                        ; Lost fanout                                                                        ;
; receiver2:MDC[4].receiver_instX|cic:varcic_inst_Q1|comb_data[11][14]                                                                                                                       ; Lost fanout                                                                        ;
; receiver2:MDC[4].receiver_instX|cic:varcic_inst_Q1|comb_data[11][3]                                                                                                                        ; Lost fanout                                                                        ;
; receiver2:MDC[4].receiver_instX|cic:varcic_inst_Q1|comb_data[11][11]                                                                                                                       ; Lost fanout                                                                        ;
; receiver2:MDC[5].receiver_instX|cic:varcic_inst_I1|comb_data[11][4]                                                                                                                        ; Lost fanout                                                                        ;
; receiver2:MDC[5].receiver_instX|cic:varcic_inst_I1|comb_data[11][1]                                                                                                                        ; Lost fanout                                                                        ;
; receiver2:MDC[5].receiver_instX|cic:varcic_inst_I1|comb_data[11][6]                                                                                                                        ; Lost fanout                                                                        ;
; receiver2:MDC[5].receiver_instX|cic:varcic_inst_I1|comb_data[11][12]                                                                                                                       ; Lost fanout                                                                        ;
; receiver2:MDC[5].receiver_instX|cic:varcic_inst_I1|comb_data[11][9]                                                                                                                        ; Lost fanout                                                                        ;
; receiver2:MDC[5].receiver_instX|cic:varcic_inst_I1|comb_data[11][14]                                                                                                                       ; Lost fanout                                                                        ;
; receiver2:MDC[5].receiver_instX|cic:varcic_inst_I1|comb_data[11][3]                                                                                                                        ; Lost fanout                                                                        ;
; receiver2:MDC[5].receiver_instX|cic:varcic_inst_I1|comb_data[11][11]                                                                                                                       ; Lost fanout                                                                        ;
; receiver2:MDC[5].receiver_instX|cic:varcic_inst_Q1|comb_data[11][4]                                                                                                                        ; Lost fanout                                                                        ;
; receiver2:MDC[5].receiver_instX|cic:varcic_inst_Q1|comb_data[11][1]                                                                                                                        ; Lost fanout                                                                        ;
; receiver2:MDC[5].receiver_instX|cic:varcic_inst_Q1|comb_data[11][6]                                                                                                                        ; Lost fanout                                                                        ;
; receiver2:MDC[5].receiver_instX|cic:varcic_inst_Q1|comb_data[11][12]                                                                                                                       ; Lost fanout                                                                        ;
; receiver2:MDC[5].receiver_instX|cic:varcic_inst_Q1|comb_data[11][9]                                                                                                                        ; Lost fanout                                                                        ;
; receiver2:MDC[5].receiver_instX|cic:varcic_inst_Q1|comb_data[11][14]                                                                                                                       ; Lost fanout                                                                        ;
; receiver2:MDC[5].receiver_instX|cic:varcic_inst_Q1|comb_data[11][3]                                                                                                                        ; Lost fanout                                                                        ;
; receiver2:MDC[5].receiver_instX|cic:varcic_inst_Q1|comb_data[11][11]                                                                                                                       ; Lost fanout                                                                        ;
; receiver2:MDC[6].receiver_instX|cic:varcic_inst_I1|comb_data[11][4]                                                                                                                        ; Lost fanout                                                                        ;
; receiver2:MDC[6].receiver_instX|cic:varcic_inst_I1|comb_data[11][1]                                                                                                                        ; Lost fanout                                                                        ;
; receiver2:MDC[6].receiver_instX|cic:varcic_inst_I1|comb_data[11][6]                                                                                                                        ; Lost fanout                                                                        ;
; receiver2:MDC[6].receiver_instX|cic:varcic_inst_I1|comb_data[11][12]                                                                                                                       ; Lost fanout                                                                        ;
; receiver2:MDC[6].receiver_instX|cic:varcic_inst_I1|comb_data[11][9]                                                                                                                        ; Lost fanout                                                                        ;
; receiver2:MDC[6].receiver_instX|cic:varcic_inst_I1|comb_data[11][14]                                                                                                                       ; Lost fanout                                                                        ;
; receiver2:MDC[6].receiver_instX|cic:varcic_inst_I1|comb_data[11][3]                                                                                                                        ; Lost fanout                                                                        ;
; receiver2:MDC[6].receiver_instX|cic:varcic_inst_I1|comb_data[11][11]                                                                                                                       ; Lost fanout                                                                        ;
; receiver2:MDC[6].receiver_instX|cic:varcic_inst_Q1|comb_data[11][4]                                                                                                                        ; Lost fanout                                                                        ;
; receiver2:MDC[6].receiver_instX|cic:varcic_inst_Q1|comb_data[11][1]                                                                                                                        ; Lost fanout                                                                        ;
; receiver2:MDC[6].receiver_instX|cic:varcic_inst_Q1|comb_data[11][6]                                                                                                                        ; Lost fanout                                                                        ;
; receiver2:MDC[6].receiver_instX|cic:varcic_inst_Q1|comb_data[11][12]                                                                                                                       ; Lost fanout                                                                        ;
; receiver2:MDC[6].receiver_instX|cic:varcic_inst_Q1|comb_data[11][9]                                                                                                                        ; Lost fanout                                                                        ;
; receiver2:MDC[6].receiver_instX|cic:varcic_inst_Q1|comb_data[11][14]                                                                                                                       ; Lost fanout                                                                        ;
; receiver2:MDC[6].receiver_instX|cic:varcic_inst_Q1|comb_data[11][3]                                                                                                                        ; Lost fanout                                                                        ;
; receiver2:MDC[6].receiver_instX|cic:varcic_inst_Q1|comb_data[11][11]                                                                                                                       ; Lost fanout                                                                        ;
; receiver2:MDC[7].receiver_instX|cic:varcic_inst_I1|comb_data[11][4]                                                                                                                        ; Lost fanout                                                                        ;
; receiver2:MDC[7].receiver_instX|cic:varcic_inst_I1|comb_data[11][1]                                                                                                                        ; Lost fanout                                                                        ;
; receiver2:MDC[7].receiver_instX|cic:varcic_inst_I1|comb_data[11][6]                                                                                                                        ; Lost fanout                                                                        ;
; receiver2:MDC[7].receiver_instX|cic:varcic_inst_I1|comb_data[11][12]                                                                                                                       ; Lost fanout                                                                        ;
; receiver2:MDC[7].receiver_instX|cic:varcic_inst_I1|comb_data[11][9]                                                                                                                        ; Lost fanout                                                                        ;
; receiver2:MDC[7].receiver_instX|cic:varcic_inst_I1|comb_data[11][14]                                                                                                                       ; Lost fanout                                                                        ;
; receiver2:MDC[7].receiver_instX|cic:varcic_inst_I1|comb_data[11][3]                                                                                                                        ; Lost fanout                                                                        ;
; receiver2:MDC[7].receiver_instX|cic:varcic_inst_I1|comb_data[11][11]                                                                                                                       ; Lost fanout                                                                        ;
; receiver2:MDC[7].receiver_instX|cic:varcic_inst_Q1|comb_data[11][4]                                                                                                                        ; Lost fanout                                                                        ;
; receiver2:MDC[7].receiver_instX|cic:varcic_inst_Q1|comb_data[11][1]                                                                                                                        ; Lost fanout                                                                        ;
; receiver2:MDC[7].receiver_instX|cic:varcic_inst_Q1|comb_data[11][6]                                                                                                                        ; Lost fanout                                                                        ;
; receiver2:MDC[7].receiver_instX|cic:varcic_inst_Q1|comb_data[11][12]                                                                                                                       ; Lost fanout                                                                        ;
; receiver2:MDC[7].receiver_instX|cic:varcic_inst_Q1|comb_data[11][9]                                                                                                                        ; Lost fanout                                                                        ;
; receiver2:MDC[7].receiver_instX|cic:varcic_inst_Q1|comb_data[11][14]                                                                                                                       ; Lost fanout                                                                        ;
; receiver2:MDC[7].receiver_instX|cic:varcic_inst_Q1|comb_data[11][3]                                                                                                                        ; Lost fanout                                                                        ;
; receiver2:MDC[7].receiver_instX|cic:varcic_inst_Q1|comb_data[11][11]                                                                                                                       ; Lost fanout                                                                        ;
; Attenuator:Attenuator_ADC0|state[3]                                                                                                                                                        ; Stuck at GND due to stuck port clock_enable                                        ;
; Attenuator:Attenuator_ADC1|state[3]                                                                                                                                                        ; Stuck at GND due to stuck port clock_enable                                        ;
; sdr_send:sdr_send_inst|response_shift_reg[5]                                                                                                                                               ; Stuck at GND due to stuck port data_in                                             ;
; CicInterpM5:in2|x4[27..60]                                                                                                                                                                 ; Merged with CicInterpM5:in2|x4[61]                                                 ;
; CicInterpM5:in2|q4[27..60]                                                                                                                                                                 ; Merged with CicInterpM5:in2|q4[61]                                                 ;
; CicInterpM5:in2|dx4[27..60]                                                                                                                                                                ; Merged with CicInterpM5:in2|dx4[61]                                                ;
; CicInterpM5:in2|dq4[27..60]                                                                                                                                                                ; Merged with CicInterpM5:in2|dq4[61]                                                ;
; CicInterpM5:in2|q5[28..60]                                                                                                                                                                 ; Merged with CicInterpM5:in2|q5[61]                                                 ;
; CicInterpM5:in2|x5[28..60]                                                                                                                                                                 ; Merged with CicInterpM5:in2|x5[61]                                                 ;
; SPI:Alex_SPI_Tx|spi_state~2                                                                                                                                                                ; Lost fanout                                                                        ;
; SPI:Alex_SPI_Tx|spi_state~3                                                                                                                                                                ; Lost fanout                                                                        ;
; SPI:Alex_SPI_Tx|spi_state~4                                                                                                                                                                ; Lost fanout                                                                        ;
; CC_encoder:CC_encoder_inst|state~4                                                                                                                                                         ; Lost fanout                                                                        ;
; CC_encoder:CC_encoder_inst|state~5                                                                                                                                                         ; Lost fanout                                                                        ;
; Orion_ADC:ADC_SPI|ADC_state~2                                                                                                                                                              ; Lost fanout                                                                        ;
; Orion_ADC:ADC_SPI|ADC_state~3                                                                                                                                                              ; Lost fanout                                                                        ;
; profile:profile_CW|prof_state~7                                                                                                                                                            ; Lost fanout                                                                        ;
; profile:profile_CW|prof_state~8                                                                                                                                                            ; Lost fanout                                                                        ;
; profile:profile_CW|prof_state~10                                                                                                                                                           ; Lost fanout                                                                        ;
; profile:profile_sidetone|prof_state~7                                                                                                                                                      ; Lost fanout                                                                        ;
; profile:profile_sidetone|prof_state~8                                                                                                                                                      ; Lost fanout                                                                        ;
; profile:profile_sidetone|prof_state~10                                                                                                                                                     ; Lost fanout                                                                        ;
; iambic:iambic_inst|key_state~12                                                                                                                                                            ; Lost fanout                                                                        ;
; iambic:iambic_inst|key_state~13                                                                                                                                                            ; Lost fanout                                                                        ;
; iambic:iambic_inst|key_state~14                                                                                                                                                            ; Lost fanout                                                                        ;
; iambic:iambic_inst|key_state~15                                                                                                                                                            ; Lost fanout                                                                        ;
; iambic:iambic_inst|key_state~16                                                                                                                                                            ; Lost fanout                                                                        ;
; byte_to_48bits:IQ_byte_to_48bits_inst|byte_number~11                                                                                                                                       ; Lost fanout                                                                        ;
; byte_to_48bits:IQ_byte_to_48bits_inst|byte_number~12                                                                                                                                       ; Lost fanout                                                                        ;
; byte_to_48bits:IQ_byte_to_48bits_inst|byte_number~13                                                                                                                                       ; Lost fanout                                                                        ;
; byte_to_48bits:IQ_byte_to_48bits_inst|byte_number~15                                                                                                                                       ; Lost fanout                                                                        ;
; byte_to_48bits:IQ_byte_to_48bits_inst|byte_number~16                                                                                                                                       ; Lost fanout                                                                        ;
; byte_to_48bits:IQ_byte_to_48bits_inst|byte_number~17                                                                                                                                       ; Lost fanout                                                                        ;
; byte_to_48bits:IQ_byte_to_48bits_inst|byte_number~18                                                                                                                                       ; Lost fanout                                                                        ;
; byte_to_48bits:IQ_byte_to_48bits_inst|byte_number~19                                                                                                                                       ; Lost fanout                                                                        ;
; byte_to_48bits:IQ_byte_to_48bits_inst|byte_number~20                                                                                                                                       ; Lost fanout                                                                        ;
; byte_to_48bits:IQ_byte_to_48bits_inst|byte_number~21                                                                                                                                       ; Lost fanout                                                                        ;
; audio_I2S:audio_I2S_inst|state~6                                                                                                                                                           ; Lost fanout                                                                        ;
; audio_I2S:audio_I2S_inst|state~7                                                                                                                                                           ; Lost fanout                                                                        ;
; audio_I2S:audio_I2S_inst|state~8                                                                                                                                                           ; Lost fanout                                                                        ;
; audio_I2S:audio_I2S_inst|state~9                                                                                                                                                           ; Lost fanout                                                                        ;
; audio_I2S:audio_I2S_inst|state~10                                                                                                                                                          ; Lost fanout                                                                        ;
; audio_I2S:audio_I2S_inst|ramp_dir~4                                                                                                                                                        ; Lost fanout                                                                        ;
; audio_I2S:audio_I2S_inst|ramp_dir~5                                                                                                                                                        ; Lost fanout                                                                        ;
; byte_to_32bits:Audio_byte_to_32bits_inst|byte_number~9                                                                                                                                     ; Lost fanout                                                                        ;
; byte_to_32bits:Audio_byte_to_32bits_inst|byte_number~10                                                                                                                                    ; Lost fanout                                                                        ;
; byte_to_32bits:Audio_byte_to_32bits_inst|byte_number~11                                                                                                                                    ; Lost fanout                                                                        ;
; byte_to_32bits:Audio_byte_to_32bits_inst|byte_number~12                                                                                                                                    ; Lost fanout                                                                        ;
; byte_to_32bits:Audio_byte_to_32bits_inst|byte_number~13                                                                                                                                    ; Lost fanout                                                                        ;
; byte_to_32bits:Audio_byte_to_32bits_inst|byte_number~14                                                                                                                                    ; Lost fanout                                                                        ;
; byte_to_32bits:Audio_byte_to_32bits_inst|byte_number~15                                                                                                                                    ; Lost fanout                                                                        ;
; byte_to_32bits:Audio_byte_to_32bits_inst|byte_number~16                                                                                                                                    ; Lost fanout                                                                        ;
; byte_to_32bits:Audio_byte_to_32bits_inst|byte_number~17                                                                                                                                    ; Lost fanout                                                                        ;
; byte_to_32bits:Audio_byte_to_32bits_inst|byte_number~18                                                                                                                                    ; Lost fanout                                                                        ;
; byte_to_32bits:Audio_byte_to_32bits_inst|byte_number~19                                                                                                                                    ; Lost fanout                                                                        ;
; Rx_fifo_ctrl:p[7].Rx0_fifo_ctrl_inst|state~14                                                                                                                                              ; Lost fanout                                                                        ;
; Rx_fifo_ctrl:p[7].Rx0_fifo_ctrl_inst|state~15                                                                                                                                              ; Lost fanout                                                                        ;
; Rx_fifo_ctrl:p[7].Rx0_fifo_ctrl_inst|state~16                                                                                                                                              ; Lost fanout                                                                        ;
; Rx_fifo_ctrl:p[7].Rx0_fifo_ctrl_inst|state~17                                                                                                                                              ; Lost fanout                                                                        ;
; Rx_fifo_ctrl:p[6].Rx0_fifo_ctrl_inst|state~14                                                                                                                                              ; Lost fanout                                                                        ;
; Rx_fifo_ctrl:p[6].Rx0_fifo_ctrl_inst|state~15                                                                                                                                              ; Lost fanout                                                                        ;
; Rx_fifo_ctrl:p[6].Rx0_fifo_ctrl_inst|state~16                                                                                                                                              ; Lost fanout                                                                        ;
; Rx_fifo_ctrl:p[6].Rx0_fifo_ctrl_inst|state~17                                                                                                                                              ; Lost fanout                                                                        ;
; Rx_fifo_ctrl:p[5].Rx0_fifo_ctrl_inst|state~14                                                                                                                                              ; Lost fanout                                                                        ;
; Rx_fifo_ctrl:p[5].Rx0_fifo_ctrl_inst|state~15                                                                                                                                              ; Lost fanout                                                                        ;
; Rx_fifo_ctrl:p[5].Rx0_fifo_ctrl_inst|state~16                                                                                                                                              ; Lost fanout                                                                        ;
; Rx_fifo_ctrl:p[5].Rx0_fifo_ctrl_inst|state~17                                                                                                                                              ; Lost fanout                                                                        ;
; Rx_fifo_ctrl:p[4].Rx0_fifo_ctrl_inst|state~14                                                                                                                                              ; Lost fanout                                                                        ;
; Rx_fifo_ctrl:p[4].Rx0_fifo_ctrl_inst|state~15                                                                                                                                              ; Lost fanout                                                                        ;
; Rx_fifo_ctrl:p[4].Rx0_fifo_ctrl_inst|state~16                                                                                                                                              ; Lost fanout                                                                        ;
; Rx_fifo_ctrl:p[4].Rx0_fifo_ctrl_inst|state~17                                                                                                                                              ; Lost fanout                                                                        ;
; Rx_fifo_ctrl:p[3].Rx0_fifo_ctrl_inst|state~14                                                                                                                                              ; Lost fanout                                                                        ;
; Rx_fifo_ctrl:p[3].Rx0_fifo_ctrl_inst|state~15                                                                                                                                              ; Lost fanout                                                                        ;
; Rx_fifo_ctrl:p[3].Rx0_fifo_ctrl_inst|state~16                                                                                                                                              ; Lost fanout                                                                        ;
; Rx_fifo_ctrl:p[3].Rx0_fifo_ctrl_inst|state~17                                                                                                                                              ; Lost fanout                                                                        ;
; Rx_fifo_ctrl:p[2].Rx0_fifo_ctrl_inst|state~14                                                                                                                                              ; Lost fanout                                                                        ;
; Rx_fifo_ctrl:p[2].Rx0_fifo_ctrl_inst|state~15                                                                                                                                              ; Lost fanout                                                                        ;
; Rx_fifo_ctrl:p[2].Rx0_fifo_ctrl_inst|state~16                                                                                                                                              ; Lost fanout                                                                        ;
; Rx_fifo_ctrl:p[2].Rx0_fifo_ctrl_inst|state~17                                                                                                                                              ; Lost fanout                                                                        ;
; Rx_fifo_ctrl:Rx1_fifo_ctrl_inst|state~12                                                                                                                                                   ; Lost fanout                                                                        ;
; Rx_fifo_ctrl:Rx1_fifo_ctrl_inst|state~13                                                                                                                                                   ; Lost fanout                                                                        ;
; Rx_fifo_ctrl:Rx1_fifo_ctrl_inst|state~14                                                                                                                                                   ; Lost fanout                                                                        ;
; Rx_fifo_ctrl:Rx1_fifo_ctrl_inst|state~15                                                                                                                                                   ; Lost fanout                                                                        ;
; Rx_fifo_ctrl0:Rx0_fifo_ctrl_inst|state~17                                                                                                                                                  ; Lost fanout                                                                        ;
; Rx_fifo_ctrl0:Rx0_fifo_ctrl_inst|state~18                                                                                                                                                  ; Lost fanout                                                                        ;
; Rx_fifo_ctrl0:Rx0_fifo_ctrl_inst|state~19                                                                                                                                                  ; Lost fanout                                                                        ;
; Rx_fifo_ctrl0:Rx0_fifo_ctrl_inst|state~20                                                                                                                                                  ; Lost fanout                                                                        ;
; Rx_fifo_ctrl0:Rx0_fifo_ctrl_inst|state~21                                                                                                                                                  ; Lost fanout                                                                        ;
; TLV320_SPI:TLV|TLV~2                                                                                                                                                                       ; Lost fanout                                                                        ;
; TLV320_SPI:TLV|TLV~3                                                                                                                                                                       ; Lost fanout                                                                        ;
; TLV320_SPI:TLV|TLV~4                                                                                                                                                                       ; Lost fanout                                                                        ;
; TLV320_SPI:TLV|TLV~5                                                                                                                                                                       ; Lost fanout                                                                        ;
; sdr_receive:sdr_receive_inst|DISC_state~5                                                                                                                                                  ; Lost fanout                                                                        ;
; sdr_receive:sdr_receive_inst|DISC_state~6                                                                                                                                                  ; Lost fanout                                                                        ;
; sdr_receive:sdr_receive_inst|EPCS_state~5                                                                                                                                                  ; Lost fanout                                                                        ;
; sdr_receive:sdr_receive_inst|EPCS_state~6                                                                                                                                                  ; Lost fanout                                                                        ;
; sdr_receive:sdr_receive_inst|state~15                                                                                                                                                      ; Lost fanout                                                                        ;
; sdr_receive:sdr_receive_inst|state~22                                                                                                                                                      ; Lost fanout                                                                        ;
; sdr_receive:sdr_receive_inst|state~23                                                                                                                                                      ; Lost fanout                                                                        ;
; network:network_inst|tx_protocol~2                                                                                                                                                         ; Lost fanout                                                                        ;
; network:network_inst|tx_protocol~3                                                                                                                                                         ; Lost fanout                                                                        ;
; network:network_inst|dhcp:dhcp_inst|rx_state~7                                                                                                                                             ; Lost fanout                                                                        ;
; network:network_inst|dhcp:dhcp_inst|rx_state~8                                                                                                                                             ; Lost fanout                                                                        ;
; network:network_inst|dhcp:dhcp_inst|rx_state~9                                                                                                                                             ; Lost fanout                                                                        ;
; network:network_inst|dhcp:dhcp_inst|rx_state~10                                                                                                                                            ; Lost fanout                                                                        ;
; network:network_inst|dhcp:dhcp_inst|rx_state~11                                                                                                                                            ; Lost fanout                                                                        ;
; network:network_inst|dhcp:dhcp_inst|rx_state~12                                                                                                                                            ; Lost fanout                                                                        ;
; network:network_inst|dhcp:dhcp_inst|rx_state~13                                                                                                                                            ; Lost fanout                                                                        ;
; network:network_inst|dhcp:dhcp_inst|state~7                                                                                                                                                ; Lost fanout                                                                        ;
; network:network_inst|dhcp:dhcp_inst|state~9                                                                                                                                                ; Lost fanout                                                                        ;
; network:network_inst|dhcp:dhcp_inst|state~10                                                                                                                                               ; Lost fanout                                                                        ;
; network:network_inst|dhcp:dhcp_inst|state~11                                                                                                                                               ; Lost fanout                                                                        ;
; network:network_inst|dhcp:dhcp_inst|state~12                                                                                                                                               ; Lost fanout                                                                        ;
; network:network_inst|dhcp:dhcp_inst|state~13                                                                                                                                               ; Lost fanout                                                                        ;
; network:network_inst|dhcp:dhcp_inst|state~14                                                                                                                                               ; Lost fanout                                                                        ;
; network:network_inst|dhcp:dhcp_inst|state~15                                                                                                                                               ; Lost fanout                                                                        ;
; network:network_inst|icmp:icmp_inst|state~8                                                                                                                                                ; Lost fanout                                                                        ;
; network:network_inst|icmp:icmp_inst|state~9                                                                                                                                                ; Lost fanout                                                                        ;
; network:network_inst|icmp:icmp_inst|state~10                                                                                                                                               ; Lost fanout                                                                        ;
; network:network_inst|icmp:icmp_inst|state~11                                                                                                                                               ; Lost fanout                                                                        ;
; network:network_inst|icmp:icmp_inst|state~12                                                                                                                                               ; Lost fanout                                                                        ;
; network:network_inst|icmp:icmp_inst|state~13                                                                                                                                               ; Lost fanout                                                                        ;
; network:network_inst|udp_recv:udp_recv_inst|state~6                                                                                                                                        ; Lost fanout                                                                        ;
; network:network_inst|udp_recv:udp_recv_inst|state~7                                                                                                                                        ; Lost fanout                                                                        ;
; network:network_inst|udp_recv:udp_recv_inst|state~8                                                                                                                                        ; Lost fanout                                                                        ;
; network:network_inst|udp_recv:udp_recv_inst|state~9                                                                                                                                        ; Lost fanout                                                                        ;
; profile:profile_sidetone|prof_state.0011                                                                                                                                                   ; Merged with profile:profile_sidetone|prof_state.0001                               ;
; profile:profile_sidetone|prof_state.0001                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                             ;
; cpl_cordic:cordic_inst|Y[0][4]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                             ;
; cpl_cordic:cordic_inst|X[0][4]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                             ;
; cpl_cordic:cordic_inst|X[1][3]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                             ;
; cpl_cordic:cordic_inst|Y[1][3]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                             ;
; cpl_cordic:cordic_inst|X[2][0]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                             ;
; cpl_cordic:cordic_inst|Y[2][0]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                             ;
; receiver2:MDC[2].receiver_instX|cordic:cordic_inst|Y[2][0]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                             ;
; receiver2:MDC[2].receiver_instX|cordic:cordic_inst|X[2][0]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                             ;
; receiver2:receiver_inst1|cordic:cordic_inst|Y[2][0]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                             ;
; receiver2:receiver_inst1|cordic:cordic_inst|X[2][0]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                             ;
; receiver2:receiver_inst0|cordic:cordic_inst|Y[2][0]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                             ;
; receiver2:receiver_inst0|cordic:cordic_inst|X[2][0]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                             ;
; receiver2:MDC[3].receiver_instX|cordic:cordic_inst|Y[2][0]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                             ;
; receiver2:MDC[3].receiver_instX|cordic:cordic_inst|X[2][0]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                             ;
; receiver2:MDC[5].receiver_instX|cordic:cordic_inst|Y[2][0]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                             ;
; receiver2:MDC[5].receiver_instX|cordic:cordic_inst|X[2][0]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                             ;
; receiver2:MDC[6].receiver_instX|cordic:cordic_inst|Y[2][0]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                             ;
; receiver2:MDC[6].receiver_instX|cordic:cordic_inst|X[2][0]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                             ;
; receiver2:MDC[4].receiver_instX|cordic:cordic_inst|Y[2][0]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                             ;
; receiver2:MDC[4].receiver_instX|cordic:cordic_inst|X[2][0]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                             ;
; receiver2:MDC[7].receiver_instX|cordic:cordic_inst|Y[2][0]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                             ;
; receiver2:MDC[7].receiver_instX|cordic:cordic_inst|X[2][0]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                             ;
; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_smm2:ASMI_altasmi_parallel_smm2_component|wrstat_dreg[0..7]                                                              ; Lost fanout                                                                        ;
; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_smm2:ASMI_altasmi_parallel_smm2_component|a_graycounter:spstage_cntr|a_graycounter_8vg:auto_generated|dffe1              ; Lost fanout                                                                        ;
; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_smm2:ASMI_altasmi_parallel_smm2_component|a_graycounter:spstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[0,1]        ; Stuck at GND due to stuck port data_in                                             ;
; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_smm2:ASMI_altasmi_parallel_smm2_component|streg_datain_reg                                                               ; Stuck at GND due to stuck port data_in                                             ;
; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_smm2:ASMI_altasmi_parallel_smm2_component|clr_secprot_reg                                                                ; Stuck at GND due to stuck port data_in                                             ;
; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_smm2:ASMI_altasmi_parallel_smm2_component|clr_secprot_reg1                                                               ; Stuck at GND due to stuck port data_in                                             ;
; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_smm2:ASMI_altasmi_parallel_smm2_component|start_sppoll_reg                                                               ; Stuck at GND due to stuck port data_in                                             ;
; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_smm2:ASMI_altasmi_parallel_smm2_component|start_sppoll_reg2                                                              ; Stuck at GND due to stuck port data_in                                             ;
; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_smm2:ASMI_altasmi_parallel_smm2_component|a_graycounter:read_flag_status_cntr|a_graycounter_9vg:auto_generated|dffe1     ; Stuck at GND due to stuck port clock_enable                                        ;
; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_smm2:ASMI_altasmi_parallel_smm2_component|a_graycounter:read_flag_status_cntr|a_graycounter_9vg:auto_generated|dffe2a[0] ; Lost fanout                                                                        ;
; profile:profile_sidetone|timer[0..15]                                                                                                                                                      ; Lost fanout                                                                        ;
; sdr_send:sdr_send_inst|response_shift_reg[13]                                                                                                                                              ; Stuck at GND due to stuck port data_in                                             ;
; TLV320_SPI:TLV|load[3]                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                             ;
; receiver2:MDC[5].receiver_instX|cic:varcic_inst_I1|comb_data[11][18]                                                                                                                       ; Lost fanout                                                                        ;
; receiver2:MDC[5].receiver_instX|cic:varcic_inst_I1|comb_data[11][24]                                                                                                                       ; Lost fanout                                                                        ;
; receiver2:MDC[6].receiver_instX|cic:varcic_inst_I1|comb_data[11][18]                                                                                                                       ; Lost fanout                                                                        ;
; receiver2:MDC[6].receiver_instX|cic:varcic_inst_I1|comb_data[11][24]                                                                                                                       ; Lost fanout                                                                        ;
; receiver2:MDC[4].receiver_instX|cic:varcic_inst_I1|comb_data[11][18]                                                                                                                       ; Lost fanout                                                                        ;
; receiver2:MDC[4].receiver_instX|cic:varcic_inst_I1|comb_data[11][24]                                                                                                                       ; Lost fanout                                                                        ;
; receiver2:MDC[7].receiver_instX|cic:varcic_inst_I1|comb_data[11][18]                                                                                                                       ; Lost fanout                                                                        ;
; receiver2:MDC[7].receiver_instX|cic:varcic_inst_I1|comb_data[11][24]                                                                                                                       ; Lost fanout                                                                        ;
; receiver2:MDC[2].receiver_instX|cic:varcic_inst_I1|comb_data[11][18]                                                                                                                       ; Lost fanout                                                                        ;
; receiver2:MDC[2].receiver_instX|cic:varcic_inst_I1|comb_data[11][24]                                                                                                                       ; Lost fanout                                                                        ;
; receiver2:receiver_inst1|cic:varcic_inst_I1|comb_data[11][18]                                                                                                                              ; Lost fanout                                                                        ;
; receiver2:receiver_inst1|cic:varcic_inst_I1|comb_data[11][24]                                                                                                                              ; Lost fanout                                                                        ;
; receiver2:receiver_inst0|cic:varcic_inst_I1|comb_data[11][18]                                                                                                                              ; Lost fanout                                                                        ;
; receiver2:receiver_inst0|cic:varcic_inst_I1|comb_data[11][24]                                                                                                                              ; Lost fanout                                                                        ;
; receiver2:MDC[3].receiver_instX|cic:varcic_inst_I1|comb_data[11][18]                                                                                                                       ; Lost fanout                                                                        ;
; receiver2:MDC[3].receiver_instX|cic:varcic_inst_I1|comb_data[11][24]                                                                                                                       ; Lost fanout                                                                        ;
; receiver2:MDC[6].receiver_instX|cic:varcic_inst_I1|comb_data[11][10]                                                                                                                       ; Lost fanout                                                                        ;
; receiver2:MDC[7].receiver_instX|cic:varcic_inst_I1|comb_data[11][10]                                                                                                                       ; Lost fanout                                                                        ;
; Total Number of Removed Registers = 2955                                                                                                                                                   ;                                                                                    ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                     ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CC_encoder:CC_encoder_inst|temp[55][5]                                                                                                                                            ; Stuck at GND              ; CC_encoder:CC_encoder_inst|memory[55][5],                                                                                                                                                  ;
;                                                                                                                                                                                   ; due to stuck port data_in ; CC_encoder:CC_encoder_inst|CC_data[55][5],                                                                                                                                                 ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|previous[1][7],                                                                                                                                                 ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|previous[1][6],                                                                                                                                                 ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|previous[1][5],                                                                                                                                                 ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|previous[0][3],                                                                                                                                                 ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|previous[0][5],                                                                                                                                                 ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|previous[0][6],                                                                                                                                                 ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|previous[0][7],                                                                                                                                                 ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[53][4],                                                                                                                                                 ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[53][5],                                                                                                                                                 ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[53][6],                                                                                                                                                 ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[53][7],                                                                                                                                                 ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[51][4],                                                                                                                                                 ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[51][5],                                                                                                                                                 ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[51][6],                                                                                                                                                 ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[51][7],                                                                                                                                                 ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[50][0],                                                                                                                                                 ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[50][1],                                                                                                                                                 ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[50][2],                                                                                                                                                 ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[50][3],                                                                                                                                                 ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[50][4],                                                                                                                                                 ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[50][5],                                                                                                                                                 ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[50][6],                                                                                                                                                 ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[50][7],                                                                                                                                                 ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[49][0],                                                                                                                                                 ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[49][1],                                                                                                                                                 ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[49][2],                                                                                                                                                 ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[49][3],                                                                                                                                                 ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[49][4],                                                                                                                                                 ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[49][5],                                                                                                                                                 ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[49][6],                                                                                                                                                 ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[49][7],                                                                                                                                                 ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[48][0],                                                                                                                                                 ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[48][1],                                                                                                                                                 ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[48][2],                                                                                                                                                 ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[48][3],                                                                                                                                                 ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[48][4],                                                                                                                                                 ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[48][5],                                                                                                                                                 ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[48][6],                                                                                                                                                 ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[48][7],                                                                                                                                                 ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[47][0],                                                                                                                                                 ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[47][1],                                                                                                                                                 ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[47][2],                                                                                                                                                 ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[47][3],                                                                                                                                                 ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[47][4],                                                                                                                                                 ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[47][5],                                                                                                                                                 ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[47][6],                                                                                                                                                 ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[47][7],                                                                                                                                                 ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[45][4],                                                                                                                                                 ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[45][5],                                                                                                                                                 ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[45][6],                                                                                                                                                 ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[45][7],                                                                                                                                                 ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[44][0],                                                                                                                                                 ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[44][1],                                                                                                                                                 ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[44][2],                                                                                                                                                 ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[44][3],                                                                                                                                                 ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[44][4],                                                                                                                                                 ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[44][5],                                                                                                                                                 ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[44][6],                                                                                                                                                 ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[44][7],                                                                                                                                                 ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[43][0],                                                                                                                                                 ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[43][1],                                                                                                                                                 ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[43][2],                                                                                                                                                 ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[43][3],                                                                                                                                                 ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[43][4],                                                                                                                                                 ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[43][5],                                                                                                                                                 ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[43][6],                                                                                                                                                 ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[43][7],                                                                                                                                                 ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[42][0],                                                                                                                                                 ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[42][1],                                                                                                                                                 ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[42][2],                                                                                                                                                 ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[42][3],                                                                                                                                                 ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[42][4],                                                                                                                                                 ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[42][5],                                                                                                                                                 ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[42][6],                                                                                                                                                 ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[42][7],                                                                                                                                                 ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[41][0],                                                                                                                                                 ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[41][1],                                                                                                                                                 ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[41][2],                                                                                                                                                 ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[41][3],                                                                                                                                                 ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[41][4],                                                                                                                                                 ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[41][5],                                                                                                                                                 ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[41][6],                                                                                                                                                 ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[41][7],                                                                                                                                                 ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[40][0],                                                                                                                                                 ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[40][1],                                                                                                                                                 ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[40][2],                                                                                                                                                 ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[40][3],                                                                                                                                                 ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[40][4],                                                                                                                                                 ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[40][5],                                                                                                                                                 ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[40][6],                                                                                                                                                 ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[40][7],                                                                                                                                                 ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[39][0],                                                                                                                                                 ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[39][1],                                                                                                                                                 ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[39][2],                                                                                                                                                 ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[39][3],                                                                                                                                                 ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[39][4],                                                                                                                                                 ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[39][5],                                                                                                                                                 ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[39][6],                                                                                                                                                 ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[39][7],                                                                                                                                                 ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[38][0],                                                                                                                                                 ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[38][1],                                                                                                                                                 ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[38][2],                                                                                                                                                 ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[38][3],                                                                                                                                                 ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[38][4],                                                                                                                                                 ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[38][5],                                                                                                                                                 ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[38][6],                                                                                                                                                 ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[38][7],                                                                                                                                                 ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[37][0],                                                                                                                                                 ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[37][1],                                                                                                                                                 ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[37][2],                                                                                                                                                 ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[37][3],                                                                                                                                                 ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[37][4],                                                                                                                                                 ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[37][5],                                                                                                                                                 ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[37][6],                                                                                                                                                 ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[37][7],                                                                                                                                                 ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[36][0],                                                                                                                                                 ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[36][1],                                                                                                                                                 ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[36][2],                                                                                                                                                 ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[36][3],                                                                                                                                                 ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[36][4],                                                                                                                                                 ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[36][5],                                                                                                                                                 ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[36][6],                                                                                                                                                 ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[36][7],                                                                                                                                                 ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[35][0],                                                                                                                                                 ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[35][1],                                                                                                                                                 ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[35][2],                                                                                                                                                 ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[35][3],                                                                                                                                                 ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[35][4],                                                                                                                                                 ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[35][5],                                                                                                                                                 ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[35][6],                                                                                                                                                 ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[35][7],                                                                                                                                                 ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[34][0],                                                                                                                                                 ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[34][1],                                                                                                                                                 ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[34][2],                                                                                                                                                 ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[34][3],                                                                                                                                                 ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[34][4],                                                                                                                                                 ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[34][5],                                                                                                                                                 ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[34][6],                                                                                                                                                 ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[34][7],                                                                                                                                                 ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[33][0],                                                                                                                                                 ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[33][1],                                                                                                                                                 ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[33][2],                                                                                                                                                 ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[33][3],                                                                                                                                                 ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[33][4],                                                                                                                                                 ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[33][5],                                                                                                                                                 ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[33][6],                                                                                                                                                 ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[33][7],                                                                                                                                                 ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[32][0],                                                                                                                                                 ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[32][1],                                                                                                                                                 ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[32][2],                                                                                                                                                 ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[32][3],                                                                                                                                                 ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[32][4],                                                                                                                                                 ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[32][5],                                                                                                                                                 ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[32][6],                                                                                                                                                 ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[32][7],                                                                                                                                                 ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[27][0],                                                                                                                                                 ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[27][1],                                                                                                                                                 ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[27][2],                                                                                                                                                 ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[27][3],                                                                                                                                                 ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[27][4],                                                                                                                                                 ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[27][5],                                                                                                                                                 ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[27][6],                                                                                                                                                 ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[27][7],                                                                                                                                                 ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[26][0],                                                                                                                                                 ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[26][1],                                                                                                                                                 ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[26][2],                                                                                                                                                 ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[26][3],                                                                                                                                                 ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[26][4],                                                                                                                                                 ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[26][5],                                                                                                                                                 ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[26][6],                                                                                                                                                 ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[26][7],                                                                                                                                                 ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[25][0],                                                                                                                                                 ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[25][1],                                                                                                                                                 ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[25][2],                                                                                                                                                 ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[25][3],                                                                                                                                                 ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[25][4],                                                                                                                                                 ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[25][5],                                                                                                                                                 ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[25][6],                                                                                                                                                 ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[25][7],                                                                                                                                                 ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[24][0],                                                                                                                                                 ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[24][1],                                                                                                                                                 ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[24][2],                                                                                                                                                 ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[24][3],                                                                                                                                                 ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[24][4],                                                                                                                                                 ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[24][5],                                                                                                                                                 ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[24][6],                                                                                                                                                 ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[24][7],                                                                                                                                                 ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[23][0],                                                                                                                                                 ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[23][1],                                                                                                                                                 ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[23][2],                                                                                                                                                 ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[23][3],                                                                                                                                                 ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[23][4],                                                                                                                                                 ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[23][5],                                                                                                                                                 ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[23][6],                                                                                                                                                 ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[23][7],                                                                                                                                                 ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[22][0],                                                                                                                                                 ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[22][1],                                                                                                                                                 ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[22][2],                                                                                                                                                 ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[22][3],                                                                                                                                                 ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[22][4],                                                                                                                                                 ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[22][5],                                                                                                                                                 ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[22][6],                                                                                                                                                 ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[22][7],                                                                                                                                                 ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[21][0],                                                                                                                                                 ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[21][1],                                                                                                                                                 ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[21][2],                                                                                                                                                 ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[21][3],                                                                                                                                                 ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[21][4],                                                                                                                                                 ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[21][5],                                                                                                                                                 ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[21][6],                                                                                                                                                 ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[21][7],                                                                                                                                                 ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[20][0],                                                                                                                                                 ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[20][1],                                                                                                                                                 ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[20][2],                                                                                                                                                 ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[20][3],                                                                                                                                                 ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[20][4],                                                                                                                                                 ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[20][5],                                                                                                                                                 ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[20][6],                                                                                                                                                 ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[20][7],                                                                                                                                                 ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[18][4],                                                                                                                                                 ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[18][5],                                                                                                                                                 ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[18][6],                                                                                                                                                 ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[18][7],                                                                                                                                                 ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[17][0],                                                                                                                                                 ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[17][1],                                                                                                                                                 ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[17][2],                                                                                                                                                 ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[17][3],                                                                                                                                                 ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[17][4],                                                                                                                                                 ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[17][5],                                                                                                                                                 ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[17][6],                                                                                                                                                 ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[17][7],                                                                                                                                                 ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[16][0],                                                                                                                                                 ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[16][1],                                                                                                                                                 ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[16][2],                                                                                                                                                 ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[16][3],                                                                                                                                                 ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[16][4],                                                                                                                                                 ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[16][5],                                                                                                                                                 ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[16][6],                                                                                                                                                 ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[16][7],                                                                                                                                                 ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[15][0],                                                                                                                                                 ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[15][1],                                                                                                                                                 ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[15][2],                                                                                                                                                 ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[15][3],                                                                                                                                                 ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[15][4],                                                                                                                                                 ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[15][5],                                                                                                                                                 ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[15][6],                                                                                                                                                 ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[15][7],                                                                                                                                                 ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[14][0],                                                                                                                                                 ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[14][1],                                                                                                                                                 ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[14][2],                                                                                                                                                 ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[14][3],                                                                                                                                                 ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[14][4],                                                                                                                                                 ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[14][5],                                                                                                                                                 ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[14][6],                                                                                                                                                 ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[14][7],                                                                                                                                                 ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[13][0],                                                                                                                                                 ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[13][1],                                                                                                                                                 ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[13][2],                                                                                                                                                 ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[13][3],                                                                                                                                                 ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[13][4],                                                                                                                                                 ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[13][5],                                                                                                                                                 ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[13][6],                                                                                                                                                 ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[13][7],                                                                                                                                                 ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[12][0],                                                                                                                                                 ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[12][1],                                                                                                                                                 ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[12][2],                                                                                                                                                 ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[12][3],                                                                                                                                                 ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[12][4],                                                                                                                                                 ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[12][5],                                                                                                                                                 ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[12][6],                                                                                                                                                 ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[12][7],                                                                                                                                                 ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[10][4],                                                                                                                                                 ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[10][5],                                                                                                                                                 ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[10][6],                                                                                                                                                 ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[10][7],                                                                                                                                                 ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[9][0], CC_encoder:CC_encoder_inst|CC_data[9][1],                                                                                                        ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[9][2], CC_encoder:CC_encoder_inst|CC_data[9][3],                                                                                                        ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[9][4], CC_encoder:CC_encoder_inst|CC_data[9][5],                                                                                                        ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[9][6], CC_encoder:CC_encoder_inst|CC_data[9][7],                                                                                                        ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[8][0], CC_encoder:CC_encoder_inst|CC_data[8][1],                                                                                                        ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[8][2], CC_encoder:CC_encoder_inst|CC_data[8][3],                                                                                                        ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[8][4], CC_encoder:CC_encoder_inst|CC_data[8][5],                                                                                                        ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[8][6], CC_encoder:CC_encoder_inst|CC_data[8][7],                                                                                                        ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[7][0], CC_encoder:CC_encoder_inst|CC_data[7][1],                                                                                                        ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[7][2], CC_encoder:CC_encoder_inst|CC_data[7][3],                                                                                                        ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[7][4], CC_encoder:CC_encoder_inst|CC_data[7][5],                                                                                                        ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[7][6], CC_encoder:CC_encoder_inst|CC_data[7][7],                                                                                                        ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[6][0], CC_encoder:CC_encoder_inst|CC_data[6][1],                                                                                                        ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[6][2], CC_encoder:CC_encoder_inst|CC_data[6][3],                                                                                                        ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[6][4], CC_encoder:CC_encoder_inst|CC_data[6][5],                                                                                                        ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[6][6], CC_encoder:CC_encoder_inst|CC_data[6][7],                                                                                                        ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[5][0], CC_encoder:CC_encoder_inst|CC_data[5][1],                                                                                                        ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[5][2], CC_encoder:CC_encoder_inst|CC_data[5][3],                                                                                                        ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[5][4], CC_encoder:CC_encoder_inst|CC_data[5][5],                                                                                                        ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[5][6], CC_encoder:CC_encoder_inst|CC_data[5][7],                                                                                                        ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[4][0], CC_encoder:CC_encoder_inst|CC_data[4][1],                                                                                                        ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[4][2], CC_encoder:CC_encoder_inst|CC_data[4][3],                                                                                                        ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[4][4], CC_encoder:CC_encoder_inst|CC_data[4][5],                                                                                                        ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[4][6], CC_encoder:CC_encoder_inst|CC_data[4][7],                                                                                                        ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[2][4], CC_encoder:CC_encoder_inst|CC_data[2][5],                                                                                                        ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[2][6], CC_encoder:CC_encoder_inst|CC_data[2][7],                                                                                                        ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[1][2], CC_encoder:CC_encoder_inst|CC_data[1][3],                                                                                                        ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[1][4], CC_encoder:CC_encoder_inst|CC_data[1][5],                                                                                                        ;
;                                                                                                                                                                                   ;                           ; CC_encoder:CC_encoder_inst|CC_data[1][6], CC_encoder:CC_encoder_inst|CC_data[1][7]                                                                                                         ;
; profile:profile_sidetone|prof_state.0001                                                                                                                                          ; Stuck at GND              ; profile:profile_sidetone|timer[0], profile:profile_sidetone|timer[1],                                                                                                                      ;
;                                                                                                                                                                                   ; due to stuck port data_in ; profile:profile_sidetone|timer[2], profile:profile_sidetone|timer[3],                                                                                                                      ;
;                                                                                                                                                                                   ;                           ; profile:profile_sidetone|timer[4], profile:profile_sidetone|timer[5],                                                                                                                      ;
;                                                                                                                                                                                   ;                           ; profile:profile_sidetone|timer[6], profile:profile_sidetone|timer[7],                                                                                                                      ;
;                                                                                                                                                                                   ;                           ; profile:profile_sidetone|timer[8], profile:profile_sidetone|timer[9],                                                                                                                      ;
;                                                                                                                                                                                   ;                           ; profile:profile_sidetone|timer[10], profile:profile_sidetone|timer[11],                                                                                                                    ;
;                                                                                                                                                                                   ;                           ; profile:profile_sidetone|timer[12], profile:profile_sidetone|timer[13],                                                                                                                    ;
;                                                                                                                                                                                   ;                           ; profile:profile_sidetone|timer[14], profile:profile_sidetone|timer[15]                                                                                                                     ;
; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_smm2:ASMI_altasmi_parallel_smm2_component|read_reg                                                              ; Stuck at GND              ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_smm2:ASMI_altasmi_parallel_smm2_component|dvalid_reg,                                                                    ;
;                                                                                                                                                                                   ; due to stuck port data_in ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_smm2:ASMI_altasmi_parallel_smm2_component|dvalid_reg2,                                                                   ;
;                                                                                                                                                                                   ;                           ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_smm2:ASMI_altasmi_parallel_smm2_component|end_rbyte_reg,                                                                 ;
;                                                                                                                                                                                   ;                           ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_smm2:ASMI_altasmi_parallel_smm2_component|end_read_reg,                                                                  ;
;                                                                                                                                                                                   ;                           ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_smm2:ASMI_altasmi_parallel_smm2_component|addr_reg[0],                                                                   ;
;                                                                                                                                                                                   ;                           ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_smm2:ASMI_altasmi_parallel_smm2_component|addr_reg[1],                                                                   ;
;                                                                                                                                                                                   ;                           ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_smm2:ASMI_altasmi_parallel_smm2_component|addr_reg[2],                                                                   ;
;                                                                                                                                                                                   ;                           ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_smm2:ASMI_altasmi_parallel_smm2_component|addr_reg[3],                                                                   ;
;                                                                                                                                                                                   ;                           ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_smm2:ASMI_altasmi_parallel_smm2_component|addr_reg[4],                                                                   ;
;                                                                                                                                                                                   ;                           ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_smm2:ASMI_altasmi_parallel_smm2_component|addr_reg[5],                                                                   ;
;                                                                                                                                                                                   ;                           ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_smm2:ASMI_altasmi_parallel_smm2_component|addr_reg[6],                                                                   ;
;                                                                                                                                                                                   ;                           ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_smm2:ASMI_altasmi_parallel_smm2_component|addr_reg[7]                                                                    ;
; receiver2:MDC[6].receiver_instX|cordic:cordic_inst|X[0][0]                                                                                                                        ; Stuck at GND              ; receiver2:MDC[6].receiver_instX|cordic:cordic_inst|X[1][3],                                                                                                                                ;
;                                                                                                                                                                                   ; due to stuck port data_in ; receiver2:MDC[6].receiver_instX|cordic:cordic_inst|X[1][2],                                                                                                                                ;
;                                                                                                                                                                                   ;                           ; receiver2:MDC[6].receiver_instX|cordic:cordic_inst|X[1][1],                                                                                                                                ;
;                                                                                                                                                                                   ;                           ; receiver2:MDC[6].receiver_instX|cordic:cordic_inst|X[1][0],                                                                                                                                ;
;                                                                                                                                                                                   ;                           ; receiver2:MDC[6].receiver_instX|cordic:cordic_inst|Y[1][3],                                                                                                                                ;
;                                                                                                                                                                                   ;                           ; receiver2:MDC[6].receiver_instX|cordic:cordic_inst|Y[1][2],                                                                                                                                ;
;                                                                                                                                                                                   ;                           ; receiver2:MDC[6].receiver_instX|cordic:cordic_inst|Y[1][1],                                                                                                                                ;
;                                                                                                                                                                                   ;                           ; receiver2:MDC[6].receiver_instX|cordic:cordic_inst|Y[1][0],                                                                                                                                ;
;                                                                                                                                                                                   ;                           ; receiver2:MDC[6].receiver_instX|cordic:cordic_inst|Y[2][0],                                                                                                                                ;
;                                                                                                                                                                                   ;                           ; receiver2:MDC[6].receiver_instX|cordic:cordic_inst|X[2][0]                                                                                                                                 ;
; receiver2:receiver_inst1|cordic:cordic_inst|X[0][0]                                                                                                                               ; Stuck at GND              ; receiver2:receiver_inst1|cordic:cordic_inst|X[1][3],                                                                                                                                       ;
;                                                                                                                                                                                   ; due to stuck port data_in ; receiver2:receiver_inst1|cordic:cordic_inst|X[1][2],                                                                                                                                       ;
;                                                                                                                                                                                   ;                           ; receiver2:receiver_inst1|cordic:cordic_inst|X[1][1],                                                                                                                                       ;
;                                                                                                                                                                                   ;                           ; receiver2:receiver_inst1|cordic:cordic_inst|X[1][0],                                                                                                                                       ;
;                                                                                                                                                                                   ;                           ; receiver2:receiver_inst1|cordic:cordic_inst|Y[1][3],                                                                                                                                       ;
;                                                                                                                                                                                   ;                           ; receiver2:receiver_inst1|cordic:cordic_inst|Y[1][2],                                                                                                                                       ;
;                                                                                                                                                                                   ;                           ; receiver2:receiver_inst1|cordic:cordic_inst|Y[1][1],                                                                                                                                       ;
;                                                                                                                                                                                   ;                           ; receiver2:receiver_inst1|cordic:cordic_inst|Y[1][0],                                                                                                                                       ;
;                                                                                                                                                                                   ;                           ; receiver2:receiver_inst1|cordic:cordic_inst|Y[2][0],                                                                                                                                       ;
;                                                                                                                                                                                   ;                           ; receiver2:receiver_inst1|cordic:cordic_inst|X[2][0]                                                                                                                                        ;
; receiver2:receiver_inst0|cordic:cordic_inst|X[0][0]                                                                                                                               ; Stuck at GND              ; receiver2:receiver_inst0|cordic:cordic_inst|X[1][3],                                                                                                                                       ;
;                                                                                                                                                                                   ; due to stuck port data_in ; receiver2:receiver_inst0|cordic:cordic_inst|X[1][2],                                                                                                                                       ;
;                                                                                                                                                                                   ;                           ; receiver2:receiver_inst0|cordic:cordic_inst|X[1][1],                                                                                                                                       ;
;                                                                                                                                                                                   ;                           ; receiver2:receiver_inst0|cordic:cordic_inst|X[1][0],                                                                                                                                       ;
;                                                                                                                                                                                   ;                           ; receiver2:receiver_inst0|cordic:cordic_inst|Y[1][3],                                                                                                                                       ;
;                                                                                                                                                                                   ;                           ; receiver2:receiver_inst0|cordic:cordic_inst|Y[1][2],                                                                                                                                       ;
;                                                                                                                                                                                   ;                           ; receiver2:receiver_inst0|cordic:cordic_inst|Y[1][1],                                                                                                                                       ;
;                                                                                                                                                                                   ;                           ; receiver2:receiver_inst0|cordic:cordic_inst|Y[1][0],                                                                                                                                       ;
;                                                                                                                                                                                   ;                           ; receiver2:receiver_inst0|cordic:cordic_inst|Y[2][0],                                                                                                                                       ;
;                                                                                                                                                                                   ;                           ; receiver2:receiver_inst0|cordic:cordic_inst|X[2][0]                                                                                                                                        ;
; receiver2:MDC[7].receiver_instX|cordic:cordic_inst|X[0][0]                                                                                                                        ; Stuck at GND              ; receiver2:MDC[7].receiver_instX|cordic:cordic_inst|X[1][3],                                                                                                                                ;
;                                                                                                                                                                                   ; due to stuck port data_in ; receiver2:MDC[7].receiver_instX|cordic:cordic_inst|X[1][2],                                                                                                                                ;
;                                                                                                                                                                                   ;                           ; receiver2:MDC[7].receiver_instX|cordic:cordic_inst|X[1][1],                                                                                                                                ;
;                                                                                                                                                                                   ;                           ; receiver2:MDC[7].receiver_instX|cordic:cordic_inst|X[1][0],                                                                                                                                ;
;                                                                                                                                                                                   ;                           ; receiver2:MDC[7].receiver_instX|cordic:cordic_inst|Y[1][3],                                                                                                                                ;
;                                                                                                                                                                                   ;                           ; receiver2:MDC[7].receiver_instX|cordic:cordic_inst|Y[1][2],                                                                                                                                ;
;                                                                                                                                                                                   ;                           ; receiver2:MDC[7].receiver_instX|cordic:cordic_inst|Y[1][1],                                                                                                                                ;
;                                                                                                                                                                                   ;                           ; receiver2:MDC[7].receiver_instX|cordic:cordic_inst|Y[1][0],                                                                                                                                ;
;                                                                                                                                                                                   ;                           ; receiver2:MDC[7].receiver_instX|cordic:cordic_inst|Y[2][0],                                                                                                                                ;
;                                                                                                                                                                                   ;                           ; receiver2:MDC[7].receiver_instX|cordic:cordic_inst|X[2][0]                                                                                                                                 ;
; receiver2:MDC[5].receiver_instX|cordic:cordic_inst|X[0][0]                                                                                                                        ; Stuck at GND              ; receiver2:MDC[5].receiver_instX|cordic:cordic_inst|X[1][3],                                                                                                                                ;
;                                                                                                                                                                                   ; due to stuck port data_in ; receiver2:MDC[5].receiver_instX|cordic:cordic_inst|X[1][2],                                                                                                                                ;
;                                                                                                                                                                                   ;                           ; receiver2:MDC[5].receiver_instX|cordic:cordic_inst|X[1][1],                                                                                                                                ;
;                                                                                                                                                                                   ;                           ; receiver2:MDC[5].receiver_instX|cordic:cordic_inst|X[1][0],                                                                                                                                ;
;                                                                                                                                                                                   ;                           ; receiver2:MDC[5].receiver_instX|cordic:cordic_inst|Y[1][3],                                                                                                                                ;
;                                                                                                                                                                                   ;                           ; receiver2:MDC[5].receiver_instX|cordic:cordic_inst|Y[1][2],                                                                                                                                ;
;                                                                                                                                                                                   ;                           ; receiver2:MDC[5].receiver_instX|cordic:cordic_inst|Y[1][1],                                                                                                                                ;
;                                                                                                                                                                                   ;                           ; receiver2:MDC[5].receiver_instX|cordic:cordic_inst|Y[1][0],                                                                                                                                ;
;                                                                                                                                                                                   ;                           ; receiver2:MDC[5].receiver_instX|cordic:cordic_inst|Y[2][0],                                                                                                                                ;
;                                                                                                                                                                                   ;                           ; receiver2:MDC[5].receiver_instX|cordic:cordic_inst|X[2][0]                                                                                                                                 ;
; receiver2:MDC[4].receiver_instX|cordic:cordic_inst|X[0][0]                                                                                                                        ; Stuck at GND              ; receiver2:MDC[4].receiver_instX|cordic:cordic_inst|X[1][3],                                                                                                                                ;
;                                                                                                                                                                                   ; due to stuck port data_in ; receiver2:MDC[4].receiver_instX|cordic:cordic_inst|X[1][2],                                                                                                                                ;
;                                                                                                                                                                                   ;                           ; receiver2:MDC[4].receiver_instX|cordic:cordic_inst|X[1][1],                                                                                                                                ;
;                                                                                                                                                                                   ;                           ; receiver2:MDC[4].receiver_instX|cordic:cordic_inst|X[1][0],                                                                                                                                ;
;                                                                                                                                                                                   ;                           ; receiver2:MDC[4].receiver_instX|cordic:cordic_inst|Y[1][3],                                                                                                                                ;
;                                                                                                                                                                                   ;                           ; receiver2:MDC[4].receiver_instX|cordic:cordic_inst|Y[1][2],                                                                                                                                ;
;                                                                                                                                                                                   ;                           ; receiver2:MDC[4].receiver_instX|cordic:cordic_inst|Y[1][1],                                                                                                                                ;
;                                                                                                                                                                                   ;                           ; receiver2:MDC[4].receiver_instX|cordic:cordic_inst|Y[1][0],                                                                                                                                ;
;                                                                                                                                                                                   ;                           ; receiver2:MDC[4].receiver_instX|cordic:cordic_inst|Y[2][0],                                                                                                                                ;
;                                                                                                                                                                                   ;                           ; receiver2:MDC[4].receiver_instX|cordic:cordic_inst|X[2][0]                                                                                                                                 ;
; receiver2:MDC[3].receiver_instX|cordic:cordic_inst|X[0][0]                                                                                                                        ; Stuck at GND              ; receiver2:MDC[3].receiver_instX|cordic:cordic_inst|X[1][3],                                                                                                                                ;
;                                                                                                                                                                                   ; due to stuck port data_in ; receiver2:MDC[3].receiver_instX|cordic:cordic_inst|X[1][2],                                                                                                                                ;
;                                                                                                                                                                                   ;                           ; receiver2:MDC[3].receiver_instX|cordic:cordic_inst|X[1][1],                                                                                                                                ;
;                                                                                                                                                                                   ;                           ; receiver2:MDC[3].receiver_instX|cordic:cordic_inst|X[1][0],                                                                                                                                ;
;                                                                                                                                                                                   ;                           ; receiver2:MDC[3].receiver_instX|cordic:cordic_inst|Y[1][3],                                                                                                                                ;
;                                                                                                                                                                                   ;                           ; receiver2:MDC[3].receiver_instX|cordic:cordic_inst|Y[1][2],                                                                                                                                ;
;                                                                                                                                                                                   ;                           ; receiver2:MDC[3].receiver_instX|cordic:cordic_inst|Y[1][1],                                                                                                                                ;
;                                                                                                                                                                                   ;                           ; receiver2:MDC[3].receiver_instX|cordic:cordic_inst|Y[1][0],                                                                                                                                ;
;                                                                                                                                                                                   ;                           ; receiver2:MDC[3].receiver_instX|cordic:cordic_inst|Y[2][0],                                                                                                                                ;
;                                                                                                                                                                                   ;                           ; receiver2:MDC[3].receiver_instX|cordic:cordic_inst|X[2][0]                                                                                                                                 ;
; receiver2:MDC[2].receiver_instX|cordic:cordic_inst|X[0][0]                                                                                                                        ; Stuck at GND              ; receiver2:MDC[2].receiver_instX|cordic:cordic_inst|X[1][3],                                                                                                                                ;
;                                                                                                                                                                                   ; due to stuck port data_in ; receiver2:MDC[2].receiver_instX|cordic:cordic_inst|X[1][2],                                                                                                                                ;
;                                                                                                                                                                                   ;                           ; receiver2:MDC[2].receiver_instX|cordic:cordic_inst|X[1][1],                                                                                                                                ;
;                                                                                                                                                                                   ;                           ; receiver2:MDC[2].receiver_instX|cordic:cordic_inst|X[1][0],                                                                                                                                ;
;                                                                                                                                                                                   ;                           ; receiver2:MDC[2].receiver_instX|cordic:cordic_inst|Y[1][3],                                                                                                                                ;
;                                                                                                                                                                                   ;                           ; receiver2:MDC[2].receiver_instX|cordic:cordic_inst|Y[1][2],                                                                                                                                ;
;                                                                                                                                                                                   ;                           ; receiver2:MDC[2].receiver_instX|cordic:cordic_inst|Y[1][1],                                                                                                                                ;
;                                                                                                                                                                                   ;                           ; receiver2:MDC[2].receiver_instX|cordic:cordic_inst|Y[1][0],                                                                                                                                ;
;                                                                                                                                                                                   ;                           ; receiver2:MDC[2].receiver_instX|cordic:cordic_inst|Y[2][0],                                                                                                                                ;
;                                                                                                                                                                                   ;                           ; receiver2:MDC[2].receiver_instX|cordic:cordic_inst|X[2][0]                                                                                                                                 ;
; cpl_cordic:cordic_inst|X[0][0]                                                                                                                                                    ; Stuck at GND              ; cpl_cordic:cordic_inst|Y[1][0], cpl_cordic:cordic_inst|Y[1][1],                                                                                                                            ;
;                                                                                                                                                                                   ; due to stuck port data_in ; cpl_cordic:cordic_inst|Y[1][2], cpl_cordic:cordic_inst|X[1][0],                                                                                                                            ;
;                                                                                                                                                                                   ;                           ; cpl_cordic:cordic_inst|X[1][1], cpl_cordic:cordic_inst|X[1][2],                                                                                                                            ;
;                                                                                                                                                                                   ;                           ; cpl_cordic:cordic_inst|X[2][0], cpl_cordic:cordic_inst|Y[2][0]                                                                                                                             ;
; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_smm2:ASMI_altasmi_parallel_smm2_component|wrstat_dreg[7]                                                        ; Lost Fanouts              ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_smm2:ASMI_altasmi_parallel_smm2_component|wrstat_dreg[6],                                                                ;
;                                                                                                                                                                                   ;                           ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_smm2:ASMI_altasmi_parallel_smm2_component|wrstat_dreg[5],                                                                ;
;                                                                                                                                                                                   ;                           ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_smm2:ASMI_altasmi_parallel_smm2_component|wrstat_dreg[4],                                                                ;
;                                                                                                                                                                                   ;                           ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_smm2:ASMI_altasmi_parallel_smm2_component|wrstat_dreg[3],                                                                ;
;                                                                                                                                                                                   ;                           ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_smm2:ASMI_altasmi_parallel_smm2_component|wrstat_dreg[2],                                                                ;
;                                                                                                                                                                                   ;                           ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_smm2:ASMI_altasmi_parallel_smm2_component|wrstat_dreg[1],                                                                ;
;                                                                                                                                                                                   ;                           ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_smm2:ASMI_altasmi_parallel_smm2_component|wrstat_dreg[0]                                                                 ;
; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_smm2:ASMI_altasmi_parallel_smm2_component|a_graycounter:spstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[1] ; Stuck at GND              ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_smm2:ASMI_altasmi_parallel_smm2_component|clr_secprot_reg,                                                               ;
;                                                                                                                                                                                   ; due to stuck port data_in ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_smm2:ASMI_altasmi_parallel_smm2_component|clr_secprot_reg1,                                                              ;
;                                                                                                                                                                                   ;                           ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_smm2:ASMI_altasmi_parallel_smm2_component|start_sppoll_reg2,                                                             ;
;                                                                                                                                                                                   ;                           ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_smm2:ASMI_altasmi_parallel_smm2_component|a_graycounter:read_flag_status_cntr|a_graycounter_9vg:auto_generated|dffe1     ;
; CC_encoder:CC_encoder_inst|new_frequency                                                                                                                                          ; Stuck at GND              ; CC_encoder:CC_encoder_inst|temp[0][3], CC_encoder:CC_encoder_inst|memory[0][3],                                                                                                            ;
;                                                                                                                                                                                   ; due to stuck port data_in ; CC_encoder:CC_encoder_inst|CC_data[0][3]                                                                                                                                                   ;
; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_smm2:ASMI_altasmi_parallel_smm2_component|sec_prot_reg                                                          ; Stuck at GND              ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_smm2:ASMI_altasmi_parallel_smm2_component|clr_read_reg,                                                                  ;
;                                                                                                                                                                                   ; due to stuck port data_in ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_smm2:ASMI_altasmi_parallel_smm2_component|clr_read_reg2,                                                                 ;
;                                                                                                                                                                                   ;                           ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_smm2:ASMI_altasmi_parallel_smm2_component|a_graycounter:read_flag_status_cntr|a_graycounter_9vg:auto_generated|dffe2a[0] ;
; CC_encoder:CC_encoder_inst|temp[55][7]                                                                                                                                            ; Stuck at GND              ; CC_encoder:CC_encoder_inst|memory[55][7],                                                                                                                                                  ;
;                                                                                                                                                                                   ; due to stuck port data_in ; CC_encoder:CC_encoder_inst|CC_data[55][7]                                                                                                                                                  ;
; CC_encoder:CC_encoder_inst|temp[55][6]                                                                                                                                            ; Stuck at GND              ; CC_encoder:CC_encoder_inst|memory[55][6],                                                                                                                                                  ;
;                                                                                                                                                                                   ; due to stuck port data_in ; CC_encoder:CC_encoder_inst|CC_data[55][6]                                                                                                                                                  ;
; CC_encoder:CC_encoder_inst|temp[0][5]                                                                                                                                             ; Stuck at GND              ; CC_encoder:CC_encoder_inst|memory[0][5], CC_encoder:CC_encoder_inst|CC_data[0][5]                                                                                                          ;
;                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                            ;
; CC_encoder:CC_encoder_inst|temp[0][6]                                                                                                                                             ; Stuck at GND              ; CC_encoder:CC_encoder_inst|memory[0][6], CC_encoder:CC_encoder_inst|CC_data[0][6]                                                                                                          ;
;                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                            ;
; CC_encoder:CC_encoder_inst|temp[0][7]                                                                                                                                             ; Stuck at GND              ; CC_encoder:CC_encoder_inst|memory[0][7], CC_encoder:CC_encoder_inst|CC_data[0][7]                                                                                                          ;
;                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                            ;
; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_smm2:ASMI_altasmi_parallel_smm2_component|statreg_int[6]                                                        ; Lost Fanouts              ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_smm2:ASMI_altasmi_parallel_smm2_component|read_dout_reg[6],                                                              ;
;                                                                                                                                                                                   ;                           ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_smm2:ASMI_altasmi_parallel_smm2_component|read_dout_reg[5]                                                               ;
; CC_encoder:CC_encoder_inst|temp[27][5]                                                                                                                                            ; Stuck at GND              ; CC_encoder:CC_encoder_inst|memory[27][5]                                                                                                                                                   ;
;                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                            ;
; CC_encoder:CC_encoder_inst|temp[27][6]                                                                                                                                            ; Stuck at GND              ; CC_encoder:CC_encoder_inst|memory[27][6]                                                                                                                                                   ;
;                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                            ;
; CC_encoder:CC_encoder_inst|temp[27][7]                                                                                                                                            ; Stuck at GND              ; CC_encoder:CC_encoder_inst|memory[27][7]                                                                                                                                                   ;
;                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                            ;
; CC_encoder:CC_encoder_inst|temp[26][0]                                                                                                                                            ; Stuck at GND              ; CC_encoder:CC_encoder_inst|memory[26][0]                                                                                                                                                   ;
;                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                            ;
; CC_encoder:CC_encoder_inst|temp[26][1]                                                                                                                                            ; Stuck at GND              ; CC_encoder:CC_encoder_inst|memory[26][1]                                                                                                                                                   ;
;                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                            ;
; CC_encoder:CC_encoder_inst|temp[26][2]                                                                                                                                            ; Stuck at GND              ; CC_encoder:CC_encoder_inst|memory[26][2]                                                                                                                                                   ;
;                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                            ;
; CC_encoder:CC_encoder_inst|temp[26][3]                                                                                                                                            ; Stuck at GND              ; CC_encoder:CC_encoder_inst|memory[26][3]                                                                                                                                                   ;
;                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                            ;
; CC_encoder:CC_encoder_inst|temp[26][4]                                                                                                                                            ; Stuck at GND              ; CC_encoder:CC_encoder_inst|memory[26][4]                                                                                                                                                   ;
;                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                            ;
; CC_encoder:CC_encoder_inst|temp[26][5]                                                                                                                                            ; Stuck at GND              ; CC_encoder:CC_encoder_inst|memory[26][5]                                                                                                                                                   ;
;                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                            ;
; CC_encoder:CC_encoder_inst|temp[26][6]                                                                                                                                            ; Stuck at GND              ; CC_encoder:CC_encoder_inst|memory[26][6]                                                                                                                                                   ;
;                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                            ;
; CC_encoder:CC_encoder_inst|temp[26][7]                                                                                                                                            ; Stuck at GND              ; CC_encoder:CC_encoder_inst|memory[26][7]                                                                                                                                                   ;
;                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                            ;
; CC_encoder:CC_encoder_inst|temp[18][4]                                                                                                                                            ; Stuck at GND              ; CC_encoder:CC_encoder_inst|memory[18][4]                                                                                                                                                   ;
;                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                            ;
; CC_encoder:CC_encoder_inst|temp[18][5]                                                                                                                                            ; Stuck at GND              ; CC_encoder:CC_encoder_inst|memory[18][5]                                                                                                                                                   ;
;                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                            ;
; CC_encoder:CC_encoder_inst|temp[18][6]                                                                                                                                            ; Stuck at GND              ; CC_encoder:CC_encoder_inst|memory[18][6]                                                                                                                                                   ;
;                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                            ;
; CC_encoder:CC_encoder_inst|temp[18][7]                                                                                                                                            ; Stuck at GND              ; CC_encoder:CC_encoder_inst|memory[18][7]                                                                                                                                                   ;
;                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                            ;
; CC_encoder:CC_encoder_inst|temp[51][4]                                                                                                                                            ; Stuck at GND              ; CC_encoder:CC_encoder_inst|memory[51][4]                                                                                                                                                   ;
;                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                            ;
; CC_encoder:CC_encoder_inst|temp[10][5]                                                                                                                                            ; Stuck at GND              ; CC_encoder:CC_encoder_inst|memory[10][5]                                                                                                                                                   ;
;                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                            ;
; CC_encoder:CC_encoder_inst|temp[10][6]                                                                                                                                            ; Stuck at GND              ; CC_encoder:CC_encoder_inst|memory[10][6]                                                                                                                                                   ;
;                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                            ;
; CC_encoder:CC_encoder_inst|temp[10][7]                                                                                                                                            ; Stuck at GND              ; CC_encoder:CC_encoder_inst|memory[10][7]                                                                                                                                                   ;
;                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                            ;
; CC_encoder:CC_encoder_inst|temp[2][4]                                                                                                                                             ; Stuck at GND              ; CC_encoder:CC_encoder_inst|memory[2][4]                                                                                                                                                    ;
;                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                            ;
; CC_encoder:CC_encoder_inst|temp[2][5]                                                                                                                                             ; Stuck at GND              ; CC_encoder:CC_encoder_inst|memory[2][5]                                                                                                                                                    ;
;                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                            ;
; CC_encoder:CC_encoder_inst|temp[2][6]                                                                                                                                             ; Stuck at GND              ; CC_encoder:CC_encoder_inst|memory[2][6]                                                                                                                                                    ;
;                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                            ;
; CC_encoder:CC_encoder_inst|temp[2][7]                                                                                                                                             ; Stuck at GND              ; CC_encoder:CC_encoder_inst|memory[2][7]                                                                                                                                                    ;
;                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                            ;
; CC_encoder:CC_encoder_inst|temp[1][2]                                                                                                                                             ; Stuck at GND              ; CC_encoder:CC_encoder_inst|memory[1][2]                                                                                                                                                    ;
;                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                            ;
; CC_encoder:CC_encoder_inst|temp[1][3]                                                                                                                                             ; Stuck at GND              ; CC_encoder:CC_encoder_inst|memory[1][3]                                                                                                                                                    ;
;                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                            ;
; CC_encoder:CC_encoder_inst|temp[1][4]                                                                                                                                             ; Stuck at GND              ; CC_encoder:CC_encoder_inst|memory[1][4]                                                                                                                                                    ;
;                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                            ;
; CC_encoder:CC_encoder_inst|temp[1][5]                                                                                                                                             ; Stuck at GND              ; CC_encoder:CC_encoder_inst|memory[1][5]                                                                                                                                                    ;
;                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                            ;
; CC_encoder:CC_encoder_inst|temp[1][6]                                                                                                                                             ; Stuck at GND              ; CC_encoder:CC_encoder_inst|memory[1][6]                                                                                                                                                    ;
;                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                            ;
; CC_encoder:CC_encoder_inst|temp[1][7]                                                                                                                                             ; Stuck at GND              ; CC_encoder:CC_encoder_inst|memory[1][7]                                                                                                                                                    ;
;                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                            ;
; temp_DACD[0]                                                                                                                                                                      ; Stuck at GND              ; DACD[0]~reg0                                                                                                                                                                               ;
;                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                            ;
; temp_DACD[1]                                                                                                                                                                      ; Stuck at GND              ; DACD[1]~reg0                                                                                                                                                                               ;
;                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                            ;
; CC_encoder:CC_encoder_inst|temp[53][4]                                                                                                                                            ; Stuck at GND              ; CC_encoder:CC_encoder_inst|memory[53][4]                                                                                                                                                   ;
;                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                            ;
; CC_encoder:CC_encoder_inst|temp[53][5]                                                                                                                                            ; Stuck at GND              ; CC_encoder:CC_encoder_inst|memory[53][5]                                                                                                                                                   ;
;                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                            ;
; CC_encoder:CC_encoder_inst|temp[53][6]                                                                                                                                            ; Stuck at GND              ; CC_encoder:CC_encoder_inst|memory[53][6]                                                                                                                                                   ;
;                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                            ;
; CC_encoder:CC_encoder_inst|temp[53][7]                                                                                                                                            ; Stuck at GND              ; CC_encoder:CC_encoder_inst|memory[53][7]                                                                                                                                                   ;
;                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                            ;
; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_smm2:ASMI_altasmi_parallel_smm2_component|sprot_rstat_reg                                                       ; Stuck at GND              ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_smm2:ASMI_altasmi_parallel_smm2_component|start_sppoll_reg                                                               ;
;                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                            ;
; CC_encoder:CC_encoder_inst|temp[51][5]                                                                                                                                            ; Stuck at GND              ; CC_encoder:CC_encoder_inst|memory[51][5]                                                                                                                                                   ;
;                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                            ;
; sdr_send:sdr_send_inst|response_tx_bits[100]                                                                                                                                      ; Stuck at GND              ; sdr_send:sdr_send_inst|response_shift_reg[13]                                                                                                                                              ;
;                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                            ;
; CC_encoder:CC_encoder_inst|temp[51][6]                                                                                                                                            ; Stuck at GND              ; CC_encoder:CC_encoder_inst|memory[51][6]                                                                                                                                                   ;
;                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                            ;
; CC_encoder:CC_encoder_inst|temp[51][7]                                                                                                                                            ; Stuck at GND              ; CC_encoder:CC_encoder_inst|memory[51][7]                                                                                                                                                   ;
;                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                            ;
; CC_encoder:CC_encoder_inst|temp[45][4]                                                                                                                                            ; Stuck at GND              ; CC_encoder:CC_encoder_inst|memory[45][4]                                                                                                                                                   ;
;                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                            ;
; CC_encoder:CC_encoder_inst|temp[45][5]                                                                                                                                            ; Stuck at GND              ; CC_encoder:CC_encoder_inst|memory[45][5]                                                                                                                                                   ;
;                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                            ;
; CC_encoder:CC_encoder_inst|temp[10][4]                                                                                                                                            ; Stuck at GND              ; CC_encoder:CC_encoder_inst|memory[10][4]                                                                                                                                                   ;
;                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                            ;
; CC_encoder:CC_encoder_inst|temp[45][6]                                                                                                                                            ; Stuck at GND              ; CC_encoder:CC_encoder_inst|memory[45][6]                                                                                                                                                   ;
;                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                            ;
; CC_encoder:CC_encoder_inst|temp[45][7]                                                                                                                                            ; Stuck at GND              ; CC_encoder:CC_encoder_inst|memory[45][7]                                                                                                                                                   ;
;                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                            ;
; CC_encoder:CC_encoder_inst|temp[27][0]                                                                                                                                            ; Stuck at GND              ; CC_encoder:CC_encoder_inst|memory[27][0]                                                                                                                                                   ;
;                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                            ;
; CC_encoder:CC_encoder_inst|temp[27][1]                                                                                                                                            ; Stuck at GND              ; CC_encoder:CC_encoder_inst|memory[27][1]                                                                                                                                                   ;
;                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                            ;
; CC_encoder:CC_encoder_inst|temp[27][2]                                                                                                                                            ; Stuck at GND              ; CC_encoder:CC_encoder_inst|memory[27][2]                                                                                                                                                   ;
;                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                            ;
; cpl_cordic:cordic_inst|Y[0][4]                                                                                                                                                    ; Stuck at GND              ; cpl_cordic:cordic_inst|X[1][3]                                                                                                                                                             ;
;                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                            ;
; cpl_cordic:cordic_inst|X[0][4]                                                                                                                                                    ; Stuck at GND              ; cpl_cordic:cordic_inst|Y[1][3]                                                                                                                                                             ;
;                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                            ;
; CC_encoder:CC_encoder_inst|temp[27][3]                                                                                                                                            ; Stuck at GND              ; CC_encoder:CC_encoder_inst|memory[27][3]                                                                                                                                                   ;
;                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                            ;
; CC_encoder:CC_encoder_inst|temp[27][4]                                                                                                                                            ; Stuck at GND              ; CC_encoder:CC_encoder_inst|memory[27][4]                                                                                                                                                   ;
;                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 70503 ;
; Number of registers using Synchronous Clear  ; 41885 ;
; Number of registers using Synchronous Load   ; 864   ;
; Number of registers using Asynchronous Clear ; 1908  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 54528 ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                      ; Fan out ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; network:network_inst|icmp:icmp_inst|icmp_fifo:icmp_fifo_inst|dcfifo:dcfifo_component|dcfifo_eqo1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0 ; 7       ;
; Rx_Audio_fifo:Rx_Audio_fifo_inst|dcfifo:dcfifo_component|dcfifo_ptn1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a0                             ; 7       ;
; network:network_inst|icmp:icmp_inst|icmp_fifo:icmp_fifo_inst|dcfifo:dcfifo_component|dcfifo_eqo1:auto_generated|a_graycounter_677:rdptr_g1p|parity6    ; 4       ;
; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_jmo1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                                     ; 7       ;
; Rx_Audio_fifo:Rx_Audio_fifo_inst|dcfifo:dcfifo_component|dcfifo_ptn1:auto_generated|a_graycounter_877:rdptr_g1p|parity6                                ; 4       ;
; network:network_inst|icmp:icmp_inst|icmp_fifo:icmp_fifo_inst|dcfifo:dcfifo_component|dcfifo_eqo1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0 ; 6       ;
; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_jmo1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                                     ; 6       ;
; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_jmo1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                                        ; 4       ;
; Rx_Audio_fifo:Rx_Audio_fifo_inst|dcfifo:dcfifo_component|dcfifo_ptn1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a0                             ; 6       ;
; Rx_fifo:p[5].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0          ; 7       ;
; Rx_fifo:p[6].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0          ; 7       ;
; Rx_fifo:p[4].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0          ; 7       ;
; Rx_fifo:p[7].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0          ; 7       ;
; Rx_fifo:p[2].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0          ; 7       ;
; Rx_fifo:Rx1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0              ; 7       ;
; Rx_fifo:Rx0_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0              ; 7       ;
; Rx_fifo:p[3].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0          ; 7       ;
; network:network_inst|icmp:icmp_inst|icmp_fifo:icmp_fifo_inst|dcfifo:dcfifo_component|dcfifo_eqo1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9    ; 4       ;
; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_jmo1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9                                        ; 4       ;
; Rx_Audio_fifo:Rx_Audio_fifo_inst|dcfifo:dcfifo_component|dcfifo_ptn1:auto_generated|a_graycounter_4lc:wrptr_g1p|parity9                                ; 4       ;
; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_83o1:auto_generated|a_graycounter_6lc:wrptr_g1p|counter8a0                        ; 7       ;
; Rx_fifo:p[5].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|a_graycounter_777:rdptr_g1p|parity6             ; 4       ;
; Rx_fifo:p[6].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|a_graycounter_777:rdptr_g1p|parity6             ; 4       ;
; Rx_fifo:p[4].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|a_graycounter_777:rdptr_g1p|parity6             ; 4       ;
; Rx_fifo:p[7].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|a_graycounter_777:rdptr_g1p|parity6             ; 4       ;
; Rx_fifo:p[2].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|a_graycounter_777:rdptr_g1p|parity6             ; 4       ;
; Rx_fifo:Rx1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|a_graycounter_777:rdptr_g1p|parity6                 ; 4       ;
; Rx_fifo:Rx0_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|a_graycounter_777:rdptr_g1p|parity6                 ; 4       ;
; Rx_fifo:p[3].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|a_graycounter_777:rdptr_g1p|parity6             ; 4       ;
; Mic_fifo:Mic_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hdm1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity6a0          ; 1       ;
; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_83o1:auto_generated|a_graycounter_6lc:wrptr_g1p|parity9                           ; 4       ;
; Rx_fifo:p[5].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0          ; 6       ;
; Rx_fifo:p[6].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0          ; 6       ;
; Rx_fifo:p[4].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0          ; 6       ;
; Rx_fifo:p[7].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0          ; 6       ;
; Rx_fifo:p[2].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0          ; 6       ;
; Rx_fifo:Rx1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0              ; 6       ;
; Rx_fifo:Rx0_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0              ; 6       ;
; Rx_fifo:p[3].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0          ; 6       ;
; Mic_fifo:Mic_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hdm1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0             ; 6       ;
; Rx_fifo:p[5].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9             ; 4       ;
; Rx_fifo:p[6].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9             ; 4       ;
; Rx_fifo:p[4].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9             ; 4       ;
; Rx_fifo:p[7].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9             ; 4       ;
; Rx_fifo:p[2].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9             ; 4       ;
; Rx_fifo:Rx1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9                 ; 4       ;
; Rx_fifo:Rx0_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9                 ; 4       ;
; Rx_fifo:p[3].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9             ; 4       ;
; Mic_fifo:Mic_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hdm1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9                ; 4       ;
; network:network_inst|dhcp:dhcp_inst|destination_mac[44]                                                                                                ; 1       ;
; network:network_inst|dhcp:dhcp_inst|destination_mac[40]                                                                                                ; 1       ;
; network:network_inst|dhcp:dhcp_inst|destination_mac[45]                                                                                                ; 1       ;
; network:network_inst|dhcp:dhcp_inst|destination_mac[41]                                                                                                ; 1       ;
; network:network_inst|dhcp:dhcp_inst|destination_mac[46]                                                                                                ; 1       ;
; network:network_inst|dhcp:dhcp_inst|destination_mac[42]                                                                                                ; 1       ;
; network:network_inst|dhcp:dhcp_inst|destination_mac[47]                                                                                                ; 1       ;
; network:network_inst|dhcp:dhcp_inst|destination_mac[43]                                                                                                ; 1       ;
; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_83o1:auto_generated|a_graycounter_977:rdptr_g1p|sub_parity6a0                     ; 1       ;
; network:network_inst|dhcp:dhcp_inst|destination_mac[36]                                                                                                ; 1       ;
; network:network_inst|dhcp:dhcp_inst|destination_mac[32]                                                                                                ; 1       ;
; network:network_inst|dhcp:dhcp_inst|destination_mac[37]                                                                                                ; 1       ;
; network:network_inst|dhcp:dhcp_inst|destination_mac[33]                                                                                                ; 1       ;
; network:network_inst|dhcp:dhcp_inst|destination_mac[38]                                                                                                ; 1       ;
; network:network_inst|dhcp:dhcp_inst|destination_mac[34]                                                                                                ; 1       ;
; network:network_inst|dhcp:dhcp_inst|destination_mac[39]                                                                                                ; 1       ;
; network:network_inst|dhcp:dhcp_inst|destination_mac[35]                                                                                                ; 1       ;
; network:network_inst|dhcp:dhcp_inst|destination_mac[28]                                                                                                ; 1       ;
; network:network_inst|dhcp:dhcp_inst|destination_mac[24]                                                                                                ; 1       ;
; network:network_inst|dhcp:dhcp_inst|destination_mac[29]                                                                                                ; 1       ;
; network:network_inst|dhcp:dhcp_inst|destination_mac[25]                                                                                                ; 1       ;
; network:network_inst|dhcp:dhcp_inst|destination_mac[30]                                                                                                ; 1       ;
; network:network_inst|dhcp:dhcp_inst|destination_mac[26]                                                                                                ; 1       ;
; network:network_inst|dhcp:dhcp_inst|destination_mac[31]                                                                                                ; 1       ;
; network:network_inst|dhcp:dhcp_inst|destination_mac[27]                                                                                                ; 1       ;
; network:network_inst|dhcp:dhcp_inst|destination_mac[20]                                                                                                ; 1       ;
; network:network_inst|dhcp:dhcp_inst|destination_mac[16]                                                                                                ; 1       ;
; network:network_inst|dhcp:dhcp_inst|destination_mac[21]                                                                                                ; 1       ;
; network:network_inst|dhcp:dhcp_inst|destination_mac[17]                                                                                                ; 1       ;
; network:network_inst|dhcp:dhcp_inst|destination_mac[22]                                                                                                ; 1       ;
; network:network_inst|dhcp:dhcp_inst|destination_mac[18]                                                                                                ; 1       ;
; network:network_inst|dhcp:dhcp_inst|destination_mac[23]                                                                                                ; 1       ;
; network:network_inst|dhcp:dhcp_inst|destination_mac[19]                                                                                                ; 1       ;
; network:network_inst|dhcp:dhcp_inst|destination_mac[12]                                                                                                ; 1       ;
; network:network_inst|dhcp:dhcp_inst|destination_mac[8]                                                                                                 ; 1       ;
; network:network_inst|dhcp:dhcp_inst|destination_mac[13]                                                                                                ; 1       ;
; network:network_inst|dhcp:dhcp_inst|destination_mac[9]                                                                                                 ; 1       ;
; network:network_inst|dhcp:dhcp_inst|destination_mac[14]                                                                                                ; 1       ;
; network:network_inst|dhcp:dhcp_inst|destination_mac[10]                                                                                                ; 1       ;
; network:network_inst|dhcp:dhcp_inst|destination_mac[15]                                                                                                ; 1       ;
; network:network_inst|dhcp:dhcp_inst|destination_mac[11]                                                                                                ; 1       ;
; network:network_inst|dhcp:dhcp_inst|destination_mac[4]                                                                                                 ; 1       ;
; network:network_inst|dhcp:dhcp_inst|destination_mac[0]                                                                                                 ; 1       ;
; network:network_inst|dhcp:dhcp_inst|destination_mac[5]                                                                                                 ; 1       ;
; network:network_inst|dhcp:dhcp_inst|destination_mac[1]                                                                                                 ; 1       ;
; network:network_inst|dhcp:dhcp_inst|destination_mac[6]                                                                                                 ; 1       ;
; network:network_inst|dhcp:dhcp_inst|destination_mac[2]                                                                                                 ; 1       ;
; network:network_inst|dhcp:dhcp_inst|destination_mac[7]                                                                                                 ; 1       ;
; network:network_inst|dhcp:dhcp_inst|destination_mac[3]                                                                                                 ; 1       ;
; Tx1_IQ_fifo:Tx1_IQ_fifo_inst|dcfifo:dcfifo_component|dcfifo_fnm1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a0                                 ; 7       ;
; network:network_inst|dhcp:dhcp_inst|destination_ip[28]                                                                                                 ; 1       ;
; Total number of inverted registers = 134*                                                                                                              ;         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
* Table truncated at 100 items. To change the number of inverted registers reported, set the "Number of Inverted Registers Reported" option under Assignments->Settings->Analysis and Synthesis Settings->More Settings


+-------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                  ;
+----------------------------------------------------------+-------------------------------------------------------+------------+
; Register Name                                            ; Megafunction                                          ; Type       ;
+----------------------------------------------------------+-------------------------------------------------------+------------+
; network:network_inst|run_destination_mac[0..47]          ; network:network_inst|cdc_sync:cdc_sync_inst8|q1_rtl_0 ; SHIFT_TAPS ;
; network:network_inst|cdc_sync:cdc_sync_inst8|sigb[0..47] ; network:network_inst|cdc_sync:cdc_sync_inst8|q1_rtl_0 ; SHIFT_TAPS ;
; network:network_inst|cdc_sync:cdc_sync_inst8|q1[0..47]   ; network:network_inst|cdc_sync:cdc_sync_inst8|q1_rtl_0 ; SHIFT_TAPS ;
; network:network_inst|run_destination_ip[0..31]           ; network:network_inst|cdc_sync:cdc_sync_inst8|q1_rtl_0 ; SHIFT_TAPS ;
; network:network_inst|cdc_sync:cdc_sync_inst7|sigb[0..31] ; network:network_inst|cdc_sync:cdc_sync_inst8|q1_rtl_0 ; SHIFT_TAPS ;
; network:network_inst|cdc_sync:cdc_sync_inst7|q1[0..31]   ; network:network_inst|cdc_sync:cdc_sync_inst8|q1_rtl_0 ; SHIFT_TAPS ;
; network:network_inst|run_destination_port[0..15]         ; network:network_inst|cdc_sync:cdc_sync_inst8|q1_rtl_0 ; SHIFT_TAPS ;
; network:network_inst|cdc_sync:cdc_sync_inst9|sigb[0..15] ; network:network_inst|cdc_sync:cdc_sync_inst8|q1_rtl_0 ; SHIFT_TAPS ;
; network:network_inst|cdc_sync:cdc_sync_inst9|q1[0..15]   ; network:network_inst|cdc_sync:cdc_sync_inst8|q1_rtl_0 ; SHIFT_TAPS ;
; CC_encoder:CC_encoder_inst|memory[28..31][0..7]          ; network:network_inst|cdc_sync:cdc_sync_inst8|q1_rtl_0 ; SHIFT_TAPS ;
; CC_encoder:CC_encoder_inst|temp[28..31][0..7]            ; network:network_inst|cdc_sync:cdc_sync_inst8|q1_rtl_0 ; SHIFT_TAPS ;
; cdc_sync:cdc_sync_ALL|sigb[0..31]                        ; network:network_inst|cdc_sync:cdc_sync_inst8|q1_rtl_0 ; SHIFT_TAPS ;
+----------------------------------------------------------+-------------------------------------------------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 27 bits   ; 54 LEs        ; 27 LEs               ; 27 LEs                 ; Yes        ; |Orion|sdr_receive:sdr_receive_inst|delay1[12]                                                                                        ;
; 3:1                ; 27 bits   ; 54 LEs        ; 27 LEs               ; 27 LEs                 ; Yes        ; |Orion|sdr_receive:sdr_receive_inst|delay[15]                                                                                         ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |Orion|network:network_inst|udp_send:udp_send_inst|shift_reg[38]                                                                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |Orion|Rx_audio[27]                                                                                                                   ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Orion|TLV320_SPI:TLV|load[3]                                                                                                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Orion|High_Priority_CC:High_Priority_CC_inst|PC_PTT                                                                                  ;
; 3:1                ; 17 bits   ; 34 LEs        ; 17 LEs               ; 17 LEs                 ; Yes        ; |Orion|debounce:de_IO5|count[1]                                                                                                       ;
; 3:1                ; 14 bits   ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |Orion|receiver2:MDC[7].receiver_instX|firX2R2:fir3|raddr[5]                                                                          ;
; 3:1                ; 200 bits  ; 400 LEs       ; 200 LEs              ; 200 LEs                ; Yes        ; |Orion|cdc_mcp:MDC[2].S_rate|b_data[4]                                                                                                ;
; 3:1                ; 14 bits   ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |Orion|receiver2:MDC[6].receiver_instX|firX2R2:fir3|raddr[2]                                                                          ;
; 3:1                ; 14 bits   ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |Orion|receiver2:MDC[5].receiver_instX|firX2R2:fir3|waddr[3]                                                                          ;
; 3:1                ; 14 bits   ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |Orion|receiver2:MDC[4].receiver_instX|firX2R2:fir3|waddr[2]                                                                          ;
; 3:1                ; 14 bits   ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |Orion|receiver2:MDC[3].receiver_instX|firX2R2:fir3|raddr[6]                                                                          ;
; 3:1                ; 14 bits   ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |Orion|receiver2:MDC[2].receiver_instX|firX2R2:fir3|waddr[1]                                                                          ;
; 3:1                ; 14 bits   ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |Orion|receiver2:receiver_inst1|firX2R2:fir3|raddr[0]                                                                                 ;
; 3:1                ; 1582 bits ; 3164 LEs      ; 1582 LEs             ; 1582 LEs               ; Yes        ; |Orion|receiver2:receiver_inst1|cic:varcic_inst_I1|comb_data[6][61]                                                                   ;
; 3:1                ; 1582 bits ; 3164 LEs      ; 1582 LEs             ; 1582 LEs               ; Yes        ; |Orion|receiver2:receiver_inst0|cic:varcic_inst_Q1|comb_data[6][50]                                                                   ;
; 3:1                ; 240 bits  ; 480 LEs       ; 240 LEs              ; 240 LEs                ; Yes        ; |Orion|receiver2:receiver_inst1|cic:cic_inst_I2|comb_data[1][5]                                                                       ;
; 3:1                ; 240 bits  ; 480 LEs       ; 240 LEs              ; 240 LEs                ; Yes        ; |Orion|receiver2:receiver_inst0|cic:cic_inst_Q2|comb_data[2][17]                                                                      ;
; 3:1                ; 14 bits   ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |Orion|receiver2:receiver_inst0|firX2R2:fir3|waddr[5]                                                                                 ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |Orion|network:network_inst|arp:arp_inst|tx_byte_no[1]                                                                                ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |Orion|network:network_inst|phy_cfg:phy_cfg_inst|values[4][10]                                                                        ;
; 3:1                ; 17 bits   ; 34 LEs        ; 17 LEs               ; 17 LEs                 ; Yes        ; |Orion|debounce:de_IO8|count[0]                                                                                                       ;
; 3:1                ; 1606 bits ; 3212 LEs      ; 1606 LEs             ; 1606 LEs               ; Yes        ; |Orion|receiver2:MDC[7].receiver_instX|cic:varcic_inst_Q1|integrator_data[8][48]                                                      ;
; 3:1                ; 1606 bits ; 3212 LEs      ; 1606 LEs             ; 1606 LEs               ; Yes        ; |Orion|receiver2:MDC[6].receiver_instX|cic:varcic_inst_Q1|integrator_data[9][0]                                                       ;
; 3:1                ; 1606 bits ; 3212 LEs      ; 1606 LEs             ; 1606 LEs               ; Yes        ; |Orion|receiver2:MDC[5].receiver_instX|cic:varcic_inst_Q1|integrator_data[3][0]                                                       ;
; 3:1                ; 1606 bits ; 3212 LEs      ; 1606 LEs             ; 1606 LEs               ; Yes        ; |Orion|receiver2:MDC[4].receiver_instX|cic:varcic_inst_Q1|integrator_data[8][33]                                                      ;
; 3:1                ; 1606 bits ; 3212 LEs      ; 1606 LEs             ; 1606 LEs               ; Yes        ; |Orion|receiver2:MDC[3].receiver_instX|cic:varcic_inst_Q1|integrator_data[2][24]                                                      ;
; 3:1                ; 1606 bits ; 3212 LEs      ; 1606 LEs             ; 1606 LEs               ; Yes        ; |Orion|receiver2:MDC[2].receiver_instX|cic:varcic_inst_I1|integrator_data[5][72]                                                      ;
; 3:1                ; 1606 bits ; 3212 LEs      ; 1606 LEs             ; 1606 LEs               ; Yes        ; |Orion|receiver2:receiver_inst1|cic:varcic_inst_I1|integrator_data[3][27]                                                             ;
; 3:1                ; 1606 bits ; 3212 LEs      ; 1606 LEs             ; 1606 LEs               ; Yes        ; |Orion|receiver2:receiver_inst0|cic:varcic_inst_I1|integrator_data[1][15]                                                             ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |Orion|sdr_receive:sdr_receive_inst|skew_rxtxclk21[1]                                                                                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |Orion|sdr_receive:sdr_receive_inst|skew_rxtxd[4]                                                                                     ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |Orion|network:network_inst|phy_cfg:phy_cfg_inst|addresses[0][0]                                                                      ;
; 3:1                ; 17 bits   ; 34 LEs        ; 17 LEs               ; 17 LEs                 ; Yes        ; |Orion|debounce:de_DASH|count[6]                                                                                                      ;
; 3:1                ; 17 bits   ; 34 LEs        ; 17 LEs               ; 17 LEs                 ; Yes        ; |Orion|debounce:de_DOT|count[3]                                                                                                       ;
; 3:1                ; 17 bits   ; 34 LEs        ; 17 LEs               ; 17 LEs                 ; Yes        ; |Orion|debounce:de_PTT|count[16]                                                                                                      ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |Orion|network:network_inst|phy_cfg:phy_cfg_inst|status_ignore[0]                                                                     ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |Orion|sdr_receive:sdr_receive_inst|skew_count[1]                                                                                     ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |Orion|ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_smm2:ASMI_altasmi_parallel_smm2_component|pgwrbuf_dataout[1] ;
; 3:1                ; 40 bits   ; 80 LEs        ; 40 LEs               ; 40 LEs                 ; Yes        ; |Orion|network:network_inst|mac_send:mac_send_inst|shift_reg[32]                                                                      ;
; 4:1                ; 38 bits   ; 76 LEs        ; 76 LEs               ; 0 LEs                  ; Yes        ; |Orion|cpl_cordic:cordic_inst|X[0][10]                                                                                                ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |Orion|cdc_mcp:Tx1_freq|b_data[25]                                                                                                    ;
; 3:1                ; 100 bits  ; 200 LEs       ; 100 LEs              ; 100 LEs                ; Yes        ; |Orion|receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|Rmult[32]                                                                      ;
; 3:1                ; 100 bits  ; 200 LEs       ; 100 LEs              ; 100 LEs                ; Yes        ; |Orion|receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|Imult[36]                                                                      ;
; 3:1                ; 100 bits  ; 200 LEs       ; 100 LEs              ; 100 LEs                ; Yes        ; |Orion|receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|Imult[18]                                                                      ;
; 3:1                ; 100 bits  ; 200 LEs       ; 100 LEs              ; 100 LEs                ; Yes        ; |Orion|receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|Rmult[32]                                                                      ;
; 3:1                ; 100 bits  ; 200 LEs       ; 100 LEs              ; 100 LEs                ; Yes        ; |Orion|receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|Imult[15]                                                               ;
; 3:1                ; 100 bits  ; 200 LEs       ; 100 LEs              ; 100 LEs                ; Yes        ; |Orion|receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|Imult[33]                                                               ;
; 3:1                ; 100 bits  ; 200 LEs       ; 100 LEs              ; 100 LEs                ; Yes        ; |Orion|receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|Rmult[33]                                                               ;
; 3:1                ; 100 bits  ; 200 LEs       ; 100 LEs              ; 100 LEs                ; Yes        ; |Orion|receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|Rmult[16]                                                               ;
; 3:1                ; 100 bits  ; 200 LEs       ; 100 LEs              ; 100 LEs                ; Yes        ; |Orion|receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|Rmult[34]                                                               ;
; 3:1                ; 100 bits  ; 200 LEs       ; 100 LEs              ; 100 LEs                ; Yes        ; |Orion|receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|Imult[35]                                                               ;
; 3:1                ; 100 bits  ; 200 LEs       ; 100 LEs              ; 100 LEs                ; Yes        ; |Orion|receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|Rmult[15]                                                               ;
; 3:1                ; 100 bits  ; 200 LEs       ; 100 LEs              ; 100 LEs                ; Yes        ; |Orion|receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|Rmult[15]                                                               ;
; 3:1                ; 100 bits  ; 200 LEs       ; 100 LEs              ; 100 LEs                ; Yes        ; |Orion|receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|Imult[35]                                                               ;
; 3:1                ; 100 bits  ; 200 LEs       ; 100 LEs              ; 100 LEs                ; Yes        ; |Orion|receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|Imult[16]                                                               ;
; 3:1                ; 100 bits  ; 200 LEs       ; 100 LEs              ; 100 LEs                ; Yes        ; |Orion|receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|Imult[25]                                                               ;
; 3:1                ; 100 bits  ; 200 LEs       ; 100 LEs              ; 100 LEs                ; Yes        ; |Orion|receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|Rmult[22]                                                               ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |Orion|receiver2:receiver_inst0|cordic:cordic_inst|Z[15][4]                                                                           ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |Orion|receiver2:receiver_inst1|cordic:cordic_inst|Z[15][3]                                                                           ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |Orion|receiver2:MDC[2].receiver_instX|cordic:cordic_inst|Z[15][4]                                                                    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |Orion|receiver2:MDC[3].receiver_instX|cordic:cordic_inst|Z[15][3]                                                                    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |Orion|receiver2:MDC[4].receiver_instX|cordic:cordic_inst|Z[15][3]                                                                    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |Orion|receiver2:MDC[5].receiver_instX|cordic:cordic_inst|Z[15][2]                                                                    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |Orion|receiver2:MDC[6].receiver_instX|cordic:cordic_inst|Z[15][2]                                                                    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |Orion|receiver2:MDC[7].receiver_instX|cordic:cordic_inst|Z[15][2]                                                                    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |Orion|receiver2:receiver_inst0|cordic:cordic_inst|Z[14][4]                                                                           ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |Orion|receiver2:receiver_inst1|cordic:cordic_inst|Z[14][5]                                                                           ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |Orion|receiver2:MDC[2].receiver_instX|cordic:cordic_inst|Z[14][5]                                                                    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |Orion|receiver2:MDC[3].receiver_instX|cordic:cordic_inst|Z[14][2]                                                                    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |Orion|receiver2:MDC[4].receiver_instX|cordic:cordic_inst|Z[14][3]                                                                    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |Orion|receiver2:MDC[5].receiver_instX|cordic:cordic_inst|Z[14][5]                                                                    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |Orion|receiver2:MDC[6].receiver_instX|cordic:cordic_inst|Z[14][2]                                                                    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |Orion|receiver2:MDC[7].receiver_instX|cordic:cordic_inst|Z[14][4]                                                                    ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; Yes        ; |Orion|receiver2:receiver_inst0|cordic:cordic_inst|Z[10][7]                                                                           ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; Yes        ; |Orion|receiver2:receiver_inst1|cordic:cordic_inst|Z[10][4]                                                                           ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; Yes        ; |Orion|receiver2:MDC[2].receiver_instX|cordic:cordic_inst|Z[10][5]                                                                    ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; Yes        ; |Orion|receiver2:MDC[3].receiver_instX|cordic:cordic_inst|Z[10][1]                                                                    ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; Yes        ; |Orion|receiver2:MDC[4].receiver_instX|cordic:cordic_inst|Z[10][9]                                                                    ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; Yes        ; |Orion|receiver2:MDC[5].receiver_instX|cordic:cordic_inst|Z[10][6]                                                                    ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; Yes        ; |Orion|receiver2:MDC[6].receiver_instX|cordic:cordic_inst|Z[10][8]                                                                    ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; Yes        ; |Orion|receiver2:MDC[7].receiver_instX|cordic:cordic_inst|Z[10][9]                                                                    ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; Yes        ; |Orion|receiver2:receiver_inst0|cordic:cordic_inst|Z[9][6]                                                                            ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; Yes        ; |Orion|receiver2:receiver_inst1|cordic:cordic_inst|Z[9][7]                                                                            ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; Yes        ; |Orion|receiver2:MDC[2].receiver_instX|cordic:cordic_inst|Z[9][10]                                                                    ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; Yes        ; |Orion|receiver2:MDC[3].receiver_instX|cordic:cordic_inst|Z[9][10]                                                                    ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; Yes        ; |Orion|receiver2:MDC[4].receiver_instX|cordic:cordic_inst|Z[9][2]                                                                     ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; Yes        ; |Orion|receiver2:MDC[5].receiver_instX|cordic:cordic_inst|Z[9][9]                                                                     ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; Yes        ; |Orion|receiver2:MDC[6].receiver_instX|cordic:cordic_inst|Z[9][4]                                                                     ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; Yes        ; |Orion|receiver2:MDC[7].receiver_instX|cordic:cordic_inst|Z[9][7]                                                                     ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; Yes        ; |Orion|receiver2:receiver_inst0|cordic:cordic_inst|Z[8][7]                                                                            ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; Yes        ; |Orion|receiver2:receiver_inst1|cordic:cordic_inst|Z[8][10]                                                                           ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; Yes        ; |Orion|receiver2:MDC[2].receiver_instX|cordic:cordic_inst|Z[8][11]                                                                    ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; Yes        ; |Orion|receiver2:MDC[3].receiver_instX|cordic:cordic_inst|Z[8][6]                                                                     ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; Yes        ; |Orion|receiver2:MDC[4].receiver_instX|cordic:cordic_inst|Z[8][4]                                                                     ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; Yes        ; |Orion|receiver2:MDC[5].receiver_instX|cordic:cordic_inst|Z[8][6]                                                                     ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; Yes        ; |Orion|receiver2:MDC[6].receiver_instX|cordic:cordic_inst|Z[8][3]                                                                     ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; Yes        ; |Orion|receiver2:MDC[7].receiver_instX|cordic:cordic_inst|Z[8][3]                                                                     ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; Yes        ; |Orion|receiver2:receiver_inst0|cordic:cordic_inst|Z[7][12]                                                                           ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; Yes        ; |Orion|receiver2:receiver_inst1|cordic:cordic_inst|Z[7][10]                                                                           ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; Yes        ; |Orion|receiver2:MDC[2].receiver_instX|cordic:cordic_inst|Z[7][8]                                                                     ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; Yes        ; |Orion|receiver2:MDC[3].receiver_instX|cordic:cordic_inst|Z[7][7]                                                                     ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; Yes        ; |Orion|receiver2:MDC[4].receiver_instX|cordic:cordic_inst|Z[7][6]                                                                     ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; Yes        ; |Orion|receiver2:MDC[5].receiver_instX|cordic:cordic_inst|Z[7][11]                                                                    ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; Yes        ; |Orion|receiver2:MDC[6].receiver_instX|cordic:cordic_inst|Z[7][10]                                                                    ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; Yes        ; |Orion|receiver2:MDC[7].receiver_instX|cordic:cordic_inst|Z[7][7]                                                                     ;
; 3:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |Orion|receiver2:receiver_inst0|cordic:cordic_inst|Z[4][14]                                                                           ;
; 3:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |Orion|receiver2:receiver_inst1|cordic:cordic_inst|Z[4][10]                                                                           ;
; 3:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |Orion|receiver2:MDC[2].receiver_instX|cordic:cordic_inst|Z[4][14]                                                                    ;
; 3:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |Orion|receiver2:MDC[3].receiver_instX|cordic:cordic_inst|Z[4][8]                                                                     ;
; 3:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |Orion|receiver2:MDC[4].receiver_instX|cordic:cordic_inst|Z[4][4]                                                                     ;
; 3:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |Orion|receiver2:MDC[5].receiver_instX|cordic:cordic_inst|Z[4][8]                                                                     ;
; 3:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |Orion|receiver2:MDC[6].receiver_instX|cordic:cordic_inst|Z[4][12]                                                                    ;
; 3:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |Orion|receiver2:MDC[7].receiver_instX|cordic:cordic_inst|Z[4][5]                                                                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |Orion|receiver2:receiver_inst0|cordic:cordic_inst|Z[3][6]                                                                            ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |Orion|receiver2:receiver_inst1|cordic:cordic_inst|Z[3][15]                                                                           ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |Orion|receiver2:MDC[2].receiver_instX|cordic:cordic_inst|Z[3][4]                                                                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |Orion|receiver2:MDC[3].receiver_instX|cordic:cordic_inst|Z[3][10]                                                                    ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |Orion|receiver2:MDC[4].receiver_instX|cordic:cordic_inst|Z[3][8]                                                                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |Orion|receiver2:MDC[5].receiver_instX|cordic:cordic_inst|Z[3][15]                                                                    ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |Orion|receiver2:MDC[6].receiver_instX|cordic:cordic_inst|Z[3][8]                                                                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |Orion|receiver2:MDC[7].receiver_instX|cordic:cordic_inst|Z[3][2]                                                                     ;
; 3:1                ; 17 bits   ; 34 LEs        ; 34 LEs               ; 0 LEs                  ; Yes        ; |Orion|receiver2:receiver_inst0|cordic:cordic_inst|Y[0][16]                                                                           ;
; 3:1                ; 17 bits   ; 34 LEs        ; 34 LEs               ; 0 LEs                  ; Yes        ; |Orion|receiver2:receiver_inst1|cordic:cordic_inst|Y[0][21]                                                                           ;
; 3:1                ; 17 bits   ; 34 LEs        ; 34 LEs               ; 0 LEs                  ; Yes        ; |Orion|receiver2:MDC[2].receiver_instX|cordic:cordic_inst|Y[0][13]                                                                    ;
; 3:1                ; 17 bits   ; 34 LEs        ; 34 LEs               ; 0 LEs                  ; Yes        ; |Orion|receiver2:MDC[3].receiver_instX|cordic:cordic_inst|Y[0][7]                                                                     ;
; 3:1                ; 17 bits   ; 34 LEs        ; 34 LEs               ; 0 LEs                  ; Yes        ; |Orion|receiver2:MDC[4].receiver_instX|cordic:cordic_inst|Y[0][11]                                                                    ;
; 3:1                ; 17 bits   ; 34 LEs        ; 34 LEs               ; 0 LEs                  ; Yes        ; |Orion|receiver2:MDC[5].receiver_instX|cordic:cordic_inst|Y[0][14]                                                                    ;
; 3:1                ; 17 bits   ; 34 LEs        ; 34 LEs               ; 0 LEs                  ; Yes        ; |Orion|receiver2:MDC[6].receiver_instX|cordic:cordic_inst|Y[0][18]                                                                    ;
; 3:1                ; 17 bits   ; 34 LEs        ; 34 LEs               ; 0 LEs                  ; Yes        ; |Orion|receiver2:MDC[7].receiver_instX|cordic:cordic_inst|Y[0][17]                                                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Orion|select_input_RX[1][0]                                                                                                          ;
; 3:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; Yes        ; |Orion|select_input_RX[1][2]                                                                                                          ;
; 3:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |Orion|receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|counter[7]                                                                     ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |Orion|receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|read_address[1]                                                                ;
; 3:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |Orion|receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|caddr[2]                                                                       ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |Orion|receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|read_address[6]                                                                ;
; 3:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |Orion|receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|counter[4]                                                                     ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |Orion|receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|read_address[6]                                                                ;
; 3:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |Orion|receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|counter[5]                                                                     ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |Orion|receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|read_address[0]                                                                ;
; 3:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |Orion|receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|counter[2]                                                              ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |Orion|receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|read_address[0]                                                         ;
; 3:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |Orion|receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|counter[2]                                                              ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |Orion|receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|read_address[3]                                                         ;
; 3:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |Orion|receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|caddr[2]                                                                ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |Orion|receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|read_address[1]                                                         ;
; 3:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |Orion|receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|caddr[0]                                                                ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |Orion|receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|read_address[1]                                                         ;
; 3:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |Orion|receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|counter[4]                                                              ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |Orion|receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|read_address[3]                                                         ;
; 3:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |Orion|receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|counter[0]                                                              ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |Orion|receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|read_address[6]                                                         ;
; 3:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |Orion|receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|caddr[4]                                                                ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |Orion|receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|read_address[4]                                                         ;
; 3:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |Orion|receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|caddr[4]                                                                ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |Orion|receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|read_address[6]                                                         ;
; 3:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |Orion|receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|counter[7]                                                              ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |Orion|receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|read_address[6]                                                         ;
; 3:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |Orion|receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|counter[6]                                                              ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |Orion|receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|read_address[3]                                                         ;
; 3:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |Orion|receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|counter[2]                                                              ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |Orion|receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|read_address[3]                                                         ;
; 3:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |Orion|receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|caddr[3]                                                                ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |Orion|receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|read_address[4]                                                         ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |Orion|Rx_specific_CC:Rx_specific_CC_inst|sequence_errors[25]                                                                         ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |Orion|byte_to_48bits:IQ_byte_to_48bits_inst|sequence_errors[20]                                                                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |Orion|High_Priority_CC:High_Priority_CC_inst|sequence_errors[15]                                                                     ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |Orion|byte_to_32bits:Audio_byte_to_32bits_inst|sequence_errors[23]                                                                   ;
; 3:1                ; 1582 bits ; 3164 LEs      ; 1582 LEs             ; 1582 LEs               ; Yes        ; |Orion|receiver2:MDC[7].receiver_instX|cic:varcic_inst_I1|comb_data[6][51]                                                            ;
; 3:1                ; 1582 bits ; 3164 LEs      ; 1582 LEs             ; 1582 LEs               ; Yes        ; |Orion|receiver2:MDC[6].receiver_instX|cic:varcic_inst_Q1|comb_data[4][70]                                                            ;
; 3:1                ; 1582 bits ; 3164 LEs      ; 1582 LEs             ; 1582 LEs               ; Yes        ; |Orion|receiver2:MDC[5].receiver_instX|cic:varcic_inst_Q1|comb_data[3][52]                                                            ;
; 3:1                ; 1582 bits ; 3164 LEs      ; 1582 LEs             ; 1582 LEs               ; Yes        ; |Orion|receiver2:MDC[4].receiver_instX|cic:varcic_inst_Q1|comb_data[3][0]                                                             ;
; 3:1                ; 1582 bits ; 3164 LEs      ; 1582 LEs             ; 1582 LEs               ; Yes        ; |Orion|receiver2:MDC[3].receiver_instX|cic:varcic_inst_Q1|comb_data[3][0]                                                             ;
; 3:1                ; 1582 bits ; 3164 LEs      ; 1582 LEs             ; 1582 LEs               ; Yes        ; |Orion|receiver2:MDC[2].receiver_instX|cic:varcic_inst_Q1|comb_data[3][0]                                                             ;
; 3:1                ; 240 bits  ; 480 LEs       ; 240 LEs              ; 240 LEs                ; Yes        ; |Orion|receiver2:MDC[7].receiver_instX|cic:cic_inst_Q2|comb_data[3][39]                                                               ;
; 3:1                ; 240 bits  ; 480 LEs       ; 240 LEs              ; 240 LEs                ; Yes        ; |Orion|receiver2:MDC[6].receiver_instX|cic:cic_inst_I2|comb_data[3][35]                                                               ;
; 3:1                ; 240 bits  ; 480 LEs       ; 240 LEs              ; 240 LEs                ; Yes        ; |Orion|receiver2:MDC[5].receiver_instX|cic:cic_inst_I2|comb_data[2][4]                                                                ;
; 3:1                ; 240 bits  ; 480 LEs       ; 240 LEs              ; 240 LEs                ; Yes        ; |Orion|receiver2:MDC[4].receiver_instX|cic:cic_inst_I2|comb_data[3][25]                                                               ;
; 3:1                ; 240 bits  ; 480 LEs       ; 240 LEs              ; 240 LEs                ; Yes        ; |Orion|receiver2:MDC[3].receiver_instX|cic:cic_inst_I2|comb_data[2][22]                                                               ;
; 3:1                ; 240 bits  ; 480 LEs       ; 240 LEs              ; 240 LEs                ; Yes        ; |Orion|receiver2:MDC[2].receiver_instX|cic:cic_inst_Q2|comb_data[3][38]                                                               ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |Orion|network:network_inst|udp_send:udp_send_inst|byte_no[12]                                                                        ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |Orion|network:network_inst|udp_send:udp_send_inst|byte_no[2]                                                                         ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |Orion|network:network_inst|ip_send:ip_send_inst|byte_no[4]                                                                           ;
; 3:1                ; 25 bits   ; 50 LEs        ; 25 LEs               ; 25 LEs                 ; Yes        ; |Orion|CC_encoder:CC_encoder_inst|counter[5]                                                                                          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Orion|sdr_receive:sdr_receive_inst|byte_cnt[2]                                                                                       ;
; 4:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |Orion|byte_to_48bits:IQ_byte_to_48bits_inst|byte_counter[9]                                                                          ;
; 4:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |Orion|byte_to_32bits:Audio_byte_to_32bits_inst|byte_counter[9]                                                                       ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |Orion|network:network_inst|rgmii_recv:rgmii_recv_inst|preamble_cnt[0]                                                                ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Orion|network:network_inst|phy_cfg:phy_cfg_inst|word_no[1]                                                                           ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |Orion|sdr_receive:sdr_receive_inst|tmp_phaseval[2]                                                                                   ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |Orion|sdr_send:sdr_send_inst|response_tx_bits[201]                                                                                   ;
; 4:1                ; 35 bits   ; 70 LEs        ; 70 LEs               ; 0 LEs                  ; Yes        ; |Orion|sdr_send:sdr_send_inst|response_tx_bits[3]                                                                                     ;
; 4:1                ; 48 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; Yes        ; |Orion|sdr_send:sdr_send_inst|response_tx_bits[217]                                                                                   ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |Orion|profile:profile_CW|hang_timer[14]                                                                                              ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |Orion|network:network_inst|udp_send:udp_send_inst|shift_reg[3]                                                                       ;
; 5:1                ; 17 bits   ; 51 LEs        ; 34 LEs               ; 17 LEs                 ; Yes        ; |Orion|receiver2:receiver_inst0|cordic:cordic_inst|X[0][6]                                                                            ;
; 5:1                ; 17 bits   ; 51 LEs        ; 34 LEs               ; 17 LEs                 ; Yes        ; |Orion|receiver2:receiver_inst1|cordic:cordic_inst|X[0][14]                                                                           ;
; 5:1                ; 17 bits   ; 51 LEs        ; 34 LEs               ; 17 LEs                 ; Yes        ; |Orion|receiver2:MDC[2].receiver_instX|cordic:cordic_inst|X[0][17]                                                                    ;
; 5:1                ; 17 bits   ; 51 LEs        ; 34 LEs               ; 17 LEs                 ; Yes        ; |Orion|receiver2:MDC[3].receiver_instX|cordic:cordic_inst|X[0][16]                                                                    ;
; 5:1                ; 17 bits   ; 51 LEs        ; 34 LEs               ; 17 LEs                 ; Yes        ; |Orion|receiver2:MDC[4].receiver_instX|cordic:cordic_inst|X[0][17]                                                                    ;
; 5:1                ; 17 bits   ; 51 LEs        ; 34 LEs               ; 17 LEs                 ; Yes        ; |Orion|receiver2:MDC[5].receiver_instX|cordic:cordic_inst|X[0][11]                                                                    ;
; 5:1                ; 17 bits   ; 51 LEs        ; 34 LEs               ; 17 LEs                 ; Yes        ; |Orion|receiver2:MDC[6].receiver_instX|cordic:cordic_inst|X[0][19]                                                                    ;
; 5:1                ; 17 bits   ; 51 LEs        ; 34 LEs               ; 17 LEs                 ; Yes        ; |Orion|receiver2:MDC[7].receiver_instX|cordic:cordic_inst|X[0][17]                                                                    ;
; 4:1                ; 28 bits   ; 56 LEs        ; 28 LEs               ; 28 LEs                 ; Yes        ; |Orion|sec_count[5]                                                                                                                   ;
; 4:1                ; 26 bits   ; 52 LEs        ; 52 LEs               ; 0 LEs                  ; Yes        ; |Orion|sdr_receive:sdr_receive_inst|skew_count[16]                                                                                    ;
; 4:1                ; 96 bits   ; 192 LEs       ; 96 LEs               ; 96 LEs                 ; Yes        ; |Orion|receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|Iaccum[6]                                                                      ;
; 4:1                ; 96 bits   ; 192 LEs       ; 96 LEs               ; 96 LEs                 ; Yes        ; |Orion|receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|Iaccum[23]                                                                     ;
; 4:1                ; 96 bits   ; 192 LEs       ; 96 LEs               ; 96 LEs                 ; Yes        ; |Orion|receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|Raccum[13]                                                                     ;
; 4:1                ; 96 bits   ; 192 LEs       ; 96 LEs               ; 96 LEs                 ; Yes        ; |Orion|receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|Raccum[23]                                                                     ;
; 4:1                ; 96 bits   ; 192 LEs       ; 96 LEs               ; 96 LEs                 ; Yes        ; |Orion|receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|Iaccum[17]                                                              ;
; 4:1                ; 96 bits   ; 192 LEs       ; 96 LEs               ; 96 LEs                 ; Yes        ; |Orion|receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|Raccum[11]                                                              ;
; 4:1                ; 96 bits   ; 192 LEs       ; 96 LEs               ; 96 LEs                 ; Yes        ; |Orion|receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|Raccum[11]                                                              ;
; 4:1                ; 96 bits   ; 192 LEs       ; 96 LEs               ; 96 LEs                 ; Yes        ; |Orion|receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|Raccum[6]                                                               ;
; 4:1                ; 96 bits   ; 192 LEs       ; 96 LEs               ; 96 LEs                 ; Yes        ; |Orion|receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|Iaccum[15]                                                              ;
; 4:1                ; 96 bits   ; 192 LEs       ; 96 LEs               ; 96 LEs                 ; Yes        ; |Orion|receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|Iaccum[10]                                                              ;
; 4:1                ; 96 bits   ; 192 LEs       ; 96 LEs               ; 96 LEs                 ; Yes        ; |Orion|receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|Iaccum[15]                                                              ;
; 4:1                ; 96 bits   ; 192 LEs       ; 96 LEs               ; 96 LEs                 ; Yes        ; |Orion|receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|Iaccum[22]                                                              ;
; 4:1                ; 96 bits   ; 192 LEs       ; 96 LEs               ; 96 LEs                 ; Yes        ; |Orion|receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|Raccum[2]                                                               ;
; 4:1                ; 96 bits   ; 192 LEs       ; 96 LEs               ; 96 LEs                 ; Yes        ; |Orion|receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|Raccum[19]                                                              ;
; 4:1                ; 96 bits   ; 192 LEs       ; 96 LEs               ; 96 LEs                 ; Yes        ; |Orion|receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|Raccum[6]                                                               ;
; 4:1                ; 96 bits   ; 192 LEs       ; 96 LEs               ; 96 LEs                 ; Yes        ; |Orion|receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|Raccum[7]                                                               ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Orion|network:network_inst|dhcp:dhcp_inst|length[3]                                                                                  ;
; 4:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |Orion|network:network_inst|udp_recv:udp_recv_inst|byte_no[4]                                                                         ;
; 4:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |Orion|network:network_inst|ip_recv:ip_recv_inst|byte_no[2]                                                                           ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |Orion|SPI:Alex_SPI_Tx|data_count[0]                                                                                                  ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Orion|Orion_ADC:ADC_SPI|bit_cnt[3]                                                                                                   ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |Orion|receiver2:MDC[7].receiver_instX|firX2R2:fir3|wstate[1]                                                                         ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |Orion|receiver2:MDC[6].receiver_instX|firX2R2:fir3|wstate[2]                                                                         ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |Orion|receiver2:MDC[5].receiver_instX|firX2R2:fir3|wstate[1]                                                                         ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |Orion|receiver2:MDC[4].receiver_instX|firX2R2:fir3|wstate[0]                                                                         ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |Orion|receiver2:MDC[3].receiver_instX|firX2R2:fir3|wstate[0]                                                                         ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |Orion|receiver2:MDC[2].receiver_instX|firX2R2:fir3|wstate[0]                                                                         ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |Orion|receiver2:receiver_inst1|firX2R2:fir3|wstate[1]                                                                                ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |Orion|receiver2:receiver_inst0|firX2R2:fir3|wstate[0]                                                                                ;
; 16:1               ; 2 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; Yes        ; |Orion|TLV320_SPI:TLV|latch_TLV_data[1]                                                                                               ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Orion|TLV320_SPI:TLV|bit_cnt[1]                                                                                                      ;
; 16:1               ; 3 bits    ; 30 LEs        ; 3 LEs                ; 27 LEs                 ; Yes        ; |Orion|Attenuator:Attenuator_ADC0|bit_count[0]                                                                                        ;
; 16:1               ; 3 bits    ; 30 LEs        ; 3 LEs                ; 27 LEs                 ; Yes        ; |Orion|Attenuator:Attenuator_ADC1|bit_count[1]                                                                                        ;
; 5:1                ; 16 bits   ; 48 LEs        ; 32 LEs               ; 16 LEs                 ; Yes        ; |Orion|audio_I2S:audio_I2S_inst|ramp_count[3]                                                                                         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Orion|sdr_send:sdr_send_inst|udp_tx_length[4]                                                                                        ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |Orion|sdr_send:sdr_send_inst|response_shift_reg[3]                                                                                   ;
; 4:1                ; 140 bits  ; 280 LEs       ; 140 LEs              ; 140 LEs                ; Yes        ; |Orion|sdr_send:sdr_send_inst|response_shift_reg[172]                                                                                 ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |Orion|profile:profile_CW|timer[9]                                                                                                    ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |Orion|profile:profile_sidetone|timer[11]                                                                                             ;
; 5:1                ; 16 bits   ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |Orion|network:network_inst|icmp:icmp_inst|length[3]                                                                                  ;
; 6:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |Orion|network:network_inst|ip_send:ip_send_inst|shift_reg[4]                                                                         ;
; 5:1                ; 3 bits    ; 9 LEs         ; 3 LEs                ; 6 LEs                  ; Yes        ; |Orion|network:network_inst|icmp:icmp_inst|byte_no[0]                                                                                 ;
; 17:1               ; 14 bits   ; 154 LEs       ; 14 LEs               ; 140 LEs                ; Yes        ; |Orion|ASMI_interface:ASMI_int_inst|page[8]                                                                                           ;
; 17:1               ; 9 bits    ; 99 LEs        ; 9 LEs                ; 90 LEs                 ; Yes        ; |Orion|ASMI_interface:ASMI_int_inst|byte_count[8]                                                                                     ;
; 17:1               ; 16 bits   ; 176 LEs       ; 16 LEs               ; 160 LEs                ; Yes        ; |Orion|ASMI_interface:ASMI_int_inst|checksum[8]                                                                                       ;
; 17:1               ; 8 bits    ; 88 LEs        ; 8 LEs                ; 80 LEs                 ; Yes        ; |Orion|ASMI_interface:ASMI_int_inst|address[12]                                                                                       ;
; 6:1                ; 16 bits   ; 64 LEs        ; 48 LEs               ; 16 LEs                 ; Yes        ; |Orion|network:network_inst|mac_send:mac_send_inst|shift_reg[58]                                                                      ;
; 6:1                ; 32 bits   ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; Yes        ; |Orion|network:network_inst|mac_send:mac_send_inst|shift_reg[94]                                                                      ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |Orion|network:network_inst|icmp:icmp_inst|sum[6]                                                                                     ;
; 5:1                ; 6 bits    ; 18 LEs        ; 6 LEs                ; 12 LEs                 ; Yes        ; |Orion|sdr_send:sdr_send_inst|Rx_sequence_number[1][2]                                                                                ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |Orion|sdr_send:sdr_send_inst|Rx_sequence_number[2][21]                                                                               ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |Orion|sdr_send:sdr_send_inst|Rx_sequence_number[3][4]                                                                                ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |Orion|sdr_send:sdr_send_inst|Rx_sequence_number[4][25]                                                                               ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |Orion|sdr_send:sdr_send_inst|Rx_sequence_number[5][10]                                                                               ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |Orion|sdr_send:sdr_send_inst|Rx_sequence_number[6][21]                                                                               ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |Orion|sdr_send:sdr_send_inst|Rx_sequence_number[7][2]                                                                                ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |Orion|sdr_send:sdr_send_inst|CC_seq_number[0]                                                                                        ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |Orion|sdr_send:sdr_send_inst|mic_seq_number[29]                                                                                      ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |Orion|network:network_inst|arp:arp_inst|byte_no[3]                                                                                   ;
; 17:1               ; 2 bits    ; 22 LEs        ; 10 LEs               ; 12 LEs                 ; Yes        ; |Orion|Attenuator:Attenuator_ADC0|state[1]                                                                                            ;
; 17:1               ; 2 bits    ; 22 LEs        ; 14 LEs               ; 8 LEs                  ; Yes        ; |Orion|Attenuator:Attenuator_ADC0|state[2]                                                                                            ;
; 17:1               ; 2 bits    ; 22 LEs        ; 10 LEs               ; 12 LEs                 ; Yes        ; |Orion|Attenuator:Attenuator_ADC1|state[1]                                                                                            ;
; 17:1               ; 2 bits    ; 22 LEs        ; 14 LEs               ; 8 LEs                  ; Yes        ; |Orion|Attenuator:Attenuator_ADC1|state[0]                                                                                            ;
; 5:1                ; 48 bits   ; 144 LEs       ; 96 LEs               ; 48 LEs                 ; Yes        ; |Orion|receiver2:receiver_inst0|firX2R2:fir3|Racc[4]                                                                                  ;
; 5:1                ; 48 bits   ; 144 LEs       ; 96 LEs               ; 48 LEs                 ; Yes        ; |Orion|receiver2:receiver_inst1|firX2R2:fir3|Iacc[21]                                                                                 ;
; 5:1                ; 48 bits   ; 144 LEs       ; 96 LEs               ; 48 LEs                 ; Yes        ; |Orion|receiver2:MDC[2].receiver_instX|firX2R2:fir3|Iacc[4]                                                                           ;
; 5:1                ; 48 bits   ; 144 LEs       ; 96 LEs               ; 48 LEs                 ; Yes        ; |Orion|receiver2:MDC[3].receiver_instX|firX2R2:fir3|Iacc[15]                                                                          ;
; 5:1                ; 48 bits   ; 144 LEs       ; 96 LEs               ; 48 LEs                 ; Yes        ; |Orion|receiver2:MDC[4].receiver_instX|firX2R2:fir3|Racc[21]                                                                          ;
; 5:1                ; 48 bits   ; 144 LEs       ; 96 LEs               ; 48 LEs                 ; Yes        ; |Orion|receiver2:MDC[5].receiver_instX|firX2R2:fir3|Racc[14]                                                                          ;
; 5:1                ; 48 bits   ; 144 LEs       ; 96 LEs               ; 48 LEs                 ; Yes        ; |Orion|receiver2:MDC[6].receiver_instX|firX2R2:fir3|Iacc[5]                                                                           ;
; 5:1                ; 48 bits   ; 144 LEs       ; 96 LEs               ; 48 LEs                 ; Yes        ; |Orion|receiver2:MDC[7].receiver_instX|firX2R2:fir3|Racc[18]                                                                          ;
; 7:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |Orion|audio_I2S:audio_I2S_inst|data_in_tmp[27]                                                                                       ;
; 6:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |Orion|sdr_receive:sdr_receive_inst|byte_no[7]                                                                                        ;
; 6:1                ; 5 bits    ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |Orion|network:network_inst|icmp:icmp_inst|skip[4]                                                                                    ;
; 6:1                ; 7 bits    ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |Orion|network:network_inst|eeprom:eeprom_inst|bit_no[1]                                                                              ;
; 18:1               ; 25 bits   ; 300 LEs       ; 25 LEs               ; 275 LEs                ; Yes        ; |Orion|ASMI_interface:ASMI_int_inst|reset_delay[14]                                                                                   ;
; 18:1               ; 8 bits    ; 96 LEs        ; 16 LEs               ; 80 LEs                 ; Yes        ; |Orion|ASMI_interface:ASMI_int_inst|address[23]                                                                                       ;
; 6:1                ; 24 bits   ; 96 LEs        ; 48 LEs               ; 48 LEs                 ; Yes        ; |Orion|network:network_inst|icmp:icmp_inst|sum[14]                                                                                    ;
; 6:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Orion|network:network_inst|rgmii_send:rgmii_send_inst|bytes_left[0]                                                                  ;
; 7:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |Orion|audio_I2S:audio_I2S_inst|data_in_tmp[5]                                                                                        ;
; 34:1               ; 5 bits    ; 110 LEs       ; 10 LEs               ; 100 LEs                ; Yes        ; |Orion|mic_I2S:mic_I2S_inst|TX_state[2]                                                                                               ;
; 19:1               ; 4 bits    ; 48 LEs        ; 4 LEs                ; 44 LEs                 ; Yes        ; |Orion|network:network_inst|dhcp_seconds_timer[2]                                                                                     ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |Orion|sdr_send:sdr_send_inst|wideband_count[1]                                                                                       ;
; 65:1               ; 17 bits   ; 731 LEs       ; 17 LEs               ; 714 LEs                ; Yes        ; |Orion|Mixed_audio[9]                                                                                                                 ;
; 65:1               ; 17 bits   ; 731 LEs       ; 17 LEs               ; 714 LEs                ; Yes        ; |Orion|Mixed_audio[27]                                                                                                                ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |Orion|profile:profile_CW|profile_count[3]                                                                                            ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |Orion|profile:profile_sidetone|profile_count[4]                                                                                      ;
; 20:1               ; 16 bits   ; 208 LEs       ; 32 LEs               ; 176 LEs                ; Yes        ; |Orion|network:network_inst|local_ip[24]                                                                                              ;
; 20:1               ; 16 bits   ; 208 LEs       ; 32 LEs               ; 176 LEs                ; Yes        ; |Orion|network:network_inst|local_ip[6]                                                                                               ;
; 8:1                ; 5 bits    ; 25 LEs        ; 10 LEs               ; 15 LEs                 ; Yes        ; |Orion|audio_I2S:audio_I2S_inst|data_count[4]                                                                                         ;
; 8:1                ; 8 bits    ; 40 LEs        ; 32 LEs               ; 8 LEs                  ; Yes        ; |Orion|Rx_fifo_ctrl:Rx1_fifo_ctrl_inst|data_out[1]                                                                                    ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |Orion|sdr_send:sdr_send_inst|byte_no[5]                                                                                              ;
; 8:1                ; 32 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |Orion|sdr_send:sdr_send_inst|Rx_sequence_number[0][3]                                                                                ;
; 8:1                ; 26 bits   ; 130 LEs       ; 26 LEs               ; 104 LEs                ; Yes        ; |Orion|sdr_send:sdr_send_inst|Rx_sequence_number[1][27]                                                                               ;
; 8:1                ; 8 bits    ; 40 LEs        ; 32 LEs               ; 8 LEs                  ; Yes        ; |Orion|Rx_fifo_ctrl:p[2].Rx0_fifo_ctrl_inst|data_out[0]                                                                               ;
; 8:1                ; 8 bits    ; 40 LEs        ; 32 LEs               ; 8 LEs                  ; Yes        ; |Orion|Rx_fifo_ctrl:p[3].Rx0_fifo_ctrl_inst|data_out[2]                                                                               ;
; 8:1                ; 8 bits    ; 40 LEs        ; 32 LEs               ; 8 LEs                  ; Yes        ; |Orion|Rx_fifo_ctrl:p[4].Rx0_fifo_ctrl_inst|data_out[3]                                                                               ;
; 8:1                ; 8 bits    ; 40 LEs        ; 32 LEs               ; 8 LEs                  ; Yes        ; |Orion|Rx_fifo_ctrl:p[5].Rx0_fifo_ctrl_inst|data_out[7]                                                                               ;
; 8:1                ; 8 bits    ; 40 LEs        ; 32 LEs               ; 8 LEs                  ; Yes        ; |Orion|Rx_fifo_ctrl:p[6].Rx0_fifo_ctrl_inst|data_out[0]                                                                               ;
; 8:1                ; 8 bits    ; 40 LEs        ; 32 LEs               ; 8 LEs                  ; Yes        ; |Orion|Rx_fifo_ctrl:p[7].Rx0_fifo_ctrl_inst|data_out[4]                                                                               ;
; 8:1                ; 32 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |Orion|sdr_send:sdr_send_inst|spec_seq_number[19]                                                                                     ;
; 36:1               ; 8 bits    ; 192 LEs       ; 168 LEs              ; 24 LEs                 ; Yes        ; |Orion|network:network_inst|mac_send:mac_send_inst|shift_reg[6]                                                                       ;
; 9:1                ; 3 bits    ; 18 LEs        ; 6 LEs                ; 12 LEs                 ; Yes        ; |Orion|network:network_inst|mac_recv:mac_recv_inst|byte_no[2]                                                                         ;
; 7:1                ; 18 bits   ; 72 LEs        ; 18 LEs               ; 54 LEs                 ; Yes        ; |Orion|iambic:iambic_inst|delay[13]                                                                                                   ;
; 513:1              ; 8 bits    ; 2736 LEs      ; 8 LEs                ; 2728 LEs               ; Yes        ; |Orion|network:network_inst|dhcp:dhcp_inst|skip[5]                                                                                    ;
; 21:1               ; 22 bits   ; 308 LEs       ; 22 LEs               ; 286 LEs                ; Yes        ; |Orion|network:network_inst|dhcp_timer[21]                                                                                            ;
; 9:1                ; 4 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |Orion|network:network_inst|mac_send:mac_send_inst|byte_no[1]                                                                         ;
; 23:1               ; 2 bits    ; 30 LEs        ; 14 LEs               ; 16 LEs                 ; Yes        ; |Orion|ASMI_interface:ASMI_int_inst|state[3]                                                                                          ;
; 9:1                ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |Orion|sdr_receive:sdr_receive_inst|phasecnt[7]                                                                                       ;
; 11:1               ; 2 bits    ; 14 LEs        ; 4 LEs                ; 10 LEs                 ; Yes        ; |Orion|network:network_inst|mac_send:mac_send_inst|byte_no[0]                                                                         ;
; 23:1               ; 18 bits   ; 270 LEs       ; 72 LEs               ; 198 LEs                ; Yes        ; |Orion|network:network_inst|dhcp_renew_timer[13]                                                                                      ;
; 259:1              ; 7 bits    ; 1204 LEs      ; 14 LEs               ; 1190 LEs               ; Yes        ; |Orion|sdr_receive:sdr_receive_inst|phaseval[2]                                                                                       ;
; 15:1               ; 8 bits    ; 80 LEs        ; 64 LEs               ; 16 LEs                 ; Yes        ; |Orion|Rx_fifo_ctrl0:Rx0_fifo_ctrl_inst|data_out[1]                                                                                   ;
; 520:1              ; 2 bits    ; 692 LEs       ; 44 LEs               ; 648 LEs                ; Yes        ; |Orion|network:network_inst|dhcp:dhcp_inst|tx_data[4]                                                                                 ;
; 520:1              ; 2 bits    ; 692 LEs       ; 40 LEs               ; 652 LEs                ; Yes        ; |Orion|network:network_inst|dhcp:dhcp_inst|tx_data[7]                                                                                 ;
; 520:1              ; 2 bits    ; 692 LEs       ; 48 LEs               ; 644 LEs                ; Yes        ; |Orion|network:network_inst|dhcp:dhcp_inst|tx_data[3]                                                                                 ;
; 14:1               ; 3 bits    ; 27 LEs        ; 18 LEs               ; 9 LEs                  ; Yes        ; |Orion|sdr_send:sdr_send_inst|state[0]                                                                                                ;
; 14:1               ; 2 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; Yes        ; |Orion|sdr_send:sdr_send_inst|state[2]                                                                                                ;
; 115:1              ; 3 bits    ; 228 LEs       ; 96 LEs               ; 132 LEs                ; Yes        ; |Orion|sdr_send:sdr_send_inst|tx_data[7]                                                                                              ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |Orion|network:network_inst|destination_ip[14]                                                                                        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |Orion|byte_to_48bits:IQ_byte_to_48bits_inst|byte_number                                                                              ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |Orion|byte_to_32bits:Audio_byte_to_32bits_inst|byte_number                                                                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Orion|Rx_fifo_ctrl:Rx1_fifo_ctrl_inst|state                                                                                          ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |Orion|network:network_inst|arp:arp_inst|Mux2                                                                                         ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |Orion|I[6]                                                                                                                           ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Orion|Rx_fifo_ctrl:p[7].Rx0_fifo_ctrl_inst|state                                                                                     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Orion|Rx_fifo_ctrl:p[6].Rx0_fifo_ctrl_inst|state                                                                                     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Orion|Rx_fifo_ctrl:p[5].Rx0_fifo_ctrl_inst|state                                                                                     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Orion|Rx_fifo_ctrl:p[4].Rx0_fifo_ctrl_inst|state                                                                                     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Orion|Rx_fifo_ctrl:p[3].Rx0_fifo_ctrl_inst|state                                                                                     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Orion|Rx_fifo_ctrl:p[2].Rx0_fifo_ctrl_inst|state                                                                                     ;
; 8:1                ; 8 bits    ; 40 LEs        ; 32 LEs               ; 8 LEs                  ; No         ; |Orion|network:network_inst|mac_recv:mac_recv_inst|Mux1                                                                               ;
; 8:1                ; 32 bits   ; 160 LEs       ; 160 LEs              ; 0 LEs                  ; No         ; |Orion|sdr_send:sdr_send_inst|Mux50                                                                                                   ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; No         ; |Orion|CC_encoder:CC_encoder_inst|state                                                                                               ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; No         ; |Orion|audio_I2S:audio_I2S_inst|ramp_dir                                                                                              ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; No         ; |Orion|network:network_inst|eeprom:eeprom_inst|Selector10                                                                             ;
; 16:1               ; 4 bits    ; 40 LEs        ; 32 LEs               ; 8 LEs                  ; No         ; |Orion|receiver2:receiver_inst0|cic:varcic_inst_Q1|Mux6                                                                               ;
; 16:1               ; 6 bits    ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; No         ; |Orion|receiver2:receiver_inst0|cic:varcic_inst_Q1|Mux9                                                                               ;
; 16:1               ; 4 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |Orion|receiver2:receiver_inst0|cic:varcic_inst_Q1|Mux10                                                                              ;
; 16:1               ; 34 bits   ; 340 LEs       ; 340 LEs              ; 0 LEs                  ; No         ; |Orion|receiver2:receiver_inst0|cic:varcic_inst_Q1|Mux23                                                                              ;
; 16:1               ; 4 bits    ; 40 LEs        ; 32 LEs               ; 8 LEs                  ; No         ; |Orion|receiver2:receiver_inst1|cic:varcic_inst_I1|Mux5                                                                               ;
; 16:1               ; 6 bits    ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; No         ; |Orion|receiver2:receiver_inst1|cic:varcic_inst_Q1|Mux8                                                                               ;
; 16:1               ; 4 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |Orion|receiver2:receiver_inst1|cic:varcic_inst_Q1|Mux11                                                                              ;
; 16:1               ; 34 bits   ; 340 LEs       ; 340 LEs              ; 0 LEs                  ; No         ; |Orion|receiver2:receiver_inst1|cic:varcic_inst_Q1|Mux23                                                                              ;
; 16:1               ; 4 bits    ; 40 LEs        ; 32 LEs               ; 8 LEs                  ; No         ; |Orion|receiver2:MDC[2].receiver_instX|cic:varcic_inst_Q1|Mux6                                                                        ;
; 16:1               ; 6 bits    ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; No         ; |Orion|receiver2:MDC[2].receiver_instX|cic:varcic_inst_I1|Mux9                                                                        ;
; 16:1               ; 4 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |Orion|receiver2:MDC[2].receiver_instX|cic:varcic_inst_I1|Mux11                                                                       ;
; 16:1               ; 34 bits   ; 340 LEs       ; 340 LEs              ; 0 LEs                  ; No         ; |Orion|receiver2:MDC[2].receiver_instX|cic:varcic_inst_I1|Mux21                                                                       ;
; 16:1               ; 4 bits    ; 40 LEs        ; 32 LEs               ; 8 LEs                  ; No         ; |Orion|receiver2:MDC[3].receiver_instX|cic:varcic_inst_I1|Mux6                                                                        ;
; 16:1               ; 6 bits    ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; No         ; |Orion|receiver2:MDC[3].receiver_instX|cic:varcic_inst_Q1|Mux8                                                                        ;
; 16:1               ; 4 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |Orion|receiver2:MDC[3].receiver_instX|cic:varcic_inst_Q1|Mux11                                                                       ;
; 16:1               ; 34 bits   ; 340 LEs       ; 340 LEs              ; 0 LEs                  ; No         ; |Orion|receiver2:MDC[3].receiver_instX|cic:varcic_inst_I1|Mux13                                                                       ;
; 16:1               ; 4 bits    ; 40 LEs        ; 32 LEs               ; 8 LEs                  ; No         ; |Orion|receiver2:MDC[4].receiver_instX|cic:varcic_inst_Q1|Mux5                                                                        ;
; 16:1               ; 6 bits    ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; No         ; |Orion|receiver2:MDC[4].receiver_instX|cic:varcic_inst_I1|Mux9                                                                        ;
; 16:1               ; 4 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |Orion|receiver2:MDC[4].receiver_instX|cic:varcic_inst_Q1|Mux11                                                                       ;
; 16:1               ; 34 bits   ; 340 LEs       ; 340 LEs              ; 0 LEs                  ; No         ; |Orion|receiver2:MDC[4].receiver_instX|cic:varcic_inst_I1|Mux16                                                                       ;
; 16:1               ; 4 bits    ; 40 LEs        ; 32 LEs               ; 8 LEs                  ; No         ; |Orion|receiver2:MDC[5].receiver_instX|cic:varcic_inst_Q1|Mux5                                                                        ;
; 16:1               ; 6 bits    ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; No         ; |Orion|receiver2:MDC[5].receiver_instX|cic:varcic_inst_I1|Mux9                                                                        ;
; 16:1               ; 4 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |Orion|receiver2:MDC[5].receiver_instX|cic:varcic_inst_I1|Mux10                                                                       ;
; 16:1               ; 34 bits   ; 340 LEs       ; 340 LEs              ; 0 LEs                  ; No         ; |Orion|receiver2:MDC[5].receiver_instX|cic:varcic_inst_Q1|Mux26                                                                       ;
; 16:1               ; 4 bits    ; 40 LEs        ; 32 LEs               ; 8 LEs                  ; No         ; |Orion|receiver2:MDC[6].receiver_instX|cic:varcic_inst_Q1|Mux5                                                                        ;
; 16:1               ; 6 bits    ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; No         ; |Orion|receiver2:MDC[6].receiver_instX|cic:varcic_inst_Q1|Mux7                                                                        ;
; 16:1               ; 4 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |Orion|receiver2:MDC[6].receiver_instX|cic:varcic_inst_I1|Mux10                                                                       ;
; 16:1               ; 34 bits   ; 340 LEs       ; 340 LEs              ; 0 LEs                  ; No         ; |Orion|receiver2:MDC[6].receiver_instX|cic:varcic_inst_Q1|Mux19                                                                       ;
; 16:1               ; 4 bits    ; 40 LEs        ; 32 LEs               ; 8 LEs                  ; No         ; |Orion|receiver2:MDC[7].receiver_instX|cic:varcic_inst_Q1|Mux5                                                                        ;
; 16:1               ; 6 bits    ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; No         ; |Orion|receiver2:MDC[7].receiver_instX|cic:varcic_inst_I1|Mux9                                                                        ;
; 16:1               ; 4 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |Orion|receiver2:MDC[7].receiver_instX|cic:varcic_inst_I1|Mux10                                                                       ;
; 16:1               ; 34 bits   ; 340 LEs       ; 340 LEs              ; 0 LEs                  ; No         ; |Orion|receiver2:MDC[7].receiver_instX|cic:varcic_inst_I1|Mux14                                                                       ;
; 6:1                ; 4 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; No         ; |Orion|network:network_inst|tx_protocol                                                                                               ;
; 32:1               ; 18 bits   ; 378 LEs       ; 198 LEs              ; 180 LEs                ; No         ; |Orion|receiver2:receiver_inst0|cic:cic_inst_I2|Mux19                                                                                 ;
; 32:1               ; 2 bits    ; 42 LEs        ; 28 LEs               ; 14 LEs                 ; No         ; |Orion|receiver2:receiver_inst0|cic:cic_inst_Q2|Mux22                                                                                 ;
; 32:1               ; 2 bits    ; 42 LEs        ; 24 LEs               ; 18 LEs                 ; No         ; |Orion|receiver2:receiver_inst0|cic:cic_inst_I2|Mux12                                                                                 ;
; 32:1               ; 2 bits    ; 42 LEs        ; 26 LEs               ; 16 LEs                 ; No         ; |Orion|receiver2:receiver_inst0|cic:cic_inst_I2|Mux11                                                                                 ;
; 32:1               ; 2 bits    ; 42 LEs        ; 26 LEs               ; 16 LEs                 ; No         ; |Orion|receiver2:receiver_inst0|cic:cic_inst_Q2|Mux10                                                                                 ;
; 32:1               ; 2 bits    ; 42 LEs        ; 28 LEs               ; 14 LEs                 ; No         ; |Orion|receiver2:receiver_inst0|cic:cic_inst_Q2|Mux9                                                                                  ;
; 32:1               ; 2 bits    ; 42 LEs        ; 28 LEs               ; 14 LEs                 ; No         ; |Orion|receiver2:receiver_inst0|cic:cic_inst_Q2|Mux8                                                                                  ;
; 32:1               ; 2 bits    ; 42 LEs        ; 30 LEs               ; 12 LEs                 ; No         ; |Orion|receiver2:receiver_inst0|cic:cic_inst_Q2|Mux7                                                                                  ;
; 32:1               ; 2 bits    ; 42 LEs        ; 30 LEs               ; 12 LEs                 ; No         ; |Orion|receiver2:receiver_inst0|cic:cic_inst_I2|Mux6                                                                                  ;
; 18:1               ; 2 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |Orion|receiver2:receiver_inst0|cic:cic_inst_Q2|Mux23                                                                                 ;
; 32:1               ; 2 bits    ; 42 LEs        ; 32 LEs               ; 10 LEs                 ; No         ; |Orion|receiver2:receiver_inst0|cic:cic_inst_I2|Mux5                                                                                  ;
; 32:1               ; 18 bits   ; 378 LEs       ; 198 LEs              ; 180 LEs                ; No         ; |Orion|receiver2:receiver_inst1|cic:cic_inst_Q2|Mux19                                                                                 ;
; 32:1               ; 2 bits    ; 42 LEs        ; 28 LEs               ; 14 LEs                 ; No         ; |Orion|receiver2:receiver_inst1|cic:cic_inst_I2|Mux22                                                                                 ;
; 32:1               ; 2 bits    ; 42 LEs        ; 24 LEs               ; 18 LEs                 ; No         ; |Orion|receiver2:receiver_inst1|cic:cic_inst_Q2|Mux12                                                                                 ;
; 32:1               ; 2 bits    ; 42 LEs        ; 26 LEs               ; 16 LEs                 ; No         ; |Orion|receiver2:receiver_inst1|cic:cic_inst_Q2|Mux11                                                                                 ;
; 32:1               ; 2 bits    ; 42 LEs        ; 26 LEs               ; 16 LEs                 ; No         ; |Orion|receiver2:receiver_inst1|cic:cic_inst_Q2|Mux10                                                                                 ;
; 32:1               ; 2 bits    ; 42 LEs        ; 28 LEs               ; 14 LEs                 ; No         ; |Orion|receiver2:receiver_inst1|cic:cic_inst_Q2|Mux9                                                                                  ;
; 32:1               ; 2 bits    ; 42 LEs        ; 28 LEs               ; 14 LEs                 ; No         ; |Orion|receiver2:receiver_inst1|cic:cic_inst_Q2|Mux8                                                                                  ;
; 32:1               ; 2 bits    ; 42 LEs        ; 30 LEs               ; 12 LEs                 ; No         ; |Orion|receiver2:receiver_inst1|cic:cic_inst_Q2|Mux7                                                                                  ;
; 32:1               ; 2 bits    ; 42 LEs        ; 30 LEs               ; 12 LEs                 ; No         ; |Orion|receiver2:receiver_inst1|cic:cic_inst_Q2|Mux6                                                                                  ;
; 18:1               ; 2 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |Orion|receiver2:receiver_inst1|cic:cic_inst_I2|Mux23                                                                                 ;
; 32:1               ; 2 bits    ; 42 LEs        ; 32 LEs               ; 10 LEs                 ; No         ; |Orion|receiver2:receiver_inst1|cic:cic_inst_Q2|Mux5                                                                                  ;
; 32:1               ; 18 bits   ; 378 LEs       ; 198 LEs              ; 180 LEs                ; No         ; |Orion|receiver2:MDC[2].receiver_instX|cic:cic_inst_I2|Mux15                                                                          ;
; 32:1               ; 2 bits    ; 42 LEs        ; 28 LEs               ; 14 LEs                 ; No         ; |Orion|receiver2:MDC[2].receiver_instX|cic:cic_inst_Q2|Mux22                                                                          ;
; 32:1               ; 2 bits    ; 42 LEs        ; 24 LEs               ; 18 LEs                 ; No         ; |Orion|receiver2:MDC[2].receiver_instX|cic:cic_inst_Q2|Mux12                                                                          ;
; 32:1               ; 2 bits    ; 42 LEs        ; 26 LEs               ; 16 LEs                 ; No         ; |Orion|receiver2:MDC[2].receiver_instX|cic:cic_inst_Q2|Mux11                                                                          ;
; 32:1               ; 2 bits    ; 42 LEs        ; 26 LEs               ; 16 LEs                 ; No         ; |Orion|receiver2:MDC[2].receiver_instX|cic:cic_inst_I2|Mux10                                                                          ;
; 32:1               ; 2 bits    ; 42 LEs        ; 28 LEs               ; 14 LEs                 ; No         ; |Orion|receiver2:MDC[2].receiver_instX|cic:cic_inst_I2|Mux9                                                                           ;
; 32:1               ; 2 bits    ; 42 LEs        ; 28 LEs               ; 14 LEs                 ; No         ; |Orion|receiver2:MDC[2].receiver_instX|cic:cic_inst_I2|Mux8                                                                           ;
; 32:1               ; 2 bits    ; 42 LEs        ; 30 LEs               ; 12 LEs                 ; No         ; |Orion|receiver2:MDC[2].receiver_instX|cic:cic_inst_I2|Mux7                                                                           ;
; 32:1               ; 2 bits    ; 42 LEs        ; 30 LEs               ; 12 LEs                 ; No         ; |Orion|receiver2:MDC[2].receiver_instX|cic:cic_inst_I2|Mux6                                                                           ;
; 18:1               ; 2 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |Orion|receiver2:MDC[2].receiver_instX|cic:cic_inst_Q2|Mux23                                                                          ;
; 32:1               ; 2 bits    ; 42 LEs        ; 32 LEs               ; 10 LEs                 ; No         ; |Orion|receiver2:MDC[2].receiver_instX|cic:cic_inst_I2|Mux5                                                                           ;
; 32:1               ; 18 bits   ; 378 LEs       ; 198 LEs              ; 180 LEs                ; No         ; |Orion|receiver2:MDC[3].receiver_instX|cic:cic_inst_Q2|Mux20                                                                          ;
; 32:1               ; 2 bits    ; 42 LEs        ; 28 LEs               ; 14 LEs                 ; No         ; |Orion|receiver2:MDC[3].receiver_instX|cic:cic_inst_Q2|Mux22                                                                          ;
; 32:1               ; 2 bits    ; 42 LEs        ; 24 LEs               ; 18 LEs                 ; No         ; |Orion|receiver2:MDC[3].receiver_instX|cic:cic_inst_I2|Mux12                                                                          ;
; 32:1               ; 2 bits    ; 42 LEs        ; 26 LEs               ; 16 LEs                 ; No         ; |Orion|receiver2:MDC[3].receiver_instX|cic:cic_inst_I2|Mux11                                                                          ;
; 32:1               ; 2 bits    ; 42 LEs        ; 26 LEs               ; 16 LEs                 ; No         ; |Orion|receiver2:MDC[3].receiver_instX|cic:cic_inst_I2|Mux10                                                                          ;
; 32:1               ; 2 bits    ; 42 LEs        ; 28 LEs               ; 14 LEs                 ; No         ; |Orion|receiver2:MDC[3].receiver_instX|cic:cic_inst_I2|Mux9                                                                           ;
; 32:1               ; 2 bits    ; 42 LEs        ; 28 LEs               ; 14 LEs                 ; No         ; |Orion|receiver2:MDC[3].receiver_instX|cic:cic_inst_I2|Mux8                                                                           ;
; 32:1               ; 2 bits    ; 42 LEs        ; 30 LEs               ; 12 LEs                 ; No         ; |Orion|receiver2:MDC[3].receiver_instX|cic:cic_inst_I2|Mux7                                                                           ;
; 32:1               ; 2 bits    ; 42 LEs        ; 30 LEs               ; 12 LEs                 ; No         ; |Orion|receiver2:MDC[3].receiver_instX|cic:cic_inst_I2|Mux6                                                                           ;
; 18:1               ; 2 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |Orion|receiver2:MDC[3].receiver_instX|cic:cic_inst_Q2|Mux23                                                                          ;
; 32:1               ; 2 bits    ; 42 LEs        ; 32 LEs               ; 10 LEs                 ; No         ; |Orion|receiver2:MDC[3].receiver_instX|cic:cic_inst_I2|Mux5                                                                           ;
; 32:1               ; 18 bits   ; 378 LEs       ; 198 LEs              ; 180 LEs                ; No         ; |Orion|receiver2:MDC[4].receiver_instX|cic:cic_inst_Q2|Mux18                                                                          ;
; 32:1               ; 2 bits    ; 42 LEs        ; 28 LEs               ; 14 LEs                 ; No         ; |Orion|receiver2:MDC[4].receiver_instX|cic:cic_inst_Q2|Mux22                                                                          ;
; 32:1               ; 2 bits    ; 42 LEs        ; 24 LEs               ; 18 LEs                 ; No         ; |Orion|receiver2:MDC[4].receiver_instX|cic:cic_inst_Q2|Mux12                                                                          ;
; 32:1               ; 2 bits    ; 42 LEs        ; 26 LEs               ; 16 LEs                 ; No         ; |Orion|receiver2:MDC[4].receiver_instX|cic:cic_inst_Q2|Mux11                                                                          ;
; 32:1               ; 2 bits    ; 42 LEs        ; 26 LEs               ; 16 LEs                 ; No         ; |Orion|receiver2:MDC[4].receiver_instX|cic:cic_inst_Q2|Mux10                                                                          ;
; 32:1               ; 2 bits    ; 42 LEs        ; 28 LEs               ; 14 LEs                 ; No         ; |Orion|receiver2:MDC[4].receiver_instX|cic:cic_inst_Q2|Mux9                                                                           ;
; 32:1               ; 2 bits    ; 42 LEs        ; 28 LEs               ; 14 LEs                 ; No         ; |Orion|receiver2:MDC[4].receiver_instX|cic:cic_inst_I2|Mux8                                                                           ;
; 32:1               ; 2 bits    ; 42 LEs        ; 30 LEs               ; 12 LEs                 ; No         ; |Orion|receiver2:MDC[4].receiver_instX|cic:cic_inst_I2|Mux7                                                                           ;
; 32:1               ; 2 bits    ; 42 LEs        ; 30 LEs               ; 12 LEs                 ; No         ; |Orion|receiver2:MDC[4].receiver_instX|cic:cic_inst_I2|Mux6                                                                           ;
; 18:1               ; 2 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |Orion|receiver2:MDC[4].receiver_instX|cic:cic_inst_Q2|Mux23                                                                          ;
; 32:1               ; 2 bits    ; 42 LEs        ; 32 LEs               ; 10 LEs                 ; No         ; |Orion|receiver2:MDC[4].receiver_instX|cic:cic_inst_I2|Mux5                                                                           ;
; 32:1               ; 18 bits   ; 378 LEs       ; 198 LEs              ; 180 LEs                ; No         ; |Orion|receiver2:MDC[5].receiver_instX|cic:cic_inst_I2|Mux13                                                                          ;
; 32:1               ; 2 bits    ; 42 LEs        ; 28 LEs               ; 14 LEs                 ; No         ; |Orion|receiver2:MDC[5].receiver_instX|cic:cic_inst_I2|Mux22                                                                          ;
; 32:1               ; 2 bits    ; 42 LEs        ; 24 LEs               ; 18 LEs                 ; No         ; |Orion|receiver2:MDC[5].receiver_instX|cic:cic_inst_I2|Mux12                                                                          ;
; 32:1               ; 2 bits    ; 42 LEs        ; 26 LEs               ; 16 LEs                 ; No         ; |Orion|receiver2:MDC[5].receiver_instX|cic:cic_inst_Q2|Mux11                                                                          ;
; 32:1               ; 2 bits    ; 42 LEs        ; 26 LEs               ; 16 LEs                 ; No         ; |Orion|receiver2:MDC[5].receiver_instX|cic:cic_inst_Q2|Mux10                                                                          ;
; 32:1               ; 2 bits    ; 42 LEs        ; 28 LEs               ; 14 LEs                 ; No         ; |Orion|receiver2:MDC[5].receiver_instX|cic:cic_inst_I2|Mux9                                                                           ;
; 32:1               ; 2 bits    ; 42 LEs        ; 28 LEs               ; 14 LEs                 ; No         ; |Orion|receiver2:MDC[5].receiver_instX|cic:cic_inst_I2|Mux8                                                                           ;
; 32:1               ; 2 bits    ; 42 LEs        ; 30 LEs               ; 12 LEs                 ; No         ; |Orion|receiver2:MDC[5].receiver_instX|cic:cic_inst_I2|Mux7                                                                           ;
; 32:1               ; 2 bits    ; 42 LEs        ; 30 LEs               ; 12 LEs                 ; No         ; |Orion|receiver2:MDC[5].receiver_instX|cic:cic_inst_I2|Mux6                                                                           ;
; 18:1               ; 2 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |Orion|receiver2:MDC[5].receiver_instX|cic:cic_inst_Q2|Mux23                                                                          ;
; 32:1               ; 2 bits    ; 42 LEs        ; 32 LEs               ; 10 LEs                 ; No         ; |Orion|receiver2:MDC[5].receiver_instX|cic:cic_inst_Q2|Mux5                                                                           ;
; 32:1               ; 18 bits   ; 378 LEs       ; 198 LEs              ; 180 LEs                ; No         ; |Orion|receiver2:MDC[6].receiver_instX|cic:cic_inst_Q2|Mux21                                                                          ;
; 32:1               ; 2 bits    ; 42 LEs        ; 28 LEs               ; 14 LEs                 ; No         ; |Orion|receiver2:MDC[6].receiver_instX|cic:cic_inst_Q2|Mux22                                                                          ;
; 32:1               ; 2 bits    ; 42 LEs        ; 24 LEs               ; 18 LEs                 ; No         ; |Orion|receiver2:MDC[6].receiver_instX|cic:cic_inst_I2|Mux12                                                                          ;
; 32:1               ; 2 bits    ; 42 LEs        ; 26 LEs               ; 16 LEs                 ; No         ; |Orion|receiver2:MDC[6].receiver_instX|cic:cic_inst_Q2|Mux11                                                                          ;
; 32:1               ; 2 bits    ; 42 LEs        ; 26 LEs               ; 16 LEs                 ; No         ; |Orion|receiver2:MDC[6].receiver_instX|cic:cic_inst_Q2|Mux10                                                                          ;
; 32:1               ; 2 bits    ; 42 LEs        ; 28 LEs               ; 14 LEs                 ; No         ; |Orion|receiver2:MDC[6].receiver_instX|cic:cic_inst_Q2|Mux9                                                                           ;
; 32:1               ; 2 bits    ; 42 LEs        ; 28 LEs               ; 14 LEs                 ; No         ; |Orion|receiver2:MDC[6].receiver_instX|cic:cic_inst_I2|Mux8                                                                           ;
; 32:1               ; 2 bits    ; 42 LEs        ; 30 LEs               ; 12 LEs                 ; No         ; |Orion|receiver2:MDC[6].receiver_instX|cic:cic_inst_Q2|Mux7                                                                           ;
; 32:1               ; 2 bits    ; 42 LEs        ; 30 LEs               ; 12 LEs                 ; No         ; |Orion|receiver2:MDC[6].receiver_instX|cic:cic_inst_I2|Mux6                                                                           ;
; 18:1               ; 2 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |Orion|receiver2:MDC[6].receiver_instX|cic:cic_inst_I2|Mux23                                                                          ;
; 32:1               ; 2 bits    ; 42 LEs        ; 32 LEs               ; 10 LEs                 ; No         ; |Orion|receiver2:MDC[6].receiver_instX|cic:cic_inst_I2|Mux5                                                                           ;
; 32:1               ; 18 bits   ; 378 LEs       ; 198 LEs              ; 180 LEs                ; No         ; |Orion|receiver2:MDC[7].receiver_instX|cic:cic_inst_Q2|Mux20                                                                          ;
; 32:1               ; 2 bits    ; 42 LEs        ; 28 LEs               ; 14 LEs                 ; No         ; |Orion|receiver2:MDC[7].receiver_instX|cic:cic_inst_Q2|Mux22                                                                          ;
; 32:1               ; 2 bits    ; 42 LEs        ; 24 LEs               ; 18 LEs                 ; No         ; |Orion|receiver2:MDC[7].receiver_instX|cic:cic_inst_I2|Mux12                                                                          ;
; 32:1               ; 2 bits    ; 42 LEs        ; 26 LEs               ; 16 LEs                 ; No         ; |Orion|receiver2:MDC[7].receiver_instX|cic:cic_inst_I2|Mux11                                                                          ;
; 32:1               ; 2 bits    ; 42 LEs        ; 26 LEs               ; 16 LEs                 ; No         ; |Orion|receiver2:MDC[7].receiver_instX|cic:cic_inst_Q2|Mux10                                                                          ;
; 32:1               ; 2 bits    ; 42 LEs        ; 28 LEs               ; 14 LEs                 ; No         ; |Orion|receiver2:MDC[7].receiver_instX|cic:cic_inst_Q2|Mux9                                                                           ;
; 32:1               ; 2 bits    ; 42 LEs        ; 28 LEs               ; 14 LEs                 ; No         ; |Orion|receiver2:MDC[7].receiver_instX|cic:cic_inst_Q2|Mux8                                                                           ;
; 32:1               ; 2 bits    ; 42 LEs        ; 30 LEs               ; 12 LEs                 ; No         ; |Orion|receiver2:MDC[7].receiver_instX|cic:cic_inst_Q2|Mux7                                                                           ;
; 32:1               ; 2 bits    ; 42 LEs        ; 30 LEs               ; 12 LEs                 ; No         ; |Orion|receiver2:MDC[7].receiver_instX|cic:cic_inst_I2|Mux6                                                                           ;
; 18:1               ; 2 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |Orion|receiver2:MDC[7].receiver_instX|cic:cic_inst_I2|Mux23                                                                          ;
; 32:1               ; 2 bits    ; 42 LEs        ; 32 LEs               ; 10 LEs                 ; No         ; |Orion|receiver2:MDC[7].receiver_instX|cic:cic_inst_I2|Mux5                                                                           ;
; 6:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |Orion|network:network_inst|udp_recv:udp_recv_inst|state                                                                              ;
; 37:1               ; 2 bits    ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |Orion|receiver2:receiver_inst0|cic:varcic_inst_Q1|Mux29                                                                              ;
; 37:1               ; 2 bits    ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |Orion|receiver2:receiver_inst1|cic:varcic_inst_I1|Mux29                                                                              ;
; 37:1               ; 2 bits    ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |Orion|receiver2:MDC[2].receiver_instX|cic:varcic_inst_I1|Mux29                                                                       ;
; 37:1               ; 2 bits    ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |Orion|receiver2:MDC[3].receiver_instX|cic:varcic_inst_I1|Mux29                                                                       ;
; 37:1               ; 2 bits    ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |Orion|receiver2:MDC[4].receiver_instX|cic:varcic_inst_Q1|Mux29                                                                       ;
; 37:1               ; 2 bits    ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |Orion|receiver2:MDC[5].receiver_instX|cic:varcic_inst_I1|Mux29                                                                       ;
; 37:1               ; 2 bits    ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |Orion|receiver2:MDC[6].receiver_instX|cic:varcic_inst_I1|Mux29                                                                       ;
; 37:1               ; 2 bits    ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |Orion|receiver2:MDC[7].receiver_instX|cic:varcic_inst_I1|Mux29                                                                       ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |Orion|network:network_inst|rgmii_send:rgmii_send_inst|Selector2                                                                      ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |Orion|network:network_inst|udp_recv:udp_recv_inst|state                                                                              ;
; 7:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |Orion|network:network_inst|phy_cfg:phy_cfg_inst|mdio:mdio_inst|Selector7                                                             ;
; 8:1                ; 2 bits    ; 10 LEs        ; 4 LEs                ; 6 LEs                  ; No         ; |Orion|audio_I2S:audio_I2S_inst|state                                                                                                 ;
; 9:1                ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; No         ; |Orion|audio_I2S:audio_I2S_inst|state                                                                                                 ;
; 9:1                ; 3 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; No         ; |Orion|Rx_fifo_ctrl0:Rx0_fifo_ctrl_inst|state                                                                                         ;
; 10:1               ; 6 bits    ; 36 LEs        ; 6 LEs                ; 30 LEs                 ; No         ; |Orion|sdr_send:sdr_send_inst|port_ID                                                                                                 ;
; 7:1                ; 3 bits    ; 12 LEs        ; 9 LEs                ; 3 LEs                  ; No         ; |Orion|network:network_inst|dhcp:dhcp_inst|Selector22                                                                                 ;
; 7:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |Orion|network:network_inst|dhcp:dhcp_inst|Selector23                                                                                 ;
; 8:1                ; 3 bits    ; 15 LEs        ; 6 LEs                ; 9 LEs                  ; No         ; |Orion|profile:profile_sidetone|Selector28                                                                                            ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |Orion|network:network_inst|mac_send:mac_send_inst|state                                                                              ;
; 41:1               ; 2 bits    ; 54 LEs        ; 4 LEs                ; 50 LEs                 ; No         ; |Orion|General_CC:General_CC_inst|Selector0                                                                                           ;
; 10:1               ; 2 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |Orion|profile:profile_sidetone|Selector29                                                                                            ;
; 515:1              ; 5 bits    ; 1715 LEs      ; 30 LEs               ; 1685 LEs               ; No         ; |Orion|network:network_inst|dhcp:dhcp_inst|Selector40                                                                                 ;
; 516:1              ; 3 bits    ; 1032 LEs      ; 36 LEs               ; 996 LEs                ; No         ; |Orion|network:network_inst|dhcp:dhcp_inst|Selector47                                                                                 ;
; 17:1               ; 4 bits    ; 44 LEs        ; 20 LEs               ; 24 LEs                 ; No         ; |Orion|network:network_inst|icmp:icmp_inst|Selector40                                                                                 ;
; 18:1               ; 2 bits    ; 24 LEs        ; 10 LEs               ; 14 LEs                 ; No         ; |Orion|network:network_inst|icmp:icmp_inst|Selector41                                                                                 ;
; 521:1              ; 2 bits    ; 694 LEs       ; 4 LEs                ; 690 LEs                ; No         ; |Orion|network:network_inst|dhcp:dhcp_inst|Selector58                                                                                 ;
; 42:1               ; 5 bits    ; 140 LEs       ; 25 LEs               ; 115 LEs                ; No         ; |Orion|network:network_inst|arp:arp_inst|Selector10                                                                                   ;
; 19:1               ; 2 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; No         ; |Orion|network:network_inst|ip_recv:ip_recv_inst|state                                                                                ;
; 19:1               ; 2 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; No         ; |Orion|network:network_inst|ip_recv:ip_recv_inst|state                                                                                ;
; 779:1              ; 4 bits    ; 2076 LEs      ; 56 LEs               ; 2020 LEs               ; No         ; |Orion|sdr_receive:sdr_receive_inst|state                                                                                             ;
; 780:1              ; 2 bits    ; 1040 LEs      ; 10 LEs               ; 1030 LEs               ; No         ; |Orion|sdr_receive:sdr_receive_inst|state                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------+
; Source assignments for network:network_inst|sync:sync_inst1 ;
+-------------------+-------+------+--------------------------+
; Assignment        ; Value ; From ; To                       ;
+-------------------+-------+------+--------------------------+
; PRESERVE_REGISTER ; on    ; -    ; sync_chain[0]            ;
; PRESERVE_REGISTER ; on    ; -    ; sync_chain[1]            ;
+-------------------+-------+------+--------------------------+


+-------------------------------------------------------------+
; Source assignments for network:network_inst|sync:sync_inst2 ;
+-------------------+-------+------+--------------------------+
; Assignment        ; Value ; From ; To                       ;
+-------------------+-------+------+--------------------------+
; PRESERVE_REGISTER ; on    ; -    ; sync_chain[0]            ;
; PRESERVE_REGISTER ; on    ; -    ; sync_chain[1]            ;
+-------------------+-------+------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for network:network_inst|rgmii_recv:rgmii_recv_inst|ddio_in:ddio_in_inst|altddio_in:ALTDDIO_IN_component ;
+---------------------+-------+------+----------------------------------------------------------------------------------------+
; Assignment          ; Value ; From ; To                                                                                     ;
+---------------------+-------+------+----------------------------------------------------------------------------------------+
; DDIO_INPUT_REGISTER ; LOW   ; -    ; input_cell_L                                                                           ;
; DDIO_INPUT_REGISTER ; HIGH  ; -    ; input_cell_H                                                                           ;
+---------------------+-------+------+----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for network:network_inst|rgmii_recv:rgmii_recv_inst|ddio_in:ddio_in_inst|altddio_in:ALTDDIO_IN_component|ddio_in_eef:auto_generated ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                  ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF         ; -    ; -                                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; -                                                                                                   ;
; DDIO_INPUT_REGISTER         ; HIGH        ; -    ; input_cell_h                                                                                        ;
; DDIO_INPUT_REGISTER         ; LOW         ; -    ; input_cell_l                                                                                        ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------+
; Source assignments for network:network_inst|arp:arp_inst|sync:sync_inst1 ;
+-------------------+-------+------+---------------------------------------+
; Assignment        ; Value ; From ; To                                    ;
+-------------------+-------+------+---------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; sync_chain[0]                         ;
; PRESERVE_REGISTER ; on    ; -    ; sync_chain[1]                         ;
+-------------------+-------+------+---------------------------------------+


+--------------------------------------------------------------------------+
; Source assignments for network:network_inst|arp:arp_inst|sync:sync_inst2 ;
+-------------------+-------+------+---------------------------------------+
; Assignment        ; Value ; From ; To                                    ;
+-------------------+-------+------+---------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; sync_chain[0]                         ;
; PRESERVE_REGISTER ; on    ; -    ; sync_chain[1]                         ;
+-------------------+-------+------+---------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Source assignments for network:network_inst|icmp:icmp_inst|icmp_fifo:icmp_fifo_inst|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                         ;
+---------------------------------+-------+------+------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                          ;
+---------------------------------+-------+------+------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for network:network_inst|icmp:icmp_inst|icmp_fifo:icmp_fifo_inst|dcfifo:dcfifo_component|dcfifo_eqo1:auto_generated ;
+---------------------------------------+-------+------+---------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                              ;
+---------------------------------------+-------+------+---------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                               ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                               ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                               ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                               ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                                         ;
+---------------------------------------+-------+------+---------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for network:network_inst|icmp:icmp_inst|icmp_fifo:icmp_fifo_inst|dcfifo:dcfifo_component|dcfifo_eqo1:auto_generated|a_graycounter_677:rdptr_g1p ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                 ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                         ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                            ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for network:network_inst|icmp:icmp_inst|icmp_fifo:icmp_fifo_inst|dcfifo:dcfifo_component|dcfifo_eqo1:auto_generated|a_graycounter_2lc:wrptr_g1p ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                 ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                         ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                            ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for network:network_inst|icmp:icmp_inst|icmp_fifo:icmp_fifo_inst|dcfifo:dcfifo_component|dcfifo_eqo1:auto_generated|altsyncram_uj61:fifo_ram ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for network:network_inst|icmp:icmp_inst|icmp_fifo:icmp_fifo_inst|dcfifo:dcfifo_component|dcfifo_eqo1:auto_generated|alt_synch_pipe_7ql:rs_dgwp ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                  ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                   ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for network:network_inst|icmp:icmp_inst|icmp_fifo:icmp_fifo_inst|dcfifo:dcfifo_component|dcfifo_eqo1:auto_generated|alt_synch_pipe_7ql:rs_dgwp|dffpipe_rf9:dffpipe5 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                    ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                     ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for network:network_inst|icmp:icmp_inst|icmp_fifo:icmp_fifo_inst|dcfifo:dcfifo_component|dcfifo_eqo1:auto_generated|alt_synch_pipe_8ql:ws_dgrp ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                  ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                   ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for network:network_inst|icmp:icmp_inst|icmp_fifo:icmp_fifo_inst|dcfifo:dcfifo_component|dcfifo_eqo1:auto_generated|alt_synch_pipe_8ql:ws_dgrp|dffpipe_sf9:dffpipe8 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                    ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                     ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; Source assignments for network:network_inst|icmp:icmp_inst|sync:sync_inst1 ;
+-------------------+-------+------+-----------------------------------------+
; Assignment        ; Value ; From ; To                                      ;
+-------------------+-------+------+-----------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; sync_chain[0]                           ;
; PRESERVE_REGISTER ; on    ; -    ; sync_chain[1]                           ;
+-------------------+-------+------+-----------------------------------------+


+----------------------------------------------------------------------------+
; Source assignments for network:network_inst|icmp:icmp_inst|sync:sync_inst2 ;
+-------------------+-------+------+-----------------------------------------+
; Assignment        ; Value ; From ; To                                      ;
+-------------------+-------+------+-----------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; sync_chain[0]                           ;
; PRESERVE_REGISTER ; on    ; -    ; sync_chain[1]                           ;
+-------------------+-------+------+-----------------------------------------+


+----------------------------------------------------------------------------+
; Source assignments for network:network_inst|dhcp:dhcp_inst|sync:sync_inst1 ;
+-------------------+-------+------+-----------------------------------------+
; Assignment        ; Value ; From ; To                                      ;
+-------------------+-------+------+-----------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; sync_chain[0]                           ;
; PRESERVE_REGISTER ; on    ; -    ; sync_chain[1]                           ;
+-------------------+-------+------+-----------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for network:network_inst|rgmii_send:rgmii_send_inst|tx_pll:tx_pll_inst|altpll:altpll_component|tx_pll_altpll:auto_generated ;
+------------------------------+-------------+------+--------------------------------------------------------------------------------------------+
; Assignment                   ; Value       ; From ; To                                                                                         ;
+------------------------------+-------------+------+--------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED      ; NEVER_ALLOW ; -    ; remap_decoy_le3a_0                                                                         ;
; ADV_NETLIST_OPT_ALLOWED      ; NEVER_ALLOW ; -    ; remap_decoy_le3a_1                                                                         ;
; ADV_NETLIST_OPT_ALLOWED      ; NEVER_ALLOW ; -    ; remap_decoy_le3a_2                                                                         ;
; IGNORE_LCELL_BUFFERS         ; OFF         ; -    ; remap_decoy_le3a_0                                                                         ;
; IGNORE_LCELL_BUFFERS         ; OFF         ; -    ; remap_decoy_le3a_1                                                                         ;
; IGNORE_LCELL_BUFFERS         ; OFF         ; -    ; remap_decoy_le3a_2                                                                         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; OFF         ; -    ; remap_decoy_le3a_0                                                                         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; OFF         ; -    ; remap_decoy_le3a_1                                                                         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; OFF         ; -    ; remap_decoy_le3a_2                                                                         ;
+------------------------------+-------------+------+--------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for network:network_inst|rgmii_send:rgmii_send_inst|tx_pll:tx_pll_inst|altpll:altpll_component|tx_pll_altpll:auto_generated|tx_pll_altpll_dyn_phase_le:altpll_dyn_phase_le2 ;
+------------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                   ; Value       ; From ; To                                                                                                                                         ;
+------------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED      ; NEVER_ALLOW ; -    ; -                                                                                                                                          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; OFF         ; -    ; -                                                                                                                                          ;
; IGNORE_LCELL_BUFFERS         ; OFF         ; -    ; -                                                                                                                                          ;
+------------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for network:network_inst|rgmii_send:rgmii_send_inst|tx_pll:tx_pll_inst|altpll:altpll_component|tx_pll_altpll:auto_generated|tx_pll_altpll_dyn_phase_le1:altpll_dyn_phase_le4 ;
+------------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                   ; Value       ; From ; To                                                                                                                                          ;
+------------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED      ; NEVER_ALLOW ; -    ; -                                                                                                                                           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; OFF         ; -    ; -                                                                                                                                           ;
; IGNORE_LCELL_BUFFERS         ; OFF         ; -    ; -                                                                                                                                           ;
+------------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for network:network_inst|rgmii_send:rgmii_send_inst|tx_pll:tx_pll_inst|altpll:altpll_component|tx_pll_altpll:auto_generated|tx_pll_altpll_dyn_phase_le12:altpll_dyn_phase_le5 ;
+------------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                   ; Value       ; From ; To                                                                                                                                           ;
+------------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED      ; NEVER_ALLOW ; -    ; -                                                                                                                                            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; OFF         ; -    ; -                                                                                                                                            ;
; IGNORE_LCELL_BUFFERS         ; OFF         ; -    ; -                                                                                                                                            ;
+------------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for network:network_inst|rgmii_send:rgmii_send_inst|ddio_out:ddio_out_inst|altddio_out:ALTDDIO_OUT_component ;
+-------------------------+-------------+------+----------------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                               ;
+-------------------------+-------------+------+----------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                                                                                ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L                                                                    ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L                                                                    ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux                                                                              ;
+-------------------------+-------------+------+----------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for network:network_inst|rgmii_send:rgmii_send_inst|ddio_out:ddio_out_inst|altddio_out:ALTDDIO_OUT_component|ddio_out_t9j:auto_generated ;
+-----------------------------+---------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value   ; From ; To                                                                                                           ;
+-----------------------------+---------+------+--------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                                                                                                            ;
+-----------------------------+---------+------+--------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------+
; Source assignments for sync:sync_inst1           ;
+-------------------+-------+------+---------------+
; Assignment        ; Value ; From ; To            ;
+-------------------+-------+------+---------------+
; PRESERVE_REGISTER ; on    ; -    ; sync_chain[0] ;
; PRESERVE_REGISTER ; on    ; -    ; sync_chain[1] ;
+-------------------+-------+------+---------------+


+--------------------------------------------------+
; Source assignments for sync:sync_inst2           ;
+-------------------+-------+------+---------------+
; Assignment        ; Value ; From ; To            ;
+-------------------+-------+------+---------------+
; PRESERVE_REGISTER ; on    ; -    ; sync_chain[0] ;
; PRESERVE_REGISTER ; on    ; -    ; sync_chain[1] ;
+-------------------+-------+------+---------------+


+--------------------------------------------------+
; Source assignments for sync:sync_inst5           ;
+-------------------+-------+------+---------------+
; Assignment        ; Value ; From ; To            ;
+-------------------+-------+------+---------------+
; PRESERVE_REGISTER ; on    ; -    ; sync_chain[0] ;
; PRESERVE_REGISTER ; on    ; -    ; sync_chain[1] ;
+-------------------+-------+------+---------------+


+--------------------------------------------------+
; Source assignments for sync:sync_inst6           ;
+-------------------+-------+------+---------------+
; Assignment        ; Value ; From ; To            ;
+-------------------+-------+------+---------------+
; PRESERVE_REGISTER ; on    ; -    ; sync_chain[0] ;
; PRESERVE_REGISTER ; on    ; -    ; sync_chain[1] ;
+-------------------+-------+------+---------------+


+--------------------------------------------------+
; Source assignments for sync:sync_inst7           ;
+-------------------+-------+------+---------------+
; Assignment        ; Value ; From ; To            ;
+-------------------+-------+------+---------------+
; PRESERVE_REGISTER ; on    ; -    ; sync_chain[0] ;
; PRESERVE_REGISTER ; on    ; -    ; sync_chain[1] ;
+-------------------+-------+------+---------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Rx_fifo:Rx0_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated ;
+---------------------------------------+-------+------+--------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                 ;
+---------------------------------------+-------+------+--------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                  ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                  ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                  ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                  ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                            ;
+---------------------------------------+-------+------+--------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Rx_fifo:Rx0_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|a_graycounter_777:rdptr_g1p ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                    ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                               ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Rx_fifo:Rx0_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|a_graycounter_3lc:wrptr_g1p ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                    ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                               ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Rx_fifo:Rx0_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|altsyncram_cv61:fifo_ram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                   ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                    ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Rx_fifo:Rx0_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|dffpipe_8d9:rdfull_reg ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                              ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                               ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Rx_fifo:Rx0_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|dffpipe_se9:rs_brp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                          ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                           ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Rx_fifo:Rx0_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|dffpipe_se9:rs_bwp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                          ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                           ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Rx_fifo:Rx0_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_ppl:rs_dgwp ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                     ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                      ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Rx_fifo:Rx0_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_df9:dffpipe12 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                        ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                         ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Rx_fifo:Rx0_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|dffpipe_8d9:wrfull_reg ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                              ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                               ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Rx_fifo:Rx0_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|dffpipe_se9:ws_brp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                          ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                           ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Rx_fifo:Rx0_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|dffpipe_se9:ws_bwp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                          ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                           ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Rx_fifo:Rx0_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_qpl:ws_dgrp ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                     ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                      ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Rx_fifo:Rx0_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_ef9:dffpipe15 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                        ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                         ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Rx_fifo:Rx1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated ;
+---------------------------------------+-------+------+--------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                 ;
+---------------------------------------+-------+------+--------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                  ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                  ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                  ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                  ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                            ;
+---------------------------------------+-------+------+--------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Rx_fifo:Rx1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|a_graycounter_777:rdptr_g1p ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                    ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                               ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Rx_fifo:Rx1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|a_graycounter_3lc:wrptr_g1p ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                    ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                               ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Rx_fifo:Rx1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|altsyncram_cv61:fifo_ram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                   ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                    ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Rx_fifo:Rx1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|dffpipe_8d9:rdfull_reg ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                              ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                               ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Rx_fifo:Rx1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|dffpipe_se9:rs_brp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                          ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                           ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Rx_fifo:Rx1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|dffpipe_se9:rs_bwp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                          ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                           ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Rx_fifo:Rx1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_ppl:rs_dgwp ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                     ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                      ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Rx_fifo:Rx1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_df9:dffpipe12 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                        ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                         ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Rx_fifo:Rx1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|dffpipe_8d9:wrfull_reg ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                              ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                               ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Rx_fifo:Rx1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|dffpipe_se9:ws_brp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                          ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                           ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Rx_fifo:Rx1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|dffpipe_se9:ws_bwp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                          ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                           ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Rx_fifo:Rx1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_qpl:ws_dgrp ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                     ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                      ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Rx_fifo:Rx1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_ef9:dffpipe15 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                        ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                         ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Rx_fifo:p[2].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated ;
+---------------------------------------+-------+------+------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                     ;
+---------------------------------------+-------+------+------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                      ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                      ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                      ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                      ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                                ;
+---------------------------------------+-------+------+------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Rx_fifo:p[2].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|a_graycounter_777:rdptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                        ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                   ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Rx_fifo:p[2].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|a_graycounter_3lc:wrptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                        ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                   ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Rx_fifo:p[2].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|altsyncram_cv61:fifo_ram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                       ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                        ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Rx_fifo:p[2].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|dffpipe_8d9:rdfull_reg ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                  ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                   ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Rx_fifo:p[2].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|dffpipe_se9:rs_brp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                              ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                               ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Rx_fifo:p[2].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|dffpipe_se9:rs_bwp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                              ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                               ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Rx_fifo:p[2].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_ppl:rs_dgwp ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                         ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                          ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Rx_fifo:p[2].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_df9:dffpipe12 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                            ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                             ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Rx_fifo:p[2].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|dffpipe_8d9:wrfull_reg ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                  ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                   ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Rx_fifo:p[2].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|dffpipe_se9:ws_brp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                              ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                               ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Rx_fifo:p[2].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|dffpipe_se9:ws_bwp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                              ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                               ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Rx_fifo:p[2].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_qpl:ws_dgrp ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                         ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                          ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Rx_fifo:p[2].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_ef9:dffpipe15 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                            ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                             ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Rx_fifo:p[3].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated ;
+---------------------------------------+-------+------+------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                     ;
+---------------------------------------+-------+------+------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                      ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                      ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                      ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                      ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                                ;
+---------------------------------------+-------+------+------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Rx_fifo:p[3].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|a_graycounter_777:rdptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                        ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                   ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Rx_fifo:p[3].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|a_graycounter_3lc:wrptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                        ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                   ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Rx_fifo:p[3].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|altsyncram_cv61:fifo_ram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                       ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                        ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Rx_fifo:p[3].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|dffpipe_8d9:rdfull_reg ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                  ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                   ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Rx_fifo:p[3].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|dffpipe_se9:rs_brp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                              ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                               ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Rx_fifo:p[3].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|dffpipe_se9:rs_bwp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                              ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                               ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Rx_fifo:p[3].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_ppl:rs_dgwp ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                         ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                          ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Rx_fifo:p[3].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_df9:dffpipe12 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                            ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                             ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Rx_fifo:p[3].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|dffpipe_8d9:wrfull_reg ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                  ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                   ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Rx_fifo:p[3].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|dffpipe_se9:ws_brp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                              ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                               ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Rx_fifo:p[3].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|dffpipe_se9:ws_bwp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                              ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                               ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Rx_fifo:p[3].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_qpl:ws_dgrp ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                         ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                          ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Rx_fifo:p[3].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_ef9:dffpipe15 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                            ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                             ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Rx_fifo:p[4].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated ;
+---------------------------------------+-------+------+------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                     ;
+---------------------------------------+-------+------+------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                      ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                      ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                      ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                      ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                                ;
+---------------------------------------+-------+------+------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Rx_fifo:p[4].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|a_graycounter_777:rdptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                        ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                   ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Rx_fifo:p[4].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|a_graycounter_3lc:wrptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                        ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                   ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Rx_fifo:p[4].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|altsyncram_cv61:fifo_ram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                       ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                        ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Rx_fifo:p[4].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|dffpipe_8d9:rdfull_reg ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                  ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                   ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Rx_fifo:p[4].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|dffpipe_se9:rs_brp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                              ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                               ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Rx_fifo:p[4].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|dffpipe_se9:rs_bwp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                              ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                               ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Rx_fifo:p[4].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_ppl:rs_dgwp ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                         ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                          ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Rx_fifo:p[4].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_df9:dffpipe12 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                            ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                             ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Rx_fifo:p[4].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|dffpipe_8d9:wrfull_reg ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                  ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                   ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Rx_fifo:p[4].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|dffpipe_se9:ws_brp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                              ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                               ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Rx_fifo:p[4].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|dffpipe_se9:ws_bwp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                              ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                               ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Rx_fifo:p[4].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_qpl:ws_dgrp ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                         ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                          ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Rx_fifo:p[4].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_ef9:dffpipe15 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                            ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                             ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Rx_fifo:p[5].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated ;
+---------------------------------------+-------+------+------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                     ;
+---------------------------------------+-------+------+------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                      ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                      ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                      ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                      ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                                ;
+---------------------------------------+-------+------+------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Rx_fifo:p[5].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|a_graycounter_777:rdptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                        ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                   ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Rx_fifo:p[5].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|a_graycounter_3lc:wrptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                        ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                   ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Rx_fifo:p[5].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|altsyncram_cv61:fifo_ram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                       ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                        ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Rx_fifo:p[5].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|dffpipe_8d9:rdfull_reg ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                  ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                   ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Rx_fifo:p[5].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|dffpipe_se9:rs_brp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                              ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                               ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Rx_fifo:p[5].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|dffpipe_se9:rs_bwp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                              ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                               ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Rx_fifo:p[5].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_ppl:rs_dgwp ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                         ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                          ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Rx_fifo:p[5].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_df9:dffpipe12 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                            ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                             ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Rx_fifo:p[5].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|dffpipe_8d9:wrfull_reg ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                  ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                   ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Rx_fifo:p[5].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|dffpipe_se9:ws_brp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                              ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                               ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Rx_fifo:p[5].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|dffpipe_se9:ws_bwp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                              ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                               ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Rx_fifo:p[5].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_qpl:ws_dgrp ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                         ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                          ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Rx_fifo:p[5].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_ef9:dffpipe15 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                            ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                             ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Rx_fifo:p[6].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated ;
+---------------------------------------+-------+------+------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                     ;
+---------------------------------------+-------+------+------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                      ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                      ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                      ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                      ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                                ;
+---------------------------------------+-------+------+------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Rx_fifo:p[6].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|a_graycounter_777:rdptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                        ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                   ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Rx_fifo:p[6].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|a_graycounter_3lc:wrptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                        ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                   ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Rx_fifo:p[6].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|altsyncram_cv61:fifo_ram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                       ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                        ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Rx_fifo:p[6].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|dffpipe_8d9:rdfull_reg ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                  ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                   ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Rx_fifo:p[6].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|dffpipe_se9:rs_brp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                              ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                               ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Rx_fifo:p[6].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|dffpipe_se9:rs_bwp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                              ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                               ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Rx_fifo:p[6].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_ppl:rs_dgwp ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                         ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                          ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Rx_fifo:p[6].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_df9:dffpipe12 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                            ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                             ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Rx_fifo:p[6].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|dffpipe_8d9:wrfull_reg ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                  ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                   ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Rx_fifo:p[6].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|dffpipe_se9:ws_brp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                              ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                               ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Rx_fifo:p[6].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|dffpipe_se9:ws_bwp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                              ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                               ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Rx_fifo:p[6].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_qpl:ws_dgrp ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                         ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                          ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Rx_fifo:p[6].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_ef9:dffpipe15 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                            ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                             ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Rx_fifo:p[7].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated ;
+---------------------------------------+-------+------+------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                     ;
+---------------------------------------+-------+------+------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                      ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                      ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                      ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                      ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                                ;
+---------------------------------------+-------+------+------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Rx_fifo:p[7].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|a_graycounter_777:rdptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                        ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                   ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Rx_fifo:p[7].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|a_graycounter_3lc:wrptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                        ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                   ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Rx_fifo:p[7].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|altsyncram_cv61:fifo_ram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                       ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                        ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Rx_fifo:p[7].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|dffpipe_8d9:rdfull_reg ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                  ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                   ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Rx_fifo:p[7].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|dffpipe_se9:rs_brp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                              ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                               ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Rx_fifo:p[7].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|dffpipe_se9:rs_bwp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                              ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                               ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Rx_fifo:p[7].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_ppl:rs_dgwp ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                         ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                          ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Rx_fifo:p[7].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_df9:dffpipe12 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                            ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                             ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Rx_fifo:p[7].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|dffpipe_8d9:wrfull_reg ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                  ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                   ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Rx_fifo:p[7].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|dffpipe_se9:ws_brp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                              ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                               ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Rx_fifo:p[7].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|dffpipe_se9:ws_bwp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                              ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                               ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Rx_fifo:p[7].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_qpl:ws_dgrp ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                         ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                          ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Rx_fifo:p[7].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_ef9:dffpipe15 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                            ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                             ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Mic_fifo:Mic_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hdm1:auto_generated ;
+---------------------------------------+-------+------+---------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                  ;
+---------------------------------------+-------+------+---------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                   ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                   ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                   ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                   ;
+---------------------------------------+-------+------+---------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Mic_fifo:Mic_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hdm1:auto_generated|a_graycounter_577:rdptr_g1p ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                     ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; sub_parity6a0                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity5                                                                                                                ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Mic_fifo:Mic_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hdm1:auto_generated|a_graycounter_2lc:wrptr_g1p ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                     ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                             ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Mic_fifo:Mic_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hdm1:auto_generated|altsyncram_0l31:fifo_ram ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Mic_fifo:Mic_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hdm1:auto_generated|dffpipe_8d9:rdfull_reg ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                               ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Mic_fifo:Mic_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hdm1:auto_generated|dffpipe_se9:rs_brp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                           ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                            ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Mic_fifo:Mic_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hdm1:auto_generated|dffpipe_pe9:rs_bwp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                           ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                            ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Mic_fifo:Mic_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hdm1:auto_generated|alt_synch_pipe_rpl:rs_dgwp ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                      ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                       ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Mic_fifo:Mic_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hdm1:auto_generated|alt_synch_pipe_rpl:rs_dgwp|dffpipe_ff9:dffpipe9 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                        ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                         ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Mic_fifo:Mic_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hdm1:auto_generated|alt_synch_pipe_spl:ws_dgrp ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                      ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                       ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Mic_fifo:Mic_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hdm1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_gf9:dffpipe12 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                         ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                          ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Source assignments for SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_83o1:auto_generated ;
+---------------------------------------+-------+------+----------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                       ;
+---------------------------------------+-------+------+----------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                        ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                        ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                        ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                        ;
+---------------------------------------+-------+------+----------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_83o1:auto_generated|a_graycounter_977:rdptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                          ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; sub_parity6a0                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity5                                                                                                     ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_83o1:auto_generated|a_graycounter_6lc:wrptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                          ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                  ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                     ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_83o1:auto_generated|altsyncram_8l31:fifo_ram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                         ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                          ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_83o1:auto_generated|alt_synch_pipe_tpl:rs_dgwp ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                            ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_83o1:auto_generated|alt_synch_pipe_tpl:rs_dgwp|dffpipe_hf9:dffpipe14 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                              ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                               ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_83o1:auto_generated|dffpipe_8d9:wrfull_reg ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                    ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                     ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_83o1:auto_generated|dffpipe_2f9:ws_brp ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_83o1:auto_generated|dffpipe_2f9:ws_bwp ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_83o1:auto_generated|alt_synch_pipe_upl:ws_dgrp ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                            ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_83o1:auto_generated|alt_synch_pipe_upl:ws_dgrp|dffpipe_if9:dffpipe17 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                              ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                               ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------+
; Source assignments for Rx_Audio_fifo:Rx_Audio_fifo_inst|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+--------------------------------+
; Assignment                      ; Value ; From ; To                             ;
+---------------------------------+-------+------+--------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                              ;
+---------------------------------+-------+------+--------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Source assignments for Rx_Audio_fifo:Rx_Audio_fifo_inst|dcfifo:dcfifo_component|dcfifo_ptn1:auto_generated ;
+---------------------------------------+-------+------+-----------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                  ;
+---------------------------------------+-------+------+-----------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                   ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                   ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                   ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                   ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                             ;
+---------------------------------------+-------+------+-----------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Rx_Audio_fifo:Rx_Audio_fifo_inst|dcfifo:dcfifo_component|dcfifo_ptn1:auto_generated|a_graycounter_877:rdptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                     ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                             ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Rx_Audio_fifo:Rx_Audio_fifo_inst|dcfifo:dcfifo_component|dcfifo_ptn1:auto_generated|a_graycounter_4lc:wrptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                     ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                             ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Rx_Audio_fifo:Rx_Audio_fifo_inst|dcfifo:dcfifo_component|dcfifo_ptn1:auto_generated|altsyncram_8271:fifo_ram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                    ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                     ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Rx_Audio_fifo:Rx_Audio_fifo_inst|dcfifo:dcfifo_component|dcfifo_ptn1:auto_generated|dffpipe_8d9:rdfull_reg ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                               ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Rx_Audio_fifo:Rx_Audio_fifo_inst|dcfifo:dcfifo_component|dcfifo_ptn1:auto_generated|dffpipe_4f9:rs_brp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                           ;
+---------------------------------+-------+------+------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                            ;
+---------------------------------+-------+------+------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Rx_Audio_fifo:Rx_Audio_fifo_inst|dcfifo:dcfifo_component|dcfifo_ptn1:auto_generated|dffpipe_4f9:rs_bwp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                           ;
+---------------------------------+-------+------+------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                            ;
+---------------------------------+-------+------+------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Rx_Audio_fifo:Rx_Audio_fifo_inst|dcfifo:dcfifo_component|dcfifo_ptn1:auto_generated|alt_synch_pipe_5ql:rs_dgwp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                      ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                       ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                       ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Rx_Audio_fifo:Rx_Audio_fifo_inst|dcfifo:dcfifo_component|dcfifo_ptn1:auto_generated|alt_synch_pipe_5ql:rs_dgwp|dffpipe_pf9:dffpipe5 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                        ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                         ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Rx_Audio_fifo:Rx_Audio_fifo_inst|dcfifo:dcfifo_component|dcfifo_ptn1:auto_generated|alt_synch_pipe_6ql:ws_dgrp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                      ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                       ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                       ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Rx_Audio_fifo:Rx_Audio_fifo_inst|dcfifo:dcfifo_component|dcfifo_ptn1:auto_generated|alt_synch_pipe_6ql:ws_dgrp|dffpipe_qf9:dffpipe8 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                        ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                         ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------+
; Source assignments for Tx1_IQ_fifo:Tx1_IQ_fifo_inst|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+----------------------------+
; Assignment                      ; Value ; From ; To                         ;
+---------------------------------+-------+------+----------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                          ;
+---------------------------------+-------+------+----------------------------+


+--------------------------------------------------------------------------------------------------------+
; Source assignments for Tx1_IQ_fifo:Tx1_IQ_fifo_inst|dcfifo:dcfifo_component|dcfifo_fnm1:auto_generated ;
+---------------------------------------+-------+------+-------------------------------------------------+
; Assignment                            ; Value ; From ; To                                              ;
+---------------------------------------+-------+------+-------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                               ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                               ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                               ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                               ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                         ;
+---------------------------------------+-------+------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Tx1_IQ_fifo:Tx1_IQ_fifo_inst|dcfifo:dcfifo_component|dcfifo_fnm1:auto_generated|a_graycounter_877:rdptr_g1p ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                 ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                         ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                            ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Tx1_IQ_fifo:Tx1_IQ_fifo_inst|dcfifo:dcfifo_component|dcfifo_fnm1:auto_generated|a_graycounter_4lc:wrptr_g1p ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                 ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                         ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                            ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Tx1_IQ_fifo:Tx1_IQ_fifo_inst|dcfifo:dcfifo_component|dcfifo_fnm1:auto_generated|altsyncram_m271:fifo_ram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Tx1_IQ_fifo:Tx1_IQ_fifo_inst|dcfifo:dcfifo_component|dcfifo_fnm1:auto_generated|alt_synch_pipe_1ql:rs_dgwp ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                  ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                   ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                   ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Tx1_IQ_fifo:Tx1_IQ_fifo_inst|dcfifo:dcfifo_component|dcfifo_fnm1:auto_generated|alt_synch_pipe_1ql:rs_dgwp|dffpipe_lf9:dffpipe6 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                    ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                     ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Tx1_IQ_fifo:Tx1_IQ_fifo_inst|dcfifo:dcfifo_component|dcfifo_fnm1:auto_generated|dffpipe_8d9:wrfull_reg ;
+---------------------------------+-------+------+------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                           ;
+---------------------------------+-------+------+------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                            ;
+---------------------------------+-------+------+------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Tx1_IQ_fifo:Tx1_IQ_fifo_inst|dcfifo:dcfifo_component|dcfifo_fnm1:auto_generated|dffpipe_4f9:ws_brp ;
+---------------------------------+-------+------+--------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                       ;
+---------------------------------+-------+------+--------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                        ;
+---------------------------------+-------+------+--------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Tx1_IQ_fifo:Tx1_IQ_fifo_inst|dcfifo:dcfifo_component|dcfifo_fnm1:auto_generated|dffpipe_4f9:ws_bwp ;
+---------------------------------+-------+------+--------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                       ;
+---------------------------------+-------+------+--------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                        ;
+---------------------------------+-------+------+--------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Tx1_IQ_fifo:Tx1_IQ_fifo_inst|dcfifo:dcfifo_component|dcfifo_fnm1:auto_generated|alt_synch_pipe_2ql:ws_dgrp ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                  ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                   ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                   ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Tx1_IQ_fifo:Tx1_IQ_fifo_inst|dcfifo:dcfifo_component|dcfifo_fnm1:auto_generated|alt_synch_pipe_2ql:ws_dgrp|dffpipe_mf9:dffpipe9 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                    ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                     ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Source assignments for EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+------------------------+
; Assignment                      ; Value ; From ; To                     ;
+---------------------------------+-------+------+------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                      ;
+---------------------------------+-------+------+------------------------+


+----------------------------------------------------------------------------------------------------+
; Source assignments for EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_jmo1:auto_generated ;
+---------------------------------------+-------+------+---------------------------------------------+
; Assignment                            ; Value ; From ; To                                          ;
+---------------------------------------+-------+------+---------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                           ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                           ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                           ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                           ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                     ;
+---------------------------------------+-------+------+---------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_jmo1:auto_generated|a_graycounter_677:rdptr_g1p ;
+----------------+-------+------+------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                             ;
+----------------+-------+------+------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                     ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                        ;
+----------------+-------+------+------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_jmo1:auto_generated|a_graycounter_2lc:wrptr_g1p ;
+----------------+-------+------+------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                             ;
+----------------+-------+------+------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                     ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                        ;
+----------------+-------+------+------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_jmo1:auto_generated|altsyncram_av61:fifo_ram ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_jmo1:auto_generated|dffpipe_8d9:rdfull_reg ;
+---------------------------------+-------+------+--------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                       ;
+---------------------------------+-------+------+--------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                        ;
+---------------------------------+-------+------+--------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Source assignments for EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_jmo1:auto_generated|dffpipe_pe9:rs_brp ;
+---------------------------------+-------+------+----------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                   ;
+---------------------------------+-------+------+----------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                    ;
+---------------------------------+-------+------+----------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Source assignments for EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_jmo1:auto_generated|dffpipe_pe9:rs_bwp ;
+---------------------------------+-------+------+----------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                   ;
+---------------------------------+-------+------+----------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                    ;
+---------------------------------+-------+------+----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_jmo1:auto_generated|alt_synch_pipe_3ql:rs_dgwp ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                              ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                               ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                               ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_jmo1:auto_generated|alt_synch_pipe_3ql:rs_dgwp|dffpipe_nf9:dffpipe6 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_jmo1:auto_generated|dffpipe_8d9:wrfull_reg ;
+---------------------------------+-------+------+--------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                       ;
+---------------------------------+-------+------+--------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                        ;
+---------------------------------+-------+------+--------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Source assignments for EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_jmo1:auto_generated|dffpipe_pe9:ws_brp ;
+---------------------------------+-------+------+----------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                   ;
+---------------------------------+-------+------+----------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                    ;
+---------------------------------+-------+------+----------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Source assignments for EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_jmo1:auto_generated|dffpipe_pe9:ws_bwp ;
+---------------------------------+-------+------+----------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                   ;
+---------------------------------+-------+------+----------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                    ;
+---------------------------------+-------+------+----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_jmo1:auto_generated|alt_synch_pipe_4ql:ws_dgrp ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                              ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                               ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                               ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_jmo1:auto_generated|alt_synch_pipe_4ql:ws_dgrp|dffpipe_of9:dffpipe9 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_smm2:ASMI_altasmi_parallel_smm2_component|scfifo:scfifo3|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|altsyncram_2lm1:FIFOram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                        ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                         ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for profile:profile_sidetone|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_pc91:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                            ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                             ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_pc91:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                      ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                       ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sidetone:sidetone_inst|sine_table_256:sine_table_inst|altsyncram:altsyncram_component|altsyncram_qa91:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                            ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                             ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|firromHa:roma|altsyncram:altsyncram_component|altsyncram_ioa1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                           ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                            ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|firram48:rama|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                           ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                            ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|firromHb:romb|altsyncram:altsyncram_component|altsyncram_joa1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                           ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                            ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|firram48:ramb|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                           ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                            ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|firromHc:romc|altsyncram:altsyncram_component|altsyncram_koa1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                           ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                            ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|firram48:ramc|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                           ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                            ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|firromHd:romd|altsyncram:altsyncram_component|altsyncram_loa1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                           ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                            ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|firram48:ramd|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                           ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                            ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|firromHa:roma|altsyncram:altsyncram_component|altsyncram_ioa1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                           ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                            ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|firram48:rama|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                           ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                            ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|firromHb:romb|altsyncram:altsyncram_component|altsyncram_joa1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                           ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                            ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|firram48:ramb|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                           ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                            ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|firromHc:romc|altsyncram:altsyncram_component|altsyncram_koa1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                           ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                            ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|firram48:ramc|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                           ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                            ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|firromHd:romd|altsyncram:altsyncram_component|altsyncram_loa1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                           ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                            ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|firram48:ramd|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                           ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                            ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|firromHa:roma|altsyncram:altsyncram_component|altsyncram_ioa1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                           ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                            ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|firram48:rama|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                           ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                            ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|firromHb:romb|altsyncram:altsyncram_component|altsyncram_joa1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                           ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                            ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|firram48:ramb|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                           ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                            ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|firromHc:romc|altsyncram:altsyncram_component|altsyncram_koa1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                           ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                            ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|firram48:ramc|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                           ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                            ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|firromHd:romd|altsyncram:altsyncram_component|altsyncram_loa1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                           ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                            ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|firram48:ramd|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                           ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                            ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|firromHa:roma|altsyncram:altsyncram_component|altsyncram_ioa1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                           ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                            ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|firram48:rama|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                           ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                            ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|firromHb:romb|altsyncram:altsyncram_component|altsyncram_joa1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                           ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                            ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|firram48:ramb|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                           ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                            ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|firromHc:romc|altsyncram:altsyncram_component|altsyncram_koa1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                           ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                            ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|firram48:ramc|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                           ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                            ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|firromHd:romd|altsyncram:altsyncram_component|altsyncram_loa1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                           ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                            ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|firram48:ramd|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                           ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                            ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|firromHa:roma|altsyncram:altsyncram_component|altsyncram_ioa1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                           ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                            ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|firram48:rama|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                           ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                            ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|firromHb:romb|altsyncram:altsyncram_component|altsyncram_joa1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                           ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                            ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|firram48:ramb|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                           ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                            ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|firromHc:romc|altsyncram:altsyncram_component|altsyncram_koa1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                           ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                            ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|firram48:ramc|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                           ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                            ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|firromHd:romd|altsyncram:altsyncram_component|altsyncram_loa1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                           ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                            ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|firram48:ramd|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                           ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                            ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|firromHa:roma|altsyncram:altsyncram_component|altsyncram_ioa1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                           ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                            ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|firram48:rama|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                           ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                            ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|firromHb:romb|altsyncram:altsyncram_component|altsyncram_joa1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                           ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                            ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|firram48:ramb|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                           ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                            ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|firromHc:romc|altsyncram:altsyncram_component|altsyncram_koa1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                           ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                            ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|firram48:ramc|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                           ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                            ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|firromHd:romd|altsyncram:altsyncram_component|altsyncram_loa1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                           ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                            ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|firram48:ramd|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                           ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                            ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|firromHa:roma|altsyncram:altsyncram_component|altsyncram_ioa1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|firram48:rama|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|firromHb:romb|altsyncram:altsyncram_component|altsyncram_joa1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|firram48:ramb|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|firromHc:romc|altsyncram:altsyncram_component|altsyncram_koa1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|firram48:ramc|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|firromHd:romd|altsyncram:altsyncram_component|altsyncram_loa1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|firram48:ramd|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|firromHa:roma|altsyncram:altsyncram_component|altsyncram_ioa1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|firram48:rama|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|firromHb:romb|altsyncram:altsyncram_component|altsyncram_joa1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|firram48:ramb|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|firromHc:romc|altsyncram:altsyncram_component|altsyncram_koa1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|firram48:ramc|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|firromHd:romd|altsyncram:altsyncram_component|altsyncram_loa1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|firram48:ramd|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for network:network_inst|cdc_sync:cdc_sync_inst8|altshift_taps:q1_rtl_0|shift_taps_08m:auto_generated|altsyncram_bo31:altsyncram4 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                     ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                      ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |Orion ;
+------------------------+---------------------------+------------------+
; Parameter Name         ; Value                     ; Type             ;
+------------------------+---------------------------+------------------+
; M_TPD                  ; 4                         ; Signed Integer   ;
; IF_TPD                 ; 2                         ; Signed Integer   ;
; Orion_version          ; 00010101                  ; Unsigned Binary  ;
; beta_version           ; 00010011                  ; Unsigned Binary  ;
; protocol_version       ; 00100111                  ; Unsigned Binary  ;
; half_second            ; 0001001100010010110100000 ; Unsigned Binary  ;
; fast_clock_half_second ; 1011111010111100001000000 ; Unsigned Binary  ;
; clock_speed            ; 12288000                  ; Signed Integer   ;
+------------------------+---------------------------+------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cdc_sync:reset_C122 ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; SIZE           ; 1     ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pulsegen:reset_Alex ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; TPD            ; 0.7   ; Signed Float                            ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PLL_IF:PLL_IF_inst|altpll:altpll_component ;
+-------------------------------+--------------------------+------------------------------+
; Parameter Name                ; Value                    ; Type                         ;
+-------------------------------+--------------------------+------------------------------+
; OPERATION_MODE                ; NORMAL                   ; Untyped                      ;
; PLL_TYPE                      ; AUTO                     ; Untyped                      ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=PLL_IF ; Untyped                      ;
; QUALIFY_CONF_DONE             ; OFF                      ; Untyped                      ;
; COMPENSATE_CLOCK              ; CLK0                     ; Untyped                      ;
; SCAN_CHAIN                    ; LONG                     ; Untyped                      ;
; PRIMARY_CLOCK                 ; INCLK0                   ; Untyped                      ;
; INCLK0_INPUT_FREQUENCY        ; 8138                     ; Signed Integer               ;
; INCLK1_INPUT_FREQUENCY        ; 0                        ; Untyped                      ;
; GATE_LOCK_SIGNAL              ; NO                       ; Untyped                      ;
; GATE_LOCK_COUNTER             ; 0                        ; Untyped                      ;
; LOCK_HIGH                     ; 1                        ; Untyped                      ;
; LOCK_LOW                      ; 1                        ; Untyped                      ;
; VALID_LOCK_MULTIPLIER         ; 1                        ; Untyped                      ;
; INVALID_LOCK_MULTIPLIER       ; 5                        ; Untyped                      ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                      ; Untyped                      ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                      ; Untyped                      ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                      ; Untyped                      ;
; SKIP_VCO                      ; OFF                      ; Untyped                      ;
; SWITCH_OVER_COUNTER           ; 0                        ; Untyped                      ;
; SWITCH_OVER_TYPE              ; AUTO                     ; Untyped                      ;
; FEEDBACK_SOURCE               ; EXTCLK0                  ; Untyped                      ;
; BANDWIDTH                     ; 0                        ; Untyped                      ;
; BANDWIDTH_TYPE                ; AUTO                     ; Untyped                      ;
; SPREAD_FREQUENCY              ; 0                        ; Untyped                      ;
; DOWN_SPREAD                   ; 0                        ; Untyped                      ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                      ; Untyped                      ;
; SELF_RESET_ON_LOSS_LOCK       ; ON                       ; Untyped                      ;
; CLK9_MULTIPLY_BY              ; 0                        ; Untyped                      ;
; CLK8_MULTIPLY_BY              ; 0                        ; Untyped                      ;
; CLK7_MULTIPLY_BY              ; 0                        ; Untyped                      ;
; CLK6_MULTIPLY_BY              ; 0                        ; Untyped                      ;
; CLK5_MULTIPLY_BY              ; 1                        ; Untyped                      ;
; CLK4_MULTIPLY_BY              ; 1                        ; Untyped                      ;
; CLK3_MULTIPLY_BY              ; 1                        ; Signed Integer               ;
; CLK2_MULTIPLY_BY              ; 1                        ; Signed Integer               ;
; CLK1_MULTIPLY_BY              ; 1                        ; Signed Integer               ;
; CLK0_MULTIPLY_BY              ; 1                        ; Signed Integer               ;
; CLK9_DIVIDE_BY                ; 0                        ; Untyped                      ;
; CLK8_DIVIDE_BY                ; 0                        ; Untyped                      ;
; CLK7_DIVIDE_BY                ; 0                        ; Untyped                      ;
; CLK6_DIVIDE_BY                ; 0                        ; Untyped                      ;
; CLK5_DIVIDE_BY                ; 1                        ; Untyped                      ;
; CLK4_DIVIDE_BY                ; 1                        ; Untyped                      ;
; CLK3_DIVIDE_BY                ; 2560                     ; Signed Integer               ;
; CLK2_DIVIDE_BY                ; 40                       ; Signed Integer               ;
; CLK1_DIVIDE_BY                ; 10                       ; Signed Integer               ;
; CLK0_DIVIDE_BY                ; 1                        ; Signed Integer               ;
; CLK9_PHASE_SHIFT              ; 0                        ; Untyped                      ;
; CLK8_PHASE_SHIFT              ; 0                        ; Untyped                      ;
; CLK7_PHASE_SHIFT              ; 0                        ; Untyped                      ;
; CLK6_PHASE_SHIFT              ; 0                        ; Untyped                      ;
; CLK5_PHASE_SHIFT              ; 0                        ; Untyped                      ;
; CLK4_PHASE_SHIFT              ; 0                        ; Untyped                      ;
; CLK3_PHASE_SHIFT              ; 0                        ; Untyped                      ;
; CLK2_PHASE_SHIFT              ; 162760                   ; Untyped                      ;
; CLK1_PHASE_SHIFT              ; 0                        ; Untyped                      ;
; CLK0_PHASE_SHIFT              ; 2035                     ; Untyped                      ;
; CLK5_TIME_DELAY               ; 0                        ; Untyped                      ;
; CLK4_TIME_DELAY               ; 0                        ; Untyped                      ;
; CLK3_TIME_DELAY               ; 0                        ; Untyped                      ;
; CLK2_TIME_DELAY               ; 0                        ; Untyped                      ;
; CLK1_TIME_DELAY               ; 0                        ; Untyped                      ;
; CLK0_TIME_DELAY               ; 0                        ; Untyped                      ;
; CLK9_DUTY_CYCLE               ; 50                       ; Untyped                      ;
; CLK8_DUTY_CYCLE               ; 50                       ; Untyped                      ;
; CLK7_DUTY_CYCLE               ; 50                       ; Untyped                      ;
; CLK6_DUTY_CYCLE               ; 50                       ; Untyped                      ;
; CLK5_DUTY_CYCLE               ; 50                       ; Untyped                      ;
; CLK4_DUTY_CYCLE               ; 50                       ; Untyped                      ;
; CLK3_DUTY_CYCLE               ; 50                       ; Signed Integer               ;
; CLK2_DUTY_CYCLE               ; 50                       ; Signed Integer               ;
; CLK1_DUTY_CYCLE               ; 50                       ; Signed Integer               ;
; CLK0_DUTY_CYCLE               ; 50                       ; Signed Integer               ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                      ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                      ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                      ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                      ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                      ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                      ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                      ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                      ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                      ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                      ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                      ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                      ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                      ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                      ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                      ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                      ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                      ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                      ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                      ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                      ;
; LOCK_WINDOW_UI                ;  0.05                    ; Untyped                      ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                   ; Untyped                      ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                   ; Untyped                      ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                   ; Untyped                      ;
; DPA_MULTIPLY_BY               ; 0                        ; Untyped                      ;
; DPA_DIVIDE_BY                 ; 1                        ; Untyped                      ;
; DPA_DIVIDER                   ; 0                        ; Untyped                      ;
; EXTCLK3_MULTIPLY_BY           ; 1                        ; Untyped                      ;
; EXTCLK2_MULTIPLY_BY           ; 1                        ; Untyped                      ;
; EXTCLK1_MULTIPLY_BY           ; 1                        ; Untyped                      ;
; EXTCLK0_MULTIPLY_BY           ; 1                        ; Untyped                      ;
; EXTCLK3_DIVIDE_BY             ; 1                        ; Untyped                      ;
; EXTCLK2_DIVIDE_BY             ; 1                        ; Untyped                      ;
; EXTCLK1_DIVIDE_BY             ; 1                        ; Untyped                      ;
; EXTCLK0_DIVIDE_BY             ; 1                        ; Untyped                      ;
; EXTCLK3_PHASE_SHIFT           ; 0                        ; Untyped                      ;
; EXTCLK2_PHASE_SHIFT           ; 0                        ; Untyped                      ;
; EXTCLK1_PHASE_SHIFT           ; 0                        ; Untyped                      ;
; EXTCLK0_PHASE_SHIFT           ; 0                        ; Untyped                      ;
; EXTCLK3_TIME_DELAY            ; 0                        ; Untyped                      ;
; EXTCLK2_TIME_DELAY            ; 0                        ; Untyped                      ;
; EXTCLK1_TIME_DELAY            ; 0                        ; Untyped                      ;
; EXTCLK0_TIME_DELAY            ; 0                        ; Untyped                      ;
; EXTCLK3_DUTY_CYCLE            ; 50                       ; Untyped                      ;
; EXTCLK2_DUTY_CYCLE            ; 50                       ; Untyped                      ;
; EXTCLK1_DUTY_CYCLE            ; 50                       ; Untyped                      ;
; EXTCLK0_DUTY_CYCLE            ; 50                       ; Untyped                      ;
; VCO_MULTIPLY_BY               ; 0                        ; Untyped                      ;
; VCO_DIVIDE_BY                 ; 0                        ; Untyped                      ;
; SCLKOUT0_PHASE_SHIFT          ; 0                        ; Untyped                      ;
; SCLKOUT1_PHASE_SHIFT          ; 0                        ; Untyped                      ;
; VCO_MIN                       ; 0                        ; Untyped                      ;
; VCO_MAX                       ; 0                        ; Untyped                      ;
; VCO_CENTER                    ; 0                        ; Untyped                      ;
; PFD_MIN                       ; 0                        ; Untyped                      ;
; PFD_MAX                       ; 0                        ; Untyped                      ;
; M_INITIAL                     ; 0                        ; Untyped                      ;
; M                             ; 0                        ; Untyped                      ;
; N                             ; 1                        ; Untyped                      ;
; M2                            ; 1                        ; Untyped                      ;
; N2                            ; 1                        ; Untyped                      ;
; SS                            ; 1                        ; Untyped                      ;
; C0_HIGH                       ; 0                        ; Untyped                      ;
; C1_HIGH                       ; 0                        ; Untyped                      ;
; C2_HIGH                       ; 0                        ; Untyped                      ;
; C3_HIGH                       ; 0                        ; Untyped                      ;
; C4_HIGH                       ; 0                        ; Untyped                      ;
; C5_HIGH                       ; 0                        ; Untyped                      ;
; C6_HIGH                       ; 0                        ; Untyped                      ;
; C7_HIGH                       ; 0                        ; Untyped                      ;
; C8_HIGH                       ; 0                        ; Untyped                      ;
; C9_HIGH                       ; 0                        ; Untyped                      ;
; C0_LOW                        ; 0                        ; Untyped                      ;
; C1_LOW                        ; 0                        ; Untyped                      ;
; C2_LOW                        ; 0                        ; Untyped                      ;
; C3_LOW                        ; 0                        ; Untyped                      ;
; C4_LOW                        ; 0                        ; Untyped                      ;
; C5_LOW                        ; 0                        ; Untyped                      ;
; C6_LOW                        ; 0                        ; Untyped                      ;
; C7_LOW                        ; 0                        ; Untyped                      ;
; C8_LOW                        ; 0                        ; Untyped                      ;
; C9_LOW                        ; 0                        ; Untyped                      ;
; C0_INITIAL                    ; 0                        ; Untyped                      ;
; C1_INITIAL                    ; 0                        ; Untyped                      ;
; C2_INITIAL                    ; 0                        ; Untyped                      ;
; C3_INITIAL                    ; 0                        ; Untyped                      ;
; C4_INITIAL                    ; 0                        ; Untyped                      ;
; C5_INITIAL                    ; 0                        ; Untyped                      ;
; C6_INITIAL                    ; 0                        ; Untyped                      ;
; C7_INITIAL                    ; 0                        ; Untyped                      ;
; C8_INITIAL                    ; 0                        ; Untyped                      ;
; C9_INITIAL                    ; 0                        ; Untyped                      ;
; C0_MODE                       ; BYPASS                   ; Untyped                      ;
; C1_MODE                       ; BYPASS                   ; Untyped                      ;
; C2_MODE                       ; BYPASS                   ; Untyped                      ;
; C3_MODE                       ; BYPASS                   ; Untyped                      ;
; C4_MODE                       ; BYPASS                   ; Untyped                      ;
; C5_MODE                       ; BYPASS                   ; Untyped                      ;
; C6_MODE                       ; BYPASS                   ; Untyped                      ;
; C7_MODE                       ; BYPASS                   ; Untyped                      ;
; C8_MODE                       ; BYPASS                   ; Untyped                      ;
; C9_MODE                       ; BYPASS                   ; Untyped                      ;
; C0_PH                         ; 0                        ; Untyped                      ;
; C1_PH                         ; 0                        ; Untyped                      ;
; C2_PH                         ; 0                        ; Untyped                      ;
; C3_PH                         ; 0                        ; Untyped                      ;
; C4_PH                         ; 0                        ; Untyped                      ;
; C5_PH                         ; 0                        ; Untyped                      ;
; C6_PH                         ; 0                        ; Untyped                      ;
; C7_PH                         ; 0                        ; Untyped                      ;
; C8_PH                         ; 0                        ; Untyped                      ;
; C9_PH                         ; 0                        ; Untyped                      ;
; L0_HIGH                       ; 1                        ; Untyped                      ;
; L1_HIGH                       ; 1                        ; Untyped                      ;
; G0_HIGH                       ; 1                        ; Untyped                      ;
; G1_HIGH                       ; 1                        ; Untyped                      ;
; G2_HIGH                       ; 1                        ; Untyped                      ;
; G3_HIGH                       ; 1                        ; Untyped                      ;
; E0_HIGH                       ; 1                        ; Untyped                      ;
; E1_HIGH                       ; 1                        ; Untyped                      ;
; E2_HIGH                       ; 1                        ; Untyped                      ;
; E3_HIGH                       ; 1                        ; Untyped                      ;
; L0_LOW                        ; 1                        ; Untyped                      ;
; L1_LOW                        ; 1                        ; Untyped                      ;
; G0_LOW                        ; 1                        ; Untyped                      ;
; G1_LOW                        ; 1                        ; Untyped                      ;
; G2_LOW                        ; 1                        ; Untyped                      ;
; G3_LOW                        ; 1                        ; Untyped                      ;
; E0_LOW                        ; 1                        ; Untyped                      ;
; E1_LOW                        ; 1                        ; Untyped                      ;
; E2_LOW                        ; 1                        ; Untyped                      ;
; E3_LOW                        ; 1                        ; Untyped                      ;
; L0_INITIAL                    ; 1                        ; Untyped                      ;
; L1_INITIAL                    ; 1                        ; Untyped                      ;
; G0_INITIAL                    ; 1                        ; Untyped                      ;
; G1_INITIAL                    ; 1                        ; Untyped                      ;
; G2_INITIAL                    ; 1                        ; Untyped                      ;
; G3_INITIAL                    ; 1                        ; Untyped                      ;
; E0_INITIAL                    ; 1                        ; Untyped                      ;
; E1_INITIAL                    ; 1                        ; Untyped                      ;
; E2_INITIAL                    ; 1                        ; Untyped                      ;
; E3_INITIAL                    ; 1                        ; Untyped                      ;
; L0_MODE                       ; BYPASS                   ; Untyped                      ;
; L1_MODE                       ; BYPASS                   ; Untyped                      ;
; G0_MODE                       ; BYPASS                   ; Untyped                      ;
; G1_MODE                       ; BYPASS                   ; Untyped                      ;
; G2_MODE                       ; BYPASS                   ; Untyped                      ;
; G3_MODE                       ; BYPASS                   ; Untyped                      ;
; E0_MODE                       ; BYPASS                   ; Untyped                      ;
; E1_MODE                       ; BYPASS                   ; Untyped                      ;
; E2_MODE                       ; BYPASS                   ; Untyped                      ;
; E3_MODE                       ; BYPASS                   ; Untyped                      ;
; L0_PH                         ; 0                        ; Untyped                      ;
; L1_PH                         ; 0                        ; Untyped                      ;
; G0_PH                         ; 0                        ; Untyped                      ;
; G1_PH                         ; 0                        ; Untyped                      ;
; G2_PH                         ; 0                        ; Untyped                      ;
; G3_PH                         ; 0                        ; Untyped                      ;
; E0_PH                         ; 0                        ; Untyped                      ;
; E1_PH                         ; 0                        ; Untyped                      ;
; E2_PH                         ; 0                        ; Untyped                      ;
; E3_PH                         ; 0                        ; Untyped                      ;
; M_PH                          ; 0                        ; Untyped                      ;
; C1_USE_CASC_IN                ; OFF                      ; Untyped                      ;
; C2_USE_CASC_IN                ; OFF                      ; Untyped                      ;
; C3_USE_CASC_IN                ; OFF                      ; Untyped                      ;
; C4_USE_CASC_IN                ; OFF                      ; Untyped                      ;
; C5_USE_CASC_IN                ; OFF                      ; Untyped                      ;
; C6_USE_CASC_IN                ; OFF                      ; Untyped                      ;
; C7_USE_CASC_IN                ; OFF                      ; Untyped                      ;
; C8_USE_CASC_IN                ; OFF                      ; Untyped                      ;
; C9_USE_CASC_IN                ; OFF                      ; Untyped                      ;
; CLK0_COUNTER                  ; G0                       ; Untyped                      ;
; CLK1_COUNTER                  ; G0                       ; Untyped                      ;
; CLK2_COUNTER                  ; G0                       ; Untyped                      ;
; CLK3_COUNTER                  ; G0                       ; Untyped                      ;
; CLK4_COUNTER                  ; G0                       ; Untyped                      ;
; CLK5_COUNTER                  ; G0                       ; Untyped                      ;
; CLK6_COUNTER                  ; E0                       ; Untyped                      ;
; CLK7_COUNTER                  ; E1                       ; Untyped                      ;
; CLK8_COUNTER                  ; E2                       ; Untyped                      ;
; CLK9_COUNTER                  ; E3                       ; Untyped                      ;
; L0_TIME_DELAY                 ; 0                        ; Untyped                      ;
; L1_TIME_DELAY                 ; 0                        ; Untyped                      ;
; G0_TIME_DELAY                 ; 0                        ; Untyped                      ;
; G1_TIME_DELAY                 ; 0                        ; Untyped                      ;
; G2_TIME_DELAY                 ; 0                        ; Untyped                      ;
; G3_TIME_DELAY                 ; 0                        ; Untyped                      ;
; E0_TIME_DELAY                 ; 0                        ; Untyped                      ;
; E1_TIME_DELAY                 ; 0                        ; Untyped                      ;
; E2_TIME_DELAY                 ; 0                        ; Untyped                      ;
; E3_TIME_DELAY                 ; 0                        ; Untyped                      ;
; M_TIME_DELAY                  ; 0                        ; Untyped                      ;
; N_TIME_DELAY                  ; 0                        ; Untyped                      ;
; EXTCLK3_COUNTER               ; E3                       ; Untyped                      ;
; EXTCLK2_COUNTER               ; E2                       ; Untyped                      ;
; EXTCLK1_COUNTER               ; E1                       ; Untyped                      ;
; EXTCLK0_COUNTER               ; E0                       ; Untyped                      ;
; ENABLE0_COUNTER               ; L0                       ; Untyped                      ;
; ENABLE1_COUNTER               ; L0                       ; Untyped                      ;
; CHARGE_PUMP_CURRENT           ; 2                        ; Untyped                      ;
; LOOP_FILTER_R                 ;  1.000000                ; Untyped                      ;
; LOOP_FILTER_C                 ; 5                        ; Untyped                      ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                     ; Untyped                      ;
; LOOP_FILTER_R_BITS            ; 9999                     ; Untyped                      ;
; LOOP_FILTER_C_BITS            ; 9999                     ; Untyped                      ;
; VCO_POST_SCALE                ; 0                        ; Untyped                      ;
; CLK2_OUTPUT_FREQUENCY         ; 0                        ; Untyped                      ;
; CLK1_OUTPUT_FREQUENCY         ; 0                        ; Untyped                      ;
; CLK0_OUTPUT_FREQUENCY         ; 0                        ; Untyped                      ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E             ; Untyped                      ;
; PORT_CLKENA0                  ; PORT_UNUSED              ; Untyped                      ;
; PORT_CLKENA1                  ; PORT_UNUSED              ; Untyped                      ;
; PORT_CLKENA2                  ; PORT_UNUSED              ; Untyped                      ;
; PORT_CLKENA3                  ; PORT_UNUSED              ; Untyped                      ;
; PORT_CLKENA4                  ; PORT_UNUSED              ; Untyped                      ;
; PORT_CLKENA5                  ; PORT_UNUSED              ; Untyped                      ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY        ; Untyped                      ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY        ; Untyped                      ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY        ; Untyped                      ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY        ; Untyped                      ;
; PORT_EXTCLK0                  ; PORT_UNUSED              ; Untyped                      ;
; PORT_EXTCLK1                  ; PORT_UNUSED              ; Untyped                      ;
; PORT_EXTCLK2                  ; PORT_UNUSED              ; Untyped                      ;
; PORT_EXTCLK3                  ; PORT_UNUSED              ; Untyped                      ;
; PORT_CLKBAD0                  ; PORT_UNUSED              ; Untyped                      ;
; PORT_CLKBAD1                  ; PORT_UNUSED              ; Untyped                      ;
; PORT_CLK0                     ; PORT_USED                ; Untyped                      ;
; PORT_CLK1                     ; PORT_USED                ; Untyped                      ;
; PORT_CLK2                     ; PORT_USED                ; Untyped                      ;
; PORT_CLK3                     ; PORT_USED                ; Untyped                      ;
; PORT_CLK4                     ; PORT_UNUSED              ; Untyped                      ;
; PORT_CLK5                     ; PORT_UNUSED              ; Untyped                      ;
; PORT_CLK6                     ; PORT_UNUSED              ; Untyped                      ;
; PORT_CLK7                     ; PORT_UNUSED              ; Untyped                      ;
; PORT_CLK8                     ; PORT_UNUSED              ; Untyped                      ;
; PORT_CLK9                     ; PORT_UNUSED              ; Untyped                      ;
; PORT_SCANDATA                 ; PORT_UNUSED              ; Untyped                      ;
; PORT_SCANDATAOUT              ; PORT_UNUSED              ; Untyped                      ;
; PORT_SCANDONE                 ; PORT_UNUSED              ; Untyped                      ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY        ; Untyped                      ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY        ; Untyped                      ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED              ; Untyped                      ;
; PORT_CLKLOSS                  ; PORT_UNUSED              ; Untyped                      ;
; PORT_INCLK1                   ; PORT_UNUSED              ; Untyped                      ;
; PORT_INCLK0                   ; PORT_USED                ; Untyped                      ;
; PORT_FBIN                     ; PORT_UNUSED              ; Untyped                      ;
; PORT_PLLENA                   ; PORT_UNUSED              ; Untyped                      ;
; PORT_CLKSWITCH                ; PORT_UNUSED              ; Untyped                      ;
; PORT_ARESET                   ; PORT_USED                ; Untyped                      ;
; PORT_PFDENA                   ; PORT_UNUSED              ; Untyped                      ;
; PORT_SCANCLK                  ; PORT_UNUSED              ; Untyped                      ;
; PORT_SCANACLR                 ; PORT_UNUSED              ; Untyped                      ;
; PORT_SCANREAD                 ; PORT_UNUSED              ; Untyped                      ;
; PORT_SCANWRITE                ; PORT_UNUSED              ; Untyped                      ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY        ; Untyped                      ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY        ; Untyped                      ;
; PORT_LOCKED                   ; PORT_USED                ; Untyped                      ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED              ; Untyped                      ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY        ; Untyped                      ;
; PORT_PHASEDONE                ; PORT_UNUSED              ; Untyped                      ;
; PORT_PHASESTEP                ; PORT_UNUSED              ; Untyped                      ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED              ; Untyped                      ;
; PORT_SCANCLKENA               ; PORT_UNUSED              ; Untyped                      ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED              ; Untyped                      ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY        ; Untyped                      ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY        ; Untyped                      ;
; M_TEST_SOURCE                 ; 5                        ; Untyped                      ;
; C0_TEST_SOURCE                ; 5                        ; Untyped                      ;
; C1_TEST_SOURCE                ; 5                        ; Untyped                      ;
; C2_TEST_SOURCE                ; 5                        ; Untyped                      ;
; C3_TEST_SOURCE                ; 5                        ; Untyped                      ;
; C4_TEST_SOURCE                ; 5                        ; Untyped                      ;
; C5_TEST_SOURCE                ; 5                        ; Untyped                      ;
; C6_TEST_SOURCE                ; 5                        ; Untyped                      ;
; C7_TEST_SOURCE                ; 5                        ; Untyped                      ;
; C8_TEST_SOURCE                ; 5                        ; Untyped                      ;
; C9_TEST_SOURCE                ; 5                        ; Untyped                      ;
; CBXI_PARAMETER                ; PLL_IF_altpll            ; Untyped                      ;
; VCO_FREQUENCY_CONTROL         ; AUTO                     ; Untyped                      ;
; VCO_PHASE_SHIFT_STEP          ; 0                        ; Untyped                      ;
; WIDTH_CLOCK                   ; 5                        ; Signed Integer               ;
; WIDTH_PHASECOUNTERSELECT      ; 4                        ; Untyped                      ;
; USING_FBMIMICBIDIR_PORT       ; OFF                      ; Untyped                      ;
; DEVICE_FAMILY                 ; Cyclone IV E             ; Untyped                      ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                   ; Untyped                      ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                      ; Untyped                      ;
; AUTO_CARRY_CHAINS             ; ON                       ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS          ; OFF                      ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS           ; ON                       ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS        ; OFF                      ; IGNORE_CASCADE               ;
+-------------------------------+--------------------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: network:network_inst|sync:sync_inst1 ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; DEPTH          ; 2     ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: network:network_inst|sync:sync_inst2 ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; DEPTH          ; 2     ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: network:network_inst|rgmii_recv:rgmii_recv_inst|ddio_in:ddio_in_inst|altddio_in:ALTDDIO_IN_component ;
+------------------------+---------------+----------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value         ; Type                                                                                                     ;
+------------------------+---------------+----------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON            ; AUTO_CARRY                                                                                               ;
; IGNORE_CARRY_BUFFERS   ; OFF           ; IGNORE_CARRY                                                                                             ;
; AUTO_CASCADE_CHAINS    ; ON            ; AUTO_CASCADE                                                                                             ;
; IGNORE_CASCADE_BUFFERS ; OFF           ; IGNORE_CASCADE                                                                                           ;
; WIDTH                  ; 5             ; Signed Integer                                                                                           ;
; POWER_UP_HIGH          ; OFF           ; Untyped                                                                                                  ;
; INTENDED_DEVICE_FAMILY ; Cyclone IV GX ; Untyped                                                                                                  ;
; INVERT_INPUT_CLOCKS    ; ON            ; Untyped                                                                                                  ;
; DEVICE_FAMILY          ; Cyclone IV E  ; Untyped                                                                                                  ;
; CBXI_PARAMETER         ; ddio_in_eef   ; Untyped                                                                                                  ;
+------------------------+---------------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: network:network_inst|arp:arp_inst|sync:sync_inst1 ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; DEPTH          ; 2     ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: network:network_inst|arp:arp_inst|sync:sync_inst2 ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; DEPTH          ; 2     ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: network:network_inst|icmp:icmp_inst|icmp_fifo:icmp_fifo_inst|dcfifo:dcfifo_component ;
+-------------------------+--------------+------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                     ;
+-------------------------+--------------+------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                                                                  ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                               ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                             ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                             ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                           ;
; LPM_WIDTH               ; 8            ; Signed Integer                                                                           ;
; LPM_NUMWORDS            ; 1024         ; Signed Integer                                                                           ;
; LPM_WIDTHU              ; 10           ; Signed Integer                                                                           ;
; LPM_SHOWAHEAD           ; ON           ; Untyped                                                                                  ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                                  ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                                  ;
; USE_EAB                 ; ON           ; Untyped                                                                                  ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                  ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                  ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                                                                  ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                                                                  ;
; RDSYNC_DELAYPIPE        ; 4            ; Signed Integer                                                                           ;
; WRSYNC_DELAYPIPE        ; 4            ; Signed Integer                                                                           ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                                                                  ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                  ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                  ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                                                                  ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                                                                  ;
; READ_ACLR_SYNCH         ; OFF          ; Untyped                                                                                  ;
; CBXI_PARAMETER          ; dcfifo_eqo1  ; Untyped                                                                                  ;
+-------------------------+--------------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: network:network_inst|icmp:icmp_inst|sync:sync_inst1 ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; DEPTH          ; 2     ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: network:network_inst|icmp:icmp_inst|sync:sync_inst2 ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; DEPTH          ; 2     ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: network:network_inst|dhcp:dhcp_inst|sync:sync_inst1 ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; DEPTH          ; 2     ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: network:network_inst|cdc_sync:cdc_sync_inst1 ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; SIZE           ; 48    ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: network:network_inst|cdc_sync:cdc_sync_inst2 ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; SIZE           ; 32    ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: network:network_inst|cdc_sync:cdc_sync_inst7 ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; SIZE           ; 32    ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: network:network_inst|cdc_sync:cdc_sync_inst8 ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; SIZE           ; 48    ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: network:network_inst|cdc_sync:cdc_sync_inst9 ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; SIZE           ; 16    ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: network:network_inst|rgmii_send:rgmii_send_inst|tx_pll:tx_pll_inst|altpll:altpll_component ;
+-------------------------------+--------------------------+------------------------------------------------------------------------------+
; Parameter Name                ; Value                    ; Type                                                                         ;
+-------------------------------+--------------------------+------------------------------------------------------------------------------+
; OPERATION_MODE                ; NORMAL                   ; Untyped                                                                      ;
; PLL_TYPE                      ; AUTO                     ; Untyped                                                                      ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=tx_pll ; Untyped                                                                      ;
; QUALIFY_CONF_DONE             ; OFF                      ; Untyped                                                                      ;
; COMPENSATE_CLOCK              ; CLK0                     ; Untyped                                                                      ;
; SCAN_CHAIN                    ; LONG                     ; Untyped                                                                      ;
; PRIMARY_CLOCK                 ; INCLK0                   ; Untyped                                                                      ;
; INCLK0_INPUT_FREQUENCY        ; 8000                     ; Signed Integer                                                               ;
; INCLK1_INPUT_FREQUENCY        ; 0                        ; Untyped                                                                      ;
; GATE_LOCK_SIGNAL              ; NO                       ; Untyped                                                                      ;
; GATE_LOCK_COUNTER             ; 0                        ; Untyped                                                                      ;
; LOCK_HIGH                     ; 1                        ; Untyped                                                                      ;
; LOCK_LOW                      ; 1                        ; Untyped                                                                      ;
; VALID_LOCK_MULTIPLIER         ; 1                        ; Untyped                                                                      ;
; INVALID_LOCK_MULTIPLIER       ; 5                        ; Untyped                                                                      ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                      ; Untyped                                                                      ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                      ; Untyped                                                                      ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                      ; Untyped                                                                      ;
; SKIP_VCO                      ; OFF                      ; Untyped                                                                      ;
; SWITCH_OVER_COUNTER           ; 0                        ; Untyped                                                                      ;
; SWITCH_OVER_TYPE              ; AUTO                     ; Untyped                                                                      ;
; FEEDBACK_SOURCE               ; EXTCLK0                  ; Untyped                                                                      ;
; BANDWIDTH                     ; 0                        ; Untyped                                                                      ;
; BANDWIDTH_TYPE                ; AUTO                     ; Untyped                                                                      ;
; SPREAD_FREQUENCY              ; 0                        ; Untyped                                                                      ;
; DOWN_SPREAD                   ; 0                        ; Untyped                                                                      ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                      ; Untyped                                                                      ;
; SELF_RESET_ON_LOSS_LOCK       ; ON                       ; Untyped                                                                      ;
; CLK9_MULTIPLY_BY              ; 0                        ; Untyped                                                                      ;
; CLK8_MULTIPLY_BY              ; 0                        ; Untyped                                                                      ;
; CLK7_MULTIPLY_BY              ; 0                        ; Untyped                                                                      ;
; CLK6_MULTIPLY_BY              ; 0                        ; Untyped                                                                      ;
; CLK5_MULTIPLY_BY              ; 1                        ; Untyped                                                                      ;
; CLK4_MULTIPLY_BY              ; 1                        ; Untyped                                                                      ;
; CLK3_MULTIPLY_BY              ; 1                        ; Signed Integer                                                               ;
; CLK2_MULTIPLY_BY              ; 1                        ; Signed Integer                                                               ;
; CLK1_MULTIPLY_BY              ; 1                        ; Signed Integer                                                               ;
; CLK0_MULTIPLY_BY              ; 1                        ; Signed Integer                                                               ;
; CLK9_DIVIDE_BY                ; 0                        ; Untyped                                                                      ;
; CLK8_DIVIDE_BY                ; 0                        ; Untyped                                                                      ;
; CLK7_DIVIDE_BY                ; 0                        ; Untyped                                                                      ;
; CLK6_DIVIDE_BY                ; 0                        ; Untyped                                                                      ;
; CLK5_DIVIDE_BY                ; 1                        ; Untyped                                                                      ;
; CLK4_DIVIDE_BY                ; 1                        ; Untyped                                                                      ;
; CLK3_DIVIDE_BY                ; 50                       ; Signed Integer                                                               ;
; CLK2_DIVIDE_BY                ; 10                       ; Signed Integer                                                               ;
; CLK1_DIVIDE_BY                ; 1                        ; Signed Integer                                                               ;
; CLK0_DIVIDE_BY                ; 1                        ; Signed Integer                                                               ;
; CLK9_PHASE_SHIFT              ; 0                        ; Untyped                                                                      ;
; CLK8_PHASE_SHIFT              ; 0                        ; Untyped                                                                      ;
; CLK7_PHASE_SHIFT              ; 0                        ; Untyped                                                                      ;
; CLK6_PHASE_SHIFT              ; 0                        ; Untyped                                                                      ;
; CLK5_PHASE_SHIFT              ; 0                        ; Untyped                                                                      ;
; CLK4_PHASE_SHIFT              ; 0                        ; Untyped                                                                      ;
; CLK3_PHASE_SHIFT              ; 0                        ; Untyped                                                                      ;
; CLK2_PHASE_SHIFT              ; 0                        ; Untyped                                                                      ;
; CLK1_PHASE_SHIFT              ; 3000                     ; Untyped                                                                      ;
; CLK0_PHASE_SHIFT              ; 0                        ; Untyped                                                                      ;
; CLK5_TIME_DELAY               ; 0                        ; Untyped                                                                      ;
; CLK4_TIME_DELAY               ; 0                        ; Untyped                                                                      ;
; CLK3_TIME_DELAY               ; 0                        ; Untyped                                                                      ;
; CLK2_TIME_DELAY               ; 0                        ; Untyped                                                                      ;
; CLK1_TIME_DELAY               ; 0                        ; Untyped                                                                      ;
; CLK0_TIME_DELAY               ; 0                        ; Untyped                                                                      ;
; CLK9_DUTY_CYCLE               ; 50                       ; Untyped                                                                      ;
; CLK8_DUTY_CYCLE               ; 50                       ; Untyped                                                                      ;
; CLK7_DUTY_CYCLE               ; 50                       ; Untyped                                                                      ;
; CLK6_DUTY_CYCLE               ; 50                       ; Untyped                                                                      ;
; CLK5_DUTY_CYCLE               ; 50                       ; Untyped                                                                      ;
; CLK4_DUTY_CYCLE               ; 50                       ; Untyped                                                                      ;
; CLK3_DUTY_CYCLE               ; 50                       ; Signed Integer                                                               ;
; CLK2_DUTY_CYCLE               ; 50                       ; Signed Integer                                                               ;
; CLK1_DUTY_CYCLE               ; 50                       ; Signed Integer                                                               ;
; CLK0_DUTY_CYCLE               ; 50                       ; Signed Integer                                                               ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                                                                      ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                                                                      ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                                                                      ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                                                                      ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                                                                      ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                                                                      ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                                                                      ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                                                                      ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                                                                      ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                                                                      ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                                                                      ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                                                                      ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                                                                      ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                                                                      ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                                                                      ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                                                                      ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                                                                      ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                                                                      ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                                                                      ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                                                                      ;
; LOCK_WINDOW_UI                ;  0.05                    ; Untyped                                                                      ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                   ; Untyped                                                                      ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                   ; Untyped                                                                      ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                   ; Untyped                                                                      ;
; DPA_MULTIPLY_BY               ; 0                        ; Untyped                                                                      ;
; DPA_DIVIDE_BY                 ; 1                        ; Untyped                                                                      ;
; DPA_DIVIDER                   ; 0                        ; Untyped                                                                      ;
; EXTCLK3_MULTIPLY_BY           ; 1                        ; Untyped                                                                      ;
; EXTCLK2_MULTIPLY_BY           ; 1                        ; Untyped                                                                      ;
; EXTCLK1_MULTIPLY_BY           ; 1                        ; Untyped                                                                      ;
; EXTCLK0_MULTIPLY_BY           ; 1                        ; Untyped                                                                      ;
; EXTCLK3_DIVIDE_BY             ; 1                        ; Untyped                                                                      ;
; EXTCLK2_DIVIDE_BY             ; 1                        ; Untyped                                                                      ;
; EXTCLK1_DIVIDE_BY             ; 1                        ; Untyped                                                                      ;
; EXTCLK0_DIVIDE_BY             ; 1                        ; Untyped                                                                      ;
; EXTCLK3_PHASE_SHIFT           ; 0                        ; Untyped                                                                      ;
; EXTCLK2_PHASE_SHIFT           ; 0                        ; Untyped                                                                      ;
; EXTCLK1_PHASE_SHIFT           ; 0                        ; Untyped                                                                      ;
; EXTCLK0_PHASE_SHIFT           ; 0                        ; Untyped                                                                      ;
; EXTCLK3_TIME_DELAY            ; 0                        ; Untyped                                                                      ;
; EXTCLK2_TIME_DELAY            ; 0                        ; Untyped                                                                      ;
; EXTCLK1_TIME_DELAY            ; 0                        ; Untyped                                                                      ;
; EXTCLK0_TIME_DELAY            ; 0                        ; Untyped                                                                      ;
; EXTCLK3_DUTY_CYCLE            ; 50                       ; Untyped                                                                      ;
; EXTCLK2_DUTY_CYCLE            ; 50                       ; Untyped                                                                      ;
; EXTCLK1_DUTY_CYCLE            ; 50                       ; Untyped                                                                      ;
; EXTCLK0_DUTY_CYCLE            ; 50                       ; Untyped                                                                      ;
; VCO_MULTIPLY_BY               ; 0                        ; Untyped                                                                      ;
; VCO_DIVIDE_BY                 ; 0                        ; Untyped                                                                      ;
; SCLKOUT0_PHASE_SHIFT          ; 0                        ; Untyped                                                                      ;
; SCLKOUT1_PHASE_SHIFT          ; 0                        ; Untyped                                                                      ;
; VCO_MIN                       ; 0                        ; Untyped                                                                      ;
; VCO_MAX                       ; 0                        ; Untyped                                                                      ;
; VCO_CENTER                    ; 0                        ; Untyped                                                                      ;
; PFD_MIN                       ; 0                        ; Untyped                                                                      ;
; PFD_MAX                       ; 0                        ; Untyped                                                                      ;
; M_INITIAL                     ; 0                        ; Untyped                                                                      ;
; M                             ; 0                        ; Untyped                                                                      ;
; N                             ; 1                        ; Untyped                                                                      ;
; M2                            ; 1                        ; Untyped                                                                      ;
; N2                            ; 1                        ; Untyped                                                                      ;
; SS                            ; 1                        ; Untyped                                                                      ;
; C0_HIGH                       ; 0                        ; Untyped                                                                      ;
; C1_HIGH                       ; 0                        ; Untyped                                                                      ;
; C2_HIGH                       ; 0                        ; Untyped                                                                      ;
; C3_HIGH                       ; 0                        ; Untyped                                                                      ;
; C4_HIGH                       ; 0                        ; Untyped                                                                      ;
; C5_HIGH                       ; 0                        ; Untyped                                                                      ;
; C6_HIGH                       ; 0                        ; Untyped                                                                      ;
; C7_HIGH                       ; 0                        ; Untyped                                                                      ;
; C8_HIGH                       ; 0                        ; Untyped                                                                      ;
; C9_HIGH                       ; 0                        ; Untyped                                                                      ;
; C0_LOW                        ; 0                        ; Untyped                                                                      ;
; C1_LOW                        ; 0                        ; Untyped                                                                      ;
; C2_LOW                        ; 0                        ; Untyped                                                                      ;
; C3_LOW                        ; 0                        ; Untyped                                                                      ;
; C4_LOW                        ; 0                        ; Untyped                                                                      ;
; C5_LOW                        ; 0                        ; Untyped                                                                      ;
; C6_LOW                        ; 0                        ; Untyped                                                                      ;
; C7_LOW                        ; 0                        ; Untyped                                                                      ;
; C8_LOW                        ; 0                        ; Untyped                                                                      ;
; C9_LOW                        ; 0                        ; Untyped                                                                      ;
; C0_INITIAL                    ; 0                        ; Untyped                                                                      ;
; C1_INITIAL                    ; 0                        ; Untyped                                                                      ;
; C2_INITIAL                    ; 0                        ; Untyped                                                                      ;
; C3_INITIAL                    ; 0                        ; Untyped                                                                      ;
; C4_INITIAL                    ; 0                        ; Untyped                                                                      ;
; C5_INITIAL                    ; 0                        ; Untyped                                                                      ;
; C6_INITIAL                    ; 0                        ; Untyped                                                                      ;
; C7_INITIAL                    ; 0                        ; Untyped                                                                      ;
; C8_INITIAL                    ; 0                        ; Untyped                                                                      ;
; C9_INITIAL                    ; 0                        ; Untyped                                                                      ;
; C0_MODE                       ; BYPASS                   ; Untyped                                                                      ;
; C1_MODE                       ; BYPASS                   ; Untyped                                                                      ;
; C2_MODE                       ; BYPASS                   ; Untyped                                                                      ;
; C3_MODE                       ; BYPASS                   ; Untyped                                                                      ;
; C4_MODE                       ; BYPASS                   ; Untyped                                                                      ;
; C5_MODE                       ; BYPASS                   ; Untyped                                                                      ;
; C6_MODE                       ; BYPASS                   ; Untyped                                                                      ;
; C7_MODE                       ; BYPASS                   ; Untyped                                                                      ;
; C8_MODE                       ; BYPASS                   ; Untyped                                                                      ;
; C9_MODE                       ; BYPASS                   ; Untyped                                                                      ;
; C0_PH                         ; 0                        ; Untyped                                                                      ;
; C1_PH                         ; 0                        ; Untyped                                                                      ;
; C2_PH                         ; 0                        ; Untyped                                                                      ;
; C3_PH                         ; 0                        ; Untyped                                                                      ;
; C4_PH                         ; 0                        ; Untyped                                                                      ;
; C5_PH                         ; 0                        ; Untyped                                                                      ;
; C6_PH                         ; 0                        ; Untyped                                                                      ;
; C7_PH                         ; 0                        ; Untyped                                                                      ;
; C8_PH                         ; 0                        ; Untyped                                                                      ;
; C9_PH                         ; 0                        ; Untyped                                                                      ;
; L0_HIGH                       ; 1                        ; Untyped                                                                      ;
; L1_HIGH                       ; 1                        ; Untyped                                                                      ;
; G0_HIGH                       ; 1                        ; Untyped                                                                      ;
; G1_HIGH                       ; 1                        ; Untyped                                                                      ;
; G2_HIGH                       ; 1                        ; Untyped                                                                      ;
; G3_HIGH                       ; 1                        ; Untyped                                                                      ;
; E0_HIGH                       ; 1                        ; Untyped                                                                      ;
; E1_HIGH                       ; 1                        ; Untyped                                                                      ;
; E2_HIGH                       ; 1                        ; Untyped                                                                      ;
; E3_HIGH                       ; 1                        ; Untyped                                                                      ;
; L0_LOW                        ; 1                        ; Untyped                                                                      ;
; L1_LOW                        ; 1                        ; Untyped                                                                      ;
; G0_LOW                        ; 1                        ; Untyped                                                                      ;
; G1_LOW                        ; 1                        ; Untyped                                                                      ;
; G2_LOW                        ; 1                        ; Untyped                                                                      ;
; G3_LOW                        ; 1                        ; Untyped                                                                      ;
; E0_LOW                        ; 1                        ; Untyped                                                                      ;
; E1_LOW                        ; 1                        ; Untyped                                                                      ;
; E2_LOW                        ; 1                        ; Untyped                                                                      ;
; E3_LOW                        ; 1                        ; Untyped                                                                      ;
; L0_INITIAL                    ; 1                        ; Untyped                                                                      ;
; L1_INITIAL                    ; 1                        ; Untyped                                                                      ;
; G0_INITIAL                    ; 1                        ; Untyped                                                                      ;
; G1_INITIAL                    ; 1                        ; Untyped                                                                      ;
; G2_INITIAL                    ; 1                        ; Untyped                                                                      ;
; G3_INITIAL                    ; 1                        ; Untyped                                                                      ;
; E0_INITIAL                    ; 1                        ; Untyped                                                                      ;
; E1_INITIAL                    ; 1                        ; Untyped                                                                      ;
; E2_INITIAL                    ; 1                        ; Untyped                                                                      ;
; E3_INITIAL                    ; 1                        ; Untyped                                                                      ;
; L0_MODE                       ; BYPASS                   ; Untyped                                                                      ;
; L1_MODE                       ; BYPASS                   ; Untyped                                                                      ;
; G0_MODE                       ; BYPASS                   ; Untyped                                                                      ;
; G1_MODE                       ; BYPASS                   ; Untyped                                                                      ;
; G2_MODE                       ; BYPASS                   ; Untyped                                                                      ;
; G3_MODE                       ; BYPASS                   ; Untyped                                                                      ;
; E0_MODE                       ; BYPASS                   ; Untyped                                                                      ;
; E1_MODE                       ; BYPASS                   ; Untyped                                                                      ;
; E2_MODE                       ; BYPASS                   ; Untyped                                                                      ;
; E3_MODE                       ; BYPASS                   ; Untyped                                                                      ;
; L0_PH                         ; 0                        ; Untyped                                                                      ;
; L1_PH                         ; 0                        ; Untyped                                                                      ;
; G0_PH                         ; 0                        ; Untyped                                                                      ;
; G1_PH                         ; 0                        ; Untyped                                                                      ;
; G2_PH                         ; 0                        ; Untyped                                                                      ;
; G3_PH                         ; 0                        ; Untyped                                                                      ;
; E0_PH                         ; 0                        ; Untyped                                                                      ;
; E1_PH                         ; 0                        ; Untyped                                                                      ;
; E2_PH                         ; 0                        ; Untyped                                                                      ;
; E3_PH                         ; 0                        ; Untyped                                                                      ;
; M_PH                          ; 0                        ; Untyped                                                                      ;
; C1_USE_CASC_IN                ; OFF                      ; Untyped                                                                      ;
; C2_USE_CASC_IN                ; OFF                      ; Untyped                                                                      ;
; C3_USE_CASC_IN                ; OFF                      ; Untyped                                                                      ;
; C4_USE_CASC_IN                ; OFF                      ; Untyped                                                                      ;
; C5_USE_CASC_IN                ; OFF                      ; Untyped                                                                      ;
; C6_USE_CASC_IN                ; OFF                      ; Untyped                                                                      ;
; C7_USE_CASC_IN                ; OFF                      ; Untyped                                                                      ;
; C8_USE_CASC_IN                ; OFF                      ; Untyped                                                                      ;
; C9_USE_CASC_IN                ; OFF                      ; Untyped                                                                      ;
; CLK0_COUNTER                  ; G0                       ; Untyped                                                                      ;
; CLK1_COUNTER                  ; G0                       ; Untyped                                                                      ;
; CLK2_COUNTER                  ; G0                       ; Untyped                                                                      ;
; CLK3_COUNTER                  ; G0                       ; Untyped                                                                      ;
; CLK4_COUNTER                  ; G0                       ; Untyped                                                                      ;
; CLK5_COUNTER                  ; G0                       ; Untyped                                                                      ;
; CLK6_COUNTER                  ; E0                       ; Untyped                                                                      ;
; CLK7_COUNTER                  ; E1                       ; Untyped                                                                      ;
; CLK8_COUNTER                  ; E2                       ; Untyped                                                                      ;
; CLK9_COUNTER                  ; E3                       ; Untyped                                                                      ;
; L0_TIME_DELAY                 ; 0                        ; Untyped                                                                      ;
; L1_TIME_DELAY                 ; 0                        ; Untyped                                                                      ;
; G0_TIME_DELAY                 ; 0                        ; Untyped                                                                      ;
; G1_TIME_DELAY                 ; 0                        ; Untyped                                                                      ;
; G2_TIME_DELAY                 ; 0                        ; Untyped                                                                      ;
; G3_TIME_DELAY                 ; 0                        ; Untyped                                                                      ;
; E0_TIME_DELAY                 ; 0                        ; Untyped                                                                      ;
; E1_TIME_DELAY                 ; 0                        ; Untyped                                                                      ;
; E2_TIME_DELAY                 ; 0                        ; Untyped                                                                      ;
; E3_TIME_DELAY                 ; 0                        ; Untyped                                                                      ;
; M_TIME_DELAY                  ; 0                        ; Untyped                                                                      ;
; N_TIME_DELAY                  ; 0                        ; Untyped                                                                      ;
; EXTCLK3_COUNTER               ; E3                       ; Untyped                                                                      ;
; EXTCLK2_COUNTER               ; E2                       ; Untyped                                                                      ;
; EXTCLK1_COUNTER               ; E1                       ; Untyped                                                                      ;
; EXTCLK0_COUNTER               ; E0                       ; Untyped                                                                      ;
; ENABLE0_COUNTER               ; L0                       ; Untyped                                                                      ;
; ENABLE1_COUNTER               ; L0                       ; Untyped                                                                      ;
; CHARGE_PUMP_CURRENT           ; 2                        ; Untyped                                                                      ;
; LOOP_FILTER_R                 ;  1.000000                ; Untyped                                                                      ;
; LOOP_FILTER_C                 ; 5                        ; Untyped                                                                      ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                     ; Untyped                                                                      ;
; LOOP_FILTER_R_BITS            ; 9999                     ; Untyped                                                                      ;
; LOOP_FILTER_C_BITS            ; 9999                     ; Untyped                                                                      ;
; VCO_POST_SCALE                ; 0                        ; Untyped                                                                      ;
; CLK2_OUTPUT_FREQUENCY         ; 0                        ; Untyped                                                                      ;
; CLK1_OUTPUT_FREQUENCY         ; 0                        ; Untyped                                                                      ;
; CLK0_OUTPUT_FREQUENCY         ; 0                        ; Untyped                                                                      ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E             ; Untyped                                                                      ;
; PORT_CLKENA0                  ; PORT_UNUSED              ; Untyped                                                                      ;
; PORT_CLKENA1                  ; PORT_UNUSED              ; Untyped                                                                      ;
; PORT_CLKENA2                  ; PORT_UNUSED              ; Untyped                                                                      ;
; PORT_CLKENA3                  ; PORT_UNUSED              ; Untyped                                                                      ;
; PORT_CLKENA4                  ; PORT_UNUSED              ; Untyped                                                                      ;
; PORT_CLKENA5                  ; PORT_UNUSED              ; Untyped                                                                      ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY        ; Untyped                                                                      ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY        ; Untyped                                                                      ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY        ; Untyped                                                                      ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY        ; Untyped                                                                      ;
; PORT_EXTCLK0                  ; PORT_UNUSED              ; Untyped                                                                      ;
; PORT_EXTCLK1                  ; PORT_UNUSED              ; Untyped                                                                      ;
; PORT_EXTCLK2                  ; PORT_UNUSED              ; Untyped                                                                      ;
; PORT_EXTCLK3                  ; PORT_UNUSED              ; Untyped                                                                      ;
; PORT_CLKBAD0                  ; PORT_UNUSED              ; Untyped                                                                      ;
; PORT_CLKBAD1                  ; PORT_UNUSED              ; Untyped                                                                      ;
; PORT_CLK0                     ; PORT_USED                ; Untyped                                                                      ;
; PORT_CLK1                     ; PORT_USED                ; Untyped                                                                      ;
; PORT_CLK2                     ; PORT_USED                ; Untyped                                                                      ;
; PORT_CLK3                     ; PORT_USED                ; Untyped                                                                      ;
; PORT_CLK4                     ; PORT_UNUSED              ; Untyped                                                                      ;
; PORT_CLK5                     ; PORT_UNUSED              ; Untyped                                                                      ;
; PORT_CLK6                     ; PORT_UNUSED              ; Untyped                                                                      ;
; PORT_CLK7                     ; PORT_UNUSED              ; Untyped                                                                      ;
; PORT_CLK8                     ; PORT_UNUSED              ; Untyped                                                                      ;
; PORT_CLK9                     ; PORT_UNUSED              ; Untyped                                                                      ;
; PORT_SCANDATA                 ; PORT_UNUSED              ; Untyped                                                                      ;
; PORT_SCANDATAOUT              ; PORT_UNUSED              ; Untyped                                                                      ;
; PORT_SCANDONE                 ; PORT_UNUSED              ; Untyped                                                                      ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY        ; Untyped                                                                      ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY        ; Untyped                                                                      ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED              ; Untyped                                                                      ;
; PORT_CLKLOSS                  ; PORT_UNUSED              ; Untyped                                                                      ;
; PORT_INCLK1                   ; PORT_UNUSED              ; Untyped                                                                      ;
; PORT_INCLK0                   ; PORT_USED                ; Untyped                                                                      ;
; PORT_FBIN                     ; PORT_UNUSED              ; Untyped                                                                      ;
; PORT_PLLENA                   ; PORT_UNUSED              ; Untyped                                                                      ;
; PORT_CLKSWITCH                ; PORT_UNUSED              ; Untyped                                                                      ;
; PORT_ARESET                   ; PORT_USED                ; Untyped                                                                      ;
; PORT_PFDENA                   ; PORT_UNUSED              ; Untyped                                                                      ;
; PORT_SCANCLK                  ; PORT_USED                ; Untyped                                                                      ;
; PORT_SCANACLR                 ; PORT_UNUSED              ; Untyped                                                                      ;
; PORT_SCANREAD                 ; PORT_UNUSED              ; Untyped                                                                      ;
; PORT_SCANWRITE                ; PORT_UNUSED              ; Untyped                                                                      ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY        ; Untyped                                                                      ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY        ; Untyped                                                                      ;
; PORT_LOCKED                   ; PORT_USED                ; Untyped                                                                      ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED              ; Untyped                                                                      ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY        ; Untyped                                                                      ;
; PORT_PHASEDONE                ; PORT_USED                ; Untyped                                                                      ;
; PORT_PHASESTEP                ; PORT_USED                ; Untyped                                                                      ;
; PORT_PHASEUPDOWN              ; PORT_USED                ; Untyped                                                                      ;
; PORT_SCANCLKENA               ; PORT_UNUSED              ; Untyped                                                                      ;
; PORT_PHASECOUNTERSELECT       ; PORT_USED                ; Untyped                                                                      ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY        ; Untyped                                                                      ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY        ; Untyped                                                                      ;
; M_TEST_SOURCE                 ; 5                        ; Untyped                                                                      ;
; C0_TEST_SOURCE                ; 5                        ; Untyped                                                                      ;
; C1_TEST_SOURCE                ; 5                        ; Untyped                                                                      ;
; C2_TEST_SOURCE                ; 5                        ; Untyped                                                                      ;
; C3_TEST_SOURCE                ; 5                        ; Untyped                                                                      ;
; C4_TEST_SOURCE                ; 5                        ; Untyped                                                                      ;
; C5_TEST_SOURCE                ; 5                        ; Untyped                                                                      ;
; C6_TEST_SOURCE                ; 5                        ; Untyped                                                                      ;
; C7_TEST_SOURCE                ; 5                        ; Untyped                                                                      ;
; C8_TEST_SOURCE                ; 5                        ; Untyped                                                                      ;
; C9_TEST_SOURCE                ; 5                        ; Untyped                                                                      ;
; CBXI_PARAMETER                ; tx_pll_altpll            ; Untyped                                                                      ;
; VCO_FREQUENCY_CONTROL         ; MANUAL_PHASE             ; Untyped                                                                      ;
; VCO_PHASE_SHIFT_STEP          ; 22                       ; Signed Integer                                                               ;
; WIDTH_CLOCK                   ; 5                        ; Signed Integer                                                               ;
; WIDTH_PHASECOUNTERSELECT      ; 3                        ; Signed Integer                                                               ;
; USING_FBMIMICBIDIR_PORT       ; OFF                      ; Untyped                                                                      ;
; DEVICE_FAMILY                 ; Cyclone IV E             ; Untyped                                                                      ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                   ; Untyped                                                                      ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                      ; Untyped                                                                      ;
; AUTO_CARRY_CHAINS             ; ON                       ; AUTO_CARRY                                                                   ;
; IGNORE_CARRY_BUFFERS          ; OFF                      ; IGNORE_CARRY                                                                 ;
; AUTO_CASCADE_CHAINS           ; ON                       ; AUTO_CASCADE                                                                 ;
; IGNORE_CASCADE_BUFFERS        ; OFF                      ; IGNORE_CASCADE                                                               ;
+-------------------------------+--------------------------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: network:network_inst|rgmii_send:rgmii_send_inst|ddio_out:ddio_out_inst|altddio_out:ALTDDIO_OUT_component ;
+------------------------+---------------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value         ; Type                                                                                                         ;
+------------------------+---------------+--------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON            ; AUTO_CARRY                                                                                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF           ; IGNORE_CARRY                                                                                                 ;
; AUTO_CASCADE_CHAINS    ; ON            ; AUTO_CASCADE                                                                                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF           ; IGNORE_CASCADE                                                                                               ;
; WIDTH                  ; 5             ; Signed Integer                                                                                               ;
; POWER_UP_HIGH          ; OFF           ; Untyped                                                                                                      ;
; OE_REG                 ; UNREGISTERED  ; Untyped                                                                                                      ;
; extend_oe_disable      ; OFF           ; Untyped                                                                                                      ;
; INTENDED_DEVICE_FAMILY ; Cyclone IV GX ; Untyped                                                                                                      ;
; DEVICE_FAMILY          ; Cyclone IV E  ; Untyped                                                                                                      ;
; CBXI_PARAMETER         ; ddio_out_t9j  ; Untyped                                                                                                      ;
+------------------------+---------------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sync:sync_inst1 ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; DEPTH          ; 2     ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sync:sync_inst2 ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; DEPTH          ; 2     ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sync:sync_inst5 ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; DEPTH          ; 2     ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sync:sync_inst6 ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; DEPTH          ; 2     ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sync:sync_inst7 ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; DEPTH          ; 2     ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdr_send:sdr_send_inst ;
+------------------+-----------+--------------------------------------+
; Parameter Name   ; Value     ; Type                                 ;
+------------------+-----------+--------------------------------------+
; board_type       ; 00000101  ; Unsigned Binary                      ;
; NR               ; 8         ; Signed Integer                       ;
; master_clock     ; 122880000 ; Signed Integer                       ;
; protocol_version ; 00100111  ; Unsigned Binary                      ;
+------------------+-----------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Rx_fifo:Rx0_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component ;
+-------------------------------------------+-------------+------------------------------------------------------------+
; Parameter Name                            ; Value       ; Type                                                       ;
+-------------------------------------------+-------------+------------------------------------------------------------+
; ACF_DISABLE_EMBEDDED_TIMING_CONSTRAINT    ; FALSE       ; Untyped                                                    ;
; ACF_DISABLE_MLAB_RAM_USE                  ; FALSE       ; Untyped                                                    ;
; ADD_RAM_OUTPUT_REGISTER                   ; OFF         ; Untyped                                                    ;
; ADD_USEDW_MSB_BIT                         ; ON          ; Untyped                                                    ;
; CLOCKS_ARE_SYNCHRONIZED                   ; FALSE       ; Untyped                                                    ;
; DELAY_RDUSEDW                             ; 1           ; Untyped                                                    ;
; DELAY_WRUSEDW                             ; 1           ; Untyped                                                    ;
; DISABLE_DCFIFO_EMBEDDED_TIMING_CONSTRAINT ; FALSE       ; Untyped                                                    ;
; ENABLE_ECC                                ; FALSE       ; Untyped                                                    ;
; LPM_NUMWORDS                              ; 2048        ; Signed Integer                                             ;
; LPM_SHOWAHEAD                             ; OFF         ; Untyped                                                    ;
; LPM_WIDTH                                 ; 8           ; Signed Integer                                             ;
; LPM_WIDTH_R                               ; 8           ; Signed Integer                                             ;
; LPM_WIDTHU                                ; 12          ; Signed Integer                                             ;
; LPM_WIDTHU_R                              ; 12          ; Signed Integer                                             ;
; MAXIMIZE_SPEED                            ; 5           ; Untyped                                                    ;
; OVERFLOW_CHECKING                         ; ON          ; Untyped                                                    ;
; RAM_BLOCK_TYPE                            ; AUTO        ; Untyped                                                    ;
; RDSYNC_DELAYPIPE                          ; 4           ; Signed Integer                                             ;
; READ_ACLR_SYNCH                           ; OFF         ; Untyped                                                    ;
; UNDERFLOW_CHECKING                        ; ON          ; Untyped                                                    ;
; USE_EAB                                   ; ON          ; Untyped                                                    ;
; WRITE_ACLR_SYNCH                          ; OFF         ; Untyped                                                    ;
; WRSYNC_DELAYPIPE                          ; 4           ; Signed Integer                                             ;
; CBXI_PARAMETER                            ; dcfifo_ocp1 ; Untyped                                                    ;
+-------------------------------------------+-------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Rx_fifo_ctrl0:Rx0_fifo_ctrl_inst ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; NR             ; 8     ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cdc_sync:cdc_phyready ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; SIZE           ; 1     ; Signed Integer                            ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cdc_sync:cdc_Rx_fifo_empty ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; SIZE           ; 1     ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cdc_sync:C122_run_sync ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; SIZE           ; 1     ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cdc_sync:C122_EnableRx0_7_sync ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; SIZE           ; 8     ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Rx_fifo:Rx1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component ;
+-------------------------------------------+-------------+------------------------------------------------------------+
; Parameter Name                            ; Value       ; Type                                                       ;
+-------------------------------------------+-------------+------------------------------------------------------------+
; ACF_DISABLE_EMBEDDED_TIMING_CONSTRAINT    ; FALSE       ; Untyped                                                    ;
; ACF_DISABLE_MLAB_RAM_USE                  ; FALSE       ; Untyped                                                    ;
; ADD_RAM_OUTPUT_REGISTER                   ; OFF         ; Untyped                                                    ;
; ADD_USEDW_MSB_BIT                         ; ON          ; Untyped                                                    ;
; CLOCKS_ARE_SYNCHRONIZED                   ; FALSE       ; Untyped                                                    ;
; DELAY_RDUSEDW                             ; 1           ; Untyped                                                    ;
; DELAY_WRUSEDW                             ; 1           ; Untyped                                                    ;
; DISABLE_DCFIFO_EMBEDDED_TIMING_CONSTRAINT ; FALSE       ; Untyped                                                    ;
; ENABLE_ECC                                ; FALSE       ; Untyped                                                    ;
; LPM_NUMWORDS                              ; 2048        ; Signed Integer                                             ;
; LPM_SHOWAHEAD                             ; OFF         ; Untyped                                                    ;
; LPM_WIDTH                                 ; 8           ; Signed Integer                                             ;
; LPM_WIDTH_R                               ; 8           ; Signed Integer                                             ;
; LPM_WIDTHU                                ; 12          ; Signed Integer                                             ;
; LPM_WIDTHU_R                              ; 12          ; Signed Integer                                             ;
; MAXIMIZE_SPEED                            ; 5           ; Untyped                                                    ;
; OVERFLOW_CHECKING                         ; ON          ; Untyped                                                    ;
; RAM_BLOCK_TYPE                            ; AUTO        ; Untyped                                                    ;
; RDSYNC_DELAYPIPE                          ; 4           ; Signed Integer                                             ;
; READ_ACLR_SYNCH                           ; OFF         ; Untyped                                                    ;
; UNDERFLOW_CHECKING                        ; ON          ; Untyped                                                    ;
; USE_EAB                                   ; ON          ; Untyped                                                    ;
; WRITE_ACLR_SYNCH                          ; OFF         ; Untyped                                                    ;
; WRSYNC_DELAYPIPE                          ; 4           ; Signed Integer                                             ;
; CBXI_PARAMETER                            ; dcfifo_ocp1 ; Untyped                                                    ;
+-------------------------------------------+-------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Rx_fifo_ctrl:Rx1_fifo_ctrl_inst ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; NR             ; 8     ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Rx_fifo:p[2].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component ;
+-------------------------------------------+-------------+----------------------------------------------------------------+
; Parameter Name                            ; Value       ; Type                                                           ;
+-------------------------------------------+-------------+----------------------------------------------------------------+
; ACF_DISABLE_EMBEDDED_TIMING_CONSTRAINT    ; FALSE       ; Untyped                                                        ;
; ACF_DISABLE_MLAB_RAM_USE                  ; FALSE       ; Untyped                                                        ;
; ADD_RAM_OUTPUT_REGISTER                   ; OFF         ; Untyped                                                        ;
; ADD_USEDW_MSB_BIT                         ; ON          ; Untyped                                                        ;
; CLOCKS_ARE_SYNCHRONIZED                   ; FALSE       ; Untyped                                                        ;
; DELAY_RDUSEDW                             ; 1           ; Untyped                                                        ;
; DELAY_WRUSEDW                             ; 1           ; Untyped                                                        ;
; DISABLE_DCFIFO_EMBEDDED_TIMING_CONSTRAINT ; FALSE       ; Untyped                                                        ;
; ENABLE_ECC                                ; FALSE       ; Untyped                                                        ;
; LPM_NUMWORDS                              ; 2048        ; Signed Integer                                                 ;
; LPM_SHOWAHEAD                             ; OFF         ; Untyped                                                        ;
; LPM_WIDTH                                 ; 8           ; Signed Integer                                                 ;
; LPM_WIDTH_R                               ; 8           ; Signed Integer                                                 ;
; LPM_WIDTHU                                ; 12          ; Signed Integer                                                 ;
; LPM_WIDTHU_R                              ; 12          ; Signed Integer                                                 ;
; MAXIMIZE_SPEED                            ; 5           ; Untyped                                                        ;
; OVERFLOW_CHECKING                         ; ON          ; Untyped                                                        ;
; RAM_BLOCK_TYPE                            ; AUTO        ; Untyped                                                        ;
; RDSYNC_DELAYPIPE                          ; 4           ; Signed Integer                                                 ;
; READ_ACLR_SYNCH                           ; OFF         ; Untyped                                                        ;
; UNDERFLOW_CHECKING                        ; ON          ; Untyped                                                        ;
; USE_EAB                                   ; ON          ; Untyped                                                        ;
; WRITE_ACLR_SYNCH                          ; OFF         ; Untyped                                                        ;
; WRSYNC_DELAYPIPE                          ; 4           ; Signed Integer                                                 ;
; CBXI_PARAMETER                            ; dcfifo_ocp1 ; Untyped                                                        ;
+-------------------------------------------+-------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Rx_fifo_ctrl:p[2].Rx0_fifo_ctrl_inst ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; NR             ; 8     ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Rx_fifo:p[3].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component ;
+-------------------------------------------+-------------+----------------------------------------------------------------+
; Parameter Name                            ; Value       ; Type                                                           ;
+-------------------------------------------+-------------+----------------------------------------------------------------+
; ACF_DISABLE_EMBEDDED_TIMING_CONSTRAINT    ; FALSE       ; Untyped                                                        ;
; ACF_DISABLE_MLAB_RAM_USE                  ; FALSE       ; Untyped                                                        ;
; ADD_RAM_OUTPUT_REGISTER                   ; OFF         ; Untyped                                                        ;
; ADD_USEDW_MSB_BIT                         ; ON          ; Untyped                                                        ;
; CLOCKS_ARE_SYNCHRONIZED                   ; FALSE       ; Untyped                                                        ;
; DELAY_RDUSEDW                             ; 1           ; Untyped                                                        ;
; DELAY_WRUSEDW                             ; 1           ; Untyped                                                        ;
; DISABLE_DCFIFO_EMBEDDED_TIMING_CONSTRAINT ; FALSE       ; Untyped                                                        ;
; ENABLE_ECC                                ; FALSE       ; Untyped                                                        ;
; LPM_NUMWORDS                              ; 2048        ; Signed Integer                                                 ;
; LPM_SHOWAHEAD                             ; OFF         ; Untyped                                                        ;
; LPM_WIDTH                                 ; 8           ; Signed Integer                                                 ;
; LPM_WIDTH_R                               ; 8           ; Signed Integer                                                 ;
; LPM_WIDTHU                                ; 12          ; Signed Integer                                                 ;
; LPM_WIDTHU_R                              ; 12          ; Signed Integer                                                 ;
; MAXIMIZE_SPEED                            ; 5           ; Untyped                                                        ;
; OVERFLOW_CHECKING                         ; ON          ; Untyped                                                        ;
; RAM_BLOCK_TYPE                            ; AUTO        ; Untyped                                                        ;
; RDSYNC_DELAYPIPE                          ; 4           ; Signed Integer                                                 ;
; READ_ACLR_SYNCH                           ; OFF         ; Untyped                                                        ;
; UNDERFLOW_CHECKING                        ; ON          ; Untyped                                                        ;
; USE_EAB                                   ; ON          ; Untyped                                                        ;
; WRITE_ACLR_SYNCH                          ; OFF         ; Untyped                                                        ;
; WRSYNC_DELAYPIPE                          ; 4           ; Signed Integer                                                 ;
; CBXI_PARAMETER                            ; dcfifo_ocp1 ; Untyped                                                        ;
+-------------------------------------------+-------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Rx_fifo_ctrl:p[3].Rx0_fifo_ctrl_inst ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; NR             ; 8     ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Rx_fifo:p[4].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component ;
+-------------------------------------------+-------------+----------------------------------------------------------------+
; Parameter Name                            ; Value       ; Type                                                           ;
+-------------------------------------------+-------------+----------------------------------------------------------------+
; ACF_DISABLE_EMBEDDED_TIMING_CONSTRAINT    ; FALSE       ; Untyped                                                        ;
; ACF_DISABLE_MLAB_RAM_USE                  ; FALSE       ; Untyped                                                        ;
; ADD_RAM_OUTPUT_REGISTER                   ; OFF         ; Untyped                                                        ;
; ADD_USEDW_MSB_BIT                         ; ON          ; Untyped                                                        ;
; CLOCKS_ARE_SYNCHRONIZED                   ; FALSE       ; Untyped                                                        ;
; DELAY_RDUSEDW                             ; 1           ; Untyped                                                        ;
; DELAY_WRUSEDW                             ; 1           ; Untyped                                                        ;
; DISABLE_DCFIFO_EMBEDDED_TIMING_CONSTRAINT ; FALSE       ; Untyped                                                        ;
; ENABLE_ECC                                ; FALSE       ; Untyped                                                        ;
; LPM_NUMWORDS                              ; 2048        ; Signed Integer                                                 ;
; LPM_SHOWAHEAD                             ; OFF         ; Untyped                                                        ;
; LPM_WIDTH                                 ; 8           ; Signed Integer                                                 ;
; LPM_WIDTH_R                               ; 8           ; Signed Integer                                                 ;
; LPM_WIDTHU                                ; 12          ; Signed Integer                                                 ;
; LPM_WIDTHU_R                              ; 12          ; Signed Integer                                                 ;
; MAXIMIZE_SPEED                            ; 5           ; Untyped                                                        ;
; OVERFLOW_CHECKING                         ; ON          ; Untyped                                                        ;
; RAM_BLOCK_TYPE                            ; AUTO        ; Untyped                                                        ;
; RDSYNC_DELAYPIPE                          ; 4           ; Signed Integer                                                 ;
; READ_ACLR_SYNCH                           ; OFF         ; Untyped                                                        ;
; UNDERFLOW_CHECKING                        ; ON          ; Untyped                                                        ;
; USE_EAB                                   ; ON          ; Untyped                                                        ;
; WRITE_ACLR_SYNCH                          ; OFF         ; Untyped                                                        ;
; WRSYNC_DELAYPIPE                          ; 4           ; Signed Integer                                                 ;
; CBXI_PARAMETER                            ; dcfifo_ocp1 ; Untyped                                                        ;
+-------------------------------------------+-------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Rx_fifo_ctrl:p[4].Rx0_fifo_ctrl_inst ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; NR             ; 8     ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Rx_fifo:p[5].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component ;
+-------------------------------------------+-------------+----------------------------------------------------------------+
; Parameter Name                            ; Value       ; Type                                                           ;
+-------------------------------------------+-------------+----------------------------------------------------------------+
; ACF_DISABLE_EMBEDDED_TIMING_CONSTRAINT    ; FALSE       ; Untyped                                                        ;
; ACF_DISABLE_MLAB_RAM_USE                  ; FALSE       ; Untyped                                                        ;
; ADD_RAM_OUTPUT_REGISTER                   ; OFF         ; Untyped                                                        ;
; ADD_USEDW_MSB_BIT                         ; ON          ; Untyped                                                        ;
; CLOCKS_ARE_SYNCHRONIZED                   ; FALSE       ; Untyped                                                        ;
; DELAY_RDUSEDW                             ; 1           ; Untyped                                                        ;
; DELAY_WRUSEDW                             ; 1           ; Untyped                                                        ;
; DISABLE_DCFIFO_EMBEDDED_TIMING_CONSTRAINT ; FALSE       ; Untyped                                                        ;
; ENABLE_ECC                                ; FALSE       ; Untyped                                                        ;
; LPM_NUMWORDS                              ; 2048        ; Signed Integer                                                 ;
; LPM_SHOWAHEAD                             ; OFF         ; Untyped                                                        ;
; LPM_WIDTH                                 ; 8           ; Signed Integer                                                 ;
; LPM_WIDTH_R                               ; 8           ; Signed Integer                                                 ;
; LPM_WIDTHU                                ; 12          ; Signed Integer                                                 ;
; LPM_WIDTHU_R                              ; 12          ; Signed Integer                                                 ;
; MAXIMIZE_SPEED                            ; 5           ; Untyped                                                        ;
; OVERFLOW_CHECKING                         ; ON          ; Untyped                                                        ;
; RAM_BLOCK_TYPE                            ; AUTO        ; Untyped                                                        ;
; RDSYNC_DELAYPIPE                          ; 4           ; Signed Integer                                                 ;
; READ_ACLR_SYNCH                           ; OFF         ; Untyped                                                        ;
; UNDERFLOW_CHECKING                        ; ON          ; Untyped                                                        ;
; USE_EAB                                   ; ON          ; Untyped                                                        ;
; WRITE_ACLR_SYNCH                          ; OFF         ; Untyped                                                        ;
; WRSYNC_DELAYPIPE                          ; 4           ; Signed Integer                                                 ;
; CBXI_PARAMETER                            ; dcfifo_ocp1 ; Untyped                                                        ;
+-------------------------------------------+-------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Rx_fifo_ctrl:p[5].Rx0_fifo_ctrl_inst ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; NR             ; 8     ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Rx_fifo:p[6].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component ;
+-------------------------------------------+-------------+----------------------------------------------------------------+
; Parameter Name                            ; Value       ; Type                                                           ;
+-------------------------------------------+-------------+----------------------------------------------------------------+
; ACF_DISABLE_EMBEDDED_TIMING_CONSTRAINT    ; FALSE       ; Untyped                                                        ;
; ACF_DISABLE_MLAB_RAM_USE                  ; FALSE       ; Untyped                                                        ;
; ADD_RAM_OUTPUT_REGISTER                   ; OFF         ; Untyped                                                        ;
; ADD_USEDW_MSB_BIT                         ; ON          ; Untyped                                                        ;
; CLOCKS_ARE_SYNCHRONIZED                   ; FALSE       ; Untyped                                                        ;
; DELAY_RDUSEDW                             ; 1           ; Untyped                                                        ;
; DELAY_WRUSEDW                             ; 1           ; Untyped                                                        ;
; DISABLE_DCFIFO_EMBEDDED_TIMING_CONSTRAINT ; FALSE       ; Untyped                                                        ;
; ENABLE_ECC                                ; FALSE       ; Untyped                                                        ;
; LPM_NUMWORDS                              ; 2048        ; Signed Integer                                                 ;
; LPM_SHOWAHEAD                             ; OFF         ; Untyped                                                        ;
; LPM_WIDTH                                 ; 8           ; Signed Integer                                                 ;
; LPM_WIDTH_R                               ; 8           ; Signed Integer                                                 ;
; LPM_WIDTHU                                ; 12          ; Signed Integer                                                 ;
; LPM_WIDTHU_R                              ; 12          ; Signed Integer                                                 ;
; MAXIMIZE_SPEED                            ; 5           ; Untyped                                                        ;
; OVERFLOW_CHECKING                         ; ON          ; Untyped                                                        ;
; RAM_BLOCK_TYPE                            ; AUTO        ; Untyped                                                        ;
; RDSYNC_DELAYPIPE                          ; 4           ; Signed Integer                                                 ;
; READ_ACLR_SYNCH                           ; OFF         ; Untyped                                                        ;
; UNDERFLOW_CHECKING                        ; ON          ; Untyped                                                        ;
; USE_EAB                                   ; ON          ; Untyped                                                        ;
; WRITE_ACLR_SYNCH                          ; OFF         ; Untyped                                                        ;
; WRSYNC_DELAYPIPE                          ; 4           ; Signed Integer                                                 ;
; CBXI_PARAMETER                            ; dcfifo_ocp1 ; Untyped                                                        ;
+-------------------------------------------+-------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Rx_fifo_ctrl:p[6].Rx0_fifo_ctrl_inst ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; NR             ; 8     ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Rx_fifo:p[7].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component ;
+-------------------------------------------+-------------+----------------------------------------------------------------+
; Parameter Name                            ; Value       ; Type                                                           ;
+-------------------------------------------+-------------+----------------------------------------------------------------+
; ACF_DISABLE_EMBEDDED_TIMING_CONSTRAINT    ; FALSE       ; Untyped                                                        ;
; ACF_DISABLE_MLAB_RAM_USE                  ; FALSE       ; Untyped                                                        ;
; ADD_RAM_OUTPUT_REGISTER                   ; OFF         ; Untyped                                                        ;
; ADD_USEDW_MSB_BIT                         ; ON          ; Untyped                                                        ;
; CLOCKS_ARE_SYNCHRONIZED                   ; FALSE       ; Untyped                                                        ;
; DELAY_RDUSEDW                             ; 1           ; Untyped                                                        ;
; DELAY_WRUSEDW                             ; 1           ; Untyped                                                        ;
; DISABLE_DCFIFO_EMBEDDED_TIMING_CONSTRAINT ; FALSE       ; Untyped                                                        ;
; ENABLE_ECC                                ; FALSE       ; Untyped                                                        ;
; LPM_NUMWORDS                              ; 2048        ; Signed Integer                                                 ;
; LPM_SHOWAHEAD                             ; OFF         ; Untyped                                                        ;
; LPM_WIDTH                                 ; 8           ; Signed Integer                                                 ;
; LPM_WIDTH_R                               ; 8           ; Signed Integer                                                 ;
; LPM_WIDTHU                                ; 12          ; Signed Integer                                                 ;
; LPM_WIDTHU_R                              ; 12          ; Signed Integer                                                 ;
; MAXIMIZE_SPEED                            ; 5           ; Untyped                                                        ;
; OVERFLOW_CHECKING                         ; ON          ; Untyped                                                        ;
; RAM_BLOCK_TYPE                            ; AUTO        ; Untyped                                                        ;
; RDSYNC_DELAYPIPE                          ; 4           ; Signed Integer                                                 ;
; READ_ACLR_SYNCH                           ; OFF         ; Untyped                                                        ;
; UNDERFLOW_CHECKING                        ; ON          ; Untyped                                                        ;
; USE_EAB                                   ; ON          ; Untyped                                                        ;
; WRITE_ACLR_SYNCH                          ; OFF         ; Untyped                                                        ;
; WRSYNC_DELAYPIPE                          ; 4           ; Signed Integer                                                 ;
; CBXI_PARAMETER                            ; dcfifo_ocp1 ; Untyped                                                        ;
+-------------------------------------------+-------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Rx_fifo_ctrl:p[7].Rx0_fifo_ctrl_inst ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; NR             ; 8     ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mic_fifo:Mic_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component ;
+-------------------------------------------+-------------+-------------------------------------------------------------+
; Parameter Name                            ; Value       ; Type                                                        ;
+-------------------------------------------+-------------+-------------------------------------------------------------+
; ACF_DISABLE_EMBEDDED_TIMING_CONSTRAINT    ; FALSE       ; Untyped                                                     ;
; ACF_DISABLE_MLAB_RAM_USE                  ; FALSE       ; Untyped                                                     ;
; ADD_RAM_OUTPUT_REGISTER                   ; OFF         ; Untyped                                                     ;
; ADD_USEDW_MSB_BIT                         ; ON          ; Untyped                                                     ;
; CLOCKS_ARE_SYNCHRONIZED                   ; FALSE       ; Untyped                                                     ;
; DELAY_RDUSEDW                             ; 1           ; Untyped                                                     ;
; DELAY_WRUSEDW                             ; 1           ; Untyped                                                     ;
; DISABLE_DCFIFO_EMBEDDED_TIMING_CONSTRAINT ; FALSE       ; Untyped                                                     ;
; ENABLE_ECC                                ; FALSE       ; Untyped                                                     ;
; LPM_NUMWORDS                              ; 1024        ; Signed Integer                                              ;
; LPM_SHOWAHEAD                             ; OFF         ; Untyped                                                     ;
; LPM_WIDTH                                 ; 16          ; Signed Integer                                              ;
; LPM_WIDTH_R                               ; 8           ; Signed Integer                                              ;
; LPM_WIDTHU                                ; 11          ; Signed Integer                                              ;
; LPM_WIDTHU_R                              ; 12          ; Signed Integer                                              ;
; MAXIMIZE_SPEED                            ; 5           ; Untyped                                                     ;
; OVERFLOW_CHECKING                         ; ON          ; Untyped                                                     ;
; RAM_BLOCK_TYPE                            ; AUTO        ; Untyped                                                     ;
; RDSYNC_DELAYPIPE                          ; 4           ; Signed Integer                                              ;
; READ_ACLR_SYNCH                           ; OFF         ; Untyped                                                     ;
; UNDERFLOW_CHECKING                        ; ON          ; Untyped                                                     ;
; USE_EAB                                   ; ON          ; Untyped                                                     ;
; WRITE_ACLR_SYNCH                          ; OFF         ; Untyped                                                     ;
; WRSYNC_DELAYPIPE                          ; 4           ; Signed Integer                                              ;
; CBXI_PARAMETER                            ; dcfifo_hdm1 ; Untyped                                                     ;
+-------------------------------------------+-------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component ;
+-------------------------------------------+-------------+--------------------------------------------------+
; Parameter Name                            ; Value       ; Type                                             ;
+-------------------------------------------+-------------+--------------------------------------------------+
; ACF_DISABLE_EMBEDDED_TIMING_CONSTRAINT    ; FALSE       ; Untyped                                          ;
; ACF_DISABLE_MLAB_RAM_USE                  ; FALSE       ; Untyped                                          ;
; ADD_RAM_OUTPUT_REGISTER                   ; OFF         ; Untyped                                          ;
; ADD_USEDW_MSB_BIT                         ; ON          ; Untyped                                          ;
; CLOCKS_ARE_SYNCHRONIZED                   ; FALSE       ; Untyped                                          ;
; DELAY_RDUSEDW                             ; 1           ; Untyped                                          ;
; DELAY_WRUSEDW                             ; 1           ; Untyped                                          ;
; DISABLE_DCFIFO_EMBEDDED_TIMING_CONSTRAINT ; FALSE       ; Untyped                                          ;
; ENABLE_ECC                                ; FALSE       ; Untyped                                          ;
; LPM_NUMWORDS                              ; 16384       ; Signed Integer                                   ;
; LPM_SHOWAHEAD                             ; OFF         ; Untyped                                          ;
; LPM_WIDTH                                 ; 16          ; Signed Integer                                   ;
; LPM_WIDTH_R                               ; 8           ; Signed Integer                                   ;
; LPM_WIDTHU                                ; 15          ; Signed Integer                                   ;
; LPM_WIDTHU_R                              ; 16          ; Signed Integer                                   ;
; MAXIMIZE_SPEED                            ; 5           ; Untyped                                          ;
; OVERFLOW_CHECKING                         ; ON          ; Untyped                                          ;
; RAM_BLOCK_TYPE                            ; AUTO        ; Untyped                                          ;
; RDSYNC_DELAYPIPE                          ; 4           ; Signed Integer                                   ;
; READ_ACLR_SYNCH                           ; OFF         ; Untyped                                          ;
; UNDERFLOW_CHECKING                        ; ON          ; Untyped                                          ;
; USE_EAB                                   ; ON          ; Untyped                                          ;
; WRITE_ACLR_SYNCH                          ; OFF         ; Untyped                                          ;
; WRSYNC_DELAYPIPE                          ; 4           ; Signed Integer                                   ;
; CBXI_PARAMETER                            ; dcfifo_83o1 ; Untyped                                          ;
+-------------------------------------------+-------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Rx_Audio_fifo:Rx_Audio_fifo_inst|dcfifo:dcfifo_component ;
+-------------------------+--------------+--------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                         ;
+-------------------------+--------------+--------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                                      ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                   ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                 ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                 ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                               ;
; LPM_WIDTH               ; 32           ; Signed Integer                                               ;
; LPM_NUMWORDS            ; 4096         ; Signed Integer                                               ;
; LPM_WIDTHU              ; 13           ; Signed Integer                                               ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                      ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                      ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                      ;
; USE_EAB                 ; ON           ; Untyped                                                      ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                      ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                      ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                                      ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                                      ;
; RDSYNC_DELAYPIPE        ; 4            ; Signed Integer                                               ;
; WRSYNC_DELAYPIPE        ; 4            ; Signed Integer                                               ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                                      ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                      ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                      ;
; ADD_USEDW_MSB_BIT       ; ON           ; Untyped                                                      ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                                      ;
; READ_ACLR_SYNCH         ; OFF          ; Untyped                                                      ;
; CBXI_PARAMETER          ; dcfifo_ptn1  ; Untyped                                                      ;
+-------------------------+--------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: byte_to_32bits:Audio_byte_to_32bits_inst ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; port           ; 1028  ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Tx1_IQ_fifo:Tx1_IQ_fifo_inst|dcfifo:dcfifo_component ;
+-------------------------+--------------+----------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                     ;
+-------------------------+--------------+----------------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                                  ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                               ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                             ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                             ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                           ;
; LPM_WIDTH               ; 48           ; Signed Integer                                           ;
; LPM_NUMWORDS            ; 4096         ; Signed Integer                                           ;
; LPM_WIDTHU              ; 13           ; Signed Integer                                           ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                  ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                  ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                  ;
; USE_EAB                 ; ON           ; Untyped                                                  ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                  ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                  ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                                  ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                                  ;
; RDSYNC_DELAYPIPE        ; 4            ; Signed Integer                                           ;
; WRSYNC_DELAYPIPE        ; 4            ; Signed Integer                                           ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                                  ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                  ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                  ;
; ADD_USEDW_MSB_BIT       ; ON           ; Untyped                                                  ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                                  ;
; READ_ACLR_SYNCH         ; OFF          ; Untyped                                                  ;
; CBXI_PARAMETER          ; dcfifo_fnm1  ; Untyped                                                  ;
+-------------------------+--------------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: byte_to_48bits:IQ_byte_to_48bits_inst ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; port           ; 1029  ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component ;
+-------------------------+--------------+------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                 ;
+-------------------------+--------------+------------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                              ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                       ;
; LPM_WIDTH               ; 8            ; Signed Integer                                       ;
; LPM_NUMWORDS            ; 1024         ; Signed Integer                                       ;
; LPM_WIDTHU              ; 11           ; Signed Integer                                       ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                              ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                              ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                              ;
; USE_EAB                 ; ON           ; Untyped                                              ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                              ;
; ENABLE_ECC              ; FALSE        ; Untyped                                              ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                              ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                              ;
; RDSYNC_DELAYPIPE        ; 4            ; Signed Integer                                       ;
; WRSYNC_DELAYPIPE        ; 4            ; Signed Integer                                       ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                              ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                              ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                              ;
; ADD_USEDW_MSB_BIT       ; ON           ; Untyped                                              ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                              ;
; READ_ACLR_SYNCH         ; OFF          ; Untyped                                              ;
; CBXI_PARAMETER          ; dcfifo_jmo1  ; Untyped                                              ;
+-------------------------+--------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_smm2:ASMI_altasmi_parallel_smm2_component|a_graycounter:addbyte_cntr ;
+----------------+-------------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value             ; Type                                                                                                                                           ;
+----------------+-------------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; PVALUE         ; 0                 ; Untyped                                                                                                                                        ;
; WIDTH          ; 3                 ; Signed Integer                                                                                                                                 ;
; CBXI_PARAMETER ; a_graycounter_9vg ; Untyped                                                                                                                                        ;
+----------------+-------------------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_smm2:ASMI_altasmi_parallel_smm2_component|a_graycounter:gen_cntr ;
+----------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value             ; Type                                                                                                                                       ;
+----------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; PVALUE         ; 0                 ; Untyped                                                                                                                                    ;
; WIDTH          ; 3                 ; Signed Integer                                                                                                                             ;
; CBXI_PARAMETER ; a_graycounter_9vg ; Untyped                                                                                                                                    ;
+----------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_smm2:ASMI_altasmi_parallel_smm2_component|a_graycounter:read_flag_status_cntr ;
+----------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value             ; Type                                                                                                                                                    ;
+----------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; PVALUE         ; 0                 ; Untyped                                                                                                                                                 ;
; WIDTH          ; 3                 ; Signed Integer                                                                                                                                          ;
; CBXI_PARAMETER ; a_graycounter_9vg ; Untyped                                                                                                                                                 ;
+----------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_smm2:ASMI_altasmi_parallel_smm2_component|a_graycounter:spstage_cntr ;
+----------------+-------------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value             ; Type                                                                                                                                           ;
+----------------+-------------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; PVALUE         ; 0                 ; Untyped                                                                                                                                        ;
; WIDTH          ; 2                 ; Signed Integer                                                                                                                                 ;
; CBXI_PARAMETER ; a_graycounter_8vg ; Untyped                                                                                                                                        ;
+----------------+-------------------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_smm2:ASMI_altasmi_parallel_smm2_component|a_graycounter:stage_cntr ;
+----------------+-------------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value             ; Type                                                                                                                                         ;
+----------------+-------------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; PVALUE         ; 0                 ; Untyped                                                                                                                                      ;
; WIDTH          ; 2                 ; Signed Integer                                                                                                                               ;
; CBXI_PARAMETER ; a_graycounter_8vg ; Untyped                                                                                                                                      ;
+----------------+-------------------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_smm2:ASMI_altasmi_parallel_smm2_component|a_graycounter:wrstage_cntr ;
+----------------+-------------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value             ; Type                                                                                                                                           ;
+----------------+-------------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; PVALUE         ; 0                 ; Untyped                                                                                                                                        ;
; WIDTH          ; 2                 ; Signed Integer                                                                                                                                 ;
; CBXI_PARAMETER ; a_graycounter_8vg ; Untyped                                                                                                                                        ;
+----------------+-------------------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_smm2:ASMI_altasmi_parallel_smm2_component|lpm_compare:cmpr4 ;
+------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                               ;
+------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------------+
; lpm_width              ; 9            ; Signed Integer                                                                                                                     ;
; LPM_REPRESENTATION     ; UNSIGNED     ; Untyped                                                                                                                            ;
; LPM_PIPELINE           ; 0            ; Untyped                                                                                                                            ;
; CHAIN_SIZE             ; 8            ; Untyped                                                                                                                            ;
; ONE_INPUT_IS_CONSTANT  ; NO           ; Untyped                                                                                                                            ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                                                                            ;
; CASCADE_CHAIN          ; MANUAL       ; Untyped                                                                                                                            ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                                                                                 ;
; CASCADE_CHAIN_LENGTH   ; 2            ; CASCADE_CHAIN_LENGTH                                                                                                               ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                            ;
; CBXI_PARAMETER         ; cmpr_7pd     ; Untyped                                                                                                                            ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                         ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                       ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                       ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                     ;
+------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_smm2:ASMI_altasmi_parallel_smm2_component|lpm_compare:cmpr5 ;
+------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                               ;
+------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------------+
; lpm_width              ; 9            ; Signed Integer                                                                                                                     ;
; LPM_REPRESENTATION     ; UNSIGNED     ; Untyped                                                                                                                            ;
; LPM_PIPELINE           ; 0            ; Untyped                                                                                                                            ;
; CHAIN_SIZE             ; 8            ; Untyped                                                                                                                            ;
; ONE_INPUT_IS_CONSTANT  ; NO           ; Untyped                                                                                                                            ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                                                                            ;
; CASCADE_CHAIN          ; MANUAL       ; Untyped                                                                                                                            ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                                                                                 ;
; CASCADE_CHAIN_LENGTH   ; 2            ; CASCADE_CHAIN_LENGTH                                                                                                               ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                            ;
; CBXI_PARAMETER         ; cmpr_7pd     ; Untyped                                                                                                                            ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                         ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                       ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                       ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                     ;
+------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_smm2:ASMI_altasmi_parallel_smm2_component|lpm_counter:pgwr_data_cntr ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                                        ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                                ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                                ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                              ;
; LPM_WIDTH              ; 9            ; Signed Integer                                                                                                                              ;
; LPM_DIRECTION          ; UP           ; Untyped                                                                                                                                     ;
; LPM_MODULUS            ; 0            ; Untyped                                                                                                                                     ;
; LPM_AVALUE             ; UNUSED       ; Untyped                                                                                                                                     ;
; LPM_SVALUE             ; UNUSED       ; Untyped                                                                                                                                     ;
; LPM_PORT_UPDOWN        ; PORT_UNUSED  ; Untyped                                                                                                                                     ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                                     ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                                                                                     ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                                                                                          ;
; NOT_GATE_PUSH_BACK     ; ON           ; NOT_GATE_PUSH_BACK                                                                                                                          ;
; CARRY_CNT_EN           ; SMART        ; Untyped                                                                                                                                     ;
; LABWIDE_SCLR           ; ON           ; Untyped                                                                                                                                     ;
; USE_NEW_VERSION        ; TRUE         ; Untyped                                                                                                                                     ;
; CBXI_PARAMETER         ; cntr_haj     ; Untyped                                                                                                                                     ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_smm2:ASMI_altasmi_parallel_smm2_component|lpm_counter:pgwr_read_cntr ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                                        ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                                ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                                ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                              ;
; LPM_WIDTH              ; 9            ; Signed Integer                                                                                                                              ;
; LPM_DIRECTION          ; UP           ; Untyped                                                                                                                                     ;
; LPM_MODULUS            ; 0            ; Untyped                                                                                                                                     ;
; LPM_AVALUE             ; UNUSED       ; Untyped                                                                                                                                     ;
; LPM_SVALUE             ; UNUSED       ; Untyped                                                                                                                                     ;
; LPM_PORT_UPDOWN        ; PORT_UNUSED  ; Untyped                                                                                                                                     ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                                     ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                                                                                     ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                                                                                          ;
; NOT_GATE_PUSH_BACK     ; ON           ; NOT_GATE_PUSH_BACK                                                                                                                          ;
; CARRY_CNT_EN           ; SMART        ; Untyped                                                                                                                                     ;
; LABWIDE_SCLR           ; ON           ; Untyped                                                                                                                                     ;
; USE_NEW_VERSION        ; TRUE         ; Untyped                                                                                                                                     ;
; CBXI_PARAMETER         ; cntr_haj     ; Untyped                                                                                                                                     ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_smm2:ASMI_altasmi_parallel_smm2_component|scfifo:scfifo3 ;
+-------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                                           ;
+-------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                                     ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                                   ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                                   ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                                 ;
; lpm_width               ; 8            ; Signed Integer                                                                                                                 ;
; LPM_NUMWORDS            ; 258          ; Signed Integer                                                                                                                 ;
; LPM_WIDTHU              ; 9            ; Signed Integer                                                                                                                 ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                                                        ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                                                                        ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                                                                        ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                                                        ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                                        ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                                                        ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                                                        ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                                                        ;
; USE_EAB                 ; ON           ; Untyped                                                                                                                        ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                                        ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                                        ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                                                        ;
; CBXI_PARAMETER          ; scfifo_3em   ; Untyped                                                                                                                        ;
+-------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: iambic:iambic_inst ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; clock_speed    ; 48    ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: profile:profile_sidetone|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                   ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                ;
; WIDTH_A                            ; 16                   ; Signed Integer                                                         ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                         ;
; NUMWORDS_A                         ; 240                  ; Signed Integer                                                         ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; WIDTH_B                            ; 1                    ; Untyped                                                                ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                ;
; INIT_FILE                          ; profile.mif          ; Untyped                                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                ;
; CBXI_PARAMETER                     ; altsyncram_pc91      ; Untyped                                                                ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                             ;
+------------------------------------+----------------------+------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                          ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                          ;
; WIDTH_A                            ; 16                   ; Signed Integer                                                   ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                   ;
; NUMWORDS_A                         ; 240                  ; Signed Integer                                                   ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                          ;
; WIDTH_B                            ; 1                    ; Untyped                                                          ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                          ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                          ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                          ;
; INIT_FILE                          ; profile.mif          ; Untyped                                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                          ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                          ;
; CBXI_PARAMETER                     ; altsyncram_pc91      ; Untyped                                                          ;
+------------------------------------+----------------------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sidetone:sidetone_inst|sine_table_256:sine_table_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                   ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                ;
; WIDTH_A                            ; 16                   ; Signed Integer                                                         ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                         ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                         ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; WIDTH_B                            ; 1                    ; Untyped                                                                ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                ;
; INIT_FILE                          ; sine_256.mif         ; Untyped                                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                ;
; CBXI_PARAMETER                     ; altsyncram_qa91      ; Untyped                                                                ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sidetone:sidetone_inst|Multiply2:Multiply16x8|lpm_mult:lpm_mult_component ;
+------------------------------------------------+--------------+--------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                   ;
+------------------------------------------------+--------------+--------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                         ;
; LPM_WIDTHA                                     ; 16           ; Signed Integer                                         ;
; LPM_WIDTHB                                     ; 16           ; Signed Integer                                         ;
; LPM_WIDTHP                                     ; 16           ; Signed Integer                                         ;
; LPM_WIDTHR                                     ; 0            ; Untyped                                                ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                ;
; LATENCY                                        ; 0            ; Untyped                                                ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                ;
; USE_EAB                                        ; OFF          ; Untyped                                                ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                    ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                ;
; CBXI_PARAMETER                                 ; mult_n8n     ; Untyped                                                ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                ;
+------------------------------------------------+--------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sidetone:sidetone_inst|Multiply2:Multiply16x16|lpm_mult:lpm_mult_component ;
+------------------------------------------------+--------------+---------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                    ;
+------------------------------------------------+--------------+---------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                              ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                            ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                            ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                          ;
; LPM_WIDTHA                                     ; 16           ; Signed Integer                                          ;
; LPM_WIDTHB                                     ; 16           ; Signed Integer                                          ;
; LPM_WIDTHP                                     ; 16           ; Signed Integer                                          ;
; LPM_WIDTHR                                     ; 0            ; Untyped                                                 ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                 ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                 ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                 ;
; LATENCY                                        ; 0            ; Untyped                                                 ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                 ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                 ;
; USE_EAB                                        ; OFF          ; Untyped                                                 ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                 ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                 ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                 ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                     ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                 ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                 ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                 ;
; CBXI_PARAMETER                                 ; mult_n8n     ; Untyped                                                 ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                 ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                 ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                 ;
+------------------------------------------------+--------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cdc_mcp:MDC[0].ADC_select ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; SIZE           ; 16    ; Signed Integer                                ;
; TPD            ; 0.5   ; Signed Float                                  ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cdc_mcp:MDC[0].ADC_select|cdc_sync:rdy ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; SIZE           ; 1     ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cdc_mcp:MDC[0].ADC_select|pulsegen:pls ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; TPD            ; 0.7   ; Signed Float                                               ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cdc_mcp:MDC[0].ADC_select|cdc_sync:ack ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; SIZE           ; 1     ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cdc_mcp:MDC[0].S_rate ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; SIZE           ; 16    ; Signed Integer                            ;
; TPD            ; 0.5   ; Signed Float                              ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cdc_mcp:MDC[0].S_rate|cdc_sync:rdy ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; SIZE           ; 1     ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cdc_mcp:MDC[0].S_rate|pulsegen:pls ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; TPD            ; 0.7   ; Signed Float                                           ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cdc_mcp:MDC[0].S_rate|cdc_sync:ack ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; SIZE           ; 1     ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cdc_sync:MDC[0].Rx_freqX ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; SIZE           ; 32    ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cdc_mcp:MDC[1].ADC_select ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; SIZE           ; 16    ; Signed Integer                                ;
; TPD            ; 0.5   ; Signed Float                                  ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cdc_mcp:MDC[1].ADC_select|cdc_sync:rdy ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; SIZE           ; 1     ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cdc_mcp:MDC[1].ADC_select|pulsegen:pls ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; TPD            ; 0.7   ; Signed Float                                               ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cdc_mcp:MDC[1].ADC_select|cdc_sync:ack ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; SIZE           ; 1     ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cdc_mcp:MDC[1].S_rate ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; SIZE           ; 16    ; Signed Integer                            ;
; TPD            ; 0.5   ; Signed Float                              ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cdc_mcp:MDC[1].S_rate|cdc_sync:rdy ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; SIZE           ; 1     ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cdc_mcp:MDC[1].S_rate|pulsegen:pls ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; TPD            ; 0.7   ; Signed Float                                           ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cdc_mcp:MDC[1].S_rate|cdc_sync:ack ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; SIZE           ; 1     ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cdc_sync:MDC[1].Rx_freqX ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; SIZE           ; 32    ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cdc_mcp:MDC[2].ADC_select ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; SIZE           ; 16    ; Signed Integer                                ;
; TPD            ; 0.5   ; Signed Float                                  ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cdc_mcp:MDC[2].ADC_select|cdc_sync:rdy ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; SIZE           ; 1     ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cdc_mcp:MDC[2].ADC_select|pulsegen:pls ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; TPD            ; 0.7   ; Signed Float                                               ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cdc_mcp:MDC[2].ADC_select|cdc_sync:ack ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; SIZE           ; 1     ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cdc_mcp:MDC[2].S_rate ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; SIZE           ; 16    ; Signed Integer                            ;
; TPD            ; 0.5   ; Signed Float                              ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cdc_mcp:MDC[2].S_rate|cdc_sync:rdy ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; SIZE           ; 1     ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cdc_mcp:MDC[2].S_rate|pulsegen:pls ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; TPD            ; 0.7   ; Signed Float                                           ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cdc_mcp:MDC[2].S_rate|cdc_sync:ack ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; SIZE           ; 1     ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cdc_sync:MDC[2].Rx_freqX ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; SIZE           ; 32    ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver2:MDC[2].receiver_instX|cordic:cordic_inst ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; IN_WIDTH       ; 16    ; Signed Integer                                                         ;
; EXTRA_BITS     ; 5     ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver2:MDC[2].receiver_instX|cic:cic_inst_I2 ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; STAGES         ; 3     ; Signed Integer                                                      ;
; MIN_DECIMATION ; 5     ; Signed Integer                                                      ;
; MAX_DECIMATION ; 40    ; Signed Integer                                                      ;
; IN_WIDTH       ; 22    ; Signed Integer                                                      ;
; OUT_WIDTH      ; 18    ; Signed Integer                                                      ;
; ACC_WIDTH      ; 40    ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver2:MDC[2].receiver_instX|cic:cic_inst_Q2 ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; STAGES         ; 3     ; Signed Integer                                                      ;
; MIN_DECIMATION ; 5     ; Signed Integer                                                      ;
; MAX_DECIMATION ; 40    ; Signed Integer                                                      ;
; IN_WIDTH       ; 22    ; Signed Integer                                                      ;
; OUT_WIDTH      ; 18    ; Signed Integer                                                      ;
; ACC_WIDTH      ; 40    ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver2:MDC[2].receiver_instX|cic:varcic_inst_I1 ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; STAGES         ; 11    ; Signed Integer                                                         ;
; MIN_DECIMATION ; 8     ; Signed Integer                                                         ;
; MAX_DECIMATION ; 32    ; Signed Integer                                                         ;
; IN_WIDTH       ; 18    ; Signed Integer                                                         ;
; OUT_WIDTH      ; 24    ; Signed Integer                                                         ;
; ACC_WIDTH      ; 73    ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver2:MDC[2].receiver_instX|cic:varcic_inst_Q1 ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; STAGES         ; 11    ; Signed Integer                                                         ;
; MIN_DECIMATION ; 8     ; Signed Integer                                                         ;
; MAX_DECIMATION ; 32    ; Signed Integer                                                         ;
; IN_WIDTH       ; 18    ; Signed Integer                                                         ;
; OUT_WIDTH      ; 24    ; Signed Integer                                                         ;
; ACC_WIDTH      ; 73    ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver2:MDC[2].receiver_instX|firX2R2:fir3 ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; TAPS           ; 64    ; Signed Integer                                                   ;
; ABITS          ; 24    ; Signed Integer                                                   ;
; OBITS          ; 24    ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; ABITS          ; 24    ; Signed Integer                                                             ;
; TAPS           ; 64    ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|firromHa:roma|altsyncram:altsyncram_component ;
+------------------------------------+----------------------------+---------------------------------------------------------------------------------+
; Parameter Name                     ; Value                      ; Type                                                                            ;
+------------------------------------+----------------------------+---------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                          ; Untyped                                                                         ;
; AUTO_CARRY_CHAINS                  ; ON                         ; AUTO_CARRY                                                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                        ; IGNORE_CARRY                                                                    ;
; AUTO_CASCADE_CHAINS                ; ON                         ; AUTO_CASCADE                                                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                        ; IGNORE_CASCADE                                                                  ;
; WIDTH_BYTEENA                      ; 1                          ; Untyped                                                                         ;
; OPERATION_MODE                     ; ROM                        ; Untyped                                                                         ;
; WIDTH_A                            ; 18                         ; Signed Integer                                                                  ;
; WIDTHAD_A                          ; 7                          ; Signed Integer                                                                  ;
; NUMWORDS_A                         ; 128                        ; Signed Integer                                                                  ;
; OUTDATA_REG_A                      ; CLOCK0                     ; Untyped                                                                         ;
; ADDRESS_ACLR_A                     ; NONE                       ; Untyped                                                                         ;
; OUTDATA_ACLR_A                     ; NONE                       ; Untyped                                                                         ;
; WRCONTROL_ACLR_A                   ; NONE                       ; Untyped                                                                         ;
; INDATA_ACLR_A                      ; NONE                       ; Untyped                                                                         ;
; BYTEENA_ACLR_A                     ; NONE                       ; Untyped                                                                         ;
; WIDTH_B                            ; 1                          ; Untyped                                                                         ;
; WIDTHAD_B                          ; 1                          ; Untyped                                                                         ;
; NUMWORDS_B                         ; 1                          ; Untyped                                                                         ;
; INDATA_REG_B                       ; CLOCK1                     ; Untyped                                                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                     ; Untyped                                                                         ;
; RDCONTROL_REG_B                    ; CLOCK1                     ; Untyped                                                                         ;
; ADDRESS_REG_B                      ; CLOCK1                     ; Untyped                                                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED               ; Untyped                                                                         ;
; BYTEENA_REG_B                      ; CLOCK1                     ; Untyped                                                                         ;
; INDATA_ACLR_B                      ; NONE                       ; Untyped                                                                         ;
; WRCONTROL_ACLR_B                   ; NONE                       ; Untyped                                                                         ;
; ADDRESS_ACLR_B                     ; NONE                       ; Untyped                                                                         ;
; OUTDATA_ACLR_B                     ; NONE                       ; Untyped                                                                         ;
; RDCONTROL_ACLR_B                   ; NONE                       ; Untyped                                                                         ;
; BYTEENA_ACLR_B                     ; NONE                       ; Untyped                                                                         ;
; WIDTH_BYTEENA_A                    ; 1                          ; Signed Integer                                                                  ;
; WIDTH_BYTEENA_B                    ; 1                          ; Untyped                                                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                       ; Untyped                                                                         ;
; BYTE_SIZE                          ; 8                          ; Untyped                                                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                  ; Untyped                                                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ       ; Untyped                                                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ       ; Untyped                                                                         ;
; INIT_FILE                          ; ./polyphase_fir/coefea.mif ; Untyped                                                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A                     ; Untyped                                                                         ;
; MAXIMUM_DEPTH                      ; 0                          ; Untyped                                                                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                     ; Untyped                                                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                     ; Untyped                                                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                     ; Untyped                                                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                     ; Untyped                                                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN            ; Untyped                                                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN            ; Untyped                                                                         ;
; ENABLE_ECC                         ; FALSE                      ; Untyped                                                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                      ; Untyped                                                                         ;
; WIDTH_ECCSTATUS                    ; 3                          ; Untyped                                                                         ;
; DEVICE_FAMILY                      ; Cyclone IV E               ; Untyped                                                                         ;
; CBXI_PARAMETER                     ; altsyncram_ioa1            ; Untyped                                                                         ;
+------------------------------------+----------------------------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|firram48:rama|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                  ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                               ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                               ;
; WIDTH_A                            ; 48                   ; Signed Integer                                                                        ;
; WIDTHAD_A                          ; 7                    ; Signed Integer                                                                        ;
; NUMWORDS_A                         ; 128                  ; Signed Integer                                                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                               ;
; WIDTH_B                            ; 48                   ; Signed Integer                                                                        ;
; WIDTHAD_B                          ; 7                    ; Signed Integer                                                                        ;
; NUMWORDS_B                         ; 128                  ; Signed Integer                                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                               ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                               ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                               ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                               ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                               ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                               ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                               ;
; CBXI_PARAMETER                     ; altsyncram_0jn1      ; Untyped                                                                               ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; ABITS          ; 24    ; Signed Integer                                                             ;
; TAPS           ; 64    ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|firromHb:romb|altsyncram:altsyncram_component ;
+------------------------------------+----------------------------+---------------------------------------------------------------------------------+
; Parameter Name                     ; Value                      ; Type                                                                            ;
+------------------------------------+----------------------------+---------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                          ; Untyped                                                                         ;
; AUTO_CARRY_CHAINS                  ; ON                         ; AUTO_CARRY                                                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                        ; IGNORE_CARRY                                                                    ;
; AUTO_CASCADE_CHAINS                ; ON                         ; AUTO_CASCADE                                                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                        ; IGNORE_CASCADE                                                                  ;
; WIDTH_BYTEENA                      ; 1                          ; Untyped                                                                         ;
; OPERATION_MODE                     ; ROM                        ; Untyped                                                                         ;
; WIDTH_A                            ; 18                         ; Signed Integer                                                                  ;
; WIDTHAD_A                          ; 7                          ; Signed Integer                                                                  ;
; NUMWORDS_A                         ; 128                        ; Signed Integer                                                                  ;
; OUTDATA_REG_A                      ; CLOCK0                     ; Untyped                                                                         ;
; ADDRESS_ACLR_A                     ; NONE                       ; Untyped                                                                         ;
; OUTDATA_ACLR_A                     ; NONE                       ; Untyped                                                                         ;
; WRCONTROL_ACLR_A                   ; NONE                       ; Untyped                                                                         ;
; INDATA_ACLR_A                      ; NONE                       ; Untyped                                                                         ;
; BYTEENA_ACLR_A                     ; NONE                       ; Untyped                                                                         ;
; WIDTH_B                            ; 1                          ; Untyped                                                                         ;
; WIDTHAD_B                          ; 1                          ; Untyped                                                                         ;
; NUMWORDS_B                         ; 1                          ; Untyped                                                                         ;
; INDATA_REG_B                       ; CLOCK1                     ; Untyped                                                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                     ; Untyped                                                                         ;
; RDCONTROL_REG_B                    ; CLOCK1                     ; Untyped                                                                         ;
; ADDRESS_REG_B                      ; CLOCK1                     ; Untyped                                                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED               ; Untyped                                                                         ;
; BYTEENA_REG_B                      ; CLOCK1                     ; Untyped                                                                         ;
; INDATA_ACLR_B                      ; NONE                       ; Untyped                                                                         ;
; WRCONTROL_ACLR_B                   ; NONE                       ; Untyped                                                                         ;
; ADDRESS_ACLR_B                     ; NONE                       ; Untyped                                                                         ;
; OUTDATA_ACLR_B                     ; NONE                       ; Untyped                                                                         ;
; RDCONTROL_ACLR_B                   ; NONE                       ; Untyped                                                                         ;
; BYTEENA_ACLR_B                     ; NONE                       ; Untyped                                                                         ;
; WIDTH_BYTEENA_A                    ; 1                          ; Signed Integer                                                                  ;
; WIDTH_BYTEENA_B                    ; 1                          ; Untyped                                                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                       ; Untyped                                                                         ;
; BYTE_SIZE                          ; 8                          ; Untyped                                                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                  ; Untyped                                                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ       ; Untyped                                                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ       ; Untyped                                                                         ;
; INIT_FILE                          ; ./polyphase_fir/coefeb.mif ; Untyped                                                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A                     ; Untyped                                                                         ;
; MAXIMUM_DEPTH                      ; 0                          ; Untyped                                                                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                     ; Untyped                                                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                     ; Untyped                                                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                     ; Untyped                                                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                     ; Untyped                                                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN            ; Untyped                                                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN            ; Untyped                                                                         ;
; ENABLE_ECC                         ; FALSE                      ; Untyped                                                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                      ; Untyped                                                                         ;
; WIDTH_ECCSTATUS                    ; 3                          ; Untyped                                                                         ;
; DEVICE_FAMILY                      ; Cyclone IV E               ; Untyped                                                                         ;
; CBXI_PARAMETER                     ; altsyncram_joa1            ; Untyped                                                                         ;
+------------------------------------+----------------------------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|firram48:ramb|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                  ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                               ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                               ;
; WIDTH_A                            ; 48                   ; Signed Integer                                                                        ;
; WIDTHAD_A                          ; 7                    ; Signed Integer                                                                        ;
; NUMWORDS_A                         ; 128                  ; Signed Integer                                                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                               ;
; WIDTH_B                            ; 48                   ; Signed Integer                                                                        ;
; WIDTHAD_B                          ; 7                    ; Signed Integer                                                                        ;
; NUMWORDS_B                         ; 128                  ; Signed Integer                                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                               ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                               ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                               ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                               ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                               ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                               ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                               ;
; CBXI_PARAMETER                     ; altsyncram_0jn1      ; Untyped                                                                               ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; ABITS          ; 24    ; Signed Integer                                                             ;
; TAPS           ; 64    ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|firromHc:romc|altsyncram:altsyncram_component ;
+------------------------------------+----------------------------+---------------------------------------------------------------------------------+
; Parameter Name                     ; Value                      ; Type                                                                            ;
+------------------------------------+----------------------------+---------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                          ; Untyped                                                                         ;
; AUTO_CARRY_CHAINS                  ; ON                         ; AUTO_CARRY                                                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                        ; IGNORE_CARRY                                                                    ;
; AUTO_CASCADE_CHAINS                ; ON                         ; AUTO_CASCADE                                                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                        ; IGNORE_CASCADE                                                                  ;
; WIDTH_BYTEENA                      ; 1                          ; Untyped                                                                         ;
; OPERATION_MODE                     ; ROM                        ; Untyped                                                                         ;
; WIDTH_A                            ; 18                         ; Signed Integer                                                                  ;
; WIDTHAD_A                          ; 7                          ; Signed Integer                                                                  ;
; NUMWORDS_A                         ; 128                        ; Signed Integer                                                                  ;
; OUTDATA_REG_A                      ; CLOCK0                     ; Untyped                                                                         ;
; ADDRESS_ACLR_A                     ; NONE                       ; Untyped                                                                         ;
; OUTDATA_ACLR_A                     ; NONE                       ; Untyped                                                                         ;
; WRCONTROL_ACLR_A                   ; NONE                       ; Untyped                                                                         ;
; INDATA_ACLR_A                      ; NONE                       ; Untyped                                                                         ;
; BYTEENA_ACLR_A                     ; NONE                       ; Untyped                                                                         ;
; WIDTH_B                            ; 1                          ; Untyped                                                                         ;
; WIDTHAD_B                          ; 1                          ; Untyped                                                                         ;
; NUMWORDS_B                         ; 1                          ; Untyped                                                                         ;
; INDATA_REG_B                       ; CLOCK1                     ; Untyped                                                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                     ; Untyped                                                                         ;
; RDCONTROL_REG_B                    ; CLOCK1                     ; Untyped                                                                         ;
; ADDRESS_REG_B                      ; CLOCK1                     ; Untyped                                                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED               ; Untyped                                                                         ;
; BYTEENA_REG_B                      ; CLOCK1                     ; Untyped                                                                         ;
; INDATA_ACLR_B                      ; NONE                       ; Untyped                                                                         ;
; WRCONTROL_ACLR_B                   ; NONE                       ; Untyped                                                                         ;
; ADDRESS_ACLR_B                     ; NONE                       ; Untyped                                                                         ;
; OUTDATA_ACLR_B                     ; NONE                       ; Untyped                                                                         ;
; RDCONTROL_ACLR_B                   ; NONE                       ; Untyped                                                                         ;
; BYTEENA_ACLR_B                     ; NONE                       ; Untyped                                                                         ;
; WIDTH_BYTEENA_A                    ; 1                          ; Signed Integer                                                                  ;
; WIDTH_BYTEENA_B                    ; 1                          ; Untyped                                                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                       ; Untyped                                                                         ;
; BYTE_SIZE                          ; 8                          ; Untyped                                                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                  ; Untyped                                                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ       ; Untyped                                                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ       ; Untyped                                                                         ;
; INIT_FILE                          ; ./polyphase_fir/coeffa.mif ; Untyped                                                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A                     ; Untyped                                                                         ;
; MAXIMUM_DEPTH                      ; 0                          ; Untyped                                                                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                     ; Untyped                                                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                     ; Untyped                                                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                     ; Untyped                                                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                     ; Untyped                                                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN            ; Untyped                                                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN            ; Untyped                                                                         ;
; ENABLE_ECC                         ; FALSE                      ; Untyped                                                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                      ; Untyped                                                                         ;
; WIDTH_ECCSTATUS                    ; 3                          ; Untyped                                                                         ;
; DEVICE_FAMILY                      ; Cyclone IV E               ; Untyped                                                                         ;
; CBXI_PARAMETER                     ; altsyncram_koa1            ; Untyped                                                                         ;
+------------------------------------+----------------------------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|firram48:ramc|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                  ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                               ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                               ;
; WIDTH_A                            ; 48                   ; Signed Integer                                                                        ;
; WIDTHAD_A                          ; 7                    ; Signed Integer                                                                        ;
; NUMWORDS_A                         ; 128                  ; Signed Integer                                                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                               ;
; WIDTH_B                            ; 48                   ; Signed Integer                                                                        ;
; WIDTHAD_B                          ; 7                    ; Signed Integer                                                                        ;
; NUMWORDS_B                         ; 128                  ; Signed Integer                                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                               ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                               ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                               ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                               ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                               ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                               ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                               ;
; CBXI_PARAMETER                     ; altsyncram_0jn1      ; Untyped                                                                               ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; ABITS          ; 24    ; Signed Integer                                                             ;
; TAPS           ; 64    ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|firromHd:romd|altsyncram:altsyncram_component ;
+------------------------------------+----------------------------+---------------------------------------------------------------------------------+
; Parameter Name                     ; Value                      ; Type                                                                            ;
+------------------------------------+----------------------------+---------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                          ; Untyped                                                                         ;
; AUTO_CARRY_CHAINS                  ; ON                         ; AUTO_CARRY                                                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                        ; IGNORE_CARRY                                                                    ;
; AUTO_CASCADE_CHAINS                ; ON                         ; AUTO_CASCADE                                                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                        ; IGNORE_CASCADE                                                                  ;
; WIDTH_BYTEENA                      ; 1                          ; Untyped                                                                         ;
; OPERATION_MODE                     ; ROM                        ; Untyped                                                                         ;
; WIDTH_A                            ; 18                         ; Signed Integer                                                                  ;
; WIDTHAD_A                          ; 7                          ; Signed Integer                                                                  ;
; NUMWORDS_A                         ; 128                        ; Signed Integer                                                                  ;
; OUTDATA_REG_A                      ; CLOCK0                     ; Untyped                                                                         ;
; ADDRESS_ACLR_A                     ; NONE                       ; Untyped                                                                         ;
; OUTDATA_ACLR_A                     ; NONE                       ; Untyped                                                                         ;
; WRCONTROL_ACLR_A                   ; NONE                       ; Untyped                                                                         ;
; INDATA_ACLR_A                      ; NONE                       ; Untyped                                                                         ;
; BYTEENA_ACLR_A                     ; NONE                       ; Untyped                                                                         ;
; WIDTH_B                            ; 1                          ; Untyped                                                                         ;
; WIDTHAD_B                          ; 1                          ; Untyped                                                                         ;
; NUMWORDS_B                         ; 1                          ; Untyped                                                                         ;
; INDATA_REG_B                       ; CLOCK1                     ; Untyped                                                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                     ; Untyped                                                                         ;
; RDCONTROL_REG_B                    ; CLOCK1                     ; Untyped                                                                         ;
; ADDRESS_REG_B                      ; CLOCK1                     ; Untyped                                                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED               ; Untyped                                                                         ;
; BYTEENA_REG_B                      ; CLOCK1                     ; Untyped                                                                         ;
; INDATA_ACLR_B                      ; NONE                       ; Untyped                                                                         ;
; WRCONTROL_ACLR_B                   ; NONE                       ; Untyped                                                                         ;
; ADDRESS_ACLR_B                     ; NONE                       ; Untyped                                                                         ;
; OUTDATA_ACLR_B                     ; NONE                       ; Untyped                                                                         ;
; RDCONTROL_ACLR_B                   ; NONE                       ; Untyped                                                                         ;
; BYTEENA_ACLR_B                     ; NONE                       ; Untyped                                                                         ;
; WIDTH_BYTEENA_A                    ; 1                          ; Signed Integer                                                                  ;
; WIDTH_BYTEENA_B                    ; 1                          ; Untyped                                                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                       ; Untyped                                                                         ;
; BYTE_SIZE                          ; 8                          ; Untyped                                                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                  ; Untyped                                                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ       ; Untyped                                                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ       ; Untyped                                                                         ;
; INIT_FILE                          ; ./polyphase_fir/coeffb.mif ; Untyped                                                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A                     ; Untyped                                                                         ;
; MAXIMUM_DEPTH                      ; 0                          ; Untyped                                                                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                     ; Untyped                                                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                     ; Untyped                                                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                     ; Untyped                                                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                     ; Untyped                                                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN            ; Untyped                                                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN            ; Untyped                                                                         ;
; ENABLE_ECC                         ; FALSE                      ; Untyped                                                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                      ; Untyped                                                                         ;
; WIDTH_ECCSTATUS                    ; 3                          ; Untyped                                                                         ;
; DEVICE_FAMILY                      ; Cyclone IV E               ; Untyped                                                                         ;
; CBXI_PARAMETER                     ; altsyncram_loa1            ; Untyped                                                                         ;
+------------------------------------+----------------------------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|firram48:ramd|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                  ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                               ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                               ;
; WIDTH_A                            ; 48                   ; Signed Integer                                                                        ;
; WIDTHAD_A                          ; 7                    ; Signed Integer                                                                        ;
; NUMWORDS_A                         ; 128                  ; Signed Integer                                                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                               ;
; WIDTH_B                            ; 48                   ; Signed Integer                                                                        ;
; WIDTHAD_B                          ; 7                    ; Signed Integer                                                                        ;
; NUMWORDS_B                         ; 128                  ; Signed Integer                                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                               ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                               ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                               ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                               ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                               ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                               ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                               ;
; CBXI_PARAMETER                     ; altsyncram_0jn1      ; Untyped                                                                               ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cdc_mcp:MDC[3].ADC_select ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; SIZE           ; 16    ; Signed Integer                                ;
; TPD            ; 0.5   ; Signed Float                                  ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cdc_mcp:MDC[3].ADC_select|cdc_sync:rdy ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; SIZE           ; 1     ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cdc_mcp:MDC[3].ADC_select|pulsegen:pls ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; TPD            ; 0.7   ; Signed Float                                               ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cdc_mcp:MDC[3].ADC_select|cdc_sync:ack ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; SIZE           ; 1     ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cdc_mcp:MDC[3].S_rate ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; SIZE           ; 16    ; Signed Integer                            ;
; TPD            ; 0.5   ; Signed Float                              ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cdc_mcp:MDC[3].S_rate|cdc_sync:rdy ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; SIZE           ; 1     ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cdc_mcp:MDC[3].S_rate|pulsegen:pls ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; TPD            ; 0.7   ; Signed Float                                           ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cdc_mcp:MDC[3].S_rate|cdc_sync:ack ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; SIZE           ; 1     ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cdc_sync:MDC[3].Rx_freqX ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; SIZE           ; 32    ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver2:MDC[3].receiver_instX|cordic:cordic_inst ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; IN_WIDTH       ; 16    ; Signed Integer                                                         ;
; EXTRA_BITS     ; 5     ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver2:MDC[3].receiver_instX|cic:cic_inst_I2 ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; STAGES         ; 3     ; Signed Integer                                                      ;
; MIN_DECIMATION ; 5     ; Signed Integer                                                      ;
; MAX_DECIMATION ; 40    ; Signed Integer                                                      ;
; IN_WIDTH       ; 22    ; Signed Integer                                                      ;
; OUT_WIDTH      ; 18    ; Signed Integer                                                      ;
; ACC_WIDTH      ; 40    ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver2:MDC[3].receiver_instX|cic:cic_inst_Q2 ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; STAGES         ; 3     ; Signed Integer                                                      ;
; MIN_DECIMATION ; 5     ; Signed Integer                                                      ;
; MAX_DECIMATION ; 40    ; Signed Integer                                                      ;
; IN_WIDTH       ; 22    ; Signed Integer                                                      ;
; OUT_WIDTH      ; 18    ; Signed Integer                                                      ;
; ACC_WIDTH      ; 40    ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver2:MDC[3].receiver_instX|cic:varcic_inst_I1 ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; STAGES         ; 11    ; Signed Integer                                                         ;
; MIN_DECIMATION ; 8     ; Signed Integer                                                         ;
; MAX_DECIMATION ; 32    ; Signed Integer                                                         ;
; IN_WIDTH       ; 18    ; Signed Integer                                                         ;
; OUT_WIDTH      ; 24    ; Signed Integer                                                         ;
; ACC_WIDTH      ; 73    ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver2:MDC[3].receiver_instX|cic:varcic_inst_Q1 ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; STAGES         ; 11    ; Signed Integer                                                         ;
; MIN_DECIMATION ; 8     ; Signed Integer                                                         ;
; MAX_DECIMATION ; 32    ; Signed Integer                                                         ;
; IN_WIDTH       ; 18    ; Signed Integer                                                         ;
; OUT_WIDTH      ; 24    ; Signed Integer                                                         ;
; ACC_WIDTH      ; 73    ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver2:MDC[3].receiver_instX|firX2R2:fir3 ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; TAPS           ; 64    ; Signed Integer                                                   ;
; ABITS          ; 24    ; Signed Integer                                                   ;
; OBITS          ; 24    ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; ABITS          ; 24    ; Signed Integer                                                             ;
; TAPS           ; 64    ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|firromHa:roma|altsyncram:altsyncram_component ;
+------------------------------------+----------------------------+---------------------------------------------------------------------------------+
; Parameter Name                     ; Value                      ; Type                                                                            ;
+------------------------------------+----------------------------+---------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                          ; Untyped                                                                         ;
; AUTO_CARRY_CHAINS                  ; ON                         ; AUTO_CARRY                                                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                        ; IGNORE_CARRY                                                                    ;
; AUTO_CASCADE_CHAINS                ; ON                         ; AUTO_CASCADE                                                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                        ; IGNORE_CASCADE                                                                  ;
; WIDTH_BYTEENA                      ; 1                          ; Untyped                                                                         ;
; OPERATION_MODE                     ; ROM                        ; Untyped                                                                         ;
; WIDTH_A                            ; 18                         ; Signed Integer                                                                  ;
; WIDTHAD_A                          ; 7                          ; Signed Integer                                                                  ;
; NUMWORDS_A                         ; 128                        ; Signed Integer                                                                  ;
; OUTDATA_REG_A                      ; CLOCK0                     ; Untyped                                                                         ;
; ADDRESS_ACLR_A                     ; NONE                       ; Untyped                                                                         ;
; OUTDATA_ACLR_A                     ; NONE                       ; Untyped                                                                         ;
; WRCONTROL_ACLR_A                   ; NONE                       ; Untyped                                                                         ;
; INDATA_ACLR_A                      ; NONE                       ; Untyped                                                                         ;
; BYTEENA_ACLR_A                     ; NONE                       ; Untyped                                                                         ;
; WIDTH_B                            ; 1                          ; Untyped                                                                         ;
; WIDTHAD_B                          ; 1                          ; Untyped                                                                         ;
; NUMWORDS_B                         ; 1                          ; Untyped                                                                         ;
; INDATA_REG_B                       ; CLOCK1                     ; Untyped                                                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                     ; Untyped                                                                         ;
; RDCONTROL_REG_B                    ; CLOCK1                     ; Untyped                                                                         ;
; ADDRESS_REG_B                      ; CLOCK1                     ; Untyped                                                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED               ; Untyped                                                                         ;
; BYTEENA_REG_B                      ; CLOCK1                     ; Untyped                                                                         ;
; INDATA_ACLR_B                      ; NONE                       ; Untyped                                                                         ;
; WRCONTROL_ACLR_B                   ; NONE                       ; Untyped                                                                         ;
; ADDRESS_ACLR_B                     ; NONE                       ; Untyped                                                                         ;
; OUTDATA_ACLR_B                     ; NONE                       ; Untyped                                                                         ;
; RDCONTROL_ACLR_B                   ; NONE                       ; Untyped                                                                         ;
; BYTEENA_ACLR_B                     ; NONE                       ; Untyped                                                                         ;
; WIDTH_BYTEENA_A                    ; 1                          ; Signed Integer                                                                  ;
; WIDTH_BYTEENA_B                    ; 1                          ; Untyped                                                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                       ; Untyped                                                                         ;
; BYTE_SIZE                          ; 8                          ; Untyped                                                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                  ; Untyped                                                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ       ; Untyped                                                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ       ; Untyped                                                                         ;
; INIT_FILE                          ; ./polyphase_fir/coefea.mif ; Untyped                                                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A                     ; Untyped                                                                         ;
; MAXIMUM_DEPTH                      ; 0                          ; Untyped                                                                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                     ; Untyped                                                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                     ; Untyped                                                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                     ; Untyped                                                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                     ; Untyped                                                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN            ; Untyped                                                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN            ; Untyped                                                                         ;
; ENABLE_ECC                         ; FALSE                      ; Untyped                                                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                      ; Untyped                                                                         ;
; WIDTH_ECCSTATUS                    ; 3                          ; Untyped                                                                         ;
; DEVICE_FAMILY                      ; Cyclone IV E               ; Untyped                                                                         ;
; CBXI_PARAMETER                     ; altsyncram_ioa1            ; Untyped                                                                         ;
+------------------------------------+----------------------------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|firram48:rama|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                  ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                               ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                               ;
; WIDTH_A                            ; 48                   ; Signed Integer                                                                        ;
; WIDTHAD_A                          ; 7                    ; Signed Integer                                                                        ;
; NUMWORDS_A                         ; 128                  ; Signed Integer                                                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                               ;
; WIDTH_B                            ; 48                   ; Signed Integer                                                                        ;
; WIDTHAD_B                          ; 7                    ; Signed Integer                                                                        ;
; NUMWORDS_B                         ; 128                  ; Signed Integer                                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                               ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                               ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                               ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                               ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                               ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                               ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                               ;
; CBXI_PARAMETER                     ; altsyncram_0jn1      ; Untyped                                                                               ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; ABITS          ; 24    ; Signed Integer                                                             ;
; TAPS           ; 64    ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|firromHb:romb|altsyncram:altsyncram_component ;
+------------------------------------+----------------------------+---------------------------------------------------------------------------------+
; Parameter Name                     ; Value                      ; Type                                                                            ;
+------------------------------------+----------------------------+---------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                          ; Untyped                                                                         ;
; AUTO_CARRY_CHAINS                  ; ON                         ; AUTO_CARRY                                                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                        ; IGNORE_CARRY                                                                    ;
; AUTO_CASCADE_CHAINS                ; ON                         ; AUTO_CASCADE                                                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                        ; IGNORE_CASCADE                                                                  ;
; WIDTH_BYTEENA                      ; 1                          ; Untyped                                                                         ;
; OPERATION_MODE                     ; ROM                        ; Untyped                                                                         ;
; WIDTH_A                            ; 18                         ; Signed Integer                                                                  ;
; WIDTHAD_A                          ; 7                          ; Signed Integer                                                                  ;
; NUMWORDS_A                         ; 128                        ; Signed Integer                                                                  ;
; OUTDATA_REG_A                      ; CLOCK0                     ; Untyped                                                                         ;
; ADDRESS_ACLR_A                     ; NONE                       ; Untyped                                                                         ;
; OUTDATA_ACLR_A                     ; NONE                       ; Untyped                                                                         ;
; WRCONTROL_ACLR_A                   ; NONE                       ; Untyped                                                                         ;
; INDATA_ACLR_A                      ; NONE                       ; Untyped                                                                         ;
; BYTEENA_ACLR_A                     ; NONE                       ; Untyped                                                                         ;
; WIDTH_B                            ; 1                          ; Untyped                                                                         ;
; WIDTHAD_B                          ; 1                          ; Untyped                                                                         ;
; NUMWORDS_B                         ; 1                          ; Untyped                                                                         ;
; INDATA_REG_B                       ; CLOCK1                     ; Untyped                                                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                     ; Untyped                                                                         ;
; RDCONTROL_REG_B                    ; CLOCK1                     ; Untyped                                                                         ;
; ADDRESS_REG_B                      ; CLOCK1                     ; Untyped                                                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED               ; Untyped                                                                         ;
; BYTEENA_REG_B                      ; CLOCK1                     ; Untyped                                                                         ;
; INDATA_ACLR_B                      ; NONE                       ; Untyped                                                                         ;
; WRCONTROL_ACLR_B                   ; NONE                       ; Untyped                                                                         ;
; ADDRESS_ACLR_B                     ; NONE                       ; Untyped                                                                         ;
; OUTDATA_ACLR_B                     ; NONE                       ; Untyped                                                                         ;
; RDCONTROL_ACLR_B                   ; NONE                       ; Untyped                                                                         ;
; BYTEENA_ACLR_B                     ; NONE                       ; Untyped                                                                         ;
; WIDTH_BYTEENA_A                    ; 1                          ; Signed Integer                                                                  ;
; WIDTH_BYTEENA_B                    ; 1                          ; Untyped                                                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                       ; Untyped                                                                         ;
; BYTE_SIZE                          ; 8                          ; Untyped                                                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                  ; Untyped                                                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ       ; Untyped                                                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ       ; Untyped                                                                         ;
; INIT_FILE                          ; ./polyphase_fir/coefeb.mif ; Untyped                                                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A                     ; Untyped                                                                         ;
; MAXIMUM_DEPTH                      ; 0                          ; Untyped                                                                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                     ; Untyped                                                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                     ; Untyped                                                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                     ; Untyped                                                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                     ; Untyped                                                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN            ; Untyped                                                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN            ; Untyped                                                                         ;
; ENABLE_ECC                         ; FALSE                      ; Untyped                                                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                      ; Untyped                                                                         ;
; WIDTH_ECCSTATUS                    ; 3                          ; Untyped                                                                         ;
; DEVICE_FAMILY                      ; Cyclone IV E               ; Untyped                                                                         ;
; CBXI_PARAMETER                     ; altsyncram_joa1            ; Untyped                                                                         ;
+------------------------------------+----------------------------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|firram48:ramb|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                  ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                               ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                               ;
; WIDTH_A                            ; 48                   ; Signed Integer                                                                        ;
; WIDTHAD_A                          ; 7                    ; Signed Integer                                                                        ;
; NUMWORDS_A                         ; 128                  ; Signed Integer                                                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                               ;
; WIDTH_B                            ; 48                   ; Signed Integer                                                                        ;
; WIDTHAD_B                          ; 7                    ; Signed Integer                                                                        ;
; NUMWORDS_B                         ; 128                  ; Signed Integer                                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                               ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                               ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                               ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                               ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                               ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                               ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                               ;
; CBXI_PARAMETER                     ; altsyncram_0jn1      ; Untyped                                                                               ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; ABITS          ; 24    ; Signed Integer                                                             ;
; TAPS           ; 64    ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|firromHc:romc|altsyncram:altsyncram_component ;
+------------------------------------+----------------------------+---------------------------------------------------------------------------------+
; Parameter Name                     ; Value                      ; Type                                                                            ;
+------------------------------------+----------------------------+---------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                          ; Untyped                                                                         ;
; AUTO_CARRY_CHAINS                  ; ON                         ; AUTO_CARRY                                                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                        ; IGNORE_CARRY                                                                    ;
; AUTO_CASCADE_CHAINS                ; ON                         ; AUTO_CASCADE                                                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                        ; IGNORE_CASCADE                                                                  ;
; WIDTH_BYTEENA                      ; 1                          ; Untyped                                                                         ;
; OPERATION_MODE                     ; ROM                        ; Untyped                                                                         ;
; WIDTH_A                            ; 18                         ; Signed Integer                                                                  ;
; WIDTHAD_A                          ; 7                          ; Signed Integer                                                                  ;
; NUMWORDS_A                         ; 128                        ; Signed Integer                                                                  ;
; OUTDATA_REG_A                      ; CLOCK0                     ; Untyped                                                                         ;
; ADDRESS_ACLR_A                     ; NONE                       ; Untyped                                                                         ;
; OUTDATA_ACLR_A                     ; NONE                       ; Untyped                                                                         ;
; WRCONTROL_ACLR_A                   ; NONE                       ; Untyped                                                                         ;
; INDATA_ACLR_A                      ; NONE                       ; Untyped                                                                         ;
; BYTEENA_ACLR_A                     ; NONE                       ; Untyped                                                                         ;
; WIDTH_B                            ; 1                          ; Untyped                                                                         ;
; WIDTHAD_B                          ; 1                          ; Untyped                                                                         ;
; NUMWORDS_B                         ; 1                          ; Untyped                                                                         ;
; INDATA_REG_B                       ; CLOCK1                     ; Untyped                                                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                     ; Untyped                                                                         ;
; RDCONTROL_REG_B                    ; CLOCK1                     ; Untyped                                                                         ;
; ADDRESS_REG_B                      ; CLOCK1                     ; Untyped                                                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED               ; Untyped                                                                         ;
; BYTEENA_REG_B                      ; CLOCK1                     ; Untyped                                                                         ;
; INDATA_ACLR_B                      ; NONE                       ; Untyped                                                                         ;
; WRCONTROL_ACLR_B                   ; NONE                       ; Untyped                                                                         ;
; ADDRESS_ACLR_B                     ; NONE                       ; Untyped                                                                         ;
; OUTDATA_ACLR_B                     ; NONE                       ; Untyped                                                                         ;
; RDCONTROL_ACLR_B                   ; NONE                       ; Untyped                                                                         ;
; BYTEENA_ACLR_B                     ; NONE                       ; Untyped                                                                         ;
; WIDTH_BYTEENA_A                    ; 1                          ; Signed Integer                                                                  ;
; WIDTH_BYTEENA_B                    ; 1                          ; Untyped                                                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                       ; Untyped                                                                         ;
; BYTE_SIZE                          ; 8                          ; Untyped                                                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                  ; Untyped                                                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ       ; Untyped                                                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ       ; Untyped                                                                         ;
; INIT_FILE                          ; ./polyphase_fir/coeffa.mif ; Untyped                                                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A                     ; Untyped                                                                         ;
; MAXIMUM_DEPTH                      ; 0                          ; Untyped                                                                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                     ; Untyped                                                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                     ; Untyped                                                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                     ; Untyped                                                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                     ; Untyped                                                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN            ; Untyped                                                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN            ; Untyped                                                                         ;
; ENABLE_ECC                         ; FALSE                      ; Untyped                                                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                      ; Untyped                                                                         ;
; WIDTH_ECCSTATUS                    ; 3                          ; Untyped                                                                         ;
; DEVICE_FAMILY                      ; Cyclone IV E               ; Untyped                                                                         ;
; CBXI_PARAMETER                     ; altsyncram_koa1            ; Untyped                                                                         ;
+------------------------------------+----------------------------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|firram48:ramc|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                  ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                               ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                               ;
; WIDTH_A                            ; 48                   ; Signed Integer                                                                        ;
; WIDTHAD_A                          ; 7                    ; Signed Integer                                                                        ;
; NUMWORDS_A                         ; 128                  ; Signed Integer                                                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                               ;
; WIDTH_B                            ; 48                   ; Signed Integer                                                                        ;
; WIDTHAD_B                          ; 7                    ; Signed Integer                                                                        ;
; NUMWORDS_B                         ; 128                  ; Signed Integer                                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                               ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                               ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                               ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                               ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                               ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                               ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                               ;
; CBXI_PARAMETER                     ; altsyncram_0jn1      ; Untyped                                                                               ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; ABITS          ; 24    ; Signed Integer                                                             ;
; TAPS           ; 64    ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|firromHd:romd|altsyncram:altsyncram_component ;
+------------------------------------+----------------------------+---------------------------------------------------------------------------------+
; Parameter Name                     ; Value                      ; Type                                                                            ;
+------------------------------------+----------------------------+---------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                          ; Untyped                                                                         ;
; AUTO_CARRY_CHAINS                  ; ON                         ; AUTO_CARRY                                                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                        ; IGNORE_CARRY                                                                    ;
; AUTO_CASCADE_CHAINS                ; ON                         ; AUTO_CASCADE                                                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                        ; IGNORE_CASCADE                                                                  ;
; WIDTH_BYTEENA                      ; 1                          ; Untyped                                                                         ;
; OPERATION_MODE                     ; ROM                        ; Untyped                                                                         ;
; WIDTH_A                            ; 18                         ; Signed Integer                                                                  ;
; WIDTHAD_A                          ; 7                          ; Signed Integer                                                                  ;
; NUMWORDS_A                         ; 128                        ; Signed Integer                                                                  ;
; OUTDATA_REG_A                      ; CLOCK0                     ; Untyped                                                                         ;
; ADDRESS_ACLR_A                     ; NONE                       ; Untyped                                                                         ;
; OUTDATA_ACLR_A                     ; NONE                       ; Untyped                                                                         ;
; WRCONTROL_ACLR_A                   ; NONE                       ; Untyped                                                                         ;
; INDATA_ACLR_A                      ; NONE                       ; Untyped                                                                         ;
; BYTEENA_ACLR_A                     ; NONE                       ; Untyped                                                                         ;
; WIDTH_B                            ; 1                          ; Untyped                                                                         ;
; WIDTHAD_B                          ; 1                          ; Untyped                                                                         ;
; NUMWORDS_B                         ; 1                          ; Untyped                                                                         ;
; INDATA_REG_B                       ; CLOCK1                     ; Untyped                                                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                     ; Untyped                                                                         ;
; RDCONTROL_REG_B                    ; CLOCK1                     ; Untyped                                                                         ;
; ADDRESS_REG_B                      ; CLOCK1                     ; Untyped                                                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED               ; Untyped                                                                         ;
; BYTEENA_REG_B                      ; CLOCK1                     ; Untyped                                                                         ;
; INDATA_ACLR_B                      ; NONE                       ; Untyped                                                                         ;
; WRCONTROL_ACLR_B                   ; NONE                       ; Untyped                                                                         ;
; ADDRESS_ACLR_B                     ; NONE                       ; Untyped                                                                         ;
; OUTDATA_ACLR_B                     ; NONE                       ; Untyped                                                                         ;
; RDCONTROL_ACLR_B                   ; NONE                       ; Untyped                                                                         ;
; BYTEENA_ACLR_B                     ; NONE                       ; Untyped                                                                         ;
; WIDTH_BYTEENA_A                    ; 1                          ; Signed Integer                                                                  ;
; WIDTH_BYTEENA_B                    ; 1                          ; Untyped                                                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                       ; Untyped                                                                         ;
; BYTE_SIZE                          ; 8                          ; Untyped                                                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                  ; Untyped                                                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ       ; Untyped                                                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ       ; Untyped                                                                         ;
; INIT_FILE                          ; ./polyphase_fir/coeffb.mif ; Untyped                                                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A                     ; Untyped                                                                         ;
; MAXIMUM_DEPTH                      ; 0                          ; Untyped                                                                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                     ; Untyped                                                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                     ; Untyped                                                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                     ; Untyped                                                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                     ; Untyped                                                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN            ; Untyped                                                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN            ; Untyped                                                                         ;
; ENABLE_ECC                         ; FALSE                      ; Untyped                                                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                      ; Untyped                                                                         ;
; WIDTH_ECCSTATUS                    ; 3                          ; Untyped                                                                         ;
; DEVICE_FAMILY                      ; Cyclone IV E               ; Untyped                                                                         ;
; CBXI_PARAMETER                     ; altsyncram_loa1            ; Untyped                                                                         ;
+------------------------------------+----------------------------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|firram48:ramd|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                  ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                               ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                               ;
; WIDTH_A                            ; 48                   ; Signed Integer                                                                        ;
; WIDTHAD_A                          ; 7                    ; Signed Integer                                                                        ;
; NUMWORDS_A                         ; 128                  ; Signed Integer                                                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                               ;
; WIDTH_B                            ; 48                   ; Signed Integer                                                                        ;
; WIDTHAD_B                          ; 7                    ; Signed Integer                                                                        ;
; NUMWORDS_B                         ; 128                  ; Signed Integer                                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                               ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                               ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                               ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                               ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                               ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                               ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                               ;
; CBXI_PARAMETER                     ; altsyncram_0jn1      ; Untyped                                                                               ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cdc_mcp:MDC[4].ADC_select ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; SIZE           ; 16    ; Signed Integer                                ;
; TPD            ; 0.5   ; Signed Float                                  ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cdc_mcp:MDC[4].ADC_select|cdc_sync:rdy ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; SIZE           ; 1     ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cdc_mcp:MDC[4].ADC_select|pulsegen:pls ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; TPD            ; 0.7   ; Signed Float                                               ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cdc_mcp:MDC[4].ADC_select|cdc_sync:ack ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; SIZE           ; 1     ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cdc_mcp:MDC[4].S_rate ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; SIZE           ; 16    ; Signed Integer                            ;
; TPD            ; 0.5   ; Signed Float                              ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cdc_mcp:MDC[4].S_rate|cdc_sync:rdy ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; SIZE           ; 1     ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cdc_mcp:MDC[4].S_rate|pulsegen:pls ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; TPD            ; 0.7   ; Signed Float                                           ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cdc_mcp:MDC[4].S_rate|cdc_sync:ack ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; SIZE           ; 1     ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cdc_sync:MDC[4].Rx_freqX ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; SIZE           ; 32    ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver2:MDC[4].receiver_instX|cordic:cordic_inst ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; IN_WIDTH       ; 16    ; Signed Integer                                                         ;
; EXTRA_BITS     ; 5     ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver2:MDC[4].receiver_instX|cic:cic_inst_I2 ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; STAGES         ; 3     ; Signed Integer                                                      ;
; MIN_DECIMATION ; 5     ; Signed Integer                                                      ;
; MAX_DECIMATION ; 40    ; Signed Integer                                                      ;
; IN_WIDTH       ; 22    ; Signed Integer                                                      ;
; OUT_WIDTH      ; 18    ; Signed Integer                                                      ;
; ACC_WIDTH      ; 40    ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver2:MDC[4].receiver_instX|cic:cic_inst_Q2 ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; STAGES         ; 3     ; Signed Integer                                                      ;
; MIN_DECIMATION ; 5     ; Signed Integer                                                      ;
; MAX_DECIMATION ; 40    ; Signed Integer                                                      ;
; IN_WIDTH       ; 22    ; Signed Integer                                                      ;
; OUT_WIDTH      ; 18    ; Signed Integer                                                      ;
; ACC_WIDTH      ; 40    ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver2:MDC[4].receiver_instX|cic:varcic_inst_I1 ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; STAGES         ; 11    ; Signed Integer                                                         ;
; MIN_DECIMATION ; 8     ; Signed Integer                                                         ;
; MAX_DECIMATION ; 32    ; Signed Integer                                                         ;
; IN_WIDTH       ; 18    ; Signed Integer                                                         ;
; OUT_WIDTH      ; 24    ; Signed Integer                                                         ;
; ACC_WIDTH      ; 73    ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver2:MDC[4].receiver_instX|cic:varcic_inst_Q1 ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; STAGES         ; 11    ; Signed Integer                                                         ;
; MIN_DECIMATION ; 8     ; Signed Integer                                                         ;
; MAX_DECIMATION ; 32    ; Signed Integer                                                         ;
; IN_WIDTH       ; 18    ; Signed Integer                                                         ;
; OUT_WIDTH      ; 24    ; Signed Integer                                                         ;
; ACC_WIDTH      ; 73    ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver2:MDC[4].receiver_instX|firX2R2:fir3 ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; TAPS           ; 64    ; Signed Integer                                                   ;
; ABITS          ; 24    ; Signed Integer                                                   ;
; OBITS          ; 24    ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; ABITS          ; 24    ; Signed Integer                                                             ;
; TAPS           ; 64    ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|firromHa:roma|altsyncram:altsyncram_component ;
+------------------------------------+----------------------------+---------------------------------------------------------------------------------+
; Parameter Name                     ; Value                      ; Type                                                                            ;
+------------------------------------+----------------------------+---------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                          ; Untyped                                                                         ;
; AUTO_CARRY_CHAINS                  ; ON                         ; AUTO_CARRY                                                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                        ; IGNORE_CARRY                                                                    ;
; AUTO_CASCADE_CHAINS                ; ON                         ; AUTO_CASCADE                                                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                        ; IGNORE_CASCADE                                                                  ;
; WIDTH_BYTEENA                      ; 1                          ; Untyped                                                                         ;
; OPERATION_MODE                     ; ROM                        ; Untyped                                                                         ;
; WIDTH_A                            ; 18                         ; Signed Integer                                                                  ;
; WIDTHAD_A                          ; 7                          ; Signed Integer                                                                  ;
; NUMWORDS_A                         ; 128                        ; Signed Integer                                                                  ;
; OUTDATA_REG_A                      ; CLOCK0                     ; Untyped                                                                         ;
; ADDRESS_ACLR_A                     ; NONE                       ; Untyped                                                                         ;
; OUTDATA_ACLR_A                     ; NONE                       ; Untyped                                                                         ;
; WRCONTROL_ACLR_A                   ; NONE                       ; Untyped                                                                         ;
; INDATA_ACLR_A                      ; NONE                       ; Untyped                                                                         ;
; BYTEENA_ACLR_A                     ; NONE                       ; Untyped                                                                         ;
; WIDTH_B                            ; 1                          ; Untyped                                                                         ;
; WIDTHAD_B                          ; 1                          ; Untyped                                                                         ;
; NUMWORDS_B                         ; 1                          ; Untyped                                                                         ;
; INDATA_REG_B                       ; CLOCK1                     ; Untyped                                                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                     ; Untyped                                                                         ;
; RDCONTROL_REG_B                    ; CLOCK1                     ; Untyped                                                                         ;
; ADDRESS_REG_B                      ; CLOCK1                     ; Untyped                                                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED               ; Untyped                                                                         ;
; BYTEENA_REG_B                      ; CLOCK1                     ; Untyped                                                                         ;
; INDATA_ACLR_B                      ; NONE                       ; Untyped                                                                         ;
; WRCONTROL_ACLR_B                   ; NONE                       ; Untyped                                                                         ;
; ADDRESS_ACLR_B                     ; NONE                       ; Untyped                                                                         ;
; OUTDATA_ACLR_B                     ; NONE                       ; Untyped                                                                         ;
; RDCONTROL_ACLR_B                   ; NONE                       ; Untyped                                                                         ;
; BYTEENA_ACLR_B                     ; NONE                       ; Untyped                                                                         ;
; WIDTH_BYTEENA_A                    ; 1                          ; Signed Integer                                                                  ;
; WIDTH_BYTEENA_B                    ; 1                          ; Untyped                                                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                       ; Untyped                                                                         ;
; BYTE_SIZE                          ; 8                          ; Untyped                                                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                  ; Untyped                                                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ       ; Untyped                                                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ       ; Untyped                                                                         ;
; INIT_FILE                          ; ./polyphase_fir/coefea.mif ; Untyped                                                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A                     ; Untyped                                                                         ;
; MAXIMUM_DEPTH                      ; 0                          ; Untyped                                                                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                     ; Untyped                                                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                     ; Untyped                                                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                     ; Untyped                                                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                     ; Untyped                                                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN            ; Untyped                                                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN            ; Untyped                                                                         ;
; ENABLE_ECC                         ; FALSE                      ; Untyped                                                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                      ; Untyped                                                                         ;
; WIDTH_ECCSTATUS                    ; 3                          ; Untyped                                                                         ;
; DEVICE_FAMILY                      ; Cyclone IV E               ; Untyped                                                                         ;
; CBXI_PARAMETER                     ; altsyncram_ioa1            ; Untyped                                                                         ;
+------------------------------------+----------------------------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|firram48:rama|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                  ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                               ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                               ;
; WIDTH_A                            ; 48                   ; Signed Integer                                                                        ;
; WIDTHAD_A                          ; 7                    ; Signed Integer                                                                        ;
; NUMWORDS_A                         ; 128                  ; Signed Integer                                                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                               ;
; WIDTH_B                            ; 48                   ; Signed Integer                                                                        ;
; WIDTHAD_B                          ; 7                    ; Signed Integer                                                                        ;
; NUMWORDS_B                         ; 128                  ; Signed Integer                                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                               ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                               ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                               ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                               ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                               ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                               ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                               ;
; CBXI_PARAMETER                     ; altsyncram_0jn1      ; Untyped                                                                               ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; ABITS          ; 24    ; Signed Integer                                                             ;
; TAPS           ; 64    ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|firromHb:romb|altsyncram:altsyncram_component ;
+------------------------------------+----------------------------+---------------------------------------------------------------------------------+
; Parameter Name                     ; Value                      ; Type                                                                            ;
+------------------------------------+----------------------------+---------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                          ; Untyped                                                                         ;
; AUTO_CARRY_CHAINS                  ; ON                         ; AUTO_CARRY                                                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                        ; IGNORE_CARRY                                                                    ;
; AUTO_CASCADE_CHAINS                ; ON                         ; AUTO_CASCADE                                                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                        ; IGNORE_CASCADE                                                                  ;
; WIDTH_BYTEENA                      ; 1                          ; Untyped                                                                         ;
; OPERATION_MODE                     ; ROM                        ; Untyped                                                                         ;
; WIDTH_A                            ; 18                         ; Signed Integer                                                                  ;
; WIDTHAD_A                          ; 7                          ; Signed Integer                                                                  ;
; NUMWORDS_A                         ; 128                        ; Signed Integer                                                                  ;
; OUTDATA_REG_A                      ; CLOCK0                     ; Untyped                                                                         ;
; ADDRESS_ACLR_A                     ; NONE                       ; Untyped                                                                         ;
; OUTDATA_ACLR_A                     ; NONE                       ; Untyped                                                                         ;
; WRCONTROL_ACLR_A                   ; NONE                       ; Untyped                                                                         ;
; INDATA_ACLR_A                      ; NONE                       ; Untyped                                                                         ;
; BYTEENA_ACLR_A                     ; NONE                       ; Untyped                                                                         ;
; WIDTH_B                            ; 1                          ; Untyped                                                                         ;
; WIDTHAD_B                          ; 1                          ; Untyped                                                                         ;
; NUMWORDS_B                         ; 1                          ; Untyped                                                                         ;
; INDATA_REG_B                       ; CLOCK1                     ; Untyped                                                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                     ; Untyped                                                                         ;
; RDCONTROL_REG_B                    ; CLOCK1                     ; Untyped                                                                         ;
; ADDRESS_REG_B                      ; CLOCK1                     ; Untyped                                                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED               ; Untyped                                                                         ;
; BYTEENA_REG_B                      ; CLOCK1                     ; Untyped                                                                         ;
; INDATA_ACLR_B                      ; NONE                       ; Untyped                                                                         ;
; WRCONTROL_ACLR_B                   ; NONE                       ; Untyped                                                                         ;
; ADDRESS_ACLR_B                     ; NONE                       ; Untyped                                                                         ;
; OUTDATA_ACLR_B                     ; NONE                       ; Untyped                                                                         ;
; RDCONTROL_ACLR_B                   ; NONE                       ; Untyped                                                                         ;
; BYTEENA_ACLR_B                     ; NONE                       ; Untyped                                                                         ;
; WIDTH_BYTEENA_A                    ; 1                          ; Signed Integer                                                                  ;
; WIDTH_BYTEENA_B                    ; 1                          ; Untyped                                                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                       ; Untyped                                                                         ;
; BYTE_SIZE                          ; 8                          ; Untyped                                                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                  ; Untyped                                                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ       ; Untyped                                                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ       ; Untyped                                                                         ;
; INIT_FILE                          ; ./polyphase_fir/coefeb.mif ; Untyped                                                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A                     ; Untyped                                                                         ;
; MAXIMUM_DEPTH                      ; 0                          ; Untyped                                                                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                     ; Untyped                                                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                     ; Untyped                                                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                     ; Untyped                                                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                     ; Untyped                                                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN            ; Untyped                                                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN            ; Untyped                                                                         ;
; ENABLE_ECC                         ; FALSE                      ; Untyped                                                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                      ; Untyped                                                                         ;
; WIDTH_ECCSTATUS                    ; 3                          ; Untyped                                                                         ;
; DEVICE_FAMILY                      ; Cyclone IV E               ; Untyped                                                                         ;
; CBXI_PARAMETER                     ; altsyncram_joa1            ; Untyped                                                                         ;
+------------------------------------+----------------------------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|firram48:ramb|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                  ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                               ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                               ;
; WIDTH_A                            ; 48                   ; Signed Integer                                                                        ;
; WIDTHAD_A                          ; 7                    ; Signed Integer                                                                        ;
; NUMWORDS_A                         ; 128                  ; Signed Integer                                                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                               ;
; WIDTH_B                            ; 48                   ; Signed Integer                                                                        ;
; WIDTHAD_B                          ; 7                    ; Signed Integer                                                                        ;
; NUMWORDS_B                         ; 128                  ; Signed Integer                                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                               ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                               ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                               ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                               ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                               ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                               ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                               ;
; CBXI_PARAMETER                     ; altsyncram_0jn1      ; Untyped                                                                               ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; ABITS          ; 24    ; Signed Integer                                                             ;
; TAPS           ; 64    ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|firromHc:romc|altsyncram:altsyncram_component ;
+------------------------------------+----------------------------+---------------------------------------------------------------------------------+
; Parameter Name                     ; Value                      ; Type                                                                            ;
+------------------------------------+----------------------------+---------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                          ; Untyped                                                                         ;
; AUTO_CARRY_CHAINS                  ; ON                         ; AUTO_CARRY                                                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                        ; IGNORE_CARRY                                                                    ;
; AUTO_CASCADE_CHAINS                ; ON                         ; AUTO_CASCADE                                                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                        ; IGNORE_CASCADE                                                                  ;
; WIDTH_BYTEENA                      ; 1                          ; Untyped                                                                         ;
; OPERATION_MODE                     ; ROM                        ; Untyped                                                                         ;
; WIDTH_A                            ; 18                         ; Signed Integer                                                                  ;
; WIDTHAD_A                          ; 7                          ; Signed Integer                                                                  ;
; NUMWORDS_A                         ; 128                        ; Signed Integer                                                                  ;
; OUTDATA_REG_A                      ; CLOCK0                     ; Untyped                                                                         ;
; ADDRESS_ACLR_A                     ; NONE                       ; Untyped                                                                         ;
; OUTDATA_ACLR_A                     ; NONE                       ; Untyped                                                                         ;
; WRCONTROL_ACLR_A                   ; NONE                       ; Untyped                                                                         ;
; INDATA_ACLR_A                      ; NONE                       ; Untyped                                                                         ;
; BYTEENA_ACLR_A                     ; NONE                       ; Untyped                                                                         ;
; WIDTH_B                            ; 1                          ; Untyped                                                                         ;
; WIDTHAD_B                          ; 1                          ; Untyped                                                                         ;
; NUMWORDS_B                         ; 1                          ; Untyped                                                                         ;
; INDATA_REG_B                       ; CLOCK1                     ; Untyped                                                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                     ; Untyped                                                                         ;
; RDCONTROL_REG_B                    ; CLOCK1                     ; Untyped                                                                         ;
; ADDRESS_REG_B                      ; CLOCK1                     ; Untyped                                                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED               ; Untyped                                                                         ;
; BYTEENA_REG_B                      ; CLOCK1                     ; Untyped                                                                         ;
; INDATA_ACLR_B                      ; NONE                       ; Untyped                                                                         ;
; WRCONTROL_ACLR_B                   ; NONE                       ; Untyped                                                                         ;
; ADDRESS_ACLR_B                     ; NONE                       ; Untyped                                                                         ;
; OUTDATA_ACLR_B                     ; NONE                       ; Untyped                                                                         ;
; RDCONTROL_ACLR_B                   ; NONE                       ; Untyped                                                                         ;
; BYTEENA_ACLR_B                     ; NONE                       ; Untyped                                                                         ;
; WIDTH_BYTEENA_A                    ; 1                          ; Signed Integer                                                                  ;
; WIDTH_BYTEENA_B                    ; 1                          ; Untyped                                                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                       ; Untyped                                                                         ;
; BYTE_SIZE                          ; 8                          ; Untyped                                                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                  ; Untyped                                                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ       ; Untyped                                                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ       ; Untyped                                                                         ;
; INIT_FILE                          ; ./polyphase_fir/coeffa.mif ; Untyped                                                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A                     ; Untyped                                                                         ;
; MAXIMUM_DEPTH                      ; 0                          ; Untyped                                                                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                     ; Untyped                                                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                     ; Untyped                                                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                     ; Untyped                                                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                     ; Untyped                                                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN            ; Untyped                                                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN            ; Untyped                                                                         ;
; ENABLE_ECC                         ; FALSE                      ; Untyped                                                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                      ; Untyped                                                                         ;
; WIDTH_ECCSTATUS                    ; 3                          ; Untyped                                                                         ;
; DEVICE_FAMILY                      ; Cyclone IV E               ; Untyped                                                                         ;
; CBXI_PARAMETER                     ; altsyncram_koa1            ; Untyped                                                                         ;
+------------------------------------+----------------------------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|firram48:ramc|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                  ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                               ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                               ;
; WIDTH_A                            ; 48                   ; Signed Integer                                                                        ;
; WIDTHAD_A                          ; 7                    ; Signed Integer                                                                        ;
; NUMWORDS_A                         ; 128                  ; Signed Integer                                                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                               ;
; WIDTH_B                            ; 48                   ; Signed Integer                                                                        ;
; WIDTHAD_B                          ; 7                    ; Signed Integer                                                                        ;
; NUMWORDS_B                         ; 128                  ; Signed Integer                                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                               ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                               ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                               ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                               ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                               ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                               ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                               ;
; CBXI_PARAMETER                     ; altsyncram_0jn1      ; Untyped                                                                               ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; ABITS          ; 24    ; Signed Integer                                                             ;
; TAPS           ; 64    ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|firromHd:romd|altsyncram:altsyncram_component ;
+------------------------------------+----------------------------+---------------------------------------------------------------------------------+
; Parameter Name                     ; Value                      ; Type                                                                            ;
+------------------------------------+----------------------------+---------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                          ; Untyped                                                                         ;
; AUTO_CARRY_CHAINS                  ; ON                         ; AUTO_CARRY                                                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                        ; IGNORE_CARRY                                                                    ;
; AUTO_CASCADE_CHAINS                ; ON                         ; AUTO_CASCADE                                                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                        ; IGNORE_CASCADE                                                                  ;
; WIDTH_BYTEENA                      ; 1                          ; Untyped                                                                         ;
; OPERATION_MODE                     ; ROM                        ; Untyped                                                                         ;
; WIDTH_A                            ; 18                         ; Signed Integer                                                                  ;
; WIDTHAD_A                          ; 7                          ; Signed Integer                                                                  ;
; NUMWORDS_A                         ; 128                        ; Signed Integer                                                                  ;
; OUTDATA_REG_A                      ; CLOCK0                     ; Untyped                                                                         ;
; ADDRESS_ACLR_A                     ; NONE                       ; Untyped                                                                         ;
; OUTDATA_ACLR_A                     ; NONE                       ; Untyped                                                                         ;
; WRCONTROL_ACLR_A                   ; NONE                       ; Untyped                                                                         ;
; INDATA_ACLR_A                      ; NONE                       ; Untyped                                                                         ;
; BYTEENA_ACLR_A                     ; NONE                       ; Untyped                                                                         ;
; WIDTH_B                            ; 1                          ; Untyped                                                                         ;
; WIDTHAD_B                          ; 1                          ; Untyped                                                                         ;
; NUMWORDS_B                         ; 1                          ; Untyped                                                                         ;
; INDATA_REG_B                       ; CLOCK1                     ; Untyped                                                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                     ; Untyped                                                                         ;
; RDCONTROL_REG_B                    ; CLOCK1                     ; Untyped                                                                         ;
; ADDRESS_REG_B                      ; CLOCK1                     ; Untyped                                                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED               ; Untyped                                                                         ;
; BYTEENA_REG_B                      ; CLOCK1                     ; Untyped                                                                         ;
; INDATA_ACLR_B                      ; NONE                       ; Untyped                                                                         ;
; WRCONTROL_ACLR_B                   ; NONE                       ; Untyped                                                                         ;
; ADDRESS_ACLR_B                     ; NONE                       ; Untyped                                                                         ;
; OUTDATA_ACLR_B                     ; NONE                       ; Untyped                                                                         ;
; RDCONTROL_ACLR_B                   ; NONE                       ; Untyped                                                                         ;
; BYTEENA_ACLR_B                     ; NONE                       ; Untyped                                                                         ;
; WIDTH_BYTEENA_A                    ; 1                          ; Signed Integer                                                                  ;
; WIDTH_BYTEENA_B                    ; 1                          ; Untyped                                                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                       ; Untyped                                                                         ;
; BYTE_SIZE                          ; 8                          ; Untyped                                                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                  ; Untyped                                                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ       ; Untyped                                                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ       ; Untyped                                                                         ;
; INIT_FILE                          ; ./polyphase_fir/coeffb.mif ; Untyped                                                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A                     ; Untyped                                                                         ;
; MAXIMUM_DEPTH                      ; 0                          ; Untyped                                                                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                     ; Untyped                                                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                     ; Untyped                                                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                     ; Untyped                                                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                     ; Untyped                                                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN            ; Untyped                                                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN            ; Untyped                                                                         ;
; ENABLE_ECC                         ; FALSE                      ; Untyped                                                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                      ; Untyped                                                                         ;
; WIDTH_ECCSTATUS                    ; 3                          ; Untyped                                                                         ;
; DEVICE_FAMILY                      ; Cyclone IV E               ; Untyped                                                                         ;
; CBXI_PARAMETER                     ; altsyncram_loa1            ; Untyped                                                                         ;
+------------------------------------+----------------------------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|firram48:ramd|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                  ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                               ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                               ;
; WIDTH_A                            ; 48                   ; Signed Integer                                                                        ;
; WIDTHAD_A                          ; 7                    ; Signed Integer                                                                        ;
; NUMWORDS_A                         ; 128                  ; Signed Integer                                                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                               ;
; WIDTH_B                            ; 48                   ; Signed Integer                                                                        ;
; WIDTHAD_B                          ; 7                    ; Signed Integer                                                                        ;
; NUMWORDS_B                         ; 128                  ; Signed Integer                                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                               ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                               ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                               ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                               ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                               ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                               ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                               ;
; CBXI_PARAMETER                     ; altsyncram_0jn1      ; Untyped                                                                               ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cdc_mcp:MDC[5].ADC_select ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; SIZE           ; 16    ; Signed Integer                                ;
; TPD            ; 0.5   ; Signed Float                                  ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cdc_mcp:MDC[5].ADC_select|cdc_sync:rdy ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; SIZE           ; 1     ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cdc_mcp:MDC[5].ADC_select|pulsegen:pls ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; TPD            ; 0.7   ; Signed Float                                               ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cdc_mcp:MDC[5].ADC_select|cdc_sync:ack ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; SIZE           ; 1     ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cdc_mcp:MDC[5].S_rate ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; SIZE           ; 16    ; Signed Integer                            ;
; TPD            ; 0.5   ; Signed Float                              ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cdc_mcp:MDC[5].S_rate|cdc_sync:rdy ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; SIZE           ; 1     ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cdc_mcp:MDC[5].S_rate|pulsegen:pls ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; TPD            ; 0.7   ; Signed Float                                           ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cdc_mcp:MDC[5].S_rate|cdc_sync:ack ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; SIZE           ; 1     ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cdc_sync:MDC[5].Rx_freqX ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; SIZE           ; 32    ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver2:MDC[5].receiver_instX|cordic:cordic_inst ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; IN_WIDTH       ; 16    ; Signed Integer                                                         ;
; EXTRA_BITS     ; 5     ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver2:MDC[5].receiver_instX|cic:cic_inst_I2 ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; STAGES         ; 3     ; Signed Integer                                                      ;
; MIN_DECIMATION ; 5     ; Signed Integer                                                      ;
; MAX_DECIMATION ; 40    ; Signed Integer                                                      ;
; IN_WIDTH       ; 22    ; Signed Integer                                                      ;
; OUT_WIDTH      ; 18    ; Signed Integer                                                      ;
; ACC_WIDTH      ; 40    ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver2:MDC[5].receiver_instX|cic:cic_inst_Q2 ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; STAGES         ; 3     ; Signed Integer                                                      ;
; MIN_DECIMATION ; 5     ; Signed Integer                                                      ;
; MAX_DECIMATION ; 40    ; Signed Integer                                                      ;
; IN_WIDTH       ; 22    ; Signed Integer                                                      ;
; OUT_WIDTH      ; 18    ; Signed Integer                                                      ;
; ACC_WIDTH      ; 40    ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver2:MDC[5].receiver_instX|cic:varcic_inst_I1 ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; STAGES         ; 11    ; Signed Integer                                                         ;
; MIN_DECIMATION ; 8     ; Signed Integer                                                         ;
; MAX_DECIMATION ; 32    ; Signed Integer                                                         ;
; IN_WIDTH       ; 18    ; Signed Integer                                                         ;
; OUT_WIDTH      ; 24    ; Signed Integer                                                         ;
; ACC_WIDTH      ; 73    ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver2:MDC[5].receiver_instX|cic:varcic_inst_Q1 ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; STAGES         ; 11    ; Signed Integer                                                         ;
; MIN_DECIMATION ; 8     ; Signed Integer                                                         ;
; MAX_DECIMATION ; 32    ; Signed Integer                                                         ;
; IN_WIDTH       ; 18    ; Signed Integer                                                         ;
; OUT_WIDTH      ; 24    ; Signed Integer                                                         ;
; ACC_WIDTH      ; 73    ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver2:MDC[5].receiver_instX|firX2R2:fir3 ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; TAPS           ; 64    ; Signed Integer                                                   ;
; ABITS          ; 24    ; Signed Integer                                                   ;
; OBITS          ; 24    ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; ABITS          ; 24    ; Signed Integer                                                             ;
; TAPS           ; 64    ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|firromHa:roma|altsyncram:altsyncram_component ;
+------------------------------------+----------------------------+---------------------------------------------------------------------------------+
; Parameter Name                     ; Value                      ; Type                                                                            ;
+------------------------------------+----------------------------+---------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                          ; Untyped                                                                         ;
; AUTO_CARRY_CHAINS                  ; ON                         ; AUTO_CARRY                                                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                        ; IGNORE_CARRY                                                                    ;
; AUTO_CASCADE_CHAINS                ; ON                         ; AUTO_CASCADE                                                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                        ; IGNORE_CASCADE                                                                  ;
; WIDTH_BYTEENA                      ; 1                          ; Untyped                                                                         ;
; OPERATION_MODE                     ; ROM                        ; Untyped                                                                         ;
; WIDTH_A                            ; 18                         ; Signed Integer                                                                  ;
; WIDTHAD_A                          ; 7                          ; Signed Integer                                                                  ;
; NUMWORDS_A                         ; 128                        ; Signed Integer                                                                  ;
; OUTDATA_REG_A                      ; CLOCK0                     ; Untyped                                                                         ;
; ADDRESS_ACLR_A                     ; NONE                       ; Untyped                                                                         ;
; OUTDATA_ACLR_A                     ; NONE                       ; Untyped                                                                         ;
; WRCONTROL_ACLR_A                   ; NONE                       ; Untyped                                                                         ;
; INDATA_ACLR_A                      ; NONE                       ; Untyped                                                                         ;
; BYTEENA_ACLR_A                     ; NONE                       ; Untyped                                                                         ;
; WIDTH_B                            ; 1                          ; Untyped                                                                         ;
; WIDTHAD_B                          ; 1                          ; Untyped                                                                         ;
; NUMWORDS_B                         ; 1                          ; Untyped                                                                         ;
; INDATA_REG_B                       ; CLOCK1                     ; Untyped                                                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                     ; Untyped                                                                         ;
; RDCONTROL_REG_B                    ; CLOCK1                     ; Untyped                                                                         ;
; ADDRESS_REG_B                      ; CLOCK1                     ; Untyped                                                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED               ; Untyped                                                                         ;
; BYTEENA_REG_B                      ; CLOCK1                     ; Untyped                                                                         ;
; INDATA_ACLR_B                      ; NONE                       ; Untyped                                                                         ;
; WRCONTROL_ACLR_B                   ; NONE                       ; Untyped                                                                         ;
; ADDRESS_ACLR_B                     ; NONE                       ; Untyped                                                                         ;
; OUTDATA_ACLR_B                     ; NONE                       ; Untyped                                                                         ;
; RDCONTROL_ACLR_B                   ; NONE                       ; Untyped                                                                         ;
; BYTEENA_ACLR_B                     ; NONE                       ; Untyped                                                                         ;
; WIDTH_BYTEENA_A                    ; 1                          ; Signed Integer                                                                  ;
; WIDTH_BYTEENA_B                    ; 1                          ; Untyped                                                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                       ; Untyped                                                                         ;
; BYTE_SIZE                          ; 8                          ; Untyped                                                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                  ; Untyped                                                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ       ; Untyped                                                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ       ; Untyped                                                                         ;
; INIT_FILE                          ; ./polyphase_fir/coefea.mif ; Untyped                                                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A                     ; Untyped                                                                         ;
; MAXIMUM_DEPTH                      ; 0                          ; Untyped                                                                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                     ; Untyped                                                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                     ; Untyped                                                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                     ; Untyped                                                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                     ; Untyped                                                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN            ; Untyped                                                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN            ; Untyped                                                                         ;
; ENABLE_ECC                         ; FALSE                      ; Untyped                                                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                      ; Untyped                                                                         ;
; WIDTH_ECCSTATUS                    ; 3                          ; Untyped                                                                         ;
; DEVICE_FAMILY                      ; Cyclone IV E               ; Untyped                                                                         ;
; CBXI_PARAMETER                     ; altsyncram_ioa1            ; Untyped                                                                         ;
+------------------------------------+----------------------------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|firram48:rama|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                  ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                               ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                               ;
; WIDTH_A                            ; 48                   ; Signed Integer                                                                        ;
; WIDTHAD_A                          ; 7                    ; Signed Integer                                                                        ;
; NUMWORDS_A                         ; 128                  ; Signed Integer                                                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                               ;
; WIDTH_B                            ; 48                   ; Signed Integer                                                                        ;
; WIDTHAD_B                          ; 7                    ; Signed Integer                                                                        ;
; NUMWORDS_B                         ; 128                  ; Signed Integer                                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                               ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                               ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                               ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                               ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                               ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                               ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                               ;
; CBXI_PARAMETER                     ; altsyncram_0jn1      ; Untyped                                                                               ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; ABITS          ; 24    ; Signed Integer                                                             ;
; TAPS           ; 64    ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|firromHb:romb|altsyncram:altsyncram_component ;
+------------------------------------+----------------------------+---------------------------------------------------------------------------------+
; Parameter Name                     ; Value                      ; Type                                                                            ;
+------------------------------------+----------------------------+---------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                          ; Untyped                                                                         ;
; AUTO_CARRY_CHAINS                  ; ON                         ; AUTO_CARRY                                                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                        ; IGNORE_CARRY                                                                    ;
; AUTO_CASCADE_CHAINS                ; ON                         ; AUTO_CASCADE                                                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                        ; IGNORE_CASCADE                                                                  ;
; WIDTH_BYTEENA                      ; 1                          ; Untyped                                                                         ;
; OPERATION_MODE                     ; ROM                        ; Untyped                                                                         ;
; WIDTH_A                            ; 18                         ; Signed Integer                                                                  ;
; WIDTHAD_A                          ; 7                          ; Signed Integer                                                                  ;
; NUMWORDS_A                         ; 128                        ; Signed Integer                                                                  ;
; OUTDATA_REG_A                      ; CLOCK0                     ; Untyped                                                                         ;
; ADDRESS_ACLR_A                     ; NONE                       ; Untyped                                                                         ;
; OUTDATA_ACLR_A                     ; NONE                       ; Untyped                                                                         ;
; WRCONTROL_ACLR_A                   ; NONE                       ; Untyped                                                                         ;
; INDATA_ACLR_A                      ; NONE                       ; Untyped                                                                         ;
; BYTEENA_ACLR_A                     ; NONE                       ; Untyped                                                                         ;
; WIDTH_B                            ; 1                          ; Untyped                                                                         ;
; WIDTHAD_B                          ; 1                          ; Untyped                                                                         ;
; NUMWORDS_B                         ; 1                          ; Untyped                                                                         ;
; INDATA_REG_B                       ; CLOCK1                     ; Untyped                                                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                     ; Untyped                                                                         ;
; RDCONTROL_REG_B                    ; CLOCK1                     ; Untyped                                                                         ;
; ADDRESS_REG_B                      ; CLOCK1                     ; Untyped                                                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED               ; Untyped                                                                         ;
; BYTEENA_REG_B                      ; CLOCK1                     ; Untyped                                                                         ;
; INDATA_ACLR_B                      ; NONE                       ; Untyped                                                                         ;
; WRCONTROL_ACLR_B                   ; NONE                       ; Untyped                                                                         ;
; ADDRESS_ACLR_B                     ; NONE                       ; Untyped                                                                         ;
; OUTDATA_ACLR_B                     ; NONE                       ; Untyped                                                                         ;
; RDCONTROL_ACLR_B                   ; NONE                       ; Untyped                                                                         ;
; BYTEENA_ACLR_B                     ; NONE                       ; Untyped                                                                         ;
; WIDTH_BYTEENA_A                    ; 1                          ; Signed Integer                                                                  ;
; WIDTH_BYTEENA_B                    ; 1                          ; Untyped                                                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                       ; Untyped                                                                         ;
; BYTE_SIZE                          ; 8                          ; Untyped                                                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                  ; Untyped                                                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ       ; Untyped                                                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ       ; Untyped                                                                         ;
; INIT_FILE                          ; ./polyphase_fir/coefeb.mif ; Untyped                                                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A                     ; Untyped                                                                         ;
; MAXIMUM_DEPTH                      ; 0                          ; Untyped                                                                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                     ; Untyped                                                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                     ; Untyped                                                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                     ; Untyped                                                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                     ; Untyped                                                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN            ; Untyped                                                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN            ; Untyped                                                                         ;
; ENABLE_ECC                         ; FALSE                      ; Untyped                                                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                      ; Untyped                                                                         ;
; WIDTH_ECCSTATUS                    ; 3                          ; Untyped                                                                         ;
; DEVICE_FAMILY                      ; Cyclone IV E               ; Untyped                                                                         ;
; CBXI_PARAMETER                     ; altsyncram_joa1            ; Untyped                                                                         ;
+------------------------------------+----------------------------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|firram48:ramb|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                  ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                               ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                               ;
; WIDTH_A                            ; 48                   ; Signed Integer                                                                        ;
; WIDTHAD_A                          ; 7                    ; Signed Integer                                                                        ;
; NUMWORDS_A                         ; 128                  ; Signed Integer                                                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                               ;
; WIDTH_B                            ; 48                   ; Signed Integer                                                                        ;
; WIDTHAD_B                          ; 7                    ; Signed Integer                                                                        ;
; NUMWORDS_B                         ; 128                  ; Signed Integer                                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                               ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                               ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                               ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                               ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                               ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                               ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                               ;
; CBXI_PARAMETER                     ; altsyncram_0jn1      ; Untyped                                                                               ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; ABITS          ; 24    ; Signed Integer                                                             ;
; TAPS           ; 64    ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|firromHc:romc|altsyncram:altsyncram_component ;
+------------------------------------+----------------------------+---------------------------------------------------------------------------------+
; Parameter Name                     ; Value                      ; Type                                                                            ;
+------------------------------------+----------------------------+---------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                          ; Untyped                                                                         ;
; AUTO_CARRY_CHAINS                  ; ON                         ; AUTO_CARRY                                                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                        ; IGNORE_CARRY                                                                    ;
; AUTO_CASCADE_CHAINS                ; ON                         ; AUTO_CASCADE                                                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                        ; IGNORE_CASCADE                                                                  ;
; WIDTH_BYTEENA                      ; 1                          ; Untyped                                                                         ;
; OPERATION_MODE                     ; ROM                        ; Untyped                                                                         ;
; WIDTH_A                            ; 18                         ; Signed Integer                                                                  ;
; WIDTHAD_A                          ; 7                          ; Signed Integer                                                                  ;
; NUMWORDS_A                         ; 128                        ; Signed Integer                                                                  ;
; OUTDATA_REG_A                      ; CLOCK0                     ; Untyped                                                                         ;
; ADDRESS_ACLR_A                     ; NONE                       ; Untyped                                                                         ;
; OUTDATA_ACLR_A                     ; NONE                       ; Untyped                                                                         ;
; WRCONTROL_ACLR_A                   ; NONE                       ; Untyped                                                                         ;
; INDATA_ACLR_A                      ; NONE                       ; Untyped                                                                         ;
; BYTEENA_ACLR_A                     ; NONE                       ; Untyped                                                                         ;
; WIDTH_B                            ; 1                          ; Untyped                                                                         ;
; WIDTHAD_B                          ; 1                          ; Untyped                                                                         ;
; NUMWORDS_B                         ; 1                          ; Untyped                                                                         ;
; INDATA_REG_B                       ; CLOCK1                     ; Untyped                                                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                     ; Untyped                                                                         ;
; RDCONTROL_REG_B                    ; CLOCK1                     ; Untyped                                                                         ;
; ADDRESS_REG_B                      ; CLOCK1                     ; Untyped                                                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED               ; Untyped                                                                         ;
; BYTEENA_REG_B                      ; CLOCK1                     ; Untyped                                                                         ;
; INDATA_ACLR_B                      ; NONE                       ; Untyped                                                                         ;
; WRCONTROL_ACLR_B                   ; NONE                       ; Untyped                                                                         ;
; ADDRESS_ACLR_B                     ; NONE                       ; Untyped                                                                         ;
; OUTDATA_ACLR_B                     ; NONE                       ; Untyped                                                                         ;
; RDCONTROL_ACLR_B                   ; NONE                       ; Untyped                                                                         ;
; BYTEENA_ACLR_B                     ; NONE                       ; Untyped                                                                         ;
; WIDTH_BYTEENA_A                    ; 1                          ; Signed Integer                                                                  ;
; WIDTH_BYTEENA_B                    ; 1                          ; Untyped                                                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                       ; Untyped                                                                         ;
; BYTE_SIZE                          ; 8                          ; Untyped                                                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                  ; Untyped                                                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ       ; Untyped                                                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ       ; Untyped                                                                         ;
; INIT_FILE                          ; ./polyphase_fir/coeffa.mif ; Untyped                                                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A                     ; Untyped                                                                         ;
; MAXIMUM_DEPTH                      ; 0                          ; Untyped                                                                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                     ; Untyped                                                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                     ; Untyped                                                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                     ; Untyped                                                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                     ; Untyped                                                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN            ; Untyped                                                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN            ; Untyped                                                                         ;
; ENABLE_ECC                         ; FALSE                      ; Untyped                                                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                      ; Untyped                                                                         ;
; WIDTH_ECCSTATUS                    ; 3                          ; Untyped                                                                         ;
; DEVICE_FAMILY                      ; Cyclone IV E               ; Untyped                                                                         ;
; CBXI_PARAMETER                     ; altsyncram_koa1            ; Untyped                                                                         ;
+------------------------------------+----------------------------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|firram48:ramc|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                  ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                               ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                               ;
; WIDTH_A                            ; 48                   ; Signed Integer                                                                        ;
; WIDTHAD_A                          ; 7                    ; Signed Integer                                                                        ;
; NUMWORDS_A                         ; 128                  ; Signed Integer                                                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                               ;
; WIDTH_B                            ; 48                   ; Signed Integer                                                                        ;
; WIDTHAD_B                          ; 7                    ; Signed Integer                                                                        ;
; NUMWORDS_B                         ; 128                  ; Signed Integer                                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                               ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                               ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                               ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                               ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                               ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                               ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                               ;
; CBXI_PARAMETER                     ; altsyncram_0jn1      ; Untyped                                                                               ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; ABITS          ; 24    ; Signed Integer                                                             ;
; TAPS           ; 64    ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|firromHd:romd|altsyncram:altsyncram_component ;
+------------------------------------+----------------------------+---------------------------------------------------------------------------------+
; Parameter Name                     ; Value                      ; Type                                                                            ;
+------------------------------------+----------------------------+---------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                          ; Untyped                                                                         ;
; AUTO_CARRY_CHAINS                  ; ON                         ; AUTO_CARRY                                                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                        ; IGNORE_CARRY                                                                    ;
; AUTO_CASCADE_CHAINS                ; ON                         ; AUTO_CASCADE                                                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                        ; IGNORE_CASCADE                                                                  ;
; WIDTH_BYTEENA                      ; 1                          ; Untyped                                                                         ;
; OPERATION_MODE                     ; ROM                        ; Untyped                                                                         ;
; WIDTH_A                            ; 18                         ; Signed Integer                                                                  ;
; WIDTHAD_A                          ; 7                          ; Signed Integer                                                                  ;
; NUMWORDS_A                         ; 128                        ; Signed Integer                                                                  ;
; OUTDATA_REG_A                      ; CLOCK0                     ; Untyped                                                                         ;
; ADDRESS_ACLR_A                     ; NONE                       ; Untyped                                                                         ;
; OUTDATA_ACLR_A                     ; NONE                       ; Untyped                                                                         ;
; WRCONTROL_ACLR_A                   ; NONE                       ; Untyped                                                                         ;
; INDATA_ACLR_A                      ; NONE                       ; Untyped                                                                         ;
; BYTEENA_ACLR_A                     ; NONE                       ; Untyped                                                                         ;
; WIDTH_B                            ; 1                          ; Untyped                                                                         ;
; WIDTHAD_B                          ; 1                          ; Untyped                                                                         ;
; NUMWORDS_B                         ; 1                          ; Untyped                                                                         ;
; INDATA_REG_B                       ; CLOCK1                     ; Untyped                                                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                     ; Untyped                                                                         ;
; RDCONTROL_REG_B                    ; CLOCK1                     ; Untyped                                                                         ;
; ADDRESS_REG_B                      ; CLOCK1                     ; Untyped                                                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED               ; Untyped                                                                         ;
; BYTEENA_REG_B                      ; CLOCK1                     ; Untyped                                                                         ;
; INDATA_ACLR_B                      ; NONE                       ; Untyped                                                                         ;
; WRCONTROL_ACLR_B                   ; NONE                       ; Untyped                                                                         ;
; ADDRESS_ACLR_B                     ; NONE                       ; Untyped                                                                         ;
; OUTDATA_ACLR_B                     ; NONE                       ; Untyped                                                                         ;
; RDCONTROL_ACLR_B                   ; NONE                       ; Untyped                                                                         ;
; BYTEENA_ACLR_B                     ; NONE                       ; Untyped                                                                         ;
; WIDTH_BYTEENA_A                    ; 1                          ; Signed Integer                                                                  ;
; WIDTH_BYTEENA_B                    ; 1                          ; Untyped                                                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                       ; Untyped                                                                         ;
; BYTE_SIZE                          ; 8                          ; Untyped                                                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                  ; Untyped                                                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ       ; Untyped                                                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ       ; Untyped                                                                         ;
; INIT_FILE                          ; ./polyphase_fir/coeffb.mif ; Untyped                                                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A                     ; Untyped                                                                         ;
; MAXIMUM_DEPTH                      ; 0                          ; Untyped                                                                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                     ; Untyped                                                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                     ; Untyped                                                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                     ; Untyped                                                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                     ; Untyped                                                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN            ; Untyped                                                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN            ; Untyped                                                                         ;
; ENABLE_ECC                         ; FALSE                      ; Untyped                                                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                      ; Untyped                                                                         ;
; WIDTH_ECCSTATUS                    ; 3                          ; Untyped                                                                         ;
; DEVICE_FAMILY                      ; Cyclone IV E               ; Untyped                                                                         ;
; CBXI_PARAMETER                     ; altsyncram_loa1            ; Untyped                                                                         ;
+------------------------------------+----------------------------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|firram48:ramd|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                  ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                               ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                               ;
; WIDTH_A                            ; 48                   ; Signed Integer                                                                        ;
; WIDTHAD_A                          ; 7                    ; Signed Integer                                                                        ;
; NUMWORDS_A                         ; 128                  ; Signed Integer                                                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                               ;
; WIDTH_B                            ; 48                   ; Signed Integer                                                                        ;
; WIDTHAD_B                          ; 7                    ; Signed Integer                                                                        ;
; NUMWORDS_B                         ; 128                  ; Signed Integer                                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                               ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                               ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                               ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                               ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                               ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                               ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                               ;
; CBXI_PARAMETER                     ; altsyncram_0jn1      ; Untyped                                                                               ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cdc_mcp:MDC[6].ADC_select ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; SIZE           ; 16    ; Signed Integer                                ;
; TPD            ; 0.5   ; Signed Float                                  ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cdc_mcp:MDC[6].ADC_select|cdc_sync:rdy ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; SIZE           ; 1     ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cdc_mcp:MDC[6].ADC_select|pulsegen:pls ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; TPD            ; 0.7   ; Signed Float                                               ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cdc_mcp:MDC[6].ADC_select|cdc_sync:ack ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; SIZE           ; 1     ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cdc_mcp:MDC[6].S_rate ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; SIZE           ; 16    ; Signed Integer                            ;
; TPD            ; 0.5   ; Signed Float                              ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cdc_mcp:MDC[6].S_rate|cdc_sync:rdy ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; SIZE           ; 1     ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cdc_mcp:MDC[6].S_rate|pulsegen:pls ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; TPD            ; 0.7   ; Signed Float                                           ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cdc_mcp:MDC[6].S_rate|cdc_sync:ack ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; SIZE           ; 1     ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cdc_sync:MDC[6].Rx_freqX ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; SIZE           ; 32    ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver2:MDC[6].receiver_instX|cordic:cordic_inst ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; IN_WIDTH       ; 16    ; Signed Integer                                                         ;
; EXTRA_BITS     ; 5     ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver2:MDC[6].receiver_instX|cic:cic_inst_I2 ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; STAGES         ; 3     ; Signed Integer                                                      ;
; MIN_DECIMATION ; 5     ; Signed Integer                                                      ;
; MAX_DECIMATION ; 40    ; Signed Integer                                                      ;
; IN_WIDTH       ; 22    ; Signed Integer                                                      ;
; OUT_WIDTH      ; 18    ; Signed Integer                                                      ;
; ACC_WIDTH      ; 40    ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver2:MDC[6].receiver_instX|cic:cic_inst_Q2 ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; STAGES         ; 3     ; Signed Integer                                                      ;
; MIN_DECIMATION ; 5     ; Signed Integer                                                      ;
; MAX_DECIMATION ; 40    ; Signed Integer                                                      ;
; IN_WIDTH       ; 22    ; Signed Integer                                                      ;
; OUT_WIDTH      ; 18    ; Signed Integer                                                      ;
; ACC_WIDTH      ; 40    ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver2:MDC[6].receiver_instX|cic:varcic_inst_I1 ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; STAGES         ; 11    ; Signed Integer                                                         ;
; MIN_DECIMATION ; 8     ; Signed Integer                                                         ;
; MAX_DECIMATION ; 32    ; Signed Integer                                                         ;
; IN_WIDTH       ; 18    ; Signed Integer                                                         ;
; OUT_WIDTH      ; 24    ; Signed Integer                                                         ;
; ACC_WIDTH      ; 73    ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver2:MDC[6].receiver_instX|cic:varcic_inst_Q1 ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; STAGES         ; 11    ; Signed Integer                                                         ;
; MIN_DECIMATION ; 8     ; Signed Integer                                                         ;
; MAX_DECIMATION ; 32    ; Signed Integer                                                         ;
; IN_WIDTH       ; 18    ; Signed Integer                                                         ;
; OUT_WIDTH      ; 24    ; Signed Integer                                                         ;
; ACC_WIDTH      ; 73    ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver2:MDC[6].receiver_instX|firX2R2:fir3 ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; TAPS           ; 64    ; Signed Integer                                                   ;
; ABITS          ; 24    ; Signed Integer                                                   ;
; OBITS          ; 24    ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; ABITS          ; 24    ; Signed Integer                                                             ;
; TAPS           ; 64    ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|firromHa:roma|altsyncram:altsyncram_component ;
+------------------------------------+----------------------------+---------------------------------------------------------------------------------+
; Parameter Name                     ; Value                      ; Type                                                                            ;
+------------------------------------+----------------------------+---------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                          ; Untyped                                                                         ;
; AUTO_CARRY_CHAINS                  ; ON                         ; AUTO_CARRY                                                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                        ; IGNORE_CARRY                                                                    ;
; AUTO_CASCADE_CHAINS                ; ON                         ; AUTO_CASCADE                                                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                        ; IGNORE_CASCADE                                                                  ;
; WIDTH_BYTEENA                      ; 1                          ; Untyped                                                                         ;
; OPERATION_MODE                     ; ROM                        ; Untyped                                                                         ;
; WIDTH_A                            ; 18                         ; Signed Integer                                                                  ;
; WIDTHAD_A                          ; 7                          ; Signed Integer                                                                  ;
; NUMWORDS_A                         ; 128                        ; Signed Integer                                                                  ;
; OUTDATA_REG_A                      ; CLOCK0                     ; Untyped                                                                         ;
; ADDRESS_ACLR_A                     ; NONE                       ; Untyped                                                                         ;
; OUTDATA_ACLR_A                     ; NONE                       ; Untyped                                                                         ;
; WRCONTROL_ACLR_A                   ; NONE                       ; Untyped                                                                         ;
; INDATA_ACLR_A                      ; NONE                       ; Untyped                                                                         ;
; BYTEENA_ACLR_A                     ; NONE                       ; Untyped                                                                         ;
; WIDTH_B                            ; 1                          ; Untyped                                                                         ;
; WIDTHAD_B                          ; 1                          ; Untyped                                                                         ;
; NUMWORDS_B                         ; 1                          ; Untyped                                                                         ;
; INDATA_REG_B                       ; CLOCK1                     ; Untyped                                                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                     ; Untyped                                                                         ;
; RDCONTROL_REG_B                    ; CLOCK1                     ; Untyped                                                                         ;
; ADDRESS_REG_B                      ; CLOCK1                     ; Untyped                                                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED               ; Untyped                                                                         ;
; BYTEENA_REG_B                      ; CLOCK1                     ; Untyped                                                                         ;
; INDATA_ACLR_B                      ; NONE                       ; Untyped                                                                         ;
; WRCONTROL_ACLR_B                   ; NONE                       ; Untyped                                                                         ;
; ADDRESS_ACLR_B                     ; NONE                       ; Untyped                                                                         ;
; OUTDATA_ACLR_B                     ; NONE                       ; Untyped                                                                         ;
; RDCONTROL_ACLR_B                   ; NONE                       ; Untyped                                                                         ;
; BYTEENA_ACLR_B                     ; NONE                       ; Untyped                                                                         ;
; WIDTH_BYTEENA_A                    ; 1                          ; Signed Integer                                                                  ;
; WIDTH_BYTEENA_B                    ; 1                          ; Untyped                                                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                       ; Untyped                                                                         ;
; BYTE_SIZE                          ; 8                          ; Untyped                                                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                  ; Untyped                                                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ       ; Untyped                                                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ       ; Untyped                                                                         ;
; INIT_FILE                          ; ./polyphase_fir/coefea.mif ; Untyped                                                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A                     ; Untyped                                                                         ;
; MAXIMUM_DEPTH                      ; 0                          ; Untyped                                                                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                     ; Untyped                                                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                     ; Untyped                                                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                     ; Untyped                                                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                     ; Untyped                                                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN            ; Untyped                                                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN            ; Untyped                                                                         ;
; ENABLE_ECC                         ; FALSE                      ; Untyped                                                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                      ; Untyped                                                                         ;
; WIDTH_ECCSTATUS                    ; 3                          ; Untyped                                                                         ;
; DEVICE_FAMILY                      ; Cyclone IV E               ; Untyped                                                                         ;
; CBXI_PARAMETER                     ; altsyncram_ioa1            ; Untyped                                                                         ;
+------------------------------------+----------------------------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|firram48:rama|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                  ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                               ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                               ;
; WIDTH_A                            ; 48                   ; Signed Integer                                                                        ;
; WIDTHAD_A                          ; 7                    ; Signed Integer                                                                        ;
; NUMWORDS_A                         ; 128                  ; Signed Integer                                                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                               ;
; WIDTH_B                            ; 48                   ; Signed Integer                                                                        ;
; WIDTHAD_B                          ; 7                    ; Signed Integer                                                                        ;
; NUMWORDS_B                         ; 128                  ; Signed Integer                                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                               ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                               ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                               ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                               ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                               ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                               ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                               ;
; CBXI_PARAMETER                     ; altsyncram_0jn1      ; Untyped                                                                               ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; ABITS          ; 24    ; Signed Integer                                                             ;
; TAPS           ; 64    ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|firromHb:romb|altsyncram:altsyncram_component ;
+------------------------------------+----------------------------+---------------------------------------------------------------------------------+
; Parameter Name                     ; Value                      ; Type                                                                            ;
+------------------------------------+----------------------------+---------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                          ; Untyped                                                                         ;
; AUTO_CARRY_CHAINS                  ; ON                         ; AUTO_CARRY                                                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                        ; IGNORE_CARRY                                                                    ;
; AUTO_CASCADE_CHAINS                ; ON                         ; AUTO_CASCADE                                                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                        ; IGNORE_CASCADE                                                                  ;
; WIDTH_BYTEENA                      ; 1                          ; Untyped                                                                         ;
; OPERATION_MODE                     ; ROM                        ; Untyped                                                                         ;
; WIDTH_A                            ; 18                         ; Signed Integer                                                                  ;
; WIDTHAD_A                          ; 7                          ; Signed Integer                                                                  ;
; NUMWORDS_A                         ; 128                        ; Signed Integer                                                                  ;
; OUTDATA_REG_A                      ; CLOCK0                     ; Untyped                                                                         ;
; ADDRESS_ACLR_A                     ; NONE                       ; Untyped                                                                         ;
; OUTDATA_ACLR_A                     ; NONE                       ; Untyped                                                                         ;
; WRCONTROL_ACLR_A                   ; NONE                       ; Untyped                                                                         ;
; INDATA_ACLR_A                      ; NONE                       ; Untyped                                                                         ;
; BYTEENA_ACLR_A                     ; NONE                       ; Untyped                                                                         ;
; WIDTH_B                            ; 1                          ; Untyped                                                                         ;
; WIDTHAD_B                          ; 1                          ; Untyped                                                                         ;
; NUMWORDS_B                         ; 1                          ; Untyped                                                                         ;
; INDATA_REG_B                       ; CLOCK1                     ; Untyped                                                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                     ; Untyped                                                                         ;
; RDCONTROL_REG_B                    ; CLOCK1                     ; Untyped                                                                         ;
; ADDRESS_REG_B                      ; CLOCK1                     ; Untyped                                                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED               ; Untyped                                                                         ;
; BYTEENA_REG_B                      ; CLOCK1                     ; Untyped                                                                         ;
; INDATA_ACLR_B                      ; NONE                       ; Untyped                                                                         ;
; WRCONTROL_ACLR_B                   ; NONE                       ; Untyped                                                                         ;
; ADDRESS_ACLR_B                     ; NONE                       ; Untyped                                                                         ;
; OUTDATA_ACLR_B                     ; NONE                       ; Untyped                                                                         ;
; RDCONTROL_ACLR_B                   ; NONE                       ; Untyped                                                                         ;
; BYTEENA_ACLR_B                     ; NONE                       ; Untyped                                                                         ;
; WIDTH_BYTEENA_A                    ; 1                          ; Signed Integer                                                                  ;
; WIDTH_BYTEENA_B                    ; 1                          ; Untyped                                                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                       ; Untyped                                                                         ;
; BYTE_SIZE                          ; 8                          ; Untyped                                                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                  ; Untyped                                                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ       ; Untyped                                                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ       ; Untyped                                                                         ;
; INIT_FILE                          ; ./polyphase_fir/coefeb.mif ; Untyped                                                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A                     ; Untyped                                                                         ;
; MAXIMUM_DEPTH                      ; 0                          ; Untyped                                                                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                     ; Untyped                                                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                     ; Untyped                                                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                     ; Untyped                                                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                     ; Untyped                                                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN            ; Untyped                                                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN            ; Untyped                                                                         ;
; ENABLE_ECC                         ; FALSE                      ; Untyped                                                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                      ; Untyped                                                                         ;
; WIDTH_ECCSTATUS                    ; 3                          ; Untyped                                                                         ;
; DEVICE_FAMILY                      ; Cyclone IV E               ; Untyped                                                                         ;
; CBXI_PARAMETER                     ; altsyncram_joa1            ; Untyped                                                                         ;
+------------------------------------+----------------------------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|firram48:ramb|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                  ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                               ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                               ;
; WIDTH_A                            ; 48                   ; Signed Integer                                                                        ;
; WIDTHAD_A                          ; 7                    ; Signed Integer                                                                        ;
; NUMWORDS_A                         ; 128                  ; Signed Integer                                                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                               ;
; WIDTH_B                            ; 48                   ; Signed Integer                                                                        ;
; WIDTHAD_B                          ; 7                    ; Signed Integer                                                                        ;
; NUMWORDS_B                         ; 128                  ; Signed Integer                                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                               ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                               ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                               ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                               ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                               ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                               ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                               ;
; CBXI_PARAMETER                     ; altsyncram_0jn1      ; Untyped                                                                               ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; ABITS          ; 24    ; Signed Integer                                                             ;
; TAPS           ; 64    ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|firromHc:romc|altsyncram:altsyncram_component ;
+------------------------------------+----------------------------+---------------------------------------------------------------------------------+
; Parameter Name                     ; Value                      ; Type                                                                            ;
+------------------------------------+----------------------------+---------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                          ; Untyped                                                                         ;
; AUTO_CARRY_CHAINS                  ; ON                         ; AUTO_CARRY                                                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                        ; IGNORE_CARRY                                                                    ;
; AUTO_CASCADE_CHAINS                ; ON                         ; AUTO_CASCADE                                                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                        ; IGNORE_CASCADE                                                                  ;
; WIDTH_BYTEENA                      ; 1                          ; Untyped                                                                         ;
; OPERATION_MODE                     ; ROM                        ; Untyped                                                                         ;
; WIDTH_A                            ; 18                         ; Signed Integer                                                                  ;
; WIDTHAD_A                          ; 7                          ; Signed Integer                                                                  ;
; NUMWORDS_A                         ; 128                        ; Signed Integer                                                                  ;
; OUTDATA_REG_A                      ; CLOCK0                     ; Untyped                                                                         ;
; ADDRESS_ACLR_A                     ; NONE                       ; Untyped                                                                         ;
; OUTDATA_ACLR_A                     ; NONE                       ; Untyped                                                                         ;
; WRCONTROL_ACLR_A                   ; NONE                       ; Untyped                                                                         ;
; INDATA_ACLR_A                      ; NONE                       ; Untyped                                                                         ;
; BYTEENA_ACLR_A                     ; NONE                       ; Untyped                                                                         ;
; WIDTH_B                            ; 1                          ; Untyped                                                                         ;
; WIDTHAD_B                          ; 1                          ; Untyped                                                                         ;
; NUMWORDS_B                         ; 1                          ; Untyped                                                                         ;
; INDATA_REG_B                       ; CLOCK1                     ; Untyped                                                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                     ; Untyped                                                                         ;
; RDCONTROL_REG_B                    ; CLOCK1                     ; Untyped                                                                         ;
; ADDRESS_REG_B                      ; CLOCK1                     ; Untyped                                                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED               ; Untyped                                                                         ;
; BYTEENA_REG_B                      ; CLOCK1                     ; Untyped                                                                         ;
; INDATA_ACLR_B                      ; NONE                       ; Untyped                                                                         ;
; WRCONTROL_ACLR_B                   ; NONE                       ; Untyped                                                                         ;
; ADDRESS_ACLR_B                     ; NONE                       ; Untyped                                                                         ;
; OUTDATA_ACLR_B                     ; NONE                       ; Untyped                                                                         ;
; RDCONTROL_ACLR_B                   ; NONE                       ; Untyped                                                                         ;
; BYTEENA_ACLR_B                     ; NONE                       ; Untyped                                                                         ;
; WIDTH_BYTEENA_A                    ; 1                          ; Signed Integer                                                                  ;
; WIDTH_BYTEENA_B                    ; 1                          ; Untyped                                                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                       ; Untyped                                                                         ;
; BYTE_SIZE                          ; 8                          ; Untyped                                                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                  ; Untyped                                                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ       ; Untyped                                                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ       ; Untyped                                                                         ;
; INIT_FILE                          ; ./polyphase_fir/coeffa.mif ; Untyped                                                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A                     ; Untyped                                                                         ;
; MAXIMUM_DEPTH                      ; 0                          ; Untyped                                                                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                     ; Untyped                                                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                     ; Untyped                                                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                     ; Untyped                                                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                     ; Untyped                                                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN            ; Untyped                                                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN            ; Untyped                                                                         ;
; ENABLE_ECC                         ; FALSE                      ; Untyped                                                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                      ; Untyped                                                                         ;
; WIDTH_ECCSTATUS                    ; 3                          ; Untyped                                                                         ;
; DEVICE_FAMILY                      ; Cyclone IV E               ; Untyped                                                                         ;
; CBXI_PARAMETER                     ; altsyncram_koa1            ; Untyped                                                                         ;
+------------------------------------+----------------------------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|firram48:ramc|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                  ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                               ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                               ;
; WIDTH_A                            ; 48                   ; Signed Integer                                                                        ;
; WIDTHAD_A                          ; 7                    ; Signed Integer                                                                        ;
; NUMWORDS_A                         ; 128                  ; Signed Integer                                                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                               ;
; WIDTH_B                            ; 48                   ; Signed Integer                                                                        ;
; WIDTHAD_B                          ; 7                    ; Signed Integer                                                                        ;
; NUMWORDS_B                         ; 128                  ; Signed Integer                                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                               ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                               ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                               ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                               ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                               ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                               ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                               ;
; CBXI_PARAMETER                     ; altsyncram_0jn1      ; Untyped                                                                               ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; ABITS          ; 24    ; Signed Integer                                                             ;
; TAPS           ; 64    ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|firromHd:romd|altsyncram:altsyncram_component ;
+------------------------------------+----------------------------+---------------------------------------------------------------------------------+
; Parameter Name                     ; Value                      ; Type                                                                            ;
+------------------------------------+----------------------------+---------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                          ; Untyped                                                                         ;
; AUTO_CARRY_CHAINS                  ; ON                         ; AUTO_CARRY                                                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                        ; IGNORE_CARRY                                                                    ;
; AUTO_CASCADE_CHAINS                ; ON                         ; AUTO_CASCADE                                                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                        ; IGNORE_CASCADE                                                                  ;
; WIDTH_BYTEENA                      ; 1                          ; Untyped                                                                         ;
; OPERATION_MODE                     ; ROM                        ; Untyped                                                                         ;
; WIDTH_A                            ; 18                         ; Signed Integer                                                                  ;
; WIDTHAD_A                          ; 7                          ; Signed Integer                                                                  ;
; NUMWORDS_A                         ; 128                        ; Signed Integer                                                                  ;
; OUTDATA_REG_A                      ; CLOCK0                     ; Untyped                                                                         ;
; ADDRESS_ACLR_A                     ; NONE                       ; Untyped                                                                         ;
; OUTDATA_ACLR_A                     ; NONE                       ; Untyped                                                                         ;
; WRCONTROL_ACLR_A                   ; NONE                       ; Untyped                                                                         ;
; INDATA_ACLR_A                      ; NONE                       ; Untyped                                                                         ;
; BYTEENA_ACLR_A                     ; NONE                       ; Untyped                                                                         ;
; WIDTH_B                            ; 1                          ; Untyped                                                                         ;
; WIDTHAD_B                          ; 1                          ; Untyped                                                                         ;
; NUMWORDS_B                         ; 1                          ; Untyped                                                                         ;
; INDATA_REG_B                       ; CLOCK1                     ; Untyped                                                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                     ; Untyped                                                                         ;
; RDCONTROL_REG_B                    ; CLOCK1                     ; Untyped                                                                         ;
; ADDRESS_REG_B                      ; CLOCK1                     ; Untyped                                                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED               ; Untyped                                                                         ;
; BYTEENA_REG_B                      ; CLOCK1                     ; Untyped                                                                         ;
; INDATA_ACLR_B                      ; NONE                       ; Untyped                                                                         ;
; WRCONTROL_ACLR_B                   ; NONE                       ; Untyped                                                                         ;
; ADDRESS_ACLR_B                     ; NONE                       ; Untyped                                                                         ;
; OUTDATA_ACLR_B                     ; NONE                       ; Untyped                                                                         ;
; RDCONTROL_ACLR_B                   ; NONE                       ; Untyped                                                                         ;
; BYTEENA_ACLR_B                     ; NONE                       ; Untyped                                                                         ;
; WIDTH_BYTEENA_A                    ; 1                          ; Signed Integer                                                                  ;
; WIDTH_BYTEENA_B                    ; 1                          ; Untyped                                                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                       ; Untyped                                                                         ;
; BYTE_SIZE                          ; 8                          ; Untyped                                                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                  ; Untyped                                                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ       ; Untyped                                                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ       ; Untyped                                                                         ;
; INIT_FILE                          ; ./polyphase_fir/coeffb.mif ; Untyped                                                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A                     ; Untyped                                                                         ;
; MAXIMUM_DEPTH                      ; 0                          ; Untyped                                                                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                     ; Untyped                                                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                     ; Untyped                                                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                     ; Untyped                                                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                     ; Untyped                                                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN            ; Untyped                                                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN            ; Untyped                                                                         ;
; ENABLE_ECC                         ; FALSE                      ; Untyped                                                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                      ; Untyped                                                                         ;
; WIDTH_ECCSTATUS                    ; 3                          ; Untyped                                                                         ;
; DEVICE_FAMILY                      ; Cyclone IV E               ; Untyped                                                                         ;
; CBXI_PARAMETER                     ; altsyncram_loa1            ; Untyped                                                                         ;
+------------------------------------+----------------------------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|firram48:ramd|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                  ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                               ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                               ;
; WIDTH_A                            ; 48                   ; Signed Integer                                                                        ;
; WIDTHAD_A                          ; 7                    ; Signed Integer                                                                        ;
; NUMWORDS_A                         ; 128                  ; Signed Integer                                                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                               ;
; WIDTH_B                            ; 48                   ; Signed Integer                                                                        ;
; WIDTHAD_B                          ; 7                    ; Signed Integer                                                                        ;
; NUMWORDS_B                         ; 128                  ; Signed Integer                                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                               ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                               ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                               ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                               ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                               ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                               ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                               ;
; CBXI_PARAMETER                     ; altsyncram_0jn1      ; Untyped                                                                               ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cdc_mcp:MDC[7].ADC_select ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; SIZE           ; 16    ; Signed Integer                                ;
; TPD            ; 0.5   ; Signed Float                                  ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cdc_mcp:MDC[7].ADC_select|cdc_sync:rdy ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; SIZE           ; 1     ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cdc_mcp:MDC[7].ADC_select|pulsegen:pls ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; TPD            ; 0.7   ; Signed Float                                               ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cdc_mcp:MDC[7].ADC_select|cdc_sync:ack ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; SIZE           ; 1     ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cdc_mcp:MDC[7].S_rate ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; SIZE           ; 16    ; Signed Integer                            ;
; TPD            ; 0.5   ; Signed Float                              ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cdc_mcp:MDC[7].S_rate|cdc_sync:rdy ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; SIZE           ; 1     ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cdc_mcp:MDC[7].S_rate|pulsegen:pls ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; TPD            ; 0.7   ; Signed Float                                           ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cdc_mcp:MDC[7].S_rate|cdc_sync:ack ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; SIZE           ; 1     ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cdc_sync:MDC[7].Rx_freqX ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; SIZE           ; 32    ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver2:MDC[7].receiver_instX|cordic:cordic_inst ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; IN_WIDTH       ; 16    ; Signed Integer                                                         ;
; EXTRA_BITS     ; 5     ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver2:MDC[7].receiver_instX|cic:cic_inst_I2 ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; STAGES         ; 3     ; Signed Integer                                                      ;
; MIN_DECIMATION ; 5     ; Signed Integer                                                      ;
; MAX_DECIMATION ; 40    ; Signed Integer                                                      ;
; IN_WIDTH       ; 22    ; Signed Integer                                                      ;
; OUT_WIDTH      ; 18    ; Signed Integer                                                      ;
; ACC_WIDTH      ; 40    ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver2:MDC[7].receiver_instX|cic:cic_inst_Q2 ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; STAGES         ; 3     ; Signed Integer                                                      ;
; MIN_DECIMATION ; 5     ; Signed Integer                                                      ;
; MAX_DECIMATION ; 40    ; Signed Integer                                                      ;
; IN_WIDTH       ; 22    ; Signed Integer                                                      ;
; OUT_WIDTH      ; 18    ; Signed Integer                                                      ;
; ACC_WIDTH      ; 40    ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver2:MDC[7].receiver_instX|cic:varcic_inst_I1 ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; STAGES         ; 11    ; Signed Integer                                                         ;
; MIN_DECIMATION ; 8     ; Signed Integer                                                         ;
; MAX_DECIMATION ; 32    ; Signed Integer                                                         ;
; IN_WIDTH       ; 18    ; Signed Integer                                                         ;
; OUT_WIDTH      ; 24    ; Signed Integer                                                         ;
; ACC_WIDTH      ; 73    ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver2:MDC[7].receiver_instX|cic:varcic_inst_Q1 ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; STAGES         ; 11    ; Signed Integer                                                         ;
; MIN_DECIMATION ; 8     ; Signed Integer                                                         ;
; MAX_DECIMATION ; 32    ; Signed Integer                                                         ;
; IN_WIDTH       ; 18    ; Signed Integer                                                         ;
; OUT_WIDTH      ; 24    ; Signed Integer                                                         ;
; ACC_WIDTH      ; 73    ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver2:MDC[7].receiver_instX|firX2R2:fir3 ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; TAPS           ; 64    ; Signed Integer                                                   ;
; ABITS          ; 24    ; Signed Integer                                                   ;
; OBITS          ; 24    ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; ABITS          ; 24    ; Signed Integer                                                             ;
; TAPS           ; 64    ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|firromHa:roma|altsyncram:altsyncram_component ;
+------------------------------------+----------------------------+---------------------------------------------------------------------------------+
; Parameter Name                     ; Value                      ; Type                                                                            ;
+------------------------------------+----------------------------+---------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                          ; Untyped                                                                         ;
; AUTO_CARRY_CHAINS                  ; ON                         ; AUTO_CARRY                                                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                        ; IGNORE_CARRY                                                                    ;
; AUTO_CASCADE_CHAINS                ; ON                         ; AUTO_CASCADE                                                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                        ; IGNORE_CASCADE                                                                  ;
; WIDTH_BYTEENA                      ; 1                          ; Untyped                                                                         ;
; OPERATION_MODE                     ; ROM                        ; Untyped                                                                         ;
; WIDTH_A                            ; 18                         ; Signed Integer                                                                  ;
; WIDTHAD_A                          ; 7                          ; Signed Integer                                                                  ;
; NUMWORDS_A                         ; 128                        ; Signed Integer                                                                  ;
; OUTDATA_REG_A                      ; CLOCK0                     ; Untyped                                                                         ;
; ADDRESS_ACLR_A                     ; NONE                       ; Untyped                                                                         ;
; OUTDATA_ACLR_A                     ; NONE                       ; Untyped                                                                         ;
; WRCONTROL_ACLR_A                   ; NONE                       ; Untyped                                                                         ;
; INDATA_ACLR_A                      ; NONE                       ; Untyped                                                                         ;
; BYTEENA_ACLR_A                     ; NONE                       ; Untyped                                                                         ;
; WIDTH_B                            ; 1                          ; Untyped                                                                         ;
; WIDTHAD_B                          ; 1                          ; Untyped                                                                         ;
; NUMWORDS_B                         ; 1                          ; Untyped                                                                         ;
; INDATA_REG_B                       ; CLOCK1                     ; Untyped                                                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                     ; Untyped                                                                         ;
; RDCONTROL_REG_B                    ; CLOCK1                     ; Untyped                                                                         ;
; ADDRESS_REG_B                      ; CLOCK1                     ; Untyped                                                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED               ; Untyped                                                                         ;
; BYTEENA_REG_B                      ; CLOCK1                     ; Untyped                                                                         ;
; INDATA_ACLR_B                      ; NONE                       ; Untyped                                                                         ;
; WRCONTROL_ACLR_B                   ; NONE                       ; Untyped                                                                         ;
; ADDRESS_ACLR_B                     ; NONE                       ; Untyped                                                                         ;
; OUTDATA_ACLR_B                     ; NONE                       ; Untyped                                                                         ;
; RDCONTROL_ACLR_B                   ; NONE                       ; Untyped                                                                         ;
; BYTEENA_ACLR_B                     ; NONE                       ; Untyped                                                                         ;
; WIDTH_BYTEENA_A                    ; 1                          ; Signed Integer                                                                  ;
; WIDTH_BYTEENA_B                    ; 1                          ; Untyped                                                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                       ; Untyped                                                                         ;
; BYTE_SIZE                          ; 8                          ; Untyped                                                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                  ; Untyped                                                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ       ; Untyped                                                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ       ; Untyped                                                                         ;
; INIT_FILE                          ; ./polyphase_fir/coefea.mif ; Untyped                                                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A                     ; Untyped                                                                         ;
; MAXIMUM_DEPTH                      ; 0                          ; Untyped                                                                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                     ; Untyped                                                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                     ; Untyped                                                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                     ; Untyped                                                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                     ; Untyped                                                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN            ; Untyped                                                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN            ; Untyped                                                                         ;
; ENABLE_ECC                         ; FALSE                      ; Untyped                                                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                      ; Untyped                                                                         ;
; WIDTH_ECCSTATUS                    ; 3                          ; Untyped                                                                         ;
; DEVICE_FAMILY                      ; Cyclone IV E               ; Untyped                                                                         ;
; CBXI_PARAMETER                     ; altsyncram_ioa1            ; Untyped                                                                         ;
+------------------------------------+----------------------------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|firram48:rama|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                  ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                               ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                               ;
; WIDTH_A                            ; 48                   ; Signed Integer                                                                        ;
; WIDTHAD_A                          ; 7                    ; Signed Integer                                                                        ;
; NUMWORDS_A                         ; 128                  ; Signed Integer                                                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                               ;
; WIDTH_B                            ; 48                   ; Signed Integer                                                                        ;
; WIDTHAD_B                          ; 7                    ; Signed Integer                                                                        ;
; NUMWORDS_B                         ; 128                  ; Signed Integer                                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                               ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                               ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                               ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                               ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                               ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                               ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                               ;
; CBXI_PARAMETER                     ; altsyncram_0jn1      ; Untyped                                                                               ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; ABITS          ; 24    ; Signed Integer                                                             ;
; TAPS           ; 64    ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|firromHb:romb|altsyncram:altsyncram_component ;
+------------------------------------+----------------------------+---------------------------------------------------------------------------------+
; Parameter Name                     ; Value                      ; Type                                                                            ;
+------------------------------------+----------------------------+---------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                          ; Untyped                                                                         ;
; AUTO_CARRY_CHAINS                  ; ON                         ; AUTO_CARRY                                                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                        ; IGNORE_CARRY                                                                    ;
; AUTO_CASCADE_CHAINS                ; ON                         ; AUTO_CASCADE                                                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                        ; IGNORE_CASCADE                                                                  ;
; WIDTH_BYTEENA                      ; 1                          ; Untyped                                                                         ;
; OPERATION_MODE                     ; ROM                        ; Untyped                                                                         ;
; WIDTH_A                            ; 18                         ; Signed Integer                                                                  ;
; WIDTHAD_A                          ; 7                          ; Signed Integer                                                                  ;
; NUMWORDS_A                         ; 128                        ; Signed Integer                                                                  ;
; OUTDATA_REG_A                      ; CLOCK0                     ; Untyped                                                                         ;
; ADDRESS_ACLR_A                     ; NONE                       ; Untyped                                                                         ;
; OUTDATA_ACLR_A                     ; NONE                       ; Untyped                                                                         ;
; WRCONTROL_ACLR_A                   ; NONE                       ; Untyped                                                                         ;
; INDATA_ACLR_A                      ; NONE                       ; Untyped                                                                         ;
; BYTEENA_ACLR_A                     ; NONE                       ; Untyped                                                                         ;
; WIDTH_B                            ; 1                          ; Untyped                                                                         ;
; WIDTHAD_B                          ; 1                          ; Untyped                                                                         ;
; NUMWORDS_B                         ; 1                          ; Untyped                                                                         ;
; INDATA_REG_B                       ; CLOCK1                     ; Untyped                                                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                     ; Untyped                                                                         ;
; RDCONTROL_REG_B                    ; CLOCK1                     ; Untyped                                                                         ;
; ADDRESS_REG_B                      ; CLOCK1                     ; Untyped                                                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED               ; Untyped                                                                         ;
; BYTEENA_REG_B                      ; CLOCK1                     ; Untyped                                                                         ;
; INDATA_ACLR_B                      ; NONE                       ; Untyped                                                                         ;
; WRCONTROL_ACLR_B                   ; NONE                       ; Untyped                                                                         ;
; ADDRESS_ACLR_B                     ; NONE                       ; Untyped                                                                         ;
; OUTDATA_ACLR_B                     ; NONE                       ; Untyped                                                                         ;
; RDCONTROL_ACLR_B                   ; NONE                       ; Untyped                                                                         ;
; BYTEENA_ACLR_B                     ; NONE                       ; Untyped                                                                         ;
; WIDTH_BYTEENA_A                    ; 1                          ; Signed Integer                                                                  ;
; WIDTH_BYTEENA_B                    ; 1                          ; Untyped                                                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                       ; Untyped                                                                         ;
; BYTE_SIZE                          ; 8                          ; Untyped                                                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                  ; Untyped                                                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ       ; Untyped                                                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ       ; Untyped                                                                         ;
; INIT_FILE                          ; ./polyphase_fir/coefeb.mif ; Untyped                                                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A                     ; Untyped                                                                         ;
; MAXIMUM_DEPTH                      ; 0                          ; Untyped                                                                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                     ; Untyped                                                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                     ; Untyped                                                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                     ; Untyped                                                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                     ; Untyped                                                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN            ; Untyped                                                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN            ; Untyped                                                                         ;
; ENABLE_ECC                         ; FALSE                      ; Untyped                                                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                      ; Untyped                                                                         ;
; WIDTH_ECCSTATUS                    ; 3                          ; Untyped                                                                         ;
; DEVICE_FAMILY                      ; Cyclone IV E               ; Untyped                                                                         ;
; CBXI_PARAMETER                     ; altsyncram_joa1            ; Untyped                                                                         ;
+------------------------------------+----------------------------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|firram48:ramb|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                  ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                               ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                               ;
; WIDTH_A                            ; 48                   ; Signed Integer                                                                        ;
; WIDTHAD_A                          ; 7                    ; Signed Integer                                                                        ;
; NUMWORDS_A                         ; 128                  ; Signed Integer                                                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                               ;
; WIDTH_B                            ; 48                   ; Signed Integer                                                                        ;
; WIDTHAD_B                          ; 7                    ; Signed Integer                                                                        ;
; NUMWORDS_B                         ; 128                  ; Signed Integer                                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                               ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                               ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                               ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                               ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                               ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                               ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                               ;
; CBXI_PARAMETER                     ; altsyncram_0jn1      ; Untyped                                                                               ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; ABITS          ; 24    ; Signed Integer                                                             ;
; TAPS           ; 64    ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|firromHc:romc|altsyncram:altsyncram_component ;
+------------------------------------+----------------------------+---------------------------------------------------------------------------------+
; Parameter Name                     ; Value                      ; Type                                                                            ;
+------------------------------------+----------------------------+---------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                          ; Untyped                                                                         ;
; AUTO_CARRY_CHAINS                  ; ON                         ; AUTO_CARRY                                                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                        ; IGNORE_CARRY                                                                    ;
; AUTO_CASCADE_CHAINS                ; ON                         ; AUTO_CASCADE                                                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                        ; IGNORE_CASCADE                                                                  ;
; WIDTH_BYTEENA                      ; 1                          ; Untyped                                                                         ;
; OPERATION_MODE                     ; ROM                        ; Untyped                                                                         ;
; WIDTH_A                            ; 18                         ; Signed Integer                                                                  ;
; WIDTHAD_A                          ; 7                          ; Signed Integer                                                                  ;
; NUMWORDS_A                         ; 128                        ; Signed Integer                                                                  ;
; OUTDATA_REG_A                      ; CLOCK0                     ; Untyped                                                                         ;
; ADDRESS_ACLR_A                     ; NONE                       ; Untyped                                                                         ;
; OUTDATA_ACLR_A                     ; NONE                       ; Untyped                                                                         ;
; WRCONTROL_ACLR_A                   ; NONE                       ; Untyped                                                                         ;
; INDATA_ACLR_A                      ; NONE                       ; Untyped                                                                         ;
; BYTEENA_ACLR_A                     ; NONE                       ; Untyped                                                                         ;
; WIDTH_B                            ; 1                          ; Untyped                                                                         ;
; WIDTHAD_B                          ; 1                          ; Untyped                                                                         ;
; NUMWORDS_B                         ; 1                          ; Untyped                                                                         ;
; INDATA_REG_B                       ; CLOCK1                     ; Untyped                                                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                     ; Untyped                                                                         ;
; RDCONTROL_REG_B                    ; CLOCK1                     ; Untyped                                                                         ;
; ADDRESS_REG_B                      ; CLOCK1                     ; Untyped                                                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED               ; Untyped                                                                         ;
; BYTEENA_REG_B                      ; CLOCK1                     ; Untyped                                                                         ;
; INDATA_ACLR_B                      ; NONE                       ; Untyped                                                                         ;
; WRCONTROL_ACLR_B                   ; NONE                       ; Untyped                                                                         ;
; ADDRESS_ACLR_B                     ; NONE                       ; Untyped                                                                         ;
; OUTDATA_ACLR_B                     ; NONE                       ; Untyped                                                                         ;
; RDCONTROL_ACLR_B                   ; NONE                       ; Untyped                                                                         ;
; BYTEENA_ACLR_B                     ; NONE                       ; Untyped                                                                         ;
; WIDTH_BYTEENA_A                    ; 1                          ; Signed Integer                                                                  ;
; WIDTH_BYTEENA_B                    ; 1                          ; Untyped                                                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                       ; Untyped                                                                         ;
; BYTE_SIZE                          ; 8                          ; Untyped                                                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                  ; Untyped                                                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ       ; Untyped                                                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ       ; Untyped                                                                         ;
; INIT_FILE                          ; ./polyphase_fir/coeffa.mif ; Untyped                                                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A                     ; Untyped                                                                         ;
; MAXIMUM_DEPTH                      ; 0                          ; Untyped                                                                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                     ; Untyped                                                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                     ; Untyped                                                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                     ; Untyped                                                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                     ; Untyped                                                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN            ; Untyped                                                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN            ; Untyped                                                                         ;
; ENABLE_ECC                         ; FALSE                      ; Untyped                                                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                      ; Untyped                                                                         ;
; WIDTH_ECCSTATUS                    ; 3                          ; Untyped                                                                         ;
; DEVICE_FAMILY                      ; Cyclone IV E               ; Untyped                                                                         ;
; CBXI_PARAMETER                     ; altsyncram_koa1            ; Untyped                                                                         ;
+------------------------------------+----------------------------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|firram48:ramc|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                  ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                               ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                               ;
; WIDTH_A                            ; 48                   ; Signed Integer                                                                        ;
; WIDTHAD_A                          ; 7                    ; Signed Integer                                                                        ;
; NUMWORDS_A                         ; 128                  ; Signed Integer                                                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                               ;
; WIDTH_B                            ; 48                   ; Signed Integer                                                                        ;
; WIDTHAD_B                          ; 7                    ; Signed Integer                                                                        ;
; NUMWORDS_B                         ; 128                  ; Signed Integer                                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                               ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                               ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                               ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                               ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                               ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                               ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                               ;
; CBXI_PARAMETER                     ; altsyncram_0jn1      ; Untyped                                                                               ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; ABITS          ; 24    ; Signed Integer                                                             ;
; TAPS           ; 64    ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|firromHd:romd|altsyncram:altsyncram_component ;
+------------------------------------+----------------------------+---------------------------------------------------------------------------------+
; Parameter Name                     ; Value                      ; Type                                                                            ;
+------------------------------------+----------------------------+---------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                          ; Untyped                                                                         ;
; AUTO_CARRY_CHAINS                  ; ON                         ; AUTO_CARRY                                                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                        ; IGNORE_CARRY                                                                    ;
; AUTO_CASCADE_CHAINS                ; ON                         ; AUTO_CASCADE                                                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                        ; IGNORE_CASCADE                                                                  ;
; WIDTH_BYTEENA                      ; 1                          ; Untyped                                                                         ;
; OPERATION_MODE                     ; ROM                        ; Untyped                                                                         ;
; WIDTH_A                            ; 18                         ; Signed Integer                                                                  ;
; WIDTHAD_A                          ; 7                          ; Signed Integer                                                                  ;
; NUMWORDS_A                         ; 128                        ; Signed Integer                                                                  ;
; OUTDATA_REG_A                      ; CLOCK0                     ; Untyped                                                                         ;
; ADDRESS_ACLR_A                     ; NONE                       ; Untyped                                                                         ;
; OUTDATA_ACLR_A                     ; NONE                       ; Untyped                                                                         ;
; WRCONTROL_ACLR_A                   ; NONE                       ; Untyped                                                                         ;
; INDATA_ACLR_A                      ; NONE                       ; Untyped                                                                         ;
; BYTEENA_ACLR_A                     ; NONE                       ; Untyped                                                                         ;
; WIDTH_B                            ; 1                          ; Untyped                                                                         ;
; WIDTHAD_B                          ; 1                          ; Untyped                                                                         ;
; NUMWORDS_B                         ; 1                          ; Untyped                                                                         ;
; INDATA_REG_B                       ; CLOCK1                     ; Untyped                                                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                     ; Untyped                                                                         ;
; RDCONTROL_REG_B                    ; CLOCK1                     ; Untyped                                                                         ;
; ADDRESS_REG_B                      ; CLOCK1                     ; Untyped                                                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED               ; Untyped                                                                         ;
; BYTEENA_REG_B                      ; CLOCK1                     ; Untyped                                                                         ;
; INDATA_ACLR_B                      ; NONE                       ; Untyped                                                                         ;
; WRCONTROL_ACLR_B                   ; NONE                       ; Untyped                                                                         ;
; ADDRESS_ACLR_B                     ; NONE                       ; Untyped                                                                         ;
; OUTDATA_ACLR_B                     ; NONE                       ; Untyped                                                                         ;
; RDCONTROL_ACLR_B                   ; NONE                       ; Untyped                                                                         ;
; BYTEENA_ACLR_B                     ; NONE                       ; Untyped                                                                         ;
; WIDTH_BYTEENA_A                    ; 1                          ; Signed Integer                                                                  ;
; WIDTH_BYTEENA_B                    ; 1                          ; Untyped                                                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                       ; Untyped                                                                         ;
; BYTE_SIZE                          ; 8                          ; Untyped                                                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                  ; Untyped                                                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ       ; Untyped                                                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ       ; Untyped                                                                         ;
; INIT_FILE                          ; ./polyphase_fir/coeffb.mif ; Untyped                                                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A                     ; Untyped                                                                         ;
; MAXIMUM_DEPTH                      ; 0                          ; Untyped                                                                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                     ; Untyped                                                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                     ; Untyped                                                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                     ; Untyped                                                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                     ; Untyped                                                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN            ; Untyped                                                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN            ; Untyped                                                                         ;
; ENABLE_ECC                         ; FALSE                      ; Untyped                                                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                      ; Untyped                                                                         ;
; WIDTH_ECCSTATUS                    ; 3                          ; Untyped                                                                         ;
; DEVICE_FAMILY                      ; Cyclone IV E               ; Untyped                                                                         ;
; CBXI_PARAMETER                     ; altsyncram_loa1            ; Untyped                                                                         ;
+------------------------------------+----------------------------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|firram48:ramd|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                  ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                               ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                               ;
; WIDTH_A                            ; 48                   ; Signed Integer                                                                        ;
; WIDTHAD_A                          ; 7                    ; Signed Integer                                                                        ;
; NUMWORDS_A                         ; 128                  ; Signed Integer                                                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                               ;
; WIDTH_B                            ; 48                   ; Signed Integer                                                                        ;
; WIDTHAD_B                          ; 7                    ; Signed Integer                                                                        ;
; NUMWORDS_B                         ; 128                  ; Signed Integer                                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                               ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                               ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                               ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                               ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                               ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                               ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                               ;
; CBXI_PARAMETER                     ; altsyncram_0jn1      ; Untyped                                                                               ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver2:receiver_inst0|cordic:cordic_inst ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; IN_WIDTH       ; 16    ; Signed Integer                                                  ;
; EXTRA_BITS     ; 5     ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver2:receiver_inst0|cic:cic_inst_I2 ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; STAGES         ; 3     ; Signed Integer                                               ;
; MIN_DECIMATION ; 5     ; Signed Integer                                               ;
; MAX_DECIMATION ; 40    ; Signed Integer                                               ;
; IN_WIDTH       ; 22    ; Signed Integer                                               ;
; OUT_WIDTH      ; 18    ; Signed Integer                                               ;
; ACC_WIDTH      ; 40    ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver2:receiver_inst0|cic:cic_inst_Q2 ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; STAGES         ; 3     ; Signed Integer                                               ;
; MIN_DECIMATION ; 5     ; Signed Integer                                               ;
; MAX_DECIMATION ; 40    ; Signed Integer                                               ;
; IN_WIDTH       ; 22    ; Signed Integer                                               ;
; OUT_WIDTH      ; 18    ; Signed Integer                                               ;
; ACC_WIDTH      ; 40    ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver2:receiver_inst0|cic:varcic_inst_I1 ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; STAGES         ; 11    ; Signed Integer                                                  ;
; MIN_DECIMATION ; 8     ; Signed Integer                                                  ;
; MAX_DECIMATION ; 32    ; Signed Integer                                                  ;
; IN_WIDTH       ; 18    ; Signed Integer                                                  ;
; OUT_WIDTH      ; 24    ; Signed Integer                                                  ;
; ACC_WIDTH      ; 73    ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver2:receiver_inst0|cic:varcic_inst_Q1 ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; STAGES         ; 11    ; Signed Integer                                                  ;
; MIN_DECIMATION ; 8     ; Signed Integer                                                  ;
; MAX_DECIMATION ; 32    ; Signed Integer                                                  ;
; IN_WIDTH       ; 18    ; Signed Integer                                                  ;
; OUT_WIDTH      ; 24    ; Signed Integer                                                  ;
; ACC_WIDTH      ; 73    ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver2:receiver_inst0|firX2R2:fir3 ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; TAPS           ; 64    ; Signed Integer                                            ;
; ABITS          ; 24    ; Signed Integer                                            ;
; OBITS          ; 24    ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver2:receiver_inst0|firX2R2:fir3|fir256a:A ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; ABITS          ; 24    ; Signed Integer                                                      ;
; TAPS           ; 64    ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|firromHa:roma|altsyncram:altsyncram_component ;
+------------------------------------+----------------------------+--------------------------------------------------------------------------+
; Parameter Name                     ; Value                      ; Type                                                                     ;
+------------------------------------+----------------------------+--------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                          ; Untyped                                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                         ; AUTO_CARRY                                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                        ; IGNORE_CARRY                                                             ;
; AUTO_CASCADE_CHAINS                ; ON                         ; AUTO_CASCADE                                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                        ; IGNORE_CASCADE                                                           ;
; WIDTH_BYTEENA                      ; 1                          ; Untyped                                                                  ;
; OPERATION_MODE                     ; ROM                        ; Untyped                                                                  ;
; WIDTH_A                            ; 18                         ; Signed Integer                                                           ;
; WIDTHAD_A                          ; 7                          ; Signed Integer                                                           ;
; NUMWORDS_A                         ; 128                        ; Signed Integer                                                           ;
; OUTDATA_REG_A                      ; CLOCK0                     ; Untyped                                                                  ;
; ADDRESS_ACLR_A                     ; NONE                       ; Untyped                                                                  ;
; OUTDATA_ACLR_A                     ; NONE                       ; Untyped                                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                       ; Untyped                                                                  ;
; INDATA_ACLR_A                      ; NONE                       ; Untyped                                                                  ;
; BYTEENA_ACLR_A                     ; NONE                       ; Untyped                                                                  ;
; WIDTH_B                            ; 1                          ; Untyped                                                                  ;
; WIDTHAD_B                          ; 1                          ; Untyped                                                                  ;
; NUMWORDS_B                         ; 1                          ; Untyped                                                                  ;
; INDATA_REG_B                       ; CLOCK1                     ; Untyped                                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                     ; Untyped                                                                  ;
; RDCONTROL_REG_B                    ; CLOCK1                     ; Untyped                                                                  ;
; ADDRESS_REG_B                      ; CLOCK1                     ; Untyped                                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED               ; Untyped                                                                  ;
; BYTEENA_REG_B                      ; CLOCK1                     ; Untyped                                                                  ;
; INDATA_ACLR_B                      ; NONE                       ; Untyped                                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                       ; Untyped                                                                  ;
; ADDRESS_ACLR_B                     ; NONE                       ; Untyped                                                                  ;
; OUTDATA_ACLR_B                     ; NONE                       ; Untyped                                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                       ; Untyped                                                                  ;
; BYTEENA_ACLR_B                     ; NONE                       ; Untyped                                                                  ;
; WIDTH_BYTEENA_A                    ; 1                          ; Signed Integer                                                           ;
; WIDTH_BYTEENA_B                    ; 1                          ; Untyped                                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                       ; Untyped                                                                  ;
; BYTE_SIZE                          ; 8                          ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                  ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ       ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ       ; Untyped                                                                  ;
; INIT_FILE                          ; ./polyphase_fir/coefea.mif ; Untyped                                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A                     ; Untyped                                                                  ;
; MAXIMUM_DEPTH                      ; 0                          ; Untyped                                                                  ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                     ; Untyped                                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                     ; Untyped                                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                     ; Untyped                                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                     ; Untyped                                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN            ; Untyped                                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN            ; Untyped                                                                  ;
; ENABLE_ECC                         ; FALSE                      ; Untyped                                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                      ; Untyped                                                                  ;
; WIDTH_ECCSTATUS                    ; 3                          ; Untyped                                                                  ;
; DEVICE_FAMILY                      ; Cyclone IV E               ; Untyped                                                                  ;
; CBXI_PARAMETER                     ; altsyncram_ioa1            ; Untyped                                                                  ;
+------------------------------------+----------------------------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|firram48:rama|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                           ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                        ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                        ;
; WIDTH_A                            ; 48                   ; Signed Integer                                                                 ;
; WIDTHAD_A                          ; 7                    ; Signed Integer                                                                 ;
; NUMWORDS_A                         ; 128                  ; Signed Integer                                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                        ;
; WIDTH_B                            ; 48                   ; Signed Integer                                                                 ;
; WIDTHAD_B                          ; 7                    ; Signed Integer                                                                 ;
; NUMWORDS_B                         ; 128                  ; Signed Integer                                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                        ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                        ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                        ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                        ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                        ;
; CBXI_PARAMETER                     ; altsyncram_0jn1      ; Untyped                                                                        ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver2:receiver_inst0|firX2R2:fir3|fir256b:B ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; ABITS          ; 24    ; Signed Integer                                                      ;
; TAPS           ; 64    ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|firromHb:romb|altsyncram:altsyncram_component ;
+------------------------------------+----------------------------+--------------------------------------------------------------------------+
; Parameter Name                     ; Value                      ; Type                                                                     ;
+------------------------------------+----------------------------+--------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                          ; Untyped                                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                         ; AUTO_CARRY                                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                        ; IGNORE_CARRY                                                             ;
; AUTO_CASCADE_CHAINS                ; ON                         ; AUTO_CASCADE                                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                        ; IGNORE_CASCADE                                                           ;
; WIDTH_BYTEENA                      ; 1                          ; Untyped                                                                  ;
; OPERATION_MODE                     ; ROM                        ; Untyped                                                                  ;
; WIDTH_A                            ; 18                         ; Signed Integer                                                           ;
; WIDTHAD_A                          ; 7                          ; Signed Integer                                                           ;
; NUMWORDS_A                         ; 128                        ; Signed Integer                                                           ;
; OUTDATA_REG_A                      ; CLOCK0                     ; Untyped                                                                  ;
; ADDRESS_ACLR_A                     ; NONE                       ; Untyped                                                                  ;
; OUTDATA_ACLR_A                     ; NONE                       ; Untyped                                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                       ; Untyped                                                                  ;
; INDATA_ACLR_A                      ; NONE                       ; Untyped                                                                  ;
; BYTEENA_ACLR_A                     ; NONE                       ; Untyped                                                                  ;
; WIDTH_B                            ; 1                          ; Untyped                                                                  ;
; WIDTHAD_B                          ; 1                          ; Untyped                                                                  ;
; NUMWORDS_B                         ; 1                          ; Untyped                                                                  ;
; INDATA_REG_B                       ; CLOCK1                     ; Untyped                                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                     ; Untyped                                                                  ;
; RDCONTROL_REG_B                    ; CLOCK1                     ; Untyped                                                                  ;
; ADDRESS_REG_B                      ; CLOCK1                     ; Untyped                                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED               ; Untyped                                                                  ;
; BYTEENA_REG_B                      ; CLOCK1                     ; Untyped                                                                  ;
; INDATA_ACLR_B                      ; NONE                       ; Untyped                                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                       ; Untyped                                                                  ;
; ADDRESS_ACLR_B                     ; NONE                       ; Untyped                                                                  ;
; OUTDATA_ACLR_B                     ; NONE                       ; Untyped                                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                       ; Untyped                                                                  ;
; BYTEENA_ACLR_B                     ; NONE                       ; Untyped                                                                  ;
; WIDTH_BYTEENA_A                    ; 1                          ; Signed Integer                                                           ;
; WIDTH_BYTEENA_B                    ; 1                          ; Untyped                                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                       ; Untyped                                                                  ;
; BYTE_SIZE                          ; 8                          ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                  ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ       ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ       ; Untyped                                                                  ;
; INIT_FILE                          ; ./polyphase_fir/coefeb.mif ; Untyped                                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A                     ; Untyped                                                                  ;
; MAXIMUM_DEPTH                      ; 0                          ; Untyped                                                                  ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                     ; Untyped                                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                     ; Untyped                                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                     ; Untyped                                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                     ; Untyped                                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN            ; Untyped                                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN            ; Untyped                                                                  ;
; ENABLE_ECC                         ; FALSE                      ; Untyped                                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                      ; Untyped                                                                  ;
; WIDTH_ECCSTATUS                    ; 3                          ; Untyped                                                                  ;
; DEVICE_FAMILY                      ; Cyclone IV E               ; Untyped                                                                  ;
; CBXI_PARAMETER                     ; altsyncram_joa1            ; Untyped                                                                  ;
+------------------------------------+----------------------------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|firram48:ramb|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                           ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                        ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                        ;
; WIDTH_A                            ; 48                   ; Signed Integer                                                                 ;
; WIDTHAD_A                          ; 7                    ; Signed Integer                                                                 ;
; NUMWORDS_A                         ; 128                  ; Signed Integer                                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                        ;
; WIDTH_B                            ; 48                   ; Signed Integer                                                                 ;
; WIDTHAD_B                          ; 7                    ; Signed Integer                                                                 ;
; NUMWORDS_B                         ; 128                  ; Signed Integer                                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                        ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                        ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                        ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                        ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                        ;
; CBXI_PARAMETER                     ; altsyncram_0jn1      ; Untyped                                                                        ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver2:receiver_inst0|firX2R2:fir3|fir256c:C ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; ABITS          ; 24    ; Signed Integer                                                      ;
; TAPS           ; 64    ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|firromHc:romc|altsyncram:altsyncram_component ;
+------------------------------------+----------------------------+--------------------------------------------------------------------------+
; Parameter Name                     ; Value                      ; Type                                                                     ;
+------------------------------------+----------------------------+--------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                          ; Untyped                                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                         ; AUTO_CARRY                                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                        ; IGNORE_CARRY                                                             ;
; AUTO_CASCADE_CHAINS                ; ON                         ; AUTO_CASCADE                                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                        ; IGNORE_CASCADE                                                           ;
; WIDTH_BYTEENA                      ; 1                          ; Untyped                                                                  ;
; OPERATION_MODE                     ; ROM                        ; Untyped                                                                  ;
; WIDTH_A                            ; 18                         ; Signed Integer                                                           ;
; WIDTHAD_A                          ; 7                          ; Signed Integer                                                           ;
; NUMWORDS_A                         ; 128                        ; Signed Integer                                                           ;
; OUTDATA_REG_A                      ; CLOCK0                     ; Untyped                                                                  ;
; ADDRESS_ACLR_A                     ; NONE                       ; Untyped                                                                  ;
; OUTDATA_ACLR_A                     ; NONE                       ; Untyped                                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                       ; Untyped                                                                  ;
; INDATA_ACLR_A                      ; NONE                       ; Untyped                                                                  ;
; BYTEENA_ACLR_A                     ; NONE                       ; Untyped                                                                  ;
; WIDTH_B                            ; 1                          ; Untyped                                                                  ;
; WIDTHAD_B                          ; 1                          ; Untyped                                                                  ;
; NUMWORDS_B                         ; 1                          ; Untyped                                                                  ;
; INDATA_REG_B                       ; CLOCK1                     ; Untyped                                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                     ; Untyped                                                                  ;
; RDCONTROL_REG_B                    ; CLOCK1                     ; Untyped                                                                  ;
; ADDRESS_REG_B                      ; CLOCK1                     ; Untyped                                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED               ; Untyped                                                                  ;
; BYTEENA_REG_B                      ; CLOCK1                     ; Untyped                                                                  ;
; INDATA_ACLR_B                      ; NONE                       ; Untyped                                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                       ; Untyped                                                                  ;
; ADDRESS_ACLR_B                     ; NONE                       ; Untyped                                                                  ;
; OUTDATA_ACLR_B                     ; NONE                       ; Untyped                                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                       ; Untyped                                                                  ;
; BYTEENA_ACLR_B                     ; NONE                       ; Untyped                                                                  ;
; WIDTH_BYTEENA_A                    ; 1                          ; Signed Integer                                                           ;
; WIDTH_BYTEENA_B                    ; 1                          ; Untyped                                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                       ; Untyped                                                                  ;
; BYTE_SIZE                          ; 8                          ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                  ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ       ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ       ; Untyped                                                                  ;
; INIT_FILE                          ; ./polyphase_fir/coeffa.mif ; Untyped                                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A                     ; Untyped                                                                  ;
; MAXIMUM_DEPTH                      ; 0                          ; Untyped                                                                  ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                     ; Untyped                                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                     ; Untyped                                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                     ; Untyped                                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                     ; Untyped                                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN            ; Untyped                                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN            ; Untyped                                                                  ;
; ENABLE_ECC                         ; FALSE                      ; Untyped                                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                      ; Untyped                                                                  ;
; WIDTH_ECCSTATUS                    ; 3                          ; Untyped                                                                  ;
; DEVICE_FAMILY                      ; Cyclone IV E               ; Untyped                                                                  ;
; CBXI_PARAMETER                     ; altsyncram_koa1            ; Untyped                                                                  ;
+------------------------------------+----------------------------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|firram48:ramc|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                           ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                        ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                        ;
; WIDTH_A                            ; 48                   ; Signed Integer                                                                 ;
; WIDTHAD_A                          ; 7                    ; Signed Integer                                                                 ;
; NUMWORDS_A                         ; 128                  ; Signed Integer                                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                        ;
; WIDTH_B                            ; 48                   ; Signed Integer                                                                 ;
; WIDTHAD_B                          ; 7                    ; Signed Integer                                                                 ;
; NUMWORDS_B                         ; 128                  ; Signed Integer                                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                        ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                        ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                        ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                        ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                        ;
; CBXI_PARAMETER                     ; altsyncram_0jn1      ; Untyped                                                                        ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver2:receiver_inst0|firX2R2:fir3|fir256d:D ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; ABITS          ; 24    ; Signed Integer                                                      ;
; TAPS           ; 64    ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|firromHd:romd|altsyncram:altsyncram_component ;
+------------------------------------+----------------------------+--------------------------------------------------------------------------+
; Parameter Name                     ; Value                      ; Type                                                                     ;
+------------------------------------+----------------------------+--------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                          ; Untyped                                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                         ; AUTO_CARRY                                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                        ; IGNORE_CARRY                                                             ;
; AUTO_CASCADE_CHAINS                ; ON                         ; AUTO_CASCADE                                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                        ; IGNORE_CASCADE                                                           ;
; WIDTH_BYTEENA                      ; 1                          ; Untyped                                                                  ;
; OPERATION_MODE                     ; ROM                        ; Untyped                                                                  ;
; WIDTH_A                            ; 18                         ; Signed Integer                                                           ;
; WIDTHAD_A                          ; 7                          ; Signed Integer                                                           ;
; NUMWORDS_A                         ; 128                        ; Signed Integer                                                           ;
; OUTDATA_REG_A                      ; CLOCK0                     ; Untyped                                                                  ;
; ADDRESS_ACLR_A                     ; NONE                       ; Untyped                                                                  ;
; OUTDATA_ACLR_A                     ; NONE                       ; Untyped                                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                       ; Untyped                                                                  ;
; INDATA_ACLR_A                      ; NONE                       ; Untyped                                                                  ;
; BYTEENA_ACLR_A                     ; NONE                       ; Untyped                                                                  ;
; WIDTH_B                            ; 1                          ; Untyped                                                                  ;
; WIDTHAD_B                          ; 1                          ; Untyped                                                                  ;
; NUMWORDS_B                         ; 1                          ; Untyped                                                                  ;
; INDATA_REG_B                       ; CLOCK1                     ; Untyped                                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                     ; Untyped                                                                  ;
; RDCONTROL_REG_B                    ; CLOCK1                     ; Untyped                                                                  ;
; ADDRESS_REG_B                      ; CLOCK1                     ; Untyped                                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED               ; Untyped                                                                  ;
; BYTEENA_REG_B                      ; CLOCK1                     ; Untyped                                                                  ;
; INDATA_ACLR_B                      ; NONE                       ; Untyped                                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                       ; Untyped                                                                  ;
; ADDRESS_ACLR_B                     ; NONE                       ; Untyped                                                                  ;
; OUTDATA_ACLR_B                     ; NONE                       ; Untyped                                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                       ; Untyped                                                                  ;
; BYTEENA_ACLR_B                     ; NONE                       ; Untyped                                                                  ;
; WIDTH_BYTEENA_A                    ; 1                          ; Signed Integer                                                           ;
; WIDTH_BYTEENA_B                    ; 1                          ; Untyped                                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                       ; Untyped                                                                  ;
; BYTE_SIZE                          ; 8                          ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                  ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ       ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ       ; Untyped                                                                  ;
; INIT_FILE                          ; ./polyphase_fir/coeffb.mif ; Untyped                                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A                     ; Untyped                                                                  ;
; MAXIMUM_DEPTH                      ; 0                          ; Untyped                                                                  ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                     ; Untyped                                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                     ; Untyped                                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                     ; Untyped                                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                     ; Untyped                                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN            ; Untyped                                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN            ; Untyped                                                                  ;
; ENABLE_ECC                         ; FALSE                      ; Untyped                                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                      ; Untyped                                                                  ;
; WIDTH_ECCSTATUS                    ; 3                          ; Untyped                                                                  ;
; DEVICE_FAMILY                      ; Cyclone IV E               ; Untyped                                                                  ;
; CBXI_PARAMETER                     ; altsyncram_loa1            ; Untyped                                                                  ;
+------------------------------------+----------------------------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|firram48:ramd|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                           ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                        ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                        ;
; WIDTH_A                            ; 48                   ; Signed Integer                                                                 ;
; WIDTHAD_A                          ; 7                    ; Signed Integer                                                                 ;
; NUMWORDS_A                         ; 128                  ; Signed Integer                                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                        ;
; WIDTH_B                            ; 48                   ; Signed Integer                                                                 ;
; WIDTHAD_B                          ; 7                    ; Signed Integer                                                                 ;
; NUMWORDS_B                         ; 128                  ; Signed Integer                                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                        ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                        ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                        ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                        ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                        ;
; CBXI_PARAMETER                     ; altsyncram_0jn1      ; Untyped                                                                        ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver2:receiver_inst1|cordic:cordic_inst ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; IN_WIDTH       ; 16    ; Signed Integer                                                  ;
; EXTRA_BITS     ; 5     ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver2:receiver_inst1|cic:cic_inst_I2 ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; STAGES         ; 3     ; Signed Integer                                               ;
; MIN_DECIMATION ; 5     ; Signed Integer                                               ;
; MAX_DECIMATION ; 40    ; Signed Integer                                               ;
; IN_WIDTH       ; 22    ; Signed Integer                                               ;
; OUT_WIDTH      ; 18    ; Signed Integer                                               ;
; ACC_WIDTH      ; 40    ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver2:receiver_inst1|cic:cic_inst_Q2 ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; STAGES         ; 3     ; Signed Integer                                               ;
; MIN_DECIMATION ; 5     ; Signed Integer                                               ;
; MAX_DECIMATION ; 40    ; Signed Integer                                               ;
; IN_WIDTH       ; 22    ; Signed Integer                                               ;
; OUT_WIDTH      ; 18    ; Signed Integer                                               ;
; ACC_WIDTH      ; 40    ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver2:receiver_inst1|cic:varcic_inst_I1 ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; STAGES         ; 11    ; Signed Integer                                                  ;
; MIN_DECIMATION ; 8     ; Signed Integer                                                  ;
; MAX_DECIMATION ; 32    ; Signed Integer                                                  ;
; IN_WIDTH       ; 18    ; Signed Integer                                                  ;
; OUT_WIDTH      ; 24    ; Signed Integer                                                  ;
; ACC_WIDTH      ; 73    ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver2:receiver_inst1|cic:varcic_inst_Q1 ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; STAGES         ; 11    ; Signed Integer                                                  ;
; MIN_DECIMATION ; 8     ; Signed Integer                                                  ;
; MAX_DECIMATION ; 32    ; Signed Integer                                                  ;
; IN_WIDTH       ; 18    ; Signed Integer                                                  ;
; OUT_WIDTH      ; 24    ; Signed Integer                                                  ;
; ACC_WIDTH      ; 73    ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver2:receiver_inst1|firX2R2:fir3 ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; TAPS           ; 64    ; Signed Integer                                            ;
; ABITS          ; 24    ; Signed Integer                                            ;
; OBITS          ; 24    ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver2:receiver_inst1|firX2R2:fir3|fir256a:A ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; ABITS          ; 24    ; Signed Integer                                                      ;
; TAPS           ; 64    ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|firromHa:roma|altsyncram:altsyncram_component ;
+------------------------------------+----------------------------+--------------------------------------------------------------------------+
; Parameter Name                     ; Value                      ; Type                                                                     ;
+------------------------------------+----------------------------+--------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                          ; Untyped                                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                         ; AUTO_CARRY                                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                        ; IGNORE_CARRY                                                             ;
; AUTO_CASCADE_CHAINS                ; ON                         ; AUTO_CASCADE                                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                        ; IGNORE_CASCADE                                                           ;
; WIDTH_BYTEENA                      ; 1                          ; Untyped                                                                  ;
; OPERATION_MODE                     ; ROM                        ; Untyped                                                                  ;
; WIDTH_A                            ; 18                         ; Signed Integer                                                           ;
; WIDTHAD_A                          ; 7                          ; Signed Integer                                                           ;
; NUMWORDS_A                         ; 128                        ; Signed Integer                                                           ;
; OUTDATA_REG_A                      ; CLOCK0                     ; Untyped                                                                  ;
; ADDRESS_ACLR_A                     ; NONE                       ; Untyped                                                                  ;
; OUTDATA_ACLR_A                     ; NONE                       ; Untyped                                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                       ; Untyped                                                                  ;
; INDATA_ACLR_A                      ; NONE                       ; Untyped                                                                  ;
; BYTEENA_ACLR_A                     ; NONE                       ; Untyped                                                                  ;
; WIDTH_B                            ; 1                          ; Untyped                                                                  ;
; WIDTHAD_B                          ; 1                          ; Untyped                                                                  ;
; NUMWORDS_B                         ; 1                          ; Untyped                                                                  ;
; INDATA_REG_B                       ; CLOCK1                     ; Untyped                                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                     ; Untyped                                                                  ;
; RDCONTROL_REG_B                    ; CLOCK1                     ; Untyped                                                                  ;
; ADDRESS_REG_B                      ; CLOCK1                     ; Untyped                                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED               ; Untyped                                                                  ;
; BYTEENA_REG_B                      ; CLOCK1                     ; Untyped                                                                  ;
; INDATA_ACLR_B                      ; NONE                       ; Untyped                                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                       ; Untyped                                                                  ;
; ADDRESS_ACLR_B                     ; NONE                       ; Untyped                                                                  ;
; OUTDATA_ACLR_B                     ; NONE                       ; Untyped                                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                       ; Untyped                                                                  ;
; BYTEENA_ACLR_B                     ; NONE                       ; Untyped                                                                  ;
; WIDTH_BYTEENA_A                    ; 1                          ; Signed Integer                                                           ;
; WIDTH_BYTEENA_B                    ; 1                          ; Untyped                                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                       ; Untyped                                                                  ;
; BYTE_SIZE                          ; 8                          ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                  ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ       ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ       ; Untyped                                                                  ;
; INIT_FILE                          ; ./polyphase_fir/coefea.mif ; Untyped                                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A                     ; Untyped                                                                  ;
; MAXIMUM_DEPTH                      ; 0                          ; Untyped                                                                  ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                     ; Untyped                                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                     ; Untyped                                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                     ; Untyped                                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                     ; Untyped                                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN            ; Untyped                                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN            ; Untyped                                                                  ;
; ENABLE_ECC                         ; FALSE                      ; Untyped                                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                      ; Untyped                                                                  ;
; WIDTH_ECCSTATUS                    ; 3                          ; Untyped                                                                  ;
; DEVICE_FAMILY                      ; Cyclone IV E               ; Untyped                                                                  ;
; CBXI_PARAMETER                     ; altsyncram_ioa1            ; Untyped                                                                  ;
+------------------------------------+----------------------------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|firram48:rama|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                           ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                        ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                        ;
; WIDTH_A                            ; 48                   ; Signed Integer                                                                 ;
; WIDTHAD_A                          ; 7                    ; Signed Integer                                                                 ;
; NUMWORDS_A                         ; 128                  ; Signed Integer                                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                        ;
; WIDTH_B                            ; 48                   ; Signed Integer                                                                 ;
; WIDTHAD_B                          ; 7                    ; Signed Integer                                                                 ;
; NUMWORDS_B                         ; 128                  ; Signed Integer                                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                        ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                        ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                        ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                        ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                        ;
; CBXI_PARAMETER                     ; altsyncram_0jn1      ; Untyped                                                                        ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver2:receiver_inst1|firX2R2:fir3|fir256b:B ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; ABITS          ; 24    ; Signed Integer                                                      ;
; TAPS           ; 64    ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|firromHb:romb|altsyncram:altsyncram_component ;
+------------------------------------+----------------------------+--------------------------------------------------------------------------+
; Parameter Name                     ; Value                      ; Type                                                                     ;
+------------------------------------+----------------------------+--------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                          ; Untyped                                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                         ; AUTO_CARRY                                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                        ; IGNORE_CARRY                                                             ;
; AUTO_CASCADE_CHAINS                ; ON                         ; AUTO_CASCADE                                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                        ; IGNORE_CASCADE                                                           ;
; WIDTH_BYTEENA                      ; 1                          ; Untyped                                                                  ;
; OPERATION_MODE                     ; ROM                        ; Untyped                                                                  ;
; WIDTH_A                            ; 18                         ; Signed Integer                                                           ;
; WIDTHAD_A                          ; 7                          ; Signed Integer                                                           ;
; NUMWORDS_A                         ; 128                        ; Signed Integer                                                           ;
; OUTDATA_REG_A                      ; CLOCK0                     ; Untyped                                                                  ;
; ADDRESS_ACLR_A                     ; NONE                       ; Untyped                                                                  ;
; OUTDATA_ACLR_A                     ; NONE                       ; Untyped                                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                       ; Untyped                                                                  ;
; INDATA_ACLR_A                      ; NONE                       ; Untyped                                                                  ;
; BYTEENA_ACLR_A                     ; NONE                       ; Untyped                                                                  ;
; WIDTH_B                            ; 1                          ; Untyped                                                                  ;
; WIDTHAD_B                          ; 1                          ; Untyped                                                                  ;
; NUMWORDS_B                         ; 1                          ; Untyped                                                                  ;
; INDATA_REG_B                       ; CLOCK1                     ; Untyped                                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                     ; Untyped                                                                  ;
; RDCONTROL_REG_B                    ; CLOCK1                     ; Untyped                                                                  ;
; ADDRESS_REG_B                      ; CLOCK1                     ; Untyped                                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED               ; Untyped                                                                  ;
; BYTEENA_REG_B                      ; CLOCK1                     ; Untyped                                                                  ;
; INDATA_ACLR_B                      ; NONE                       ; Untyped                                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                       ; Untyped                                                                  ;
; ADDRESS_ACLR_B                     ; NONE                       ; Untyped                                                                  ;
; OUTDATA_ACLR_B                     ; NONE                       ; Untyped                                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                       ; Untyped                                                                  ;
; BYTEENA_ACLR_B                     ; NONE                       ; Untyped                                                                  ;
; WIDTH_BYTEENA_A                    ; 1                          ; Signed Integer                                                           ;
; WIDTH_BYTEENA_B                    ; 1                          ; Untyped                                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                       ; Untyped                                                                  ;
; BYTE_SIZE                          ; 8                          ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                  ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ       ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ       ; Untyped                                                                  ;
; INIT_FILE                          ; ./polyphase_fir/coefeb.mif ; Untyped                                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A                     ; Untyped                                                                  ;
; MAXIMUM_DEPTH                      ; 0                          ; Untyped                                                                  ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                     ; Untyped                                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                     ; Untyped                                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                     ; Untyped                                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                     ; Untyped                                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN            ; Untyped                                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN            ; Untyped                                                                  ;
; ENABLE_ECC                         ; FALSE                      ; Untyped                                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                      ; Untyped                                                                  ;
; WIDTH_ECCSTATUS                    ; 3                          ; Untyped                                                                  ;
; DEVICE_FAMILY                      ; Cyclone IV E               ; Untyped                                                                  ;
; CBXI_PARAMETER                     ; altsyncram_joa1            ; Untyped                                                                  ;
+------------------------------------+----------------------------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|firram48:ramb|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                           ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                        ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                        ;
; WIDTH_A                            ; 48                   ; Signed Integer                                                                 ;
; WIDTHAD_A                          ; 7                    ; Signed Integer                                                                 ;
; NUMWORDS_A                         ; 128                  ; Signed Integer                                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                        ;
; WIDTH_B                            ; 48                   ; Signed Integer                                                                 ;
; WIDTHAD_B                          ; 7                    ; Signed Integer                                                                 ;
; NUMWORDS_B                         ; 128                  ; Signed Integer                                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                        ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                        ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                        ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                        ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                        ;
; CBXI_PARAMETER                     ; altsyncram_0jn1      ; Untyped                                                                        ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver2:receiver_inst1|firX2R2:fir3|fir256c:C ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; ABITS          ; 24    ; Signed Integer                                                      ;
; TAPS           ; 64    ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|firromHc:romc|altsyncram:altsyncram_component ;
+------------------------------------+----------------------------+--------------------------------------------------------------------------+
; Parameter Name                     ; Value                      ; Type                                                                     ;
+------------------------------------+----------------------------+--------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                          ; Untyped                                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                         ; AUTO_CARRY                                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                        ; IGNORE_CARRY                                                             ;
; AUTO_CASCADE_CHAINS                ; ON                         ; AUTO_CASCADE                                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                        ; IGNORE_CASCADE                                                           ;
; WIDTH_BYTEENA                      ; 1                          ; Untyped                                                                  ;
; OPERATION_MODE                     ; ROM                        ; Untyped                                                                  ;
; WIDTH_A                            ; 18                         ; Signed Integer                                                           ;
; WIDTHAD_A                          ; 7                          ; Signed Integer                                                           ;
; NUMWORDS_A                         ; 128                        ; Signed Integer                                                           ;
; OUTDATA_REG_A                      ; CLOCK0                     ; Untyped                                                                  ;
; ADDRESS_ACLR_A                     ; NONE                       ; Untyped                                                                  ;
; OUTDATA_ACLR_A                     ; NONE                       ; Untyped                                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                       ; Untyped                                                                  ;
; INDATA_ACLR_A                      ; NONE                       ; Untyped                                                                  ;
; BYTEENA_ACLR_A                     ; NONE                       ; Untyped                                                                  ;
; WIDTH_B                            ; 1                          ; Untyped                                                                  ;
; WIDTHAD_B                          ; 1                          ; Untyped                                                                  ;
; NUMWORDS_B                         ; 1                          ; Untyped                                                                  ;
; INDATA_REG_B                       ; CLOCK1                     ; Untyped                                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                     ; Untyped                                                                  ;
; RDCONTROL_REG_B                    ; CLOCK1                     ; Untyped                                                                  ;
; ADDRESS_REG_B                      ; CLOCK1                     ; Untyped                                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED               ; Untyped                                                                  ;
; BYTEENA_REG_B                      ; CLOCK1                     ; Untyped                                                                  ;
; INDATA_ACLR_B                      ; NONE                       ; Untyped                                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                       ; Untyped                                                                  ;
; ADDRESS_ACLR_B                     ; NONE                       ; Untyped                                                                  ;
; OUTDATA_ACLR_B                     ; NONE                       ; Untyped                                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                       ; Untyped                                                                  ;
; BYTEENA_ACLR_B                     ; NONE                       ; Untyped                                                                  ;
; WIDTH_BYTEENA_A                    ; 1                          ; Signed Integer                                                           ;
; WIDTH_BYTEENA_B                    ; 1                          ; Untyped                                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                       ; Untyped                                                                  ;
; BYTE_SIZE                          ; 8                          ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                  ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ       ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ       ; Untyped                                                                  ;
; INIT_FILE                          ; ./polyphase_fir/coeffa.mif ; Untyped                                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A                     ; Untyped                                                                  ;
; MAXIMUM_DEPTH                      ; 0                          ; Untyped                                                                  ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                     ; Untyped                                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                     ; Untyped                                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                     ; Untyped                                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                     ; Untyped                                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN            ; Untyped                                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN            ; Untyped                                                                  ;
; ENABLE_ECC                         ; FALSE                      ; Untyped                                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                      ; Untyped                                                                  ;
; WIDTH_ECCSTATUS                    ; 3                          ; Untyped                                                                  ;
; DEVICE_FAMILY                      ; Cyclone IV E               ; Untyped                                                                  ;
; CBXI_PARAMETER                     ; altsyncram_koa1            ; Untyped                                                                  ;
+------------------------------------+----------------------------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|firram48:ramc|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                           ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                        ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                        ;
; WIDTH_A                            ; 48                   ; Signed Integer                                                                 ;
; WIDTHAD_A                          ; 7                    ; Signed Integer                                                                 ;
; NUMWORDS_A                         ; 128                  ; Signed Integer                                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                        ;
; WIDTH_B                            ; 48                   ; Signed Integer                                                                 ;
; WIDTHAD_B                          ; 7                    ; Signed Integer                                                                 ;
; NUMWORDS_B                         ; 128                  ; Signed Integer                                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                        ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                        ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                        ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                        ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                        ;
; CBXI_PARAMETER                     ; altsyncram_0jn1      ; Untyped                                                                        ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver2:receiver_inst1|firX2R2:fir3|fir256d:D ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; ABITS          ; 24    ; Signed Integer                                                      ;
; TAPS           ; 64    ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|firromHd:romd|altsyncram:altsyncram_component ;
+------------------------------------+----------------------------+--------------------------------------------------------------------------+
; Parameter Name                     ; Value                      ; Type                                                                     ;
+------------------------------------+----------------------------+--------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                          ; Untyped                                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                         ; AUTO_CARRY                                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                        ; IGNORE_CARRY                                                             ;
; AUTO_CASCADE_CHAINS                ; ON                         ; AUTO_CASCADE                                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                        ; IGNORE_CASCADE                                                           ;
; WIDTH_BYTEENA                      ; 1                          ; Untyped                                                                  ;
; OPERATION_MODE                     ; ROM                        ; Untyped                                                                  ;
; WIDTH_A                            ; 18                         ; Signed Integer                                                           ;
; WIDTHAD_A                          ; 7                          ; Signed Integer                                                           ;
; NUMWORDS_A                         ; 128                        ; Signed Integer                                                           ;
; OUTDATA_REG_A                      ; CLOCK0                     ; Untyped                                                                  ;
; ADDRESS_ACLR_A                     ; NONE                       ; Untyped                                                                  ;
; OUTDATA_ACLR_A                     ; NONE                       ; Untyped                                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                       ; Untyped                                                                  ;
; INDATA_ACLR_A                      ; NONE                       ; Untyped                                                                  ;
; BYTEENA_ACLR_A                     ; NONE                       ; Untyped                                                                  ;
; WIDTH_B                            ; 1                          ; Untyped                                                                  ;
; WIDTHAD_B                          ; 1                          ; Untyped                                                                  ;
; NUMWORDS_B                         ; 1                          ; Untyped                                                                  ;
; INDATA_REG_B                       ; CLOCK1                     ; Untyped                                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                     ; Untyped                                                                  ;
; RDCONTROL_REG_B                    ; CLOCK1                     ; Untyped                                                                  ;
; ADDRESS_REG_B                      ; CLOCK1                     ; Untyped                                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED               ; Untyped                                                                  ;
; BYTEENA_REG_B                      ; CLOCK1                     ; Untyped                                                                  ;
; INDATA_ACLR_B                      ; NONE                       ; Untyped                                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                       ; Untyped                                                                  ;
; ADDRESS_ACLR_B                     ; NONE                       ; Untyped                                                                  ;
; OUTDATA_ACLR_B                     ; NONE                       ; Untyped                                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                       ; Untyped                                                                  ;
; BYTEENA_ACLR_B                     ; NONE                       ; Untyped                                                                  ;
; WIDTH_BYTEENA_A                    ; 1                          ; Signed Integer                                                           ;
; WIDTH_BYTEENA_B                    ; 1                          ; Untyped                                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                       ; Untyped                                                                  ;
; BYTE_SIZE                          ; 8                          ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                  ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ       ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ       ; Untyped                                                                  ;
; INIT_FILE                          ; ./polyphase_fir/coeffb.mif ; Untyped                                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A                     ; Untyped                                                                  ;
; MAXIMUM_DEPTH                      ; 0                          ; Untyped                                                                  ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                     ; Untyped                                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                     ; Untyped                                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                     ; Untyped                                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                     ; Untyped                                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN            ; Untyped                                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN            ; Untyped                                                                  ;
; ENABLE_ECC                         ; FALSE                      ; Untyped                                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                      ; Untyped                                                                  ;
; WIDTH_ECCSTATUS                    ; 3                          ; Untyped                                                                  ;
; DEVICE_FAMILY                      ; Cyclone IV E               ; Untyped                                                                  ;
; CBXI_PARAMETER                     ; altsyncram_loa1            ; Untyped                                                                  ;
+------------------------------------+----------------------------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|firram48:ramd|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                           ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                        ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                        ;
; WIDTH_A                            ; 48                   ; Signed Integer                                                                 ;
; WIDTHAD_A                          ; 7                    ; Signed Integer                                                                 ;
; NUMWORDS_A                         ; 128                  ; Signed Integer                                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                        ;
; WIDTH_B                            ; 48                   ; Signed Integer                                                                 ;
; WIDTHAD_B                          ; 7                    ; Signed Integer                                                                 ;
; NUMWORDS_B                         ; 128                  ; Signed Integer                                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                        ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                        ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                        ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                        ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                        ;
; CBXI_PARAMETER                     ; altsyncram_0jn1      ; Untyped                                                                        ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cdc_mcp:SyncRx_inst ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; SIZE           ; 8     ; Signed Integer                          ;
; TPD            ; 0.5   ; Signed Float                            ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cdc_mcp:SyncRx_inst|cdc_sync:rdy ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; SIZE           ; 1     ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cdc_mcp:SyncRx_inst|pulsegen:pls ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; TPD            ; 0.7   ; Signed Float                                         ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cdc_mcp:SyncRx_inst|cdc_sync:ack ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; SIZE           ; 1     ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PLL_30MHz:PLL_30MHz_inst|altpll:altpll_component ;
+-------------------------------+-----------------------------+---------------------------------+
; Parameter Name                ; Value                       ; Type                            ;
+-------------------------------+-----------------------------+---------------------------------+
; OPERATION_MODE                ; NORMAL                      ; Untyped                         ;
; PLL_TYPE                      ; AUTO                        ; Untyped                         ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=PLL_30MHz ; Untyped                         ;
; QUALIFY_CONF_DONE             ; OFF                         ; Untyped                         ;
; COMPENSATE_CLOCK              ; CLK0                        ; Untyped                         ;
; SCAN_CHAIN                    ; LONG                        ; Untyped                         ;
; PRIMARY_CLOCK                 ; INCLK0                      ; Untyped                         ;
; INCLK0_INPUT_FREQUENCY        ; 8138                        ; Signed Integer                  ;
; INCLK1_INPUT_FREQUENCY        ; 0                           ; Untyped                         ;
; GATE_LOCK_SIGNAL              ; NO                          ; Untyped                         ;
; GATE_LOCK_COUNTER             ; 0                           ; Untyped                         ;
; LOCK_HIGH                     ; 1                           ; Untyped                         ;
; LOCK_LOW                      ; 1                           ; Untyped                         ;
; VALID_LOCK_MULTIPLIER         ; 1                           ; Untyped                         ;
; INVALID_LOCK_MULTIPLIER       ; 5                           ; Untyped                         ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                         ; Untyped                         ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                         ; Untyped                         ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                         ; Untyped                         ;
; SKIP_VCO                      ; OFF                         ; Untyped                         ;
; SWITCH_OVER_COUNTER           ; 0                           ; Untyped                         ;
; SWITCH_OVER_TYPE              ; AUTO                        ; Untyped                         ;
; FEEDBACK_SOURCE               ; EXTCLK0                     ; Untyped                         ;
; BANDWIDTH                     ; 0                           ; Untyped                         ;
; BANDWIDTH_TYPE                ; AUTO                        ; Untyped                         ;
; SPREAD_FREQUENCY              ; 0                           ; Untyped                         ;
; DOWN_SPREAD                   ; 0                           ; Untyped                         ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                         ; Untyped                         ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                         ; Untyped                         ;
; CLK9_MULTIPLY_BY              ; 0                           ; Untyped                         ;
; CLK8_MULTIPLY_BY              ; 0                           ; Untyped                         ;
; CLK7_MULTIPLY_BY              ; 0                           ; Untyped                         ;
; CLK6_MULTIPLY_BY              ; 0                           ; Untyped                         ;
; CLK5_MULTIPLY_BY              ; 1                           ; Untyped                         ;
; CLK4_MULTIPLY_BY              ; 1                           ; Untyped                         ;
; CLK3_MULTIPLY_BY              ; 1                           ; Untyped                         ;
; CLK2_MULTIPLY_BY              ; 1                           ; Untyped                         ;
; CLK1_MULTIPLY_BY              ; 1                           ; Untyped                         ;
; CLK0_MULTIPLY_BY              ; 1                           ; Signed Integer                  ;
; CLK9_DIVIDE_BY                ; 0                           ; Untyped                         ;
; CLK8_DIVIDE_BY                ; 0                           ; Untyped                         ;
; CLK7_DIVIDE_BY                ; 0                           ; Untyped                         ;
; CLK6_DIVIDE_BY                ; 0                           ; Untyped                         ;
; CLK5_DIVIDE_BY                ; 1                           ; Untyped                         ;
; CLK4_DIVIDE_BY                ; 1                           ; Untyped                         ;
; CLK3_DIVIDE_BY                ; 1                           ; Untyped                         ;
; CLK2_DIVIDE_BY                ; 1                           ; Untyped                         ;
; CLK1_DIVIDE_BY                ; 1                           ; Untyped                         ;
; CLK0_DIVIDE_BY                ; 4                           ; Signed Integer                  ;
; CLK9_PHASE_SHIFT              ; 0                           ; Untyped                         ;
; CLK8_PHASE_SHIFT              ; 0                           ; Untyped                         ;
; CLK7_PHASE_SHIFT              ; 0                           ; Untyped                         ;
; CLK6_PHASE_SHIFT              ; 0                           ; Untyped                         ;
; CLK5_PHASE_SHIFT              ; 0                           ; Untyped                         ;
; CLK4_PHASE_SHIFT              ; 0                           ; Untyped                         ;
; CLK3_PHASE_SHIFT              ; 0                           ; Untyped                         ;
; CLK2_PHASE_SHIFT              ; 0                           ; Untyped                         ;
; CLK1_PHASE_SHIFT              ; 0                           ; Untyped                         ;
; CLK0_PHASE_SHIFT              ; 0                           ; Untyped                         ;
; CLK5_TIME_DELAY               ; 0                           ; Untyped                         ;
; CLK4_TIME_DELAY               ; 0                           ; Untyped                         ;
; CLK3_TIME_DELAY               ; 0                           ; Untyped                         ;
; CLK2_TIME_DELAY               ; 0                           ; Untyped                         ;
; CLK1_TIME_DELAY               ; 0                           ; Untyped                         ;
; CLK0_TIME_DELAY               ; 0                           ; Untyped                         ;
; CLK9_DUTY_CYCLE               ; 50                          ; Untyped                         ;
; CLK8_DUTY_CYCLE               ; 50                          ; Untyped                         ;
; CLK7_DUTY_CYCLE               ; 50                          ; Untyped                         ;
; CLK6_DUTY_CYCLE               ; 50                          ; Untyped                         ;
; CLK5_DUTY_CYCLE               ; 50                          ; Untyped                         ;
; CLK4_DUTY_CYCLE               ; 50                          ; Untyped                         ;
; CLK3_DUTY_CYCLE               ; 50                          ; Untyped                         ;
; CLK2_DUTY_CYCLE               ; 50                          ; Untyped                         ;
; CLK1_DUTY_CYCLE               ; 50                          ; Untyped                         ;
; CLK0_DUTY_CYCLE               ; 50                          ; Signed Integer                  ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                         ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                         ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                         ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                         ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                         ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                         ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                         ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                         ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                         ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                         ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                         ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                         ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                         ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                         ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                         ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                         ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                         ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                         ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                         ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                         ;
; LOCK_WINDOW_UI                ;  0.05                       ; Untyped                         ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                      ; Untyped                         ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                      ; Untyped                         ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                      ; Untyped                         ;
; DPA_MULTIPLY_BY               ; 0                           ; Untyped                         ;
; DPA_DIVIDE_BY                 ; 1                           ; Untyped                         ;
; DPA_DIVIDER                   ; 0                           ; Untyped                         ;
; EXTCLK3_MULTIPLY_BY           ; 1                           ; Untyped                         ;
; EXTCLK2_MULTIPLY_BY           ; 1                           ; Untyped                         ;
; EXTCLK1_MULTIPLY_BY           ; 1                           ; Untyped                         ;
; EXTCLK0_MULTIPLY_BY           ; 1                           ; Untyped                         ;
; EXTCLK3_DIVIDE_BY             ; 1                           ; Untyped                         ;
; EXTCLK2_DIVIDE_BY             ; 1                           ; Untyped                         ;
; EXTCLK1_DIVIDE_BY             ; 1                           ; Untyped                         ;
; EXTCLK0_DIVIDE_BY             ; 1                           ; Untyped                         ;
; EXTCLK3_PHASE_SHIFT           ; 0                           ; Untyped                         ;
; EXTCLK2_PHASE_SHIFT           ; 0                           ; Untyped                         ;
; EXTCLK1_PHASE_SHIFT           ; 0                           ; Untyped                         ;
; EXTCLK0_PHASE_SHIFT           ; 0                           ; Untyped                         ;
; EXTCLK3_TIME_DELAY            ; 0                           ; Untyped                         ;
; EXTCLK2_TIME_DELAY            ; 0                           ; Untyped                         ;
; EXTCLK1_TIME_DELAY            ; 0                           ; Untyped                         ;
; EXTCLK0_TIME_DELAY            ; 0                           ; Untyped                         ;
; EXTCLK3_DUTY_CYCLE            ; 50                          ; Untyped                         ;
; EXTCLK2_DUTY_CYCLE            ; 50                          ; Untyped                         ;
; EXTCLK1_DUTY_CYCLE            ; 50                          ; Untyped                         ;
; EXTCLK0_DUTY_CYCLE            ; 50                          ; Untyped                         ;
; VCO_MULTIPLY_BY               ; 0                           ; Untyped                         ;
; VCO_DIVIDE_BY                 ; 0                           ; Untyped                         ;
; SCLKOUT0_PHASE_SHIFT          ; 0                           ; Untyped                         ;
; SCLKOUT1_PHASE_SHIFT          ; 0                           ; Untyped                         ;
; VCO_MIN                       ; 0                           ; Untyped                         ;
; VCO_MAX                       ; 0                           ; Untyped                         ;
; VCO_CENTER                    ; 0                           ; Untyped                         ;
; PFD_MIN                       ; 0                           ; Untyped                         ;
; PFD_MAX                       ; 0                           ; Untyped                         ;
; M_INITIAL                     ; 0                           ; Untyped                         ;
; M                             ; 0                           ; Untyped                         ;
; N                             ; 1                           ; Untyped                         ;
; M2                            ; 1                           ; Untyped                         ;
; N2                            ; 1                           ; Untyped                         ;
; SS                            ; 1                           ; Untyped                         ;
; C0_HIGH                       ; 0                           ; Untyped                         ;
; C1_HIGH                       ; 0                           ; Untyped                         ;
; C2_HIGH                       ; 0                           ; Untyped                         ;
; C3_HIGH                       ; 0                           ; Untyped                         ;
; C4_HIGH                       ; 0                           ; Untyped                         ;
; C5_HIGH                       ; 0                           ; Untyped                         ;
; C6_HIGH                       ; 0                           ; Untyped                         ;
; C7_HIGH                       ; 0                           ; Untyped                         ;
; C8_HIGH                       ; 0                           ; Untyped                         ;
; C9_HIGH                       ; 0                           ; Untyped                         ;
; C0_LOW                        ; 0                           ; Untyped                         ;
; C1_LOW                        ; 0                           ; Untyped                         ;
; C2_LOW                        ; 0                           ; Untyped                         ;
; C3_LOW                        ; 0                           ; Untyped                         ;
; C4_LOW                        ; 0                           ; Untyped                         ;
; C5_LOW                        ; 0                           ; Untyped                         ;
; C6_LOW                        ; 0                           ; Untyped                         ;
; C7_LOW                        ; 0                           ; Untyped                         ;
; C8_LOW                        ; 0                           ; Untyped                         ;
; C9_LOW                        ; 0                           ; Untyped                         ;
; C0_INITIAL                    ; 0                           ; Untyped                         ;
; C1_INITIAL                    ; 0                           ; Untyped                         ;
; C2_INITIAL                    ; 0                           ; Untyped                         ;
; C3_INITIAL                    ; 0                           ; Untyped                         ;
; C4_INITIAL                    ; 0                           ; Untyped                         ;
; C5_INITIAL                    ; 0                           ; Untyped                         ;
; C6_INITIAL                    ; 0                           ; Untyped                         ;
; C7_INITIAL                    ; 0                           ; Untyped                         ;
; C8_INITIAL                    ; 0                           ; Untyped                         ;
; C9_INITIAL                    ; 0                           ; Untyped                         ;
; C0_MODE                       ; BYPASS                      ; Untyped                         ;
; C1_MODE                       ; BYPASS                      ; Untyped                         ;
; C2_MODE                       ; BYPASS                      ; Untyped                         ;
; C3_MODE                       ; BYPASS                      ; Untyped                         ;
; C4_MODE                       ; BYPASS                      ; Untyped                         ;
; C5_MODE                       ; BYPASS                      ; Untyped                         ;
; C6_MODE                       ; BYPASS                      ; Untyped                         ;
; C7_MODE                       ; BYPASS                      ; Untyped                         ;
; C8_MODE                       ; BYPASS                      ; Untyped                         ;
; C9_MODE                       ; BYPASS                      ; Untyped                         ;
; C0_PH                         ; 0                           ; Untyped                         ;
; C1_PH                         ; 0                           ; Untyped                         ;
; C2_PH                         ; 0                           ; Untyped                         ;
; C3_PH                         ; 0                           ; Untyped                         ;
; C4_PH                         ; 0                           ; Untyped                         ;
; C5_PH                         ; 0                           ; Untyped                         ;
; C6_PH                         ; 0                           ; Untyped                         ;
; C7_PH                         ; 0                           ; Untyped                         ;
; C8_PH                         ; 0                           ; Untyped                         ;
; C9_PH                         ; 0                           ; Untyped                         ;
; L0_HIGH                       ; 1                           ; Untyped                         ;
; L1_HIGH                       ; 1                           ; Untyped                         ;
; G0_HIGH                       ; 1                           ; Untyped                         ;
; G1_HIGH                       ; 1                           ; Untyped                         ;
; G2_HIGH                       ; 1                           ; Untyped                         ;
; G3_HIGH                       ; 1                           ; Untyped                         ;
; E0_HIGH                       ; 1                           ; Untyped                         ;
; E1_HIGH                       ; 1                           ; Untyped                         ;
; E2_HIGH                       ; 1                           ; Untyped                         ;
; E3_HIGH                       ; 1                           ; Untyped                         ;
; L0_LOW                        ; 1                           ; Untyped                         ;
; L1_LOW                        ; 1                           ; Untyped                         ;
; G0_LOW                        ; 1                           ; Untyped                         ;
; G1_LOW                        ; 1                           ; Untyped                         ;
; G2_LOW                        ; 1                           ; Untyped                         ;
; G3_LOW                        ; 1                           ; Untyped                         ;
; E0_LOW                        ; 1                           ; Untyped                         ;
; E1_LOW                        ; 1                           ; Untyped                         ;
; E2_LOW                        ; 1                           ; Untyped                         ;
; E3_LOW                        ; 1                           ; Untyped                         ;
; L0_INITIAL                    ; 1                           ; Untyped                         ;
; L1_INITIAL                    ; 1                           ; Untyped                         ;
; G0_INITIAL                    ; 1                           ; Untyped                         ;
; G1_INITIAL                    ; 1                           ; Untyped                         ;
; G2_INITIAL                    ; 1                           ; Untyped                         ;
; G3_INITIAL                    ; 1                           ; Untyped                         ;
; E0_INITIAL                    ; 1                           ; Untyped                         ;
; E1_INITIAL                    ; 1                           ; Untyped                         ;
; E2_INITIAL                    ; 1                           ; Untyped                         ;
; E3_INITIAL                    ; 1                           ; Untyped                         ;
; L0_MODE                       ; BYPASS                      ; Untyped                         ;
; L1_MODE                       ; BYPASS                      ; Untyped                         ;
; G0_MODE                       ; BYPASS                      ; Untyped                         ;
; G1_MODE                       ; BYPASS                      ; Untyped                         ;
; G2_MODE                       ; BYPASS                      ; Untyped                         ;
; G3_MODE                       ; BYPASS                      ; Untyped                         ;
; E0_MODE                       ; BYPASS                      ; Untyped                         ;
; E1_MODE                       ; BYPASS                      ; Untyped                         ;
; E2_MODE                       ; BYPASS                      ; Untyped                         ;
; E3_MODE                       ; BYPASS                      ; Untyped                         ;
; L0_PH                         ; 0                           ; Untyped                         ;
; L1_PH                         ; 0                           ; Untyped                         ;
; G0_PH                         ; 0                           ; Untyped                         ;
; G1_PH                         ; 0                           ; Untyped                         ;
; G2_PH                         ; 0                           ; Untyped                         ;
; G3_PH                         ; 0                           ; Untyped                         ;
; E0_PH                         ; 0                           ; Untyped                         ;
; E1_PH                         ; 0                           ; Untyped                         ;
; E2_PH                         ; 0                           ; Untyped                         ;
; E3_PH                         ; 0                           ; Untyped                         ;
; M_PH                          ; 0                           ; Untyped                         ;
; C1_USE_CASC_IN                ; OFF                         ; Untyped                         ;
; C2_USE_CASC_IN                ; OFF                         ; Untyped                         ;
; C3_USE_CASC_IN                ; OFF                         ; Untyped                         ;
; C4_USE_CASC_IN                ; OFF                         ; Untyped                         ;
; C5_USE_CASC_IN                ; OFF                         ; Untyped                         ;
; C6_USE_CASC_IN                ; OFF                         ; Untyped                         ;
; C7_USE_CASC_IN                ; OFF                         ; Untyped                         ;
; C8_USE_CASC_IN                ; OFF                         ; Untyped                         ;
; C9_USE_CASC_IN                ; OFF                         ; Untyped                         ;
; CLK0_COUNTER                  ; G0                          ; Untyped                         ;
; CLK1_COUNTER                  ; G0                          ; Untyped                         ;
; CLK2_COUNTER                  ; G0                          ; Untyped                         ;
; CLK3_COUNTER                  ; G0                          ; Untyped                         ;
; CLK4_COUNTER                  ; G0                          ; Untyped                         ;
; CLK5_COUNTER                  ; G0                          ; Untyped                         ;
; CLK6_COUNTER                  ; E0                          ; Untyped                         ;
; CLK7_COUNTER                  ; E1                          ; Untyped                         ;
; CLK8_COUNTER                  ; E2                          ; Untyped                         ;
; CLK9_COUNTER                  ; E3                          ; Untyped                         ;
; L0_TIME_DELAY                 ; 0                           ; Untyped                         ;
; L1_TIME_DELAY                 ; 0                           ; Untyped                         ;
; G0_TIME_DELAY                 ; 0                           ; Untyped                         ;
; G1_TIME_DELAY                 ; 0                           ; Untyped                         ;
; G2_TIME_DELAY                 ; 0                           ; Untyped                         ;
; G3_TIME_DELAY                 ; 0                           ; Untyped                         ;
; E0_TIME_DELAY                 ; 0                           ; Untyped                         ;
; E1_TIME_DELAY                 ; 0                           ; Untyped                         ;
; E2_TIME_DELAY                 ; 0                           ; Untyped                         ;
; E3_TIME_DELAY                 ; 0                           ; Untyped                         ;
; M_TIME_DELAY                  ; 0                           ; Untyped                         ;
; N_TIME_DELAY                  ; 0                           ; Untyped                         ;
; EXTCLK3_COUNTER               ; E3                          ; Untyped                         ;
; EXTCLK2_COUNTER               ; E2                          ; Untyped                         ;
; EXTCLK1_COUNTER               ; E1                          ; Untyped                         ;
; EXTCLK0_COUNTER               ; E0                          ; Untyped                         ;
; ENABLE0_COUNTER               ; L0                          ; Untyped                         ;
; ENABLE1_COUNTER               ; L0                          ; Untyped                         ;
; CHARGE_PUMP_CURRENT           ; 2                           ; Untyped                         ;
; LOOP_FILTER_R                 ;  1.000000                   ; Untyped                         ;
; LOOP_FILTER_C                 ; 5                           ; Untyped                         ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                        ; Untyped                         ;
; LOOP_FILTER_R_BITS            ; 9999                        ; Untyped                         ;
; LOOP_FILTER_C_BITS            ; 9999                        ; Untyped                         ;
; VCO_POST_SCALE                ; 0                           ; Untyped                         ;
; CLK2_OUTPUT_FREQUENCY         ; 0                           ; Untyped                         ;
; CLK1_OUTPUT_FREQUENCY         ; 0                           ; Untyped                         ;
; CLK0_OUTPUT_FREQUENCY         ; 0                           ; Untyped                         ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E                ; Untyped                         ;
; PORT_CLKENA0                  ; PORT_UNUSED                 ; Untyped                         ;
; PORT_CLKENA1                  ; PORT_UNUSED                 ; Untyped                         ;
; PORT_CLKENA2                  ; PORT_UNUSED                 ; Untyped                         ;
; PORT_CLKENA3                  ; PORT_UNUSED                 ; Untyped                         ;
; PORT_CLKENA4                  ; PORT_UNUSED                 ; Untyped                         ;
; PORT_CLKENA5                  ; PORT_UNUSED                 ; Untyped                         ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY           ; Untyped                         ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY           ; Untyped                         ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY           ; Untyped                         ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY           ; Untyped                         ;
; PORT_EXTCLK0                  ; PORT_UNUSED                 ; Untyped                         ;
; PORT_EXTCLK1                  ; PORT_UNUSED                 ; Untyped                         ;
; PORT_EXTCLK2                  ; PORT_UNUSED                 ; Untyped                         ;
; PORT_EXTCLK3                  ; PORT_UNUSED                 ; Untyped                         ;
; PORT_CLKBAD0                  ; PORT_UNUSED                 ; Untyped                         ;
; PORT_CLKBAD1                  ; PORT_UNUSED                 ; Untyped                         ;
; PORT_CLK0                     ; PORT_USED                   ; Untyped                         ;
; PORT_CLK1                     ; PORT_UNUSED                 ; Untyped                         ;
; PORT_CLK2                     ; PORT_UNUSED                 ; Untyped                         ;
; PORT_CLK3                     ; PORT_UNUSED                 ; Untyped                         ;
; PORT_CLK4                     ; PORT_UNUSED                 ; Untyped                         ;
; PORT_CLK5                     ; PORT_UNUSED                 ; Untyped                         ;
; PORT_CLK6                     ; PORT_UNUSED                 ; Untyped                         ;
; PORT_CLK7                     ; PORT_UNUSED                 ; Untyped                         ;
; PORT_CLK8                     ; PORT_UNUSED                 ; Untyped                         ;
; PORT_CLK9                     ; PORT_UNUSED                 ; Untyped                         ;
; PORT_SCANDATA                 ; PORT_UNUSED                 ; Untyped                         ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                 ; Untyped                         ;
; PORT_SCANDONE                 ; PORT_UNUSED                 ; Untyped                         ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY           ; Untyped                         ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY           ; Untyped                         ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                 ; Untyped                         ;
; PORT_CLKLOSS                  ; PORT_UNUSED                 ; Untyped                         ;
; PORT_INCLK1                   ; PORT_UNUSED                 ; Untyped                         ;
; PORT_INCLK0                   ; PORT_USED                   ; Untyped                         ;
; PORT_FBIN                     ; PORT_UNUSED                 ; Untyped                         ;
; PORT_PLLENA                   ; PORT_UNUSED                 ; Untyped                         ;
; PORT_CLKSWITCH                ; PORT_UNUSED                 ; Untyped                         ;
; PORT_ARESET                   ; PORT_USED                   ; Untyped                         ;
; PORT_PFDENA                   ; PORT_UNUSED                 ; Untyped                         ;
; PORT_SCANCLK                  ; PORT_UNUSED                 ; Untyped                         ;
; PORT_SCANACLR                 ; PORT_UNUSED                 ; Untyped                         ;
; PORT_SCANREAD                 ; PORT_UNUSED                 ; Untyped                         ;
; PORT_SCANWRITE                ; PORT_UNUSED                 ; Untyped                         ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY           ; Untyped                         ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY           ; Untyped                         ;
; PORT_LOCKED                   ; PORT_USED                   ; Untyped                         ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                 ; Untyped                         ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY           ; Untyped                         ;
; PORT_PHASEDONE                ; PORT_UNUSED                 ; Untyped                         ;
; PORT_PHASESTEP                ; PORT_UNUSED                 ; Untyped                         ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                 ; Untyped                         ;
; PORT_SCANCLKENA               ; PORT_UNUSED                 ; Untyped                         ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                 ; Untyped                         ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY           ; Untyped                         ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY           ; Untyped                         ;
; M_TEST_SOURCE                 ; 5                           ; Untyped                         ;
; C0_TEST_SOURCE                ; 5                           ; Untyped                         ;
; C1_TEST_SOURCE                ; 5                           ; Untyped                         ;
; C2_TEST_SOURCE                ; 5                           ; Untyped                         ;
; C3_TEST_SOURCE                ; 5                           ; Untyped                         ;
; C4_TEST_SOURCE                ; 5                           ; Untyped                         ;
; C5_TEST_SOURCE                ; 5                           ; Untyped                         ;
; C6_TEST_SOURCE                ; 5                           ; Untyped                         ;
; C7_TEST_SOURCE                ; 5                           ; Untyped                         ;
; C8_TEST_SOURCE                ; 5                           ; Untyped                         ;
; C9_TEST_SOURCE                ; 5                           ; Untyped                         ;
; CBXI_PARAMETER                ; PLL_30MHz_altpll            ; Untyped                         ;
; VCO_FREQUENCY_CONTROL         ; AUTO                        ; Untyped                         ;
; VCO_PHASE_SHIFT_STEP          ; 0                           ; Untyped                         ;
; WIDTH_CLOCK                   ; 5                           ; Signed Integer                  ;
; WIDTH_PHASECOUNTERSELECT      ; 4                           ; Untyped                         ;
; USING_FBMIMICBIDIR_PORT       ; OFF                         ; Untyped                         ;
; DEVICE_FAMILY                 ; Cyclone IV E                ; Untyped                         ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                      ; Untyped                         ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                         ; Untyped                         ;
; AUTO_CARRY_CHAINS             ; ON                          ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS          ; OFF                         ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS           ; ON                          ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS        ; OFF                         ; IGNORE_CASCADE                  ;
+-------------------------------+-----------------------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CicInterpM5:in2 ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; RRRR           ; 640   ; Signed Integer                      ;
; IBITS          ; 24    ; Signed Integer                      ;
; OBITS          ; 17    ; Signed Integer                      ;
; GBITS          ; 38    ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpl_cordic:cordic_inst ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; IN_WIDTH       ; 17    ; Signed Integer                             ;
; EXTRA_BITS     ; 5     ; Signed Integer                             ;
; OUT_WIDTH      ; 24    ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: General_CC:General_CC_inst ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; port           ; 1024  ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: High_Priority_CC:High_Priority_CC_inst ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; port           ; 1027  ; Signed Integer                                             ;
; NR             ; 8     ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Tx_specific_CC:Tx_specific_CC_inst ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; port           ; 1026  ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Rx_specific_CC:Rx_specific_CC_inst ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; port           ; 1025  ; Signed Integer                                         ;
; NR             ; 8     ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cdc_mcp:Tx1_freq ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; SIZE           ; 32    ; Signed Integer                       ;
; TPD            ; 0.5   ; Signed Float                         ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cdc_mcp:Tx1_freq|cdc_sync:rdy ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; SIZE           ; 1     ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cdc_mcp:Tx1_freq|pulsegen:pls ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; TPD            ; 0.7   ; Signed Float                                      ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cdc_mcp:Tx1_freq|cdc_sync:ack ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; SIZE           ; 1     ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cdc_mcp:Mux_inst ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; SIZE           ; 8     ; Signed Integer                       ;
; TPD            ; 0.5   ; Signed Float                         ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cdc_mcp:Mux_inst|cdc_sync:rdy ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; SIZE           ; 1     ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cdc_mcp:Mux_inst|pulsegen:pls ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; TPD            ; 0.7   ; Signed Float                                      ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cdc_mcp:Mux_inst|cdc_sync:ack ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; SIZE           ; 1     ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cdc_sync:SPI_Alex ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; SIZE           ; 48    ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cdc_sync:cdc_sync_ALL ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; SIZE           ; 32    ; Signed Integer                            ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CC_encoder:CC_encoder_inst ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; update_rate    ; 50    ; Signed Integer                                 ;
; NR             ; 8     ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: debounce:de_PTT ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; counter_bits   ; 17    ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: debounce:de_DOT ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; counter_bits   ; 17    ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: debounce:de_DASH ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; counter_bits   ; 17    ; Signed Integer                       ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: debounce:de_IO5 ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; counter_bits   ; 17    ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: debounce:de_IO8 ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; counter_bits   ; 17    ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: C122_PLL:PLL_inst|altpll:altpll_component ;
+-------------------------------+----------------------------+---------------------------+
; Parameter Name                ; Value                      ; Type                      ;
+-------------------------------+----------------------------+---------------------------+
; OPERATION_MODE                ; NORMAL                     ; Untyped                   ;
; PLL_TYPE                      ; AUTO                       ; Untyped                   ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=C122_PLL ; Untyped                   ;
; QUALIFY_CONF_DONE             ; OFF                        ; Untyped                   ;
; COMPENSATE_CLOCK              ; CLK0                       ; Untyped                   ;
; SCAN_CHAIN                    ; LONG                       ; Untyped                   ;
; PRIMARY_CLOCK                 ; INCLK0                     ; Untyped                   ;
; INCLK0_INPUT_FREQUENCY        ; 8138                       ; Signed Integer            ;
; INCLK1_INPUT_FREQUENCY        ; 0                          ; Untyped                   ;
; GATE_LOCK_SIGNAL              ; NO                         ; Untyped                   ;
; GATE_LOCK_COUNTER             ; 0                          ; Untyped                   ;
; LOCK_HIGH                     ; 1                          ; Untyped                   ;
; LOCK_LOW                      ; 1                          ; Untyped                   ;
; VALID_LOCK_MULTIPLIER         ; 1                          ; Untyped                   ;
; INVALID_LOCK_MULTIPLIER       ; 5                          ; Untyped                   ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                        ; Untyped                   ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                        ; Untyped                   ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                        ; Untyped                   ;
; SKIP_VCO                      ; OFF                        ; Untyped                   ;
; SWITCH_OVER_COUNTER           ; 0                          ; Untyped                   ;
; SWITCH_OVER_TYPE              ; AUTO                       ; Untyped                   ;
; FEEDBACK_SOURCE               ; EXTCLK0                    ; Untyped                   ;
; BANDWIDTH                     ; 0                          ; Untyped                   ;
; BANDWIDTH_TYPE                ; AUTO                       ; Untyped                   ;
; SPREAD_FREQUENCY              ; 0                          ; Untyped                   ;
; DOWN_SPREAD                   ; 0                          ; Untyped                   ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                        ; Untyped                   ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                        ; Untyped                   ;
; CLK9_MULTIPLY_BY              ; 0                          ; Untyped                   ;
; CLK8_MULTIPLY_BY              ; 0                          ; Untyped                   ;
; CLK7_MULTIPLY_BY              ; 0                          ; Untyped                   ;
; CLK6_MULTIPLY_BY              ; 0                          ; Untyped                   ;
; CLK5_MULTIPLY_BY              ; 1                          ; Untyped                   ;
; CLK4_MULTIPLY_BY              ; 1                          ; Untyped                   ;
; CLK3_MULTIPLY_BY              ; 1                          ; Untyped                   ;
; CLK2_MULTIPLY_BY              ; 1                          ; Untyped                   ;
; CLK1_MULTIPLY_BY              ; 1                          ; Untyped                   ;
; CLK0_MULTIPLY_BY              ; 125                        ; Signed Integer            ;
; CLK9_DIVIDE_BY                ; 0                          ; Untyped                   ;
; CLK8_DIVIDE_BY                ; 0                          ; Untyped                   ;
; CLK7_DIVIDE_BY                ; 0                          ; Untyped                   ;
; CLK6_DIVIDE_BY                ; 0                          ; Untyped                   ;
; CLK5_DIVIDE_BY                ; 1                          ; Untyped                   ;
; CLK4_DIVIDE_BY                ; 1                          ; Untyped                   ;
; CLK3_DIVIDE_BY                ; 1                          ; Untyped                   ;
; CLK2_DIVIDE_BY                ; 1                          ; Untyped                   ;
; CLK1_DIVIDE_BY                ; 1                          ; Untyped                   ;
; CLK0_DIVIDE_BY                ; 1536                       ; Signed Integer            ;
; CLK9_PHASE_SHIFT              ; 0                          ; Untyped                   ;
; CLK8_PHASE_SHIFT              ; 0                          ; Untyped                   ;
; CLK7_PHASE_SHIFT              ; 0                          ; Untyped                   ;
; CLK6_PHASE_SHIFT              ; 0                          ; Untyped                   ;
; CLK5_PHASE_SHIFT              ; 0                          ; Untyped                   ;
; CLK4_PHASE_SHIFT              ; 0                          ; Untyped                   ;
; CLK3_PHASE_SHIFT              ; 0                          ; Untyped                   ;
; CLK2_PHASE_SHIFT              ; 0                          ; Untyped                   ;
; CLK1_PHASE_SHIFT              ; 0                          ; Untyped                   ;
; CLK0_PHASE_SHIFT              ; 0                          ; Untyped                   ;
; CLK5_TIME_DELAY               ; 0                          ; Untyped                   ;
; CLK4_TIME_DELAY               ; 0                          ; Untyped                   ;
; CLK3_TIME_DELAY               ; 0                          ; Untyped                   ;
; CLK2_TIME_DELAY               ; 0                          ; Untyped                   ;
; CLK1_TIME_DELAY               ; 0                          ; Untyped                   ;
; CLK0_TIME_DELAY               ; 0                          ; Untyped                   ;
; CLK9_DUTY_CYCLE               ; 50                         ; Untyped                   ;
; CLK8_DUTY_CYCLE               ; 50                         ; Untyped                   ;
; CLK7_DUTY_CYCLE               ; 50                         ; Untyped                   ;
; CLK6_DUTY_CYCLE               ; 50                         ; Untyped                   ;
; CLK5_DUTY_CYCLE               ; 50                         ; Untyped                   ;
; CLK4_DUTY_CYCLE               ; 50                         ; Untyped                   ;
; CLK3_DUTY_CYCLE               ; 50                         ; Untyped                   ;
; CLK2_DUTY_CYCLE               ; 50                         ; Untyped                   ;
; CLK1_DUTY_CYCLE               ; 50                         ; Untyped                   ;
; CLK0_DUTY_CYCLE               ; 50                         ; Signed Integer            ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                   ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                   ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                   ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                   ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                   ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                   ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                   ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                   ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                   ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                   ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                   ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                   ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                   ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                   ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                   ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                   ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                   ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                   ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                   ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                   ;
; LOCK_WINDOW_UI                ;  0.05                      ; Untyped                   ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                     ; Untyped                   ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                     ; Untyped                   ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                     ; Untyped                   ;
; DPA_MULTIPLY_BY               ; 0                          ; Untyped                   ;
; DPA_DIVIDE_BY                 ; 1                          ; Untyped                   ;
; DPA_DIVIDER                   ; 0                          ; Untyped                   ;
; EXTCLK3_MULTIPLY_BY           ; 1                          ; Untyped                   ;
; EXTCLK2_MULTIPLY_BY           ; 1                          ; Untyped                   ;
; EXTCLK1_MULTIPLY_BY           ; 1                          ; Untyped                   ;
; EXTCLK0_MULTIPLY_BY           ; 1                          ; Untyped                   ;
; EXTCLK3_DIVIDE_BY             ; 1                          ; Untyped                   ;
; EXTCLK2_DIVIDE_BY             ; 1                          ; Untyped                   ;
; EXTCLK1_DIVIDE_BY             ; 1                          ; Untyped                   ;
; EXTCLK0_DIVIDE_BY             ; 1                          ; Untyped                   ;
; EXTCLK3_PHASE_SHIFT           ; 0                          ; Untyped                   ;
; EXTCLK2_PHASE_SHIFT           ; 0                          ; Untyped                   ;
; EXTCLK1_PHASE_SHIFT           ; 0                          ; Untyped                   ;
; EXTCLK0_PHASE_SHIFT           ; 0                          ; Untyped                   ;
; EXTCLK3_TIME_DELAY            ; 0                          ; Untyped                   ;
; EXTCLK2_TIME_DELAY            ; 0                          ; Untyped                   ;
; EXTCLK1_TIME_DELAY            ; 0                          ; Untyped                   ;
; EXTCLK0_TIME_DELAY            ; 0                          ; Untyped                   ;
; EXTCLK3_DUTY_CYCLE            ; 50                         ; Untyped                   ;
; EXTCLK2_DUTY_CYCLE            ; 50                         ; Untyped                   ;
; EXTCLK1_DUTY_CYCLE            ; 50                         ; Untyped                   ;
; EXTCLK0_DUTY_CYCLE            ; 50                         ; Untyped                   ;
; VCO_MULTIPLY_BY               ; 0                          ; Untyped                   ;
; VCO_DIVIDE_BY                 ; 0                          ; Untyped                   ;
; SCLKOUT0_PHASE_SHIFT          ; 0                          ; Untyped                   ;
; SCLKOUT1_PHASE_SHIFT          ; 0                          ; Untyped                   ;
; VCO_MIN                       ; 0                          ; Untyped                   ;
; VCO_MAX                       ; 0                          ; Untyped                   ;
; VCO_CENTER                    ; 0                          ; Untyped                   ;
; PFD_MIN                       ; 0                          ; Untyped                   ;
; PFD_MAX                       ; 0                          ; Untyped                   ;
; M_INITIAL                     ; 0                          ; Untyped                   ;
; M                             ; 0                          ; Untyped                   ;
; N                             ; 1                          ; Untyped                   ;
; M2                            ; 1                          ; Untyped                   ;
; N2                            ; 1                          ; Untyped                   ;
; SS                            ; 1                          ; Untyped                   ;
; C0_HIGH                       ; 0                          ; Untyped                   ;
; C1_HIGH                       ; 0                          ; Untyped                   ;
; C2_HIGH                       ; 0                          ; Untyped                   ;
; C3_HIGH                       ; 0                          ; Untyped                   ;
; C4_HIGH                       ; 0                          ; Untyped                   ;
; C5_HIGH                       ; 0                          ; Untyped                   ;
; C6_HIGH                       ; 0                          ; Untyped                   ;
; C7_HIGH                       ; 0                          ; Untyped                   ;
; C8_HIGH                       ; 0                          ; Untyped                   ;
; C9_HIGH                       ; 0                          ; Untyped                   ;
; C0_LOW                        ; 0                          ; Untyped                   ;
; C1_LOW                        ; 0                          ; Untyped                   ;
; C2_LOW                        ; 0                          ; Untyped                   ;
; C3_LOW                        ; 0                          ; Untyped                   ;
; C4_LOW                        ; 0                          ; Untyped                   ;
; C5_LOW                        ; 0                          ; Untyped                   ;
; C6_LOW                        ; 0                          ; Untyped                   ;
; C7_LOW                        ; 0                          ; Untyped                   ;
; C8_LOW                        ; 0                          ; Untyped                   ;
; C9_LOW                        ; 0                          ; Untyped                   ;
; C0_INITIAL                    ; 0                          ; Untyped                   ;
; C1_INITIAL                    ; 0                          ; Untyped                   ;
; C2_INITIAL                    ; 0                          ; Untyped                   ;
; C3_INITIAL                    ; 0                          ; Untyped                   ;
; C4_INITIAL                    ; 0                          ; Untyped                   ;
; C5_INITIAL                    ; 0                          ; Untyped                   ;
; C6_INITIAL                    ; 0                          ; Untyped                   ;
; C7_INITIAL                    ; 0                          ; Untyped                   ;
; C8_INITIAL                    ; 0                          ; Untyped                   ;
; C9_INITIAL                    ; 0                          ; Untyped                   ;
; C0_MODE                       ; BYPASS                     ; Untyped                   ;
; C1_MODE                       ; BYPASS                     ; Untyped                   ;
; C2_MODE                       ; BYPASS                     ; Untyped                   ;
; C3_MODE                       ; BYPASS                     ; Untyped                   ;
; C4_MODE                       ; BYPASS                     ; Untyped                   ;
; C5_MODE                       ; BYPASS                     ; Untyped                   ;
; C6_MODE                       ; BYPASS                     ; Untyped                   ;
; C7_MODE                       ; BYPASS                     ; Untyped                   ;
; C8_MODE                       ; BYPASS                     ; Untyped                   ;
; C9_MODE                       ; BYPASS                     ; Untyped                   ;
; C0_PH                         ; 0                          ; Untyped                   ;
; C1_PH                         ; 0                          ; Untyped                   ;
; C2_PH                         ; 0                          ; Untyped                   ;
; C3_PH                         ; 0                          ; Untyped                   ;
; C4_PH                         ; 0                          ; Untyped                   ;
; C5_PH                         ; 0                          ; Untyped                   ;
; C6_PH                         ; 0                          ; Untyped                   ;
; C7_PH                         ; 0                          ; Untyped                   ;
; C8_PH                         ; 0                          ; Untyped                   ;
; C9_PH                         ; 0                          ; Untyped                   ;
; L0_HIGH                       ; 1                          ; Untyped                   ;
; L1_HIGH                       ; 1                          ; Untyped                   ;
; G0_HIGH                       ; 1                          ; Untyped                   ;
; G1_HIGH                       ; 1                          ; Untyped                   ;
; G2_HIGH                       ; 1                          ; Untyped                   ;
; G3_HIGH                       ; 1                          ; Untyped                   ;
; E0_HIGH                       ; 1                          ; Untyped                   ;
; E1_HIGH                       ; 1                          ; Untyped                   ;
; E2_HIGH                       ; 1                          ; Untyped                   ;
; E3_HIGH                       ; 1                          ; Untyped                   ;
; L0_LOW                        ; 1                          ; Untyped                   ;
; L1_LOW                        ; 1                          ; Untyped                   ;
; G0_LOW                        ; 1                          ; Untyped                   ;
; G1_LOW                        ; 1                          ; Untyped                   ;
; G2_LOW                        ; 1                          ; Untyped                   ;
; G3_LOW                        ; 1                          ; Untyped                   ;
; E0_LOW                        ; 1                          ; Untyped                   ;
; E1_LOW                        ; 1                          ; Untyped                   ;
; E2_LOW                        ; 1                          ; Untyped                   ;
; E3_LOW                        ; 1                          ; Untyped                   ;
; L0_INITIAL                    ; 1                          ; Untyped                   ;
; L1_INITIAL                    ; 1                          ; Untyped                   ;
; G0_INITIAL                    ; 1                          ; Untyped                   ;
; G1_INITIAL                    ; 1                          ; Untyped                   ;
; G2_INITIAL                    ; 1                          ; Untyped                   ;
; G3_INITIAL                    ; 1                          ; Untyped                   ;
; E0_INITIAL                    ; 1                          ; Untyped                   ;
; E1_INITIAL                    ; 1                          ; Untyped                   ;
; E2_INITIAL                    ; 1                          ; Untyped                   ;
; E3_INITIAL                    ; 1                          ; Untyped                   ;
; L0_MODE                       ; BYPASS                     ; Untyped                   ;
; L1_MODE                       ; BYPASS                     ; Untyped                   ;
; G0_MODE                       ; BYPASS                     ; Untyped                   ;
; G1_MODE                       ; BYPASS                     ; Untyped                   ;
; G2_MODE                       ; BYPASS                     ; Untyped                   ;
; G3_MODE                       ; BYPASS                     ; Untyped                   ;
; E0_MODE                       ; BYPASS                     ; Untyped                   ;
; E1_MODE                       ; BYPASS                     ; Untyped                   ;
; E2_MODE                       ; BYPASS                     ; Untyped                   ;
; E3_MODE                       ; BYPASS                     ; Untyped                   ;
; L0_PH                         ; 0                          ; Untyped                   ;
; L1_PH                         ; 0                          ; Untyped                   ;
; G0_PH                         ; 0                          ; Untyped                   ;
; G1_PH                         ; 0                          ; Untyped                   ;
; G2_PH                         ; 0                          ; Untyped                   ;
; G3_PH                         ; 0                          ; Untyped                   ;
; E0_PH                         ; 0                          ; Untyped                   ;
; E1_PH                         ; 0                          ; Untyped                   ;
; E2_PH                         ; 0                          ; Untyped                   ;
; E3_PH                         ; 0                          ; Untyped                   ;
; M_PH                          ; 0                          ; Untyped                   ;
; C1_USE_CASC_IN                ; OFF                        ; Untyped                   ;
; C2_USE_CASC_IN                ; OFF                        ; Untyped                   ;
; C3_USE_CASC_IN                ; OFF                        ; Untyped                   ;
; C4_USE_CASC_IN                ; OFF                        ; Untyped                   ;
; C5_USE_CASC_IN                ; OFF                        ; Untyped                   ;
; C6_USE_CASC_IN                ; OFF                        ; Untyped                   ;
; C7_USE_CASC_IN                ; OFF                        ; Untyped                   ;
; C8_USE_CASC_IN                ; OFF                        ; Untyped                   ;
; C9_USE_CASC_IN                ; OFF                        ; Untyped                   ;
; CLK0_COUNTER                  ; G0                         ; Untyped                   ;
; CLK1_COUNTER                  ; G0                         ; Untyped                   ;
; CLK2_COUNTER                  ; G0                         ; Untyped                   ;
; CLK3_COUNTER                  ; G0                         ; Untyped                   ;
; CLK4_COUNTER                  ; G0                         ; Untyped                   ;
; CLK5_COUNTER                  ; G0                         ; Untyped                   ;
; CLK6_COUNTER                  ; E0                         ; Untyped                   ;
; CLK7_COUNTER                  ; E1                         ; Untyped                   ;
; CLK8_COUNTER                  ; E2                         ; Untyped                   ;
; CLK9_COUNTER                  ; E3                         ; Untyped                   ;
; L0_TIME_DELAY                 ; 0                          ; Untyped                   ;
; L1_TIME_DELAY                 ; 0                          ; Untyped                   ;
; G0_TIME_DELAY                 ; 0                          ; Untyped                   ;
; G1_TIME_DELAY                 ; 0                          ; Untyped                   ;
; G2_TIME_DELAY                 ; 0                          ; Untyped                   ;
; G3_TIME_DELAY                 ; 0                          ; Untyped                   ;
; E0_TIME_DELAY                 ; 0                          ; Untyped                   ;
; E1_TIME_DELAY                 ; 0                          ; Untyped                   ;
; E2_TIME_DELAY                 ; 0                          ; Untyped                   ;
; E3_TIME_DELAY                 ; 0                          ; Untyped                   ;
; M_TIME_DELAY                  ; 0                          ; Untyped                   ;
; N_TIME_DELAY                  ; 0                          ; Untyped                   ;
; EXTCLK3_COUNTER               ; E3                         ; Untyped                   ;
; EXTCLK2_COUNTER               ; E2                         ; Untyped                   ;
; EXTCLK1_COUNTER               ; E1                         ; Untyped                   ;
; EXTCLK0_COUNTER               ; E0                         ; Untyped                   ;
; ENABLE0_COUNTER               ; L0                         ; Untyped                   ;
; ENABLE1_COUNTER               ; L0                         ; Untyped                   ;
; CHARGE_PUMP_CURRENT           ; 2                          ; Untyped                   ;
; LOOP_FILTER_R                 ;  1.000000                  ; Untyped                   ;
; LOOP_FILTER_C                 ; 5                          ; Untyped                   ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                       ; Untyped                   ;
; LOOP_FILTER_R_BITS            ; 9999                       ; Untyped                   ;
; LOOP_FILTER_C_BITS            ; 9999                       ; Untyped                   ;
; VCO_POST_SCALE                ; 0                          ; Untyped                   ;
; CLK2_OUTPUT_FREQUENCY         ; 0                          ; Untyped                   ;
; CLK1_OUTPUT_FREQUENCY         ; 0                          ; Untyped                   ;
; CLK0_OUTPUT_FREQUENCY         ; 0                          ; Untyped                   ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E               ; Untyped                   ;
; PORT_CLKENA0                  ; PORT_UNUSED                ; Untyped                   ;
; PORT_CLKENA1                  ; PORT_UNUSED                ; Untyped                   ;
; PORT_CLKENA2                  ; PORT_UNUSED                ; Untyped                   ;
; PORT_CLKENA3                  ; PORT_UNUSED                ; Untyped                   ;
; PORT_CLKENA4                  ; PORT_UNUSED                ; Untyped                   ;
; PORT_CLKENA5                  ; PORT_UNUSED                ; Untyped                   ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY          ; Untyped                   ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY          ; Untyped                   ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY          ; Untyped                   ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY          ; Untyped                   ;
; PORT_EXTCLK0                  ; PORT_UNUSED                ; Untyped                   ;
; PORT_EXTCLK1                  ; PORT_UNUSED                ; Untyped                   ;
; PORT_EXTCLK2                  ; PORT_UNUSED                ; Untyped                   ;
; PORT_EXTCLK3                  ; PORT_UNUSED                ; Untyped                   ;
; PORT_CLKBAD0                  ; PORT_UNUSED                ; Untyped                   ;
; PORT_CLKBAD1                  ; PORT_UNUSED                ; Untyped                   ;
; PORT_CLK0                     ; PORT_USED                  ; Untyped                   ;
; PORT_CLK1                     ; PORT_UNUSED                ; Untyped                   ;
; PORT_CLK2                     ; PORT_UNUSED                ; Untyped                   ;
; PORT_CLK3                     ; PORT_UNUSED                ; Untyped                   ;
; PORT_CLK4                     ; PORT_UNUSED                ; Untyped                   ;
; PORT_CLK5                     ; PORT_UNUSED                ; Untyped                   ;
; PORT_CLK6                     ; PORT_UNUSED                ; Untyped                   ;
; PORT_CLK7                     ; PORT_UNUSED                ; Untyped                   ;
; PORT_CLK8                     ; PORT_UNUSED                ; Untyped                   ;
; PORT_CLK9                     ; PORT_UNUSED                ; Untyped                   ;
; PORT_SCANDATA                 ; PORT_UNUSED                ; Untyped                   ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                ; Untyped                   ;
; PORT_SCANDONE                 ; PORT_UNUSED                ; Untyped                   ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY          ; Untyped                   ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY          ; Untyped                   ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                ; Untyped                   ;
; PORT_CLKLOSS                  ; PORT_UNUSED                ; Untyped                   ;
; PORT_INCLK1                   ; PORT_UNUSED                ; Untyped                   ;
; PORT_INCLK0                   ; PORT_USED                  ; Untyped                   ;
; PORT_FBIN                     ; PORT_UNUSED                ; Untyped                   ;
; PORT_PLLENA                   ; PORT_UNUSED                ; Untyped                   ;
; PORT_CLKSWITCH                ; PORT_UNUSED                ; Untyped                   ;
; PORT_ARESET                   ; PORT_USED                  ; Untyped                   ;
; PORT_PFDENA                   ; PORT_UNUSED                ; Untyped                   ;
; PORT_SCANCLK                  ; PORT_UNUSED                ; Untyped                   ;
; PORT_SCANACLR                 ; PORT_UNUSED                ; Untyped                   ;
; PORT_SCANREAD                 ; PORT_UNUSED                ; Untyped                   ;
; PORT_SCANWRITE                ; PORT_UNUSED                ; Untyped                   ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY          ; Untyped                   ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY          ; Untyped                   ;
; PORT_LOCKED                   ; PORT_USED                  ; Untyped                   ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                ; Untyped                   ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY          ; Untyped                   ;
; PORT_PHASEDONE                ; PORT_UNUSED                ; Untyped                   ;
; PORT_PHASESTEP                ; PORT_UNUSED                ; Untyped                   ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                ; Untyped                   ;
; PORT_SCANCLKENA               ; PORT_UNUSED                ; Untyped                   ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                ; Untyped                   ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY          ; Untyped                   ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY          ; Untyped                   ;
; M_TEST_SOURCE                 ; 5                          ; Untyped                   ;
; C0_TEST_SOURCE                ; 5                          ; Untyped                   ;
; C1_TEST_SOURCE                ; 5                          ; Untyped                   ;
; C2_TEST_SOURCE                ; 5                          ; Untyped                   ;
; C3_TEST_SOURCE                ; 5                          ; Untyped                   ;
; C4_TEST_SOURCE                ; 5                          ; Untyped                   ;
; C5_TEST_SOURCE                ; 5                          ; Untyped                   ;
; C6_TEST_SOURCE                ; 5                          ; Untyped                   ;
; C7_TEST_SOURCE                ; 5                          ; Untyped                   ;
; C8_TEST_SOURCE                ; 5                          ; Untyped                   ;
; C9_TEST_SOURCE                ; 5                          ; Untyped                   ;
; CBXI_PARAMETER                ; C122_PLL_altpll            ; Untyped                   ;
; VCO_FREQUENCY_CONTROL         ; AUTO                       ; Untyped                   ;
; VCO_PHASE_SHIFT_STEP          ; 0                          ; Untyped                   ;
; WIDTH_CLOCK                   ; 5                          ; Signed Integer            ;
; WIDTH_PHASECOUNTERSELECT      ; 4                          ; Untyped                   ;
; USING_FBMIMICBIDIR_PORT       ; OFF                        ; Untyped                   ;
; DEVICE_FAMILY                 ; Cyclone IV E               ; Untyped                   ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                     ; Untyped                   ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                        ; Untyped                   ;
; AUTO_CARRY_CHAINS             ; ON                         ; AUTO_CARRY                ;
; IGNORE_CARRY_BUFFERS          ; OFF                        ; IGNORE_CARRY              ;
; AUTO_CASCADE_CHAINS           ; ON                         ; AUTO_CASCADE              ;
; IGNORE_CASCADE_BUFFERS        ; OFF                        ; IGNORE_CASCADE            ;
+-------------------------------+----------------------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: network:network_inst|cdc_sync:cdc_sync_inst8|altshift_taps:q1_rtl_0 ;
+----------------+----------------+------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                               ;
+----------------+----------------+------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                            ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                                            ;
; TAP_DISTANCE   ; 3              ; Untyped                                                                            ;
; WIDTH          ; 128            ; Untyped                                                                            ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                            ;
; CBXI_PARAMETER ; shift_taps_08m ; Untyped                                                                            ;
+----------------+----------------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: iambic:iambic_inst|lpm_divide:Div0 ;
+------------------------+----------------+-------------------------------------------+
; Parameter Name         ; Value          ; Type                                      ;
+------------------------+----------------+-------------------------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                                   ;
; LPM_WIDTHD             ; 6              ; Untyped                                   ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_PIPELINE           ; 0              ; Untyped                                   ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                   ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                   ;
; CBXI_PARAMETER         ; lpm_divide_4jm ; Untyped                                   ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                   ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                   ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                            ;
+------------------------+----------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: iambic:iambic_inst|lpm_mult:Mult0  ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 18           ; Untyped             ;
; LPM_WIDTHB                                     ; 8            ; Untyped             ;
; LPM_WIDTHP                                     ; 26           ; Untyped             ;
; LPM_WIDTHR                                     ; 26           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_sbt     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: iambic:iambic_inst|lpm_divide:Div1 ;
+------------------------+----------------+-------------------------------------------+
; Parameter Name         ; Value          ; Type                                      ;
+------------------------+----------------+-------------------------------------------+
; LPM_WIDTHN             ; 26             ; Untyped                                   ;
; LPM_WIDTHD             ; 6              ; Untyped                                   ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_PIPELINE           ; 0              ; Untyped                                   ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                   ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                   ;
; CBXI_PARAMETER         ; lpm_divide_5jm ; Untyped                                   ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                   ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                   ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                            ;
+------------------------+----------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_mult:Mult1                     ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 15           ; Untyped             ;
; LPM_WIDTHB                                     ; 15           ; Untyped             ;
; LPM_WIDTHP                                     ; 30           ; Untyped             ;
; LPM_WIDTHR                                     ; 30           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_2dt     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_mult:Mult2                     ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 15           ; Untyped             ;
; LPM_WIDTHB                                     ; 15           ; Untyped             ;
; LPM_WIDTHP                                     ; 30           ; Untyped             ;
; LPM_WIDTHR                                     ; 30           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_2dt     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_mult:Mult0                     ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 8            ; Untyped             ;
; LPM_WIDTHB                                     ; 17           ; Untyped             ;
; LPM_WIDTHP                                     ; 25           ; Untyped             ;
; LPM_WIDTHR                                     ; 25           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sdr_receive:sdr_receive_inst|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+------------------------------+
; Parameter Name                                 ; Value        ; Type                         ;
+------------------------------------------------+--------------+------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE               ;
; LPM_WIDTHA                                     ; 8            ; Untyped                      ;
; LPM_WIDTHB                                     ; 27           ; Untyped                      ;
; LPM_WIDTHP                                     ; 35           ; Untyped                      ;
; LPM_WIDTHR                                     ; 35           ; Untyped                      ;
; LPM_WIDTHS                                     ; 1            ; Untyped                      ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                      ;
; LPM_PIPELINE                                   ; 0            ; Untyped                      ;
; LATENCY                                        ; 0            ; Untyped                      ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                      ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                      ;
; USE_EAB                                        ; OFF          ; Untyped                      ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                      ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                      ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                      ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K          ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                      ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                      ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                      ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                      ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                      ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                      ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                      ;
+------------------------------------------------+--------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sidetone:sidetone_inst|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+------------------------+
; Parameter Name                                 ; Value        ; Type                   ;
+------------------------------------------------+--------------+------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE         ;
; LPM_WIDTHA                                     ; 12           ; Untyped                ;
; LPM_WIDTHB                                     ; 9            ; Untyped                ;
; LPM_WIDTHP                                     ; 21           ; Untyped                ;
; LPM_WIDTHR                                     ; 21           ; Untyped                ;
; LPM_WIDTHS                                     ; 1            ; Untyped                ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                ;
; LPM_PIPELINE                                   ; 0            ; Untyped                ;
; LATENCY                                        ; 0            ; Untyped                ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                ;
; USE_EAB                                        ; OFF          ; Untyped                ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K    ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                ;
+------------------------------------------------+--------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1 ;
+------------------------------------------------+--------------+--------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                   ;
+------------------------------------------------+--------------+--------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                         ;
; LPM_WIDTHA                                     ; 24           ; Untyped                                                ;
; LPM_WIDTHB                                     ; 18           ; Untyped                                                ;
; LPM_WIDTHP                                     ; 42           ; Untyped                                                ;
; LPM_WIDTHR                                     ; 42           ; Untyped                                                ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                ;
; LATENCY                                        ; 0            ; Untyped                                                ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                ;
; USE_EAB                                        ; OFF          ; Untyped                                                ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                    ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                ;
; CBXI_PARAMETER                                 ; mult_56t     ; Untyped                                                ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                ;
+------------------------------------------------+--------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1 ;
+------------------------------------------------+--------------+--------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                   ;
+------------------------------------------------+--------------+--------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                         ;
; LPM_WIDTHA                                     ; 24           ; Untyped                                                ;
; LPM_WIDTHB                                     ; 18           ; Untyped                                                ;
; LPM_WIDTHP                                     ; 42           ; Untyped                                                ;
; LPM_WIDTHR                                     ; 42           ; Untyped                                                ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                ;
; LATENCY                                        ; 0            ; Untyped                                                ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                ;
; USE_EAB                                        ; OFF          ; Untyped                                                ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                    ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                ;
; CBXI_PARAMETER                                 ; mult_56t     ; Untyped                                                ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                ;
+------------------------------------------------+--------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1 ;
+------------------------------------------------+--------------+--------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                   ;
+------------------------------------------------+--------------+--------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                         ;
; LPM_WIDTHA                                     ; 24           ; Untyped                                                ;
; LPM_WIDTHB                                     ; 18           ; Untyped                                                ;
; LPM_WIDTHP                                     ; 42           ; Untyped                                                ;
; LPM_WIDTHR                                     ; 42           ; Untyped                                                ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                ;
; LATENCY                                        ; 0            ; Untyped                                                ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                ;
; USE_EAB                                        ; OFF          ; Untyped                                                ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                    ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                ;
; CBXI_PARAMETER                                 ; mult_56t     ; Untyped                                                ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                ;
+------------------------------------------------+--------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+--------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                   ;
+------------------------------------------------+--------------+--------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                         ;
; LPM_WIDTHA                                     ; 24           ; Untyped                                                ;
; LPM_WIDTHB                                     ; 18           ; Untyped                                                ;
; LPM_WIDTHP                                     ; 42           ; Untyped                                                ;
; LPM_WIDTHR                                     ; 42           ; Untyped                                                ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                ;
; LATENCY                                        ; 0            ; Untyped                                                ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                ;
; USE_EAB                                        ; OFF          ; Untyped                                                ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                    ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                ;
; CBXI_PARAMETER                                 ; mult_56t     ; Untyped                                                ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                ;
+------------------------------------------------+--------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+--------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                   ;
+------------------------------------------------+--------------+--------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                         ;
; LPM_WIDTHA                                     ; 24           ; Untyped                                                ;
; LPM_WIDTHB                                     ; 18           ; Untyped                                                ;
; LPM_WIDTHP                                     ; 42           ; Untyped                                                ;
; LPM_WIDTHR                                     ; 42           ; Untyped                                                ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                ;
; LATENCY                                        ; 0            ; Untyped                                                ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                ;
; USE_EAB                                        ; OFF          ; Untyped                                                ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                    ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                ;
; CBXI_PARAMETER                                 ; mult_56t     ; Untyped                                                ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                ;
+------------------------------------------------+--------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+--------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                   ;
+------------------------------------------------+--------------+--------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                         ;
; LPM_WIDTHA                                     ; 24           ; Untyped                                                ;
; LPM_WIDTHB                                     ; 18           ; Untyped                                                ;
; LPM_WIDTHP                                     ; 42           ; Untyped                                                ;
; LPM_WIDTHR                                     ; 42           ; Untyped                                                ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                ;
; LATENCY                                        ; 0            ; Untyped                                                ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                ;
; USE_EAB                                        ; OFF          ; Untyped                                                ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                    ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                ;
; CBXI_PARAMETER                                 ; mult_56t     ; Untyped                                                ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                ;
+------------------------------------------------+--------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|lpm_mult:Mult1 ;
+------------------------------------------------+--------------+-------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                            ;
+------------------------------------------------+--------------+-------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                  ;
; LPM_WIDTHA                                     ; 24           ; Untyped                                         ;
; LPM_WIDTHB                                     ; 18           ; Untyped                                         ;
; LPM_WIDTHP                                     ; 42           ; Untyped                                         ;
; LPM_WIDTHR                                     ; 42           ; Untyped                                         ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                         ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                         ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                         ;
; LATENCY                                        ; 0            ; Untyped                                         ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                         ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                         ;
; USE_EAB                                        ; OFF          ; Untyped                                         ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                         ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                         ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                         ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                             ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                         ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                         ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                         ;
; CBXI_PARAMETER                                 ; mult_56t     ; Untyped                                         ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                         ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                         ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                         ;
+------------------------------------------------+--------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|lpm_mult:Mult1 ;
+------------------------------------------------+--------------+-------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                            ;
+------------------------------------------------+--------------+-------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                  ;
; LPM_WIDTHA                                     ; 24           ; Untyped                                         ;
; LPM_WIDTHB                                     ; 18           ; Untyped                                         ;
; LPM_WIDTHP                                     ; 42           ; Untyped                                         ;
; LPM_WIDTHR                                     ; 42           ; Untyped                                         ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                         ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                         ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                         ;
; LATENCY                                        ; 0            ; Untyped                                         ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                         ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                         ;
; USE_EAB                                        ; OFF          ; Untyped                                         ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                         ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                         ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                         ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                             ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                         ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                         ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                         ;
; CBXI_PARAMETER                                 ; mult_56t     ; Untyped                                         ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                         ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                         ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                         ;
+------------------------------------------------+--------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|lpm_mult:Mult1 ;
+------------------------------------------------+--------------+-------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                            ;
+------------------------------------------------+--------------+-------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                  ;
; LPM_WIDTHA                                     ; 24           ; Untyped                                         ;
; LPM_WIDTHB                                     ; 18           ; Untyped                                         ;
; LPM_WIDTHP                                     ; 42           ; Untyped                                         ;
; LPM_WIDTHR                                     ; 42           ; Untyped                                         ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                         ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                         ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                         ;
; LATENCY                                        ; 0            ; Untyped                                         ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                         ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                         ;
; USE_EAB                                        ; OFF          ; Untyped                                         ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                         ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                         ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                         ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                             ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                         ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                         ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                         ;
; CBXI_PARAMETER                                 ; mult_56t     ; Untyped                                         ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                         ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                         ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                         ;
+------------------------------------------------+--------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+-------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                            ;
+------------------------------------------------+--------------+-------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                  ;
; LPM_WIDTHA                                     ; 24           ; Untyped                                         ;
; LPM_WIDTHB                                     ; 18           ; Untyped                                         ;
; LPM_WIDTHP                                     ; 42           ; Untyped                                         ;
; LPM_WIDTHR                                     ; 42           ; Untyped                                         ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                         ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                         ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                         ;
; LATENCY                                        ; 0            ; Untyped                                         ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                         ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                         ;
; USE_EAB                                        ; OFF          ; Untyped                                         ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                         ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                         ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                         ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                             ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                         ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                         ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                         ;
; CBXI_PARAMETER                                 ; mult_56t     ; Untyped                                         ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                         ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                         ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                         ;
+------------------------------------------------+--------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+-------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                            ;
+------------------------------------------------+--------------+-------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                  ;
; LPM_WIDTHA                                     ; 24           ; Untyped                                         ;
; LPM_WIDTHB                                     ; 18           ; Untyped                                         ;
; LPM_WIDTHP                                     ; 42           ; Untyped                                         ;
; LPM_WIDTHR                                     ; 42           ; Untyped                                         ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                         ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                         ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                         ;
; LATENCY                                        ; 0            ; Untyped                                         ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                         ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                         ;
; USE_EAB                                        ; OFF          ; Untyped                                         ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                         ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                         ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                         ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                             ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                         ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                         ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                         ;
; CBXI_PARAMETER                                 ; mult_56t     ; Untyped                                         ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                         ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                         ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                         ;
+------------------------------------------------+--------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+-------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                            ;
+------------------------------------------------+--------------+-------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                  ;
; LPM_WIDTHA                                     ; 24           ; Untyped                                         ;
; LPM_WIDTHB                                     ; 18           ; Untyped                                         ;
; LPM_WIDTHP                                     ; 42           ; Untyped                                         ;
; LPM_WIDTHR                                     ; 42           ; Untyped                                         ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                         ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                         ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                         ;
; LATENCY                                        ; 0            ; Untyped                                         ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                         ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                         ;
; USE_EAB                                        ; OFF          ; Untyped                                         ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                         ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                         ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                         ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                             ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                         ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                         ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                         ;
; CBXI_PARAMETER                                 ; mult_56t     ; Untyped                                         ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                         ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                         ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                         ;
+------------------------------------------------+--------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|lpm_mult:Mult1 ;
+------------------------------------------------+--------------+-------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                            ;
+------------------------------------------------+--------------+-------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                  ;
; LPM_WIDTHA                                     ; 24           ; Untyped                                         ;
; LPM_WIDTHB                                     ; 18           ; Untyped                                         ;
; LPM_WIDTHP                                     ; 42           ; Untyped                                         ;
; LPM_WIDTHR                                     ; 42           ; Untyped                                         ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                         ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                         ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                         ;
; LATENCY                                        ; 0            ; Untyped                                         ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                         ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                         ;
; USE_EAB                                        ; OFF          ; Untyped                                         ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                         ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                         ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                         ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                             ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                         ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                         ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                         ;
; CBXI_PARAMETER                                 ; mult_56t     ; Untyped                                         ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                         ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                         ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                         ;
+------------------------------------------------+--------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|lpm_mult:Mult1 ;
+------------------------------------------------+--------------+-------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                            ;
+------------------------------------------------+--------------+-------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                  ;
; LPM_WIDTHA                                     ; 24           ; Untyped                                         ;
; LPM_WIDTHB                                     ; 18           ; Untyped                                         ;
; LPM_WIDTHP                                     ; 42           ; Untyped                                         ;
; LPM_WIDTHR                                     ; 42           ; Untyped                                         ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                         ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                         ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                         ;
; LATENCY                                        ; 0            ; Untyped                                         ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                         ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                         ;
; USE_EAB                                        ; OFF          ; Untyped                                         ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                         ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                         ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                         ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                             ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                         ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                         ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                         ;
; CBXI_PARAMETER                                 ; mult_56t     ; Untyped                                         ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                         ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                         ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                         ;
+------------------------------------------------+--------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|lpm_mult:Mult1 ;
+------------------------------------------------+--------------+-------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                            ;
+------------------------------------------------+--------------+-------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                  ;
; LPM_WIDTHA                                     ; 24           ; Untyped                                         ;
; LPM_WIDTHB                                     ; 18           ; Untyped                                         ;
; LPM_WIDTHP                                     ; 42           ; Untyped                                         ;
; LPM_WIDTHR                                     ; 42           ; Untyped                                         ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                         ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                         ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                         ;
; LATENCY                                        ; 0            ; Untyped                                         ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                         ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                         ;
; USE_EAB                                        ; OFF          ; Untyped                                         ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                         ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                         ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                         ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                             ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                         ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                         ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                         ;
; CBXI_PARAMETER                                 ; mult_56t     ; Untyped                                         ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                         ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                         ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                         ;
+------------------------------------------------+--------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+-------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                            ;
+------------------------------------------------+--------------+-------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                  ;
; LPM_WIDTHA                                     ; 24           ; Untyped                                         ;
; LPM_WIDTHB                                     ; 18           ; Untyped                                         ;
; LPM_WIDTHP                                     ; 42           ; Untyped                                         ;
; LPM_WIDTHR                                     ; 42           ; Untyped                                         ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                         ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                         ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                         ;
; LATENCY                                        ; 0            ; Untyped                                         ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                         ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                         ;
; USE_EAB                                        ; OFF          ; Untyped                                         ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                         ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                         ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                         ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                             ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                         ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                         ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                         ;
; CBXI_PARAMETER                                 ; mult_56t     ; Untyped                                         ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                         ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                         ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                         ;
+------------------------------------------------+--------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+-------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                            ;
+------------------------------------------------+--------------+-------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                  ;
; LPM_WIDTHA                                     ; 24           ; Untyped                                         ;
; LPM_WIDTHB                                     ; 18           ; Untyped                                         ;
; LPM_WIDTHP                                     ; 42           ; Untyped                                         ;
; LPM_WIDTHR                                     ; 42           ; Untyped                                         ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                         ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                         ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                         ;
; LATENCY                                        ; 0            ; Untyped                                         ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                         ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                         ;
; USE_EAB                                        ; OFF          ; Untyped                                         ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                         ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                         ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                         ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                             ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                         ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                         ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                         ;
; CBXI_PARAMETER                                 ; mult_56t     ; Untyped                                         ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                         ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                         ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                         ;
+------------------------------------------------+--------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+-------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                            ;
+------------------------------------------------+--------------+-------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                  ;
; LPM_WIDTHA                                     ; 24           ; Untyped                                         ;
; LPM_WIDTHB                                     ; 18           ; Untyped                                         ;
; LPM_WIDTHP                                     ; 42           ; Untyped                                         ;
; LPM_WIDTHR                                     ; 42           ; Untyped                                         ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                         ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                         ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                         ;
; LATENCY                                        ; 0            ; Untyped                                         ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                         ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                         ;
; USE_EAB                                        ; OFF          ; Untyped                                         ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                         ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                         ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                         ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                             ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                         ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                         ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                         ;
; CBXI_PARAMETER                                 ; mult_56t     ; Untyped                                         ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                         ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                         ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                         ;
+------------------------------------------------+--------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1 ;
+------------------------------------------------+--------------+--------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                   ;
+------------------------------------------------+--------------+--------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                         ;
; LPM_WIDTHA                                     ; 24           ; Untyped                                                ;
; LPM_WIDTHB                                     ; 18           ; Untyped                                                ;
; LPM_WIDTHP                                     ; 42           ; Untyped                                                ;
; LPM_WIDTHR                                     ; 42           ; Untyped                                                ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                ;
; LATENCY                                        ; 0            ; Untyped                                                ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                ;
; USE_EAB                                        ; OFF          ; Untyped                                                ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                    ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                ;
; CBXI_PARAMETER                                 ; mult_56t     ; Untyped                                                ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                ;
+------------------------------------------------+--------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1 ;
+------------------------------------------------+--------------+--------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                   ;
+------------------------------------------------+--------------+--------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                         ;
; LPM_WIDTHA                                     ; 24           ; Untyped                                                ;
; LPM_WIDTHB                                     ; 18           ; Untyped                                                ;
; LPM_WIDTHP                                     ; 42           ; Untyped                                                ;
; LPM_WIDTHR                                     ; 42           ; Untyped                                                ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                ;
; LATENCY                                        ; 0            ; Untyped                                                ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                ;
; USE_EAB                                        ; OFF          ; Untyped                                                ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                    ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                ;
; CBXI_PARAMETER                                 ; mult_56t     ; Untyped                                                ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                ;
+------------------------------------------------+--------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1 ;
+------------------------------------------------+--------------+--------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                   ;
+------------------------------------------------+--------------+--------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                         ;
; LPM_WIDTHA                                     ; 24           ; Untyped                                                ;
; LPM_WIDTHB                                     ; 18           ; Untyped                                                ;
; LPM_WIDTHP                                     ; 42           ; Untyped                                                ;
; LPM_WIDTHR                                     ; 42           ; Untyped                                                ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                ;
; LATENCY                                        ; 0            ; Untyped                                                ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                ;
; USE_EAB                                        ; OFF          ; Untyped                                                ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                    ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                ;
; CBXI_PARAMETER                                 ; mult_56t     ; Untyped                                                ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                ;
+------------------------------------------------+--------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+--------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                   ;
+------------------------------------------------+--------------+--------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                         ;
; LPM_WIDTHA                                     ; 24           ; Untyped                                                ;
; LPM_WIDTHB                                     ; 18           ; Untyped                                                ;
; LPM_WIDTHP                                     ; 42           ; Untyped                                                ;
; LPM_WIDTHR                                     ; 42           ; Untyped                                                ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                ;
; LATENCY                                        ; 0            ; Untyped                                                ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                ;
; USE_EAB                                        ; OFF          ; Untyped                                                ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                    ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                ;
; CBXI_PARAMETER                                 ; mult_56t     ; Untyped                                                ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                ;
+------------------------------------------------+--------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+--------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                   ;
+------------------------------------------------+--------------+--------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                         ;
; LPM_WIDTHA                                     ; 24           ; Untyped                                                ;
; LPM_WIDTHB                                     ; 18           ; Untyped                                                ;
; LPM_WIDTHP                                     ; 42           ; Untyped                                                ;
; LPM_WIDTHR                                     ; 42           ; Untyped                                                ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                ;
; LATENCY                                        ; 0            ; Untyped                                                ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                ;
; USE_EAB                                        ; OFF          ; Untyped                                                ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                    ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                ;
; CBXI_PARAMETER                                 ; mult_56t     ; Untyped                                                ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                ;
+------------------------------------------------+--------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+--------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                   ;
+------------------------------------------------+--------------+--------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                         ;
; LPM_WIDTHA                                     ; 24           ; Untyped                                                ;
; LPM_WIDTHB                                     ; 18           ; Untyped                                                ;
; LPM_WIDTHP                                     ; 42           ; Untyped                                                ;
; LPM_WIDTHR                                     ; 42           ; Untyped                                                ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                ;
; LATENCY                                        ; 0            ; Untyped                                                ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                ;
; USE_EAB                                        ; OFF          ; Untyped                                                ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                    ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                ;
; CBXI_PARAMETER                                 ; mult_56t     ; Untyped                                                ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                ;
+------------------------------------------------+--------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1 ;
+------------------------------------------------+--------------+--------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                   ;
+------------------------------------------------+--------------+--------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                         ;
; LPM_WIDTHA                                     ; 24           ; Untyped                                                ;
; LPM_WIDTHB                                     ; 18           ; Untyped                                                ;
; LPM_WIDTHP                                     ; 42           ; Untyped                                                ;
; LPM_WIDTHR                                     ; 42           ; Untyped                                                ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                ;
; LATENCY                                        ; 0            ; Untyped                                                ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                ;
; USE_EAB                                        ; OFF          ; Untyped                                                ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                    ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                ;
; CBXI_PARAMETER                                 ; mult_56t     ; Untyped                                                ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                ;
+------------------------------------------------+--------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1 ;
+------------------------------------------------+--------------+--------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                   ;
+------------------------------------------------+--------------+--------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                         ;
; LPM_WIDTHA                                     ; 24           ; Untyped                                                ;
; LPM_WIDTHB                                     ; 18           ; Untyped                                                ;
; LPM_WIDTHP                                     ; 42           ; Untyped                                                ;
; LPM_WIDTHR                                     ; 42           ; Untyped                                                ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                ;
; LATENCY                                        ; 0            ; Untyped                                                ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                ;
; USE_EAB                                        ; OFF          ; Untyped                                                ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                    ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                ;
; CBXI_PARAMETER                                 ; mult_56t     ; Untyped                                                ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                ;
+------------------------------------------------+--------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1 ;
+------------------------------------------------+--------------+--------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                   ;
+------------------------------------------------+--------------+--------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                         ;
; LPM_WIDTHA                                     ; 24           ; Untyped                                                ;
; LPM_WIDTHB                                     ; 18           ; Untyped                                                ;
; LPM_WIDTHP                                     ; 42           ; Untyped                                                ;
; LPM_WIDTHR                                     ; 42           ; Untyped                                                ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                ;
; LATENCY                                        ; 0            ; Untyped                                                ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                ;
; USE_EAB                                        ; OFF          ; Untyped                                                ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                    ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                ;
; CBXI_PARAMETER                                 ; mult_56t     ; Untyped                                                ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                ;
+------------------------------------------------+--------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+--------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                   ;
+------------------------------------------------+--------------+--------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                         ;
; LPM_WIDTHA                                     ; 24           ; Untyped                                                ;
; LPM_WIDTHB                                     ; 18           ; Untyped                                                ;
; LPM_WIDTHP                                     ; 42           ; Untyped                                                ;
; LPM_WIDTHR                                     ; 42           ; Untyped                                                ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                ;
; LATENCY                                        ; 0            ; Untyped                                                ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                ;
; USE_EAB                                        ; OFF          ; Untyped                                                ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                    ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                ;
; CBXI_PARAMETER                                 ; mult_56t     ; Untyped                                                ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                ;
+------------------------------------------------+--------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+--------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                   ;
+------------------------------------------------+--------------+--------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                         ;
; LPM_WIDTHA                                     ; 24           ; Untyped                                                ;
; LPM_WIDTHB                                     ; 18           ; Untyped                                                ;
; LPM_WIDTHP                                     ; 42           ; Untyped                                                ;
; LPM_WIDTHR                                     ; 42           ; Untyped                                                ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                ;
; LATENCY                                        ; 0            ; Untyped                                                ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                ;
; USE_EAB                                        ; OFF          ; Untyped                                                ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                    ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                ;
; CBXI_PARAMETER                                 ; mult_56t     ; Untyped                                                ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                ;
+------------------------------------------------+--------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+--------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                   ;
+------------------------------------------------+--------------+--------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                         ;
; LPM_WIDTHA                                     ; 24           ; Untyped                                                ;
; LPM_WIDTHB                                     ; 18           ; Untyped                                                ;
; LPM_WIDTHP                                     ; 42           ; Untyped                                                ;
; LPM_WIDTHR                                     ; 42           ; Untyped                                                ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                ;
; LATENCY                                        ; 0            ; Untyped                                                ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                ;
; USE_EAB                                        ; OFF          ; Untyped                                                ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                    ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                ;
; CBXI_PARAMETER                                 ; mult_56t     ; Untyped                                                ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                ;
+------------------------------------------------+--------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1 ;
+------------------------------------------------+--------------+--------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                   ;
+------------------------------------------------+--------------+--------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                         ;
; LPM_WIDTHA                                     ; 24           ; Untyped                                                ;
; LPM_WIDTHB                                     ; 18           ; Untyped                                                ;
; LPM_WIDTHP                                     ; 42           ; Untyped                                                ;
; LPM_WIDTHR                                     ; 42           ; Untyped                                                ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                ;
; LATENCY                                        ; 0            ; Untyped                                                ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                ;
; USE_EAB                                        ; OFF          ; Untyped                                                ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                    ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                ;
; CBXI_PARAMETER                                 ; mult_56t     ; Untyped                                                ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                ;
+------------------------------------------------+--------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1 ;
+------------------------------------------------+--------------+--------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                   ;
+------------------------------------------------+--------------+--------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                         ;
; LPM_WIDTHA                                     ; 24           ; Untyped                                                ;
; LPM_WIDTHB                                     ; 18           ; Untyped                                                ;
; LPM_WIDTHP                                     ; 42           ; Untyped                                                ;
; LPM_WIDTHR                                     ; 42           ; Untyped                                                ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                ;
; LATENCY                                        ; 0            ; Untyped                                                ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                ;
; USE_EAB                                        ; OFF          ; Untyped                                                ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                    ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                ;
; CBXI_PARAMETER                                 ; mult_56t     ; Untyped                                                ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                ;
+------------------------------------------------+--------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1 ;
+------------------------------------------------+--------------+--------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                   ;
+------------------------------------------------+--------------+--------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                         ;
; LPM_WIDTHA                                     ; 24           ; Untyped                                                ;
; LPM_WIDTHB                                     ; 18           ; Untyped                                                ;
; LPM_WIDTHP                                     ; 42           ; Untyped                                                ;
; LPM_WIDTHR                                     ; 42           ; Untyped                                                ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                ;
; LATENCY                                        ; 0            ; Untyped                                                ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                ;
; USE_EAB                                        ; OFF          ; Untyped                                                ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                    ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                ;
; CBXI_PARAMETER                                 ; mult_56t     ; Untyped                                                ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                ;
+------------------------------------------------+--------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+--------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                   ;
+------------------------------------------------+--------------+--------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                         ;
; LPM_WIDTHA                                     ; 24           ; Untyped                                                ;
; LPM_WIDTHB                                     ; 18           ; Untyped                                                ;
; LPM_WIDTHP                                     ; 42           ; Untyped                                                ;
; LPM_WIDTHR                                     ; 42           ; Untyped                                                ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                ;
; LATENCY                                        ; 0            ; Untyped                                                ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                ;
; USE_EAB                                        ; OFF          ; Untyped                                                ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                    ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                ;
; CBXI_PARAMETER                                 ; mult_56t     ; Untyped                                                ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                ;
+------------------------------------------------+--------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+--------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                   ;
+------------------------------------------------+--------------+--------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                         ;
; LPM_WIDTHA                                     ; 24           ; Untyped                                                ;
; LPM_WIDTHB                                     ; 18           ; Untyped                                                ;
; LPM_WIDTHP                                     ; 42           ; Untyped                                                ;
; LPM_WIDTHR                                     ; 42           ; Untyped                                                ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                ;
; LATENCY                                        ; 0            ; Untyped                                                ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                ;
; USE_EAB                                        ; OFF          ; Untyped                                                ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                    ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                ;
; CBXI_PARAMETER                                 ; mult_56t     ; Untyped                                                ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                ;
+------------------------------------------------+--------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+--------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                   ;
+------------------------------------------------+--------------+--------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                         ;
; LPM_WIDTHA                                     ; 24           ; Untyped                                                ;
; LPM_WIDTHB                                     ; 18           ; Untyped                                                ;
; LPM_WIDTHP                                     ; 42           ; Untyped                                                ;
; LPM_WIDTHR                                     ; 42           ; Untyped                                                ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                ;
; LATENCY                                        ; 0            ; Untyped                                                ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                ;
; USE_EAB                                        ; OFF          ; Untyped                                                ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                    ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                ;
; CBXI_PARAMETER                                 ; mult_56t     ; Untyped                                                ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                ;
+------------------------------------------------+--------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1 ;
+------------------------------------------------+--------------+--------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                   ;
+------------------------------------------------+--------------+--------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                         ;
; LPM_WIDTHA                                     ; 24           ; Untyped                                                ;
; LPM_WIDTHB                                     ; 18           ; Untyped                                                ;
; LPM_WIDTHP                                     ; 42           ; Untyped                                                ;
; LPM_WIDTHR                                     ; 42           ; Untyped                                                ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                ;
; LATENCY                                        ; 0            ; Untyped                                                ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                ;
; USE_EAB                                        ; OFF          ; Untyped                                                ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                    ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                ;
; CBXI_PARAMETER                                 ; mult_56t     ; Untyped                                                ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                ;
+------------------------------------------------+--------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1 ;
+------------------------------------------------+--------------+--------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                   ;
+------------------------------------------------+--------------+--------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                         ;
; LPM_WIDTHA                                     ; 24           ; Untyped                                                ;
; LPM_WIDTHB                                     ; 18           ; Untyped                                                ;
; LPM_WIDTHP                                     ; 42           ; Untyped                                                ;
; LPM_WIDTHR                                     ; 42           ; Untyped                                                ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                ;
; LATENCY                                        ; 0            ; Untyped                                                ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                ;
; USE_EAB                                        ; OFF          ; Untyped                                                ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                    ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                ;
; CBXI_PARAMETER                                 ; mult_56t     ; Untyped                                                ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                ;
+------------------------------------------------+--------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1 ;
+------------------------------------------------+--------------+--------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                   ;
+------------------------------------------------+--------------+--------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                         ;
; LPM_WIDTHA                                     ; 24           ; Untyped                                                ;
; LPM_WIDTHB                                     ; 18           ; Untyped                                                ;
; LPM_WIDTHP                                     ; 42           ; Untyped                                                ;
; LPM_WIDTHR                                     ; 42           ; Untyped                                                ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                ;
; LATENCY                                        ; 0            ; Untyped                                                ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                ;
; USE_EAB                                        ; OFF          ; Untyped                                                ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                    ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                ;
; CBXI_PARAMETER                                 ; mult_56t     ; Untyped                                                ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                ;
+------------------------------------------------+--------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+--------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                   ;
+------------------------------------------------+--------------+--------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                         ;
; LPM_WIDTHA                                     ; 24           ; Untyped                                                ;
; LPM_WIDTHB                                     ; 18           ; Untyped                                                ;
; LPM_WIDTHP                                     ; 42           ; Untyped                                                ;
; LPM_WIDTHR                                     ; 42           ; Untyped                                                ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                ;
; LATENCY                                        ; 0            ; Untyped                                                ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                ;
; USE_EAB                                        ; OFF          ; Untyped                                                ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                    ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                ;
; CBXI_PARAMETER                                 ; mult_56t     ; Untyped                                                ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                ;
+------------------------------------------------+--------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+--------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                   ;
+------------------------------------------------+--------------+--------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                         ;
; LPM_WIDTHA                                     ; 24           ; Untyped                                                ;
; LPM_WIDTHB                                     ; 18           ; Untyped                                                ;
; LPM_WIDTHP                                     ; 42           ; Untyped                                                ;
; LPM_WIDTHR                                     ; 42           ; Untyped                                                ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                ;
; LATENCY                                        ; 0            ; Untyped                                                ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                ;
; USE_EAB                                        ; OFF          ; Untyped                                                ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                    ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                ;
; CBXI_PARAMETER                                 ; mult_56t     ; Untyped                                                ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                ;
+------------------------------------------------+--------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+--------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                   ;
+------------------------------------------------+--------------+--------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                         ;
; LPM_WIDTHA                                     ; 24           ; Untyped                                                ;
; LPM_WIDTHB                                     ; 18           ; Untyped                                                ;
; LPM_WIDTHP                                     ; 42           ; Untyped                                                ;
; LPM_WIDTHR                                     ; 42           ; Untyped                                                ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                ;
; LATENCY                                        ; 0            ; Untyped                                                ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                ;
; USE_EAB                                        ; OFF          ; Untyped                                                ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                    ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                ;
; CBXI_PARAMETER                                 ; mult_56t     ; Untyped                                                ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                ;
+------------------------------------------------+--------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1 ;
+------------------------------------------------+--------------+--------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                   ;
+------------------------------------------------+--------------+--------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                         ;
; LPM_WIDTHA                                     ; 24           ; Untyped                                                ;
; LPM_WIDTHB                                     ; 18           ; Untyped                                                ;
; LPM_WIDTHP                                     ; 42           ; Untyped                                                ;
; LPM_WIDTHR                                     ; 42           ; Untyped                                                ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                ;
; LATENCY                                        ; 0            ; Untyped                                                ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                ;
; USE_EAB                                        ; OFF          ; Untyped                                                ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                    ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                ;
; CBXI_PARAMETER                                 ; mult_56t     ; Untyped                                                ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                ;
+------------------------------------------------+--------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1 ;
+------------------------------------------------+--------------+--------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                   ;
+------------------------------------------------+--------------+--------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                         ;
; LPM_WIDTHA                                     ; 24           ; Untyped                                                ;
; LPM_WIDTHB                                     ; 18           ; Untyped                                                ;
; LPM_WIDTHP                                     ; 42           ; Untyped                                                ;
; LPM_WIDTHR                                     ; 42           ; Untyped                                                ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                ;
; LATENCY                                        ; 0            ; Untyped                                                ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                ;
; USE_EAB                                        ; OFF          ; Untyped                                                ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                    ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                ;
; CBXI_PARAMETER                                 ; mult_56t     ; Untyped                                                ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                ;
+------------------------------------------------+--------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1 ;
+------------------------------------------------+--------------+--------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                   ;
+------------------------------------------------+--------------+--------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                         ;
; LPM_WIDTHA                                     ; 24           ; Untyped                                                ;
; LPM_WIDTHB                                     ; 18           ; Untyped                                                ;
; LPM_WIDTHP                                     ; 42           ; Untyped                                                ;
; LPM_WIDTHR                                     ; 42           ; Untyped                                                ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                ;
; LATENCY                                        ; 0            ; Untyped                                                ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                ;
; USE_EAB                                        ; OFF          ; Untyped                                                ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                    ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                ;
; CBXI_PARAMETER                                 ; mult_56t     ; Untyped                                                ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                ;
+------------------------------------------------+--------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+--------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                   ;
+------------------------------------------------+--------------+--------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                         ;
; LPM_WIDTHA                                     ; 24           ; Untyped                                                ;
; LPM_WIDTHB                                     ; 18           ; Untyped                                                ;
; LPM_WIDTHP                                     ; 42           ; Untyped                                                ;
; LPM_WIDTHR                                     ; 42           ; Untyped                                                ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                ;
; LATENCY                                        ; 0            ; Untyped                                                ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                ;
; USE_EAB                                        ; OFF          ; Untyped                                                ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                    ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                ;
; CBXI_PARAMETER                                 ; mult_56t     ; Untyped                                                ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                ;
+------------------------------------------------+--------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+--------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                   ;
+------------------------------------------------+--------------+--------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                         ;
; LPM_WIDTHA                                     ; 24           ; Untyped                                                ;
; LPM_WIDTHB                                     ; 18           ; Untyped                                                ;
; LPM_WIDTHP                                     ; 42           ; Untyped                                                ;
; LPM_WIDTHR                                     ; 42           ; Untyped                                                ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                ;
; LATENCY                                        ; 0            ; Untyped                                                ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                ;
; USE_EAB                                        ; OFF          ; Untyped                                                ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                    ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                ;
; CBXI_PARAMETER                                 ; mult_56t     ; Untyped                                                ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                ;
+------------------------------------------------+--------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+--------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                   ;
+------------------------------------------------+--------------+--------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                         ;
; LPM_WIDTHA                                     ; 24           ; Untyped                                                ;
; LPM_WIDTHB                                     ; 18           ; Untyped                                                ;
; LPM_WIDTHP                                     ; 42           ; Untyped                                                ;
; LPM_WIDTHR                                     ; 42           ; Untyped                                                ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                ;
; LATENCY                                        ; 0            ; Untyped                                                ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                ;
; USE_EAB                                        ; OFF          ; Untyped                                                ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                    ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                ;
; CBXI_PARAMETER                                 ; mult_56t     ; Untyped                                                ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                ;
+------------------------------------------------+--------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1 ;
+------------------------------------------------+--------------+--------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                   ;
+------------------------------------------------+--------------+--------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                         ;
; LPM_WIDTHA                                     ; 24           ; Untyped                                                ;
; LPM_WIDTHB                                     ; 18           ; Untyped                                                ;
; LPM_WIDTHP                                     ; 42           ; Untyped                                                ;
; LPM_WIDTHR                                     ; 42           ; Untyped                                                ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                ;
; LATENCY                                        ; 0            ; Untyped                                                ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                ;
; USE_EAB                                        ; OFF          ; Untyped                                                ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                    ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                ;
; CBXI_PARAMETER                                 ; mult_56t     ; Untyped                                                ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                ;
+------------------------------------------------+--------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+--------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                   ;
+------------------------------------------------+--------------+--------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                         ;
; LPM_WIDTHA                                     ; 24           ; Untyped                                                ;
; LPM_WIDTHB                                     ; 18           ; Untyped                                                ;
; LPM_WIDTHP                                     ; 42           ; Untyped                                                ;
; LPM_WIDTHR                                     ; 42           ; Untyped                                                ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                ;
; LATENCY                                        ; 0            ; Untyped                                                ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                ;
; USE_EAB                                        ; OFF          ; Untyped                                                ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                    ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                ;
; CBXI_PARAMETER                                 ; mult_56t     ; Untyped                                                ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                ;
+------------------------------------------------+--------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|lpm_mult:Mult1 ;
+------------------------------------------------+--------------+-------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                            ;
+------------------------------------------------+--------------+-------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                  ;
; LPM_WIDTHA                                     ; 24           ; Untyped                                         ;
; LPM_WIDTHB                                     ; 18           ; Untyped                                         ;
; LPM_WIDTHP                                     ; 42           ; Untyped                                         ;
; LPM_WIDTHR                                     ; 42           ; Untyped                                         ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                         ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                         ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                         ;
; LATENCY                                        ; 0            ; Untyped                                         ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                         ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                         ;
; USE_EAB                                        ; OFF          ; Untyped                                         ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                         ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                         ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                         ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                             ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                         ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                         ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                         ;
; CBXI_PARAMETER                                 ; mult_56t     ; Untyped                                         ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                         ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                         ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                         ;
+------------------------------------------------+--------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+-------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                            ;
+------------------------------------------------+--------------+-------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                  ;
; LPM_WIDTHA                                     ; 24           ; Untyped                                         ;
; LPM_WIDTHB                                     ; 18           ; Untyped                                         ;
; LPM_WIDTHP                                     ; 42           ; Untyped                                         ;
; LPM_WIDTHR                                     ; 42           ; Untyped                                         ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                         ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                         ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                         ;
; LATENCY                                        ; 0            ; Untyped                                         ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                         ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                         ;
; USE_EAB                                        ; OFF          ; Untyped                                         ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                         ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                         ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                         ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                             ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                         ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                         ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                         ;
; CBXI_PARAMETER                                 ; mult_56t     ; Untyped                                         ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                         ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                         ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                         ;
+------------------------------------------------+--------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|lpm_mult:Mult1 ;
+------------------------------------------------+--------------+-------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                            ;
+------------------------------------------------+--------------+-------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                  ;
; LPM_WIDTHA                                     ; 24           ; Untyped                                         ;
; LPM_WIDTHB                                     ; 18           ; Untyped                                         ;
; LPM_WIDTHP                                     ; 42           ; Untyped                                         ;
; LPM_WIDTHR                                     ; 42           ; Untyped                                         ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                         ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                         ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                         ;
; LATENCY                                        ; 0            ; Untyped                                         ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                         ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                         ;
; USE_EAB                                        ; OFF          ; Untyped                                         ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                         ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                         ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                         ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                             ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                         ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                         ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                         ;
; CBXI_PARAMETER                                 ; mult_56t     ; Untyped                                         ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                         ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                         ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                         ;
+------------------------------------------------+--------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+-------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                            ;
+------------------------------------------------+--------------+-------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                  ;
; LPM_WIDTHA                                     ; 24           ; Untyped                                         ;
; LPM_WIDTHB                                     ; 18           ; Untyped                                         ;
; LPM_WIDTHP                                     ; 42           ; Untyped                                         ;
; LPM_WIDTHR                                     ; 42           ; Untyped                                         ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                         ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                         ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                         ;
; LATENCY                                        ; 0            ; Untyped                                         ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                         ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                         ;
; USE_EAB                                        ; OFF          ; Untyped                                         ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                         ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                         ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                         ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                             ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                         ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                         ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                         ;
; CBXI_PARAMETER                                 ; mult_56t     ; Untyped                                         ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                         ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                         ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                         ;
+------------------------------------------------+--------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1 ;
+------------------------------------------------+--------------+--------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                   ;
+------------------------------------------------+--------------+--------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                         ;
; LPM_WIDTHA                                     ; 24           ; Untyped                                                ;
; LPM_WIDTHB                                     ; 18           ; Untyped                                                ;
; LPM_WIDTHP                                     ; 42           ; Untyped                                                ;
; LPM_WIDTHR                                     ; 42           ; Untyped                                                ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                ;
; LATENCY                                        ; 0            ; Untyped                                                ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                ;
; USE_EAB                                        ; OFF          ; Untyped                                                ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                    ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                ;
; CBXI_PARAMETER                                 ; mult_56t     ; Untyped                                                ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                ;
+------------------------------------------------+--------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+--------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                   ;
+------------------------------------------------+--------------+--------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                         ;
; LPM_WIDTHA                                     ; 24           ; Untyped                                                ;
; LPM_WIDTHB                                     ; 18           ; Untyped                                                ;
; LPM_WIDTHP                                     ; 42           ; Untyped                                                ;
; LPM_WIDTHR                                     ; 42           ; Untyped                                                ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                ;
; LATENCY                                        ; 0            ; Untyped                                                ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                ;
; USE_EAB                                        ; OFF          ; Untyped                                                ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                    ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                ;
; CBXI_PARAMETER                                 ; mult_56t     ; Untyped                                                ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                ;
+------------------------------------------------+--------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1 ;
+------------------------------------------------+--------------+--------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                   ;
+------------------------------------------------+--------------+--------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                         ;
; LPM_WIDTHA                                     ; 24           ; Untyped                                                ;
; LPM_WIDTHB                                     ; 18           ; Untyped                                                ;
; LPM_WIDTHP                                     ; 42           ; Untyped                                                ;
; LPM_WIDTHR                                     ; 42           ; Untyped                                                ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                ;
; LATENCY                                        ; 0            ; Untyped                                                ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                ;
; USE_EAB                                        ; OFF          ; Untyped                                                ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                    ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                ;
; CBXI_PARAMETER                                 ; mult_56t     ; Untyped                                                ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                ;
+------------------------------------------------+--------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+--------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                   ;
+------------------------------------------------+--------------+--------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                         ;
; LPM_WIDTHA                                     ; 24           ; Untyped                                                ;
; LPM_WIDTHB                                     ; 18           ; Untyped                                                ;
; LPM_WIDTHP                                     ; 42           ; Untyped                                                ;
; LPM_WIDTHR                                     ; 42           ; Untyped                                                ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                ;
; LATENCY                                        ; 0            ; Untyped                                                ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                ;
; USE_EAB                                        ; OFF          ; Untyped                                                ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                    ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                ;
; CBXI_PARAMETER                                 ; mult_56t     ; Untyped                                                ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                ;
+------------------------------------------------+--------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1 ;
+------------------------------------------------+--------------+--------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                   ;
+------------------------------------------------+--------------+--------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                         ;
; LPM_WIDTHA                                     ; 24           ; Untyped                                                ;
; LPM_WIDTHB                                     ; 18           ; Untyped                                                ;
; LPM_WIDTHP                                     ; 42           ; Untyped                                                ;
; LPM_WIDTHR                                     ; 42           ; Untyped                                                ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                ;
; LATENCY                                        ; 0            ; Untyped                                                ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                ;
; USE_EAB                                        ; OFF          ; Untyped                                                ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                    ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                ;
; CBXI_PARAMETER                                 ; mult_56t     ; Untyped                                                ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                ;
+------------------------------------------------+--------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+--------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                   ;
+------------------------------------------------+--------------+--------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                         ;
; LPM_WIDTHA                                     ; 24           ; Untyped                                                ;
; LPM_WIDTHB                                     ; 18           ; Untyped                                                ;
; LPM_WIDTHP                                     ; 42           ; Untyped                                                ;
; LPM_WIDTHR                                     ; 42           ; Untyped                                                ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                ;
; LATENCY                                        ; 0            ; Untyped                                                ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                ;
; USE_EAB                                        ; OFF          ; Untyped                                                ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                    ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                ;
; CBXI_PARAMETER                                 ; mult_56t     ; Untyped                                                ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                ;
+------------------------------------------------+--------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1 ;
+------------------------------------------------+--------------+--------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                   ;
+------------------------------------------------+--------------+--------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                         ;
; LPM_WIDTHA                                     ; 24           ; Untyped                                                ;
; LPM_WIDTHB                                     ; 18           ; Untyped                                                ;
; LPM_WIDTHP                                     ; 42           ; Untyped                                                ;
; LPM_WIDTHR                                     ; 42           ; Untyped                                                ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                ;
; LATENCY                                        ; 0            ; Untyped                                                ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                ;
; USE_EAB                                        ; OFF          ; Untyped                                                ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                    ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                ;
; CBXI_PARAMETER                                 ; mult_56t     ; Untyped                                                ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                ;
+------------------------------------------------+--------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+--------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                   ;
+------------------------------------------------+--------------+--------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                         ;
; LPM_WIDTHA                                     ; 24           ; Untyped                                                ;
; LPM_WIDTHB                                     ; 18           ; Untyped                                                ;
; LPM_WIDTHP                                     ; 42           ; Untyped                                                ;
; LPM_WIDTHR                                     ; 42           ; Untyped                                                ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                ;
; LATENCY                                        ; 0            ; Untyped                                                ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                ;
; USE_EAB                                        ; OFF          ; Untyped                                                ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                    ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                ;
; CBXI_PARAMETER                                 ; mult_56t     ; Untyped                                                ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                ;
+------------------------------------------------+--------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1 ;
+------------------------------------------------+--------------+--------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                   ;
+------------------------------------------------+--------------+--------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                         ;
; LPM_WIDTHA                                     ; 24           ; Untyped                                                ;
; LPM_WIDTHB                                     ; 18           ; Untyped                                                ;
; LPM_WIDTHP                                     ; 42           ; Untyped                                                ;
; LPM_WIDTHR                                     ; 42           ; Untyped                                                ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                ;
; LATENCY                                        ; 0            ; Untyped                                                ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                ;
; USE_EAB                                        ; OFF          ; Untyped                                                ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                    ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                ;
; CBXI_PARAMETER                                 ; mult_56t     ; Untyped                                                ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                ;
+------------------------------------------------+--------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+--------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                   ;
+------------------------------------------------+--------------+--------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                         ;
; LPM_WIDTHA                                     ; 24           ; Untyped                                                ;
; LPM_WIDTHB                                     ; 18           ; Untyped                                                ;
; LPM_WIDTHP                                     ; 42           ; Untyped                                                ;
; LPM_WIDTHR                                     ; 42           ; Untyped                                                ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                ;
; LATENCY                                        ; 0            ; Untyped                                                ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                ;
; USE_EAB                                        ; OFF          ; Untyped                                                ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                    ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                ;
; CBXI_PARAMETER                                 ; mult_56t     ; Untyped                                                ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                ;
+------------------------------------------------+--------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                                                               ;
+-------------------------------+--------------------------------------------------------------------------------------------+
; Name                          ; Value                                                                                      ;
+-------------------------------+--------------------------------------------------------------------------------------------+
; Number of entity instances    ; 4                                                                                          ;
; Entity Instance               ; PLL_IF:PLL_IF_inst|altpll:altpll_component                                                 ;
;     -- OPERATION_MODE         ; NORMAL                                                                                     ;
;     -- PLL_TYPE               ; AUTO                                                                                       ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                                                     ;
;     -- INCLK0_INPUT_FREQUENCY ; 8138                                                                                       ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                                          ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                                          ;
;     -- VCO_DIVIDE_BY          ; 0                                                                                          ;
; Entity Instance               ; network:network_inst|rgmii_send:rgmii_send_inst|tx_pll:tx_pll_inst|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                                                     ;
;     -- PLL_TYPE               ; AUTO                                                                                       ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                                                     ;
;     -- INCLK0_INPUT_FREQUENCY ; 8000                                                                                       ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                                          ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                                          ;
;     -- VCO_DIVIDE_BY          ; 0                                                                                          ;
; Entity Instance               ; PLL_30MHz:PLL_30MHz_inst|altpll:altpll_component                                           ;
;     -- OPERATION_MODE         ; NORMAL                                                                                     ;
;     -- PLL_TYPE               ; AUTO                                                                                       ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                                                     ;
;     -- INCLK0_INPUT_FREQUENCY ; 8138                                                                                       ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                                          ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                                          ;
;     -- VCO_DIVIDE_BY          ; 0                                                                                          ;
; Entity Instance               ; C122_PLL:PLL_inst|altpll:altpll_component                                                  ;
;     -- OPERATION_MODE         ; NORMAL                                                                                     ;
;     -- PLL_TYPE               ; AUTO                                                                                       ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                                                     ;
;     -- INCLK0_INPUT_FREQUENCY ; 8138                                                                                       ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                                          ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                                          ;
;     -- VCO_DIVIDE_BY          ; 0                                                                                          ;
+-------------------------------+--------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                                                                      ;
+----------------------------+--------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                ;
+----------------------------+--------------------------------------------------------------------------------------+
; Number of entity instances ; 4                                                                                    ;
; Entity Instance            ; network:network_inst|icmp:icmp_inst|icmp_fifo:icmp_fifo_inst|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                                           ;
;     -- LPM_WIDTH           ; 8                                                                                    ;
;     -- LPM_NUMWORDS        ; 1024                                                                                 ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                   ;
;     -- USE_EAB             ; ON                                                                                   ;
; Entity Instance            ; Rx_Audio_fifo:Rx_Audio_fifo_inst|dcfifo:dcfifo_component                             ;
;     -- FIFO Type           ; Dual Clock                                                                           ;
;     -- LPM_WIDTH           ; 32                                                                                   ;
;     -- LPM_NUMWORDS        ; 4096                                                                                 ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                  ;
;     -- USE_EAB             ; ON                                                                                   ;
; Entity Instance            ; Tx1_IQ_fifo:Tx1_IQ_fifo_inst|dcfifo:dcfifo_component                                 ;
;     -- FIFO Type           ; Dual Clock                                                                           ;
;     -- LPM_WIDTH           ; 48                                                                                   ;
;     -- LPM_NUMWORDS        ; 4096                                                                                 ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                  ;
;     -- USE_EAB             ; ON                                                                                   ;
; Entity Instance            ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component                                     ;
;     -- FIFO Type           ; Dual Clock                                                                           ;
;     -- LPM_WIDTH           ; 8                                                                                    ;
;     -- LPM_NUMWORDS        ; 1024                                                                                 ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                  ;
;     -- USE_EAB             ; ON                                                                                   ;
+----------------------------+--------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                            ;
+----------------------------+----------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                      ;
+----------------------------+----------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 1                                                                                                                          ;
; Entity Instance            ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_smm2:ASMI_altasmi_parallel_smm2_component|scfifo:scfifo3 ;
;     -- FIFO Type           ; Single Clock                                                                                                               ;
;     -- lpm_width           ; 8                                                                                                                          ;
;     -- LPM_NUMWORDS        ; 258                                                                                                                        ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                        ;
;     -- USE_EAB             ; ON                                                                                                                         ;
+----------------------------+----------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                 ;
+-------------------------------------------+------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                ;
+-------------------------------------------+------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 67                                                                                                   ;
; Entity Instance                           ; profile:profile_sidetone|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component                ;
;     -- OPERATION_MODE                     ; ROM                                                                                                  ;
;     -- WIDTH_A                            ; 16                                                                                                   ;
;     -- NUMWORDS_A                         ; 240                                                                                                  ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                               ;
;     -- WIDTH_B                            ; 1                                                                                                    ;
;     -- NUMWORDS_B                         ; 1                                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                            ;
; Entity Instance                           ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component                      ;
;     -- OPERATION_MODE                     ; ROM                                                                                                  ;
;     -- WIDTH_A                            ; 16                                                                                                   ;
;     -- NUMWORDS_A                         ; 240                                                                                                  ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                               ;
;     -- WIDTH_B                            ; 1                                                                                                    ;
;     -- NUMWORDS_B                         ; 1                                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                            ;
; Entity Instance                           ; sidetone:sidetone_inst|sine_table_256:sine_table_inst|altsyncram:altsyncram_component                ;
;     -- OPERATION_MODE                     ; ROM                                                                                                  ;
;     -- WIDTH_A                            ; 16                                                                                                   ;
;     -- NUMWORDS_A                         ; 256                                                                                                  ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                               ;
;     -- WIDTH_B                            ; 1                                                                                                    ;
;     -- NUMWORDS_B                         ; 1                                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                            ;
; Entity Instance                           ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|firromHa:roma|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                                                  ;
;     -- WIDTH_A                            ; 18                                                                                                   ;
;     -- NUMWORDS_A                         ; 128                                                                                                  ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                               ;
;     -- WIDTH_B                            ; 1                                                                                                    ;
;     -- NUMWORDS_B                         ; 1                                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                            ;
; Entity Instance                           ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|firram48:rama|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                            ;
;     -- WIDTH_A                            ; 48                                                                                                   ;
;     -- NUMWORDS_A                         ; 128                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                         ;
;     -- WIDTH_B                            ; 48                                                                                                   ;
;     -- NUMWORDS_B                         ; 128                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                               ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                            ;
; Entity Instance                           ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|firromHb:romb|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                                                  ;
;     -- WIDTH_A                            ; 18                                                                                                   ;
;     -- NUMWORDS_A                         ; 128                                                                                                  ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                               ;
;     -- WIDTH_B                            ; 1                                                                                                    ;
;     -- NUMWORDS_B                         ; 1                                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                            ;
; Entity Instance                           ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|firram48:ramb|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                            ;
;     -- WIDTH_A                            ; 48                                                                                                   ;
;     -- NUMWORDS_A                         ; 128                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                         ;
;     -- WIDTH_B                            ; 48                                                                                                   ;
;     -- NUMWORDS_B                         ; 128                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                               ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                            ;
; Entity Instance                           ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|firromHc:romc|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                                                  ;
;     -- WIDTH_A                            ; 18                                                                                                   ;
;     -- NUMWORDS_A                         ; 128                                                                                                  ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                               ;
;     -- WIDTH_B                            ; 1                                                                                                    ;
;     -- NUMWORDS_B                         ; 1                                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                            ;
; Entity Instance                           ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|firram48:ramc|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                            ;
;     -- WIDTH_A                            ; 48                                                                                                   ;
;     -- NUMWORDS_A                         ; 128                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                         ;
;     -- WIDTH_B                            ; 48                                                                                                   ;
;     -- NUMWORDS_B                         ; 128                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                               ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                            ;
; Entity Instance                           ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|firromHd:romd|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                                                  ;
;     -- WIDTH_A                            ; 18                                                                                                   ;
;     -- NUMWORDS_A                         ; 128                                                                                                  ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                               ;
;     -- WIDTH_B                            ; 1                                                                                                    ;
;     -- NUMWORDS_B                         ; 1                                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                            ;
; Entity Instance                           ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|firram48:ramd|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                            ;
;     -- WIDTH_A                            ; 48                                                                                                   ;
;     -- NUMWORDS_A                         ; 128                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                         ;
;     -- WIDTH_B                            ; 48                                                                                                   ;
;     -- NUMWORDS_B                         ; 128                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                               ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                            ;
; Entity Instance                           ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|firromHa:roma|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                                                  ;
;     -- WIDTH_A                            ; 18                                                                                                   ;
;     -- NUMWORDS_A                         ; 128                                                                                                  ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                               ;
;     -- WIDTH_B                            ; 1                                                                                                    ;
;     -- NUMWORDS_B                         ; 1                                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                            ;
; Entity Instance                           ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|firram48:rama|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                            ;
;     -- WIDTH_A                            ; 48                                                                                                   ;
;     -- NUMWORDS_A                         ; 128                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                         ;
;     -- WIDTH_B                            ; 48                                                                                                   ;
;     -- NUMWORDS_B                         ; 128                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                               ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                            ;
; Entity Instance                           ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|firromHb:romb|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                                                  ;
;     -- WIDTH_A                            ; 18                                                                                                   ;
;     -- NUMWORDS_A                         ; 128                                                                                                  ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                               ;
;     -- WIDTH_B                            ; 1                                                                                                    ;
;     -- NUMWORDS_B                         ; 1                                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                            ;
; Entity Instance                           ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|firram48:ramb|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                            ;
;     -- WIDTH_A                            ; 48                                                                                                   ;
;     -- NUMWORDS_A                         ; 128                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                         ;
;     -- WIDTH_B                            ; 48                                                                                                   ;
;     -- NUMWORDS_B                         ; 128                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                               ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                            ;
; Entity Instance                           ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|firromHc:romc|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                                                  ;
;     -- WIDTH_A                            ; 18                                                                                                   ;
;     -- NUMWORDS_A                         ; 128                                                                                                  ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                               ;
;     -- WIDTH_B                            ; 1                                                                                                    ;
;     -- NUMWORDS_B                         ; 1                                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                            ;
; Entity Instance                           ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|firram48:ramc|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                            ;
;     -- WIDTH_A                            ; 48                                                                                                   ;
;     -- NUMWORDS_A                         ; 128                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                         ;
;     -- WIDTH_B                            ; 48                                                                                                   ;
;     -- NUMWORDS_B                         ; 128                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                               ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                            ;
; Entity Instance                           ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|firromHd:romd|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                                                  ;
;     -- WIDTH_A                            ; 18                                                                                                   ;
;     -- NUMWORDS_A                         ; 128                                                                                                  ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                               ;
;     -- WIDTH_B                            ; 1                                                                                                    ;
;     -- NUMWORDS_B                         ; 1                                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                            ;
; Entity Instance                           ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|firram48:ramd|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                            ;
;     -- WIDTH_A                            ; 48                                                                                                   ;
;     -- NUMWORDS_A                         ; 128                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                         ;
;     -- WIDTH_B                            ; 48                                                                                                   ;
;     -- NUMWORDS_B                         ; 128                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                               ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                            ;
; Entity Instance                           ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|firromHa:roma|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                                                  ;
;     -- WIDTH_A                            ; 18                                                                                                   ;
;     -- NUMWORDS_A                         ; 128                                                                                                  ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                               ;
;     -- WIDTH_B                            ; 1                                                                                                    ;
;     -- NUMWORDS_B                         ; 1                                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                            ;
; Entity Instance                           ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|firram48:rama|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                            ;
;     -- WIDTH_A                            ; 48                                                                                                   ;
;     -- NUMWORDS_A                         ; 128                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                         ;
;     -- WIDTH_B                            ; 48                                                                                                   ;
;     -- NUMWORDS_B                         ; 128                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                               ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                            ;
; Entity Instance                           ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|firromHb:romb|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                                                  ;
;     -- WIDTH_A                            ; 18                                                                                                   ;
;     -- NUMWORDS_A                         ; 128                                                                                                  ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                               ;
;     -- WIDTH_B                            ; 1                                                                                                    ;
;     -- NUMWORDS_B                         ; 1                                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                            ;
; Entity Instance                           ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|firram48:ramb|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                            ;
;     -- WIDTH_A                            ; 48                                                                                                   ;
;     -- NUMWORDS_A                         ; 128                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                         ;
;     -- WIDTH_B                            ; 48                                                                                                   ;
;     -- NUMWORDS_B                         ; 128                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                               ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                            ;
; Entity Instance                           ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|firromHc:romc|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                                                  ;
;     -- WIDTH_A                            ; 18                                                                                                   ;
;     -- NUMWORDS_A                         ; 128                                                                                                  ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                               ;
;     -- WIDTH_B                            ; 1                                                                                                    ;
;     -- NUMWORDS_B                         ; 1                                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                            ;
; Entity Instance                           ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|firram48:ramc|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                            ;
;     -- WIDTH_A                            ; 48                                                                                                   ;
;     -- NUMWORDS_A                         ; 128                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                         ;
;     -- WIDTH_B                            ; 48                                                                                                   ;
;     -- NUMWORDS_B                         ; 128                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                               ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                            ;
; Entity Instance                           ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|firromHd:romd|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                                                  ;
;     -- WIDTH_A                            ; 18                                                                                                   ;
;     -- NUMWORDS_A                         ; 128                                                                                                  ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                               ;
;     -- WIDTH_B                            ; 1                                                                                                    ;
;     -- NUMWORDS_B                         ; 1                                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                            ;
; Entity Instance                           ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|firram48:ramd|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                            ;
;     -- WIDTH_A                            ; 48                                                                                                   ;
;     -- NUMWORDS_A                         ; 128                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                         ;
;     -- WIDTH_B                            ; 48                                                                                                   ;
;     -- NUMWORDS_B                         ; 128                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                               ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                            ;
; Entity Instance                           ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|firromHa:roma|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                                                  ;
;     -- WIDTH_A                            ; 18                                                                                                   ;
;     -- NUMWORDS_A                         ; 128                                                                                                  ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                               ;
;     -- WIDTH_B                            ; 1                                                                                                    ;
;     -- NUMWORDS_B                         ; 1                                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                            ;
; Entity Instance                           ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|firram48:rama|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                            ;
;     -- WIDTH_A                            ; 48                                                                                                   ;
;     -- NUMWORDS_A                         ; 128                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                         ;
;     -- WIDTH_B                            ; 48                                                                                                   ;
;     -- NUMWORDS_B                         ; 128                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                               ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                            ;
; Entity Instance                           ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|firromHb:romb|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                                                  ;
;     -- WIDTH_A                            ; 18                                                                                                   ;
;     -- NUMWORDS_A                         ; 128                                                                                                  ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                               ;
;     -- WIDTH_B                            ; 1                                                                                                    ;
;     -- NUMWORDS_B                         ; 1                                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                            ;
; Entity Instance                           ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|firram48:ramb|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                            ;
;     -- WIDTH_A                            ; 48                                                                                                   ;
;     -- NUMWORDS_A                         ; 128                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                         ;
;     -- WIDTH_B                            ; 48                                                                                                   ;
;     -- NUMWORDS_B                         ; 128                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                               ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                            ;
; Entity Instance                           ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|firromHc:romc|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                                                  ;
;     -- WIDTH_A                            ; 18                                                                                                   ;
;     -- NUMWORDS_A                         ; 128                                                                                                  ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                               ;
;     -- WIDTH_B                            ; 1                                                                                                    ;
;     -- NUMWORDS_B                         ; 1                                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                            ;
; Entity Instance                           ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|firram48:ramc|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                            ;
;     -- WIDTH_A                            ; 48                                                                                                   ;
;     -- NUMWORDS_A                         ; 128                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                         ;
;     -- WIDTH_B                            ; 48                                                                                                   ;
;     -- NUMWORDS_B                         ; 128                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                               ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                            ;
; Entity Instance                           ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|firromHd:romd|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                                                  ;
;     -- WIDTH_A                            ; 18                                                                                                   ;
;     -- NUMWORDS_A                         ; 128                                                                                                  ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                               ;
;     -- WIDTH_B                            ; 1                                                                                                    ;
;     -- NUMWORDS_B                         ; 1                                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                            ;
; Entity Instance                           ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|firram48:ramd|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                            ;
;     -- WIDTH_A                            ; 48                                                                                                   ;
;     -- NUMWORDS_A                         ; 128                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                         ;
;     -- WIDTH_B                            ; 48                                                                                                   ;
;     -- NUMWORDS_B                         ; 128                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                               ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                            ;
; Entity Instance                           ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|firromHa:roma|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                                                  ;
;     -- WIDTH_A                            ; 18                                                                                                   ;
;     -- NUMWORDS_A                         ; 128                                                                                                  ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                               ;
;     -- WIDTH_B                            ; 1                                                                                                    ;
;     -- NUMWORDS_B                         ; 1                                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                            ;
; Entity Instance                           ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|firram48:rama|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                            ;
;     -- WIDTH_A                            ; 48                                                                                                   ;
;     -- NUMWORDS_A                         ; 128                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                         ;
;     -- WIDTH_B                            ; 48                                                                                                   ;
;     -- NUMWORDS_B                         ; 128                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                               ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                            ;
; Entity Instance                           ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|firromHb:romb|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                                                  ;
;     -- WIDTH_A                            ; 18                                                                                                   ;
;     -- NUMWORDS_A                         ; 128                                                                                                  ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                               ;
;     -- WIDTH_B                            ; 1                                                                                                    ;
;     -- NUMWORDS_B                         ; 1                                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                            ;
; Entity Instance                           ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|firram48:ramb|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                            ;
;     -- WIDTH_A                            ; 48                                                                                                   ;
;     -- NUMWORDS_A                         ; 128                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                         ;
;     -- WIDTH_B                            ; 48                                                                                                   ;
;     -- NUMWORDS_B                         ; 128                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                               ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                            ;
; Entity Instance                           ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|firromHc:romc|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                                                  ;
;     -- WIDTH_A                            ; 18                                                                                                   ;
;     -- NUMWORDS_A                         ; 128                                                                                                  ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                               ;
;     -- WIDTH_B                            ; 1                                                                                                    ;
;     -- NUMWORDS_B                         ; 1                                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                            ;
; Entity Instance                           ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|firram48:ramc|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                            ;
;     -- WIDTH_A                            ; 48                                                                                                   ;
;     -- NUMWORDS_A                         ; 128                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                         ;
;     -- WIDTH_B                            ; 48                                                                                                   ;
;     -- NUMWORDS_B                         ; 128                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                               ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                            ;
; Entity Instance                           ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|firromHd:romd|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                                                  ;
;     -- WIDTH_A                            ; 18                                                                                                   ;
;     -- NUMWORDS_A                         ; 128                                                                                                  ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                               ;
;     -- WIDTH_B                            ; 1                                                                                                    ;
;     -- NUMWORDS_B                         ; 1                                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                            ;
; Entity Instance                           ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|firram48:ramd|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                            ;
;     -- WIDTH_A                            ; 48                                                                                                   ;
;     -- NUMWORDS_A                         ; 128                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                         ;
;     -- WIDTH_B                            ; 48                                                                                                   ;
;     -- NUMWORDS_B                         ; 128                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                               ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                            ;
; Entity Instance                           ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|firromHa:roma|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                                                  ;
;     -- WIDTH_A                            ; 18                                                                                                   ;
;     -- NUMWORDS_A                         ; 128                                                                                                  ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                               ;
;     -- WIDTH_B                            ; 1                                                                                                    ;
;     -- NUMWORDS_B                         ; 1                                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                            ;
; Entity Instance                           ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|firram48:rama|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                            ;
;     -- WIDTH_A                            ; 48                                                                                                   ;
;     -- NUMWORDS_A                         ; 128                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                         ;
;     -- WIDTH_B                            ; 48                                                                                                   ;
;     -- NUMWORDS_B                         ; 128                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                               ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                            ;
; Entity Instance                           ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|firromHb:romb|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                                                  ;
;     -- WIDTH_A                            ; 18                                                                                                   ;
;     -- NUMWORDS_A                         ; 128                                                                                                  ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                               ;
;     -- WIDTH_B                            ; 1                                                                                                    ;
;     -- NUMWORDS_B                         ; 1                                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                            ;
; Entity Instance                           ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|firram48:ramb|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                            ;
;     -- WIDTH_A                            ; 48                                                                                                   ;
;     -- NUMWORDS_A                         ; 128                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                         ;
;     -- WIDTH_B                            ; 48                                                                                                   ;
;     -- NUMWORDS_B                         ; 128                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                               ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                            ;
; Entity Instance                           ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|firromHc:romc|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                                                  ;
;     -- WIDTH_A                            ; 18                                                                                                   ;
;     -- NUMWORDS_A                         ; 128                                                                                                  ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                               ;
;     -- WIDTH_B                            ; 1                                                                                                    ;
;     -- NUMWORDS_B                         ; 1                                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                            ;
; Entity Instance                           ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|firram48:ramc|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                            ;
;     -- WIDTH_A                            ; 48                                                                                                   ;
;     -- NUMWORDS_A                         ; 128                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                         ;
;     -- WIDTH_B                            ; 48                                                                                                   ;
;     -- NUMWORDS_B                         ; 128                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                               ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                            ;
; Entity Instance                           ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|firromHd:romd|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                                                  ;
;     -- WIDTH_A                            ; 18                                                                                                   ;
;     -- NUMWORDS_A                         ; 128                                                                                                  ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                               ;
;     -- WIDTH_B                            ; 1                                                                                                    ;
;     -- NUMWORDS_B                         ; 1                                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                            ;
; Entity Instance                           ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|firram48:ramd|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                            ;
;     -- WIDTH_A                            ; 48                                                                                                   ;
;     -- NUMWORDS_A                         ; 128                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                         ;
;     -- WIDTH_B                            ; 48                                                                                                   ;
;     -- NUMWORDS_B                         ; 128                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                               ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                            ;
; Entity Instance                           ; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|firromHa:roma|altsyncram:altsyncram_component        ;
;     -- OPERATION_MODE                     ; ROM                                                                                                  ;
;     -- WIDTH_A                            ; 18                                                                                                   ;
;     -- NUMWORDS_A                         ; 128                                                                                                  ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                               ;
;     -- WIDTH_B                            ; 1                                                                                                    ;
;     -- NUMWORDS_B                         ; 1                                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                            ;
; Entity Instance                           ; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|firram48:rama|altsyncram:altsyncram_component        ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                            ;
;     -- WIDTH_A                            ; 48                                                                                                   ;
;     -- NUMWORDS_A                         ; 128                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                         ;
;     -- WIDTH_B                            ; 48                                                                                                   ;
;     -- NUMWORDS_B                         ; 128                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                               ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                            ;
; Entity Instance                           ; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|firromHb:romb|altsyncram:altsyncram_component        ;
;     -- OPERATION_MODE                     ; ROM                                                                                                  ;
;     -- WIDTH_A                            ; 18                                                                                                   ;
;     -- NUMWORDS_A                         ; 128                                                                                                  ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                               ;
;     -- WIDTH_B                            ; 1                                                                                                    ;
;     -- NUMWORDS_B                         ; 1                                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                            ;
; Entity Instance                           ; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|firram48:ramb|altsyncram:altsyncram_component        ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                            ;
;     -- WIDTH_A                            ; 48                                                                                                   ;
;     -- NUMWORDS_A                         ; 128                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                         ;
;     -- WIDTH_B                            ; 48                                                                                                   ;
;     -- NUMWORDS_B                         ; 128                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                               ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                            ;
; Entity Instance                           ; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|firromHc:romc|altsyncram:altsyncram_component        ;
;     -- OPERATION_MODE                     ; ROM                                                                                                  ;
;     -- WIDTH_A                            ; 18                                                                                                   ;
;     -- NUMWORDS_A                         ; 128                                                                                                  ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                               ;
;     -- WIDTH_B                            ; 1                                                                                                    ;
;     -- NUMWORDS_B                         ; 1                                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                            ;
; Entity Instance                           ; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|firram48:ramc|altsyncram:altsyncram_component        ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                            ;
;     -- WIDTH_A                            ; 48                                                                                                   ;
;     -- NUMWORDS_A                         ; 128                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                         ;
;     -- WIDTH_B                            ; 48                                                                                                   ;
;     -- NUMWORDS_B                         ; 128                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                               ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                            ;
; Entity Instance                           ; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|firromHd:romd|altsyncram:altsyncram_component        ;
;     -- OPERATION_MODE                     ; ROM                                                                                                  ;
;     -- WIDTH_A                            ; 18                                                                                                   ;
;     -- NUMWORDS_A                         ; 128                                                                                                  ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                               ;
;     -- WIDTH_B                            ; 1                                                                                                    ;
;     -- NUMWORDS_B                         ; 1                                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                            ;
; Entity Instance                           ; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|firram48:ramd|altsyncram:altsyncram_component        ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                            ;
;     -- WIDTH_A                            ; 48                                                                                                   ;
;     -- NUMWORDS_A                         ; 128                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                         ;
;     -- WIDTH_B                            ; 48                                                                                                   ;
;     -- NUMWORDS_B                         ; 128                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                               ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                            ;
; Entity Instance                           ; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|firromHa:roma|altsyncram:altsyncram_component        ;
;     -- OPERATION_MODE                     ; ROM                                                                                                  ;
;     -- WIDTH_A                            ; 18                                                                                                   ;
;     -- NUMWORDS_A                         ; 128                                                                                                  ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                               ;
;     -- WIDTH_B                            ; 1                                                                                                    ;
;     -- NUMWORDS_B                         ; 1                                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                            ;
; Entity Instance                           ; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|firram48:rama|altsyncram:altsyncram_component        ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                            ;
;     -- WIDTH_A                            ; 48                                                                                                   ;
;     -- NUMWORDS_A                         ; 128                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                         ;
;     -- WIDTH_B                            ; 48                                                                                                   ;
;     -- NUMWORDS_B                         ; 128                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                               ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                            ;
; Entity Instance                           ; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|firromHb:romb|altsyncram:altsyncram_component        ;
;     -- OPERATION_MODE                     ; ROM                                                                                                  ;
;     -- WIDTH_A                            ; 18                                                                                                   ;
;     -- NUMWORDS_A                         ; 128                                                                                                  ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                               ;
;     -- WIDTH_B                            ; 1                                                                                                    ;
;     -- NUMWORDS_B                         ; 1                                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                            ;
; Entity Instance                           ; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|firram48:ramb|altsyncram:altsyncram_component        ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                            ;
;     -- WIDTH_A                            ; 48                                                                                                   ;
;     -- NUMWORDS_A                         ; 128                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                         ;
;     -- WIDTH_B                            ; 48                                                                                                   ;
;     -- NUMWORDS_B                         ; 128                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                               ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                            ;
; Entity Instance                           ; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|firromHc:romc|altsyncram:altsyncram_component        ;
;     -- OPERATION_MODE                     ; ROM                                                                                                  ;
;     -- WIDTH_A                            ; 18                                                                                                   ;
;     -- NUMWORDS_A                         ; 128                                                                                                  ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                               ;
;     -- WIDTH_B                            ; 1                                                                                                    ;
;     -- NUMWORDS_B                         ; 1                                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                            ;
; Entity Instance                           ; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|firram48:ramc|altsyncram:altsyncram_component        ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                            ;
;     -- WIDTH_A                            ; 48                                                                                                   ;
;     -- NUMWORDS_A                         ; 128                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                         ;
;     -- WIDTH_B                            ; 48                                                                                                   ;
;     -- NUMWORDS_B                         ; 128                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                               ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                            ;
; Entity Instance                           ; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|firromHd:romd|altsyncram:altsyncram_component        ;
;     -- OPERATION_MODE                     ; ROM                                                                                                  ;
;     -- WIDTH_A                            ; 18                                                                                                   ;
;     -- NUMWORDS_A                         ; 128                                                                                                  ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                               ;
;     -- WIDTH_B                            ; 1                                                                                                    ;
;     -- NUMWORDS_B                         ; 1                                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                            ;
; Entity Instance                           ; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|firram48:ramd|altsyncram:altsyncram_component        ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                            ;
;     -- WIDTH_A                            ; 48                                                                                                   ;
;     -- NUMWORDS_A                         ; 128                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                         ;
;     -- WIDTH_B                            ; 48                                                                                                   ;
;     -- NUMWORDS_B                         ; 128                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                               ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                            ;
+-------------------------------------------+------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                                                     ;
+---------------------------------------+----------------------------------------------------------------------------+
; Name                                  ; Value                                                                      ;
+---------------------------------------+----------------------------------------------------------------------------+
; Number of entity instances            ; 72                                                                         ;
; Entity Instance                       ; sidetone:sidetone_inst|Multiply2:Multiply16x8|lpm_mult:lpm_mult_component  ;
;     -- LPM_WIDTHA                     ; 16                                                                         ;
;     -- LPM_WIDTHB                     ; 16                                                                         ;
;     -- LPM_WIDTHP                     ; 16                                                                         ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                     ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                         ;
;     -- USE_EAB                        ; OFF                                                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                         ;
; Entity Instance                       ; sidetone:sidetone_inst|Multiply2:Multiply16x16|lpm_mult:lpm_mult_component ;
;     -- LPM_WIDTHA                     ; 16                                                                         ;
;     -- LPM_WIDTHB                     ; 16                                                                         ;
;     -- LPM_WIDTHP                     ; 16                                                                         ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                     ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                         ;
;     -- USE_EAB                        ; OFF                                                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                         ;
; Entity Instance                       ; iambic:iambic_inst|lpm_mult:Mult0                                          ;
;     -- LPM_WIDTHA                     ; 18                                                                         ;
;     -- LPM_WIDTHB                     ; 8                                                                          ;
;     -- LPM_WIDTHP                     ; 26                                                                         ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                   ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                         ;
;     -- USE_EAB                        ; OFF                                                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                         ;
; Entity Instance                       ; lpm_mult:Mult1                                                             ;
;     -- LPM_WIDTHA                     ; 15                                                                         ;
;     -- LPM_WIDTHB                     ; 15                                                                         ;
;     -- LPM_WIDTHP                     ; 30                                                                         ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                   ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                         ;
;     -- USE_EAB                        ; OFF                                                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                         ;
; Entity Instance                       ; lpm_mult:Mult2                                                             ;
;     -- LPM_WIDTHA                     ; 15                                                                         ;
;     -- LPM_WIDTHB                     ; 15                                                                         ;
;     -- LPM_WIDTHP                     ; 30                                                                         ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                   ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                         ;
;     -- USE_EAB                        ; OFF                                                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                         ;
; Entity Instance                       ; lpm_mult:Mult0                                                             ;
;     -- LPM_WIDTHA                     ; 8                                                                          ;
;     -- LPM_WIDTHB                     ; 17                                                                         ;
;     -- LPM_WIDTHP                     ; 25                                                                         ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                   ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                         ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                                        ;
;     -- USE_EAB                        ; OFF                                                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                         ;
; Entity Instance                       ; sdr_receive:sdr_receive_inst|lpm_mult:Mult0                                ;
;     -- LPM_WIDTHA                     ; 8                                                                          ;
;     -- LPM_WIDTHB                     ; 27                                                                         ;
;     -- LPM_WIDTHP                     ; 35                                                                         ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                   ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                         ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                                        ;
;     -- USE_EAB                        ; OFF                                                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                         ;
; Entity Instance                       ; sidetone:sidetone_inst|lpm_mult:Mult0                                      ;
;     -- LPM_WIDTHA                     ; 12                                                                         ;
;     -- LPM_WIDTHB                     ; 9                                                                          ;
;     -- LPM_WIDTHP                     ; 21                                                                         ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                   ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                         ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                                        ;
;     -- USE_EAB                        ; OFF                                                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                         ;
; Entity Instance                       ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1      ;
;     -- LPM_WIDTHA                     ; 24                                                                         ;
;     -- LPM_WIDTHB                     ; 18                                                                         ;
;     -- LPM_WIDTHP                     ; 42                                                                         ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                     ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                         ;
;     -- USE_EAB                        ; OFF                                                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                         ;
; Entity Instance                       ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1      ;
;     -- LPM_WIDTHA                     ; 24                                                                         ;
;     -- LPM_WIDTHB                     ; 18                                                                         ;
;     -- LPM_WIDTHP                     ; 42                                                                         ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                     ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                         ;
;     -- USE_EAB                        ; OFF                                                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                         ;
; Entity Instance                       ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1      ;
;     -- LPM_WIDTHA                     ; 24                                                                         ;
;     -- LPM_WIDTHB                     ; 18                                                                         ;
;     -- LPM_WIDTHP                     ; 42                                                                         ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                     ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                         ;
;     -- USE_EAB                        ; OFF                                                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                         ;
; Entity Instance                       ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0      ;
;     -- LPM_WIDTHA                     ; 24                                                                         ;
;     -- LPM_WIDTHB                     ; 18                                                                         ;
;     -- LPM_WIDTHP                     ; 42                                                                         ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                     ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                         ;
;     -- USE_EAB                        ; OFF                                                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                         ;
; Entity Instance                       ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0      ;
;     -- LPM_WIDTHA                     ; 24                                                                         ;
;     -- LPM_WIDTHB                     ; 18                                                                         ;
;     -- LPM_WIDTHP                     ; 42                                                                         ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                     ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                         ;
;     -- USE_EAB                        ; OFF                                                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                         ;
; Entity Instance                       ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0      ;
;     -- LPM_WIDTHA                     ; 24                                                                         ;
;     -- LPM_WIDTHB                     ; 18                                                                         ;
;     -- LPM_WIDTHP                     ; 42                                                                         ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                     ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                         ;
;     -- USE_EAB                        ; OFF                                                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                         ;
; Entity Instance                       ; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|lpm_mult:Mult1             ;
;     -- LPM_WIDTHA                     ; 24                                                                         ;
;     -- LPM_WIDTHB                     ; 18                                                                         ;
;     -- LPM_WIDTHP                     ; 42                                                                         ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                     ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                         ;
;     -- USE_EAB                        ; OFF                                                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                         ;
; Entity Instance                       ; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|lpm_mult:Mult1             ;
;     -- LPM_WIDTHA                     ; 24                                                                         ;
;     -- LPM_WIDTHB                     ; 18                                                                         ;
;     -- LPM_WIDTHP                     ; 42                                                                         ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                     ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                         ;
;     -- USE_EAB                        ; OFF                                                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                         ;
; Entity Instance                       ; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|lpm_mult:Mult1             ;
;     -- LPM_WIDTHA                     ; 24                                                                         ;
;     -- LPM_WIDTHB                     ; 18                                                                         ;
;     -- LPM_WIDTHP                     ; 42                                                                         ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                     ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                         ;
;     -- USE_EAB                        ; OFF                                                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                         ;
; Entity Instance                       ; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|lpm_mult:Mult0             ;
;     -- LPM_WIDTHA                     ; 24                                                                         ;
;     -- LPM_WIDTHB                     ; 18                                                                         ;
;     -- LPM_WIDTHP                     ; 42                                                                         ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                     ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                         ;
;     -- USE_EAB                        ; OFF                                                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                         ;
; Entity Instance                       ; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|lpm_mult:Mult0             ;
;     -- LPM_WIDTHA                     ; 24                                                                         ;
;     -- LPM_WIDTHB                     ; 18                                                                         ;
;     -- LPM_WIDTHP                     ; 42                                                                         ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                     ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                         ;
;     -- USE_EAB                        ; OFF                                                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                         ;
; Entity Instance                       ; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|lpm_mult:Mult0             ;
;     -- LPM_WIDTHA                     ; 24                                                                         ;
;     -- LPM_WIDTHB                     ; 18                                                                         ;
;     -- LPM_WIDTHP                     ; 42                                                                         ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                     ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                         ;
;     -- USE_EAB                        ; OFF                                                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                         ;
; Entity Instance                       ; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|lpm_mult:Mult1             ;
;     -- LPM_WIDTHA                     ; 24                                                                         ;
;     -- LPM_WIDTHB                     ; 18                                                                         ;
;     -- LPM_WIDTHP                     ; 42                                                                         ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                     ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                         ;
;     -- USE_EAB                        ; OFF                                                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                         ;
; Entity Instance                       ; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|lpm_mult:Mult1             ;
;     -- LPM_WIDTHA                     ; 24                                                                         ;
;     -- LPM_WIDTHB                     ; 18                                                                         ;
;     -- LPM_WIDTHP                     ; 42                                                                         ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                     ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                         ;
;     -- USE_EAB                        ; OFF                                                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                         ;
; Entity Instance                       ; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|lpm_mult:Mult1             ;
;     -- LPM_WIDTHA                     ; 24                                                                         ;
;     -- LPM_WIDTHB                     ; 18                                                                         ;
;     -- LPM_WIDTHP                     ; 42                                                                         ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                     ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                         ;
;     -- USE_EAB                        ; OFF                                                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                         ;
; Entity Instance                       ; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|lpm_mult:Mult0             ;
;     -- LPM_WIDTHA                     ; 24                                                                         ;
;     -- LPM_WIDTHB                     ; 18                                                                         ;
;     -- LPM_WIDTHP                     ; 42                                                                         ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                     ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                         ;
;     -- USE_EAB                        ; OFF                                                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                         ;
; Entity Instance                       ; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|lpm_mult:Mult0             ;
;     -- LPM_WIDTHA                     ; 24                                                                         ;
;     -- LPM_WIDTHB                     ; 18                                                                         ;
;     -- LPM_WIDTHP                     ; 42                                                                         ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                     ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                         ;
;     -- USE_EAB                        ; OFF                                                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                         ;
; Entity Instance                       ; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|lpm_mult:Mult0             ;
;     -- LPM_WIDTHA                     ; 24                                                                         ;
;     -- LPM_WIDTHB                     ; 18                                                                         ;
;     -- LPM_WIDTHP                     ; 42                                                                         ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                     ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                         ;
;     -- USE_EAB                        ; OFF                                                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                         ;
; Entity Instance                       ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1      ;
;     -- LPM_WIDTHA                     ; 24                                                                         ;
;     -- LPM_WIDTHB                     ; 18                                                                         ;
;     -- LPM_WIDTHP                     ; 42                                                                         ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                     ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                         ;
;     -- USE_EAB                        ; OFF                                                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                         ;
; Entity Instance                       ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1      ;
;     -- LPM_WIDTHA                     ; 24                                                                         ;
;     -- LPM_WIDTHB                     ; 18                                                                         ;
;     -- LPM_WIDTHP                     ; 42                                                                         ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                     ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                         ;
;     -- USE_EAB                        ; OFF                                                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                         ;
; Entity Instance                       ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1      ;
;     -- LPM_WIDTHA                     ; 24                                                                         ;
;     -- LPM_WIDTHB                     ; 18                                                                         ;
;     -- LPM_WIDTHP                     ; 42                                                                         ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                     ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                         ;
;     -- USE_EAB                        ; OFF                                                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                         ;
; Entity Instance                       ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0      ;
;     -- LPM_WIDTHA                     ; 24                                                                         ;
;     -- LPM_WIDTHB                     ; 18                                                                         ;
;     -- LPM_WIDTHP                     ; 42                                                                         ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                     ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                         ;
;     -- USE_EAB                        ; OFF                                                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                         ;
; Entity Instance                       ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0      ;
;     -- LPM_WIDTHA                     ; 24                                                                         ;
;     -- LPM_WIDTHB                     ; 18                                                                         ;
;     -- LPM_WIDTHP                     ; 42                                                                         ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                     ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                         ;
;     -- USE_EAB                        ; OFF                                                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                         ;
; Entity Instance                       ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0      ;
;     -- LPM_WIDTHA                     ; 24                                                                         ;
;     -- LPM_WIDTHB                     ; 18                                                                         ;
;     -- LPM_WIDTHP                     ; 42                                                                         ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                     ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                         ;
;     -- USE_EAB                        ; OFF                                                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                         ;
; Entity Instance                       ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1      ;
;     -- LPM_WIDTHA                     ; 24                                                                         ;
;     -- LPM_WIDTHB                     ; 18                                                                         ;
;     -- LPM_WIDTHP                     ; 42                                                                         ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                     ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                         ;
;     -- USE_EAB                        ; OFF                                                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                         ;
; Entity Instance                       ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1      ;
;     -- LPM_WIDTHA                     ; 24                                                                         ;
;     -- LPM_WIDTHB                     ; 18                                                                         ;
;     -- LPM_WIDTHP                     ; 42                                                                         ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                     ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                         ;
;     -- USE_EAB                        ; OFF                                                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                         ;
; Entity Instance                       ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1      ;
;     -- LPM_WIDTHA                     ; 24                                                                         ;
;     -- LPM_WIDTHB                     ; 18                                                                         ;
;     -- LPM_WIDTHP                     ; 42                                                                         ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                     ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                         ;
;     -- USE_EAB                        ; OFF                                                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                         ;
; Entity Instance                       ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0      ;
;     -- LPM_WIDTHA                     ; 24                                                                         ;
;     -- LPM_WIDTHB                     ; 18                                                                         ;
;     -- LPM_WIDTHP                     ; 42                                                                         ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                     ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                         ;
;     -- USE_EAB                        ; OFF                                                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                         ;
; Entity Instance                       ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0      ;
;     -- LPM_WIDTHA                     ; 24                                                                         ;
;     -- LPM_WIDTHB                     ; 18                                                                         ;
;     -- LPM_WIDTHP                     ; 42                                                                         ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                     ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                         ;
;     -- USE_EAB                        ; OFF                                                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                         ;
; Entity Instance                       ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0      ;
;     -- LPM_WIDTHA                     ; 24                                                                         ;
;     -- LPM_WIDTHB                     ; 18                                                                         ;
;     -- LPM_WIDTHP                     ; 42                                                                         ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                     ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                         ;
;     -- USE_EAB                        ; OFF                                                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                         ;
; Entity Instance                       ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1      ;
;     -- LPM_WIDTHA                     ; 24                                                                         ;
;     -- LPM_WIDTHB                     ; 18                                                                         ;
;     -- LPM_WIDTHP                     ; 42                                                                         ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                     ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                         ;
;     -- USE_EAB                        ; OFF                                                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                         ;
; Entity Instance                       ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1      ;
;     -- LPM_WIDTHA                     ; 24                                                                         ;
;     -- LPM_WIDTHB                     ; 18                                                                         ;
;     -- LPM_WIDTHP                     ; 42                                                                         ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                     ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                         ;
;     -- USE_EAB                        ; OFF                                                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                         ;
; Entity Instance                       ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1      ;
;     -- LPM_WIDTHA                     ; 24                                                                         ;
;     -- LPM_WIDTHB                     ; 18                                                                         ;
;     -- LPM_WIDTHP                     ; 42                                                                         ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                     ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                         ;
;     -- USE_EAB                        ; OFF                                                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                         ;
; Entity Instance                       ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0      ;
;     -- LPM_WIDTHA                     ; 24                                                                         ;
;     -- LPM_WIDTHB                     ; 18                                                                         ;
;     -- LPM_WIDTHP                     ; 42                                                                         ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                     ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                         ;
;     -- USE_EAB                        ; OFF                                                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                         ;
; Entity Instance                       ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0      ;
;     -- LPM_WIDTHA                     ; 24                                                                         ;
;     -- LPM_WIDTHB                     ; 18                                                                         ;
;     -- LPM_WIDTHP                     ; 42                                                                         ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                     ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                         ;
;     -- USE_EAB                        ; OFF                                                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                         ;
; Entity Instance                       ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0      ;
;     -- LPM_WIDTHA                     ; 24                                                                         ;
;     -- LPM_WIDTHB                     ; 18                                                                         ;
;     -- LPM_WIDTHP                     ; 42                                                                         ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                     ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                         ;
;     -- USE_EAB                        ; OFF                                                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                         ;
; Entity Instance                       ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1      ;
;     -- LPM_WIDTHA                     ; 24                                                                         ;
;     -- LPM_WIDTHB                     ; 18                                                                         ;
;     -- LPM_WIDTHP                     ; 42                                                                         ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                     ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                         ;
;     -- USE_EAB                        ; OFF                                                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                         ;
; Entity Instance                       ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1      ;
;     -- LPM_WIDTHA                     ; 24                                                                         ;
;     -- LPM_WIDTHB                     ; 18                                                                         ;
;     -- LPM_WIDTHP                     ; 42                                                                         ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                     ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                         ;
;     -- USE_EAB                        ; OFF                                                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                         ;
; Entity Instance                       ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1      ;
;     -- LPM_WIDTHA                     ; 24                                                                         ;
;     -- LPM_WIDTHB                     ; 18                                                                         ;
;     -- LPM_WIDTHP                     ; 42                                                                         ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                     ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                         ;
;     -- USE_EAB                        ; OFF                                                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                         ;
; Entity Instance                       ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0      ;
;     -- LPM_WIDTHA                     ; 24                                                                         ;
;     -- LPM_WIDTHB                     ; 18                                                                         ;
;     -- LPM_WIDTHP                     ; 42                                                                         ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                     ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                         ;
;     -- USE_EAB                        ; OFF                                                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                         ;
; Entity Instance                       ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0      ;
;     -- LPM_WIDTHA                     ; 24                                                                         ;
;     -- LPM_WIDTHB                     ; 18                                                                         ;
;     -- LPM_WIDTHP                     ; 42                                                                         ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                     ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                         ;
;     -- USE_EAB                        ; OFF                                                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                         ;
; Entity Instance                       ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0      ;
;     -- LPM_WIDTHA                     ; 24                                                                         ;
;     -- LPM_WIDTHB                     ; 18                                                                         ;
;     -- LPM_WIDTHP                     ; 42                                                                         ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                     ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                         ;
;     -- USE_EAB                        ; OFF                                                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                         ;
; Entity Instance                       ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1      ;
;     -- LPM_WIDTHA                     ; 24                                                                         ;
;     -- LPM_WIDTHB                     ; 18                                                                         ;
;     -- LPM_WIDTHP                     ; 42                                                                         ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                     ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                         ;
;     -- USE_EAB                        ; OFF                                                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                         ;
; Entity Instance                       ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1      ;
;     -- LPM_WIDTHA                     ; 24                                                                         ;
;     -- LPM_WIDTHB                     ; 18                                                                         ;
;     -- LPM_WIDTHP                     ; 42                                                                         ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                     ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                         ;
;     -- USE_EAB                        ; OFF                                                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                         ;
; Entity Instance                       ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1      ;
;     -- LPM_WIDTHA                     ; 24                                                                         ;
;     -- LPM_WIDTHB                     ; 18                                                                         ;
;     -- LPM_WIDTHP                     ; 42                                                                         ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                     ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                         ;
;     -- USE_EAB                        ; OFF                                                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                         ;
; Entity Instance                       ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0      ;
;     -- LPM_WIDTHA                     ; 24                                                                         ;
;     -- LPM_WIDTHB                     ; 18                                                                         ;
;     -- LPM_WIDTHP                     ; 42                                                                         ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                     ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                         ;
;     -- USE_EAB                        ; OFF                                                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                         ;
; Entity Instance                       ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0      ;
;     -- LPM_WIDTHA                     ; 24                                                                         ;
;     -- LPM_WIDTHB                     ; 18                                                                         ;
;     -- LPM_WIDTHP                     ; 42                                                                         ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                     ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                         ;
;     -- USE_EAB                        ; OFF                                                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                         ;
; Entity Instance                       ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0      ;
;     -- LPM_WIDTHA                     ; 24                                                                         ;
;     -- LPM_WIDTHB                     ; 18                                                                         ;
;     -- LPM_WIDTHP                     ; 42                                                                         ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                     ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                         ;
;     -- USE_EAB                        ; OFF                                                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                         ;
; Entity Instance                       ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1      ;
;     -- LPM_WIDTHA                     ; 24                                                                         ;
;     -- LPM_WIDTHB                     ; 18                                                                         ;
;     -- LPM_WIDTHP                     ; 42                                                                         ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                     ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                         ;
;     -- USE_EAB                        ; OFF                                                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                         ;
; Entity Instance                       ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0      ;
;     -- LPM_WIDTHA                     ; 24                                                                         ;
;     -- LPM_WIDTHB                     ; 18                                                                         ;
;     -- LPM_WIDTHP                     ; 42                                                                         ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                     ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                         ;
;     -- USE_EAB                        ; OFF                                                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                         ;
; Entity Instance                       ; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|lpm_mult:Mult1             ;
;     -- LPM_WIDTHA                     ; 24                                                                         ;
;     -- LPM_WIDTHB                     ; 18                                                                         ;
;     -- LPM_WIDTHP                     ; 42                                                                         ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                     ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                         ;
;     -- USE_EAB                        ; OFF                                                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                         ;
; Entity Instance                       ; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|lpm_mult:Mult0             ;
;     -- LPM_WIDTHA                     ; 24                                                                         ;
;     -- LPM_WIDTHB                     ; 18                                                                         ;
;     -- LPM_WIDTHP                     ; 42                                                                         ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                     ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                         ;
;     -- USE_EAB                        ; OFF                                                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                         ;
; Entity Instance                       ; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|lpm_mult:Mult1             ;
;     -- LPM_WIDTHA                     ; 24                                                                         ;
;     -- LPM_WIDTHB                     ; 18                                                                         ;
;     -- LPM_WIDTHP                     ; 42                                                                         ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                     ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                         ;
;     -- USE_EAB                        ; OFF                                                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                         ;
; Entity Instance                       ; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|lpm_mult:Mult0             ;
;     -- LPM_WIDTHA                     ; 24                                                                         ;
;     -- LPM_WIDTHB                     ; 18                                                                         ;
;     -- LPM_WIDTHP                     ; 42                                                                         ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                     ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                         ;
;     -- USE_EAB                        ; OFF                                                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                         ;
; Entity Instance                       ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1      ;
;     -- LPM_WIDTHA                     ; 24                                                                         ;
;     -- LPM_WIDTHB                     ; 18                                                                         ;
;     -- LPM_WIDTHP                     ; 42                                                                         ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                     ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                         ;
;     -- USE_EAB                        ; OFF                                                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                         ;
; Entity Instance                       ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0      ;
;     -- LPM_WIDTHA                     ; 24                                                                         ;
;     -- LPM_WIDTHB                     ; 18                                                                         ;
;     -- LPM_WIDTHP                     ; 42                                                                         ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                     ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                         ;
;     -- USE_EAB                        ; OFF                                                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                         ;
; Entity Instance                       ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1      ;
;     -- LPM_WIDTHA                     ; 24                                                                         ;
;     -- LPM_WIDTHB                     ; 18                                                                         ;
;     -- LPM_WIDTHP                     ; 42                                                                         ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                     ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                         ;
;     -- USE_EAB                        ; OFF                                                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                         ;
; Entity Instance                       ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0      ;
;     -- LPM_WIDTHA                     ; 24                                                                         ;
;     -- LPM_WIDTHB                     ; 18                                                                         ;
;     -- LPM_WIDTHP                     ; 42                                                                         ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                     ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                         ;
;     -- USE_EAB                        ; OFF                                                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                         ;
; Entity Instance                       ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1      ;
;     -- LPM_WIDTHA                     ; 24                                                                         ;
;     -- LPM_WIDTHB                     ; 18                                                                         ;
;     -- LPM_WIDTHP                     ; 42                                                                         ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                     ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                         ;
;     -- USE_EAB                        ; OFF                                                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                         ;
; Entity Instance                       ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0      ;
;     -- LPM_WIDTHA                     ; 24                                                                         ;
;     -- LPM_WIDTHB                     ; 18                                                                         ;
;     -- LPM_WIDTHP                     ; 42                                                                         ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                     ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                         ;
;     -- USE_EAB                        ; OFF                                                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                         ;
; Entity Instance                       ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1      ;
;     -- LPM_WIDTHA                     ; 24                                                                         ;
;     -- LPM_WIDTHB                     ; 18                                                                         ;
;     -- LPM_WIDTHP                     ; 42                                                                         ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                     ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                         ;
;     -- USE_EAB                        ; OFF                                                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                         ;
; Entity Instance                       ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0      ;
;     -- LPM_WIDTHA                     ; 24                                                                         ;
;     -- LPM_WIDTHB                     ; 18                                                                         ;
;     -- LPM_WIDTHP                     ; 42                                                                         ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                     ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                         ;
;     -- USE_EAB                        ; OFF                                                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                         ;
; Entity Instance                       ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1      ;
;     -- LPM_WIDTHA                     ; 24                                                                         ;
;     -- LPM_WIDTHB                     ; 18                                                                         ;
;     -- LPM_WIDTHP                     ; 42                                                                         ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                     ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                         ;
;     -- USE_EAB                        ; OFF                                                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                         ;
; Entity Instance                       ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0      ;
;     -- LPM_WIDTHA                     ; 24                                                                         ;
;     -- LPM_WIDTHB                     ; 18                                                                         ;
;     -- LPM_WIDTHP                     ; 42                                                                         ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                     ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                         ;
;     -- USE_EAB                        ; OFF                                                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                         ;
+---------------------------------------+----------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; altshift_taps Parameter Settings by Entity Instance                                              ;
+----------------------------+---------------------------------------------------------------------+
; Name                       ; Value                                                               ;
+----------------------------+---------------------------------------------------------------------+
; Number of entity instances ; 1                                                                   ;
; Entity Instance            ; network:network_inst|cdc_sync:cdc_sync_inst8|altshift_taps:q1_rtl_0 ;
;     -- NUMBER_OF_TAPS      ; 1                                                                   ;
;     -- TAP_DISTANCE        ; 3                                                                   ;
;     -- WIDTH               ; 128                                                                 ;
+----------------------------+---------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "C122_PLL:PLL_inst"                                                                                                                                                                      ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                                                                                                                            ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; areset     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; areset[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "CC_encoder:CC_encoder_inst"  ;
+-----------------------+-------+----------+--------------+
; Port                  ; Type  ; Severity ; Details      ;
+-----------------------+-------+----------+--------------+
; frequency_change      ; Input ; Info     ; Stuck at GND ;
; Exciter_power[15..12] ; Input ; Info     ; Stuck at GND ;
; FWD_power[15..12]     ; Input ; Info     ; Stuck at GND ;
; REV_power[15..12]     ; Input ; Info     ; Stuck at GND ;
; Supply_volts[15..12]  ; Input ; Info     ; Stuck at GND ;
; User_ADC1[15..12]     ; Input ; Info     ; Stuck at GND ;
; User_ADC2[15..12]     ; Input ; Info     ; Stuck at GND ;
; User_IO[7..5]         ; Input ; Info     ; Stuck at GND ;
; Debug_data            ; Input ; Info     ; Stuck at GND ;
+-----------------------+-------+----------+--------------+


+---------------------------------------------------+
; Port Connectivity Checks: "cdc_sync:cdc_sync_ALL" ;
+------+-------+----------+-------------------------+
; Port ; Type  ; Severity ; Details                 ;
+------+-------+----------+-------------------------+
; rstb ; Input ; Info     ; Stuck at GND            ;
+------+-------+----------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cdc_mcp:Mux_inst"                                                                                              ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                  ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; b_data     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; b_data_ack ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cdc_mcp:Tx1_freq"                                                                                              ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                  ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; b_data_ack ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Rx_specific_CC:Rx_specific_CC_inst"                                                         ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; dither[7..2] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; random[7..2] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; SyncRx[1..7] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Tx_specific_CC:Tx_specific_CC_inst"                                                       ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; EER        ; Output ; Info     ; Explicitly unconnected                                                              ;
; data_ready ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "High_Priority_CC:High_Priority_CC_inst"                                                                                ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                  ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Open_Collector[0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; DLE_outputs[7..3]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; User_Outputs       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; Mercury_Attenuator ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "General_CC:General_CC_inst"                                                                                                     ;
+-----------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port                        ; Type   ; Severity ; Details                                                                                                  ;
+-----------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Rx_Specific_port            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; Tx_Specific_port            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; High_Prioirty_from_PC_port  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; High_Prioirty_to_PC_port    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; Rx_Audio_port               ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; Tx_IQ_port                  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; Rx0_port                    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; Mic_port                    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; Wideband_ADC0_port          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; Wideband_enable[7..2]       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; Wideband_samples_per_packet ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; Wideband_sample_size        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; Alex_enable[7..1]           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; data_ready                  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; Envelope_PWM_max            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; Envelope_PWM_min            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; Time_stamp                  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; VITA_49                     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; Atlas_bus                   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; _10MHz_reference            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; Apollo_enable               ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpl_cordic:cordic_inst"                                                                                                                       ;
+------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                                           ;
+------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------+
; out_data_I       ; Output ; Warning  ; Output or bidir port (24 bits) is wider than the port expression (22 bits) it drives; bit(s) "out_data_I[23..22]" have no fanouts ;
; out_data_I[7..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                               ;
; out_data_Q       ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
+------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------+
; Port Connectivity Checks: "CicInterpM5:in2" ;
+----------+-------+----------+---------------+
; Port     ; Type  ; Severity ; Details       ;
+----------+-------+----------+---------------+
; clock_en ; Input ; Info     ; Stuck at VCC  ;
+----------+-------+----------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PLL_30MHz:PLL_30MHz_inst"                                                                                                                      ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                                                      ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; areset ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; locked ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cdc_mcp:SyncRx_inst"                                                                                           ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                  ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; b_data_ack ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cdc_mcp:MDC[7].S_rate"                                                                                         ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                  ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; b_data_ack ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cdc_mcp:MDC[7].ADC_select"                                                                                                                             ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                          ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; a_data     ; Input  ; Warning  ; Input port expression (8 bits) is smaller than the input port (16 bits) it drives.  Extra input bit(s) "a_data[15..8]" will be connected to GND. ;
; b_data     ; Output ; Warning  ; Output or bidir port (16 bits) is wider than the port expression (8 bits) it drives; bit(s) "b_data[15..8]" have no fanouts                      ;
; b_data_ack ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                         ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cdc_mcp:MDC[6].S_rate"                                                                                         ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                  ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; b_data_ack ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cdc_mcp:MDC[6].ADC_select"                                                                                                                             ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                          ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; a_data     ; Input  ; Warning  ; Input port expression (8 bits) is smaller than the input port (16 bits) it drives.  Extra input bit(s) "a_data[15..8]" will be connected to GND. ;
; b_data     ; Output ; Warning  ; Output or bidir port (16 bits) is wider than the port expression (8 bits) it drives; bit(s) "b_data[15..8]" have no fanouts                      ;
; b_data_ack ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                         ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cdc_mcp:MDC[5].S_rate"                                                                                         ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                  ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; b_data_ack ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cdc_mcp:MDC[5].ADC_select"                                                                                                                             ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                          ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; a_data     ; Input  ; Warning  ; Input port expression (8 bits) is smaller than the input port (16 bits) it drives.  Extra input bit(s) "a_data[15..8]" will be connected to GND. ;
; b_data     ; Output ; Warning  ; Output or bidir port (16 bits) is wider than the port expression (8 bits) it drives; bit(s) "b_data[15..8]" have no fanouts                      ;
; b_data_ack ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                         ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cdc_mcp:MDC[4].S_rate"                                                                                         ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                  ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; b_data_ack ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cdc_mcp:MDC[4].ADC_select"                                                                                                                             ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                          ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; a_data     ; Input  ; Warning  ; Input port expression (8 bits) is smaller than the input port (16 bits) it drives.  Extra input bit(s) "a_data[15..8]" will be connected to GND. ;
; b_data     ; Output ; Warning  ; Output or bidir port (16 bits) is wider than the port expression (8 bits) it drives; bit(s) "b_data[15..8]" have no fanouts                      ;
; b_data_ack ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                         ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cdc_mcp:MDC[3].S_rate"                                                                                         ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                  ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; b_data_ack ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cdc_mcp:MDC[3].ADC_select"                                                                                                                             ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                          ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; a_data     ; Input  ; Warning  ; Input port expression (8 bits) is smaller than the input port (16 bits) it drives.  Extra input bit(s) "a_data[15..8]" will be connected to GND. ;
; b_data     ; Output ; Warning  ; Output or bidir port (16 bits) is wider than the port expression (8 bits) it drives; bit(s) "b_data[15..8]" have no fanouts                      ;
; b_data_ack ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                         ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "receiver2:MDC[2].receiver_instX|cic:varcic_inst_Q1"                                                                                                                                    ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                          ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; decimation ; Input  ; Warning  ; Input port expression (7 bits) is wider than the input port (6 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; out_strobe ; Output ; Info     ; Explicitly unconnected                                                                                                                                                           ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "receiver2:MDC[2].receiver_instX|cic:varcic_inst_I1"                                                                                                                                   ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                                                                                                                          ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; decimation ; Input ; Warning  ; Input port expression (7 bits) is wider than the input port (6 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------+
; Port Connectivity Checks: "receiver2:MDC[2].receiver_instX|cic:cic_inst_Q2" ;
+------------+--------+----------+--------------------------------------------+
; Port       ; Type   ; Severity ; Details                                    ;
+------------+--------+----------+--------------------------------------------+
; in_strobe  ; Input  ; Info     ; Stuck at VCC                               ;
; out_strobe ; Output ; Info     ; Explicitly unconnected                     ;
+------------+--------+----------+--------------------------------------------+


+-----------------------------------------------------------------------------+
; Port Connectivity Checks: "receiver2:MDC[2].receiver_instX|cic:cic_inst_I2" ;
+-----------+-------+----------+----------------------------------------------+
; Port      ; Type  ; Severity ; Details                                      ;
+-----------+-------+----------+----------------------------------------------+
; in_strobe ; Input ; Info     ; Stuck at VCC                                 ;
+-----------+-------+----------+----------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cdc_mcp:MDC[2].S_rate"                                                                                         ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                  ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; b_data_ack ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cdc_mcp:MDC[2].ADC_select"                                                                                                                             ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                          ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; a_data     ; Input  ; Warning  ; Input port expression (8 bits) is smaller than the input port (16 bits) it drives.  Extra input bit(s) "a_data[15..8]" will be connected to GND. ;
; b_data     ; Output ; Warning  ; Output or bidir port (16 bits) is wider than the port expression (8 bits) it drives; bit(s) "b_data[15..8]" have no fanouts                      ;
; b_data_ack ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                         ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cdc_mcp:MDC[1].S_rate"                                                                                         ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                  ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; b_data_ack ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cdc_mcp:MDC[1].ADC_select"                                                                                                                             ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                          ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; a_data     ; Input  ; Warning  ; Input port expression (8 bits) is smaller than the input port (16 bits) it drives.  Extra input bit(s) "a_data[15..8]" will be connected to GND. ;
; b_data     ; Output ; Warning  ; Output or bidir port (16 bits) is wider than the port expression (8 bits) it drives; bit(s) "b_data[15..8]" have no fanouts                      ;
; b_data_ack ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                         ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cdc_mcp:MDC[0].S_rate"                                                                                         ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                  ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; b_data_ack ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cdc_mcp:MDC[0].ADC_select"                                                                                                                             ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                          ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; a_data     ; Input  ; Warning  ; Input port expression (8 bits) is smaller than the input port (16 bits) it drives.  Extra input bit(s) "a_data[15..8]" will be connected to GND. ;
; b_data     ; Output ; Warning  ; Output or bidir port (16 bits) is wider than the port expression (8 bits) it drives; bit(s) "b_data[15..8]" have no fanouts                      ;
; b_data_ack ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                         ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; Port Connectivity Checks: "sidetone:sidetone_inst|Multiply2:Multiply16x16" ;
+----------+-------+----------+----------------------------------------------+
; Port     ; Type  ; Severity ; Details                                      ;
+----------+-------+----------+----------------------------------------------+
; dataa[0] ; Input ; Info     ; Stuck at GND                                 ;
+----------+-------+----------+----------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sidetone:sidetone_inst|Multiply2:Multiply16x8"                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; datab[7..0] ; Input  ; Info     ; Stuck at GND                                                                        ;
; result[15]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------+
; Port Connectivity Checks: "sidetone:sidetone_inst" ;
+-------------+-------+----------+-------------------+
; Port        ; Type  ; Severity ; Details           ;
+-------------+-------+----------+-------------------+
; profile[15] ; Input ; Info     ; Stuck at GND      ;
+-------------+-------+----------+-------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "profile:profile_sidetone"                                                                                                                          ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                      ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; profile[0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; delay      ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; hang       ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; PTT        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst"                                                                                                                                                     ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                            ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sector_protect     ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; sector_protect[-1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; bulk_erase         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; rden               ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; read               ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; reset              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; data_valid         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; dataout            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; illegal_erase      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; illegal_write      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ASMI_interface:ASMI_int_inst"                                                                                                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; erase_ACK  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                 ;
; num_blocks ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (14 bits) it drives.  The 18 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "EPCS_fifo:EPCS_fifo_inst"                                                                                   ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                  ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; rdempty ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; rdfull  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; wrempty ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------+
; Port Connectivity Checks: "byte_to_48bits:IQ_byte_to_48bits_inst" ;
+------+-------+----------+-----------------------------------------+
; Port ; Type  ; Severity ; Details                                 ;
+------+-------+----------+-----------------------------------------+
; full ; Input ; Info     ; Stuck at GND                            ;
+------+-------+----------+-----------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Tx1_IQ_fifo:Tx1_IQ_fifo_inst"                                                                               ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                  ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; wrusedw ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; rdempty ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Rx_Audio_fifo:Rx_Audio_fifo_inst"                                                                          ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                  ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; rdfull ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sp_rcv_ctrl:SPC"                                                                                                                                                                       ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; reset[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SP_fifo:SPF"                                                                                                ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                  ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; rdempty ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; wrusedw ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Port Connectivity Checks: "Mic_fifo:Mic_fifo_inst"  ;
+--------+--------+----------+------------------------+
; Port   ; Type   ; Severity ; Details                ;
+--------+--------+----------+------------------------+
; wrfull ; Output ; Info     ; Explicitly unconnected ;
+--------+--------+----------+------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Rx_fifo_ctrl:p[7].Rx0_fifo_ctrl_inst"                                                                                                                                                   ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                                                                                                                            ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Sync       ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (8 bits) it drives.  The 24 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; Sync[7..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Rx_fifo:p[7].Rx_fifo_inst"                                                                                  ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                  ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; rdempty ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; rdfull  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; wrempty ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; wrusedw ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Rx_fifo_ctrl:p[6].Rx0_fifo_ctrl_inst"                                                                                                                                                   ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                                                                                                                            ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Sync       ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (8 bits) it drives.  The 24 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; Sync[7..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Rx_fifo:p[6].Rx_fifo_inst"                                                                                  ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                  ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; rdempty ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; rdfull  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; wrempty ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; wrusedw ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Rx_fifo_ctrl:p[5].Rx0_fifo_ctrl_inst"                                                                                                                                                   ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                                                                                                                            ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Sync       ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (8 bits) it drives.  The 24 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; Sync[7..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Rx_fifo:p[5].Rx_fifo_inst"                                                                                  ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                  ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; rdempty ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; rdfull  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; wrempty ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; wrusedw ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Rx_fifo_ctrl:p[4].Rx0_fifo_ctrl_inst"                                                                                                                                                   ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                                                                                                                            ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Sync       ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (8 bits) it drives.  The 24 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; Sync[7..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Rx_fifo:p[4].Rx_fifo_inst"                                                                                  ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                  ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; rdempty ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; rdfull  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; wrempty ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; wrusedw ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Rx_fifo_ctrl:p[3].Rx0_fifo_ctrl_inst"                                                                                                                                                   ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                                                                                                                            ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Sync       ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (8 bits) it drives.  The 24 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; Sync[7..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Rx_fifo:p[3].Rx_fifo_inst"                                                                                  ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                  ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; rdempty ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; rdfull  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; wrempty ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; wrusedw ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Rx_fifo_ctrl:p[2].Rx0_fifo_ctrl_inst"                                                                                                                                                   ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                                                                                                                            ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Sync       ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (8 bits) it drives.  The 24 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; Sync[7..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Rx_fifo:p[2].Rx_fifo_inst"                                                                                  ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                  ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; rdempty ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; rdfull  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; wrempty ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; wrusedw ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Rx_fifo_ctrl:Rx1_fifo_ctrl_inst"                                                                                                                                                        ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                                                                                                                            ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Sync       ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (8 bits) it drives.  The 24 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; Sync[7..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; SampleRate ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Rx_fifo:Rx1_fifo_inst"                                                                                      ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                  ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; rdempty ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; rdfull  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; wrempty ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; wrusedw ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Rx_fifo_ctrl0:Rx0_fifo_ctrl_inst"                                                                                                                ;
+-----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                      ;
+-----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Rx_number ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+-----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Rx_fifo:Rx0_fifo_inst"                                                                                      ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                  ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; rdfull  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; wrempty ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; wrusedw ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sdr_send:sdr_send_inst"                                                                                                                                            ;
+-----------------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port                        ; Type  ; Severity ; Details                                                                                                                                      ;
+-----------------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; code_version[7..5]          ; Input ; Info     ; Stuck at GND                                                                                                                                 ;
; code_version[4]             ; Input ; Info     ; Stuck at VCC                                                                                                                                 ;
; code_version[3]             ; Input ; Info     ; Stuck at GND                                                                                                                                 ;
; code_version[2]             ; Input ; Info     ; Stuck at VCC                                                                                                                                 ;
; code_version[1]             ; Input ; Info     ; Stuck at GND                                                                                                                                 ;
; code_version[0]             ; Input ; Info     ; Stuck at VCC                                                                                                                                 ;
; beta_version[1..0]          ; Input ; Info     ; Stuck at VCC                                                                                                                                 ;
; beta_version[7..5]          ; Input ; Info     ; Stuck at GND                                                                                                                                 ;
; beta_version[3..2]          ; Input ; Info     ; Stuck at GND                                                                                                                                 ;
; beta_version[4]             ; Input ; Info     ; Stuck at VCC                                                                                                                                 ;
; samples_per_frame[0][7..5]  ; Input ; Info     ; Stuck at VCC                                                                                                                                 ;
; samples_per_frame[0][3..1]  ; Input ; Info     ; Stuck at VCC                                                                                                                                 ;
; samples_per_frame[0][15..8] ; Input ; Info     ; Stuck at GND                                                                                                                                 ;
; samples_per_frame[0][4]     ; Input ; Info     ; Stuck at GND                                                                                                                                 ;
; samples_per_frame[0][0]     ; Input ; Info     ; Stuck at GND                                                                                                                                 ;
; samples_per_frame[1][7..5]  ; Input ; Info     ; Stuck at VCC                                                                                                                                 ;
; samples_per_frame[1][3..1]  ; Input ; Info     ; Stuck at VCC                                                                                                                                 ;
; samples_per_frame[1][15..8] ; Input ; Info     ; Stuck at GND                                                                                                                                 ;
; samples_per_frame[1][4]     ; Input ; Info     ; Stuck at GND                                                                                                                                 ;
; samples_per_frame[1][0]     ; Input ; Info     ; Stuck at GND                                                                                                                                 ;
; samples_per_frame[2][7..5]  ; Input ; Info     ; Stuck at VCC                                                                                                                                 ;
; samples_per_frame[2][3..1]  ; Input ; Info     ; Stuck at VCC                                                                                                                                 ;
; samples_per_frame[2][15..8] ; Input ; Info     ; Stuck at GND                                                                                                                                 ;
; samples_per_frame[2][4]     ; Input ; Info     ; Stuck at GND                                                                                                                                 ;
; samples_per_frame[2][0]     ; Input ; Info     ; Stuck at GND                                                                                                                                 ;
; samples_per_frame[3][7..5]  ; Input ; Info     ; Stuck at VCC                                                                                                                                 ;
; samples_per_frame[3][3..1]  ; Input ; Info     ; Stuck at VCC                                                                                                                                 ;
; samples_per_frame[3][15..8] ; Input ; Info     ; Stuck at GND                                                                                                                                 ;
; samples_per_frame[3][4]     ; Input ; Info     ; Stuck at GND                                                                                                                                 ;
; samples_per_frame[3][0]     ; Input ; Info     ; Stuck at GND                                                                                                                                 ;
; samples_per_frame[4][7..5]  ; Input ; Info     ; Stuck at VCC                                                                                                                                 ;
; samples_per_frame[4][3..1]  ; Input ; Info     ; Stuck at VCC                                                                                                                                 ;
; samples_per_frame[4][15..8] ; Input ; Info     ; Stuck at GND                                                                                                                                 ;
; samples_per_frame[4][4]     ; Input ; Info     ; Stuck at GND                                                                                                                                 ;
; samples_per_frame[4][0]     ; Input ; Info     ; Stuck at GND                                                                                                                                 ;
; samples_per_frame[5][7..5]  ; Input ; Info     ; Stuck at VCC                                                                                                                                 ;
; samples_per_frame[5][3..1]  ; Input ; Info     ; Stuck at VCC                                                                                                                                 ;
; samples_per_frame[5][15..8] ; Input ; Info     ; Stuck at GND                                                                                                                                 ;
; samples_per_frame[5][4]     ; Input ; Info     ; Stuck at GND                                                                                                                                 ;
; samples_per_frame[5][0]     ; Input ; Info     ; Stuck at GND                                                                                                                                 ;
; samples_per_frame[6][7..5]  ; Input ; Info     ; Stuck at VCC                                                                                                                                 ;
; samples_per_frame[6][3..1]  ; Input ; Info     ; Stuck at VCC                                                                                                                                 ;
; samples_per_frame[6][15..8] ; Input ; Info     ; Stuck at GND                                                                                                                                 ;
; samples_per_frame[6][4]     ; Input ; Info     ; Stuck at GND                                                                                                                                 ;
; samples_per_frame[6][0]     ; Input ; Info     ; Stuck at GND                                                                                                                                 ;
; samples_per_frame[7][7..5]  ; Input ; Info     ; Stuck at VCC                                                                                                                                 ;
; samples_per_frame[7][3..1]  ; Input ; Info     ; Stuck at VCC                                                                                                                                 ;
; samples_per_frame[7][15..8] ; Input ; Info     ; Stuck at GND                                                                                                                                 ;
; samples_per_frame[7][4]     ; Input ; Info     ; Stuck at GND                                                                                                                                 ;
; samples_per_frame[7][0]     ; Input ; Info     ; Stuck at GND                                                                                                                                 ;
; tx_length[0][8..7]          ; Input ; Info     ; Stuck at VCC                                                                                                                                 ;
; tx_length[0][15..11]        ; Input ; Info     ; Stuck at GND                                                                                                                                 ;
; tx_length[0][4..3]          ; Input ; Info     ; Stuck at GND                                                                                                                                 ;
; tx_length[0][1..0]          ; Input ; Info     ; Stuck at GND                                                                                                                                 ;
; tx_length[0][10]            ; Input ; Info     ; Stuck at VCC                                                                                                                                 ;
; tx_length[0][9]             ; Input ; Info     ; Stuck at GND                                                                                                                                 ;
; tx_length[0][6]             ; Input ; Info     ; Stuck at GND                                                                                                                                 ;
; tx_length[0][5]             ; Input ; Info     ; Stuck at VCC                                                                                                                                 ;
; tx_length[0][2]             ; Input ; Info     ; Stuck at VCC                                                                                                                                 ;
; tx_length[1][8..7]          ; Input ; Info     ; Stuck at VCC                                                                                                                                 ;
; tx_length[1][15..11]        ; Input ; Info     ; Stuck at GND                                                                                                                                 ;
; tx_length[1][4..3]          ; Input ; Info     ; Stuck at GND                                                                                                                                 ;
; tx_length[1][1..0]          ; Input ; Info     ; Stuck at GND                                                                                                                                 ;
; tx_length[1][10]            ; Input ; Info     ; Stuck at VCC                                                                                                                                 ;
; tx_length[1][9]             ; Input ; Info     ; Stuck at GND                                                                                                                                 ;
; tx_length[1][6]             ; Input ; Info     ; Stuck at GND                                                                                                                                 ;
; tx_length[1][5]             ; Input ; Info     ; Stuck at VCC                                                                                                                                 ;
; tx_length[1][2]             ; Input ; Info     ; Stuck at VCC                                                                                                                                 ;
; tx_length[2][8..7]          ; Input ; Info     ; Stuck at VCC                                                                                                                                 ;
; tx_length[2][15..11]        ; Input ; Info     ; Stuck at GND                                                                                                                                 ;
; tx_length[2][4..3]          ; Input ; Info     ; Stuck at GND                                                                                                                                 ;
; tx_length[2][1..0]          ; Input ; Info     ; Stuck at GND                                                                                                                                 ;
; tx_length[2][10]            ; Input ; Info     ; Stuck at VCC                                                                                                                                 ;
; tx_length[2][9]             ; Input ; Info     ; Stuck at GND                                                                                                                                 ;
; tx_length[2][6]             ; Input ; Info     ; Stuck at GND                                                                                                                                 ;
; tx_length[2][5]             ; Input ; Info     ; Stuck at VCC                                                                                                                                 ;
; tx_length[2][2]             ; Input ; Info     ; Stuck at VCC                                                                                                                                 ;
; tx_length[3][8..7]          ; Input ; Info     ; Stuck at VCC                                                                                                                                 ;
; tx_length[3][15..11]        ; Input ; Info     ; Stuck at GND                                                                                                                                 ;
; tx_length[3][4..3]          ; Input ; Info     ; Stuck at GND                                                                                                                                 ;
; tx_length[3][1..0]          ; Input ; Info     ; Stuck at GND                                                                                                                                 ;
; tx_length[3][10]            ; Input ; Info     ; Stuck at VCC                                                                                                                                 ;
; tx_length[3][9]             ; Input ; Info     ; Stuck at GND                                                                                                                                 ;
; tx_length[3][6]             ; Input ; Info     ; Stuck at GND                                                                                                                                 ;
; tx_length[3][5]             ; Input ; Info     ; Stuck at VCC                                                                                                                                 ;
; tx_length[3][2]             ; Input ; Info     ; Stuck at VCC                                                                                                                                 ;
; tx_length[4][8..7]          ; Input ; Info     ; Stuck at VCC                                                                                                                                 ;
; tx_length[4][15..11]        ; Input ; Info     ; Stuck at GND                                                                                                                                 ;
; tx_length[4][4..3]          ; Input ; Info     ; Stuck at GND                                                                                                                                 ;
; tx_length[4][1..0]          ; Input ; Info     ; Stuck at GND                                                                                                                                 ;
; tx_length[4][10]            ; Input ; Info     ; Stuck at VCC                                                                                                                                 ;
; tx_length[4][9]             ; Input ; Info     ; Stuck at GND                                                                                                                                 ;
; tx_length[4][6]             ; Input ; Info     ; Stuck at GND                                                                                                                                 ;
; tx_length[4][5]             ; Input ; Info     ; Stuck at VCC                                                                                                                                 ;
; tx_length[4][2]             ; Input ; Info     ; Stuck at VCC                                                                                                                                 ;
; tx_length[5][8..7]          ; Input ; Info     ; Stuck at VCC                                                                                                                                 ;
; tx_length[5][15..11]        ; Input ; Info     ; Stuck at GND                                                                                                                                 ;
; tx_length[5][4..3]          ; Input ; Info     ; Stuck at GND                                                                                                                                 ;
; tx_length[5][1..0]          ; Input ; Info     ; Stuck at GND                                                                                                                                 ;
; tx_length[5][10]            ; Input ; Info     ; Stuck at VCC                                                                                                                                 ;
; tx_length[5][9]             ; Input ; Info     ; Stuck at GND                                                                                                                                 ;
; tx_length[5][6]             ; Input ; Info     ; Stuck at GND                                                                                                                                 ;
; tx_length[5][5]             ; Input ; Info     ; Stuck at VCC                                                                                                                                 ;
; tx_length[5][2]             ; Input ; Info     ; Stuck at VCC                                                                                                                                 ;
; tx_length[6][8..7]          ; Input ; Info     ; Stuck at VCC                                                                                                                                 ;
; tx_length[6][15..11]        ; Input ; Info     ; Stuck at GND                                                                                                                                 ;
; tx_length[6][4..3]          ; Input ; Info     ; Stuck at GND                                                                                                                                 ;
; tx_length[6][1..0]          ; Input ; Info     ; Stuck at GND                                                                                                                                 ;
; tx_length[6][10]            ; Input ; Info     ; Stuck at VCC                                                                                                                                 ;
; tx_length[6][9]             ; Input ; Info     ; Stuck at GND                                                                                                                                 ;
; tx_length[6][6]             ; Input ; Info     ; Stuck at GND                                                                                                                                 ;
; tx_length[6][5]             ; Input ; Info     ; Stuck at VCC                                                                                                                                 ;
; tx_length[6][2]             ; Input ; Info     ; Stuck at VCC                                                                                                                                 ;
; tx_length[7][8..7]          ; Input ; Info     ; Stuck at VCC                                                                                                                                 ;
; tx_length[7][15..11]        ; Input ; Info     ; Stuck at GND                                                                                                                                 ;
; tx_length[7][4..3]          ; Input ; Info     ; Stuck at GND                                                                                                                                 ;
; tx_length[7][1..0]          ; Input ; Info     ; Stuck at GND                                                                                                                                 ;
; tx_length[7][10]            ; Input ; Info     ; Stuck at VCC                                                                                                                                 ;
; tx_length[7][9]             ; Input ; Info     ; Stuck at GND                                                                                                                                 ;
; tx_length[7][6]             ; Input ; Info     ; Stuck at GND                                                                                                                                 ;
; tx_length[7][5]             ; Input ; Info     ; Stuck at VCC                                                                                                                                 ;
; tx_length[7][2]             ; Input ; Info     ; Stuck at VCC                                                                                                                                 ;
; is_9031                     ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+-----------------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sdr_receive:sdr_receive_inst"                                                                                                                                                                    ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                            ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; EPCS_wrused        ; Input  ; Warning  ; Input port expression (11 bits) is wider than the input port (10 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; seq_error          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; num_blocks[31..14] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; send_more_ACK      ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; skew_rxtxclk31     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; phaserst           ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "network:network_inst|rgmii_send:rgmii_send_inst|tx_pll:tx_pll_inst"                                                                                              ;
+--------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                                                                      ;
+--------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; phasecounterselect[1..0] ; Input  ; Info     ; Stuck at VCC                                                                                                                                 ;
; phasecounterselect[2]    ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; areset                   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; locked                   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+--------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "network:network_inst|mac_send:mac_send_inst|crc32:crc32_inst" ;
+--------+-------+----------+--------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                      ;
+--------+-------+----------+--------------------------------------------------------------+
; enable ; Input ; Info     ; Stuck at VCC                                                 ;
+--------+-------+----------+--------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Port Connectivity Checks: "network:network_inst|udp_send:udp_send_inst" ;
+--------------------+-------+----------+---------------------------------+
; Port               ; Type  ; Severity ; Details                         ;
+--------------------+-------+----------+---------------------------------+
; local_port[15..11] ; Input ; Info     ; Stuck at GND                    ;
; local_port[9..7]   ; Input ; Info     ; Stuck at GND                    ;
; local_port[5..3]   ; Input ; Info     ; Stuck at GND                    ;
; local_port[1..0]   ; Input ; Info     ; Stuck at GND                    ;
+--------------------+-------+----------+---------------------------------+


+--------------------------------------------------------------------------+
; Port Connectivity Checks: "network:network_inst|cdc_sync:cdc_sync_inst9" ;
+------+-------+----------+------------------------------------------------+
; Port ; Type  ; Severity ; Details                                        ;
+------+-------+----------+------------------------------------------------+
; rstb ; Input ; Info     ; Stuck at GND                                   ;
+------+-------+----------+------------------------------------------------+


+--------------------------------------------------------------------------+
; Port Connectivity Checks: "network:network_inst|cdc_sync:cdc_sync_inst8" ;
+------+-------+----------+------------------------------------------------+
; Port ; Type  ; Severity ; Details                                        ;
+------+-------+----------+------------------------------------------------+
; rstb ; Input ; Info     ; Stuck at GND                                   ;
+------+-------+----------+------------------------------------------------+


+--------------------------------------------------------------------------+
; Port Connectivity Checks: "network:network_inst|cdc_sync:cdc_sync_inst7" ;
+------+-------+----------+------------------------------------------------+
; Port ; Type  ; Severity ; Details                                        ;
+------+-------+----------+------------------------------------------------+
; rstb ; Input ; Info     ; Stuck at GND                                   ;
+------+-------+----------+------------------------------------------------+


+--------------------------------------------------------------------------+
; Port Connectivity Checks: "network:network_inst|cdc_sync:cdc_sync_inst2" ;
+------+-------+----------+------------------------------------------------+
; Port ; Type  ; Severity ; Details                                        ;
+------+-------+----------+------------------------------------------------+
; rstb ; Input ; Info     ; Stuck at GND                                   ;
+------+-------+----------+------------------------------------------------+


+--------------------------------------------------------------------------+
; Port Connectivity Checks: "network:network_inst|cdc_sync:cdc_sync_inst1" ;
+------+-------+----------+------------------------------------------------+
; Port ; Type  ; Severity ; Details                                        ;
+------+-------+----------+------------------------------------------------+
; rstb ; Input ; Info     ; Stuck at GND                                   ;
+------+-------+----------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "network:network_inst|dhcp:dhcp_inst"                                                       ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; server_ip   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dhcp_failed ; Output ; Info     ; Explicitly unconnected                                                              ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "network:network_inst|ip_recv:ip_recv_inst"                                                     ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; remote_ip_valid ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "network:network_inst|mac_recv:mac_recv_inst"                                                    ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; remote_mac_valid ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "network:network_inst|rgmii_recv:rgmii_recv_inst|ddio_in:ddio_in_inst"                       ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; dataout_h[4] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "network:network_inst|phy_cfg:phy_cfg_inst|mdio:mdio_inst"                                      ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; rd_data[15..10] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rd_data[2..0]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "network:network_inst"                                                                                                                                      ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                      ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; speed              ; Input  ; Info     ; Stuck at VCC                                                                                                                                 ;
; icmp_rx_enable     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; speed_1Gbit        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; network_status     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; static_ip_assigned ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; dhcp_timeout       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; dhcp_success       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; MODE2              ; Input  ; Info     ; Stuck at VCC                                                                                                                                 ;
; run                ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; skew_rxtxclk31     ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; phychip            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; dst_unreachable    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; reg_rxtxclk31      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; rst_n              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; macbit             ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PLL_IF:PLL_IF_inst"                                                                                                                            ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                                                      ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; locked ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; areset ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pulsegen:reset_Alex"                                                                                                                                                                 ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; rst     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; rst[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cdc_sync:reset_C122"                                                                                                                                                                  ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                            ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; rstb     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; rstb[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 165                         ;
; cycloneiii_ddio_out   ; 5                           ;
; cycloneiii_ff         ; 70503                       ;
;     CLR               ; 1414                        ;
;     ENA               ; 21697                       ;
;     ENA CLR           ; 494                         ;
;     ENA SCLR          ; 31649                       ;
;     ENA SLD           ; 688                         ;
;     SCLR              ; 10227                       ;
;     SCLR SLD          ; 9                           ;
;     SLD               ; 167                         ;
;     plain             ; 4158                        ;
; cycloneiii_io_obuf    ; 4                           ;
; cycloneiii_lcell_comb ; 68232                       ;
;     arith             ; 47299                       ;
;         1 data inputs ; 6                           ;
;         2 data inputs ; 4109                        ;
;         3 data inputs ; 43184                       ;
;     normal            ; 20933                       ;
;         0 data inputs ; 79                          ;
;         1 data inputs ; 636                         ;
;         2 data inputs ; 7183                        ;
;         3 data inputs ; 3617                        ;
;         4 data inputs ; 9418                        ;
; cycloneiii_mac_mult   ; 133                         ;
; cycloneiii_mac_out    ; 133                         ;
; cycloneiii_pll        ; 4                           ;
; cycloneiii_ram_block  ; 2495                        ;
;                       ;                             ;
; Max LUT depth         ; 59.20                       ;
; Average LUT depth     ; 5.01                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:02:08     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition
    Info: Processing started: Mon Feb 21 18:22:28 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Orion -c Orion
Info (16303): High Performance Effort optimization mode selected -- timing performance will be prioritized at the potential cost of increased compilation time
    Info (16304): Mode behavior is affected by advanced setting Fitter Effort (default for this mode is Standard Fit)
    Info (16304): Mode behavior is affected by advanced setting Perform Physical Synthesis for Combinational Logic for Performance (default for this mode is On)
    Info (16304): Mode behavior is affected by advanced setting Perform Register Retiming for Performance (default for this mode is On)
Info (20030): Parallel compilation is enabled and will use 16 of the 24 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file mux_clear.v
    Info (12023): Found entity 1: Mux_clear File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Mux_clear.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file rx_fifo_ctrl0.v
    Info (12023): Found entity 1: Rx_fifo_ctrl0 File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Rx_fifo_ctrl0.v Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file ethernet/rx_fifo.v
    Info (12023): Found entity 1: Rx_fifo File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Ethernet/Rx_fifo.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file ethernet/send_data.v
    Info (12023): Found entity 1: send_data File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Ethernet/send_data.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file byte_to_32bits.v
    Info (12023): Found entity 1: byte_to_32bits File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/byte_to_32bits.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file audio_i2s.v
    Info (12023): Found entity 1: audio_I2S File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/audio_I2S.v Line: 50
Info (12021): Found 1 design units, including 1 entities, in source file rx_fifo_ctrl.v
    Info (12023): Found entity 1: Rx_fifo_ctrl File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Rx_fifo_ctrl.v Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file mic_fifo_ctrl.v
    Info (12023): Found entity 1: Mic_fifo_ctrl File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Mic_fifo_ctrl.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file ethernet/rgmii_recv.v
    Info (12023): Found entity 1: rgmii_recv File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Ethernet/rgmii_recv.v Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file iambic.v
    Info (12023): Found entity 1: iambic File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/iambic.v Line: 97
Info (12021): Found 1 design units, including 1 entities, in source file ethernet/udp_send.v
    Info (12023): Found entity 1: udp_send File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Ethernet/udp_send.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file ethernet/udp_recv.v
    Info (12023): Found entity 1: udp_recv File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Ethernet/udp_recv.v Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file ethernet/sdr_send.v
    Info (12023): Found entity 1: sdr_send File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Ethernet/sdr_send.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file ethernet/sdr_receive.v
    Info (12023): Found entity 1: sdr_receive File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Ethernet/sdr_receive.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file ethernet/rgmii_send.v
    Info (12023): Found entity 1: rgmii_send File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Ethernet/rgmii_send.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file ethernet/phy_cfg.v
    Info (12023): Found entity 1: phy_cfg File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Ethernet/phy_cfg.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file ethernet/network.v
    Info (12023): Found entity 1: network File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Ethernet/network.v Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file ethernet/mdio.v
    Info (12023): Found entity 1: mdio File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Ethernet/mdio.v Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file ethernet/mac_send.v
    Info (12023): Found entity 1: mac_send File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Ethernet/mac_send.v Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file ethernet/mac_recv.v
    Info (12023): Found entity 1: mac_recv File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Ethernet/mac_recv.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file ethernet/ip_send.v
    Info (12023): Found entity 1: ip_send File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Ethernet/ip_send.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file ethernet/ip_recv.v
    Info (12023): Found entity 1: ip_recv File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Ethernet/ip_recv.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file ethernet/icmp.v
    Info (12023): Found entity 1: icmp File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Ethernet/icmp.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file ethernet/eeprom.v
    Info (12023): Found entity 1: eeprom File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Ethernet/eeprom.v Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file ethernet/dhcp.v
    Info (12023): Found entity 1: dhcp File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Ethernet/dhcp.v Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file ethernet/ddio_out.v
    Info (12023): Found entity 1: ddio_out File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Ethernet/ddio_out.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file ethernet/ddio_in.v
    Info (12023): Found entity 1: ddio_in File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Ethernet/ddio_in.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file ethernet/crc32.v
    Info (12023): Found entity 1: crc32 File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Ethernet/crc32.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file ethernet/arp.v
    Info (12023): Found entity 1: arp File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Ethernet/arp.v Line: 28
Info (12021): Found 5 design units, including 5 entities, in source file polyphase_fir/firx2r2.v
    Info (12023): Found entity 1: firX2R2 File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Polyphase_FIR/firx2r2.v Line: 95
    Info (12023): Found entity 2: fir256a File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Polyphase_FIR/firx2r2.v Line: 198
    Info (12023): Found entity 3: fir256b File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Polyphase_FIR/firx2r2.v Line: 275
    Info (12023): Found entity 4: fir256c File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Polyphase_FIR/firx2r2.v Line: 352
    Info (12023): Found entity 5: fir256d File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Polyphase_FIR/firx2r2.v Line: 429
Info (12021): Found 1 design units, including 1 entities, in source file receiver2.v
    Info (12023): Found entity 1: receiver2 File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/receiver2.v Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file sidetone.v
    Info (12023): Found entity 1: sidetone File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/sidetone.v Line: 69
Info (12021): Found 1 design units, including 1 entities, in source file profile.v
    Info (12023): Found entity 1: profile File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/profile.v Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file phy_fifo.v
    Info (12023): Found entity 1: PHY_fifo File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/PHY_fifo.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file orion_adc.v
    Info (12023): Found entity 1: Orion_ADC File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Orion_ADC.v Line: 35
Warning (10275): Verilog HDL Module Instantiation warning at Orion.v(1014): ignored dangling comma in List of Port Connections File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Orion.v Line: 1014
Info (12021): Found 1 design units, including 1 entities, in source file orion.v
    Info (12023): Found entity 1: Orion File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Orion.v Line: 584
Info (12021): Found 1 design units, including 1 entities, in source file sp_rcv_ctrl.v
    Info (12023): Found entity 1: sp_rcv_ctrl File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/sp_rcv_ctrl.v Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file attenuator.v
    Info (12023): Found entity 1: Attenuator File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Attenuator.v Line: 49
Warning (12136): Clear box output file C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/ASMI.v is not compatible with the current compile. Used regenerated output file C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/ASMI.v for elaboration
Info (12021): Found 2 design units, including 2 entities, in source file db/asmi.v
    Info (12023): Found entity 1: ASMI_altasmi_parallel_smm2 File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/ASMI.v Line: 47
    Info (12023): Found entity 2: ASMI File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/ASMI.v Line: 1743
Info (12021): Found 1 design units, including 1 entities, in source file led_control.v
    Info (12023): Found entity 1: Led_control File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Led_control.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file led_flash.v
    Info (12023): Found entity 1: Led_flash File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Led_flash.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file asmi_interface.v
    Info (12023): Found entity 1: ASMI_interface File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/ASMI_interface.v Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file epcs_fifo.v
    Info (12023): Found entity 1: EPCS_fifo File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/EPCS_fifo.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file apollo.v
    Info (12023): Found entity 1: Apollo File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Apollo.v Line: 70
Info (12021): Found 1 design units, including 1 entities, in source file cdc_mcp.v
    Info (12023): Found entity 1: cdc_mcp File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/cdc_mcp.v Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file cdc_sync.v
    Info (12023): Found entity 1: cdc_sync File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/cdc_sync.v Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file cic.v
    Info (12023): Found entity 1: cic File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/cic.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file cordic.v
    Info (12023): Found entity 1: cordic File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/cordic.v Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file cpl_cordic.v
    Info (12023): Found entity 1: cpl_cordic File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/cpl_cordic.v Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file debounce.v
    Info (12023): Found entity 1: debounce File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/debounce.v Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file fifo.v
    Info (12023): Found entity 1: FIFO File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/FIFO.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pulsegen.v
    Info (12023): Found entity 1: pulsegen File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/pulsegen.v Line: 50
Info (12021): Found 1 design units, including 1 entities, in source file spi.v
    Info (12023): Found entity 1: SPI File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/SPI.v Line: 100
Info (12021): Found 4 design units, including 4 entities, in source file sync.v
    Info (12023): Found entity 1: sync File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/sync.v Line: 28
    Info (12023): Found entity 2: sync_pulse File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/sync.v Line: 49
    Info (12023): Found entity 3: sync_one File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/sync.v Line: 70
    Info (12023): Found entity 4: sync_handshake File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/sync.v Line: 90
Info (12021): Found 1 design units, including 1 entities, in source file tlv320_spi.v
    Info (12023): Found entity 1: TLV320_SPI File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/TLV320_SPI.v Line: 52
Info (12021): Found 1 design units, including 1 entities, in source file polyphase_fir/firromhd.v
    Info (12023): Found entity 1: firromHd File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Polyphase_FIR/firromHd.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file polyphase_fir/firromhc.v
    Info (12023): Found entity 1: firromHc File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Polyphase_FIR/firromHc.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file polyphase_fir/firromhb.v
    Info (12023): Found entity 1: firromHb File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Polyphase_FIR/firromHb.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file polyphase_fir/firromha.v
    Info (12023): Found entity 1: firromHa File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Polyphase_FIR/firromHa.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file multiply2.v
    Info (12023): Found entity 1: Multiply2 File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Multiply2.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file sine_table_256.v
    Info (12023): Found entity 1: sine_table_256 File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/sine_table_256.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file profile_rom.v
    Info (12023): Found entity 1: profile_ROM File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/profile_ROM.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file pll_if.v
    Info (12023): Found entity 1: PLL_IF File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/PLL_IF.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file sp_fifo.v
    Info (12023): Found entity 1: SP_fifo File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/SP_fifo.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file polyphase_fir/firram48.v
    Info (12023): Found entity 1: firram48 File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Polyphase_FIR/firram48.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file c122_pll.v
    Info (12023): Found entity 1: C122_PLL File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/C122_PLL.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file tx_pll.v
    Info (12023): Found entity 1: tx_pll File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/tx_pll.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file rx_audio_fifo.v
    Info (12023): Found entity 1: Rx_Audio_fifo File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Rx_Audio_fifo.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file mic_fifo.v
    Info (12023): Found entity 1: Mic_fifo File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Mic_fifo.v Line: 40
Info (12021): Found 2 design units, including 1 entities, in source file tx1_iq_fifo.vhd
    Info (12022): Found design unit 1: tx1_iq_fifo-SYN File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Tx1_IQ_fifo.vhd Line: 59
    Info (12023): Found entity 1: Tx1_IQ_fifo File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Tx1_IQ_fifo.vhd Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file ethernet/icmp_fifo.v
    Info (12023): Found entity 1: icmp_fifo File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Ethernet/icmp_fifo.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file pll_30mhz.v
    Info (12023): Found entity 1: PLL_30MHz File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/PLL_30MHz.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file polyphase_fir/cicinterpm5.v
    Info (12023): Found entity 1: CicInterpM5 File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Polyphase_FIR/CicInterpM5.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file mic_i2s.v
    Info (12023): Found entity 1: mic_I2S File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/mic_I2S.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file cdc_sync_strobe.v
    Info (12023): Found entity 1: cdc_sync_strobe File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/cdc_sync_strobe.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file cc_encoder.v
    Info (12023): Found entity 1: CC_encoder File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/CC_encoder.v Line: 67
Info (12021): Found 1 design units, including 1 entities, in source file byte_to_48bits.v
    Info (12023): Found entity 1: byte_to_48bits File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/byte_to_48bits.v Line: 50
Info (12021): Found 1 design units, including 1 entities, in source file tx_specific_c&c.v
    Info (12023): Found entity 1: Tx_specific_CC File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Tx_specific_C&C.v Line: 91
Info (12021): Found 1 design units, including 1 entities, in source file rx_specific_c&c.v
    Info (12023): Found entity 1: Rx_specific_CC File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Rx_specific_C&C.v Line: 108
Info (12021): Found 1 design units, including 1 entities, in source file high_priority_cc.v
    Info (12023): Found entity 1: High_Priority_CC File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/High_Priority_CC.v Line: 77
Info (12021): Found 1 design units, including 1 entities, in source file general_cc.v
    Info (12023): Found entity 1: General_CC File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/General_CC.v Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file tx_atten.v
    Info (12023): Found entity 1: Tx_Atten File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/tx_atten.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file tx_dac.v
    Info (12023): Found entity 1: Tx_DAC File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/tx_dac.v Line: 40
Warning (10236): Verilog HDL Implicit Net warning at Orion.v(2055): created implicit net for "AUTO_TUNE" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Orion.v Line: 2055
Info (12127): Elaborating entity "Orion" for the top level hierarchy
Warning (10858): Verilog HDL warning at Orion.v(1640): object C122_sync_phase_word used but never assigned File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Orion.v Line: 1640
Warning (10858): Verilog HDL warning at Orion.v(1641): object C122_sync_phase_word_Tx used but never assigned File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Orion.v Line: 1641
Warning (10858): Verilog HDL warning at Orion.v(1652): object frequency_change used but never assigned File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Orion.v Line: 1652
Warning (10036): Verilog HDL or VHDL warning at Orion.v(1797): object "C122_phase_word_Tx" assigned a value but never read File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Orion.v Line: 1797
Warning (10230): Verilog HDL assignment warning at Orion.v(1443): truncated value with size 17 to match size of target (16) File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Orion.v Line: 1443
Warning (10230): Verilog HDL assignment warning at Orion.v(1444): truncated value with size 17 to match size of target (16) File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Orion.v Line: 1444
Warning (10030): Net "frequency_change" at Orion.v(1652) has no driver or initial value, using a default initial value '0' File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Orion.v Line: 1652
Info (12128): Elaborating entity "cdc_sync" for hierarchy "cdc_sync:reset_C122" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Orion.v Line: 817
Info (12128): Elaborating entity "pulsegen" for hierarchy "pulsegen:reset_Alex" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Orion.v Line: 821
Info (12128): Elaborating entity "PLL_IF" for hierarchy "PLL_IF:PLL_IF_inst" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Orion.v Line: 862
Info (12128): Elaborating entity "altpll" for hierarchy "PLL_IF:PLL_IF_inst|altpll:altpll_component" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/PLL_IF.v Line: 116
Info (12130): Elaborated megafunction instantiation "PLL_IF:PLL_IF_inst|altpll:altpll_component" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/PLL_IF.v Line: 116
Info (12133): Instantiated megafunction "PLL_IF:PLL_IF_inst|altpll:altpll_component" with the following parameter: File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/PLL_IF.v Line: 116
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "2035"
    Info (12134): Parameter "clk1_divide_by" = "10"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "1"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "clk2_divide_by" = "40"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "1"
    Info (12134): Parameter "clk2_phase_shift" = "162760"
    Info (12134): Parameter "clk3_divide_by" = "2560"
    Info (12134): Parameter "clk3_duty_cycle" = "50"
    Info (12134): Parameter "clk3_multiply_by" = "1"
    Info (12134): Parameter "clk3_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "8138"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=PLL_IF"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_USED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "ON"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_if_altpll.v
    Info (12023): Found entity 1: PLL_IF_altpll File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/pll_if_altpll.v Line: 31
Info (12128): Elaborating entity "PLL_IF_altpll" for hierarchy "PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated" File: c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "network" for hierarchy "network:network_inst" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Orion.v Line: 960
Warning (10230): Verilog HDL assignment warning at network.v(224): truncated value with size 32 to match size of target (18) File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Ethernet/network.v Line: 224
Warning (10230): Verilog HDL assignment warning at network.v(290): truncated value with size 32 to match size of target (18) File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Ethernet/network.v Line: 290
Info (12128): Elaborating entity "sync" for hierarchy "network:network_inst|sync:sync_inst1" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Ethernet/network.v Line: 146
Info (12128): Elaborating entity "eeprom" for hierarchy "network:network_inst|eeprom:eeprom_inst" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Ethernet/network.v Line: 329
Info (12128): Elaborating entity "phy_cfg" for hierarchy "network:network_inst|phy_cfg:phy_cfg_inst" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Ethernet/network.v Line: 351
Warning (10230): Verilog HDL assignment warning at phy_cfg.v(202): truncated value with size 32 to match size of target (5) File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Ethernet/phy_cfg.v Line: 202
Warning (10030): Net "values[19]" at phy_cfg.v(64) has no driver or initial value, using a default initial value '0' File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Ethernet/phy_cfg.v Line: 64
Warning (10030): Net "values[0]" at phy_cfg.v(64) has no driver or initial value, using a default initial value '0' File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Ethernet/phy_cfg.v Line: 64
Info (12128): Elaborating entity "mdio" for hierarchy "network:network_inst|phy_cfg:phy_cfg_inst|mdio:mdio_inst" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Ethernet/phy_cfg.v Line: 243
Info (12128): Elaborating entity "rgmii_recv" for hierarchy "network:network_inst|rgmii_recv:rgmii_recv_inst" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Ethernet/network.v Line: 516
Info (12128): Elaborating entity "ddio_in" for hierarchy "network:network_inst|rgmii_recv:rgmii_recv_inst|ddio_in:ddio_in_inst" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Ethernet/rgmii_recv.v Line: 81
Info (12128): Elaborating entity "altddio_in" for hierarchy "network:network_inst|rgmii_recv:rgmii_recv_inst|ddio_in:ddio_in_inst|altddio_in:ALTDDIO_IN_component" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Ethernet/ddio_in.v Line: 65
Info (12130): Elaborated megafunction instantiation "network:network_inst|rgmii_recv:rgmii_recv_inst|ddio_in:ddio_in_inst|altddio_in:ALTDDIO_IN_component" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Ethernet/ddio_in.v Line: 65
Info (12133): Instantiated megafunction "network:network_inst|rgmii_recv:rgmii_recv_inst|ddio_in:ddio_in_inst|altddio_in:ALTDDIO_IN_component" with the following parameter: File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Ethernet/ddio_in.v Line: 65
    Info (12134): Parameter "intended_device_family" = "Cyclone IV GX"
    Info (12134): Parameter "invert_input_clocks" = "ON"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altddio_in"
    Info (12134): Parameter "power_up_high" = "OFF"
    Info (12134): Parameter "width" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/ddio_in_eef.tdf
    Info (12023): Found entity 1: ddio_in_eef File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/ddio_in_eef.tdf Line: 25
Info (12128): Elaborating entity "ddio_in_eef" for hierarchy "network:network_inst|rgmii_recv:rgmii_recv_inst|ddio_in:ddio_in_inst|altddio_in:ALTDDIO_IN_component|ddio_in_eef:auto_generated" File: c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altddio_in.tdf Line: 85
Info (12128): Elaborating entity "mac_recv" for hierarchy "network:network_inst|mac_recv:mac_recv_inst" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Ethernet/network.v Line: 530
Info (10264): Verilog HDL Case Statement information at mac_recv.v(67): all case item expressions in this case statement are onehot File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Ethernet/mac_recv.v Line: 67
Info (12128): Elaborating entity "ip_recv" for hierarchy "network:network_inst|ip_recv:ip_recv_inst" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Ethernet/network.v Line: 547
Info (10264): Verilog HDL Case Statement information at ip_recv.v(55): all case item expressions in this case statement are onehot File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Ethernet/ip_recv.v Line: 55
Info (12128): Elaborating entity "udp_recv" for hierarchy "network:network_inst|udp_recv:udp_recv_inst" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Ethernet/network.v Line: 568
Info (10264): Verilog HDL Case Statement information at udp_recv.v(61): all case item expressions in this case statement are onehot File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Ethernet/udp_recv.v Line: 61
Info (12128): Elaborating entity "arp" for hierarchy "network:network_inst|arp:arp_inst" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Ethernet/network.v Line: 589
Info (12128): Elaborating entity "icmp" for hierarchy "network:network_inst|icmp:icmp_inst" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Ethernet/network.v Line: 610
Info (12128): Elaborating entity "icmp_fifo" for hierarchy "network:network_inst|icmp:icmp_inst|icmp_fifo:icmp_fifo_inst" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Ethernet/icmp.v Line: 186
Info (12128): Elaborating entity "dcfifo" for hierarchy "network:network_inst|icmp:icmp_inst|icmp_fifo:icmp_fifo_inst|dcfifo:dcfifo_component" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Ethernet/icmp_fifo.v Line: 89
Info (12130): Elaborated megafunction instantiation "network:network_inst|icmp:icmp_inst|icmp_fifo:icmp_fifo_inst|dcfifo:dcfifo_component" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Ethernet/icmp_fifo.v Line: 89
Info (12133): Instantiated megafunction "network:network_inst|icmp:icmp_inst|icmp_fifo:icmp_fifo_inst|dcfifo:dcfifo_component" with the following parameter: File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Ethernet/icmp_fifo.v Line: 89
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=M9K"
    Info (12134): Parameter "lpm_numwords" = "1024"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "10"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "read_aclr_synch" = "OFF"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_eqo1.tdf
    Info (12023): Found entity 1: dcfifo_eqo1 File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/dcfifo_eqo1.tdf Line: 37
Info (12128): Elaborating entity "dcfifo_eqo1" for hierarchy "network:network_inst|icmp:icmp_inst|icmp_fifo:icmp_fifo_inst|dcfifo:dcfifo_component|dcfifo_eqo1:auto_generated" File: c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/dcfifo.tdf Line: 191
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_677.tdf
    Info (12023): Found entity 1: a_graycounter_677 File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/a_graycounter_677.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_677" for hierarchy "network:network_inst|icmp:icmp_inst|icmp_fifo:icmp_fifo_inst|dcfifo:dcfifo_component|dcfifo_eqo1:auto_generated|a_graycounter_677:rdptr_g1p" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/dcfifo_eqo1.tdf Line: 50
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_2lc.tdf
    Info (12023): Found entity 1: a_graycounter_2lc File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/a_graycounter_2lc.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_2lc" for hierarchy "network:network_inst|icmp:icmp_inst|icmp_fifo:icmp_fifo_inst|dcfifo:dcfifo_component|dcfifo_eqo1:auto_generated|a_graycounter_2lc:wrptr_g1p" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/dcfifo_eqo1.tdf Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_uj61.tdf
    Info (12023): Found entity 1: altsyncram_uj61 File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/altsyncram_uj61.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_uj61" for hierarchy "network:network_inst|icmp:icmp_inst|icmp_fifo:icmp_fifo_inst|dcfifo:dcfifo_component|dcfifo_eqo1:auto_generated|altsyncram_uj61:fifo_ram" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/dcfifo_eqo1.tdf Line: 52
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_7ql.tdf
    Info (12023): Found entity 1: alt_synch_pipe_7ql File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/alt_synch_pipe_7ql.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_7ql" for hierarchy "network:network_inst|icmp:icmp_inst|icmp_fifo:icmp_fifo_inst|dcfifo:dcfifo_component|dcfifo_eqo1:auto_generated|alt_synch_pipe_7ql:rs_dgwp" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/dcfifo_eqo1.tdf Line: 59
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_rf9.tdf
    Info (12023): Found entity 1: dffpipe_rf9 File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/dffpipe_rf9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_rf9" for hierarchy "network:network_inst|icmp:icmp_inst|icmp_fifo:icmp_fifo_inst|dcfifo:dcfifo_component|dcfifo_eqo1:auto_generated|alt_synch_pipe_7ql:rs_dgwp|dffpipe_rf9:dffpipe5" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/alt_synch_pipe_7ql.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_8ql.tdf
    Info (12023): Found entity 1: alt_synch_pipe_8ql File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/alt_synch_pipe_8ql.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_8ql" for hierarchy "network:network_inst|icmp:icmp_inst|icmp_fifo:icmp_fifo_inst|dcfifo:dcfifo_component|dcfifo_eqo1:auto_generated|alt_synch_pipe_8ql:ws_dgrp" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/dcfifo_eqo1.tdf Line: 60
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_sf9.tdf
    Info (12023): Found entity 1: dffpipe_sf9 File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/dffpipe_sf9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_sf9" for hierarchy "network:network_inst|icmp:icmp_inst|icmp_fifo:icmp_fifo_inst|dcfifo:dcfifo_component|dcfifo_eqo1:auto_generated|alt_synch_pipe_8ql:ws_dgrp|dffpipe_sf9:dffpipe8" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/alt_synch_pipe_8ql.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_o76.tdf
    Info (12023): Found entity 1: cmpr_o76 File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/cmpr_o76.tdf Line: 23
Info (12128): Elaborating entity "cmpr_o76" for hierarchy "network:network_inst|icmp:icmp_inst|icmp_fifo:icmp_fifo_inst|dcfifo:dcfifo_component|dcfifo_eqo1:auto_generated|cmpr_o76:rdempty_eq_comp" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/dcfifo_eqo1.tdf Line: 61
Info (12128): Elaborating entity "dhcp" for hierarchy "network:network_inst|dhcp:dhcp_inst" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Ethernet/network.v Line: 669
Info (10264): Verilog HDL Case Statement information at dhcp.v(237): all case item expressions in this case statement are onehot File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Ethernet/dhcp.v Line: 237
Info (12128): Elaborating entity "cdc_sync" for hierarchy "network:network_inst|cdc_sync:cdc_sync_inst1" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Ethernet/network.v Line: 683
Info (12128): Elaborating entity "cdc_sync" for hierarchy "network:network_inst|cdc_sync:cdc_sync_inst2" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Ethernet/network.v Line: 684
Info (12128): Elaborating entity "cdc_sync" for hierarchy "network:network_inst|cdc_sync:cdc_sync_inst9" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Ethernet/network.v Line: 687
Info (12128): Elaborating entity "udp_send" for hierarchy "network:network_inst|udp_send:udp_send_inst" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Ethernet/network.v Line: 707
Info (12128): Elaborating entity "ip_send" for hierarchy "network:network_inst|ip_send:ip_send_inst" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Ethernet/network.v Line: 724
Info (12128): Elaborating entity "mac_send" for hierarchy "network:network_inst|mac_send:mac_send_inst" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Ethernet/network.v Line: 738
Info (12128): Elaborating entity "crc32" for hierarchy "network:network_inst|mac_send:mac_send_inst|crc32:crc32_inst" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Ethernet/mac_send.v Line: 57
Info (12128): Elaborating entity "rgmii_send" for hierarchy "network:network_inst|rgmii_send:rgmii_send_inst" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Ethernet/network.v Line: 756
Info (12128): Elaborating entity "tx_pll" for hierarchy "network:network_inst|rgmii_send:rgmii_send_inst|tx_pll:tx_pll_inst" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Ethernet/rgmii_send.v Line: 58
Info (12128): Elaborating entity "altpll" for hierarchy "network:network_inst|rgmii_send:rgmii_send_inst|tx_pll:tx_pll_inst|altpll:altpll_component" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/tx_pll.v Line: 131
Info (12130): Elaborated megafunction instantiation "network:network_inst|rgmii_send:rgmii_send_inst|tx_pll:tx_pll_inst|altpll:altpll_component" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/tx_pll.v Line: 131
Info (12133): Instantiated megafunction "network:network_inst|rgmii_send:rgmii_send_inst|tx_pll:tx_pll_inst|altpll:altpll_component" with the following parameter: File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/tx_pll.v Line: 131
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "1"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "1"
    Info (12134): Parameter "clk1_phase_shift" = "3000"
    Info (12134): Parameter "clk2_divide_by" = "10"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "1"
    Info (12134): Parameter "clk2_phase_shift" = "0"
    Info (12134): Parameter "clk3_divide_by" = "50"
    Info (12134): Parameter "clk3_duty_cycle" = "50"
    Info (12134): Parameter "clk3_multiply_by" = "1"
    Info (12134): Parameter "clk3_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "8000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=tx_pll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_USED"
    Info (12134): Parameter "port_phasedone" = "PORT_USED"
    Info (12134): Parameter "port_phasestep" = "PORT_USED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_USED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_USED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_USED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "ON"
    Info (12134): Parameter "vco_frequency_control" = "MANUAL_PHASE"
    Info (12134): Parameter "vco_phase_shift_step" = "22"
    Info (12134): Parameter "width_clock" = "5"
    Info (12134): Parameter "width_phasecounterselect" = "3"
Info (12021): Found 8 design units, including 8 entities, in source file db/tx_pll_altpll.v
    Info (12023): Found entity 1: tx_pll_altpll_dyn_phase_le File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/tx_pll_altpll.v Line: 35
    Info (12023): Found entity 2: tx_pll_altpll_dyn_phase_le1 File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/tx_pll_altpll.v Line: 78
    Info (12023): Found entity 3: tx_pll_altpll_dyn_phase_le12 File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/tx_pll_altpll.v Line: 121
    Info (12023): Found entity 4: tx_pll_cmpr File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/tx_pll_altpll.v Line: 171
    Info (12023): Found entity 5: tx_pll_cntr File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/tx_pll_altpll.v Line: 205
    Info (12023): Found entity 6: tx_pll_cmpr1 File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/tx_pll_altpll.v Line: 309
    Info (12023): Found entity 7: tx_pll_cntr1 File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/tx_pll_altpll.v Line: 343
    Info (12023): Found entity 8: tx_pll_altpll File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/tx_pll_altpll.v Line: 446
Info (12128): Elaborating entity "tx_pll_altpll" for hierarchy "network:network_inst|rgmii_send:rgmii_send_inst|tx_pll:tx_pll_inst|altpll:altpll_component|tx_pll_altpll:auto_generated" File: c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "tx_pll_altpll_dyn_phase_le" for hierarchy "network:network_inst|rgmii_send:rgmii_send_inst|tx_pll:tx_pll_inst|altpll:altpll_component|tx_pll_altpll:auto_generated|tx_pll_altpll_dyn_phase_le:altpll_dyn_phase_le2" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/tx_pll_altpll.v Line: 509
Info (12128): Elaborating entity "tx_pll_altpll_dyn_phase_le1" for hierarchy "network:network_inst|rgmii_send:rgmii_send_inst|tx_pll:tx_pll_inst|altpll:altpll_component|tx_pll_altpll:auto_generated|tx_pll_altpll_dyn_phase_le1:altpll_dyn_phase_le4" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/tx_pll_altpll.v Line: 516
Info (12128): Elaborating entity "tx_pll_altpll_dyn_phase_le12" for hierarchy "network:network_inst|rgmii_send:rgmii_send_inst|tx_pll:tx_pll_inst|altpll:altpll_component|tx_pll_altpll:auto_generated|tx_pll_altpll_dyn_phase_le12:altpll_dyn_phase_le5" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/tx_pll_altpll.v Line: 523
Info (12128): Elaborating entity "tx_pll_cntr" for hierarchy "network:network_inst|rgmii_send:rgmii_send_inst|tx_pll:tx_pll_inst|altpll:altpll_component|tx_pll_altpll:auto_generated|tx_pll_cntr:phasestep_counter" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/tx_pll_altpll.v Line: 567
Info (12128): Elaborating entity "tx_pll_cmpr" for hierarchy "network:network_inst|rgmii_send:rgmii_send_inst|tx_pll:tx_pll_inst|altpll:altpll_component|tx_pll_altpll:auto_generated|tx_pll_cntr:phasestep_counter|tx_pll_cmpr:cmpr12" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/tx_pll_altpll.v Line: 273
Info (12128): Elaborating entity "tx_pll_cntr1" for hierarchy "network:network_inst|rgmii_send:rgmii_send_inst|tx_pll:tx_pll_inst|altpll:altpll_component|tx_pll_altpll:auto_generated|tx_pll_cntr1:pll_internal_phasestep" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/tx_pll_altpll.v Line: 573
Info (12128): Elaborating entity "tx_pll_cmpr1" for hierarchy "network:network_inst|rgmii_send:rgmii_send_inst|tx_pll:tx_pll_inst|altpll:altpll_component|tx_pll_altpll:auto_generated|tx_pll_cntr1:pll_internal_phasestep|tx_pll_cmpr1:cmpr14" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/tx_pll_altpll.v Line: 421
Info (12128): Elaborating entity "ddio_out" for hierarchy "network:network_inst|rgmii_send:rgmii_send_inst|ddio_out:ddio_out_inst" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Ethernet/rgmii_send.v Line: 127
Info (12128): Elaborating entity "altddio_out" for hierarchy "network:network_inst|rgmii_send:rgmii_send_inst|ddio_out:ddio_out_inst|altddio_out:ALTDDIO_OUT_component" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Ethernet/ddio_out.v Line: 65
Info (12130): Elaborated megafunction instantiation "network:network_inst|rgmii_send:rgmii_send_inst|ddio_out:ddio_out_inst|altddio_out:ALTDDIO_OUT_component" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Ethernet/ddio_out.v Line: 65
Info (12133): Instantiated megafunction "network:network_inst|rgmii_send:rgmii_send_inst|ddio_out:ddio_out_inst|altddio_out:ALTDDIO_OUT_component" with the following parameter: File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Ethernet/ddio_out.v Line: 65
    Info (12134): Parameter "extend_oe_disable" = "OFF"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV GX"
    Info (12134): Parameter "invert_output" = "OFF"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altddio_out"
    Info (12134): Parameter "oe_reg" = "UNREGISTERED"
    Info (12134): Parameter "power_up_high" = "OFF"
    Info (12134): Parameter "width" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/ddio_out_t9j.tdf
    Info (12023): Found entity 1: ddio_out_t9j File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/ddio_out_t9j.tdf Line: 28
Info (12128): Elaborating entity "ddio_out_t9j" for hierarchy "network:network_inst|rgmii_send:rgmii_send_inst|ddio_out:ddio_out_inst|altddio_out:ALTDDIO_OUT_component|ddio_out_t9j:auto_generated" File: c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altddio_out.tdf Line: 101
Info (12128): Elaborating entity "sdr_receive" for hierarchy "sdr_receive:sdr_receive_inst" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Orion.v Line: 1014
Warning (10034): Output port "seq_error" at sdr_receive.v(50) has no driver File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Ethernet/sdr_receive.v Line: 50
Info (12128): Elaborating entity "sdr_send" for hierarchy "sdr_send:sdr_send_inst" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Orion.v Line: 1092
Warning (10036): Verilog HDL or VHDL warning at sdr_send.v(132): object "clock_frequency" assigned a value but never read File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Ethernet/sdr_send.v Line: 132
Warning (10230): Verilog HDL assignment warning at sdr_send.v(131): truncated value with size 32 to match size of target (8) File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Ethernet/sdr_send.v Line: 131
Info (12128): Elaborating entity "TLV320_SPI" for hierarchy "TLV320_SPI:TLV" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Orion.v Line: 1099
Info (12128): Elaborating entity "Rx_fifo" for hierarchy "Rx_fifo:Rx0_fifo_inst" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Orion.v Line: 1169
Info (12128): Elaborating entity "dcfifo_mixed_widths" for hierarchy "Rx_fifo:Rx0_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Ethernet/Rx_fifo.v Line: 105
Info (12130): Elaborated megafunction instantiation "Rx_fifo:Rx0_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Ethernet/Rx_fifo.v Line: 105
Info (12133): Instantiated megafunction "Rx_fifo:Rx0_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component" with the following parameter: File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Ethernet/Rx_fifo.v Line: 105
    Info (12134): Parameter "add_usedw_msb_bit" = "ON"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_numwords" = "2048"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo_mixed_widths"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "12"
    Info (12134): Parameter "lpm_widthu_r" = "12"
    Info (12134): Parameter "lpm_width_r" = "8"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "read_aclr_synch" = "OFF"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_ocp1.tdf
    Info (12023): Found entity 1: dcfifo_ocp1 File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/dcfifo_ocp1.tdf Line: 43
Info (12128): Elaborating entity "dcfifo_ocp1" for hierarchy "Rx_fifo:Rx0_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated" File: c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf Line: 79
Info (12021): Found 1 design units, including 1 entities, in source file db/a_gray2bin_8ib.tdf
    Info (12023): Found entity 1: a_gray2bin_8ib File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/a_gray2bin_8ib.tdf Line: 23
Info (12128): Elaborating entity "a_gray2bin_8ib" for hierarchy "Rx_fifo:Rx0_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|a_gray2bin_8ib:rdptr_g_gray2bin" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/dcfifo_ocp1.tdf Line: 60
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_777.tdf
    Info (12023): Found entity 1: a_graycounter_777 File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/a_graycounter_777.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_777" for hierarchy "Rx_fifo:Rx0_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|a_graycounter_777:rdptr_g1p" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/dcfifo_ocp1.tdf Line: 64
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_3lc.tdf
    Info (12023): Found entity 1: a_graycounter_3lc File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/a_graycounter_3lc.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_3lc" for hierarchy "Rx_fifo:Rx0_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|a_graycounter_3lc:wrptr_g1p" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/dcfifo_ocp1.tdf Line: 65
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_cv61.tdf
    Info (12023): Found entity 1: altsyncram_cv61 File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/altsyncram_cv61.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_cv61" for hierarchy "Rx_fifo:Rx0_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|altsyncram_cv61:fifo_ram" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/dcfifo_ocp1.tdf Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_8d9.tdf
    Info (12023): Found entity 1: dffpipe_8d9 File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/dffpipe_8d9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_8d9" for hierarchy "Rx_fifo:Rx0_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|dffpipe_8d9:rdfull_reg" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/dcfifo_ocp1.tdf Line: 73
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_se9.tdf
    Info (12023): Found entity 1: dffpipe_se9 File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/dffpipe_se9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_se9" for hierarchy "Rx_fifo:Rx0_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|dffpipe_se9:rs_brp" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/dcfifo_ocp1.tdf Line: 74
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_ppl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_ppl File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/alt_synch_pipe_ppl.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_ppl" for hierarchy "Rx_fifo:Rx0_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_ppl:rs_dgwp" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/dcfifo_ocp1.tdf Line: 76
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_df9.tdf
    Info (12023): Found entity 1: dffpipe_df9 File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/dffpipe_df9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_df9" for hierarchy "Rx_fifo:Rx0_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_df9:dffpipe12" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/alt_synch_pipe_ppl.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_qpl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_qpl File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/alt_synch_pipe_qpl.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_qpl" for hierarchy "Rx_fifo:Rx0_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_qpl:ws_dgrp" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/dcfifo_ocp1.tdf Line: 80
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_ef9.tdf
    Info (12023): Found entity 1: dffpipe_ef9 File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/dffpipe_ef9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_ef9" for hierarchy "Rx_fifo:Rx0_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_ef9:dffpipe15" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/alt_synch_pipe_qpl.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_p76.tdf
    Info (12023): Found entity 1: cmpr_p76 File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/cmpr_p76.tdf Line: 23
Info (12128): Elaborating entity "cmpr_p76" for hierarchy "Rx_fifo:Rx0_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|cmpr_p76:rdempty_eq_comp" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/dcfifo_ocp1.tdf Line: 87
Info (12128): Elaborating entity "Rx_fifo_ctrl0" for hierarchy "Rx_fifo_ctrl0:Rx0_fifo_ctrl_inst" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Orion.v Line: 1174
Warning (10036): Verilog HDL or VHDL warning at Rx_fifo_ctrl0.v(75): object "Rx_count" assigned a value but never read File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Rx_fifo_ctrl0.v Line: 75
Warning (10036): Verilog HDL or VHDL warning at Rx_fifo_ctrl0.v(76): object "select_Rx" assigned a value but never read File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Rx_fifo_ctrl0.v Line: 76
Info (12128): Elaborating entity "cdc_sync" for hierarchy "cdc_sync:C122_EnableRx0_7_sync" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Orion.v Line: 1189
Info (12128): Elaborating entity "Mux_clear" for hierarchy "Mux_clear:Mux_clear_inst" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Orion.v Line: 1192
Info (12128): Elaborating entity "Rx_fifo_ctrl" for hierarchy "Rx_fifo_ctrl:Rx1_fifo_ctrl_inst" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Orion.v Line: 1201
Info (12128): Elaborating entity "Mic_fifo" for hierarchy "Mic_fifo:Mic_fifo_inst" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Orion.v Line: 1260
Info (12128): Elaborating entity "dcfifo_mixed_widths" for hierarchy "Mic_fifo:Mic_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Mic_fifo.v Line: 89
Info (12130): Elaborated megafunction instantiation "Mic_fifo:Mic_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Mic_fifo.v Line: 89
Info (12133): Instantiated megafunction "Mic_fifo:Mic_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component" with the following parameter: File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Mic_fifo.v Line: 89
    Info (12134): Parameter "add_usedw_msb_bit" = "ON"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_numwords" = "1024"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo_mixed_widths"
    Info (12134): Parameter "lpm_width" = "16"
    Info (12134): Parameter "lpm_widthu" = "11"
    Info (12134): Parameter "lpm_widthu_r" = "12"
    Info (12134): Parameter "lpm_width_r" = "8"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "read_aclr_synch" = "OFF"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_hdm1.tdf
    Info (12023): Found entity 1: dcfifo_hdm1 File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/dcfifo_hdm1.tdf Line: 49
Info (12128): Elaborating entity "dcfifo_hdm1" for hierarchy "Mic_fifo:Mic_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hdm1:auto_generated" File: c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf Line: 79
Info (12021): Found 1 design units, including 1 entities, in source file db/a_gray2bin_7ib.tdf
    Info (12023): Found entity 1: a_gray2bin_7ib File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/a_gray2bin_7ib.tdf Line: 23
Info (12128): Elaborating entity "a_gray2bin_7ib" for hierarchy "Mic_fifo:Mic_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hdm1:auto_generated|a_gray2bin_7ib:rdptr_g_gray2bin" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/dcfifo_hdm1.tdf Line: 63
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_577.tdf
    Info (12023): Found entity 1: a_graycounter_577 File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/a_graycounter_577.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_577" for hierarchy "Mic_fifo:Mic_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hdm1:auto_generated|a_graycounter_577:rdptr_g1p" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/dcfifo_hdm1.tdf Line: 65
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0l31.tdf
    Info (12023): Found entity 1: altsyncram_0l31 File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/altsyncram_0l31.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_0l31" for hierarchy "Mic_fifo:Mic_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hdm1:auto_generated|altsyncram_0l31:fifo_ram" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/dcfifo_hdm1.tdf Line: 67
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_pe9.tdf
    Info (12023): Found entity 1: dffpipe_pe9 File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/dffpipe_pe9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_pe9" for hierarchy "Mic_fifo:Mic_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hdm1:auto_generated|dffpipe_pe9:rs_bwp" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/dcfifo_hdm1.tdf Line: 74
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_rpl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_rpl File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/alt_synch_pipe_rpl.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_rpl" for hierarchy "Mic_fifo:Mic_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hdm1:auto_generated|alt_synch_pipe_rpl:rs_dgwp" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/dcfifo_hdm1.tdf Line: 75
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_ff9.tdf
    Info (12023): Found entity 1: dffpipe_ff9 File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/dffpipe_ff9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_ff9" for hierarchy "Mic_fifo:Mic_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hdm1:auto_generated|alt_synch_pipe_rpl:rs_dgwp|dffpipe_ff9:dffpipe9" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/alt_synch_pipe_rpl.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_spl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_spl File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/alt_synch_pipe_spl.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_spl" for hierarchy "Mic_fifo:Mic_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hdm1:auto_generated|alt_synch_pipe_spl:ws_dgrp" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/dcfifo_hdm1.tdf Line: 76
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_gf9.tdf
    Info (12023): Found entity 1: dffpipe_gf9 File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/dffpipe_gf9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_gf9" for hierarchy "Mic_fifo:Mic_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hdm1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_gf9:dffpipe12" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/alt_synch_pipe_spl.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_54e.tdf
    Info (12023): Found entity 1: cntr_54e File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/cntr_54e.tdf Line: 26
Info (12128): Elaborating entity "cntr_54e" for hierarchy "Mic_fifo:Mic_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hdm1:auto_generated|cntr_54e:cntr_b" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/dcfifo_hdm1.tdf Line: 83
Info (12128): Elaborating entity "mic_I2S" for hierarchy "mic_I2S:mic_I2S_inst" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Orion.v Line: 1271
Info (12128): Elaborating entity "SP_fifo" for hierarchy "SP_fifo:SPF" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Orion.v Line: 1331
Info (12128): Elaborating entity "dcfifo_mixed_widths" for hierarchy "SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/SP_fifo.v Line: 97
Info (12130): Elaborated megafunction instantiation "SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/SP_fifo.v Line: 97
Info (12133): Instantiated megafunction "SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component" with the following parameter: File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/SP_fifo.v Line: 97
    Info (12134): Parameter "add_usedw_msb_bit" = "ON"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_numwords" = "16384"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo_mixed_widths"
    Info (12134): Parameter "lpm_width" = "16"
    Info (12134): Parameter "lpm_widthu" = "15"
    Info (12134): Parameter "lpm_widthu_r" = "16"
    Info (12134): Parameter "lpm_width_r" = "8"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "read_aclr_synch" = "OFF"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_83o1.tdf
    Info (12023): Found entity 1: dcfifo_83o1 File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/dcfifo_83o1.tdf Line: 45
Info (12128): Elaborating entity "dcfifo_83o1" for hierarchy "SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_83o1:auto_generated" File: c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf Line: 79
Info (12021): Found 1 design units, including 1 entities, in source file db/a_gray2bin_bib.tdf
    Info (12023): Found entity 1: a_gray2bin_bib File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/a_gray2bin_bib.tdf Line: 23
Info (12128): Elaborating entity "a_gray2bin_bib" for hierarchy "SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_83o1:auto_generated|a_gray2bin_bib:wrptr_g_gray2bin" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/dcfifo_83o1.tdf Line: 60
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_977.tdf
    Info (12023): Found entity 1: a_graycounter_977 File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/a_graycounter_977.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_977" for hierarchy "SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_83o1:auto_generated|a_graycounter_977:rdptr_g1p" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/dcfifo_83o1.tdf Line: 62
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_6lc.tdf
    Info (12023): Found entity 1: a_graycounter_6lc File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/a_graycounter_6lc.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_6lc" for hierarchy "SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_83o1:auto_generated|a_graycounter_6lc:wrptr_g1p" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/dcfifo_83o1.tdf Line: 63
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_8l31.tdf
    Info (12023): Found entity 1: altsyncram_8l31 File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/altsyncram_8l31.tdf Line: 32
Info (12128): Elaborating entity "altsyncram_8l31" for hierarchy "SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_83o1:auto_generated|altsyncram_8l31:fifo_ram" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/dcfifo_83o1.tdf Line: 64
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_d87.tdf
    Info (12023): Found entity 1: decode_d87 File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/decode_d87.tdf Line: 23
Info (12128): Elaborating entity "decode_d87" for hierarchy "SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_83o1:auto_generated|altsyncram_8l31:fifo_ram|decode_d87:decode12" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/altsyncram_8l31.tdf Line: 49
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_t28.tdf
    Info (12023): Found entity 1: mux_t28 File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/mux_t28.tdf Line: 23
Info (12128): Elaborating entity "mux_t28" for hierarchy "SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_83o1:auto_generated|altsyncram_8l31:fifo_ram|mux_t28:mux13" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/altsyncram_8l31.tdf Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_tpl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_tpl File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/alt_synch_pipe_tpl.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_tpl" for hierarchy "SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_83o1:auto_generated|alt_synch_pipe_tpl:rs_dgwp" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/dcfifo_83o1.tdf Line: 69
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_hf9.tdf
    Info (12023): Found entity 1: dffpipe_hf9 File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/dffpipe_hf9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_hf9" for hierarchy "SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_83o1:auto_generated|alt_synch_pipe_tpl:rs_dgwp|dffpipe_hf9:dffpipe14" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/alt_synch_pipe_tpl.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_2f9.tdf
    Info (12023): Found entity 1: dffpipe_2f9 File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/dffpipe_2f9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_2f9" for hierarchy "SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_83o1:auto_generated|dffpipe_2f9:ws_brp" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/dcfifo_83o1.tdf Line: 71
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_upl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_upl File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/alt_synch_pipe_upl.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_upl" for hierarchy "SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_83o1:auto_generated|alt_synch_pipe_upl:ws_dgrp" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/dcfifo_83o1.tdf Line: 73
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_if9.tdf
    Info (12023): Found entity 1: dffpipe_if9 File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/dffpipe_if9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_if9" for hierarchy "SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_83o1:auto_generated|alt_synch_pipe_upl:ws_dgrp|dffpipe_if9:dffpipe17" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/alt_synch_pipe_upl.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_s76.tdf
    Info (12023): Found entity 1: cmpr_s76 File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/cmpr_s76.tdf Line: 23
Info (12128): Elaborating entity "cmpr_s76" for hierarchy "SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_83o1:auto_generated|cmpr_s76:rdempty_eq_comp" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/dcfifo_83o1.tdf Line: 77
Info (12128): Elaborating entity "sp_rcv_ctrl" for hierarchy "sp_rcv_ctrl:SPC" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Orion.v Line: 1334
Info (12128): Elaborating entity "Rx_Audio_fifo" for hierarchy "Rx_Audio_fifo:Rx_Audio_fifo_inst" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Orion.v Line: 1397
Info (12128): Elaborating entity "dcfifo" for hierarchy "Rx_Audio_fifo:Rx_Audio_fifo_inst|dcfifo:dcfifo_component" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Rx_Audio_fifo.v Line: 97
Info (12130): Elaborated megafunction instantiation "Rx_Audio_fifo:Rx_Audio_fifo_inst|dcfifo:dcfifo_component" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Rx_Audio_fifo.v Line: 97
Info (12133): Instantiated megafunction "Rx_Audio_fifo:Rx_Audio_fifo_inst|dcfifo:dcfifo_component" with the following parameter: File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Rx_Audio_fifo.v Line: 97
    Info (12134): Parameter "add_usedw_msb_bit" = "ON"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_numwords" = "4096"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "32"
    Info (12134): Parameter "lpm_widthu" = "13"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "read_aclr_synch" = "OFF"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_ptn1.tdf
    Info (12023): Found entity 1: dcfifo_ptn1 File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/dcfifo_ptn1.tdf Line: 43
Info (12128): Elaborating entity "dcfifo_ptn1" for hierarchy "Rx_Audio_fifo:Rx_Audio_fifo_inst|dcfifo:dcfifo_component|dcfifo_ptn1:auto_generated" File: c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/dcfifo.tdf Line: 191
Info (12021): Found 1 design units, including 1 entities, in source file db/a_gray2bin_9ib.tdf
    Info (12023): Found entity 1: a_gray2bin_9ib File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/a_gray2bin_9ib.tdf Line: 23
Info (12128): Elaborating entity "a_gray2bin_9ib" for hierarchy "Rx_Audio_fifo:Rx_Audio_fifo_inst|dcfifo:dcfifo_component|dcfifo_ptn1:auto_generated|a_gray2bin_9ib:rdptr_g_gray2bin" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/dcfifo_ptn1.tdf Line: 58
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_877.tdf
    Info (12023): Found entity 1: a_graycounter_877 File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/a_graycounter_877.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_877" for hierarchy "Rx_Audio_fifo:Rx_Audio_fifo_inst|dcfifo:dcfifo_component|dcfifo_ptn1:auto_generated|a_graycounter_877:rdptr_g1p" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/dcfifo_ptn1.tdf Line: 60
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_4lc.tdf
    Info (12023): Found entity 1: a_graycounter_4lc File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/a_graycounter_4lc.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_4lc" for hierarchy "Rx_Audio_fifo:Rx_Audio_fifo_inst|dcfifo:dcfifo_component|dcfifo_ptn1:auto_generated|a_graycounter_4lc:wrptr_g1p" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/dcfifo_ptn1.tdf Line: 61
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_8271.tdf
    Info (12023): Found entity 1: altsyncram_8271 File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/altsyncram_8271.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_8271" for hierarchy "Rx_Audio_fifo:Rx_Audio_fifo_inst|dcfifo:dcfifo_component|dcfifo_ptn1:auto_generated|altsyncram_8271:fifo_ram" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/dcfifo_ptn1.tdf Line: 62
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_4f9.tdf
    Info (12023): Found entity 1: dffpipe_4f9 File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/dffpipe_4f9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_4f9" for hierarchy "Rx_Audio_fifo:Rx_Audio_fifo_inst|dcfifo:dcfifo_component|dcfifo_ptn1:auto_generated|dffpipe_4f9:rs_brp" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/dcfifo_ptn1.tdf Line: 70
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_5ql.tdf
    Info (12023): Found entity 1: alt_synch_pipe_5ql File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/alt_synch_pipe_5ql.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_5ql" for hierarchy "Rx_Audio_fifo:Rx_Audio_fifo_inst|dcfifo:dcfifo_component|dcfifo_ptn1:auto_generated|alt_synch_pipe_5ql:rs_dgwp" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/dcfifo_ptn1.tdf Line: 72
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_pf9.tdf
    Info (12023): Found entity 1: dffpipe_pf9 File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/dffpipe_pf9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_pf9" for hierarchy "Rx_Audio_fifo:Rx_Audio_fifo_inst|dcfifo:dcfifo_component|dcfifo_ptn1:auto_generated|alt_synch_pipe_5ql:rs_dgwp|dffpipe_pf9:dffpipe5" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/alt_synch_pipe_5ql.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_6ql.tdf
    Info (12023): Found entity 1: alt_synch_pipe_6ql File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/alt_synch_pipe_6ql.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_6ql" for hierarchy "Rx_Audio_fifo:Rx_Audio_fifo_inst|dcfifo:dcfifo_component|dcfifo_ptn1:auto_generated|alt_synch_pipe_6ql:ws_dgrp" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/dcfifo_ptn1.tdf Line: 73
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_qf9.tdf
    Info (12023): Found entity 1: dffpipe_qf9 File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/dffpipe_qf9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_qf9" for hierarchy "Rx_Audio_fifo:Rx_Audio_fifo_inst|dcfifo:dcfifo_component|dcfifo_ptn1:auto_generated|alt_synch_pipe_6ql:ws_dgrp|dffpipe_qf9:dffpipe8" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/alt_synch_pipe_6ql.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_q76.tdf
    Info (12023): Found entity 1: cmpr_q76 File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/cmpr_q76.tdf Line: 23
Info (12128): Elaborating entity "cmpr_q76" for hierarchy "Rx_Audio_fifo:Rx_Audio_fifo_inst|dcfifo:dcfifo_component|dcfifo_ptn1:auto_generated|cmpr_q76:rdempty_eq_comp" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/dcfifo_ptn1.tdf Line: 77
Info (12128): Elaborating entity "byte_to_32bits" for hierarchy "byte_to_32bits:Audio_byte_to_32bits_inst" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Orion.v Line: 1402
Info (12128): Elaborating entity "audio_I2S" for hierarchy "audio_I2S:audio_I2S_inst" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Orion.v Line: 1456
Warning (10230): Verilog HDL assignment warning at audio_I2S.v(97): truncated value with size 64 to match size of target (32) File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/audio_I2S.v Line: 97
Warning (10230): Verilog HDL assignment warning at audio_I2S.v(106): truncated value with size 64 to match size of target (32) File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/audio_I2S.v Line: 106
Info (12128): Elaborating entity "Tx1_IQ_fifo" for hierarchy "Tx1_IQ_fifo:Tx1_IQ_fifo_inst" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Orion.v Line: 1491
Info (12128): Elaborating entity "dcfifo" for hierarchy "Tx1_IQ_fifo:Tx1_IQ_fifo_inst|dcfifo:dcfifo_component" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Tx1_IQ_fifo.vhd Line: 102
Info (12130): Elaborated megafunction instantiation "Tx1_IQ_fifo:Tx1_IQ_fifo_inst|dcfifo:dcfifo_component" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Tx1_IQ_fifo.vhd Line: 102
Info (12133): Instantiated megafunction "Tx1_IQ_fifo:Tx1_IQ_fifo_inst|dcfifo:dcfifo_component" with the following parameter: File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Tx1_IQ_fifo.vhd Line: 102
    Info (12134): Parameter "add_usedw_msb_bit" = "ON"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV GX"
    Info (12134): Parameter "lpm_numwords" = "4096"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "48"
    Info (12134): Parameter "lpm_widthu" = "13"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "read_aclr_synch" = "OFF"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_fnm1.tdf
    Info (12023): Found entity 1: dcfifo_fnm1 File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/dcfifo_fnm1.tdf Line: 43
Info (12128): Elaborating entity "dcfifo_fnm1" for hierarchy "Tx1_IQ_fifo:Tx1_IQ_fifo_inst|dcfifo:dcfifo_component|dcfifo_fnm1:auto_generated" File: c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/dcfifo.tdf Line: 191
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_m271.tdf
    Info (12023): Found entity 1: altsyncram_m271 File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/altsyncram_m271.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_m271" for hierarchy "Tx1_IQ_fifo:Tx1_IQ_fifo_inst|dcfifo:dcfifo_component|dcfifo_fnm1:auto_generated|altsyncram_m271:fifo_ram" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/dcfifo_fnm1.tdf Line: 60
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_1ql.tdf
    Info (12023): Found entity 1: alt_synch_pipe_1ql File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/alt_synch_pipe_1ql.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_1ql" for hierarchy "Tx1_IQ_fifo:Tx1_IQ_fifo_inst|dcfifo:dcfifo_component|dcfifo_fnm1:auto_generated|alt_synch_pipe_1ql:rs_dgwp" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/dcfifo_fnm1.tdf Line: 67
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_lf9.tdf
    Info (12023): Found entity 1: dffpipe_lf9 File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/dffpipe_lf9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_lf9" for hierarchy "Tx1_IQ_fifo:Tx1_IQ_fifo_inst|dcfifo:dcfifo_component|dcfifo_fnm1:auto_generated|alt_synch_pipe_1ql:rs_dgwp|dffpipe_lf9:dffpipe6" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/alt_synch_pipe_1ql.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_2ql.tdf
    Info (12023): Found entity 1: alt_synch_pipe_2ql File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/alt_synch_pipe_2ql.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_2ql" for hierarchy "Tx1_IQ_fifo:Tx1_IQ_fifo_inst|dcfifo:dcfifo_component|dcfifo_fnm1:auto_generated|alt_synch_pipe_2ql:ws_dgrp" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/dcfifo_fnm1.tdf Line: 71
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_mf9.tdf
    Info (12023): Found entity 1: dffpipe_mf9 File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/dffpipe_mf9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_mf9" for hierarchy "Tx1_IQ_fifo:Tx1_IQ_fifo_inst|dcfifo:dcfifo_component|dcfifo_fnm1:auto_generated|alt_synch_pipe_2ql:ws_dgrp|dffpipe_mf9:dffpipe9" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/alt_synch_pipe_2ql.tdf Line: 35
Info (12128): Elaborating entity "byte_to_48bits" for hierarchy "byte_to_48bits:IQ_byte_to_48bits_inst" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Orion.v Line: 1496
Info (12128): Elaborating entity "EPCS_fifo" for hierarchy "EPCS_fifo:EPCS_fifo_inst" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Orion.v Line: 1543
Info (12128): Elaborating entity "dcfifo" for hierarchy "EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/EPCS_fifo.v Line: 101
Info (12130): Elaborated megafunction instantiation "EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/EPCS_fifo.v Line: 101
Info (12133): Instantiated megafunction "EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component" with the following parameter: File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/EPCS_fifo.v Line: 101
    Info (12134): Parameter "add_usedw_msb_bit" = "ON"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_numwords" = "1024"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "11"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "read_aclr_synch" = "OFF"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_jmo1.tdf
    Info (12023): Found entity 1: dcfifo_jmo1 File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/dcfifo_jmo1.tdf Line: 43
Info (12128): Elaborating entity "dcfifo_jmo1" for hierarchy "EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_jmo1:auto_generated" File: c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/dcfifo.tdf Line: 191
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_av61.tdf
    Info (12023): Found entity 1: altsyncram_av61 File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/altsyncram_av61.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_av61" for hierarchy "EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_jmo1:auto_generated|altsyncram_av61:fifo_ram" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/dcfifo_jmo1.tdf Line: 65
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_3ql.tdf
    Info (12023): Found entity 1: alt_synch_pipe_3ql File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/alt_synch_pipe_3ql.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_3ql" for hierarchy "EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_jmo1:auto_generated|alt_synch_pipe_3ql:rs_dgwp" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/dcfifo_jmo1.tdf Line: 75
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_nf9.tdf
    Info (12023): Found entity 1: dffpipe_nf9 File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/dffpipe_nf9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_nf9" for hierarchy "EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_jmo1:auto_generated|alt_synch_pipe_3ql:rs_dgwp|dffpipe_nf9:dffpipe6" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/alt_synch_pipe_3ql.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_4ql.tdf
    Info (12023): Found entity 1: alt_synch_pipe_4ql File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/alt_synch_pipe_4ql.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_4ql" for hierarchy "EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_jmo1:auto_generated|alt_synch_pipe_4ql:ws_dgrp" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/dcfifo_jmo1.tdf Line: 79
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_of9.tdf
    Info (12023): Found entity 1: dffpipe_of9 File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/dffpipe_of9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_of9" for hierarchy "EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_jmo1:auto_generated|alt_synch_pipe_4ql:ws_dgrp|dffpipe_of9:dffpipe9" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/alt_synch_pipe_4ql.tdf Line: 35
Info (12128): Elaborating entity "ASMI_interface" for hierarchy "ASMI_interface:ASMI_int_inst" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Orion.v Line: 1555
Info (12128): Elaborating entity "ASMI" for hierarchy "ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/ASMI_interface.v Line: 201
Info (12128): Elaborating entity "ASMI_altasmi_parallel_smm2" for hierarchy "ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_smm2:ASMI_altasmi_parallel_smm2_component" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/ASMI.v Line: 1808
Warning (10036): Verilog HDL or VHDL warning at ASMI.v(143): object "illegal_write_prot_reg" assigned a value but never read File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/ASMI.v Line: 143
Info (12128): Elaborating entity "a_graycounter" for hierarchy "ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_smm2:ASMI_altasmi_parallel_smm2_component|a_graycounter:addbyte_cntr" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/ASMI.v Line: 357
Info (12130): Elaborated megafunction instantiation "ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_smm2:ASMI_altasmi_parallel_smm2_component|a_graycounter:addbyte_cntr" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/ASMI.v Line: 357
Info (12133): Instantiated megafunction "ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_smm2:ASMI_altasmi_parallel_smm2_component|a_graycounter:addbyte_cntr" with the following parameter: File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/ASMI.v Line: 357
    Info (12134): Parameter "width" = "3"
    Info (12134): Parameter "lpm_type" = "a_graycounter"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_9vg.tdf
    Info (12023): Found entity 1: a_graycounter_9vg File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/a_graycounter_9vg.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_9vg" for hierarchy "ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_smm2:ASMI_altasmi_parallel_smm2_component|a_graycounter:addbyte_cntr|a_graycounter_9vg:auto_generated" File: c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/a_graycounter.tdf Line: 51
Info (12128): Elaborating entity "a_graycounter" for hierarchy "ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_smm2:ASMI_altasmi_parallel_smm2_component|a_graycounter:spstage_cntr" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/ASMI.v Line: 420
Info (12130): Elaborated megafunction instantiation "ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_smm2:ASMI_altasmi_parallel_smm2_component|a_graycounter:spstage_cntr" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/ASMI.v Line: 420
Info (12133): Instantiated megafunction "ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_smm2:ASMI_altasmi_parallel_smm2_component|a_graycounter:spstage_cntr" with the following parameter: File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/ASMI.v Line: 420
    Info (12134): Parameter "width" = "2"
    Info (12134): Parameter "lpm_type" = "a_graycounter"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_8vg.tdf
    Info (12023): Found entity 1: a_graycounter_8vg File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/a_graycounter_8vg.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_8vg" for hierarchy "ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_smm2:ASMI_altasmi_parallel_smm2_component|a_graycounter:spstage_cntr|a_graycounter_8vg:auto_generated" File: c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/a_graycounter.tdf Line: 51
Info (12128): Elaborating entity "lpm_compare" for hierarchy "ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_smm2:ASMI_altasmi_parallel_smm2_component|lpm_compare:cmpr4" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/ASMI.v Line: 1478
Info (12130): Elaborated megafunction instantiation "ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_smm2:ASMI_altasmi_parallel_smm2_component|lpm_compare:cmpr4" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/ASMI.v Line: 1478
Info (12133): Instantiated megafunction "ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_smm2:ASMI_altasmi_parallel_smm2_component|lpm_compare:cmpr4" with the following parameter: File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/ASMI.v Line: 1478
    Info (12134): Parameter "lpm_width" = "9"
    Info (12134): Parameter "lpm_type" = "lpm_compare"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_7pd.tdf
    Info (12023): Found entity 1: cmpr_7pd File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/cmpr_7pd.tdf Line: 23
Info (12128): Elaborating entity "cmpr_7pd" for hierarchy "ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_smm2:ASMI_altasmi_parallel_smm2_component|lpm_compare:cmpr4|cmpr_7pd:auto_generated" File: c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_compare.tdf Line: 281
Info (12128): Elaborating entity "lpm_counter" for hierarchy "ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_smm2:ASMI_altasmi_parallel_smm2_component|lpm_counter:pgwr_data_cntr" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/ASMI.v Line: 1530
Info (12130): Elaborated megafunction instantiation "ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_smm2:ASMI_altasmi_parallel_smm2_component|lpm_counter:pgwr_data_cntr" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/ASMI.v Line: 1530
Info (12133): Instantiated megafunction "ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_smm2:ASMI_altasmi_parallel_smm2_component|lpm_counter:pgwr_data_cntr" with the following parameter: File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/ASMI.v Line: 1530
    Info (12134): Parameter "lpm_direction" = "UP"
    Info (12134): Parameter "lpm_port_updown" = "PORT_UNUSED"
    Info (12134): Parameter "lpm_width" = "9"
    Info (12134): Parameter "lpm_type" = "lpm_counter"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_haj.tdf
    Info (12023): Found entity 1: cntr_haj File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/cntr_haj.tdf Line: 26
Info (12128): Elaborating entity "cntr_haj" for hierarchy "ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_smm2:ASMI_altasmi_parallel_smm2_component|lpm_counter:pgwr_data_cntr|cntr_haj:auto_generated" File: c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_counter.tdf Line: 259
Info (12128): Elaborating entity "scfifo" for hierarchy "ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_smm2:ASMI_altasmi_parallel_smm2_component|scfifo:scfifo3" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/ASMI.v Line: 1581
Info (12130): Elaborated megafunction instantiation "ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_smm2:ASMI_altasmi_parallel_smm2_component|scfifo:scfifo3" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/ASMI.v Line: 1581
Info (12133): Instantiated megafunction "ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_smm2:ASMI_altasmi_parallel_smm2_component|scfifo:scfifo3" with the following parameter: File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/ASMI.v Line: 1581
    Info (12134): Parameter "lpm_numwords" = "258"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "9"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_3em.tdf
    Info (12023): Found entity 1: scfifo_3em File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/scfifo_3em.tdf Line: 25
Info (12128): Elaborating entity "scfifo_3em" for hierarchy "ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_smm2:ASMI_altasmi_parallel_smm2_component|scfifo:scfifo3|scfifo_3em:auto_generated" File: c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf Line: 300
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_abs.tdf
    Info (12023): Found entity 1: a_dpfifo_abs File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/a_dpfifo_abs.tdf Line: 29
Info (12128): Elaborating entity "a_dpfifo_abs" for hierarchy "ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_smm2:ASMI_altasmi_parallel_smm2_component|scfifo:scfifo3|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/scfifo_3em.tdf Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_48e.tdf
    Info (12023): Found entity 1: a_fefifo_48e File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/a_fefifo_48e.tdf Line: 25
Info (12128): Elaborating entity "a_fefifo_48e" for hierarchy "ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_smm2:ASMI_altasmi_parallel_smm2_component|scfifo:scfifo3|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|a_fefifo_48e:fifo_state" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/a_dpfifo_abs.tdf Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_as7.tdf
    Info (12023): Found entity 1: cntr_as7 File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/cntr_as7.tdf Line: 26
Info (12128): Elaborating entity "cntr_as7" for hierarchy "ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_smm2:ASMI_altasmi_parallel_smm2_component|scfifo:scfifo3|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|a_fefifo_48e:fifo_state|cntr_as7:count_usedw" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/a_fefifo_48e.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2lm1.tdf
    Info (12023): Found entity 1: altsyncram_2lm1 File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/altsyncram_2lm1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_2lm1" for hierarchy "ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_smm2:ASMI_altasmi_parallel_smm2_component|scfifo:scfifo3|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|altsyncram_2lm1:FIFOram" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/a_dpfifo_abs.tdf Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_4ob.tdf
    Info (12023): Found entity 1: cntr_4ob File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/cntr_4ob.tdf Line: 26
Info (12128): Elaborating entity "cntr_4ob" for hierarchy "ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_smm2:ASMI_altasmi_parallel_smm2_component|scfifo:scfifo3|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|cntr_4ob:rd_ptr_count" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/a_dpfifo_abs.tdf Line: 42
Info (12128): Elaborating entity "iambic" for hierarchy "iambic:iambic_inst" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Orion.v Line: 1566
Warning (10230): Verilog HDL assignment warning at iambic.v(139): truncated value with size 32 to match size of target (16) File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/iambic.v Line: 139
Warning (10230): Verilog HDL assignment warning at iambic.v(140): truncated value with size 32 to match size of target (18) File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/iambic.v Line: 140
Warning (10230): Verilog HDL assignment warning at iambic.v(193): truncated value with size 32 to match size of target (18) File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/iambic.v Line: 193
Warning (10230): Verilog HDL assignment warning at iambic.v(214): truncated value with size 32 to match size of target (18) File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/iambic.v Line: 214
Warning (10230): Verilog HDL assignment warning at iambic.v(236): truncated value with size 32 to match size of target (18) File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/iambic.v Line: 236
Warning (10230): Verilog HDL assignment warning at iambic.v(250): truncated value with size 32 to match size of target (18) File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/iambic.v Line: 250
Warning (10230): Verilog HDL assignment warning at iambic.v(296): truncated value with size 32 to match size of target (18) File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/iambic.v Line: 296
Info (12128): Elaborating entity "profile" for hierarchy "profile:profile_sidetone" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Orion.v Line: 1578
Info (12128): Elaborating entity "profile_ROM" for hierarchy "profile:profile_sidetone|profile_ROM:profile_ROM_inst" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/profile.v Line: 50
Info (12128): Elaborating entity "altsyncram" for hierarchy "profile:profile_sidetone|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/profile_ROM.v Line: 82
Info (12130): Elaborated megafunction instantiation "profile:profile_sidetone|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/profile_ROM.v Line: 82
Info (12133): Instantiated megafunction "profile:profile_sidetone|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/profile_ROM.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "profile.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "240"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_pc91.tdf
    Info (12023): Found entity 1: altsyncram_pc91 File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/altsyncram_pc91.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_pc91" for hierarchy "profile:profile_sidetone|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_pc91:auto_generated" File: c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "sidetone" for hierarchy "sidetone:sidetone_inst" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Orion.v Line: 1586
Info (12128): Elaborating entity "sine_table_256" for hierarchy "sidetone:sidetone_inst|sine_table_256:sine_table_inst" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/sidetone.v Line: 91
Info (12128): Elaborating entity "altsyncram" for hierarchy "sidetone:sidetone_inst|sine_table_256:sine_table_inst|altsyncram:altsyncram_component" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/sine_table_256.v Line: 82
Info (12130): Elaborated megafunction instantiation "sidetone:sidetone_inst|sine_table_256:sine_table_inst|altsyncram:altsyncram_component" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/sine_table_256.v Line: 82
Info (12133): Instantiated megafunction "sidetone:sidetone_inst|sine_table_256:sine_table_inst|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/sine_table_256.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "sine_256.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_qa91.tdf
    Info (12023): Found entity 1: altsyncram_qa91 File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/altsyncram_qa91.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_qa91" for hierarchy "sidetone:sidetone_inst|sine_table_256:sine_table_inst|altsyncram:altsyncram_component|altsyncram_qa91:auto_generated" File: c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "Multiply2" for hierarchy "sidetone:sidetone_inst|Multiply2:Multiply16x8" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/sidetone.v Line: 97
Info (12128): Elaborating entity "lpm_mult" for hierarchy "sidetone:sidetone_inst|Multiply2:Multiply16x8|lpm_mult:lpm_mult_component" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Multiply2.v Line: 60
Info (12130): Elaborated megafunction instantiation "sidetone:sidetone_inst|Multiply2:Multiply16x8|lpm_mult:lpm_mult_component" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Multiply2.v Line: 60
Info (12133): Instantiated megafunction "sidetone:sidetone_inst|Multiply2:Multiply16x8|lpm_mult:lpm_mult_component" with the following parameter: File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Multiply2.v Line: 60
    Info (12134): Parameter "lpm_hint" = "MAXIMIZE_SPEED=5"
    Info (12134): Parameter "lpm_representation" = "SIGNED"
    Info (12134): Parameter "lpm_type" = "LPM_MULT"
    Info (12134): Parameter "lpm_widtha" = "16"
    Info (12134): Parameter "lpm_widthb" = "16"
    Info (12134): Parameter "lpm_widthp" = "16"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_n8n.tdf
    Info (12023): Found entity 1: mult_n8n File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/mult_n8n.tdf Line: 29
Info (12128): Elaborating entity "mult_n8n" for hierarchy "sidetone:sidetone_inst|Multiply2:Multiply16x8|lpm_mult:lpm_mult_component|mult_n8n:auto_generated" File: c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 377
Info (12128): Elaborating entity "cdc_mcp" for hierarchy "cdc_mcp:MDC[0].ADC_select" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Orion.v Line: 1661
Info (12128): Elaborating entity "cdc_sync" for hierarchy "cdc_mcp:MDC[0].ADC_select|cdc_sync:rdy" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/cdc_mcp.v Line: 49
Info (12128): Elaborating entity "receiver2" for hierarchy "receiver2:MDC[2].receiver_instX" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Orion.v Line: 1686
Info (12128): Elaborating entity "cordic" for hierarchy "receiver2:MDC[2].receiver_instX|cordic:cordic_inst" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/receiver2.v Line: 61
Warning (10230): Verilog HDL assignment warning at cordic.v(185): truncated value with size 32 to match size of target (22) File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/cordic.v Line: 185
Warning (10230): Verilog HDL assignment warning at cordic.v(186): truncated value with size 32 to match size of target (22) File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/cordic.v Line: 186
Warning (10230): Verilog HDL assignment warning at cordic.v(191): truncated value with size 32 to match size of target (19) File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/cordic.v Line: 191
Warning (10230): Verilog HDL assignment warning at cordic.v(191): truncated value with size 32 to match size of target (18) File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/cordic.v Line: 191
Warning (10230): Verilog HDL assignment warning at cordic.v(191): truncated value with size 32 to match size of target (17) File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/cordic.v Line: 191
Warning (10230): Verilog HDL assignment warning at cordic.v(191): truncated value with size 32 to match size of target (16) File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/cordic.v Line: 191
Warning (10230): Verilog HDL assignment warning at cordic.v(191): truncated value with size 32 to match size of target (15) File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/cordic.v Line: 191
Warning (10230): Verilog HDL assignment warning at cordic.v(191): truncated value with size 32 to match size of target (14) File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/cordic.v Line: 191
Warning (10230): Verilog HDL assignment warning at cordic.v(191): truncated value with size 32 to match size of target (13) File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/cordic.v Line: 191
Warning (10230): Verilog HDL assignment warning at cordic.v(191): truncated value with size 32 to match size of target (12) File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/cordic.v Line: 191
Warning (10230): Verilog HDL assignment warning at cordic.v(191): truncated value with size 32 to match size of target (11) File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/cordic.v Line: 191
Warning (10230): Verilog HDL assignment warning at cordic.v(191): truncated value with size 32 to match size of target (10) File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/cordic.v Line: 191
Warning (10230): Verilog HDL assignment warning at cordic.v(191): truncated value with size 32 to match size of target (9) File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/cordic.v Line: 191
Warning (10230): Verilog HDL assignment warning at cordic.v(191): truncated value with size 32 to match size of target (8) File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/cordic.v Line: 191
Warning (10230): Verilog HDL assignment warning at cordic.v(191): truncated value with size 32 to match size of target (7) File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/cordic.v Line: 191
Warning (10230): Verilog HDL assignment warning at cordic.v(191): truncated value with size 32 to match size of target (6) File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/cordic.v Line: 191
Warning (10230): Verilog HDL assignment warning at cordic.v(191): truncated value with size 32 to match size of target (5) File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/cordic.v Line: 191
Warning (10230): Verilog HDL assignment warning at cordic.v(191): truncated value with size 32 to match size of target (4) File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/cordic.v Line: 191
Warning (10230): Verilog HDL assignment warning at cordic.v(191): truncated value with size 32 to match size of target (3) File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/cordic.v Line: 191
Info (12128): Elaborating entity "cic" for hierarchy "receiver2:MDC[2].receiver_instX|cic:cic_inst_I2" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/receiver2.v Line: 101
Warning (10230): Verilog HDL assignment warning at cic.v(130): truncated value with size 32 to match size of target (6) File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/cic.v Line: 130
Info (12128): Elaborating entity "cic" for hierarchy "receiver2:MDC[2].receiver_instX|cic:varcic_inst_I1" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/receiver2.v Line: 128
Warning (10230): Verilog HDL assignment warning at cic.v(130): truncated value with size 32 to match size of target (7) File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/cic.v Line: 130
Info (12128): Elaborating entity "firX2R2" for hierarchy "receiver2:MDC[2].receiver_instX|firX2R2:fir3" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/receiver2.v Line: 152
Info (12128): Elaborating entity "fir256a" for hierarchy "receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Polyphase_FIR/firx2r2.v Line: 182
Info (12128): Elaborating entity "firromHa" for hierarchy "receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|firromHa:roma" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Polyphase_FIR/firx2r2.v Line: 233
Info (12128): Elaborating entity "altsyncram" for hierarchy "receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|firromHa:roma|altsyncram:altsyncram_component" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Polyphase_FIR/firromHa.v Line: 82
Info (12130): Elaborated megafunction instantiation "receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|firromHa:roma|altsyncram:altsyncram_component" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Polyphase_FIR/firromHa.v Line: 82
Info (12133): Instantiated megafunction "receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|firromHa:roma|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Polyphase_FIR/firromHa.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "./polyphase_fir/coefea.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "128"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "7"
    Info (12134): Parameter "width_a" = "18"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ioa1.tdf
    Info (12023): Found entity 1: altsyncram_ioa1 File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/altsyncram_ioa1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_ioa1" for hierarchy "receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|firromHa:roma|altsyncram:altsyncram_component|altsyncram_ioa1:auto_generated" File: c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "firram48" for hierarchy "receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|firram48:rama" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Polyphase_FIR/firx2r2.v Line: 234
Info (12128): Elaborating entity "altsyncram" for hierarchy "receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|firram48:rama|altsyncram:altsyncram_component" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Polyphase_FIR/firram48.v Line: 89
Info (12130): Elaborated megafunction instantiation "receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|firram48:rama|altsyncram:altsyncram_component" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Polyphase_FIR/firram48.v Line: 89
Info (12133): Instantiated megafunction "receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|firram48:rama|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Polyphase_FIR/firram48.v Line: 89
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "128"
    Info (12134): Parameter "numwords_b" = "128"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "widthad_a" = "7"
    Info (12134): Parameter "widthad_b" = "7"
    Info (12134): Parameter "width_a" = "48"
    Info (12134): Parameter "width_b" = "48"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0jn1.tdf
    Info (12023): Found entity 1: altsyncram_0jn1 File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/altsyncram_0jn1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_0jn1" for hierarchy "receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|firram48:rama|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated" File: c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "fir256b" for hierarchy "receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Polyphase_FIR/firx2r2.v Line: 183
Info (12128): Elaborating entity "firromHb" for hierarchy "receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|firromHb:romb" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Polyphase_FIR/firx2r2.v Line: 310
Info (12128): Elaborating entity "altsyncram" for hierarchy "receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|firromHb:romb|altsyncram:altsyncram_component" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Polyphase_FIR/firromHb.v Line: 82
Info (12130): Elaborated megafunction instantiation "receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|firromHb:romb|altsyncram:altsyncram_component" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Polyphase_FIR/firromHb.v Line: 82
Info (12133): Instantiated megafunction "receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|firromHb:romb|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Polyphase_FIR/firromHb.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "./polyphase_fir/coefeb.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "128"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "7"
    Info (12134): Parameter "width_a" = "18"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_joa1.tdf
    Info (12023): Found entity 1: altsyncram_joa1 File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/altsyncram_joa1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_joa1" for hierarchy "receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|firromHb:romb|altsyncram:altsyncram_component|altsyncram_joa1:auto_generated" File: c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "fir256c" for hierarchy "receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Polyphase_FIR/firx2r2.v Line: 184
Info (12128): Elaborating entity "firromHc" for hierarchy "receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|firromHc:romc" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Polyphase_FIR/firx2r2.v Line: 387
Info (12128): Elaborating entity "altsyncram" for hierarchy "receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|firromHc:romc|altsyncram:altsyncram_component" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Polyphase_FIR/firromHc.v Line: 82
Info (12130): Elaborated megafunction instantiation "receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|firromHc:romc|altsyncram:altsyncram_component" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Polyphase_FIR/firromHc.v Line: 82
Info (12133): Instantiated megafunction "receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|firromHc:romc|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Polyphase_FIR/firromHc.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "./polyphase_fir/coeffa.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "128"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "7"
    Info (12134): Parameter "width_a" = "18"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_koa1.tdf
    Info (12023): Found entity 1: altsyncram_koa1 File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/altsyncram_koa1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_koa1" for hierarchy "receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|firromHc:romc|altsyncram:altsyncram_component|altsyncram_koa1:auto_generated" File: c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "fir256d" for hierarchy "receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Polyphase_FIR/firx2r2.v Line: 185
Info (12128): Elaborating entity "firromHd" for hierarchy "receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|firromHd:romd" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Polyphase_FIR/firx2r2.v Line: 464
Info (12128): Elaborating entity "altsyncram" for hierarchy "receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|firromHd:romd|altsyncram:altsyncram_component" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Polyphase_FIR/firromHd.v Line: 82
Info (12130): Elaborated megafunction instantiation "receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|firromHd:romd|altsyncram:altsyncram_component" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Polyphase_FIR/firromHd.v Line: 82
Info (12133): Instantiated megafunction "receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|firromHd:romd|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Polyphase_FIR/firromHd.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "./polyphase_fir/coeffb.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "128"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "7"
    Info (12134): Parameter "width_a" = "18"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_loa1.tdf
    Info (12023): Found entity 1: altsyncram_loa1 File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/altsyncram_loa1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_loa1" for hierarchy "receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|firromHd:romd|altsyncram:altsyncram_component|altsyncram_loa1:auto_generated" File: c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "cdc_mcp" for hierarchy "cdc_mcp:SyncRx_inst" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Orion.v Line: 1733
Info (12128): Elaborating entity "PLL_30MHz" for hierarchy "PLL_30MHz:PLL_30MHz_inst" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Orion.v Line: 1740
Info (12128): Elaborating entity "altpll" for hierarchy "PLL_30MHz:PLL_30MHz_inst|altpll:altpll_component" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/PLL_30MHz.v Line: 104
Info (12130): Elaborated megafunction instantiation "PLL_30MHz:PLL_30MHz_inst|altpll:altpll_component" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/PLL_30MHz.v Line: 104
Info (12133): Instantiated megafunction "PLL_30MHz:PLL_30MHz_inst|altpll:altpll_component" with the following parameter: File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/PLL_30MHz.v Line: 104
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "4"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "8138"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=PLL_30MHz"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_30mhz_altpll.v
    Info (12023): Found entity 1: PLL_30MHz_altpll File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/pll_30mhz_altpll.v Line: 31
Info (12128): Elaborating entity "PLL_30MHz_altpll" for hierarchy "PLL_30MHz:PLL_30MHz_inst|altpll:altpll_component|PLL_30MHz_altpll:auto_generated" File: c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "Orion_ADC" for hierarchy "Orion_ADC:ADC_SPI" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Orion.v Line: 1755
Info (12128): Elaborating entity "CicInterpM5" for hierarchy "CicInterpM5:in2" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Orion.v Line: 1786
Info (12128): Elaborating entity "cpl_cordic" for hierarchy "cpl_cordic:cordic_inst" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Orion.v Line: 1815
Info (12128): Elaborating entity "General_CC" for hierarchy "General_CC:General_CC_inst" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Orion.v Line: 2015
Warning (10036): Verilog HDL or VHDL warning at General_CC.v(83): object "CC_sequence_number" assigned a value but never read File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/General_CC.v Line: 83
Info (12128): Elaborating entity "High_Priority_CC" for hierarchy "High_Priority_CC:High_Priority_CC_inst" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Orion.v Line: 2045
Info (12128): Elaborating entity "Tx_specific_CC" for hierarchy "Tx_specific_CC:Tx_specific_CC_inst" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Orion.v Line: 2099
Info (12128): Elaborating entity "Rx_specific_CC" for hierarchy "Rx_specific_CC:Rx_specific_CC_inst" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Orion.v Line: 2120
Info (12128): Elaborating entity "cdc_mcp" for hierarchy "cdc_mcp:Tx1_freq" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Orion.v Line: 2129
Info (12128): Elaborating entity "CC_encoder" for hierarchy "CC_encoder:CC_encoder_inst" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Orion.v Line: 2198
Warning (10230): Verilog HDL assignment warning at CC_encoder.v(164): truncated value with size 32 to match size of target (8) File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/CC_encoder.v Line: 164
Info (12128): Elaborating entity "Attenuator" for hierarchy "Attenuator:Attenuator_ADC0" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Orion.v Line: 2214
Info (12128): Elaborating entity "SPI" for hierarchy "SPI:Alex_SPI_Tx" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Orion.v Line: 2224
Info (12128): Elaborating entity "debounce" for hierarchy "debounce:de_PTT" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Orion.v Line: 2240
Info (12128): Elaborating entity "C122_PLL" for hierarchy "C122_PLL:PLL_inst" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Orion.v Line: 2263
Info (12128): Elaborating entity "altpll" for hierarchy "C122_PLL:PLL_inst|altpll:altpll_component" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/C122_PLL.v Line: 104
Info (12130): Elaborated megafunction instantiation "C122_PLL:PLL_inst|altpll:altpll_component" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/C122_PLL.v Line: 104
Info (12133): Instantiated megafunction "C122_PLL:PLL_inst|altpll:altpll_component" with the following parameter: File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/C122_PLL.v Line: 104
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1536"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "125"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "8138"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=C122_PLL"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/c122_pll_altpll.v
    Info (12023): Found entity 1: C122_PLL_altpll File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/c122_pll_altpll.v Line: 31
Info (12128): Elaborating entity "C122_PLL_altpll" for hierarchy "C122_PLL:PLL_inst|altpll:altpll_component|C122_PLL_altpll:auto_generated" File: c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altpll.tdf Line: 898
Warning (12020): Port "decimation" on the entity instantiation of "varcic_inst_Q1" is connected to a signal of width 7. The formal width of the signal in the module is 6.  The extra bits will be ignored. File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/receiver2.v Line: 140
Warning (12020): Port "decimation" on the entity instantiation of "varcic_inst_I1" is connected to a signal of width 7. The formal width of the signal in the module is 6.  The extra bits will be ignored. File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/receiver2.v Line: 128
Warning (12020): Port "decimation" on the entity instantiation of "varcic_inst_Q1" is connected to a signal of width 7. The formal width of the signal in the module is 6.  The extra bits will be ignored. File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/receiver2.v Line: 140
Warning (12020): Port "decimation" on the entity instantiation of "varcic_inst_I1" is connected to a signal of width 7. The formal width of the signal in the module is 6.  The extra bits will be ignored. File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/receiver2.v Line: 128
Warning (12020): Port "decimation" on the entity instantiation of "varcic_inst_Q1" is connected to a signal of width 7. The formal width of the signal in the module is 6.  The extra bits will be ignored. File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/receiver2.v Line: 140
Warning (12020): Port "decimation" on the entity instantiation of "varcic_inst_I1" is connected to a signal of width 7. The formal width of the signal in the module is 6.  The extra bits will be ignored. File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/receiver2.v Line: 128
Warning (12020): Port "decimation" on the entity instantiation of "varcic_inst_Q1" is connected to a signal of width 7. The formal width of the signal in the module is 6.  The extra bits will be ignored. File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/receiver2.v Line: 140
Warning (12020): Port "decimation" on the entity instantiation of "varcic_inst_I1" is connected to a signal of width 7. The formal width of the signal in the module is 6.  The extra bits will be ignored. File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/receiver2.v Line: 128
Warning (12020): Port "decimation" on the entity instantiation of "varcic_inst_Q1" is connected to a signal of width 7. The formal width of the signal in the module is 6.  The extra bits will be ignored. File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/receiver2.v Line: 140
Warning (12020): Port "decimation" on the entity instantiation of "varcic_inst_I1" is connected to a signal of width 7. The formal width of the signal in the module is 6.  The extra bits will be ignored. File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/receiver2.v Line: 128
Warning (12020): Port "decimation" on the entity instantiation of "varcic_inst_Q1" is connected to a signal of width 7. The formal width of the signal in the module is 6.  The extra bits will be ignored. File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/receiver2.v Line: 140
Warning (12020): Port "decimation" on the entity instantiation of "varcic_inst_I1" is connected to a signal of width 7. The formal width of the signal in the module is 6.  The extra bits will be ignored. File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/receiver2.v Line: 128
Warning (12020): Port "decimation" on the entity instantiation of "varcic_inst_Q1" is connected to a signal of width 7. The formal width of the signal in the module is 6.  The extra bits will be ignored. File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/receiver2.v Line: 140
Warning (12020): Port "decimation" on the entity instantiation of "varcic_inst_I1" is connected to a signal of width 7. The formal width of the signal in the module is 6.  The extra bits will be ignored. File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/receiver2.v Line: 128
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "profile:profile_sidetone|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_pc91:auto_generated|q_a[0]" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/altsyncram_pc91.tdf Line: 35
Info (13014): Ignored 18 buffer(s)
    Info (13016): Ignored 18 CARRY_SUM buffer(s)
Info (19000): Inferred 1 megafunctions from design logic
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "network:network_inst|cdc_sync:cdc_sync_inst8|q1_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 3
        Info (286033): Parameter WIDTH set to 128
Info (278001): Inferred 72 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "iambic:iambic_inst|Div0" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/iambic.v Line: 139
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "iambic:iambic_inst|Mult0" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/iambic.v Line: 140
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "iambic:iambic_inst|Div1" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/iambic.v Line: 140
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Mult1" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Orion.v Line: 1425
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Mult2" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Orion.v Line: 1426
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Mult0" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Orion.v Line: 1348
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "sdr_receive:sdr_receive_inst|Mult0" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Ethernet/sdr_receive.v Line: 306
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "sidetone:sidetone_inst|Mult0" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/sidetone.v Line: 88
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|Mult1" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Polyphase_FIR/firx2r2.v Line: 336
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|Mult1" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Polyphase_FIR/firx2r2.v Line: 259
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|Mult1" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Polyphase_FIR/firx2r2.v Line: 490
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|Mult0" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Polyphase_FIR/firx2r2.v Line: 335
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|Mult0" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Polyphase_FIR/firx2r2.v Line: 258
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|Mult0" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Polyphase_FIR/firx2r2.v Line: 489
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|Mult1" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Polyphase_FIR/firx2r2.v Line: 336
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|Mult1" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Polyphase_FIR/firx2r2.v Line: 259
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|Mult1" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Polyphase_FIR/firx2r2.v Line: 490
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|Mult0" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Polyphase_FIR/firx2r2.v Line: 335
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|Mult0" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Polyphase_FIR/firx2r2.v Line: 258
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|Mult0" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Polyphase_FIR/firx2r2.v Line: 489
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|Mult1" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Polyphase_FIR/firx2r2.v Line: 336
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|Mult1" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Polyphase_FIR/firx2r2.v Line: 259
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|Mult1" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Polyphase_FIR/firx2r2.v Line: 490
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|Mult0" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Polyphase_FIR/firx2r2.v Line: 335
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|Mult0" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Polyphase_FIR/firx2r2.v Line: 258
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|Mult0" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Polyphase_FIR/firx2r2.v Line: 489
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|Mult1" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Polyphase_FIR/firx2r2.v Line: 336
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|Mult1" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Polyphase_FIR/firx2r2.v Line: 259
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|Mult1" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Polyphase_FIR/firx2r2.v Line: 490
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|Mult0" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Polyphase_FIR/firx2r2.v Line: 335
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|Mult0" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Polyphase_FIR/firx2r2.v Line: 258
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|Mult0" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Polyphase_FIR/firx2r2.v Line: 489
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|Mult1" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Polyphase_FIR/firx2r2.v Line: 336
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|Mult1" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Polyphase_FIR/firx2r2.v Line: 259
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|Mult1" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Polyphase_FIR/firx2r2.v Line: 490
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|Mult0" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Polyphase_FIR/firx2r2.v Line: 335
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|Mult0" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Polyphase_FIR/firx2r2.v Line: 258
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|Mult0" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Polyphase_FIR/firx2r2.v Line: 489
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|Mult1" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Polyphase_FIR/firx2r2.v Line: 336
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|Mult1" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Polyphase_FIR/firx2r2.v Line: 259
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|Mult1" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Polyphase_FIR/firx2r2.v Line: 490
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|Mult0" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Polyphase_FIR/firx2r2.v Line: 335
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|Mult0" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Polyphase_FIR/firx2r2.v Line: 258
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|Mult0" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Polyphase_FIR/firx2r2.v Line: 489
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|Mult1" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Polyphase_FIR/firx2r2.v Line: 336
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|Mult1" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Polyphase_FIR/firx2r2.v Line: 259
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|Mult1" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Polyphase_FIR/firx2r2.v Line: 490
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|Mult0" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Polyphase_FIR/firx2r2.v Line: 335
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|Mult0" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Polyphase_FIR/firx2r2.v Line: 258
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|Mult0" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Polyphase_FIR/firx2r2.v Line: 489
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|Mult1" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Polyphase_FIR/firx2r2.v Line: 336
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|Mult1" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Polyphase_FIR/firx2r2.v Line: 259
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|Mult1" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Polyphase_FIR/firx2r2.v Line: 490
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|Mult0" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Polyphase_FIR/firx2r2.v Line: 335
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|Mult0" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Polyphase_FIR/firx2r2.v Line: 258
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|Mult0" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Polyphase_FIR/firx2r2.v Line: 489
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|Mult1" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Polyphase_FIR/firx2r2.v Line: 413
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|Mult0" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Polyphase_FIR/firx2r2.v Line: 412
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|Mult1" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Polyphase_FIR/firx2r2.v Line: 413
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|Mult0" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Polyphase_FIR/firx2r2.v Line: 412
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|Mult1" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Polyphase_FIR/firx2r2.v Line: 413
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|Mult0" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Polyphase_FIR/firx2r2.v Line: 412
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|Mult1" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Polyphase_FIR/firx2r2.v Line: 413
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|Mult0" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Polyphase_FIR/firx2r2.v Line: 412
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|Mult1" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Polyphase_FIR/firx2r2.v Line: 413
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|Mult0" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Polyphase_FIR/firx2r2.v Line: 412
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|Mult1" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Polyphase_FIR/firx2r2.v Line: 413
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|Mult0" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Polyphase_FIR/firx2r2.v Line: 412
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|Mult1" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Polyphase_FIR/firx2r2.v Line: 413
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|Mult0" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Polyphase_FIR/firx2r2.v Line: 412
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|Mult1" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Polyphase_FIR/firx2r2.v Line: 413
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|Mult0" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Polyphase_FIR/firx2r2.v Line: 412
Info (12130): Elaborated megafunction instantiation "network:network_inst|cdc_sync:cdc_sync_inst8|altshift_taps:q1_rtl_0"
Info (12133): Instantiated megafunction "network:network_inst|cdc_sync:cdc_sync_inst8|altshift_taps:q1_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "3"
    Info (12134): Parameter "WIDTH" = "128"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_08m.tdf
    Info (12023): Found entity 1: shift_taps_08m File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/shift_taps_08m.tdf Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_bo31.tdf
    Info (12023): Found entity 1: altsyncram_bo31 File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/altsyncram_bo31.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_24e.tdf
    Info (12023): Found entity 1: add_sub_24e File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/add_sub_24e.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_6pf.tdf
    Info (12023): Found entity 1: cntr_6pf File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/cntr_6pf.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ogc.tdf
    Info (12023): Found entity 1: cmpr_ogc File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/cmpr_ogc.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "iambic:iambic_inst|lpm_divide:Div0" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/iambic.v Line: 139
Info (12133): Instantiated megafunction "iambic:iambic_inst|lpm_divide:Div0" with the following parameter: File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/iambic.v Line: 139
    Info (12134): Parameter "LPM_WIDTHN" = "16"
    Info (12134): Parameter "LPM_WIDTHD" = "6"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_4jm.tdf
    Info (12023): Found entity 1: lpm_divide_4jm File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/lpm_divide_4jm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_slh.tdf
    Info (12023): Found entity 1: sign_div_unsign_slh File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/sign_div_unsign_slh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_6bf.tdf
    Info (12023): Found entity 1: alt_u_div_6bf File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/alt_u_div_6bf.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_1tc.tdf
    Info (12023): Found entity 1: add_sub_1tc File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/add_sub_1tc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_2tc.tdf
    Info (12023): Found entity 1: add_sub_2tc File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/add_sub_2tc.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "iambic:iambic_inst|lpm_mult:Mult0" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/iambic.v Line: 140
Info (12133): Instantiated megafunction "iambic:iambic_inst|lpm_mult:Mult0" with the following parameter: File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/iambic.v Line: 140
    Info (12134): Parameter "LPM_WIDTHA" = "18"
    Info (12134): Parameter "LPM_WIDTHB" = "8"
    Info (12134): Parameter "LPM_WIDTHP" = "26"
    Info (12134): Parameter "LPM_WIDTHR" = "26"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_sbt.tdf
    Info (12023): Found entity 1: mult_sbt File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/mult_sbt.tdf Line: 29
Info (12130): Elaborated megafunction instantiation "iambic:iambic_inst|lpm_divide:Div1" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/iambic.v Line: 140
Info (12133): Instantiated megafunction "iambic:iambic_inst|lpm_divide:Div1" with the following parameter: File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/iambic.v Line: 140
    Info (12134): Parameter "LPM_WIDTHN" = "26"
    Info (12134): Parameter "LPM_WIDTHD" = "6"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_5jm.tdf
    Info (12023): Found entity 1: lpm_divide_5jm File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/lpm_divide_5jm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_tlh.tdf
    Info (12023): Found entity 1: sign_div_unsign_tlh File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/sign_div_unsign_tlh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_8bf.tdf
    Info (12023): Found entity 1: alt_u_div_8bf File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/alt_u_div_8bf.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "lpm_mult:Mult1" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Orion.v Line: 1425
Info (12133): Instantiated megafunction "lpm_mult:Mult1" with the following parameter: File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Orion.v Line: 1425
    Info (12134): Parameter "LPM_WIDTHA" = "15"
    Info (12134): Parameter "LPM_WIDTHB" = "15"
    Info (12134): Parameter "LPM_WIDTHP" = "30"
    Info (12134): Parameter "LPM_WIDTHR" = "30"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_2dt.tdf
    Info (12023): Found entity 1: mult_2dt File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/mult_2dt.tdf Line: 29
Info (12130): Elaborated megafunction instantiation "lpm_mult:Mult0" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Orion.v Line: 1348
Info (12133): Instantiated megafunction "lpm_mult:Mult0" with the following parameter: File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Orion.v Line: 1348
    Info (12134): Parameter "LPM_WIDTHA" = "8"
    Info (12134): Parameter "LPM_WIDTHB" = "17"
    Info (12134): Parameter "LPM_WIDTHP" = "25"
    Info (12134): Parameter "LPM_WIDTHR" = "25"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult0|multcore:mult_core", which is child of megafunction instantiation "lpm_mult:Mult0" File: c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 309
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult0|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "lpm_mult:Mult0" File: c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/multcore.tdf Line: 229
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "lpm_mult:Mult0" File: c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_lgh.tdf
    Info (12023): Found entity 1: add_sub_lgh File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/add_sub_lgh.tdf Line: 23
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult0|altshift:external_latency_ffs", which is child of megafunction instantiation "lpm_mult:Mult0" File: c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 352
Info (12130): Elaborated megafunction instantiation "sdr_receive:sdr_receive_inst|lpm_mult:Mult0" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Ethernet/sdr_receive.v Line: 306
Info (12133): Instantiated megafunction "sdr_receive:sdr_receive_inst|lpm_mult:Mult0" with the following parameter: File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Ethernet/sdr_receive.v Line: 306
    Info (12134): Parameter "LPM_WIDTHA" = "8"
    Info (12134): Parameter "LPM_WIDTHB" = "27"
    Info (12134): Parameter "LPM_WIDTHP" = "35"
    Info (12134): Parameter "LPM_WIDTHR" = "35"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "sdr_receive:sdr_receive_inst|lpm_mult:Mult0|multcore:mult_core", which is child of megafunction instantiation "sdr_receive:sdr_receive_inst|lpm_mult:Mult0" File: c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 309
Info (12131): Elaborated megafunction instantiation "sdr_receive:sdr_receive_inst|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "sdr_receive:sdr_receive_inst|lpm_mult:Mult0" File: c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/multcore.tdf Line: 229
Info (12131): Elaborated megafunction instantiation "sdr_receive:sdr_receive_inst|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "sdr_receive:sdr_receive_inst|lpm_mult:Mult0" File: c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_mgh.tdf
    Info (12023): Found entity 1: add_sub_mgh File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/add_sub_mgh.tdf Line: 23
Info (12131): Elaborated megafunction instantiation "sdr_receive:sdr_receive_inst|lpm_mult:Mult0|altshift:external_latency_ffs", which is child of megafunction instantiation "sdr_receive:sdr_receive_inst|lpm_mult:Mult0" File: c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 352
Info (12130): Elaborated megafunction instantiation "sidetone:sidetone_inst|lpm_mult:Mult0" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/sidetone.v Line: 88
Info (12133): Instantiated megafunction "sidetone:sidetone_inst|lpm_mult:Mult0" with the following parameter: File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/sidetone.v Line: 88
    Info (12134): Parameter "LPM_WIDTHA" = "12"
    Info (12134): Parameter "LPM_WIDTHB" = "9"
    Info (12134): Parameter "LPM_WIDTHP" = "21"
    Info (12134): Parameter "LPM_WIDTHR" = "21"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "sidetone:sidetone_inst|lpm_mult:Mult0|multcore:mult_core", which is child of megafunction instantiation "sidetone:sidetone_inst|lpm_mult:Mult0" File: c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 309
Info (12131): Elaborated megafunction instantiation "sidetone:sidetone_inst|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "sidetone:sidetone_inst|lpm_mult:Mult0" File: c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/multcore.tdf Line: 229
Info (12131): Elaborated megafunction instantiation "sidetone:sidetone_inst|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "sidetone:sidetone_inst|lpm_mult:Mult0" File: c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_ngh.tdf
    Info (12023): Found entity 1: add_sub_ngh File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/add_sub_ngh.tdf Line: 23
Info (12131): Elaborated megafunction instantiation "sidetone:sidetone_inst|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add", which is child of megafunction instantiation "sidetone:sidetone_inst|lpm_mult:Mult0" File: c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 138
Info (12131): Elaborated megafunction instantiation "sidetone:sidetone_inst|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]", which is child of megafunction instantiation "sidetone:sidetone_inst|lpm_mult:Mult0" File: c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_qgh.tdf
    Info (12023): Found entity 1: add_sub_qgh File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/add_sub_qgh.tdf Line: 23
Info (12131): Elaborated megafunction instantiation "sidetone:sidetone_inst|lpm_mult:Mult0|altshift:external_latency_ffs", which is child of megafunction instantiation "sidetone:sidetone_inst|lpm_mult:Mult0" File: c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 352
Info (12130): Elaborated megafunction instantiation "receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Polyphase_FIR/firx2r2.v Line: 336
Info (12133): Instantiated megafunction "receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1" with the following parameter: File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Polyphase_FIR/firx2r2.v Line: 336
    Info (12134): Parameter "LPM_WIDTHA" = "24"
    Info (12134): Parameter "LPM_WIDTHB" = "18"
    Info (12134): Parameter "LPM_WIDTHP" = "42"
    Info (12134): Parameter "LPM_WIDTHR" = "42"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_56t.tdf
    Info (12023): Found entity 1: mult_56t File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/mult_56t.tdf Line: 31
Warning (12241): 57 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (17026): Resynthesizing 0 WYSIWYG logic cells and I/Os using "balanced" technology mapper which leaves 50 WYSIWYG logic cells and I/Os untouched
Info (17010): WYSIWYG ASMI primitives converted to equivalent logic
    Info (17011): WYSIWYG SPI primitive "ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_smm2:ASMI_altasmi_parallel_smm2_component|wire_sd2_data0out" converted to equivalent logic File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/ASMI.v Line: 472
Info (13014): Ignored 4608 buffer(s)
    Info (13019): Ignored 4608 SOFT buffer(s)
Info (13000): Registers with preset signals will power-up high File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/a_graycounter_677.tdf Line: 33
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "PGA" is stuck at GND File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Orion.v Line: 607
    Warning (13410): Pin "PGA_2" is stuck at GND File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Orion.v Line: 608
    Warning (13410): Pin "SHDN" is stuck at GND File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Orion.v Line: 611
    Warning (13410): Pin "SHDN_2" is stuck at GND File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Orion.v Line: 612
    Warning (13410): Pin "DACD[0]" is stuck at GND File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Orion.v Line: 1829
    Warning (13410): Pin "DACD[1]" is stuck at GND File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Orion.v Line: 1829
    Warning (13410): Pin "CMODE" is stuck at VCC File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Orion.v Line: 624
    Warning (13410): Pin "DEBUG_LED1" is stuck at VCC File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Orion.v Line: 713
    Warning (13410): Pin "DEBUG_LED2" is stuck at VCC File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Orion.v Line: 714
    Warning (13410): Pin "DEBUG_LED3" is stuck at VCC File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Orion.v Line: 715
    Warning (13410): Pin "DEBUG_LED4" is stuck at VCC File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Orion.v Line: 716
    Warning (13410): Pin "DEBUG_LED5" is stuck at VCC File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Orion.v Line: 717
    Warning (13410): Pin "DEBUG_LED6" is stuck at VCC File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Orion.v Line: 718
    Warning (13410): Pin "DEBUG_LED7" is stuck at VCC File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Orion.v Line: 719
    Warning (13410): Pin "DEBUG_LED8" is stuck at VCC File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Orion.v Line: 720
    Warning (13410): Pin "DEBUG_LED9" is stuck at VCC File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Orion.v Line: 721
    Warning (13410): Pin "DEBUG_LED10" is stuck at VCC File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Orion.v Line: 722
    Warning (13410): Pin "DEBUG_LED11" is stuck at VCC File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Orion.v Line: 723
    Warning (13410): Pin "DEBUG_LED12" is stuck at VCC File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Orion.v Line: 724
    Warning (13410): Pin "DEBUG_LED13" is stuck at VCC File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Orion.v Line: 725
    Warning (13410): Pin "DEBUG_LED14" is stuck at VCC File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Orion.v Line: 726
    Warning (13410): Pin "DEBUG_LED15" is stuck at VCC File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Orion.v Line: 727
    Warning (13410): Pin "DEBUG_LED16" is stuck at VCC File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Orion.v Line: 728
    Warning (13410): Pin "DEBUG_LED17" is stuck at VCC File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Orion.v Line: 729
    Warning (13410): Pin "DEBUG_LED18" is stuck at VCC File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Orion.v Line: 730
    Warning (13410): Pin "DEBUG_LED19" is stuck at VCC File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Orion.v Line: 731
    Warning (13410): Pin "DEBUG_LED20" is stuck at VCC File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Orion.v Line: 732
    Warning (13410): Pin "RAM_A0" is stuck at GND File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Orion.v Line: 737
    Warning (13410): Pin "RAM_A12" is stuck at GND File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Orion.v Line: 749
    Warning (13410): Pin "RAM_A13" is stuck at GND File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Orion.v Line: 751
Info (286030): Timing-Driven Synthesis is running
Info (17049): 381 registers lost all their fanouts during netlist optimizations.
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "network:network_inst|rgmii_send:rgmii_send_inst|tx_pll:tx_pll_inst|altpll:altpll_component|tx_pll_altpll:auto_generated|tx_pll_altpll_dyn_phase_le:altpll_dyn_phase_le2|wire_le_comb8_combout" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/tx_pll_altpll.v Line: 59
    Info (17048): Logic cell "network:network_inst|rgmii_send:rgmii_send_inst|tx_pll:tx_pll_inst|altpll:altpll_component|tx_pll_altpll:auto_generated|tx_pll_altpll_dyn_phase_le1:altpll_dyn_phase_le4|wire_le_comb9_combout" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/tx_pll_altpll.v Line: 102
    Info (17048): Logic cell "network:network_inst|rgmii_send:rgmii_send_inst|tx_pll:tx_pll_inst|altpll:altpll_component|tx_pll_altpll:auto_generated|tx_pll_altpll_dyn_phase_le12:altpll_dyn_phase_le5|wire_le_comb10_combout" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/tx_pll_altpll.v Line: 145
    Info (17048): Logic cell "iambic:iambic_inst|lpm_divide:Div0|lpm_divide_4jm:auto_generated|sign_div_unsign_slh:divider|alt_u_div_6bf:divider|add_sub_2_result_int[0]~6" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/alt_u_div_6bf.tdf Line: 67
    Info (17048): Logic cell "iambic:iambic_inst|lpm_divide:Div0|lpm_divide_4jm:auto_generated|sign_div_unsign_slh:divider|alt_u_div_6bf:divider|add_sub_7_result_int[0]~14" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/alt_u_div_6bf.tdf Line: 92
    Info (17048): Logic cell "network:network_inst|rgmii_send:rgmii_send_inst|tx_pll:tx_pll_inst|altpll:altpll_component|tx_pll_altpll:auto_generated|remap_decoy_le3a_0" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/tx_pll_altpll.v Line: 554
    Info (17048): Logic cell "network:network_inst|rgmii_send:rgmii_send_inst|tx_pll:tx_pll_inst|altpll:altpll_component|tx_pll_altpll:auto_generated|remap_decoy_le3a_1" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/tx_pll_altpll.v Line: 558
    Info (17048): Logic cell "network:network_inst|rgmii_send:rgmii_send_inst|tx_pll:tx_pll_inst|altpll:altpll_component|tx_pll_altpll:auto_generated|remap_decoy_le3a_2" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/tx_pll_altpll.v Line: 562
Info (144001): Generated suppressed messages file C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Orion.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 10 node(s), including 0 DDIO, 4 PLL, 0 transceiver and 6 LCELL
Warning (21074): Design contains 3 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "LTC2208_122MHz_2" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Orion.v Line: 602
    Warning (15610): No output dependent on input pin "PHY_INT_N" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Orion.v Line: 638
    Warning (15610): No output dependent on input pin "ANT_TUNE" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Orion.v Line: 688
Info (21057): Implemented 93307 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 62 input pins
    Info (21059): Implemented 102 output pins
    Info (21060): Implemented 1 bidirectional pins
    Info (21061): Implemented 90372 logic cells
    Info (21064): Implemented 2495 RAM segments
    Info (21065): Implemented 4 PLLs
    Info (21062): Implemented 266 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 106 warnings
    Info: Peak virtual memory: 5751 megabytes
    Info: Processing ended: Mon Feb 21 18:25:01 2022
    Info: Elapsed time: 00:02:33
    Info: Total CPU time (on all processors): 00:02:43


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Orion.map.smsg.


