Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Mon Apr  1 16:44:27 2024
| Host         : DESKTOP-6KORK05 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file TOP_timing_summary_routed.rpt -pb TOP_timing_summary_routed.pb -rpx TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : TOP
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.946        0.000                      0                   99        0.261        0.000                      0                   99        4.500        0.000                       0                    83  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.946        0.000                      0                   99        0.261        0.000                      0                   99        4.500        0.000                       0                    83  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.946ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.261ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.946ns  (required time - arrival time)
  Source:                 alu_op_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_res2_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.745ns  (logic 0.980ns (17.058%)  route 4.765ns (82.942%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.998ns = ( 14.998 - 10.000 ) 
    Source Clock Delay      (SCD):    5.292ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG[0]_inst/O
                         net (fo=82, routed)          1.690     5.292    clk_IBUF_BUFG[0]
    SLICE_X5Y126         FDRE                                         r  alu_op_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y126         FDRE (Prop_fdre_C_Q)         0.456     5.748 r  alu_op_reg[1]/Q
                         net (fo=27, routed)          1.912     7.660    alu_op[1]
    SLICE_X9Y132         LUT4 (Prop_lut4_I1_O)        0.124     7.784 r  alu_res2[31]_i_21/O
                         net (fo=1, routed)           0.441     8.225    alu_res2[31]_i_21_n_0
    SLICE_X10Y132        LUT5 (Prop_lut5_I1_O)        0.124     8.349 r  alu_res2[31]_i_19/O
                         net (fo=5, routed)           0.850     9.199    alu_res2[31]_i_19_n_0
    SLICE_X8Y132         LUT6 (Prop_lut6_I3_O)        0.124     9.323 r  alu_res2[24]_i_2/O
                         net (fo=6, routed)           1.086    10.409    alu_res2[24]_i_2_n_0
    SLICE_X7Y131         LUT4 (Prop_lut4_I3_O)        0.152    10.561 r  alu_res2[22]_i_1/O
                         net (fo=1, routed)           0.477    11.037    alu_res2[22]_i_1_n_0
    SLICE_X7Y130         FDRE                                         r  alu_res2_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk[0] (IN)
                         net (fo=0)                   0.000    10.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG[0]_inst/O
                         net (fo=82, routed)          1.576    14.998    clk_IBUF_BUFG[0]
    SLICE_X7Y130         FDRE                                         r  alu_res2_reg[22]/C
                         clock pessimism              0.276    15.274    
                         clock uncertainty           -0.035    15.239    
    SLICE_X7Y130         FDRE (Setup_fdre_C_D)       -0.255    14.984    alu_res2_reg[22]
  -------------------------------------------------------------------
                         required time                         14.984    
                         arrival time                         -11.037    
  -------------------------------------------------------------------
                         slack                                  3.946    

Slack (MET) :             4.018ns  (required time - arrival time)
  Source:                 alu_src0_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_res2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.663ns  (logic 1.458ns (25.744%)  route 4.205ns (74.256%))
  Logic Levels:           4  (LUT5=3 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.000ns = ( 15.000 - 10.000 ) 
    Source Clock Delay      (SCD):    5.293ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG[0]_inst/O
                         net (fo=82, routed)          1.691     5.293    clk_IBUF_BUFG[0]
    SLICE_X5Y127         FDRE                                         r  alu_src0_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y127         FDRE (Prop_fdre_C_Q)         0.456     5.749 r  alu_src0_reg[19]/Q
                         net (fo=191, routed)         1.342     7.091    alu_src0[19]
    SLICE_X10Y130        LUT5 (Prop_lut5_I0_O)        0.150     7.241 r  alu_res2[31]_i_23/O
                         net (fo=1, routed)           0.597     7.838    alu_res2[31]_i_23_n_0
    SLICE_X10Y131        LUT5 (Prop_lut5_I4_O)        0.374     8.212 r  alu_res2[31]_i_20/O
                         net (fo=7, routed)           0.873     9.085    alu_res2[31]_i_20_n_0
    SLICE_X9Y131         LUT6 (Prop_lut6_I1_O)        0.328     9.413 r  alu_res2[15]_i_2/O
                         net (fo=6, routed)           1.011    10.424    alu_res2[15]_i_2_n_0
    SLICE_X3Y128         LUT5 (Prop_lut5_I1_O)        0.150    10.574 r  alu_res2[7]_i_1/O
                         net (fo=1, routed)           0.382    10.957    alu_res2[7]_i_1_n_0
    SLICE_X3Y129         FDRE                                         r  alu_res2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk[0] (IN)
                         net (fo=0)                   0.000    10.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG[0]_inst/O
                         net (fo=82, routed)          1.578    15.000    clk_IBUF_BUFG[0]
    SLICE_X3Y129         FDRE                                         r  alu_res2_reg[7]/C
                         clock pessimism              0.259    15.259    
                         clock uncertainty           -0.035    15.224    
    SLICE_X3Y129         FDRE (Setup_fdre_C_D)       -0.249    14.975    alu_res2_reg[7]
  -------------------------------------------------------------------
                         required time                         14.975    
                         arrival time                         -10.957    
  -------------------------------------------------------------------
                         slack                                  4.018    

Slack (MET) :             4.256ns  (required time - arrival time)
  Source:                 alu_src1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_res2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.717ns  (logic 0.828ns (14.483%)  route 4.889ns (85.516%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.997ns = ( 14.997 - 10.000 ) 
    Source Clock Delay      (SCD):    5.293ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG[0]_inst/O
                         net (fo=82, routed)          1.691     5.293    clk_IBUF_BUFG[0]
    SLICE_X3Y126         FDRE                                         r  alu_src1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y126         FDRE (Prop_fdre_C_Q)         0.456     5.749 f  alu_src1_reg[4]/Q
                         net (fo=141, routed)         2.170     7.920    alu_src1[4]
    SLICE_X9Y132         LUT6 (Prop_lut6_I0_O)        0.124     8.044 r  alu_res2[16]_i_3/O
                         net (fo=11, routed)          1.772     9.815    alu_res2[16]_i_3_n_0
    SLICE_X6Y128         LUT6 (Prop_lut6_I1_O)        0.124     9.939 r  alu_res2[5]_i_2/O
                         net (fo=1, routed)           0.947    10.886    alu_res2[5]_i_2_n_0
    SLICE_X3Y127         LUT6 (Prop_lut6_I0_O)        0.124    11.010 r  alu_res2[5]_i_1/O
                         net (fo=1, routed)           0.000    11.010    alu_res2[5]_i_1_n_0
    SLICE_X3Y127         FDRE                                         r  alu_res2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk[0] (IN)
                         net (fo=0)                   0.000    10.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG[0]_inst/O
                         net (fo=82, routed)          1.575    14.997    clk_IBUF_BUFG[0]
    SLICE_X3Y127         FDRE                                         r  alu_res2_reg[5]/C
                         clock pessimism              0.275    15.272    
                         clock uncertainty           -0.035    15.237    
    SLICE_X3Y127         FDRE (Setup_fdre_C_D)        0.029    15.266    alu_res2_reg[5]
  -------------------------------------------------------------------
                         required time                         15.266    
                         arrival time                         -11.010    
  -------------------------------------------------------------------
                         slack                                  4.256    

Slack (MET) :             4.280ns  (required time - arrival time)
  Source:                 alu_op_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_res2_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.680ns  (logic 0.952ns (16.760%)  route 4.728ns (83.240%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.000ns = ( 15.000 - 10.000 ) 
    Source Clock Delay      (SCD):    5.292ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG[0]_inst/O
                         net (fo=82, routed)          1.690     5.292    clk_IBUF_BUFG[0]
    SLICE_X5Y126         FDRE                                         r  alu_op_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y126         FDRE (Prop_fdre_C_Q)         0.456     5.748 f  alu_op_reg[1]/Q
                         net (fo=27, routed)          2.093     7.842    alu_op[1]
    SLICE_X8Y133         LUT5 (Prop_lut5_I0_O)        0.124     7.966 r  alu_res2[17]_i_5/O
                         net (fo=1, routed)           0.282     8.248    alu_res2[17]_i_5_n_0
    SLICE_X8Y133         LUT5 (Prop_lut5_I1_O)        0.124     8.372 r  alu_res2[17]_i_3/O
                         net (fo=4, routed)           0.970     9.341    alu_res2[17]_i_3_n_0
    SLICE_X10Y131        LUT6 (Prop_lut6_I1_O)        0.124     9.465 r  alu_res2[16]_i_2/O
                         net (fo=5, routed)           1.383    10.848    alu_res2[16]_i_2_n_0
    SLICE_X3Y129         LUT6 (Prop_lut6_I3_O)        0.124    10.972 r  alu_res2[13]_i_1/O
                         net (fo=1, routed)           0.000    10.972    alu_res2[13]_i_1_n_0
    SLICE_X3Y129         FDRE                                         r  alu_res2_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk[0] (IN)
                         net (fo=0)                   0.000    10.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG[0]_inst/O
                         net (fo=82, routed)          1.578    15.000    clk_IBUF_BUFG[0]
    SLICE_X3Y129         FDRE                                         r  alu_res2_reg[13]/C
                         clock pessimism              0.259    15.259    
                         clock uncertainty           -0.035    15.224    
    SLICE_X3Y129         FDRE (Setup_fdre_C_D)        0.029    15.253    alu_res2_reg[13]
  -------------------------------------------------------------------
                         required time                         15.253    
                         arrival time                         -10.973    
  -------------------------------------------------------------------
                         slack                                  4.280    

Slack (MET) :             4.449ns  (required time - arrival time)
  Source:                 alu_op_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_res2_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.575ns  (logic 0.952ns (17.077%)  route 4.623ns (82.923%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.998ns = ( 14.998 - 10.000 ) 
    Source Clock Delay      (SCD):    5.292ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG[0]_inst/O
                         net (fo=82, routed)          1.690     5.292    clk_IBUF_BUFG[0]
    SLICE_X5Y126         FDRE                                         r  alu_op_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y126         FDRE (Prop_fdre_C_Q)         0.456     5.748 f  alu_op_reg[1]/Q
                         net (fo=27, routed)          2.093     7.842    alu_op[1]
    SLICE_X8Y133         LUT5 (Prop_lut5_I0_O)        0.124     7.966 r  alu_res2[17]_i_5/O
                         net (fo=1, routed)           0.282     8.248    alu_res2[17]_i_5_n_0
    SLICE_X8Y133         LUT5 (Prop_lut5_I1_O)        0.124     8.372 r  alu_res2[17]_i_3/O
                         net (fo=4, routed)           0.970     9.341    alu_res2[17]_i_3_n_0
    SLICE_X10Y131        LUT6 (Prop_lut6_I1_O)        0.124     9.465 r  alu_res2[16]_i_2/O
                         net (fo=5, routed)           1.278    10.743    alu_res2[16]_i_2_n_0
    SLICE_X6Y130         LUT6 (Prop_lut6_I3_O)        0.124    10.867 r  alu_res2[12]_i_1/O
                         net (fo=1, routed)           0.000    10.867    alu_res2[12]_i_1_n_0
    SLICE_X6Y130         FDRE                                         r  alu_res2_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk[0] (IN)
                         net (fo=0)                   0.000    10.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG[0]_inst/O
                         net (fo=82, routed)          1.576    14.998    clk_IBUF_BUFG[0]
    SLICE_X6Y130         FDRE                                         r  alu_res2_reg[12]/C
                         clock pessimism              0.276    15.274    
                         clock uncertainty           -0.035    15.239    
    SLICE_X6Y130         FDRE (Setup_fdre_C_D)        0.077    15.316    alu_res2_reg[12]
  -------------------------------------------------------------------
                         required time                         15.316    
                         arrival time                         -10.867    
  -------------------------------------------------------------------
                         slack                                  4.449    

Slack (MET) :             4.477ns  (required time - arrival time)
  Source:                 alu_src1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_res2_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.501ns  (logic 0.828ns (15.052%)  route 4.673ns (84.948%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.000ns = ( 15.000 - 10.000 ) 
    Source Clock Delay      (SCD):    5.293ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG[0]_inst/O
                         net (fo=82, routed)          1.691     5.293    clk_IBUF_BUFG[0]
    SLICE_X3Y126         FDRE                                         r  alu_src1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y126         FDRE (Prop_fdre_C_Q)         0.456     5.749 f  alu_src1_reg[4]/Q
                         net (fo=141, routed)         2.170     7.920    alu_src1[4]
    SLICE_X9Y132         LUT6 (Prop_lut6_I0_O)        0.124     8.044 r  alu_res2[16]_i_3/O
                         net (fo=11, routed)          1.565     9.609    alu_res2[16]_i_3_n_0
    SLICE_X7Y129         LUT6 (Prop_lut6_I0_O)        0.124     9.733 r  alu_res2[9]_i_2/O
                         net (fo=1, routed)           0.937    10.670    alu_res2[9]_i_2_n_0
    SLICE_X3Y129         LUT6 (Prop_lut6_I0_O)        0.124    10.794 r  alu_res2[9]_i_1/O
                         net (fo=1, routed)           0.000    10.794    alu_res2[9]_i_1_n_0
    SLICE_X3Y129         FDRE                                         r  alu_res2_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk[0] (IN)
                         net (fo=0)                   0.000    10.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG[0]_inst/O
                         net (fo=82, routed)          1.578    15.000    clk_IBUF_BUFG[0]
    SLICE_X3Y129         FDRE                                         r  alu_res2_reg[9]/C
                         clock pessimism              0.275    15.275    
                         clock uncertainty           -0.035    15.240    
    SLICE_X3Y129         FDRE (Setup_fdre_C_D)        0.031    15.271    alu_res2_reg[9]
  -------------------------------------------------------------------
                         required time                         15.271    
                         arrival time                         -10.794    
  -------------------------------------------------------------------
                         slack                                  4.477    

Slack (MET) :             4.486ns  (required time - arrival time)
  Source:                 alu_op_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_res2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.441ns  (logic 1.058ns (19.444%)  route 4.383ns (80.556%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 14.919 - 10.000 ) 
    Source Clock Delay      (SCD):    5.292ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG[0]_inst/O
                         net (fo=82, routed)          1.690     5.292    clk_IBUF_BUFG[0]
    SLICE_X5Y126         FDRE                                         r  alu_op_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y126         FDRE (Prop_fdre_C_Q)         0.456     5.748 f  alu_op_reg[2]/Q
                         net (fo=29, routed)          1.666     7.414    alu_op[2]
    SLICE_X7Y133         LUT6 (Prop_lut6_I3_O)        0.124     7.538 r  alu_res2[31]_i_5/O
                         net (fo=31, routed)          1.511     9.049    alu_res2[31]_i_5_n_0
    SLICE_X6Y126         LUT4 (Prop_lut4_I1_O)        0.150     9.199 r  alu_res2[2]_i_2/O
                         net (fo=1, routed)           1.206    10.406    alu_res2[2]_i_2_n_0
    SLICE_X8Y129         LUT6 (Prop_lut6_I0_O)        0.328    10.734 r  alu_res2[2]_i_1/O
                         net (fo=1, routed)           0.000    10.734    alu_res2[2]_i_1_n_0
    SLICE_X8Y129         FDRE                                         r  alu_res2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk[0] (IN)
                         net (fo=0)                   0.000    10.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG[0]_inst/O
                         net (fo=82, routed)          1.497    14.919    clk_IBUF_BUFG[0]
    SLICE_X8Y129         FDRE                                         r  alu_res2_reg[2]/C
                         clock pessimism              0.259    15.178    
                         clock uncertainty           -0.035    15.143    
    SLICE_X8Y129         FDRE (Setup_fdre_C_D)        0.077    15.220    alu_res2_reg[2]
  -------------------------------------------------------------------
                         required time                         15.220    
                         arrival time                         -10.734    
  -------------------------------------------------------------------
                         slack                                  4.486    

Slack (MET) :             4.487ns  (required time - arrival time)
  Source:                 alu_op_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_res2_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.542ns  (logic 1.412ns (25.479%)  route 4.130ns (74.521%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.003ns = ( 15.003 - 10.000 ) 
    Source Clock Delay      (SCD):    5.292ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG[0]_inst/O
                         net (fo=82, routed)          1.690     5.292    clk_IBUF_BUFG[0]
    SLICE_X5Y126         FDRE                                         r  alu_op_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y126         FDRE (Prop_fdre_C_Q)         0.456     5.748 r  alu_op_reg[4]/Q
                         net (fo=24, routed)          1.797     7.545    alu_op[4]
    SLICE_X8Y130         LUT4 (Prop_lut4_I3_O)        0.150     7.695 r  alu_res2[26]_i_5/O
                         net (fo=5, routed)           0.616     8.311    alu_res2[26]_i_5_n_0
    SLICE_X9Y132         LUT6 (Prop_lut6_I0_O)        0.328     8.639 r  alu_res2[26]_i_3/O
                         net (fo=13, routed)          0.913     9.551    alu_res2[26]_i_3_n_0
    SLICE_X6Y133         LUT4 (Prop_lut4_I3_O)        0.150     9.701 r  alu_res2[27]_i_4/O
                         net (fo=1, routed)           0.805    10.506    alu_res2[27]_i_4_n_0
    SLICE_X6Y134         LUT6 (Prop_lut6_I4_O)        0.328    10.834 r  alu_res2[27]_i_1/O
                         net (fo=1, routed)           0.000    10.834    alu_res2[27]_i_1_n_0
    SLICE_X6Y134         FDRE                                         r  alu_res2_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk[0] (IN)
                         net (fo=0)                   0.000    10.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG[0]_inst/O
                         net (fo=82, routed)          1.581    15.003    clk_IBUF_BUFG[0]
    SLICE_X6Y134         FDRE                                         r  alu_res2_reg[27]/C
                         clock pessimism              0.276    15.279    
                         clock uncertainty           -0.035    15.244    
    SLICE_X6Y134         FDRE (Setup_fdre_C_D)        0.077    15.321    alu_res2_reg[27]
  -------------------------------------------------------------------
                         required time                         15.321    
                         arrival time                         -10.834    
  -------------------------------------------------------------------
                         slack                                  4.487    

Slack (MET) :             4.513ns  (required time - arrival time)
  Source:                 alu_op_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_res2_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.448ns  (logic 0.952ns (17.475%)  route 4.496ns (82.525%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.000ns = ( 15.000 - 10.000 ) 
    Source Clock Delay      (SCD):    5.292ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG[0]_inst/O
                         net (fo=82, routed)          1.690     5.292    clk_IBUF_BUFG[0]
    SLICE_X5Y126         FDRE                                         r  alu_op_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y126         FDRE (Prop_fdre_C_Q)         0.456     5.748 f  alu_op_reg[1]/Q
                         net (fo=27, routed)          2.093     7.842    alu_op[1]
    SLICE_X8Y133         LUT5 (Prop_lut5_I0_O)        0.124     7.966 r  alu_res2[17]_i_5/O
                         net (fo=1, routed)           0.282     8.248    alu_res2[17]_i_5_n_0
    SLICE_X8Y133         LUT5 (Prop_lut5_I1_O)        0.124     8.372 r  alu_res2[17]_i_3/O
                         net (fo=4, routed)           0.970     9.341    alu_res2[17]_i_3_n_0
    SLICE_X10Y131        LUT6 (Prop_lut6_I1_O)        0.124     9.465 r  alu_res2[16]_i_2/O
                         net (fo=5, routed)           1.151    10.616    alu_res2[16]_i_2_n_0
    SLICE_X3Y130         LUT6 (Prop_lut6_I0_O)        0.124    10.740 r  alu_res2[16]_i_1/O
                         net (fo=1, routed)           0.000    10.740    alu_res2[16]_i_1_n_0
    SLICE_X3Y130         FDRE                                         r  alu_res2_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk[0] (IN)
                         net (fo=0)                   0.000    10.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG[0]_inst/O
                         net (fo=82, routed)          1.578    15.000    clk_IBUF_BUFG[0]
    SLICE_X3Y130         FDRE                                         r  alu_res2_reg[16]/C
                         clock pessimism              0.259    15.259    
                         clock uncertainty           -0.035    15.224    
    SLICE_X3Y130         FDRE (Setup_fdre_C_D)        0.029    15.253    alu_res2_reg[16]
  -------------------------------------------------------------------
                         required time                         15.253    
                         arrival time                         -10.740    
  -------------------------------------------------------------------
                         slack                                  4.513    

Slack (MET) :             4.683ns  (required time - arrival time)
  Source:                 alu_op_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_res2_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.280ns  (logic 0.952ns (18.032%)  route 4.328ns (81.968%))
  Logic Levels:           4  (LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.000ns = ( 15.000 - 10.000 ) 
    Source Clock Delay      (SCD):    5.292ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG[0]_inst/O
                         net (fo=82, routed)          1.690     5.292    clk_IBUF_BUFG[0]
    SLICE_X5Y126         FDRE                                         r  alu_op_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y126         FDRE (Prop_fdre_C_Q)         0.456     5.748 f  alu_op_reg[1]/Q
                         net (fo=27, routed)          2.093     7.842    alu_op[1]
    SLICE_X8Y133         LUT5 (Prop_lut5_I0_O)        0.124     7.966 r  alu_res2[17]_i_5/O
                         net (fo=1, routed)           0.282     8.248    alu_res2[17]_i_5_n_0
    SLICE_X8Y133         LUT5 (Prop_lut5_I1_O)        0.124     8.372 r  alu_res2[17]_i_3/O
                         net (fo=4, routed)           0.970     9.341    alu_res2[17]_i_3_n_0
    SLICE_X10Y131        LUT6 (Prop_lut6_I1_O)        0.124     9.465 r  alu_res2[16]_i_2/O
                         net (fo=5, routed)           0.982    10.448    alu_res2[16]_i_2_n_0
    SLICE_X3Y129         LUT2 (Prop_lut2_I1_O)        0.124    10.572 r  alu_res2[11]_i_1/O
                         net (fo=1, routed)           0.000    10.572    alu_res2[11]_i_1_n_0
    SLICE_X3Y129         FDRE                                         r  alu_res2_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk[0] (IN)
                         net (fo=0)                   0.000    10.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG[0]_inst/O
                         net (fo=82, routed)          1.578    15.000    clk_IBUF_BUFG[0]
    SLICE_X3Y129         FDRE                                         r  alu_res2_reg[11]/C
                         clock pessimism              0.259    15.259    
                         clock uncertainty           -0.035    15.224    
    SLICE_X3Y129         FDRE (Setup_fdre_C_D)        0.031    15.255    alu_res2_reg[11]
  -------------------------------------------------------------------
                         required time                         15.255    
                         arrival time                         -10.572    
  -------------------------------------------------------------------
                         slack                                  4.683    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 segment/counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segment/counter_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG[0]_inst/O
                         net (fo=82, routed)          0.594     1.513    segment/clk_IBUF_BUFG[0]
    SLICE_X1Y135         FDRE                                         r  segment/counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y135         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  segment/counter_reg[27]/Q
                         net (fo=2, routed)           0.117     1.772    segment/counter_reg[27]
    SLICE_X1Y135         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.880 r  segment/counter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.880    segment/counter_reg[24]_i_1_n_4
    SLICE_X1Y135         FDRE                                         r  segment/counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG[0]_inst/O
                         net (fo=82, routed)          0.866     2.031    segment/clk_IBUF_BUFG[0]
    SLICE_X1Y135         FDRE                                         r  segment/counter_reg[27]/C
                         clock pessimism             -0.517     1.513    
    SLICE_X1Y135         FDRE (Hold_fdre_C_D)         0.105     1.618    segment/counter_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 segment/counter_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segment/counter_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG[0]_inst/O
                         net (fo=82, routed)          0.594     1.513    segment/clk_IBUF_BUFG[0]
    SLICE_X1Y136         FDRE                                         r  segment/counter_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y136         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  segment/counter_reg[31]/Q
                         net (fo=2, routed)           0.118     1.772    segment/counter_reg[31]
    SLICE_X1Y136         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.880 r  segment/counter_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.880    segment/counter_reg[28]_i_1_n_4
    SLICE_X1Y136         FDRE                                         r  segment/counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG[0]_inst/O
                         net (fo=82, routed)          0.866     2.031    segment/clk_IBUF_BUFG[0]
    SLICE_X1Y136         FDRE                                         r  segment/counter_reg[31]/C
                         clock pessimism             -0.517     1.513    
    SLICE_X1Y136         FDRE (Hold_fdre_C_D)         0.105     1.618    segment/counter_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 segment/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segment/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG[0]_inst/O
                         net (fo=82, routed)          0.592     1.511    segment/clk_IBUF_BUFG[0]
    SLICE_X1Y132         FDRE                                         r  segment/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y132         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  segment/counter_reg[15]/Q
                         net (fo=3, routed)           0.118     1.770    segment/counter_reg[15]
    SLICE_X1Y132         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.878 r  segment/counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.878    segment/counter_reg[12]_i_1_n_4
    SLICE_X1Y132         FDRE                                         r  segment/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG[0]_inst/O
                         net (fo=82, routed)          0.863     2.028    segment/clk_IBUF_BUFG[0]
    SLICE_X1Y132         FDRE                                         r  segment/counter_reg[15]/C
                         clock pessimism             -0.516     1.511    
    SLICE_X1Y132         FDRE (Hold_fdre_C_D)         0.105     1.616    segment/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 segment/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segment/counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG[0]_inst/O
                         net (fo=82, routed)          0.594     1.513    segment/clk_IBUF_BUFG[0]
    SLICE_X1Y134         FDRE                                         r  segment/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y134         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  segment/counter_reg[23]/Q
                         net (fo=2, routed)           0.120     1.775    segment/counter_reg[23]
    SLICE_X1Y134         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.883 r  segment/counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.883    segment/counter_reg[20]_i_1_n_4
    SLICE_X1Y134         FDRE                                         r  segment/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG[0]_inst/O
                         net (fo=82, routed)          0.865     2.030    segment/clk_IBUF_BUFG[0]
    SLICE_X1Y134         FDRE                                         r  segment/counter_reg[23]/C
                         clock pessimism             -0.516     1.513    
    SLICE_X1Y134         FDRE (Hold_fdre_C_D)         0.105     1.618    segment/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 segment/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segment/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG[0]_inst/O
                         net (fo=82, routed)          0.593     1.512    segment/clk_IBUF_BUFG[0]
    SLICE_X1Y133         FDRE                                         r  segment/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y133         FDRE (Prop_fdre_C_Q)         0.141     1.653 r  segment/counter_reg[19]/Q
                         net (fo=2, routed)           0.120     1.774    segment/counter_reg[19]
    SLICE_X1Y133         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.882 r  segment/counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.882    segment/counter_reg[16]_i_1_n_4
    SLICE_X1Y133         FDRE                                         r  segment/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG[0]_inst/O
                         net (fo=82, routed)          0.864     2.029    segment/clk_IBUF_BUFG[0]
    SLICE_X1Y133         FDRE                                         r  segment/counter_reg[19]/C
                         clock pessimism             -0.516     1.512    
    SLICE_X1Y133         FDRE (Hold_fdre_C_D)         0.105     1.617    segment/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 segment/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segment/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG[0]_inst/O
                         net (fo=82, routed)          0.590     1.509    segment/clk_IBUF_BUFG[0]
    SLICE_X1Y130         FDRE                                         r  segment/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y130         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  segment/counter_reg[7]/Q
                         net (fo=2, routed)           0.120     1.771    segment/counter_reg[7]
    SLICE_X1Y130         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.879 r  segment/counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.879    segment/counter_reg[4]_i_1_n_4
    SLICE_X1Y130         FDRE                                         r  segment/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG[0]_inst/O
                         net (fo=82, routed)          0.860     2.026    segment/clk_IBUF_BUFG[0]
    SLICE_X1Y130         FDRE                                         r  segment/counter_reg[7]/C
                         clock pessimism             -0.516     1.509    
    SLICE_X1Y130         FDRE (Hold_fdre_C_D)         0.105     1.614    segment/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 segment/counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segment/counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG[0]_inst/O
                         net (fo=82, routed)          0.594     1.513    segment/clk_IBUF_BUFG[0]
    SLICE_X1Y134         FDRE                                         r  segment/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y134         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  segment/counter_reg[20]/Q
                         net (fo=2, routed)           0.116     1.771    segment/counter_reg[20]
    SLICE_X1Y134         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.886 r  segment/counter_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.886    segment/counter_reg[20]_i_1_n_7
    SLICE_X1Y134         FDRE                                         r  segment/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG[0]_inst/O
                         net (fo=82, routed)          0.865     2.030    segment/clk_IBUF_BUFG[0]
    SLICE_X1Y134         FDRE                                         r  segment/counter_reg[20]/C
                         clock pessimism             -0.516     1.513    
    SLICE_X1Y134         FDRE (Hold_fdre_C_D)         0.105     1.618    segment/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 segment/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segment/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG[0]_inst/O
                         net (fo=82, routed)          0.591     1.510    segment/clk_IBUF_BUFG[0]
    SLICE_X1Y131         FDRE                                         r  segment/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y131         FDRE (Prop_fdre_C_Q)         0.141     1.651 r  segment/counter_reg[8]/Q
                         net (fo=2, routed)           0.116     1.768    segment/counter_reg[8]
    SLICE_X1Y131         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.883 r  segment/counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.883    segment/counter_reg[8]_i_1_n_7
    SLICE_X1Y131         FDRE                                         r  segment/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG[0]_inst/O
                         net (fo=82, routed)          0.862     2.027    segment/clk_IBUF_BUFG[0]
    SLICE_X1Y131         FDRE                                         r  segment/counter_reg[8]/C
                         clock pessimism             -0.516     1.510    
    SLICE_X1Y131         FDRE (Hold_fdre_C_D)         0.105     1.615    segment/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 segment/counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segment/counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG[0]_inst/O
                         net (fo=82, routed)          0.594     1.513    segment/clk_IBUF_BUFG[0]
    SLICE_X1Y135         FDRE                                         r  segment/counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y135         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  segment/counter_reg[24]/Q
                         net (fo=2, routed)           0.116     1.771    segment/counter_reg[24]
    SLICE_X1Y135         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.886 r  segment/counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.886    segment/counter_reg[24]_i_1_n_7
    SLICE_X1Y135         FDRE                                         r  segment/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG[0]_inst/O
                         net (fo=82, routed)          0.866     2.031    segment/clk_IBUF_BUFG[0]
    SLICE_X1Y135         FDRE                                         r  segment/counter_reg[24]/C
                         clock pessimism             -0.517     1.513    
    SLICE_X1Y135         FDRE (Hold_fdre_C_D)         0.105     1.618    segment/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 segment/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segment/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG[0]_inst/O
                         net (fo=82, routed)          0.591     1.510    segment/clk_IBUF_BUFG[0]
    SLICE_X1Y131         FDRE                                         r  segment/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y131         FDRE (Prop_fdre_C_Q)         0.141     1.651 r  segment/counter_reg[10]/Q
                         net (fo=2, routed)           0.120     1.772    segment/counter_reg[10]
    SLICE_X1Y131         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.883 r  segment/counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.883    segment/counter_reg[8]_i_1_n_5
    SLICE_X1Y131         FDRE                                         r  segment/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG[0]_inst/O
                         net (fo=82, routed)          0.862     2.027    segment/clk_IBUF_BUFG[0]
    SLICE_X1Y131         FDRE                                         r  segment/counter_reg[10]/C
                         clock pessimism             -0.516     1.510    
    SLICE_X1Y131         FDRE (Hold_fdre_C_D)         0.105     1.615    segment/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk[0] }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG[0]_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y126    alu_op_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y126    alu_op_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y126    alu_op_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y126    alu_op_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y126    alu_op_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y129    alu_res2_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y129    alu_res2_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y130    alu_res2_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y129    alu_res2_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y135    segment/counter_reg[24]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y135    segment/counter_reg[25]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y135    segment/counter_reg[26]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y135    segment/counter_reg[27]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y136    segment/counter_reg[28]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y136    segment/counter_reg[29]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y136    segment/counter_reg[30]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y136    segment/counter_reg[31]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y133    segment/counter_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y133    segment/counter_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y128    alu_res2_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y128    alu_res2_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y128    alu_src0_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y126    alu_op_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y126    alu_op_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y126    alu_op_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y126    alu_op_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y126    alu_op_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y126    alu_op_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y126    alu_op_reg[3]/C



