# Reading C:/altera/91sp2/modelsim_ase/tcl/vsim/pref.tcl 
# do addacc_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\altera\91sp2\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\91sp2\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -sv -work work +incdir+C:/Users/Edimar/Desktop/ceci\ 2018/add4acc/sum {C:/Users/Edimar/Desktop/ceci 2018/add4acc/sum/sum.sv}
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module sum
# 
# Top level modules:
# 	sum
# vlog -sv -work work +incdir+C:/Users/Edimar/Desktop/ceci\ 2018/add4acc/mux2 {C:/Users/Edimar/Desktop/ceci 2018/add4acc/mux2/mux2.sv}
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module mux2
# 
# Top level modules:
# 	mux2
# vlog -sv -work work +incdir+C:/Users/Edimar/Desktop/ceci\ 2018/add4acc/acc {C:/Users/Edimar/Desktop/ceci 2018/add4acc/acc/acc.sv}
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module acc
# 
# Top level modules:
# 	acc
# vlog -sv -work work +incdir+C:/Users/Edimar/Desktop/ceci\ 2018/add4acc/inv {C:/Users/Edimar/Desktop/ceci 2018/add4acc/inv/inv.sv}
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module inv
# 
# Top level modules:
# 	inv
# vlog -sv -work work +incdir+C:/Users/Edimar/Desktop/ceci\ 2018/add4acc {C:/Users/Edimar/Desktop/ceci 2018/add4acc/addacc.sv}
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module addacc
# 
# Top level modules:
# 	addacc
# 
# vlog -sv -work work +incdir+C:/Users/Edimar/Desktop/ceci\ 2018/add4acc/testbench {C:/Users/Edimar/Desktop/ceci 2018/add4acc/testbench/addacc_tb.sv}
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module addacc_tb
# 
# Top level modules:
# 	addacc_tb
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc" addacc
# vsim -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L cycloneive_ver -L rtl_work -L work -voptargs=\"+acc\" -t 1ps addacc 
# Loading sv_std.std
# Loading work.addacc
# Loading work.inv
# Loading work.mux2
# Loading work.acc
# Loading work.sum
