

================================================================
== Vivado HLS Report for 'MAT_Multiply'
================================================================
* Date:           Fri Oct  2 07:19:12 2015

* Version:        2015.1 (Build 1215546 on Mon Apr 27 19:24:50 PM 2015)
* Project:        partB
* Solution:       solution2_optimized
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      8.99|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+------------+-----+------------+---------+
    |      Latency     |     Interval     | Pipeline|
    | min |     max    | min |     max    |   Type  |
    +-----+------------+-----+------------+---------+
    |    1|  4017000011|    2|  4017000012|   none  |
    +-----+------------+-----+------------+---------+

    + Detail: 
        * Instance: 
        +------------------------------------+-------------------------+---------+---------+---------+---------+---------+
        |                                    |                         |      Latency      |      Interval     | Pipeline|
        |              Instance              |          Module         |   min   |   max   |   min   |   max   |   Type  |
        +------------------------------------+-------------------------+---------+---------+---------+---------+---------+
        |grp_MAT_Multiply_load_mat_fu_275    |MAT_Multiply_load_mat    |  4000004|  4000004|  4000004|  4000004|   none  |
        |grp_MAT_Multiply_load_mat_1_fu_287  |MAT_Multiply_load_mat_1  |  1000007|  1000007|  1000007|  1000007|   none  |
        +------------------------------------+-------------------------+---------+---------+---------+---------+---------+

        * Loop: 
        +-------------------------+------------+------------+----------+-----------+-----------+---------+----------+
        |                         |         Latency         | Iteration|  Initiation Interval  |   Trip  |          |
        |        Loop Name        |     min    |     max    |  Latency |  achieved |   target  |  Count  | Pipelined|
        +-------------------------+------------+------------+----------+-----------+-----------+---------+----------+
        |- Row_Col                |  4012000000|  4012000000|      4012|          -|          -|  1000000|    no    |
        | + Product               |        4006|        4006|        11|          4|          1|     1000|    yes   |
        |- Row_Assign_Col_Assign  |     1000003|     1000003|         5|          1|          1|  1000000|    yes   |
        +-------------------------+------------+------------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|Expression       |        -|      -|       0|  375366|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      8|  160234|  809811|
|Memory           |     7652|      -|  128128|       0|
|Multiplexer      |        -|      -|       -|     349|
|Register         |        -|      -|  128324|       2|
+-----------------+---------+-------+--------+--------+
|Total            |     7652|      8|  416686| 1185528|
+-----------------+---------+-------+--------+--------+
|Available        |      280|    220|  106400|   53200|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |     2732|      3|     391|    2228|
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +-------------------------------------------------+---------------------------------------------+---------+-------+-------+--------+
    |                     Instance                    |                    Module                   | BRAM_18K| DSP48E|   FF  |   LUT  |
    +-------------------------------------------------+---------------------------------------------+---------+-------+-------+--------+
    |grp_MAT_Multiply_load_mat_fu_275                 |MAT_Multiply_load_mat                        |        0|      1|  96152|  599667|
    |grp_MAT_Multiply_load_mat_1_fu_287               |MAT_Multiply_load_mat_1                      |        0|      1|     82|     178|
    |MAT_Multiply_lshr_32000ns_15ns_32000_2_U9        |MAT_Multiply_lshr_32000ns_15ns_32000_2       |        0|      0|  32000|  104983|
    |MAT_Multiply_lshr_32000ns_15ns_32000_2_U10       |MAT_Multiply_lshr_32000ns_15ns_32000_2       |        0|      0|  32000|  104983|
    |MAT_Multiply_mac_muladd_10ns_11ns_10ns_20_1_U12  |MAT_Multiply_mac_muladd_10ns_11ns_10ns_20_1  |        0|      1|      0|       0|
    |MAT_Multiply_mac_muladd_10ns_11ns_10ns_20_1_U13  |MAT_Multiply_mac_muladd_10ns_11ns_10ns_20_1  |        0|      1|      0|       0|
    |MAT_Multiply_mul_32s_32s_32_6_U11                |MAT_Multiply_mul_32s_32s_32_6                |        0|      4|      0|       0|
    +-------------------------------------------------+---------------------------------------------+---------+-------+-------+--------+
    |Total                                            |                                             |        0|      8| 160234|  809811|
    +-------------------------------------------------+---------------------------------------------+---------+-------+-------+--------+

    * Memory: 
    +----------+---------------------+---------+-------+----+---------+-------+------+-------------+
    |  Memory  |        Module       | BRAM_18K|   FF  | LUT|  Words  |  Bits | Banks| W*Bits*Banks|
    +----------+---------------------+---------+-------+----+---------+-------+------+-------------+
    |arrayA_U  |MAT_Multiply_arrayA  |     1778|  64000|   0|     1000|  32000|     1|     32000000|
    |arrayB_U  |MAT_Multiply_arrayB  |     1778|  64000|   0|     1000|  32000|     1|     32000000|
    |arrayC_U  |MAT_Multiply_arrayC  |     4096|    128|   0|  1000000|     64|     1|     64000000|
    +----------+---------------------+---------+-------+----+---------+-------+------+-------------+
    |Total     |                     |     7652| 128128|   0|  1002000|  64064|     3|    128000000|
    +----------+---------------------+---------+-------+----+---------+-------+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+-------+---+--------+------------+------------+
    |          Variable Name         | Operation| DSP48E| FF|   LUT  | Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+-------+---+--------+------------+------------+
    |i_2_fu_627_p2                   |     +    |      0|  0|      10|          10|           1|
    |i_s_fu_393_p2                   |     +    |      0|  0|      10|          10|           1|
    |indvar_flatten_next1_fu_607_p2  |     +    |      0|  0|      20|          20|           1|
    |indvar_flatten_next_fu_373_p2   |     +    |      0|  0|      20|          20|           1|
    |j_2_fu_596_p2                   |     +    |      0|  0|      10|          10|           1|
    |j_3_fu_665_p2                   |     +    |      0|  0|      10|          10|           1|
    |k_1_fu_455_p2                   |     +    |      0|  0|      10|          10|           1|
    |tmp_21_fu_589_p2                |     +    |      0|  0|      64|          64|          64|
    |grp_fu_303_p2                   |     -    |      0|  0|      15|          15|          15|
    |grp_fu_307_p2                   |     -    |      0|  0|      15|          11|          15|
    |grp_fu_312_p2                   |     -    |      0|  0|      15|          15|          15|
    |grp_fu_331_p2                   |     -    |      0|  0|      15|          11|          15|
    |grp_fu_316_p3                   |  Select  |      0|  0|      15|           1|          15|
    |grp_fu_324_p3                   |  Select  |      0|  0|      15|           1|          15|
    |grp_fu_516_p0                   |  Select  |      0|  0|   32000|           1|       32000|
    |grp_fu_561_p0                   |  Select  |      0|  0|   32000|           1|       32000|
    |i_1_mid2_fu_633_p3              |  Select  |      0|  0|      10|           1|          10|
    |i_mid2_fu_399_p3                |  Select  |      0|  0|      10|           1|          10|
    |j_1_mid2_fu_619_p3              |  Select  |      0|  0|      10|           1|           1|
    |j_mid2_fu_385_p3                |  Select  |      0|  0|      10|           1|           1|
    |ap_sig_bdd_246                  |    and   |      0|  0|       1|           1|           1|
    |tmp1_fu_355_p2                  |    and   |      0|  0|       1|           1|           1|
    |tmp_10_fu_433_p2                |    and   |      0|  0|       1|           1|           1|
    |tmp_13_fu_659_p2                |    and   |      0|  0|       1|           1|           1|
    |tmp_35_fu_528_p2                |    and   |      0|  0|   50486|       32000|       32000|
    |tmp_50_fu_573_p2                |    and   |      0|  0|   50486|       32000|       32000|
    |tmp_s_fu_361_p2                 |    and   |      0|  0|       1|           1|           1|
    |exitcond1_fu_613_p2             |   icmp   |      0|  0|       4|          10|           6|
    |exitcond2_fu_449_p2             |   icmp   |      0|  0|       4|          10|           6|
    |exitcond_flatten1_fu_601_p2     |   icmp   |      0|  0|       7|          20|          17|
    |exitcond_flatten_fu_367_p2      |   icmp   |      0|  0|       7|          20|          17|
    |exitcond_fu_379_p2              |   icmp   |      0|  0|       4|          10|           6|
    |grp_fu_299_p2                   |   icmp   |      0|  0|       6|          15|          15|
    |tmp_12_fu_654_p2                |   icmp   |      0|  0|      11|          32|          32|
    |tmp_16_fu_465_p2                |   icmp   |      0|  0|      11|          32|          32|
    |tmp_2_fu_420_p2                 |   icmp   |      0|  0|      11|          32|          32|
    |tmp_3_fu_645_p2                 |   icmp   |      0|  0|      11|          32|          32|
    |tmp_5_fu_428_p2                 |   icmp   |      0|  0|      11|          32|          32|
    |tmp_7_fu_343_p2                 |   icmp   |      0|  0|      11|          32|          32|
    |tmp_9_fu_349_p2                 |   icmp   |      0|  0|      11|          32|          32|
    |tmp_fu_337_p2                   |   icmp   |      0|  0|      11|          32|          32|
    |tmp_34_fu_522_p2                |   lshr   |      0|  0|  104983|           2|       32000|
    |tmp_49_fu_567_p2                |   lshr   |      0|  0|  104983|           2|       32000|
    |tmp_18_fu_483_p2                |    or    |      0|  0|      19|          15|           5|
    +--------------------------------+----------+-------+---+--------+------------+------------+
    |Total                           |          |      0|  0|  375366|       64579|      192516|
    +--------------------------------+----------+-------+---+--------+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |A_read                   |   1|          2|    1|          2|
    |B_read                   |   1|          2|    1|          2|
    |ap_NS_fsm                |   6|         14|    1|         14|
    |ap_reg_ppiten_pp0_it2    |   1|          2|    1|          2|
    |ap_reg_ppiten_pp1_it4    |   1|          2|    1|          2|
    |arrayA_address0          |  10|          3|   10|         30|
    |arrayA_ce0               |   1|          3|    1|          3|
    |arrayA_we0               |   1|          2|    1|          2|
    |arrayB_address0          |  10|          3|   10|         30|
    |arrayB_ce0               |   1|          3|    1|          3|
    |arrayB_ce1               |   1|          2|    1|          2|
    |arrayB_we1               |   1|          2|    1|          2|
    |arrayC_address0          |  20|          4|   20|         80|
    |arrayC_d0                |  64|          3|   64|        192|
    |grp_fu_299_p0            |  15|          3|   15|         45|
    |grp_fu_299_p1            |  15|          3|   15|         45|
    |grp_fu_303_p0            |  15|          3|   15|         45|
    |grp_fu_303_p1            |  15|          3|   15|         45|
    |grp_fu_307_p1            |  15|          3|   15|         45|
    |grp_fu_312_p0            |  15|          3|   15|         45|
    |grp_fu_312_p1            |  15|          3|   15|         45|
    |grp_fu_324_p2            |  15|          3|   15|         45|
    |i_1_phi_fu_256_p4        |  10|          2|   10|         20|
    |i_1_reg_252              |  10|          2|   10|         20|
    |i_reg_208                |  10|          2|   10|         20|
    |indvar_flatten1_reg_241  |  20|          2|   20|         40|
    |indvar_flatten_reg_197   |  20|          2|   20|         40|
    |j_1_reg_263              |  10|          2|   10|         20|
    |j_reg_219                |  10|          2|   10|         20|
    |k_phi_fu_234_p4          |  10|          2|   10|         20|
    |k_reg_230                |  10|          2|   10|         20|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 349|         89|  344|        946|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------+-------+----+-------+-----------+
    |                           Name                           |   FF  | LUT|  Bits | Const Bits|
    +----------------------------------------------------------+-------+----+-------+-----------+
    |ap_CS_fsm                                                 |     13|   0|     13|          0|
    |ap_reg_ppiten_pp0_it0                                     |      1|   0|      1|          0|
    |ap_reg_ppiten_pp0_it1                                     |      1|   0|      1|          0|
    |ap_reg_ppiten_pp0_it2                                     |      1|   0|      1|          0|
    |ap_reg_ppiten_pp1_it0                                     |      1|   0|      1|          0|
    |ap_reg_ppiten_pp1_it1                                     |      1|   0|      1|          0|
    |ap_reg_ppiten_pp1_it2                                     |      1|   0|      1|          0|
    |ap_reg_ppiten_pp1_it3                                     |      1|   0|      1|          0|
    |ap_reg_ppiten_pp1_it4                                     |      1|   0|      1|          0|
    |arrayA_load_reg_765                                       |  32000|   0|  32000|          0|
    |arrayB_load_reg_771                                       |  32000|   0|  32000|          0|
    |arrayC_addr_reg_760                                       |     20|   0|     20|          0|
    |exitcond2_reg_777                                         |      1|   0|      1|          0|
    |exitcond_flatten1_reg_861                                 |      1|   0|      1|          0|
    |grp_MAT_Multiply_load_mat_1_fu_287_ap_start_ap_start_reg  |      1|   0|      1|          0|
    |grp_MAT_Multiply_load_mat_fu_275_ap_start_ap_start_reg    |      1|   0|      1|          0|
    |i_1_mid2_reg_875                                          |     10|   0|     10|          0|
    |i_1_reg_252                                               |     10|   0|     10|          0|
    |i_mid2_reg_739                                            |     10|   0|     10|          0|
    |i_reg_208                                                 |     10|   0|     10|          0|
    |indvar_flatten1_reg_241                                   |     20|   0|     20|          0|
    |indvar_flatten_next_reg_727                               |     20|   0|     20|          0|
    |indvar_flatten_reg_197                                    |     20|   0|     20|          0|
    |j_1_mid2_reg_870                                          |     10|   0|     10|          0|
    |j_1_reg_263                                               |     10|   0|     10|          0|
    |j_mid2_reg_732                                            |     10|   0|     10|          0|
    |j_reg_219                                                 |     10|   0|     10|          0|
    |k_1_reg_781                                               |     10|   0|     10|          0|
    |k_reg_230                                                 |     10|   0|     10|          0|
    |tmp_10_reg_756                                            |      1|   0|      1|          0|
    |tmp_13_reg_881                                            |      1|   0|      1|          0|
    |tmp_16_reg_786                                            |      1|   0|      1|          0|
    |tmp_17_reg_790                                            |     10|   0|     15|          5|
    |tmp_18_reg_799                                            |     10|   0|     15|          5|
    |tmp_19_reg_846                                            |     32|   0|     32|          0|
    |tmp_34_reg_816                                            |  32000|   0|  32000|          0|
    |tmp_36_reg_821                                            |     32|   0|     32|          0|
    |tmp_49_reg_836                                            |  32000|   0|  32000|          0|
    |tmp_51_reg_841                                            |     32|   0|     32|          0|
    |tmp_13_reg_881                                            |      0|   1|      1|          0|
    |tmp_16_reg_786                                            |      0|   1|      1|          0|
    +----------------------------------------------------------+-------+----+-------+-----------+
    |Total                                                     | 128324|   2| 128336|         10|
    +----------------------------------------------------------+-------+----+-------+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs | MAT_Multiply | return value |
|ap_rst     |  in |    1| ap_ctrl_hs | MAT_Multiply | return value |
|ap_start   |  in |    1| ap_ctrl_hs | MAT_Multiply | return value |
|ap_done    | out |    1| ap_ctrl_hs | MAT_Multiply | return value |
|ap_idle    | out |    1| ap_ctrl_hs | MAT_Multiply | return value |
|ap_ready   | out |    1| ap_ctrl_hs | MAT_Multiply | return value |
|A_dout     |  in |   32|   ap_fifo  |       A      |    pointer   |
|A_empty_n  |  in |    1|   ap_fifo  |       A      |    pointer   |
|A_read     | out |    1|   ap_fifo  |       A      |    pointer   |
|B_dout     |  in |   32|   ap_fifo  |       B      |    pointer   |
|B_empty_n  |  in |    1|   ap_fifo  |       B      |    pointer   |
|B_read     | out |    1|   ap_fifo  |       B      |    pointer   |
|C_din      | out |   64|   ap_fifo  |       C      |    pointer   |
|C_full_n   |  in |    1|   ap_fifo  |       C      |    pointer   |
|C_write    | out |    1|   ap_fifo  |       C      |    pointer   |
|mA         |  in |   32|   ap_none  |      mA      |    scalar    |
|nA         |  in |   32|   ap_none  |      nA      |    scalar    |
|mB         |  in |   32|   ap_none  |      mB      |    scalar    |
|nB         |  in |   32|   ap_none  |      nB      |    scalar    |
|mC         |  in |   32|   ap_none  |      mC      |    scalar    |
|nC         |  in |   32|   ap_none  |      nC      |    scalar    |
+-----------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 11
  * Pipeline-1: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 24
* Pipeline: 2
  Pipeline-0: II = 4, D = 11, States = { 7 8 9 10 11 12 13 14 15 16 17 }
  Pipeline-1: II = 1, D = 5, States = { 19 20 21 22 23 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / (tmp_s)
	24  / (!tmp_s)
2 --> 
	3  / true
3 --> 
	4  / (!exitcond_flatten)
	19  / (exitcond_flatten)
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	18  / (exitcond2)
	8  / (!exitcond2)
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	7  / true
18 --> 
	3  / true
19 --> 
	24  / (exitcond_flatten1)
	20  / (!exitcond_flatten1)
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	19  / true
24 --> 
* FSM state operations: 

 <State 1>: 5.26ns
ST_1: stg_25 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap(i32* %A) nounwind, !map !0

ST_1: stg_26 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap(i32* %B) nounwind, !map !6

ST_1: stg_27 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap(i64* %C) nounwind, !map !10

ST_1: stg_28 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecBitsMap(i32 %mA) nounwind, !map !14

ST_1: stg_29 [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecBitsMap(i32 %nA) nounwind, !map !20

ST_1: stg_30 [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecBitsMap(i32 %mB) nounwind, !map !24

ST_1: stg_31 [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecBitsMap(i32 %nB) nounwind, !map !28

ST_1: stg_32 [1/1] 0.00ns
:7  call void (...)* @_ssdm_op_SpecBitsMap(i32 %mC) nounwind, !map !32

ST_1: stg_33 [1/1] 0.00ns
:8  call void (...)* @_ssdm_op_SpecBitsMap(i32 %nC) nounwind, !map !36

ST_1: stg_34 [1/1] 0.00ns
:9  call void (...)* @_ssdm_op_SpecTopModule([13 x i8]* @str) nounwind

ST_1: nC_read [1/1] 0.00ns
:10  %nC_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %nC) nounwind

ST_1: mC_read [1/1] 0.00ns
:11  %mC_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %mC) nounwind

ST_1: nB_read [1/1] 0.00ns
:12  %nB_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %nB) nounwind

ST_1: mB_read [1/1] 0.00ns
:13  %mB_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %mB) nounwind

ST_1: nA_read [1/1] 0.00ns
:14  %nA_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %nA) nounwind

ST_1: mA_read [1/1] 0.00ns
:15  %mA_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %mA) nounwind

ST_1: arrayA [1/1] 2.61ns
:16  %arrayA = alloca [1000 x i32000], align 8

ST_1: arrayB [1/1] 2.61ns
:17  %arrayB = alloca [1000 x i32000], align 8

ST_1: arrayC [1/1] 2.61ns
:18  %arrayC = alloca [1000000 x i64], align 8

ST_1: stg_44 [1/1] 0.00ns
:19  call void (...)* @_ssdm_op_SpecInterface(i32* %A, [8 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 100, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

ST_1: stg_45 [1/1] 0.00ns
:20  call void (...)* @_ssdm_op_SpecInterface(i32* %B, [8 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 100, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

ST_1: stg_46 [1/1] 0.00ns
:21  call void (...)* @_ssdm_op_SpecInterface(i64* %C, [8 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 100, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

ST_1: tmp [1/1] 2.52ns
:22  %tmp = icmp eq i32 %nA_read, %mB_read

ST_1: tmp_7 [1/1] 2.52ns
:23  %tmp_7 = icmp eq i32 %mA_read, %mC_read

ST_1: tmp_9 [1/1] 2.52ns
:24  %tmp_9 = icmp eq i32 %nB_read, %nC_read

ST_1: tmp1 [1/1] 1.37ns
:25  %tmp1 = and i1 %tmp_7, %tmp_9

ST_1: tmp_s [1/1] 1.37ns
:26  %tmp_s = and i1 %tmp1, %tmp

ST_1: stg_52 [1/1] 0.00ns
:27  br i1 %tmp_s, label %1, label %.loopexit

ST_1: stg_53 [2/2] 0.00ns
:0  call fastcc void @MAT_Multiply_load_mat(i32* %A, [1000 x i32000]* %arrayA, i32 %mC_read, i32 %mB_read) nounwind

ST_1: stg_54 [2/2] 0.00ns
:1  call fastcc void @MAT_Multiply_load_mat.1(i32* %B, [1000 x i32000]* %arrayB, i32 %mB_read, i32 %nC_read) nounwind


 <State 2>: 1.57ns
ST_2: stg_55 [1/2] 0.00ns
:0  call fastcc void @MAT_Multiply_load_mat(i32* %A, [1000 x i32000]* %arrayA, i32 %mC_read, i32 %mB_read) nounwind

ST_2: stg_56 [1/2] 0.00ns
:1  call fastcc void @MAT_Multiply_load_mat.1(i32* %B, [1000 x i32000]* %arrayB, i32 %mB_read, i32 %nC_read) nounwind

ST_2: stg_57 [1/1] 1.57ns
:2  br label %2


 <State 3>: 6.05ns
ST_3: indvar_flatten [1/1] 0.00ns
:0  %indvar_flatten = phi i20 [ 0, %1 ], [ %indvar_flatten_next, %7 ]

ST_3: i [1/1] 0.00ns
:1  %i = phi i10 [ 0, %1 ], [ %i_mid2, %7 ]

ST_3: j [1/1] 0.00ns
:2  %j = phi i10 [ 0, %1 ], [ %j_2, %7 ]

ST_3: exitcond_flatten [1/1] 2.34ns
:3  %exitcond_flatten = icmp eq i20 %indvar_flatten, -48576

ST_3: indvar_flatten_next [1/1] 2.08ns
:4  %indvar_flatten_next = add i20 %indvar_flatten, 1

ST_3: stg_63 [1/1] 1.57ns
:5  br i1 %exitcond_flatten, label %.preheader.preheader, label %.reset

ST_3: exitcond [1/1] 2.07ns
.reset:2  %exitcond = icmp eq i10 %j, -24

ST_3: j_mid2 [1/1] 1.37ns
.reset:3  %j_mid2 = select i1 %exitcond, i10 0, i10 %j

ST_3: i_s [1/1] 1.84ns
.reset:4  %i_s = add i10 %i, 1

ST_3: i_mid2 [1/1] 1.37ns
.reset:5  %i_mid2 = select i1 %exitcond, i10 %i_s, i10 %i

ST_3: tmp_1 [1/1] 0.00ns
.reset:8  %tmp_1 = zext i10 %i_mid2 to i64

ST_3: arrayA_addr [1/1] 0.00ns
.reset:10  %arrayA_addr = getelementptr [1000 x i32000]* %arrayA, i64 0, i64 %tmp_1

ST_3: arrayA_load [4/4] 2.61ns
.reset:11  %arrayA_load = load i32000* %arrayA_addr, align 8

ST_3: tmp_6 [1/1] 0.00ns
.reset:16  %tmp_6 = zext i10 %j_mid2 to i64

ST_3: arrayB_addr [1/1] 0.00ns
.reset:24  %arrayB_addr = getelementptr [1000 x i32000]* %arrayB, i64 0, i64 %tmp_6

ST_3: arrayB_load [4/4] 2.61ns
.reset:25  %arrayB_load = load i32000* %arrayB_addr, align 8


 <State 4>: 3.89ns
ST_4: i_cast8 [1/1] 0.00ns
.reset:6  %i_cast8 = zext i10 %i_mid2 to i32

ST_4: tmp_2 [1/1] 2.52ns
.reset:9  %tmp_2 = icmp ult i32 %i_cast8, %mC_read

ST_4: arrayA_load [3/4] 2.61ns
.reset:11  %arrayA_load = load i32000* %arrayA_addr, align 8

ST_4: j_cast7 [1/1] 0.00ns
.reset:12  %j_cast7 = zext i10 %j_mid2 to i32

ST_4: tmp_5 [1/1] 2.52ns
.reset:22  %tmp_5 = icmp ult i32 %j_cast7, %nC_read

ST_4: tmp_10 [1/1] 1.37ns
.reset:23  %tmp_10 = and i1 %tmp_2, %tmp_5

ST_4: arrayB_load [3/4] 2.61ns
.reset:25  %arrayB_load = load i32000* %arrayB_addr, align 8


 <State 5>: 8.99ns
ST_5: i_cast8_cast [1/1] 0.00ns
.reset:7  %i_cast8_cast = zext i10 %i_mid2 to i20

ST_5: arrayA_load [2/4] 2.61ns
.reset:11  %arrayA_load = load i32000* %arrayA_addr, align 8

ST_5: j_cast7_cast [1/1] 0.00ns
.reset:13  %j_cast7_cast = zext i10 %j_mid2 to i20

ST_5: p_addr1 [1/1] 3.36ns
.reset:17  %p_addr1 = mul i20 %i_cast8_cast, 1000

ST_5: p_addr2 [1/1] 3.02ns
.reset:18  %p_addr2 = add i20 %j_cast7_cast, %p_addr1

ST_5: tmp_8 [1/1] 0.00ns
.reset:19  %tmp_8 = zext i20 %p_addr2 to i64

ST_5: arrayC_addr [1/1] 0.00ns
.reset:20  %arrayC_addr = getelementptr [1000000 x i64]* %arrayC, i64 0, i64 %tmp_8

ST_5: stg_88 [2/2] 2.61ns
.reset:21  store i64 0, i64* %arrayC_addr, align 8

ST_5: arrayB_load [2/4] 2.61ns
.reset:25  %arrayB_load = load i32000* %arrayB_addr, align 8


 <State 6>: 2.61ns
ST_6: stg_90 [1/1] 0.00ns
.reset:0  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @str1)

ST_6: empty_11 [1/1] 0.00ns
.reset:1  %empty_11 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1000000, i64 1000000, i64 1000000) nounwind

ST_6: arrayA_load [1/4] 2.61ns
.reset:11  %arrayA_load = load i32000* %arrayA_addr, align 8

ST_6: stg_93 [1/1] 0.00ns
.reset:14  call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str6) nounwind

ST_6: tmp_4 [1/1] 0.00ns
.reset:15  %tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([4 x i8]* @p_str6) nounwind

ST_6: stg_95 [1/2] 2.61ns
.reset:21  store i64 0, i64* %arrayC_addr, align 8

ST_6: arrayB_load [1/4] 2.61ns
.reset:25  %arrayB_load = load i32000* %arrayB_addr, align 8

ST_6: stg_97 [1/1] 1.57ns
.reset:26  br label %3


 <State 7>: 7.27ns
ST_7: k [1/1] 0.00ns
:0  %k = phi i10 [ 0, %.reset ], [ %k_1, %._crit_edge ]

ST_7: exitcond2 [1/1] 2.07ns
:1  %exitcond2 = icmp eq i10 %k, -24

ST_7: k_1 [1/1] 1.84ns
:2  %k_1 = add i10 %k, 1

ST_7: stg_101 [1/1] 0.00ns
:3  br i1 %exitcond2, label %7, label %4

ST_7: k_cast6 [1/1] 0.00ns
:0  %k_cast6 = zext i10 %k to i32

ST_7: stg_103 [1/1] 0.00ns
:5  br i1 %tmp_10, label %5, label %._crit_edge

ST_7: tmp_16 [1/1] 2.52ns
:0  %tmp_16 = icmp ult i32 %k_cast6, %mB_read

ST_7: stg_105 [1/1] 0.00ns
:1  br i1 %tmp_16, label %6, label %._crit_edge5

ST_7: tmp_17 [1/1] 0.00ns
:0  %tmp_17 = call i15 @_ssdm_op_BitConcatenate.i15.i10.i5(i10 %k, i5 0)

ST_7: tmp_18 [1/1] 0.00ns
:1  %tmp_18 = or i15 %tmp_17, 31

ST_7: tmp_22 [1/1] 2.25ns
:2  %tmp_22 = icmp ugt i15 %tmp_17, %tmp_18

ST_7: tmp_23 [1/1] 0.00ns
:3  %tmp_23 = call i32000 @llvm.part.select.i32000(i32000 %arrayA_load, i32 31999, i32 0)

ST_7: tmp_24 [1/1] 1.96ns
:4  %tmp_24 = sub i15 %tmp_17, %tmp_18

ST_7: tmp_25 [1/1] 1.96ns
:5  %tmp_25 = sub i15 -769, %tmp_17

ST_7: tmp_26 [1/1] 1.96ns
:6  %tmp_26 = sub i15 %tmp_18, %tmp_17

ST_7: tmp_27 [1/1] 1.37ns
:7  %tmp_27 = select i1 %tmp_22, i15 %tmp_24, i15 %tmp_26

ST_7: tmp_28 [1/1] 1.37ns
:8  %tmp_28 = select i1 %tmp_22, i32000 %tmp_23, i32000 %arrayA_load

ST_7: tmp_29 [1/1] 1.37ns
:9  %tmp_29 = select i1 %tmp_22, i15 %tmp_25, i15 %tmp_17

ST_7: tmp_30 [1/1] 1.96ns
:10  %tmp_30 = sub i15 -769, %tmp_27

ST_7: tmp_31 [1/1] 0.00ns
:11  %tmp_31 = zext i15 %tmp_29 to i32000

ST_7: tmp_32 [1/1] 0.00ns
:12  %tmp_32 = zext i15 %tmp_30 to i32000

ST_7: tmp_33 [2/2] 3.65ns
:13  %tmp_33 = lshr i32000 %tmp_28, %tmp_31

ST_7: tmp_34 [1/1] 1.18ns
:14  %tmp_34 = lshr i32000 -1, %tmp_32

ST_7: stg_121 [1/1] 0.00ns
._crit_edge5:0  br label %._crit_edge


 <State 8>: 7.27ns
ST_8: tmp_33 [1/2] 3.65ns
:13  %tmp_33 = lshr i32000 %tmp_28, %tmp_31

ST_8: tmp_35 [1/1] 1.37ns
:15  %tmp_35 = and i32000 %tmp_33, %tmp_34

ST_8: tmp_36 [1/1] 0.00ns
:16  %tmp_36 = trunc i32000 %tmp_35 to i32

ST_8: tmp_37 [1/1] 2.25ns
:17  %tmp_37 = icmp ugt i15 %tmp_17, %tmp_18

ST_8: tmp_38 [1/1] 0.00ns
:18  %tmp_38 = call i32000 @llvm.part.select.i32000(i32000 %arrayB_load, i32 31999, i32 0)

ST_8: tmp_39 [1/1] 1.96ns
:19  %tmp_39 = sub i15 %tmp_17, %tmp_18

ST_8: tmp_40 [1/1] 1.96ns
:20  %tmp_40 = sub i15 -769, %tmp_17

ST_8: tmp_41 [1/1] 1.96ns
:21  %tmp_41 = sub i15 %tmp_18, %tmp_17

ST_8: tmp_42 [1/1] 1.37ns
:22  %tmp_42 = select i1 %tmp_37, i15 %tmp_39, i15 %tmp_41

ST_8: tmp_43 [1/1] 1.37ns
:23  %tmp_43 = select i1 %tmp_37, i32000 %tmp_38, i32000 %arrayB_load

ST_8: tmp_44 [1/1] 1.37ns
:24  %tmp_44 = select i1 %tmp_37, i15 %tmp_40, i15 %tmp_17

ST_8: tmp_45 [1/1] 1.96ns
:25  %tmp_45 = sub i15 -769, %tmp_42

ST_8: tmp_46 [1/1] 0.00ns
:26  %tmp_46 = zext i15 %tmp_44 to i32000

ST_8: tmp_47 [1/1] 0.00ns
:27  %tmp_47 = zext i15 %tmp_45 to i32000

ST_8: tmp_48 [2/2] 3.65ns
:28  %tmp_48 = lshr i32000 %tmp_43, %tmp_46

ST_8: tmp_49 [1/1] 1.18ns
:29  %tmp_49 = lshr i32000 -1, %tmp_47


 <State 9>: 5.02ns
ST_9: tmp_48 [1/2] 3.65ns
:28  %tmp_48 = lshr i32000 %tmp_43, %tmp_46

ST_9: tmp_50 [1/1] 1.37ns
:30  %tmp_50 = and i32000 %tmp_48, %tmp_49

ST_9: tmp_51 [1/1] 0.00ns
:31  %tmp_51 = trunc i32000 %tmp_50 to i32


 <State 10>: 6.08ns
ST_10: tmp_19 [6/6] 6.08ns
:32  %tmp_19 = mul nsw i32 %tmp_51, %tmp_36


 <State 11>: 6.08ns
ST_11: tmp_19 [5/6] 6.08ns
:32  %tmp_19 = mul nsw i32 %tmp_51, %tmp_36


 <State 12>: 6.08ns
ST_12: tmp_19 [4/6] 6.08ns
:32  %tmp_19 = mul nsw i32 %tmp_51, %tmp_36


 <State 13>: 6.08ns
ST_13: tmp_19 [3/6] 6.08ns
:32  %tmp_19 = mul nsw i32 %tmp_51, %tmp_36

ST_13: arrayC_load_1 [4/4] 2.61ns
:34  %arrayC_load_1 = load i64* %arrayC_addr, align 8


 <State 14>: 6.08ns
ST_14: tmp_19 [2/6] 6.08ns
:32  %tmp_19 = mul nsw i32 %tmp_51, %tmp_36

ST_14: arrayC_load_1 [3/4] 2.61ns
:34  %arrayC_load_1 = load i64* %arrayC_addr, align 8


 <State 15>: 6.08ns
ST_15: tmp_19 [1/6] 6.08ns
:32  %tmp_19 = mul nsw i32 %tmp_51, %tmp_36

ST_15: arrayC_load_1 [2/4] 2.61ns
:34  %arrayC_load_1 = load i64* %arrayC_addr, align 8


 <State 16>: 8.62ns
ST_16: tmp_20 [1/1] 0.00ns
:33  %tmp_20 = sext i32 %tmp_19 to i64

ST_16: arrayC_load_1 [1/4] 2.61ns
:34  %arrayC_load_1 = load i64* %arrayC_addr, align 8

ST_16: tmp_21 [1/1] 3.40ns
:35  %tmp_21 = add nsw i64 %arrayC_load_1, %tmp_20

ST_16: stg_153 [2/2] 2.61ns
:36  store i64 %tmp_21, i64* %arrayC_addr, align 8


 <State 17>: 2.61ns
ST_17: empty [1/1] 0.00ns
:1  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1000, i64 1000, i64 1000) nounwind

ST_17: stg_155 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str7) nounwind

ST_17: tmp_15 [1/1] 0.00ns
:3  %tmp_15 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str7) nounwind

ST_17: stg_157 [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

ST_17: stg_158 [1/2] 2.61ns
:36  store i64 %tmp_21, i64* %arrayC_addr, align 8

ST_17: stg_159 [1/1] 0.00ns
:37  br label %._crit_edge5

ST_17: empty_9 [1/1] 0.00ns
._crit_edge:0  %empty_9 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str7, i32 %tmp_15) nounwind

ST_17: stg_161 [1/1] 0.00ns
._crit_edge:1  br label %3


 <State 18>: 1.84ns
ST_18: empty_10 [1/1] 0.00ns
:0  %empty_10 = call i32 (...)* @_ssdm_op_SpecRegionEnd([4 x i8]* @p_str6, i32 %tmp_4) nounwind

ST_18: j_2 [1/1] 1.84ns
:1  %j_2 = add i10 %j_mid2, 1

ST_18: stg_164 [1/1] 0.00ns
:2  br label %2


 <State 19>: 7.33ns
ST_19: indvar_flatten1 [1/1] 0.00ns
.preheader.preheader:0  %indvar_flatten1 = phi i20 [ %indvar_flatten_next1, %._crit_edge6 ], [ 0, %2 ]

ST_19: i_1 [1/1] 0.00ns
.preheader.preheader:1  %i_1 = phi i10 [ %i_1_mid2, %._crit_edge6 ], [ 0, %2 ]

ST_19: j_1 [1/1] 0.00ns
.preheader.preheader:2  %j_1 = phi i10 [ %j_3, %._crit_edge6 ], [ 0, %2 ]

ST_19: exitcond_flatten1 [1/1] 2.34ns
.preheader.preheader:3  %exitcond_flatten1 = icmp eq i20 %indvar_flatten1, -48576

ST_19: indvar_flatten_next1 [1/1] 2.08ns
.preheader.preheader:4  %indvar_flatten_next1 = add i20 %indvar_flatten1, 1

ST_19: stg_170 [1/1] 0.00ns
.preheader.preheader:5  br i1 %exitcond_flatten1, label %.loopexit, label %.preheader

ST_19: exitcond1 [1/1] 2.07ns
.preheader:2  %exitcond1 = icmp eq i10 %j_1, -24

ST_19: j_1_mid2 [1/1] 1.37ns
.preheader:3  %j_1_mid2 = select i1 %exitcond1, i10 0, i10 %j_1

ST_19: i_2 [1/1] 1.84ns
.preheader:4  %i_2 = add i10 %i_1, 1

ST_19: i_1_mid2 [1/1] 1.37ns
.preheader:5  %i_1_mid2 = select i1 %exitcond1, i10 %i_2, i10 %i_1

ST_19: i_1_cast4 [1/1] 0.00ns
.preheader:6  %i_1_cast4 = zext i10 %i_1_mid2 to i32

ST_19: tmp_3 [1/1] 2.52ns
.preheader:8  %tmp_3 = icmp ult i32 %i_1_cast4, %mC_read

ST_19: j_1_cast2 [1/1] 0.00ns
.preheader:9  %j_1_cast2 = zext i10 %j_1_mid2 to i32

ST_19: tmp_12 [1/1] 2.52ns
.preheader:14  %tmp_12 = icmp ult i32 %j_1_cast2, %nC_read

ST_19: tmp_13 [1/1] 1.37ns
.preheader:15  %tmp_13 = and i1 %tmp_3, %tmp_12

ST_19: stg_180 [1/1] 0.00ns
.preheader:16  br i1 %tmp_13, label %8, label %._crit_edge6

ST_19: j_3 [1/1] 1.84ns
._crit_edge6:1  %j_3 = add i10 %j_1_mid2, 1


 <State 20>: 8.99ns
ST_20: i_1_cast4_cast [1/1] 0.00ns
.preheader:7  %i_1_cast4_cast = zext i10 %i_1_mid2 to i20

ST_20: j_1_cast2_cast [1/1] 0.00ns
.preheader:10  %j_1_cast2_cast = zext i10 %j_1_mid2 to i20

ST_20: p_addr [1/1] 3.36ns
:0  %p_addr = mul i20 %i_1_cast4_cast, 1000

ST_20: p_addr3 [1/1] 3.02ns
:1  %p_addr3 = add i20 %j_1_cast2_cast, %p_addr

ST_20: tmp_14 [1/1] 0.00ns
:2  %tmp_14 = zext i20 %p_addr3 to i64

ST_20: arrayC_addr_1 [1/1] 0.00ns
:3  %arrayC_addr_1 = getelementptr [1000000 x i64]* %arrayC, i64 0, i64 %tmp_14

ST_20: arrayC_load [4/4] 2.61ns
:4  %arrayC_load = load i64* %arrayC_addr_1, align 8


 <State 21>: 2.61ns
ST_21: arrayC_load [3/4] 2.61ns
:4  %arrayC_load = load i64* %arrayC_addr_1, align 8


 <State 22>: 2.61ns
ST_22: arrayC_load [2/4] 2.61ns
:4  %arrayC_load = load i64* %arrayC_addr_1, align 8


 <State 23>: 6.98ns
ST_23: stg_191 [1/1] 0.00ns
.preheader:0  call void (...)* @_ssdm_op_SpecLoopName([22 x i8]* @str2)

ST_23: empty_13 [1/1] 0.00ns
.preheader:1  %empty_13 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1000000, i64 1000000, i64 1000000) nounwind

ST_23: stg_193 [1/1] 0.00ns
.preheader:11  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str9) nounwind

ST_23: tmp_11 [1/1] 0.00ns
.preheader:12  %tmp_11 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str9) nounwind

ST_23: stg_195 [1/1] 0.00ns
.preheader:13  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

ST_23: arrayC_load [1/4] 2.61ns
:4  %arrayC_load = load i64* %arrayC_addr_1, align 8

ST_23: stg_197 [1/1] 4.38ns
:5  call void @_ssdm_op_Write.ap_fifo.i64P(i64* %C, i64 %arrayC_load) nounwind

ST_23: stg_198 [1/1] 0.00ns
:6  br label %._crit_edge6

ST_23: empty_12 [1/1] 0.00ns
._crit_edge6:0  %empty_12 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str9, i32 %tmp_11) nounwind

ST_23: stg_200 [1/1] 0.00ns
._crit_edge6:2  br label %.preheader.preheader


 <State 24>: 0.00ns
ST_24: stg_201 [1/1] 0.00ns
.loopexit:0  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ A]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; mode=0x7f0592c7b030; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ B]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; mode=0x7f0592647fc0; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ C]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; mode=0x7f0592be5b50; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ mA]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x7f059262a9e0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ nA]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x7f0592c4f470; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mB]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x7f0592c28c80; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ nB]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x7f0592a93010; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mC]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x7f0592c59b90; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ nC]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x7f0592c7e5d0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
stg_25               (specbitsmap      ) [ 0000000000000000000000000]
stg_26               (specbitsmap      ) [ 0000000000000000000000000]
stg_27               (specbitsmap      ) [ 0000000000000000000000000]
stg_28               (specbitsmap      ) [ 0000000000000000000000000]
stg_29               (specbitsmap      ) [ 0000000000000000000000000]
stg_30               (specbitsmap      ) [ 0000000000000000000000000]
stg_31               (specbitsmap      ) [ 0000000000000000000000000]
stg_32               (specbitsmap      ) [ 0000000000000000000000000]
stg_33               (specbitsmap      ) [ 0000000000000000000000000]
stg_34               (spectopmodule    ) [ 0000000000000000000000000]
nC_read              (read             ) [ 0011111111111111111111110]
mC_read              (read             ) [ 0011111111111111111111110]
nB_read              (read             ) [ 0000000000000000000000000]
mB_read              (read             ) [ 0011111111111111111000000]
nA_read              (read             ) [ 0000000000000000000000000]
mA_read              (read             ) [ 0000000000000000000000000]
arrayA               (alloca           ) [ 0011111111111111111000000]
arrayB               (alloca           ) [ 0011111111111111111000000]
arrayC               (alloca           ) [ 0011111111111111111111110]
stg_44               (specinterface    ) [ 0000000000000000000000000]
stg_45               (specinterface    ) [ 0000000000000000000000000]
stg_46               (specinterface    ) [ 0000000000000000000000000]
tmp                  (icmp             ) [ 0000000000000000000000000]
tmp_7                (icmp             ) [ 0000000000000000000000000]
tmp_9                (icmp             ) [ 0000000000000000000000000]
tmp1                 (and              ) [ 0000000000000000000000000]
tmp_s                (and              ) [ 0100000000000000000000000]
stg_52               (br               ) [ 0000000000000000000000000]
stg_55               (call             ) [ 0000000000000000000000000]
stg_56               (call             ) [ 0000000000000000000000000]
stg_57               (br               ) [ 0011111111111111111000000]
indvar_flatten       (phi              ) [ 0001000000000000000000000]
i                    (phi              ) [ 0001000000000000000000000]
j                    (phi              ) [ 0001000000000000000000000]
exitcond_flatten     (icmp             ) [ 0001111111111111111111110]
indvar_flatten_next  (add              ) [ 0011111111111111111000000]
stg_63               (br               ) [ 0001111111111111111111110]
exitcond             (icmp             ) [ 0000000000000000000000000]
j_mid2               (select           ) [ 0000111111111111111000000]
i_s                  (add              ) [ 0000000000000000000000000]
i_mid2               (select           ) [ 0011111111111111111000000]
tmp_1                (zext             ) [ 0000000000000000000000000]
arrayA_addr          (getelementptr    ) [ 0000111000000000000000000]
tmp_6                (zext             ) [ 0000000000000000000000000]
arrayB_addr          (getelementptr    ) [ 0000111000000000000000000]
i_cast8              (zext             ) [ 0000000000000000000000000]
tmp_2                (icmp             ) [ 0000000000000000000000000]
j_cast7              (zext             ) [ 0000000000000000000000000]
tmp_5                (icmp             ) [ 0000000000000000000000000]
tmp_10               (and              ) [ 0000011111111111110000000]
i_cast8_cast         (zext             ) [ 0000000000000000000000000]
j_cast7_cast         (zext             ) [ 0000000000000000000000000]
p_addr1              (mul              ) [ 0000000000000000000000000]
p_addr2              (add              ) [ 0000000000000000000000000]
tmp_8                (zext             ) [ 0000000000000000000000000]
arrayC_addr          (getelementptr    ) [ 0000001111111111110000000]
stg_90               (specloopname     ) [ 0000000000000000000000000]
empty_11             (speclooptripcount) [ 0000000000000000000000000]
arrayA_load          (load             ) [ 0000000111111111110000000]
stg_93               (specloopname     ) [ 0000000000000000000000000]
tmp_4                (specregionbegin  ) [ 0000000111111111111000000]
stg_95               (store            ) [ 0000000000000000000000000]
arrayB_load          (load             ) [ 0000000111111111110000000]
stg_97               (br               ) [ 0001111111111111111000000]
k                    (phi              ) [ 0000000100000000000000000]
exitcond2            (icmp             ) [ 0001111111111111111000000]
k_1                  (add              ) [ 0001111111111111111000000]
stg_101              (br               ) [ 0000000000000000000000000]
k_cast6              (zext             ) [ 0000000000000000000000000]
stg_103              (br               ) [ 0000000000000000000000000]
tmp_16               (icmp             ) [ 0001111111111111111000000]
stg_105              (br               ) [ 0000000000000000000000000]
tmp_17               (bitconcatenate   ) [ 0000000010000000000000000]
tmp_18               (or               ) [ 0000000010000000000000000]
tmp_22               (icmp             ) [ 0000000000000000000000000]
tmp_23               (partselect       ) [ 0000000000000000000000000]
tmp_24               (sub              ) [ 0000000000000000000000000]
tmp_25               (sub              ) [ 0000000000000000000000000]
tmp_26               (sub              ) [ 0000000000000000000000000]
tmp_27               (select           ) [ 0000000000000000000000000]
tmp_28               (select           ) [ 0000000010000000000000000]
tmp_29               (select           ) [ 0000000000000000000000000]
tmp_30               (sub              ) [ 0000000000000000000000000]
tmp_31               (zext             ) [ 0000000010000000000000000]
tmp_32               (zext             ) [ 0000000000000000000000000]
tmp_34               (lshr             ) [ 0000000010000000000000000]
stg_121              (br               ) [ 0000000000000000000000000]
tmp_33               (lshr             ) [ 0000000000000000000000000]
tmp_35               (and              ) [ 0000000000000000000000000]
tmp_36               (trunc            ) [ 0000000111111111000000000]
tmp_37               (icmp             ) [ 0000000000000000000000000]
tmp_38               (partselect       ) [ 0000000000000000000000000]
tmp_39               (sub              ) [ 0000000000000000000000000]
tmp_40               (sub              ) [ 0000000000000000000000000]
tmp_41               (sub              ) [ 0000000000000000000000000]
tmp_42               (select           ) [ 0000000000000000000000000]
tmp_43               (select           ) [ 0000000001000000000000000]
tmp_44               (select           ) [ 0000000000000000000000000]
tmp_45               (sub              ) [ 0000000000000000000000000]
tmp_46               (zext             ) [ 0000000001000000000000000]
tmp_47               (zext             ) [ 0000000000000000000000000]
tmp_49               (lshr             ) [ 0000000001000000000000000]
tmp_48               (lshr             ) [ 0000000000000000000000000]
tmp_50               (and              ) [ 0000000000000000000000000]
tmp_51               (trunc            ) [ 0000000111111111000000000]
tmp_19               (mul              ) [ 0000000010000000100000000]
tmp_20               (sext             ) [ 0000000000000000000000000]
arrayC_load_1        (load             ) [ 0000000000000000000000000]
tmp_21               (add              ) [ 0000000001000000010000000]
empty                (speclooptripcount) [ 0000000000000000000000000]
stg_155              (specloopname     ) [ 0000000000000000000000000]
tmp_15               (specregionbegin  ) [ 0000000000000000000000000]
stg_157              (specpipeline     ) [ 0000000000000000000000000]
stg_158              (store            ) [ 0000000000000000000000000]
stg_159              (br               ) [ 0000000000000000000000000]
empty_9              (specregionend    ) [ 0000000000000000000000000]
stg_161              (br               ) [ 0001111111111111111000000]
empty_10             (specregionend    ) [ 0000000000000000000000000]
j_2                  (add              ) [ 0011111111111111111000000]
stg_164              (br               ) [ 0011111111111111111000000]
indvar_flatten1      (phi              ) [ 0000000000000000000100000]
i_1                  (phi              ) [ 0000000000000000000100000]
j_1                  (phi              ) [ 0000000000000000000100000]
exitcond_flatten1    (icmp             ) [ 0000000000000000000111110]
indvar_flatten_next1 (add              ) [ 0001000000000000000111110]
stg_170              (br               ) [ 0000000000000000000000000]
exitcond1            (icmp             ) [ 0000000000000000000000000]
j_1_mid2             (select           ) [ 0000000000000000000110000]
i_2                  (add              ) [ 0000000000000000000000000]
i_1_mid2             (select           ) [ 0001000000000000000111110]
i_1_cast4            (zext             ) [ 0000000000000000000000000]
tmp_3                (icmp             ) [ 0000000000000000000000000]
j_1_cast2            (zext             ) [ 0000000000000000000000000]
tmp_12               (icmp             ) [ 0000000000000000000000000]
tmp_13               (and              ) [ 0000000000000000000111110]
stg_180              (br               ) [ 0000000000000000000000000]
j_3                  (add              ) [ 0001000000000000000111110]
i_1_cast4_cast       (zext             ) [ 0000000000000000000000000]
j_1_cast2_cast       (zext             ) [ 0000000000000000000000000]
p_addr               (mul              ) [ 0000000000000000000000000]
p_addr3              (add              ) [ 0000000000000000000000000]
tmp_14               (zext             ) [ 0000000000000000000000000]
arrayC_addr_1        (getelementptr    ) [ 0000000000000000000101110]
stg_191              (specloopname     ) [ 0000000000000000000000000]
empty_13             (speclooptripcount) [ 0000000000000000000000000]
stg_193              (specloopname     ) [ 0000000000000000000000000]
tmp_11               (specregionbegin  ) [ 0000000000000000000000000]
stg_195              (specpipeline     ) [ 0000000000000000000000000]
arrayC_load          (load             ) [ 0000000000000000000000000]
stg_197              (write            ) [ 0000000000000000000000000]
stg_198              (br               ) [ 0000000000000000000000000]
empty_12             (specregionend    ) [ 0000000000000000000000000]
stg_200              (br               ) [ 0001000000000000000111110]
stg_201              (ret              ) [ 0000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="A">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="B">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="C">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="mA">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mA"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="nA">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="nA"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="mB">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mB"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="nB">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="nB"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="mC">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mC"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="nC">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="nC"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MAT_Multiply_load_mat"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MAT_Multiply_load_mat.1"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str1"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i15.i10.i5"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.select.i32000"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str2"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i64P"/></StgValue>
</bind>
</comp>

<comp id="100" class="1004" name="arrayA_alloca_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="32000" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="arrayA/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="arrayB_alloca_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="32000" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="arrayB/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="arrayC_alloca_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="arrayC/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="nC_read_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="32" slack="0"/>
<pin id="114" dir="0" index="1" bw="32" slack="0"/>
<pin id="115" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="nC_read/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="mC_read_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="32" slack="0"/>
<pin id="120" dir="0" index="1" bw="32" slack="0"/>
<pin id="121" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mC_read/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="nB_read_read_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="32" slack="0"/>
<pin id="126" dir="0" index="1" bw="32" slack="0"/>
<pin id="127" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="nB_read/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="mB_read_read_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="32" slack="0"/>
<pin id="132" dir="0" index="1" bw="32" slack="0"/>
<pin id="133" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mB_read/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="nA_read_read_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="32" slack="0"/>
<pin id="138" dir="0" index="1" bw="32" slack="0"/>
<pin id="139" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="nA_read/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="mA_read_read_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="32" slack="0"/>
<pin id="144" dir="0" index="1" bw="32" slack="0"/>
<pin id="145" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mA_read/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="stg_197_write_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="0" slack="0"/>
<pin id="150" dir="0" index="1" bw="64" slack="0"/>
<pin id="151" dir="0" index="2" bw="64" slack="0"/>
<pin id="152" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_197/23 "/>
</bind>
</comp>

<comp id="155" class="1004" name="arrayA_addr_gep_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="32000" slack="2147483647"/>
<pin id="157" dir="0" index="1" bw="1" slack="0"/>
<pin id="158" dir="0" index="2" bw="10" slack="0"/>
<pin id="159" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arrayA_addr/3 "/>
</bind>
</comp>

<comp id="161" class="1004" name="grp_access_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="10" slack="0"/>
<pin id="163" dir="0" index="1" bw="32000" slack="2147483647"/>
<pin id="164" dir="1" index="2" bw="32000" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arrayA_load/3 "/>
</bind>
</comp>

<comp id="166" class="1004" name="arrayB_addr_gep_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="32000" slack="2147483647"/>
<pin id="168" dir="0" index="1" bw="1" slack="0"/>
<pin id="169" dir="0" index="2" bw="10" slack="0"/>
<pin id="170" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arrayB_addr/3 "/>
</bind>
</comp>

<comp id="172" class="1004" name="grp_access_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="10" slack="0"/>
<pin id="174" dir="0" index="1" bw="32000" slack="2147483647"/>
<pin id="175" dir="1" index="2" bw="32000" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arrayB_load/3 "/>
</bind>
</comp>

<comp id="177" class="1004" name="arrayC_addr_gep_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="179" dir="0" index="1" bw="1" slack="0"/>
<pin id="180" dir="0" index="2" bw="20" slack="0"/>
<pin id="181" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arrayC_addr/5 "/>
</bind>
</comp>

<comp id="183" class="1004" name="grp_access_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="20" slack="0"/>
<pin id="185" dir="0" index="1" bw="64" slack="0"/>
<pin id="186" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="stg_88/5 arrayC_load_1/13 stg_153/16 arrayC_load/20 "/>
</bind>
</comp>

<comp id="189" class="1004" name="arrayC_addr_1_gep_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="191" dir="0" index="1" bw="1" slack="0"/>
<pin id="192" dir="0" index="2" bw="20" slack="0"/>
<pin id="193" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arrayC_addr_1/20 "/>
</bind>
</comp>

<comp id="197" class="1005" name="indvar_flatten_reg_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="20" slack="1"/>
<pin id="199" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="201" class="1004" name="indvar_flatten_phi_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="1" slack="1"/>
<pin id="203" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="204" dir="0" index="2" bw="20" slack="0"/>
<pin id="205" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="206" dir="1" index="4" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/3 "/>
</bind>
</comp>

<comp id="208" class="1005" name="i_reg_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="10" slack="1"/>
<pin id="210" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="212" class="1004" name="i_phi_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="1" slack="1"/>
<pin id="214" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="215" dir="0" index="2" bw="10" slack="0"/>
<pin id="216" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="217" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/3 "/>
</bind>
</comp>

<comp id="219" class="1005" name="j_reg_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="10" slack="1"/>
<pin id="221" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="223" class="1004" name="j_phi_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="1" slack="1"/>
<pin id="225" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="226" dir="0" index="2" bw="10" slack="1"/>
<pin id="227" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="228" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="230" class="1005" name="k_reg_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="10" slack="1"/>
<pin id="232" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="k (phireg) "/>
</bind>
</comp>

<comp id="234" class="1004" name="k_phi_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="1" slack="1"/>
<pin id="236" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="237" dir="0" index="2" bw="10" slack="0"/>
<pin id="238" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="239" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k/7 "/>
</bind>
</comp>

<comp id="241" class="1005" name="indvar_flatten1_reg_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="20" slack="1"/>
<pin id="243" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten1 (phireg) "/>
</bind>
</comp>

<comp id="245" class="1004" name="indvar_flatten1_phi_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="20" slack="0"/>
<pin id="247" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="248" dir="0" index="2" bw="1" slack="1"/>
<pin id="249" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="250" dir="1" index="4" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten1/19 "/>
</bind>
</comp>

<comp id="252" class="1005" name="i_1_reg_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="10" slack="1"/>
<pin id="254" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="i_1 (phireg) "/>
</bind>
</comp>

<comp id="256" class="1004" name="i_1_phi_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="10" slack="0"/>
<pin id="258" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="259" dir="0" index="2" bw="1" slack="1"/>
<pin id="260" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="261" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_1/19 "/>
</bind>
</comp>

<comp id="263" class="1005" name="j_1_reg_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="10" slack="1"/>
<pin id="265" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="j_1 (phireg) "/>
</bind>
</comp>

<comp id="267" class="1004" name="j_1_phi_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="10" slack="0"/>
<pin id="269" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="270" dir="0" index="2" bw="1" slack="1"/>
<pin id="271" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="272" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_1/19 "/>
</bind>
</comp>

<comp id="275" class="1004" name="grp_MAT_Multiply_load_mat_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="0" slack="0"/>
<pin id="277" dir="0" index="1" bw="32" slack="0"/>
<pin id="278" dir="0" index="2" bw="32000" slack="0"/>
<pin id="279" dir="0" index="3" bw="32" slack="0"/>
<pin id="280" dir="0" index="4" bw="32" slack="0"/>
<pin id="281" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="stg_53/1 "/>
</bind>
</comp>

<comp id="287" class="1004" name="grp_MAT_Multiply_load_mat_1_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="0" slack="0"/>
<pin id="289" dir="0" index="1" bw="32" slack="0"/>
<pin id="290" dir="0" index="2" bw="32000" slack="0"/>
<pin id="291" dir="0" index="3" bw="32" slack="0"/>
<pin id="292" dir="0" index="4" bw="32" slack="0"/>
<pin id="293" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="stg_54/1 "/>
</bind>
</comp>

<comp id="299" class="1004" name="grp_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="15" slack="0"/>
<pin id="301" dir="0" index="1" bw="15" slack="0"/>
<pin id="302" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_22/7 tmp_37/8 "/>
</bind>
</comp>

<comp id="303" class="1004" name="grp_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="15" slack="0"/>
<pin id="305" dir="0" index="1" bw="15" slack="0"/>
<pin id="306" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_24/7 tmp_39/8 "/>
</bind>
</comp>

<comp id="307" class="1004" name="grp_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="11" slack="0"/>
<pin id="309" dir="0" index="1" bw="15" slack="0"/>
<pin id="310" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_25/7 tmp_40/8 "/>
</bind>
</comp>

<comp id="312" class="1004" name="grp_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="15" slack="0"/>
<pin id="314" dir="0" index="1" bw="15" slack="0"/>
<pin id="315" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_26/7 tmp_41/8 "/>
</bind>
</comp>

<comp id="316" class="1004" name="grp_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="1" slack="0"/>
<pin id="318" dir="0" index="1" bw="15" slack="0"/>
<pin id="319" dir="0" index="2" bw="15" slack="0"/>
<pin id="320" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_27/7 tmp_42/8 "/>
</bind>
</comp>

<comp id="324" class="1004" name="grp_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="1" slack="0"/>
<pin id="326" dir="0" index="1" bw="15" slack="0"/>
<pin id="327" dir="0" index="2" bw="15" slack="0"/>
<pin id="328" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_29/7 tmp_44/8 "/>
</bind>
</comp>

<comp id="331" class="1004" name="grp_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="11" slack="0"/>
<pin id="333" dir="0" index="1" bw="15" slack="0"/>
<pin id="334" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_30/7 tmp_45/8 "/>
</bind>
</comp>

<comp id="337" class="1004" name="tmp_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="32" slack="0"/>
<pin id="339" dir="0" index="1" bw="32" slack="0"/>
<pin id="340" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="343" class="1004" name="tmp_7_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="32" slack="0"/>
<pin id="345" dir="0" index="1" bw="32" slack="0"/>
<pin id="346" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_7/1 "/>
</bind>
</comp>

<comp id="349" class="1004" name="tmp_9_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="32" slack="0"/>
<pin id="351" dir="0" index="1" bw="32" slack="0"/>
<pin id="352" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_9/1 "/>
</bind>
</comp>

<comp id="355" class="1004" name="tmp1_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="1" slack="0"/>
<pin id="357" dir="0" index="1" bw="1" slack="0"/>
<pin id="358" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp1/1 "/>
</bind>
</comp>

<comp id="361" class="1004" name="tmp_s_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="1" slack="0"/>
<pin id="363" dir="0" index="1" bw="1" slack="0"/>
<pin id="364" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="367" class="1004" name="exitcond_flatten_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="20" slack="0"/>
<pin id="369" dir="0" index="1" bw="20" slack="0"/>
<pin id="370" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten/3 "/>
</bind>
</comp>

<comp id="373" class="1004" name="indvar_flatten_next_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="20" slack="0"/>
<pin id="375" dir="0" index="1" bw="1" slack="0"/>
<pin id="376" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next/3 "/>
</bind>
</comp>

<comp id="379" class="1004" name="exitcond_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="10" slack="0"/>
<pin id="381" dir="0" index="1" bw="10" slack="0"/>
<pin id="382" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/3 "/>
</bind>
</comp>

<comp id="385" class="1004" name="j_mid2_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="1" slack="0"/>
<pin id="387" dir="0" index="1" bw="10" slack="0"/>
<pin id="388" dir="0" index="2" bw="10" slack="0"/>
<pin id="389" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="j_mid2/3 "/>
</bind>
</comp>

<comp id="393" class="1004" name="i_s_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="10" slack="0"/>
<pin id="395" dir="0" index="1" bw="1" slack="0"/>
<pin id="396" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_s/3 "/>
</bind>
</comp>

<comp id="399" class="1004" name="i_mid2_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="1" slack="0"/>
<pin id="401" dir="0" index="1" bw="10" slack="0"/>
<pin id="402" dir="0" index="2" bw="10" slack="0"/>
<pin id="403" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="i_mid2/3 "/>
</bind>
</comp>

<comp id="407" class="1004" name="tmp_1_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="10" slack="0"/>
<pin id="409" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_1/3 "/>
</bind>
</comp>

<comp id="412" class="1004" name="tmp_6_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="10" slack="0"/>
<pin id="414" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_6/3 "/>
</bind>
</comp>

<comp id="417" class="1004" name="i_cast8_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="10" slack="1"/>
<pin id="419" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast8/4 "/>
</bind>
</comp>

<comp id="420" class="1004" name="tmp_2_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="32" slack="0"/>
<pin id="422" dir="0" index="1" bw="32" slack="3"/>
<pin id="423" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_2/4 "/>
</bind>
</comp>

<comp id="425" class="1004" name="j_cast7_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="10" slack="1"/>
<pin id="427" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_cast7/4 "/>
</bind>
</comp>

<comp id="428" class="1004" name="tmp_5_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="32" slack="0"/>
<pin id="430" dir="0" index="1" bw="32" slack="3"/>
<pin id="431" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_5/4 "/>
</bind>
</comp>

<comp id="433" class="1004" name="tmp_10_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="1" slack="0"/>
<pin id="435" dir="0" index="1" bw="1" slack="0"/>
<pin id="436" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_10/4 "/>
</bind>
</comp>

<comp id="439" class="1004" name="i_cast8_cast_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="10" slack="2"/>
<pin id="441" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast8_cast/5 "/>
</bind>
</comp>

<comp id="442" class="1004" name="j_cast7_cast_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="10" slack="2"/>
<pin id="444" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_cast7_cast/5 "/>
</bind>
</comp>

<comp id="445" class="1004" name="tmp_8_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="20" slack="0"/>
<pin id="447" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_8/5 "/>
</bind>
</comp>

<comp id="449" class="1004" name="exitcond2_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="10" slack="0"/>
<pin id="451" dir="0" index="1" bw="10" slack="0"/>
<pin id="452" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/7 "/>
</bind>
</comp>

<comp id="455" class="1004" name="k_1_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="10" slack="0"/>
<pin id="457" dir="0" index="1" bw="1" slack="0"/>
<pin id="458" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_1/7 "/>
</bind>
</comp>

<comp id="461" class="1004" name="k_cast6_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="10" slack="0"/>
<pin id="463" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="k_cast6/7 "/>
</bind>
</comp>

<comp id="465" class="1004" name="tmp_16_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="32" slack="0"/>
<pin id="467" dir="0" index="1" bw="32" slack="6"/>
<pin id="468" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_16/7 "/>
</bind>
</comp>

<comp id="470" class="1004" name="tmp_17_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="15" slack="0"/>
<pin id="472" dir="0" index="1" bw="10" slack="0"/>
<pin id="473" dir="0" index="2" bw="1" slack="0"/>
<pin id="474" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_17/7 "/>
</bind>
</comp>

<comp id="483" class="1004" name="tmp_18_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="15" slack="0"/>
<pin id="485" dir="0" index="1" bw="15" slack="0"/>
<pin id="486" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_18/7 "/>
</bind>
</comp>

<comp id="492" class="1004" name="tmp_23_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="32000" slack="0"/>
<pin id="494" dir="0" index="1" bw="32000" slack="1"/>
<pin id="495" dir="0" index="2" bw="16" slack="0"/>
<pin id="496" dir="0" index="3" bw="1" slack="0"/>
<pin id="497" dir="1" index="4" bw="32000" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_23/7 "/>
</bind>
</comp>

<comp id="501" class="1004" name="tmp_28_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="1" slack="0"/>
<pin id="503" dir="0" index="1" bw="32000" slack="0"/>
<pin id="504" dir="0" index="2" bw="32000" slack="1"/>
<pin id="505" dir="1" index="3" bw="32000" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_28/7 "/>
</bind>
</comp>

<comp id="508" class="1004" name="tmp_31_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="15" slack="0"/>
<pin id="510" dir="1" index="1" bw="32000" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_31/7 "/>
</bind>
</comp>

<comp id="512" class="1004" name="tmp_32_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="15" slack="0"/>
<pin id="514" dir="1" index="1" bw="32000" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_32/7 "/>
</bind>
</comp>

<comp id="516" class="1004" name="grp_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="32000" slack="0"/>
<pin id="518" dir="0" index="1" bw="15" slack="0"/>
<pin id="519" dir="1" index="2" bw="32000" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="tmp_33/7 "/>
</bind>
</comp>

<comp id="522" class="1004" name="tmp_34_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="1" slack="0"/>
<pin id="524" dir="0" index="1" bw="15" slack="0"/>
<pin id="525" dir="1" index="2" bw="32000" slack="1"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="tmp_34/7 "/>
</bind>
</comp>

<comp id="528" class="1004" name="tmp_35_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="32000" slack="0"/>
<pin id="530" dir="0" index="1" bw="32000" slack="1"/>
<pin id="531" dir="1" index="2" bw="32000" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_35/8 "/>
</bind>
</comp>

<comp id="533" class="1004" name="tmp_36_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="32000" slack="0"/>
<pin id="535" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_36/8 "/>
</bind>
</comp>

<comp id="537" class="1004" name="tmp_38_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="32000" slack="0"/>
<pin id="539" dir="0" index="1" bw="32000" slack="2"/>
<pin id="540" dir="0" index="2" bw="16" slack="0"/>
<pin id="541" dir="0" index="3" bw="1" slack="0"/>
<pin id="542" dir="1" index="4" bw="32000" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_38/8 "/>
</bind>
</comp>

<comp id="546" class="1004" name="tmp_43_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="1" slack="0"/>
<pin id="548" dir="0" index="1" bw="32000" slack="0"/>
<pin id="549" dir="0" index="2" bw="32000" slack="2"/>
<pin id="550" dir="1" index="3" bw="32000" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_43/8 "/>
</bind>
</comp>

<comp id="553" class="1004" name="tmp_46_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="15" slack="0"/>
<pin id="555" dir="1" index="1" bw="32000" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_46/8 "/>
</bind>
</comp>

<comp id="557" class="1004" name="tmp_47_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="15" slack="0"/>
<pin id="559" dir="1" index="1" bw="32000" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_47/8 "/>
</bind>
</comp>

<comp id="561" class="1004" name="grp_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="32000" slack="0"/>
<pin id="563" dir="0" index="1" bw="15" slack="0"/>
<pin id="564" dir="1" index="2" bw="32000" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="tmp_48/8 "/>
</bind>
</comp>

<comp id="567" class="1004" name="tmp_49_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="1" slack="0"/>
<pin id="569" dir="0" index="1" bw="15" slack="0"/>
<pin id="570" dir="1" index="2" bw="32000" slack="1"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="tmp_49/8 "/>
</bind>
</comp>

<comp id="573" class="1004" name="tmp_50_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="32000" slack="0"/>
<pin id="575" dir="0" index="1" bw="32000" slack="1"/>
<pin id="576" dir="1" index="2" bw="32000" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_50/9 "/>
</bind>
</comp>

<comp id="578" class="1004" name="tmp_51_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="32000" slack="0"/>
<pin id="580" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_51/9 "/>
</bind>
</comp>

<comp id="582" class="1004" name="grp_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="32" slack="1"/>
<pin id="584" dir="0" index="1" bw="32" slack="2"/>
<pin id="585" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_19/10 "/>
</bind>
</comp>

<comp id="586" class="1004" name="tmp_20_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="32" slack="1"/>
<pin id="588" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_20/16 "/>
</bind>
</comp>

<comp id="589" class="1004" name="tmp_21_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="64" slack="0"/>
<pin id="591" dir="0" index="1" bw="32" slack="0"/>
<pin id="592" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_21/16 "/>
</bind>
</comp>

<comp id="596" class="1004" name="j_2_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="10" slack="5"/>
<pin id="598" dir="0" index="1" bw="1" slack="0"/>
<pin id="599" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_2/18 "/>
</bind>
</comp>

<comp id="601" class="1004" name="exitcond_flatten1_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="20" slack="0"/>
<pin id="603" dir="0" index="1" bw="20" slack="0"/>
<pin id="604" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten1/19 "/>
</bind>
</comp>

<comp id="607" class="1004" name="indvar_flatten_next1_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="20" slack="0"/>
<pin id="609" dir="0" index="1" bw="1" slack="0"/>
<pin id="610" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next1/19 "/>
</bind>
</comp>

<comp id="613" class="1004" name="exitcond1_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="10" slack="0"/>
<pin id="615" dir="0" index="1" bw="10" slack="0"/>
<pin id="616" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/19 "/>
</bind>
</comp>

<comp id="619" class="1004" name="j_1_mid2_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="1" slack="0"/>
<pin id="621" dir="0" index="1" bw="10" slack="0"/>
<pin id="622" dir="0" index="2" bw="10" slack="0"/>
<pin id="623" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="j_1_mid2/19 "/>
</bind>
</comp>

<comp id="627" class="1004" name="i_2_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="10" slack="0"/>
<pin id="629" dir="0" index="1" bw="1" slack="0"/>
<pin id="630" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2/19 "/>
</bind>
</comp>

<comp id="633" class="1004" name="i_1_mid2_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="1" slack="0"/>
<pin id="635" dir="0" index="1" bw="10" slack="0"/>
<pin id="636" dir="0" index="2" bw="10" slack="0"/>
<pin id="637" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="i_1_mid2/19 "/>
</bind>
</comp>

<comp id="641" class="1004" name="i_1_cast4_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="10" slack="0"/>
<pin id="643" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_1_cast4/19 "/>
</bind>
</comp>

<comp id="645" class="1004" name="tmp_3_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="32" slack="0"/>
<pin id="647" dir="0" index="1" bw="32" slack="3"/>
<pin id="648" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_3/19 "/>
</bind>
</comp>

<comp id="650" class="1004" name="j_1_cast2_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="10" slack="0"/>
<pin id="652" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_1_cast2/19 "/>
</bind>
</comp>

<comp id="654" class="1004" name="tmp_12_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="32" slack="0"/>
<pin id="656" dir="0" index="1" bw="32" slack="3"/>
<pin id="657" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_12/19 "/>
</bind>
</comp>

<comp id="659" class="1004" name="tmp_13_fu_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="1" slack="0"/>
<pin id="661" dir="0" index="1" bw="1" slack="0"/>
<pin id="662" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_13/19 "/>
</bind>
</comp>

<comp id="665" class="1004" name="j_3_fu_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="10" slack="0"/>
<pin id="667" dir="0" index="1" bw="1" slack="0"/>
<pin id="668" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_3/19 "/>
</bind>
</comp>

<comp id="671" class="1004" name="i_1_cast4_cast_fu_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="10" slack="1"/>
<pin id="673" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_1_cast4_cast/20 "/>
</bind>
</comp>

<comp id="674" class="1004" name="j_1_cast2_cast_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="10" slack="1"/>
<pin id="676" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_1_cast2_cast/20 "/>
</bind>
</comp>

<comp id="677" class="1004" name="tmp_14_fu_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="20" slack="0"/>
<pin id="679" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_14/20 "/>
</bind>
</comp>

<comp id="681" class="1007" name="grp_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="10" slack="0"/>
<pin id="683" dir="0" index="1" bw="11" slack="0"/>
<pin id="684" dir="0" index="2" bw="10" slack="0"/>
<pin id="685" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="p_addr/20 p_addr3/20 "/>
</bind>
</comp>

<comp id="690" class="1007" name="grp_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="10" slack="0"/>
<pin id="692" dir="0" index="1" bw="11" slack="0"/>
<pin id="693" dir="0" index="2" bw="10" slack="0"/>
<pin id="694" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="p_addr1/5 p_addr2/5 "/>
</bind>
</comp>

<comp id="699" class="1005" name="nC_read_reg_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="32" slack="1"/>
<pin id="701" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="nC_read "/>
</bind>
</comp>

<comp id="706" class="1005" name="mC_read_reg_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="32" slack="1"/>
<pin id="708" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mC_read "/>
</bind>
</comp>

<comp id="713" class="1005" name="mB_read_reg_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="32" slack="1"/>
<pin id="715" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mB_read "/>
</bind>
</comp>

<comp id="723" class="1005" name="exitcond_flatten_reg_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="1" slack="1"/>
<pin id="725" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten "/>
</bind>
</comp>

<comp id="727" class="1005" name="indvar_flatten_next_reg_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="20" slack="0"/>
<pin id="729" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next "/>
</bind>
</comp>

<comp id="732" class="1005" name="j_mid2_reg_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="10" slack="1"/>
<pin id="734" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="j_mid2 "/>
</bind>
</comp>

<comp id="739" class="1005" name="i_mid2_reg_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="10" slack="0"/>
<pin id="741" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i_mid2 "/>
</bind>
</comp>

<comp id="746" class="1005" name="arrayA_addr_reg_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="10" slack="1"/>
<pin id="748" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="arrayA_addr "/>
</bind>
</comp>

<comp id="751" class="1005" name="arrayB_addr_reg_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="10" slack="1"/>
<pin id="753" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="arrayB_addr "/>
</bind>
</comp>

<comp id="756" class="1005" name="tmp_10_reg_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="1" slack="3"/>
<pin id="758" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_10 "/>
</bind>
</comp>

<comp id="760" class="1005" name="arrayC_addr_reg_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="20" slack="1"/>
<pin id="762" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="arrayC_addr "/>
</bind>
</comp>

<comp id="765" class="1005" name="arrayA_load_reg_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="32000" slack="1"/>
<pin id="767" dir="1" index="1" bw="32000" slack="1"/>
</pin_list>
<bind>
<opset="arrayA_load "/>
</bind>
</comp>

<comp id="771" class="1005" name="arrayB_load_reg_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="32000" slack="2"/>
<pin id="773" dir="1" index="1" bw="32000" slack="2"/>
</pin_list>
<bind>
<opset="arrayB_load "/>
</bind>
</comp>

<comp id="777" class="1005" name="exitcond2_reg_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="1" slack="1"/>
<pin id="779" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond2 "/>
</bind>
</comp>

<comp id="781" class="1005" name="k_1_reg_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="10" slack="0"/>
<pin id="783" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="k_1 "/>
</bind>
</comp>

<comp id="786" class="1005" name="tmp_16_reg_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="1" slack="1"/>
<pin id="788" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_16 "/>
</bind>
</comp>

<comp id="790" class="1005" name="tmp_17_reg_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="15" slack="1"/>
<pin id="792" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="tmp_17 "/>
</bind>
</comp>

<comp id="799" class="1005" name="tmp_18_reg_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="15" slack="1"/>
<pin id="801" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="tmp_18 "/>
</bind>
</comp>

<comp id="806" class="1005" name="tmp_28_reg_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="32000" slack="1"/>
<pin id="808" dir="1" index="1" bw="32000" slack="1"/>
</pin_list>
<bind>
<opset="tmp_28 "/>
</bind>
</comp>

<comp id="811" class="1005" name="tmp_31_reg_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="32000" slack="1"/>
<pin id="813" dir="1" index="1" bw="32000" slack="1"/>
</pin_list>
<bind>
<opset="tmp_31 "/>
</bind>
</comp>

<comp id="816" class="1005" name="tmp_34_reg_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="32000" slack="1"/>
<pin id="818" dir="1" index="1" bw="32000" slack="1"/>
</pin_list>
<bind>
<opset="tmp_34 "/>
</bind>
</comp>

<comp id="821" class="1005" name="tmp_36_reg_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="32" slack="2"/>
<pin id="823" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_36 "/>
</bind>
</comp>

<comp id="826" class="1005" name="tmp_43_reg_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="32000" slack="1"/>
<pin id="828" dir="1" index="1" bw="32000" slack="1"/>
</pin_list>
<bind>
<opset="tmp_43 "/>
</bind>
</comp>

<comp id="831" class="1005" name="tmp_46_reg_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="32000" slack="1"/>
<pin id="833" dir="1" index="1" bw="32000" slack="1"/>
</pin_list>
<bind>
<opset="tmp_46 "/>
</bind>
</comp>

<comp id="836" class="1005" name="tmp_49_reg_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="32000" slack="1"/>
<pin id="838" dir="1" index="1" bw="32000" slack="1"/>
</pin_list>
<bind>
<opset="tmp_49 "/>
</bind>
</comp>

<comp id="841" class="1005" name="tmp_51_reg_841">
<pin_list>
<pin id="842" dir="0" index="0" bw="32" slack="1"/>
<pin id="843" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_51 "/>
</bind>
</comp>

<comp id="846" class="1005" name="tmp_19_reg_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="32" slack="1"/>
<pin id="848" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_19 "/>
</bind>
</comp>

<comp id="851" class="1005" name="tmp_21_reg_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="64" slack="1"/>
<pin id="853" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_21 "/>
</bind>
</comp>

<comp id="856" class="1005" name="j_2_reg_856">
<pin_list>
<pin id="857" dir="0" index="0" bw="10" slack="1"/>
<pin id="858" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="j_2 "/>
</bind>
</comp>

<comp id="861" class="1005" name="exitcond_flatten1_reg_861">
<pin_list>
<pin id="862" dir="0" index="0" bw="1" slack="1"/>
<pin id="863" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten1 "/>
</bind>
</comp>

<comp id="865" class="1005" name="indvar_flatten_next1_reg_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="20" slack="0"/>
<pin id="867" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next1 "/>
</bind>
</comp>

<comp id="870" class="1005" name="j_1_mid2_reg_870">
<pin_list>
<pin id="871" dir="0" index="0" bw="10" slack="1"/>
<pin id="872" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="j_1_mid2 "/>
</bind>
</comp>

<comp id="875" class="1005" name="i_1_mid2_reg_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="10" slack="0"/>
<pin id="877" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i_1_mid2 "/>
</bind>
</comp>

<comp id="881" class="1005" name="tmp_13_reg_881">
<pin_list>
<pin id="882" dir="0" index="0" bw="1" slack="1"/>
<pin id="883" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_13 "/>
</bind>
</comp>

<comp id="885" class="1005" name="j_3_reg_885">
<pin_list>
<pin id="886" dir="0" index="0" bw="10" slack="0"/>
<pin id="887" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="j_3 "/>
</bind>
</comp>

<comp id="890" class="1005" name="arrayC_addr_1_reg_890">
<pin_list>
<pin id="891" dir="0" index="0" bw="20" slack="1"/>
<pin id="892" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="arrayC_addr_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="103"><net_src comp="26" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="26" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="26" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="116"><net_src comp="24" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="16" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="122"><net_src comp="24" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="14" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="24" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="12" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="24" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="10" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="140"><net_src comp="24" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="8" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="146"><net_src comp="24" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="6" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="153"><net_src comp="98" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="154"><net_src comp="4" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="160"><net_src comp="54" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="165"><net_src comp="155" pin="3"/><net_sink comp="161" pin=0"/></net>

<net id="171"><net_src comp="54" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="176"><net_src comp="166" pin="3"/><net_sink comp="172" pin=0"/></net>

<net id="182"><net_src comp="54" pin="0"/><net_sink comp="177" pin=1"/></net>

<net id="187"><net_src comp="54" pin="0"/><net_sink comp="183" pin=1"/></net>

<net id="188"><net_src comp="177" pin="3"/><net_sink comp="183" pin=0"/></net>

<net id="194"><net_src comp="54" pin="0"/><net_sink comp="189" pin=1"/></net>

<net id="195"><net_src comp="183" pin="2"/><net_sink comp="148" pin=2"/></net>

<net id="196"><net_src comp="189" pin="3"/><net_sink comp="183" pin=0"/></net>

<net id="200"><net_src comp="42" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="207"><net_src comp="197" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="211"><net_src comp="44" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="218"><net_src comp="208" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="222"><net_src comp="44" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="229"><net_src comp="219" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="233"><net_src comp="44" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="240"><net_src comp="230" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="244"><net_src comp="42" pin="0"/><net_sink comp="241" pin=0"/></net>

<net id="251"><net_src comp="241" pin="1"/><net_sink comp="245" pin=2"/></net>

<net id="255"><net_src comp="44" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="262"><net_src comp="252" pin="1"/><net_sink comp="256" pin=2"/></net>

<net id="266"><net_src comp="44" pin="0"/><net_sink comp="263" pin=0"/></net>

<net id="273"><net_src comp="263" pin="1"/><net_sink comp="267" pin=2"/></net>

<net id="282"><net_src comp="38" pin="0"/><net_sink comp="275" pin=0"/></net>

<net id="283"><net_src comp="0" pin="0"/><net_sink comp="275" pin=1"/></net>

<net id="284"><net_src comp="100" pin="1"/><net_sink comp="275" pin=2"/></net>

<net id="285"><net_src comp="118" pin="2"/><net_sink comp="275" pin=3"/></net>

<net id="286"><net_src comp="130" pin="2"/><net_sink comp="275" pin=4"/></net>

<net id="294"><net_src comp="40" pin="0"/><net_sink comp="287" pin=0"/></net>

<net id="295"><net_src comp="2" pin="0"/><net_sink comp="287" pin=1"/></net>

<net id="296"><net_src comp="104" pin="1"/><net_sink comp="287" pin=2"/></net>

<net id="297"><net_src comp="130" pin="2"/><net_sink comp="287" pin=3"/></net>

<net id="298"><net_src comp="112" pin="2"/><net_sink comp="287" pin=4"/></net>

<net id="311"><net_src comp="80" pin="0"/><net_sink comp="307" pin=0"/></net>

<net id="321"><net_src comp="299" pin="2"/><net_sink comp="316" pin=0"/></net>

<net id="322"><net_src comp="303" pin="2"/><net_sink comp="316" pin=1"/></net>

<net id="323"><net_src comp="312" pin="2"/><net_sink comp="316" pin=2"/></net>

<net id="329"><net_src comp="299" pin="2"/><net_sink comp="324" pin=0"/></net>

<net id="330"><net_src comp="307" pin="2"/><net_sink comp="324" pin=1"/></net>

<net id="335"><net_src comp="80" pin="0"/><net_sink comp="331" pin=0"/></net>

<net id="336"><net_src comp="316" pin="3"/><net_sink comp="331" pin=1"/></net>

<net id="341"><net_src comp="136" pin="2"/><net_sink comp="337" pin=0"/></net>

<net id="342"><net_src comp="130" pin="2"/><net_sink comp="337" pin=1"/></net>

<net id="347"><net_src comp="142" pin="2"/><net_sink comp="343" pin=0"/></net>

<net id="348"><net_src comp="118" pin="2"/><net_sink comp="343" pin=1"/></net>

<net id="353"><net_src comp="124" pin="2"/><net_sink comp="349" pin=0"/></net>

<net id="354"><net_src comp="112" pin="2"/><net_sink comp="349" pin=1"/></net>

<net id="359"><net_src comp="343" pin="2"/><net_sink comp="355" pin=0"/></net>

<net id="360"><net_src comp="349" pin="2"/><net_sink comp="355" pin=1"/></net>

<net id="365"><net_src comp="355" pin="2"/><net_sink comp="361" pin=0"/></net>

<net id="366"><net_src comp="337" pin="2"/><net_sink comp="361" pin=1"/></net>

<net id="371"><net_src comp="201" pin="4"/><net_sink comp="367" pin=0"/></net>

<net id="372"><net_src comp="46" pin="0"/><net_sink comp="367" pin=1"/></net>

<net id="377"><net_src comp="201" pin="4"/><net_sink comp="373" pin=0"/></net>

<net id="378"><net_src comp="48" pin="0"/><net_sink comp="373" pin=1"/></net>

<net id="383"><net_src comp="223" pin="4"/><net_sink comp="379" pin=0"/></net>

<net id="384"><net_src comp="50" pin="0"/><net_sink comp="379" pin=1"/></net>

<net id="390"><net_src comp="379" pin="2"/><net_sink comp="385" pin=0"/></net>

<net id="391"><net_src comp="44" pin="0"/><net_sink comp="385" pin=1"/></net>

<net id="392"><net_src comp="223" pin="4"/><net_sink comp="385" pin=2"/></net>

<net id="397"><net_src comp="212" pin="4"/><net_sink comp="393" pin=0"/></net>

<net id="398"><net_src comp="52" pin="0"/><net_sink comp="393" pin=1"/></net>

<net id="404"><net_src comp="379" pin="2"/><net_sink comp="399" pin=0"/></net>

<net id="405"><net_src comp="393" pin="2"/><net_sink comp="399" pin=1"/></net>

<net id="406"><net_src comp="212" pin="4"/><net_sink comp="399" pin=2"/></net>

<net id="410"><net_src comp="399" pin="3"/><net_sink comp="407" pin=0"/></net>

<net id="411"><net_src comp="407" pin="1"/><net_sink comp="155" pin=2"/></net>

<net id="415"><net_src comp="385" pin="3"/><net_sink comp="412" pin=0"/></net>

<net id="416"><net_src comp="412" pin="1"/><net_sink comp="166" pin=2"/></net>

<net id="424"><net_src comp="417" pin="1"/><net_sink comp="420" pin=0"/></net>

<net id="432"><net_src comp="425" pin="1"/><net_sink comp="428" pin=0"/></net>

<net id="437"><net_src comp="420" pin="2"/><net_sink comp="433" pin=0"/></net>

<net id="438"><net_src comp="428" pin="2"/><net_sink comp="433" pin=1"/></net>

<net id="448"><net_src comp="445" pin="1"/><net_sink comp="177" pin=2"/></net>

<net id="453"><net_src comp="234" pin="4"/><net_sink comp="449" pin=0"/></net>

<net id="454"><net_src comp="50" pin="0"/><net_sink comp="449" pin=1"/></net>

<net id="459"><net_src comp="234" pin="4"/><net_sink comp="455" pin=0"/></net>

<net id="460"><net_src comp="52" pin="0"/><net_sink comp="455" pin=1"/></net>

<net id="464"><net_src comp="234" pin="4"/><net_sink comp="461" pin=0"/></net>

<net id="469"><net_src comp="461" pin="1"/><net_sink comp="465" pin=0"/></net>

<net id="475"><net_src comp="70" pin="0"/><net_sink comp="470" pin=0"/></net>

<net id="476"><net_src comp="234" pin="4"/><net_sink comp="470" pin=1"/></net>

<net id="477"><net_src comp="72" pin="0"/><net_sink comp="470" pin=2"/></net>

<net id="478"><net_src comp="470" pin="3"/><net_sink comp="299" pin=0"/></net>

<net id="479"><net_src comp="470" pin="3"/><net_sink comp="303" pin=0"/></net>

<net id="480"><net_src comp="470" pin="3"/><net_sink comp="307" pin=1"/></net>

<net id="481"><net_src comp="470" pin="3"/><net_sink comp="312" pin=1"/></net>

<net id="482"><net_src comp="470" pin="3"/><net_sink comp="324" pin=2"/></net>

<net id="487"><net_src comp="470" pin="3"/><net_sink comp="483" pin=0"/></net>

<net id="488"><net_src comp="74" pin="0"/><net_sink comp="483" pin=1"/></net>

<net id="489"><net_src comp="483" pin="2"/><net_sink comp="299" pin=1"/></net>

<net id="490"><net_src comp="483" pin="2"/><net_sink comp="303" pin=1"/></net>

<net id="491"><net_src comp="483" pin="2"/><net_sink comp="312" pin=0"/></net>

<net id="498"><net_src comp="76" pin="0"/><net_sink comp="492" pin=0"/></net>

<net id="499"><net_src comp="78" pin="0"/><net_sink comp="492" pin=2"/></net>

<net id="500"><net_src comp="32" pin="0"/><net_sink comp="492" pin=3"/></net>

<net id="506"><net_src comp="299" pin="2"/><net_sink comp="501" pin=0"/></net>

<net id="507"><net_src comp="492" pin="4"/><net_sink comp="501" pin=1"/></net>

<net id="511"><net_src comp="324" pin="3"/><net_sink comp="508" pin=0"/></net>

<net id="515"><net_src comp="331" pin="2"/><net_sink comp="512" pin=0"/></net>

<net id="520"><net_src comp="501" pin="3"/><net_sink comp="516" pin=0"/></net>

<net id="521"><net_src comp="508" pin="1"/><net_sink comp="516" pin=1"/></net>

<net id="526"><net_src comp="82" pin="0"/><net_sink comp="522" pin=0"/></net>

<net id="527"><net_src comp="512" pin="1"/><net_sink comp="522" pin=1"/></net>

<net id="532"><net_src comp="516" pin="2"/><net_sink comp="528" pin=0"/></net>

<net id="536"><net_src comp="528" pin="2"/><net_sink comp="533" pin=0"/></net>

<net id="543"><net_src comp="76" pin="0"/><net_sink comp="537" pin=0"/></net>

<net id="544"><net_src comp="78" pin="0"/><net_sink comp="537" pin=2"/></net>

<net id="545"><net_src comp="32" pin="0"/><net_sink comp="537" pin=3"/></net>

<net id="551"><net_src comp="299" pin="2"/><net_sink comp="546" pin=0"/></net>

<net id="552"><net_src comp="537" pin="4"/><net_sink comp="546" pin=1"/></net>

<net id="556"><net_src comp="324" pin="3"/><net_sink comp="553" pin=0"/></net>

<net id="560"><net_src comp="331" pin="2"/><net_sink comp="557" pin=0"/></net>

<net id="565"><net_src comp="546" pin="3"/><net_sink comp="561" pin=0"/></net>

<net id="566"><net_src comp="553" pin="1"/><net_sink comp="561" pin=1"/></net>

<net id="571"><net_src comp="82" pin="0"/><net_sink comp="567" pin=0"/></net>

<net id="572"><net_src comp="557" pin="1"/><net_sink comp="567" pin=1"/></net>

<net id="577"><net_src comp="561" pin="2"/><net_sink comp="573" pin=0"/></net>

<net id="581"><net_src comp="573" pin="2"/><net_sink comp="578" pin=0"/></net>

<net id="593"><net_src comp="183" pin="2"/><net_sink comp="589" pin=0"/></net>

<net id="594"><net_src comp="586" pin="1"/><net_sink comp="589" pin=1"/></net>

<net id="595"><net_src comp="589" pin="2"/><net_sink comp="183" pin=1"/></net>

<net id="600"><net_src comp="52" pin="0"/><net_sink comp="596" pin=1"/></net>

<net id="605"><net_src comp="245" pin="4"/><net_sink comp="601" pin=0"/></net>

<net id="606"><net_src comp="46" pin="0"/><net_sink comp="601" pin=1"/></net>

<net id="611"><net_src comp="245" pin="4"/><net_sink comp="607" pin=0"/></net>

<net id="612"><net_src comp="48" pin="0"/><net_sink comp="607" pin=1"/></net>

<net id="617"><net_src comp="267" pin="4"/><net_sink comp="613" pin=0"/></net>

<net id="618"><net_src comp="50" pin="0"/><net_sink comp="613" pin=1"/></net>

<net id="624"><net_src comp="613" pin="2"/><net_sink comp="619" pin=0"/></net>

<net id="625"><net_src comp="44" pin="0"/><net_sink comp="619" pin=1"/></net>

<net id="626"><net_src comp="267" pin="4"/><net_sink comp="619" pin=2"/></net>

<net id="631"><net_src comp="256" pin="4"/><net_sink comp="627" pin=0"/></net>

<net id="632"><net_src comp="52" pin="0"/><net_sink comp="627" pin=1"/></net>

<net id="638"><net_src comp="613" pin="2"/><net_sink comp="633" pin=0"/></net>

<net id="639"><net_src comp="627" pin="2"/><net_sink comp="633" pin=1"/></net>

<net id="640"><net_src comp="256" pin="4"/><net_sink comp="633" pin=2"/></net>

<net id="644"><net_src comp="633" pin="3"/><net_sink comp="641" pin=0"/></net>

<net id="649"><net_src comp="641" pin="1"/><net_sink comp="645" pin=0"/></net>

<net id="653"><net_src comp="619" pin="3"/><net_sink comp="650" pin=0"/></net>

<net id="658"><net_src comp="650" pin="1"/><net_sink comp="654" pin=0"/></net>

<net id="663"><net_src comp="645" pin="2"/><net_sink comp="659" pin=0"/></net>

<net id="664"><net_src comp="654" pin="2"/><net_sink comp="659" pin=1"/></net>

<net id="669"><net_src comp="619" pin="3"/><net_sink comp="665" pin=0"/></net>

<net id="670"><net_src comp="52" pin="0"/><net_sink comp="665" pin=1"/></net>

<net id="680"><net_src comp="677" pin="1"/><net_sink comp="189" pin=2"/></net>

<net id="686"><net_src comp="671" pin="1"/><net_sink comp="681" pin=0"/></net>

<net id="687"><net_src comp="56" pin="0"/><net_sink comp="681" pin=1"/></net>

<net id="688"><net_src comp="674" pin="1"/><net_sink comp="681" pin=2"/></net>

<net id="689"><net_src comp="681" pin="3"/><net_sink comp="677" pin=0"/></net>

<net id="695"><net_src comp="439" pin="1"/><net_sink comp="690" pin=0"/></net>

<net id="696"><net_src comp="56" pin="0"/><net_sink comp="690" pin=1"/></net>

<net id="697"><net_src comp="442" pin="1"/><net_sink comp="690" pin=2"/></net>

<net id="698"><net_src comp="690" pin="3"/><net_sink comp="445" pin=0"/></net>

<net id="702"><net_src comp="112" pin="2"/><net_sink comp="699" pin=0"/></net>

<net id="703"><net_src comp="699" pin="1"/><net_sink comp="287" pin=4"/></net>

<net id="704"><net_src comp="699" pin="1"/><net_sink comp="428" pin=1"/></net>

<net id="705"><net_src comp="699" pin="1"/><net_sink comp="654" pin=1"/></net>

<net id="709"><net_src comp="118" pin="2"/><net_sink comp="706" pin=0"/></net>

<net id="710"><net_src comp="706" pin="1"/><net_sink comp="275" pin=3"/></net>

<net id="711"><net_src comp="706" pin="1"/><net_sink comp="420" pin=1"/></net>

<net id="712"><net_src comp="706" pin="1"/><net_sink comp="645" pin=1"/></net>

<net id="716"><net_src comp="130" pin="2"/><net_sink comp="713" pin=0"/></net>

<net id="717"><net_src comp="713" pin="1"/><net_sink comp="275" pin=4"/></net>

<net id="718"><net_src comp="713" pin="1"/><net_sink comp="287" pin=3"/></net>

<net id="719"><net_src comp="713" pin="1"/><net_sink comp="465" pin=1"/></net>

<net id="726"><net_src comp="367" pin="2"/><net_sink comp="723" pin=0"/></net>

<net id="730"><net_src comp="373" pin="2"/><net_sink comp="727" pin=0"/></net>

<net id="731"><net_src comp="727" pin="1"/><net_sink comp="201" pin=2"/></net>

<net id="735"><net_src comp="385" pin="3"/><net_sink comp="732" pin=0"/></net>

<net id="736"><net_src comp="732" pin="1"/><net_sink comp="425" pin=0"/></net>

<net id="737"><net_src comp="732" pin="1"/><net_sink comp="442" pin=0"/></net>

<net id="738"><net_src comp="732" pin="1"/><net_sink comp="596" pin=0"/></net>

<net id="742"><net_src comp="399" pin="3"/><net_sink comp="739" pin=0"/></net>

<net id="743"><net_src comp="739" pin="1"/><net_sink comp="212" pin=2"/></net>

<net id="744"><net_src comp="739" pin="1"/><net_sink comp="417" pin=0"/></net>

<net id="745"><net_src comp="739" pin="1"/><net_sink comp="439" pin=0"/></net>

<net id="749"><net_src comp="155" pin="3"/><net_sink comp="746" pin=0"/></net>

<net id="750"><net_src comp="746" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="754"><net_src comp="166" pin="3"/><net_sink comp="751" pin=0"/></net>

<net id="755"><net_src comp="751" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="759"><net_src comp="433" pin="2"/><net_sink comp="756" pin=0"/></net>

<net id="763"><net_src comp="177" pin="3"/><net_sink comp="760" pin=0"/></net>

<net id="764"><net_src comp="760" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="768"><net_src comp="161" pin="2"/><net_sink comp="765" pin=0"/></net>

<net id="769"><net_src comp="765" pin="1"/><net_sink comp="492" pin=1"/></net>

<net id="770"><net_src comp="765" pin="1"/><net_sink comp="501" pin=2"/></net>

<net id="774"><net_src comp="172" pin="2"/><net_sink comp="771" pin=0"/></net>

<net id="775"><net_src comp="771" pin="1"/><net_sink comp="537" pin=1"/></net>

<net id="776"><net_src comp="771" pin="1"/><net_sink comp="546" pin=2"/></net>

<net id="780"><net_src comp="449" pin="2"/><net_sink comp="777" pin=0"/></net>

<net id="784"><net_src comp="455" pin="2"/><net_sink comp="781" pin=0"/></net>

<net id="785"><net_src comp="781" pin="1"/><net_sink comp="234" pin=2"/></net>

<net id="789"><net_src comp="465" pin="2"/><net_sink comp="786" pin=0"/></net>

<net id="793"><net_src comp="470" pin="3"/><net_sink comp="790" pin=0"/></net>

<net id="794"><net_src comp="790" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="795"><net_src comp="790" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="796"><net_src comp="790" pin="1"/><net_sink comp="307" pin=1"/></net>

<net id="797"><net_src comp="790" pin="1"/><net_sink comp="312" pin=1"/></net>

<net id="798"><net_src comp="790" pin="1"/><net_sink comp="324" pin=2"/></net>

<net id="802"><net_src comp="483" pin="2"/><net_sink comp="799" pin=0"/></net>

<net id="803"><net_src comp="799" pin="1"/><net_sink comp="299" pin=1"/></net>

<net id="804"><net_src comp="799" pin="1"/><net_sink comp="303" pin=1"/></net>

<net id="805"><net_src comp="799" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="809"><net_src comp="501" pin="3"/><net_sink comp="806" pin=0"/></net>

<net id="810"><net_src comp="806" pin="1"/><net_sink comp="516" pin=0"/></net>

<net id="814"><net_src comp="508" pin="1"/><net_sink comp="811" pin=0"/></net>

<net id="815"><net_src comp="811" pin="1"/><net_sink comp="516" pin=1"/></net>

<net id="819"><net_src comp="522" pin="2"/><net_sink comp="816" pin=0"/></net>

<net id="820"><net_src comp="816" pin="1"/><net_sink comp="528" pin=1"/></net>

<net id="824"><net_src comp="533" pin="1"/><net_sink comp="821" pin=0"/></net>

<net id="825"><net_src comp="821" pin="1"/><net_sink comp="582" pin=1"/></net>

<net id="829"><net_src comp="546" pin="3"/><net_sink comp="826" pin=0"/></net>

<net id="830"><net_src comp="826" pin="1"/><net_sink comp="561" pin=0"/></net>

<net id="834"><net_src comp="553" pin="1"/><net_sink comp="831" pin=0"/></net>

<net id="835"><net_src comp="831" pin="1"/><net_sink comp="561" pin=1"/></net>

<net id="839"><net_src comp="567" pin="2"/><net_sink comp="836" pin=0"/></net>

<net id="840"><net_src comp="836" pin="1"/><net_sink comp="573" pin=1"/></net>

<net id="844"><net_src comp="578" pin="1"/><net_sink comp="841" pin=0"/></net>

<net id="845"><net_src comp="841" pin="1"/><net_sink comp="582" pin=0"/></net>

<net id="849"><net_src comp="582" pin="2"/><net_sink comp="846" pin=0"/></net>

<net id="850"><net_src comp="846" pin="1"/><net_sink comp="586" pin=0"/></net>

<net id="854"><net_src comp="589" pin="2"/><net_sink comp="851" pin=0"/></net>

<net id="855"><net_src comp="851" pin="1"/><net_sink comp="183" pin=1"/></net>

<net id="859"><net_src comp="596" pin="2"/><net_sink comp="856" pin=0"/></net>

<net id="860"><net_src comp="856" pin="1"/><net_sink comp="223" pin=2"/></net>

<net id="864"><net_src comp="601" pin="2"/><net_sink comp="861" pin=0"/></net>

<net id="868"><net_src comp="607" pin="2"/><net_sink comp="865" pin=0"/></net>

<net id="869"><net_src comp="865" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="873"><net_src comp="619" pin="3"/><net_sink comp="870" pin=0"/></net>

<net id="874"><net_src comp="870" pin="1"/><net_sink comp="674" pin=0"/></net>

<net id="878"><net_src comp="633" pin="3"/><net_sink comp="875" pin=0"/></net>

<net id="879"><net_src comp="875" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="880"><net_src comp="875" pin="1"/><net_sink comp="671" pin=0"/></net>

<net id="884"><net_src comp="659" pin="2"/><net_sink comp="881" pin=0"/></net>

<net id="888"><net_src comp="665" pin="2"/><net_sink comp="885" pin=0"/></net>

<net id="889"><net_src comp="885" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="893"><net_src comp="189" pin="3"/><net_sink comp="890" pin=0"/></net>

<net id="894"><net_src comp="890" pin="1"/><net_sink comp="183" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: C | {23 }
  - Chain level:
	State 1
		tmp1 : 1
		tmp_s : 1
		stg_52 : 1
		stg_53 : 1
		stg_54 : 1
	State 2
	State 3
		exitcond_flatten : 1
		indvar_flatten_next : 1
		stg_63 : 2
		exitcond : 1
		j_mid2 : 2
		i_s : 1
		i_mid2 : 2
		tmp_1 : 3
		arrayA_addr : 4
		arrayA_load : 5
		tmp_6 : 3
		arrayB_addr : 4
		arrayB_load : 5
	State 4
		tmp_2 : 1
		tmp_5 : 1
		tmp_10 : 2
	State 5
		p_addr1 : 1
		p_addr2 : 2
		tmp_8 : 3
		arrayC_addr : 4
		stg_88 : 5
	State 6
	State 7
		exitcond2 : 1
		k_1 : 1
		stg_101 : 2
		k_cast6 : 1
		tmp_16 : 2
		stg_105 : 3
		tmp_17 : 1
		tmp_18 : 2
		tmp_22 : 2
		tmp_24 : 2
		tmp_25 : 2
		tmp_26 : 2
		tmp_27 : 3
		tmp_28 : 3
		tmp_29 : 3
		tmp_30 : 4
		tmp_31 : 4
		tmp_32 : 5
		tmp_33 : 5
		tmp_34 : 6
	State 8
		tmp_35 : 1
		tmp_36 : 1
		tmp_42 : 1
		tmp_43 : 1
		tmp_44 : 1
		tmp_45 : 2
		tmp_46 : 2
		tmp_47 : 3
		tmp_48 : 3
		tmp_49 : 4
	State 9
		tmp_50 : 1
		tmp_51 : 1
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
		tmp_21 : 1
		stg_153 : 2
	State 17
		empty_9 : 1
	State 18
	State 19
		exitcond_flatten1 : 1
		indvar_flatten_next1 : 1
		stg_170 : 2
		exitcond1 : 1
		j_1_mid2 : 2
		i_2 : 1
		i_1_mid2 : 2
		i_1_cast4 : 3
		tmp_3 : 4
		j_1_cast2 : 3
		tmp_12 : 4
		tmp_13 : 5
		stg_180 : 5
		j_3 : 3
	State 20
		p_addr : 1
		p_addr3 : 2
		tmp_14 : 3
		arrayC_addr_1 : 4
		arrayC_load : 5
	State 21
	State 22
	State 23
		stg_197 : 1
		empty_12 : 1
	State 24


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------|---------|---------|---------|---------|
| Operation|           Functional Unit          |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|------------------------------------|---------|---------|---------|---------|
|   call   |  grp_MAT_Multiply_load_mat_fu_275  |    1    |  1.571  |  128217 |  316772 |
|          | grp_MAT_Multiply_load_mat_1_fu_287 |    1    |  1.571  |  32166  |  32114  |
|----------|------------------------------------|---------|---------|---------|---------|
|          |             grp_fu_516             |    0    |    0    |  32000  |  104983 |
|   lshr   |            tmp_34_fu_522           |    0    |    0    |    0    |    34   |
|          |             grp_fu_561             |    0    |    0    |  32000  |  104983 |
|          |            tmp_49_fu_567           |    0    |    0    |    0    |    34   |
|----------|------------------------------------|---------|---------|---------|---------|
|          |             tmp1_fu_355            |    0    |    0    |    0    |    1    |
|          |            tmp_s_fu_361            |    0    |    0    |    0    |    1    |
|    and   |            tmp_10_fu_433           |    0    |    0    |    0    |    1    |
|          |            tmp_35_fu_528           |    0    |    0    |    0    |  50486  |
|          |            tmp_50_fu_573           |    0    |    0    |    0    |  50486  |
|          |            tmp_13_fu_659           |    0    |    0    |    0    |    1    |
|----------|------------------------------------|---------|---------|---------|---------|
|          |             grp_fu_316             |    0    |    0    |    0    |    15   |
|          |             grp_fu_324             |    0    |    0    |    0    |    15   |
|          |            j_mid2_fu_385           |    0    |    0    |    0    |    10   |
|  select  |            i_mid2_fu_399           |    0    |    0    |    0    |    10   |
|          |            tmp_28_fu_501           |    0    |    0    |    0    |  32000  |
|          |            tmp_43_fu_546           |    0    |    0    |    0    |  32000  |
|          |           j_1_mid2_fu_619          |    0    |    0    |    0    |    10   |
|          |           i_1_mid2_fu_633          |    0    |    0    |    0    |    10   |
|----------|------------------------------------|---------|---------|---------|---------|
|          |     indvar_flatten_next_fu_373     |    0    |    0    |    0    |    20   |
|          |             i_s_fu_393             |    0    |    0    |    0    |    10   |
|          |             k_1_fu_455             |    0    |    0    |    0    |    10   |
|    add   |            tmp_21_fu_589           |    0    |    0    |    0    |    64   |
|          |             j_2_fu_596             |    0    |    0    |    0    |    10   |
|          |     indvar_flatten_next1_fu_607    |    0    |    0    |    0    |    20   |
|          |             i_2_fu_627             |    0    |    0    |    0    |    10   |
|          |             j_3_fu_665             |    0    |    0    |    0    |    10   |
|----------|------------------------------------|---------|---------|---------|---------|
|          |             grp_fu_299             |    0    |    0    |    0    |    6    |
|          |             tmp_fu_337             |    0    |    0    |    0    |    11   |
|          |            tmp_7_fu_343            |    0    |    0    |    0    |    11   |
|          |            tmp_9_fu_349            |    0    |    0    |    0    |    11   |
|          |       exitcond_flatten_fu_367      |    0    |    0    |    0    |    7    |
|          |           exitcond_fu_379          |    0    |    0    |    0    |    4    |
|   icmp   |            tmp_2_fu_420            |    0    |    0    |    0    |    11   |
|          |            tmp_5_fu_428            |    0    |    0    |    0    |    11   |
|          |          exitcond2_fu_449          |    0    |    0    |    0    |    4    |
|          |            tmp_16_fu_465           |    0    |    0    |    0    |    11   |
|          |      exitcond_flatten1_fu_601      |    0    |    0    |    0    |    7    |
|          |          exitcond1_fu_613          |    0    |    0    |    0    |    4    |
|          |            tmp_3_fu_645            |    0    |    0    |    0    |    11   |
|          |            tmp_12_fu_654           |    0    |    0    |    0    |    11   |
|----------|------------------------------------|---------|---------|---------|---------|
|          |             grp_fu_303             |    0    |    0    |    0    |    15   |
|    sub   |             grp_fu_307             |    0    |    0    |    0    |    15   |
|          |             grp_fu_312             |    0    |    0    |    0    |    15   |
|          |             grp_fu_331             |    0    |    0    |    0    |    15   |
|----------|------------------------------------|---------|---------|---------|---------|
|    mul   |             grp_fu_582             |    4    |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|---------|
|  muladd  |             grp_fu_681             |    1    |    0    |    0    |    0    |
|          |             grp_fu_690             |    1    |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|---------|
|          |         nC_read_read_fu_112        |    0    |    0    |    0    |    0    |
|          |         mC_read_read_fu_118        |    0    |    0    |    0    |    0    |
|   read   |         nB_read_read_fu_124        |    0    |    0    |    0    |    0    |
|          |         mB_read_read_fu_130        |    0    |    0    |    0    |    0    |
|          |         nA_read_read_fu_136        |    0    |    0    |    0    |    0    |
|          |         mA_read_read_fu_142        |    0    |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|---------|
|   write  |        stg_197_write_fu_148        |    0    |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|---------|
|          |            tmp_1_fu_407            |    0    |    0    |    0    |    0    |
|          |            tmp_6_fu_412            |    0    |    0    |    0    |    0    |
|          |           i_cast8_fu_417           |    0    |    0    |    0    |    0    |
|          |           j_cast7_fu_425           |    0    |    0    |    0    |    0    |
|          |         i_cast8_cast_fu_439        |    0    |    0    |    0    |    0    |
|          |         j_cast7_cast_fu_442        |    0    |    0    |    0    |    0    |
|          |            tmp_8_fu_445            |    0    |    0    |    0    |    0    |
|          |           k_cast6_fu_461           |    0    |    0    |    0    |    0    |
|   zext   |            tmp_31_fu_508           |    0    |    0    |    0    |    0    |
|          |            tmp_32_fu_512           |    0    |    0    |    0    |    0    |
|          |            tmp_46_fu_553           |    0    |    0    |    0    |    0    |
|          |            tmp_47_fu_557           |    0    |    0    |    0    |    0    |
|          |          i_1_cast4_fu_641          |    0    |    0    |    0    |    0    |
|          |          j_1_cast2_fu_650          |    0    |    0    |    0    |    0    |
|          |        i_1_cast4_cast_fu_671       |    0    |    0    |    0    |    0    |
|          |        j_1_cast2_cast_fu_674       |    0    |    0    |    0    |    0    |
|          |            tmp_14_fu_677           |    0    |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|---------|
|bitconcatenate|            tmp_17_fu_470           |    0    |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|---------|
|    or    |            tmp_18_fu_483           |    0    |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|---------|
|partselect|            tmp_23_fu_492           |    0    |    0    |    0    |    0    |
|          |            tmp_38_fu_537           |    0    |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|---------|
|   trunc  |            tmp_36_fu_533           |    0    |    0    |    0    |    0    |
|          |            tmp_51_fu_578           |    0    |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|---------|
|   sext   |            tmp_20_fu_586           |    0    |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|---------|
|   Total  |                                    |    8    |  3.142  |  224383 |  724300 |
|----------|------------------------------------|---------|---------|---------|---------|

Memories:
+------+--------+--------+--------+
|      |  BRAM  |   FF   |   LUT  |
+------+--------+--------+--------+
|arrayA|  1778  |  64000 |    0   |
|arrayB|  1778  |  64000 |    0   |
|arrayC|  4096  |   128  |    0   |
+------+--------+--------+--------+
| Total|  7652  | 128128 |    0   |
+------+--------+--------+--------+

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|     arrayA_addr_reg_746    |   10   |
|     arrayA_load_reg_765    |  32000 |
|     arrayB_addr_reg_751    |   10   |
|     arrayB_load_reg_771    |  32000 |
|    arrayC_addr_1_reg_890   |   20   |
|     arrayC_addr_reg_760    |   20   |
|      exitcond2_reg_777     |    1   |
|  exitcond_flatten1_reg_861 |    1   |
|  exitcond_flatten_reg_723  |    1   |
|      i_1_mid2_reg_875      |   10   |
|         i_1_reg_252        |   10   |
|       i_mid2_reg_739       |   10   |
|          i_reg_208         |   10   |
|   indvar_flatten1_reg_241  |   20   |
|indvar_flatten_next1_reg_865|   20   |
| indvar_flatten_next_reg_727|   20   |
|   indvar_flatten_reg_197   |   20   |
|      j_1_mid2_reg_870      |   10   |
|         j_1_reg_263        |   10   |
|         j_2_reg_856        |   10   |
|         j_3_reg_885        |   10   |
|       j_mid2_reg_732       |   10   |
|          j_reg_219         |   10   |
|         k_1_reg_781        |   10   |
|          k_reg_230         |   10   |
|       mB_read_reg_713      |   32   |
|       mC_read_reg_706      |   32   |
|       nC_read_reg_699      |   32   |
|       tmp_10_reg_756       |    1   |
|       tmp_13_reg_881       |    1   |
|       tmp_16_reg_786       |    1   |
|       tmp_17_reg_790       |   15   |
|       tmp_18_reg_799       |   15   |
|       tmp_19_reg_846       |   32   |
|       tmp_21_reg_851       |   64   |
|       tmp_28_reg_806       |  32000 |
|       tmp_31_reg_811       |  32000 |
|       tmp_34_reg_816       |  32000 |
|       tmp_36_reg_821       |   32   |
|       tmp_43_reg_826       |  32000 |
|       tmp_46_reg_831       |  32000 |
|       tmp_49_reg_836       |  32000 |
|       tmp_51_reg_841       |   32   |
+----------------------------+--------+
|            Total           | 256552 |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|------------------------------------|------|------|------|--------||---------||---------|
|                Comp                |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------------------------|------|------|------|--------||---------||---------|
|          grp_access_fu_161         |  p0  |   2  |  10  |   20   ||    10   |
|          grp_access_fu_172         |  p0  |   2  |  10  |   20   ||    10   |
|          grp_access_fu_183         |  p0  |   4  |  20  |   80   ||    20   |
|          grp_access_fu_183         |  p1  |   3  |  64  |   192  ||    64   |
|  grp_MAT_Multiply_load_mat_fu_275  |  p3  |   2  |  32  |   64   ||    32   |
|  grp_MAT_Multiply_load_mat_fu_275  |  p4  |   2  |  32  |   64   ||    32   |
| grp_MAT_Multiply_load_mat_1_fu_287 |  p3  |   2  |  32  |   64   ||    32   |
| grp_MAT_Multiply_load_mat_1_fu_287 |  p4  |   2  |  32  |   64   ||    32   |
|             grp_fu_299             |  p0  |   2  |  15  |   30   ||    15   |
|             grp_fu_299             |  p1  |   2  |  15  |   30   ||    15   |
|             grp_fu_303             |  p0  |   2  |  15  |   30   ||    15   |
|             grp_fu_303             |  p1  |   2  |  15  |   30   ||    15   |
|             grp_fu_307             |  p1  |   2  |  15  |   30   ||    15   |
|             grp_fu_312             |  p0  |   2  |  15  |   30   ||    15   |
|             grp_fu_312             |  p1  |   2  |  15  |   30   ||    15   |
|             grp_fu_324             |  p2  |   2  |  15  |   30   ||    15   |
|             grp_fu_516             |  p0  |   2  | 32000|  64000 ||  32000  |
|             grp_fu_516             |  p1  |   2  |  15  |   30   ||    15   |
|             grp_fu_561             |  p0  |   2  | 32000|  64000 ||  32000  |
|             grp_fu_561             |  p1  |   2  |  15  |   30   ||    15   |
|------------------------------------|------|------|------|--------||---------||---------|
|                Total               |      |      |      | 128868 ||  31.42  ||  64382  |
|------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    8   |    3   | 224383 | 724300 |
|   Memory  |  7652  |    -   |    -   | 128128 |    0   |
|Multiplexer|    -   |    -   |   31   |    -   |  64382 |
|  Register |    -   |    -   |    -   | 256552 |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |  7652  |    8   |   34   | 609063 | 788682 |
+-----------+--------+--------+--------+--------+--------+
