# Compile of UART_Rx.sv was successful.
vsim -gui work.UART_Rx_tb
# vsim -gui work.UART_Rx_tb 
# Start time: 15:17:04 on Feb 04,2025
# Loading sv_std.std
# Loading work.UART_Rx_tb
# Loading work.UART_Rx
add wave -position end  sim:/UART_Rx_tb/UART_RX_INST_l/clk
add wave -position end  sim:/UART_Rx_tb/UART_RX_INST_l/i_RX_Serial
add wave -position end  sim:/UART_Rx_tb/UART_RX_INST_l/o_RX_DV
add wave -position end  sim:/UART_Rx_tb/UART_RX_INST_l/o_RX_Byte
add wave -position end  sim:/UART_Rx_tb/UART_RX_INST_l/state_r
run -all
# Test Failed - Incorrect Byte Received
# ** Note: $finish    : C:/Users/Antonio/Documents/GitHub/SmartWatchBase/UART/UART_Rx_tb.sv(55)
#    Time: 87020 ps  Iteration: 1  Instance: /UART_Rx_tb
# 1
# Break in Module UART_Rx_tb at C:/Users/Antonio/Documents/GitHub/SmartWatchBase/UART/UART_Rx_tb.sv line 55
add wave -position end  sim:/UART_Rx_tb/w_RX_Byte
restart -f
# Closing VCD file "dump.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
run
# GetModuleFileName: The specified module could not be found.
# 
# 
run
run
run
run
run
run
run
run
run
restart -f
# Closing VCD file "dump.vcd"
run
# GetModuleFileName: The specified module could not be found.
# 
# 
run
restart -f
# Closing VCD file "dump.vcd"
add wave -position end  sim:/UART_Rx_tb/UART_RX_INST_l/CLKS_PER_BIT
add wave -position end  sim:/UART_Rx_tb/UART_RX_INST_l/clk
add wave -position end  sim:/UART_Rx_tb/UART_RX_INST_l/i_RX_Serial
add wave -position end  sim:/UART_Rx_tb/UART_RX_INST_l/o_RX_DV
add wave -position end  sim:/UART_Rx_tb/UART_RX_INST_l/o_RX_Byte
add wave -position end  sim:/UART_Rx_tb/UART_RX_INST_l/state_r
add wave -position end  sim:/UART_Rx_tb/UART_RX_INST_l/r_Clock_Count
add wave -position end  sim:/UART_Rx_tb/UART_RX_INST_l/r_Bit_Index
add wave -position end  sim:/UART_Rx_tb/UART_RX_INST_l/r_RX_Byte
add wave -position end  sim:/UART_Rx_tb/UART_RX_INST_l/r_RX_DV
run
# GetModuleFileName: The specified module could not be found.
# 
# 
run
run
run
run
run
run
# Compile of UART_Rx.sv was successful.
restart -f
# Closing VCD file "dump.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.UART_Rx
run
# GetModuleFileName: The specified module could not be found.
# 
# 
run -all
# Test Failed - Incorrect Byte Received
# ** Note: $finish    : C:/Users/Antonio/Documents/GitHub/SmartWatchBase/UART/UART_Rx_tb.sv(55)
#    Time: 87020 ps  Iteration: 1  Instance: /UART_Rx_tb
# 1
# Break in Module UART_Rx_tb at C:/Users/Antonio/Documents/GitHub/SmartWatchBase/UART/UART_Rx_tb.sv line 55
# Compile of UART_Rx.sv was successful.
restart -f
# Closing VCD file "dump.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.UART_Rx
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# Test Passed - Correct Byte Received
# ** Note: $finish    : C:/Users/Antonio/Documents/GitHub/SmartWatchBase/UART/UART_Rx_tb.sv(55)
#    Time: 87020 ps  Iteration: 1  Instance: /UART_Rx_tb
# 1
# Break in Module UART_Rx_tb at C:/Users/Antonio/Documents/GitHub/SmartWatchBase/UART/UART_Rx_tb.sv line 55
# Compile of UART_Rx.sv was successful.
restart -f
# Closing VCD file "dump.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.UART_Rx
# Warning in wave window restart: (vish-4014) No objects found matching '/UART_Rx_tb/UART_RX_INST_l/r_Clock_Count'. 
# Warning in wave window restart: (vish-4014) No objects found matching '/UART_Rx_tb/UART_RX_INST_l/r_Bit_Index'. 
# Warning in wave window restart: (vish-4014) No objects found matching '/UART_Rx_tb/UART_RX_INST_l/r_RX_Byte'. 
# Warning in wave window restart: (vish-4014) No objects found matching '/UART_Rx_tb/UART_RX_INST_l/r_RX_DV'. 
run
# GetModuleFileName: The specified module could not be found.
# 
# 
run -all
# Test Passed - Correct Byte Received
# ** Note: $finish    : C:/Users/Antonio/Documents/GitHub/SmartWatchBase/UART/UART_Rx_tb.sv(55)
#    Time: 87020 ps  Iteration: 1  Instance: /UART_Rx_tb
# 1
# Break in Module UART_Rx_tb at C:/Users/Antonio/Documents/GitHub/SmartWatchBase/UART/UART_Rx_tb.sv line 55
# End time: 17:24:33 on Feb 04,2025, Elapsed time: 2:07:29
# Errors: 0, Warnings: 1
