$date
  Tue Aug 22 20:59:52 2017
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$var reg 1 ! check_enabled $end
$comment runner is not handled $end
$var reg 16 " ina[15:0] $end
$var reg 16 # outq[15:0] $end
$var reg 1 $ clk $end
$scope module mapping $end
$var reg 16 % a[15:0] $end
$var reg 16 & q[15:0] $end
$upscope $end
$enddefinitions $end
#0
1!
b1111000011110000 "
b0000111100001111 #
0$
b1111000011110000 %
b0000111100001111 &
#500000
b0000111100001111 "
b1111000011110000 #
1$
b0000111100001111 %
b1111000011110000 &
#1000000
0$
#1500000
b0000000000000000 "
b1111111111111111 #
1$
b0000000000000000 %
b1111111111111111 &
#2000000
0$
#2500000
b1111111111111111 "
b0000000000000000 #
1$
b1111111111111111 %
b0000000000000000 &
#3000000
0$
