===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 14.2365 seconds

  ----User Time----  ----Wall Time----  ----Name----
    4.2440 ( 23.4%)    4.2440 ( 29.8%)  FIR Parser
    8.3110 ( 45.8%)    5.5872 ( 39.2%)  'firrtl.circuit' Pipeline
    1.7721 (  9.8%)    0.8867 (  6.2%)    'firrtl.module' Pipeline
    1.7694 (  9.7%)    0.8852 (  6.2%)      CSE
    0.0011 (  0.0%)    0.0006 (  0.0%)        (A) DominanceInfo
    0.1010 (  0.6%)    0.1010 (  0.7%)    InferWidths
    0.6925 (  3.8%)    0.6925 (  4.9%)    LowerFIRRTLTypes
    3.6188 ( 19.9%)    1.8122 ( 12.7%)    'firrtl.module' Pipeline
    1.8871 ( 10.4%)    0.9646 (  6.8%)      ExpandWhens
    1.7266 (  9.5%)    0.8870 (  6.2%)      SimpleCanonicalizer
    2.0610 ( 11.4%)    2.0610 ( 14.5%)    IMConstProp
    0.0391 (  0.2%)    0.0391 (  0.3%)      (A) circt::firrtl::InstanceGraph
    0.0003 (  0.0%)    0.0003 (  0.0%)    BlackBoxReader
    0.0527 (  0.3%)    0.0265 (  0.2%)    'firrtl.module' Pipeline
    0.0487 (  0.3%)    0.0245 (  0.2%)      CheckWidths
    1.0991 (  6.1%)    1.0991 (  7.7%)  LowerFIRRTLToHW
    0.2541 (  1.4%)    0.2541 (  1.8%)  HWMemSimImpl
    2.0637 ( 11.4%)    1.0319 (  7.2%)  'hw.module' Pipeline
    0.0762 (  0.4%)    0.0388 (  0.3%)    HWCleanup
    0.8368 (  4.6%)    0.4281 (  3.0%)    CSE
    0.0014 (  0.0%)    0.0008 (  0.0%)      (A) DominanceInfo
    1.1429 (  6.3%)    0.5800 (  4.1%)    SimpleCanonicalizer
    0.3815 (  2.1%)    0.3815 (  2.7%)  HWLegalizeNames
    0.3277 (  1.8%)    0.1651 (  1.2%)  'hw.module' Pipeline
    0.3238 (  1.8%)    0.1634 (  1.1%)    PrettifyVerilog
    1.4634 (  8.1%)    1.4634 ( 10.3%)  Output
    0.0049 (  0.0%)    0.0049 (  0.0%)  Rest
   18.1572 (100.0%)   14.2365 (100.0%)  Total

{
  totalTime: 14.275,
  maxMemory: 786366464
}
