# SRl (shift right logic)

## data path
[ ] add mux choose from RD2 and shamt_extended 
>controled by shift signal

[ ] edit zero extender to take 5 bit shamt


## control
[control.csv](./control.csv)

[ ] add shift signal from aludec


## ALU

[x] implement shift in alu 
>alu function became 4 bits

