#! /d/a/fpga-toolchain-build/fpga-toolchain-build/iverilog/_install/bin/vvp
:ivl_version "11.0 (stable)" "(d3b0992)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\va_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2009.vpi";
S_0000022adbb14890 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0000022adbb2d730 .scope module, "tb" "tb" 3 41;
 .timescale -12 -12;
L_0000022adbb10200 .functor NOT 1, L_0000022adbb84a30, C4<0>, C4<0>, C4<0>;
L_0000022adbb878c0 .functor XOR 1, L_0000022adbb854d0, L_0000022adbb85250, C4<0>, C4<0>;
L_0000022adbb88180 .functor XOR 1, L_0000022adbb878c0, L_0000022adbb84c10, C4<0>, C4<0>;
v0000022adbb84140_0 .net *"_ivl_10", 0 0, L_0000022adbb84c10;  1 drivers
v0000022adbb82980_0 .net *"_ivl_12", 0 0, L_0000022adbb88180;  1 drivers
v0000022adbb82700_0 .net *"_ivl_2", 0 0, L_0000022adbb86290;  1 drivers
v0000022adbb82a20_0 .net *"_ivl_4", 0 0, L_0000022adbb854d0;  1 drivers
v0000022adbb82b60_0 .net *"_ivl_6", 0 0, L_0000022adbb85250;  1 drivers
v0000022adbb82c00_0 .net *"_ivl_8", 0 0, L_0000022adbb878c0;  1 drivers
v0000022adbb85890_0 .net "a", 0 0, v0000022adbb82ac0_0;  1 drivers
v0000022adbb84ad0_0 .net "b", 0 0, v0000022adbb84280_0;  1 drivers
v0000022adbb85ed0_0 .net "c", 0 0, v0000022adbb82fc0_0;  1 drivers
v0000022adbb848f0_0 .var "clk", 0 0;
v0000022adbb85930_0 .net "d", 0 0, v0000022adbb83060_0;  1 drivers
v0000022adbb84850_0 .net "q_dut", 0 0, L_0000022adbb21080;  1 drivers
v0000022adbb860b0_0 .net "q_ref", 0 0, L_0000022adbb10970;  1 drivers
v0000022adbb84f30_0 .var/2u "stats1", 159 0;
v0000022adbb85b10_0 .var/2u "strobe", 0 0;
v0000022adbb86470_0 .net "tb_match", 0 0, L_0000022adbb84a30;  1 drivers
v0000022adbb851b0_0 .net "tb_mismatch", 0 0, L_0000022adbb10200;  1 drivers
v0000022adbb85430_0 .net "wavedrom_enable", 0 0, v0000022adbb83380_0;  1 drivers
v0000022adbb84b70_0 .net "wavedrom_title", 511 0, v0000022adbb83240_0;  1 drivers
L_0000022adbb86290 .concat [ 1 0 0 0], L_0000022adbb10970;
L_0000022adbb854d0 .concat [ 1 0 0 0], L_0000022adbb10970;
L_0000022adbb85250 .concat [ 1 0 0 0], L_0000022adbb21080;
L_0000022adbb84c10 .concat [ 1 0 0 0], L_0000022adbb10970;
L_0000022adbb84a30 .cmp/eeq 1, L_0000022adbb86290, L_0000022adbb88180;
S_0000022adbb2afe0 .scope module, "good1" "RefModule" 3 86, 4 2 0, S_0000022adbb2d730;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0000022adbb10970 .functor OR 1, v0000022adbb82fc0_0, v0000022adbb84280_0, C4<0>, C4<0>;
v0000022adbb0ca10_0 .net "a", 0 0, v0000022adbb82ac0_0;  alias, 1 drivers
v0000022adbb0d550_0 .net "b", 0 0, v0000022adbb84280_0;  alias, 1 drivers
v0000022adbb0cb50_0 .net "c", 0 0, v0000022adbb82fc0_0;  alias, 1 drivers
v0000022adbb0cbf0_0 .net "d", 0 0, v0000022adbb83060_0;  alias, 1 drivers
v0000022adbb0cc90_0 .net "q", 0 0, L_0000022adbb10970;  alias, 1 drivers
S_0000022adbb2b170 .scope module, "stim1" "stimulus_gen" 3 79, 3 6 0, S_0000022adbb2d730;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0000022adbb82ac0_0 .var "a", 0 0;
v0000022adbb84280_0 .var "b", 0 0;
v0000022adbb82fc0_0 .var "c", 0 0;
v0000022adbb834c0_0 .net "clk", 0 0, v0000022adbb848f0_0;  1 drivers
v0000022adbb83060_0 .var "d", 0 0;
v0000022adbb83380_0 .var "wavedrom_enable", 0 0;
v0000022adbb83240_0 .var "wavedrom_title", 511 0;
E_0000022adbb29210/0 .event negedge, v0000022adbb834c0_0;
E_0000022adbb29210/1 .event posedge, v0000022adbb834c0_0;
E_0000022adbb29210 .event/or E_0000022adbb29210/0, E_0000022adbb29210/1;
E_0000022adbb293d0 .event posedge, v0000022adbb834c0_0;
E_0000022adbb29290 .event negedge, v0000022adbb834c0_0;
S_0000022adbb26bf0 .scope task, "wavedrom_start" "wavedrom_start" 3 18, 3 18 0, S_0000022adbb2b170;
 .timescale -12 -12;
v0000022adbb0d050_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0000022adbb26d80 .scope task, "wavedrom_stop" "wavedrom_stop" 3 21, 3 21 0, S_0000022adbb2b170;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0000022adbb26f10 .scope module, "top_module1" "TopModule" 3 93, 5 2 0, S_0000022adbb2d730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0000022adbb0ffd0 .functor AND 1, L_0000022adbb85cf0, L_0000022adbb85d90, C4<1>, C4<1>;
L_0000022adbb10c10 .functor AND 1, L_0000022adbb0ffd0, L_0000022adbb85110, C4<1>, C4<1>;
L_0000022adbb10270 .functor AND 1, L_0000022adbb10c10, L_0000022adbb86510, C4<1>, C4<1>;
L_0000022adbb107b0 .functor AND 1, L_0000022adbb85bb0, L_0000022adbb85e30, C4<1>, C4<1>;
L_0000022adbb10b30 .functor AND 1, L_0000022adbb107b0, L_0000022adbb85f70, C4<1>, C4<1>;
L_0000022adbb102e0 .functor AND 1, L_0000022adbb10b30, v0000022adbb83060_0, C4<1>, C4<1>;
L_0000022adbb0fef0 .functor AND 1, L_0000022adbb85610, v0000022adbb84280_0, C4<1>, C4<1>;
L_0000022adbb10820 .functor AND 1, v0000022adbb82ac0_0, L_0000022adbb84fd0, C4<1>, C4<1>;
L_0000022adbb10c80 .functor AND 1, L_0000022adbb10820, v0000022adbb82fc0_0, C4<1>, C4<1>;
L_0000022adbb10cf0 .functor OR 1, L_0000022adbb0fef0, L_0000022adbb10c80, C4<0>, C4<0>;
L_0000022adbb10d60 .functor AND 1, L_0000022adbb102e0, L_0000022adbb10cf0, C4<1>, C4<1>;
L_0000022adbb0ff60 .functor OR 1, L_0000022adbb10270, L_0000022adbb10d60, C4<0>, C4<0>;
L_0000022adbb104a0 .functor AND 1, L_0000022adbb85070, v0000022adbb84280_0, C4<1>, C4<1>;
L_0000022adbb10040 .functor AND 1, L_0000022adbb104a0, v0000022adbb82fc0_0, C4<1>, C4<1>;
L_0000022adbb10350 .functor AND 1, L_0000022adbb10040, v0000022adbb83060_0, C4<1>, C4<1>;
L_0000022adbb100b0 .functor AND 1, L_0000022adbb857f0, v0000022adbb82fc0_0, C4<1>, C4<1>;
L_0000022adbb10190 .functor AND 1, v0000022adbb84280_0, L_0000022adbb84990, C4<1>, C4<1>;
L_0000022adbb10510 .functor AND 1, L_0000022adbb10190, v0000022adbb83060_0, C4<1>, C4<1>;
L_0000022adbb10580 .functor OR 1, L_0000022adbb100b0, L_0000022adbb10510, C4<0>, C4<0>;
L_0000022adbb1a8e0 .functor AND 1, L_0000022adbb10350, L_0000022adbb10580, C4<1>, C4<1>;
L_0000022adbb21080 .functor OR 1, L_0000022adbb0ff60, L_0000022adbb1a8e0, C4<0>, C4<0>;
v0000022adbb83600_0 .net *"_ivl_1", 0 0, L_0000022adbb85cf0;  1 drivers
v0000022adbb82e80_0 .net *"_ivl_11", 0 0, L_0000022adbb86510;  1 drivers
v0000022adbb83100_0 .net *"_ivl_13", 0 0, L_0000022adbb10270;  1 drivers
v0000022adbb82de0_0 .net *"_ivl_15", 0 0, L_0000022adbb85bb0;  1 drivers
v0000022adbb83c40_0 .net *"_ivl_17", 0 0, L_0000022adbb85e30;  1 drivers
v0000022adbb83880_0 .net *"_ivl_19", 0 0, L_0000022adbb107b0;  1 drivers
v0000022adbb83420_0 .net *"_ivl_21", 0 0, L_0000022adbb85f70;  1 drivers
v0000022adbb83ec0_0 .net *"_ivl_23", 0 0, L_0000022adbb10b30;  1 drivers
v0000022adbb82d40_0 .net *"_ivl_25", 0 0, L_0000022adbb102e0;  1 drivers
v0000022adbb83560_0 .net *"_ivl_27", 0 0, L_0000022adbb85610;  1 drivers
v0000022adbb827a0_0 .net *"_ivl_29", 0 0, L_0000022adbb0fef0;  1 drivers
v0000022adbb83d80_0 .net *"_ivl_3", 0 0, L_0000022adbb85d90;  1 drivers
v0000022adbb836a0_0 .net *"_ivl_31", 0 0, L_0000022adbb84fd0;  1 drivers
v0000022adbb839c0_0 .net *"_ivl_33", 0 0, L_0000022adbb10820;  1 drivers
v0000022adbb82ca0_0 .net *"_ivl_35", 0 0, L_0000022adbb10c80;  1 drivers
v0000022adbb83f60_0 .net *"_ivl_37", 0 0, L_0000022adbb10cf0;  1 drivers
v0000022adbb831a0_0 .net *"_ivl_39", 0 0, L_0000022adbb10d60;  1 drivers
v0000022adbb84460_0 .net *"_ivl_41", 0 0, L_0000022adbb0ff60;  1 drivers
v0000022adbb83ce0_0 .net *"_ivl_43", 0 0, L_0000022adbb85070;  1 drivers
v0000022adbb83ba0_0 .net *"_ivl_45", 0 0, L_0000022adbb104a0;  1 drivers
v0000022adbb832e0_0 .net *"_ivl_47", 0 0, L_0000022adbb10040;  1 drivers
v0000022adbb828e0_0 .net *"_ivl_49", 0 0, L_0000022adbb10350;  1 drivers
v0000022adbb84320_0 .net *"_ivl_5", 0 0, L_0000022adbb0ffd0;  1 drivers
v0000022adbb841e0_0 .net *"_ivl_51", 0 0, L_0000022adbb857f0;  1 drivers
v0000022adbb83740_0 .net *"_ivl_53", 0 0, L_0000022adbb100b0;  1 drivers
v0000022adbb83e20_0 .net *"_ivl_55", 0 0, L_0000022adbb84990;  1 drivers
v0000022adbb837e0_0 .net *"_ivl_57", 0 0, L_0000022adbb10190;  1 drivers
v0000022adbb84000_0 .net *"_ivl_59", 0 0, L_0000022adbb10510;  1 drivers
v0000022adbb843c0_0 .net *"_ivl_61", 0 0, L_0000022adbb10580;  1 drivers
v0000022adbb82f20_0 .net *"_ivl_63", 0 0, L_0000022adbb1a8e0;  1 drivers
v0000022adbb83920_0 .net *"_ivl_7", 0 0, L_0000022adbb85110;  1 drivers
v0000022adbb84500_0 .net *"_ivl_9", 0 0, L_0000022adbb10c10;  1 drivers
v0000022adbb82840_0 .net "a", 0 0, v0000022adbb82ac0_0;  alias, 1 drivers
v0000022adbb83a60_0 .net "b", 0 0, v0000022adbb84280_0;  alias, 1 drivers
v0000022adbb82660_0 .net "c", 0 0, v0000022adbb82fc0_0;  alias, 1 drivers
v0000022adbb83b00_0 .net "d", 0 0, v0000022adbb83060_0;  alias, 1 drivers
v0000022adbb840a0_0 .net "q", 0 0, L_0000022adbb21080;  alias, 1 drivers
L_0000022adbb85cf0 .reduce/nor v0000022adbb82ac0_0;
L_0000022adbb85d90 .reduce/nor v0000022adbb84280_0;
L_0000022adbb85110 .reduce/nor v0000022adbb82fc0_0;
L_0000022adbb86510 .reduce/nor v0000022adbb83060_0;
L_0000022adbb85bb0 .reduce/nor v0000022adbb82ac0_0;
L_0000022adbb85e30 .reduce/nor v0000022adbb84280_0;
L_0000022adbb85f70 .reduce/nor v0000022adbb82fc0_0;
L_0000022adbb85610 .reduce/nor v0000022adbb82ac0_0;
L_0000022adbb84fd0 .reduce/nor v0000022adbb84280_0;
L_0000022adbb85070 .reduce/nor v0000022adbb82ac0_0;
L_0000022adbb857f0 .reduce/nor v0000022adbb84280_0;
L_0000022adbb84990 .reduce/nor v0000022adbb82fc0_0;
S_0000022adbae3140 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 102, 3 102 0, S_0000022adbb2d730;
 .timescale -12 -12;
E_0000022adbb291d0 .event edge, v0000022adbb85b10_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0000022adbb85b10_0;
    %nor/r;
    %assign/vec4 v0000022adbb85b10_0, 0;
    %wait E_0000022adbb291d0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0000022adbb2b170;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0000022adbb83060_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000022adbb82fc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000022adbb84280_0, 0;
    %assign/vec4 v0000022adbb82ac0_0, 0;
    %wait E_0000022adbb29290;
    %wait E_0000022adbb293d0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0000022adbb83060_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000022adbb82fc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000022adbb84280_0, 0;
    %assign/vec4 v0000022adbb82ac0_0, 0;
    %pushi/vec4 18, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000022adbb29210;
    %load/vec4 v0000022adbb82ac0_0;
    %load/vec4 v0000022adbb84280_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000022adbb82fc0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000022adbb83060_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0000022adbb83060_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000022adbb82fc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000022adbb84280_0, 0;
    %assign/vec4 v0000022adbb82ac0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0000022adbb26d80;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000022adbb29210;
    %vpi_func 3 35 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0000022adbb83060_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000022adbb82fc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000022adbb84280_0, 0;
    %assign/vec4 v0000022adbb82ac0_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 36 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0000022adbb2d730;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022adbb848f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022adbb85b10_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0000022adbb2d730;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0000022adbb848f0_0;
    %inv;
    %store/vec4 v0000022adbb848f0_0, 0, 1;
    %jmp T_5.0;
    %end;
    .thread T_5;
    .scope S_0000022adbb2d730;
T_6 ;
    %vpi_call/w 3 71 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 72 "$dumpvars", 32'sb00000000000000000000000000000001, v0000022adbb834c0_0, v0000022adbb851b0_0, v0000022adbb85890_0, v0000022adbb84ad0_0, v0000022adbb85ed0_0, v0000022adbb85930_0, v0000022adbb860b0_0, v0000022adbb84850_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0000022adbb2d730;
T_7 ;
    %load/vec4 v0000022adbb84f30_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %vpi_call/w 3 111 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", &PV<v0000022adbb84f30_0, 64, 32>, &PV<v0000022adbb84f30_0, 32, 32> {0 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 112 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_7.1 ;
    %vpi_call/w 3 114 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", &PV<v0000022adbb84f30_0, 128, 32>, &PV<v0000022adbb84f30_0, 0, 32> {0 0 0};
    %vpi_call/w 3 115 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %vpi_call/w 3 116 "$display", "Mismatches: %1d in %1d samples", &PV<v0000022adbb84f30_0, 128, 32>, &PV<v0000022adbb84f30_0, 0, 32> {0 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0000022adbb2d730;
T_8 ;
    %wait E_0000022adbb29210;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000022adbb84f30_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000022adbb84f30_0, 4, 32;
    %load/vec4 v0000022adbb86470_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0000022adbb84f30_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 127 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000022adbb84f30_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000022adbb84f30_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000022adbb84f30_0, 4, 32;
T_8.0 ;
    %load/vec4 v0000022adbb860b0_0;
    %load/vec4 v0000022adbb860b0_0;
    %load/vec4 v0000022adbb84850_0;
    %xor;
    %load/vec4 v0000022adbb860b0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0000022adbb84f30_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 131 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000022adbb84f30_0, 4, 32;
T_8.6 ;
    %load/vec4 v0000022adbb84f30_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000022adbb84f30_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0000022adbb2d730;
T_9 ;
    %delay 1000000, 0;
    %vpi_call/w 3 139 "$display", "TIMEOUT" {0 0 0};
    %vpi_call/w 3 140 "$finish" {0 0 0};
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "dataset_code-complete-iccad2023/Prob101_circuit4_test.sv";
    "dataset_code-complete-iccad2023/Prob101_circuit4_ref.sv";
    "results\mistral_7b_0shot_temp0.0\Prob101_circuit4/Prob101_circuit4_sample01.sv";
