#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Sat Jul  6 14:52:03 2024
# Process ID: 16776
# Current directory: C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2104 C:\Users\Amteo\Desktop\Universidad\SEP\Proyecto-2-SEP-G14\Tests\Test_UART\testUART\testUART.xpr
# Log file: C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART/vivado.log
# Journal file: C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART/testUART.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART'
INFO: [Project 1-313] Project file moved from 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Tests/Test_UART/testUART' since last save.
Scanning sources...
Finished scanning sources
CRITICAL WARNING: [Board 49-67] The board_part definition was not found for digilentinc.com:zybo-z7-10:part0:1.2. This can happen sometimes when you use custom board part. You can resolve this issue by setting 'board.repoPaths' parameter, pointing to the location of custom board files. Valid board_part values can be retrieved with the 'get_board_parts' Tcl command.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'uart.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
uart_processing_system7_0_0

open_project: Time (s): cpu = 00:00:22 ; elapsed = 00:00:13 . Memory (MB): peak = 1076.191 ; gain = 0.000
update_compile_order -fileset sources_1
open_bd_design {C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART/testUART.srcs/sources_1/bd/uart/uart.bd}
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_wr_socket' specified in the portmap, is not found on the block! 
Successfully read diagram <uart> from BD file <C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART/testUART.srcs/sources_1/bd/uart/uart.bd>
open_bd_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:10 . Memory (MB): peak = 1076.191 ; gain = 0.000
set_property  ip_repo_paths  C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/AxiFloat [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/AxiFloat'.
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/AxiFloat'.
set_property  ip_repo_paths  {c:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/AxiFloat C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/ip_repo} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/AxiFloat'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/ip_repo'.
set_property  ip_repo_paths  c:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/ip_repo [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/ip_repo'.
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:AXIFloat:1.0 AXIFloat_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:vio:3.0 vio_0
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/AXIFloat_0/S00_AXI} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins AXIFloat_0/S00_AXI]
Slave segment '/AXIFloat_0/S00_AXI/S00_AXI_reg' is being assigned into address space '/processing_system7_0/Data' at <0x43C0_0000 [ 64K ]>.
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (50 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins vio_0/clk]
endgroup
startgroup
set_property -dict [list CONFIG.C_PROBE_IN0_WIDTH {32} CONFIG.C_NUM_PROBE_OUT {0}] [get_bd_cells vio_0]
endgroup
connect_bd_net [get_bd_pins AXIFloat_0/XD] [get_bd_pins vio_0/probe_in0]
regenerate_bd_layout
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.050 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.044 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.035 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.100 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.050 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.044 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.035 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.100 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.050 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.044 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.035 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.100 . PS DDR interfaces might fail when entering negative DQS skew values. 
make_wrapper -files [get_files C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART/testUART.srcs/sources_1/bd/uart/uart.bd] -top
ERROR: [BD 41-1665] Unable to generate top-level wrapper HDL for the block design 'uart.bd' is locked. Locked reason(s):
* Block design contains locked IPs. Please run report_ip_status for more details and recommendations on how to fix this issue. 
List of locked IPs: 
uart_processing_system7_0_0

ERROR: [Common 17-39] 'make_wrapper' failed due to earlier errors.
regenerate_bd_layout
validate_bd_design
ERROR: [BD 5-336] This command cannot be run, as the BD-design is locked. Locked reason(s):
* Block design contains locked IPs. Please run report_ip_status for more details and recommendations on how to fix this issue. 
List of locked IPs: 
uart_processing_system7_0_0

ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
report_ip_status
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Sat Jul  6 14:59:25 2024
| Host         : DESKTOP-AVIBNI3 running 64-bit major release  (build 9200)
| Command      : report_ip_status
------------------------------------------------------------------------------------

IP Status Summary

1. Project IP Status
--------------------
Your project uses 5 IP. Some of these IP may have undergone changes in this release of the software. Please review the recommended actions.

More information on the Xilinx versioning policy is available at www.xilinx.com.

Project IP Instances
+-----------------------------+-----------------+---------------------+-----------+--------------------+---------+---------------+------------+----------------------+
| Instance Name               | Status          | Recommendation      | Change    | IP Name            | IP      | New Version   | New        | Original Part        |
|                             |                 |                     | Log       |                    | Version |               | License    |                      |
+-----------------------------+-----------------+---------------------+-----------+--------------------+---------+---------------+------------+----------------------+
| uart_AXIFloat_0_0           | Up-to-date      | No changes required | Change    | AXIFloat_v1.0      | 1.0     | 1.0 (Rev. 2)  | Included   | xc7z010clg400-1      |
|                             |                 |                     | Log not   |                    | (Rev.   |               |            |                      |
|                             |                 |                     | available |                    | 2)      |               |            |                      |
+-----------------------------+-----------------+---------------------+-----------+--------------------+---------+---------------+------------+----------------------+
| uart_processing_system7_0_0 | IP board change | Retarget IP         |  *(1)     | ZYNQ7 Processing   | 5.5     | 5.5 (Rev. 6)  | Included   | xc7z010clg400-1      |
|                             |                 |                     |           | System             | (Rev.   |               |            |                      |
|                             |                 |                     |           |                    | 6)      |               |            |                      |
+-----------------------------+-----------------+---------------------+-----------+--------------------+---------+---------------+------------+----------------------+
| uart_ps7_0_axi_periph_0     | Up-to-date      | No changes required |  *(2)     | AXI Interconnect   | 2.1     | 2.1 (Rev. 22) | Included   | xc7z010clg400-1      |
|                             |                 |                     |           |                    | (Rev.   |               |            |                      |
|                             |                 |                     |           |                    | 22)     |               |            |                      |
+-----------------------------+-----------------+---------------------+-----------+--------------------+---------+---------------+------------+----------------------+
| uart_rst_ps7_0_50M_0        | Up-to-date      | No changes required |  *(3)     | Processor System   | 5.0     | 5.0 (Rev. 13) | Included   | xc7z010clg400-1      |
|                             |                 |                     |           | Reset              | (Rev.   |               |            |                      |
|                             |                 |                     |           |                    | 13)     |               |            |                      |
+-----------------------------+-----------------+---------------------+-----------+--------------------+---------+---------------+------------+----------------------+
| uart_vio_0_0                | Up-to-date      | No changes required |  *(4)     | VIO (Virtual       | 3.0     | 3.0 (Rev. 19) | Included   | xc7z010clg400-1      |
|                             |                 |                     |           | Input/Output)      | (Rev.   |               |            |                      |
|                             |                 |                     |           |                    | 19)     |               |            |                      |
+-----------------------------+-----------------+---------------------+-----------+--------------------+---------+---------------+------------+----------------------+
*(1) c:/Xilinx/Vivado/2020.1/data/ip/xilinx/processing_system7_v5_5/doc/processing_system7_v5_5_changelog.txt
*(2) c:/Xilinx/Vivado/2020.1/data/ip/xilinx/axi_interconnect_v2_1/doc/axi_interconnect_v2_1_changelog.txt
*(3) c:/Xilinx/Vivado/2020.1/data/ip/xilinx/proc_sys_reset_v5_0/doc/proc_sys_reset_v5_0_changelog.txt
*(4) c:/Xilinx/Vivado/2020.1/data/ip/xilinx/vio_v3_0/doc/vio_v3_0_changelog.txt


save_bd_design
Wrote  : <C:\Users\Amteo\Desktop\Universidad\SEP\Proyecto-2-SEP-G14\Tests\Test_UART\testUART\testUART.srcs\sources_1\bd\uart\uart.bd> 
Wrote  : <C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto-2-SEP-G14/Tests/Test_UART/testUART/testUART.srcs/sources_1/bd/uart/ui/bd_d02f786e.ui> 
exit
INFO: [Common 17-206] Exiting Vivado at Sat Jul  6 15:07:07 2024...
