; generated by Component: ARM Compiler 5.06 update 3 (build 300) Tool: ArmCC [4d35f0]
; commandline ArmCC [--c99 --list --split_sections --debug -c --asm --interleave -o.\keil_output\instruction_opt_test.o --asm_dir=.\keil_output\ --list_dir=.\keil_output\ --depend=.\keil_output\instruction_opt_test.d --cpu=Cortex-M4.fp --apcs=interwork -O0 --diag_suppress=9931 -I..\..\..\chip_5411x\inc -I..\..\..\brd_xpresso54114\inc -I..\..\..\..\..\..\COMMON\SRC\CMSIS_DSP_4_5\inc -IC:\Users\emh203\Documents\GitHub\ESC-M4\CM4_TEST\PROJECTS\KEIL\INSTRUCTION_TEST\prj_xpresso54114\keil\periph_blinky\RTE -IC:\Keil_v5\ARM\PACK\Keil\LPC54000_DFP\2.0.0\LPCOpen\lpc5411x\chip_5411x\inc -IC:\Keil_v5\ARM\CMSIS\Include -D__UVISION_VERSION=521 -DCHIP_LPC5411X -DCHIP_LPC5411X -DCORE_M4 -DARM_MATH_CM4 -D__FPU_PRESENT=1 -DCORE_M4 --omf_browse=.\keil_output\instruction_opt_test.crf ..\..\..\..\..\..\COMMON\SRC\TEST\INSTRUCTION_OPT_TEST.c]
                          THUMB

                          AREA ||i.main||, CODE, READONLY, ALIGN=2

                          REQUIRE _printf_sizespec
                          REQUIRE _printf_percent
                  main PROC
;;;7      
;;;8      int main()
000000  e92d41f0          PUSH     {r4-r8,lr}
;;;9      {
;;;10     
;;;11     	q63_t a=0;
000004  2000              MOVS     r0,#0
000006  4605              MOV      r5,r0
000008  4606              MOV      r6,r0
;;;12     	q31_t b=0;
00000a  2700              MOVS     r7,#0
;;;13     	q31_t c=0;
00000c  4680              MOV      r8,r0
;;;14     
;;;15     	for(int i =0 ; i< 64 ; i++)
00000e  2400              MOVS     r4,#0
000010  e00a              B        |L1.40|
                  |L1.18|
;;;16     	{
;;;17     		b = rand();
000012  f7fffffe          BL       rand
000016  4607              MOV      r7,r0
;;;18     		c = rand();
000018  f7fffffe          BL       rand
00001c  4680              MOV      r8,r0
;;;19     		a+=(q63_t)b*c;
00001e  fb871008          SMULL    r1,r0,r7,r8
000022  194d              ADDS     r5,r1,r5
000024  4146              ADCS     r6,r6,r0
000026  1c64              ADDS     r4,r4,#1              ;15
                  |L1.40|
000028  2c40              CMP      r4,#0x40              ;15
00002a  dbf2              BLT      |L1.18|
;;;20     	}
;;;21     
;;;22     	//Need this so the compiler Generates what we need!
;;;23     	printf("%ll",a);
00002c  462a              MOV      r2,r5
00002e  4633              MOV      r3,r6
000030  a002              ADR      r0,|L1.60|
000032  f7fffffe          BL       __2printf
;;;24     
;;;25     return 0;
000036  2000              MOVS     r0,#0
;;;26     
;;;27     }
000038  e8bd81f0          POP      {r4-r8,pc}
                          ENDP

                  |L1.60|
00003c  256c6c00          DCB      "%ll",0

;*** Start embedded assembler ***

#line 1 "..\\..\\..\\..\\..\\..\\COMMON\\SRC\\TEST\\INSTRUCTION_OPT_TEST.c"
	AREA ||.rev16_text||, CODE
	THUMB
	EXPORT |__asm___22_INSTRUCTION_OPT_TEST_c_main____REV16|
#line 129 "..\\..\\..\\chip_5411x\\inc\\core_cmInstr.h"
|__asm___22_INSTRUCTION_OPT_TEST_c_main____REV16| PROC
#line 130

 rev16 r0, r0
 bx lr
	ENDP
	AREA ||.revsh_text||, CODE
	THUMB
	EXPORT |__asm___22_INSTRUCTION_OPT_TEST_c_main____REVSH|
#line 144
|__asm___22_INSTRUCTION_OPT_TEST_c_main____REVSH| PROC
#line 145

 revsh r0, r0
 bx lr
	ENDP

;*** End   embedded assembler ***

                  __ARM_use_no_argv EQU 0
