Classic Timing Analyzer report for d_chufaqi
Thu Oct 28 10:24:55 2021
Quartus II Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. tsu
  7. tco
  8. th
  9. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                      ;
+------------------------------+-------+---------------+-------------+--------+---------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From   ; To      ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+--------+---------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 3.731 ns    ; d      ; q~reg0  ; --         ; Clk      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 6.816 ns    ; q~reg0 ; q       ; Clk        ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -3.463 ns   ; d      ; qb~reg0 ; --         ; Clk      ; 0            ;
; Total number of failed paths ;       ;               ;             ;        ;         ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+--------+---------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C5T144C8        ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 6      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------+
; tsu                                                           ;
+-------+--------------+------------+------+---------+----------+
; Slack ; Required tsu ; Actual tsu ; From ; To      ; To Clock ;
+-------+--------------+------------+------+---------+----------+
; N/A   ; None         ; 3.731 ns   ; d    ; q~reg0  ; Clk      ;
; N/A   ; None         ; 3.729 ns   ; d    ; qb~reg0 ; Clk      ;
+-------+--------------+------------+------+---------+----------+


+---------------------------------------------------------------+
; tco                                                           ;
+-------+--------------+------------+---------+----+------------+
; Slack ; Required tco ; Actual tco ; From    ; To ; From Clock ;
+-------+--------------+------------+---------+----+------------+
; N/A   ; None         ; 6.816 ns   ; q~reg0  ; q  ; Clk        ;
; N/A   ; None         ; 6.814 ns   ; qb~reg0 ; qb ; Clk        ;
+-------+--------------+------------+---------+----+------------+


+---------------------------------------------------------------------+
; th                                                                  ;
+---------------+-------------+-----------+------+---------+----------+
; Minimum Slack ; Required th ; Actual th ; From ; To      ; To Clock ;
+---------------+-------------+-----------+------+---------+----------+
; N/A           ; None        ; -3.463 ns ; d    ; qb~reg0 ; Clk      ;
; N/A           ; None        ; -3.465 ns ; d    ; q~reg0  ; Clk      ;
+---------------+-------------+-----------+------+---------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition
    Info: Processing started: Thu Oct 28 10:24:55 2021
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off d_chufaqi -c d_chufaqi --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "Clk" is an undefined clock
Info: No valid register-to-register data paths exist for clock "Clk"
Info: tsu for register "q~reg0" (data pin = "d", clock pin = "Clk") is 3.731 ns
    Info: + Longest pin to register delay is 6.521 ns
        Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_8; Fanout = 2; PIN Node = 'd'
        Info: 2: + IC(5.262 ns) + CELL(0.206 ns) = 6.413 ns; Loc. = LCCOMB_X1_Y11_N26; Fanout = 1; COMB Node = 'q~reg0feeder'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 6.521 ns; Loc. = LCFF_X1_Y11_N27; Fanout = 1; REG Node = 'q~reg0'
        Info: Total cell delay = 1.259 ns ( 19.31 % )
        Info: Total interconnect delay = 5.262 ns ( 80.69 % )
    Info: + Micro setup delay of destination is -0.040 ns
    Info: - Shortest clock path from clock "Clk" to destination register is 2.750 ns
        Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'Clk'
        Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 2; COMB Node = 'Clk~clkctrl'
        Info: 3: + IC(0.841 ns) + CELL(0.666 ns) = 2.750 ns; Loc. = LCFF_X1_Y11_N27; Fanout = 1; REG Node = 'q~reg0'
        Info: Total cell delay = 1.766 ns ( 64.22 % )
        Info: Total interconnect delay = 0.984 ns ( 35.78 % )
Info: tco from clock "Clk" to destination pin "q" through register "q~reg0" is 6.816 ns
    Info: + Longest clock path from clock "Clk" to source register is 2.750 ns
        Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'Clk'
        Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 2; COMB Node = 'Clk~clkctrl'
        Info: 3: + IC(0.841 ns) + CELL(0.666 ns) = 2.750 ns; Loc. = LCFF_X1_Y11_N27; Fanout = 1; REG Node = 'q~reg0'
        Info: Total cell delay = 1.766 ns ( 64.22 % )
        Info: Total interconnect delay = 0.984 ns ( 35.78 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Longest register to pin delay is 3.762 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y11_N27; Fanout = 1; REG Node = 'q~reg0'
        Info: 2: + IC(0.706 ns) + CELL(3.056 ns) = 3.762 ns; Loc. = PIN_9; Fanout = 0; PIN Node = 'q'
        Info: Total cell delay = 3.056 ns ( 81.23 % )
        Info: Total interconnect delay = 0.706 ns ( 18.77 % )
Info: th for register "qb~reg0" (data pin = "d", clock pin = "Clk") is -3.463 ns
    Info: + Longest clock path from clock "Clk" to destination register is 2.750 ns
        Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'Clk'
        Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 2; COMB Node = 'Clk~clkctrl'
        Info: 3: + IC(0.841 ns) + CELL(0.666 ns) = 2.750 ns; Loc. = LCFF_X1_Y11_N17; Fanout = 1; REG Node = 'qb~reg0'
        Info: Total cell delay = 1.766 ns ( 64.22 % )
        Info: Total interconnect delay = 0.984 ns ( 35.78 % )
    Info: + Micro hold delay of destination is 0.306 ns
    Info: - Shortest pin to register delay is 6.519 ns
        Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_8; Fanout = 2; PIN Node = 'd'
        Info: 2: + IC(5.264 ns) + CELL(0.202 ns) = 6.411 ns; Loc. = LCCOMB_X1_Y11_N16; Fanout = 1; COMB Node = 'qb~0'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 6.519 ns; Loc. = LCFF_X1_Y11_N17; Fanout = 1; REG Node = 'qb~reg0'
        Info: Total cell delay = 1.255 ns ( 19.25 % )
        Info: Total interconnect delay = 5.264 ns ( 80.75 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 190 megabytes
    Info: Processing ended: Thu Oct 28 10:24:55 2021
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


