From d50f01d31c6111ea06fae508eddafc14b2bb9502 Mon Sep 17 00:00:00 2001
From: "simon.zheng" <simon@ubuntu.(none)>
Date: Wed, 30 Apr 2014 16:22:13 +0800
Subject: [PATCH 3994/5965] PD#91181:DI reverse function support only on M6TV
 to avoid conflict with MBOX and PAD video rotation

---
 drivers/amlogic/deinterlace/deinterlace.c    | 5 +++++
 drivers/amlogic/deinterlace/deinterlace_hw.c | 4 ++++
 2 files changed, 9 insertions(+)

diff --git a/drivers/amlogic/deinterlace/deinterlace.c b/drivers/amlogic/deinterlace/deinterlace.c
index f0a0a8634cca..e241cef85af8 100755
--- a/drivers/amlogic/deinterlace/deinterlace.c
+++ b/drivers/amlogic/deinterlace/deinterlace.c
@@ -2331,6 +2331,11 @@ static unsigned char is_bypass_post(void)
         return (di_debug_flag>>19)&0x1;
     }
 
+#if MESON_CPU_TYPE >= MESON_CPU_TYPE_MESON8
+/*prot is conflict with di post*/
+    if(di_pre_stru.orientation)
+	return 1;
+#endif
     if((bypass_post)||(bypass_dynamic_flag&1)){
         return 1;
     }
diff --git a/drivers/amlogic/deinterlace/deinterlace_hw.c b/drivers/amlogic/deinterlace/deinterlace_hw.c
index bd0368813090..c18498e9d218 100755
--- a/drivers/amlogic/deinterlace/deinterlace_hw.c
+++ b/drivers/amlogic/deinterlace/deinterlace_hw.c
@@ -2094,6 +2094,7 @@ void read_mtn_info(unsigned long* mtn_info, unsigned long * reg_mtn_info)
 }
 void di_post_read_reverse(bool reverse)
 {
+#if ((MESON_CPU_TYPE ==  MESON_CPU_TYPE_MESON6TV)||	(MESON_CPU_TYPE == MESON_CPU_TYPE_MESON6TVD	))
     if(reverse) {
         Wr_reg_bits(DI_IF1_GEN_REG2,    3, 2, 2);
         Wr_reg_bits(VD1_IF0_GEN_REG2, 0xf, 2, 4);
@@ -2103,9 +2104,11 @@ void di_post_read_reverse(bool reverse)
 	Wr_reg_bits(VD1_IF0_GEN_REG2, 0, 2, 4);
 	Wr_reg_bits(VD2_IF0_GEN_REG2, 0, 2, 4);
     }
+#endif    
 }
 void di_post_read_reverse_irq(bool reverse)
 {
+#if ((MESON_CPU_TYPE ==  MESON_CPU_TYPE_MESON6TV)||(MESON_CPU_TYPE == MESON_CPU_TYPE_MESON6TVD	))
     if(reverse) {
         VSYNC_WR_MPEG_REG_BITS(DI_IF1_GEN_REG2,    3, 2, 2);
         VSYNC_WR_MPEG_REG_BITS(VD1_IF0_GEN_REG2, 0xf, 2, 4);
@@ -2117,6 +2120,7 @@ void di_post_read_reverse_irq(bool reverse)
 	VSYNC_WR_MPEG_REG_BITS(VD2_IF0_GEN_REG2, 0, 2, 4);
 	VSYNC_WR_MPEG_REG_BITS(DI_MTNRD_CTRL, 0, 17,4);
     }
+#endif    
 }
 
 static unsigned char pre_power_on = 0;
-- 
2.19.0

