
  [ 
    {
      "sub": "submitted",
      "type": "2025",
      "status": "IEEE TIM",
      "title": "",
      "image": "",
      "journal": "IEEE TIM",
      "reference":"",      
      "authors": [
        "Ji-Ho Kim",
        "Jae-Hyeon Pyeon",
        "Min-Seong Choo."
      ],
      "figure": [ "jh-kim-profile-img.png", "jh-pyeon-profile-img.png", "minseong-chu-profile-img.png"],
      "link": ""
    },
    {
      "sub": "In Revision",
      "type": "2025",
      "status": "IEEE JETCAS",
      "title": "",
      "image": "",
      "journal": "IEEE JETCAS",
      "reference":"",       
      "authors": [
        "Shin-Uk Kang",
        "Dong-Hyun Lee",
        "Min-Gwon Song",
        "Mingoo Seok", 
        "Min-Seong Choo."
      ],
      "figure": [ "su-kang-profile-img.jpg", "dh-lee-profile-img.png","mg-song-profile-img.jpg", "minseong-chu-profile-img.png"],
      "link": ""
    },
    {
      "type": "2025",
      "status": "IEEE JSSC",
      "title": "",
      "image": "",
      "progress": "",
      "journal": "IEEE JSSC",
      "reference":"",           
      "authors": [
        "Jae-Hyeon Pyeon...", 
        "Min-Seong Choo."
      ],
      "figure": [ "jh-pyeon-profile-img.png", "ih-han-profile-img.jpg", "minseong-chu-profile-img.png"],
      "link": ""
    },
    {
      "type": "2025",
      "status": "IEEE TCAS-I",
      "title": "",
      "image": "",
      "progress": "",
      "journal": "IEEE TCAS-I",
      "reference":"",       
      "authors": [
        "Sang-Hyun Ok...", 
        "Min-Seong Choo."
      ],
      "figure": [ "sh-ok-profile-img.jpg", "jg-lee-profile-img.jpeg", "minseong-chu-profile-img.png"],
      "link": ""
    },
    {
      "type": "2025",
      "status": "IEEE TCAS-I",
      "title": "",
      "image": "",
      "progress": "",
      "journal": "IEEE TCAS-I",
      "reference":"",       
      "authors": [
        "Dong-Ho Kim, Seung-Mo Jin...", 
        "Min-Seong Choo."
      ],
      "figure": ["sm-jin-profile-img.png", "dh-kim-profile-image.jpg", "minseong-chu-profile-img.png"],
      "link": ""
    },
    {
      "sub": "Accepted",      
      "type": "2025",
      "status": "IEEE TVLSI",
      "title": "A Pattern-Dependent Pulse Filtering Technique for Low-Jitter Injection-Locked CDR in 28-nm CMOS",
      "image": "",
      "journal": "IEEE TVLSI",
      "reference":"",      
      "authors": ["Junhak Kim", "Young-Wook Kim", "Sinho Lee", "Yoojin Jung", "Min-Seong Choo", "Kwanseo Park"],
      "figure": ["minseong-chu-profile-img.png"],
      "link": ""
    },
    {
      "sub": "",      
      "type": "2025",
      "status": "IEEE MWTL",
      "title": "A Stagger-Tuned Cryogenic Broadband CMOS 3-stage Cascode LNA for Quantum Computing",
      "image": "",
      "journal": "IEEE MWTL",
      "reference":"in <i>IEEE Microwave and Wireless Technology Letters</i>",   
      "authors": ["W.-J. Chang", "J.-H. Kwon", "G.-Y. Kim", "I.-S. Jeon", "J.-H. Shin", "S.-J. Kim", "H.-D. Gwon", "M.-S. Choo", "and T.-H. Jang"],
      "figure": ["minseong-chu-profile-img.png"],
      "link": "https://ieeexplore.ieee.org/document/11272918"
    },    
    {
      "type": "2025",
      "status": "IEEE JSSC",
      "title": "A 14-to-32-Gb/s Deadzone-Free Referenceless CDR with Autocovariance-based Seamless Frequency Detector in 40nm CMOS Technology",
      "image": "",
      "journal": "IEEE JSSC",
      "reference":"",
      "authors": ["H.-S. Choi", "J.-G. Lee", "S.-H. Gong", "K.-H. Lee", "D.-H. Koh", "J.-W. Sull", "H.-R. Do", "C.-H Kye", "D.-K. Jeong", "K.-S. Park", "and M.-S. Choo"
      ],
      "figure": ["jg-lee-profile-img.jpeg", "sh-gong-profile-image.jpg", "minseong-chu-profile-img.png"],
      "link": "https://ieeexplore.ieee.org/document/11029275"
    },
    {
      "type": "2025",
      "status": "IEEE TVLSI",
      "title": "A Supply Noise-Insensitive Ring DCO With a Self-Biased Shunt Regulator Array in Wide-Range Digital PLL",
      "image": "",
      "journal": "IEEE TVLSI",
      "reference":"",      
      "authors": ["K.-M. Baek", "J.-H. Kim", "K.-H. Kim", "D.-K. Jeong", "and M.-S. Choo"],
      "figure": ["jh-kim-profile-img.png", "minseong-chu-profile-img.png"],
      "link": "https://ieeexplore.ieee.org/document/11017684"
    },
    {
    
      "type": "2024",
      "status": "IEEE TCAS-II",
      "title": "High-Precision Built-In Phase Noise Measurement Circuit with Hybrid ΔΣ Time-to-Digital Converter For SoC Clocking Applications",
      "image": "",
      "journal": "IEEE TCAS-II",
      "reference":"",      
      "authors": ["J.-H. Choi", "H.-J. Kim", "H.-D. Roh", "Y.-J. Cho", "M. Choi", "M.-S. Choo", "and J.-J. Roh"],
      "figure": ["minseong-chu-profile-img.png"],
      "link": "https://ieeexplore.ieee.org/abstract/document/10614194"
    },
    {
    
      "type": "2024",
      "status": "IEEE TCAS-I",
      "title": "A Compact Single-Channel 1 GS/s 8-Bit 3-Stage Capacitor Array-Assisted Charge-Injection DAC-Based SAR ADC",
      "image": "",
      "journal": "IEEE TCAS-I",
      "reference":"",      
      "authors": ["C.-H. Kye", "Y.-J. Byeon", "K.-J. Choo", "and M.-S. Choo"],
      "figure": ["yj-byeon-profile-img.png","minseong-chu-profile-img.png"],
      "link": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=10586762"
    },
    {
    
      "type": "2024",
      "status": "IEEE TCAS-II",
      "title": "3.2-GHz Digital Phase-Locked Loop with Autocorrelation-based Direct Jitter Correction",
      "image": "",
      "journal": "IEEE TCAS-II",
      "reference":"",      
      "authors": ["G.-J. Park", "S.-O. Yeom", "I.-W. Jang", "D.-J. Lee", "J.-D. Han", "and M.-S. Choo"],
      "figure": ["minseong-chu-profile-img.png"],
      "link": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=10507171"
    },
    {
    
      "type": "2024",
      "status": "JSTS",
      "title": "A 4.5-to-14 GHz PLL-Based Clock Driver with Wide-Range 3-Shaped LC-VCOs for DRAM Test",
      "image": "",
      "journal": "JSTS",
      "reference":"",       
      "authors": ["C.-H. Kye", "J. Kim", "D.-K. Jeong", "and M.-S. Choo"],
      "figure": ["minseong-chu-profile-img.png"],
      "link": "https://www.dbpia.co.kr/journal/articleDetail?nodeId=NODE11825975"
    },
    {
     
      "type": "2022",
      "status": "IEEE ACCESS",
      "title": "An Automated Design Methodology for Ring Voltage-Controlled Oscillators in Nanometer CMOS Technologies",
      "image": "img/j11.png",
      "journal": "IEEE ACCESS",
      "reference":"",   
      "authors": ["D.-J. Lee", "G.-J. Park", "J.-D. Han", "and M.-S. Choo"],
      "figure": ["minseong-chu-profile-img.png"],
      "link": "https://ieeexplore.ieee.org/abstract/document/10002363/"
    },  
  {
   
    "type": "2021",
    "status": "IEEE JSSC",
    "title": "A PVT Variation-Robust All-Digital Injection-Locked Clock Multiplier with Real-Time Offset Tracking using Time-Division Dual Calibration",
    "image": "img/j10.png",
    "journal": "IEEE Journal of Solid-State Circuits (JSSC)",
    "reference":"",     
    "authors": ["M.-S. Choo", "S.-W. Kim", "H.-G. Ko", "S.-Y. Cho", "K.-S. Park", "J.-H. Lee", "S.-Y. Shin", "H.-K. Chi", "and D.-K. Jeong"],
    "figure": ["minseong-chu-profile-img.png"],
    "link": "https://ieeexplore.ieee.org/document/9386211"
  },
  {
   
    "type": "2021",
    "status": "IEEE JSSC",
    "title": "A 4-20-Gb/s 1.87-pJ/b Continuous-Rate Digital CDR Circuit With Unlimited Frequency Acquisition Capability in 65-nm CMOS",
    "image": "img/j9.png",
    "journal": "IEEE Journal of Solid-State Circuits (JSSC)",
    "reference":"",     
    "authors": ["K.-S. Park", "K.-H. Lee", "S.-Y. Cho", "J.-H. Lee", "J.-H. Hwang", "M.-S. Choo", "and D.-K. Jeong"],
    "figure": ["minseong-chu-profile-img.png"],
    "link": "https://ieeexplore.ieee.org/abstract/document/9239394"
  },
  {
   
    "type": "2020",
    "status": "JSE",
    "title": "Review of Injection-Locked Oscillators",
    "image": "img/j8.png",
    "journal": "Journal of Semiconductor Engineering (JSE)",
    "reference":"",  
    "authors": ["M.-S. Choo", "and D.-K. Jeong"],
    "figure": ["minseong-chu-profile-img.png"],
    "link": "https://koreascience.kr/article/JAKO202021262090393.page"
  },
  {
   
    "type": "2019",
    "status": "IEEE TCAS-II",
    "title": "A 15-GHz, 17.8-mW, 213-fs Injection-Locked PLL With Maximized Injection Strength Using Adjustment of Phase Domain Response",
    "image": "img/j7.png",
    "journal": "IEEE Transactions on Circuits and Systems-II: Express Briefs (TCAS-II)",
    "reference":"",   
    "authors": ["M.-S. Choo", "Y.-G. Song", "S.-Y. Cho", "H.-G. Ko", "K.-S. Park", "and D.-K. Jeong"],
    "figure": ["minseong-chu-profile-img.png"],
    "link": "https://ieeexplore.ieee.org/document/8883248"
  },
  {
   
    "type": "2019",
    "status": "IEEE SSC-L",
    "title": "A Current-Mode Digital AOT 4-Phase Buck Voltage Regulator",
    "image": "img/j5.png",
    "journal": "IEEE Solid-State Circuits Letters (SSC-L)",
    "reference":"",    
    "authors": ["M.-H. Choi", "C.-H. Kye", "J.-H. Oh", "M.-S. Choo", "and D.-K. Jeong"],
    "figure": ["minseong-chu-profile-img.png"],
    "link": "https://ieeexplore.ieee.org/abstract/document/8771119"
  },
  {
  
    "type": "2019",
    "status": "IEEE JSSC",
    "title": "A 10-Gb/s, 0.03-mm2, 1.28-pJ/bit Half-Rate All-Digital Injection-Locked Clock and Data Recovery with Maximum Timing-Margin Tracking Loop",
    "image": "img/c4.png",
    "journal": "IEEE Asian Solid-State Circuits Conference (A-SSCC) invited to JSSC",
    "reference":"",   
    "authors": ["M.-S. Choo", "H.-G. Ko", "S.-Y. Cho", "K.-H. Lee", "and D.-K. Jeong"],
    "figure": ["minseong-chu-profile-img.png"],
    "link": "https://ieeexplore.ieee.org/document/8781914"
  },
  {
  
    "type": "2018",
    "status": "IEEE TCAS-II",
    "title": "An optimum injection-timing tracking loop for 5-GHz, 1.13-mW/GHz RO-based injection-locked PLL with 152-fs integrated jitter",
    "image": "img/j4.png",
    "journal": "IEEE Transactions on Circuits and Systems-II: Express Briefs (TCAS-II)",
    "reference":"",    
    "authors": ["M.-S. Choo", "H.-G. Ko", "S.-Y. Cho", "K.-H. Lee", "and D.-K. Jeong"],
    "figure": ["minseong-chu-profile-img.png"],
    "link": "https://ieeexplore.ieee.org/abstract/document/8514813"
  },
  {
  
    "type": "2018",
    "status": "IEEE TCAS-I",
    "title": "A 2.5–5.6 GHz subharmonically injection-locked all-digital PLL with dual-edge complementary switched injection",
    "image": "img/j3.png",
    "journal": "IEEE Transactions on Circuits and Systems-I: Regular Links (TCAS-I)",
    "reference":"",    
    "authors": ["S.-Y. Cho", "S.-W. Kim", "M.-S. Choo", "H.-G. Ko", "J.-H. Lee", "W.-R. Bae", "and D.-K. Jeong"],
    "figure": ["minseong-chu-profile-img.png"],
    "link": "https://ieeexplore.ieee.org/abstract/document/8292824"
  },
  {
  
    "type": "2017",
    "status": "IEEE TCAS-II",
    "title": "A 55.1 mW 1.62-to-8.1 Gb/s video interface receiver generating up to 680 MHz stream clock over 20 dB loss channel",
    "image": "img/j2.png",
    "journal": "IEEE Transactions on Circuits and Systems-II: Express Briefs (TCAS-II)",
    "reference":"",   
    "authors": ["K.-S. Park", "J.-H. Lee", "K.-H. Lee", "M.-S. Choo", "S.-C. Jang", "S.-H. Chu", "S.-W. Kim", "and D.-K. Jeong"],
    "figure": ["minseong-chu-profile-img.png"],
    "link": "https://ieeexplore.ieee.org/abstract/document/8022928"
  },
  {
  
    "type": "2016",
    "status": "JSTS",
    "title": "A 285-fs rms Integrated Jitter Injection-Locked Ring PLL with Charge-Stored Complementary Switch Injection Technique",
    "image": "img/j1.png",
    "journal": "Journal of Semiconductor Technology and Science (JSTS)",
    "reference":"",  
    "authors": ["S.-W. Kim", "S.-C. Jang", "S.-Y. Cho", "M.-S. Choo", "G.-S. Jeong", "W.-R. Bae", "and D.-K. Jeong"],
    "figure": ["minseong-chu-profile-img.png"],
    "link": "https://koreascience.kr/article/JAKO201607959403082.page"
  }
]