Timing Report Max Delay Analysis

SmartTime Version v2021.2
Microsemi Corporation - Microsemi Libero Software Release v2021.2 (Version 2021.2.0.11)
Date: Tue Mar 29 06:24:38 2022


Design: top
Family: PolarFire
Die: MPF100T
Package: FCVG484
Temperature Range: -40 - 100 C
Voltage Range: 0.97 - 1.03 V
Speed Grade: -1
Design State: Post-Layout
Data source: Production
Multi Corner Report Operating Conditions: slow_lv_ht, slow_lv_lt, fast_hv_lt


*** IMPORTANT RECOMMENDATION *** If you haven't done so, it is highly recommended to add clock jitter information for each clock domain into Libero SoC through clock uncertainty SDC timing constraints. Please refer to the Libero SoC v2021.2 release notes for more details.

-----------------------------------------------------
SUMMARY

Clock Domain:               DDR_REF
Required Period (ns):       20.000
Required Frequency (MHz):   50.000
Worst Slack (ns):           -2.660
Operating Conditions:       slow_lv_ht

Clock Domain:               DQS[0]
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               DQS[1]
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               DQS[2]
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               DQS[3]
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PCIe_EP_0/PCIe_TL_CLK_0/CLK_DIV2_0/CLK_DIV2_0/I_CD/Y_DIV
Required Period (ns):       12.500
Required Frequency (MHz):   80.000
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PCIe_EP_0/PCIe_TL_CLK_0/OSC_160MHz_0/OSC_160MHz_0/I_OSC_160/CLK
Required Period (ns):       6.250
Required Frequency (MHz):   160.000
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PCIe_EP_0/PCIe_TX_PLL_0/PCIe_TX_PLL_0/txpll_isnt_0/DIV_CLK
Required Period (ns):       8.000
Required Frequency (MHz):   125.000
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0
Required Period (ns):       20.000
Required Frequency (MHz):   50.000
Worst Slack (ns):           18.657
Operating Conditions:       slow_lv_ht

Clock Domain:               PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT1
Required Period (ns):       20.000
Required Frequency (MHz):   50.000
Worst Slack (ns):           18.036
Operating Conditions:       slow_lv_ht

Clock Domain:               PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1
Required Period (ns):       5.000
Required Frequency (MHz):   200.000
Worst Slack (ns):           -0.417
Operating Conditions:       slow_lv_ht

Clock Domain:               PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT2
Required Period (ns):       1.250
Required Frequency (MHz):   800.000
Worst Slack (ns):           -5.674
Operating Conditions:       slow_lv_lt

Clock Domain:               PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT3
Required Period (ns):       1.250
Required Frequency (MHz):   800.000
Worst Slack (ns):           -5.656
Operating Conditions:       slow_lv_lt

Clock Domain:               PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DQSW270_DELAY_LINE_MOVE[0]:Q
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DQSW270_DELAY_LINE_MOVE[1]:Q
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DQSW270_DELAY_LINE_MOVE[2]:Q
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DQSW270_DELAY_LINE_MOVE[3]:Q
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[0]:Q
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[10]:Q
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[11]:Q
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[12]:Q
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[13]:Q
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[14]:Q
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[15]:Q
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[16]:Q
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[17]:Q
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[18]:Q
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[19]:Q
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[1]:Q
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[20]:Q
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[21]:Q
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[22]:Q
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[23]:Q
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[24]:Q
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[25]:Q
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[26]:Q
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[27]:Q
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[28]:Q
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[29]:Q
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[2]:Q
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[30]:Q
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[31]:Q
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[32]:Q
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[33]:Q
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[34]:Q
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[35]:Q
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[3]:Q
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[4]:Q
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[5]:Q
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[6]:Q
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[7]:Q
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[8]:Q
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[9]:Q
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/VCO_PHSEL_ROTATE[0]:Q
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               REF_CLK_PAD_P
Required Period (ns):       10.000
Required Frequency (MHz):   100.000
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT0
Required Period (ns):       1.250
Required Frequency (MHz):   800.000
Worst Slack (ns):           
Operating Conditions:       

                            Input to Output
Max Delay (ns):             N/A

END SUMMARY
-----------------------------------------------------

Clock Domain DDR_REF

Info: The maximum frequency of this clock domain is limited by the period of pin PCIe_EP_0/PCIex4_0/pcie_apblink_inst:S_CLK

SET Register to Register

Path 1
  From: AXItoAPB_0/Core_AHBL_0/Core_AHBL_0/matrix4x16/masterstage_0/SDATASELInt[4]:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_rdFIFORAM/wrDataReg[53]:D
  Delay (ns):              7.494
  Slack (ns):             12.452
  Arrival (ns):           10.168
  Required (ns):          22.620
  Setup (ns):              0.000
  Minimum Period (ns):     7.548
  Operating Conditions: slow_lv_ht

Path 2
  From: AXItoAPB_0/Core_AHBL_0/Core_AHBL_0/matrix4x16/masterstage_0/SDATASELInt[4]:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_rdFIFORAM/wrDataReg[52]:D
  Delay (ns):              7.443
  Slack (ns):             12.500
  Arrival (ns):           10.117
  Required (ns):          22.617
  Setup (ns):              0.000
  Minimum Period (ns):     7.500
  Operating Conditions: slow_lv_ht

Path 3
  From: AXItoAPB_0/Core_AHBL_0/Core_AHBL_0/matrix4x16/masterstage_0/SDATASELInt[1]:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_rdFIFORAM/wrDataReg[53]:D
  Delay (ns):              7.434
  Slack (ns):             12.512
  Arrival (ns):           10.108
  Required (ns):          22.620
  Setup (ns):              0.000
  Minimum Period (ns):     7.488
  Operating Conditions: slow_lv_ht

Path 4
  From: AXItoAPB_0/Core_AHBL_0/Core_AHBL_0/matrix4x16/masterstage_0/SDATASELInt[1]:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_rdFIFORAM/wrDataReg[52]:D
  Delay (ns):              7.383
  Slack (ns):             12.560
  Arrival (ns):           10.057
  Required (ns):          22.617
  Setup (ns):              0.000
  Minimum Period (ns):     7.440
  Operating Conditions: slow_lv_ht

Path 5
  From: AXItoAPB_0/Core_AHBL_0/Core_AHBL_0/matrix4x16/masterstage_0/SDATASELInt[4]:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_rdFIFORAM/wrDataReg[54]:D
  Delay (ns):              7.373
  Slack (ns):             12.577
  Arrival (ns):           10.047
  Required (ns):          22.624
  Setup (ns):              0.000
  Minimum Period (ns):     7.423
  Operating Conditions: slow_lv_ht


Expanded Path 1
  From: AXItoAPB_0/Core_AHBL_0/Core_AHBL_0/matrix4x16/masterstage_0/SDATASELInt[4]:CLK
  To: AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_rdFIFORAM/wrDataReg[53]:D
  data required time                                 22.620
  data arrival time                          -       10.168
  slack                                              12.452
  ________________________________________________________
  Data arrival time calculation
  0.000                        DDR_REF
               +     0.000          Clock source
  0.000                        DDR_REF (r)
               +     0.000          net: DDR_REF
  0.000                        DDR_REF_ibuf/U_IOPAD:PAD (r)
               +     0.466          cell: ADLIB:IOPAD_IN
  0.466                        DDR_REF_ibuf/U_IOPAD:Y (r)
               +     0.396          net: DDR_REF_ibuf/YIN
  0.862                        CLKINT_0/U0_IOBA:A (r)
               +     0.141          cell: ADLIB:ICB_CLKINT
  1.003                        CLKINT_0/U0_IOBA:Y (r)
               +     0.518          net: CLKINT_0/U0_IOBA_net
  1.521                        CLKINT_0:A (r)
               +     0.178          cell: ADLIB:GB
  1.699                        CLKINT_0:Y (r)
               +     0.366          net: CLKINT_0/U0_Y
  2.065                        CLKINT_0/U0_RGB1_RGB2:A (r)
               +     0.058          cell: ADLIB:RGB
  2.123                        CLKINT_0/U0_RGB1_RGB2:Y (f)
               +     0.551          net: CLKINT_0/U0_RGB1_RGB2_rgb_net_1
  2.674                        AXItoAPB_0/Core_AHBL_0/Core_AHBL_0/matrix4x16/masterstage_0/SDATASELInt[4]:CLK (r)
               +     0.194          cell: ADLIB:SLE
  2.868                        AXItoAPB_0/Core_AHBL_0/Core_AHBL_0/matrix4x16/masterstage_0/SDATASELInt[4]:Q (f)
               +     0.177          net: AXItoAPB_0/Core_AHBL_0/Core_AHBL_0/matrix4x16/masterstage_0/SDATASELInt_Z[4]
  3.045                        AXItoAPB_0/Core_AHBL_0/Core_AHBL_0/matrix4x16/masterstage_0/default_slave_sm/defSlaveSMNextState_i_o2_9:C (f)
               +     0.236          cell: ADLIB:CFG4
  3.281                        AXItoAPB_0/Core_AHBL_0/Core_AHBL_0/matrix4x16/masterstage_0/default_slave_sm/defSlaveSMNextState_i_o2_9:Y (f)
               +     0.344          net: AXItoAPB_0/Core_AHBL_0/Core_AHBL_0/matrix4x16/masterstage_0/default_slave_sm/defSlaveSMNextState_i_o2_9_Z
  3.625                        AXItoAPB_0/Core_AHBL_0/Core_AHBL_0/matrix4x16/masterstage_0/default_slave_sm/defSlaveSMNextState_i_o2:A (f)
               +     0.236          cell: ADLIB:CFG4
  3.861                        AXItoAPB_0/Core_AHBL_0/Core_AHBL_0/matrix4x16/masterstage_0/default_slave_sm/defSlaveSMNextState_i_o2:Y (f)
               +     0.383          net: AXItoAPB_0/Core_AHBL_0/Core_AHBL_0/matrix4x16/masterstage_0/N_314
  4.244                        AXItoAPB_0/Core_AHBL_0/Core_AHBL_0/matrix4x16/masterstage_0/un1_SDATASELInt_17_0_a2:A (f)
               +     0.071          cell: ADLIB:CFG2
  4.315                        AXItoAPB_0/Core_AHBL_0/Core_AHBL_0/matrix4x16/masterstage_0/un1_SDATASELInt_17_0_a2:Y (r)
               +     0.128          net: AXItoAPB_0/Core_AHBL_0/Core_AHBL_0/matrix4x16/masterstage_0/un1_SDATASELInt_17_i
  4.443                        AXItoAPB_0/Core_AHBL_0/Core_AHBL_0/matrix4x16/masterstage_0/un1_SDATASELInt_18:A (r)
               +     0.078          cell: ADLIB:CFG2
  4.521                        AXItoAPB_0/Core_AHBL_0/Core_AHBL_0/matrix4x16/masterstage_0/un1_SDATASELInt_18:Y (r)
               +     0.092          net: AXItoAPB_0/Core_AHBL_0/Core_AHBL_0/matrix4x16/masterstage_0/un1_SDATASELInt_18_i
  4.613                        AXItoAPB_0/Core_AHBL_0/Core_AHBL_0/matrix4x16/masterstage_0/PREVDATASLAVEREADY_20_iv_0_a2:A (r)
               +     0.073          cell: ADLIB:CFG3
  4.686                        AXItoAPB_0/Core_AHBL_0/Core_AHBL_0/matrix4x16/masterstage_0/PREVDATASLAVEREADY_20_iv_0_a2:Y (f)
               +     0.158          net: AXItoAPB_0/Core_AHBL_0/Core_AHBL_0/matrix4x16/masterstage_0/N_404
  4.844                        AXItoAPB_0/Core_AHBL_0/Core_AHBL_0/matrix4x16/masterstage_0/PREVDATASLAVEREADY_20_iv_0_a2_RNI0AI21:B (f)
               +     0.278          cell: ADLIB:CFG4
  5.122                        AXItoAPB_0/Core_AHBL_0/Core_AHBL_0/matrix4x16/masterstage_0/PREVDATASLAVEREADY_20_iv_0_a2_RNI0AI21:Y (r)
               +     0.905          net: AXItoAPB_0/N_318_i
  6.027                        AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/rdFIFOWrEn_0_sqmuxa_2:A (r)
               +     0.090          cell: ADLIB:CFG2
  6.117                        AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/rdFIFOWrEn_0_sqmuxa_2:Y (r)
               +     0.344          net: AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/rdFIFOWrEn_0_sqmuxa_2_Z
  6.461                        AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/rdFIFOWrEn_6_sqmuxa_1:C (r)
               +     0.053          cell: ADLIB:CFG4
  6.514                        AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/rdFIFOWrEn_6_sqmuxa_1:Y (r)
               +     0.422          net: AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/rdFIFOWrEn_6_sqmuxa_1_Z
  6.936                        AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/rdFIFOWrData_1_sqmuxa_1_0_RNIMU631:C (r)
               +     0.238          cell: ADLIB:CFG4
  7.174                        AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/rdFIFOWrData_1_sqmuxa_1_0_RNIMU631:Y (r)
               +     0.608          net: AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/rdFIFOWrData_1_sqmuxa_1_0_RNIMU631_Z
  7.782                        AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/rdFIFOWrData_0_2_0[48]:C (r)
               +     0.200          cell: ADLIB:CFG4
  7.982                        AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/rdFIFOWrData_0_2_0[48]:Y (r)
               +     0.379          net: AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/rdFIFOWrData_0_2_Z[48]
  8.361                        AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/rdFIFOWrData_0[48]:C (r)
               +     0.200          cell: ADLIB:CFG4
  8.561                        AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/rdFIFOWrData_0[48]:Y (r)
               +     0.905          net: AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/N_786
  9.466                        AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/rdFIFOWrData_3_iv[53]:D (r)
               +     0.090          cell: ADLIB:CFG4
  9.556                        AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/rdFIFOWrData_3_iv[53]:Y (r)
               +     0.612          net: AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/rdFIFOWrData[53]
  10.168                       AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_rdFIFORAM/wrDataReg[53]:D (r)
                                    
  10.168                       data arrival time
  ________________________________________________________
  Data required time calculation
  20.000                       DDR_REF
               +     0.000          Clock source
  20.000                       DDR_REF (r)
               +     0.000          net: DDR_REF
  20.000                       DDR_REF_ibuf/U_IOPAD:PAD (r)
               +     0.403          cell: ADLIB:IOPAD_IN
  20.403                       DDR_REF_ibuf/U_IOPAD:Y (r)
               +     0.360          net: DDR_REF_ibuf/YIN
  20.763                       CLKINT_0/U0_IOBA:A (r)
               +     0.122          cell: ADLIB:ICB_CLKINT
  20.885                       CLKINT_0/U0_IOBA:Y (r)
               +     0.470          net: CLKINT_0/U0_IOBA_net
  21.355                       CLKINT_0:A (r)
               +     0.162          cell: ADLIB:GB
  21.517                       CLKINT_0:Y (r)
               +     0.330          net: CLKINT_0/U0_Y
  21.847                       CLKINT_0/U0_RGB1_RGB2:A (r)
               +     0.049          cell: ADLIB:RGB
  21.896                       CLKINT_0/U0_RGB1_RGB2:Y (f)
               +     0.497          net: CLKINT_0/U0_RGB1_RGB2_rgb_net_1
  22.393                       AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_rdFIFORAM/wrDataReg[53]:CLK (r)
               +     0.227          
  22.620                       clock reconvergence pessimism
               -     0.000          Library setup time: ADLIB:SLE
  22.620                       AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_rdFIFORAM/wrDataReg[53]:D
                                    
  22.620                       data required time


Operating Conditions : slow_lv_ht

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

Path 1
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/genblk1.rsync/sysReset:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/countWrData[3]:ALn
  Delay (ns):              3.442
  Slack (ns):             16.263
  Arrival (ns):            6.093
  Required (ns):          22.356
  Recovery (ns):           0.209
  Minimum Period (ns):     3.737
  Skew (ns):               0.086
  Operating Conditions: slow_lv_ht

Path 2
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/genblk1.rsync/sysReset:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/countWrData[2]:ALn
  Delay (ns):              3.443
  Slack (ns):             16.263
  Arrival (ns):            6.094
  Required (ns):          22.357
  Recovery (ns):           0.209
  Minimum Period (ns):     3.737
  Skew (ns):               0.085
  Operating Conditions: slow_lv_ht

Path 3
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/genblk1.rsync/sysReset:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/countWrData[1]:ALn
  Delay (ns):              3.442
  Slack (ns):             16.264
  Arrival (ns):            6.093
  Required (ns):          22.357
  Recovery (ns):           0.209
  Minimum Period (ns):     3.736
  Skew (ns):               0.085
  Operating Conditions: slow_lv_ht

Path 4
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/genblk1.rsync/sysReset:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/countWrData[0]:ALn
  Delay (ns):              3.441
  Slack (ns):             16.264
  Arrival (ns):            6.092
  Required (ns):          22.356
  Recovery (ns):           0.209
  Minimum Period (ns):     3.736
  Skew (ns):               0.086
  Operating Conditions: slow_lv_ht

Path 5
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/genblk1.rsync/sysReset:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCRd/rdDataFif/fifoRdAddr[0]:ALn
  Delay (ns):              3.222
  Slack (ns):             16.471
  Arrival (ns):            5.873
  Required (ns):          22.344
  Recovery (ns):           0.209
  Minimum Period (ns):     3.529
  Skew (ns):               0.098
  Operating Conditions: slow_lv_ht


Expanded Path 1
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/genblk1.rsync/sysReset:CLK
  To: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/countWrData[3]:ALn
  data required time                                 22.356
  data arrival time                          -        6.093
  slack                                              16.263
  ________________________________________________________
  Data arrival time calculation
  0.000                        DDR_REF
               +     0.000          Clock source
  0.000                        DDR_REF (r)
               +     0.000          net: DDR_REF
  0.000                        DDR_REF_ibuf/U_IOPAD:PAD (r)
               +     0.466          cell: ADLIB:IOPAD_IN
  0.466                        DDR_REF_ibuf/U_IOPAD:Y (r)
               +     0.396          net: DDR_REF_ibuf/YIN
  0.862                        CLKINT_0/U0_IOBA:A (r)
               +     0.141          cell: ADLIB:ICB_CLKINT
  1.003                        CLKINT_0/U0_IOBA:Y (r)
               +     0.518          net: CLKINT_0/U0_IOBA_net
  1.521                        CLKINT_0:A (r)
               +     0.178          cell: ADLIB:GB
  1.699                        CLKINT_0:Y (r)
               +     0.363          net: CLKINT_0/U0_Y
  2.062                        CLKINT_0/U0_RGB1_RGB5:A (r)
               +     0.058          cell: ADLIB:RGB
  2.120                        CLKINT_0/U0_RGB1_RGB5:Y (f)
               +     0.531          net: CLKINT_0/U0_RGB1_RGB5_rgb_net_1
  2.651                        AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/genblk1.rsync/sysReset:CLK (r)
               +     0.209          cell: ADLIB:SLE
  2.860                        AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/genblk1.rsync/sysReset:Q (r)
               +     3.233          net: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/sysReset
  6.093                        AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/countWrData[3]:ALn (r)
                                    
  6.093                        data arrival time
  ________________________________________________________
  Data required time calculation
  20.000                       DDR_REF
               +     0.000          Clock source
  20.000                       DDR_REF (r)
               +     0.000          net: DDR_REF
  20.000                       DDR_REF_ibuf/U_IOPAD:PAD (r)
               +     0.403          cell: ADLIB:IOPAD_IN
  20.403                       DDR_REF_ibuf/U_IOPAD:Y (r)
               +     0.360          net: DDR_REF_ibuf/YIN
  20.763                       CLKINT_0/U0_IOBA:A (r)
               +     0.122          cell: ADLIB:ICB_CLKINT
  20.885                       CLKINT_0/U0_IOBA:Y (r)
               +     0.470          net: CLKINT_0/U0_IOBA_net
  21.355                       CLKINT_0:A (r)
               +     0.162          cell: ADLIB:GB
  21.517                       CLKINT_0:Y (r)
               +     0.330          net: CLKINT_0/U0_Y
  21.847                       CLKINT_0/U0_RGB1_RGB2:A (r)
               +     0.049          cell: ADLIB:RGB
  21.896                       CLKINT_0/U0_RGB1_RGB2:Y (f)
               +     0.483          net: CLKINT_0/U0_RGB1_RGB2_rgb_net_1
  22.379                       AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/countWrData[3]:CLK (r)
               +     0.186          
  22.565                       clock reconvergence pessimism
               -     0.209          Library recovery time: ADLIB:SLE
  22.356                       AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/countWrData[3]:ALn
                                    
  22.356                       data required time


Operating Conditions : slow_lv_ht

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1 to DDR_REF

Path 1
  From: PF_RESET_0/PF_RESET_0/dff_15:CLK
  To:   PCIe_EP_0/PCIex4_0/pcie_apblink_inst:S_ARST_N
  Delay (ns):              0.970
  Slack (ns):             -2.660
  Arrival (ns):            9.078
  Required (ns):           6.418
  Operating Conditions: slow_lv_ht

Path 2
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AXISlaveCtrl/LENReg[2]:ALn
  Delay (ns):              1.345
  Slack (ns):             -2.228
  Arrival (ns):            9.453
  Required (ns):           7.225
  Operating Conditions: slow_lv_ht

Path 3
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AXISlaveCtrl/LENReg[1]:ALn
  Delay (ns):              1.345
  Slack (ns):             -2.228
  Arrival (ns):            9.453
  Required (ns):           7.225
  Operating Conditions: slow_lv_ht

Path 4
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AXISlaveCtrl/SIZEReg[2]:ALn
  Delay (ns):              1.345
  Slack (ns):             -2.227
  Arrival (ns):            9.453
  Required (ns):           7.226
  Operating Conditions: slow_lv_ht

Path 5
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AXISlaveCtrl/LENReg[3]:ALn
  Delay (ns):              1.345
  Slack (ns):             -2.227
  Arrival (ns):            9.453
  Required (ns):           7.226
  Operating Conditions: slow_lv_ht


Expanded Path 1
  From: PF_RESET_0/PF_RESET_0/dff_15:CLK
  To: PCIe_EP_0/PCIex4_0/pcie_apblink_inst:S_ARST_N
  data required time                                  6.418
  data arrival time                          -        9.078
  slack                                              -2.660
  ________________________________________________________
  Data arrival time calculation
  0.000                        PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1
               +     0.000          Clock source
  0.000                        PF_DDR4_SS_0/CCC_0/pll_inst_0:OUT1 (r)
               +     6.129          Clock generation
  6.129                        
               +     0.208          net: PF_DDR4_SS_0/CCC_0/pll_inst_0_clkint_4
  6.337                        PF_DDR4_SS_0/CCC_0/clkint_4_1:A (r)
               +     0.141          cell: ADLIB:ICB_CLKINT
  6.478                        PF_DDR4_SS_0/CCC_0/clkint_4_1:Y (r)
               +     0.496          net: PF_DDR4_SS_0/CCC_0/clkint_4_NET
  6.974                        PF_DDR4_SS_0/CCC_0/clkint_4/U0_GB0:A (r)
               +     0.174          cell: ADLIB:GB
  7.148                        PF_DDR4_SS_0/CCC_0/clkint_4/U0_GB0:Y (r)
               +     0.359          net: PF_DDR4_SS_0/CCC_0/clkint_4/U0_gbs_1
  7.507                        PF_DDR4_SS_0/CCC_0/clkint_4/U0_RGB1_RGB6:A (r)
               +     0.058          cell: ADLIB:RGB
  7.565                        PF_DDR4_SS_0/CCC_0/clkint_4/U0_RGB1_RGB6:Y (f)
               +     0.543          net: PF_DDR4_SS_0/CCC_0/clkint_4/U0_RGB1_RGB6_rgb_net_1
  8.108                        PF_RESET_0/PF_RESET_0/dff_15:CLK (r)
               +     0.201          cell: ADLIB:SLE
  8.309                        PF_RESET_0/PF_RESET_0/dff_15:Q (r)
               +     0.769          net: PF_RESET_0_PF_RESET_0_dff
  9.078                        PCIe_EP_0/PCIex4_0/pcie_apblink_inst:S_ARST_N (r)
                                    
  9.078                        data arrival time
  ________________________________________________________
  Data required time calculation
  5.000                        DDR_REF
               +     0.000          Clock source
  5.000                        DDR_REF (r)
               +     0.000          net: DDR_REF
  5.000                        DDR_REF_ibuf/U_IOPAD:PAD (r)
               +     0.403          cell: ADLIB:IOPAD_IN
  5.403                        DDR_REF_ibuf/U_IOPAD:Y (r)
               +     0.360          net: DDR_REF_ibuf/YIN
  5.763                        CLKINT_0/U0_IOBA:A (r)
               +     0.122          cell: ADLIB:ICB_CLKINT
  5.885                        CLKINT_0/U0_IOBA:Y (r)
               +     0.470          net: CLKINT_0/U0_IOBA_net
  6.355                        CLKINT_0:A (r)
               +     0.162          cell: ADLIB:GB
  6.517                        CLKINT_0:Y (r)
               +     0.330          net: CLKINT_0/U0_Y
  6.847                        CLKINT_0/U0_RGB1_RGB3:A (r)
               +     0.049          cell: ADLIB:RGB
  6.896                        CLKINT_0/U0_RGB1_RGB3:Y (f)
               +     0.669          net: CLKINT_0/U0_RGB1_RGB3_rgb_net_1
  7.565                        PCIe_EP_0/PCIex4_0/pcie_apblink_inst:S_CLK (r)
               +     0.063          
  7.628                        clock reconvergence pessimism
               -     1.210          Library recovery time: ADLIB:XCVR_APB_LINK
  6.418                        PCIe_EP_0/PCIex4_0/pcie_apblink_inst:S_ARST_N
                                    
  6.418                        data required time


Operating Conditions : slow_lv_ht

END SET PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1 to DDR_REF

----------------------------------------------------

Clock Domain DQS[0]

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1 to DQS[0]

No Path 

END SET PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1 to DQS[0]

----------------------------------------------------

Clock Domain DQS[1]

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1 to DQS[1]

No Path 

END SET PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1 to DQS[1]

----------------------------------------------------

Clock Domain DQS[2]

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1 to DQS[2]

No Path 

END SET PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1 to DQS[2]

----------------------------------------------------

Clock Domain DQS[3]

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1 to DQS[3]

No Path 

END SET PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1 to DQS[3]

----------------------------------------------------

Clock Domain PCIe_EP_0/PCIe_TL_CLK_0/CLK_DIV2_0/CLK_DIV2_0/I_CD/Y_DIV

Info: The maximum frequency of this clock domain is limited by the period of pin PCIe_EP_0/PCIex4_0/PCIE_1:TL_CLK

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1 to PCIe_EP_0/PCIe_TL_CLK_0/CLK_DIV2_0/CLK_DIV2_0/I_CD/Y_DIV

No Path 

END SET PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1 to PCIe_EP_0/PCIe_TL_CLK_0/CLK_DIV2_0/CLK_DIV2_0/I_CD/Y_DIV

----------------------------------------------------

Clock Domain PCIe_EP_0/PCIe_TL_CLK_0/OSC_160MHz_0/OSC_160MHz_0/I_OSC_160/CLK

Info: The maximum frequency of this clock domain is limited by the period of pin PCIe_EP_0/PCIe_TL_CLK_0/CLK_DIV2_0/CLK_DIV2_0/I_CD:A

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain PCIe_EP_0/PCIe_TX_PLL_0/PCIe_TX_PLL_0/txpll_isnt_0/DIV_CLK

Info: The maximum frequency of this clock domain is limited by the period of pin PCIe_EP_0/PCIex4_0/PCIE_1:TL_CLK

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1 to PCIe_EP_0/PCIe_TX_PLL_0/PCIe_TX_PLL_0/txpll_isnt_0/DIV_CLK

No Path 

END SET PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1 to PCIe_EP_0/PCIe_TX_PLL_0/PCIe_TX_PLL_0/txpll_isnt_0/DIV_CLK

----------------------------------------------------

Clock Domain PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0

Info: The maximum frequency of this clock domain is limited by the period of pin PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB1:A

SET Register to Register

Path 1
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_14:CLK
  To:   CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:D
  Delay (ns):              1.233
  Slack (ns):             18.657
  Arrival (ns):            8.924
  Required (ns):          27.581
  Setup (ns):              0.000
  Minimum Period (ns):     1.343
  Operating Conditions: slow_lv_ht

Path 2
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/fmc_out[17]:SLn
  Delay (ns):              1.169
  Slack (ns):             18.689
  Arrival (ns):            8.851
  Required (ns):          27.540
  Setup (ns):              0.059
  Minimum Period (ns):     1.311
  Operating Conditions: slow_lv_ht

Path 3
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/fmc_out[16]:SLn
  Delay (ns):              1.168
  Slack (ns):             18.689
  Arrival (ns):            8.850
  Required (ns):          27.539
  Setup (ns):              0.059
  Minimum Period (ns):     1.311
  Operating Conditions: slow_lv_ht

Path 4
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/fmc_out[15]:SLn
  Delay (ns):              1.168
  Slack (ns):             18.689
  Arrival (ns):            8.850
  Required (ns):          27.539
  Setup (ns):              0.059
  Minimum Period (ns):     1.311
  Operating Conditions: slow_lv_ht

Path 5
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/fmc_out[14]:SLn
  Delay (ns):              1.168
  Slack (ns):             18.689
  Arrival (ns):            8.850
  Required (ns):          27.539
  Setup (ns):              0.059
  Minimum Period (ns):     1.311
  Operating Conditions: slow_lv_ht


Expanded Path 1
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_14:CLK
  To: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:D
  data required time                                 27.581
  data arrival time                          -        8.924
  slack                                              18.657
  ________________________________________________________
  Data arrival time calculation
  0.000                        PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0
               +     0.000          Clock source
  0.000                        PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT0 (r)
               +     5.847          Clock generation
  5.847                        
               +     0.218          net: PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_clkint_0
  6.065                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1:A (r)
               +     0.147          cell: ADLIB:ICB_CLKINT
  6.212                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1:Y (r)
               +     0.356          net: PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_NET
  6.568                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_GB0:A (r)
               +     0.173          cell: ADLIB:GB
  6.741                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_GB0:Y (r)
               +     0.341          net: PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_gbs_1
  7.082                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1:A (r)
               +     0.058          cell: ADLIB:RGB
  7.140                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1:Y (f)
               +     0.551          net: PF_CCC_C0_0_OUT0_FABCLK_0
  7.691                        CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_14:CLK (r)
               +     0.201          cell: ADLIB:SLE
  7.892                        CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_14:Q (r)
               +     1.032          net: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_14_Z
  8.924                        CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:D (r)
                                    
  8.924                        data arrival time
  ________________________________________________________
  Data required time calculation
  20.000                       PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0
               +     0.000          Clock source
  20.000                       PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT0 (r)
               +     4.934          Clock generation
  24.934                       
               +     0.199          net: PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_clkint_0
  25.133                       PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1:A (r)
               +     0.127          cell: ADLIB:ICB_CLKINT
  25.260                       PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1:Y (r)
               +     0.325          net: PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_NET
  25.585                       PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_GB0:A (r)
               +     0.157          cell: ADLIB:GB
  25.742                       PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_GB0:Y (r)
               +     0.308          net: PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_gbs_1
  26.050                       PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB1:A (r)
               +     0.049          cell: ADLIB:RGB
  26.099                       PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB1:Y (f)
               +     0.479          net: PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB1_rgb_net_1
  26.578                       CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK (r)
               +     1.003          
  27.581                       clock reconvergence pessimism
               -     0.000          Library setup time: ADLIB:SLE
  27.581                       CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:D
                                    
  27.581                       data required time


Operating Conditions : slow_lv_ht

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

Path 1
  From: system_top_0/fmc_out[2]:CLK
  To:   fmc_out[2]
  Delay (ns):              6.585
  Arrival (ns):           14.311
  Clock to Out (ns):      14.311
  Operating Conditions: slow_lv_ht

Path 2
  From: system_top_0/fmc_out[3]:CLK
  To:   fmc_out[3]
  Delay (ns):              6.546
  Arrival (ns):           14.270
  Clock to Out (ns):      14.270
  Operating Conditions: slow_lv_ht

Path 3
  From: system_top_0/fmc_out[24]:CLK
  To:   fmc_out[24]
  Delay (ns):              6.441
  Arrival (ns):           14.165
  Clock to Out (ns):      14.165
  Operating Conditions: slow_lv_ht

Path 4
  From: system_top_0/fmc_out[25]:CLK
  To:   fmc_out[25]
  Delay (ns):              6.406
  Arrival (ns):           14.132
  Clock to Out (ns):      14.132
  Operating Conditions: slow_lv_ht

Path 5
  From: system_top_0/fmc_out[0]:CLK
  To:   fmc_out[0]
  Delay (ns):              6.352
  Arrival (ns):           14.077
  Clock to Out (ns):      14.077
  Operating Conditions: slow_lv_ht


Expanded Path 1
  From: system_top_0/fmc_out[2]:CLK
  To: fmc_out[2]
  data required time                                    N/C
  data arrival time                          -       14.311
  slack                                                 N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0
               +     0.000          Clock source
  0.000                        PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT0 (r)
               +     5.847          Clock generation
  5.847                        
               +     0.218          net: PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_clkint_0
  6.065                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1:A (r)
               +     0.147          cell: ADLIB:ICB_CLKINT
  6.212                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1:Y (r)
               +     0.356          net: PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_NET
  6.568                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_0:A (r)
               +     0.172          cell: ADLIB:GB
  6.740                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_0:Y (r)
               +     0.338          net: PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_Y
  7.078                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB0:A (r)
               +     0.058          cell: ADLIB:RGB
  7.136                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB0:Y (f)
               +     0.590          net: PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB0_rgb_net_1
  7.726                        system_top_0/fmc_out[2]:CLK (r)
               +     0.194          cell: ADLIB:SLE
  7.920                        system_top_0/fmc_out[2]:Q (f)
               +     2.393          net: fmc_out_c[2]
  10.313                       fmc_out_obuf[2]/U_IOTRI:D (f)
               +     0.918          cell: ADLIB:IOTRI_OB_EB
  11.231                       fmc_out_obuf[2]/U_IOTRI:DOUT (f)
               +     0.000          net: fmc_out_obuf[2]/DOUT
  11.231                       fmc_out_obuf[2]/U_IOPAD:D (f)
               +     3.080          cell: ADLIB:IOPAD_TRI
  14.311                       fmc_out_obuf[2]/U_IOPAD:PAD (f)
               +     0.000          net: fmc_out[2]
  14.311                       fmc_out[2] (f)
                                    
  14.311                       data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0
               +     0.000          Clock source
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT0 (r)
               +     4.934          Clock generation
  N/C                          
                                    
  N/C                          fmc_out[2] (f)


Operating Conditions : slow_lv_ht

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT1

Info: The maximum frequency of this clock domain is limited by the period of pin PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_RGB1:A

SET Register to Register

Path 1
  From: system_top_0/counter_2[20]:CLK
  To:   system_top_0/led[0]:D
  Delay (ns):              1.908
  Slack (ns):             18.036
  Arrival (ns):           12.108
  Required (ns):          30.144
  Setup (ns):              0.000
  Minimum Period (ns):     1.964
  Operating Conditions: slow_lv_ht

Path 2
  From: system_top_0/counter_2[20]:CLK
  To:   system_top_0/led[1]:D
  Delay (ns):              1.865
  Slack (ns):             18.079
  Arrival (ns):           12.065
  Required (ns):          30.144
  Setup (ns):              0.000
  Minimum Period (ns):     1.921
  Operating Conditions: slow_lv_ht

Path 3
  From: system_top_0/counter_2[8]:CLK
  To:   system_top_0/led[0]:D
  Delay (ns):              1.862
  Slack (ns):             18.082
  Arrival (ns):           12.062
  Required (ns):          30.144
  Setup (ns):              0.000
  Minimum Period (ns):     1.918
  Operating Conditions: slow_lv_ht

Path 4
  From: system_top_0/counter_2[8]:CLK
  To:   system_top_0/led[1]:D
  Delay (ns):              1.819
  Slack (ns):             18.125
  Arrival (ns):           12.019
  Required (ns):          30.144
  Setup (ns):              0.000
  Minimum Period (ns):     1.875
  Operating Conditions: slow_lv_ht

Path 5
  From: system_top_0/counter_2[1]:CLK
  To:   system_top_0/led[0]:D
  Delay (ns):              1.795
  Slack (ns):             18.196
  Arrival (ns):           11.984
  Required (ns):          30.180
  Setup (ns):              0.000
  Minimum Period (ns):     1.804
  Operating Conditions: slow_lv_ht


Expanded Path 1
  From: system_top_0/counter_2[20]:CLK
  To: system_top_0/led[0]:D
  data required time                                 30.144
  data arrival time                          -       12.108
  slack                                              18.036
  ________________________________________________________
  Data arrival time calculation
  0.000                        PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT1
               +     0.000          Clock source
  0.000                        PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT1 (r)
               +     8.346          Clock generation
  8.346                        
               +     0.231          net: PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_clkint_4
  8.577                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_4_1:A (r)
               +     0.147          cell: ADLIB:ICB_CLKINT
  8.724                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_4_1:Y (r)
               +     0.349          net: PF_CCC_C0_0/PF_CCC_C0_0/clkint_4_NET
  9.073                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_4:A (r)
               +     0.169          cell: ADLIB:GB
  9.242                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_4:Y (r)
               +     0.330          net: PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_Y
  9.572                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_RGB1:A (r)
               +     0.058          cell: ADLIB:RGB
  9.630                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_RGB1:Y (f)
               +     0.570          net: PF_CCC_C0_0_OUT1_FABCLK_0
  10.200                       system_top_0/counter_2[20]:CLK (r)
               +     0.209          cell: ADLIB:SLE
  10.409                       system_top_0/counter_2[20]:Q (r)
               +     0.443          net: system_top_0/counter_2_Z[20]
  10.852                       system_top_0/fmc_in_1_0_I_63:D (r)
               +     0.247          cell: ADLIB:ARI1_CC
  11.099                       system_top_0/fmc_in_1_0_I_63:P (f)
               +     0.016          net: NET_CC_CONFIG619
  11.115                       system_top_0/fmc_in_1_0_I_1_CC_1:P[1] (f)
               +     0.467          cell: ADLIB:CC_CONFIG
  11.582                       system_top_0/fmc_in_1_0_I_1_CC_1:CC[8] (r)
               +     0.000          net: NET_CC_CONFIG650
  11.582                       system_top_0/fmc_in_1_0_I_99_FCINST1:CC (r)
               +     0.062          cell: ADLIB:FCEND_BUFF_CC
  11.644                       system_top_0/fmc_in_1_0_I_99_FCINST1:CO (r)
               +     0.346          net: system_top_0/fmc_in_1_0_data_tmp[16]
  11.990                       system_top_0/led_0[0]:A (r)
               +     0.094          cell: ADLIB:CFG2
  12.084                       system_top_0/led_0[0]:Y (f)
               +     0.024          net: system_top_0/led_0_Z[0]
  12.108                       system_top_0/led[0]:D (f)
                                    
  12.108                       data arrival time
  ________________________________________________________
  Data required time calculation
  20.000                       PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT1
               +     0.000          Clock source
  20.000                       PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT1 (r)
               +     7.433          Clock generation
  27.433                       
               +     0.210          net: PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_clkint_4
  27.643                       PF_CCC_C0_0/PF_CCC_C0_0/clkint_4_1:A (r)
               +     0.127          cell: ADLIB:ICB_CLKINT
  27.770                       PF_CCC_C0_0/PF_CCC_C0_0/clkint_4_1:Y (r)
               +     0.317          net: PF_CCC_C0_0/PF_CCC_C0_0/clkint_4_NET
  28.087                       PF_CCC_C0_0/PF_CCC_C0_0/clkint_4:A (r)
               +     0.154          cell: ADLIB:GB
  28.241                       PF_CCC_C0_0/PF_CCC_C0_0/clkint_4:Y (r)
               +     0.299          net: PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_Y
  28.540                       PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_RGB1:A (r)
               +     0.049          cell: ADLIB:RGB
  28.589                       PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_RGB1:Y (f)
               +     0.492          net: PF_CCC_C0_0_OUT1_FABCLK_0
  29.081                       system_top_0/led[0]:CLK (r)
               +     1.063          
  30.144                       clock reconvergence pessimism
               -     0.000          Library setup time: ADLIB:SLE
  30.144                       system_top_0/led[0]:D
                                    
  30.144                       data required time


Operating Conditions : slow_lv_ht

END SET Register to Register

----------------------------------------------------

SET External Setup

Path 1
  From: fmc_in[23]
  To:   system_top_0/led[0]:D
  Delay (ns):              3.819
  Arrival (ns):            3.819
  Setup (ns):              0.000
  External Setup (ns):    -2.854
  Operating Conditions: fast_hv_lt

Path 2
  From: fmc_in[0]
  To:   system_top_0/led[0]:D
  Delay (ns):              3.806
  Arrival (ns):            3.806
  Setup (ns):              0.000
  External Setup (ns):    -2.867
  Operating Conditions: fast_hv_lt

Path 3
  From: fmc_in[22]
  To:   system_top_0/led[0]:D
  Delay (ns):              3.803
  Arrival (ns):            3.803
  Setup (ns):              0.000
  External Setup (ns):    -2.870
  Operating Conditions: fast_hv_lt

Path 4
  From: fmc_in[23]
  To:   system_top_0/led[1]:D
  Delay (ns):              3.790
  Arrival (ns):            3.790
  Setup (ns):              0.000
  External Setup (ns):    -2.883
  Operating Conditions: fast_hv_lt

Path 5
  From: fmc_in[0]
  To:   system_top_0/led[1]:D
  Delay (ns):              3.777
  Arrival (ns):            3.777
  Setup (ns):              0.000
  External Setup (ns):    -2.896
  Operating Conditions: fast_hv_lt


Expanded Path 1
  From: fmc_in[23]
  To: system_top_0/led[0]:D
  data required time                                    N/C
  data arrival time                          -        3.819
  slack                                                 N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        fmc_in[23] (f)
               +     0.000          net: fmc_in[23]
  0.000                        fmc_in_ibuf[23]/U_IOPAD:PAD (f)
               +     0.981          cell: ADLIB:IOPAD_IN
  0.981                        fmc_in_ibuf[23]/U_IOPAD:Y (f)
               +     0.000          net: fmc_in_ibuf[23]/YIN
  0.981                        fmc_in_ibuf[23]/U_IOIN:YIN (f)
               +     0.131          cell: ADLIB:IOIN_IB_E
  1.112                        fmc_in_ibuf[23]/U_IOIN:Y (f)
               +     2.100          net: fmc_in_c[23]
  3.212                        system_top_0/fmc_in_1_0_I_69:C (f)
               +     0.057          cell: ADLIB:ARI1_CC
  3.269                        system_top_0/fmc_in_1_0_I_69:P (f)
               +     0.012          net: NET_CC_CONFIG623
  3.281                        system_top_0/fmc_in_1_0_I_1_CC_1:P[2] (f)
               +     0.228          cell: ADLIB:CC_CONFIG
  3.509                        system_top_0/fmc_in_1_0_I_1_CC_1:CC[8] (r)
               +     0.000          net: NET_CC_CONFIG650
  3.509                        system_top_0/fmc_in_1_0_I_99_FCINST1:CC (r)
               +     0.034          cell: ADLIB:FCEND_BUFF_CC
  3.543                        system_top_0/fmc_in_1_0_I_99_FCINST1:CO (r)
               +     0.198          net: system_top_0/fmc_in_1_0_data_tmp[16]
  3.741                        system_top_0/led_0[0]:A (r)
               +     0.064          cell: ADLIB:CFG2
  3.805                        system_top_0/led_0[0]:Y (f)
               +     0.014          net: system_top_0/led_0_Z[0]
  3.819                        system_top_0/led[0]:D (f)
                                    
  3.819                        data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT1
               +     0.000          Clock source
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT1 (r)
               +     5.609          Clock generation
  N/C                          
               +     0.130          net: PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_clkint_4
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/clkint_4_1:A (r)
               +     0.085          cell: ADLIB:ICB_CLKINT
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/clkint_4_1:Y (r)
               +     0.208          net: PF_CCC_C0_0/PF_CCC_C0_0/clkint_4_NET
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/clkint_4:A (r)
               +     0.112          cell: ADLIB:GB
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/clkint_4:Y (r)
               +     0.202          net: PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_Y
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_RGB1:A (r)
               +     0.036          cell: ADLIB:RGB
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_RGB1:Y (f)
               +     0.291          net: PF_CCC_C0_0_OUT1_FABCLK_0
  N/C                          system_top_0/led[0]:CLK (r)
               -     0.000          Library setup time: ADLIB:SLE
  N/C                          system_top_0/led[0]:D


Operating Conditions : fast_hv_lt

END SET External Setup

----------------------------------------------------

SET Clock to Output

Path 1
  From: system_top_0/led[0]:CLK
  To:   led[0]
  Delay (ns):              9.132
  Arrival (ns):           19.321
  Clock to Out (ns):      19.321
  Operating Conditions: slow_lv_ht

Path 2
  From: system_top_0/led[1]:CLK
  To:   led[1]
  Delay (ns):              8.998
  Arrival (ns):           19.187
  Clock to Out (ns):      19.187
  Operating Conditions: slow_lv_ht


Expanded Path 1
  From: system_top_0/led[0]:CLK
  To: led[0]
  data required time                                    N/C
  data arrival time                          -       19.321
  slack                                                 N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT1
               +     0.000          Clock source
  0.000                        PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT1 (r)
               +     8.346          Clock generation
  8.346                        
               +     0.231          net: PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_clkint_4
  8.577                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_4_1:A (r)
               +     0.147          cell: ADLIB:ICB_CLKINT
  8.724                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_4_1:Y (r)
               +     0.349          net: PF_CCC_C0_0/PF_CCC_C0_0/clkint_4_NET
  9.073                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_4:A (r)
               +     0.169          cell: ADLIB:GB
  9.242                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_4:Y (r)
               +     0.330          net: PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_Y
  9.572                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_RGB1:A (r)
               +     0.058          cell: ADLIB:RGB
  9.630                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_RGB1:Y (f)
               +     0.559          net: PF_CCC_C0_0_OUT1_FABCLK_0
  10.189                       system_top_0/led[0]:CLK (r)
               +     0.190          cell: ADLIB:SLE
  10.379                       system_top_0/led[0]:Q (f)
               +     4.857          net: led_c[0]
  15.236                       led_obuf[0]/U_IOTRI:D (f)
               +     0.969          cell: ADLIB:IOTRI_OB_EB
  16.205                       led_obuf[0]/U_IOTRI:DOUT (f)
               +     0.000          net: led_obuf[0]/DOUT
  16.205                       led_obuf[0]/U_IOPAD:D (f)
               +     3.116          cell: ADLIB:IOPAD_TRI
  19.321                       led_obuf[0]/U_IOPAD:PAD (f)
               +     0.000          net: led[0]
  19.321                       led[0] (f)
                                    
  19.321                       data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT1
               +     0.000          Clock source
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT1 (r)
               +     7.433          Clock generation
  N/C                          
                                    
  N/C                          led[0] (f)


Operating Conditions : slow_lv_ht

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0 to PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT1

Path 1
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter_2[10]:SLn
  Delay (ns):              2.277
  Slack (ns):             19.975
  Arrival (ns):            9.959
  Required (ns):          29.934
  Setup (ns):              0.050
  Operating Conditions: slow_lv_ht

Path 2
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter_2[6]:SLn
  Delay (ns):              2.276
  Slack (ns):             19.976
  Arrival (ns):            9.958
  Required (ns):          29.934
  Setup (ns):              0.050
  Operating Conditions: slow_lv_ht

Path 3
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter_2[2]:SLn
  Delay (ns):              2.276
  Slack (ns):             19.976
  Arrival (ns):            9.958
  Required (ns):          29.934
  Setup (ns):              0.050
  Operating Conditions: slow_lv_ht

Path 4
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter_2[14]:SLn
  Delay (ns):              2.277
  Slack (ns):             19.976
  Arrival (ns):            9.959
  Required (ns):          29.935
  Setup (ns):              0.050
  Operating Conditions: slow_lv_ht

Path 5
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter_2[3]:SLn
  Delay (ns):              2.276
  Slack (ns):             19.977
  Arrival (ns):            9.958
  Required (ns):          29.935
  Setup (ns):              0.050
  Operating Conditions: slow_lv_ht


Expanded Path 1
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To: system_top_0/counter_2[10]:SLn
  data required time                                 29.934
  data arrival time                          -        9.959
  slack                                              19.975
  ________________________________________________________
  Data arrival time calculation
  0.000                        PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0
               +     0.000          Clock source
  0.000                        PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT0 (r)
               +     5.847          Clock generation
  5.847                        
               +     0.218          net: PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_clkint_0
  6.065                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1:A (r)
               +     0.147          cell: ADLIB:ICB_CLKINT
  6.212                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1:Y (r)
               +     0.356          net: PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_NET
  6.568                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_GB0:A (r)
               +     0.173          cell: ADLIB:GB
  6.741                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_GB0:Y (r)
               +     0.342          net: PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_gbs_1
  7.083                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB1:A (r)
               +     0.058          cell: ADLIB:RGB
  7.141                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB1:Y (f)
               +     0.541          net: PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB1_rgb_net_1
  7.682                        CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK (r)
               +     0.201          cell: ADLIB:SLE
  7.883                        CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:Q (r)
               +     2.076          net: CORERESET_PF_C0_0_FABRIC_RESET_N
  9.959                        system_top_0/counter_2[10]:SLn (r)
                                    
  9.959                        data arrival time
  ________________________________________________________
  Data required time calculation
  20.000                       PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT1
               +     0.000          Clock source
  20.000                       PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT1 (r)
               +     7.433          Clock generation
  27.433                       
               +     0.210          net: PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_clkint_4
  27.643                       PF_CCC_C0_0/PF_CCC_C0_0/clkint_4_1:A (r)
               +     0.127          cell: ADLIB:ICB_CLKINT
  27.770                       PF_CCC_C0_0/PF_CCC_C0_0/clkint_4_1:Y (r)
               +     0.317          net: PF_CCC_C0_0/PF_CCC_C0_0/clkint_4_NET
  28.087                       PF_CCC_C0_0/PF_CCC_C0_0/clkint_4:A (r)
               +     0.154          cell: ADLIB:GB
  28.241                       PF_CCC_C0_0/PF_CCC_C0_0/clkint_4:Y (r)
               +     0.299          net: PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_Y
  28.540                       PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_RGB1:A (r)
               +     0.049          cell: ADLIB:RGB
  28.589                       PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_RGB1:Y (f)
               +     0.496          net: PF_CCC_C0_0_OUT1_FABCLK_0
  29.085                       system_top_0/counter_2[10]:CLK (r)
               +     0.899          
  29.984                       clock reconvergence pessimism
               -     0.050          Library setup time: ADLIB:SLE
  29.934                       system_top_0/counter_2[10]:SLn
                                    
  29.934                       data required time


Operating Conditions : slow_lv_ht

END SET PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0 to PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT1

----------------------------------------------------

Clock Domain PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

SET Register to Register

Path 1
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAlI0Ol[0][4]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAOI1Ol/CAXI4DMAI00ll[12]:D
  Delay (ns):              5.306
  Slack (ns):             -0.417
  Arrival (ns):           13.410
  Required (ns):          12.993
  Setup (ns):              0.000
  Minimum Period (ns):     5.417
  Operating Conditions: slow_lv_ht

Path 2
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAlI0Ol[0][4]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAII0Ol[0]:EN
  Delay (ns):              5.134
  Slack (ns):             -0.416
  Arrival (ns):           13.238
  Required (ns):          12.822
  Setup (ns):              0.136
  Minimum Period (ns):     5.416
  Operating Conditions: slow_lv_ht

Path 3
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAlI0Ol[0][4]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAII0Ol[1]:EN
  Delay (ns):              5.134
  Slack (ns):             -0.415
  Arrival (ns):           13.238
  Required (ns):          12.823
  Setup (ns):              0.136
  Minimum Period (ns):     5.415
  Operating Conditions: slow_lv_ht

Path 4
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAOIOl[10]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[11]:D
  Delay (ns):              5.298
  Slack (ns):             -0.377
  Arrival (ns):           13.394
  Required (ns):          13.017
  Setup (ns):              0.000
  Minimum Period (ns):     5.377
  Operating Conditions: slow_lv_ht

Path 5
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAOIOl[10]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[5]:D
  Delay (ns):              5.234
  Slack (ns):             -0.314
  Arrival (ns):           13.330
  Required (ns):          13.016
  Setup (ns):              0.000
  Minimum Period (ns):     5.314
  Operating Conditions: slow_lv_ht


Expanded Path 1
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAlI0Ol[0][4]:CLK
  To: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAOI1Ol/CAXI4DMAI00ll[12]:D
  data required time                                 12.993
  data arrival time                          -       13.410
  slack                                              -0.417
  ________________________________________________________
  Data arrival time calculation
  0.000                        PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1
               +     0.000          Clock source
  0.000                        PF_DDR4_SS_0/CCC_0/pll_inst_0:OUT1 (r)
               +     6.129          Clock generation
  6.129                        
               +     0.208          net: PF_DDR4_SS_0/CCC_0/pll_inst_0_clkint_4
  6.337                        PF_DDR4_SS_0/CCC_0/clkint_4_1:A (r)
               +     0.141          cell: ADLIB:ICB_CLKINT
  6.478                        PF_DDR4_SS_0/CCC_0/clkint_4_1:Y (r)
               +     0.496          net: PF_DDR4_SS_0/CCC_0/clkint_4_NET
  6.974                        PF_DDR4_SS_0/CCC_0/clkint_4/U0_GB0:A (r)
               +     0.174          cell: ADLIB:GB
  7.148                        PF_DDR4_SS_0/CCC_0/clkint_4/U0_GB0:Y (r)
               +     0.347          net: PF_DDR4_SS_0/CCC_0/clkint_4/U0_gbs_1
  7.495                        PF_DDR4_SS_0/CCC_0/clkint_4/U0_RGB1_RGB15:A (r)
               +     0.058          cell: ADLIB:RGB
  7.553                        PF_DDR4_SS_0/CCC_0/clkint_4/U0_RGB1_RGB15:Y (f)
               +     0.551          net: PF_DDR4_SS_0/CCC_0/clkint_4/U0_RGB1_RGB15_rgb_net_1
  8.104                        CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAlI0Ol[0][4]:CLK (r)
               +     0.209          cell: ADLIB:SLE
  8.313                        CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAlI0Ol[0][4]:Q (r)
               +     1.249          net: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAlI0Ol_0_[4]
  9.562                        CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAOI1Ol/CAXI4DMAOllll9_1_I_20_i_o2:D (r)
               +     0.135          cell: ADLIB:CFG4
  9.697                        CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAOI1Ol/CAXI4DMAOllll9_1_I_20_i_o2:Y (r)
               +     0.471          net: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/N_351
  10.168                       CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAOI1Ol/CAXI4DMAOllll9_1_I_15:C (r)
               +     0.094          cell: ADLIB:ARI1_CC
  10.262                       CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAOI1Ol/CAXI4DMAOllll9_1_I_15:P (f)
               +     0.017          net: NET_CC_CONFIG3629
  10.279                       CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAOI1Ol/CAXI4DMAOllll9_1_I_1_CC_0:P[5] (f)
               +     0.223          cell: ADLIB:CC_CONFIG
  10.502                       CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAOI1Ol/CAXI4DMAOllll9_1_I_1_CC_0:CO (f)
               +     0.000          net: CI_TO_CO3620
  10.502                       CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAOI1Ol/CAXI4DMAOllll9_1_I_1_CC_1:CI (f)
               +     0.087          cell: ADLIB:CC_CONFIG
  10.589                       CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAOI1Ol/CAXI4DMAOllll9_1_I_1_CC_1:CC[3] (f)
               +     0.000          net: NET_CC_CONFIG3672
  10.589                       CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAOI1Ol/CAXI4DMAOllll9_1_I_45_FCINST1:CC (f)
               +     0.050          cell: ADLIB:FCEND_BUFF_CC
  10.639                       CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAOI1Ol/CAXI4DMAOllll9_1_I_45_FCINST1:CO (f)
               +     0.509          net: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAOI1Ol/CAXI4DMAOllll9
  11.148                       CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAOI1Ol/CAXI4DMAl10OI_tr34_0_a2_0:A (f)
               +     0.050          cell: ADLIB:CFG2
  11.198                       CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAOI1Ol/CAXI4DMAl10OI_tr34_0_a2_0:Y (r)
               +     0.128          net: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAOI1Ol/CAXI4DMAl10OI_tr34_0_a2_0_Z
  11.326                       CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAOI1Ol/un1_CAXI4DMAIl0ll_0_sqmuxa_0_o4:D (r)
               +     0.053          cell: ADLIB:CFG4
  11.379                       CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAOI1Ol/un1_CAXI4DMAIl0ll_0_sqmuxa_0_o4:Y (r)
               +     0.855          net: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAOI1Ol/N_254_i
  12.234                       CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAOI1Ol/un1_CAXI4DMAOOlll_0_sqmuxa_2_0:B (r)
               +     0.053          cell: ADLIB:CFG4
  12.287                       CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAOI1Ol/un1_CAXI4DMAOOlll_0_sqmuxa_2_0:Y (r)
               +     0.624          net: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAOI1Ol/un1_CAXI4DMAOOlll_0_sqmuxa_2
  12.911                       CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAOI1Ol/CAXI4DMAl00ll_iv_0_o2[22]:C (r)
               +     0.078          cell: ADLIB:CFG4
  12.989                       CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAOI1Ol/CAXI4DMAl00ll_iv_0_o2[22]:Y (r)
               +     0.253          net: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAOI1Ol/N_2734
  13.242                       CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAOI1Ol/CAXI4DMAl00ll_iv_0[12]:D (r)
               +     0.135          cell: ADLIB:CFG4
  13.377                       CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAOI1Ol/CAXI4DMAl00ll_iv_0[12]:Y (r)
               +     0.033          net: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAOI1Ol/CAXI4DMAl00ll[12]
  13.410                       CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAOI1Ol/CAXI4DMAI00ll[12]:D (r)
                                    
  13.410                       data arrival time
  ________________________________________________________
  Data required time calculation
  5.000                        PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1
               +     0.000          Clock source
  5.000                        PF_DDR4_SS_0/CCC_0/pll_inst_0:OUT1 (r)
               +     5.140          Clock generation
  10.140                       
               +     0.190          net: PF_DDR4_SS_0/CCC_0/pll_inst_0_clkint_4
  10.330                       PF_DDR4_SS_0/CCC_0/clkint_4_1:A (r)
               +     0.122          cell: ADLIB:ICB_CLKINT
  10.452                       PF_DDR4_SS_0/CCC_0/clkint_4_1:Y (r)
               +     0.452          net: PF_DDR4_SS_0/CCC_0/clkint_4_NET
  10.904                       PF_DDR4_SS_0/CCC_0/clkint_4/U0_GB0:A (r)
               +     0.158          cell: ADLIB:GB
  11.062                       PF_DDR4_SS_0/CCC_0/clkint_4/U0_GB0:Y (r)
               +     0.315          net: PF_DDR4_SS_0/CCC_0/clkint_4/U0_gbs_1
  11.377                       PF_DDR4_SS_0/CCC_0/clkint_4/U0_RGB1_RGB14:A (r)
               +     0.049          cell: ADLIB:RGB
  11.426                       PF_DDR4_SS_0/CCC_0/clkint_4/U0_RGB1_RGB14:Y (f)
               +     0.468          net: PF_DDR4_SS_0/CCC_0/clkint_4/U0_RGB1_RGB14_rgb_net_1
  11.894                       CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAOI1Ol/CAXI4DMAI00ll[12]:CLK (r)
               +     1.099          
  12.993                       clock reconvergence pessimism
               -     0.000          Library setup time: ADLIB:SLE
  12.993                       CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAOI1Ol/CAXI4DMAI00ll[12]:D
                                    
  12.993                       data required time


Operating Conditions : slow_lv_ht

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

Path 1
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/reset_n_int_0_rep:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_216/MSC_i_335/MSC_i_336/MSC_i_337/IdH5i7FaI3:ALn
  Delay (ns):              4.402
  Slack (ns):              0.318
  Arrival (ns):           12.485
  Required (ns):          12.803
  Recovery (ns):           0.209
  Minimum Period (ns):     4.682
  Skew (ns):               0.071
  Operating Conditions: slow_lv_ht

Path 2
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/reset_n_int_0_rep:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_216/MSC_i_335/MSC_i_336/MSC_i_337/IdH4DE96m3:ALn
  Delay (ns):              4.402
  Slack (ns):              0.318
  Arrival (ns):           12.485
  Required (ns):          12.803
  Recovery (ns):           0.209
  Minimum Period (ns):     4.682
  Skew (ns):               0.071
  Operating Conditions: slow_lv_ht

Path 3
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/reset_n_int_0_rep:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_216/MSC_i_220/MSC_i_221/MSC_i_235/IuEEiprafI3:ALn
  Delay (ns):              4.406
  Slack (ns):              0.318
  Arrival (ns):           12.489
  Required (ns):          12.807
  Recovery (ns):           0.209
  Minimum Period (ns):     4.682
  Skew (ns):               0.067
  Operating Conditions: slow_lv_ht

Path 4
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/reset_n_int_0_rep:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_216/MSC_i_220/MSC_i_221/MSC_i_235/IuECoukGjrJ:ALn
  Delay (ns):              4.406
  Slack (ns):              0.318
  Arrival (ns):           12.489
  Required (ns):          12.807
  Recovery (ns):           0.209
  Minimum Period (ns):     4.682
  Skew (ns):               0.067
  Operating Conditions: slow_lv_ht

Path 5
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/reset_n_int_0_rep:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_216/Ic4hikEmjJjaDv1ioL34JbJ:ALn
  Delay (ns):              4.406
  Slack (ns):              0.318
  Arrival (ns):           12.489
  Required (ns):          12.807
  Recovery (ns):           0.209
  Minimum Period (ns):     4.682
  Skew (ns):               0.067
  Operating Conditions: slow_lv_ht


Expanded Path 1
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/reset_n_int_0_rep:CLK
  To: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_216/MSC_i_335/MSC_i_336/MSC_i_337/IdH5i7FaI3:ALn
  data required time                                 12.803
  data arrival time                          -       12.485
  slack                                               0.318
  ________________________________________________________
  Data arrival time calculation
  0.000                        PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1
               +     0.000          Clock source
  0.000                        PF_DDR4_SS_0/CCC_0/pll_inst_0:OUT1 (r)
               +     6.129          Clock generation
  6.129                        
               +     0.208          net: PF_DDR4_SS_0/CCC_0/pll_inst_0_clkint_4
  6.337                        PF_DDR4_SS_0/CCC_0/clkint_4_1:A (r)
               +     0.141          cell: ADLIB:ICB_CLKINT
  6.478                        PF_DDR4_SS_0/CCC_0/clkint_4_1:Y (r)
               +     0.496          net: PF_DDR4_SS_0/CCC_0/clkint_4_NET
  6.974                        PF_DDR4_SS_0/CCC_0/clkint_4:A (r)
               +     0.167          cell: ADLIB:GB
  7.141                        PF_DDR4_SS_0/CCC_0/clkint_4:Y (r)
               +     0.362          net: PF_DDR4_SS_0/CCC_0/clkint_4/U0_Y
  7.503                        PF_DDR4_SS_0/CCC_0/clkint_4/U0_RGB1_RGB0:A (r)
               +     0.058          cell: ADLIB:RGB
  7.561                        PF_DDR4_SS_0/CCC_0/clkint_4/U0_RGB1_RGB0:Y (f)
               +     0.522          net: PF_DDR4_SS_0/CCC_0/clkint_4/U0_RGB1_RGB0_rgb_net_1
  8.083                        PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/reset_n_int_0_rep:CLK (r)
               +     0.201          cell: ADLIB:SLE
  8.284                        PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/reset_n_int_0_rep:Q (r)
               +     3.050          net: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/reset_n_int_0_rep_Z
  11.334                       PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/reset_n_int_0_rep_RNI3QGA/U0_GB0:A (r)
               +     0.129          cell: ADLIB:GB
  11.463                       PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/reset_n_int_0_rep_RNI3QGA/U0_GB0:Y (r)
               +     0.369          net: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/reset_n_int_0_rep_RNI3QGA/U0_gbs_1
  11.832                       PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/reset_n_int_0_rep_RNI3QGA/U0_RGB1_RGB4:A (r)
               +     0.058          cell: ADLIB:RGB
  11.890                       PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/reset_n_int_0_rep_RNI3QGA/U0_RGB1_RGB4:Y (f)
               +     0.595          net: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/reset_n_int_0_rep_RNI3QGA/U0_RGB1_RGB4_rgb_net_1
  12.485                       PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_216/MSC_i_335/MSC_i_336/MSC_i_337/IdH5i7FaI3:ALn (r)
                                    
  12.485                       data arrival time
  ________________________________________________________
  Data required time calculation
  5.000                        PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1
               +     0.000          Clock source
  5.000                        PF_DDR4_SS_0/CCC_0/pll_inst_0:OUT1 (r)
               +     5.140          Clock generation
  10.140                       
               +     0.190          net: PF_DDR4_SS_0/CCC_0/pll_inst_0_clkint_4
  10.330                       PF_DDR4_SS_0/CCC_0/clkint_4_1:A (r)
               +     0.122          cell: ADLIB:ICB_CLKINT
  10.452                       PF_DDR4_SS_0/CCC_0/clkint_4_1:Y (r)
               +     0.452          net: PF_DDR4_SS_0/CCC_0/clkint_4_NET
  10.904                       PF_DDR4_SS_0/CCC_0/clkint_4/U0_GB0:A (r)
               +     0.158          cell: ADLIB:GB
  11.062                       PF_DDR4_SS_0/CCC_0/clkint_4/U0_GB0:Y (r)
               +     0.326          net: PF_DDR4_SS_0/CCC_0/clkint_4/U0_gbs_1
  11.388                       PF_DDR4_SS_0/CCC_0/clkint_4/U0_RGB1_RGB5:A (r)
               +     0.049          cell: ADLIB:RGB
  11.437                       PF_DDR4_SS_0/CCC_0/clkint_4/U0_RGB1_RGB5:Y (f)
               +     0.505          net: PF_DDR4_SS_0/CCC_0/clkint_4/U0_RGB1_RGB5_rgb_net_1
  11.942                       PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_216/MSC_i_335/MSC_i_336/MSC_i_337/IdH5i7FaI3:CLK (r)
               +     1.070          
  13.012                       clock reconvergence pessimism
               -     0.209          Library recovery time: ADLIB:SLE
  12.803                       PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_216/MSC_i_335/MSC_i_336/MSC_i_337/IdH5i7FaI3:ALn
                                    
  12.803                       data required time


Operating Conditions : slow_lv_ht

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

Path 1
  From: USER_RESETN
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[205]:ALn
  Delay (ns):             10.319
  Arrival (ns):           10.319
  Recovery (ns):           0.209
  External Recovery (ns):   3.601
  Operating Conditions: slow_lv_ht

Path 2
  From: USER_RESETN
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[203]:ALn
  Delay (ns):             10.319
  Arrival (ns):           10.319
  Recovery (ns):           0.209
  External Recovery (ns):   3.601
  Operating Conditions: slow_lv_ht

Path 3
  From: USER_RESETN
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[201]:ALn
  Delay (ns):             10.319
  Arrival (ns):           10.319
  Recovery (ns):           0.209
  External Recovery (ns):   3.601
  Operating Conditions: slow_lv_ht

Path 4
  From: USER_RESETN
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[207]:ALn
  Delay (ns):             10.317
  Arrival (ns):           10.317
  Recovery (ns):           0.209
  External Recovery (ns):   3.599
  Operating Conditions: slow_lv_ht

Path 5
  From: USER_RESETN
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[209]:ALn
  Delay (ns):             10.096
  Arrival (ns):           10.096
  Recovery (ns):           0.196
  External Recovery (ns):   3.363
  Operating Conditions: slow_lv_ht


Expanded Path 1
  From: USER_RESETN
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[205]:ALn
  data required time                                    N/C
  data arrival time                          -       10.319
  slack                                                 N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        USER_RESETN (r)
               +     0.000          net: USER_RESETN
  0.000                        USER_RESETN_ibuf/U_IOPAD:PAD (r)
               +     1.322          cell: ADLIB:IOPAD_IN
  1.322                        USER_RESETN_ibuf/U_IOPAD:Y (r)
               +     0.000          net: USER_RESETN_ibuf/YIN
  1.322                        USER_RESETN_ibuf/U_IOIN:YIN (r)
               +     0.346          cell: ADLIB:IOIN_IB_E
  1.668                        USER_RESETN_ibuf/U_IOIN:Y (r)
               +     4.376          net: USER_RESETN_c
  6.044                        AND3_0:C (r)
               +     0.090          cell: ADLIB:CFG3
  6.134                        AND3_0:Y (r)
               +     4.185          net: AND3_0_Y
  10.319                       PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[205]:ALn (r)
                                    
  10.319                       data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1
               +     0.000          Clock source
  N/C                          PF_DDR4_SS_0/CCC_0/pll_inst_0:OUT1 (r)
               +     5.140          Clock generation
  N/C                          
               +     0.190          net: PF_DDR4_SS_0/CCC_0/pll_inst_0_clkint_4
  N/C                          PF_DDR4_SS_0/CCC_0/clkint_4_1:A (r)
               +     0.122          cell: ADLIB:ICB_CLKINT
  N/C                          PF_DDR4_SS_0/CCC_0/clkint_4_1:Y (r)
               +     0.452          net: PF_DDR4_SS_0/CCC_0/clkint_4_NET
  N/C                          PF_DDR4_SS_0/CCC_0/clkint_4:A (r)
               +     0.152          cell: ADLIB:GB
  N/C                          PF_DDR4_SS_0/CCC_0/clkint_4:Y (r)
               +     0.328          net: PF_DDR4_SS_0/CCC_0/clkint_4/U0_Y
  N/C                          PF_DDR4_SS_0/CCC_0/clkint_4/U0_RGB1_RGB4:A (r)
               +     0.049          cell: ADLIB:RGB
  N/C                          PF_DDR4_SS_0/CCC_0/clkint_4/U0_RGB1_RGB4:Y (f)
               +     0.494          net: PF_DDR4_SS_0/CCC_0/clkint_4/U0_RGB1_RGB4_rgb_net_1
  N/C                          PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[205]:CLK (r)
               -     0.209          Library recovery time: ADLIB:SLE
  N/C                          PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[205]:ALn


Operating Conditions : slow_lv_ht

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET DDR_REF to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET DDR_REF to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET PCIe_EP_0/PCIe_TL_CLK_0/CLK_DIV2_0/CLK_DIV2_0/I_CD/Y_DIV to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET PCIe_EP_0/PCIe_TL_CLK_0/CLK_DIV2_0/CLK_DIV2_0/I_CD/Y_DIV to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET PCIe_EP_0/PCIe_TX_PLL_0/PCIe_TX_PLL_0/txpll_isnt_0/DIV_CLK to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET PCIe_EP_0/PCIe_TX_PLL_0/PCIe_TX_PLL_0/txpll_isnt_0/DIV_CLK to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DQSW270_DELAY_LINE_MOVE[0]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DQSW270_DELAY_LINE_MOVE[0]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DQSW270_DELAY_LINE_MOVE[1]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DQSW270_DELAY_LINE_MOVE[1]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DQSW270_DELAY_LINE_MOVE[2]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DQSW270_DELAY_LINE_MOVE[2]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DQSW270_DELAY_LINE_MOVE[3]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DQSW270_DELAY_LINE_MOVE[3]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[0]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[0]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[10]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[10]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[11]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[11]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[12]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[12]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[13]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[13]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[14]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[14]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[15]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[15]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[16]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[16]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[17]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[17]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[18]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[18]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[19]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[19]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[1]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[1]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[20]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[20]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[21]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[21]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[22]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[22]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[23]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[23]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[24]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[24]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[25]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[25]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[26]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[26]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[27]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[27]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[28]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[28]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[29]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[29]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[2]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[2]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[30]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[30]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[31]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[31]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[32]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[32]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[33]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[33]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[34]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[34]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[35]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[35]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[3]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[3]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[4]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[4]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[5]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[5]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[6]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[6]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[7]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[7]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[8]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[8]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[9]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[9]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT0 to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT0 to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT2 to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT2 to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT3 to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT3 to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

Clock Domain PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT2

Info: The maximum frequency of this clock domain is limited by the period of pin PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_3_IOD_DQ/I_IOD_3:HS_IO_CLK[0]

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET DDR_REF to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT2

No Path 

END SET DDR_REF to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT2

----------------------------------------------------

SET PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1 to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT2

Path 1
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[3].RDLVL_TRAIN/gate_training/select_rank_1_gt:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_2_CTRL/I_LANECTRL:SWITCH
  Delay (ns):              1.817
  Slack (ns):             -5.674
  Arrival (ns):            9.593
  Required (ns):           3.919
  Setup (ns):              3.438
  Operating Conditions: slow_lv_lt

Path 2
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/select_rank_1_gt:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_2_CTRL/I_LANECTRL:SWITCH
  Delay (ns):              1.769
  Slack (ns):             -5.626
  Arrival (ns):            9.545
  Required (ns):           3.919
  Setup (ns):              3.438
  Operating Conditions: slow_lv_lt

Path 3
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[2].RDLVL_TRAIN/gate_training/select_rank_1_gt:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_2_CTRL/I_LANECTRL:SWITCH
  Delay (ns):              1.760
  Slack (ns):             -5.617
  Arrival (ns):            9.536
  Required (ns):           3.919
  Setup (ns):              3.438
  Operating Conditions: slow_lv_lt

Path 4
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/select_rank_1_gt:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_2_CTRL/I_LANECTRL:SWITCH
  Delay (ns):              1.696
  Slack (ns):             -5.554
  Arrival (ns):            9.473
  Required (ns):           3.919
  Setup (ns):              3.438
  Operating Conditions: slow_lv_lt

Path 5
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[2].dqsw_trainer/current_state_Z[0]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_2_CTRL/I_LANECTRL:SWITCH
  Delay (ns):              1.644
  Slack (ns):             -5.501
  Arrival (ns):            9.420
  Required (ns):           3.919
  Setup (ns):              3.438
  Operating Conditions: slow_lv_lt


Expanded Path 1
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[3].RDLVL_TRAIN/gate_training/select_rank_1_gt:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_2_CTRL/I_LANECTRL:SWITCH
  data required time                                  3.919
  data arrival time                          -        9.593
  slack                                              -5.674
  ________________________________________________________
  Data arrival time calculation
  0.000                        PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1
               +     0.000          Clock source
  0.000                        PF_DDR4_SS_0/CCC_0/pll_inst_0:OUT1 (r)
               +     5.905          Clock generation
  5.905                        
               +     0.211          net: PF_DDR4_SS_0/CCC_0/pll_inst_0_clkint_4
  6.116                        PF_DDR4_SS_0/CCC_0/clkint_4_1:A (r)
               +     0.137          cell: ADLIB:ICB_CLKINT
  6.253                        PF_DDR4_SS_0/CCC_0/clkint_4_1:Y (r)
               +     0.448          net: PF_DDR4_SS_0/CCC_0/clkint_4_NET
  6.701                        PF_DDR4_SS_0/CCC_0/clkint_4:A (r)
               +     0.171          cell: ADLIB:GB
  6.872                        PF_DDR4_SS_0/CCC_0/clkint_4:Y (r)
               +     0.339          net: PF_DDR4_SS_0/CCC_0/clkint_4/U0_Y
  7.211                        PF_DDR4_SS_0/CCC_0/clkint_4/U0_RGB1_RGB0:A (r)
               +     0.059          cell: ADLIB:RGB
  7.270                        PF_DDR4_SS_0/CCC_0/clkint_4/U0_RGB1_RGB0:Y (f)
               +     0.506          net: PF_DDR4_SS_0/CCC_0/clkint_4/U0_RGB1_RGB0_rgb_net_1
  7.776                        PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[3].RDLVL_TRAIN/gate_training/select_rank_1_gt:CLK (r)
               +     0.226          cell: ADLIB:SLE
  8.002                        PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[3].RDLVL_TRAIN/gate_training/select_rank_1_gt:Q (r)
               +     0.170          net: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/select_rank_1_gt_in[3]
  8.172                        PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/select_rank_1_gt:A (r)
               +     0.174          cell: ADLIB:CFG4
  8.346                        PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/select_rank_1_gt:Y (r)
               +     0.512          net: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/SELECT_RANK_1
  8.858                        PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DQSW270_EYE_MONITOR_CLR_FLAGS_1[2]:B (r)
               +     0.079          cell: ADLIB:CFG2
  8.937                        PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DQSW270_EYE_MONITOR_CLR_FLAGS_1[2]:Y (r)
               +     0.656          net: PF_DDR4_SS_0/DDRPHY_BLK_0/DQSW270_EYE_MONITOR_CLR_FLAGS_net_0[2]
  9.593                        PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_2_IOD_READ_TRAINING/I_IOD_0:EYE_MONITOR_CLEAR_FLAGS (r)
               +     0.000          cell: ADLIB:IOD
  9.593                        PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_2_IOD_READ_TRAINING/I_IOD_0:SWITCH (r)
               +     0.000          net: PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_2_IOD_READ_TRAINING_SWITCH
  9.593                        PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_2_CTRL/I_LANECTRL:SWITCH (r)
                                    
  9.593                        data arrival time
  ________________________________________________________
  Data required time calculation
  0.625                        PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT2
               +     0.000          Clock source
  0.625                        PF_DDR4_SS_0/CCC_0/pll_inst_0:OUT2 (f)
               +     4.745          Clock generation
  5.370                        
               +     0.650          net: PF_DDR4_SS_0/CCC_0/pll_inst_0_hs_io_clk_11
  6.020                        PF_DDR4_SS_0/CCC_0/hs_io_clk_11_0:A (f)
               +     0.188          cell: ADLIB:HS_IO_CLK
  6.208                        PF_DDR4_SS_0/CCC_0/hs_io_clk_11_0:Y (f)
               +     0.007          net: PF_DDR4_SS_0/CCC_0/Y_0_DUP_HS_IO_1
  6.215                        PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_2_CTRL/I_LANECTRL:HS_IO_CLK[0] (f)
               +     1.142          
  7.357                        clock reconvergence pessimism
               -     3.438          Library setup time: ADLIB:LANECTRL
  3.919                        PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_2_CTRL/I_LANECTRL:SWITCH
                                    
  3.919                        data required time


Operating Conditions : slow_lv_lt

END SET PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1 to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT2

----------------------------------------------------

SET PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT0 to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT2

No Path 

END SET PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT0 to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT2

----------------------------------------------------

SET PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT3 to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT2

No Path 

END SET PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT3 to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT2

----------------------------------------------------

Clock Domain PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT3

Info: The maximum frequency of this clock domain is limited by the period of pin PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_3_IOD_DQ/I_IOD_3:RX_DQS_90[0]

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET DQS[0] to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT3

No Path 

END SET DQS[0] to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT3

----------------------------------------------------

SET DQS[1] to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT3

No Path 

END SET DQS[1] to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT3

----------------------------------------------------

SET DQS[2] to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT3

No Path 

END SET DQS[2] to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT3

----------------------------------------------------

SET DQS[3] to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT3

No Path 

END SET DQS[3] to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT3

----------------------------------------------------

SET PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1 to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT3

Path 1
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[3].RDLVL_TRAIN/gate_training/select_rank_1_gt:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_2_CTRL/I_LANECTRL:SWITCH
  Delay (ns):              1.817
  Slack (ns):             -5.656
  Arrival (ns):            9.593
  Required (ns):           3.937
  Setup (ns):              3.438
  Operating Conditions: slow_lv_lt

Path 2
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/select_rank_1_gt:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_2_CTRL/I_LANECTRL:SWITCH
  Delay (ns):              1.769
  Slack (ns):             -5.608
  Arrival (ns):            9.545
  Required (ns):           3.937
  Setup (ns):              3.438
  Operating Conditions: slow_lv_lt

Path 3
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[2].RDLVL_TRAIN/gate_training/select_rank_1_gt:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_2_CTRL/I_LANECTRL:SWITCH
  Delay (ns):              1.760
  Slack (ns):             -5.599
  Arrival (ns):            9.536
  Required (ns):           3.937
  Setup (ns):              3.438
  Operating Conditions: slow_lv_lt

Path 4
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/select_rank_1_gt:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_2_CTRL/I_LANECTRL:SWITCH
  Delay (ns):              1.696
  Slack (ns):             -5.536
  Arrival (ns):            9.473
  Required (ns):           3.937
  Setup (ns):              3.438
  Operating Conditions: slow_lv_lt

Path 5
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[2].dqsw_trainer/current_state_Z[0]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_2_CTRL/I_LANECTRL:SWITCH
  Delay (ns):              1.644
  Slack (ns):             -5.483
  Arrival (ns):            9.420
  Required (ns):           3.937
  Setup (ns):              3.438
  Operating Conditions: slow_lv_lt


Expanded Path 1
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[3].RDLVL_TRAIN/gate_training/select_rank_1_gt:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_2_CTRL/I_LANECTRL:SWITCH
  data required time                                  3.937
  data arrival time                          -        9.593
  slack                                              -5.656
  ________________________________________________________
  Data arrival time calculation
  0.000                        PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1
               +     0.000          Clock source
  0.000                        PF_DDR4_SS_0/CCC_0/pll_inst_0:OUT1 (r)
               +     5.905          Clock generation
  5.905                        
               +     0.211          net: PF_DDR4_SS_0/CCC_0/pll_inst_0_clkint_4
  6.116                        PF_DDR4_SS_0/CCC_0/clkint_4_1:A (r)
               +     0.137          cell: ADLIB:ICB_CLKINT
  6.253                        PF_DDR4_SS_0/CCC_0/clkint_4_1:Y (r)
               +     0.448          net: PF_DDR4_SS_0/CCC_0/clkint_4_NET
  6.701                        PF_DDR4_SS_0/CCC_0/clkint_4:A (r)
               +     0.171          cell: ADLIB:GB
  6.872                        PF_DDR4_SS_0/CCC_0/clkint_4:Y (r)
               +     0.339          net: PF_DDR4_SS_0/CCC_0/clkint_4/U0_Y
  7.211                        PF_DDR4_SS_0/CCC_0/clkint_4/U0_RGB1_RGB0:A (r)
               +     0.059          cell: ADLIB:RGB
  7.270                        PF_DDR4_SS_0/CCC_0/clkint_4/U0_RGB1_RGB0:Y (f)
               +     0.506          net: PF_DDR4_SS_0/CCC_0/clkint_4/U0_RGB1_RGB0_rgb_net_1
  7.776                        PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[3].RDLVL_TRAIN/gate_training/select_rank_1_gt:CLK (r)
               +     0.226          cell: ADLIB:SLE
  8.002                        PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[3].RDLVL_TRAIN/gate_training/select_rank_1_gt:Q (r)
               +     0.170          net: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/select_rank_1_gt_in[3]
  8.172                        PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/select_rank_1_gt:A (r)
               +     0.174          cell: ADLIB:CFG4
  8.346                        PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/select_rank_1_gt:Y (r)
               +     0.512          net: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/SELECT_RANK_1
  8.858                        PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DQSW270_EYE_MONITOR_CLR_FLAGS_1[2]:B (r)
               +     0.079          cell: ADLIB:CFG2
  8.937                        PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DQSW270_EYE_MONITOR_CLR_FLAGS_1[2]:Y (r)
               +     0.656          net: PF_DDR4_SS_0/DDRPHY_BLK_0/DQSW270_EYE_MONITOR_CLR_FLAGS_net_0[2]
  9.593                        PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_2_IOD_READ_TRAINING/I_IOD_0:EYE_MONITOR_CLEAR_FLAGS (r)
               +     0.000          cell: ADLIB:IOD
  9.593                        PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_2_IOD_READ_TRAINING/I_IOD_0:SWITCH (r)
               +     0.000          net: PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_2_IOD_READ_TRAINING_SWITCH
  9.593                        PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_2_CTRL/I_LANECTRL:SWITCH (r)
                                    
  9.593                        data arrival time
  ________________________________________________________
  Data required time calculation
  0.625                        PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT3
               +     0.000          Clock source
  0.625                        PF_DDR4_SS_0/CCC_0/pll_inst_0:OUT3 (f)
               +     4.752          Clock generation
  5.377                        
               +     0.661          net: PF_DDR4_SS_0/CCC_0/pll_inst_0_hs_io_clk_15
  6.038                        PF_DDR4_SS_0/CCC_0/hs_io_clk_15_0:A (f)
               +     0.188          cell: ADLIB:HS_IO_CLK
  6.226                        PF_DDR4_SS_0/CCC_0/hs_io_clk_15_0:Y (f)
               +     0.007          net: PF_DDR4_SS_0/CCC_0/Y_DUP_HS_IO_1
  6.233                        PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_2_CTRL/I_LANECTRL:HS_IO_CLK[1] (f)
               +     1.142          
  7.375                        clock reconvergence pessimism
               -     3.438          Library setup time: ADLIB:LANECTRL
  3.937                        PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_2_CTRL/I_LANECTRL:SWITCH
                                    
  3.937                        data required time


Operating Conditions : slow_lv_lt

END SET PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1 to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT3

----------------------------------------------------

Clock Domain PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DQSW270_DELAY_LINE_MOVE[0]:Q

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DQSW270_DELAY_LINE_MOVE[1]:Q

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DQSW270_DELAY_LINE_MOVE[2]:Q

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DQSW270_DELAY_LINE_MOVE[3]:Q

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[0]:Q

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[10]:Q

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[11]:Q

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[12]:Q

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[13]:Q

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[14]:Q

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[15]:Q

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[16]:Q

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[17]:Q

Info: The maximum frequency of this clock domain is limited by the period of pin PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_1_CTRL/I_LANECTRL:DELAY_LINE_MOVE

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[18]:Q

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[19]:Q

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[1]:Q

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[20]:Q

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[21]:Q

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[22]:Q

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[23]:Q

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[24]:Q

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[25]:Q

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[26]:Q

Info: The maximum frequency of this clock domain is limited by the period of pin PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_2_CTRL/I_LANECTRL:DELAY_LINE_MOVE

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[27]:Q

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[28]:Q

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[29]:Q

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[2]:Q

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[30]:Q

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[31]:Q

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[32]:Q

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[33]:Q

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[34]:Q

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[35]:Q

Info: The maximum frequency of this clock domain is limited by the period of pin PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_3_CTRL/I_LANECTRL:DELAY_LINE_MOVE

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[3]:Q

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[4]:Q

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[5]:Q

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[6]:Q

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[7]:Q

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[8]:Q

Info: The maximum frequency of this clock domain is limited by the period of pin PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_0_CTRL/I_LANECTRL:DELAY_LINE_MOVE

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[9]:Q

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/VCO_PHSEL_ROTATE[0]:Q

Info: The maximum frequency of this clock domain is limited by the minimum pulse widths of pin PF_DDR4_SS_0/CCC_0/pll_inst_0:PHASE_ROTATE

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1 to PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/VCO_PHSEL_ROTATE[0]:Q

No Path 

END SET PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1 to PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/VCO_PHSEL_ROTATE[0]:Q

----------------------------------------------------

Clock Domain REF_CLK_PAD_P

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT0

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Path set Pin to Pin

SET Input to Output

No Path 

END SET Input to Output

----------------------------------------------------

Path set User Sets

