<stg><name>sobel_y</name>


<trans_list>

<trans id="117" from="1" to="2">
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="140" from="2" to="9">
<condition id="126">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="141" from="2" to="3">
<condition id="133">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="134" from="3" to="4">
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="135" from="4" to="5">
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="136" from="5" to="6">
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="137" from="6" to="7">
<condition id="130">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="138" from="7" to="8">
<condition id="131">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="139" from="8" to="2">
<condition id="132">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="131" from="9" to="10">
<condition id="123">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="132" from="10" to="10">
<condition id="125">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecInterface(i8* %dst_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str154, i32 0, i32 0, [1 x i8]* @p_str155, [1 x i8]* @p_str156, [1 x i8]* @p_str157, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str158, [1 x i8]* @p_str159)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecInterface(i8* %src_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str140, i32 0, i32 0, [1 x i8]* @p_str141, [1 x i8]* @p_str142, [1 x i8]* @p_str143, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str144, [1 x i8]* @p_str145)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="8" op_0_bw="64">
<![CDATA[
:2  %lineBuff_val_0_V = alloca [512 x i8], align 1

]]></Node>
<StgValue><ssdm name="lineBuff_val_0_V"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="8" op_0_bw="64">
<![CDATA[
:3  %lineBuff_val_1_V = alloca [512 x i8], align 1

]]></Node>
<StgValue><ssdm name="lineBuff_val_1_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="8" op_0_bw="64">
<![CDATA[
:4  %lineBuff_val_2_V = alloca [512 x i8], align 1

]]></Node>
<StgValue><ssdm name="lineBuff_val_2_V"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:5  %rbegin_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([60 x i8]* @hls_KD_KD_LineBuffe) nounwind

]]></Node>
<StgValue><ssdm name="rbegin_i"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:6  %rend_i = call i32 (...)* @_ssdm_op_SpecRegionEnd([60 x i8]* @hls_KD_KD_LineBuffe, i32 %rbegin_i) nounwind

]]></Node>
<StgValue><ssdm name="rend_i"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %col_assign = phi i32 [ 0, %0 ], [ %idxCol_1, %._crit_edge245 ]

]]></Node>
<StgValue><ssdm name="col_assign"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %idxRow = phi i32 [ 0, %0 ], [ %idxRow_1, %._crit_edge245 ]

]]></Node>
<StgValue><ssdm name="idxRow"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:2  %pixConvolved = phi i32 [ 0, %0 ], [ %pixConvolved_2, %._crit_edge245 ]

]]></Node>
<StgValue><ssdm name="pixConvolved"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="19" op_0_bw="19" op_1_bw="0">
<![CDATA[
:3  %countWait = phi i19 [ 1, %0 ], [ %phitmp, %._crit_edge245 ]

]]></Node>
<StgValue><ssdm name="countWait"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="19" op_1_bw="19">
<![CDATA[
:4  %exitcond1 = icmp eq i19 %countWait, -262143

]]></Node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %exitcond1, label %.preheader.preheader, label %.preheader.preheader.i.i_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader.i.i_ifconv:4  %tmp_2 = zext i32 %col_assign to i64

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.i.i_ifconv:5  %lineBuff_val_1_V_ad = getelementptr [512 x i8]* %lineBuff_val_1_V, i64 0, i64 %tmp_2

]]></Node>
<StgValue><ssdm name="lineBuff_val_1_V_ad"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="8" op_0_bw="9">
<![CDATA[
.preheader.preheader.i.i_ifconv:6  %lineBuff_val_1_V_lo = load i8* %lineBuff_val_1_V_ad, align 1

]]></Node>
<StgValue><ssdm name="lineBuff_val_1_V_lo"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.i.i_ifconv:9  %lineBuff_val_2_V_ad = getelementptr [512 x i8]* %lineBuff_val_2_V, i64 0, i64 %tmp_2

]]></Node>
<StgValue><ssdm name="lineBuff_val_2_V_ad"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="8" op_0_bw="9">
<![CDATA[
.preheader.preheader.i.i_ifconv:10  %lineBuff_val_2_V_lo = load i8* %lineBuff_val_2_V_ad, align 1

]]></Node>
<StgValue><ssdm name="lineBuff_val_2_V_lo"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.i.i_ifconv:39  %tmp_3 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %idxRow, i32 1, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
.preheader.preheader.i.i_ifconv:40  %icmp = icmp sgt i31 %tmp_3, 0

]]></Node>
<StgValue><ssdm name="icmp"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.i.i_ifconv:41  %tmp_4 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %col_assign, i32 1, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
.preheader.preheader.i.i_ifconv:42  %icmp1 = icmp sgt i31 %tmp_4, 0

]]></Node>
<StgValue><ssdm name="icmp1"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.i.i_ifconv:43  %or_cond = and i1 %icmp, %icmp1

]]></Node>
<StgValue><ssdm name="or_cond"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.i.i_ifconv:62  %tmp_s = icmp slt i32 %col_assign, 511

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.i.i_ifconv:63  %idxCol = add nsw i32 1, %col_assign

]]></Node>
<StgValue><ssdm name="idxCol"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.i.i_ifconv:64  %idxRow_2 = add nsw i32 1, %idxRow

]]></Node>
<StgValue><ssdm name="idxRow_2"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader.i.i_ifconv:66  %idxRow_1 = select i1 %tmp_s, i32 %idxRow, i32 %idxRow_2

]]></Node>
<StgValue><ssdm name="idxRow_1"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="19" op_1_bw="19">
<![CDATA[
.preheader.preheader.i.i_ifconv:68  %tmp_10 = icmp ugt i19 %countWait, 513

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.preheader.i.i_ifconv:69  br i1 %tmp_10, label %2, label %._crit_edge245

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="41" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader.i.i_ifconv:3  %tmp_V_1 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %src_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_1"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="8" op_0_bw="9">
<![CDATA[
.preheader.preheader.i.i_ifconv:6  %lineBuff_val_1_V_lo = load i8* %lineBuff_val_1_V_ad, align 1

]]></Node>
<StgValue><ssdm name="lineBuff_val_1_V_lo"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.i.i_ifconv:7  %lineBuff_val_0_V_ad = getelementptr [512 x i8]* %lineBuff_val_0_V, i64 0, i64 %tmp_2

]]></Node>
<StgValue><ssdm name="lineBuff_val_0_V_ad"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader.preheader.i.i_ifconv:8  store i8 %lineBuff_val_1_V_lo, i8* %lineBuff_val_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="8" op_0_bw="9">
<![CDATA[
.preheader.preheader.i.i_ifconv:10  %lineBuff_val_2_V_lo = load i8* %lineBuff_val_2_V_ad, align 1

]]></Node>
<StgValue><ssdm name="lineBuff_val_2_V_lo"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader.preheader.i.i_ifconv:11  store i8 %lineBuff_val_2_V_lo, i8* %lineBuff_val_1_V_ad, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader.preheader.i.i_ifconv:12  store i8 %tmp_V_1, i8* %lineBuff_val_2_V_ad, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="48" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader.i.i_ifconv:13  %tmp_5 = zext i32 %pixConvolved to i64

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="176">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.i.i_ifconv:14  %lineBuff_val_0_V_ad_1 = getelementptr [512 x i8]* %lineBuff_val_0_V, i64 0, i64 %tmp_5

]]></Node>
<StgValue><ssdm name="lineBuff_val_0_V_ad_1"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="171">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="8" op_0_bw="9">
<![CDATA[
.preheader.preheader.i.i_ifconv:15  %lineBuff_val_0_V_lo = load i8* %lineBuff_val_0_V_ad_1, align 1

]]></Node>
<StgValue><ssdm name="lineBuff_val_0_V_lo"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.i.i_ifconv:17  %pixConvolved_3 = add nsw i32 1, %pixConvolved

]]></Node>
<StgValue><ssdm name="pixConvolved_3"/></StgValue>
</operation>

<operation id="52" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader.i.i_ifconv:18  %tmp_13_0_1 = zext i32 %pixConvolved_3 to i64

]]></Node>
<StgValue><ssdm name="tmp_13_0_1"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.i.i_ifconv:19  %lineBuff_val_0_V_ad_2 = getelementptr [512 x i8]* %lineBuff_val_0_V, i64 0, i64 %tmp_13_0_1

]]></Node>
<StgValue><ssdm name="lineBuff_val_0_V_ad_2"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="169">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="8" op_0_bw="9">
<![CDATA[
.preheader.preheader.i.i_ifconv:20  %lineBuff_val_0_V_lo_1 = load i8* %lineBuff_val_0_V_ad_2, align 1

]]></Node>
<StgValue><ssdm name="lineBuff_val_0_V_lo_1"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.i.i_ifconv:23  %col_assign_1_0_2 = add nsw i32 2, %pixConvolved

]]></Node>
<StgValue><ssdm name="col_assign_1_0_2"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="163">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.i.i_ifconv:28  %lineBuff_val_2_V_ad_1 = getelementptr [512 x i8]* %lineBuff_val_2_V, i64 0, i64 %tmp_5

]]></Node>
<StgValue><ssdm name="lineBuff_val_2_V_ad_1"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="156">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="8" op_0_bw="9">
<![CDATA[
.preheader.preheader.i.i_ifconv:29  %lineBuff_val_2_V_lo_1 = load i8* %lineBuff_val_2_V_ad_1, align 1

]]></Node>
<StgValue><ssdm name="lineBuff_val_2_V_lo_1"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.i.i_ifconv:31  %lineBuff_val_2_V_ad_2 = getelementptr [512 x i8]* %lineBuff_val_2_V, i64 0, i64 %tmp_13_0_1

]]></Node>
<StgValue><ssdm name="lineBuff_val_2_V_ad_2"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="158">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="8" op_0_bw="9">
<![CDATA[
.preheader.preheader.i.i_ifconv:32  %lineBuff_val_2_V_lo_2 = load i8* %lineBuff_val_2_V_ad_2, align 1

]]></Node>
<StgValue><ssdm name="lineBuff_val_2_V_lo_2"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader.i.i_ifconv:61  %pixConvolved_1 = select i1 %or_cond, i32 %pixConvolved_3, i32 %pixConvolved

]]></Node>
<StgValue><ssdm name="pixConvolved_1"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader.i.i_ifconv:65  %idxCol_1 = select i1 %tmp_s, i32 %idxCol, i32 0

]]></Node>
<StgValue><ssdm name="idxCol_1"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader.i.i_ifconv:67  %pixConvolved_2 = select i1 %tmp_s, i32 %pixConvolved_1, i32 0

]]></Node>
<StgValue><ssdm name="pixConvolved_2"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
._crit_edge245:1  %phitmp = add i19 %countWait, 1

]]></Node>
<StgValue><ssdm name="phitmp"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="64" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="172">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="8" op_0_bw="9">
<![CDATA[
.preheader.preheader.i.i_ifconv:15  %lineBuff_val_0_V_lo = load i8* %lineBuff_val_0_V_ad_1, align 1

]]></Node>
<StgValue><ssdm name="lineBuff_val_0_V_lo"/></StgValue>
</operation>

<operation id="65" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="170">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="8" op_0_bw="9">
<![CDATA[
.preheader.preheader.i.i_ifconv:20  %lineBuff_val_0_V_lo_1 = load i8* %lineBuff_val_0_V_ad_2, align 1

]]></Node>
<StgValue><ssdm name="lineBuff_val_0_V_lo_1"/></StgValue>
</operation>

<operation id="66" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader.i.i_ifconv:24  %tmp_13_0_2 = zext i32 %col_assign_1_0_2 to i64

]]></Node>
<StgValue><ssdm name="tmp_13_0_2"/></StgValue>
</operation>

<operation id="67" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.i.i_ifconv:25  %lineBuff_val_0_V_ad_3 = getelementptr [512 x i8]* %lineBuff_val_0_V, i64 0, i64 %tmp_13_0_2

]]></Node>
<StgValue><ssdm name="lineBuff_val_0_V_ad_3"/></StgValue>
</operation>

<operation id="68" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="173">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="8" op_0_bw="9">
<![CDATA[
.preheader.preheader.i.i_ifconv:26  %lineBuff_val_0_V_lo_2 = load i8* %lineBuff_val_0_V_ad_3, align 1

]]></Node>
<StgValue><ssdm name="lineBuff_val_0_V_lo_2"/></StgValue>
</operation>

<operation id="69" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="157">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="8" op_0_bw="9">
<![CDATA[
.preheader.preheader.i.i_ifconv:29  %lineBuff_val_2_V_lo_1 = load i8* %lineBuff_val_2_V_ad_1, align 1

]]></Node>
<StgValue><ssdm name="lineBuff_val_2_V_lo_1"/></StgValue>
</operation>

<operation id="70" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="159">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="8" op_0_bw="9">
<![CDATA[
.preheader.preheader.i.i_ifconv:32  %lineBuff_val_2_V_lo_2 = load i8* %lineBuff_val_2_V_ad_2, align 1

]]></Node>
<StgValue><ssdm name="lineBuff_val_2_V_lo_2"/></StgValue>
</operation>

<operation id="71" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.i.i_ifconv:36  %lineBuff_val_2_V_ad_3 = getelementptr [512 x i8]* %lineBuff_val_2_V, i64 0, i64 %tmp_13_0_2

]]></Node>
<StgValue><ssdm name="lineBuff_val_2_V_ad_3"/></StgValue>
</operation>

<operation id="72" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="8" op_0_bw="9">
<![CDATA[
.preheader.preheader.i.i_ifconv:37  %lineBuff_val_2_V_lo_3 = load i8* %lineBuff_val_2_V_ad_3, align 1

]]></Node>
<StgValue><ssdm name="lineBuff_val_2_V_lo_3"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="73" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="9" op_0_bw="8">
<![CDATA[
.preheader.preheader.i.i_ifconv:16  %val_V_0_cast_cast = zext i8 %lineBuff_val_0_V_lo to i9

]]></Node>
<StgValue><ssdm name="val_V_0_cast_cast"/></StgValue>
</operation>

<operation id="74" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="166">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
.preheader.preheader.i.i_ifconv:21  %val_V_1_0_1 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %lineBuff_val_0_V_lo_1, i1 false)

]]></Node>
<StgValue><ssdm name="val_V_1_0_1"/></StgValue>
</operation>

<operation id="75" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="10" op_0_bw="9">
<![CDATA[
.preheader.preheader.i.i_ifconv:22  %val_V_1_0_1_cast = zext i9 %val_V_1_0_1 to i10

]]></Node>
<StgValue><ssdm name="val_V_1_0_1_cast"/></StgValue>
</operation>

<operation id="76" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="174">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="8" op_0_bw="9">
<![CDATA[
.preheader.preheader.i.i_ifconv:26  %lineBuff_val_0_V_lo_2 = load i8* %lineBuff_val_0_V_ad_3, align 1

]]></Node>
<StgValue><ssdm name="lineBuff_val_0_V_lo_2"/></StgValue>
</operation>

<operation id="77" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="9" op_0_bw="8">
<![CDATA[
.preheader.preheader.i.i_ifconv:27  %val_V_0_2_cast_cast = zext i8 %lineBuff_val_0_V_lo_2 to i9

]]></Node>
<StgValue><ssdm name="val_V_0_2_cast_cast"/></StgValue>
</operation>

<operation id="78" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="148">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="8" op_0_bw="9">
<![CDATA[
.preheader.preheader.i.i_ifconv:37  %lineBuff_val_2_V_lo_3 = load i8* %lineBuff_val_2_V_ad_3, align 1

]]></Node>
<StgValue><ssdm name="lineBuff_val_2_V_lo_3"/></StgValue>
</operation>

<operation id="79" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader.i.i_ifconv:44  %tmp_9 = shl i8 %lineBuff_val_0_V_lo_1, 1

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="80" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.preheader.i.i_ifconv:45  %tmp1 = add i9 %val_V_0_cast_cast, %val_V_0_2_cast_cast

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="81" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="10" op_0_bw="9">
<![CDATA[
.preheader.preheader.i.i_ifconv:46  %tmp1_cast = zext i9 %tmp1 to i10

]]></Node>
<StgValue><ssdm name="tmp1_cast"/></StgValue>
</operation>

<operation id="82" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.preheader.i.i_ifconv:47  %accumulator_V_0_2 = add i10 %tmp1_cast, %val_V_1_0_1_cast

]]></Node>
<StgValue><ssdm name="accumulator_V_0_2"/></StgValue>
</operation>

<operation id="83" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader.i.i_ifconv:49  %tmp2 = add i8 %lineBuff_val_0_V_lo_2, %tmp_9

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="84" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="11" op_0_bw="8">
<![CDATA[
.preheader.preheader.i.i_ifconv:30  %val_V_2_cast = zext i8 %lineBuff_val_2_V_lo_1 to i11

]]></Node>
<StgValue><ssdm name="val_V_2_cast"/></StgValue>
</operation>

<operation id="85" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
.preheader.preheader.i.i_ifconv:33  %p_shl = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %lineBuff_val_2_V_lo_2, i1 false)

]]></Node>
<StgValue><ssdm name="p_shl"/></StgValue>
</operation>

<operation id="86" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="11" op_0_bw="9">
<![CDATA[
.preheader.preheader.i.i_ifconv:34  %p_shl_cast = zext i9 %p_shl to i11

]]></Node>
<StgValue><ssdm name="p_shl_cast"/></StgValue>
</operation>

<operation id="87" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader.i.i_ifconv:35  %tmp_1 = shl i8 %lineBuff_val_2_V_lo_2, 1

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="88" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="142">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="11" op_0_bw="8">
<![CDATA[
.preheader.preheader.i.i_ifconv:38  %val_V_2_2_cast = zext i8 %lineBuff_val_2_V_lo_3 to i11

]]></Node>
<StgValue><ssdm name="val_V_2_2_cast"/></StgValue>
</operation>

<operation id="89" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader.i.i_ifconv:48  %accumulator_V_0_2_ca = zext i10 %accumulator_V_0_2 to i11

]]></Node>
<StgValue><ssdm name="accumulator_V_0_2_ca"/></StgValue>
</operation>

<operation id="90" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="149">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader.i.i_ifconv:50  %tmp_6 = add i8 %tmp2, %lineBuff_val_0_V_lo

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="91" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="145">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader.i.i_ifconv:51  %accumulator_V_2 = sub i11 %accumulator_V_0_2_ca, %val_V_2_cast

]]></Node>
<StgValue><ssdm name="accumulator_V_2"/></StgValue>
</operation>

<operation id="92" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="143">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader.i.i_ifconv:52  %tmp_7 = sub i8 %tmp_6, %lineBuff_val_2_V_lo_1

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="93" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader.i.i_ifconv:53  %accumulator_V_2_1 = sub i11 %accumulator_V_2, %p_shl_cast

]]></Node>
<StgValue><ssdm name="accumulator_V_2_1"/></StgValue>
</operation>

<operation id="94" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader.i.i_ifconv:54  %tmp_8 = sub i8 %tmp_7, %tmp_1

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="95" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader.i.i_ifconv:55  %accumulator_V_2_2 = sub i11 %accumulator_V_2_1, %val_V_2_2_cast

]]></Node>
<StgValue><ssdm name="accumulator_V_2_2"/></StgValue>
</operation>

<operation id="96" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader.i.i_ifconv:56  %out_V = sub i8 %tmp_8, %lineBuff_val_2_V_lo_3

]]></Node>
<StgValue><ssdm name="out_V"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="97" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader.preheader.i.i_ifconv:0  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 262144, i64 262144, i64 262144)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="98" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader.preheader.i.i_ifconv:1  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str12)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="99" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader.preheader.i.i_ifconv:2  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="100" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="1" op_1_bw="11" op_2_bw="32">
<![CDATA[
.preheader.preheader.i.i_ifconv:57  %tmp_12 = call i1 @_ssdm_op_BitSelect.i1.i11.i32(i11 %accumulator_V_2_2, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="101" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader.i.i_ifconv:58  %out_V_1 = sub i8 0, %out_V

]]></Node>
<StgValue><ssdm name="out_V_1"/></StgValue>
</operation>

<operation id="102" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.preheader.i.i_ifconv:59  %out_V_2 = select i1 %tmp_12, i8 %out_V_1, i8 %out_V

]]></Node>
<StgValue><ssdm name="out_V_2"/></StgValue>
</operation>

<operation id="103" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.preheader.i.i_ifconv:60  %tmp_V = select i1 %or_cond, i8 %out_V_2, i8 0

]]></Node>
<StgValue><ssdm name="tmp_V"/></StgValue>
</operation>

<operation id="104" st_id="8" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %dst_V_V, i8 %tmp_V)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="105" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge245

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="106" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
._crit_edge245:0  %empty_15 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str12, i32 %tmp)

]]></Node>
<StgValue><ssdm name="empty_15"/></StgValue>
</operation>

<operation id="107" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge245:2  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="108" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="109" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
.preheader:0  %countWait_1 = phi i10 [ %countWait_2, %3 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="countWait_1"/></StgValue>
</operation>

<operation id="110" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader:1  %exitcond = icmp eq i10 %countWait_1, -511

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="111" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2  %empty_16 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 513, i64 513, i64 513)

]]></Node>
<StgValue><ssdm name="empty_16"/></StgValue>
</operation>

<operation id="112" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader:3  %countWait_2 = add i10 %countWait_1, 1

]]></Node>
<StgValue><ssdm name="countWait_2"/></StgValue>
</operation>

<operation id="113" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:4  br i1 %exitcond, label %4, label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="114" st_id="10" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %dst_V_V, i8 0)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="115" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="116" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="142" name="src_V_V" dir="0" iftype="3">
<core>FIFO_SRL</core><StgValue><ssdm name="src_V_V"/></StgValue>
</port>
<port id="143" name="dst_V_V" dir="1" iftype="3">
<core>FIFO_SRL</core><StgValue><ssdm name="dst_V_V"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="145" from="_ssdm_op_SpecInterface" to="StgValue_11" fromId="144" toId="11">
</dataflow>
<dataflow id="146" from="dst_V_V" to="StgValue_11" fromId="143" toId="11">
</dataflow>
<dataflow id="148" from="ap_fifo_str" to="StgValue_11" fromId="147" toId="11">
</dataflow>
<dataflow id="150" from="StgValue_149" to="StgValue_11" fromId="149" toId="11">
</dataflow>
<dataflow id="151" from="StgValue_149" to="StgValue_11" fromId="149" toId="11">
</dataflow>
<dataflow id="153" from="p_str154" to="StgValue_11" fromId="152" toId="11">
</dataflow>
<dataflow id="154" from="StgValue_149" to="StgValue_11" fromId="149" toId="11">
</dataflow>
<dataflow id="155" from="StgValue_149" to="StgValue_11" fromId="149" toId="11">
</dataflow>
<dataflow id="157" from="p_str155" to="StgValue_11" fromId="156" toId="11">
</dataflow>
<dataflow id="159" from="p_str156" to="StgValue_11" fromId="158" toId="11">
</dataflow>
<dataflow id="161" from="p_str157" to="StgValue_11" fromId="160" toId="11">
</dataflow>
<dataflow id="163" from="StgValue_162" to="StgValue_11" fromId="162" toId="11">
</dataflow>
<dataflow id="164" from="StgValue_162" to="StgValue_11" fromId="162" toId="11">
</dataflow>
<dataflow id="166" from="StgValue_165" to="StgValue_11" fromId="165" toId="11">
</dataflow>
<dataflow id="167" from="StgValue_165" to="StgValue_11" fromId="165" toId="11">
</dataflow>
<dataflow id="169" from="p_str158" to="StgValue_11" fromId="168" toId="11">
</dataflow>
<dataflow id="171" from="p_str159" to="StgValue_11" fromId="170" toId="11">
</dataflow>
<dataflow id="172" from="_ssdm_op_SpecInterface" to="StgValue_12" fromId="144" toId="12">
</dataflow>
<dataflow id="173" from="src_V_V" to="StgValue_12" fromId="142" toId="12">
</dataflow>
<dataflow id="174" from="ap_fifo_str" to="StgValue_12" fromId="147" toId="12">
</dataflow>
<dataflow id="175" from="StgValue_149" to="StgValue_12" fromId="149" toId="12">
</dataflow>
<dataflow id="176" from="StgValue_149" to="StgValue_12" fromId="149" toId="12">
</dataflow>
<dataflow id="178" from="p_str140" to="StgValue_12" fromId="177" toId="12">
</dataflow>
<dataflow id="179" from="StgValue_149" to="StgValue_12" fromId="149" toId="12">
</dataflow>
<dataflow id="180" from="StgValue_149" to="StgValue_12" fromId="149" toId="12">
</dataflow>
<dataflow id="182" from="p_str141" to="StgValue_12" fromId="181" toId="12">
</dataflow>
<dataflow id="184" from="p_str142" to="StgValue_12" fromId="183" toId="12">
</dataflow>
<dataflow id="186" from="p_str143" to="StgValue_12" fromId="185" toId="12">
</dataflow>
<dataflow id="187" from="StgValue_162" to="StgValue_12" fromId="162" toId="12">
</dataflow>
<dataflow id="188" from="StgValue_162" to="StgValue_12" fromId="162" toId="12">
</dataflow>
<dataflow id="189" from="StgValue_165" to="StgValue_12" fromId="165" toId="12">
</dataflow>
<dataflow id="190" from="StgValue_165" to="StgValue_12" fromId="165" toId="12">
</dataflow>
<dataflow id="192" from="p_str144" to="StgValue_12" fromId="191" toId="12">
</dataflow>
<dataflow id="194" from="p_str145" to="StgValue_12" fromId="193" toId="12">
</dataflow>
<dataflow id="196" from="StgValue_195" to="lineBuff_val_0_V" fromId="195" toId="13">
</dataflow>
<dataflow id="197" from="StgValue_195" to="lineBuff_val_1_V" fromId="195" toId="14">
</dataflow>
<dataflow id="198" from="StgValue_195" to="lineBuff_val_2_V" fromId="195" toId="15">
</dataflow>
<dataflow id="200" from="_ssdm_op_SpecRegionBegin" to="rbegin_i" fromId="199" toId="16">
</dataflow>
<dataflow id="202" from="hls_KD_KD_LineBuffe" to="rbegin_i" fromId="201" toId="16">
</dataflow>
<dataflow id="204" from="_ssdm_op_SpecRegionEnd" to="rend_i" fromId="203" toId="17">
</dataflow>
<dataflow id="205" from="hls_KD_KD_LineBuffe" to="rend_i" fromId="201" toId="17">
</dataflow>
<dataflow id="206" from="rbegin_i" to="rend_i" fromId="16" toId="17">
</dataflow>
<dataflow id="207" from="StgValue_149" to="col_assign" fromId="149" toId="19">
<condition id="204">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="208" from="StgValue_18" to="col_assign" fromId="18" toId="19">
</dataflow>
<dataflow id="209" from="idxCol_1" to="col_assign" fromId="61" toId="19">
<BackEdge/>
<condition id="205">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="210" from="StgValue_107" to="col_assign" fromId="107" toId="19">
<BackEdge/>
</dataflow>
<dataflow id="211" from="StgValue_149" to="idxRow" fromId="149" toId="20">
<condition id="206">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="212" from="StgValue_18" to="idxRow" fromId="18" toId="20">
</dataflow>
<dataflow id="213" from="idxRow_1" to="idxRow" fromId="38" toId="20">
<BackEdge/>
<condition id="207">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="214" from="StgValue_107" to="idxRow" fromId="107" toId="20">
<BackEdge/>
</dataflow>
<dataflow id="215" from="StgValue_149" to="pixConvolved" fromId="149" toId="21">
<condition id="208">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="216" from="StgValue_18" to="pixConvolved" fromId="18" toId="21">
</dataflow>
<dataflow id="217" from="pixConvolved_2" to="pixConvolved" fromId="62" toId="21">
<BackEdge/>
<condition id="209">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="218" from="StgValue_107" to="pixConvolved" fromId="107" toId="21">
<BackEdge/>
</dataflow>
<dataflow id="220" from="StgValue_219" to="countWait" fromId="219" toId="22">
<condition id="210">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="221" from="StgValue_18" to="countWait" fromId="18" toId="22">
</dataflow>
<dataflow id="222" from="phitmp" to="countWait" fromId="63" toId="22">
<BackEdge/>
<condition id="211">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="223" from="StgValue_107" to="countWait" fromId="107" toId="22">
<BackEdge/>
</dataflow>
<dataflow id="224" from="countWait" to="exitcond1" fromId="22" toId="23">
</dataflow>
<dataflow id="226" from="StgValue_225" to="exitcond1" fromId="225" toId="23">
</dataflow>
<dataflow id="227" from="exitcond1" to="StgValue_24" fromId="23" toId="24">
</dataflow>
<dataflow id="228" from="col_assign" to="tmp_2" fromId="19" toId="25">
</dataflow>
<dataflow id="229" from="lineBuff_val_1_V" to="lineBuff_val_1_V_ad" fromId="14" toId="26">
</dataflow>
<dataflow id="231" from="StgValue_230" to="lineBuff_val_1_V_ad" fromId="230" toId="26">
</dataflow>
<dataflow id="232" from="tmp_2" to="lineBuff_val_1_V_ad" fromId="25" toId="26">
</dataflow>
<dataflow id="233" from="lineBuff_val_1_V_ad" to="lineBuff_val_1_V_lo" fromId="26" toId="27">
</dataflow>
<dataflow id="234" from="lineBuff_val_2_V" to="lineBuff_val_2_V_ad" fromId="15" toId="28">
</dataflow>
<dataflow id="235" from="StgValue_230" to="lineBuff_val_2_V_ad" fromId="230" toId="28">
</dataflow>
<dataflow id="236" from="tmp_2" to="lineBuff_val_2_V_ad" fromId="25" toId="28">
</dataflow>
<dataflow id="237" from="lineBuff_val_2_V_ad" to="lineBuff_val_2_V_lo" fromId="28" toId="29">
</dataflow>
<dataflow id="239" from="_ssdm_op_PartSelect.i31.i32.i32.i32" to="tmp_3" fromId="238" toId="30">
</dataflow>
<dataflow id="240" from="idxRow" to="tmp_3" fromId="20" toId="30">
</dataflow>
<dataflow id="242" from="StgValue_241" to="tmp_3" fromId="241" toId="30">
</dataflow>
<dataflow id="244" from="StgValue_243" to="tmp_3" fromId="243" toId="30">
</dataflow>
<dataflow id="245" from="tmp_3" to="icmp" fromId="30" toId="31">
</dataflow>
<dataflow id="247" from="StgValue_246" to="icmp" fromId="246" toId="31">
</dataflow>
<dataflow id="248" from="_ssdm_op_PartSelect.i31.i32.i32.i32" to="tmp_4" fromId="238" toId="32">
</dataflow>
<dataflow id="249" from="col_assign" to="tmp_4" fromId="19" toId="32">
</dataflow>
<dataflow id="250" from="StgValue_241" to="tmp_4" fromId="241" toId="32">
</dataflow>
<dataflow id="251" from="StgValue_243" to="tmp_4" fromId="243" toId="32">
</dataflow>
<dataflow id="252" from="tmp_4" to="icmp1" fromId="32" toId="33">
</dataflow>
<dataflow id="253" from="StgValue_246" to="icmp1" fromId="246" toId="33">
</dataflow>
<dataflow id="254" from="icmp" to="or_cond" fromId="31" toId="34">
</dataflow>
<dataflow id="255" from="icmp1" to="or_cond" fromId="33" toId="34">
</dataflow>
<dataflow id="256" from="col_assign" to="tmp_s" fromId="19" toId="35">
</dataflow>
<dataflow id="258" from="StgValue_257" to="tmp_s" fromId="257" toId="35">
</dataflow>
<dataflow id="259" from="StgValue_241" to="idxCol" fromId="241" toId="36">
</dataflow>
<dataflow id="260" from="col_assign" to="idxCol" fromId="19" toId="36">
</dataflow>
<dataflow id="261" from="StgValue_241" to="idxRow_2" fromId="241" toId="37">
</dataflow>
<dataflow id="262" from="idxRow" to="idxRow_2" fromId="20" toId="37">
</dataflow>
<dataflow id="263" from="tmp_s" to="idxRow_1" fromId="35" toId="38">
</dataflow>
<dataflow id="264" from="idxRow" to="idxRow_1" fromId="20" toId="38">
</dataflow>
<dataflow id="265" from="idxRow_2" to="idxRow_1" fromId="37" toId="38">
</dataflow>
<dataflow id="266" from="countWait" to="tmp_10" fromId="22" toId="39">
</dataflow>
<dataflow id="268" from="StgValue_267" to="tmp_10" fromId="267" toId="39">
</dataflow>
<dataflow id="269" from="tmp_10" to="StgValue_40" fromId="39" toId="40">
</dataflow>
<dataflow id="271" from="_ssdm_op_Read.ap_fifo.volatile.i8P" to="tmp_V_1" fromId="270" toId="41">
</dataflow>
<dataflow id="272" from="src_V_V" to="tmp_V_1" fromId="142" toId="41">
</dataflow>
<dataflow id="273" from="lineBuff_val_1_V_ad" to="lineBuff_val_1_V_lo" fromId="26" toId="42">
</dataflow>
<dataflow id="274" from="lineBuff_val_0_V" to="lineBuff_val_0_V_ad" fromId="13" toId="43">
</dataflow>
<dataflow id="275" from="StgValue_230" to="lineBuff_val_0_V_ad" fromId="230" toId="43">
</dataflow>
<dataflow id="276" from="tmp_2" to="lineBuff_val_0_V_ad" fromId="25" toId="43">
</dataflow>
<dataflow id="277" from="lineBuff_val_1_V_lo" to="StgValue_44" fromId="42" toId="44">
</dataflow>
<dataflow id="278" from="lineBuff_val_0_V_ad" to="StgValue_44" fromId="43" toId="44">
</dataflow>
<dataflow id="279" from="lineBuff_val_2_V_ad" to="lineBuff_val_2_V_lo" fromId="28" toId="45">
</dataflow>
<dataflow id="280" from="lineBuff_val_2_V_lo" to="StgValue_46" fromId="45" toId="46">
</dataflow>
<dataflow id="281" from="lineBuff_val_1_V_ad" to="StgValue_46" fromId="26" toId="46">
</dataflow>
<dataflow id="282" from="tmp_V_1" to="StgValue_47" fromId="41" toId="47">
</dataflow>
<dataflow id="283" from="lineBuff_val_2_V_ad" to="StgValue_47" fromId="28" toId="47">
</dataflow>
<dataflow id="284" from="pixConvolved" to="tmp_5" fromId="21" toId="48">
</dataflow>
<dataflow id="285" from="lineBuff_val_0_V" to="lineBuff_val_0_V_ad_1" fromId="13" toId="49">
</dataflow>
<dataflow id="286" from="StgValue_230" to="lineBuff_val_0_V_ad_1" fromId="230" toId="49">
</dataflow>
<dataflow id="287" from="tmp_5" to="lineBuff_val_0_V_ad_1" fromId="48" toId="49">
</dataflow>
<dataflow id="288" from="lineBuff_val_0_V_ad_1" to="lineBuff_val_0_V_lo" fromId="49" toId="50">
</dataflow>
<dataflow id="289" from="StgValue_241" to="pixConvolved_3" fromId="241" toId="51">
</dataflow>
<dataflow id="290" from="pixConvolved" to="pixConvolved_3" fromId="21" toId="51">
</dataflow>
<dataflow id="291" from="pixConvolved_3" to="tmp_13_0_1" fromId="51" toId="52">
</dataflow>
<dataflow id="292" from="lineBuff_val_0_V" to="lineBuff_val_0_V_ad_2" fromId="13" toId="53">
</dataflow>
<dataflow id="293" from="StgValue_230" to="lineBuff_val_0_V_ad_2" fromId="230" toId="53">
</dataflow>
<dataflow id="294" from="tmp_13_0_1" to="lineBuff_val_0_V_ad_2" fromId="52" toId="53">
</dataflow>
<dataflow id="295" from="lineBuff_val_0_V_ad_2" to="lineBuff_val_0_V_lo_1" fromId="53" toId="54">
</dataflow>
<dataflow id="296" from="StgValue_162" to="col_assign_1_0_2" fromId="162" toId="55">
</dataflow>
<dataflow id="297" from="pixConvolved" to="col_assign_1_0_2" fromId="21" toId="55">
</dataflow>
<dataflow id="298" from="lineBuff_val_2_V" to="lineBuff_val_2_V_ad_1" fromId="15" toId="56">
</dataflow>
<dataflow id="299" from="StgValue_230" to="lineBuff_val_2_V_ad_1" fromId="230" toId="56">
</dataflow>
<dataflow id="300" from="tmp_5" to="lineBuff_val_2_V_ad_1" fromId="48" toId="56">
</dataflow>
<dataflow id="301" from="lineBuff_val_2_V_ad_1" to="lineBuff_val_2_V_lo_1" fromId="56" toId="57">
</dataflow>
<dataflow id="302" from="lineBuff_val_2_V" to="lineBuff_val_2_V_ad_2" fromId="15" toId="58">
</dataflow>
<dataflow id="303" from="StgValue_230" to="lineBuff_val_2_V_ad_2" fromId="230" toId="58">
</dataflow>
<dataflow id="304" from="tmp_13_0_1" to="lineBuff_val_2_V_ad_2" fromId="52" toId="58">
</dataflow>
<dataflow id="305" from="lineBuff_val_2_V_ad_2" to="lineBuff_val_2_V_lo_2" fromId="58" toId="59">
</dataflow>
<dataflow id="306" from="or_cond" to="pixConvolved_1" fromId="34" toId="60">
</dataflow>
<dataflow id="307" from="pixConvolved_3" to="pixConvolved_1" fromId="51" toId="60">
</dataflow>
<dataflow id="308" from="pixConvolved" to="pixConvolved_1" fromId="21" toId="60">
</dataflow>
<dataflow id="309" from="tmp_s" to="idxCol_1" fromId="35" toId="61">
</dataflow>
<dataflow id="310" from="idxCol" to="idxCol_1" fromId="36" toId="61">
</dataflow>
<dataflow id="311" from="StgValue_149" to="idxCol_1" fromId="149" toId="61">
</dataflow>
<dataflow id="312" from="tmp_s" to="pixConvolved_2" fromId="35" toId="62">
</dataflow>
<dataflow id="313" from="pixConvolved_1" to="pixConvolved_2" fromId="60" toId="62">
</dataflow>
<dataflow id="314" from="StgValue_149" to="pixConvolved_2" fromId="149" toId="62">
</dataflow>
<dataflow id="315" from="countWait" to="phitmp" fromId="22" toId="63">
</dataflow>
<dataflow id="316" from="StgValue_219" to="phitmp" fromId="219" toId="63">
</dataflow>
<dataflow id="317" from="lineBuff_val_0_V_ad_1" to="lineBuff_val_0_V_lo" fromId="49" toId="64">
</dataflow>
<dataflow id="318" from="lineBuff_val_0_V_ad_2" to="lineBuff_val_0_V_lo_1" fromId="53" toId="65">
</dataflow>
<dataflow id="319" from="col_assign_1_0_2" to="tmp_13_0_2" fromId="55" toId="66">
</dataflow>
<dataflow id="320" from="lineBuff_val_0_V" to="lineBuff_val_0_V_ad_3" fromId="13" toId="67">
</dataflow>
<dataflow id="321" from="StgValue_230" to="lineBuff_val_0_V_ad_3" fromId="230" toId="67">
</dataflow>
<dataflow id="322" from="tmp_13_0_2" to="lineBuff_val_0_V_ad_3" fromId="66" toId="67">
</dataflow>
<dataflow id="323" from="lineBuff_val_0_V_ad_3" to="lineBuff_val_0_V_lo_2" fromId="67" toId="68">
</dataflow>
<dataflow id="324" from="lineBuff_val_2_V_ad_1" to="lineBuff_val_2_V_lo_1" fromId="56" toId="69">
</dataflow>
<dataflow id="325" from="lineBuff_val_2_V_ad_2" to="lineBuff_val_2_V_lo_2" fromId="58" toId="70">
</dataflow>
<dataflow id="326" from="lineBuff_val_2_V" to="lineBuff_val_2_V_ad_3" fromId="15" toId="71">
</dataflow>
<dataflow id="327" from="StgValue_230" to="lineBuff_val_2_V_ad_3" fromId="230" toId="71">
</dataflow>
<dataflow id="328" from="tmp_13_0_2" to="lineBuff_val_2_V_ad_3" fromId="66" toId="71">
</dataflow>
<dataflow id="329" from="lineBuff_val_2_V_ad_3" to="lineBuff_val_2_V_lo_3" fromId="71" toId="72">
</dataflow>
<dataflow id="330" from="lineBuff_val_0_V_lo" to="val_V_0_cast_cast" fromId="64" toId="73">
</dataflow>
<dataflow id="332" from="_ssdm_op_BitConcatenate.i9.i8.i1" to="val_V_1_0_1" fromId="331" toId="74">
</dataflow>
<dataflow id="333" from="lineBuff_val_0_V_lo_1" to="val_V_1_0_1" fromId="65" toId="74">
</dataflow>
<dataflow id="335" from="StgValue_334" to="val_V_1_0_1" fromId="334" toId="74">
</dataflow>
<dataflow id="336" from="val_V_1_0_1" to="val_V_1_0_1_cast" fromId="74" toId="75">
</dataflow>
<dataflow id="337" from="lineBuff_val_0_V_ad_3" to="lineBuff_val_0_V_lo_2" fromId="67" toId="76">
</dataflow>
<dataflow id="338" from="lineBuff_val_0_V_lo_2" to="val_V_0_2_cast_cast" fromId="76" toId="77">
</dataflow>
<dataflow id="339" from="lineBuff_val_2_V_ad_3" to="lineBuff_val_2_V_lo_3" fromId="71" toId="78">
</dataflow>
<dataflow id="340" from="lineBuff_val_0_V_lo_1" to="tmp_9" fromId="65" toId="79">
</dataflow>
<dataflow id="342" from="StgValue_341" to="tmp_9" fromId="341" toId="79">
</dataflow>
<dataflow id="343" from="val_V_0_cast_cast" to="tmp1" fromId="73" toId="80">
</dataflow>
<dataflow id="344" from="val_V_0_2_cast_cast" to="tmp1" fromId="77" toId="80">
</dataflow>
<dataflow id="345" from="tmp1" to="tmp1_cast" fromId="80" toId="81">
</dataflow>
<dataflow id="346" from="tmp1_cast" to="accumulator_V_0_2" fromId="81" toId="82">
</dataflow>
<dataflow id="347" from="val_V_1_0_1_cast" to="accumulator_V_0_2" fromId="75" toId="82">
</dataflow>
<dataflow id="348" from="lineBuff_val_0_V_lo_2" to="tmp2" fromId="76" toId="83">
</dataflow>
<dataflow id="349" from="tmp_9" to="tmp2" fromId="79" toId="83">
</dataflow>
<dataflow id="350" from="lineBuff_val_2_V_lo_1" to="val_V_2_cast" fromId="69" toId="84">
</dataflow>
<dataflow id="351" from="_ssdm_op_BitConcatenate.i9.i8.i1" to="p_shl" fromId="331" toId="85">
</dataflow>
<dataflow id="352" from="lineBuff_val_2_V_lo_2" to="p_shl" fromId="70" toId="85">
</dataflow>
<dataflow id="353" from="StgValue_334" to="p_shl" fromId="334" toId="85">
</dataflow>
<dataflow id="354" from="p_shl" to="p_shl_cast" fromId="85" toId="86">
</dataflow>
<dataflow id="355" from="lineBuff_val_2_V_lo_2" to="tmp_1" fromId="70" toId="87">
</dataflow>
<dataflow id="356" from="StgValue_341" to="tmp_1" fromId="341" toId="87">
</dataflow>
<dataflow id="357" from="lineBuff_val_2_V_lo_3" to="val_V_2_2_cast" fromId="78" toId="88">
</dataflow>
<dataflow id="358" from="accumulator_V_0_2" to="accumulator_V_0_2_ca" fromId="82" toId="89">
</dataflow>
<dataflow id="359" from="tmp2" to="tmp_6" fromId="83" toId="90">
</dataflow>
<dataflow id="360" from="lineBuff_val_0_V_lo" to="tmp_6" fromId="64" toId="90">
</dataflow>
<dataflow id="361" from="accumulator_V_0_2_ca" to="accumulator_V_2" fromId="89" toId="91">
</dataflow>
<dataflow id="362" from="val_V_2_cast" to="accumulator_V_2" fromId="84" toId="91">
</dataflow>
<dataflow id="363" from="tmp_6" to="tmp_7" fromId="90" toId="92">
</dataflow>
<dataflow id="364" from="lineBuff_val_2_V_lo_1" to="tmp_7" fromId="69" toId="92">
</dataflow>
<dataflow id="365" from="accumulator_V_2" to="accumulator_V_2_1" fromId="91" toId="93">
</dataflow>
<dataflow id="366" from="p_shl_cast" to="accumulator_V_2_1" fromId="86" toId="93">
</dataflow>
<dataflow id="367" from="tmp_7" to="tmp_8" fromId="92" toId="94">
</dataflow>
<dataflow id="368" from="tmp_1" to="tmp_8" fromId="87" toId="94">
</dataflow>
<dataflow id="369" from="accumulator_V_2_1" to="accumulator_V_2_2" fromId="93" toId="95">
</dataflow>
<dataflow id="370" from="val_V_2_2_cast" to="accumulator_V_2_2" fromId="88" toId="95">
</dataflow>
<dataflow id="371" from="tmp_8" to="out_V" fromId="94" toId="96">
</dataflow>
<dataflow id="372" from="lineBuff_val_2_V_lo_3" to="out_V" fromId="78" toId="96">
</dataflow>
<dataflow id="374" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="373" toId="97">
</dataflow>
<dataflow id="376" from="StgValue_375" to="empty" fromId="375" toId="97">
</dataflow>
<dataflow id="377" from="StgValue_375" to="empty" fromId="375" toId="97">
</dataflow>
<dataflow id="378" from="StgValue_375" to="empty" fromId="375" toId="97">
</dataflow>
<dataflow id="379" from="_ssdm_op_SpecRegionBegin" to="tmp" fromId="199" toId="98">
</dataflow>
<dataflow id="381" from="p_str12" to="tmp" fromId="380" toId="98">
</dataflow>
<dataflow id="383" from="_ssdm_op_SpecPipeline" to="StgValue_99" fromId="382" toId="99">
</dataflow>
<dataflow id="385" from="StgValue_384" to="StgValue_99" fromId="384" toId="99">
</dataflow>
<dataflow id="386" from="StgValue_241" to="StgValue_99" fromId="241" toId="99">
</dataflow>
<dataflow id="387" from="StgValue_241" to="StgValue_99" fromId="241" toId="99">
</dataflow>
<dataflow id="388" from="StgValue_149" to="StgValue_99" fromId="149" toId="99">
</dataflow>
<dataflow id="390" from="p_str2" to="StgValue_99" fromId="389" toId="99">
</dataflow>
<dataflow id="392" from="_ssdm_op_BitSelect.i1.i11.i32" to="tmp_12" fromId="391" toId="100">
</dataflow>
<dataflow id="393" from="accumulator_V_2_2" to="tmp_12" fromId="95" toId="100">
</dataflow>
<dataflow id="395" from="StgValue_394" to="tmp_12" fromId="394" toId="100">
</dataflow>
<dataflow id="397" from="StgValue_396" to="out_V_1" fromId="396" toId="101">
</dataflow>
<dataflow id="398" from="out_V" to="out_V_1" fromId="96" toId="101">
</dataflow>
<dataflow id="399" from="tmp_12" to="out_V_2" fromId="100" toId="102">
</dataflow>
<dataflow id="400" from="out_V_1" to="out_V_2" fromId="101" toId="102">
</dataflow>
<dataflow id="401" from="out_V" to="out_V_2" fromId="96" toId="102">
</dataflow>
<dataflow id="402" from="or_cond" to="tmp_V" fromId="34" toId="103">
</dataflow>
<dataflow id="403" from="out_V_2" to="tmp_V" fromId="102" toId="103">
</dataflow>
<dataflow id="404" from="StgValue_396" to="tmp_V" fromId="396" toId="103">
</dataflow>
<dataflow id="406" from="_ssdm_op_Write.ap_fifo.volatile.i8P" to="StgValue_104" fromId="405" toId="104">
</dataflow>
<dataflow id="407" from="dst_V_V" to="StgValue_104" fromId="143" toId="104">
</dataflow>
<dataflow id="408" from="tmp_V" to="StgValue_104" fromId="103" toId="104">
</dataflow>
<dataflow id="409" from="_ssdm_op_SpecRegionEnd" to="empty_15" fromId="203" toId="106">
</dataflow>
<dataflow id="410" from="p_str12" to="empty_15" fromId="380" toId="106">
</dataflow>
<dataflow id="411" from="tmp" to="empty_15" fromId="98" toId="106">
</dataflow>
<dataflow id="412" from="countWait_2" to="countWait_1" fromId="112" toId="109">
<BackEdge/>
<condition id="212">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="413" from="StgValue_115" to="countWait_1" fromId="115" toId="109">
<BackEdge/>
</dataflow>
<dataflow id="415" from="StgValue_414" to="countWait_1" fromId="414" toId="109">
<condition id="213">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="416" from="StgValue_108" to="countWait_1" fromId="108" toId="109">
</dataflow>
<dataflow id="417" from="countWait_1" to="exitcond" fromId="109" toId="110">
</dataflow>
<dataflow id="419" from="StgValue_418" to="exitcond" fromId="418" toId="110">
</dataflow>
<dataflow id="420" from="_ssdm_op_SpecLoopTripCount" to="empty_16" fromId="373" toId="111">
</dataflow>
<dataflow id="422" from="StgValue_421" to="empty_16" fromId="421" toId="111">
</dataflow>
<dataflow id="423" from="StgValue_421" to="empty_16" fromId="421" toId="111">
</dataflow>
<dataflow id="424" from="StgValue_421" to="empty_16" fromId="421" toId="111">
</dataflow>
<dataflow id="425" from="countWait_1" to="countWait_2" fromId="109" toId="112">
</dataflow>
<dataflow id="427" from="StgValue_426" to="countWait_2" fromId="426" toId="112">
</dataflow>
<dataflow id="428" from="exitcond" to="StgValue_113" fromId="110" toId="113">
</dataflow>
<dataflow id="429" from="_ssdm_op_Write.ap_fifo.volatile.i8P" to="StgValue_114" fromId="405" toId="114">
</dataflow>
<dataflow id="430" from="dst_V_V" to="StgValue_114" fromId="143" toId="114">
</dataflow>
<dataflow id="431" from="StgValue_396" to="StgValue_114" fromId="396" toId="114">
</dataflow>
<dataflow id="432" from="exitcond1" to="StgValue_2" fromId="23" toId="2">
</dataflow>
<dataflow id="433" from="exitcond1" to="StgValue_3" fromId="23" toId="3">
</dataflow>
<dataflow id="434" from="exitcond1" to="StgValue_4" fromId="23" toId="4">
</dataflow>
<dataflow id="435" from="or_cond" to="StgValue_4" fromId="34" toId="4">
</dataflow>
<dataflow id="436" from="tmp_s" to="StgValue_4" fromId="35" toId="4">
</dataflow>
<dataflow id="437" from="exitcond1" to="StgValue_5" fromId="23" toId="5">
</dataflow>
<dataflow id="438" from="or_cond" to="StgValue_5" fromId="34" toId="5">
</dataflow>
<dataflow id="439" from="exitcond1" to="StgValue_6" fromId="23" toId="6">
</dataflow>
<dataflow id="440" from="or_cond" to="StgValue_6" fromId="34" toId="6">
</dataflow>
<dataflow id="441" from="exitcond1" to="StgValue_7" fromId="23" toId="7">
</dataflow>
<dataflow id="442" from="or_cond" to="StgValue_7" fromId="34" toId="7">
</dataflow>
<dataflow id="443" from="exitcond1" to="StgValue_8" fromId="23" toId="8">
</dataflow>
<dataflow id="444" from="or_cond" to="StgValue_8" fromId="34" toId="8">
</dataflow>
<dataflow id="445" from="tmp_10" to="StgValue_8" fromId="39" toId="8">
</dataflow>
<dataflow id="446" from="exitcond" to="StgValue_10" fromId="110" toId="10">
</dataflow>
</dataflows>


</stg>
