// -------------------------------------------------------------
//
// Module: fir_min_8b_fcsd
// Generated by MATLAB(R) 9.12 and Filter Design HDL Coder 3.1.11.
// Generated on: 2023-06-27 19:42:19
// -------------------------------------------------------------

// -------------------------------------------------------------
// HDL Code Generation Options:
//
// CoeffMultipliers: Factored-CSD
// FIRAdderStyle: tree
// OptimizeForHDL: on
// TargetDirectory: W:\Nikos\UTh\Σχεδίαση Επεξεργαστών\Project\FIR_Minimum_Order\factored_csd\8b_fixed_point
// AddPipelineRegisters: on
// Name: fir_min_8b_fcsd
// InputDataType: numerictype(1,8,0)
// TargetLanguage: Verilog
// TestBenchName: fir_min_8b_fcsd_tb
// TestBenchStimulus: impulse step ramp chirp noise 

// Filter Specifications:
//
// Sample Rate     : 46 kHz
// Response        : Lowpass
// Specification   : N,Fp,Fst,Ap
// Stopband Edge   : 9.6 kHz
// Passband Ripple : 60 dB
// Filter Order    : 3
// Passband Edge   : 8 kHz
// -------------------------------------------------------------

// -------------------------------------------------------------
// HDL Implementation    : Fully parallel
// Folding Factor        : 1
// -------------------------------------------------------------
// Filter Settings:
//
// Discrete-Time FIR Filter (real)
// -------------------------------
// Filter Structure  : Direct-Form FIR
// Filter Length     : 4
// Stable            : Yes
// Linear Phase      : Yes (Type 2)
// Arithmetic        : fixed
// Numerator         : s8,16 -> [-1.953125e-03 1.953125e-03)
// -------------------------------------------------------------




`timescale 1 ns / 1 ns

module fir_min_8b_fcsd
               (
                clk,
                clk_enable,
                reset,
                filter_in,
                filter_out
                );

  input   clk; 
  input   clk_enable; 
  input   reset; 
  input   signed [7:0] filter_in; //sfix8
  output  signed [17:0] filter_out; //sfix18_En16

////////////////////////////////////////////////////////////////
//Module Architecture: fir_min_8b_fcsd
////////////////////////////////////////////////////////////////
  // Local Functions
  // Type Definitions
  // Constants
  parameter signed [7:0] coeff1 = 8'b00111111; //sfix8_En16
  parameter signed [7:0] coeff2 = 8'b01000111; //sfix8_En16
  parameter signed [7:0] coeff3 = 8'b01000111; //sfix8_En16
  parameter signed [7:0] coeff4 = 8'b00111111; //sfix8_En16

  // Signals
  reg  signed [7:0] delay_pipeline [0:3] ; // sfix8
  wire signed [15:0] product4; // sfix16_En16
  wire signed [14:0] mulcsd_temp; // sfix15_En16
  wire signed [15:0] product3; // sfix16_En16
  wire signed [14:0] mulcsd_temp_1; // sfix15_En16
  wire signed [15:0] product2; // sfix16_En16
  wire signed [14:0] mulcsd_temp_2; // sfix15_En16
  wire signed [15:0] product1; // sfix16_En16
  wire signed [14:0] mulcsd_temp_3; // sfix15_En16
  wire signed [17:0] sum_final; // sfix18_En16
  wire signed [17:0] sum1_1; // sfix18_En16
  wire signed [15:0] add_signext; // sfix16_En16
  wire signed [15:0] add_signext_1; // sfix16_En16
  wire signed [16:0] add_temp; // sfix17_En16
  reg  signed [17:0] sumpipe1_1; // sfix18_En16
  wire signed [17:0] sum1_2; // sfix18_En16
  wire signed [15:0] add_signext_2; // sfix16_En16
  wire signed [15:0] add_signext_3; // sfix16_En16
  wire signed [16:0] add_temp_1; // sfix17_En16
  reg  signed [17:0] sumpipe1_2; // sfix18_En16
  wire signed [17:0] sum2_1; // sfix18_En16
  wire signed [17:0] add_signext_4; // sfix18_En16
  wire signed [17:0] add_signext_5; // sfix18_En16
  wire signed [18:0] add_temp_2; // sfix19_En16
  reg  signed [17:0] sumpipe2_1; // sfix18_En16
  reg  signed [17:0] output_register; // sfix18_En16

  // Block Statements
  always @( posedge clk or posedge reset)
    begin: Delay_Pipeline_process
      if (reset == 1'b1) begin
        delay_pipeline[0] <= 0;
        delay_pipeline[1] <= 0;
        delay_pipeline[2] <= 0;
        delay_pipeline[3] <= 0;
      end
      else begin
        if (clk_enable == 1'b1) begin
          delay_pipeline[0] <= filter_in;
          delay_pipeline[1] <= delay_pipeline[0];
          delay_pipeline[2] <= delay_pipeline[1];
          delay_pipeline[3] <= delay_pipeline[2];
        end
      end
    end // Delay_Pipeline_process


// For FCSD of 63, optimizing to CSD due to lower cost
  assign mulcsd_temp = 
        $signed({delay_pipeline[3], 6'b000000}) -
        delay_pipeline[3];
  assign product4 = $signed({{1{mulcsd_temp[14]}}, mulcsd_temp});

// For FCSD of 71, optimizing to CSD due to lower cost
  assign mulcsd_temp_1 = 
        $signed({delay_pipeline[2], 6'b000000}) +
        $signed({delay_pipeline[2], 3'b000}) -
        delay_pipeline[2];
  assign product3 = $signed({{1{mulcsd_temp_1[14]}}, mulcsd_temp_1});

// For FCSD of 71, optimizing to CSD due to lower cost
  assign mulcsd_temp_2 = 
        $signed({delay_pipeline[1], 6'b000000}) +
        $signed({delay_pipeline[1], 3'b000}) -
        delay_pipeline[1];
  assign product2 = $signed({{1{mulcsd_temp_2[14]}}, mulcsd_temp_2});

// For FCSD of 63, optimizing to CSD due to lower cost
  assign mulcsd_temp_3 = 
        $signed({delay_pipeline[0], 6'b000000}) -
        delay_pipeline[0];
  assign product1 = $signed({{1{mulcsd_temp_3[14]}}, mulcsd_temp_3});

  assign add_signext = product4;
  assign add_signext_1 = product3;
  assign add_temp = add_signext + add_signext_1;
  assign sum1_1 = $signed({{1{add_temp[16]}}, add_temp});

  assign add_signext_2 = product2;
  assign add_signext_3 = product1;
  assign add_temp_1 = add_signext_2 + add_signext_3;
  assign sum1_2 = $signed({{1{add_temp_1[16]}}, add_temp_1});

  always @ (posedge clk or posedge reset)
    begin: temp_process1
      if (reset == 1'b1) begin
        sumpipe1_1 <= 0;
        sumpipe1_2 <= 0;
      end
      else begin
        if (clk_enable == 1'b1) begin
          sumpipe1_1 <= sum1_1;
          sumpipe1_2 <= sum1_2;
        end
      end
    end // temp_process1

  assign add_signext_4 = sumpipe1_1;
  assign add_signext_5 = sumpipe1_2;
  assign add_temp_2 = add_signext_4 + add_signext_5;
  assign sum2_1 = add_temp_2[17:0];

  always @ (posedge clk or posedge reset)
    begin: temp_process2
      if (reset == 1'b1) begin
        sumpipe2_1 <= 0;
      end
      else begin
        if (clk_enable == 1'b1) begin
          sumpipe2_1 <= sum2_1;
        end
      end
    end // temp_process2

  assign sum_final = sumpipe2_1;

  always @ (posedge clk or posedge reset)
    begin: Output_Register_process
      if (reset == 1'b1) begin
        output_register <= 0;
      end
      else begin
        if (clk_enable == 1'b1) begin
          output_register <= sum_final;
        end
      end
    end // Output_Register_process

  // Assignment Statements
  assign filter_out = output_register;
endmodule  // fir_min_8b_fcsd
