

================================================================
== Synthesis Summary Report of 'GBM'
================================================================
+ General Information: 
    * Date:           Sun Jan 12 21:10:33 2025
    * Version:        2024.2 (Build 5238294 on Nov  8 2024)
    * Project:        GBM
    * Solution:       hls (Vitis Kernel Flow Target)
    * Product family: kintexuplus
    * Target device:  xcku5p-ffva676-3-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-----------------------------------+------+------+---------+-----------+----------+---------+------+----------+-----------+-------------+--------------+---------------+-----+
    |              Modules              | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |           |             |              |               |     |
    |              & Loops              | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined|   BRAM    |     DSP     |      FF      |      LUT      | URAM|
    +-----------------------------------+------+------+---------+-----------+----------+---------+------+----------+-----------+-------------+--------------+---------------+-----+
    |+ GBM                              |     -|  0.00|      440|  3.520e+03|         -|      441|     -|        no|  800 (83%)|  4000 (219%)|  339018 (78%)|  508026 (234%)|    -|
    | + GBM_Pipeline_VITIS_LOOP_28_3    |     -|  0.00|      227|  1.816e+03|         -|      227|     -|        no|          -|      40 (2%)|    2176 (~0%)|      3822 (1%)|    -|
    |  o VITIS_LOOP_28_3                |    II|  7.04|      225|  1.800e+03|        34|        4|    49|       yes|          -|            -|             -|              -|    -|
    | + GBM_Pipeline_VITIS_LOOP_28_31   |     -|  0.00|      227|  1.816e+03|         -|      227|     -|        no|          -|      40 (2%)|    2176 (~0%)|      3822 (1%)|    -|
    |  o VITIS_LOOP_28_3                |    II|  7.04|      225|  1.800e+03|        34|        4|    49|       yes|          -|            -|             -|              -|    -|
    | + GBM_Pipeline_VITIS_LOOP_28_32   |     -|  0.00|      227|  1.816e+03|         -|      227|     -|        no|          -|      40 (2%)|    2176 (~0%)|      3822 (1%)|    -|
    |  o VITIS_LOOP_28_3                |    II|  7.04|      225|  1.800e+03|        34|        4|    49|       yes|          -|            -|             -|              -|    -|
    | + GBM_Pipeline_VITIS_LOOP_28_33   |     -|  0.00|      227|  1.816e+03|         -|      227|     -|        no|          -|      40 (2%)|    2176 (~0%)|      3822 (1%)|    -|
    |  o VITIS_LOOP_28_3                |    II|  7.04|      225|  1.800e+03|        34|        4|    49|       yes|          -|            -|             -|              -|    -|
    | + GBM_Pipeline_VITIS_LOOP_28_34   |     -|  0.00|      227|  1.816e+03|         -|      227|     -|        no|          -|      40 (2%)|    2176 (~0%)|      3822 (1%)|    -|
    |  o VITIS_LOOP_28_3                |    II|  7.04|      225|  1.800e+03|        34|        4|    49|       yes|          -|            -|             -|              -|    -|
    | + GBM_Pipeline_VITIS_LOOP_28_35   |     -|  0.00|      227|  1.816e+03|         -|      227|     -|        no|          -|      40 (2%)|    2176 (~0%)|      3822 (1%)|    -|
    |  o VITIS_LOOP_28_3                |    II|  7.04|      225|  1.800e+03|        34|        4|    49|       yes|          -|            -|             -|              -|    -|
    | + GBM_Pipeline_VITIS_LOOP_28_36   |     -|  0.00|      227|  1.816e+03|         -|      227|     -|        no|          -|      40 (2%)|    2176 (~0%)|      3822 (1%)|    -|
    |  o VITIS_LOOP_28_3                |    II|  7.04|      225|  1.800e+03|        34|        4|    49|       yes|          -|            -|             -|              -|    -|
    | + GBM_Pipeline_VITIS_LOOP_28_37   |     -|  0.00|      227|  1.816e+03|         -|      227|     -|        no|          -|      40 (2%)|    2176 (~0%)|      3822 (1%)|    -|
    |  o VITIS_LOOP_28_3                |    II|  7.04|      225|  1.800e+03|        34|        4|    49|       yes|          -|            -|             -|              -|    -|
    | + GBM_Pipeline_VITIS_LOOP_28_38   |     -|  0.00|      227|  1.816e+03|         -|      227|     -|        no|          -|      40 (2%)|    2176 (~0%)|      3822 (1%)|    -|
    |  o VITIS_LOOP_28_3                |    II|  7.04|      225|  1.800e+03|        34|        4|    49|       yes|          -|            -|             -|              -|    -|
    | + GBM_Pipeline_VITIS_LOOP_28_39   |     -|  0.00|      227|  1.816e+03|         -|      227|     -|        no|          -|      40 (2%)|    2176 (~0%)|      3822 (1%)|    -|
    |  o VITIS_LOOP_28_3                |    II|  7.04|      225|  1.800e+03|        34|        4|    49|       yes|          -|            -|             -|              -|    -|
    | + GBM_Pipeline_VITIS_LOOP_28_310  |     -|  0.00|      227|  1.816e+03|         -|      227|     -|        no|          -|      26 (1%)|    1432 (~0%)|      2841 (1%)|    -|
    |  o VITIS_LOOP_28_3                |    II|  7.04|      225|  1.800e+03|        34|        4|    49|       yes|          -|            -|             -|              -|    -|
    | + GBM_Pipeline_VITIS_LOOP_28_311  |     -|  0.00|      227|  1.816e+03|         -|      227|     -|        no|          -|      40 (2%)|    2176 (~0%)|      3822 (1%)|    -|
    |  o VITIS_LOOP_28_3                |    II|  7.04|      225|  1.800e+03|        34|        4|    49|       yes|          -|            -|             -|              -|    -|
    | + GBM_Pipeline_VITIS_LOOP_28_312  |     -|  0.00|      227|  1.816e+03|         -|      227|     -|        no|          -|      40 (2%)|    2176 (~0%)|      3822 (1%)|    -|
    |  o VITIS_LOOP_28_3                |    II|  7.04|      225|  1.800e+03|        34|        4|    49|       yes|          -|            -|             -|              -|    -|
    | + GBM_Pipeline_VITIS_LOOP_28_313  |     -|  0.00|      227|  1.816e+03|         -|      227|     -|        no|          -|      40 (2%)|    2176 (~0%)|      3822 (1%)|    -|
    |  o VITIS_LOOP_28_3                |    II|  7.04|      225|  1.800e+03|        34|        4|    49|       yes|          -|            -|             -|              -|    -|
    | + GBM_Pipeline_VITIS_LOOP_28_314  |     -|  0.00|      227|  1.816e+03|         -|      227|     -|        no|          -|      40 (2%)|    2176 (~0%)|      3822 (1%)|    -|
    |  o VITIS_LOOP_28_3                |    II|  7.04|      225|  1.800e+03|        34|        4|    49|       yes|          -|            -|             -|              -|    -|
    | + GBM_Pipeline_VITIS_LOOP_28_315  |     -|  0.00|      227|  1.816e+03|         -|      227|     -|        no|          -|      40 (2%)|    2176 (~0%)|      3822 (1%)|    -|
    |  o VITIS_LOOP_28_3                |    II|  7.04|      225|  1.800e+03|        34|        4|    49|       yes|          -|            -|             -|              -|    -|
    | + GBM_Pipeline_VITIS_LOOP_28_316  |     -|  0.00|      227|  1.816e+03|         -|      227|     -|        no|          -|      40 (2%)|    2176 (~0%)|      3822 (1%)|    -|
    |  o VITIS_LOOP_28_3                |    II|  7.04|      225|  1.800e+03|        34|        4|    49|       yes|          -|            -|             -|              -|    -|
    | + GBM_Pipeline_VITIS_LOOP_28_317  |     -|  0.00|      227|  1.816e+03|         -|      227|     -|        no|          -|      40 (2%)|    2176 (~0%)|      3822 (1%)|    -|
    |  o VITIS_LOOP_28_3                |    II|  7.04|      225|  1.800e+03|        34|        4|    49|       yes|          -|            -|             -|              -|    -|
    | + GBM_Pipeline_VITIS_LOOP_28_318  |     -|  0.00|      227|  1.816e+03|         -|      227|     -|        no|          -|      40 (2%)|    2176 (~0%)|      3822 (1%)|    -|
    |  o VITIS_LOOP_28_3                |    II|  7.04|      225|  1.800e+03|        34|        4|    49|       yes|          -|            -|             -|              -|    -|
    | + GBM_Pipeline_VITIS_LOOP_28_319  |     -|  0.00|      227|  1.816e+03|         -|      227|     -|        no|          -|      40 (2%)|    2176 (~0%)|      3822 (1%)|    -|
    |  o VITIS_LOOP_28_3                |    II|  7.04|      225|  1.800e+03|        34|        4|    49|       yes|          -|            -|             -|              -|    -|
    | + GBM_Pipeline_VITIS_LOOP_28_320  |     -|  0.00|      227|  1.816e+03|         -|      227|     -|        no|          -|      40 (2%)|    2176 (~0%)|      3822 (1%)|    -|
    |  o VITIS_LOOP_28_3                |    II|  7.04|      225|  1.800e+03|        34|        4|    49|       yes|          -|            -|             -|              -|    -|
    | + GBM_Pipeline_VITIS_LOOP_28_321  |     -|  0.00|      227|  1.816e+03|         -|      227|     -|        no|          -|      40 (2%)|    2176 (~0%)|      3822 (1%)|    -|
    |  o VITIS_LOOP_28_3                |    II|  7.04|      225|  1.800e+03|        34|        4|    49|       yes|          -|            -|             -|              -|    -|
    | + GBM_Pipeline_VITIS_LOOP_28_322  |     -|  0.00|      227|  1.816e+03|         -|      227|     -|        no|          -|      40 (2%)|    2176 (~0%)|      3822 (1%)|    -|
    |  o VITIS_LOOP_28_3                |    II|  7.04|      225|  1.800e+03|        34|        4|    49|       yes|          -|            -|             -|              -|    -|
    | + GBM_Pipeline_VITIS_LOOP_28_323  |     -|  0.00|      227|  1.816e+03|         -|      227|     -|        no|          -|      40 (2%)|    2176 (~0%)|      3822 (1%)|    -|
    |  o VITIS_LOOP_28_3                |    II|  7.04|      225|  1.800e+03|        34|        4|    49|       yes|          -|            -|             -|              -|    -|
    | + GBM_Pipeline_VITIS_LOOP_28_324  |     -|  0.00|      227|  1.816e+03|         -|      227|     -|        no|          -|      40 (2%)|    2176 (~0%)|      3822 (1%)|    -|
    |  o VITIS_LOOP_28_3                |    II|  7.04|      225|  1.800e+03|        34|        4|    49|       yes|          -|            -|             -|              -|    -|
    | + GBM_Pipeline_VITIS_LOOP_28_325  |     -|  0.00|      227|  1.816e+03|         -|      227|     -|        no|          -|      40 (2%)|    2176 (~0%)|      3822 (1%)|    -|
    |  o VITIS_LOOP_28_3                |    II|  7.04|      225|  1.800e+03|        34|        4|    49|       yes|          -|            -|             -|              -|    -|
    | + GBM_Pipeline_VITIS_LOOP_28_326  |     -|  0.00|      227|  1.816e+03|         -|      227|     -|        no|          -|      40 (2%)|    2176 (~0%)|      3822 (1%)|    -|
    |  o VITIS_LOOP_28_3                |    II|  7.04|      225|  1.800e+03|        34|        4|    49|       yes|          -|            -|             -|              -|    -|
    | + GBM_Pipeline_VITIS_LOOP_28_327  |     -|  0.00|      227|  1.816e+03|         -|      227|     -|        no|          -|      40 (2%)|    2176 (~0%)|      3822 (1%)|    -|
    |  o VITIS_LOOP_28_3                |    II|  7.04|      225|  1.800e+03|        34|        4|    49|       yes|          -|            -|             -|              -|    -|
    | + GBM_Pipeline_VITIS_LOOP_28_328  |     -|  0.00|      227|  1.816e+03|         -|      227|     -|        no|          -|      40 (2%)|    2176 (~0%)|      3822 (1%)|    -|
    |  o VITIS_LOOP_28_3                |    II|  7.04|      225|  1.800e+03|        34|        4|    49|       yes|          -|            -|             -|              -|    -|
    | + GBM_Pipeline_VITIS_LOOP_28_329  |     -|  0.00|      227|  1.816e+03|         -|      227|     -|        no|          -|      40 (2%)|    2176 (~0%)|      3822 (1%)|    -|
    |  o VITIS_LOOP_28_3                |    II|  7.04|      225|  1.800e+03|        34|        4|    49|       yes|          -|            -|             -|              -|    -|
    | + GBM_Pipeline_VITIS_LOOP_28_330  |     -|  0.00|      227|  1.816e+03|         -|      227|     -|        no|          -|      40 (2%)|    2176 (~0%)|      3822 (1%)|    -|
    |  o VITIS_LOOP_28_3                |    II|  7.04|      225|  1.800e+03|        34|        4|    49|       yes|          -|            -|             -|              -|    -|
    | + GBM_Pipeline_VITIS_LOOP_28_331  |     -|  0.00|      227|  1.816e+03|         -|      227|     -|        no|          -|      40 (2%)|    2176 (~0%)|      3822 (1%)|    -|
    |  o VITIS_LOOP_28_3                |    II|  7.04|      225|  1.800e+03|        34|        4|    49|       yes|          -|            -|             -|              -|    -|
    | + GBM_Pipeline_VITIS_LOOP_28_332  |     -|  0.00|      227|  1.816e+03|         -|      227|     -|        no|          -|      40 (2%)|    2176 (~0%)|      3822 (1%)|    -|
    |  o VITIS_LOOP_28_3                |    II|  7.04|      225|  1.800e+03|        34|        4|    49|       yes|          -|            -|             -|              -|    -|
    | + GBM_Pipeline_VITIS_LOOP_28_333  |     -|  0.00|      227|  1.816e+03|         -|      227|     -|        no|          -|      40 (2%)|    2176 (~0%)|      3822 (1%)|    -|
    |  o VITIS_LOOP_28_3                |    II|  7.04|      225|  1.800e+03|        34|        4|    49|       yes|          -|            -|             -|              -|    -|
    | + GBM_Pipeline_VITIS_LOOP_28_334  |     -|  0.00|      227|  1.816e+03|         -|      227|     -|        no|          -|      40 (2%)|    2176 (~0%)|      3822 (1%)|    -|
    |  o VITIS_LOOP_28_3                |    II|  7.04|      225|  1.800e+03|        34|        4|    49|       yes|          -|            -|             -|              -|    -|
    | + GBM_Pipeline_VITIS_LOOP_28_335  |     -|  0.00|      227|  1.816e+03|         -|      227|     -|        no|          -|      40 (2%)|    2176 (~0%)|      3822 (1%)|    -|
    |  o VITIS_LOOP_28_3                |    II|  7.04|      225|  1.800e+03|        34|        4|    49|       yes|          -|            -|             -|              -|    -|
    | + GBM_Pipeline_VITIS_LOOP_28_336  |     -|  0.00|      227|  1.816e+03|         -|      227|     -|        no|          -|      40 (2%)|    2176 (~0%)|      3822 (1%)|    -|
    |  o VITIS_LOOP_28_3                |    II|  7.04|      225|  1.800e+03|        34|        4|    49|       yes|          -|            -|             -|              -|    -|
    | + GBM_Pipeline_VITIS_LOOP_28_337  |     -|  0.00|      227|  1.816e+03|         -|      227|     -|        no|          -|      40 (2%)|    2176 (~0%)|      3822 (1%)|    -|
    |  o VITIS_LOOP_28_3                |    II|  7.04|      225|  1.800e+03|        34|        4|    49|       yes|          -|            -|             -|              -|    -|
    | + GBM_Pipeline_VITIS_LOOP_28_338  |     -|  0.00|      227|  1.816e+03|         -|      227|     -|        no|          -|      40 (2%)|    2176 (~0%)|      3822 (1%)|    -|
    |  o VITIS_LOOP_28_3                |    II|  7.04|      225|  1.800e+03|        34|        4|    49|       yes|          -|            -|             -|              -|    -|
    | + GBM_Pipeline_VITIS_LOOP_28_339  |     -|  0.00|      227|  1.816e+03|         -|      227|     -|        no|          -|      40 (2%)|    2176 (~0%)|      3822 (1%)|    -|
    |  o VITIS_LOOP_28_3                |    II|  7.04|      225|  1.800e+03|        34|        4|    49|       yes|          -|            -|             -|              -|    -|
    | + GBM_Pipeline_VITIS_LOOP_28_340  |     -|  0.00|      227|  1.816e+03|         -|      227|     -|        no|          -|      40 (2%)|    2176 (~0%)|      3822 (1%)|    -|
    |  o VITIS_LOOP_28_3                |    II|  7.04|      225|  1.800e+03|        34|        4|    49|       yes|          -|            -|             -|              -|    -|
    | + GBM_Pipeline_VITIS_LOOP_28_341  |     -|  0.00|      227|  1.816e+03|         -|      227|     -|        no|          -|      40 (2%)|    2176 (~0%)|      3822 (1%)|    -|
    |  o VITIS_LOOP_28_3                |    II|  7.04|      225|  1.800e+03|        34|        4|    49|       yes|          -|            -|             -|              -|    -|
    | + GBM_Pipeline_VITIS_LOOP_28_342  |     -|  0.00|      227|  1.816e+03|         -|      227|     -|        no|          -|      40 (2%)|    2176 (~0%)|      3822 (1%)|    -|
    |  o VITIS_LOOP_28_3                |    II|  7.04|      225|  1.800e+03|        34|        4|    49|       yes|          -|            -|             -|              -|    -|
    | + GBM_Pipeline_VITIS_LOOP_28_343  |     -|  0.00|      227|  1.816e+03|         -|      227|     -|        no|          -|      40 (2%)|    2176 (~0%)|      3822 (1%)|    -|
    |  o VITIS_LOOP_28_3                |    II|  7.04|      225|  1.800e+03|        34|        4|    49|       yes|          -|            -|             -|              -|    -|
    | + GBM_Pipeline_VITIS_LOOP_28_344  |     -|  0.00|      227|  1.816e+03|         -|      227|     -|        no|          -|      40 (2%)|    2176 (~0%)|      3822 (1%)|    -|
    |  o VITIS_LOOP_28_3                |    II|  7.04|      225|  1.800e+03|        34|        4|    49|       yes|          -|            -|             -|              -|    -|
    | + GBM_Pipeline_VITIS_LOOP_28_345  |     -|  0.00|      227|  1.816e+03|         -|      227|     -|        no|          -|      40 (2%)|    2176 (~0%)|      3822 (1%)|    -|
    |  o VITIS_LOOP_28_3                |    II|  7.04|      225|  1.800e+03|        34|        4|    49|       yes|          -|            -|             -|              -|    -|
    | + GBM_Pipeline_VITIS_LOOP_28_346  |     -|  0.00|      227|  1.816e+03|         -|      227|     -|        no|          -|      40 (2%)|    2176 (~0%)|      3822 (1%)|    -|
    |  o VITIS_LOOP_28_3                |    II|  7.04|      225|  1.800e+03|        34|        4|    49|       yes|          -|            -|             -|              -|    -|
    | + GBM_Pipeline_VITIS_LOOP_28_347  |     -|  0.00|      227|  1.816e+03|         -|      227|     -|        no|          -|      40 (2%)|    2176 (~0%)|      3822 (1%)|    -|
    |  o VITIS_LOOP_28_3                |    II|  7.04|      225|  1.800e+03|        34|        4|    49|       yes|          -|            -|             -|              -|    -|
    | + GBM_Pipeline_VITIS_LOOP_28_348  |     -|  0.00|      227|  1.816e+03|         -|      227|     -|        no|          -|      40 (2%)|    2176 (~0%)|      3822 (1%)|    -|
    |  o VITIS_LOOP_28_3                |    II|  7.04|      225|  1.800e+03|        34|        4|    49|       yes|          -|            -|             -|              -|    -|
    | + GBM_Pipeline_VITIS_LOOP_28_349  |     -|  0.00|      227|  1.816e+03|         -|      227|     -|        no|          -|      40 (2%)|    2176 (~0%)|      3822 (1%)|    -|
    |  o VITIS_LOOP_28_3                |    II|  7.04|      225|  1.800e+03|        34|        4|    49|       yes|          -|            -|             -|              -|    -|
    | + GBM_Pipeline_VITIS_LOOP_28_350  |     -|  0.00|      227|  1.816e+03|         -|      227|     -|        no|          -|      40 (2%)|    2176 (~0%)|      3822 (1%)|    -|
    |  o VITIS_LOOP_28_3                |    II|  7.04|      225|  1.800e+03|        34|        4|    49|       yes|          -|            -|             -|              -|    -|
    | + GBM_Pipeline_VITIS_LOOP_28_351  |     -|  0.00|      227|  1.816e+03|         -|      227|     -|        no|          -|      40 (2%)|    2176 (~0%)|      3822 (1%)|    -|
    |  o VITIS_LOOP_28_3                |    II|  7.04|      225|  1.800e+03|        34|        4|    49|       yes|          -|            -|             -|              -|    -|
    | + GBM_Pipeline_VITIS_LOOP_28_352  |     -|  0.00|      227|  1.816e+03|         -|      227|     -|        no|          -|      40 (2%)|    2176 (~0%)|      3822 (1%)|    -|
    |  o VITIS_LOOP_28_3                |    II|  7.04|      225|  1.800e+03|        34|        4|    49|       yes|          -|            -|             -|              -|    -|
    | + GBM_Pipeline_VITIS_LOOP_28_353  |     -|  0.00|      227|  1.816e+03|         -|      227|     -|        no|          -|      40 (2%)|    2176 (~0%)|      3822 (1%)|    -|
    |  o VITIS_LOOP_28_3                |    II|  7.04|      225|  1.800e+03|        34|        4|    49|       yes|          -|            -|             -|              -|    -|
    | + GBM_Pipeline_VITIS_LOOP_28_354  |     -|  0.00|      227|  1.816e+03|         -|      227|     -|        no|          -|      40 (2%)|    2176 (~0%)|      3822 (1%)|    -|
    |  o VITIS_LOOP_28_3                |    II|  7.04|      225|  1.800e+03|        34|        4|    49|       yes|          -|            -|             -|              -|    -|
    | + GBM_Pipeline_VITIS_LOOP_28_355  |     -|  0.00|      227|  1.816e+03|         -|      227|     -|        no|          -|      40 (2%)|    2176 (~0%)|      3822 (1%)|    -|
    |  o VITIS_LOOP_28_3                |    II|  7.04|      225|  1.800e+03|        34|        4|    49|       yes|          -|            -|             -|              -|    -|
    | + GBM_Pipeline_VITIS_LOOP_28_356  |     -|  0.00|      227|  1.816e+03|         -|      227|     -|        no|          -|      40 (2%)|    2176 (~0%)|      3822 (1%)|    -|
    |  o VITIS_LOOP_28_3                |    II|  7.04|      225|  1.800e+03|        34|        4|    49|       yes|          -|            -|             -|              -|    -|
    | + GBM_Pipeline_VITIS_LOOP_28_357  |     -|  0.00|      227|  1.816e+03|         -|      227|     -|        no|          -|      40 (2%)|    2176 (~0%)|      3822 (1%)|    -|
    |  o VITIS_LOOP_28_3                |    II|  7.04|      225|  1.800e+03|        34|        4|    49|       yes|          -|            -|             -|              -|    -|
    | + GBM_Pipeline_VITIS_LOOP_28_358  |     -|  0.00|      227|  1.816e+03|         -|      227|     -|        no|          -|      40 (2%)|    2176 (~0%)|      3822 (1%)|    -|
    |  o VITIS_LOOP_28_3                |    II|  7.04|      225|  1.800e+03|        34|        4|    49|       yes|          -|            -|             -|              -|    -|
    | + GBM_Pipeline_VITIS_LOOP_28_359  |     -|  0.00|      227|  1.816e+03|         -|      227|     -|        no|          -|      40 (2%)|    2176 (~0%)|      3822 (1%)|    -|
    |  o VITIS_LOOP_28_3                |    II|  7.04|      225|  1.800e+03|        34|        4|    49|       yes|          -|            -|             -|              -|    -|
    | + GBM_Pipeline_VITIS_LOOP_28_360  |     -|  0.00|      227|  1.816e+03|         -|      227|     -|        no|          -|      40 (2%)|    2176 (~0%)|      3822 (1%)|    -|
    |  o VITIS_LOOP_28_3                |    II|  7.04|      225|  1.800e+03|        34|        4|    49|       yes|          -|            -|             -|              -|    -|
    | + GBM_Pipeline_VITIS_LOOP_28_361  |     -|  0.00|      227|  1.816e+03|         -|      227|     -|        no|          -|      40 (2%)|    2176 (~0%)|      3822 (1%)|    -|
    |  o VITIS_LOOP_28_3                |    II|  7.04|      225|  1.800e+03|        34|        4|    49|       yes|          -|            -|             -|              -|    -|
    | + GBM_Pipeline_VITIS_LOOP_28_362  |     -|  0.00|      227|  1.816e+03|         -|      227|     -|        no|          -|      40 (2%)|    2176 (~0%)|      3822 (1%)|    -|
    |  o VITIS_LOOP_28_3                |    II|  7.04|      225|  1.800e+03|        34|        4|    49|       yes|          -|            -|             -|              -|    -|
    | + GBM_Pipeline_VITIS_LOOP_28_363  |     -|  0.00|      227|  1.816e+03|         -|      227|     -|        no|          -|      40 (2%)|    2176 (~0%)|      3822 (1%)|    -|
    |  o VITIS_LOOP_28_3                |    II|  7.04|      225|  1.800e+03|        34|        4|    49|       yes|          -|            -|             -|              -|    -|
    | + GBM_Pipeline_VITIS_LOOP_28_364  |     -|  0.00|      227|  1.816e+03|         -|      227|     -|        no|          -|      40 (2%)|    2176 (~0%)|      3822 (1%)|    -|
    |  o VITIS_LOOP_28_3                |    II|  7.04|      225|  1.800e+03|        34|        4|    49|       yes|          -|            -|             -|              -|    -|
    | + GBM_Pipeline_VITIS_LOOP_28_365  |     -|  0.00|      227|  1.816e+03|         -|      227|     -|        no|          -|      40 (2%)|    2176 (~0%)|      3822 (1%)|    -|
    |  o VITIS_LOOP_28_3                |    II|  7.04|      225|  1.800e+03|        34|        4|    49|       yes|          -|            -|             -|              -|    -|
    | + GBM_Pipeline_VITIS_LOOP_28_366  |     -|  0.00|      227|  1.816e+03|         -|      227|     -|        no|          -|      40 (2%)|    2176 (~0%)|      3822 (1%)|    -|
    |  o VITIS_LOOP_28_3                |    II|  7.04|      225|  1.800e+03|        34|        4|    49|       yes|          -|            -|             -|              -|    -|
    | + GBM_Pipeline_VITIS_LOOP_28_367  |     -|  0.00|      227|  1.816e+03|         -|      227|     -|        no|          -|      40 (2%)|    2176 (~0%)|      3822 (1%)|    -|
    |  o VITIS_LOOP_28_3                |    II|  7.04|      225|  1.800e+03|        34|        4|    49|       yes|          -|            -|             -|              -|    -|
    | + GBM_Pipeline_VITIS_LOOP_28_368  |     -|  0.00|      227|  1.816e+03|         -|      227|     -|        no|          -|      40 (2%)|    2176 (~0%)|      3822 (1%)|    -|
    |  o VITIS_LOOP_28_3                |    II|  7.04|      225|  1.800e+03|        34|        4|    49|       yes|          -|            -|             -|              -|    -|
    | + GBM_Pipeline_VITIS_LOOP_28_369  |     -|  0.00|      227|  1.816e+03|         -|      227|     -|        no|          -|      40 (2%)|    2176 (~0%)|      3822 (1%)|    -|
    |  o VITIS_LOOP_28_3                |    II|  7.04|      225|  1.800e+03|        34|        4|    49|       yes|          -|            -|             -|              -|    -|
    | + GBM_Pipeline_VITIS_LOOP_28_370  |     -|  0.00|      227|  1.816e+03|         -|      227|     -|        no|          -|      40 (2%)|    2176 (~0%)|      3822 (1%)|    -|
    |  o VITIS_LOOP_28_3                |    II|  7.04|      225|  1.800e+03|        34|        4|    49|       yes|          -|            -|             -|              -|    -|
    | + GBM_Pipeline_VITIS_LOOP_28_371  |     -|  0.00|      227|  1.816e+03|         -|      227|     -|        no|          -|      40 (2%)|    2176 (~0%)|      3822 (1%)|    -|
    |  o VITIS_LOOP_28_3                |    II|  7.04|      225|  1.800e+03|        34|        4|    49|       yes|          -|            -|             -|              -|    -|
    | + GBM_Pipeline_VITIS_LOOP_28_372  |     -|  0.00|      227|  1.816e+03|         -|      227|     -|        no|          -|      40 (2%)|    2176 (~0%)|      3822 (1%)|    -|
    |  o VITIS_LOOP_28_3                |    II|  7.04|      225|  1.800e+03|        34|        4|    49|       yes|          -|            -|             -|              -|    -|
    | + GBM_Pipeline_VITIS_LOOP_28_373  |     -|  0.00|      227|  1.816e+03|         -|      227|     -|        no|          -|      40 (2%)|    2176 (~0%)|      3822 (1%)|    -|
    |  o VITIS_LOOP_28_3                |    II|  7.04|      225|  1.800e+03|        34|        4|    49|       yes|          -|            -|             -|              -|    -|
    | + GBM_Pipeline_VITIS_LOOP_28_374  |     -|  0.00|      227|  1.816e+03|         -|      227|     -|        no|          -|      40 (2%)|    2176 (~0%)|      3822 (1%)|    -|
    |  o VITIS_LOOP_28_3                |    II|  7.04|      225|  1.800e+03|        34|        4|    49|       yes|          -|            -|             -|              -|    -|
    | + GBM_Pipeline_VITIS_LOOP_28_375  |     -|  0.00|      227|  1.816e+03|         -|      227|     -|        no|          -|      40 (2%)|    2176 (~0%)|      3822 (1%)|    -|
    |  o VITIS_LOOP_28_3                |    II|  7.04|      225|  1.800e+03|        34|        4|    49|       yes|          -|            -|             -|              -|    -|
    | + GBM_Pipeline_VITIS_LOOP_28_376  |     -|  0.00|      227|  1.816e+03|         -|      227|     -|        no|          -|      40 (2%)|    2176 (~0%)|      3822 (1%)|    -|
    |  o VITIS_LOOP_28_3                |    II|  7.04|      225|  1.800e+03|        34|        4|    49|       yes|          -|            -|             -|              -|    -|
    | + GBM_Pipeline_VITIS_LOOP_28_377  |     -|  0.00|      227|  1.816e+03|         -|      227|     -|        no|          -|      40 (2%)|    2176 (~0%)|      3822 (1%)|    -|
    |  o VITIS_LOOP_28_3                |    II|  7.04|      225|  1.800e+03|        34|        4|    49|       yes|          -|            -|             -|              -|    -|
    | + GBM_Pipeline_VITIS_LOOP_28_378  |     -|  0.00|      227|  1.816e+03|         -|      227|     -|        no|          -|      40 (2%)|    2176 (~0%)|      3822 (1%)|    -|
    |  o VITIS_LOOP_28_3                |    II|  7.04|      225|  1.800e+03|        34|        4|    49|       yes|          -|            -|             -|              -|    -|
    | + GBM_Pipeline_VITIS_LOOP_28_379  |     -|  0.00|      227|  1.816e+03|         -|      227|     -|        no|          -|      40 (2%)|    2176 (~0%)|      3822 (1%)|    -|
    |  o VITIS_LOOP_28_3                |    II|  7.04|      225|  1.800e+03|        34|        4|    49|       yes|          -|            -|             -|              -|    -|
    | + GBM_Pipeline_VITIS_LOOP_28_380  |     -|  0.00|      227|  1.816e+03|         -|      227|     -|        no|          -|      40 (2%)|    2176 (~0%)|      3822 (1%)|    -|
    |  o VITIS_LOOP_28_3                |    II|  7.04|      225|  1.800e+03|        34|        4|    49|       yes|          -|            -|             -|              -|    -|
    | + GBM_Pipeline_VITIS_LOOP_28_381  |     -|  0.00|      227|  1.816e+03|         -|      227|     -|        no|          -|      40 (2%)|    2176 (~0%)|      3822 (1%)|    -|
    |  o VITIS_LOOP_28_3                |    II|  7.04|      225|  1.800e+03|        34|        4|    49|       yes|          -|            -|             -|              -|    -|
    | + GBM_Pipeline_VITIS_LOOP_28_382  |     -|  0.00|      227|  1.816e+03|         -|      227|     -|        no|          -|      40 (2%)|    2176 (~0%)|      3822 (1%)|    -|
    |  o VITIS_LOOP_28_3                |    II|  7.04|      225|  1.800e+03|        34|        4|    49|       yes|          -|            -|             -|              -|    -|
    | + GBM_Pipeline_VITIS_LOOP_28_383  |     -|  0.00|      227|  1.816e+03|         -|      227|     -|        no|          -|      40 (2%)|    2176 (~0%)|      3822 (1%)|    -|
    |  o VITIS_LOOP_28_3                |    II|  7.04|      225|  1.800e+03|        34|        4|    49|       yes|          -|            -|             -|              -|    -|
    | + GBM_Pipeline_VITIS_LOOP_28_384  |     -|  0.00|      227|  1.816e+03|         -|      227|     -|        no|          -|      40 (2%)|    2176 (~0%)|      3822 (1%)|    -|
    |  o VITIS_LOOP_28_3                |    II|  7.04|      225|  1.800e+03|        34|        4|    49|       yes|          -|            -|             -|              -|    -|
    | + GBM_Pipeline_VITIS_LOOP_28_385  |     -|  0.00|      227|  1.816e+03|         -|      227|     -|        no|          -|      40 (2%)|    2176 (~0%)|      3822 (1%)|    -|
    |  o VITIS_LOOP_28_3                |    II|  7.04|      225|  1.800e+03|        34|        4|    49|       yes|          -|            -|             -|              -|    -|
    | + GBM_Pipeline_VITIS_LOOP_28_386  |     -|  0.00|      227|  1.816e+03|         -|      227|     -|        no|          -|      40 (2%)|    2176 (~0%)|      3822 (1%)|    -|
    |  o VITIS_LOOP_28_3                |    II|  7.04|      225|  1.800e+03|        34|        4|    49|       yes|          -|            -|             -|              -|    -|
    | + GBM_Pipeline_VITIS_LOOP_28_387  |     -|  0.00|      227|  1.816e+03|         -|      227|     -|        no|          -|      40 (2%)|    2176 (~0%)|      3822 (1%)|    -|
    |  o VITIS_LOOP_28_3                |    II|  7.04|      225|  1.800e+03|        34|        4|    49|       yes|          -|            -|             -|              -|    -|
    | + GBM_Pipeline_VITIS_LOOP_28_388  |     -|  0.00|      227|  1.816e+03|         -|      227|     -|        no|          -|      40 (2%)|    2176 (~0%)|      3822 (1%)|    -|
    |  o VITIS_LOOP_28_3                |    II|  7.04|      225|  1.800e+03|        34|        4|    49|       yes|          -|            -|             -|              -|    -|
    | + GBM_Pipeline_VITIS_LOOP_28_389  |     -|  0.00|      227|  1.816e+03|         -|      227|     -|        no|          -|      40 (2%)|    2176 (~0%)|      3822 (1%)|    -|
    |  o VITIS_LOOP_28_3                |    II|  7.04|      225|  1.800e+03|        34|        4|    49|       yes|          -|            -|             -|              -|    -|
    | + GBM_Pipeline_VITIS_LOOP_28_390  |     -|  0.00|      227|  1.816e+03|         -|      227|     -|        no|          -|      40 (2%)|    2176 (~0%)|      3822 (1%)|    -|
    |  o VITIS_LOOP_28_3                |    II|  7.04|      225|  1.800e+03|        34|        4|    49|       yes|          -|            -|             -|              -|    -|
    | + GBM_Pipeline_VITIS_LOOP_28_391  |     -|  0.00|      227|  1.816e+03|         -|      227|     -|        no|          -|      40 (2%)|    2176 (~0%)|      3822 (1%)|    -|
    |  o VITIS_LOOP_28_3                |    II|  7.04|      225|  1.800e+03|        34|        4|    49|       yes|          -|            -|             -|              -|    -|
    | + GBM_Pipeline_VITIS_LOOP_28_392  |     -|  0.00|      227|  1.816e+03|         -|      227|     -|        no|          -|      40 (2%)|    2176 (~0%)|      3822 (1%)|    -|
    |  o VITIS_LOOP_28_3                |    II|  7.04|      225|  1.800e+03|        34|        4|    49|       yes|          -|            -|             -|              -|    -|
    | + GBM_Pipeline_VITIS_LOOP_28_393  |     -|  0.00|      227|  1.816e+03|         -|      227|     -|        no|          -|      40 (2%)|    2176 (~0%)|      3822 (1%)|    -|
    |  o VITIS_LOOP_28_3                |    II|  7.04|      225|  1.800e+03|        34|        4|    49|       yes|          -|            -|             -|              -|    -|
    | + GBM_Pipeline_VITIS_LOOP_28_394  |     -|  0.00|      227|  1.816e+03|         -|      227|     -|        no|          -|      40 (2%)|    2176 (~0%)|      3822 (1%)|    -|
    |  o VITIS_LOOP_28_3                |    II|  7.04|      225|  1.800e+03|        34|        4|    49|       yes|          -|            -|             -|              -|    -|
    | + GBM_Pipeline_VITIS_LOOP_28_395  |     -|  0.00|      227|  1.816e+03|         -|      227|     -|        no|          -|      40 (2%)|    2176 (~0%)|      3822 (1%)|    -|
    |  o VITIS_LOOP_28_3                |    II|  7.04|      225|  1.800e+03|        34|        4|    49|       yes|          -|            -|             -|              -|    -|
    | + GBM_Pipeline_VITIS_LOOP_28_396  |     -|  0.00|      227|  1.816e+03|         -|      227|     -|        no|          -|      40 (2%)|    2176 (~0%)|      3822 (1%)|    -|
    |  o VITIS_LOOP_28_3                |    II|  7.04|      225|  1.800e+03|        34|        4|    49|       yes|          -|            -|             -|              -|    -|
    | + GBM_Pipeline_VITIS_LOOP_28_397  |     -|  0.00|      227|  1.816e+03|         -|      227|     -|        no|          -|      40 (2%)|    2176 (~0%)|      3822 (1%)|    -|
    |  o VITIS_LOOP_28_3                |    II|  7.04|      225|  1.800e+03|        34|        4|    49|       yes|          -|            -|             -|              -|    -|
    | + GBM_Pipeline_VITIS_LOOP_28_398  |     -|  0.00|      227|  1.816e+03|         -|      227|     -|        no|          -|      40 (2%)|    2176 (~0%)|      3822 (1%)|    -|
    |  o VITIS_LOOP_28_3                |    II|  7.04|      225|  1.800e+03|        34|        4|    49|       yes|          -|            -|             -|              -|    -|
    | + GBM_Pipeline_VITIS_LOOP_28_399  |     -|  0.00|      227|  1.816e+03|         -|      227|     -|        no|          -|      40 (2%)|    2176 (~0%)|      3822 (1%)|    -|
    |  o VITIS_LOOP_28_3                |    II|  7.04|      225|  1.800e+03|        34|        4|    49|       yes|          -|            -|             -|              -|    -|
    +-----------------------------------+------+------+---------+-----------+----------+---------+------+----------+-----------+-------------+--------------+---------------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+---------------+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| Interface     | Read/Write | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   | Resource Estimate |
|               |            | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |                   |
+---------------+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| m_axi_gmem_0  | READ_WRITE | 64 -> 64   | 64            | 64      | slave  | 0        | 512       | 16           | 16           | 16          | 16          | BRAM=8            |
| m_axi_gmem_1  | READ_WRITE | 64 -> 64   | 64            | 64      | slave  | 0        | 512       | 16           | 16           | 16          | 16          | BRAM=8            |
| m_axi_gmem_10 | READ_WRITE | 64 -> 64   | 64            | 64      | slave  | 0        | 512       | 16           | 16           | 16          | 16          | BRAM=8            |
| m_axi_gmem_11 | READ_WRITE | 64 -> 64   | 64            | 64      | slave  | 0        | 512       | 16           | 16           | 16          | 16          | BRAM=8            |
| m_axi_gmem_12 | READ_WRITE | 64 -> 64   | 64            | 64      | slave  | 0        | 512       | 16           | 16           | 16          | 16          | BRAM=8            |
| m_axi_gmem_13 | READ_WRITE | 64 -> 64   | 64            | 64      | slave  | 0        | 512       | 16           | 16           | 16          | 16          | BRAM=8            |
| m_axi_gmem_14 | READ_WRITE | 64 -> 64   | 64            | 64      | slave  | 0        | 512       | 16           | 16           | 16          | 16          | BRAM=8            |
| m_axi_gmem_15 | READ_WRITE | 64 -> 64   | 64            | 64      | slave  | 0        | 512       | 16           | 16           | 16          | 16          | BRAM=8            |
| m_axi_gmem_16 | READ_WRITE | 64 -> 64   | 64            | 64      | slave  | 0        | 512       | 16           | 16           | 16          | 16          | BRAM=8            |
| m_axi_gmem_17 | READ_WRITE | 64 -> 64   | 64            | 64      | slave  | 0        | 512       | 16           | 16           | 16          | 16          | BRAM=8            |
| m_axi_gmem_18 | READ_WRITE | 64 -> 64   | 64            | 64      | slave  | 0        | 512       | 16           | 16           | 16          | 16          | BRAM=8            |
| m_axi_gmem_19 | READ_WRITE | 64 -> 64   | 64            | 64      | slave  | 0        | 512       | 16           | 16           | 16          | 16          | BRAM=8            |
| m_axi_gmem_2  | READ_WRITE | 64 -> 64   | 64            | 64      | slave  | 0        | 512       | 16           | 16           | 16          | 16          | BRAM=8            |
| m_axi_gmem_20 | READ_WRITE | 64 -> 64   | 64            | 64      | slave  | 0        | 512       | 16           | 16           | 16          | 16          | BRAM=8            |
| m_axi_gmem_21 | READ_WRITE | 64 -> 64   | 64            | 64      | slave  | 0        | 512       | 16           | 16           | 16          | 16          | BRAM=8            |
| m_axi_gmem_22 | READ_WRITE | 64 -> 64   | 64            | 64      | slave  | 0        | 512       | 16           | 16           | 16          | 16          | BRAM=8            |
| m_axi_gmem_23 | READ_WRITE | 64 -> 64   | 64            | 64      | slave  | 0        | 512       | 16           | 16           | 16          | 16          | BRAM=8            |
| m_axi_gmem_24 | READ_WRITE | 64 -> 64   | 64            | 64      | slave  | 0        | 512       | 16           | 16           | 16          | 16          | BRAM=8            |
| m_axi_gmem_25 | READ_WRITE | 64 -> 64   | 64            | 64      | slave  | 0        | 512       | 16           | 16           | 16          | 16          | BRAM=8            |
| m_axi_gmem_26 | READ_WRITE | 64 -> 64   | 64            | 64      | slave  | 0        | 512       | 16           | 16           | 16          | 16          | BRAM=8            |
| m_axi_gmem_27 | READ_WRITE | 64 -> 64   | 64            | 64      | slave  | 0        | 512       | 16           | 16           | 16          | 16          | BRAM=8            |
| m_axi_gmem_28 | READ_WRITE | 64 -> 64   | 64            | 64      | slave  | 0        | 512       | 16           | 16           | 16          | 16          | BRAM=8            |
| m_axi_gmem_29 | READ_WRITE | 64 -> 64   | 64            | 64      | slave  | 0        | 512       | 16           | 16           | 16          | 16          | BRAM=8            |
| m_axi_gmem_3  | READ_WRITE | 64 -> 64   | 64            | 64      | slave  | 0        | 512       | 16           | 16           | 16          | 16          | BRAM=8            |
| m_axi_gmem_30 | READ_WRITE | 64 -> 64   | 64            | 64      | slave  | 0        | 512       | 16           | 16           | 16          | 16          | BRAM=8            |
| m_axi_gmem_31 | READ_WRITE | 64 -> 64   | 64            | 64      | slave  | 0        | 512       | 16           | 16           | 16          | 16          | BRAM=8            |
| m_axi_gmem_32 | READ_WRITE | 64 -> 64   | 64            | 64      | slave  | 0        | 512       | 16           | 16           | 16          | 16          | BRAM=8            |
| m_axi_gmem_33 | READ_WRITE | 64 -> 64   | 64            | 64      | slave  | 0        | 512       | 16           | 16           | 16          | 16          | BRAM=8            |
| m_axi_gmem_34 | READ_WRITE | 64 -> 64   | 64            | 64      | slave  | 0        | 512       | 16           | 16           | 16          | 16          | BRAM=8            |
| m_axi_gmem_35 | READ_WRITE | 64 -> 64   | 64            | 64      | slave  | 0        | 512       | 16           | 16           | 16          | 16          | BRAM=8            |
| m_axi_gmem_36 | READ_WRITE | 64 -> 64   | 64            | 64      | slave  | 0        | 512       | 16           | 16           | 16          | 16          | BRAM=8            |
| m_axi_gmem_37 | READ_WRITE | 64 -> 64   | 64            | 64      | slave  | 0        | 512       | 16           | 16           | 16          | 16          | BRAM=8            |
| m_axi_gmem_38 | READ_WRITE | 64 -> 64   | 64            | 64      | slave  | 0        | 512       | 16           | 16           | 16          | 16          | BRAM=8            |
| m_axi_gmem_39 | READ_WRITE | 64 -> 64   | 64            | 64      | slave  | 0        | 512       | 16           | 16           | 16          | 16          | BRAM=8            |
| m_axi_gmem_4  | READ_WRITE | 64 -> 64   | 64            | 64      | slave  | 0        | 512       | 16           | 16           | 16          | 16          | BRAM=8            |
| m_axi_gmem_40 | READ_WRITE | 64 -> 64   | 64            | 64      | slave  | 0        | 512       | 16           | 16           | 16          | 16          | BRAM=8            |
| m_axi_gmem_41 | READ_WRITE | 64 -> 64   | 64            | 64      | slave  | 0        | 512       | 16           | 16           | 16          | 16          | BRAM=8            |
| m_axi_gmem_42 | READ_WRITE | 64 -> 64   | 64            | 64      | slave  | 0        | 512       | 16           | 16           | 16          | 16          | BRAM=8            |
| m_axi_gmem_43 | READ_WRITE | 64 -> 64   | 64            | 64      | slave  | 0        | 512       | 16           | 16           | 16          | 16          | BRAM=8            |
| m_axi_gmem_44 | READ_WRITE | 64 -> 64   | 64            | 64      | slave  | 0        | 512       | 16           | 16           | 16          | 16          | BRAM=8            |
| m_axi_gmem_45 | READ_WRITE | 64 -> 64   | 64            | 64      | slave  | 0        | 512       | 16           | 16           | 16          | 16          | BRAM=8            |
| m_axi_gmem_46 | READ_WRITE | 64 -> 64   | 64            | 64      | slave  | 0        | 512       | 16           | 16           | 16          | 16          | BRAM=8            |
| m_axi_gmem_47 | READ_WRITE | 64 -> 64   | 64            | 64      | slave  | 0        | 512       | 16           | 16           | 16          | 16          | BRAM=8            |
| m_axi_gmem_48 | READ_WRITE | 64 -> 64   | 64            | 64      | slave  | 0        | 512       | 16           | 16           | 16          | 16          | BRAM=8            |
| m_axi_gmem_49 | READ_WRITE | 64 -> 64   | 64            | 64      | slave  | 0        | 512       | 16           | 16           | 16          | 16          | BRAM=8            |
| m_axi_gmem_5  | READ_WRITE | 64 -> 64   | 64            | 64      | slave  | 0        | 512       | 16           | 16           | 16          | 16          | BRAM=8            |
| m_axi_gmem_50 | READ_WRITE | 64 -> 64   | 64            | 64      | slave  | 0        | 512       | 16           | 16           | 16          | 16          | BRAM=8            |
| m_axi_gmem_51 | READ_WRITE | 64 -> 64   | 64            | 64      | slave  | 0        | 512       | 16           | 16           | 16          | 16          | BRAM=8            |
| m_axi_gmem_52 | READ_WRITE | 64 -> 64   | 64            | 64      | slave  | 0        | 512       | 16           | 16           | 16          | 16          | BRAM=8            |
| m_axi_gmem_53 | READ_WRITE | 64 -> 64   | 64            | 64      | slave  | 0        | 512       | 16           | 16           | 16          | 16          | BRAM=8            |
| m_axi_gmem_54 | READ_WRITE | 64 -> 64   | 64            | 64      | slave  | 0        | 512       | 16           | 16           | 16          | 16          | BRAM=8            |
| m_axi_gmem_55 | READ_WRITE | 64 -> 64   | 64            | 64      | slave  | 0        | 512       | 16           | 16           | 16          | 16          | BRAM=8            |
| m_axi_gmem_56 | READ_WRITE | 64 -> 64   | 64            | 64      | slave  | 0        | 512       | 16           | 16           | 16          | 16          | BRAM=8            |
| m_axi_gmem_57 | READ_WRITE | 64 -> 64   | 64            | 64      | slave  | 0        | 512       | 16           | 16           | 16          | 16          | BRAM=8            |
| m_axi_gmem_58 | READ_WRITE | 64 -> 64   | 64            | 64      | slave  | 0        | 512       | 16           | 16           | 16          | 16          | BRAM=8            |
| m_axi_gmem_59 | READ_WRITE | 64 -> 64   | 64            | 64      | slave  | 0        | 512       | 16           | 16           | 16          | 16          | BRAM=8            |
| m_axi_gmem_6  | READ_WRITE | 64 -> 64   | 64            | 64      | slave  | 0        | 512       | 16           | 16           | 16          | 16          | BRAM=8            |
| m_axi_gmem_60 | READ_WRITE | 64 -> 64   | 64            | 64      | slave  | 0        | 512       | 16           | 16           | 16          | 16          | BRAM=8            |
| m_axi_gmem_61 | READ_WRITE | 64 -> 64   | 64            | 64      | slave  | 0        | 512       | 16           | 16           | 16          | 16          | BRAM=8            |
| m_axi_gmem_62 | READ_WRITE | 64 -> 64   | 64            | 64      | slave  | 0        | 512       | 16           | 16           | 16          | 16          | BRAM=8            |
| m_axi_gmem_63 | READ_WRITE | 64 -> 64   | 64            | 64      | slave  | 0        | 512       | 16           | 16           | 16          | 16          | BRAM=8            |
| m_axi_gmem_64 | READ_WRITE | 64 -> 64   | 64            | 64      | slave  | 0        | 512       | 16           | 16           | 16          | 16          | BRAM=8            |
| m_axi_gmem_65 | READ_WRITE | 64 -> 64   | 64            | 64      | slave  | 0        | 512       | 16           | 16           | 16          | 16          | BRAM=8            |
| m_axi_gmem_66 | READ_WRITE | 64 -> 64   | 64            | 64      | slave  | 0        | 512       | 16           | 16           | 16          | 16          | BRAM=8            |
| m_axi_gmem_67 | READ_WRITE | 64 -> 64   | 64            | 64      | slave  | 0        | 512       | 16           | 16           | 16          | 16          | BRAM=8            |
| m_axi_gmem_68 | READ_WRITE | 64 -> 64   | 64            | 64      | slave  | 0        | 512       | 16           | 16           | 16          | 16          | BRAM=8            |
| m_axi_gmem_69 | READ_WRITE | 64 -> 64   | 64            | 64      | slave  | 0        | 512       | 16           | 16           | 16          | 16          | BRAM=8            |
| m_axi_gmem_7  | READ_WRITE | 64 -> 64   | 64            | 64      | slave  | 0        | 512       | 16           | 16           | 16          | 16          | BRAM=8            |
| m_axi_gmem_70 | READ_WRITE | 64 -> 64   | 64            | 64      | slave  | 0        | 512       | 16           | 16           | 16          | 16          | BRAM=8            |
| m_axi_gmem_71 | READ_WRITE | 64 -> 64   | 64            | 64      | slave  | 0        | 512       | 16           | 16           | 16          | 16          | BRAM=8            |
| m_axi_gmem_72 | READ_WRITE | 64 -> 64   | 64            | 64      | slave  | 0        | 512       | 16           | 16           | 16          | 16          | BRAM=8            |
| m_axi_gmem_73 | READ_WRITE | 64 -> 64   | 64            | 64      | slave  | 0        | 512       | 16           | 16           | 16          | 16          | BRAM=8            |
| m_axi_gmem_74 | READ_WRITE | 64 -> 64   | 64            | 64      | slave  | 0        | 512       | 16           | 16           | 16          | 16          | BRAM=8            |
| m_axi_gmem_75 | READ_WRITE | 64 -> 64   | 64            | 64      | slave  | 0        | 512       | 16           | 16           | 16          | 16          | BRAM=8            |
| m_axi_gmem_76 | READ_WRITE | 64 -> 64   | 64            | 64      | slave  | 0        | 512       | 16           | 16           | 16          | 16          | BRAM=8            |
| m_axi_gmem_77 | READ_WRITE | 64 -> 64   | 64            | 64      | slave  | 0        | 512       | 16           | 16           | 16          | 16          | BRAM=8            |
| m_axi_gmem_78 | READ_WRITE | 64 -> 64   | 64            | 64      | slave  | 0        | 512       | 16           | 16           | 16          | 16          | BRAM=8            |
| m_axi_gmem_79 | READ_WRITE | 64 -> 64   | 64            | 64      | slave  | 0        | 512       | 16           | 16           | 16          | 16          | BRAM=8            |
| m_axi_gmem_8  | READ_WRITE | 64 -> 64   | 64            | 64      | slave  | 0        | 512       | 16           | 16           | 16          | 16          | BRAM=8            |
| m_axi_gmem_80 | READ_WRITE | 64 -> 64   | 64            | 64      | slave  | 0        | 512       | 16           | 16           | 16          | 16          | BRAM=8            |
| m_axi_gmem_81 | READ_WRITE | 64 -> 64   | 64            | 64      | slave  | 0        | 512       | 16           | 16           | 16          | 16          | BRAM=8            |
| m_axi_gmem_82 | READ_WRITE | 64 -> 64   | 64            | 64      | slave  | 0        | 512       | 16           | 16           | 16          | 16          | BRAM=8            |
| m_axi_gmem_83 | READ_WRITE | 64 -> 64   | 64            | 64      | slave  | 0        | 512       | 16           | 16           | 16          | 16          | BRAM=8            |
| m_axi_gmem_84 | READ_WRITE | 64 -> 64   | 64            | 64      | slave  | 0        | 512       | 16           | 16           | 16          | 16          | BRAM=8            |
| m_axi_gmem_85 | READ_WRITE | 64 -> 64   | 64            | 64      | slave  | 0        | 512       | 16           | 16           | 16          | 16          | BRAM=8            |
| m_axi_gmem_86 | READ_WRITE | 64 -> 64   | 64            | 64      | slave  | 0        | 512       | 16           | 16           | 16          | 16          | BRAM=8            |
| m_axi_gmem_87 | READ_WRITE | 64 -> 64   | 64            | 64      | slave  | 0        | 512       | 16           | 16           | 16          | 16          | BRAM=8            |
| m_axi_gmem_88 | READ_WRITE | 64 -> 64   | 64            | 64      | slave  | 0        | 512       | 16           | 16           | 16          | 16          | BRAM=8            |
| m_axi_gmem_89 | READ_WRITE | 64 -> 64   | 64            | 64      | slave  | 0        | 512       | 16           | 16           | 16          | 16          | BRAM=8            |
| m_axi_gmem_9  | READ_WRITE | 64 -> 64   | 64            | 64      | slave  | 0        | 512       | 16           | 16           | 16          | 16          | BRAM=8            |
| m_axi_gmem_90 | READ_WRITE | 64 -> 64   | 64            | 64      | slave  | 0        | 512       | 16           | 16           | 16          | 16          | BRAM=8            |
| m_axi_gmem_91 | READ_WRITE | 64 -> 64   | 64            | 64      | slave  | 0        | 512       | 16           | 16           | 16          | 16          | BRAM=8            |
| m_axi_gmem_92 | READ_WRITE | 64 -> 64   | 64            | 64      | slave  | 0        | 512       | 16           | 16           | 16          | 16          | BRAM=8            |
| m_axi_gmem_93 | READ_WRITE | 64 -> 64   | 64            | 64      | slave  | 0        | 512       | 16           | 16           | 16          | 16          | BRAM=8            |
| m_axi_gmem_94 | READ_WRITE | 64 -> 64   | 64            | 64      | slave  | 0        | 512       | 16           | 16           | 16          | 16          | BRAM=8            |
| m_axi_gmem_95 | READ_WRITE | 64 -> 64   | 64            | 64      | slave  | 0        | 512       | 16           | 16           | 16          | 16          | BRAM=8            |
| m_axi_gmem_96 | READ_WRITE | 64 -> 64   | 64            | 64      | slave  | 0        | 512       | 16           | 16           | 16          | 16          | BRAM=8            |
| m_axi_gmem_97 | READ_WRITE | 64 -> 64   | 64            | 64      | slave  | 0        | 512       | 16           | 16           | 16          | 16          | BRAM=8            |
| m_axi_gmem_98 | READ_WRITE | 64 -> 64   | 64            | 64      | slave  | 0        | 512       | 16           | 16           | 16          | 16          | BRAM=8            |
| m_axi_gmem_99 | READ_WRITE | 64 -> 64   | 64            | 64      | slave  | 0        | 512       | 16           | 16           | 16          | 16          | BRAM=8            |
+---------------+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+

* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 12            | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+------------------------+--------+-------+--------+-------------------------------------+------------------------------------------------------------------------------------+
| Interface     | Register               | Offset | Width | Access | Description                         | Bit Fields                                                                         |
+---------------+------------------------+--------+-------+--------+-------------------------------------+------------------------------------------------------------------------------------+
| s_axi_control | CTRL                   | 0x00   | 32    | RW     | Control signals                     | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 4=AP_CONTINUE 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_control | GIER                   | 0x04   | 32    | RW     | Global Interrupt Enable Register    | 0=Enable                                                                           |
| s_axi_control | IP_IER                 | 0x08   | 32    | RW     | IP Interrupt Enable Register        | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                                      |
| s_axi_control | IP_ISR                 | 0x0c   | 32    | RW     | IP Interrupt Status Register        | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                                      |
| s_axi_control | S_0_1                  | 0x10   | 32    | W      | Data signal of S_0                  |                                                                                    |
| s_axi_control | S_0_2                  | 0x14   | 32    | W      | Data signal of S_0                  |                                                                                    |
| s_axi_control | S_1_1                  | 0x1c   | 32    | W      | Data signal of S_1                  |                                                                                    |
| s_axi_control | S_1_2                  | 0x20   | 32    | W      | Data signal of S_1                  |                                                                                    |
| s_axi_control | S_2_1                  | 0x28   | 32    | W      | Data signal of S_2                  |                                                                                    |
| s_axi_control | S_2_2                  | 0x2c   | 32    | W      | Data signal of S_2                  |                                                                                    |
| s_axi_control | S_3_1                  | 0x34   | 32    | W      | Data signal of S_3                  |                                                                                    |
| s_axi_control | S_3_2                  | 0x38   | 32    | W      | Data signal of S_3                  |                                                                                    |
| s_axi_control | S_4_1                  | 0x40   | 32    | W      | Data signal of S_4                  |                                                                                    |
| s_axi_control | S_4_2                  | 0x44   | 32    | W      | Data signal of S_4                  |                                                                                    |
| s_axi_control | S_5_1                  | 0x4c   | 32    | W      | Data signal of S_5                  |                                                                                    |
| s_axi_control | S_5_2                  | 0x50   | 32    | W      | Data signal of S_5                  |                                                                                    |
| s_axi_control | S_6_1                  | 0x58   | 32    | W      | Data signal of S_6                  |                                                                                    |
| s_axi_control | S_6_2                  | 0x5c   | 32    | W      | Data signal of S_6                  |                                                                                    |
| s_axi_control | S_7_1                  | 0x64   | 32    | W      | Data signal of S_7                  |                                                                                    |
| s_axi_control | S_7_2                  | 0x68   | 32    | W      | Data signal of S_7                  |                                                                                    |
| s_axi_control | S_8_1                  | 0x70   | 32    | W      | Data signal of S_8                  |                                                                                    |
| s_axi_control | S_8_2                  | 0x74   | 32    | W      | Data signal of S_8                  |                                                                                    |
| s_axi_control | S_9_1                  | 0x7c   | 32    | W      | Data signal of S_9                  |                                                                                    |
| s_axi_control | S_9_2                  | 0x80   | 32    | W      | Data signal of S_9                  |                                                                                    |
| s_axi_control | S_10_1                 | 0x88   | 32    | W      | Data signal of S_10                 |                                                                                    |
| s_axi_control | S_10_2                 | 0x8c   | 32    | W      | Data signal of S_10                 |                                                                                    |
| s_axi_control | S_11_1                 | 0x94   | 32    | W      | Data signal of S_11                 |                                                                                    |
| s_axi_control | S_11_2                 | 0x98   | 32    | W      | Data signal of S_11                 |                                                                                    |
| s_axi_control | S_12_1                 | 0xa0   | 32    | W      | Data signal of S_12                 |                                                                                    |
| s_axi_control | S_12_2                 | 0xa4   | 32    | W      | Data signal of S_12                 |                                                                                    |
| s_axi_control | S_13_1                 | 0xac   | 32    | W      | Data signal of S_13                 |                                                                                    |
| s_axi_control | S_13_2                 | 0xb0   | 32    | W      | Data signal of S_13                 |                                                                                    |
| s_axi_control | S_14_1                 | 0xb8   | 32    | W      | Data signal of S_14                 |                                                                                    |
| s_axi_control | S_14_2                 | 0xbc   | 32    | W      | Data signal of S_14                 |                                                                                    |
| s_axi_control | S_15_1                 | 0xc4   | 32    | W      | Data signal of S_15                 |                                                                                    |
| s_axi_control | S_15_2                 | 0xc8   | 32    | W      | Data signal of S_15                 |                                                                                    |
| s_axi_control | S_16_1                 | 0xd0   | 32    | W      | Data signal of S_16                 |                                                                                    |
| s_axi_control | S_16_2                 | 0xd4   | 32    | W      | Data signal of S_16                 |                                                                                    |
| s_axi_control | S_17_1                 | 0xdc   | 32    | W      | Data signal of S_17                 |                                                                                    |
| s_axi_control | S_17_2                 | 0xe0   | 32    | W      | Data signal of S_17                 |                                                                                    |
| s_axi_control | S_18_1                 | 0xe8   | 32    | W      | Data signal of S_18                 |                                                                                    |
| s_axi_control | S_18_2                 | 0xec   | 32    | W      | Data signal of S_18                 |                                                                                    |
| s_axi_control | S_19_1                 | 0xf4   | 32    | W      | Data signal of S_19                 |                                                                                    |
| s_axi_control | S_19_2                 | 0xf8   | 32    | W      | Data signal of S_19                 |                                                                                    |
| s_axi_control | S_20_1                 | 0x100  | 32    | W      | Data signal of S_20                 |                                                                                    |
| s_axi_control | S_20_2                 | 0x104  | 32    | W      | Data signal of S_20                 |                                                                                    |
| s_axi_control | S_21_1                 | 0x10c  | 32    | W      | Data signal of S_21                 |                                                                                    |
| s_axi_control | S_21_2                 | 0x110  | 32    | W      | Data signal of S_21                 |                                                                                    |
| s_axi_control | S_22_1                 | 0x118  | 32    | W      | Data signal of S_22                 |                                                                                    |
| s_axi_control | S_22_2                 | 0x11c  | 32    | W      | Data signal of S_22                 |                                                                                    |
| s_axi_control | S_23_1                 | 0x124  | 32    | W      | Data signal of S_23                 |                                                                                    |
| s_axi_control | S_23_2                 | 0x128  | 32    | W      | Data signal of S_23                 |                                                                                    |
| s_axi_control | S_24_1                 | 0x130  | 32    | W      | Data signal of S_24                 |                                                                                    |
| s_axi_control | S_24_2                 | 0x134  | 32    | W      | Data signal of S_24                 |                                                                                    |
| s_axi_control | S_25_1                 | 0x13c  | 32    | W      | Data signal of S_25                 |                                                                                    |
| s_axi_control | S_25_2                 | 0x140  | 32    | W      | Data signal of S_25                 |                                                                                    |
| s_axi_control | S_26_1                 | 0x148  | 32    | W      | Data signal of S_26                 |                                                                                    |
| s_axi_control | S_26_2                 | 0x14c  | 32    | W      | Data signal of S_26                 |                                                                                    |
| s_axi_control | S_27_1                 | 0x154  | 32    | W      | Data signal of S_27                 |                                                                                    |
| s_axi_control | S_27_2                 | 0x158  | 32    | W      | Data signal of S_27                 |                                                                                    |
| s_axi_control | S_28_1                 | 0x160  | 32    | W      | Data signal of S_28                 |                                                                                    |
| s_axi_control | S_28_2                 | 0x164  | 32    | W      | Data signal of S_28                 |                                                                                    |
| s_axi_control | S_29_1                 | 0x16c  | 32    | W      | Data signal of S_29                 |                                                                                    |
| s_axi_control | S_29_2                 | 0x170  | 32    | W      | Data signal of S_29                 |                                                                                    |
| s_axi_control | S_30_1                 | 0x178  | 32    | W      | Data signal of S_30                 |                                                                                    |
| s_axi_control | S_30_2                 | 0x17c  | 32    | W      | Data signal of S_30                 |                                                                                    |
| s_axi_control | S_31_1                 | 0x184  | 32    | W      | Data signal of S_31                 |                                                                                    |
| s_axi_control | S_31_2                 | 0x188  | 32    | W      | Data signal of S_31                 |                                                                                    |
| s_axi_control | S_32_1                 | 0x190  | 32    | W      | Data signal of S_32                 |                                                                                    |
| s_axi_control | S_32_2                 | 0x194  | 32    | W      | Data signal of S_32                 |                                                                                    |
| s_axi_control | S_33_1                 | 0x19c  | 32    | W      | Data signal of S_33                 |                                                                                    |
| s_axi_control | S_33_2                 | 0x1a0  | 32    | W      | Data signal of S_33                 |                                                                                    |
| s_axi_control | S_34_1                 | 0x1a8  | 32    | W      | Data signal of S_34                 |                                                                                    |
| s_axi_control | S_34_2                 | 0x1ac  | 32    | W      | Data signal of S_34                 |                                                                                    |
| s_axi_control | S_35_1                 | 0x1b4  | 32    | W      | Data signal of S_35                 |                                                                                    |
| s_axi_control | S_35_2                 | 0x1b8  | 32    | W      | Data signal of S_35                 |                                                                                    |
| s_axi_control | S_36_1                 | 0x1c0  | 32    | W      | Data signal of S_36                 |                                                                                    |
| s_axi_control | S_36_2                 | 0x1c4  | 32    | W      | Data signal of S_36                 |                                                                                    |
| s_axi_control | S_37_1                 | 0x1cc  | 32    | W      | Data signal of S_37                 |                                                                                    |
| s_axi_control | S_37_2                 | 0x1d0  | 32    | W      | Data signal of S_37                 |                                                                                    |
| s_axi_control | S_38_1                 | 0x1d8  | 32    | W      | Data signal of S_38                 |                                                                                    |
| s_axi_control | S_38_2                 | 0x1dc  | 32    | W      | Data signal of S_38                 |                                                                                    |
| s_axi_control | S_39_1                 | 0x1e4  | 32    | W      | Data signal of S_39                 |                                                                                    |
| s_axi_control | S_39_2                 | 0x1e8  | 32    | W      | Data signal of S_39                 |                                                                                    |
| s_axi_control | S_40_1                 | 0x1f0  | 32    | W      | Data signal of S_40                 |                                                                                    |
| s_axi_control | S_40_2                 | 0x1f4  | 32    | W      | Data signal of S_40                 |                                                                                    |
| s_axi_control | S_41_1                 | 0x1fc  | 32    | W      | Data signal of S_41                 |                                                                                    |
| s_axi_control | S_41_2                 | 0x200  | 32    | W      | Data signal of S_41                 |                                                                                    |
| s_axi_control | S_42_1                 | 0x208  | 32    | W      | Data signal of S_42                 |                                                                                    |
| s_axi_control | S_42_2                 | 0x20c  | 32    | W      | Data signal of S_42                 |                                                                                    |
| s_axi_control | S_43_1                 | 0x214  | 32    | W      | Data signal of S_43                 |                                                                                    |
| s_axi_control | S_43_2                 | 0x218  | 32    | W      | Data signal of S_43                 |                                                                                    |
| s_axi_control | S_44_1                 | 0x220  | 32    | W      | Data signal of S_44                 |                                                                                    |
| s_axi_control | S_44_2                 | 0x224  | 32    | W      | Data signal of S_44                 |                                                                                    |
| s_axi_control | S_45_1                 | 0x22c  | 32    | W      | Data signal of S_45                 |                                                                                    |
| s_axi_control | S_45_2                 | 0x230  | 32    | W      | Data signal of S_45                 |                                                                                    |
| s_axi_control | S_46_1                 | 0x238  | 32    | W      | Data signal of S_46                 |                                                                                    |
| s_axi_control | S_46_2                 | 0x23c  | 32    | W      | Data signal of S_46                 |                                                                                    |
| s_axi_control | S_47_1                 | 0x244  | 32    | W      | Data signal of S_47                 |                                                                                    |
| s_axi_control | S_47_2                 | 0x248  | 32    | W      | Data signal of S_47                 |                                                                                    |
| s_axi_control | S_48_1                 | 0x250  | 32    | W      | Data signal of S_48                 |                                                                                    |
| s_axi_control | S_48_2                 | 0x254  | 32    | W      | Data signal of S_48                 |                                                                                    |
| s_axi_control | S_49_1                 | 0x25c  | 32    | W      | Data signal of S_49                 |                                                                                    |
| s_axi_control | S_49_2                 | 0x260  | 32    | W      | Data signal of S_49                 |                                                                                    |
| s_axi_control | S_50_1                 | 0x268  | 32    | W      | Data signal of S_50                 |                                                                                    |
| s_axi_control | S_50_2                 | 0x26c  | 32    | W      | Data signal of S_50                 |                                                                                    |
| s_axi_control | S_51_1                 | 0x274  | 32    | W      | Data signal of S_51                 |                                                                                    |
| s_axi_control | S_51_2                 | 0x278  | 32    | W      | Data signal of S_51                 |                                                                                    |
| s_axi_control | S_52_1                 | 0x280  | 32    | W      | Data signal of S_52                 |                                                                                    |
| s_axi_control | S_52_2                 | 0x284  | 32    | W      | Data signal of S_52                 |                                                                                    |
| s_axi_control | S_53_1                 | 0x28c  | 32    | W      | Data signal of S_53                 |                                                                                    |
| s_axi_control | S_53_2                 | 0x290  | 32    | W      | Data signal of S_53                 |                                                                                    |
| s_axi_control | S_54_1                 | 0x298  | 32    | W      | Data signal of S_54                 |                                                                                    |
| s_axi_control | S_54_2                 | 0x29c  | 32    | W      | Data signal of S_54                 |                                                                                    |
| s_axi_control | S_55_1                 | 0x2a4  | 32    | W      | Data signal of S_55                 |                                                                                    |
| s_axi_control | S_55_2                 | 0x2a8  | 32    | W      | Data signal of S_55                 |                                                                                    |
| s_axi_control | S_56_1                 | 0x2b0  | 32    | W      | Data signal of S_56                 |                                                                                    |
| s_axi_control | S_56_2                 | 0x2b4  | 32    | W      | Data signal of S_56                 |                                                                                    |
| s_axi_control | S_57_1                 | 0x2bc  | 32    | W      | Data signal of S_57                 |                                                                                    |
| s_axi_control | S_57_2                 | 0x2c0  | 32    | W      | Data signal of S_57                 |                                                                                    |
| s_axi_control | S_58_1                 | 0x2c8  | 32    | W      | Data signal of S_58                 |                                                                                    |
| s_axi_control | S_58_2                 | 0x2cc  | 32    | W      | Data signal of S_58                 |                                                                                    |
| s_axi_control | S_59_1                 | 0x2d4  | 32    | W      | Data signal of S_59                 |                                                                                    |
| s_axi_control | S_59_2                 | 0x2d8  | 32    | W      | Data signal of S_59                 |                                                                                    |
| s_axi_control | S_60_1                 | 0x2e0  | 32    | W      | Data signal of S_60                 |                                                                                    |
| s_axi_control | S_60_2                 | 0x2e4  | 32    | W      | Data signal of S_60                 |                                                                                    |
| s_axi_control | S_61_1                 | 0x2ec  | 32    | W      | Data signal of S_61                 |                                                                                    |
| s_axi_control | S_61_2                 | 0x2f0  | 32    | W      | Data signal of S_61                 |                                                                                    |
| s_axi_control | S_62_1                 | 0x2f8  | 32    | W      | Data signal of S_62                 |                                                                                    |
| s_axi_control | S_62_2                 | 0x2fc  | 32    | W      | Data signal of S_62                 |                                                                                    |
| s_axi_control | S_63_1                 | 0x304  | 32    | W      | Data signal of S_63                 |                                                                                    |
| s_axi_control | S_63_2                 | 0x308  | 32    | W      | Data signal of S_63                 |                                                                                    |
| s_axi_control | S_64_1                 | 0x310  | 32    | W      | Data signal of S_64                 |                                                                                    |
| s_axi_control | S_64_2                 | 0x314  | 32    | W      | Data signal of S_64                 |                                                                                    |
| s_axi_control | S_65_1                 | 0x31c  | 32    | W      | Data signal of S_65                 |                                                                                    |
| s_axi_control | S_65_2                 | 0x320  | 32    | W      | Data signal of S_65                 |                                                                                    |
| s_axi_control | S_66_1                 | 0x328  | 32    | W      | Data signal of S_66                 |                                                                                    |
| s_axi_control | S_66_2                 | 0x32c  | 32    | W      | Data signal of S_66                 |                                                                                    |
| s_axi_control | S_67_1                 | 0x334  | 32    | W      | Data signal of S_67                 |                                                                                    |
| s_axi_control | S_67_2                 | 0x338  | 32    | W      | Data signal of S_67                 |                                                                                    |
| s_axi_control | S_68_1                 | 0x340  | 32    | W      | Data signal of S_68                 |                                                                                    |
| s_axi_control | S_68_2                 | 0x344  | 32    | W      | Data signal of S_68                 |                                                                                    |
| s_axi_control | S_69_1                 | 0x34c  | 32    | W      | Data signal of S_69                 |                                                                                    |
| s_axi_control | S_69_2                 | 0x350  | 32    | W      | Data signal of S_69                 |                                                                                    |
| s_axi_control | S_70_1                 | 0x358  | 32    | W      | Data signal of S_70                 |                                                                                    |
| s_axi_control | S_70_2                 | 0x35c  | 32    | W      | Data signal of S_70                 |                                                                                    |
| s_axi_control | S_71_1                 | 0x364  | 32    | W      | Data signal of S_71                 |                                                                                    |
| s_axi_control | S_71_2                 | 0x368  | 32    | W      | Data signal of S_71                 |                                                                                    |
| s_axi_control | S_72_1                 | 0x370  | 32    | W      | Data signal of S_72                 |                                                                                    |
| s_axi_control | S_72_2                 | 0x374  | 32    | W      | Data signal of S_72                 |                                                                                    |
| s_axi_control | S_73_1                 | 0x37c  | 32    | W      | Data signal of S_73                 |                                                                                    |
| s_axi_control | S_73_2                 | 0x380  | 32    | W      | Data signal of S_73                 |                                                                                    |
| s_axi_control | S_74_1                 | 0x388  | 32    | W      | Data signal of S_74                 |                                                                                    |
| s_axi_control | S_74_2                 | 0x38c  | 32    | W      | Data signal of S_74                 |                                                                                    |
| s_axi_control | S_75_1                 | 0x394  | 32    | W      | Data signal of S_75                 |                                                                                    |
| s_axi_control | S_75_2                 | 0x398  | 32    | W      | Data signal of S_75                 |                                                                                    |
| s_axi_control | S_76_1                 | 0x3a0  | 32    | W      | Data signal of S_76                 |                                                                                    |
| s_axi_control | S_76_2                 | 0x3a4  | 32    | W      | Data signal of S_76                 |                                                                                    |
| s_axi_control | S_77_1                 | 0x3ac  | 32    | W      | Data signal of S_77                 |                                                                                    |
| s_axi_control | S_77_2                 | 0x3b0  | 32    | W      | Data signal of S_77                 |                                                                                    |
| s_axi_control | S_78_1                 | 0x3b8  | 32    | W      | Data signal of S_78                 |                                                                                    |
| s_axi_control | S_78_2                 | 0x3bc  | 32    | W      | Data signal of S_78                 |                                                                                    |
| s_axi_control | S_79_1                 | 0x3c4  | 32    | W      | Data signal of S_79                 |                                                                                    |
| s_axi_control | S_79_2                 | 0x3c8  | 32    | W      | Data signal of S_79                 |                                                                                    |
| s_axi_control | S_80_1                 | 0x3d0  | 32    | W      | Data signal of S_80                 |                                                                                    |
| s_axi_control | S_80_2                 | 0x3d4  | 32    | W      | Data signal of S_80                 |                                                                                    |
| s_axi_control | S_81_1                 | 0x3dc  | 32    | W      | Data signal of S_81                 |                                                                                    |
| s_axi_control | S_81_2                 | 0x3e0  | 32    | W      | Data signal of S_81                 |                                                                                    |
| s_axi_control | S_82_1                 | 0x3e8  | 32    | W      | Data signal of S_82                 |                                                                                    |
| s_axi_control | S_82_2                 | 0x3ec  | 32    | W      | Data signal of S_82                 |                                                                                    |
| s_axi_control | S_83_1                 | 0x3f4  | 32    | W      | Data signal of S_83                 |                                                                                    |
| s_axi_control | S_83_2                 | 0x3f8  | 32    | W      | Data signal of S_83                 |                                                                                    |
| s_axi_control | S_84_1                 | 0x400  | 32    | W      | Data signal of S_84                 |                                                                                    |
| s_axi_control | S_84_2                 | 0x404  | 32    | W      | Data signal of S_84                 |                                                                                    |
| s_axi_control | S_85_1                 | 0x40c  | 32    | W      | Data signal of S_85                 |                                                                                    |
| s_axi_control | S_85_2                 | 0x410  | 32    | W      | Data signal of S_85                 |                                                                                    |
| s_axi_control | S_86_1                 | 0x418  | 32    | W      | Data signal of S_86                 |                                                                                    |
| s_axi_control | S_86_2                 | 0x41c  | 32    | W      | Data signal of S_86                 |                                                                                    |
| s_axi_control | S_87_1                 | 0x424  | 32    | W      | Data signal of S_87                 |                                                                                    |
| s_axi_control | S_87_2                 | 0x428  | 32    | W      | Data signal of S_87                 |                                                                                    |
| s_axi_control | S_88_1                 | 0x430  | 32    | W      | Data signal of S_88                 |                                                                                    |
| s_axi_control | S_88_2                 | 0x434  | 32    | W      | Data signal of S_88                 |                                                                                    |
| s_axi_control | S_89_1                 | 0x43c  | 32    | W      | Data signal of S_89                 |                                                                                    |
| s_axi_control | S_89_2                 | 0x440  | 32    | W      | Data signal of S_89                 |                                                                                    |
| s_axi_control | S_90_1                 | 0x448  | 32    | W      | Data signal of S_90                 |                                                                                    |
| s_axi_control | S_90_2                 | 0x44c  | 32    | W      | Data signal of S_90                 |                                                                                    |
| s_axi_control | S_91_1                 | 0x454  | 32    | W      | Data signal of S_91                 |                                                                                    |
| s_axi_control | S_91_2                 | 0x458  | 32    | W      | Data signal of S_91                 |                                                                                    |
| s_axi_control | S_92_1                 | 0x460  | 32    | W      | Data signal of S_92                 |                                                                                    |
| s_axi_control | S_92_2                 | 0x464  | 32    | W      | Data signal of S_92                 |                                                                                    |
| s_axi_control | S_93_1                 | 0x46c  | 32    | W      | Data signal of S_93                 |                                                                                    |
| s_axi_control | S_93_2                 | 0x470  | 32    | W      | Data signal of S_93                 |                                                                                    |
| s_axi_control | S_94_1                 | 0x478  | 32    | W      | Data signal of S_94                 |                                                                                    |
| s_axi_control | S_94_2                 | 0x47c  | 32    | W      | Data signal of S_94                 |                                                                                    |
| s_axi_control | S_95_1                 | 0x484  | 32    | W      | Data signal of S_95                 |                                                                                    |
| s_axi_control | S_95_2                 | 0x488  | 32    | W      | Data signal of S_95                 |                                                                                    |
| s_axi_control | S_96_1                 | 0x490  | 32    | W      | Data signal of S_96                 |                                                                                    |
| s_axi_control | S_96_2                 | 0x494  | 32    | W      | Data signal of S_96                 |                                                                                    |
| s_axi_control | S_97_1                 | 0x49c  | 32    | W      | Data signal of S_97                 |                                                                                    |
| s_axi_control | S_97_2                 | 0x4a0  | 32    | W      | Data signal of S_97                 |                                                                                    |
| s_axi_control | S_98_1                 | 0x4a8  | 32    | W      | Data signal of S_98                 |                                                                                    |
| s_axi_control | S_98_2                 | 0x4ac  | 32    | W      | Data signal of S_98                 |                                                                                    |
| s_axi_control | S_99_1                 | 0x4b4  | 32    | W      | Data signal of S_99                 |                                                                                    |
| s_axi_control | S_99_2                 | 0x4b8  | 32    | W      | Data signal of S_99                 |                                                                                    |
| s_axi_control | S0_1                   | 0x4c0  | 32    | W      | Data signal of S0                   |                                                                                    |
| s_axi_control | S0_2                   | 0x4c4  | 32    | W      | Data signal of S0                   |                                                                                    |
| s_axi_control | r_1                    | 0x4cc  | 32    | W      | Data signal of r                    |                                                                                    |
| s_axi_control | r_2                    | 0x4d0  | 32    | W      | Data signal of r                    |                                                                                    |
| s_axi_control | sigma_1                | 0x4d8  | 32    | W      | Data signal of sigma                |                                                                                    |
| s_axi_control | sigma_2                | 0x4dc  | 32    | W      | Data signal of sigma                |                                                                                    |
| s_axi_control | T_1                    | 0x4e4  | 32    | W      | Data signal of T                    |                                                                                    |
| s_axi_control | T_2                    | 0x4e8  | 32    | W      | Data signal of T                    |                                                                                    |
| s_axi_control | random_increments_0_1  | 0x4f0  | 32    | W      | Data signal of random_increments_0  |                                                                                    |
| s_axi_control | random_increments_0_2  | 0x4f4  | 32    | W      | Data signal of random_increments_0  |                                                                                    |
| s_axi_control | random_increments_1_1  | 0x4fc  | 32    | W      | Data signal of random_increments_1  |                                                                                    |
| s_axi_control | random_increments_1_2  | 0x500  | 32    | W      | Data signal of random_increments_1  |                                                                                    |
| s_axi_control | random_increments_2_1  | 0x508  | 32    | W      | Data signal of random_increments_2  |                                                                                    |
| s_axi_control | random_increments_2_2  | 0x50c  | 32    | W      | Data signal of random_increments_2  |                                                                                    |
| s_axi_control | random_increments_3_1  | 0x514  | 32    | W      | Data signal of random_increments_3  |                                                                                    |
| s_axi_control | random_increments_3_2  | 0x518  | 32    | W      | Data signal of random_increments_3  |                                                                                    |
| s_axi_control | random_increments_4_1  | 0x520  | 32    | W      | Data signal of random_increments_4  |                                                                                    |
| s_axi_control | random_increments_4_2  | 0x524  | 32    | W      | Data signal of random_increments_4  |                                                                                    |
| s_axi_control | random_increments_5_1  | 0x52c  | 32    | W      | Data signal of random_increments_5  |                                                                                    |
| s_axi_control | random_increments_5_2  | 0x530  | 32    | W      | Data signal of random_increments_5  |                                                                                    |
| s_axi_control | random_increments_6_1  | 0x538  | 32    | W      | Data signal of random_increments_6  |                                                                                    |
| s_axi_control | random_increments_6_2  | 0x53c  | 32    | W      | Data signal of random_increments_6  |                                                                                    |
| s_axi_control | random_increments_7_1  | 0x544  | 32    | W      | Data signal of random_increments_7  |                                                                                    |
| s_axi_control | random_increments_7_2  | 0x548  | 32    | W      | Data signal of random_increments_7  |                                                                                    |
| s_axi_control | random_increments_8_1  | 0x550  | 32    | W      | Data signal of random_increments_8  |                                                                                    |
| s_axi_control | random_increments_8_2  | 0x554  | 32    | W      | Data signal of random_increments_8  |                                                                                    |
| s_axi_control | random_increments_9_1  | 0x55c  | 32    | W      | Data signal of random_increments_9  |                                                                                    |
| s_axi_control | random_increments_9_2  | 0x560  | 32    | W      | Data signal of random_increments_9  |                                                                                    |
| s_axi_control | random_increments_10_1 | 0x568  | 32    | W      | Data signal of random_increments_10 |                                                                                    |
| s_axi_control | random_increments_10_2 | 0x56c  | 32    | W      | Data signal of random_increments_10 |                                                                                    |
| s_axi_control | random_increments_11_1 | 0x574  | 32    | W      | Data signal of random_increments_11 |                                                                                    |
| s_axi_control | random_increments_11_2 | 0x578  | 32    | W      | Data signal of random_increments_11 |                                                                                    |
| s_axi_control | random_increments_12_1 | 0x580  | 32    | W      | Data signal of random_increments_12 |                                                                                    |
| s_axi_control | random_increments_12_2 | 0x584  | 32    | W      | Data signal of random_increments_12 |                                                                                    |
| s_axi_control | random_increments_13_1 | 0x58c  | 32    | W      | Data signal of random_increments_13 |                                                                                    |
| s_axi_control | random_increments_13_2 | 0x590  | 32    | W      | Data signal of random_increments_13 |                                                                                    |
| s_axi_control | random_increments_14_1 | 0x598  | 32    | W      | Data signal of random_increments_14 |                                                                                    |
| s_axi_control | random_increments_14_2 | 0x59c  | 32    | W      | Data signal of random_increments_14 |                                                                                    |
| s_axi_control | random_increments_15_1 | 0x5a4  | 32    | W      | Data signal of random_increments_15 |                                                                                    |
| s_axi_control | random_increments_15_2 | 0x5a8  | 32    | W      | Data signal of random_increments_15 |                                                                                    |
| s_axi_control | random_increments_16_1 | 0x5b0  | 32    | W      | Data signal of random_increments_16 |                                                                                    |
| s_axi_control | random_increments_16_2 | 0x5b4  | 32    | W      | Data signal of random_increments_16 |                                                                                    |
| s_axi_control | random_increments_17_1 | 0x5bc  | 32    | W      | Data signal of random_increments_17 |                                                                                    |
| s_axi_control | random_increments_17_2 | 0x5c0  | 32    | W      | Data signal of random_increments_17 |                                                                                    |
| s_axi_control | random_increments_18_1 | 0x5c8  | 32    | W      | Data signal of random_increments_18 |                                                                                    |
| s_axi_control | random_increments_18_2 | 0x5cc  | 32    | W      | Data signal of random_increments_18 |                                                                                    |
| s_axi_control | random_increments_19_1 | 0x5d4  | 32    | W      | Data signal of random_increments_19 |                                                                                    |
| s_axi_control | random_increments_19_2 | 0x5d8  | 32    | W      | Data signal of random_increments_19 |                                                                                    |
| s_axi_control | random_increments_20_1 | 0x5e0  | 32    | W      | Data signal of random_increments_20 |                                                                                    |
| s_axi_control | random_increments_20_2 | 0x5e4  | 32    | W      | Data signal of random_increments_20 |                                                                                    |
| s_axi_control | random_increments_21_1 | 0x5ec  | 32    | W      | Data signal of random_increments_21 |                                                                                    |
| s_axi_control | random_increments_21_2 | 0x5f0  | 32    | W      | Data signal of random_increments_21 |                                                                                    |
| s_axi_control | random_increments_22_1 | 0x5f8  | 32    | W      | Data signal of random_increments_22 |                                                                                    |
| s_axi_control | random_increments_22_2 | 0x5fc  | 32    | W      | Data signal of random_increments_22 |                                                                                    |
| s_axi_control | random_increments_23_1 | 0x604  | 32    | W      | Data signal of random_increments_23 |                                                                                    |
| s_axi_control | random_increments_23_2 | 0x608  | 32    | W      | Data signal of random_increments_23 |                                                                                    |
| s_axi_control | random_increments_24_1 | 0x610  | 32    | W      | Data signal of random_increments_24 |                                                                                    |
| s_axi_control | random_increments_24_2 | 0x614  | 32    | W      | Data signal of random_increments_24 |                                                                                    |
| s_axi_control | random_increments_25_1 | 0x61c  | 32    | W      | Data signal of random_increments_25 |                                                                                    |
| s_axi_control | random_increments_25_2 | 0x620  | 32    | W      | Data signal of random_increments_25 |                                                                                    |
| s_axi_control | random_increments_26_1 | 0x628  | 32    | W      | Data signal of random_increments_26 |                                                                                    |
| s_axi_control | random_increments_26_2 | 0x62c  | 32    | W      | Data signal of random_increments_26 |                                                                                    |
| s_axi_control | random_increments_27_1 | 0x634  | 32    | W      | Data signal of random_increments_27 |                                                                                    |
| s_axi_control | random_increments_27_2 | 0x638  | 32    | W      | Data signal of random_increments_27 |                                                                                    |
| s_axi_control | random_increments_28_1 | 0x640  | 32    | W      | Data signal of random_increments_28 |                                                                                    |
| s_axi_control | random_increments_28_2 | 0x644  | 32    | W      | Data signal of random_increments_28 |                                                                                    |
| s_axi_control | random_increments_29_1 | 0x64c  | 32    | W      | Data signal of random_increments_29 |                                                                                    |
| s_axi_control | random_increments_29_2 | 0x650  | 32    | W      | Data signal of random_increments_29 |                                                                                    |
| s_axi_control | random_increments_30_1 | 0x658  | 32    | W      | Data signal of random_increments_30 |                                                                                    |
| s_axi_control | random_increments_30_2 | 0x65c  | 32    | W      | Data signal of random_increments_30 |                                                                                    |
| s_axi_control | random_increments_31_1 | 0x664  | 32    | W      | Data signal of random_increments_31 |                                                                                    |
| s_axi_control | random_increments_31_2 | 0x668  | 32    | W      | Data signal of random_increments_31 |                                                                                    |
| s_axi_control | random_increments_32_1 | 0x670  | 32    | W      | Data signal of random_increments_32 |                                                                                    |
| s_axi_control | random_increments_32_2 | 0x674  | 32    | W      | Data signal of random_increments_32 |                                                                                    |
| s_axi_control | random_increments_33_1 | 0x67c  | 32    | W      | Data signal of random_increments_33 |                                                                                    |
| s_axi_control | random_increments_33_2 | 0x680  | 32    | W      | Data signal of random_increments_33 |                                                                                    |
| s_axi_control | random_increments_34_1 | 0x688  | 32    | W      | Data signal of random_increments_34 |                                                                                    |
| s_axi_control | random_increments_34_2 | 0x68c  | 32    | W      | Data signal of random_increments_34 |                                                                                    |
| s_axi_control | random_increments_35_1 | 0x694  | 32    | W      | Data signal of random_increments_35 |                                                                                    |
| s_axi_control | random_increments_35_2 | 0x698  | 32    | W      | Data signal of random_increments_35 |                                                                                    |
| s_axi_control | random_increments_36_1 | 0x6a0  | 32    | W      | Data signal of random_increments_36 |                                                                                    |
| s_axi_control | random_increments_36_2 | 0x6a4  | 32    | W      | Data signal of random_increments_36 |                                                                                    |
| s_axi_control | random_increments_37_1 | 0x6ac  | 32    | W      | Data signal of random_increments_37 |                                                                                    |
| s_axi_control | random_increments_37_2 | 0x6b0  | 32    | W      | Data signal of random_increments_37 |                                                                                    |
| s_axi_control | random_increments_38_1 | 0x6b8  | 32    | W      | Data signal of random_increments_38 |                                                                                    |
| s_axi_control | random_increments_38_2 | 0x6bc  | 32    | W      | Data signal of random_increments_38 |                                                                                    |
| s_axi_control | random_increments_39_1 | 0x6c4  | 32    | W      | Data signal of random_increments_39 |                                                                                    |
| s_axi_control | random_increments_39_2 | 0x6c8  | 32    | W      | Data signal of random_increments_39 |                                                                                    |
| s_axi_control | random_increments_40_1 | 0x6d0  | 32    | W      | Data signal of random_increments_40 |                                                                                    |
| s_axi_control | random_increments_40_2 | 0x6d4  | 32    | W      | Data signal of random_increments_40 |                                                                                    |
| s_axi_control | random_increments_41_1 | 0x6dc  | 32    | W      | Data signal of random_increments_41 |                                                                                    |
| s_axi_control | random_increments_41_2 | 0x6e0  | 32    | W      | Data signal of random_increments_41 |                                                                                    |
| s_axi_control | random_increments_42_1 | 0x6e8  | 32    | W      | Data signal of random_increments_42 |                                                                                    |
| s_axi_control | random_increments_42_2 | 0x6ec  | 32    | W      | Data signal of random_increments_42 |                                                                                    |
| s_axi_control | random_increments_43_1 | 0x6f4  | 32    | W      | Data signal of random_increments_43 |                                                                                    |
| s_axi_control | random_increments_43_2 | 0x6f8  | 32    | W      | Data signal of random_increments_43 |                                                                                    |
| s_axi_control | random_increments_44_1 | 0x700  | 32    | W      | Data signal of random_increments_44 |                                                                                    |
| s_axi_control | random_increments_44_2 | 0x704  | 32    | W      | Data signal of random_increments_44 |                                                                                    |
| s_axi_control | random_increments_45_1 | 0x70c  | 32    | W      | Data signal of random_increments_45 |                                                                                    |
| s_axi_control | random_increments_45_2 | 0x710  | 32    | W      | Data signal of random_increments_45 |                                                                                    |
| s_axi_control | random_increments_46_1 | 0x718  | 32    | W      | Data signal of random_increments_46 |                                                                                    |
| s_axi_control | random_increments_46_2 | 0x71c  | 32    | W      | Data signal of random_increments_46 |                                                                                    |
| s_axi_control | random_increments_47_1 | 0x724  | 32    | W      | Data signal of random_increments_47 |                                                                                    |
| s_axi_control | random_increments_47_2 | 0x728  | 32    | W      | Data signal of random_increments_47 |                                                                                    |
| s_axi_control | random_increments_48_1 | 0x730  | 32    | W      | Data signal of random_increments_48 |                                                                                    |
| s_axi_control | random_increments_48_2 | 0x734  | 32    | W      | Data signal of random_increments_48 |                                                                                    |
| s_axi_control | random_increments_49_1 | 0x73c  | 32    | W      | Data signal of random_increments_49 |                                                                                    |
| s_axi_control | random_increments_49_2 | 0x740  | 32    | W      | Data signal of random_increments_49 |                                                                                    |
| s_axi_control | random_increments_50_1 | 0x748  | 32    | W      | Data signal of random_increments_50 |                                                                                    |
| s_axi_control | random_increments_50_2 | 0x74c  | 32    | W      | Data signal of random_increments_50 |                                                                                    |
| s_axi_control | random_increments_51_1 | 0x754  | 32    | W      | Data signal of random_increments_51 |                                                                                    |
| s_axi_control | random_increments_51_2 | 0x758  | 32    | W      | Data signal of random_increments_51 |                                                                                    |
| s_axi_control | random_increments_52_1 | 0x760  | 32    | W      | Data signal of random_increments_52 |                                                                                    |
| s_axi_control | random_increments_52_2 | 0x764  | 32    | W      | Data signal of random_increments_52 |                                                                                    |
| s_axi_control | random_increments_53_1 | 0x76c  | 32    | W      | Data signal of random_increments_53 |                                                                                    |
| s_axi_control | random_increments_53_2 | 0x770  | 32    | W      | Data signal of random_increments_53 |                                                                                    |
| s_axi_control | random_increments_54_1 | 0x778  | 32    | W      | Data signal of random_increments_54 |                                                                                    |
| s_axi_control | random_increments_54_2 | 0x77c  | 32    | W      | Data signal of random_increments_54 |                                                                                    |
| s_axi_control | random_increments_55_1 | 0x784  | 32    | W      | Data signal of random_increments_55 |                                                                                    |
| s_axi_control | random_increments_55_2 | 0x788  | 32    | W      | Data signal of random_increments_55 |                                                                                    |
| s_axi_control | random_increments_56_1 | 0x790  | 32    | W      | Data signal of random_increments_56 |                                                                                    |
| s_axi_control | random_increments_56_2 | 0x794  | 32    | W      | Data signal of random_increments_56 |                                                                                    |
| s_axi_control | random_increments_57_1 | 0x79c  | 32    | W      | Data signal of random_increments_57 |                                                                                    |
| s_axi_control | random_increments_57_2 | 0x7a0  | 32    | W      | Data signal of random_increments_57 |                                                                                    |
| s_axi_control | random_increments_58_1 | 0x7a8  | 32    | W      | Data signal of random_increments_58 |                                                                                    |
| s_axi_control | random_increments_58_2 | 0x7ac  | 32    | W      | Data signal of random_increments_58 |                                                                                    |
| s_axi_control | random_increments_59_1 | 0x7b4  | 32    | W      | Data signal of random_increments_59 |                                                                                    |
| s_axi_control | random_increments_59_2 | 0x7b8  | 32    | W      | Data signal of random_increments_59 |                                                                                    |
| s_axi_control | random_increments_60_1 | 0x7c0  | 32    | W      | Data signal of random_increments_60 |                                                                                    |
| s_axi_control | random_increments_60_2 | 0x7c4  | 32    | W      | Data signal of random_increments_60 |                                                                                    |
| s_axi_control | random_increments_61_1 | 0x7cc  | 32    | W      | Data signal of random_increments_61 |                                                                                    |
| s_axi_control | random_increments_61_2 | 0x7d0  | 32    | W      | Data signal of random_increments_61 |                                                                                    |
| s_axi_control | random_increments_62_1 | 0x7d8  | 32    | W      | Data signal of random_increments_62 |                                                                                    |
| s_axi_control | random_increments_62_2 | 0x7dc  | 32    | W      | Data signal of random_increments_62 |                                                                                    |
| s_axi_control | random_increments_63_1 | 0x7e4  | 32    | W      | Data signal of random_increments_63 |                                                                                    |
| s_axi_control | random_increments_63_2 | 0x7e8  | 32    | W      | Data signal of random_increments_63 |                                                                                    |
| s_axi_control | random_increments_64_1 | 0x7f0  | 32    | W      | Data signal of random_increments_64 |                                                                                    |
| s_axi_control | random_increments_64_2 | 0x7f4  | 32    | W      | Data signal of random_increments_64 |                                                                                    |
| s_axi_control | random_increments_65_1 | 0x7fc  | 32    | W      | Data signal of random_increments_65 |                                                                                    |
| s_axi_control | random_increments_65_2 | 0x800  | 32    | W      | Data signal of random_increments_65 |                                                                                    |
| s_axi_control | random_increments_66_1 | 0x808  | 32    | W      | Data signal of random_increments_66 |                                                                                    |
| s_axi_control | random_increments_66_2 | 0x80c  | 32    | W      | Data signal of random_increments_66 |                                                                                    |
| s_axi_control | random_increments_67_1 | 0x814  | 32    | W      | Data signal of random_increments_67 |                                                                                    |
| s_axi_control | random_increments_67_2 | 0x818  | 32    | W      | Data signal of random_increments_67 |                                                                                    |
| s_axi_control | random_increments_68_1 | 0x820  | 32    | W      | Data signal of random_increments_68 |                                                                                    |
| s_axi_control | random_increments_68_2 | 0x824  | 32    | W      | Data signal of random_increments_68 |                                                                                    |
| s_axi_control | random_increments_69_1 | 0x82c  | 32    | W      | Data signal of random_increments_69 |                                                                                    |
| s_axi_control | random_increments_69_2 | 0x830  | 32    | W      | Data signal of random_increments_69 |                                                                                    |
| s_axi_control | random_increments_70_1 | 0x838  | 32    | W      | Data signal of random_increments_70 |                                                                                    |
| s_axi_control | random_increments_70_2 | 0x83c  | 32    | W      | Data signal of random_increments_70 |                                                                                    |
| s_axi_control | random_increments_71_1 | 0x844  | 32    | W      | Data signal of random_increments_71 |                                                                                    |
| s_axi_control | random_increments_71_2 | 0x848  | 32    | W      | Data signal of random_increments_71 |                                                                                    |
| s_axi_control | random_increments_72_1 | 0x850  | 32    | W      | Data signal of random_increments_72 |                                                                                    |
| s_axi_control | random_increments_72_2 | 0x854  | 32    | W      | Data signal of random_increments_72 |                                                                                    |
| s_axi_control | random_increments_73_1 | 0x85c  | 32    | W      | Data signal of random_increments_73 |                                                                                    |
| s_axi_control | random_increments_73_2 | 0x860  | 32    | W      | Data signal of random_increments_73 |                                                                                    |
| s_axi_control | random_increments_74_1 | 0x868  | 32    | W      | Data signal of random_increments_74 |                                                                                    |
| s_axi_control | random_increments_74_2 | 0x86c  | 32    | W      | Data signal of random_increments_74 |                                                                                    |
| s_axi_control | random_increments_75_1 | 0x874  | 32    | W      | Data signal of random_increments_75 |                                                                                    |
| s_axi_control | random_increments_75_2 | 0x878  | 32    | W      | Data signal of random_increments_75 |                                                                                    |
| s_axi_control | random_increments_76_1 | 0x880  | 32    | W      | Data signal of random_increments_76 |                                                                                    |
| s_axi_control | random_increments_76_2 | 0x884  | 32    | W      | Data signal of random_increments_76 |                                                                                    |
| s_axi_control | random_increments_77_1 | 0x88c  | 32    | W      | Data signal of random_increments_77 |                                                                                    |
| s_axi_control | random_increments_77_2 | 0x890  | 32    | W      | Data signal of random_increments_77 |                                                                                    |
| s_axi_control | random_increments_78_1 | 0x898  | 32    | W      | Data signal of random_increments_78 |                                                                                    |
| s_axi_control | random_increments_78_2 | 0x89c  | 32    | W      | Data signal of random_increments_78 |                                                                                    |
| s_axi_control | random_increments_79_1 | 0x8a4  | 32    | W      | Data signal of random_increments_79 |                                                                                    |
| s_axi_control | random_increments_79_2 | 0x8a8  | 32    | W      | Data signal of random_increments_79 |                                                                                    |
| s_axi_control | random_increments_80_1 | 0x8b0  | 32    | W      | Data signal of random_increments_80 |                                                                                    |
| s_axi_control | random_increments_80_2 | 0x8b4  | 32    | W      | Data signal of random_increments_80 |                                                                                    |
| s_axi_control | random_increments_81_1 | 0x8bc  | 32    | W      | Data signal of random_increments_81 |                                                                                    |
| s_axi_control | random_increments_81_2 | 0x8c0  | 32    | W      | Data signal of random_increments_81 |                                                                                    |
| s_axi_control | random_increments_82_1 | 0x8c8  | 32    | W      | Data signal of random_increments_82 |                                                                                    |
| s_axi_control | random_increments_82_2 | 0x8cc  | 32    | W      | Data signal of random_increments_82 |                                                                                    |
| s_axi_control | random_increments_83_1 | 0x8d4  | 32    | W      | Data signal of random_increments_83 |                                                                                    |
| s_axi_control | random_increments_83_2 | 0x8d8  | 32    | W      | Data signal of random_increments_83 |                                                                                    |
| s_axi_control | random_increments_84_1 | 0x8e0  | 32    | W      | Data signal of random_increments_84 |                                                                                    |
| s_axi_control | random_increments_84_2 | 0x8e4  | 32    | W      | Data signal of random_increments_84 |                                                                                    |
| s_axi_control | random_increments_85_1 | 0x8ec  | 32    | W      | Data signal of random_increments_85 |                                                                                    |
| s_axi_control | random_increments_85_2 | 0x8f0  | 32    | W      | Data signal of random_increments_85 |                                                                                    |
| s_axi_control | random_increments_86_1 | 0x8f8  | 32    | W      | Data signal of random_increments_86 |                                                                                    |
| s_axi_control | random_increments_86_2 | 0x8fc  | 32    | W      | Data signal of random_increments_86 |                                                                                    |
| s_axi_control | random_increments_87_1 | 0x904  | 32    | W      | Data signal of random_increments_87 |                                                                                    |
| s_axi_control | random_increments_87_2 | 0x908  | 32    | W      | Data signal of random_increments_87 |                                                                                    |
| s_axi_control | random_increments_88_1 | 0x910  | 32    | W      | Data signal of random_increments_88 |                                                                                    |
| s_axi_control | random_increments_88_2 | 0x914  | 32    | W      | Data signal of random_increments_88 |                                                                                    |
| s_axi_control | random_increments_89_1 | 0x91c  | 32    | W      | Data signal of random_increments_89 |                                                                                    |
| s_axi_control | random_increments_89_2 | 0x920  | 32    | W      | Data signal of random_increments_89 |                                                                                    |
| s_axi_control | random_increments_90_1 | 0x928  | 32    | W      | Data signal of random_increments_90 |                                                                                    |
| s_axi_control | random_increments_90_2 | 0x92c  | 32    | W      | Data signal of random_increments_90 |                                                                                    |
| s_axi_control | random_increments_91_1 | 0x934  | 32    | W      | Data signal of random_increments_91 |                                                                                    |
| s_axi_control | random_increments_91_2 | 0x938  | 32    | W      | Data signal of random_increments_91 |                                                                                    |
| s_axi_control | random_increments_92_1 | 0x940  | 32    | W      | Data signal of random_increments_92 |                                                                                    |
| s_axi_control | random_increments_92_2 | 0x944  | 32    | W      | Data signal of random_increments_92 |                                                                                    |
| s_axi_control | random_increments_93_1 | 0x94c  | 32    | W      | Data signal of random_increments_93 |                                                                                    |
| s_axi_control | random_increments_93_2 | 0x950  | 32    | W      | Data signal of random_increments_93 |                                                                                    |
| s_axi_control | random_increments_94_1 | 0x958  | 32    | W      | Data signal of random_increments_94 |                                                                                    |
| s_axi_control | random_increments_94_2 | 0x95c  | 32    | W      | Data signal of random_increments_94 |                                                                                    |
| s_axi_control | random_increments_95_1 | 0x964  | 32    | W      | Data signal of random_increments_95 |                                                                                    |
| s_axi_control | random_increments_95_2 | 0x968  | 32    | W      | Data signal of random_increments_95 |                                                                                    |
| s_axi_control | random_increments_96_1 | 0x970  | 32    | W      | Data signal of random_increments_96 |                                                                                    |
| s_axi_control | random_increments_96_2 | 0x974  | 32    | W      | Data signal of random_increments_96 |                                                                                    |
| s_axi_control | random_increments_97_1 | 0x97c  | 32    | W      | Data signal of random_increments_97 |                                                                                    |
| s_axi_control | random_increments_97_2 | 0x980  | 32    | W      | Data signal of random_increments_97 |                                                                                    |
| s_axi_control | random_increments_98_1 | 0x988  | 32    | W      | Data signal of random_increments_98 |                                                                                    |
| s_axi_control | random_increments_98_2 | 0x98c  | 32    | W      | Data signal of random_increments_98 |                                                                                    |
| s_axi_control | random_increments_99_1 | 0x994  | 32    | W      | Data signal of random_increments_99 |                                                                                    |
| s_axi_control | random_increments_99_2 | 0x998  | 32    | W      | Data signal of random_increments_99 |                                                                                    |
+---------------+------------------------+--------+-------+--------+-------------------------------------+------------------------------------------------------------------------------------+

* TOP LEVEL CONTROL
+-----------+---------------+-----------+
| Interface | Type          | Ports     |
+-----------+---------------+-----------+
| ap_clk    | clock         | ap_clk    |
| ap_rst_n  | reset         | ap_rst_n  |
| interrupt | interrupt     | interrupt |
| ap_ctrl   | ap_ctrl_chain |           |
+-----------+---------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+-------------------+-----------+----------+
| Argument          | Direction | Datatype |
+-------------------+-----------+----------+
| S                 | inout     | double*  |
| S0                | in        | double   |
| r                 | in        | double   |
| sigma             | in        | double   |
| T                 | in        | double   |
| random_increments | inout     | double*  |
+-------------------+-----------+----------+

* SW-to-HW Mapping
+-------------------+---------------+-----------+----------+------------------------------------+
| Argument          | HW Interface  | HW Type   | HW Usage | HW Info                            |
+-------------------+---------------+-----------+----------+------------------------------------+
| S                 | m_axi_gmem_0  | interface |          | channel=0                          |
| S                 | s_axi_control | interface | offset   |                                    |
| S                 | m_axi_gmem_1  | interface |          | channel=0                          |
| S                 | s_axi_control | interface | offset   |                                    |
| S                 | m_axi_gmem_2  | interface |          | channel=0                          |
| S                 | s_axi_control | interface | offset   |                                    |
| S                 | m_axi_gmem_3  | interface |          | channel=0                          |
| S                 | s_axi_control | interface | offset   |                                    |
| S                 | m_axi_gmem_4  | interface |          | channel=0                          |
| S                 | s_axi_control | interface | offset   |                                    |
| S                 | m_axi_gmem_5  | interface |          | channel=0                          |
| S                 | s_axi_control | interface | offset   |                                    |
| S                 | m_axi_gmem_6  | interface |          | channel=0                          |
| S                 | s_axi_control | interface | offset   |                                    |
| S                 | m_axi_gmem_7  | interface |          | channel=0                          |
| S                 | s_axi_control | interface | offset   |                                    |
| S                 | m_axi_gmem_8  | interface |          | channel=0                          |
| S                 | s_axi_control | interface | offset   |                                    |
| S                 | m_axi_gmem_9  | interface |          | channel=0                          |
| S                 | s_axi_control | interface | offset   |                                    |
| S                 | m_axi_gmem_10 | interface |          | channel=0                          |
| S                 | s_axi_control | interface | offset   |                                    |
| S                 | m_axi_gmem_11 | interface |          | channel=0                          |
| S                 | s_axi_control | interface | offset   |                                    |
| S                 | m_axi_gmem_12 | interface |          | channel=0                          |
| S                 | s_axi_control | interface | offset   |                                    |
| S                 | m_axi_gmem_13 | interface |          | channel=0                          |
| S                 | s_axi_control | interface | offset   |                                    |
| S                 | m_axi_gmem_14 | interface |          | channel=0                          |
| S                 | s_axi_control | interface | offset   |                                    |
| S                 | m_axi_gmem_15 | interface |          | channel=0                          |
| S                 | s_axi_control | interface | offset   |                                    |
| S                 | m_axi_gmem_16 | interface |          | channel=0                          |
| S                 | s_axi_control | interface | offset   |                                    |
| S                 | m_axi_gmem_17 | interface |          | channel=0                          |
| S                 | s_axi_control | interface | offset   |                                    |
| S                 | m_axi_gmem_18 | interface |          | channel=0                          |
| S                 | s_axi_control | interface | offset   |                                    |
| S                 | m_axi_gmem_19 | interface |          | channel=0                          |
| S                 | s_axi_control | interface | offset   |                                    |
| S                 | m_axi_gmem_20 | interface |          | channel=0                          |
| S                 | s_axi_control | interface | offset   |                                    |
| S                 | m_axi_gmem_21 | interface |          | channel=0                          |
| S                 | s_axi_control | interface | offset   |                                    |
| S                 | m_axi_gmem_22 | interface |          | channel=0                          |
| S                 | s_axi_control | interface | offset   |                                    |
| S                 | m_axi_gmem_23 | interface |          | channel=0                          |
| S                 | s_axi_control | interface | offset   |                                    |
| S                 | m_axi_gmem_24 | interface |          | channel=0                          |
| S                 | s_axi_control | interface | offset   |                                    |
| S                 | m_axi_gmem_25 | interface |          | channel=0                          |
| S                 | s_axi_control | interface | offset   |                                    |
| S                 | m_axi_gmem_26 | interface |          | channel=0                          |
| S                 | s_axi_control | interface | offset   |                                    |
| S                 | m_axi_gmem_27 | interface |          | channel=0                          |
| S                 | s_axi_control | interface | offset   |                                    |
| S                 | m_axi_gmem_28 | interface |          | channel=0                          |
| S                 | s_axi_control | interface | offset   |                                    |
| S                 | m_axi_gmem_29 | interface |          | channel=0                          |
| S                 | s_axi_control | interface | offset   |                                    |
| S                 | m_axi_gmem_30 | interface |          | channel=0                          |
| S                 | s_axi_control | interface | offset   |                                    |
| S                 | m_axi_gmem_31 | interface |          | channel=0                          |
| S                 | s_axi_control | interface | offset   |                                    |
| S                 | m_axi_gmem_32 | interface |          | channel=0                          |
| S                 | s_axi_control | interface | offset   |                                    |
| S                 | m_axi_gmem_33 | interface |          | channel=0                          |
| S                 | s_axi_control | interface | offset   |                                    |
| S                 | m_axi_gmem_34 | interface |          | channel=0                          |
| S                 | s_axi_control | interface | offset   |                                    |
| S                 | m_axi_gmem_35 | interface |          | channel=0                          |
| S                 | s_axi_control | interface | offset   |                                    |
| S                 | m_axi_gmem_36 | interface |          | channel=0                          |
| S                 | s_axi_control | interface | offset   |                                    |
| S                 | m_axi_gmem_37 | interface |          | channel=0                          |
| S                 | s_axi_control | interface | offset   |                                    |
| S                 | m_axi_gmem_38 | interface |          | channel=0                          |
| S                 | s_axi_control | interface | offset   |                                    |
| S                 | m_axi_gmem_39 | interface |          | channel=0                          |
| S                 | s_axi_control | interface | offset   |                                    |
| S                 | m_axi_gmem_40 | interface |          | channel=0                          |
| S                 | s_axi_control | interface | offset   |                                    |
| S                 | m_axi_gmem_41 | interface |          | channel=0                          |
| S                 | s_axi_control | interface | offset   |                                    |
| S                 | m_axi_gmem_42 | interface |          | channel=0                          |
| S                 | s_axi_control | interface | offset   |                                    |
| S                 | m_axi_gmem_43 | interface |          | channel=0                          |
| S                 | s_axi_control | interface | offset   |                                    |
| S                 | m_axi_gmem_44 | interface |          | channel=0                          |
| S                 | s_axi_control | interface | offset   |                                    |
| S                 | m_axi_gmem_45 | interface |          | channel=0                          |
| S                 | s_axi_control | interface | offset   |                                    |
| S                 | m_axi_gmem_46 | interface |          | channel=0                          |
| S                 | s_axi_control | interface | offset   |                                    |
| S                 | m_axi_gmem_47 | interface |          | channel=0                          |
| S                 | s_axi_control | interface | offset   |                                    |
| S                 | m_axi_gmem_48 | interface |          | channel=0                          |
| S                 | s_axi_control | interface | offset   |                                    |
| S                 | m_axi_gmem_49 | interface |          | channel=0                          |
| S                 | s_axi_control | interface | offset   |                                    |
| S                 | m_axi_gmem_50 | interface |          | channel=0                          |
| S                 | s_axi_control | interface | offset   |                                    |
| S                 | m_axi_gmem_51 | interface |          | channel=0                          |
| S                 | s_axi_control | interface | offset   |                                    |
| S                 | m_axi_gmem_52 | interface |          | channel=0                          |
| S                 | s_axi_control | interface | offset   |                                    |
| S                 | m_axi_gmem_53 | interface |          | channel=0                          |
| S                 | s_axi_control | interface | offset   |                                    |
| S                 | m_axi_gmem_54 | interface |          | channel=0                          |
| S                 | s_axi_control | interface | offset   |                                    |
| S                 | m_axi_gmem_55 | interface |          | channel=0                          |
| S                 | s_axi_control | interface | offset   |                                    |
| S                 | m_axi_gmem_56 | interface |          | channel=0                          |
| S                 | s_axi_control | interface | offset   |                                    |
| S                 | m_axi_gmem_57 | interface |          | channel=0                          |
| S                 | s_axi_control | interface | offset   |                                    |
| S                 | m_axi_gmem_58 | interface |          | channel=0                          |
| S                 | s_axi_control | interface | offset   |                                    |
| S                 | m_axi_gmem_59 | interface |          | channel=0                          |
| S                 | s_axi_control | interface | offset   |                                    |
| S                 | m_axi_gmem_60 | interface |          | channel=0                          |
| S                 | s_axi_control | interface | offset   |                                    |
| S                 | m_axi_gmem_61 | interface |          | channel=0                          |
| S                 | s_axi_control | interface | offset   |                                    |
| S                 | m_axi_gmem_62 | interface |          | channel=0                          |
| S                 | s_axi_control | interface | offset   |                                    |
| S                 | m_axi_gmem_63 | interface |          | channel=0                          |
| S                 | s_axi_control | interface | offset   |                                    |
| S                 | m_axi_gmem_64 | interface |          | channel=0                          |
| S                 | s_axi_control | interface | offset   |                                    |
| S                 | m_axi_gmem_65 | interface |          | channel=0                          |
| S                 | s_axi_control | interface | offset   |                                    |
| S                 | m_axi_gmem_66 | interface |          | channel=0                          |
| S                 | s_axi_control | interface | offset   |                                    |
| S                 | m_axi_gmem_67 | interface |          | channel=0                          |
| S                 | s_axi_control | interface | offset   |                                    |
| S                 | m_axi_gmem_68 | interface |          | channel=0                          |
| S                 | s_axi_control | interface | offset   |                                    |
| S                 | m_axi_gmem_69 | interface |          | channel=0                          |
| S                 | s_axi_control | interface | offset   |                                    |
| S                 | m_axi_gmem_70 | interface |          | channel=0                          |
| S                 | s_axi_control | interface | offset   |                                    |
| S                 | m_axi_gmem_71 | interface |          | channel=0                          |
| S                 | s_axi_control | interface | offset   |                                    |
| S                 | m_axi_gmem_72 | interface |          | channel=0                          |
| S                 | s_axi_control | interface | offset   |                                    |
| S                 | m_axi_gmem_73 | interface |          | channel=0                          |
| S                 | s_axi_control | interface | offset   |                                    |
| S                 | m_axi_gmem_74 | interface |          | channel=0                          |
| S                 | s_axi_control | interface | offset   |                                    |
| S                 | m_axi_gmem_75 | interface |          | channel=0                          |
| S                 | s_axi_control | interface | offset   |                                    |
| S                 | m_axi_gmem_76 | interface |          | channel=0                          |
| S                 | s_axi_control | interface | offset   |                                    |
| S                 | m_axi_gmem_77 | interface |          | channel=0                          |
| S                 | s_axi_control | interface | offset   |                                    |
| S                 | m_axi_gmem_78 | interface |          | channel=0                          |
| S                 | s_axi_control | interface | offset   |                                    |
| S                 | m_axi_gmem_79 | interface |          | channel=0                          |
| S                 | s_axi_control | interface | offset   |                                    |
| S                 | m_axi_gmem_80 | interface |          | channel=0                          |
| S                 | s_axi_control | interface | offset   |                                    |
| S                 | m_axi_gmem_81 | interface |          | channel=0                          |
| S                 | s_axi_control | interface | offset   |                                    |
| S                 | m_axi_gmem_82 | interface |          | channel=0                          |
| S                 | s_axi_control | interface | offset   |                                    |
| S                 | m_axi_gmem_83 | interface |          | channel=0                          |
| S                 | s_axi_control | interface | offset   |                                    |
| S                 | m_axi_gmem_84 | interface |          | channel=0                          |
| S                 | s_axi_control | interface | offset   |                                    |
| S                 | m_axi_gmem_85 | interface |          | channel=0                          |
| S                 | s_axi_control | interface | offset   |                                    |
| S                 | m_axi_gmem_86 | interface |          | channel=0                          |
| S                 | s_axi_control | interface | offset   |                                    |
| S                 | m_axi_gmem_87 | interface |          | channel=0                          |
| S                 | s_axi_control | interface | offset   |                                    |
| S                 | m_axi_gmem_88 | interface |          | channel=0                          |
| S                 | s_axi_control | interface | offset   |                                    |
| S                 | m_axi_gmem_89 | interface |          | channel=0                          |
| S                 | s_axi_control | interface | offset   |                                    |
| S                 | m_axi_gmem_90 | interface |          | channel=0                          |
| S                 | s_axi_control | interface | offset   |                                    |
| S                 | m_axi_gmem_91 | interface |          | channel=0                          |
| S                 | s_axi_control | interface | offset   |                                    |
| S                 | m_axi_gmem_92 | interface |          | channel=0                          |
| S                 | s_axi_control | interface | offset   |                                    |
| S                 | m_axi_gmem_93 | interface |          | channel=0                          |
| S                 | s_axi_control | interface | offset   |                                    |
| S                 | m_axi_gmem_94 | interface |          | channel=0                          |
| S                 | s_axi_control | interface | offset   |                                    |
| S                 | m_axi_gmem_95 | interface |          | channel=0                          |
| S                 | s_axi_control | interface | offset   |                                    |
| S                 | m_axi_gmem_96 | interface |          | channel=0                          |
| S                 | s_axi_control | interface | offset   |                                    |
| S                 | m_axi_gmem_97 | interface |          | channel=0                          |
| S                 | s_axi_control | interface | offset   |                                    |
| S                 | m_axi_gmem_98 | interface |          | channel=0                          |
| S                 | s_axi_control | interface | offset   |                                    |
| S                 | m_axi_gmem_99 | interface |          | channel=0                          |
| S                 | s_axi_control | interface | offset   |                                    |
| S0                | s_axi_control | register  |          | name=S0_1 offset=0x4c0 range=32    |
| S0                | s_axi_control | register  |          | name=S0_2 offset=0x4c4 range=32    |
| r                 | s_axi_control | register  |          | name=r_1 offset=0x4cc range=32     |
| r                 | s_axi_control | register  |          | name=r_2 offset=0x4d0 range=32     |
| sigma             | s_axi_control | register  |          | name=sigma_1 offset=0x4d8 range=32 |
| sigma             | s_axi_control | register  |          | name=sigma_2 offset=0x4dc range=32 |
| T                 | s_axi_control | register  |          | name=T_1 offset=0x4e4 range=32     |
| T                 | s_axi_control | register  |          | name=T_2 offset=0x4e8 range=32     |
| random_increments | m_axi_gmem_0  | interface |          | channel=0                          |
| random_increments | s_axi_control | interface | offset   |                                    |
| random_increments | m_axi_gmem_1  | interface |          | channel=0                          |
| random_increments | s_axi_control | interface | offset   |                                    |
| random_increments | m_axi_gmem_2  | interface |          | channel=0                          |
| random_increments | s_axi_control | interface | offset   |                                    |
| random_increments | m_axi_gmem_3  | interface |          | channel=0                          |
| random_increments | s_axi_control | interface | offset   |                                    |
| random_increments | m_axi_gmem_4  | interface |          | channel=0                          |
| random_increments | s_axi_control | interface | offset   |                                    |
| random_increments | m_axi_gmem_5  | interface |          | channel=0                          |
| random_increments | s_axi_control | interface | offset   |                                    |
| random_increments | m_axi_gmem_6  | interface |          | channel=0                          |
| random_increments | s_axi_control | interface | offset   |                                    |
| random_increments | m_axi_gmem_7  | interface |          | channel=0                          |
| random_increments | s_axi_control | interface | offset   |                                    |
| random_increments | m_axi_gmem_8  | interface |          | channel=0                          |
| random_increments | s_axi_control | interface | offset   |                                    |
| random_increments | m_axi_gmem_9  | interface |          | channel=0                          |
| random_increments | s_axi_control | interface | offset   |                                    |
| random_increments | m_axi_gmem_10 | interface |          | channel=0                          |
| random_increments | s_axi_control | interface | offset   |                                    |
| random_increments | m_axi_gmem_11 | interface |          | channel=0                          |
| random_increments | s_axi_control | interface | offset   |                                    |
| random_increments | m_axi_gmem_12 | interface |          | channel=0                          |
| random_increments | s_axi_control | interface | offset   |                                    |
| random_increments | m_axi_gmem_13 | interface |          | channel=0                          |
| random_increments | s_axi_control | interface | offset   |                                    |
| random_increments | m_axi_gmem_14 | interface |          | channel=0                          |
| random_increments | s_axi_control | interface | offset   |                                    |
| random_increments | m_axi_gmem_15 | interface |          | channel=0                          |
| random_increments | s_axi_control | interface | offset   |                                    |
| random_increments | m_axi_gmem_16 | interface |          | channel=0                          |
| random_increments | s_axi_control | interface | offset   |                                    |
| random_increments | m_axi_gmem_17 | interface |          | channel=0                          |
| random_increments | s_axi_control | interface | offset   |                                    |
| random_increments | m_axi_gmem_18 | interface |          | channel=0                          |
| random_increments | s_axi_control | interface | offset   |                                    |
| random_increments | m_axi_gmem_19 | interface |          | channel=0                          |
| random_increments | s_axi_control | interface | offset   |                                    |
| random_increments | m_axi_gmem_20 | interface |          | channel=0                          |
| random_increments | s_axi_control | interface | offset   |                                    |
| random_increments | m_axi_gmem_21 | interface |          | channel=0                          |
| random_increments | s_axi_control | interface | offset   |                                    |
| random_increments | m_axi_gmem_22 | interface |          | channel=0                          |
| random_increments | s_axi_control | interface | offset   |                                    |
| random_increments | m_axi_gmem_23 | interface |          | channel=0                          |
| random_increments | s_axi_control | interface | offset   |                                    |
| random_increments | m_axi_gmem_24 | interface |          | channel=0                          |
| random_increments | s_axi_control | interface | offset   |                                    |
| random_increments | m_axi_gmem_25 | interface |          | channel=0                          |
| random_increments | s_axi_control | interface | offset   |                                    |
| random_increments | m_axi_gmem_26 | interface |          | channel=0                          |
| random_increments | s_axi_control | interface | offset   |                                    |
| random_increments | m_axi_gmem_27 | interface |          | channel=0                          |
| random_increments | s_axi_control | interface | offset   |                                    |
| random_increments | m_axi_gmem_28 | interface |          | channel=0                          |
| random_increments | s_axi_control | interface | offset   |                                    |
| random_increments | m_axi_gmem_29 | interface |          | channel=0                          |
| random_increments | s_axi_control | interface | offset   |                                    |
| random_increments | m_axi_gmem_30 | interface |          | channel=0                          |
| random_increments | s_axi_control | interface | offset   |                                    |
| random_increments | m_axi_gmem_31 | interface |          | channel=0                          |
| random_increments | s_axi_control | interface | offset   |                                    |
| random_increments | m_axi_gmem_32 | interface |          | channel=0                          |
| random_increments | s_axi_control | interface | offset   |                                    |
| random_increments | m_axi_gmem_33 | interface |          | channel=0                          |
| random_increments | s_axi_control | interface | offset   |                                    |
| random_increments | m_axi_gmem_34 | interface |          | channel=0                          |
| random_increments | s_axi_control | interface | offset   |                                    |
| random_increments | m_axi_gmem_35 | interface |          | channel=0                          |
| random_increments | s_axi_control | interface | offset   |                                    |
| random_increments | m_axi_gmem_36 | interface |          | channel=0                          |
| random_increments | s_axi_control | interface | offset   |                                    |
| random_increments | m_axi_gmem_37 | interface |          | channel=0                          |
| random_increments | s_axi_control | interface | offset   |                                    |
| random_increments | m_axi_gmem_38 | interface |          | channel=0                          |
| random_increments | s_axi_control | interface | offset   |                                    |
| random_increments | m_axi_gmem_39 | interface |          | channel=0                          |
| random_increments | s_axi_control | interface | offset   |                                    |
| random_increments | m_axi_gmem_40 | interface |          | channel=0                          |
| random_increments | s_axi_control | interface | offset   |                                    |
| random_increments | m_axi_gmem_41 | interface |          | channel=0                          |
| random_increments | s_axi_control | interface | offset   |                                    |
| random_increments | m_axi_gmem_42 | interface |          | channel=0                          |
| random_increments | s_axi_control | interface | offset   |                                    |
| random_increments | m_axi_gmem_43 | interface |          | channel=0                          |
| random_increments | s_axi_control | interface | offset   |                                    |
| random_increments | m_axi_gmem_44 | interface |          | channel=0                          |
| random_increments | s_axi_control | interface | offset   |                                    |
| random_increments | m_axi_gmem_45 | interface |          | channel=0                          |
| random_increments | s_axi_control | interface | offset   |                                    |
| random_increments | m_axi_gmem_46 | interface |          | channel=0                          |
| random_increments | s_axi_control | interface | offset   |                                    |
| random_increments | m_axi_gmem_47 | interface |          | channel=0                          |
| random_increments | s_axi_control | interface | offset   |                                    |
| random_increments | m_axi_gmem_48 | interface |          | channel=0                          |
| random_increments | s_axi_control | interface | offset   |                                    |
| random_increments | m_axi_gmem_49 | interface |          | channel=0                          |
| random_increments | s_axi_control | interface | offset   |                                    |
| random_increments | m_axi_gmem_50 | interface |          | channel=0                          |
| random_increments | s_axi_control | interface | offset   |                                    |
| random_increments | m_axi_gmem_51 | interface |          | channel=0                          |
| random_increments | s_axi_control | interface | offset   |                                    |
| random_increments | m_axi_gmem_52 | interface |          | channel=0                          |
| random_increments | s_axi_control | interface | offset   |                                    |
| random_increments | m_axi_gmem_53 | interface |          | channel=0                          |
| random_increments | s_axi_control | interface | offset   |                                    |
| random_increments | m_axi_gmem_54 | interface |          | channel=0                          |
| random_increments | s_axi_control | interface | offset   |                                    |
| random_increments | m_axi_gmem_55 | interface |          | channel=0                          |
| random_increments | s_axi_control | interface | offset   |                                    |
| random_increments | m_axi_gmem_56 | interface |          | channel=0                          |
| random_increments | s_axi_control | interface | offset   |                                    |
| random_increments | m_axi_gmem_57 | interface |          | channel=0                          |
| random_increments | s_axi_control | interface | offset   |                                    |
| random_increments | m_axi_gmem_58 | interface |          | channel=0                          |
| random_increments | s_axi_control | interface | offset   |                                    |
| random_increments | m_axi_gmem_59 | interface |          | channel=0                          |
| random_increments | s_axi_control | interface | offset   |                                    |
| random_increments | m_axi_gmem_60 | interface |          | channel=0                          |
| random_increments | s_axi_control | interface | offset   |                                    |
| random_increments | m_axi_gmem_61 | interface |          | channel=0                          |
| random_increments | s_axi_control | interface | offset   |                                    |
| random_increments | m_axi_gmem_62 | interface |          | channel=0                          |
| random_increments | s_axi_control | interface | offset   |                                    |
| random_increments | m_axi_gmem_63 | interface |          | channel=0                          |
| random_increments | s_axi_control | interface | offset   |                                    |
| random_increments | m_axi_gmem_64 | interface |          | channel=0                          |
| random_increments | s_axi_control | interface | offset   |                                    |
| random_increments | m_axi_gmem_65 | interface |          | channel=0                          |
| random_increments | s_axi_control | interface | offset   |                                    |
| random_increments | m_axi_gmem_66 | interface |          | channel=0                          |
| random_increments | s_axi_control | interface | offset   |                                    |
| random_increments | m_axi_gmem_67 | interface |          | channel=0                          |
| random_increments | s_axi_control | interface | offset   |                                    |
| random_increments | m_axi_gmem_68 | interface |          | channel=0                          |
| random_increments | s_axi_control | interface | offset   |                                    |
| random_increments | m_axi_gmem_69 | interface |          | channel=0                          |
| random_increments | s_axi_control | interface | offset   |                                    |
| random_increments | m_axi_gmem_70 | interface |          | channel=0                          |
| random_increments | s_axi_control | interface | offset   |                                    |
| random_increments | m_axi_gmem_71 | interface |          | channel=0                          |
| random_increments | s_axi_control | interface | offset   |                                    |
| random_increments | m_axi_gmem_72 | interface |          | channel=0                          |
| random_increments | s_axi_control | interface | offset   |                                    |
| random_increments | m_axi_gmem_73 | interface |          | channel=0                          |
| random_increments | s_axi_control | interface | offset   |                                    |
| random_increments | m_axi_gmem_74 | interface |          | channel=0                          |
| random_increments | s_axi_control | interface | offset   |                                    |
| random_increments | m_axi_gmem_75 | interface |          | channel=0                          |
| random_increments | s_axi_control | interface | offset   |                                    |
| random_increments | m_axi_gmem_76 | interface |          | channel=0                          |
| random_increments | s_axi_control | interface | offset   |                                    |
| random_increments | m_axi_gmem_77 | interface |          | channel=0                          |
| random_increments | s_axi_control | interface | offset   |                                    |
| random_increments | m_axi_gmem_78 | interface |          | channel=0                          |
| random_increments | s_axi_control | interface | offset   |                                    |
| random_increments | m_axi_gmem_79 | interface |          | channel=0                          |
| random_increments | s_axi_control | interface | offset   |                                    |
| random_increments | m_axi_gmem_80 | interface |          | channel=0                          |
| random_increments | s_axi_control | interface | offset   |                                    |
| random_increments | m_axi_gmem_81 | interface |          | channel=0                          |
| random_increments | s_axi_control | interface | offset   |                                    |
| random_increments | m_axi_gmem_82 | interface |          | channel=0                          |
| random_increments | s_axi_control | interface | offset   |                                    |
| random_increments | m_axi_gmem_83 | interface |          | channel=0                          |
| random_increments | s_axi_control | interface | offset   |                                    |
| random_increments | m_axi_gmem_84 | interface |          | channel=0                          |
| random_increments | s_axi_control | interface | offset   |                                    |
| random_increments | m_axi_gmem_85 | interface |          | channel=0                          |
| random_increments | s_axi_control | interface | offset   |                                    |
| random_increments | m_axi_gmem_86 | interface |          | channel=0                          |
| random_increments | s_axi_control | interface | offset   |                                    |
| random_increments | m_axi_gmem_87 | interface |          | channel=0                          |
| random_increments | s_axi_control | interface | offset   |                                    |
| random_increments | m_axi_gmem_88 | interface |          | channel=0                          |
| random_increments | s_axi_control | interface | offset   |                                    |
| random_increments | m_axi_gmem_89 | interface |          | channel=0                          |
| random_increments | s_axi_control | interface | offset   |                                    |
| random_increments | m_axi_gmem_90 | interface |          | channel=0                          |
| random_increments | s_axi_control | interface | offset   |                                    |
| random_increments | m_axi_gmem_91 | interface |          | channel=0                          |
| random_increments | s_axi_control | interface | offset   |                                    |
| random_increments | m_axi_gmem_92 | interface |          | channel=0                          |
| random_increments | s_axi_control | interface | offset   |                                    |
| random_increments | m_axi_gmem_93 | interface |          | channel=0                          |
| random_increments | s_axi_control | interface | offset   |                                    |
| random_increments | m_axi_gmem_94 | interface |          | channel=0                          |
| random_increments | s_axi_control | interface | offset   |                                    |
| random_increments | m_axi_gmem_95 | interface |          | channel=0                          |
| random_increments | s_axi_control | interface | offset   |                                    |
| random_increments | m_axi_gmem_96 | interface |          | channel=0                          |
| random_increments | s_axi_control | interface | offset   |                                    |
| random_increments | m_axi_gmem_97 | interface |          | channel=0                          |
| random_increments | s_axi_control | interface | offset   |                                    |
| random_increments | m_axi_gmem_98 | interface |          | channel=0                          |
| random_increments | s_axi_control | interface | offset   |                                    |
| random_increments | m_axi_gmem_99 | interface |          | channel=0                          |
| random_increments | s_axi_control | interface | offset   |                                    |
+-------------------+---------------+-----------+----------+------------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

* Inferred Burst Summary
+---------------+-----------+--------+-------+-----------------+--------------------------------------------------------------+
| HW Interface  | Direction | Length | Width | Loop            | Loop Location                                                |
+---------------+-----------+--------+-------+-----------------+--------------------------------------------------------------+
| m_axi_gmem_0  | read      | 49     | 64    | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 |
| m_axi_gmem_1  | read      | 49     | 64    | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 |
| m_axi_gmem_10 | read      | 49     | 64    | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 |
| m_axi_gmem_11 | read      | 49     | 64    | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 |
| m_axi_gmem_12 | read      | 49     | 64    | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 |
| m_axi_gmem_13 | read      | 49     | 64    | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 |
| m_axi_gmem_14 | read      | 49     | 64    | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 |
| m_axi_gmem_15 | read      | 49     | 64    | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 |
| m_axi_gmem_16 | read      | 49     | 64    | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 |
| m_axi_gmem_17 | read      | 49     | 64    | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 |
| m_axi_gmem_18 | read      | 49     | 64    | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 |
| m_axi_gmem_19 | read      | 49     | 64    | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 |
| m_axi_gmem_2  | read      | 49     | 64    | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 |
| m_axi_gmem_20 | read      | 49     | 64    | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 |
| m_axi_gmem_21 | read      | 49     | 64    | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 |
| m_axi_gmem_22 | read      | 49     | 64    | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 |
| m_axi_gmem_23 | read      | 49     | 64    | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 |
| m_axi_gmem_24 | read      | 49     | 64    | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 |
| m_axi_gmem_25 | read      | 49     | 64    | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 |
| m_axi_gmem_26 | read      | 49     | 64    | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 |
| m_axi_gmem_27 | read      | 49     | 64    | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 |
| m_axi_gmem_28 | read      | 49     | 64    | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 |
| m_axi_gmem_29 | read      | 49     | 64    | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 |
| m_axi_gmem_3  | read      | 49     | 64    | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 |
| m_axi_gmem_30 | read      | 49     | 64    | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 |
| m_axi_gmem_31 | read      | 49     | 64    | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 |
| m_axi_gmem_32 | read      | 49     | 64    | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 |
| m_axi_gmem_33 | read      | 49     | 64    | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 |
| m_axi_gmem_34 | read      | 49     | 64    | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 |
| m_axi_gmem_35 | read      | 49     | 64    | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 |
| m_axi_gmem_36 | read      | 49     | 64    | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 |
| m_axi_gmem_37 | read      | 49     | 64    | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 |
| m_axi_gmem_38 | read      | 49     | 64    | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 |
| m_axi_gmem_39 | read      | 49     | 64    | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 |
| m_axi_gmem_4  | read      | 49     | 64    | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 |
| m_axi_gmem_40 | read      | 49     | 64    | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 |
| m_axi_gmem_41 | read      | 49     | 64    | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 |
| m_axi_gmem_42 | read      | 49     | 64    | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 |
| m_axi_gmem_43 | read      | 49     | 64    | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 |
| m_axi_gmem_44 | read      | 49     | 64    | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 |
| m_axi_gmem_45 | read      | 49     | 64    | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 |
| m_axi_gmem_46 | read      | 49     | 64    | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 |
| m_axi_gmem_47 | read      | 49     | 64    | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 |
| m_axi_gmem_48 | read      | 49     | 64    | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 |
| m_axi_gmem_49 | read      | 49     | 64    | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 |
| m_axi_gmem_5  | read      | 49     | 64    | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 |
| m_axi_gmem_50 | read      | 49     | 64    | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 |
| m_axi_gmem_51 | read      | 49     | 64    | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 |
| m_axi_gmem_52 | read      | 49     | 64    | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 |
| m_axi_gmem_53 | read      | 49     | 64    | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 |
| m_axi_gmem_54 | read      | 49     | 64    | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 |
| m_axi_gmem_55 | read      | 49     | 64    | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 |
| m_axi_gmem_56 | read      | 49     | 64    | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 |
| m_axi_gmem_57 | read      | 49     | 64    | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 |
| m_axi_gmem_58 | read      | 49     | 64    | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 |
| m_axi_gmem_59 | read      | 49     | 64    | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 |
| m_axi_gmem_6  | read      | 49     | 64    | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 |
| m_axi_gmem_60 | read      | 49     | 64    | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 |
| m_axi_gmem_61 | read      | 49     | 64    | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 |
| m_axi_gmem_62 | read      | 49     | 64    | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 |
| m_axi_gmem_63 | read      | 49     | 64    | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 |
| m_axi_gmem_64 | read      | 49     | 64    | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 |
| m_axi_gmem_65 | read      | 49     | 64    | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 |
| m_axi_gmem_66 | read      | 49     | 64    | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 |
| m_axi_gmem_67 | read      | 49     | 64    | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 |
| m_axi_gmem_68 | read      | 49     | 64    | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 |
| m_axi_gmem_69 | read      | 49     | 64    | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 |
| m_axi_gmem_7  | read      | 49     | 64    | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 |
| m_axi_gmem_70 | read      | 49     | 64    | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 |
| m_axi_gmem_71 | read      | 49     | 64    | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 |
| m_axi_gmem_72 | read      | 49     | 64    | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 |
| m_axi_gmem_73 | read      | 49     | 64    | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 |
| m_axi_gmem_74 | read      | 49     | 64    | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 |
| m_axi_gmem_75 | read      | 49     | 64    | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 |
| m_axi_gmem_76 | read      | 49     | 64    | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 |
| m_axi_gmem_77 | read      | 49     | 64    | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 |
| m_axi_gmem_78 | read      | 49     | 64    | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 |
| m_axi_gmem_79 | read      | 49     | 64    | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 |
| m_axi_gmem_8  | read      | 49     | 64    | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 |
| m_axi_gmem_80 | read      | 49     | 64    | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 |
| m_axi_gmem_81 | read      | 49     | 64    | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 |
| m_axi_gmem_82 | read      | 49     | 64    | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 |
| m_axi_gmem_83 | read      | 49     | 64    | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 |
| m_axi_gmem_84 | read      | 49     | 64    | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 |
| m_axi_gmem_85 | read      | 49     | 64    | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 |
| m_axi_gmem_86 | read      | 49     | 64    | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 |
| m_axi_gmem_87 | read      | 49     | 64    | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 |
| m_axi_gmem_88 | read      | 49     | 64    | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 |
| m_axi_gmem_89 | read      | 49     | 64    | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 |
| m_axi_gmem_9  | read      | 49     | 64    | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 |
| m_axi_gmem_90 | read      | 49     | 64    | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 |
| m_axi_gmem_91 | read      | 49     | 64    | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 |
| m_axi_gmem_92 | read      | 49     | 64    | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 |
| m_axi_gmem_93 | read      | 49     | 64    | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 |
| m_axi_gmem_94 | read      | 49     | 64    | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 |
| m_axi_gmem_95 | read      | 49     | 64    | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 |
| m_axi_gmem_96 | read      | 49     | 64    | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 |
| m_axi_gmem_97 | read      | 49     | 64    | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 |
| m_axi_gmem_98 | read      | 49     | 64    | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 |
| m_axi_gmem_99 | read      | 49     | 64    | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 |
+---------------+-----------+--------+-------+-----------------+--------------------------------------------------------------+

* All M_AXI Variable Accesses
+---------------+----------------------+--------------------------------------------------------------+-----------+--------------+--------+-----------------+--------------------------------------------------------------+------------+------------------------------------------------+
| HW Interface  | Variable             | Access Location                                              | Direction | Burst Status | Length | Loop            | Loop Location                                                | Resolution | Problem                                        |
+---------------+----------------------+--------------------------------------------------------------+-----------+--------------+--------+-----------------+--------------------------------------------------------------+------------+------------------------------------------------+
| m_axi_gmem_0  | random_increments_0  | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:29:33 | read      | Widen Fail   |        | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 | 214-234    | Sequential access length is not divisible by 2 |
| m_axi_gmem_0  | random_increments_0  | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:29:33 | read      | Inferred     | 49     | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 |            |                                                |
| m_axi_gmem_1  | random_increments_1  | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:29:33 | read      | Widen Fail   |        | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 | 214-234    | Sequential access length is not divisible by 2 |
| m_axi_gmem_1  | random_increments_1  | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:29:33 | read      | Inferred     | 49     | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 |            |                                                |
| m_axi_gmem_10 | random_increments_10 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:29:33 | read      | Widen Fail   |        | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 | 214-234    | Sequential access length is not divisible by 2 |
| m_axi_gmem_10 | random_increments_10 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:29:33 | read      | Inferred     | 49     | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 |            |                                                |
| m_axi_gmem_11 | random_increments_11 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:29:33 | read      | Widen Fail   |        | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 | 214-234    | Sequential access length is not divisible by 2 |
| m_axi_gmem_11 | random_increments_11 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:29:33 | read      | Inferred     | 49     | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 |            |                                                |
| m_axi_gmem_12 | random_increments_12 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:29:33 | read      | Widen Fail   |        | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 | 214-234    | Sequential access length is not divisible by 2 |
| m_axi_gmem_12 | random_increments_12 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:29:33 | read      | Inferred     | 49     | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 |            |                                                |
| m_axi_gmem_13 | random_increments_13 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:29:33 | read      | Widen Fail   |        | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 | 214-234    | Sequential access length is not divisible by 2 |
| m_axi_gmem_13 | random_increments_13 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:29:33 | read      | Inferred     | 49     | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 |            |                                                |
| m_axi_gmem_14 | random_increments_14 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:29:33 | read      | Widen Fail   |        | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 | 214-234    | Sequential access length is not divisible by 2 |
| m_axi_gmem_14 | random_increments_14 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:29:33 | read      | Inferred     | 49     | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 |            |                                                |
| m_axi_gmem_15 | random_increments_15 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:29:33 | read      | Widen Fail   |        | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 | 214-234    | Sequential access length is not divisible by 2 |
| m_axi_gmem_15 | random_increments_15 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:29:33 | read      | Inferred     | 49     | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 |            |                                                |
| m_axi_gmem_16 | random_increments_16 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:29:33 | read      | Widen Fail   |        | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 | 214-234    | Sequential access length is not divisible by 2 |
| m_axi_gmem_16 | random_increments_16 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:29:33 | read      | Inferred     | 49     | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 |            |                                                |
| m_axi_gmem_17 | random_increments_17 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:29:33 | read      | Widen Fail   |        | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 | 214-234    | Sequential access length is not divisible by 2 |
| m_axi_gmem_17 | random_increments_17 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:29:33 | read      | Inferred     | 49     | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 |            |                                                |
| m_axi_gmem_18 | random_increments_18 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:29:33 | read      | Widen Fail   |        | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 | 214-234    | Sequential access length is not divisible by 2 |
| m_axi_gmem_18 | random_increments_18 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:29:33 | read      | Inferred     | 49     | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 |            |                                                |
| m_axi_gmem_19 | random_increments_19 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:29:33 | read      | Widen Fail   |        | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 | 214-234    | Sequential access length is not divisible by 2 |
| m_axi_gmem_19 | random_increments_19 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:29:33 | read      | Inferred     | 49     | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 |            |                                                |
| m_axi_gmem_2  | random_increments_2  | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:29:33 | read      | Widen Fail   |        | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 | 214-234    | Sequential access length is not divisible by 2 |
| m_axi_gmem_2  | random_increments_2  | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:29:33 | read      | Inferred     | 49     | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 |            |                                                |
| m_axi_gmem_20 | random_increments_20 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:29:33 | read      | Widen Fail   |        | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 | 214-234    | Sequential access length is not divisible by 2 |
| m_axi_gmem_20 | random_increments_20 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:29:33 | read      | Inferred     | 49     | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 |            |                                                |
| m_axi_gmem_21 | random_increments_21 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:29:33 | read      | Widen Fail   |        | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 | 214-234    | Sequential access length is not divisible by 2 |
| m_axi_gmem_21 | random_increments_21 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:29:33 | read      | Inferred     | 49     | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 |            |                                                |
| m_axi_gmem_22 | random_increments_22 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:29:33 | read      | Widen Fail   |        | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 | 214-234    | Sequential access length is not divisible by 2 |
| m_axi_gmem_22 | random_increments_22 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:29:33 | read      | Inferred     | 49     | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 |            |                                                |
| m_axi_gmem_23 | random_increments_23 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:29:33 | read      | Widen Fail   |        | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 | 214-234    | Sequential access length is not divisible by 2 |
| m_axi_gmem_23 | random_increments_23 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:29:33 | read      | Inferred     | 49     | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 |            |                                                |
| m_axi_gmem_24 | random_increments_24 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:29:33 | read      | Widen Fail   |        | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 | 214-234    | Sequential access length is not divisible by 2 |
| m_axi_gmem_24 | random_increments_24 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:29:33 | read      | Inferred     | 49     | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 |            |                                                |
| m_axi_gmem_25 | random_increments_25 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:29:33 | read      | Widen Fail   |        | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 | 214-234    | Sequential access length is not divisible by 2 |
| m_axi_gmem_25 | random_increments_25 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:29:33 | read      | Inferred     | 49     | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 |            |                                                |
| m_axi_gmem_26 | random_increments_26 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:29:33 | read      | Widen Fail   |        | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 | 214-234    | Sequential access length is not divisible by 2 |
| m_axi_gmem_26 | random_increments_26 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:29:33 | read      | Inferred     | 49     | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 |            |                                                |
| m_axi_gmem_27 | random_increments_27 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:29:33 | read      | Widen Fail   |        | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 | 214-234    | Sequential access length is not divisible by 2 |
| m_axi_gmem_27 | random_increments_27 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:29:33 | read      | Inferred     | 49     | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 |            |                                                |
| m_axi_gmem_28 | random_increments_28 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:29:33 | read      | Widen Fail   |        | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 | 214-234    | Sequential access length is not divisible by 2 |
| m_axi_gmem_28 | random_increments_28 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:29:33 | read      | Inferred     | 49     | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 |            |                                                |
| m_axi_gmem_29 | random_increments_29 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:29:33 | read      | Widen Fail   |        | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 | 214-234    | Sequential access length is not divisible by 2 |
| m_axi_gmem_29 | random_increments_29 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:29:33 | read      | Inferred     | 49     | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 |            |                                                |
| m_axi_gmem_3  | random_increments_3  | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:29:33 | read      | Widen Fail   |        | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 | 214-234    | Sequential access length is not divisible by 2 |
| m_axi_gmem_3  | random_increments_3  | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:29:33 | read      | Inferred     | 49     | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 |            |                                                |
| m_axi_gmem_30 | random_increments_30 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:29:33 | read      | Widen Fail   |        | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 | 214-234    | Sequential access length is not divisible by 2 |
| m_axi_gmem_30 | random_increments_30 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:29:33 | read      | Inferred     | 49     | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 |            |                                                |
| m_axi_gmem_31 | random_increments_31 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:29:33 | read      | Widen Fail   |        | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 | 214-234    | Sequential access length is not divisible by 2 |
| m_axi_gmem_31 | random_increments_31 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:29:33 | read      | Inferred     | 49     | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 |            |                                                |
| m_axi_gmem_32 | random_increments_32 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:29:33 | read      | Widen Fail   |        | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 | 214-234    | Sequential access length is not divisible by 2 |
| m_axi_gmem_32 | random_increments_32 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:29:33 | read      | Inferred     | 49     | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 |            |                                                |
| m_axi_gmem_33 | random_increments_33 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:29:33 | read      | Widen Fail   |        | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 | 214-234    | Sequential access length is not divisible by 2 |
| m_axi_gmem_33 | random_increments_33 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:29:33 | read      | Inferred     | 49     | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 |            |                                                |
| m_axi_gmem_34 | random_increments_34 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:29:33 | read      | Widen Fail   |        | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 | 214-234    | Sequential access length is not divisible by 2 |
| m_axi_gmem_34 | random_increments_34 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:29:33 | read      | Inferred     | 49     | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 |            |                                                |
| m_axi_gmem_35 | random_increments_35 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:29:33 | read      | Widen Fail   |        | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 | 214-234    | Sequential access length is not divisible by 2 |
| m_axi_gmem_35 | random_increments_35 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:29:33 | read      | Inferred     | 49     | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 |            |                                                |
| m_axi_gmem_36 | random_increments_36 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:29:33 | read      | Widen Fail   |        | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 | 214-234    | Sequential access length is not divisible by 2 |
| m_axi_gmem_36 | random_increments_36 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:29:33 | read      | Inferred     | 49     | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 |            |                                                |
| m_axi_gmem_37 | random_increments_37 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:29:33 | read      | Widen Fail   |        | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 | 214-234    | Sequential access length is not divisible by 2 |
| m_axi_gmem_37 | random_increments_37 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:29:33 | read      | Inferred     | 49     | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 |            |                                                |
| m_axi_gmem_38 | random_increments_38 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:29:33 | read      | Widen Fail   |        | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 | 214-234    | Sequential access length is not divisible by 2 |
| m_axi_gmem_38 | random_increments_38 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:29:33 | read      | Inferred     | 49     | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 |            |                                                |
| m_axi_gmem_39 | random_increments_39 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:29:33 | read      | Widen Fail   |        | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 | 214-234    | Sequential access length is not divisible by 2 |
| m_axi_gmem_39 | random_increments_39 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:29:33 | read      | Inferred     | 49     | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 |            |                                                |
| m_axi_gmem_4  | random_increments_4  | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:29:33 | read      | Widen Fail   |        | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 | 214-234    | Sequential access length is not divisible by 2 |
| m_axi_gmem_4  | random_increments_4  | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:29:33 | read      | Inferred     | 49     | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 |            |                                                |
| m_axi_gmem_40 | random_increments_40 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:29:33 | read      | Widen Fail   |        | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 | 214-234    | Sequential access length is not divisible by 2 |
| m_axi_gmem_40 | random_increments_40 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:29:33 | read      | Inferred     | 49     | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 |            |                                                |
| m_axi_gmem_41 | random_increments_41 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:29:33 | read      | Widen Fail   |        | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 | 214-234    | Sequential access length is not divisible by 2 |
| m_axi_gmem_41 | random_increments_41 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:29:33 | read      | Inferred     | 49     | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 |            |                                                |
| m_axi_gmem_42 | random_increments_42 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:29:33 | read      | Widen Fail   |        | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 | 214-234    | Sequential access length is not divisible by 2 |
| m_axi_gmem_42 | random_increments_42 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:29:33 | read      | Inferred     | 49     | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 |            |                                                |
| m_axi_gmem_43 | random_increments_43 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:29:33 | read      | Widen Fail   |        | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 | 214-234    | Sequential access length is not divisible by 2 |
| m_axi_gmem_43 | random_increments_43 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:29:33 | read      | Inferred     | 49     | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 |            |                                                |
| m_axi_gmem_44 | random_increments_44 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:29:33 | read      | Widen Fail   |        | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 | 214-234    | Sequential access length is not divisible by 2 |
| m_axi_gmem_44 | random_increments_44 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:29:33 | read      | Inferred     | 49     | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 |            |                                                |
| m_axi_gmem_45 | random_increments_45 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:29:33 | read      | Widen Fail   |        | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 | 214-234    | Sequential access length is not divisible by 2 |
| m_axi_gmem_45 | random_increments_45 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:29:33 | read      | Inferred     | 49     | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 |            |                                                |
| m_axi_gmem_46 | random_increments_46 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:29:33 | read      | Widen Fail   |        | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 | 214-234    | Sequential access length is not divisible by 2 |
| m_axi_gmem_46 | random_increments_46 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:29:33 | read      | Inferred     | 49     | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 |            |                                                |
| m_axi_gmem_47 | random_increments_47 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:29:33 | read      | Widen Fail   |        | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 | 214-234    | Sequential access length is not divisible by 2 |
| m_axi_gmem_47 | random_increments_47 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:29:33 | read      | Inferred     | 49     | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 |            |                                                |
| m_axi_gmem_48 | random_increments_48 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:29:33 | read      | Widen Fail   |        | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 | 214-234    | Sequential access length is not divisible by 2 |
| m_axi_gmem_48 | random_increments_48 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:29:33 | read      | Inferred     | 49     | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 |            |                                                |
| m_axi_gmem_49 | random_increments_49 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:29:33 | read      | Widen Fail   |        | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 | 214-234    | Sequential access length is not divisible by 2 |
| m_axi_gmem_49 | random_increments_49 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:29:33 | read      | Inferred     | 49     | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 |            |                                                |
| m_axi_gmem_5  | random_increments_5  | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:29:33 | read      | Widen Fail   |        | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 | 214-234    | Sequential access length is not divisible by 2 |
| m_axi_gmem_5  | random_increments_5  | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:29:33 | read      | Inferred     | 49     | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 |            |                                                |
| m_axi_gmem_50 | random_increments_50 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:29:33 | read      | Widen Fail   |        | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 | 214-234    | Sequential access length is not divisible by 2 |
| m_axi_gmem_50 | random_increments_50 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:29:33 | read      | Inferred     | 49     | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 |            |                                                |
| m_axi_gmem_51 | random_increments_51 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:29:33 | read      | Widen Fail   |        | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 | 214-234    | Sequential access length is not divisible by 2 |
| m_axi_gmem_51 | random_increments_51 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:29:33 | read      | Inferred     | 49     | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 |            |                                                |
| m_axi_gmem_52 | random_increments_52 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:29:33 | read      | Widen Fail   |        | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 | 214-234    | Sequential access length is not divisible by 2 |
| m_axi_gmem_52 | random_increments_52 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:29:33 | read      | Inferred     | 49     | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 |            |                                                |
| m_axi_gmem_53 | random_increments_53 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:29:33 | read      | Widen Fail   |        | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 | 214-234    | Sequential access length is not divisible by 2 |
| m_axi_gmem_53 | random_increments_53 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:29:33 | read      | Inferred     | 49     | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 |            |                                                |
| m_axi_gmem_54 | random_increments_54 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:29:33 | read      | Widen Fail   |        | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 | 214-234    | Sequential access length is not divisible by 2 |
| m_axi_gmem_54 | random_increments_54 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:29:33 | read      | Inferred     | 49     | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 |            |                                                |
| m_axi_gmem_55 | random_increments_55 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:29:33 | read      | Widen Fail   |        | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 | 214-234    | Sequential access length is not divisible by 2 |
| m_axi_gmem_55 | random_increments_55 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:29:33 | read      | Inferred     | 49     | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 |            |                                                |
| m_axi_gmem_56 | random_increments_56 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:29:33 | read      | Widen Fail   |        | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 | 214-234    | Sequential access length is not divisible by 2 |
| m_axi_gmem_56 | random_increments_56 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:29:33 | read      | Inferred     | 49     | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 |            |                                                |
| m_axi_gmem_57 | random_increments_57 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:29:33 | read      | Widen Fail   |        | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 | 214-234    | Sequential access length is not divisible by 2 |
| m_axi_gmem_57 | random_increments_57 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:29:33 | read      | Inferred     | 49     | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 |            |                                                |
| m_axi_gmem_58 | random_increments_58 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:29:33 | read      | Widen Fail   |        | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 | 214-234    | Sequential access length is not divisible by 2 |
| m_axi_gmem_58 | random_increments_58 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:29:33 | read      | Inferred     | 49     | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 |            |                                                |
| m_axi_gmem_59 | random_increments_59 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:29:33 | read      | Widen Fail   |        | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 | 214-234    | Sequential access length is not divisible by 2 |
| m_axi_gmem_59 | random_increments_59 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:29:33 | read      | Inferred     | 49     | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 |            |                                                |
| m_axi_gmem_6  | random_increments_6  | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:29:33 | read      | Widen Fail   |        | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 | 214-234    | Sequential access length is not divisible by 2 |
| m_axi_gmem_6  | random_increments_6  | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:29:33 | read      | Inferred     | 49     | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 |            |                                                |
| m_axi_gmem_60 | random_increments_60 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:29:33 | read      | Widen Fail   |        | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 | 214-234    | Sequential access length is not divisible by 2 |
| m_axi_gmem_60 | random_increments_60 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:29:33 | read      | Inferred     | 49     | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 |            |                                                |
| m_axi_gmem_61 | random_increments_61 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:29:33 | read      | Widen Fail   |        | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 | 214-234    | Sequential access length is not divisible by 2 |
| m_axi_gmem_61 | random_increments_61 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:29:33 | read      | Inferred     | 49     | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 |            |                                                |
| m_axi_gmem_62 | random_increments_62 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:29:33 | read      | Widen Fail   |        | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 | 214-234    | Sequential access length is not divisible by 2 |
| m_axi_gmem_62 | random_increments_62 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:29:33 | read      | Inferred     | 49     | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 |            |                                                |
| m_axi_gmem_63 | random_increments_63 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:29:33 | read      | Widen Fail   |        | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 | 214-234    | Sequential access length is not divisible by 2 |
| m_axi_gmem_63 | random_increments_63 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:29:33 | read      | Inferred     | 49     | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 |            |                                                |
| m_axi_gmem_64 | random_increments_64 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:29:33 | read      | Widen Fail   |        | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 | 214-234    | Sequential access length is not divisible by 2 |
| m_axi_gmem_64 | random_increments_64 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:29:33 | read      | Inferred     | 49     | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 |            |                                                |
| m_axi_gmem_65 | random_increments_65 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:29:33 | read      | Widen Fail   |        | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 | 214-234    | Sequential access length is not divisible by 2 |
| m_axi_gmem_65 | random_increments_65 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:29:33 | read      | Inferred     | 49     | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 |            |                                                |
| m_axi_gmem_66 | random_increments_66 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:29:33 | read      | Widen Fail   |        | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 | 214-234    | Sequential access length is not divisible by 2 |
| m_axi_gmem_66 | random_increments_66 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:29:33 | read      | Inferred     | 49     | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 |            |                                                |
| m_axi_gmem_67 | random_increments_67 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:29:33 | read      | Widen Fail   |        | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 | 214-234    | Sequential access length is not divisible by 2 |
| m_axi_gmem_67 | random_increments_67 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:29:33 | read      | Inferred     | 49     | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 |            |                                                |
| m_axi_gmem_68 | random_increments_68 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:29:33 | read      | Widen Fail   |        | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 | 214-234    | Sequential access length is not divisible by 2 |
| m_axi_gmem_68 | random_increments_68 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:29:33 | read      | Inferred     | 49     | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 |            |                                                |
| m_axi_gmem_69 | random_increments_69 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:29:33 | read      | Widen Fail   |        | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 | 214-234    | Sequential access length is not divisible by 2 |
| m_axi_gmem_69 | random_increments_69 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:29:33 | read      | Inferred     | 49     | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 |            |                                                |
| m_axi_gmem_7  | random_increments_7  | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:29:33 | read      | Widen Fail   |        | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 | 214-234    | Sequential access length is not divisible by 2 |
| m_axi_gmem_7  | random_increments_7  | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:29:33 | read      | Inferred     | 49     | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 |            |                                                |
| m_axi_gmem_70 | random_increments_70 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:29:33 | read      | Widen Fail   |        | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 | 214-234    | Sequential access length is not divisible by 2 |
| m_axi_gmem_70 | random_increments_70 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:29:33 | read      | Inferred     | 49     | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 |            |                                                |
| m_axi_gmem_71 | random_increments_71 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:29:33 | read      | Widen Fail   |        | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 | 214-234    | Sequential access length is not divisible by 2 |
| m_axi_gmem_71 | random_increments_71 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:29:33 | read      | Inferred     | 49     | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 |            |                                                |
| m_axi_gmem_72 | random_increments_72 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:29:33 | read      | Widen Fail   |        | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 | 214-234    | Sequential access length is not divisible by 2 |
| m_axi_gmem_72 | random_increments_72 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:29:33 | read      | Inferred     | 49     | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 |            |                                                |
| m_axi_gmem_73 | random_increments_73 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:29:33 | read      | Widen Fail   |        | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 | 214-234    | Sequential access length is not divisible by 2 |
| m_axi_gmem_73 | random_increments_73 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:29:33 | read      | Inferred     | 49     | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 |            |                                                |
| m_axi_gmem_74 | random_increments_74 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:29:33 | read      | Widen Fail   |        | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 | 214-234    | Sequential access length is not divisible by 2 |
| m_axi_gmem_74 | random_increments_74 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:29:33 | read      | Inferred     | 49     | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 |            |                                                |
| m_axi_gmem_75 | random_increments_75 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:29:33 | read      | Widen Fail   |        | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 | 214-234    | Sequential access length is not divisible by 2 |
| m_axi_gmem_75 | random_increments_75 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:29:33 | read      | Inferred     | 49     | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 |            |                                                |
| m_axi_gmem_76 | random_increments_76 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:29:33 | read      | Widen Fail   |        | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 | 214-234    | Sequential access length is not divisible by 2 |
| m_axi_gmem_76 | random_increments_76 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:29:33 | read      | Inferred     | 49     | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 |            |                                                |
| m_axi_gmem_77 | random_increments_77 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:29:33 | read      | Widen Fail   |        | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 | 214-234    | Sequential access length is not divisible by 2 |
| m_axi_gmem_77 | random_increments_77 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:29:33 | read      | Inferred     | 49     | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 |            |                                                |
| m_axi_gmem_78 | random_increments_78 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:29:33 | read      | Widen Fail   |        | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 | 214-234    | Sequential access length is not divisible by 2 |
| m_axi_gmem_78 | random_increments_78 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:29:33 | read      | Inferred     | 49     | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 |            |                                                |
| m_axi_gmem_79 | random_increments_79 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:29:33 | read      | Widen Fail   |        | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 | 214-234    | Sequential access length is not divisible by 2 |
| m_axi_gmem_79 | random_increments_79 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:29:33 | read      | Inferred     | 49     | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 |            |                                                |
| m_axi_gmem_8  | random_increments_8  | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:29:33 | read      | Widen Fail   |        | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 | 214-234    | Sequential access length is not divisible by 2 |
| m_axi_gmem_8  | random_increments_8  | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:29:33 | read      | Inferred     | 49     | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 |            |                                                |
| m_axi_gmem_80 | random_increments_80 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:29:33 | read      | Widen Fail   |        | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 | 214-234    | Sequential access length is not divisible by 2 |
| m_axi_gmem_80 | random_increments_80 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:29:33 | read      | Inferred     | 49     | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 |            |                                                |
| m_axi_gmem_81 | random_increments_81 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:29:33 | read      | Widen Fail   |        | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 | 214-234    | Sequential access length is not divisible by 2 |
| m_axi_gmem_81 | random_increments_81 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:29:33 | read      | Inferred     | 49     | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 |            |                                                |
| m_axi_gmem_82 | random_increments_82 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:29:33 | read      | Widen Fail   |        | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 | 214-234    | Sequential access length is not divisible by 2 |
| m_axi_gmem_82 | random_increments_82 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:29:33 | read      | Inferred     | 49     | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 |            |                                                |
| m_axi_gmem_83 | random_increments_83 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:29:33 | read      | Widen Fail   |        | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 | 214-234    | Sequential access length is not divisible by 2 |
| m_axi_gmem_83 | random_increments_83 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:29:33 | read      | Inferred     | 49     | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 |            |                                                |
| m_axi_gmem_84 | random_increments_84 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:29:33 | read      | Widen Fail   |        | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 | 214-234    | Sequential access length is not divisible by 2 |
| m_axi_gmem_84 | random_increments_84 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:29:33 | read      | Inferred     | 49     | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 |            |                                                |
| m_axi_gmem_85 | random_increments_85 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:29:33 | read      | Widen Fail   |        | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 | 214-234    | Sequential access length is not divisible by 2 |
| m_axi_gmem_85 | random_increments_85 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:29:33 | read      | Inferred     | 49     | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 |            |                                                |
| m_axi_gmem_86 | random_increments_86 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:29:33 | read      | Widen Fail   |        | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 | 214-234    | Sequential access length is not divisible by 2 |
| m_axi_gmem_86 | random_increments_86 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:29:33 | read      | Inferred     | 49     | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 |            |                                                |
| m_axi_gmem_87 | random_increments_87 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:29:33 | read      | Widen Fail   |        | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 | 214-234    | Sequential access length is not divisible by 2 |
| m_axi_gmem_87 | random_increments_87 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:29:33 | read      | Inferred     | 49     | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 |            |                                                |
| m_axi_gmem_88 | random_increments_88 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:29:33 | read      | Widen Fail   |        | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 | 214-234    | Sequential access length is not divisible by 2 |
| m_axi_gmem_88 | random_increments_88 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:29:33 | read      | Inferred     | 49     | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 |            |                                                |
| m_axi_gmem_89 | random_increments_89 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:29:33 | read      | Widen Fail   |        | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 | 214-234    | Sequential access length is not divisible by 2 |
| m_axi_gmem_89 | random_increments_89 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:29:33 | read      | Inferred     | 49     | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 |            |                                                |
| m_axi_gmem_9  | random_increments_9  | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:29:33 | read      | Widen Fail   |        | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 | 214-234    | Sequential access length is not divisible by 2 |
| m_axi_gmem_9  | random_increments_9  | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:29:33 | read      | Inferred     | 49     | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 |            |                                                |
| m_axi_gmem_90 | random_increments_90 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:29:33 | read      | Widen Fail   |        | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 | 214-234    | Sequential access length is not divisible by 2 |
| m_axi_gmem_90 | random_increments_90 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:29:33 | read      | Inferred     | 49     | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 |            |                                                |
| m_axi_gmem_91 | random_increments_91 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:29:33 | read      | Widen Fail   |        | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 | 214-234    | Sequential access length is not divisible by 2 |
| m_axi_gmem_91 | random_increments_91 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:29:33 | read      | Inferred     | 49     | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 |            |                                                |
| m_axi_gmem_92 | random_increments_92 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:29:33 | read      | Widen Fail   |        | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 | 214-234    | Sequential access length is not divisible by 2 |
| m_axi_gmem_92 | random_increments_92 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:29:33 | read      | Inferred     | 49     | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 |            |                                                |
| m_axi_gmem_93 | random_increments_93 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:29:33 | read      | Widen Fail   |        | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 | 214-234    | Sequential access length is not divisible by 2 |
| m_axi_gmem_93 | random_increments_93 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:29:33 | read      | Inferred     | 49     | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 |            |                                                |
| m_axi_gmem_94 | random_increments_94 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:29:33 | read      | Widen Fail   |        | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 | 214-234    | Sequential access length is not divisible by 2 |
| m_axi_gmem_94 | random_increments_94 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:29:33 | read      | Inferred     | 49     | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 |            |                                                |
| m_axi_gmem_95 | random_increments_95 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:29:33 | read      | Widen Fail   |        | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 | 214-234    | Sequential access length is not divisible by 2 |
| m_axi_gmem_95 | random_increments_95 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:29:33 | read      | Inferred     | 49     | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 |            |                                                |
| m_axi_gmem_96 | random_increments_96 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:29:33 | read      | Widen Fail   |        | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 | 214-234    | Sequential access length is not divisible by 2 |
| m_axi_gmem_96 | random_increments_96 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:29:33 | read      | Inferred     | 49     | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 |            |                                                |
| m_axi_gmem_97 | random_increments_97 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:29:33 | read      | Widen Fail   |        | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 | 214-234    | Sequential access length is not divisible by 2 |
| m_axi_gmem_97 | random_increments_97 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:29:33 | read      | Inferred     | 49     | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 |            |                                                |
| m_axi_gmem_98 | random_increments_98 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:29:33 | read      | Widen Fail   |        | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 | 214-234    | Sequential access length is not divisible by 2 |
| m_axi_gmem_98 | random_increments_98 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:29:33 | read      | Inferred     | 49     | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 |            |                                                |
| m_axi_gmem_99 | random_increments_99 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:29:33 | read      | Widen Fail   |        | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 | 214-234    | Sequential access length is not divisible by 2 |
| m_axi_gmem_99 | random_increments_99 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:29:33 | read      | Inferred     | 49     | VITIS_LOOP_28_3 | C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28:19 |            |                                                |
+---------------+----------------------+--------------------------------------------------------------+-----------+--------------+--------+-----------------+--------------------------------------------------------------+------------+------------------------------------------------+

    * Resolution URL: docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=XXX-YYY.html (replace XXX-YYY with column value)

================================================================
== Bind Op Report
================================================================
+--------------------------------------------+------+--------+---------------+-------+---------+---------+
| Name                                       | DSP  | Pragma | Variable      | Op    | Impl    | Latency |
+--------------------------------------------+------+--------+---------------+-------+---------+---------+
| + GBM                                      | 4000 |        |               |       |         |         |
|   ddiv_64ns_64ns_64_22_no_dsp_1_U1006      |      |        | deltat        | ddiv  | fabric  | 21      |
|   dmul_64ns_64ns_64_5_max_dsp_1_U1005      | 11   |        | mul           | dmul  | maxdsp  | 4       |
|   dmul_64ns_64ns_64_5_max_dsp_1_U1005      | 11   |        | half_sigma_sq | dmul  | maxdsp  | 4       |
|   dsqrt_64ns_64ns_64_21_no_dsp_1_U1007     |      |        | sqrt_deltat   | dsqrt | fabric  | 20      |
|   dadddsub_64ns_64ns_64_5_full_dsp_1_U1004 | 3    |        | sub           | dsub  | fulldsp | 4       |
|   dmul_64ns_64ns_64_5_max_dsp_1_U1005      | 11   |        | drift         | dmul  | maxdsp  | 4       |
|  + GBM_Pipeline_VITIS_LOOP_28_3            | 40   |        |               |       |         |         |
|    icmp_ln28_fu_142_p2                     |      |        | icmp_ln28     | seteq | auto    | 0       |
|    add_ln28_fu_148_p2                      |      |        | add_ln28      | add   | fabric  | 0       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U2        | 11   |        | mul1          | dmul  | maxdsp  | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U2        | 11   |        | mul2          | dmul  | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U1       | 3    |        | exponent      | dadd  | fulldsp | 4       |
|    dexp_64ns_64ns_64_12_full_dsp_1_U3      | 26   |        | tmp           | dexp  | fulldsp | 11      |
|    dmul_64ns_64ns_64_5_max_dsp_1_U2        | 11   |        | mul3          | dmul  | maxdsp  | 4       |
|  + GBM_Pipeline_VITIS_LOOP_28_31           | 40   |        |               |       |         |         |
|    icmp_ln28_fu_142_p2                     |      |        | icmp_ln28     | seteq | auto    | 0       |
|    add_ln28_fu_148_p2                      |      |        | add_ln28      | add   | fabric  | 0       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U15       | 11   |        | mul15_1       | dmul  | maxdsp  | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U15       | 11   |        | mul16_1       | dmul  | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U14      | 3    |        | exponent      | dadd  | fulldsp | 4       |
|    dexp_64ns_64ns_64_12_full_dsp_1_U16     | 26   |        | tmp_1         | dexp  | fulldsp | 11      |
|    dmul_64ns_64ns_64_5_max_dsp_1_U15       | 11   |        | mul20_1       | dmul  | maxdsp  | 4       |
|  + GBM_Pipeline_VITIS_LOOP_28_32           | 40   |        |               |       |         |         |
|    icmp_ln28_fu_142_p2                     |      |        | icmp_ln28     | seteq | auto    | 0       |
|    add_ln28_fu_148_p2                      |      |        | add_ln28      | add   | fabric  | 0       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U25       | 11   |        | mul15_2       | dmul  | maxdsp  | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U25       | 11   |        | mul16_2       | dmul  | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U24      | 3    |        | exponent      | dadd  | fulldsp | 4       |
|    dexp_64ns_64ns_64_12_full_dsp_1_U26     | 26   |        | tmp_2         | dexp  | fulldsp | 11      |
|    dmul_64ns_64ns_64_5_max_dsp_1_U25       | 11   |        | mul20_2       | dmul  | maxdsp  | 4       |
|  + GBM_Pipeline_VITIS_LOOP_28_33           | 40   |        |               |       |         |         |
|    icmp_ln28_fu_142_p2                     |      |        | icmp_ln28     | seteq | auto    | 0       |
|    add_ln28_fu_148_p2                      |      |        | add_ln28      | add   | fabric  | 0       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U35       | 11   |        | mul15_3       | dmul  | maxdsp  | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U35       | 11   |        | mul16_3       | dmul  | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U34      | 3    |        | exponent      | dadd  | fulldsp | 4       |
|    dexp_64ns_64ns_64_12_full_dsp_1_U36     | 26   |        | tmp_3         | dexp  | fulldsp | 11      |
|    dmul_64ns_64ns_64_5_max_dsp_1_U35       | 11   |        | mul20_3       | dmul  | maxdsp  | 4       |
|  + GBM_Pipeline_VITIS_LOOP_28_34           | 40   |        |               |       |         |         |
|    icmp_ln28_fu_142_p2                     |      |        | icmp_ln28     | seteq | auto    | 0       |
|    add_ln28_fu_148_p2                      |      |        | add_ln28      | add   | fabric  | 0       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U45       | 11   |        | mul15_4       | dmul  | maxdsp  | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U45       | 11   |        | mul16_4       | dmul  | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U44      | 3    |        | exponent      | dadd  | fulldsp | 4       |
|    dexp_64ns_64ns_64_12_full_dsp_1_U46     | 26   |        | tmp_4         | dexp  | fulldsp | 11      |
|    dmul_64ns_64ns_64_5_max_dsp_1_U45       | 11   |        | mul20_4       | dmul  | maxdsp  | 4       |
|  + GBM_Pipeline_VITIS_LOOP_28_35           | 40   |        |               |       |         |         |
|    icmp_ln28_fu_142_p2                     |      |        | icmp_ln28     | seteq | auto    | 0       |
|    add_ln28_fu_148_p2                      |      |        | add_ln28      | add   | fabric  | 0       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U55       | 11   |        | mul15_5       | dmul  | maxdsp  | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U55       | 11   |        | mul16_5       | dmul  | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U54      | 3    |        | exponent      | dadd  | fulldsp | 4       |
|    dexp_64ns_64ns_64_12_full_dsp_1_U56     | 26   |        | tmp_5         | dexp  | fulldsp | 11      |
|    dmul_64ns_64ns_64_5_max_dsp_1_U55       | 11   |        | mul20_5       | dmul  | maxdsp  | 4       |
|  + GBM_Pipeline_VITIS_LOOP_28_36           | 40   |        |               |       |         |         |
|    icmp_ln28_fu_142_p2                     |      |        | icmp_ln28     | seteq | auto    | 0       |
|    add_ln28_fu_148_p2                      |      |        | add_ln28      | add   | fabric  | 0       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U65       | 11   |        | mul15_6       | dmul  | maxdsp  | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U65       | 11   |        | mul16_6       | dmul  | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U64      | 3    |        | exponent      | dadd  | fulldsp | 4       |
|    dexp_64ns_64ns_64_12_full_dsp_1_U66     | 26   |        | tmp_6         | dexp  | fulldsp | 11      |
|    dmul_64ns_64ns_64_5_max_dsp_1_U65       | 11   |        | mul20_6       | dmul  | maxdsp  | 4       |
|  + GBM_Pipeline_VITIS_LOOP_28_37           | 40   |        |               |       |         |         |
|    icmp_ln28_fu_142_p2                     |      |        | icmp_ln28     | seteq | auto    | 0       |
|    add_ln28_fu_148_p2                      |      |        | add_ln28      | add   | fabric  | 0       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U75       | 11   |        | mul15_7       | dmul  | maxdsp  | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U75       | 11   |        | mul16_7       | dmul  | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U74      | 3    |        | exponent      | dadd  | fulldsp | 4       |
|    dexp_64ns_64ns_64_12_full_dsp_1_U76     | 26   |        | tmp_7         | dexp  | fulldsp | 11      |
|    dmul_64ns_64ns_64_5_max_dsp_1_U75       | 11   |        | mul20_7       | dmul  | maxdsp  | 4       |
|  + GBM_Pipeline_VITIS_LOOP_28_38           | 40   |        |               |       |         |         |
|    icmp_ln28_fu_142_p2                     |      |        | icmp_ln28     | seteq | auto    | 0       |
|    add_ln28_fu_148_p2                      |      |        | add_ln28      | add   | fabric  | 0       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U85       | 11   |        | mul15_8       | dmul  | maxdsp  | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U85       | 11   |        | mul16_8       | dmul  | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U84      | 3    |        | exponent      | dadd  | fulldsp | 4       |
|    dexp_64ns_64ns_64_12_full_dsp_1_U86     | 26   |        | tmp_8         | dexp  | fulldsp | 11      |
|    dmul_64ns_64ns_64_5_max_dsp_1_U85       | 11   |        | mul20_8       | dmul  | maxdsp  | 4       |
|  + GBM_Pipeline_VITIS_LOOP_28_39           | 40   |        |               |       |         |         |
|    icmp_ln28_fu_142_p2                     |      |        | icmp_ln28     | seteq | auto    | 0       |
|    add_ln28_fu_148_p2                      |      |        | add_ln28      | add   | fabric  | 0       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U95       | 11   |        | mul15_9       | dmul  | maxdsp  | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U95       | 11   |        | mul16_9       | dmul  | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U94      | 3    |        | exponent      | dadd  | fulldsp | 4       |
|    dexp_64ns_64ns_64_12_full_dsp_1_U96     | 26   |        | tmp_9         | dexp  | fulldsp | 11      |
|    dmul_64ns_64ns_64_5_max_dsp_1_U95       | 11   |        | mul20_9       | dmul  | maxdsp  | 4       |
|  + GBM_Pipeline_VITIS_LOOP_28_310          | 26   |        |               |       |         |         |
|    icmp_ln28_fu_142_p2                     |      |        | icmp_ln28     | seteq | auto    | 0       |
|    add_ln28_fu_148_p2                      |      |        | add_ln28      | add   | fabric  | 0       |
|    dexp_64ns_64ns_64_12_full_dsp_1_U106    | 26   |        | tmp_s         | dexp  | fulldsp | 11      |
|  + GBM_Pipeline_VITIS_LOOP_28_311          | 40   |        |               |       |         |         |
|    icmp_ln28_fu_142_p2                     |      |        | icmp_ln28     | seteq | auto    | 0       |
|    add_ln28_fu_148_p2                      |      |        | add_ln28      | add   | fabric  | 0       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U115      | 11   |        | mul15_s       | dmul  | maxdsp  | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U115      | 11   |        | mul16_s       | dmul  | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U114     | 3    |        | exponent      | dadd  | fulldsp | 4       |
|    dexp_64ns_64ns_64_12_full_dsp_1_U116    | 26   |        | tmp_s         | dexp  | fulldsp | 11      |
|    dmul_64ns_64ns_64_5_max_dsp_1_U115      | 11   |        | mul20_s       | dmul  | maxdsp  | 4       |
|  + GBM_Pipeline_VITIS_LOOP_28_312          | 40   |        |               |       |         |         |
|    icmp_ln28_fu_142_p2                     |      |        | icmp_ln28     | seteq | auto    | 0       |
|    add_ln28_fu_148_p2                      |      |        | add_ln28      | add   | fabric  | 0       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U125      | 11   |        | mul15_s       | dmul  | maxdsp  | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U125      | 11   |        | mul16_s       | dmul  | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U124     | 3    |        | exponent      | dadd  | fulldsp | 4       |
|    dexp_64ns_64ns_64_12_full_dsp_1_U126    | 26   |        | tmp_s         | dexp  | fulldsp | 11      |
|    dmul_64ns_64ns_64_5_max_dsp_1_U125      | 11   |        | mul20_s       | dmul  | maxdsp  | 4       |
|  + GBM_Pipeline_VITIS_LOOP_28_313          | 40   |        |               |       |         |         |
|    icmp_ln28_fu_142_p2                     |      |        | icmp_ln28     | seteq | auto    | 0       |
|    add_ln28_fu_148_p2                      |      |        | add_ln28      | add   | fabric  | 0       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U135      | 11   |        | mul15_s       | dmul  | maxdsp  | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U135      | 11   |        | mul16_s       | dmul  | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U134     | 3    |        | exponent      | dadd  | fulldsp | 4       |
|    dexp_64ns_64ns_64_12_full_dsp_1_U136    | 26   |        | tmp_s         | dexp  | fulldsp | 11      |
|    dmul_64ns_64ns_64_5_max_dsp_1_U135      | 11   |        | mul20_s       | dmul  | maxdsp  | 4       |
|  + GBM_Pipeline_VITIS_LOOP_28_314          | 40   |        |               |       |         |         |
|    icmp_ln28_fu_142_p2                     |      |        | icmp_ln28     | seteq | auto    | 0       |
|    add_ln28_fu_148_p2                      |      |        | add_ln28      | add   | fabric  | 0       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U145      | 11   |        | mul15_s       | dmul  | maxdsp  | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U145      | 11   |        | mul16_s       | dmul  | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U144     | 3    |        | exponent      | dadd  | fulldsp | 4       |
|    dexp_64ns_64ns_64_12_full_dsp_1_U146    | 26   |        | tmp_s         | dexp  | fulldsp | 11      |
|    dmul_64ns_64ns_64_5_max_dsp_1_U145      | 11   |        | mul20_s       | dmul  | maxdsp  | 4       |
|  + GBM_Pipeline_VITIS_LOOP_28_315          | 40   |        |               |       |         |         |
|    icmp_ln28_fu_142_p2                     |      |        | icmp_ln28     | seteq | auto    | 0       |
|    add_ln28_fu_148_p2                      |      |        | add_ln28      | add   | fabric  | 0       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U155      | 11   |        | mul15_s       | dmul  | maxdsp  | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U155      | 11   |        | mul16_s       | dmul  | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U154     | 3    |        | exponent      | dadd  | fulldsp | 4       |
|    dexp_64ns_64ns_64_12_full_dsp_1_U156    | 26   |        | tmp_s         | dexp  | fulldsp | 11      |
|    dmul_64ns_64ns_64_5_max_dsp_1_U155      | 11   |        | mul20_s       | dmul  | maxdsp  | 4       |
|  + GBM_Pipeline_VITIS_LOOP_28_316          | 40   |        |               |       |         |         |
|    icmp_ln28_fu_142_p2                     |      |        | icmp_ln28     | seteq | auto    | 0       |
|    add_ln28_fu_148_p2                      |      |        | add_ln28      | add   | fabric  | 0       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U165      | 11   |        | mul15_s       | dmul  | maxdsp  | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U165      | 11   |        | mul16_s       | dmul  | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U164     | 3    |        | exponent      | dadd  | fulldsp | 4       |
|    dexp_64ns_64ns_64_12_full_dsp_1_U166    | 26   |        | tmp_s         | dexp  | fulldsp | 11      |
|    dmul_64ns_64ns_64_5_max_dsp_1_U165      | 11   |        | mul20_s       | dmul  | maxdsp  | 4       |
|  + GBM_Pipeline_VITIS_LOOP_28_317          | 40   |        |               |       |         |         |
|    icmp_ln28_fu_142_p2                     |      |        | icmp_ln28     | seteq | auto    | 0       |
|    add_ln28_fu_148_p2                      |      |        | add_ln28      | add   | fabric  | 0       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U175      | 11   |        | mul15_s       | dmul  | maxdsp  | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U175      | 11   |        | mul16_s       | dmul  | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U174     | 3    |        | exponent      | dadd  | fulldsp | 4       |
|    dexp_64ns_64ns_64_12_full_dsp_1_U176    | 26   |        | tmp_s         | dexp  | fulldsp | 11      |
|    dmul_64ns_64ns_64_5_max_dsp_1_U175      | 11   |        | mul20_s       | dmul  | maxdsp  | 4       |
|  + GBM_Pipeline_VITIS_LOOP_28_318          | 40   |        |               |       |         |         |
|    icmp_ln28_fu_142_p2                     |      |        | icmp_ln28     | seteq | auto    | 0       |
|    add_ln28_fu_148_p2                      |      |        | add_ln28      | add   | fabric  | 0       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U185      | 11   |        | mul15_s       | dmul  | maxdsp  | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U185      | 11   |        | mul16_s       | dmul  | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U184     | 3    |        | exponent      | dadd  | fulldsp | 4       |
|    dexp_64ns_64ns_64_12_full_dsp_1_U186    | 26   |        | tmp_s         | dexp  | fulldsp | 11      |
|    dmul_64ns_64ns_64_5_max_dsp_1_U185      | 11   |        | mul20_s       | dmul  | maxdsp  | 4       |
|  + GBM_Pipeline_VITIS_LOOP_28_319          | 40   |        |               |       |         |         |
|    icmp_ln28_fu_142_p2                     |      |        | icmp_ln28     | seteq | auto    | 0       |
|    add_ln28_fu_148_p2                      |      |        | add_ln28      | add   | fabric  | 0       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U195      | 11   |        | mul15_s       | dmul  | maxdsp  | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U195      | 11   |        | mul16_s       | dmul  | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U194     | 3    |        | exponent      | dadd  | fulldsp | 4       |
|    dexp_64ns_64ns_64_12_full_dsp_1_U196    | 26   |        | tmp_s         | dexp  | fulldsp | 11      |
|    dmul_64ns_64ns_64_5_max_dsp_1_U195      | 11   |        | mul20_s       | dmul  | maxdsp  | 4       |
|  + GBM_Pipeline_VITIS_LOOP_28_320          | 40   |        |               |       |         |         |
|    icmp_ln28_fu_142_p2                     |      |        | icmp_ln28     | seteq | auto    | 0       |
|    add_ln28_fu_148_p2                      |      |        | add_ln28      | add   | fabric  | 0       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U205      | 11   |        | mul15_s       | dmul  | maxdsp  | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U205      | 11   |        | mul16_s       | dmul  | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U204     | 3    |        | exponent      | dadd  | fulldsp | 4       |
|    dexp_64ns_64ns_64_12_full_dsp_1_U206    | 26   |        | tmp_s         | dexp  | fulldsp | 11      |
|    dmul_64ns_64ns_64_5_max_dsp_1_U205      | 11   |        | mul20_s       | dmul  | maxdsp  | 4       |
|  + GBM_Pipeline_VITIS_LOOP_28_321          | 40   |        |               |       |         |         |
|    icmp_ln28_fu_142_p2                     |      |        | icmp_ln28     | seteq | auto    | 0       |
|    add_ln28_fu_148_p2                      |      |        | add_ln28      | add   | fabric  | 0       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U215      | 11   |        | mul15_s       | dmul  | maxdsp  | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U215      | 11   |        | mul16_s       | dmul  | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U214     | 3    |        | exponent      | dadd  | fulldsp | 4       |
|    dexp_64ns_64ns_64_12_full_dsp_1_U216    | 26   |        | tmp_s         | dexp  | fulldsp | 11      |
|    dmul_64ns_64ns_64_5_max_dsp_1_U215      | 11   |        | mul20_s       | dmul  | maxdsp  | 4       |
|  + GBM_Pipeline_VITIS_LOOP_28_322          | 40   |        |               |       |         |         |
|    icmp_ln28_fu_142_p2                     |      |        | icmp_ln28     | seteq | auto    | 0       |
|    add_ln28_fu_148_p2                      |      |        | add_ln28      | add   | fabric  | 0       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U225      | 11   |        | mul15_s       | dmul  | maxdsp  | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U225      | 11   |        | mul16_s       | dmul  | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U224     | 3    |        | exponent      | dadd  | fulldsp | 4       |
|    dexp_64ns_64ns_64_12_full_dsp_1_U226    | 26   |        | tmp_s         | dexp  | fulldsp | 11      |
|    dmul_64ns_64ns_64_5_max_dsp_1_U225      | 11   |        | mul20_s       | dmul  | maxdsp  | 4       |
|  + GBM_Pipeline_VITIS_LOOP_28_323          | 40   |        |               |       |         |         |
|    icmp_ln28_fu_142_p2                     |      |        | icmp_ln28     | seteq | auto    | 0       |
|    add_ln28_fu_148_p2                      |      |        | add_ln28      | add   | fabric  | 0       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U235      | 11   |        | mul15_s       | dmul  | maxdsp  | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U235      | 11   |        | mul16_s       | dmul  | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U234     | 3    |        | exponent      | dadd  | fulldsp | 4       |
|    dexp_64ns_64ns_64_12_full_dsp_1_U236    | 26   |        | tmp_s         | dexp  | fulldsp | 11      |
|    dmul_64ns_64ns_64_5_max_dsp_1_U235      | 11   |        | mul20_s       | dmul  | maxdsp  | 4       |
|  + GBM_Pipeline_VITIS_LOOP_28_324          | 40   |        |               |       |         |         |
|    icmp_ln28_fu_142_p2                     |      |        | icmp_ln28     | seteq | auto    | 0       |
|    add_ln28_fu_148_p2                      |      |        | add_ln28      | add   | fabric  | 0       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U245      | 11   |        | mul15_s       | dmul  | maxdsp  | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U245      | 11   |        | mul16_s       | dmul  | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U244     | 3    |        | exponent      | dadd  | fulldsp | 4       |
|    dexp_64ns_64ns_64_12_full_dsp_1_U246    | 26   |        | tmp_s         | dexp  | fulldsp | 11      |
|    dmul_64ns_64ns_64_5_max_dsp_1_U245      | 11   |        | mul20_s       | dmul  | maxdsp  | 4       |
|  + GBM_Pipeline_VITIS_LOOP_28_325          | 40   |        |               |       |         |         |
|    icmp_ln28_fu_142_p2                     |      |        | icmp_ln28     | seteq | auto    | 0       |
|    add_ln28_fu_148_p2                      |      |        | add_ln28      | add   | fabric  | 0       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U255      | 11   |        | mul15_s       | dmul  | maxdsp  | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U255      | 11   |        | mul16_s       | dmul  | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U254     | 3    |        | exponent      | dadd  | fulldsp | 4       |
|    dexp_64ns_64ns_64_12_full_dsp_1_U256    | 26   |        | tmp_s         | dexp  | fulldsp | 11      |
|    dmul_64ns_64ns_64_5_max_dsp_1_U255      | 11   |        | mul20_s       | dmul  | maxdsp  | 4       |
|  + GBM_Pipeline_VITIS_LOOP_28_326          | 40   |        |               |       |         |         |
|    icmp_ln28_fu_142_p2                     |      |        | icmp_ln28     | seteq | auto    | 0       |
|    add_ln28_fu_148_p2                      |      |        | add_ln28      | add   | fabric  | 0       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U265      | 11   |        | mul15_s       | dmul  | maxdsp  | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U265      | 11   |        | mul16_s       | dmul  | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U264     | 3    |        | exponent      | dadd  | fulldsp | 4       |
|    dexp_64ns_64ns_64_12_full_dsp_1_U266    | 26   |        | tmp_s         | dexp  | fulldsp | 11      |
|    dmul_64ns_64ns_64_5_max_dsp_1_U265      | 11   |        | mul20_s       | dmul  | maxdsp  | 4       |
|  + GBM_Pipeline_VITIS_LOOP_28_327          | 40   |        |               |       |         |         |
|    icmp_ln28_fu_142_p2                     |      |        | icmp_ln28     | seteq | auto    | 0       |
|    add_ln28_fu_148_p2                      |      |        | add_ln28      | add   | fabric  | 0       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U275      | 11   |        | mul15_s       | dmul  | maxdsp  | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U275      | 11   |        | mul16_s       | dmul  | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U274     | 3    |        | exponent      | dadd  | fulldsp | 4       |
|    dexp_64ns_64ns_64_12_full_dsp_1_U276    | 26   |        | tmp_s         | dexp  | fulldsp | 11      |
|    dmul_64ns_64ns_64_5_max_dsp_1_U275      | 11   |        | mul20_s       | dmul  | maxdsp  | 4       |
|  + GBM_Pipeline_VITIS_LOOP_28_328          | 40   |        |               |       |         |         |
|    icmp_ln28_fu_142_p2                     |      |        | icmp_ln28     | seteq | auto    | 0       |
|    add_ln28_fu_148_p2                      |      |        | add_ln28      | add   | fabric  | 0       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U285      | 11   |        | mul15_s       | dmul  | maxdsp  | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U285      | 11   |        | mul16_s       | dmul  | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U284     | 3    |        | exponent      | dadd  | fulldsp | 4       |
|    dexp_64ns_64ns_64_12_full_dsp_1_U286    | 26   |        | tmp_s         | dexp  | fulldsp | 11      |
|    dmul_64ns_64ns_64_5_max_dsp_1_U285      | 11   |        | mul20_s       | dmul  | maxdsp  | 4       |
|  + GBM_Pipeline_VITIS_LOOP_28_329          | 40   |        |               |       |         |         |
|    icmp_ln28_fu_142_p2                     |      |        | icmp_ln28     | seteq | auto    | 0       |
|    add_ln28_fu_148_p2                      |      |        | add_ln28      | add   | fabric  | 0       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U295      | 11   |        | mul15_s       | dmul  | maxdsp  | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U295      | 11   |        | mul16_s       | dmul  | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U294     | 3    |        | exponent      | dadd  | fulldsp | 4       |
|    dexp_64ns_64ns_64_12_full_dsp_1_U296    | 26   |        | tmp_s         | dexp  | fulldsp | 11      |
|    dmul_64ns_64ns_64_5_max_dsp_1_U295      | 11   |        | mul20_s       | dmul  | maxdsp  | 4       |
|  + GBM_Pipeline_VITIS_LOOP_28_330          | 40   |        |               |       |         |         |
|    icmp_ln28_fu_142_p2                     |      |        | icmp_ln28     | seteq | auto    | 0       |
|    add_ln28_fu_148_p2                      |      |        | add_ln28      | add   | fabric  | 0       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U305      | 11   |        | mul15_s       | dmul  | maxdsp  | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U305      | 11   |        | mul16_s       | dmul  | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U304     | 3    |        | exponent      | dadd  | fulldsp | 4       |
|    dexp_64ns_64ns_64_12_full_dsp_1_U306    | 26   |        | tmp_s         | dexp  | fulldsp | 11      |
|    dmul_64ns_64ns_64_5_max_dsp_1_U305      | 11   |        | mul20_s       | dmul  | maxdsp  | 4       |
|  + GBM_Pipeline_VITIS_LOOP_28_331          | 40   |        |               |       |         |         |
|    icmp_ln28_fu_142_p2                     |      |        | icmp_ln28     | seteq | auto    | 0       |
|    add_ln28_fu_148_p2                      |      |        | add_ln28      | add   | fabric  | 0       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U315      | 11   |        | mul15_s       | dmul  | maxdsp  | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U315      | 11   |        | mul16_s       | dmul  | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U314     | 3    |        | exponent      | dadd  | fulldsp | 4       |
|    dexp_64ns_64ns_64_12_full_dsp_1_U316    | 26   |        | tmp_s         | dexp  | fulldsp | 11      |
|    dmul_64ns_64ns_64_5_max_dsp_1_U315      | 11   |        | mul20_s       | dmul  | maxdsp  | 4       |
|  + GBM_Pipeline_VITIS_LOOP_28_332          | 40   |        |               |       |         |         |
|    icmp_ln28_fu_142_p2                     |      |        | icmp_ln28     | seteq | auto    | 0       |
|    add_ln28_fu_148_p2                      |      |        | add_ln28      | add   | fabric  | 0       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U325      | 11   |        | mul15_s       | dmul  | maxdsp  | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U325      | 11   |        | mul16_s       | dmul  | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U324     | 3    |        | exponent      | dadd  | fulldsp | 4       |
|    dexp_64ns_64ns_64_12_full_dsp_1_U326    | 26   |        | tmp_s         | dexp  | fulldsp | 11      |
|    dmul_64ns_64ns_64_5_max_dsp_1_U325      | 11   |        | mul20_s       | dmul  | maxdsp  | 4       |
|  + GBM_Pipeline_VITIS_LOOP_28_333          | 40   |        |               |       |         |         |
|    icmp_ln28_fu_142_p2                     |      |        | icmp_ln28     | seteq | auto    | 0       |
|    add_ln28_fu_148_p2                      |      |        | add_ln28      | add   | fabric  | 0       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U335      | 11   |        | mul15_s       | dmul  | maxdsp  | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U335      | 11   |        | mul16_s       | dmul  | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U334     | 3    |        | exponent      | dadd  | fulldsp | 4       |
|    dexp_64ns_64ns_64_12_full_dsp_1_U336    | 26   |        | tmp_s         | dexp  | fulldsp | 11      |
|    dmul_64ns_64ns_64_5_max_dsp_1_U335      | 11   |        | mul20_s       | dmul  | maxdsp  | 4       |
|  + GBM_Pipeline_VITIS_LOOP_28_334          | 40   |        |               |       |         |         |
|    icmp_ln28_fu_142_p2                     |      |        | icmp_ln28     | seteq | auto    | 0       |
|    add_ln28_fu_148_p2                      |      |        | add_ln28      | add   | fabric  | 0       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U345      | 11   |        | mul15_s       | dmul  | maxdsp  | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U345      | 11   |        | mul16_s       | dmul  | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U344     | 3    |        | exponent      | dadd  | fulldsp | 4       |
|    dexp_64ns_64ns_64_12_full_dsp_1_U346    | 26   |        | tmp_s         | dexp  | fulldsp | 11      |
|    dmul_64ns_64ns_64_5_max_dsp_1_U345      | 11   |        | mul20_s       | dmul  | maxdsp  | 4       |
|  + GBM_Pipeline_VITIS_LOOP_28_335          | 40   |        |               |       |         |         |
|    icmp_ln28_fu_142_p2                     |      |        | icmp_ln28     | seteq | auto    | 0       |
|    add_ln28_fu_148_p2                      |      |        | add_ln28      | add   | fabric  | 0       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U355      | 11   |        | mul15_s       | dmul  | maxdsp  | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U355      | 11   |        | mul16_s       | dmul  | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U354     | 3    |        | exponent      | dadd  | fulldsp | 4       |
|    dexp_64ns_64ns_64_12_full_dsp_1_U356    | 26   |        | tmp_s         | dexp  | fulldsp | 11      |
|    dmul_64ns_64ns_64_5_max_dsp_1_U355      | 11   |        | mul20_s       | dmul  | maxdsp  | 4       |
|  + GBM_Pipeline_VITIS_LOOP_28_336          | 40   |        |               |       |         |         |
|    icmp_ln28_fu_142_p2                     |      |        | icmp_ln28     | seteq | auto    | 0       |
|    add_ln28_fu_148_p2                      |      |        | add_ln28      | add   | fabric  | 0       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U365      | 11   |        | mul15_s       | dmul  | maxdsp  | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U365      | 11   |        | mul16_s       | dmul  | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U364     | 3    |        | exponent      | dadd  | fulldsp | 4       |
|    dexp_64ns_64ns_64_12_full_dsp_1_U366    | 26   |        | tmp_s         | dexp  | fulldsp | 11      |
|    dmul_64ns_64ns_64_5_max_dsp_1_U365      | 11   |        | mul20_s       | dmul  | maxdsp  | 4       |
|  + GBM_Pipeline_VITIS_LOOP_28_337          | 40   |        |               |       |         |         |
|    icmp_ln28_fu_142_p2                     |      |        | icmp_ln28     | seteq | auto    | 0       |
|    add_ln28_fu_148_p2                      |      |        | add_ln28      | add   | fabric  | 0       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U375      | 11   |        | mul15_s       | dmul  | maxdsp  | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U375      | 11   |        | mul16_s       | dmul  | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U374     | 3    |        | exponent      | dadd  | fulldsp | 4       |
|    dexp_64ns_64ns_64_12_full_dsp_1_U376    | 26   |        | tmp_s         | dexp  | fulldsp | 11      |
|    dmul_64ns_64ns_64_5_max_dsp_1_U375      | 11   |        | mul20_s       | dmul  | maxdsp  | 4       |
|  + GBM_Pipeline_VITIS_LOOP_28_338          | 40   |        |               |       |         |         |
|    icmp_ln28_fu_142_p2                     |      |        | icmp_ln28     | seteq | auto    | 0       |
|    add_ln28_fu_148_p2                      |      |        | add_ln28      | add   | fabric  | 0       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U385      | 11   |        | mul15_s       | dmul  | maxdsp  | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U385      | 11   |        | mul16_s       | dmul  | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U384     | 3    |        | exponent      | dadd  | fulldsp | 4       |
|    dexp_64ns_64ns_64_12_full_dsp_1_U386    | 26   |        | tmp_s         | dexp  | fulldsp | 11      |
|    dmul_64ns_64ns_64_5_max_dsp_1_U385      | 11   |        | mul20_s       | dmul  | maxdsp  | 4       |
|  + GBM_Pipeline_VITIS_LOOP_28_339          | 40   |        |               |       |         |         |
|    icmp_ln28_fu_142_p2                     |      |        | icmp_ln28     | seteq | auto    | 0       |
|    add_ln28_fu_148_p2                      |      |        | add_ln28      | add   | fabric  | 0       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U395      | 11   |        | mul15_s       | dmul  | maxdsp  | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U395      | 11   |        | mul16_s       | dmul  | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U394     | 3    |        | exponent      | dadd  | fulldsp | 4       |
|    dexp_64ns_64ns_64_12_full_dsp_1_U396    | 26   |        | tmp_s         | dexp  | fulldsp | 11      |
|    dmul_64ns_64ns_64_5_max_dsp_1_U395      | 11   |        | mul20_s       | dmul  | maxdsp  | 4       |
|  + GBM_Pipeline_VITIS_LOOP_28_340          | 40   |        |               |       |         |         |
|    icmp_ln28_fu_142_p2                     |      |        | icmp_ln28     | seteq | auto    | 0       |
|    add_ln28_fu_148_p2                      |      |        | add_ln28      | add   | fabric  | 0       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U405      | 11   |        | mul15_s       | dmul  | maxdsp  | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U405      | 11   |        | mul16_s       | dmul  | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U404     | 3    |        | exponent      | dadd  | fulldsp | 4       |
|    dexp_64ns_64ns_64_12_full_dsp_1_U406    | 26   |        | tmp_s         | dexp  | fulldsp | 11      |
|    dmul_64ns_64ns_64_5_max_dsp_1_U405      | 11   |        | mul20_s       | dmul  | maxdsp  | 4       |
|  + GBM_Pipeline_VITIS_LOOP_28_341          | 40   |        |               |       |         |         |
|    icmp_ln28_fu_142_p2                     |      |        | icmp_ln28     | seteq | auto    | 0       |
|    add_ln28_fu_148_p2                      |      |        | add_ln28      | add   | fabric  | 0       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U415      | 11   |        | mul15_s       | dmul  | maxdsp  | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U415      | 11   |        | mul16_s       | dmul  | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U414     | 3    |        | exponent      | dadd  | fulldsp | 4       |
|    dexp_64ns_64ns_64_12_full_dsp_1_U416    | 26   |        | tmp_s         | dexp  | fulldsp | 11      |
|    dmul_64ns_64ns_64_5_max_dsp_1_U415      | 11   |        | mul20_s       | dmul  | maxdsp  | 4       |
|  + GBM_Pipeline_VITIS_LOOP_28_342          | 40   |        |               |       |         |         |
|    icmp_ln28_fu_142_p2                     |      |        | icmp_ln28     | seteq | auto    | 0       |
|    add_ln28_fu_148_p2                      |      |        | add_ln28      | add   | fabric  | 0       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U425      | 11   |        | mul15_s       | dmul  | maxdsp  | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U425      | 11   |        | mul16_s       | dmul  | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U424     | 3    |        | exponent      | dadd  | fulldsp | 4       |
|    dexp_64ns_64ns_64_12_full_dsp_1_U426    | 26   |        | tmp_s         | dexp  | fulldsp | 11      |
|    dmul_64ns_64ns_64_5_max_dsp_1_U425      | 11   |        | mul20_s       | dmul  | maxdsp  | 4       |
|  + GBM_Pipeline_VITIS_LOOP_28_343          | 40   |        |               |       |         |         |
|    icmp_ln28_fu_142_p2                     |      |        | icmp_ln28     | seteq | auto    | 0       |
|    add_ln28_fu_148_p2                      |      |        | add_ln28      | add   | fabric  | 0       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U435      | 11   |        | mul15_s       | dmul  | maxdsp  | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U435      | 11   |        | mul16_s       | dmul  | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U434     | 3    |        | exponent      | dadd  | fulldsp | 4       |
|    dexp_64ns_64ns_64_12_full_dsp_1_U436    | 26   |        | tmp_s         | dexp  | fulldsp | 11      |
|    dmul_64ns_64ns_64_5_max_dsp_1_U435      | 11   |        | mul20_s       | dmul  | maxdsp  | 4       |
|  + GBM_Pipeline_VITIS_LOOP_28_344          | 40   |        |               |       |         |         |
|    icmp_ln28_fu_142_p2                     |      |        | icmp_ln28     | seteq | auto    | 0       |
|    add_ln28_fu_148_p2                      |      |        | add_ln28      | add   | fabric  | 0       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U445      | 11   |        | mul15_s       | dmul  | maxdsp  | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U445      | 11   |        | mul16_s       | dmul  | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U444     | 3    |        | exponent      | dadd  | fulldsp | 4       |
|    dexp_64ns_64ns_64_12_full_dsp_1_U446    | 26   |        | tmp_s         | dexp  | fulldsp | 11      |
|    dmul_64ns_64ns_64_5_max_dsp_1_U445      | 11   |        | mul20_s       | dmul  | maxdsp  | 4       |
|  + GBM_Pipeline_VITIS_LOOP_28_345          | 40   |        |               |       |         |         |
|    icmp_ln28_fu_142_p2                     |      |        | icmp_ln28     | seteq | auto    | 0       |
|    add_ln28_fu_148_p2                      |      |        | add_ln28      | add   | fabric  | 0       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U455      | 11   |        | mul15_s       | dmul  | maxdsp  | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U455      | 11   |        | mul16_s       | dmul  | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U454     | 3    |        | exponent      | dadd  | fulldsp | 4       |
|    dexp_64ns_64ns_64_12_full_dsp_1_U456    | 26   |        | tmp_s         | dexp  | fulldsp | 11      |
|    dmul_64ns_64ns_64_5_max_dsp_1_U455      | 11   |        | mul20_s       | dmul  | maxdsp  | 4       |
|  + GBM_Pipeline_VITIS_LOOP_28_346          | 40   |        |               |       |         |         |
|    icmp_ln28_fu_142_p2                     |      |        | icmp_ln28     | seteq | auto    | 0       |
|    add_ln28_fu_148_p2                      |      |        | add_ln28      | add   | fabric  | 0       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U465      | 11   |        | mul15_s       | dmul  | maxdsp  | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U465      | 11   |        | mul16_s       | dmul  | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U464     | 3    |        | exponent      | dadd  | fulldsp | 4       |
|    dexp_64ns_64ns_64_12_full_dsp_1_U466    | 26   |        | tmp_s         | dexp  | fulldsp | 11      |
|    dmul_64ns_64ns_64_5_max_dsp_1_U465      | 11   |        | mul20_s       | dmul  | maxdsp  | 4       |
|  + GBM_Pipeline_VITIS_LOOP_28_347          | 40   |        |               |       |         |         |
|    icmp_ln28_fu_142_p2                     |      |        | icmp_ln28     | seteq | auto    | 0       |
|    add_ln28_fu_148_p2                      |      |        | add_ln28      | add   | fabric  | 0       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U475      | 11   |        | mul15_s       | dmul  | maxdsp  | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U475      | 11   |        | mul16_s       | dmul  | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U474     | 3    |        | exponent      | dadd  | fulldsp | 4       |
|    dexp_64ns_64ns_64_12_full_dsp_1_U476    | 26   |        | tmp_s         | dexp  | fulldsp | 11      |
|    dmul_64ns_64ns_64_5_max_dsp_1_U475      | 11   |        | mul20_s       | dmul  | maxdsp  | 4       |
|  + GBM_Pipeline_VITIS_LOOP_28_348          | 40   |        |               |       |         |         |
|    icmp_ln28_fu_142_p2                     |      |        | icmp_ln28     | seteq | auto    | 0       |
|    add_ln28_fu_148_p2                      |      |        | add_ln28      | add   | fabric  | 0       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U485      | 11   |        | mul15_s       | dmul  | maxdsp  | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U485      | 11   |        | mul16_s       | dmul  | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U484     | 3    |        | exponent      | dadd  | fulldsp | 4       |
|    dexp_64ns_64ns_64_12_full_dsp_1_U486    | 26   |        | tmp_s         | dexp  | fulldsp | 11      |
|    dmul_64ns_64ns_64_5_max_dsp_1_U485      | 11   |        | mul20_s       | dmul  | maxdsp  | 4       |
|  + GBM_Pipeline_VITIS_LOOP_28_349          | 40   |        |               |       |         |         |
|    icmp_ln28_fu_142_p2                     |      |        | icmp_ln28     | seteq | auto    | 0       |
|    add_ln28_fu_148_p2                      |      |        | add_ln28      | add   | fabric  | 0       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U495      | 11   |        | mul15_s       | dmul  | maxdsp  | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U495      | 11   |        | mul16_s       | dmul  | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U494     | 3    |        | exponent      | dadd  | fulldsp | 4       |
|    dexp_64ns_64ns_64_12_full_dsp_1_U496    | 26   |        | tmp_s         | dexp  | fulldsp | 11      |
|    dmul_64ns_64ns_64_5_max_dsp_1_U495      | 11   |        | mul20_s       | dmul  | maxdsp  | 4       |
|  + GBM_Pipeline_VITIS_LOOP_28_350          | 40   |        |               |       |         |         |
|    icmp_ln28_fu_142_p2                     |      |        | icmp_ln28     | seteq | auto    | 0       |
|    add_ln28_fu_148_p2                      |      |        | add_ln28      | add   | fabric  | 0       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U505      | 11   |        | mul15_s       | dmul  | maxdsp  | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U505      | 11   |        | mul16_s       | dmul  | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U504     | 3    |        | exponent      | dadd  | fulldsp | 4       |
|    dexp_64ns_64ns_64_12_full_dsp_1_U506    | 26   |        | tmp_s         | dexp  | fulldsp | 11      |
|    dmul_64ns_64ns_64_5_max_dsp_1_U505      | 11   |        | mul20_s       | dmul  | maxdsp  | 4       |
|  + GBM_Pipeline_VITIS_LOOP_28_351          | 40   |        |               |       |         |         |
|    icmp_ln28_fu_142_p2                     |      |        | icmp_ln28     | seteq | auto    | 0       |
|    add_ln28_fu_148_p2                      |      |        | add_ln28      | add   | fabric  | 0       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U515      | 11   |        | mul15_s       | dmul  | maxdsp  | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U515      | 11   |        | mul16_s       | dmul  | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U514     | 3    |        | exponent      | dadd  | fulldsp | 4       |
|    dexp_64ns_64ns_64_12_full_dsp_1_U516    | 26   |        | tmp_s         | dexp  | fulldsp | 11      |
|    dmul_64ns_64ns_64_5_max_dsp_1_U515      | 11   |        | mul20_s       | dmul  | maxdsp  | 4       |
|  + GBM_Pipeline_VITIS_LOOP_28_352          | 40   |        |               |       |         |         |
|    icmp_ln28_fu_142_p2                     |      |        | icmp_ln28     | seteq | auto    | 0       |
|    add_ln28_fu_148_p2                      |      |        | add_ln28      | add   | fabric  | 0       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U525      | 11   |        | mul15_s       | dmul  | maxdsp  | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U525      | 11   |        | mul16_s       | dmul  | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U524     | 3    |        | exponent      | dadd  | fulldsp | 4       |
|    dexp_64ns_64ns_64_12_full_dsp_1_U526    | 26   |        | tmp_s         | dexp  | fulldsp | 11      |
|    dmul_64ns_64ns_64_5_max_dsp_1_U525      | 11   |        | mul20_s       | dmul  | maxdsp  | 4       |
|  + GBM_Pipeline_VITIS_LOOP_28_353          | 40   |        |               |       |         |         |
|    icmp_ln28_fu_142_p2                     |      |        | icmp_ln28     | seteq | auto    | 0       |
|    add_ln28_fu_148_p2                      |      |        | add_ln28      | add   | fabric  | 0       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U535      | 11   |        | mul15_s       | dmul  | maxdsp  | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U535      | 11   |        | mul16_s       | dmul  | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U534     | 3    |        | exponent      | dadd  | fulldsp | 4       |
|    dexp_64ns_64ns_64_12_full_dsp_1_U536    | 26   |        | tmp_s         | dexp  | fulldsp | 11      |
|    dmul_64ns_64ns_64_5_max_dsp_1_U535      | 11   |        | mul20_s       | dmul  | maxdsp  | 4       |
|  + GBM_Pipeline_VITIS_LOOP_28_354          | 40   |        |               |       |         |         |
|    icmp_ln28_fu_142_p2                     |      |        | icmp_ln28     | seteq | auto    | 0       |
|    add_ln28_fu_148_p2                      |      |        | add_ln28      | add   | fabric  | 0       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U545      | 11   |        | mul15_s       | dmul  | maxdsp  | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U545      | 11   |        | mul16_s       | dmul  | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U544     | 3    |        | exponent      | dadd  | fulldsp | 4       |
|    dexp_64ns_64ns_64_12_full_dsp_1_U546    | 26   |        | tmp_s         | dexp  | fulldsp | 11      |
|    dmul_64ns_64ns_64_5_max_dsp_1_U545      | 11   |        | mul20_s       | dmul  | maxdsp  | 4       |
|  + GBM_Pipeline_VITIS_LOOP_28_355          | 40   |        |               |       |         |         |
|    icmp_ln28_fu_142_p2                     |      |        | icmp_ln28     | seteq | auto    | 0       |
|    add_ln28_fu_148_p2                      |      |        | add_ln28      | add   | fabric  | 0       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U555      | 11   |        | mul15_s       | dmul  | maxdsp  | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U555      | 11   |        | mul16_s       | dmul  | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U554     | 3    |        | exponent      | dadd  | fulldsp | 4       |
|    dexp_64ns_64ns_64_12_full_dsp_1_U556    | 26   |        | tmp_s         | dexp  | fulldsp | 11      |
|    dmul_64ns_64ns_64_5_max_dsp_1_U555      | 11   |        | mul20_s       | dmul  | maxdsp  | 4       |
|  + GBM_Pipeline_VITIS_LOOP_28_356          | 40   |        |               |       |         |         |
|    icmp_ln28_fu_142_p2                     |      |        | icmp_ln28     | seteq | auto    | 0       |
|    add_ln28_fu_148_p2                      |      |        | add_ln28      | add   | fabric  | 0       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U565      | 11   |        | mul15_s       | dmul  | maxdsp  | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U565      | 11   |        | mul16_s       | dmul  | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U564     | 3    |        | exponent      | dadd  | fulldsp | 4       |
|    dexp_64ns_64ns_64_12_full_dsp_1_U566    | 26   |        | tmp_s         | dexp  | fulldsp | 11      |
|    dmul_64ns_64ns_64_5_max_dsp_1_U565      | 11   |        | mul20_s       | dmul  | maxdsp  | 4       |
|  + GBM_Pipeline_VITIS_LOOP_28_357          | 40   |        |               |       |         |         |
|    icmp_ln28_fu_142_p2                     |      |        | icmp_ln28     | seteq | auto    | 0       |
|    add_ln28_fu_148_p2                      |      |        | add_ln28      | add   | fabric  | 0       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U575      | 11   |        | mul15_s       | dmul  | maxdsp  | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U575      | 11   |        | mul16_s       | dmul  | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U574     | 3    |        | exponent      | dadd  | fulldsp | 4       |
|    dexp_64ns_64ns_64_12_full_dsp_1_U576    | 26   |        | tmp_s         | dexp  | fulldsp | 11      |
|    dmul_64ns_64ns_64_5_max_dsp_1_U575      | 11   |        | mul20_s       | dmul  | maxdsp  | 4       |
|  + GBM_Pipeline_VITIS_LOOP_28_358          | 40   |        |               |       |         |         |
|    icmp_ln28_fu_142_p2                     |      |        | icmp_ln28     | seteq | auto    | 0       |
|    add_ln28_fu_148_p2                      |      |        | add_ln28      | add   | fabric  | 0       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U585      | 11   |        | mul15_s       | dmul  | maxdsp  | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U585      | 11   |        | mul16_s       | dmul  | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U584     | 3    |        | exponent      | dadd  | fulldsp | 4       |
|    dexp_64ns_64ns_64_12_full_dsp_1_U586    | 26   |        | tmp_s         | dexp  | fulldsp | 11      |
|    dmul_64ns_64ns_64_5_max_dsp_1_U585      | 11   |        | mul20_s       | dmul  | maxdsp  | 4       |
|  + GBM_Pipeline_VITIS_LOOP_28_359          | 40   |        |               |       |         |         |
|    icmp_ln28_fu_142_p2                     |      |        | icmp_ln28     | seteq | auto    | 0       |
|    add_ln28_fu_148_p2                      |      |        | add_ln28      | add   | fabric  | 0       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U595      | 11   |        | mul15_s       | dmul  | maxdsp  | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U595      | 11   |        | mul16_s       | dmul  | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U594     | 3    |        | exponent      | dadd  | fulldsp | 4       |
|    dexp_64ns_64ns_64_12_full_dsp_1_U596    | 26   |        | tmp_s         | dexp  | fulldsp | 11      |
|    dmul_64ns_64ns_64_5_max_dsp_1_U595      | 11   |        | mul20_s       | dmul  | maxdsp  | 4       |
|  + GBM_Pipeline_VITIS_LOOP_28_360          | 40   |        |               |       |         |         |
|    icmp_ln28_fu_142_p2                     |      |        | icmp_ln28     | seteq | auto    | 0       |
|    add_ln28_fu_148_p2                      |      |        | add_ln28      | add   | fabric  | 0       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U605      | 11   |        | mul15_s       | dmul  | maxdsp  | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U605      | 11   |        | mul16_s       | dmul  | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U604     | 3    |        | exponent      | dadd  | fulldsp | 4       |
|    dexp_64ns_64ns_64_12_full_dsp_1_U606    | 26   |        | tmp_s         | dexp  | fulldsp | 11      |
|    dmul_64ns_64ns_64_5_max_dsp_1_U605      | 11   |        | mul20_s       | dmul  | maxdsp  | 4       |
|  + GBM_Pipeline_VITIS_LOOP_28_361          | 40   |        |               |       |         |         |
|    icmp_ln28_fu_142_p2                     |      |        | icmp_ln28     | seteq | auto    | 0       |
|    add_ln28_fu_148_p2                      |      |        | add_ln28      | add   | fabric  | 0       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U615      | 11   |        | mul15_s       | dmul  | maxdsp  | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U615      | 11   |        | mul16_s       | dmul  | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U614     | 3    |        | exponent      | dadd  | fulldsp | 4       |
|    dexp_64ns_64ns_64_12_full_dsp_1_U616    | 26   |        | tmp_s         | dexp  | fulldsp | 11      |
|    dmul_64ns_64ns_64_5_max_dsp_1_U615      | 11   |        | mul20_s       | dmul  | maxdsp  | 4       |
|  + GBM_Pipeline_VITIS_LOOP_28_362          | 40   |        |               |       |         |         |
|    icmp_ln28_fu_142_p2                     |      |        | icmp_ln28     | seteq | auto    | 0       |
|    add_ln28_fu_148_p2                      |      |        | add_ln28      | add   | fabric  | 0       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U625      | 11   |        | mul15_s       | dmul  | maxdsp  | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U625      | 11   |        | mul16_s       | dmul  | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U624     | 3    |        | exponent      | dadd  | fulldsp | 4       |
|    dexp_64ns_64ns_64_12_full_dsp_1_U626    | 26   |        | tmp_s         | dexp  | fulldsp | 11      |
|    dmul_64ns_64ns_64_5_max_dsp_1_U625      | 11   |        | mul20_s       | dmul  | maxdsp  | 4       |
|  + GBM_Pipeline_VITIS_LOOP_28_363          | 40   |        |               |       |         |         |
|    icmp_ln28_fu_142_p2                     |      |        | icmp_ln28     | seteq | auto    | 0       |
|    add_ln28_fu_148_p2                      |      |        | add_ln28      | add   | fabric  | 0       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U635      | 11   |        | mul15_s       | dmul  | maxdsp  | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U635      | 11   |        | mul16_s       | dmul  | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U634     | 3    |        | exponent      | dadd  | fulldsp | 4       |
|    dexp_64ns_64ns_64_12_full_dsp_1_U636    | 26   |        | tmp_s         | dexp  | fulldsp | 11      |
|    dmul_64ns_64ns_64_5_max_dsp_1_U635      | 11   |        | mul20_s       | dmul  | maxdsp  | 4       |
|  + GBM_Pipeline_VITIS_LOOP_28_364          | 40   |        |               |       |         |         |
|    icmp_ln28_fu_142_p2                     |      |        | icmp_ln28     | seteq | auto    | 0       |
|    add_ln28_fu_148_p2                      |      |        | add_ln28      | add   | fabric  | 0       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U645      | 11   |        | mul15_s       | dmul  | maxdsp  | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U645      | 11   |        | mul16_s       | dmul  | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U644     | 3    |        | exponent      | dadd  | fulldsp | 4       |
|    dexp_64ns_64ns_64_12_full_dsp_1_U646    | 26   |        | tmp_s         | dexp  | fulldsp | 11      |
|    dmul_64ns_64ns_64_5_max_dsp_1_U645      | 11   |        | mul20_s       | dmul  | maxdsp  | 4       |
|  + GBM_Pipeline_VITIS_LOOP_28_365          | 40   |        |               |       |         |         |
|    icmp_ln28_fu_142_p2                     |      |        | icmp_ln28     | seteq | auto    | 0       |
|    add_ln28_fu_148_p2                      |      |        | add_ln28      | add   | fabric  | 0       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U655      | 11   |        | mul15_s       | dmul  | maxdsp  | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U655      | 11   |        | mul16_s       | dmul  | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U654     | 3    |        | exponent      | dadd  | fulldsp | 4       |
|    dexp_64ns_64ns_64_12_full_dsp_1_U656    | 26   |        | tmp_s         | dexp  | fulldsp | 11      |
|    dmul_64ns_64ns_64_5_max_dsp_1_U655      | 11   |        | mul20_s       | dmul  | maxdsp  | 4       |
|  + GBM_Pipeline_VITIS_LOOP_28_366          | 40   |        |               |       |         |         |
|    icmp_ln28_fu_142_p2                     |      |        | icmp_ln28     | seteq | auto    | 0       |
|    add_ln28_fu_148_p2                      |      |        | add_ln28      | add   | fabric  | 0       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U665      | 11   |        | mul15_s       | dmul  | maxdsp  | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U665      | 11   |        | mul16_s       | dmul  | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U664     | 3    |        | exponent      | dadd  | fulldsp | 4       |
|    dexp_64ns_64ns_64_12_full_dsp_1_U666    | 26   |        | tmp_s         | dexp  | fulldsp | 11      |
|    dmul_64ns_64ns_64_5_max_dsp_1_U665      | 11   |        | mul20_s       | dmul  | maxdsp  | 4       |
|  + GBM_Pipeline_VITIS_LOOP_28_367          | 40   |        |               |       |         |         |
|    icmp_ln28_fu_142_p2                     |      |        | icmp_ln28     | seteq | auto    | 0       |
|    add_ln28_fu_148_p2                      |      |        | add_ln28      | add   | fabric  | 0       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U675      | 11   |        | mul15_s       | dmul  | maxdsp  | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U675      | 11   |        | mul16_s       | dmul  | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U674     | 3    |        | exponent      | dadd  | fulldsp | 4       |
|    dexp_64ns_64ns_64_12_full_dsp_1_U676    | 26   |        | tmp_s         | dexp  | fulldsp | 11      |
|    dmul_64ns_64ns_64_5_max_dsp_1_U675      | 11   |        | mul20_s       | dmul  | maxdsp  | 4       |
|  + GBM_Pipeline_VITIS_LOOP_28_368          | 40   |        |               |       |         |         |
|    icmp_ln28_fu_142_p2                     |      |        | icmp_ln28     | seteq | auto    | 0       |
|    add_ln28_fu_148_p2                      |      |        | add_ln28      | add   | fabric  | 0       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U685      | 11   |        | mul15_s       | dmul  | maxdsp  | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U685      | 11   |        | mul16_s       | dmul  | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U684     | 3    |        | exponent      | dadd  | fulldsp | 4       |
|    dexp_64ns_64ns_64_12_full_dsp_1_U686    | 26   |        | tmp_s         | dexp  | fulldsp | 11      |
|    dmul_64ns_64ns_64_5_max_dsp_1_U685      | 11   |        | mul20_s       | dmul  | maxdsp  | 4       |
|  + GBM_Pipeline_VITIS_LOOP_28_369          | 40   |        |               |       |         |         |
|    icmp_ln28_fu_142_p2                     |      |        | icmp_ln28     | seteq | auto    | 0       |
|    add_ln28_fu_148_p2                      |      |        | add_ln28      | add   | fabric  | 0       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U695      | 11   |        | mul15_s       | dmul  | maxdsp  | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U695      | 11   |        | mul16_s       | dmul  | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U694     | 3    |        | exponent      | dadd  | fulldsp | 4       |
|    dexp_64ns_64ns_64_12_full_dsp_1_U696    | 26   |        | tmp_s         | dexp  | fulldsp | 11      |
|    dmul_64ns_64ns_64_5_max_dsp_1_U695      | 11   |        | mul20_s       | dmul  | maxdsp  | 4       |
|  + GBM_Pipeline_VITIS_LOOP_28_370          | 40   |        |               |       |         |         |
|    icmp_ln28_fu_142_p2                     |      |        | icmp_ln28     | seteq | auto    | 0       |
|    add_ln28_fu_148_p2                      |      |        | add_ln28      | add   | fabric  | 0       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U705      | 11   |        | mul15_s       | dmul  | maxdsp  | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U705      | 11   |        | mul16_s       | dmul  | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U704     | 3    |        | exponent      | dadd  | fulldsp | 4       |
|    dexp_64ns_64ns_64_12_full_dsp_1_U706    | 26   |        | tmp_s         | dexp  | fulldsp | 11      |
|    dmul_64ns_64ns_64_5_max_dsp_1_U705      | 11   |        | mul20_s       | dmul  | maxdsp  | 4       |
|  + GBM_Pipeline_VITIS_LOOP_28_371          | 40   |        |               |       |         |         |
|    icmp_ln28_fu_142_p2                     |      |        | icmp_ln28     | seteq | auto    | 0       |
|    add_ln28_fu_148_p2                      |      |        | add_ln28      | add   | fabric  | 0       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U715      | 11   |        | mul15_s       | dmul  | maxdsp  | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U715      | 11   |        | mul16_s       | dmul  | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U714     | 3    |        | exponent      | dadd  | fulldsp | 4       |
|    dexp_64ns_64ns_64_12_full_dsp_1_U716    | 26   |        | tmp_s         | dexp  | fulldsp | 11      |
|    dmul_64ns_64ns_64_5_max_dsp_1_U715      | 11   |        | mul20_s       | dmul  | maxdsp  | 4       |
|  + GBM_Pipeline_VITIS_LOOP_28_372          | 40   |        |               |       |         |         |
|    icmp_ln28_fu_142_p2                     |      |        | icmp_ln28     | seteq | auto    | 0       |
|    add_ln28_fu_148_p2                      |      |        | add_ln28      | add   | fabric  | 0       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U725      | 11   |        | mul15_s       | dmul  | maxdsp  | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U725      | 11   |        | mul16_s       | dmul  | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U724     | 3    |        | exponent      | dadd  | fulldsp | 4       |
|    dexp_64ns_64ns_64_12_full_dsp_1_U726    | 26   |        | tmp_s         | dexp  | fulldsp | 11      |
|    dmul_64ns_64ns_64_5_max_dsp_1_U725      | 11   |        | mul20_s       | dmul  | maxdsp  | 4       |
|  + GBM_Pipeline_VITIS_LOOP_28_373          | 40   |        |               |       |         |         |
|    icmp_ln28_fu_142_p2                     |      |        | icmp_ln28     | seteq | auto    | 0       |
|    add_ln28_fu_148_p2                      |      |        | add_ln28      | add   | fabric  | 0       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U735      | 11   |        | mul15_s       | dmul  | maxdsp  | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U735      | 11   |        | mul16_s       | dmul  | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U734     | 3    |        | exponent      | dadd  | fulldsp | 4       |
|    dexp_64ns_64ns_64_12_full_dsp_1_U736    | 26   |        | tmp_s         | dexp  | fulldsp | 11      |
|    dmul_64ns_64ns_64_5_max_dsp_1_U735      | 11   |        | mul20_s       | dmul  | maxdsp  | 4       |
|  + GBM_Pipeline_VITIS_LOOP_28_374          | 40   |        |               |       |         |         |
|    icmp_ln28_fu_142_p2                     |      |        | icmp_ln28     | seteq | auto    | 0       |
|    add_ln28_fu_148_p2                      |      |        | add_ln28      | add   | fabric  | 0       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U745      | 11   |        | mul15_s       | dmul  | maxdsp  | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U745      | 11   |        | mul16_s       | dmul  | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U744     | 3    |        | exponent      | dadd  | fulldsp | 4       |
|    dexp_64ns_64ns_64_12_full_dsp_1_U746    | 26   |        | tmp_s         | dexp  | fulldsp | 11      |
|    dmul_64ns_64ns_64_5_max_dsp_1_U745      | 11   |        | mul20_s       | dmul  | maxdsp  | 4       |
|  + GBM_Pipeline_VITIS_LOOP_28_375          | 40   |        |               |       |         |         |
|    icmp_ln28_fu_142_p2                     |      |        | icmp_ln28     | seteq | auto    | 0       |
|    add_ln28_fu_148_p2                      |      |        | add_ln28      | add   | fabric  | 0       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U755      | 11   |        | mul15_s       | dmul  | maxdsp  | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U755      | 11   |        | mul16_s       | dmul  | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U754     | 3    |        | exponent      | dadd  | fulldsp | 4       |
|    dexp_64ns_64ns_64_12_full_dsp_1_U756    | 26   |        | tmp_s         | dexp  | fulldsp | 11      |
|    dmul_64ns_64ns_64_5_max_dsp_1_U755      | 11   |        | mul20_s       | dmul  | maxdsp  | 4       |
|  + GBM_Pipeline_VITIS_LOOP_28_376          | 40   |        |               |       |         |         |
|    icmp_ln28_fu_142_p2                     |      |        | icmp_ln28     | seteq | auto    | 0       |
|    add_ln28_fu_148_p2                      |      |        | add_ln28      | add   | fabric  | 0       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U765      | 11   |        | mul15_s       | dmul  | maxdsp  | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U765      | 11   |        | mul16_s       | dmul  | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U764     | 3    |        | exponent      | dadd  | fulldsp | 4       |
|    dexp_64ns_64ns_64_12_full_dsp_1_U766    | 26   |        | tmp_s         | dexp  | fulldsp | 11      |
|    dmul_64ns_64ns_64_5_max_dsp_1_U765      | 11   |        | mul20_s       | dmul  | maxdsp  | 4       |
|  + GBM_Pipeline_VITIS_LOOP_28_377          | 40   |        |               |       |         |         |
|    icmp_ln28_fu_142_p2                     |      |        | icmp_ln28     | seteq | auto    | 0       |
|    add_ln28_fu_148_p2                      |      |        | add_ln28      | add   | fabric  | 0       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U775      | 11   |        | mul15_s       | dmul  | maxdsp  | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U775      | 11   |        | mul16_s       | dmul  | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U774     | 3    |        | exponent      | dadd  | fulldsp | 4       |
|    dexp_64ns_64ns_64_12_full_dsp_1_U776    | 26   |        | tmp_s         | dexp  | fulldsp | 11      |
|    dmul_64ns_64ns_64_5_max_dsp_1_U775      | 11   |        | mul20_s       | dmul  | maxdsp  | 4       |
|  + GBM_Pipeline_VITIS_LOOP_28_378          | 40   |        |               |       |         |         |
|    icmp_ln28_fu_142_p2                     |      |        | icmp_ln28     | seteq | auto    | 0       |
|    add_ln28_fu_148_p2                      |      |        | add_ln28      | add   | fabric  | 0       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U785      | 11   |        | mul15_s       | dmul  | maxdsp  | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U785      | 11   |        | mul16_s       | dmul  | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U784     | 3    |        | exponent      | dadd  | fulldsp | 4       |
|    dexp_64ns_64ns_64_12_full_dsp_1_U786    | 26   |        | tmp_s         | dexp  | fulldsp | 11      |
|    dmul_64ns_64ns_64_5_max_dsp_1_U785      | 11   |        | mul20_s       | dmul  | maxdsp  | 4       |
|  + GBM_Pipeline_VITIS_LOOP_28_379          | 40   |        |               |       |         |         |
|    icmp_ln28_fu_142_p2                     |      |        | icmp_ln28     | seteq | auto    | 0       |
|    add_ln28_fu_148_p2                      |      |        | add_ln28      | add   | fabric  | 0       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U795      | 11   |        | mul15_s       | dmul  | maxdsp  | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U795      | 11   |        | mul16_s       | dmul  | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U794     | 3    |        | exponent      | dadd  | fulldsp | 4       |
|    dexp_64ns_64ns_64_12_full_dsp_1_U796    | 26   |        | tmp_s         | dexp  | fulldsp | 11      |
|    dmul_64ns_64ns_64_5_max_dsp_1_U795      | 11   |        | mul20_s       | dmul  | maxdsp  | 4       |
|  + GBM_Pipeline_VITIS_LOOP_28_380          | 40   |        |               |       |         |         |
|    icmp_ln28_fu_142_p2                     |      |        | icmp_ln28     | seteq | auto    | 0       |
|    add_ln28_fu_148_p2                      |      |        | add_ln28      | add   | fabric  | 0       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U805      | 11   |        | mul15_s       | dmul  | maxdsp  | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U805      | 11   |        | mul16_s       | dmul  | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U804     | 3    |        | exponent      | dadd  | fulldsp | 4       |
|    dexp_64ns_64ns_64_12_full_dsp_1_U806    | 26   |        | tmp_s         | dexp  | fulldsp | 11      |
|    dmul_64ns_64ns_64_5_max_dsp_1_U805      | 11   |        | mul20_s       | dmul  | maxdsp  | 4       |
|  + GBM_Pipeline_VITIS_LOOP_28_381          | 40   |        |               |       |         |         |
|    icmp_ln28_fu_142_p2                     |      |        | icmp_ln28     | seteq | auto    | 0       |
|    add_ln28_fu_148_p2                      |      |        | add_ln28      | add   | fabric  | 0       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U815      | 11   |        | mul15_s       | dmul  | maxdsp  | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U815      | 11   |        | mul16_s       | dmul  | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U814     | 3    |        | exponent      | dadd  | fulldsp | 4       |
|    dexp_64ns_64ns_64_12_full_dsp_1_U816    | 26   |        | tmp_s         | dexp  | fulldsp | 11      |
|    dmul_64ns_64ns_64_5_max_dsp_1_U815      | 11   |        | mul20_s       | dmul  | maxdsp  | 4       |
|  + GBM_Pipeline_VITIS_LOOP_28_382          | 40   |        |               |       |         |         |
|    icmp_ln28_fu_142_p2                     |      |        | icmp_ln28     | seteq | auto    | 0       |
|    add_ln28_fu_148_p2                      |      |        | add_ln28      | add   | fabric  | 0       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U825      | 11   |        | mul15_s       | dmul  | maxdsp  | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U825      | 11   |        | mul16_s       | dmul  | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U824     | 3    |        | exponent      | dadd  | fulldsp | 4       |
|    dexp_64ns_64ns_64_12_full_dsp_1_U826    | 26   |        | tmp_s         | dexp  | fulldsp | 11      |
|    dmul_64ns_64ns_64_5_max_dsp_1_U825      | 11   |        | mul20_s       | dmul  | maxdsp  | 4       |
|  + GBM_Pipeline_VITIS_LOOP_28_383          | 40   |        |               |       |         |         |
|    icmp_ln28_fu_142_p2                     |      |        | icmp_ln28     | seteq | auto    | 0       |
|    add_ln28_fu_148_p2                      |      |        | add_ln28      | add   | fabric  | 0       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U835      | 11   |        | mul15_s       | dmul  | maxdsp  | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U835      | 11   |        | mul16_s       | dmul  | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U834     | 3    |        | exponent      | dadd  | fulldsp | 4       |
|    dexp_64ns_64ns_64_12_full_dsp_1_U836    | 26   |        | tmp_s         | dexp  | fulldsp | 11      |
|    dmul_64ns_64ns_64_5_max_dsp_1_U835      | 11   |        | mul20_s       | dmul  | maxdsp  | 4       |
|  + GBM_Pipeline_VITIS_LOOP_28_384          | 40   |        |               |       |         |         |
|    icmp_ln28_fu_142_p2                     |      |        | icmp_ln28     | seteq | auto    | 0       |
|    add_ln28_fu_148_p2                      |      |        | add_ln28      | add   | fabric  | 0       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U845      | 11   |        | mul15_s       | dmul  | maxdsp  | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U845      | 11   |        | mul16_s       | dmul  | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U844     | 3    |        | exponent      | dadd  | fulldsp | 4       |
|    dexp_64ns_64ns_64_12_full_dsp_1_U846    | 26   |        | tmp_s         | dexp  | fulldsp | 11      |
|    dmul_64ns_64ns_64_5_max_dsp_1_U845      | 11   |        | mul20_s       | dmul  | maxdsp  | 4       |
|  + GBM_Pipeline_VITIS_LOOP_28_385          | 40   |        |               |       |         |         |
|    icmp_ln28_fu_142_p2                     |      |        | icmp_ln28     | seteq | auto    | 0       |
|    add_ln28_fu_148_p2                      |      |        | add_ln28      | add   | fabric  | 0       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U855      | 11   |        | mul15_s       | dmul  | maxdsp  | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U855      | 11   |        | mul16_s       | dmul  | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U854     | 3    |        | exponent      | dadd  | fulldsp | 4       |
|    dexp_64ns_64ns_64_12_full_dsp_1_U856    | 26   |        | tmp_s         | dexp  | fulldsp | 11      |
|    dmul_64ns_64ns_64_5_max_dsp_1_U855      | 11   |        | mul20_s       | dmul  | maxdsp  | 4       |
|  + GBM_Pipeline_VITIS_LOOP_28_386          | 40   |        |               |       |         |         |
|    icmp_ln28_fu_142_p2                     |      |        | icmp_ln28     | seteq | auto    | 0       |
|    add_ln28_fu_148_p2                      |      |        | add_ln28      | add   | fabric  | 0       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U865      | 11   |        | mul15_s       | dmul  | maxdsp  | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U865      | 11   |        | mul16_s       | dmul  | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U864     | 3    |        | exponent      | dadd  | fulldsp | 4       |
|    dexp_64ns_64ns_64_12_full_dsp_1_U866    | 26   |        | tmp_s         | dexp  | fulldsp | 11      |
|    dmul_64ns_64ns_64_5_max_dsp_1_U865      | 11   |        | mul20_s       | dmul  | maxdsp  | 4       |
|  + GBM_Pipeline_VITIS_LOOP_28_387          | 40   |        |               |       |         |         |
|    icmp_ln28_fu_142_p2                     |      |        | icmp_ln28     | seteq | auto    | 0       |
|    add_ln28_fu_148_p2                      |      |        | add_ln28      | add   | fabric  | 0       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U875      | 11   |        | mul15_s       | dmul  | maxdsp  | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U875      | 11   |        | mul16_s       | dmul  | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U874     | 3    |        | exponent      | dadd  | fulldsp | 4       |
|    dexp_64ns_64ns_64_12_full_dsp_1_U876    | 26   |        | tmp_s         | dexp  | fulldsp | 11      |
|    dmul_64ns_64ns_64_5_max_dsp_1_U875      | 11   |        | mul20_s       | dmul  | maxdsp  | 4       |
|  + GBM_Pipeline_VITIS_LOOP_28_388          | 40   |        |               |       |         |         |
|    icmp_ln28_fu_142_p2                     |      |        | icmp_ln28     | seteq | auto    | 0       |
|    add_ln28_fu_148_p2                      |      |        | add_ln28      | add   | fabric  | 0       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U885      | 11   |        | mul15_s       | dmul  | maxdsp  | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U885      | 11   |        | mul16_s       | dmul  | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U884     | 3    |        | exponent      | dadd  | fulldsp | 4       |
|    dexp_64ns_64ns_64_12_full_dsp_1_U886    | 26   |        | tmp_s         | dexp  | fulldsp | 11      |
|    dmul_64ns_64ns_64_5_max_dsp_1_U885      | 11   |        | mul20_s       | dmul  | maxdsp  | 4       |
|  + GBM_Pipeline_VITIS_LOOP_28_389          | 40   |        |               |       |         |         |
|    icmp_ln28_fu_142_p2                     |      |        | icmp_ln28     | seteq | auto    | 0       |
|    add_ln28_fu_148_p2                      |      |        | add_ln28      | add   | fabric  | 0       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U895      | 11   |        | mul15_s       | dmul  | maxdsp  | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U895      | 11   |        | mul16_s       | dmul  | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U894     | 3    |        | exponent      | dadd  | fulldsp | 4       |
|    dexp_64ns_64ns_64_12_full_dsp_1_U896    | 26   |        | tmp_s         | dexp  | fulldsp | 11      |
|    dmul_64ns_64ns_64_5_max_dsp_1_U895      | 11   |        | mul20_s       | dmul  | maxdsp  | 4       |
|  + GBM_Pipeline_VITIS_LOOP_28_390          | 40   |        |               |       |         |         |
|    icmp_ln28_fu_142_p2                     |      |        | icmp_ln28     | seteq | auto    | 0       |
|    add_ln28_fu_148_p2                      |      |        | add_ln28      | add   | fabric  | 0       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U905      | 11   |        | mul15_s       | dmul  | maxdsp  | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U905      | 11   |        | mul16_s       | dmul  | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U904     | 3    |        | exponent      | dadd  | fulldsp | 4       |
|    dexp_64ns_64ns_64_12_full_dsp_1_U906    | 26   |        | tmp_s         | dexp  | fulldsp | 11      |
|    dmul_64ns_64ns_64_5_max_dsp_1_U905      | 11   |        | mul20_s       | dmul  | maxdsp  | 4       |
|  + GBM_Pipeline_VITIS_LOOP_28_391          | 40   |        |               |       |         |         |
|    icmp_ln28_fu_142_p2                     |      |        | icmp_ln28     | seteq | auto    | 0       |
|    add_ln28_fu_148_p2                      |      |        | add_ln28      | add   | fabric  | 0       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U915      | 11   |        | mul15_s       | dmul  | maxdsp  | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U915      | 11   |        | mul16_s       | dmul  | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U914     | 3    |        | exponent      | dadd  | fulldsp | 4       |
|    dexp_64ns_64ns_64_12_full_dsp_1_U916    | 26   |        | tmp_s         | dexp  | fulldsp | 11      |
|    dmul_64ns_64ns_64_5_max_dsp_1_U915      | 11   |        | mul20_s       | dmul  | maxdsp  | 4       |
|  + GBM_Pipeline_VITIS_LOOP_28_392          | 40   |        |               |       |         |         |
|    icmp_ln28_fu_142_p2                     |      |        | icmp_ln28     | seteq | auto    | 0       |
|    add_ln28_fu_148_p2                      |      |        | add_ln28      | add   | fabric  | 0       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U925      | 11   |        | mul15_s       | dmul  | maxdsp  | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U925      | 11   |        | mul16_s       | dmul  | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U924     | 3    |        | exponent      | dadd  | fulldsp | 4       |
|    dexp_64ns_64ns_64_12_full_dsp_1_U926    | 26   |        | tmp_s         | dexp  | fulldsp | 11      |
|    dmul_64ns_64ns_64_5_max_dsp_1_U925      | 11   |        | mul20_s       | dmul  | maxdsp  | 4       |
|  + GBM_Pipeline_VITIS_LOOP_28_393          | 40   |        |               |       |         |         |
|    icmp_ln28_fu_142_p2                     |      |        | icmp_ln28     | seteq | auto    | 0       |
|    add_ln28_fu_148_p2                      |      |        | add_ln28      | add   | fabric  | 0       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U935      | 11   |        | mul15_s       | dmul  | maxdsp  | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U935      | 11   |        | mul16_s       | dmul  | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U934     | 3    |        | exponent      | dadd  | fulldsp | 4       |
|    dexp_64ns_64ns_64_12_full_dsp_1_U936    | 26   |        | tmp_s         | dexp  | fulldsp | 11      |
|    dmul_64ns_64ns_64_5_max_dsp_1_U935      | 11   |        | mul20_s       | dmul  | maxdsp  | 4       |
|  + GBM_Pipeline_VITIS_LOOP_28_394          | 40   |        |               |       |         |         |
|    icmp_ln28_fu_142_p2                     |      |        | icmp_ln28     | seteq | auto    | 0       |
|    add_ln28_fu_148_p2                      |      |        | add_ln28      | add   | fabric  | 0       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U945      | 11   |        | mul15_s       | dmul  | maxdsp  | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U945      | 11   |        | mul16_s       | dmul  | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U944     | 3    |        | exponent      | dadd  | fulldsp | 4       |
|    dexp_64ns_64ns_64_12_full_dsp_1_U946    | 26   |        | tmp_s         | dexp  | fulldsp | 11      |
|    dmul_64ns_64ns_64_5_max_dsp_1_U945      | 11   |        | mul20_s       | dmul  | maxdsp  | 4       |
|  + GBM_Pipeline_VITIS_LOOP_28_395          | 40   |        |               |       |         |         |
|    icmp_ln28_fu_142_p2                     |      |        | icmp_ln28     | seteq | auto    | 0       |
|    add_ln28_fu_148_p2                      |      |        | add_ln28      | add   | fabric  | 0       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U955      | 11   |        | mul15_s       | dmul  | maxdsp  | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U955      | 11   |        | mul16_s       | dmul  | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U954     | 3    |        | exponent      | dadd  | fulldsp | 4       |
|    dexp_64ns_64ns_64_12_full_dsp_1_U956    | 26   |        | tmp_s         | dexp  | fulldsp | 11      |
|    dmul_64ns_64ns_64_5_max_dsp_1_U955      | 11   |        | mul20_s       | dmul  | maxdsp  | 4       |
|  + GBM_Pipeline_VITIS_LOOP_28_396          | 40   |        |               |       |         |         |
|    icmp_ln28_fu_142_p2                     |      |        | icmp_ln28     | seteq | auto    | 0       |
|    add_ln28_fu_148_p2                      |      |        | add_ln28      | add   | fabric  | 0       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U965      | 11   |        | mul15_s       | dmul  | maxdsp  | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U965      | 11   |        | mul16_s       | dmul  | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U964     | 3    |        | exponent      | dadd  | fulldsp | 4       |
|    dexp_64ns_64ns_64_12_full_dsp_1_U966    | 26   |        | tmp_s         | dexp  | fulldsp | 11      |
|    dmul_64ns_64ns_64_5_max_dsp_1_U965      | 11   |        | mul20_s       | dmul  | maxdsp  | 4       |
|  + GBM_Pipeline_VITIS_LOOP_28_397          | 40   |        |               |       |         |         |
|    icmp_ln28_fu_142_p2                     |      |        | icmp_ln28     | seteq | auto    | 0       |
|    add_ln28_fu_148_p2                      |      |        | add_ln28      | add   | fabric  | 0       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U975      | 11   |        | mul15_s       | dmul  | maxdsp  | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U975      | 11   |        | mul16_s       | dmul  | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U974     | 3    |        | exponent      | dadd  | fulldsp | 4       |
|    dexp_64ns_64ns_64_12_full_dsp_1_U976    | 26   |        | tmp_s         | dexp  | fulldsp | 11      |
|    dmul_64ns_64ns_64_5_max_dsp_1_U975      | 11   |        | mul20_s       | dmul  | maxdsp  | 4       |
|  + GBM_Pipeline_VITIS_LOOP_28_398          | 40   |        |               |       |         |         |
|    icmp_ln28_fu_142_p2                     |      |        | icmp_ln28     | seteq | auto    | 0       |
|    add_ln28_fu_148_p2                      |      |        | add_ln28      | add   | fabric  | 0       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U985      | 11   |        | mul15_s       | dmul  | maxdsp  | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U985      | 11   |        | mul16_s       | dmul  | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U984     | 3    |        | exponent      | dadd  | fulldsp | 4       |
|    dexp_64ns_64ns_64_12_full_dsp_1_U986    | 26   |        | tmp_s         | dexp  | fulldsp | 11      |
|    dmul_64ns_64ns_64_5_max_dsp_1_U985      | 11   |        | mul20_s       | dmul  | maxdsp  | 4       |
|  + GBM_Pipeline_VITIS_LOOP_28_399          | 40   |        |               |       |         |         |
|    icmp_ln28_fu_142_p2                     |      |        | icmp_ln28     | seteq | auto    | 0       |
|    add_ln28_fu_148_p2                      |      |        | add_ln28      | add   | fabric  | 0       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U995      | 11   |        | mul15_s       | dmul  | maxdsp  | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U995      | 11   |        | mul16_s       | dmul  | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U994     | 3    |        | exponent      | dadd  | fulldsp | 4       |
|    dexp_64ns_64ns_64_12_full_dsp_1_U996    | 26   |        | tmp_s         | dexp  | fulldsp | 11      |
|    dmul_64ns_64ns_64_5_max_dsp_1_U995      | 11   |        | mul20_s       | dmul  | maxdsp  | 4       |
+--------------------------------------------+------+--------+---------------+-------+---------+---------+


================================================================
== Storage Report
================================================================
+-------------------+-----------+-----------+------+------+--------+----------+------+---------+------------------+
| Name              | Usage     | Type      | BRAM | URAM | Pragma | Variable | Impl | Latency | Bitwidth, Depth, |
|                   |           |           |      |      |        |          |      |         | Banks            |
+-------------------+-----------+-----------+------+------+--------+----------+------+---------+------------------+
| + GBM             |           |           | 800  | 0    |        |          |      |         |                  |
|   control_s_axi_U | interface | s_axilite |      |      |        |          |      |         |                  |
|   gmem_0_m_axi_U  | interface | m_axi     | 8    |      |        |          |      |         |                  |
|   gmem_1_m_axi_U  | interface | m_axi     | 8    |      |        |          |      |         |                  |
|   gmem_10_m_axi_U | interface | m_axi     | 8    |      |        |          |      |         |                  |
|   gmem_11_m_axi_U | interface | m_axi     | 8    |      |        |          |      |         |                  |
|   gmem_12_m_axi_U | interface | m_axi     | 8    |      |        |          |      |         |                  |
|   gmem_13_m_axi_U | interface | m_axi     | 8    |      |        |          |      |         |                  |
|   gmem_14_m_axi_U | interface | m_axi     | 8    |      |        |          |      |         |                  |
|   gmem_15_m_axi_U | interface | m_axi     | 8    |      |        |          |      |         |                  |
|   gmem_16_m_axi_U | interface | m_axi     | 8    |      |        |          |      |         |                  |
|   gmem_17_m_axi_U | interface | m_axi     | 8    |      |        |          |      |         |                  |
|   gmem_18_m_axi_U | interface | m_axi     | 8    |      |        |          |      |         |                  |
|   gmem_19_m_axi_U | interface | m_axi     | 8    |      |        |          |      |         |                  |
|   gmem_2_m_axi_U  | interface | m_axi     | 8    |      |        |          |      |         |                  |
|   gmem_20_m_axi_U | interface | m_axi     | 8    |      |        |          |      |         |                  |
|   gmem_21_m_axi_U | interface | m_axi     | 8    |      |        |          |      |         |                  |
|   gmem_22_m_axi_U | interface | m_axi     | 8    |      |        |          |      |         |                  |
|   gmem_23_m_axi_U | interface | m_axi     | 8    |      |        |          |      |         |                  |
|   gmem_24_m_axi_U | interface | m_axi     | 8    |      |        |          |      |         |                  |
|   gmem_25_m_axi_U | interface | m_axi     | 8    |      |        |          |      |         |                  |
|   gmem_26_m_axi_U | interface | m_axi     | 8    |      |        |          |      |         |                  |
|   gmem_27_m_axi_U | interface | m_axi     | 8    |      |        |          |      |         |                  |
|   gmem_28_m_axi_U | interface | m_axi     | 8    |      |        |          |      |         |                  |
|   gmem_29_m_axi_U | interface | m_axi     | 8    |      |        |          |      |         |                  |
|   gmem_3_m_axi_U  | interface | m_axi     | 8    |      |        |          |      |         |                  |
|   gmem_30_m_axi_U | interface | m_axi     | 8    |      |        |          |      |         |                  |
|   gmem_31_m_axi_U | interface | m_axi     | 8    |      |        |          |      |         |                  |
|   gmem_32_m_axi_U | interface | m_axi     | 8    |      |        |          |      |         |                  |
|   gmem_33_m_axi_U | interface | m_axi     | 8    |      |        |          |      |         |                  |
|   gmem_34_m_axi_U | interface | m_axi     | 8    |      |        |          |      |         |                  |
|   gmem_35_m_axi_U | interface | m_axi     | 8    |      |        |          |      |         |                  |
|   gmem_36_m_axi_U | interface | m_axi     | 8    |      |        |          |      |         |                  |
|   gmem_37_m_axi_U | interface | m_axi     | 8    |      |        |          |      |         |                  |
|   gmem_38_m_axi_U | interface | m_axi     | 8    |      |        |          |      |         |                  |
|   gmem_39_m_axi_U | interface | m_axi     | 8    |      |        |          |      |         |                  |
|   gmem_4_m_axi_U  | interface | m_axi     | 8    |      |        |          |      |         |                  |
|   gmem_40_m_axi_U | interface | m_axi     | 8    |      |        |          |      |         |                  |
|   gmem_41_m_axi_U | interface | m_axi     | 8    |      |        |          |      |         |                  |
|   gmem_42_m_axi_U | interface | m_axi     | 8    |      |        |          |      |         |                  |
|   gmem_43_m_axi_U | interface | m_axi     | 8    |      |        |          |      |         |                  |
|   gmem_44_m_axi_U | interface | m_axi     | 8    |      |        |          |      |         |                  |
|   gmem_45_m_axi_U | interface | m_axi     | 8    |      |        |          |      |         |                  |
|   gmem_46_m_axi_U | interface | m_axi     | 8    |      |        |          |      |         |                  |
|   gmem_47_m_axi_U | interface | m_axi     | 8    |      |        |          |      |         |                  |
|   gmem_48_m_axi_U | interface | m_axi     | 8    |      |        |          |      |         |                  |
|   gmem_49_m_axi_U | interface | m_axi     | 8    |      |        |          |      |         |                  |
|   gmem_5_m_axi_U  | interface | m_axi     | 8    |      |        |          |      |         |                  |
|   gmem_50_m_axi_U | interface | m_axi     | 8    |      |        |          |      |         |                  |
|   gmem_51_m_axi_U | interface | m_axi     | 8    |      |        |          |      |         |                  |
|   gmem_52_m_axi_U | interface | m_axi     | 8    |      |        |          |      |         |                  |
|   gmem_53_m_axi_U | interface | m_axi     | 8    |      |        |          |      |         |                  |
|   gmem_54_m_axi_U | interface | m_axi     | 8    |      |        |          |      |         |                  |
|   gmem_55_m_axi_U | interface | m_axi     | 8    |      |        |          |      |         |                  |
|   gmem_56_m_axi_U | interface | m_axi     | 8    |      |        |          |      |         |                  |
|   gmem_57_m_axi_U | interface | m_axi     | 8    |      |        |          |      |         |                  |
|   gmem_58_m_axi_U | interface | m_axi     | 8    |      |        |          |      |         |                  |
|   gmem_59_m_axi_U | interface | m_axi     | 8    |      |        |          |      |         |                  |
|   gmem_6_m_axi_U  | interface | m_axi     | 8    |      |        |          |      |         |                  |
|   gmem_60_m_axi_U | interface | m_axi     | 8    |      |        |          |      |         |                  |
|   gmem_61_m_axi_U | interface | m_axi     | 8    |      |        |          |      |         |                  |
|   gmem_62_m_axi_U | interface | m_axi     | 8    |      |        |          |      |         |                  |
|   gmem_63_m_axi_U | interface | m_axi     | 8    |      |        |          |      |         |                  |
|   gmem_64_m_axi_U | interface | m_axi     | 8    |      |        |          |      |         |                  |
|   gmem_65_m_axi_U | interface | m_axi     | 8    |      |        |          |      |         |                  |
|   gmem_66_m_axi_U | interface | m_axi     | 8    |      |        |          |      |         |                  |
|   gmem_67_m_axi_U | interface | m_axi     | 8    |      |        |          |      |         |                  |
|   gmem_68_m_axi_U | interface | m_axi     | 8    |      |        |          |      |         |                  |
|   gmem_69_m_axi_U | interface | m_axi     | 8    |      |        |          |      |         |                  |
|   gmem_7_m_axi_U  | interface | m_axi     | 8    |      |        |          |      |         |                  |
|   gmem_70_m_axi_U | interface | m_axi     | 8    |      |        |          |      |         |                  |
|   gmem_71_m_axi_U | interface | m_axi     | 8    |      |        |          |      |         |                  |
|   gmem_72_m_axi_U | interface | m_axi     | 8    |      |        |          |      |         |                  |
|   gmem_73_m_axi_U | interface | m_axi     | 8    |      |        |          |      |         |                  |
|   gmem_74_m_axi_U | interface | m_axi     | 8    |      |        |          |      |         |                  |
|   gmem_75_m_axi_U | interface | m_axi     | 8    |      |        |          |      |         |                  |
|   gmem_76_m_axi_U | interface | m_axi     | 8    |      |        |          |      |         |                  |
|   gmem_77_m_axi_U | interface | m_axi     | 8    |      |        |          |      |         |                  |
|   gmem_78_m_axi_U | interface | m_axi     | 8    |      |        |          |      |         |                  |
|   gmem_79_m_axi_U | interface | m_axi     | 8    |      |        |          |      |         |                  |
|   gmem_8_m_axi_U  | interface | m_axi     | 8    |      |        |          |      |         |                  |
|   gmem_80_m_axi_U | interface | m_axi     | 8    |      |        |          |      |         |                  |
|   gmem_81_m_axi_U | interface | m_axi     | 8    |      |        |          |      |         |                  |
|   gmem_82_m_axi_U | interface | m_axi     | 8    |      |        |          |      |         |                  |
|   gmem_83_m_axi_U | interface | m_axi     | 8    |      |        |          |      |         |                  |
|   gmem_84_m_axi_U | interface | m_axi     | 8    |      |        |          |      |         |                  |
|   gmem_85_m_axi_U | interface | m_axi     | 8    |      |        |          |      |         |                  |
|   gmem_86_m_axi_U | interface | m_axi     | 8    |      |        |          |      |         |                  |
|   gmem_87_m_axi_U | interface | m_axi     | 8    |      |        |          |      |         |                  |
|   gmem_88_m_axi_U | interface | m_axi     | 8    |      |        |          |      |         |                  |
|   gmem_89_m_axi_U | interface | m_axi     | 8    |      |        |          |      |         |                  |
|   gmem_9_m_axi_U  | interface | m_axi     | 8    |      |        |          |      |         |                  |
|   gmem_90_m_axi_U | interface | m_axi     | 8    |      |        |          |      |         |                  |
|   gmem_91_m_axi_U | interface | m_axi     | 8    |      |        |          |      |         |                  |
|   gmem_92_m_axi_U | interface | m_axi     | 8    |      |        |          |      |         |                  |
|   gmem_93_m_axi_U | interface | m_axi     | 8    |      |        |          |      |         |                  |
|   gmem_94_m_axi_U | interface | m_axi     | 8    |      |        |          |      |         |                  |
|   gmem_95_m_axi_U | interface | m_axi     | 8    |      |        |          |      |         |                  |
|   gmem_96_m_axi_U | interface | m_axi     | 8    |      |        |          |      |         |                  |
|   gmem_97_m_axi_U | interface | m_axi     | 8    |      |        |          |      |         |                  |
|   gmem_98_m_axi_U | interface | m_axi     | 8    |      |        |          |      |         |                  |
|   gmem_99_m_axi_U | interface | m_axi     | 8    |      |        |          |      |         |                  |
+-------------------+-----------+-----------+------+------+--------+----------+------+---------+------------------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------------+---------------------------------------------+----------------------------------------------------+
| Type            | Options                                     | Location                                           |
+-----------------+---------------------------------------------+----------------------------------------------------+
| array_partition | variable=S complete                         | ../../test_optimized.c:7 in gbm, S                 |
| array_partition | variable=random_increments block factor=100 | ../../test_optimized.c:8 in gbm, random_increments |
| unroll          | factor=100                                  | ../../test_optimized.c:18 in gbm                   |
| unroll          | factor=100                                  | ../../test_optimized.c:25 in gbm                   |
+-----------------+---------------------------------------------+----------------------------------------------------+


