Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Fri Feb 17 17:12:32 2023
| Host         : winvdi1008 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : bd_0_wrapper
| Device       : 7k160t-fbg676
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  604         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (578)
6. checking no_output_delay (26)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (578)
--------------------------------
 There are 578 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (26)
--------------------------------
 There are 26 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.629        0.000                      0                  575        0.094        0.000                      0                  575        1.358        0.000                       0                  1043  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 2.000}        4.000           250.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              0.629        0.000                      0                  575        0.094        0.000                      0                  575        1.358        0.000                       0                  1043  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        ap_clk                      
(none)                      ap_clk        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.629ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.094ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.358ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.629ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/j_load_reg_1424_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_ln859_reg_1475_reg/A[5]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.048ns  (logic 0.534ns (17.520%)  route 2.514ns (82.480%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 4.510 - 4.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1042, unset)         0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X92Y129        FDRE                                         r  bd_0_i/hls_inst/inst/j_load_reg_1424_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y129        FDRE (Prop_fdre_C_Q)         0.259     0.796 r  bd_0_i/hls_inst/inst/j_load_reg_1424_reg[1]/Q
                         net (fo=4, routed)           0.602     1.398    bd_0_i/hls_inst/inst/mux_43_16_1_1_U14/j_load_reg_1424[1]
    SLICE_X92Y129        LUT5 (Prop_lut5_I4_O)        0.051     1.449 r  bd_0_i/hls_inst/inst/mux_43_16_1_1_U14/mul_ln859_reg_1475_reg_i_264/O
                         net (fo=18, routed)          0.366     1.815    bd_0_i/hls_inst/inst/mux_43_16_1_1_U14/mul_ln859_reg_1475_reg_i_264_n_0
    SLICE_X96Y129        LUT6 (Prop_lut6_I0_O)        0.138     1.953 r  bd_0_i/hls_inst/inst/mux_43_16_1_1_U14/mul_ln859_reg_1475_reg_i_183/O
                         net (fo=16, routed)          0.666     2.619    bd_0_i/hls_inst/inst/mux_43_16_1_1_U14/mul_ln859_reg_1475_reg_i_183_n_0
    SLICE_X96Y116        LUT6 (Prop_lut6_I3_O)        0.043     2.662 r  bd_0_i/hls_inst/inst/mux_43_16_1_1_U14/mul_ln859_reg_1475_reg_i_142/O
                         net (fo=1, routed)           0.459     3.121    bd_0_i/hls_inst/inst/mux_43_16_1_1_U14/mul_ln859_reg_1475_reg_i_142_n_0
    SLICE_X92Y117        LUT6 (Prop_lut6_I1_O)        0.043     3.164 r  bd_0_i/hls_inst/inst/mux_43_16_1_1_U14/mul_ln859_reg_1475_reg_i_27/O
                         net (fo=1, routed)           0.421     3.585    bd_0_i/hls_inst/inst/tmp_8_fu_1096_p6[5]
    DSP48_X5Y48          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_ln859_reg_1475_reg/A[5]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=1042, unset)         0.510     4.510    bd_0_i/hls_inst/inst/ap_clk
    DSP48_X5Y48          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_ln859_reg_1475_reg/CLK
                         clock pessimism              0.000     4.510    
                         clock uncertainty           -0.035     4.475    
    DSP48_X5Y48          DSP48E1 (Setup_dsp48e1_CLK_A[5])
                                                     -0.261     4.214    bd_0_i/hls_inst/inst/mul_ln859_reg_1475_reg
  -------------------------------------------------------------------
                         required time                          4.214    
                         arrival time                          -3.585    
  -------------------------------------------------------------------
                         slack                                  0.629    

Slack (MET) :             0.661ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/j_load_reg_1424_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_ln859_reg_1475_reg/A[3]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.016ns  (logic 0.534ns (17.704%)  route 2.482ns (82.296%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 4.510 - 4.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1042, unset)         0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X92Y129        FDRE                                         r  bd_0_i/hls_inst/inst/j_load_reg_1424_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y129        FDRE (Prop_fdre_C_Q)         0.259     0.796 r  bd_0_i/hls_inst/inst/j_load_reg_1424_reg[1]/Q
                         net (fo=4, routed)           0.602     1.398    bd_0_i/hls_inst/inst/mux_43_16_1_1_U14/j_load_reg_1424[1]
    SLICE_X92Y129        LUT5 (Prop_lut5_I4_O)        0.051     1.449 r  bd_0_i/hls_inst/inst/mux_43_16_1_1_U14/mul_ln859_reg_1475_reg_i_264/O
                         net (fo=18, routed)          0.366     1.815    bd_0_i/hls_inst/inst/mux_43_16_1_1_U14/mul_ln859_reg_1475_reg_i_264_n_0
    SLICE_X96Y129        LUT6 (Prop_lut6_I0_O)        0.138     1.953 r  bd_0_i/hls_inst/inst/mux_43_16_1_1_U14/mul_ln859_reg_1475_reg_i_183/O
                         net (fo=16, routed)          0.709     2.662    bd_0_i/hls_inst/inst/mux_43_16_1_1_U14/mul_ln859_reg_1475_reg_i_183_n_0
    SLICE_X95Y118        LUT6 (Prop_lut6_I3_O)        0.043     2.705 r  bd_0_i/hls_inst/inst/mux_43_16_1_1_U14/mul_ln859_reg_1475_reg_i_154/O
                         net (fo=1, routed)           0.413     3.119    bd_0_i/hls_inst/inst/mux_43_16_1_1_U14/mul_ln859_reg_1475_reg_i_154_n_0
    SLICE_X91Y117        LUT6 (Prop_lut6_I1_O)        0.043     3.162 r  bd_0_i/hls_inst/inst/mux_43_16_1_1_U14/mul_ln859_reg_1475_reg_i_29/O
                         net (fo=1, routed)           0.392     3.553    bd_0_i/hls_inst/inst/tmp_8_fu_1096_p6[3]
    DSP48_X5Y48          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_ln859_reg_1475_reg/A[3]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=1042, unset)         0.510     4.510    bd_0_i/hls_inst/inst/ap_clk
    DSP48_X5Y48          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_ln859_reg_1475_reg/CLK
                         clock pessimism              0.000     4.510    
                         clock uncertainty           -0.035     4.475    
    DSP48_X5Y48          DSP48E1 (Setup_dsp48e1_CLK_A[3])
                                                     -0.261     4.214    bd_0_i/hls_inst/inst/mul_ln859_reg_1475_reg
  -------------------------------------------------------------------
                         required time                          4.214    
                         arrival time                          -3.553    
  -------------------------------------------------------------------
                         slack                                  0.661    

Slack (MET) :             0.665ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/j_load_reg_1424_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_ln859_reg_1475_reg/A[11]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.012ns  (logic 0.534ns (17.731%)  route 2.478ns (82.269%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 4.510 - 4.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1042, unset)         0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X92Y129        FDRE                                         r  bd_0_i/hls_inst/inst/j_load_reg_1424_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y129        FDRE (Prop_fdre_C_Q)         0.259     0.796 r  bd_0_i/hls_inst/inst/j_load_reg_1424_reg[1]/Q
                         net (fo=4, routed)           0.602     1.398    bd_0_i/hls_inst/inst/mux_43_16_1_1_U14/j_load_reg_1424[1]
    SLICE_X92Y129        LUT5 (Prop_lut5_I4_O)        0.051     1.449 r  bd_0_i/hls_inst/inst/mux_43_16_1_1_U14/mul_ln859_reg_1475_reg_i_264/O
                         net (fo=18, routed)          0.609     2.058    bd_0_i/hls_inst/inst/mux_43_16_1_1_U14/mul_ln859_reg_1475_reg_i_264_n_0
    SLICE_X98Y123        LUT6 (Prop_lut6_I2_O)        0.138     2.196 r  bd_0_i/hls_inst/inst/mux_43_16_1_1_U14/mul_ln859_reg_1475_reg_i_212/O
                         net (fo=1, routed)           0.315     2.511    bd_0_i/hls_inst/inst/mux_43_16_1_1_U14/mul_ln859_reg_1475_reg_i_212_n_0
    SLICE_X97Y123        LUT6 (Prop_lut6_I5_O)        0.043     2.554 r  bd_0_i/hls_inst/inst/mux_43_16_1_1_U14/mul_ln859_reg_1475_reg_i_106/O
                         net (fo=1, routed)           0.560     3.114    bd_0_i/hls_inst/inst/mux_43_16_1_1_U14/mul_ln859_reg_1475_reg_i_106_n_0
    SLICE_X91Y124        LUT6 (Prop_lut6_I1_O)        0.043     3.157 r  bd_0_i/hls_inst/inst/mux_43_16_1_1_U14/mul_ln859_reg_1475_reg_i_21/O
                         net (fo=1, routed)           0.392     3.549    bd_0_i/hls_inst/inst/tmp_8_fu_1096_p6[11]
    DSP48_X5Y48          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_ln859_reg_1475_reg/A[11]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=1042, unset)         0.510     4.510    bd_0_i/hls_inst/inst/ap_clk
    DSP48_X5Y48          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_ln859_reg_1475_reg/CLK
                         clock pessimism              0.000     4.510    
                         clock uncertainty           -0.035     4.475    
    DSP48_X5Y48          DSP48E1 (Setup_dsp48e1_CLK_A[11])
                                                     -0.261     4.214    bd_0_i/hls_inst/inst/mul_ln859_reg_1475_reg
  -------------------------------------------------------------------
                         required time                          4.214    
                         arrival time                          -3.549    
  -------------------------------------------------------------------
                         slack                                  0.665    

Slack (MET) :             0.678ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/j_load_reg_1424_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_ln859_reg_1475_reg/A[8]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.999ns  (logic 0.534ns (17.806%)  route 2.465ns (82.194%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 4.510 - 4.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1042, unset)         0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X92Y129        FDRE                                         r  bd_0_i/hls_inst/inst/j_load_reg_1424_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y129        FDRE (Prop_fdre_C_Q)         0.259     0.796 r  bd_0_i/hls_inst/inst/j_load_reg_1424_reg[1]/Q
                         net (fo=4, routed)           0.602     1.398    bd_0_i/hls_inst/inst/mux_43_16_1_1_U14/j_load_reg_1424[1]
    SLICE_X92Y129        LUT5 (Prop_lut5_I4_O)        0.051     1.449 r  bd_0_i/hls_inst/inst/mux_43_16_1_1_U14/mul_ln859_reg_1475_reg_i_264/O
                         net (fo=18, routed)          0.366     1.815    bd_0_i/hls_inst/inst/mux_43_16_1_1_U14/mul_ln859_reg_1475_reg_i_264_n_0
    SLICE_X96Y129        LUT6 (Prop_lut6_I0_O)        0.138     1.953 r  bd_0_i/hls_inst/inst/mux_43_16_1_1_U14/mul_ln859_reg_1475_reg_i_183/O
                         net (fo=16, routed)          0.450     2.404    bd_0_i/hls_inst/inst/mux_43_16_1_1_U14/mul_ln859_reg_1475_reg_i_183_n_0
    SLICE_X94Y131        LUT6 (Prop_lut6_I3_O)        0.043     2.447 r  bd_0_i/hls_inst/inst/mux_43_16_1_1_U14/mul_ln859_reg_1475_reg_i_124/O
                         net (fo=1, routed)           0.588     3.035    bd_0_i/hls_inst/inst/mux_43_16_1_1_U14/mul_ln859_reg_1475_reg_i_124_n_0
    SLICE_X92Y127        LUT6 (Prop_lut6_I1_O)        0.043     3.078 r  bd_0_i/hls_inst/inst/mux_43_16_1_1_U14/mul_ln859_reg_1475_reg_i_24/O
                         net (fo=1, routed)           0.458     3.536    bd_0_i/hls_inst/inst/tmp_8_fu_1096_p6[8]
    DSP48_X5Y48          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_ln859_reg_1475_reg/A[8]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=1042, unset)         0.510     4.510    bd_0_i/hls_inst/inst/ap_clk
    DSP48_X5Y48          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_ln859_reg_1475_reg/CLK
                         clock pessimism              0.000     4.510    
                         clock uncertainty           -0.035     4.475    
    DSP48_X5Y48          DSP48E1 (Setup_dsp48e1_CLK_A[8])
                                                     -0.261     4.214    bd_0_i/hls_inst/inst/mul_ln859_reg_1475_reg
  -------------------------------------------------------------------
                         required time                          4.214    
                         arrival time                          -3.536    
  -------------------------------------------------------------------
                         slack                                  0.678    

Slack (MET) :             0.695ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/j_load_reg_1424_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_ln859_reg_1475_reg/A[10]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.982ns  (logic 0.534ns (17.910%)  route 2.448ns (82.090%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 4.510 - 4.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1042, unset)         0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X92Y129        FDRE                                         r  bd_0_i/hls_inst/inst/j_load_reg_1424_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y129        FDRE (Prop_fdre_C_Q)         0.259     0.796 r  bd_0_i/hls_inst/inst/j_load_reg_1424_reg[1]/Q
                         net (fo=4, routed)           0.602     1.398    bd_0_i/hls_inst/inst/mux_43_16_1_1_U14/j_load_reg_1424[1]
    SLICE_X92Y129        LUT5 (Prop_lut5_I4_O)        0.051     1.449 r  bd_0_i/hls_inst/inst/mux_43_16_1_1_U14/mul_ln859_reg_1475_reg_i_264/O
                         net (fo=18, routed)          0.366     1.815    bd_0_i/hls_inst/inst/mux_43_16_1_1_U14/mul_ln859_reg_1475_reg_i_264_n_0
    SLICE_X96Y129        LUT6 (Prop_lut6_I0_O)        0.138     1.953 r  bd_0_i/hls_inst/inst/mux_43_16_1_1_U14/mul_ln859_reg_1475_reg_i_183/O
                         net (fo=16, routed)          0.562     2.516    bd_0_i/hls_inst/inst/mux_43_16_1_1_U14/mul_ln859_reg_1475_reg_i_183_n_0
    SLICE_X95Y131        LUT6 (Prop_lut6_I3_O)        0.043     2.559 r  bd_0_i/hls_inst/inst/mux_43_16_1_1_U14/mul_ln859_reg_1475_reg_i_112/O
                         net (fo=1, routed)           0.531     3.090    bd_0_i/hls_inst/inst/mux_43_16_1_1_U14/mul_ln859_reg_1475_reg_i_112_n_0
    SLICE_X93Y128        LUT6 (Prop_lut6_I1_O)        0.043     3.133 r  bd_0_i/hls_inst/inst/mux_43_16_1_1_U14/mul_ln859_reg_1475_reg_i_22/O
                         net (fo=1, routed)           0.386     3.519    bd_0_i/hls_inst/inst/tmp_8_fu_1096_p6[10]
    DSP48_X5Y48          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_ln859_reg_1475_reg/A[10]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=1042, unset)         0.510     4.510    bd_0_i/hls_inst/inst/ap_clk
    DSP48_X5Y48          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_ln859_reg_1475_reg/CLK
                         clock pessimism              0.000     4.510    
                         clock uncertainty           -0.035     4.475    
    DSP48_X5Y48          DSP48E1 (Setup_dsp48e1_CLK_A[10])
                                                     -0.261     4.214    bd_0_i/hls_inst/inst/mul_ln859_reg_1475_reg
  -------------------------------------------------------------------
                         required time                          4.214    
                         arrival time                          -3.519    
  -------------------------------------------------------------------
                         slack                                  0.695    

Slack (MET) :             0.698ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/j_load_reg_1424_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_ln859_reg_1475_reg/A[0]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.979ns  (logic 0.431ns (14.467%)  route 2.548ns (85.533%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 4.510 - 4.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1042, unset)         0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X92Y129        FDRE                                         r  bd_0_i/hls_inst/inst/j_load_reg_1424_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y129        FDRE (Prop_fdre_C_Q)         0.259     0.796 r  bd_0_i/hls_inst/inst/j_load_reg_1424_reg[2]/Q
                         net (fo=6, routed)           0.482     1.278    bd_0_i/hls_inst/inst/mux_43_16_1_1_U14/j_load_reg_1424[2]
    SLICE_X92Y129        LUT4 (Prop_lut4_I3_O)        0.043     1.321 r  bd_0_i/hls_inst/inst/mux_43_16_1_1_U14/mul_ln859_reg_1475_reg_i_257/O
                         net (fo=18, routed)          0.288     1.609    bd_0_i/hls_inst/inst/mux_43_16_1_1_U14/mul_ln859_reg_1475_reg_i_257_n_0
    SLICE_X97Y128        LUT6 (Prop_lut6_I0_O)        0.043     1.652 r  bd_0_i/hls_inst/inst/mux_43_16_1_1_U14/mul_ln859_reg_1475_reg_i_177/O
                         net (fo=16, routed)          0.817     2.469    bd_0_i/hls_inst/inst/mux_43_16_1_1_U14/mul_ln859_reg_1475_reg_i_177_n_0
    SLICE_X102Y118       LUT6 (Prop_lut6_I0_O)        0.043     2.512 r  bd_0_i/hls_inst/inst/mux_43_16_1_1_U14/mul_ln859_reg_1475_reg_i_171/O
                         net (fo=1, routed)           0.600     3.113    bd_0_i/hls_inst/inst/mux_43_16_1_1_U14/mul_ln859_reg_1475_reg_i_171_n_0
    SLICE_X95Y117        LUT6 (Prop_lut6_I0_O)        0.043     3.156 r  bd_0_i/hls_inst/inst/mux_43_16_1_1_U14/mul_ln859_reg_1475_reg_i_32/O
                         net (fo=1, routed)           0.361     3.516    bd_0_i/hls_inst/inst/tmp_8_fu_1096_p6[0]
    DSP48_X5Y48          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_ln859_reg_1475_reg/A[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=1042, unset)         0.510     4.510    bd_0_i/hls_inst/inst/ap_clk
    DSP48_X5Y48          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_ln859_reg_1475_reg/CLK
                         clock pessimism              0.000     4.510    
                         clock uncertainty           -0.035     4.475    
    DSP48_X5Y48          DSP48E1 (Setup_dsp48e1_CLK_A[0])
                                                     -0.261     4.214    bd_0_i/hls_inst/inst/mul_ln859_reg_1475_reg
  -------------------------------------------------------------------
                         required time                          4.214    
                         arrival time                          -3.516    
  -------------------------------------------------------------------
                         slack                                  0.698    

Slack (MET) :             0.732ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/j_load_reg_1424_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_ln859_reg_1475_reg/A[1]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.945ns  (logic 0.534ns (18.131%)  route 2.411ns (81.869%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 4.510 - 4.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1042, unset)         0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X92Y129        FDRE                                         r  bd_0_i/hls_inst/inst/j_load_reg_1424_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y129        FDRE (Prop_fdre_C_Q)         0.259     0.796 r  bd_0_i/hls_inst/inst/j_load_reg_1424_reg[1]/Q
                         net (fo=4, routed)           0.602     1.398    bd_0_i/hls_inst/inst/mux_43_16_1_1_U14/j_load_reg_1424[1]
    SLICE_X92Y129        LUT5 (Prop_lut5_I4_O)        0.051     1.449 r  bd_0_i/hls_inst/inst/mux_43_16_1_1_U14/mul_ln859_reg_1475_reg_i_264/O
                         net (fo=18, routed)          0.318     1.767    bd_0_i/hls_inst/inst/mux_43_16_1_1_U14/mul_ln859_reg_1475_reg_i_264_n_0
    SLICE_X92Y128        LUT6 (Prop_lut6_I0_O)        0.138     1.905 r  bd_0_i/hls_inst/inst/mux_43_16_1_1_U14/mul_ln859_reg_1475_reg_i_185/O
                         net (fo=16, routed)          0.721     2.626    bd_0_i/hls_inst/inst/mux_43_16_1_1_U14/mul_ln859_reg_1475_reg_i_185_n_0
    SLICE_X95Y120        LUT6 (Prop_lut6_I0_O)        0.043     2.669 r  bd_0_i/hls_inst/inst/mux_43_16_1_1_U14/mul_ln859_reg_1475_reg_i_167/O
                         net (fo=1, routed)           0.460     3.129    bd_0_i/hls_inst/inst/mux_43_16_1_1_U14/mul_ln859_reg_1475_reg_i_167_n_0
    SLICE_X95Y120        LUT6 (Prop_lut6_I2_O)        0.043     3.172 r  bd_0_i/hls_inst/inst/mux_43_16_1_1_U14/mul_ln859_reg_1475_reg_i_31/O
                         net (fo=1, routed)           0.310     3.482    bd_0_i/hls_inst/inst/tmp_8_fu_1096_p6[1]
    DSP48_X5Y48          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_ln859_reg_1475_reg/A[1]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=1042, unset)         0.510     4.510    bd_0_i/hls_inst/inst/ap_clk
    DSP48_X5Y48          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_ln859_reg_1475_reg/CLK
                         clock pessimism              0.000     4.510    
                         clock uncertainty           -0.035     4.475    
    DSP48_X5Y48          DSP48E1 (Setup_dsp48e1_CLK_A[1])
                                                     -0.261     4.214    bd_0_i/hls_inst/inst/mul_ln859_reg_1475_reg
  -------------------------------------------------------------------
                         required time                          4.214    
                         arrival time                          -3.482    
  -------------------------------------------------------------------
                         slack                                  0.732    

Slack (MET) :             0.737ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/j_load_reg_1424_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_ln859_reg_1475_reg/A[2]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.939ns  (logic 0.534ns (18.167%)  route 2.405ns (81.833%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 4.510 - 4.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1042, unset)         0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X92Y129        FDRE                                         r  bd_0_i/hls_inst/inst/j_load_reg_1424_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y129        FDRE (Prop_fdre_C_Q)         0.259     0.796 r  bd_0_i/hls_inst/inst/j_load_reg_1424_reg[1]/Q
                         net (fo=4, routed)           0.602     1.398    bd_0_i/hls_inst/inst/mux_43_16_1_1_U14/j_load_reg_1424[1]
    SLICE_X92Y129        LUT5 (Prop_lut5_I4_O)        0.051     1.449 r  bd_0_i/hls_inst/inst/mux_43_16_1_1_U14/mul_ln859_reg_1475_reg_i_264/O
                         net (fo=18, routed)          0.366     1.815    bd_0_i/hls_inst/inst/mux_43_16_1_1_U14/mul_ln859_reg_1475_reg_i_264_n_0
    SLICE_X96Y129        LUT6 (Prop_lut6_I0_O)        0.138     1.953 r  bd_0_i/hls_inst/inst/mux_43_16_1_1_U14/mul_ln859_reg_1475_reg_i_183/O
                         net (fo=16, routed)          0.766     2.719    bd_0_i/hls_inst/inst/mux_43_16_1_1_U14/mul_ln859_reg_1475_reg_i_183_n_0
    SLICE_X96Y115        LUT6 (Prop_lut6_I3_O)        0.043     2.762 r  bd_0_i/hls_inst/inst/mux_43_16_1_1_U14/mul_ln859_reg_1475_reg_i_160/O
                         net (fo=1, routed)           0.335     3.097    bd_0_i/hls_inst/inst/mux_43_16_1_1_U14/mul_ln859_reg_1475_reg_i_160_n_0
    SLICE_X93Y117        LUT6 (Prop_lut6_I1_O)        0.043     3.140 r  bd_0_i/hls_inst/inst/mux_43_16_1_1_U14/mul_ln859_reg_1475_reg_i_30/O
                         net (fo=1, routed)           0.337     3.476    bd_0_i/hls_inst/inst/tmp_8_fu_1096_p6[2]
    DSP48_X5Y48          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_ln859_reg_1475_reg/A[2]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=1042, unset)         0.510     4.510    bd_0_i/hls_inst/inst/ap_clk
    DSP48_X5Y48          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_ln859_reg_1475_reg/CLK
                         clock pessimism              0.000     4.510    
                         clock uncertainty           -0.035     4.475    
    DSP48_X5Y48          DSP48E1 (Setup_dsp48e1_CLK_A[2])
                                                     -0.261     4.214    bd_0_i/hls_inst/inst/mul_ln859_reg_1475_reg
  -------------------------------------------------------------------
                         required time                          4.214    
                         arrival time                          -3.476    
  -------------------------------------------------------------------
                         slack                                  0.737    

Slack (MET) :             0.744ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/j_load_reg_1424_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_ln859_reg_1475_reg/A[4]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.933ns  (logic 0.534ns (18.209%)  route 2.399ns (81.791%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 4.510 - 4.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1042, unset)         0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X92Y129        FDRE                                         r  bd_0_i/hls_inst/inst/j_load_reg_1424_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y129        FDRE (Prop_fdre_C_Q)         0.259     0.796 r  bd_0_i/hls_inst/inst/j_load_reg_1424_reg[1]/Q
                         net (fo=4, routed)           0.602     1.398    bd_0_i/hls_inst/inst/mux_43_16_1_1_U14/j_load_reg_1424[1]
    SLICE_X92Y129        LUT5 (Prop_lut5_I4_O)        0.051     1.449 r  bd_0_i/hls_inst/inst/mux_43_16_1_1_U14/mul_ln859_reg_1475_reg_i_264/O
                         net (fo=18, routed)          0.366     1.815    bd_0_i/hls_inst/inst/mux_43_16_1_1_U14/mul_ln859_reg_1475_reg_i_264_n_0
    SLICE_X96Y129        LUT6 (Prop_lut6_I0_O)        0.138     1.953 r  bd_0_i/hls_inst/inst/mux_43_16_1_1_U14/mul_ln859_reg_1475_reg_i_183/O
                         net (fo=16, routed)          0.621     2.574    bd_0_i/hls_inst/inst/mux_43_16_1_1_U14/mul_ln859_reg_1475_reg_i_183_n_0
    SLICE_X94Y116        LUT6 (Prop_lut6_I3_O)        0.043     2.617 r  bd_0_i/hls_inst/inst/mux_43_16_1_1_U14/mul_ln859_reg_1475_reg_i_148/O
                         net (fo=1, routed)           0.487     3.104    bd_0_i/hls_inst/inst/mux_43_16_1_1_U14/mul_ln859_reg_1475_reg_i_148_n_0
    SLICE_X91Y118        LUT6 (Prop_lut6_I1_O)        0.043     3.147 r  bd_0_i/hls_inst/inst/mux_43_16_1_1_U14/mul_ln859_reg_1475_reg_i_28/O
                         net (fo=1, routed)           0.322     3.470    bd_0_i/hls_inst/inst/tmp_8_fu_1096_p6[4]
    DSP48_X5Y48          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_ln859_reg_1475_reg/A[4]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=1042, unset)         0.510     4.510    bd_0_i/hls_inst/inst/ap_clk
    DSP48_X5Y48          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_ln859_reg_1475_reg/CLK
                         clock pessimism              0.000     4.510    
                         clock uncertainty           -0.035     4.475    
    DSP48_X5Y48          DSP48E1 (Setup_dsp48e1_CLK_A[4])
                                                     -0.261     4.214    bd_0_i/hls_inst/inst/mul_ln859_reg_1475_reg
  -------------------------------------------------------------------
                         required time                          4.214    
                         arrival time                          -3.470    
  -------------------------------------------------------------------
                         slack                                  0.744    

Slack (MET) :             0.745ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/j_load_reg_1424_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_ln859_reg_1475_reg/A[23]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.932ns  (logic 0.526ns (17.942%)  route 2.406ns (82.058%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 4.510 - 4.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1042, unset)         0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X92Y129        FDRE                                         r  bd_0_i/hls_inst/inst/j_load_reg_1424_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y129        FDRE (Prop_fdre_C_Q)         0.259     0.796 r  bd_0_i/hls_inst/inst/j_load_reg_1424_reg[1]/Q
                         net (fo=4, routed)           0.606     1.402    bd_0_i/hls_inst/inst/mux_43_16_1_1_U14/j_load_reg_1424[1]
    SLICE_X92Y129        LUT5 (Prop_lut5_I1_O)        0.047     1.449 r  bd_0_i/hls_inst/inst/mux_43_16_1_1_U14/mul_ln859_reg_1475_reg_i_261/O
                         net (fo=18, routed)          0.314     1.763    bd_0_i/hls_inst/inst/mux_43_16_1_1_U14/mul_ln859_reg_1475_reg_i_261_n_0
    SLICE_X92Y128        LUT6 (Prop_lut6_I0_O)        0.134     1.897 r  bd_0_i/hls_inst/inst/mux_43_16_1_1_U14/mul_ln859_reg_1475_reg_i_186/O
                         net (fo=16, routed)          0.546     2.443    bd_0_i/hls_inst/inst/mux_43_16_1_1_U14/mul_ln859_reg_1475_reg_i_186_n_0
    SLICE_X90Y125        LUT6 (Prop_lut6_I2_O)        0.043     2.486 r  bd_0_i/hls_inst/inst/mux_43_16_1_1_U14/mul_ln859_reg_1475_reg_i_83/O
                         net (fo=1, routed)           0.459     2.945    bd_0_i/hls_inst/inst/mux_43_16_1_1_U14/mul_ln859_reg_1475_reg_i_83_n_0
    SLICE_X92Y125        LUT6 (Prop_lut6_I2_O)        0.043     2.988 r  bd_0_i/hls_inst/inst/mux_43_16_1_1_U14/mul_ln859_reg_1475_reg_i_17/O
                         net (fo=15, routed)          0.481     3.469    bd_0_i/hls_inst/inst/tmp_8_fu_1096_p6[15]
    DSP48_X5Y48          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_ln859_reg_1475_reg/A[23]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=1042, unset)         0.510     4.510    bd_0_i/hls_inst/inst/ap_clk
    DSP48_X5Y48          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_ln859_reg_1475_reg/CLK
                         clock pessimism              0.000     4.510    
                         clock uncertainty           -0.035     4.475    
    DSP48_X5Y48          DSP48E1 (Setup_dsp48e1_CLK_A[23])
                                                     -0.261     4.214    bd_0_i/hls_inst/inst/mul_ln859_reg_1475_reg
  -------------------------------------------------------------------
                         required time                          4.214    
                         arrival time                          -3.469    
  -------------------------------------------------------------------
                         slack                                  0.745    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/icmp_ln14_reg_1470_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/icmp_ln14_reg_1470_pp0_iter4_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.280ns
    Source Clock Delay      (SCD):    0.266ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1042, unset)         0.266     0.266    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X89Y125        FDRE                                         r  bd_0_i/hls_inst/inst/icmp_ln14_reg_1470_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y125        FDRE (Prop_fdre_C_Q)         0.100     0.366 r  bd_0_i/hls_inst/inst/icmp_ln14_reg_1470_reg[0]/Q
                         net (fo=1, routed)           0.055     0.421    bd_0_i/hls_inst/inst/icmp_ln14_reg_1470
    SLICE_X89Y125        FDRE                                         r  bd_0_i/hls_inst/inst/icmp_ln14_reg_1470_pp0_iter4_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1042, unset)         0.280     0.280    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X89Y125        FDRE                                         r  bd_0_i/hls_inst/inst/icmp_ln14_reg_1470_pp0_iter4_reg_reg[0]/C
                         clock pessimism              0.000     0.280    
    SLICE_X89Y125        FDRE (Hold_fdre_C_D)         0.047     0.327    bd_0_i/hls_inst/inst/icmp_ln14_reg_1470_pp0_iter4_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.327    
                         arrival time                           0.421    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/b_0_2_read_reg_1255_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/b_0_2_read_reg_1255_pp0_iter1_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.100ns (50.843%)  route 0.097ns (49.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.280ns
    Source Clock Delay      (SCD):    0.266ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1042, unset)         0.266     0.266    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X95Y132        FDRE                                         r  bd_0_i/hls_inst/inst/b_0_2_read_reg_1255_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y132        FDRE (Prop_fdre_C_Q)         0.100     0.366 r  bd_0_i/hls_inst/inst/b_0_2_read_reg_1255_reg[8]/Q
                         net (fo=1, routed)           0.097     0.463    bd_0_i/hls_inst/inst/b_0_2_read_reg_1255[8]
    SLICE_X94Y131        FDRE                                         r  bd_0_i/hls_inst/inst/b_0_2_read_reg_1255_pp0_iter1_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1042, unset)         0.280     0.280    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X94Y131        FDRE                                         r  bd_0_i/hls_inst/inst/b_0_2_read_reg_1255_pp0_iter1_reg_reg[8]/C
                         clock pessimism              0.000     0.280    
    SLICE_X94Y131        FDRE (Hold_fdre_C_D)         0.059     0.339    bd_0_i/hls_inst/inst/b_0_2_read_reg_1255_pp0_iter1_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.339    
                         arrival time                           0.463    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/b_0_0_read_reg_1242_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/b_0_0_read_reg_1242_pp0_iter1_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.171ns  (logic 0.118ns (69.196%)  route 0.053ns (30.804%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.280ns
    Source Clock Delay      (SCD):    0.266ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1042, unset)         0.266     0.266    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X92Y128        FDRE                                         r  bd_0_i/hls_inst/inst/b_0_0_read_reg_1242_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y128        FDRE (Prop_fdre_C_Q)         0.118     0.384 r  bd_0_i/hls_inst/inst/b_0_0_read_reg_1242_reg[10]/Q
                         net (fo=1, routed)           0.053     0.437    bd_0_i/hls_inst/inst/b_0_0_read_reg_1242[10]
    SLICE_X93Y128        FDRE                                         r  bd_0_i/hls_inst/inst/b_0_0_read_reg_1242_pp0_iter1_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1042, unset)         0.280     0.280    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X93Y128        FDRE                                         r  bd_0_i/hls_inst/inst/b_0_0_read_reg_1242_pp0_iter1_reg_reg[10]/C
                         clock pessimism              0.000     0.280    
    SLICE_X93Y128        FDRE (Hold_fdre_C_D)         0.032     0.312    bd_0_i/hls_inst/inst/b_0_0_read_reg_1242_pp0_iter1_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.312    
                         arrival time                           0.437    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/b_1_5_read_reg_1310_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/b_1_5_read_reg_1310_pp0_iter1_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.100ns (50.990%)  route 0.096ns (49.010%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.280ns
    Source Clock Delay      (SCD):    0.266ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1042, unset)         0.266     0.266    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X96Y117        FDRE                                         r  bd_0_i/hls_inst/inst/b_1_5_read_reg_1310_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y117        FDRE (Prop_fdre_C_Q)         0.100     0.366 r  bd_0_i/hls_inst/inst/b_1_5_read_reg_1310_reg[5]/Q
                         net (fo=1, routed)           0.096     0.462    bd_0_i/hls_inst/inst/b_1_5_read_reg_1310[5]
    SLICE_X97Y117        FDRE                                         r  bd_0_i/hls_inst/inst/b_1_5_read_reg_1310_pp0_iter1_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1042, unset)         0.280     0.280    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X97Y117        FDRE                                         r  bd_0_i/hls_inst/inst/b_1_5_read_reg_1310_pp0_iter1_reg_reg[5]/C
                         clock pessimism              0.000     0.280    
    SLICE_X97Y117        FDRE (Hold_fdre_C_D)         0.043     0.323    bd_0_i/hls_inst/inst/b_1_5_read_reg_1310_pp0_iter1_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.323    
                         arrival time                           0.462    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/b_3_0_read_reg_1353_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/b_3_0_read_reg_1353_pp0_iter1_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.100ns (51.316%)  route 0.095ns (48.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.280ns
    Source Clock Delay      (SCD):    0.266ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1042, unset)         0.266     0.266    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X93Y122        FDRE                                         r  bd_0_i/hls_inst/inst/b_3_0_read_reg_1353_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y122        FDRE (Prop_fdre_C_Q)         0.100     0.366 r  bd_0_i/hls_inst/inst/b_3_0_read_reg_1353_reg[9]/Q
                         net (fo=1, routed)           0.095     0.461    bd_0_i/hls_inst/inst/b_3_0_read_reg_1353[9]
    SLICE_X94Y122        FDRE                                         r  bd_0_i/hls_inst/inst/b_3_0_read_reg_1353_pp0_iter1_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1042, unset)         0.280     0.280    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X94Y122        FDRE                                         r  bd_0_i/hls_inst/inst/b_3_0_read_reg_1353_pp0_iter1_reg_reg[9]/C
                         clock pessimism              0.000     0.280    
    SLICE_X94Y122        FDRE (Hold_fdre_C_D)         0.040     0.320    bd_0_i/hls_inst/inst/b_3_0_read_reg_1353_pp0_iter1_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.320    
                         arrival time                           0.461    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/b_3_2_read_reg_1366_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/b_3_2_read_reg_1366_pp0_iter1_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.100ns (51.316%)  route 0.095ns (48.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.280ns
    Source Clock Delay      (SCD):    0.266ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1042, unset)         0.266     0.266    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X93Y122        FDRE                                         r  bd_0_i/hls_inst/inst/b_3_2_read_reg_1366_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y122        FDRE (Prop_fdre_C_Q)         0.100     0.366 r  bd_0_i/hls_inst/inst/b_3_2_read_reg_1366_reg[9]/Q
                         net (fo=1, routed)           0.095     0.461    bd_0_i/hls_inst/inst/b_3_2_read_reg_1366[9]
    SLICE_X94Y122        FDRE                                         r  bd_0_i/hls_inst/inst/b_3_2_read_reg_1366_pp0_iter1_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1042, unset)         0.280     0.280    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X94Y122        FDRE                                         r  bd_0_i/hls_inst/inst/b_3_2_read_reg_1366_pp0_iter1_reg_reg[9]/C
                         clock pessimism              0.000     0.280    
    SLICE_X94Y122        FDRE (Hold_fdre_C_D)         0.040     0.320    bd_0_i/hls_inst/inst/b_3_2_read_reg_1366_pp0_iter1_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.320    
                         arrival time                           0.461    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/b_1_1_read_reg_1286_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/b_1_1_read_reg_1286_pp0_iter1_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.100ns (51.054%)  route 0.096ns (48.946%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.280ns
    Source Clock Delay      (SCD):    0.266ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1042, unset)         0.266     0.266    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X91Y114        FDRE                                         r  bd_0_i/hls_inst/inst/b_1_1_read_reg_1286_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y114        FDRE (Prop_fdre_C_Q)         0.100     0.366 r  bd_0_i/hls_inst/inst/b_1_1_read_reg_1286_reg[3]/Q
                         net (fo=1, routed)           0.096     0.462    bd_0_i/hls_inst/inst/b_1_1_read_reg_1286[3]
    SLICE_X90Y114        FDRE                                         r  bd_0_i/hls_inst/inst/b_1_1_read_reg_1286_pp0_iter1_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1042, unset)         0.280     0.280    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X90Y114        FDRE                                         r  bd_0_i/hls_inst/inst/b_1_1_read_reg_1286_pp0_iter1_reg_reg[3]/C
                         clock pessimism              0.000     0.280    
    SLICE_X90Y114        FDRE (Hold_fdre_C_D)         0.040     0.320    bd_0_i/hls_inst/inst/b_1_1_read_reg_1286_pp0_iter1_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.320    
                         arrival time                           0.462    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/select_ln10_reg_1413_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/select_ln10_reg_1413_pp0_iter1_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.118ns (59.135%)  route 0.082ns (40.865%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.280ns
    Source Clock Delay      (SCD):    0.266ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1042, unset)         0.266     0.266    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X86Y126        FDRE                                         r  bd_0_i/hls_inst/inst/select_ln10_reg_1413_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y126        FDRE (Prop_fdre_C_Q)         0.118     0.384 r  bd_0_i/hls_inst/inst/select_ln10_reg_1413_reg[2]/Q
                         net (fo=6, routed)           0.082     0.466    bd_0_i/hls_inst/inst/select_ln10_reg_1413_reg_n_0_[2]
    SLICE_X86Y126        FDRE                                         r  bd_0_i/hls_inst/inst/select_ln10_reg_1413_pp0_iter1_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1042, unset)         0.280     0.280    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X86Y126        FDRE                                         r  bd_0_i/hls_inst/inst/select_ln10_reg_1413_pp0_iter1_reg_reg[2]/C
                         clock pessimism              0.000     0.280    
    SLICE_X86Y126        FDRE (Hold_fdre_C_D)         0.042     0.322    bd_0_i/hls_inst/inst/select_ln10_reg_1413_pp0_iter1_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.322    
                         arrival time                           0.466    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/b_1_0_read_reg_1279_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/b_1_0_read_reg_1279_pp0_iter1_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.100ns (52.169%)  route 0.092ns (47.831%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.280ns
    Source Clock Delay      (SCD):    0.266ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1042, unset)         0.266     0.266    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X93Y132        FDRE                                         r  bd_0_i/hls_inst/inst/b_1_0_read_reg_1279_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y132        FDRE (Prop_fdre_C_Q)         0.100     0.366 r  bd_0_i/hls_inst/inst/b_1_0_read_reg_1279_reg[13]/Q
                         net (fo=1, routed)           0.092     0.458    bd_0_i/hls_inst/inst/b_1_0_read_reg_1279[13]
    SLICE_X93Y132        FDRE                                         r  bd_0_i/hls_inst/inst/b_1_0_read_reg_1279_pp0_iter1_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1042, unset)         0.280     0.280    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X93Y132        FDRE                                         r  bd_0_i/hls_inst/inst/b_1_0_read_reg_1279_pp0_iter1_reg_reg[13]/C
                         clock pessimism              0.000     0.280    
    SLICE_X93Y132        FDRE (Hold_fdre_C_D)         0.033     0.313    bd_0_i/hls_inst/inst/b_1_0_read_reg_1279_pp0_iter1_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.313    
                         arrival time                           0.458    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/b_1_1_read_reg_1286_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/b_1_1_read_reg_1286_pp0_iter1_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.100ns (52.169%)  route 0.092ns (47.831%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.280ns
    Source Clock Delay      (SCD):    0.266ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1042, unset)         0.266     0.266    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X93Y124        FDRE                                         r  bd_0_i/hls_inst/inst/b_1_1_read_reg_1286_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y124        FDRE (Prop_fdre_C_Q)         0.100     0.366 r  bd_0_i/hls_inst/inst/b_1_1_read_reg_1286_reg[15]/Q
                         net (fo=1, routed)           0.092     0.458    bd_0_i/hls_inst/inst/b_1_1_read_reg_1286[15]
    SLICE_X93Y124        FDRE                                         r  bd_0_i/hls_inst/inst/b_1_1_read_reg_1286_pp0_iter1_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1042, unset)         0.280     0.280    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X93Y124        FDRE                                         r  bd_0_i/hls_inst/inst/b_1_1_read_reg_1286_pp0_iter1_reg_reg[15]/C
                         clock pessimism              0.000     0.280    
    SLICE_X93Y124        FDRE (Hold_fdre_C_D)         0.033     0.313    bd_0_i/hls_inst/inst/b_1_1_read_reg_1286_pp0_iter1_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.313    
                         arrival time                           0.458    
  -------------------------------------------------------------------
                         slack                                  0.145    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DSP48E1/CLK  n/a            1.538         4.000       2.462      DSP48_X5Y48    bd_0_i/hls_inst/inst/mul_ln859_reg_1475_reg/CLK
Min Period        n/a     FDRE/C       n/a            0.750         4.000       3.250      SLICE_X85Y119  bd_0_i/hls_inst/inst/a_0_3_read_reg_1197_reg[7]/C
Min Period        n/a     FDRE/C       n/a            0.750         4.000       3.250      SLICE_X84Y125  bd_0_i/hls_inst/inst/a_1_0_read_reg_1202_reg[13]/C
Min Period        n/a     FDRE/C       n/a            0.750         4.000       3.250      SLICE_X88Y120  bd_0_i/hls_inst/inst/a_1_0_read_reg_1202_reg[3]/C
Min Period        n/a     FDRE/C       n/a            0.750         4.000       3.250      SLICE_X85Y119  bd_0_i/hls_inst/inst/a_1_0_read_reg_1202_reg[7]/C
Min Period        n/a     FDRE/C       n/a            0.750         4.000       3.250      SLICE_X88Y120  bd_0_i/hls_inst/inst/a_1_1_read_reg_1207_reg[3]/C
Min Period        n/a     FDRE/C       n/a            0.750         4.000       3.250      SLICE_X85Y119  bd_0_i/hls_inst/inst/a_1_1_read_reg_1207_reg[7]/C
Min Period        n/a     FDRE/C       n/a            0.750         4.000       3.250      SLICE_X85Y121  bd_0_i/hls_inst/inst/a_1_2_read_reg_1212_reg[11]/C
Min Period        n/a     FDRE/C       n/a            0.750         4.000       3.250      SLICE_X88Y120  bd_0_i/hls_inst/inst/a_1_2_read_reg_1212_reg[3]/C
Min Period        n/a     FDRE/C       n/a            0.750         4.000       3.250      SLICE_X84Y121  bd_0_i/hls_inst/inst/a_1_2_read_reg_1212_reg[5]/C
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.642         2.000       1.358      SLICE_X86Y125  bd_0_i/hls_inst/inst/add_ln16_reg_1460_pp0_iter3_reg_reg[0]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.642         2.000       1.358      SLICE_X86Y125  bd_0_i/hls_inst/inst/add_ln16_reg_1460_pp0_iter3_reg_reg[0]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.642         2.000       1.358      SLICE_X90Y126  bd_0_i/hls_inst/inst/add_ln16_reg_1460_pp0_iter3_reg_reg[1]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.642         2.000       1.358      SLICE_X90Y126  bd_0_i/hls_inst/inst/add_ln16_reg_1460_pp0_iter3_reg_reg[1]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.642         2.000       1.358      SLICE_X90Y126  bd_0_i/hls_inst/inst/add_ln16_reg_1460_pp0_iter3_reg_reg[2]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.642         2.000       1.358      SLICE_X90Y126  bd_0_i/hls_inst/inst/add_ln16_reg_1460_pp0_iter3_reg_reg[2]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.642         2.000       1.358      SLICE_X90Y126  bd_0_i/hls_inst/inst/add_ln16_reg_1460_pp0_iter3_reg_reg[3]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.642         2.000       1.358      SLICE_X90Y126  bd_0_i/hls_inst/inst/add_ln16_reg_1460_pp0_iter3_reg_reg[3]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.642         2.000       1.358      SLICE_X90Y126  bd_0_i/hls_inst/inst/add_ln16_reg_1460_pp0_iter3_reg_reg[4]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.642         2.000       1.358      SLICE_X90Y126  bd_0_i/hls_inst/inst/add_ln16_reg_1460_pp0_iter3_reg_reg[4]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.642         2.000       1.358      SLICE_X86Y125  bd_0_i/hls_inst/inst/add_ln16_reg_1460_pp0_iter3_reg_reg[0]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.642         2.000       1.358      SLICE_X86Y125  bd_0_i/hls_inst/inst/add_ln16_reg_1460_pp0_iter3_reg_reg[0]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.642         2.000       1.358      SLICE_X90Y126  bd_0_i/hls_inst/inst/add_ln16_reg_1460_pp0_iter3_reg_reg[1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.642         2.000       1.358      SLICE_X90Y126  bd_0_i/hls_inst/inst/add_ln16_reg_1460_pp0_iter3_reg_reg[1]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.642         2.000       1.358      SLICE_X90Y126  bd_0_i/hls_inst/inst/add_ln16_reg_1460_pp0_iter3_reg_reg[2]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.642         2.000       1.358      SLICE_X90Y126  bd_0_i/hls_inst/inst/add_ln16_reg_1460_pp0_iter3_reg_reg[2]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.642         2.000       1.358      SLICE_X90Y126  bd_0_i/hls_inst/inst/add_ln16_reg_1460_pp0_iter3_reg_reg[3]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.642         2.000       1.358      SLICE_X90Y126  bd_0_i/hls_inst/inst/add_ln16_reg_1460_pp0_iter3_reg_reg[3]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.642         2.000       1.358      SLICE_X90Y126  bd_0_i/hls_inst/inst/add_ln16_reg_1460_pp0_iter3_reg_reg[4]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.642         2.000       1.358      SLICE_X90Y126  bd_0_i/hls_inst/inst/add_ln16_reg_1460_pp0_iter3_reg_reg[4]_srl2/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            ap_ctrl_ready
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.078ns  (logic 0.135ns (6.496%)  route 1.943ns (93.504%))
  Logic Levels:           3  (LUT2=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_ctrl_start (IN)
                         net (fo=16, unset)           0.537     0.537    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_start
    SLICE_X80Y124        LUT6 (Prop_lut6_I3_O)        0.043     0.580 r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_ready_INST_0_i_2/O
                         net (fo=1, routed)           0.285     0.865    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_ready_INST_0_i_2_n_0
    SLICE_X81Y124        LUT6 (Prop_lut6_I0_O)        0.043     0.908 r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_ready_INST_0_i_1/O
                         net (fo=18, routed)          0.584     1.492    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/icmp_ln8_fu_737_p2
    SLICE_X87Y126        LUT2 (Prop_lut2_I1_O)        0.049     1.541 r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_ready_INST_0/O
                         net (fo=1, unset)            0.537     2.078    ap_ctrl_ready
                                                                      r  ap_ctrl_ready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            ap_ctrl_idle
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.117ns  (logic 0.043ns (3.850%)  route 1.074ns (96.150%))
  Logic Levels:           1  (LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_ctrl_start (IN)
                         net (fo=16, unset)           0.537     0.537    bd_0_i/hls_inst/inst/ap_start
    SLICE_X88Y125        LUT6 (Prop_lut6_I4_O)        0.043     0.580 r  bd_0_i/hls_inst/inst/ap_idle_INST_0/O
                         net (fo=0)                   0.537     1.117    ap_ctrl_idle
                                                                      r  ap_ctrl_idle (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            ap_ctrl_idle
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.561ns  (logic 0.028ns (4.995%)  route 0.533ns (95.005%))
  Logic Levels:           1  (LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_ctrl_start (IN)
                         net (fo=16, unset)           0.266     0.266    bd_0_i/hls_inst/inst/ap_start
    SLICE_X88Y125        LUT6 (Prop_lut6_I4_O)        0.028     0.294 r  bd_0_i/hls_inst/inst/ap_idle_INST_0/O
                         net (fo=0)                   0.266     0.561    ap_ctrl_idle
                                                                      r  ap_ctrl_idle (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            ap_ctrl_ready
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.564ns  (logic 0.031ns (5.500%)  route 0.533ns (94.500%))
  Logic Levels:           1  (LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_ctrl_start (IN)
                         net (fo=16, unset)           0.266     0.266    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_start
    SLICE_X87Y126        LUT2 (Prop_lut2_I0_O)        0.031     0.297 r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_ready_INST_0/O
                         net (fo=1, unset)            0.266     0.564    ap_ctrl_ready
                                                                      r  ap_ctrl_ready (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  ap_clk
  To Clock:  

Max Delay            26 Endpoints
Min Delay            26 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/icmp_ln14_reg_1470_pp0_iter4_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            c_d0[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.418ns  (logic 0.859ns (35.519%)  route 1.559ns (64.481%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1042, unset)         0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X89Y125        FDRE                                         r  bd_0_i/hls_inst/inst/icmp_ln14_reg_1470_pp0_iter4_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y125        FDRE (Prop_fdre_C_Q)         0.204     0.741 r  bd_0_i/hls_inst/inst/icmp_ln14_reg_1470_pp0_iter4_reg_reg[0]/Q
                         net (fo=33, routed)          1.022     1.763    bd_0_i/hls_inst/inst/icmp_ln14_reg_1470_pp0_iter4_reg
    SLICE_X90Y120        LUT3 (Prop_lut3_I1_O)        0.126     1.889 r  bd_0_i/hls_inst/inst/c_d0[1]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     1.889    bd_0_i/hls_inst/inst/c_d0[1]_INST_0_i_3_n_0
    SLICE_X90Y120        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     2.145 r  bd_0_i/hls_inst/inst/c_d0[1]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     2.145    bd_0_i/hls_inst/inst/c_d0[1]_INST_0_n_0
    SLICE_X90Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.199 r  bd_0_i/hls_inst/inst/c_d0[4]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     2.199    bd_0_i/hls_inst/inst/c_d0[4]_INST_0_n_0
    SLICE_X90Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.253 r  bd_0_i/hls_inst/inst/c_d0[8]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     2.253    bd_0_i/hls_inst/inst/c_d0[8]_INST_0_n_0
    SLICE_X90Y123        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     2.418 r  bd_0_i/hls_inst/inst/c_d0[12]_INST_0/O[1]
                         net (fo=0)                   0.537     2.955    c_d0[13]
                                                                      r  c_d0[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/icmp_ln14_reg_1470_pp0_iter4_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            c_d0[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.404ns  (logic 0.845ns (35.144%)  route 1.559ns (64.856%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1042, unset)         0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X89Y125        FDRE                                         r  bd_0_i/hls_inst/inst/icmp_ln14_reg_1470_pp0_iter4_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y125        FDRE (Prop_fdre_C_Q)         0.204     0.741 r  bd_0_i/hls_inst/inst/icmp_ln14_reg_1470_pp0_iter4_reg_reg[0]/Q
                         net (fo=33, routed)          1.022     1.763    bd_0_i/hls_inst/inst/icmp_ln14_reg_1470_pp0_iter4_reg
    SLICE_X90Y120        LUT3 (Prop_lut3_I1_O)        0.126     1.889 r  bd_0_i/hls_inst/inst/c_d0[1]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     1.889    bd_0_i/hls_inst/inst/c_d0[1]_INST_0_i_3_n_0
    SLICE_X90Y120        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     2.145 r  bd_0_i/hls_inst/inst/c_d0[1]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     2.145    bd_0_i/hls_inst/inst/c_d0[1]_INST_0_n_0
    SLICE_X90Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.199 r  bd_0_i/hls_inst/inst/c_d0[4]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     2.199    bd_0_i/hls_inst/inst/c_d0[4]_INST_0_n_0
    SLICE_X90Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.253 r  bd_0_i/hls_inst/inst/c_d0[8]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     2.253    bd_0_i/hls_inst/inst/c_d0[8]_INST_0_n_0
    SLICE_X90Y123        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151     2.404 r  bd_0_i/hls_inst/inst/c_d0[12]_INST_0/O[3]
                         net (fo=0)                   0.537     2.941    c_d0[15]
                                                                      r  c_d0[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/icmp_ln14_reg_1470_pp0_iter4_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            c_d0[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.365ns  (logic 0.806ns (34.074%)  route 1.559ns (65.926%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1042, unset)         0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X89Y125        FDRE                                         r  bd_0_i/hls_inst/inst/icmp_ln14_reg_1470_pp0_iter4_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y125        FDRE (Prop_fdre_C_Q)         0.204     0.741 r  bd_0_i/hls_inst/inst/icmp_ln14_reg_1470_pp0_iter4_reg_reg[0]/Q
                         net (fo=33, routed)          1.022     1.763    bd_0_i/hls_inst/inst/icmp_ln14_reg_1470_pp0_iter4_reg
    SLICE_X90Y120        LUT3 (Prop_lut3_I1_O)        0.126     1.889 r  bd_0_i/hls_inst/inst/c_d0[1]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     1.889    bd_0_i/hls_inst/inst/c_d0[1]_INST_0_i_3_n_0
    SLICE_X90Y120        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     2.145 r  bd_0_i/hls_inst/inst/c_d0[1]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     2.145    bd_0_i/hls_inst/inst/c_d0[1]_INST_0_n_0
    SLICE_X90Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.199 r  bd_0_i/hls_inst/inst/c_d0[4]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     2.199    bd_0_i/hls_inst/inst/c_d0[4]_INST_0_n_0
    SLICE_X90Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.253 r  bd_0_i/hls_inst/inst/c_d0[8]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     2.253    bd_0_i/hls_inst/inst/c_d0[8]_INST_0_n_0
    SLICE_X90Y123        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112     2.365 r  bd_0_i/hls_inst/inst/c_d0[12]_INST_0/O[2]
                         net (fo=0)                   0.537     2.902    c_d0[14]
                                                                      r  c_d0[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/icmp_ln14_reg_1470_pp0_iter4_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            c_d0[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.364ns  (logic 0.805ns (34.047%)  route 1.559ns (65.953%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1042, unset)         0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X89Y125        FDRE                                         r  bd_0_i/hls_inst/inst/icmp_ln14_reg_1470_pp0_iter4_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y125        FDRE (Prop_fdre_C_Q)         0.204     0.741 r  bd_0_i/hls_inst/inst/icmp_ln14_reg_1470_pp0_iter4_reg_reg[0]/Q
                         net (fo=33, routed)          1.022     1.763    bd_0_i/hls_inst/inst/icmp_ln14_reg_1470_pp0_iter4_reg
    SLICE_X90Y120        LUT3 (Prop_lut3_I1_O)        0.126     1.889 r  bd_0_i/hls_inst/inst/c_d0[1]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     1.889    bd_0_i/hls_inst/inst/c_d0[1]_INST_0_i_3_n_0
    SLICE_X90Y120        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     2.145 r  bd_0_i/hls_inst/inst/c_d0[1]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     2.145    bd_0_i/hls_inst/inst/c_d0[1]_INST_0_n_0
    SLICE_X90Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.199 r  bd_0_i/hls_inst/inst/c_d0[4]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     2.199    bd_0_i/hls_inst/inst/c_d0[4]_INST_0_n_0
    SLICE_X90Y122        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     2.364 r  bd_0_i/hls_inst/inst/c_d0[8]_INST_0/O[1]
                         net (fo=0)                   0.537     2.901    c_d0[9]
                                                                      r  c_d0[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/icmp_ln14_reg_1470_pp0_iter4_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            c_d0[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.361ns  (logic 0.802ns (33.963%)  route 1.559ns (66.037%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1042, unset)         0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X89Y125        FDRE                                         r  bd_0_i/hls_inst/inst/icmp_ln14_reg_1470_pp0_iter4_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y125        FDRE (Prop_fdre_C_Q)         0.204     0.741 r  bd_0_i/hls_inst/inst/icmp_ln14_reg_1470_pp0_iter4_reg_reg[0]/Q
                         net (fo=33, routed)          1.022     1.763    bd_0_i/hls_inst/inst/icmp_ln14_reg_1470_pp0_iter4_reg
    SLICE_X90Y120        LUT3 (Prop_lut3_I1_O)        0.126     1.889 r  bd_0_i/hls_inst/inst/c_d0[1]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     1.889    bd_0_i/hls_inst/inst/c_d0[1]_INST_0_i_3_n_0
    SLICE_X90Y120        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     2.145 r  bd_0_i/hls_inst/inst/c_d0[1]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     2.145    bd_0_i/hls_inst/inst/c_d0[1]_INST_0_n_0
    SLICE_X90Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.199 r  bd_0_i/hls_inst/inst/c_d0[4]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     2.199    bd_0_i/hls_inst/inst/c_d0[4]_INST_0_n_0
    SLICE_X90Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.253 r  bd_0_i/hls_inst/inst/c_d0[8]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     2.253    bd_0_i/hls_inst/inst/c_d0[8]_INST_0_n_0
    SLICE_X90Y123        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     2.361 r  bd_0_i/hls_inst/inst/c_d0[12]_INST_0/O[0]
                         net (fo=0)                   0.537     2.898    c_d0[12]
                                                                      r  c_d0[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/icmp_ln14_reg_1470_pp0_iter4_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            c_d0[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.350ns  (logic 0.791ns (33.654%)  route 1.559ns (66.346%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1042, unset)         0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X89Y125        FDRE                                         r  bd_0_i/hls_inst/inst/icmp_ln14_reg_1470_pp0_iter4_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y125        FDRE (Prop_fdre_C_Q)         0.204     0.741 r  bd_0_i/hls_inst/inst/icmp_ln14_reg_1470_pp0_iter4_reg_reg[0]/Q
                         net (fo=33, routed)          1.022     1.763    bd_0_i/hls_inst/inst/icmp_ln14_reg_1470_pp0_iter4_reg
    SLICE_X90Y120        LUT3 (Prop_lut3_I1_O)        0.126     1.889 r  bd_0_i/hls_inst/inst/c_d0[1]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     1.889    bd_0_i/hls_inst/inst/c_d0[1]_INST_0_i_3_n_0
    SLICE_X90Y120        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     2.145 r  bd_0_i/hls_inst/inst/c_d0[1]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     2.145    bd_0_i/hls_inst/inst/c_d0[1]_INST_0_n_0
    SLICE_X90Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.199 r  bd_0_i/hls_inst/inst/c_d0[4]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     2.199    bd_0_i/hls_inst/inst/c_d0[4]_INST_0_n_0
    SLICE_X90Y122        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151     2.350 r  bd_0_i/hls_inst/inst/c_d0[8]_INST_0/O[3]
                         net (fo=0)                   0.537     2.887    c_d0[11]
                                                                      r  c_d0[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/icmp_ln14_reg_1470_pp0_iter4_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            c_d0[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.311ns  (logic 0.752ns (32.534%)  route 1.559ns (67.466%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1042, unset)         0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X89Y125        FDRE                                         r  bd_0_i/hls_inst/inst/icmp_ln14_reg_1470_pp0_iter4_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y125        FDRE (Prop_fdre_C_Q)         0.204     0.741 r  bd_0_i/hls_inst/inst/icmp_ln14_reg_1470_pp0_iter4_reg_reg[0]/Q
                         net (fo=33, routed)          1.022     1.763    bd_0_i/hls_inst/inst/icmp_ln14_reg_1470_pp0_iter4_reg
    SLICE_X90Y120        LUT3 (Prop_lut3_I1_O)        0.126     1.889 r  bd_0_i/hls_inst/inst/c_d0[1]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     1.889    bd_0_i/hls_inst/inst/c_d0[1]_INST_0_i_3_n_0
    SLICE_X90Y120        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     2.145 r  bd_0_i/hls_inst/inst/c_d0[1]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     2.145    bd_0_i/hls_inst/inst/c_d0[1]_INST_0_n_0
    SLICE_X90Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.199 r  bd_0_i/hls_inst/inst/c_d0[4]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     2.199    bd_0_i/hls_inst/inst/c_d0[4]_INST_0_n_0
    SLICE_X90Y122        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112     2.311 r  bd_0_i/hls_inst/inst/c_d0[8]_INST_0/O[2]
                         net (fo=0)                   0.537     2.848    c_d0[10]
                                                                      r  c_d0[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/icmp_ln14_reg_1470_pp0_iter4_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            c_d0[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.310ns  (logic 0.751ns (32.505%)  route 1.559ns (67.495%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1042, unset)         0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X89Y125        FDRE                                         r  bd_0_i/hls_inst/inst/icmp_ln14_reg_1470_pp0_iter4_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y125        FDRE (Prop_fdre_C_Q)         0.204     0.741 r  bd_0_i/hls_inst/inst/icmp_ln14_reg_1470_pp0_iter4_reg_reg[0]/Q
                         net (fo=33, routed)          1.022     1.763    bd_0_i/hls_inst/inst/icmp_ln14_reg_1470_pp0_iter4_reg
    SLICE_X90Y120        LUT3 (Prop_lut3_I1_O)        0.126     1.889 r  bd_0_i/hls_inst/inst/c_d0[1]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     1.889    bd_0_i/hls_inst/inst/c_d0[1]_INST_0_i_3_n_0
    SLICE_X90Y120        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     2.145 r  bd_0_i/hls_inst/inst/c_d0[1]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     2.145    bd_0_i/hls_inst/inst/c_d0[1]_INST_0_n_0
    SLICE_X90Y121        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     2.310 r  bd_0_i/hls_inst/inst/c_d0[4]_INST_0/O[1]
                         net (fo=0)                   0.537     2.847    c_d0[5]
                                                                      r  c_d0[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/icmp_ln14_reg_1470_pp0_iter4_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            c_d0[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.307ns  (logic 0.748ns (32.417%)  route 1.559ns (67.583%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1042, unset)         0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X89Y125        FDRE                                         r  bd_0_i/hls_inst/inst/icmp_ln14_reg_1470_pp0_iter4_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y125        FDRE (Prop_fdre_C_Q)         0.204     0.741 r  bd_0_i/hls_inst/inst/icmp_ln14_reg_1470_pp0_iter4_reg_reg[0]/Q
                         net (fo=33, routed)          1.022     1.763    bd_0_i/hls_inst/inst/icmp_ln14_reg_1470_pp0_iter4_reg
    SLICE_X90Y120        LUT3 (Prop_lut3_I1_O)        0.126     1.889 r  bd_0_i/hls_inst/inst/c_d0[1]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     1.889    bd_0_i/hls_inst/inst/c_d0[1]_INST_0_i_3_n_0
    SLICE_X90Y120        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     2.145 r  bd_0_i/hls_inst/inst/c_d0[1]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     2.145    bd_0_i/hls_inst/inst/c_d0[1]_INST_0_n_0
    SLICE_X90Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.199 r  bd_0_i/hls_inst/inst/c_d0[4]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     2.199    bd_0_i/hls_inst/inst/c_d0[4]_INST_0_n_0
    SLICE_X90Y122        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     2.307 r  bd_0_i/hls_inst/inst/c_d0[8]_INST_0/O[0]
                         net (fo=0)                   0.537     2.844    c_d0[8]
                                                                      r  c_d0[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/icmp_ln14_reg_1470_pp0_iter4_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            c_d0[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.296ns  (logic 0.737ns (32.094%)  route 1.559ns (67.906%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1042, unset)         0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X89Y125        FDRE                                         r  bd_0_i/hls_inst/inst/icmp_ln14_reg_1470_pp0_iter4_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y125        FDRE (Prop_fdre_C_Q)         0.204     0.741 r  bd_0_i/hls_inst/inst/icmp_ln14_reg_1470_pp0_iter4_reg_reg[0]/Q
                         net (fo=33, routed)          1.022     1.763    bd_0_i/hls_inst/inst/icmp_ln14_reg_1470_pp0_iter4_reg
    SLICE_X90Y120        LUT3 (Prop_lut3_I1_O)        0.126     1.889 r  bd_0_i/hls_inst/inst/c_d0[1]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     1.889    bd_0_i/hls_inst/inst/c_d0[1]_INST_0_i_3_n_0
    SLICE_X90Y120        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     2.145 r  bd_0_i/hls_inst/inst/c_d0[1]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     2.145    bd_0_i/hls_inst/inst/c_d0[1]_INST_0_n_0
    SLICE_X90Y121        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151     2.296 r  bd_0_i/hls_inst/inst/c_d0[4]_INST_0/O[3]
                         net (fo=0)                   0.537     2.833    c_d0[7]
                                                                      r  c_d0[7] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/ap_loop_exit_ready_pp0_iter4_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            ap_ctrl_done
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.373ns  (logic 0.107ns (28.663%)  route 0.266ns (71.337%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1042, unset)         0.266     0.266    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X86Y125        FDRE                                         r  bd_0_i/hls_inst/inst/ap_loop_exit_ready_pp0_iter4_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y125        FDRE (Prop_fdre_C_Q)         0.107     0.373 r  bd_0_i/hls_inst/inst/ap_loop_exit_ready_pp0_iter4_reg_reg/Q
                         net (fo=0)                   0.266     0.640    ap_ctrl_done
                                                                      r  ap_ctrl_done (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/add_ln16_reg_1460_pp0_iter4_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            c_address0[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.373ns  (logic 0.107ns (28.663%)  route 0.266ns (71.337%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1042, unset)         0.266     0.266    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X86Y125        FDRE                                         r  bd_0_i/hls_inst/inst/add_ln16_reg_1460_pp0_iter4_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y125        FDRE (Prop_fdre_C_Q)         0.107     0.373 r  bd_0_i/hls_inst/inst/add_ln16_reg_1460_pp0_iter4_reg_reg[0]/Q
                         net (fo=0)                   0.266     0.640    c_address0[0]
                                                                      r  c_address0[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/add_ln16_reg_1460_pp0_iter4_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            c_address0[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.384ns  (logic 0.118ns (30.705%)  route 0.266ns (69.295%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1042, unset)         0.266     0.266    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X90Y126        FDRE                                         r  bd_0_i/hls_inst/inst/add_ln16_reg_1460_pp0_iter4_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y126        FDRE (Prop_fdre_C_Q)         0.118     0.384 r  bd_0_i/hls_inst/inst/add_ln16_reg_1460_pp0_iter4_reg_reg[1]/Q
                         net (fo=0)                   0.266     0.651    c_address0[1]
                                                                      r  c_address0[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/add_ln16_reg_1460_pp0_iter4_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            c_address0[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.384ns  (logic 0.118ns (30.705%)  route 0.266ns (69.295%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1042, unset)         0.266     0.266    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X90Y126        FDRE                                         r  bd_0_i/hls_inst/inst/add_ln16_reg_1460_pp0_iter4_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y126        FDRE (Prop_fdre_C_Q)         0.118     0.384 r  bd_0_i/hls_inst/inst/add_ln16_reg_1460_pp0_iter4_reg_reg[2]/Q
                         net (fo=0)                   0.266     0.651    c_address0[2]
                                                                      r  c_address0[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/add_ln16_reg_1460_pp0_iter4_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            c_address0[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.384ns  (logic 0.118ns (30.705%)  route 0.266ns (69.295%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1042, unset)         0.266     0.266    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X90Y126        FDRE                                         r  bd_0_i/hls_inst/inst/add_ln16_reg_1460_pp0_iter4_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y126        FDRE (Prop_fdre_C_Q)         0.118     0.384 r  bd_0_i/hls_inst/inst/add_ln16_reg_1460_pp0_iter4_reg_reg[3]/Q
                         net (fo=0)                   0.266     0.651    c_address0[3]
                                                                      r  c_address0[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/add_ln16_reg_1460_pp0_iter4_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            c_address0[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.384ns  (logic 0.118ns (30.705%)  route 0.266ns (69.295%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1042, unset)         0.266     0.266    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X90Y126        FDRE                                         r  bd_0_i/hls_inst/inst/add_ln16_reg_1460_pp0_iter4_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y126        FDRE (Prop_fdre_C_Q)         0.118     0.384 r  bd_0_i/hls_inst/inst/add_ln16_reg_1460_pp0_iter4_reg_reg[4]/Q
                         net (fo=0)                   0.266     0.651    c_address0[4]
                                                                      r  c_address0[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/ap_enable_reg_pp0_iter5_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            c_ce0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.384ns  (logic 0.118ns (30.705%)  route 0.266ns (69.295%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1042, unset)         0.266     0.266    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X88Y125        FDRE                                         r  bd_0_i/hls_inst/inst/ap_enable_reg_pp0_iter5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y125        FDRE (Prop_fdre_C_Q)         0.118     0.384 r  bd_0_i/hls_inst/inst/ap_enable_reg_pp0_iter5_reg/Q
                         net (fo=18, unset)           0.266     0.651    c_ce0
                                                                      r  c_ce0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/acc_V_1_fu_156_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            c_d0[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.531ns  (logic 0.174ns (32.746%)  route 0.357ns (67.254%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1042, unset)         0.266     0.266    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X91Y123        FDRE                                         r  bd_0_i/hls_inst/inst/acc_V_1_fu_156_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y123        FDRE (Prop_fdre_C_Q)         0.100     0.366 r  bd_0_i/hls_inst/inst/acc_V_1_fu_156_reg[15]/Q
                         net (fo=2, routed)           0.091     0.457    bd_0_i/hls_inst/inst/acc_V_1_fu_156_reg[15]
    SLICE_X90Y123        LUT3 (Prop_lut3_I2_O)        0.028     0.485 r  bd_0_i/hls_inst/inst/c_d0[12]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     0.485    bd_0_i/hls_inst/inst/c_d0[12]_INST_0_i_1_n_0
    SLICE_X90Y123        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.046     0.531 r  bd_0_i/hls_inst/inst/c_d0[12]_INST_0/O[3]
                         net (fo=0)                   0.266     0.798    c_d0[15]
                                                                      r  c_d0[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/acc_V_1_fu_156_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            c_d0[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.531ns  (logic 0.174ns (32.746%)  route 0.357ns (67.254%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1042, unset)         0.266     0.266    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X91Y120        FDRE                                         r  bd_0_i/hls_inst/inst/acc_V_1_fu_156_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y120        FDRE (Prop_fdre_C_Q)         0.100     0.366 r  bd_0_i/hls_inst/inst/acc_V_1_fu_156_reg[3]/Q
                         net (fo=2, routed)           0.091     0.457    bd_0_i/hls_inst/inst/acc_V_1_fu_156_reg[3]
    SLICE_X90Y120        LUT3 (Prop_lut3_I2_O)        0.028     0.485 r  bd_0_i/hls_inst/inst/c_d0[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     0.485    bd_0_i/hls_inst/inst/c_d0[1]_INST_0_i_1_n_0
    SLICE_X90Y120        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.046     0.531 r  bd_0_i/hls_inst/inst/c_d0[1]_INST_0/O[3]
                         net (fo=0)                   0.266     0.798    c_d0[3]
                                                                      r  c_d0[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/acc_V_1_fu_156_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            c_d0[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.531ns  (logic 0.174ns (32.746%)  route 0.357ns (67.254%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1042, unset)         0.266     0.266    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X91Y121        FDRE                                         r  bd_0_i/hls_inst/inst/acc_V_1_fu_156_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y121        FDRE (Prop_fdre_C_Q)         0.100     0.366 r  bd_0_i/hls_inst/inst/acc_V_1_fu_156_reg[7]/Q
                         net (fo=2, routed)           0.091     0.457    bd_0_i/hls_inst/inst/acc_V_1_fu_156_reg[7]
    SLICE_X90Y121        LUT3 (Prop_lut3_I2_O)        0.028     0.485 r  bd_0_i/hls_inst/inst/c_d0[4]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     0.485    bd_0_i/hls_inst/inst/c_d0[4]_INST_0_i_1_n_0
    SLICE_X90Y121        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.046     0.531 r  bd_0_i/hls_inst/inst/c_d0[4]_INST_0/O[3]
                         net (fo=0)                   0.266     0.798    c_d0[7]
                                                                      r  c_d0[7] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  ap_clk

Max Delay           644 Endpoints
Min Delay           644 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/select_ln10_reg_1413_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.983ns  (logic 0.277ns (13.967%)  route 1.706ns (86.033%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        0.510ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_ctrl_start (IN)
                         net (fo=16, unset)           0.537     0.537    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_start
    SLICE_X84Y126        LUT6 (Prop_lut6_I3_O)        0.043     0.580 r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/indvar_flatten_fu_168[5]_i_6/O
                         net (fo=1, routed)           0.355     0.935    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/indvar_flatten_fu_168[5]_i_6_n_0
    SLICE_X84Y126        LUT5 (Prop_lut5_I0_O)        0.054     0.989 r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/indvar_flatten_fu_168[5]_i_5/O
                         net (fo=11, routed)          0.354     1.342    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/p_0_in
    SLICE_X86Y126        LUT6 (Prop_lut6_I5_O)        0.137     1.479 f  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/select_ln10_reg_1413[1]_i_2/O
                         net (fo=3, routed)           0.461     1.940    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/and_ln8_fu_773_p2
    SLICE_X84Y125        LUT5 (Prop_lut5_I2_O)        0.043     1.983 r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/select_ln10_reg_1413[0]_i_1/O
                         net (fo=1, routed)           0.000     1.983    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U_n_6
    SLICE_X84Y125        FDRE                                         r  bd_0_i/hls_inst/inst/select_ln10_reg_1413_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1042, unset)         0.510     0.510    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X84Y125        FDRE                                         r  bd_0_i/hls_inst/inst/select_ln10_reg_1413_reg[0]/C

Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/indvar_flatten24_fu_176_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.934ns  (logic 0.129ns (6.670%)  route 1.805ns (93.330%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.510ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_ctrl_start (IN)
                         net (fo=16, unset)           0.537     0.537    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_start
    SLICE_X80Y124        LUT6 (Prop_lut6_I3_O)        0.043     0.580 f  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_ready_INST_0_i_2/O
                         net (fo=1, routed)           0.285     0.865    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_ready_INST_0_i_2_n_0
    SLICE_X81Y124        LUT6 (Prop_lut6_I0_O)        0.043     0.908 f  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_ready_INST_0_i_1/O
                         net (fo=18, routed)          0.542     1.450    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/icmp_ln8_fu_737_p2
    SLICE_X83Y125        LUT3 (Prop_lut3_I1_O)        0.043     1.493 r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/indvar_flatten24_fu_176[6]_i_1/O
                         net (fo=7, routed)           0.442     1.934    bd_0_i/hls_inst/inst/indvar_flatten24_fu_176
    SLICE_X80Y124        FDRE                                         r  bd_0_i/hls_inst/inst/indvar_flatten24_fu_176_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1042, unset)         0.510     0.510    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X80Y124        FDRE                                         r  bd_0_i/hls_inst/inst/indvar_flatten24_fu_176_reg[1]/C

Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/indvar_flatten24_fu_176_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.934ns  (logic 0.129ns (6.670%)  route 1.805ns (93.330%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.510ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_ctrl_start (IN)
                         net (fo=16, unset)           0.537     0.537    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_start
    SLICE_X80Y124        LUT6 (Prop_lut6_I3_O)        0.043     0.580 f  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_ready_INST_0_i_2/O
                         net (fo=1, routed)           0.285     0.865    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_ready_INST_0_i_2_n_0
    SLICE_X81Y124        LUT6 (Prop_lut6_I0_O)        0.043     0.908 f  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_ready_INST_0_i_1/O
                         net (fo=18, routed)          0.542     1.450    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/icmp_ln8_fu_737_p2
    SLICE_X83Y125        LUT3 (Prop_lut3_I1_O)        0.043     1.493 r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/indvar_flatten24_fu_176[6]_i_1/O
                         net (fo=7, routed)           0.442     1.934    bd_0_i/hls_inst/inst/indvar_flatten24_fu_176
    SLICE_X80Y124        FDRE                                         r  bd_0_i/hls_inst/inst/indvar_flatten24_fu_176_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1042, unset)         0.510     0.510    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X80Y124        FDRE                                         r  bd_0_i/hls_inst/inst/indvar_flatten24_fu_176_reg[2]/C

Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/indvar_flatten24_fu_176_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.934ns  (logic 0.129ns (6.670%)  route 1.805ns (93.330%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.510ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_ctrl_start (IN)
                         net (fo=16, unset)           0.537     0.537    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_start
    SLICE_X80Y124        LUT6 (Prop_lut6_I3_O)        0.043     0.580 f  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_ready_INST_0_i_2/O
                         net (fo=1, routed)           0.285     0.865    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_ready_INST_0_i_2_n_0
    SLICE_X81Y124        LUT6 (Prop_lut6_I0_O)        0.043     0.908 f  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_ready_INST_0_i_1/O
                         net (fo=18, routed)          0.542     1.450    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/icmp_ln8_fu_737_p2
    SLICE_X83Y125        LUT3 (Prop_lut3_I1_O)        0.043     1.493 r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/indvar_flatten24_fu_176[6]_i_1/O
                         net (fo=7, routed)           0.442     1.934    bd_0_i/hls_inst/inst/indvar_flatten24_fu_176
    SLICE_X80Y124        FDRE                                         r  bd_0_i/hls_inst/inst/indvar_flatten24_fu_176_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1042, unset)         0.510     0.510    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X80Y124        FDRE                                         r  bd_0_i/hls_inst/inst/indvar_flatten24_fu_176_reg[4]/C

Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/indvar_flatten24_fu_176_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.934ns  (logic 0.129ns (6.670%)  route 1.805ns (93.330%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.510ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_ctrl_start (IN)
                         net (fo=16, unset)           0.537     0.537    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_start
    SLICE_X80Y124        LUT6 (Prop_lut6_I3_O)        0.043     0.580 f  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_ready_INST_0_i_2/O
                         net (fo=1, routed)           0.285     0.865    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_ready_INST_0_i_2_n_0
    SLICE_X81Y124        LUT6 (Prop_lut6_I0_O)        0.043     0.908 f  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_ready_INST_0_i_1/O
                         net (fo=18, routed)          0.542     1.450    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/icmp_ln8_fu_737_p2
    SLICE_X83Y125        LUT3 (Prop_lut3_I1_O)        0.043     1.493 r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/indvar_flatten24_fu_176[6]_i_1/O
                         net (fo=7, routed)           0.442     1.934    bd_0_i/hls_inst/inst/indvar_flatten24_fu_176
    SLICE_X80Y124        FDRE                                         r  bd_0_i/hls_inst/inst/indvar_flatten24_fu_176_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1042, unset)         0.510     0.510    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X80Y124        FDRE                                         r  bd_0_i/hls_inst/inst/indvar_flatten24_fu_176_reg[5]/C

Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/indvar_flatten_fu_168_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.856ns  (logic 0.129ns (6.950%)  route 1.727ns (93.050%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.510ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_ctrl_start (IN)
                         net (fo=16, unset)           0.537     0.537    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_start
    SLICE_X80Y124        LUT6 (Prop_lut6_I3_O)        0.043     0.580 f  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_ready_INST_0_i_2/O
                         net (fo=1, routed)           0.285     0.865    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_ready_INST_0_i_2_n_0
    SLICE_X81Y124        LUT6 (Prop_lut6_I0_O)        0.043     0.908 f  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_ready_INST_0_i_1/O
                         net (fo=18, routed)          0.575     1.483    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/icmp_ln8_fu_737_p2
    SLICE_X85Y126        LUT2 (Prop_lut2_I1_O)        0.043     1.526 r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/indvar_flatten_fu_168[5]_i_2/O
                         net (fo=6, routed)           0.330     1.856    bd_0_i/hls_inst/inst/indvar_flatten_fu_168
    SLICE_X85Y126        FDRE                                         r  bd_0_i/hls_inst/inst/indvar_flatten_fu_168_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1042, unset)         0.510     0.510    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X85Y126        FDRE                                         r  bd_0_i/hls_inst/inst/indvar_flatten_fu_168_reg[0]/C

Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/indvar_flatten_fu_168_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.856ns  (logic 0.129ns (6.950%)  route 1.727ns (93.050%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.510ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_ctrl_start (IN)
                         net (fo=16, unset)           0.537     0.537    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_start
    SLICE_X80Y124        LUT6 (Prop_lut6_I3_O)        0.043     0.580 f  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_ready_INST_0_i_2/O
                         net (fo=1, routed)           0.285     0.865    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_ready_INST_0_i_2_n_0
    SLICE_X81Y124        LUT6 (Prop_lut6_I0_O)        0.043     0.908 f  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_ready_INST_0_i_1/O
                         net (fo=18, routed)          0.575     1.483    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/icmp_ln8_fu_737_p2
    SLICE_X85Y126        LUT2 (Prop_lut2_I1_O)        0.043     1.526 r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/indvar_flatten_fu_168[5]_i_2/O
                         net (fo=6, routed)           0.330     1.856    bd_0_i/hls_inst/inst/indvar_flatten_fu_168
    SLICE_X85Y126        FDRE                                         r  bd_0_i/hls_inst/inst/indvar_flatten_fu_168_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1042, unset)         0.510     0.510    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X85Y126        FDRE                                         r  bd_0_i/hls_inst/inst/indvar_flatten_fu_168_reg[1]/C

Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/indvar_flatten_fu_168_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.856ns  (logic 0.129ns (6.950%)  route 1.727ns (93.050%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.510ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_ctrl_start (IN)
                         net (fo=16, unset)           0.537     0.537    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_start
    SLICE_X80Y124        LUT6 (Prop_lut6_I3_O)        0.043     0.580 f  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_ready_INST_0_i_2/O
                         net (fo=1, routed)           0.285     0.865    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_ready_INST_0_i_2_n_0
    SLICE_X81Y124        LUT6 (Prop_lut6_I0_O)        0.043     0.908 f  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_ready_INST_0_i_1/O
                         net (fo=18, routed)          0.575     1.483    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/icmp_ln8_fu_737_p2
    SLICE_X85Y126        LUT2 (Prop_lut2_I1_O)        0.043     1.526 r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/indvar_flatten_fu_168[5]_i_2/O
                         net (fo=6, routed)           0.330     1.856    bd_0_i/hls_inst/inst/indvar_flatten_fu_168
    SLICE_X85Y126        FDRE                                         r  bd_0_i/hls_inst/inst/indvar_flatten_fu_168_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1042, unset)         0.510     0.510    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X85Y126        FDRE                                         r  bd_0_i/hls_inst/inst/indvar_flatten_fu_168_reg[2]/C

Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/indvar_flatten_fu_168_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.856ns  (logic 0.129ns (6.950%)  route 1.727ns (93.050%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.510ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_ctrl_start (IN)
                         net (fo=16, unset)           0.537     0.537    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_start
    SLICE_X80Y124        LUT6 (Prop_lut6_I3_O)        0.043     0.580 f  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_ready_INST_0_i_2/O
                         net (fo=1, routed)           0.285     0.865    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_ready_INST_0_i_2_n_0
    SLICE_X81Y124        LUT6 (Prop_lut6_I0_O)        0.043     0.908 f  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_ready_INST_0_i_1/O
                         net (fo=18, routed)          0.575     1.483    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/icmp_ln8_fu_737_p2
    SLICE_X85Y126        LUT2 (Prop_lut2_I1_O)        0.043     1.526 r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/indvar_flatten_fu_168[5]_i_2/O
                         net (fo=6, routed)           0.330     1.856    bd_0_i/hls_inst/inst/indvar_flatten_fu_168
    SLICE_X85Y126        FDRE                                         r  bd_0_i/hls_inst/inst/indvar_flatten_fu_168_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1042, unset)         0.510     0.510    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X85Y126        FDRE                                         r  bd_0_i/hls_inst/inst/indvar_flatten_fu_168_reg[3]/C

Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/and_ln8_reg_1404_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.845ns  (logic 0.277ns (15.013%)  route 1.568ns (84.987%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.510ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_ctrl_start (IN)
                         net (fo=16, unset)           0.537     0.537    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_start
    SLICE_X84Y126        LUT6 (Prop_lut6_I3_O)        0.043     0.580 f  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/indvar_flatten_fu_168[5]_i_6/O
                         net (fo=1, routed)           0.355     0.935    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/indvar_flatten_fu_168[5]_i_6_n_0
    SLICE_X84Y126        LUT5 (Prop_lut5_I0_O)        0.054     0.989 f  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/indvar_flatten_fu_168[5]_i_5/O
                         net (fo=11, routed)          0.354     1.342    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/p_0_in
    SLICE_X86Y126        LUT6 (Prop_lut6_I5_O)        0.137     1.479 r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/select_ln10_reg_1413[1]_i_2/O
                         net (fo=3, routed)           0.323     1.802    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/and_ln8_fu_773_p2
    SLICE_X87Y126        LUT3 (Prop_lut3_I0_O)        0.043     1.845 r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/and_ln8_reg_1404[0]_i_1/O
                         net (fo=1, routed)           0.000     1.845    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U_n_25
    SLICE_X87Y126        FDRE                                         r  bd_0_i/hls_inst/inst/and_ln8_reg_1404_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1042, unset)         0.510     0.510    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X87Y126        FDRE                                         r  bd_0_i/hls_inst/inst/and_ln8_reg_1404_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 a_0_0[0]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/a_0_0_read_reg_1182_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.266ns  (logic 0.000ns (0.000%)  route 0.266ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.280ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  a_0_0[0] (IN)
                         net (fo=0)                   0.266     0.266    bd_0_i/hls_inst/inst/a_0_0[0]
    SLICE_X86Y119        FDRE                                         r  bd_0_i/hls_inst/inst/a_0_0_read_reg_1182_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1042, unset)         0.280     0.280    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X86Y119        FDRE                                         r  bd_0_i/hls_inst/inst/a_0_0_read_reg_1182_reg[0]/C

Slack:                    inf
  Source:                 a_0_0[10]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/a_0_0_read_reg_1182_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.266ns  (logic 0.000ns (0.000%)  route 0.266ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.280ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  a_0_0[10] (IN)
                         net (fo=0)                   0.266     0.266    bd_0_i/hls_inst/inst/a_0_0[10]
    SLICE_X85Y122        FDRE                                         r  bd_0_i/hls_inst/inst/a_0_0_read_reg_1182_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1042, unset)         0.280     0.280    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X85Y122        FDRE                                         r  bd_0_i/hls_inst/inst/a_0_0_read_reg_1182_reg[10]/C

Slack:                    inf
  Source:                 a_0_0[11]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/a_0_0_read_reg_1182_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.266ns  (logic 0.000ns (0.000%)  route 0.266ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.280ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  a_0_0[11] (IN)
                         net (fo=0)                   0.266     0.266    bd_0_i/hls_inst/inst/a_0_0[11]
    SLICE_X88Y120        FDRE                                         r  bd_0_i/hls_inst/inst/a_0_0_read_reg_1182_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1042, unset)         0.280     0.280    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X88Y120        FDRE                                         r  bd_0_i/hls_inst/inst/a_0_0_read_reg_1182_reg[11]/C

Slack:                    inf
  Source:                 a_0_0[12]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/a_0_0_read_reg_1182_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.266ns  (logic 0.000ns (0.000%)  route 0.266ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.280ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  a_0_0[12] (IN)
                         net (fo=0)                   0.266     0.266    bd_0_i/hls_inst/inst/a_0_0[12]
    SLICE_X82Y123        FDRE                                         r  bd_0_i/hls_inst/inst/a_0_0_read_reg_1182_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1042, unset)         0.280     0.280    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X82Y123        FDRE                                         r  bd_0_i/hls_inst/inst/a_0_0_read_reg_1182_reg[12]/C

Slack:                    inf
  Source:                 a_0_0[13]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/a_0_0_read_reg_1182_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.266ns  (logic 0.000ns (0.000%)  route 0.266ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.280ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  a_0_0[13] (IN)
                         net (fo=0)                   0.266     0.266    bd_0_i/hls_inst/inst/a_0_0[13]
    SLICE_X84Y124        FDRE                                         r  bd_0_i/hls_inst/inst/a_0_0_read_reg_1182_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1042, unset)         0.280     0.280    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X84Y124        FDRE                                         r  bd_0_i/hls_inst/inst/a_0_0_read_reg_1182_reg[13]/C

Slack:                    inf
  Source:                 a_0_0[14]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/a_0_0_read_reg_1182_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.266ns  (logic 0.000ns (0.000%)  route 0.266ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.280ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  a_0_0[14] (IN)
                         net (fo=0)                   0.266     0.266    bd_0_i/hls_inst/inst/a_0_0[14]
    SLICE_X82Y125        FDRE                                         r  bd_0_i/hls_inst/inst/a_0_0_read_reg_1182_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1042, unset)         0.280     0.280    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X82Y125        FDRE                                         r  bd_0_i/hls_inst/inst/a_0_0_read_reg_1182_reg[14]/C

Slack:                    inf
  Source:                 a_0_0[15]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/a_0_0_read_reg_1182_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.266ns  (logic 0.000ns (0.000%)  route 0.266ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.280ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  a_0_0[15] (IN)
                         net (fo=0)                   0.266     0.266    bd_0_i/hls_inst/inst/a_0_0[15]
    SLICE_X87Y125        FDRE                                         r  bd_0_i/hls_inst/inst/a_0_0_read_reg_1182_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1042, unset)         0.280     0.280    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X87Y125        FDRE                                         r  bd_0_i/hls_inst/inst/a_0_0_read_reg_1182_reg[15]/C

Slack:                    inf
  Source:                 a_0_0[1]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/a_0_0_read_reg_1182_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.266ns  (logic 0.000ns (0.000%)  route 0.266ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.280ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  a_0_0[1] (IN)
                         net (fo=0)                   0.266     0.266    bd_0_i/hls_inst/inst/a_0_0[1]
    SLICE_X87Y118        FDRE                                         r  bd_0_i/hls_inst/inst/a_0_0_read_reg_1182_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1042, unset)         0.280     0.280    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X87Y118        FDRE                                         r  bd_0_i/hls_inst/inst/a_0_0_read_reg_1182_reg[1]/C

Slack:                    inf
  Source:                 a_0_0[2]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/a_0_0_read_reg_1182_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.266ns  (logic 0.000ns (0.000%)  route 0.266ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.280ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  a_0_0[2] (IN)
                         net (fo=0)                   0.266     0.266    bd_0_i/hls_inst/inst/a_0_0[2]
    SLICE_X87Y121        FDRE                                         r  bd_0_i/hls_inst/inst/a_0_0_read_reg_1182_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1042, unset)         0.280     0.280    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X87Y121        FDRE                                         r  bd_0_i/hls_inst/inst/a_0_0_read_reg_1182_reg[2]/C

Slack:                    inf
  Source:                 a_0_0[3]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/a_0_0_read_reg_1182_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.266ns  (logic 0.000ns (0.000%)  route 0.266ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.280ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  a_0_0[3] (IN)
                         net (fo=0)                   0.266     0.266    bd_0_i/hls_inst/inst/a_0_0[3]
    SLICE_X85Y119        FDRE                                         r  bd_0_i/hls_inst/inst/a_0_0_read_reg_1182_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1042, unset)         0.280     0.280    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X85Y119        FDRE                                         r  bd_0_i/hls_inst/inst/a_0_0_read_reg_1182_reg[3]/C





