// Seed: 2055105592
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  output wire id_10;
  output wire id_9;
  input wire id_8;
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_11;
  wire id_12;
  assign id_1 = 1;
  assign module_1.type_3 = 0;
endmodule
module module_1 (
    input supply1 id_0,
    input tri1 id_1,
    output wor id_2,
    input wand id_3,
    input tri1 id_4,
    input supply0 id_5
);
  integer id_7;
  always_latch if (1) id_2 = 1;
  module_0 modCall_1 (
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7
  );
  assign id_2 = id_3;
  xor primCall (id_2, id_1, id_3, id_0, id_7);
endmodule
