# Generate the testing data for 16 bit subtractor/adder 
### To test the verilog code, 
### I write some C++ code to get the testing data randomly 
### and then get the correct result of that data
### Step:
1. 