Determining the location of the ModelSim executable...

Using: c:/intelfpga_lite/17.1/modelsim_ase/win32aloem/

To specify a ModelSim executable directory, select: Tools -> Options -> EDA Tool Options
Note: if both ModelSim-Altera and ModelSim executables are available, ModelSim-Altera will be used.

**** Generating the ModelSim Testbench ****

quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off CoreBassier -c CoreBassier --vector_source="C:/Users/leoco/Documents/college/Lab AOC/Processor/Waveform.vwf" --testbench_file="C:/Users/leoco/Documents/college/Lab AOC/Processor/simulation/qsim/Waveform.vwf.vt"

Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Copyright (C) 2017  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details.
    Info: Processing started: Fri Jul 13 10:01:13 2018
Info: Command: quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off CoreBassier -c CoreBassier --vector_source="C:/Users/leoco/Documents/college/Lab AOC/Processor/Waveform.vwf" --testbench_file="C:/Users/leoco/Documents/college/Lab AOC/Processor/simulation/qsim/Waveform.vwf.vt"
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.

ce file when writing test bench files
Info (201000): Generated Verilog Test Bench File C:/Users/leoco/Documents/college/Lab AOC/Processor/simulation/qsim/Waveform.vwf.vt for simulation
Info: Quartus Prime EDA Netlist Writer was successful. 0 errors, 454 warnings
    Info: Peak virtual memory: 4672 megabytes
    Info: Processing ended: Fri Jul 13 10:01:14 2018
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01

Completed successfully. 

Completed successfully. 

**** Generating the functional simulation netlist ****

quartus_eda --write_settings_files=off --simulation --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory="C:/Users/leoco/Documents/college/Lab AOC/Processor/simulation/qsim/" CoreBassier -c CoreBassier

Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Copyright (C) 2017  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details.
    Info: Processing started: Fri Jul 13 10:01:15 2018
Info: Command: quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory="C:/Users/leoco/Documents/college/Lab AOC/Processor/simulation/qsim/" CoreBassier -c CoreBassier
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (204019): Generated file CoreBassier.vo in folder "C:/Users/leoco/Documents/college/Lab AOC/Processor/simulation/qsim//" for EDA simulation tool
Info: Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 4686 megabytes
    Info: Processing ended: Fri Jul 13 10:01:17 2018
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02

Completed successfully. 

**** Generating the ModelSim .do script ****

C:/Users/leoco/Documents/college/Lab AOC/Processor/simulation/qsim/CoreBassier.do generated.

Completed successfully. 

**** Running the ModelSim simulation ****

c:/intelfpga_lite/17.1/modelsim_ase/win32aloem//vsim -c -do CoreBassier.do

Reading C:/intelFPGA_lite/17.1/modelsim_ase/tcl/vsim/pref.tcl

# 10.5b

# do CoreBassier.do

# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:01:18 on Jul 13,2018
# vlog -work work CoreBassier.vo 
# -- Compiling module main

# -- Compiling module hard_block
# 
# Top level modules:
# 	main

# End time: 10:01:19 on Jul 13,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:01:19 on Jul 13,2018
# vlog -work work Waveform.vwf.vt 
# -- Compiling module main_vlg_vec_tst
# 
# Top level modules:
# 	main_vlg_vec_tst

# End time: 10:01:20 on Jul 13,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0

# vsim -novopt -c -t 1ps -L cycloneive_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.main_vlg_vec_tst 
# Start time: 10:01:20 on Jul 13,2018
# Loading work.main_vlg_vec_tst
# Loading work.main
# Loading work.hard_block
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_ram_block
# Loading cycloneive_ver.cycloneive_ram_register
# Loading cycloneive_ver.cycloneive_ram_pulse_generator
# Loading cycloneive_ver.cycloneive_mac_mult
# Loading cycloneive_ver.cycloneive_mac_data_reg
# Loading cycloneive_ver.cycloneive_mac_sign_reg
# Loading cycloneive_ver.cycloneive_mac_mult_internal
# Loading cycloneive_ver.cycloneive_mac_out
# Loading altera_ver.PRIM_GDFF_LOW
# ** Warning: Design size of 15282 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# after#26

# ** Note: $finish    : Waveform.vwf.vt(158)
#    Time: 1 us  Iteration: 0  Instance: /main_vlg_vec_tst
# End time: 10:01:23 on Jul 13,2018, Elapsed time: 0:00:03
# Simulation time: 0 ps

# Errors: 0, Warnings: 1

Completed successfully. 

**** Converting ModelSim VCD to vector waveform ****

Reading C:/Users/leoco/Documents/college/Lab AOC/Processor/Waveform.vwf...

Reading C:/Users/leoco/Documents/college/Lab AOC/Processor/simulation/qsim/CoreBassier.msim.vcd...

Processing channel transitions... 

Writing the resulting VWF to C:/Users/leoco/Documents/college/Lab AOC/Processor/simulation/qsim/CoreBassier_20180713100124.sim.vwf

Finished VCD to VWF conversion.

Completed successfully. 

All completed.