

================================================================
== Vitis HLS Report for 'top_kernel_Pipeline_VITIS_LOOP_89_8_VITIS_LOOP_94_9'
================================================================
* Date:           Thu Feb  5 03:12:49 2026

* Version:        2025.1.1 (Build 6214317 on Sep 11 2025)
* Project:        project_1
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   |                    Pipeline                    |
    |   min   |   max   |    min   |    max   |  min  |  max  |                      Type                      |
    +---------+---------+----------+----------+-------+-------+------------------------------------------------+
    |    16903|    16903|  0.169 ms|  0.169 ms|  16897|  16897|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-------+-------+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_89_8_VITIS_LOOP_94_9  |    16901|    16901|         7|          1|          1|  16896|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    440|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    1|       0|    109|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|    108|    -|
|Register         |        -|    -|     397|    128|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    1|     397|    785|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   ~0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------+-----------------------+---------+----+---+----+-----+
    |          Instance          |         Module        | BRAM_18K| DSP| FF| LUT| URAM|
    +----------------------------+-----------------------+---------+----+---+----+-----+
    |mul_24s_17s_41_5_1_U194     |mul_24s_17s_41_5_1     |        0|   1|  0|  23|    0|
    |sparsemux_17_3_17_1_1_U193  |sparsemux_17_3_17_1_1  |        0|   0|  0|  43|    0|
    |sparsemux_17_3_24_1_1_U192  |sparsemux_17_3_24_1_1  |        0|   0|  0|  43|    0|
    +----------------------------+-----------------------+---------+----+---+----+-----+
    |Total                       |                       |        0|   1|  0| 109|    0|
    +----------------------------+-----------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln102_fu_563_p2        |         +|   0|  0|  18|          11|          11|
    |add_ln110_fu_830_p2        |         +|   0|  0|  31|          24|          24|
    |add_ln89_1_fu_481_p2       |         +|   0|  0|  22|          15|           1|
    |add_ln89_fu_493_p2         |         +|   0|  0|  16|           9|           1|
    |add_ln94_fu_617_p2         |         +|   0|  0|  14|           7|           1|
    |and_ln107_fu_784_p2        |       and|   0|  0|   2|           1|           1|
    |and_ln110_1_fu_916_p2      |       and|   0|  0|   2|           1|           1|
    |and_ln110_2_fu_930_p2      |       and|   0|  0|   2|           1|           1|
    |and_ln110_3_fu_954_p2      |       and|   0|  0|   2|           1|           1|
    |and_ln110_4_fu_960_p2      |       and|   0|  0|   2|           1|           1|
    |and_ln110_5_fu_978_p2      |       and|   0|  0|   2|           1|           1|
    |and_ln110_fu_850_p2        |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|   2|           1|           1|
    |ap_block_state7_io_grp1    |       and|   0|  0|   2|           1|           1|
    |icmp_ln107_1_fu_595_p2     |      icmp|   0|  0|  14|           7|           7|
    |icmp_ln107_fu_589_p2       |      icmp|   0|  0|  14|           7|           1|
    |icmp_ln110_1_fu_890_p2     |      icmp|   0|  0|  10|           3|           2|
    |icmp_ln110_2_fu_896_p2     |      icmp|   0|  0|  10|           3|           1|
    |icmp_ln110_fu_874_p2       |      icmp|   0|  0|   9|           2|           2|
    |icmp_ln115_fu_611_p2       |      icmp|   0|  0|  13|           6|           1|
    |icmp_ln89_fu_475_p2        |      icmp|   0|  0|  22|          15|          15|
    |icmp_ln94_fu_499_p2        |      icmp|   0|  0|  14|           7|           7|
    |or_ln110_1_fu_992_p2       |        or|   0|  0|   2|           1|           1|
    |or_ln110_2_fu_966_p2       |        or|   0|  0|   2|           1|           1|
    |or_ln110_fu_942_p2         |        or|   0|  0|   2|           1|           1|
    |p_cur_1_fu_1006_p3         |    select|   0|  0|  24|           1|          24|
    |p_cur_fu_998_p3            |    select|   0|  0|  24|           1|          24|
    |s_cur_1_fu_743_p3          |    select|   0|  0|  17|           1|           1|
    |select_ln110_1_fu_922_p3   |    select|   0|  0|   2|           1|           1|
    |select_ln110_2_fu_984_p3   |    select|   0|  0|  24|           1|          23|
    |select_ln110_fu_902_p3     |    select|   0|  0|   2|           1|           1|
    |select_ln89_1_fu_777_p3    |    select|   0|  0|  24|           1|           1|
    |select_ln89_2_fu_644_p3    |    select|   0|  0|  17|           1|           1|
    |select_ln89_3_fu_651_p3    |    select|   0|  0|  24|           1|           1|
    |select_ln89_4_fu_513_p3    |    select|   0|  0|   8|           1|           9|
    |select_ln89_fu_505_p3      |    select|   0|  0|   7|           1|           1|
    |t_cur_1_fu_736_p3          |    select|   0|  0|  24|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    |xor_ln110_1_fu_910_p2      |       xor|   0|  0|   2|           1|           2|
    |xor_ln110_2_fu_936_p2      |       xor|   0|  0|   2|           1|           2|
    |xor_ln110_3_fu_948_p2      |       xor|   0|  0|   2|           1|           2|
    |xor_ln110_4_fu_972_p2      |       xor|   0|  0|   2|           1|           2|
    |xor_ln110_fu_844_p2        |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 440|         146|         186|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |C_blk_n_W                              |   9|          2|    1|          2|
    |ap_done_int                            |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_load                |   9|          2|    9|         18|
    |ap_sig_allocacmp_indvar_flatten8_load  |   9|          2|   15|         30|
    |ap_sig_allocacmp_j_load                |   9|          2|    7|         14|
    |empty_29_fu_196                        |   9|          2|   17|         34|
    |empty_fu_192                           |   9|          2|   24|         48|
    |i_fu_208                               |   9|          2|    9|         18|
    |indvar_flatten8_fu_212                 |   9|          2|   15|         30|
    |j_fu_204                               |   9|          2|    7|         14|
    |p_0_0_0679_fu_200                      |   9|          2|   24|         48|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  | 108|         24|  130|        260|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg  |   1|   0|    1|          0|
    |empty_29_fu_196                   |  17|   0|   17|          0|
    |empty_fu_192                      |  24|   0|   24|          0|
    |i_fu_208                          |   9|   0|    9|          0|
    |icmp_ln107_1_reg_1184             |   1|   0|    1|          0|
    |icmp_ln107_reg_1179               |   1|   0|    1|          0|
    |icmp_ln115_reg_1189               |   1|   0|    1|          0|
    |icmp_ln94_reg_1080                |   1|   0|    1|          0|
    |indvar_flatten8_fu_212            |  15|   0|   15|          0|
    |j_fu_204                          |   7|   0|    7|          0|
    |p_0_0_0679_fu_200                 |  24|   0|   24|          0|
    |select_ln89_1_reg_1203            |  24|   0|   24|          0|
    |tmp_reg_1133                      |   1|   0|    1|          0|
    |trunc_ln94_reg_1087               |   3|   0|    3|          0|
    |icmp_ln107_1_reg_1184             |  64|  32|    1|          0|
    |icmp_ln107_reg_1179               |  64|  32|    1|          0|
    |icmp_ln115_reg_1189               |  64|  32|    1|          0|
    |icmp_ln94_reg_1080                |  64|  32|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 397| 128|  145|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------------------------------------------+-----+-----+------------+------------------------------------------------------------+--------------+
|                              RTL Ports                              | Dir | Bits|  Protocol  |                        Source Object                       |    C Type    |
+---------------------------------------------------------------------+-----+-----+------------+------------------------------------------------------------+--------------+
|ap_clk                                                               |   in|    1|  ap_ctrl_hs|         top_kernel_Pipeline_VITIS_LOOP_89_8_VITIS_LOOP_94_9|  return value|
|ap_rst                                                               |   in|    1|  ap_ctrl_hs|         top_kernel_Pipeline_VITIS_LOOP_89_8_VITIS_LOOP_94_9|  return value|
|ap_start                                                             |   in|    1|  ap_ctrl_hs|         top_kernel_Pipeline_VITIS_LOOP_89_8_VITIS_LOOP_94_9|  return value|
|ap_done                                                              |  out|    1|  ap_ctrl_hs|         top_kernel_Pipeline_VITIS_LOOP_89_8_VITIS_LOOP_94_9|  return value|
|ap_idle                                                              |  out|    1|  ap_ctrl_hs|         top_kernel_Pipeline_VITIS_LOOP_89_8_VITIS_LOOP_94_9|  return value|
|ap_ready                                                             |  out|    1|  ap_ctrl_hs|         top_kernel_Pipeline_VITIS_LOOP_89_8_VITIS_LOOP_94_9|  return value|
|m_axi_C_0_AWVALID                                                    |  out|    1|       m_axi|                                                           C|       pointer|
|m_axi_C_0_AWREADY                                                    |   in|    1|       m_axi|                                                           C|       pointer|
|m_axi_C_0_AWADDR                                                     |  out|   64|       m_axi|                                                           C|       pointer|
|m_axi_C_0_AWID                                                       |  out|    1|       m_axi|                                                           C|       pointer|
|m_axi_C_0_AWLEN                                                      |  out|   32|       m_axi|                                                           C|       pointer|
|m_axi_C_0_AWSIZE                                                     |  out|    3|       m_axi|                                                           C|       pointer|
|m_axi_C_0_AWBURST                                                    |  out|    2|       m_axi|                                                           C|       pointer|
|m_axi_C_0_AWLOCK                                                     |  out|    2|       m_axi|                                                           C|       pointer|
|m_axi_C_0_AWCACHE                                                    |  out|    4|       m_axi|                                                           C|       pointer|
|m_axi_C_0_AWPROT                                                     |  out|    3|       m_axi|                                                           C|       pointer|
|m_axi_C_0_AWQOS                                                      |  out|    4|       m_axi|                                                           C|       pointer|
|m_axi_C_0_AWREGION                                                   |  out|    4|       m_axi|                                                           C|       pointer|
|m_axi_C_0_AWUSER                                                     |  out|    1|       m_axi|                                                           C|       pointer|
|m_axi_C_0_WVALID                                                     |  out|    1|       m_axi|                                                           C|       pointer|
|m_axi_C_0_WREADY                                                     |   in|    1|       m_axi|                                                           C|       pointer|
|m_axi_C_0_WDATA                                                      |  out|   32|       m_axi|                                                           C|       pointer|
|m_axi_C_0_WSTRB                                                      |  out|    4|       m_axi|                                                           C|       pointer|
|m_axi_C_0_WLAST                                                      |  out|    1|       m_axi|                                                           C|       pointer|
|m_axi_C_0_WID                                                        |  out|    1|       m_axi|                                                           C|       pointer|
|m_axi_C_0_WUSER                                                      |  out|    1|       m_axi|                                                           C|       pointer|
|m_axi_C_0_ARVALID                                                    |  out|    1|       m_axi|                                                           C|       pointer|
|m_axi_C_0_ARREADY                                                    |   in|    1|       m_axi|                                                           C|       pointer|
|m_axi_C_0_ARADDR                                                     |  out|   64|       m_axi|                                                           C|       pointer|
|m_axi_C_0_ARID                                                       |  out|    1|       m_axi|                                                           C|       pointer|
|m_axi_C_0_ARLEN                                                      |  out|   32|       m_axi|                                                           C|       pointer|
|m_axi_C_0_ARSIZE                                                     |  out|    3|       m_axi|                                                           C|       pointer|
|m_axi_C_0_ARBURST                                                    |  out|    2|       m_axi|                                                           C|       pointer|
|m_axi_C_0_ARLOCK                                                     |  out|    2|       m_axi|                                                           C|       pointer|
|m_axi_C_0_ARCACHE                                                    |  out|    4|       m_axi|                                                           C|       pointer|
|m_axi_C_0_ARPROT                                                     |  out|    3|       m_axi|                                                           C|       pointer|
|m_axi_C_0_ARQOS                                                      |  out|    4|       m_axi|                                                           C|       pointer|
|m_axi_C_0_ARREGION                                                   |  out|    4|       m_axi|                                                           C|       pointer|
|m_axi_C_0_ARUSER                                                     |  out|    1|       m_axi|                                                           C|       pointer|
|m_axi_C_0_RVALID                                                     |   in|    1|       m_axi|                                                           C|       pointer|
|m_axi_C_0_RREADY                                                     |  out|    1|       m_axi|                                                           C|       pointer|
|m_axi_C_0_RDATA                                                      |   in|   32|       m_axi|                                                           C|       pointer|
|m_axi_C_0_RLAST                                                      |   in|    1|       m_axi|                                                           C|       pointer|
|m_axi_C_0_RID                                                        |   in|    1|       m_axi|                                                           C|       pointer|
|m_axi_C_0_RFIFONUM                                                   |   in|    9|       m_axi|                                                           C|       pointer|
|m_axi_C_0_RUSER                                                      |   in|    1|       m_axi|                                                           C|       pointer|
|m_axi_C_0_RRESP                                                      |   in|    2|       m_axi|                                                           C|       pointer|
|m_axi_C_0_BVALID                                                     |   in|    1|       m_axi|                                                           C|       pointer|
|m_axi_C_0_BREADY                                                     |  out|    1|       m_axi|                                                           C|       pointer|
|m_axi_C_0_BRESP                                                      |   in|    2|       m_axi|                                                           C|       pointer|
|m_axi_C_0_BID                                                        |   in|    1|       m_axi|                                                           C|       pointer|
|m_axi_C_0_BUSER                                                      |   in|    1|       m_axi|                                                           C|       pointer|
|sext_ln89                                                            |   in|   62|     ap_none|                                                   sext_ln89|        scalar|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_address0        |  out|   11|   ap_memory|        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_ce0             |  out|    1|   ap_memory|        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_q0              |   in|   24|   ap_memory|        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_address0        |  out|   11|   ap_memory|        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_ce0             |  out|    1|   ap_memory|        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_q0              |   in|   24|   ap_memory|        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_address0          |  out|   11|   ap_memory|          top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_ce0               |  out|    1|   ap_memory|          top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_q0                |   in|   24|   ap_memory|          top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_address0        |  out|   11|   ap_memory|        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_ce0             |  out|    1|   ap_memory|        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_q0              |   in|   24|   ap_memory|        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_address0        |  out|   11|   ap_memory|        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_ce0             |  out|    1|   ap_memory|        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_q0              |   in|   24|   ap_memory|        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_address0        |  out|   11|   ap_memory|        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_ce0             |  out|    1|   ap_memory|        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_q0              |   in|   24|   ap_memory|        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_address0        |  out|   11|   ap_memory|        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_ce0             |  out|    1|   ap_memory|        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_q0              |   in|   24|   ap_memory|        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_address0        |  out|   11|   ap_memory|        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_ce0             |  out|    1|   ap_memory|        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_q0              |   in|   24|   ap_memory|        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_address0  |  out|    3|   ap_memory|  top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_ce0       |  out|    1|   ap_memory|  top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_q0        |   in|   17|   ap_memory|  top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_address0  |  out|    3|   ap_memory|  top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_ce0       |  out|    1|   ap_memory|  top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_q0        |   in|   17|   ap_memory|  top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_address0  |  out|    3|   ap_memory|  top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_ce0       |  out|    1|   ap_memory|  top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_q0        |   in|   17|   ap_memory|  top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_address0  |  out|    3|   ap_memory|  top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_ce0       |  out|    1|   ap_memory|  top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_q0        |   in|   17|   ap_memory|  top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_address0  |  out|    3|   ap_memory|  top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_ce0       |  out|    1|   ap_memory|  top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_q0        |   in|   17|   ap_memory|  top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_address0  |  out|    3|   ap_memory|  top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_ce0       |  out|    1|   ap_memory|  top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_q0        |   in|   17|   ap_memory|  top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_address0  |  out|    3|   ap_memory|  top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_ce0       |  out|    1|   ap_memory|  top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_q0        |   in|   17|   ap_memory|  top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_address0    |  out|    3|   ap_memory|    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_ce0         |  out|    1|   ap_memory|    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_q0          |   in|   17|   ap_memory|    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem|         array|
+---------------------------------------------------------------------+-----+-----+------------+------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 1, D = 7, States = { 1 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.16>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%empty = alloca i32 1"   --->   Operation 10 'alloca' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%empty_29 = alloca i32 1"   --->   Operation 11 'alloca' 'empty_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_0_0_0679 = alloca i32 1"   --->   Operation 12 'alloca' 'p_0_0_0679' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [top.cpp:94]   --->   Operation 13 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [top.cpp:89]   --->   Operation 14 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%indvar_flatten8 = alloca i32 1"   --->   Operation 15 'alloca' 'indvar_flatten8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%sext_ln89_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln89"   --->   Operation 16 'read' 'sext_ln89_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%sext_ln89_cast = sext i62 %sext_ln89_read"   --->   Operation 17 'sext' 'sext_ln89_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 18 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 19 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 20 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 21 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 22 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 23 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 24 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 25 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 26 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 27 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 28 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 29 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 30 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 31 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 32 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 33 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %C, void @empty_13, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_4, void @empty_5, void @empty_7, i32 16, i32 16, i32 16, i32 16, void @empty_7, void @empty_7, i32 4294967295, i32 0, i32 0"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.48ns)   --->   "%store_ln0 = store i15 0, i15 %indvar_flatten8"   --->   Operation 35 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 36 [1/1] (0.48ns)   --->   "%store_ln89 = store i9 0, i9 %i" [top.cpp:89]   --->   Operation 36 'store' 'store_ln89' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 37 [1/1] (0.48ns)   --->   "%store_ln94 = store i7 0, i7 %j" [top.cpp:94]   --->   Operation 37 'store' 'store_ln94' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 38 [1/1] (0.48ns)   --->   "%store_ln0 = store i24 0, i24 %p_0_0_0679"   --->   Operation 38 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 39 [1/1] (0.48ns)   --->   "%store_ln0 = store i17 0, i17 %empty_29"   --->   Operation 39 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 40 [1/1] (0.48ns)   --->   "%store_ln0 = store i24 0, i24 %empty"   --->   Operation 40 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body95"   --->   Operation 41 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%indvar_flatten8_load = load i15 %indvar_flatten8" [top.cpp:89]   --->   Operation 42 'load' 'indvar_flatten8_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %C"   --->   Operation 43 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (1.00ns)   --->   "%icmp_ln89 = icmp_eq  i15 %indvar_flatten8_load, i15 16896" [top.cpp:89]   --->   Operation 44 'icmp' 'icmp_ln89' <Predicate = true> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (1.00ns)   --->   "%add_ln89_1 = add i15 %indvar_flatten8_load, i15 1" [top.cpp:89]   --->   Operation 45 'add' 'add_ln89_1' <Predicate = true> <Delay = 1.00> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln89 = br i1 %icmp_ln89, void %fpga_resource_hint.if.then107.0, void %for.end124.exitStub" [top.cpp:89]   --->   Operation 46 'br' 'br_ln89' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%j_load = load i7 %j" [top.cpp:94]   --->   Operation 47 'load' 'j_load' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%i_load = load i9 %i" [top.cpp:89]   --->   Operation 48 'load' 'i_load' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.92ns)   --->   "%add_ln89 = add i9 %i_load, i9 1" [top.cpp:89]   --->   Operation 49 'add' 'add_ln89' <Predicate = (!icmp_ln89)> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.89ns)   --->   "%icmp_ln94 = icmp_eq  i7 %j_load, i7 66" [top.cpp:94]   --->   Operation 50 'icmp' 'icmp_ln94' <Predicate = (!icmp_ln89)> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.42ns)   --->   "%select_ln89 = select i1 %icmp_ln94, i7 0, i7 %j_load" [top.cpp:89]   --->   Operation 51 'select' 'select_ln89' <Predicate = (!icmp_ln89)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.45ns)   --->   "%select_ln89_4 = select i1 %icmp_ln94, i9 %add_ln89, i9 %i_load" [top.cpp:89]   --->   Operation 52 'select' 'select_ln89_4' <Predicate = (!icmp_ln89)> <Delay = 0.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%trunc_ln102 = trunc i9 %select_ln89_4" [top.cpp:102]   --->   Operation 53 'trunc' 'trunc_ln102' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %trunc_ln102, i3 0" [top.cpp:102]   --->   Operation 54 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%trunc_ln94 = trunc i7 %select_ln89" [top.cpp:94]   --->   Operation 55 'trunc' 'trunc_ln94' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%lshr_ln2 = partselect i4 @_ssdm_op_PartSelect.i4.i7.i32.i32, i7 %select_ln89, i32 3, i32 6" [top.cpp:94]   --->   Operation 56 'partselect' 'lshr_ln2' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln94 = zext i4 %lshr_ln2" [top.cpp:94]   --->   Operation 57 'zext' 'zext_ln94' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln102 = zext i4 %lshr_ln2" [top.cpp:102]   --->   Operation 58 'zext' 'zext_ln102' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.94ns)   --->   "%add_ln102 = add i11 %tmp_s, i11 %zext_ln102" [top.cpp:102]   --->   Operation 59 'add' 'add_ln102' <Predicate = (!icmp_ln89)> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln102_1 = zext i11 %add_ln102" [top.cpp:102]   --->   Operation 60 'zext' 'zext_ln102_1' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7, i64 0, i64 %zext_ln102_1" [top.cpp:102]   --->   Operation 61 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_addr' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6, i64 0, i64 %zext_ln102_1" [top.cpp:102]   --->   Operation 62 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_addr' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5, i64 0, i64 %zext_ln102_1" [top.cpp:102]   --->   Operation 63 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_addr' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4, i64 0, i64 %zext_ln102_1" [top.cpp:102]   --->   Operation 64 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_addr' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3, i64 0, i64 %zext_ln102_1" [top.cpp:102]   --->   Operation 65 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_addr' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2, i64 0, i64 %zext_ln102_1" [top.cpp:102]   --->   Operation 66 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_addr' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1, i64 0, i64 %zext_ln102_1" [top.cpp:102]   --->   Operation 67 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_addr' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp, i64 0, i64 %zext_ln102_1" [top.cpp:102]   --->   Operation 68 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_addr' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %select_ln89, i32 6" [top.cpp:101]   --->   Operation 69 'bitselect' 'tmp' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_1 : Operation 70 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_load = load i11 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_addr" [top.cpp:102]   --->   Operation 70 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_load' <Predicate = (!icmp_ln89)> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 98 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2048> <RAM>
ST_1 : Operation 71 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_load = load i11 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_addr" [top.cpp:102]   --->   Operation 71 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_load' <Predicate = (!icmp_ln89)> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 98 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2048> <RAM>
ST_1 : Operation 72 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_load = load i11 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_addr" [top.cpp:102]   --->   Operation 72 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_load' <Predicate = (!icmp_ln89)> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 98 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2048> <RAM>
ST_1 : Operation 73 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_load = load i11 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_addr" [top.cpp:102]   --->   Operation 73 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_load' <Predicate = (!icmp_ln89)> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 98 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2048> <RAM>
ST_1 : Operation 74 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_load = load i11 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_addr" [top.cpp:102]   --->   Operation 74 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_load' <Predicate = (!icmp_ln89)> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 98 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2048> <RAM>
ST_1 : Operation 75 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_load = load i11 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_addr" [top.cpp:102]   --->   Operation 75 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_load' <Predicate = (!icmp_ln89)> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 98 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2048> <RAM>
ST_1 : Operation 76 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_load = load i11 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_addr" [top.cpp:102]   --->   Operation 76 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_load' <Predicate = (!icmp_ln89)> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 98 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2048> <RAM>
ST_1 : Operation 77 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_load = load i11 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_addr" [top.cpp:102]   --->   Operation 77 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_load' <Predicate = (!icmp_ln89)> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 98 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2048> <RAM>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_addr = getelementptr i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7, i64 0, i64 %zext_ln94" [top.cpp:103]   --->   Operation 78 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_addr' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_addr = getelementptr i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6, i64 0, i64 %zext_ln94" [top.cpp:103]   --->   Operation 79 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_addr' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_addr = getelementptr i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5, i64 0, i64 %zext_ln94" [top.cpp:103]   --->   Operation 80 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_addr' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_addr = getelementptr i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4, i64 0, i64 %zext_ln94" [top.cpp:103]   --->   Operation 81 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_addr' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_addr = getelementptr i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3, i64 0, i64 %zext_ln94" [top.cpp:103]   --->   Operation 82 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_addr' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_addr = getelementptr i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2, i64 0, i64 %zext_ln94" [top.cpp:103]   --->   Operation 83 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_addr' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_addr = getelementptr i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1, i64 0, i64 %zext_ln94" [top.cpp:103]   --->   Operation 84 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_addr' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_addr = getelementptr i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem, i64 0, i64 %zext_ln94" [top.cpp:103]   --->   Operation 85 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_addr' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_1 : Operation 86 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_load = load i3 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_addr" [top.cpp:103]   --->   Operation 86 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_load' <Predicate = (!icmp_ln89)> <Delay = 1.35> <CoreInst = "RAM_1P_BRAM">   --->   Core 89 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 17> <Depth = 8> <RAM>
ST_1 : Operation 87 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_load = load i3 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_addr" [top.cpp:103]   --->   Operation 87 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_load' <Predicate = (!icmp_ln89)> <Delay = 1.35> <CoreInst = "RAM_1P_BRAM">   --->   Core 89 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 17> <Depth = 8> <RAM>
ST_1 : Operation 88 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_load = load i3 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_addr" [top.cpp:103]   --->   Operation 88 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_load' <Predicate = (!icmp_ln89)> <Delay = 1.35> <CoreInst = "RAM_1P_BRAM">   --->   Core 89 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 17> <Depth = 8> <RAM>
ST_1 : Operation 89 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_load = load i3 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_addr" [top.cpp:103]   --->   Operation 89 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_load' <Predicate = (!icmp_ln89)> <Delay = 1.35> <CoreInst = "RAM_1P_BRAM">   --->   Core 89 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 17> <Depth = 8> <RAM>
ST_1 : Operation 90 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_load = load i3 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_addr" [top.cpp:103]   --->   Operation 90 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_load' <Predicate = (!icmp_ln89)> <Delay = 1.35> <CoreInst = "RAM_1P_BRAM">   --->   Core 89 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 17> <Depth = 8> <RAM>
ST_1 : Operation 91 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_load = load i3 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_addr" [top.cpp:103]   --->   Operation 91 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_load' <Predicate = (!icmp_ln89)> <Delay = 1.35> <CoreInst = "RAM_1P_BRAM">   --->   Core 89 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 17> <Depth = 8> <RAM>
ST_1 : Operation 92 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_load = load i3 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_addr" [top.cpp:103]   --->   Operation 92 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_load' <Predicate = (!icmp_ln89)> <Delay = 1.35> <CoreInst = "RAM_1P_BRAM">   --->   Core 89 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 17> <Depth = 8> <RAM>
ST_1 : Operation 93 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_load = load i3 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_addr" [top.cpp:103]   --->   Operation 93 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_load' <Predicate = (!icmp_ln89)> <Delay = 1.35> <CoreInst = "RAM_1P_BRAM">   --->   Core 89 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 17> <Depth = 8> <RAM>
ST_1 : Operation 94 [1/1] (0.89ns)   --->   "%icmp_ln107 = icmp_ne  i7 %select_ln89, i7 0" [top.cpp:107]   --->   Operation 94 'icmp' 'icmp_ln107' <Predicate = (!icmp_ln89)> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 95 [1/1] (0.89ns)   --->   "%icmp_ln107_1 = icmp_ult  i7 %select_ln89, i7 65" [top.cpp:107]   --->   Operation 95 'icmp' 'icmp_ln107_1' <Predicate = (!icmp_ln89)> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i6 @_ssdm_op_PartSelect.i6.i7.i32.i32, i7 %select_ln89, i32 1, i32 6" [top.cpp:115]   --->   Operation 96 'partselect' 'tmp_8' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.88ns)   --->   "%icmp_ln115 = icmp_eq  i6 %tmp_8, i6 0" [top.cpp:115]   --->   Operation 97 'icmp' 'icmp_ln115' <Predicate = (!icmp_ln89)> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%br_ln115 = br i1 %icmp_ln115, void %if.then112, void %for.inc119" [top.cpp:115]   --->   Operation 98 'br' 'br_ln115' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.89ns)   --->   "%add_ln94 = add i7 %select_ln89, i7 1" [top.cpp:94]   --->   Operation 99 'add' 'add_ln94' <Predicate = (!icmp_ln89)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 100 [1/1] (0.48ns)   --->   "%store_ln89 = store i15 %add_ln89_1, i15 %indvar_flatten8" [top.cpp:89]   --->   Operation 100 'store' 'store_ln89' <Predicate = (!icmp_ln89)> <Delay = 0.48>
ST_1 : Operation 101 [1/1] (0.48ns)   --->   "%store_ln89 = store i9 %select_ln89_4, i9 %i" [top.cpp:89]   --->   Operation 101 'store' 'store_ln89' <Predicate = (!icmp_ln89)> <Delay = 0.48>
ST_1 : Operation 102 [1/1] (0.48ns)   --->   "%store_ln94 = store i7 %add_ln94, i7 %j" [top.cpp:94]   --->   Operation 102 'store' 'store_ln94' <Predicate = (!icmp_ln89)> <Delay = 0.48>

State 2 <SV = 1> <Delay = 3.11>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%p_load12 = load i24 %empty" [top.cpp:89]   --->   Operation 103 'load' 'p_load12' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%p_load = load i17 %empty_29" [top.cpp:89]   --->   Operation 104 'load' 'p_load' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.42ns)   --->   "%select_ln89_2 = select i1 %icmp_ln94, i17 0, i17 %p_load" [top.cpp:89]   --->   Operation 105 'select' 'select_ln89_2' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 106 [1/1] (0.43ns)   --->   "%select_ln89_3 = select i1 %icmp_ln94, i24 0, i24 %p_load12" [top.cpp:89]   --->   Operation 106 'select' 'select_ln89_3' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 107 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_load = load i11 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_addr" [top.cpp:102]   --->   Operation 107 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 98 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2048> <RAM>
ST_2 : Operation 108 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_load = load i11 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_addr" [top.cpp:102]   --->   Operation 108 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 98 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2048> <RAM>
ST_2 : Operation 109 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_load = load i11 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_addr" [top.cpp:102]   --->   Operation 109 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 98 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2048> <RAM>
ST_2 : Operation 110 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_load = load i11 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_addr" [top.cpp:102]   --->   Operation 110 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 98 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2048> <RAM>
ST_2 : Operation 111 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_load = load i11 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_addr" [top.cpp:102]   --->   Operation 111 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 98 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2048> <RAM>
ST_2 : Operation 112 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_load = load i11 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_addr" [top.cpp:102]   --->   Operation 112 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 98 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2048> <RAM>
ST_2 : Operation 113 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_load = load i11 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_addr" [top.cpp:102]   --->   Operation 113 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 98 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2048> <RAM>
ST_2 : Operation 114 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_load = load i11 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_addr" [top.cpp:102]   --->   Operation 114 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 98 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2048> <RAM>
ST_2 : Operation 115 [1/1] (0.83ns)   --->   "%t_cur = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.8i24.i24.i3, i3 0, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_load, i3 1, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_load, i3 2, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_load, i3 3, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_load, i3 4, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_load, i3 5, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_load, i3 6, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_load, i3 7, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_load, i24 0, i3 %trunc_ln94" [top.cpp:102]   --->   Operation 115 'sparsemux' 't_cur' <Predicate = (!tmp)> <Delay = 0.83> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 116 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_load = load i3 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_addr" [top.cpp:103]   --->   Operation 116 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_1P_BRAM">   --->   Core 89 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 17> <Depth = 8> <RAM>
ST_2 : Operation 117 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_load = load i3 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_addr" [top.cpp:103]   --->   Operation 117 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_1P_BRAM">   --->   Core 89 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 17> <Depth = 8> <RAM>
ST_2 : Operation 118 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_load = load i3 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_addr" [top.cpp:103]   --->   Operation 118 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_1P_BRAM">   --->   Core 89 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 17> <Depth = 8> <RAM>
ST_2 : Operation 119 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_load = load i3 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_addr" [top.cpp:103]   --->   Operation 119 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_1P_BRAM">   --->   Core 89 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 17> <Depth = 8> <RAM>
ST_2 : Operation 120 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_load = load i3 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_addr" [top.cpp:103]   --->   Operation 120 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_1P_BRAM">   --->   Core 89 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 17> <Depth = 8> <RAM>
ST_2 : Operation 121 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_load = load i3 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_addr" [top.cpp:103]   --->   Operation 121 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_1P_BRAM">   --->   Core 89 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 17> <Depth = 8> <RAM>
ST_2 : Operation 122 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_load = load i3 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_addr" [top.cpp:103]   --->   Operation 122 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_1P_BRAM">   --->   Core 89 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 17> <Depth = 8> <RAM>
ST_2 : Operation 123 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_load = load i3 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_addr" [top.cpp:103]   --->   Operation 123 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_1P_BRAM">   --->   Core 89 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 17> <Depth = 8> <RAM>
ST_2 : Operation 124 [1/1] (0.83ns)   --->   "%s_cur = sparsemux i17 @_ssdm_op_SparseMux.ap_auto.8i17.i17.i3, i3 0, i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_load, i3 1, i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_load, i3 2, i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_load, i3 3, i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_load, i3 4, i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_load, i3 5, i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_load, i3 6, i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_load, i3 7, i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_load, i17 0, i3 %trunc_ln94" [top.cpp:103]   --->   Operation 124 'sparsemux' 's_cur' <Predicate = (!tmp)> <Delay = 0.83> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 125 [1/1] (0.43ns)   --->   "%t_cur_1 = select i1 %tmp, i24 0, i24 %t_cur" [top.cpp:101]   --->   Operation 125 'select' 't_cur_1' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 126 [1/1] (0.42ns)   --->   "%s_cur_1 = select i1 %tmp, i17 0, i17 %s_cur" [top.cpp:101]   --->   Operation 126 'select' 's_cur_1' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 127 [1/1] (0.00ns)   --->   "%sext_ln110 = sext i24 %select_ln89_3" [top.cpp:110]   --->   Operation 127 'sext' 'sext_ln110' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 128 [1/1] (0.00ns)   --->   "%sext_ln110_1 = sext i17 %select_ln89_2" [top.cpp:110]   --->   Operation 128 'sext' 'sext_ln110_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 129 [5/5] (1.79ns)   --->   "%mul_ln110 = mul i41 %sext_ln110, i41 %sext_ln110_1" [top.cpp:110]   --->   Operation 129 'mul' 'mul_ln110' <Predicate = true> <Delay = 1.79> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 130 [1/1] (0.48ns)   --->   "%store_ln101 = store i17 %s_cur_1, i17 %empty_29" [top.cpp:101]   --->   Operation 130 'store' 'store_ln101' <Predicate = true> <Delay = 0.48>
ST_2 : Operation 131 [1/1] (0.48ns)   --->   "%store_ln101 = store i24 %t_cur_1, i24 %empty" [top.cpp:101]   --->   Operation 131 'store' 'store_ln101' <Predicate = true> <Delay = 0.48>

State 3 <SV = 2> <Delay = 1.79>
ST_3 : Operation 132 [4/5] (1.79ns)   --->   "%mul_ln110 = mul i41 %sext_ln110, i41 %sext_ln110_1" [top.cpp:110]   --->   Operation 132 'mul' 'mul_ln110' <Predicate = true> <Delay = 1.79> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 1.79>
ST_4 : Operation 133 [3/5] (1.79ns)   --->   "%mul_ln110 = mul i41 %sext_ln110, i41 %sext_ln110_1" [top.cpp:110]   --->   Operation 133 'mul' 'mul_ln110' <Predicate = true> <Delay = 1.79> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 1.79>
ST_5 : Operation 134 [2/5] (1.79ns)   --->   "%mul_ln110 = mul i41 %sext_ln110, i41 %sext_ln110_1" [top.cpp:110]   --->   Operation 134 'mul' 'mul_ln110' <Predicate = true> <Delay = 1.79> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 4.81>
ST_6 : Operation 135 [1/1] (0.00ns)   --->   "%p_0_0_0679_load = load i24 %p_0_0_0679" [top.cpp:89]   --->   Operation 135 'load' 'p_0_0_0679_load' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_6 : Operation 136 [1/1] (0.43ns)   --->   "%select_ln89_1 = select i1 %icmp_ln94, i24 0, i24 %p_0_0_0679_load" [top.cpp:89]   --->   Operation 136 'select' 'select_ln89_1' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node p_cur_1)   --->   "%and_ln107 = and i1 %icmp_ln107, i1 %icmp_ln107_1" [top.cpp:107]   --->   Operation 137 'and' 'and_ln107' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 138 [1/5] (1.79ns)   --->   "%mul_ln110 = mul i41 %sext_ln110, i41 %sext_ln110_1" [top.cpp:110]   --->   Operation 138 'mul' 'mul_ln110' <Predicate = true> <Delay = 1.79> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 139 [1/1] (0.00ns)   --->   "%sext_ln109 = sext i41 %mul_ln110" [top.cpp:109]   --->   Operation 139 'sext' 'sext_ln109' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 140 [1/1] (0.00ns)   --->   "%specfucore_ln109 = specfucore void @_ssdm_op_SpecFUCore, i41 %mul_ln110, i64 12, i64 3, i64 4" [top.cpp:109]   --->   Operation 140 'specfucore' 'specfucore_ln109' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 141 [1/1] (0.00ns)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %sext_ln109, i32 47" [top.cpp:110]   --->   Operation 141 'bitselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 142 [1/1] (0.00ns)   --->   "%trunc_ln5 = partselect i24 @_ssdm_op_PartSelect.i24.i41.i32.i32, i41 %mul_ln110, i32 14, i32 37" [top.cpp:110]   --->   Operation 142 'partselect' 'trunc_ln5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 143 [1/1] (0.00ns)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %sext_ln109, i32 13" [top.cpp:110]   --->   Operation 143 'bitselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node and_ln110)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %sext_ln109, i32 37" [top.cpp:110]   --->   Operation 144 'bitselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 145 [1/1] (0.00ns)   --->   "%zext_ln110 = zext i1 %tmp_2" [top.cpp:110]   --->   Operation 145 'zext' 'zext_ln110' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 146 [1/1] (1.10ns)   --->   "%add_ln110 = add i24 %trunc_ln5, i24 %zext_ln110" [top.cpp:110]   --->   Operation 146 'add' 'add_ln110' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 147 [1/1] (0.00ns)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln110, i32 23" [top.cpp:110]   --->   Operation 147 'bitselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node and_ln110)   --->   "%xor_ln110 = xor i1 %tmp_4, i1 1" [top.cpp:110]   --->   Operation 148 'xor' 'xor_ln110' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 149 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln110 = and i1 %tmp_3, i1 %xor_ln110" [top.cpp:110]   --->   Operation 149 'and' 'and_ln110' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node and_ln110_4)   --->   "%tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %sext_ln109, i32 38" [top.cpp:110]   --->   Operation 150 'bitselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 151 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i2 @_ssdm_op_PartSelect.i2.i41.i32.i32, i41 %mul_ln110, i32 39, i32 40" [top.cpp:110]   --->   Operation 151 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 152 [1/1] (0.62ns)   --->   "%icmp_ln110 = icmp_eq  i2 %tmp_6, i2 3" [top.cpp:110]   --->   Operation 152 'icmp' 'icmp_ln110' <Predicate = true> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 153 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i3 @_ssdm_op_PartSelect.i3.i41.i32.i32, i41 %mul_ln110, i32 38, i32 40" [top.cpp:110]   --->   Operation 153 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 154 [1/1] (0.74ns)   --->   "%icmp_ln110_1 = icmp_eq  i3 %tmp_7, i3 7" [top.cpp:110]   --->   Operation 154 'icmp' 'icmp_ln110_1' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 155 [1/1] (0.74ns)   --->   "%icmp_ln110_2 = icmp_eq  i3 %tmp_7, i3 0" [top.cpp:110]   --->   Operation 155 'icmp' 'icmp_ln110_2' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node and_ln110_3)   --->   "%select_ln110 = select i1 %and_ln110, i1 %icmp_ln110_1, i1 %icmp_ln110_2" [top.cpp:110]   --->   Operation 156 'select' 'select_ln110' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node and_ln110_4)   --->   "%xor_ln110_1 = xor i1 %tmp_5, i1 1" [top.cpp:110]   --->   Operation 157 'xor' 'xor_ln110_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node and_ln110_4)   --->   "%and_ln110_1 = and i1 %icmp_ln110, i1 %xor_ln110_1" [top.cpp:110]   --->   Operation 158 'and' 'and_ln110_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node and_ln110_4)   --->   "%select_ln110_1 = select i1 %and_ln110, i1 %and_ln110_1, i1 %icmp_ln110_1" [top.cpp:110]   --->   Operation 159 'select' 'select_ln110_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node or_ln110_1)   --->   "%and_ln110_2 = and i1 %and_ln110, i1 %icmp_ln110_1" [top.cpp:110]   --->   Operation 160 'and' 'and_ln110_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node and_ln110_3)   --->   "%xor_ln110_2 = xor i1 %select_ln110, i1 1" [top.cpp:110]   --->   Operation 161 'xor' 'xor_ln110_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node and_ln110_3)   --->   "%or_ln110 = or i1 %tmp_4, i1 %xor_ln110_2" [top.cpp:110]   --->   Operation 162 'or' 'or_ln110' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node and_ln110_3)   --->   "%xor_ln110_3 = xor i1 %tmp_1, i1 1" [top.cpp:110]   --->   Operation 163 'xor' 'xor_ln110_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 164 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln110_3 = and i1 %or_ln110, i1 %xor_ln110_3" [top.cpp:110]   --->   Operation 164 'and' 'and_ln110_3' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 165 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln110_4 = and i1 %tmp_4, i1 %select_ln110_1" [top.cpp:110]   --->   Operation 165 'and' 'and_ln110_4' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 166 [1/1] (0.00ns) (grouped into LUT with out node or_ln110_1)   --->   "%or_ln110_2 = or i1 %and_ln110_2, i1 %and_ln110_4" [top.cpp:110]   --->   Operation 166 'or' 'or_ln110_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 167 [1/1] (0.00ns) (grouped into LUT with out node or_ln110_1)   --->   "%xor_ln110_4 = xor i1 %or_ln110_2, i1 1" [top.cpp:110]   --->   Operation 167 'xor' 'xor_ln110_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 168 [1/1] (0.00ns) (grouped into LUT with out node or_ln110_1)   --->   "%and_ln110_5 = and i1 %tmp_1, i1 %xor_ln110_4" [top.cpp:110]   --->   Operation 168 'and' 'and_ln110_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 169 [1/1] (0.00ns) (grouped into LUT with out node p_cur_1)   --->   "%select_ln110_2 = select i1 %and_ln110_3, i24 8388607, i24 8388608" [top.cpp:110]   --->   Operation 169 'select' 'select_ln110_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 170 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln110_1 = or i1 %and_ln110_3, i1 %and_ln110_5" [top.cpp:110]   --->   Operation 170 'or' 'or_ln110_1' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node p_cur_1)   --->   "%p_cur = select i1 %or_ln110_1, i24 %select_ln110_2, i24 %add_ln110" [top.cpp:110]   --->   Operation 171 'select' 'p_cur' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 172 [1/1] (0.43ns) (out node of the LUT)   --->   "%p_cur_1 = select i1 %and_ln107, i24 %p_cur, i24 0" [top.cpp:107]   --->   Operation 172 'select' 'p_cur_1' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 173 [1/1] (0.48ns)   --->   "%store_ln107 = store i24 %p_cur_1, i24 %p_0_0_0679" [top.cpp:107]   --->   Operation 173 'store' 'store_ln107' <Predicate = true> <Delay = 0.48>
ST_6 : Operation 174 [1/1] (0.00ns)   --->   "%br_ln94 = br void %for.body95" [top.cpp:94]   --->   Operation 174 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 184 [1/1] (0.48ns)   --->   "%ret_ln0 = ret"   --->   Operation 184 'ret' 'ret_ln0' <Predicate = (icmp_ln89)> <Delay = 0.48>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 175 [1/1] (0.00ns)   --->   "%C_addr = getelementptr i32 %C, i64 %sext_ln89_cast" [top.cpp:89]   --->   Operation 175 'getelementptr' 'C_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 176 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_89_8_VITIS_LOOP_94_9_str"   --->   Operation 176 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 177 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16896, i64 16896, i64 16896"   --->   Operation 177 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 178 [1/1] (0.00ns)   --->   "%specpipeline_ln95 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_7" [top.cpp:95]   --->   Operation 178 'specpipeline' 'specpipeline_ln95' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 179 [1/1] (0.00ns)   --->   "%rbegin = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_11" [top.cpp:108]   --->   Operation 179 'specregionbegin' 'rbegin' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 180 [1/1] (0.00ns)   --->   "%rend = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_11, i32 %rbegin" [top.cpp:110]   --->   Operation 180 'specregionend' 'rend' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 181 [1/1] (0.00ns)   --->   "%zext_ln116 = zext i24 %select_ln89_1" [top.cpp:116]   --->   Operation 181 'zext' 'zext_ln116' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_7 : Operation 182 [1/1] (7.30ns)   --->   "%write_ln116 = write void @_ssdm_op_Write.m_axi.p1i32, i64 %C_addr, i32 %zext_ln116, i4 15" [top.cpp:116]   --->   Operation 182 'write' 'write_ln116' <Predicate = (!icmp_ln115)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 183 [1/1] (0.00ns)   --->   "%br_ln117 = br void %for.inc119" [top.cpp:117]   --->   Operation 183 'br' 'br_ln117' <Predicate = (!icmp_ln115)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ C]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ sext_ln89]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
empty                                                           (alloca           ) [ 01100000]
empty_29                                                        (alloca           ) [ 01100000]
p_0_0_0679                                                      (alloca           ) [ 01111110]
j                                                               (alloca           ) [ 01000000]
i                                                               (alloca           ) [ 01000000]
indvar_flatten8                                                 (alloca           ) [ 01000000]
sext_ln89_read                                                  (read             ) [ 00000000]
sext_ln89_cast                                                  (sext             ) [ 01111111]
specmemcore_ln0                                                 (specmemcore      ) [ 00000000]
specmemcore_ln0                                                 (specmemcore      ) [ 00000000]
specmemcore_ln0                                                 (specmemcore      ) [ 00000000]
specmemcore_ln0                                                 (specmemcore      ) [ 00000000]
specmemcore_ln0                                                 (specmemcore      ) [ 00000000]
specmemcore_ln0                                                 (specmemcore      ) [ 00000000]
specmemcore_ln0                                                 (specmemcore      ) [ 00000000]
specmemcore_ln0                                                 (specmemcore      ) [ 00000000]
specmemcore_ln0                                                 (specmemcore      ) [ 00000000]
specmemcore_ln0                                                 (specmemcore      ) [ 00000000]
specmemcore_ln0                                                 (specmemcore      ) [ 00000000]
specmemcore_ln0                                                 (specmemcore      ) [ 00000000]
specmemcore_ln0                                                 (specmemcore      ) [ 00000000]
specmemcore_ln0                                                 (specmemcore      ) [ 00000000]
specmemcore_ln0                                                 (specmemcore      ) [ 00000000]
specmemcore_ln0                                                 (specmemcore      ) [ 00000000]
specinterface_ln0                                               (specinterface    ) [ 00000000]
store_ln0                                                       (store            ) [ 00000000]
store_ln89                                                      (store            ) [ 00000000]
store_ln94                                                      (store            ) [ 00000000]
store_ln0                                                       (store            ) [ 00000000]
store_ln0                                                       (store            ) [ 00000000]
store_ln0                                                       (store            ) [ 00000000]
br_ln0                                                          (br               ) [ 00000000]
indvar_flatten8_load                                            (load             ) [ 00000000]
specbitsmap_ln0                                                 (specbitsmap      ) [ 00000000]
icmp_ln89                                                       (icmp             ) [ 01111110]
add_ln89_1                                                      (add              ) [ 00000000]
br_ln89                                                         (br               ) [ 00000000]
j_load                                                          (load             ) [ 00000000]
i_load                                                          (load             ) [ 00000000]
add_ln89                                                        (add              ) [ 00000000]
icmp_ln94                                                       (icmp             ) [ 01111110]
select_ln89                                                     (select           ) [ 00000000]
select_ln89_4                                                   (select           ) [ 00000000]
trunc_ln102                                                     (trunc            ) [ 00000000]
tmp_s                                                           (bitconcatenate   ) [ 00000000]
trunc_ln94                                                      (trunc            ) [ 01100000]
lshr_ln2                                                        (partselect       ) [ 00000000]
zext_ln94                                                       (zext             ) [ 00000000]
zext_ln102                                                      (zext             ) [ 00000000]
add_ln102                                                       (add              ) [ 00000000]
zext_ln102_1                                                    (zext             ) [ 00000000]
top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_addr       (getelementptr    ) [ 01100000]
top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_addr       (getelementptr    ) [ 01100000]
top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_addr       (getelementptr    ) [ 01100000]
top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_addr       (getelementptr    ) [ 01100000]
top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_addr       (getelementptr    ) [ 01100000]
top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_addr       (getelementptr    ) [ 01100000]
top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_addr       (getelementptr    ) [ 01100000]
top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_addr         (getelementptr    ) [ 01100000]
tmp                                                             (bitselect        ) [ 01100000]
top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_addr (getelementptr    ) [ 01100000]
top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_addr (getelementptr    ) [ 01100000]
top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_addr (getelementptr    ) [ 01100000]
top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_addr (getelementptr    ) [ 01100000]
top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_addr (getelementptr    ) [ 01100000]
top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_addr (getelementptr    ) [ 01100000]
top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_addr (getelementptr    ) [ 01100000]
top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_addr   (getelementptr    ) [ 01100000]
icmp_ln107                                                      (icmp             ) [ 01111110]
icmp_ln107_1                                                    (icmp             ) [ 01111110]
tmp_8                                                           (partselect       ) [ 00000000]
icmp_ln115                                                      (icmp             ) [ 01111111]
br_ln115                                                        (br               ) [ 00000000]
add_ln94                                                        (add              ) [ 00000000]
store_ln89                                                      (store            ) [ 00000000]
store_ln89                                                      (store            ) [ 00000000]
store_ln94                                                      (store            ) [ 00000000]
p_load12                                                        (load             ) [ 00000000]
p_load                                                          (load             ) [ 00000000]
select_ln89_2                                                   (select           ) [ 00000000]
select_ln89_3                                                   (select           ) [ 00000000]
top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_load       (load             ) [ 00000000]
top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_load       (load             ) [ 00000000]
top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_load         (load             ) [ 00000000]
top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_load       (load             ) [ 00000000]
top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_load       (load             ) [ 00000000]
top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_load       (load             ) [ 00000000]
top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_load       (load             ) [ 00000000]
top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_load       (load             ) [ 00000000]
t_cur                                                           (sparsemux        ) [ 00000000]
top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_load (load             ) [ 00000000]
top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_load (load             ) [ 00000000]
top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_load (load             ) [ 00000000]
top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_load (load             ) [ 00000000]
top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_load (load             ) [ 00000000]
top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_load (load             ) [ 00000000]
top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_load (load             ) [ 00000000]
top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_load   (load             ) [ 00000000]
s_cur                                                           (sparsemux        ) [ 00000000]
t_cur_1                                                         (select           ) [ 00000000]
s_cur_1                                                         (select           ) [ 00000000]
sext_ln110                                                      (sext             ) [ 01011110]
sext_ln110_1                                                    (sext             ) [ 01011110]
store_ln101                                                     (store            ) [ 00000000]
store_ln101                                                     (store            ) [ 00000000]
p_0_0_0679_load                                                 (load             ) [ 00000000]
select_ln89_1                                                   (select           ) [ 01000001]
and_ln107                                                       (and              ) [ 00000000]
mul_ln110                                                       (mul              ) [ 00000000]
sext_ln109                                                      (sext             ) [ 00000000]
specfucore_ln109                                                (specfucore       ) [ 00000000]
tmp_1                                                           (bitselect        ) [ 00000000]
trunc_ln5                                                       (partselect       ) [ 00000000]
tmp_2                                                           (bitselect        ) [ 00000000]
tmp_3                                                           (bitselect        ) [ 00000000]
zext_ln110                                                      (zext             ) [ 00000000]
add_ln110                                                       (add              ) [ 00000000]
tmp_4                                                           (bitselect        ) [ 00000000]
xor_ln110                                                       (xor              ) [ 00000000]
and_ln110                                                       (and              ) [ 00000000]
tmp_5                                                           (bitselect        ) [ 00000000]
tmp_6                                                           (partselect       ) [ 00000000]
icmp_ln110                                                      (icmp             ) [ 00000000]
tmp_7                                                           (partselect       ) [ 00000000]
icmp_ln110_1                                                    (icmp             ) [ 00000000]
icmp_ln110_2                                                    (icmp             ) [ 00000000]
select_ln110                                                    (select           ) [ 00000000]
xor_ln110_1                                                     (xor              ) [ 00000000]
and_ln110_1                                                     (and              ) [ 00000000]
select_ln110_1                                                  (select           ) [ 00000000]
and_ln110_2                                                     (and              ) [ 00000000]
xor_ln110_2                                                     (xor              ) [ 00000000]
or_ln110                                                        (or               ) [ 00000000]
xor_ln110_3                                                     (xor              ) [ 00000000]
and_ln110_3                                                     (and              ) [ 00000000]
and_ln110_4                                                     (and              ) [ 00000000]
or_ln110_2                                                      (or               ) [ 00000000]
xor_ln110_4                                                     (xor              ) [ 00000000]
and_ln110_5                                                     (and              ) [ 00000000]
select_ln110_2                                                  (select           ) [ 00000000]
or_ln110_1                                                      (or               ) [ 00000000]
p_cur                                                           (select           ) [ 00000000]
p_cur_1                                                         (select           ) [ 00000000]
store_ln107                                                     (store            ) [ 00000000]
br_ln94                                                         (br               ) [ 00000000]
C_addr                                                          (getelementptr    ) [ 00000000]
specloopname_ln0                                                (specloopname     ) [ 00000000]
speclooptripcount_ln0                                           (speclooptripcount) [ 00000000]
specpipeline_ln95                                               (specpipeline     ) [ 00000000]
rbegin                                                          (specregionbegin  ) [ 00000000]
rend                                                            (specregionend    ) [ 00000000]
zext_ln116                                                      (zext             ) [ 00000000]
write_ln116                                                     (write            ) [ 00000000]
br_ln117                                                        (br               ) [ 00000000]
ret_ln0                                                         (ret              ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="C">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sext_ln89">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln89"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i62"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i8.i3"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i7.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i7.i32"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i7.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SparseMux.ap_auto.8i24.i24.i3"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SparseMux.ap_auto.8i17.i17.i3"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecFUCore"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i48.i32"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i24.i41.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i24.i32"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i41.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i41.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_89_8_VITIS_LOOP_94_9_str"/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="192" class="1004" name="empty_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="0"/>
<pin id="194" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="empty_29_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="0"/>
<pin id="198" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty_29/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="p_0_0_0679_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="0"/>
<pin id="202" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_0_0_0679/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="j_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="0"/>
<pin id="206" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="i_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="1" slack="0"/>
<pin id="210" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="indvar_flatten8_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="1" slack="0"/>
<pin id="214" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten8/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="sext_ln89_read_read_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="62" slack="0"/>
<pin id="218" dir="0" index="1" bw="62" slack="0"/>
<pin id="219" dir="1" index="2" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln89_read/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_addr_gep_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="24" slack="0"/>
<pin id="224" dir="0" index="1" bw="1" slack="0"/>
<pin id="225" dir="0" index="2" bw="11" slack="0"/>
<pin id="226" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_addr/1 "/>
</bind>
</comp>

<comp id="229" class="1004" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_addr_gep_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="24" slack="0"/>
<pin id="231" dir="0" index="1" bw="1" slack="0"/>
<pin id="232" dir="0" index="2" bw="11" slack="0"/>
<pin id="233" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_addr/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_addr_gep_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="24" slack="0"/>
<pin id="238" dir="0" index="1" bw="1" slack="0"/>
<pin id="239" dir="0" index="2" bw="11" slack="0"/>
<pin id="240" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_addr/1 "/>
</bind>
</comp>

<comp id="243" class="1004" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_addr_gep_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="24" slack="0"/>
<pin id="245" dir="0" index="1" bw="1" slack="0"/>
<pin id="246" dir="0" index="2" bw="11" slack="0"/>
<pin id="247" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_addr/1 "/>
</bind>
</comp>

<comp id="250" class="1004" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_addr_gep_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="24" slack="0"/>
<pin id="252" dir="0" index="1" bw="1" slack="0"/>
<pin id="253" dir="0" index="2" bw="11" slack="0"/>
<pin id="254" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_addr/1 "/>
</bind>
</comp>

<comp id="257" class="1004" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_addr_gep_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="24" slack="0"/>
<pin id="259" dir="0" index="1" bw="1" slack="0"/>
<pin id="260" dir="0" index="2" bw="11" slack="0"/>
<pin id="261" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_addr/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_addr_gep_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="24" slack="0"/>
<pin id="266" dir="0" index="1" bw="1" slack="0"/>
<pin id="267" dir="0" index="2" bw="11" slack="0"/>
<pin id="268" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_addr/1 "/>
</bind>
</comp>

<comp id="271" class="1004" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_addr_gep_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="24" slack="0"/>
<pin id="273" dir="0" index="1" bw="1" slack="0"/>
<pin id="274" dir="0" index="2" bw="11" slack="0"/>
<pin id="275" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_addr/1 "/>
</bind>
</comp>

<comp id="278" class="1004" name="grp_access_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="11" slack="0"/>
<pin id="280" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="281" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="282" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_load/1 "/>
</bind>
</comp>

<comp id="284" class="1004" name="grp_access_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="11" slack="0"/>
<pin id="286" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="287" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="288" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_load/1 "/>
</bind>
</comp>

<comp id="290" class="1004" name="grp_access_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="11" slack="0"/>
<pin id="292" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="293" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="294" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_load/1 "/>
</bind>
</comp>

<comp id="296" class="1004" name="grp_access_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="11" slack="0"/>
<pin id="298" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="299" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="300" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_load/1 "/>
</bind>
</comp>

<comp id="302" class="1004" name="grp_access_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="11" slack="0"/>
<pin id="304" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="305" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="306" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_load/1 "/>
</bind>
</comp>

<comp id="308" class="1004" name="grp_access_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="11" slack="0"/>
<pin id="310" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="311" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="312" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_load/1 "/>
</bind>
</comp>

<comp id="314" class="1004" name="grp_access_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="11" slack="0"/>
<pin id="316" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="317" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="318" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_load/1 "/>
</bind>
</comp>

<comp id="320" class="1004" name="grp_access_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="11" slack="0"/>
<pin id="322" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="323" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="324" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_load/1 "/>
</bind>
</comp>

<comp id="326" class="1004" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_addr_gep_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="17" slack="0"/>
<pin id="328" dir="0" index="1" bw="1" slack="0"/>
<pin id="329" dir="0" index="2" bw="4" slack="0"/>
<pin id="330" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_addr/1 "/>
</bind>
</comp>

<comp id="333" class="1004" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_addr_gep_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="17" slack="0"/>
<pin id="335" dir="0" index="1" bw="1" slack="0"/>
<pin id="336" dir="0" index="2" bw="4" slack="0"/>
<pin id="337" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_addr/1 "/>
</bind>
</comp>

<comp id="340" class="1004" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_addr_gep_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="17" slack="0"/>
<pin id="342" dir="0" index="1" bw="1" slack="0"/>
<pin id="343" dir="0" index="2" bw="4" slack="0"/>
<pin id="344" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_addr/1 "/>
</bind>
</comp>

<comp id="347" class="1004" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_addr_gep_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="17" slack="0"/>
<pin id="349" dir="0" index="1" bw="1" slack="0"/>
<pin id="350" dir="0" index="2" bw="4" slack="0"/>
<pin id="351" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_addr/1 "/>
</bind>
</comp>

<comp id="354" class="1004" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_addr_gep_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="17" slack="0"/>
<pin id="356" dir="0" index="1" bw="1" slack="0"/>
<pin id="357" dir="0" index="2" bw="4" slack="0"/>
<pin id="358" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_addr/1 "/>
</bind>
</comp>

<comp id="361" class="1004" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_addr_gep_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="17" slack="0"/>
<pin id="363" dir="0" index="1" bw="1" slack="0"/>
<pin id="364" dir="0" index="2" bw="4" slack="0"/>
<pin id="365" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_addr/1 "/>
</bind>
</comp>

<comp id="368" class="1004" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_addr_gep_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="17" slack="0"/>
<pin id="370" dir="0" index="1" bw="1" slack="0"/>
<pin id="371" dir="0" index="2" bw="4" slack="0"/>
<pin id="372" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_addr/1 "/>
</bind>
</comp>

<comp id="375" class="1004" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_addr_gep_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="17" slack="0"/>
<pin id="377" dir="0" index="1" bw="1" slack="0"/>
<pin id="378" dir="0" index="2" bw="4" slack="0"/>
<pin id="379" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_addr/1 "/>
</bind>
</comp>

<comp id="382" class="1004" name="grp_access_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="3" slack="0"/>
<pin id="384" dir="0" index="1" bw="17" slack="2147483647"/>
<pin id="385" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="386" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_load/1 "/>
</bind>
</comp>

<comp id="388" class="1004" name="grp_access_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="3" slack="0"/>
<pin id="390" dir="0" index="1" bw="17" slack="2147483647"/>
<pin id="391" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="392" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_load/1 "/>
</bind>
</comp>

<comp id="394" class="1004" name="grp_access_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="3" slack="0"/>
<pin id="396" dir="0" index="1" bw="17" slack="2147483647"/>
<pin id="397" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="398" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_load/1 "/>
</bind>
</comp>

<comp id="400" class="1004" name="grp_access_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="3" slack="0"/>
<pin id="402" dir="0" index="1" bw="17" slack="2147483647"/>
<pin id="403" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="404" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_load/1 "/>
</bind>
</comp>

<comp id="406" class="1004" name="grp_access_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="3" slack="0"/>
<pin id="408" dir="0" index="1" bw="17" slack="2147483647"/>
<pin id="409" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="410" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_load/1 "/>
</bind>
</comp>

<comp id="412" class="1004" name="grp_access_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="3" slack="0"/>
<pin id="414" dir="0" index="1" bw="17" slack="2147483647"/>
<pin id="415" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="416" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_load/1 "/>
</bind>
</comp>

<comp id="418" class="1004" name="grp_access_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="3" slack="0"/>
<pin id="420" dir="0" index="1" bw="17" slack="2147483647"/>
<pin id="421" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="422" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_load/1 "/>
</bind>
</comp>

<comp id="424" class="1004" name="grp_access_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="3" slack="0"/>
<pin id="426" dir="0" index="1" bw="17" slack="2147483647"/>
<pin id="427" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="428" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_load/1 "/>
</bind>
</comp>

<comp id="430" class="1004" name="write_ln116_write_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="0" slack="0"/>
<pin id="432" dir="0" index="1" bw="32" slack="0"/>
<pin id="433" dir="0" index="2" bw="24" slack="0"/>
<pin id="434" dir="0" index="3" bw="1" slack="0"/>
<pin id="435" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln116/7 "/>
</bind>
</comp>

<comp id="438" class="1004" name="sext_ln89_cast_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="62" slack="0"/>
<pin id="440" dir="1" index="1" bw="64" slack="6"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln89_cast/1 "/>
</bind>
</comp>

<comp id="442" class="1004" name="store_ln0_store_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="1" slack="0"/>
<pin id="444" dir="0" index="1" bw="15" slack="0"/>
<pin id="445" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="447" class="1004" name="store_ln89_store_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="1" slack="0"/>
<pin id="449" dir="0" index="1" bw="9" slack="0"/>
<pin id="450" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln89/1 "/>
</bind>
</comp>

<comp id="452" class="1004" name="store_ln94_store_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="1" slack="0"/>
<pin id="454" dir="0" index="1" bw="7" slack="0"/>
<pin id="455" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln94/1 "/>
</bind>
</comp>

<comp id="457" class="1004" name="store_ln0_store_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="1" slack="0"/>
<pin id="459" dir="0" index="1" bw="24" slack="0"/>
<pin id="460" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="462" class="1004" name="store_ln0_store_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="1" slack="0"/>
<pin id="464" dir="0" index="1" bw="17" slack="0"/>
<pin id="465" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="467" class="1004" name="store_ln0_store_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="1" slack="0"/>
<pin id="469" dir="0" index="1" bw="24" slack="0"/>
<pin id="470" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="472" class="1004" name="indvar_flatten8_load_load_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="15" slack="0"/>
<pin id="474" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten8_load/1 "/>
</bind>
</comp>

<comp id="475" class="1004" name="icmp_ln89_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="15" slack="0"/>
<pin id="477" dir="0" index="1" bw="15" slack="0"/>
<pin id="478" dir="1" index="2" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln89/1 "/>
</bind>
</comp>

<comp id="481" class="1004" name="add_ln89_1_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="15" slack="0"/>
<pin id="483" dir="0" index="1" bw="1" slack="0"/>
<pin id="484" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln89_1/1 "/>
</bind>
</comp>

<comp id="487" class="1004" name="j_load_load_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="7" slack="0"/>
<pin id="489" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/1 "/>
</bind>
</comp>

<comp id="490" class="1004" name="i_load_load_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="9" slack="0"/>
<pin id="492" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/1 "/>
</bind>
</comp>

<comp id="493" class="1004" name="add_ln89_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="9" slack="0"/>
<pin id="495" dir="0" index="1" bw="1" slack="0"/>
<pin id="496" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln89/1 "/>
</bind>
</comp>

<comp id="499" class="1004" name="icmp_ln94_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="7" slack="0"/>
<pin id="501" dir="0" index="1" bw="7" slack="0"/>
<pin id="502" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln94/1 "/>
</bind>
</comp>

<comp id="505" class="1004" name="select_ln89_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="1" slack="0"/>
<pin id="507" dir="0" index="1" bw="7" slack="0"/>
<pin id="508" dir="0" index="2" bw="7" slack="0"/>
<pin id="509" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln89/1 "/>
</bind>
</comp>

<comp id="513" class="1004" name="select_ln89_4_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="1" slack="0"/>
<pin id="515" dir="0" index="1" bw="9" slack="0"/>
<pin id="516" dir="0" index="2" bw="9" slack="0"/>
<pin id="517" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln89_4/1 "/>
</bind>
</comp>

<comp id="521" class="1004" name="trunc_ln102_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="9" slack="0"/>
<pin id="523" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln102/1 "/>
</bind>
</comp>

<comp id="525" class="1004" name="tmp_s_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="11" slack="0"/>
<pin id="527" dir="0" index="1" bw="8" slack="0"/>
<pin id="528" dir="0" index="2" bw="1" slack="0"/>
<pin id="529" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="533" class="1004" name="trunc_ln94_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="7" slack="0"/>
<pin id="535" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln94/1 "/>
</bind>
</comp>

<comp id="537" class="1004" name="lshr_ln2_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="4" slack="0"/>
<pin id="539" dir="0" index="1" bw="7" slack="0"/>
<pin id="540" dir="0" index="2" bw="3" slack="0"/>
<pin id="541" dir="0" index="3" bw="4" slack="0"/>
<pin id="542" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln2/1 "/>
</bind>
</comp>

<comp id="547" class="1004" name="zext_ln94_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="4" slack="0"/>
<pin id="549" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln94/1 "/>
</bind>
</comp>

<comp id="559" class="1004" name="zext_ln102_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="4" slack="0"/>
<pin id="561" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln102/1 "/>
</bind>
</comp>

<comp id="563" class="1004" name="add_ln102_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="11" slack="0"/>
<pin id="565" dir="0" index="1" bw="4" slack="0"/>
<pin id="566" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln102/1 "/>
</bind>
</comp>

<comp id="569" class="1004" name="zext_ln102_1_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="11" slack="0"/>
<pin id="571" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln102_1/1 "/>
</bind>
</comp>

<comp id="581" class="1004" name="tmp_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="1" slack="0"/>
<pin id="583" dir="0" index="1" bw="7" slack="0"/>
<pin id="584" dir="0" index="2" bw="4" slack="0"/>
<pin id="585" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="589" class="1004" name="icmp_ln107_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="7" slack="0"/>
<pin id="591" dir="0" index="1" bw="7" slack="0"/>
<pin id="592" dir="1" index="2" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln107/1 "/>
</bind>
</comp>

<comp id="595" class="1004" name="icmp_ln107_1_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="7" slack="0"/>
<pin id="597" dir="0" index="1" bw="7" slack="0"/>
<pin id="598" dir="1" index="2" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln107_1/1 "/>
</bind>
</comp>

<comp id="601" class="1004" name="tmp_8_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="6" slack="0"/>
<pin id="603" dir="0" index="1" bw="7" slack="0"/>
<pin id="604" dir="0" index="2" bw="1" slack="0"/>
<pin id="605" dir="0" index="3" bw="4" slack="0"/>
<pin id="606" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_8/1 "/>
</bind>
</comp>

<comp id="611" class="1004" name="icmp_ln115_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="6" slack="0"/>
<pin id="613" dir="0" index="1" bw="6" slack="0"/>
<pin id="614" dir="1" index="2" bw="1" slack="6"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln115/1 "/>
</bind>
</comp>

<comp id="617" class="1004" name="add_ln94_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="7" slack="0"/>
<pin id="619" dir="0" index="1" bw="1" slack="0"/>
<pin id="620" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln94/1 "/>
</bind>
</comp>

<comp id="623" class="1004" name="store_ln89_store_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="15" slack="0"/>
<pin id="625" dir="0" index="1" bw="15" slack="0"/>
<pin id="626" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln89/1 "/>
</bind>
</comp>

<comp id="628" class="1004" name="store_ln89_store_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="9" slack="0"/>
<pin id="630" dir="0" index="1" bw="9" slack="0"/>
<pin id="631" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln89/1 "/>
</bind>
</comp>

<comp id="633" class="1004" name="store_ln94_store_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="7" slack="0"/>
<pin id="635" dir="0" index="1" bw="7" slack="0"/>
<pin id="636" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln94/1 "/>
</bind>
</comp>

<comp id="638" class="1004" name="p_load12_load_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="24" slack="1"/>
<pin id="640" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load12/2 "/>
</bind>
</comp>

<comp id="641" class="1004" name="p_load_load_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="17" slack="1"/>
<pin id="643" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load/2 "/>
</bind>
</comp>

<comp id="644" class="1004" name="select_ln89_2_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="1" slack="1"/>
<pin id="646" dir="0" index="1" bw="17" slack="0"/>
<pin id="647" dir="0" index="2" bw="17" slack="0"/>
<pin id="648" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln89_2/2 "/>
</bind>
</comp>

<comp id="651" class="1004" name="select_ln89_3_fu_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="1" slack="1"/>
<pin id="653" dir="0" index="1" bw="24" slack="0"/>
<pin id="654" dir="0" index="2" bw="24" slack="0"/>
<pin id="655" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln89_3/2 "/>
</bind>
</comp>

<comp id="658" class="1004" name="t_cur_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="24" slack="0"/>
<pin id="660" dir="0" index="1" bw="3" slack="0"/>
<pin id="661" dir="0" index="2" bw="24" slack="0"/>
<pin id="662" dir="0" index="3" bw="3" slack="0"/>
<pin id="663" dir="0" index="4" bw="24" slack="0"/>
<pin id="664" dir="0" index="5" bw="3" slack="0"/>
<pin id="665" dir="0" index="6" bw="24" slack="0"/>
<pin id="666" dir="0" index="7" bw="3" slack="0"/>
<pin id="667" dir="0" index="8" bw="24" slack="0"/>
<pin id="668" dir="0" index="9" bw="3" slack="0"/>
<pin id="669" dir="0" index="10" bw="24" slack="0"/>
<pin id="670" dir="0" index="11" bw="3" slack="0"/>
<pin id="671" dir="0" index="12" bw="24" slack="0"/>
<pin id="672" dir="0" index="13" bw="3" slack="0"/>
<pin id="673" dir="0" index="14" bw="24" slack="0"/>
<pin id="674" dir="0" index="15" bw="3" slack="0"/>
<pin id="675" dir="0" index="16" bw="24" slack="0"/>
<pin id="676" dir="0" index="17" bw="24" slack="0"/>
<pin id="677" dir="0" index="18" bw="3" slack="1"/>
<pin id="678" dir="1" index="19" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="t_cur/2 "/>
</bind>
</comp>

<comp id="697" class="1004" name="s_cur_fu_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="17" slack="0"/>
<pin id="699" dir="0" index="1" bw="3" slack="0"/>
<pin id="700" dir="0" index="2" bw="17" slack="0"/>
<pin id="701" dir="0" index="3" bw="3" slack="0"/>
<pin id="702" dir="0" index="4" bw="17" slack="0"/>
<pin id="703" dir="0" index="5" bw="3" slack="0"/>
<pin id="704" dir="0" index="6" bw="17" slack="0"/>
<pin id="705" dir="0" index="7" bw="3" slack="0"/>
<pin id="706" dir="0" index="8" bw="17" slack="0"/>
<pin id="707" dir="0" index="9" bw="3" slack="0"/>
<pin id="708" dir="0" index="10" bw="17" slack="0"/>
<pin id="709" dir="0" index="11" bw="3" slack="0"/>
<pin id="710" dir="0" index="12" bw="17" slack="0"/>
<pin id="711" dir="0" index="13" bw="3" slack="0"/>
<pin id="712" dir="0" index="14" bw="17" slack="0"/>
<pin id="713" dir="0" index="15" bw="3" slack="0"/>
<pin id="714" dir="0" index="16" bw="17" slack="0"/>
<pin id="715" dir="0" index="17" bw="17" slack="0"/>
<pin id="716" dir="0" index="18" bw="3" slack="1"/>
<pin id="717" dir="1" index="19" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="s_cur/2 "/>
</bind>
</comp>

<comp id="736" class="1004" name="t_cur_1_fu_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="1" slack="1"/>
<pin id="738" dir="0" index="1" bw="24" slack="0"/>
<pin id="739" dir="0" index="2" bw="24" slack="0"/>
<pin id="740" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="t_cur_1/2 "/>
</bind>
</comp>

<comp id="743" class="1004" name="s_cur_1_fu_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="1" slack="1"/>
<pin id="745" dir="0" index="1" bw="17" slack="0"/>
<pin id="746" dir="0" index="2" bw="17" slack="0"/>
<pin id="747" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="s_cur_1/2 "/>
</bind>
</comp>

<comp id="750" class="1004" name="sext_ln110_fu_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="24" slack="0"/>
<pin id="752" dir="1" index="1" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln110/2 "/>
</bind>
</comp>

<comp id="754" class="1004" name="sext_ln110_1_fu_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="17" slack="0"/>
<pin id="756" dir="1" index="1" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln110_1/2 "/>
</bind>
</comp>

<comp id="758" class="1004" name="grp_fu_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="24" slack="0"/>
<pin id="760" dir="0" index="1" bw="17" slack="0"/>
<pin id="761" dir="1" index="2" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln110/2 "/>
</bind>
</comp>

<comp id="764" class="1004" name="store_ln101_store_fu_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="17" slack="0"/>
<pin id="766" dir="0" index="1" bw="17" slack="1"/>
<pin id="767" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln101/2 "/>
</bind>
</comp>

<comp id="769" class="1004" name="store_ln101_store_fu_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="24" slack="0"/>
<pin id="771" dir="0" index="1" bw="24" slack="1"/>
<pin id="772" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln101/2 "/>
</bind>
</comp>

<comp id="774" class="1004" name="p_0_0_0679_load_load_fu_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="24" slack="5"/>
<pin id="776" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_0_0_0679_load/6 "/>
</bind>
</comp>

<comp id="777" class="1004" name="select_ln89_1_fu_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="1" slack="5"/>
<pin id="779" dir="0" index="1" bw="24" slack="0"/>
<pin id="780" dir="0" index="2" bw="24" slack="0"/>
<pin id="781" dir="1" index="3" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln89_1/6 "/>
</bind>
</comp>

<comp id="784" class="1004" name="and_ln107_fu_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="1" slack="5"/>
<pin id="786" dir="0" index="1" bw="1" slack="5"/>
<pin id="787" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln107/6 "/>
</bind>
</comp>

<comp id="788" class="1004" name="sext_ln109_fu_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="41" slack="0"/>
<pin id="790" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln109/6 "/>
</bind>
</comp>

<comp id="792" class="1004" name="tmp_1_fu_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="1" slack="0"/>
<pin id="794" dir="0" index="1" bw="41" slack="0"/>
<pin id="795" dir="0" index="2" bw="7" slack="0"/>
<pin id="796" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_1/6 "/>
</bind>
</comp>

<comp id="800" class="1004" name="trunc_ln5_fu_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="24" slack="0"/>
<pin id="802" dir="0" index="1" bw="41" slack="0"/>
<pin id="803" dir="0" index="2" bw="5" slack="0"/>
<pin id="804" dir="0" index="3" bw="7" slack="0"/>
<pin id="805" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln5/6 "/>
</bind>
</comp>

<comp id="810" class="1004" name="tmp_2_fu_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="1" slack="0"/>
<pin id="812" dir="0" index="1" bw="41" slack="0"/>
<pin id="813" dir="0" index="2" bw="5" slack="0"/>
<pin id="814" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_2/6 "/>
</bind>
</comp>

<comp id="818" class="1004" name="tmp_3_fu_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="1" slack="0"/>
<pin id="820" dir="0" index="1" bw="41" slack="0"/>
<pin id="821" dir="0" index="2" bw="7" slack="0"/>
<pin id="822" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_3/6 "/>
</bind>
</comp>

<comp id="826" class="1004" name="zext_ln110_fu_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="1" slack="0"/>
<pin id="828" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln110/6 "/>
</bind>
</comp>

<comp id="830" class="1004" name="add_ln110_fu_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="24" slack="0"/>
<pin id="832" dir="0" index="1" bw="1" slack="0"/>
<pin id="833" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln110/6 "/>
</bind>
</comp>

<comp id="836" class="1004" name="tmp_4_fu_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="1" slack="0"/>
<pin id="838" dir="0" index="1" bw="24" slack="0"/>
<pin id="839" dir="0" index="2" bw="6" slack="0"/>
<pin id="840" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_4/6 "/>
</bind>
</comp>

<comp id="844" class="1004" name="xor_ln110_fu_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="1" slack="0"/>
<pin id="846" dir="0" index="1" bw="1" slack="0"/>
<pin id="847" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln110/6 "/>
</bind>
</comp>

<comp id="850" class="1004" name="and_ln110_fu_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="1" slack="0"/>
<pin id="852" dir="0" index="1" bw="1" slack="0"/>
<pin id="853" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln110/6 "/>
</bind>
</comp>

<comp id="856" class="1004" name="tmp_5_fu_856">
<pin_list>
<pin id="857" dir="0" index="0" bw="1" slack="0"/>
<pin id="858" dir="0" index="1" bw="41" slack="0"/>
<pin id="859" dir="0" index="2" bw="7" slack="0"/>
<pin id="860" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_5/6 "/>
</bind>
</comp>

<comp id="864" class="1004" name="tmp_6_fu_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="2" slack="0"/>
<pin id="866" dir="0" index="1" bw="41" slack="0"/>
<pin id="867" dir="0" index="2" bw="7" slack="0"/>
<pin id="868" dir="0" index="3" bw="7" slack="0"/>
<pin id="869" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_6/6 "/>
</bind>
</comp>

<comp id="874" class="1004" name="icmp_ln110_fu_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="2" slack="0"/>
<pin id="876" dir="0" index="1" bw="2" slack="0"/>
<pin id="877" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln110/6 "/>
</bind>
</comp>

<comp id="880" class="1004" name="tmp_7_fu_880">
<pin_list>
<pin id="881" dir="0" index="0" bw="3" slack="0"/>
<pin id="882" dir="0" index="1" bw="41" slack="0"/>
<pin id="883" dir="0" index="2" bw="7" slack="0"/>
<pin id="884" dir="0" index="3" bw="7" slack="0"/>
<pin id="885" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_7/6 "/>
</bind>
</comp>

<comp id="890" class="1004" name="icmp_ln110_1_fu_890">
<pin_list>
<pin id="891" dir="0" index="0" bw="3" slack="0"/>
<pin id="892" dir="0" index="1" bw="3" slack="0"/>
<pin id="893" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln110_1/6 "/>
</bind>
</comp>

<comp id="896" class="1004" name="icmp_ln110_2_fu_896">
<pin_list>
<pin id="897" dir="0" index="0" bw="3" slack="0"/>
<pin id="898" dir="0" index="1" bw="3" slack="0"/>
<pin id="899" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln110_2/6 "/>
</bind>
</comp>

<comp id="902" class="1004" name="select_ln110_fu_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="1" slack="0"/>
<pin id="904" dir="0" index="1" bw="1" slack="0"/>
<pin id="905" dir="0" index="2" bw="1" slack="0"/>
<pin id="906" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln110/6 "/>
</bind>
</comp>

<comp id="910" class="1004" name="xor_ln110_1_fu_910">
<pin_list>
<pin id="911" dir="0" index="0" bw="1" slack="0"/>
<pin id="912" dir="0" index="1" bw="1" slack="0"/>
<pin id="913" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln110_1/6 "/>
</bind>
</comp>

<comp id="916" class="1004" name="and_ln110_1_fu_916">
<pin_list>
<pin id="917" dir="0" index="0" bw="1" slack="0"/>
<pin id="918" dir="0" index="1" bw="1" slack="0"/>
<pin id="919" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln110_1/6 "/>
</bind>
</comp>

<comp id="922" class="1004" name="select_ln110_1_fu_922">
<pin_list>
<pin id="923" dir="0" index="0" bw="1" slack="0"/>
<pin id="924" dir="0" index="1" bw="1" slack="0"/>
<pin id="925" dir="0" index="2" bw="1" slack="0"/>
<pin id="926" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln110_1/6 "/>
</bind>
</comp>

<comp id="930" class="1004" name="and_ln110_2_fu_930">
<pin_list>
<pin id="931" dir="0" index="0" bw="1" slack="0"/>
<pin id="932" dir="0" index="1" bw="1" slack="0"/>
<pin id="933" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln110_2/6 "/>
</bind>
</comp>

<comp id="936" class="1004" name="xor_ln110_2_fu_936">
<pin_list>
<pin id="937" dir="0" index="0" bw="1" slack="0"/>
<pin id="938" dir="0" index="1" bw="1" slack="0"/>
<pin id="939" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln110_2/6 "/>
</bind>
</comp>

<comp id="942" class="1004" name="or_ln110_fu_942">
<pin_list>
<pin id="943" dir="0" index="0" bw="1" slack="0"/>
<pin id="944" dir="0" index="1" bw="1" slack="0"/>
<pin id="945" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln110/6 "/>
</bind>
</comp>

<comp id="948" class="1004" name="xor_ln110_3_fu_948">
<pin_list>
<pin id="949" dir="0" index="0" bw="1" slack="0"/>
<pin id="950" dir="0" index="1" bw="1" slack="0"/>
<pin id="951" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln110_3/6 "/>
</bind>
</comp>

<comp id="954" class="1004" name="and_ln110_3_fu_954">
<pin_list>
<pin id="955" dir="0" index="0" bw="1" slack="0"/>
<pin id="956" dir="0" index="1" bw="1" slack="0"/>
<pin id="957" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln110_3/6 "/>
</bind>
</comp>

<comp id="960" class="1004" name="and_ln110_4_fu_960">
<pin_list>
<pin id="961" dir="0" index="0" bw="1" slack="0"/>
<pin id="962" dir="0" index="1" bw="1" slack="0"/>
<pin id="963" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln110_4/6 "/>
</bind>
</comp>

<comp id="966" class="1004" name="or_ln110_2_fu_966">
<pin_list>
<pin id="967" dir="0" index="0" bw="1" slack="0"/>
<pin id="968" dir="0" index="1" bw="1" slack="0"/>
<pin id="969" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln110_2/6 "/>
</bind>
</comp>

<comp id="972" class="1004" name="xor_ln110_4_fu_972">
<pin_list>
<pin id="973" dir="0" index="0" bw="1" slack="0"/>
<pin id="974" dir="0" index="1" bw="1" slack="0"/>
<pin id="975" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln110_4/6 "/>
</bind>
</comp>

<comp id="978" class="1004" name="and_ln110_5_fu_978">
<pin_list>
<pin id="979" dir="0" index="0" bw="1" slack="0"/>
<pin id="980" dir="0" index="1" bw="1" slack="0"/>
<pin id="981" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln110_5/6 "/>
</bind>
</comp>

<comp id="984" class="1004" name="select_ln110_2_fu_984">
<pin_list>
<pin id="985" dir="0" index="0" bw="1" slack="0"/>
<pin id="986" dir="0" index="1" bw="24" slack="0"/>
<pin id="987" dir="0" index="2" bw="24" slack="0"/>
<pin id="988" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln110_2/6 "/>
</bind>
</comp>

<comp id="992" class="1004" name="or_ln110_1_fu_992">
<pin_list>
<pin id="993" dir="0" index="0" bw="1" slack="0"/>
<pin id="994" dir="0" index="1" bw="1" slack="0"/>
<pin id="995" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln110_1/6 "/>
</bind>
</comp>

<comp id="998" class="1004" name="p_cur_fu_998">
<pin_list>
<pin id="999" dir="0" index="0" bw="1" slack="0"/>
<pin id="1000" dir="0" index="1" bw="24" slack="0"/>
<pin id="1001" dir="0" index="2" bw="24" slack="0"/>
<pin id="1002" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_cur/6 "/>
</bind>
</comp>

<comp id="1006" class="1004" name="p_cur_1_fu_1006">
<pin_list>
<pin id="1007" dir="0" index="0" bw="1" slack="0"/>
<pin id="1008" dir="0" index="1" bw="24" slack="0"/>
<pin id="1009" dir="0" index="2" bw="24" slack="0"/>
<pin id="1010" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_cur_1/6 "/>
</bind>
</comp>

<comp id="1014" class="1004" name="store_ln107_store_fu_1014">
<pin_list>
<pin id="1015" dir="0" index="0" bw="24" slack="0"/>
<pin id="1016" dir="0" index="1" bw="24" slack="5"/>
<pin id="1017" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln107/6 "/>
</bind>
</comp>

<comp id="1019" class="1004" name="C_addr_fu_1019">
<pin_list>
<pin id="1020" dir="0" index="0" bw="64" slack="0"/>
<pin id="1021" dir="0" index="1" bw="64" slack="6"/>
<pin id="1022" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_addr/7 "/>
</bind>
</comp>

<comp id="1025" class="1004" name="zext_ln116_fu_1025">
<pin_list>
<pin id="1026" dir="0" index="0" bw="24" slack="1"/>
<pin id="1027" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln116/7 "/>
</bind>
</comp>

<comp id="1029" class="1005" name="empty_reg_1029">
<pin_list>
<pin id="1030" dir="0" index="0" bw="24" slack="0"/>
<pin id="1031" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="1036" class="1005" name="empty_29_reg_1036">
<pin_list>
<pin id="1037" dir="0" index="0" bw="17" slack="0"/>
<pin id="1038" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opset="empty_29 "/>
</bind>
</comp>

<comp id="1043" class="1005" name="p_0_0_0679_reg_1043">
<pin_list>
<pin id="1044" dir="0" index="0" bw="24" slack="0"/>
<pin id="1045" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opset="p_0_0_0679 "/>
</bind>
</comp>

<comp id="1050" class="1005" name="j_reg_1050">
<pin_list>
<pin id="1051" dir="0" index="0" bw="7" slack="0"/>
<pin id="1052" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="1057" class="1005" name="i_reg_1057">
<pin_list>
<pin id="1058" dir="0" index="0" bw="9" slack="0"/>
<pin id="1059" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="1064" class="1005" name="indvar_flatten8_reg_1064">
<pin_list>
<pin id="1065" dir="0" index="0" bw="15" slack="0"/>
<pin id="1066" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten8 "/>
</bind>
</comp>

<comp id="1071" class="1005" name="sext_ln89_cast_reg_1071">
<pin_list>
<pin id="1072" dir="0" index="0" bw="64" slack="6"/>
<pin id="1073" dir="1" index="1" bw="64" slack="6"/>
</pin_list>
<bind>
<opset="sext_ln89_cast "/>
</bind>
</comp>

<comp id="1076" class="1005" name="icmp_ln89_reg_1076">
<pin_list>
<pin id="1077" dir="0" index="0" bw="1" slack="5"/>
<pin id="1078" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln89 "/>
</bind>
</comp>

<comp id="1080" class="1005" name="icmp_ln94_reg_1080">
<pin_list>
<pin id="1081" dir="0" index="0" bw="1" slack="1"/>
<pin id="1082" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln94 "/>
</bind>
</comp>

<comp id="1087" class="1005" name="trunc_ln94_reg_1087">
<pin_list>
<pin id="1088" dir="0" index="0" bw="3" slack="1"/>
<pin id="1089" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln94 "/>
</bind>
</comp>

<comp id="1093" class="1005" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_addr_reg_1093">
<pin_list>
<pin id="1094" dir="0" index="0" bw="11" slack="1"/>
<pin id="1095" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_addr "/>
</bind>
</comp>

<comp id="1098" class="1005" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_addr_reg_1098">
<pin_list>
<pin id="1099" dir="0" index="0" bw="11" slack="1"/>
<pin id="1100" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_addr "/>
</bind>
</comp>

<comp id="1103" class="1005" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_addr_reg_1103">
<pin_list>
<pin id="1104" dir="0" index="0" bw="11" slack="1"/>
<pin id="1105" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_addr "/>
</bind>
</comp>

<comp id="1108" class="1005" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_addr_reg_1108">
<pin_list>
<pin id="1109" dir="0" index="0" bw="11" slack="1"/>
<pin id="1110" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_addr "/>
</bind>
</comp>

<comp id="1113" class="1005" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_addr_reg_1113">
<pin_list>
<pin id="1114" dir="0" index="0" bw="11" slack="1"/>
<pin id="1115" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_addr "/>
</bind>
</comp>

<comp id="1118" class="1005" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_addr_reg_1118">
<pin_list>
<pin id="1119" dir="0" index="0" bw="11" slack="1"/>
<pin id="1120" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_addr "/>
</bind>
</comp>

<comp id="1123" class="1005" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_addr_reg_1123">
<pin_list>
<pin id="1124" dir="0" index="0" bw="11" slack="1"/>
<pin id="1125" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_addr "/>
</bind>
</comp>

<comp id="1128" class="1005" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_addr_reg_1128">
<pin_list>
<pin id="1129" dir="0" index="0" bw="11" slack="1"/>
<pin id="1130" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_addr "/>
</bind>
</comp>

<comp id="1133" class="1005" name="tmp_reg_1133">
<pin_list>
<pin id="1134" dir="0" index="0" bw="1" slack="1"/>
<pin id="1135" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="1139" class="1005" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_addr_reg_1139">
<pin_list>
<pin id="1140" dir="0" index="0" bw="3" slack="1"/>
<pin id="1141" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_addr "/>
</bind>
</comp>

<comp id="1144" class="1005" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_addr_reg_1144">
<pin_list>
<pin id="1145" dir="0" index="0" bw="3" slack="1"/>
<pin id="1146" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_addr "/>
</bind>
</comp>

<comp id="1149" class="1005" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_addr_reg_1149">
<pin_list>
<pin id="1150" dir="0" index="0" bw="3" slack="1"/>
<pin id="1151" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_addr "/>
</bind>
</comp>

<comp id="1154" class="1005" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_addr_reg_1154">
<pin_list>
<pin id="1155" dir="0" index="0" bw="3" slack="1"/>
<pin id="1156" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_addr "/>
</bind>
</comp>

<comp id="1159" class="1005" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_addr_reg_1159">
<pin_list>
<pin id="1160" dir="0" index="0" bw="3" slack="1"/>
<pin id="1161" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_addr "/>
</bind>
</comp>

<comp id="1164" class="1005" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_addr_reg_1164">
<pin_list>
<pin id="1165" dir="0" index="0" bw="3" slack="1"/>
<pin id="1166" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_addr "/>
</bind>
</comp>

<comp id="1169" class="1005" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_addr_reg_1169">
<pin_list>
<pin id="1170" dir="0" index="0" bw="3" slack="1"/>
<pin id="1171" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_addr "/>
</bind>
</comp>

<comp id="1174" class="1005" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_addr_reg_1174">
<pin_list>
<pin id="1175" dir="0" index="0" bw="3" slack="1"/>
<pin id="1176" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_addr "/>
</bind>
</comp>

<comp id="1179" class="1005" name="icmp_ln107_reg_1179">
<pin_list>
<pin id="1180" dir="0" index="0" bw="1" slack="5"/>
<pin id="1181" dir="1" index="1" bw="1" slack="5"/>
</pin_list>
<bind>
<opset="icmp_ln107 "/>
</bind>
</comp>

<comp id="1184" class="1005" name="icmp_ln107_1_reg_1184">
<pin_list>
<pin id="1185" dir="0" index="0" bw="1" slack="5"/>
<pin id="1186" dir="1" index="1" bw="1" slack="5"/>
</pin_list>
<bind>
<opset="icmp_ln107_1 "/>
</bind>
</comp>

<comp id="1189" class="1005" name="icmp_ln115_reg_1189">
<pin_list>
<pin id="1190" dir="0" index="0" bw="1" slack="6"/>
<pin id="1191" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln115 "/>
</bind>
</comp>

<comp id="1193" class="1005" name="sext_ln110_reg_1193">
<pin_list>
<pin id="1194" dir="0" index="0" bw="41" slack="1"/>
<pin id="1195" dir="1" index="1" bw="41" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln110 "/>
</bind>
</comp>

<comp id="1198" class="1005" name="sext_ln110_1_reg_1198">
<pin_list>
<pin id="1199" dir="0" index="0" bw="41" slack="1"/>
<pin id="1200" dir="1" index="1" bw="41" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln110_1 "/>
</bind>
</comp>

<comp id="1203" class="1005" name="select_ln89_1_reg_1203">
<pin_list>
<pin id="1204" dir="0" index="0" bw="24" slack="1"/>
<pin id="1205" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="select_ln89_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="195"><net_src comp="36" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="199"><net_src comp="36" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="203"><net_src comp="36" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="207"><net_src comp="36" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="211"><net_src comp="36" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="215"><net_src comp="36" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="220"><net_src comp="38" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="2" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="227"><net_src comp="4" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="228"><net_src comp="96" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="234"><net_src comp="10" pin="0"/><net_sink comp="229" pin=0"/></net>

<net id="235"><net_src comp="96" pin="0"/><net_sink comp="229" pin=1"/></net>

<net id="241"><net_src comp="12" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="242"><net_src comp="96" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="248"><net_src comp="14" pin="0"/><net_sink comp="243" pin=0"/></net>

<net id="249"><net_src comp="96" pin="0"/><net_sink comp="243" pin=1"/></net>

<net id="255"><net_src comp="16" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="256"><net_src comp="96" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="262"><net_src comp="18" pin="0"/><net_sink comp="257" pin=0"/></net>

<net id="263"><net_src comp="96" pin="0"/><net_sink comp="257" pin=1"/></net>

<net id="269"><net_src comp="6" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="270"><net_src comp="96" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="276"><net_src comp="8" pin="0"/><net_sink comp="271" pin=0"/></net>

<net id="277"><net_src comp="96" pin="0"/><net_sink comp="271" pin=1"/></net>

<net id="283"><net_src comp="222" pin="3"/><net_sink comp="278" pin=0"/></net>

<net id="289"><net_src comp="264" pin="3"/><net_sink comp="284" pin=0"/></net>

<net id="295"><net_src comp="271" pin="3"/><net_sink comp="290" pin=0"/></net>

<net id="301"><net_src comp="229" pin="3"/><net_sink comp="296" pin=0"/></net>

<net id="307"><net_src comp="236" pin="3"/><net_sink comp="302" pin=0"/></net>

<net id="313"><net_src comp="243" pin="3"/><net_sink comp="308" pin=0"/></net>

<net id="319"><net_src comp="250" pin="3"/><net_sink comp="314" pin=0"/></net>

<net id="325"><net_src comp="257" pin="3"/><net_sink comp="320" pin=0"/></net>

<net id="331"><net_src comp="20" pin="0"/><net_sink comp="326" pin=0"/></net>

<net id="332"><net_src comp="96" pin="0"/><net_sink comp="326" pin=1"/></net>

<net id="338"><net_src comp="22" pin="0"/><net_sink comp="333" pin=0"/></net>

<net id="339"><net_src comp="96" pin="0"/><net_sink comp="333" pin=1"/></net>

<net id="345"><net_src comp="24" pin="0"/><net_sink comp="340" pin=0"/></net>

<net id="346"><net_src comp="96" pin="0"/><net_sink comp="340" pin=1"/></net>

<net id="352"><net_src comp="26" pin="0"/><net_sink comp="347" pin=0"/></net>

<net id="353"><net_src comp="96" pin="0"/><net_sink comp="347" pin=1"/></net>

<net id="359"><net_src comp="28" pin="0"/><net_sink comp="354" pin=0"/></net>

<net id="360"><net_src comp="96" pin="0"/><net_sink comp="354" pin=1"/></net>

<net id="366"><net_src comp="30" pin="0"/><net_sink comp="361" pin=0"/></net>

<net id="367"><net_src comp="96" pin="0"/><net_sink comp="361" pin=1"/></net>

<net id="373"><net_src comp="32" pin="0"/><net_sink comp="368" pin=0"/></net>

<net id="374"><net_src comp="96" pin="0"/><net_sink comp="368" pin=1"/></net>

<net id="380"><net_src comp="34" pin="0"/><net_sink comp="375" pin=0"/></net>

<net id="381"><net_src comp="96" pin="0"/><net_sink comp="375" pin=1"/></net>

<net id="387"><net_src comp="326" pin="3"/><net_sink comp="382" pin=0"/></net>

<net id="393"><net_src comp="333" pin="3"/><net_sink comp="388" pin=0"/></net>

<net id="399"><net_src comp="340" pin="3"/><net_sink comp="394" pin=0"/></net>

<net id="405"><net_src comp="347" pin="3"/><net_sink comp="400" pin=0"/></net>

<net id="411"><net_src comp="354" pin="3"/><net_sink comp="406" pin=0"/></net>

<net id="417"><net_src comp="361" pin="3"/><net_sink comp="412" pin=0"/></net>

<net id="423"><net_src comp="368" pin="3"/><net_sink comp="418" pin=0"/></net>

<net id="429"><net_src comp="375" pin="3"/><net_sink comp="424" pin=0"/></net>

<net id="436"><net_src comp="188" pin="0"/><net_sink comp="430" pin=0"/></net>

<net id="437"><net_src comp="190" pin="0"/><net_sink comp="430" pin=3"/></net>

<net id="441"><net_src comp="216" pin="2"/><net_sink comp="438" pin=0"/></net>

<net id="446"><net_src comp="66" pin="0"/><net_sink comp="442" pin=0"/></net>

<net id="451"><net_src comp="68" pin="0"/><net_sink comp="447" pin=0"/></net>

<net id="456"><net_src comp="70" pin="0"/><net_sink comp="452" pin=0"/></net>

<net id="461"><net_src comp="72" pin="0"/><net_sink comp="457" pin=0"/></net>

<net id="466"><net_src comp="74" pin="0"/><net_sink comp="462" pin=0"/></net>

<net id="471"><net_src comp="72" pin="0"/><net_sink comp="467" pin=0"/></net>

<net id="479"><net_src comp="472" pin="1"/><net_sink comp="475" pin=0"/></net>

<net id="480"><net_src comp="78" pin="0"/><net_sink comp="475" pin=1"/></net>

<net id="485"><net_src comp="472" pin="1"/><net_sink comp="481" pin=0"/></net>

<net id="486"><net_src comp="80" pin="0"/><net_sink comp="481" pin=1"/></net>

<net id="497"><net_src comp="490" pin="1"/><net_sink comp="493" pin=0"/></net>

<net id="498"><net_src comp="82" pin="0"/><net_sink comp="493" pin=1"/></net>

<net id="503"><net_src comp="487" pin="1"/><net_sink comp="499" pin=0"/></net>

<net id="504"><net_src comp="84" pin="0"/><net_sink comp="499" pin=1"/></net>

<net id="510"><net_src comp="499" pin="2"/><net_sink comp="505" pin=0"/></net>

<net id="511"><net_src comp="70" pin="0"/><net_sink comp="505" pin=1"/></net>

<net id="512"><net_src comp="487" pin="1"/><net_sink comp="505" pin=2"/></net>

<net id="518"><net_src comp="499" pin="2"/><net_sink comp="513" pin=0"/></net>

<net id="519"><net_src comp="493" pin="2"/><net_sink comp="513" pin=1"/></net>

<net id="520"><net_src comp="490" pin="1"/><net_sink comp="513" pin=2"/></net>

<net id="524"><net_src comp="513" pin="3"/><net_sink comp="521" pin=0"/></net>

<net id="530"><net_src comp="86" pin="0"/><net_sink comp="525" pin=0"/></net>

<net id="531"><net_src comp="521" pin="1"/><net_sink comp="525" pin=1"/></net>

<net id="532"><net_src comp="88" pin="0"/><net_sink comp="525" pin=2"/></net>

<net id="536"><net_src comp="505" pin="3"/><net_sink comp="533" pin=0"/></net>

<net id="543"><net_src comp="90" pin="0"/><net_sink comp="537" pin=0"/></net>

<net id="544"><net_src comp="505" pin="3"/><net_sink comp="537" pin=1"/></net>

<net id="545"><net_src comp="92" pin="0"/><net_sink comp="537" pin=2"/></net>

<net id="546"><net_src comp="94" pin="0"/><net_sink comp="537" pin=3"/></net>

<net id="550"><net_src comp="537" pin="4"/><net_sink comp="547" pin=0"/></net>

<net id="551"><net_src comp="547" pin="1"/><net_sink comp="326" pin=2"/></net>

<net id="552"><net_src comp="547" pin="1"/><net_sink comp="333" pin=2"/></net>

<net id="553"><net_src comp="547" pin="1"/><net_sink comp="340" pin=2"/></net>

<net id="554"><net_src comp="547" pin="1"/><net_sink comp="347" pin=2"/></net>

<net id="555"><net_src comp="547" pin="1"/><net_sink comp="354" pin=2"/></net>

<net id="556"><net_src comp="547" pin="1"/><net_sink comp="361" pin=2"/></net>

<net id="557"><net_src comp="547" pin="1"/><net_sink comp="368" pin=2"/></net>

<net id="558"><net_src comp="547" pin="1"/><net_sink comp="375" pin=2"/></net>

<net id="562"><net_src comp="537" pin="4"/><net_sink comp="559" pin=0"/></net>

<net id="567"><net_src comp="525" pin="3"/><net_sink comp="563" pin=0"/></net>

<net id="568"><net_src comp="559" pin="1"/><net_sink comp="563" pin=1"/></net>

<net id="572"><net_src comp="563" pin="2"/><net_sink comp="569" pin=0"/></net>

<net id="573"><net_src comp="569" pin="1"/><net_sink comp="222" pin=2"/></net>

<net id="574"><net_src comp="569" pin="1"/><net_sink comp="229" pin=2"/></net>

<net id="575"><net_src comp="569" pin="1"/><net_sink comp="236" pin=2"/></net>

<net id="576"><net_src comp="569" pin="1"/><net_sink comp="243" pin=2"/></net>

<net id="577"><net_src comp="569" pin="1"/><net_sink comp="250" pin=2"/></net>

<net id="578"><net_src comp="569" pin="1"/><net_sink comp="257" pin=2"/></net>

<net id="579"><net_src comp="569" pin="1"/><net_sink comp="264" pin=2"/></net>

<net id="580"><net_src comp="569" pin="1"/><net_sink comp="271" pin=2"/></net>

<net id="586"><net_src comp="98" pin="0"/><net_sink comp="581" pin=0"/></net>

<net id="587"><net_src comp="505" pin="3"/><net_sink comp="581" pin=1"/></net>

<net id="588"><net_src comp="94" pin="0"/><net_sink comp="581" pin=2"/></net>

<net id="593"><net_src comp="505" pin="3"/><net_sink comp="589" pin=0"/></net>

<net id="594"><net_src comp="70" pin="0"/><net_sink comp="589" pin=1"/></net>

<net id="599"><net_src comp="505" pin="3"/><net_sink comp="595" pin=0"/></net>

<net id="600"><net_src comp="100" pin="0"/><net_sink comp="595" pin=1"/></net>

<net id="607"><net_src comp="102" pin="0"/><net_sink comp="601" pin=0"/></net>

<net id="608"><net_src comp="505" pin="3"/><net_sink comp="601" pin=1"/></net>

<net id="609"><net_src comp="36" pin="0"/><net_sink comp="601" pin=2"/></net>

<net id="610"><net_src comp="94" pin="0"/><net_sink comp="601" pin=3"/></net>

<net id="615"><net_src comp="601" pin="4"/><net_sink comp="611" pin=0"/></net>

<net id="616"><net_src comp="104" pin="0"/><net_sink comp="611" pin=1"/></net>

<net id="621"><net_src comp="505" pin="3"/><net_sink comp="617" pin=0"/></net>

<net id="622"><net_src comp="106" pin="0"/><net_sink comp="617" pin=1"/></net>

<net id="627"><net_src comp="481" pin="2"/><net_sink comp="623" pin=0"/></net>

<net id="632"><net_src comp="513" pin="3"/><net_sink comp="628" pin=0"/></net>

<net id="637"><net_src comp="617" pin="2"/><net_sink comp="633" pin=0"/></net>

<net id="649"><net_src comp="74" pin="0"/><net_sink comp="644" pin=1"/></net>

<net id="650"><net_src comp="641" pin="1"/><net_sink comp="644" pin=2"/></net>

<net id="656"><net_src comp="72" pin="0"/><net_sink comp="651" pin=1"/></net>

<net id="657"><net_src comp="638" pin="1"/><net_sink comp="651" pin=2"/></net>

<net id="679"><net_src comp="108" pin="0"/><net_sink comp="658" pin=0"/></net>

<net id="680"><net_src comp="88" pin="0"/><net_sink comp="658" pin=1"/></net>

<net id="681"><net_src comp="278" pin="3"/><net_sink comp="658" pin=2"/></net>

<net id="682"><net_src comp="110" pin="0"/><net_sink comp="658" pin=3"/></net>

<net id="683"><net_src comp="284" pin="3"/><net_sink comp="658" pin=4"/></net>

<net id="684"><net_src comp="112" pin="0"/><net_sink comp="658" pin=5"/></net>

<net id="685"><net_src comp="290" pin="3"/><net_sink comp="658" pin=6"/></net>

<net id="686"><net_src comp="114" pin="0"/><net_sink comp="658" pin=7"/></net>

<net id="687"><net_src comp="296" pin="3"/><net_sink comp="658" pin=8"/></net>

<net id="688"><net_src comp="116" pin="0"/><net_sink comp="658" pin=9"/></net>

<net id="689"><net_src comp="302" pin="3"/><net_sink comp="658" pin=10"/></net>

<net id="690"><net_src comp="118" pin="0"/><net_sink comp="658" pin=11"/></net>

<net id="691"><net_src comp="308" pin="3"/><net_sink comp="658" pin=12"/></net>

<net id="692"><net_src comp="120" pin="0"/><net_sink comp="658" pin=13"/></net>

<net id="693"><net_src comp="314" pin="3"/><net_sink comp="658" pin=14"/></net>

<net id="694"><net_src comp="122" pin="0"/><net_sink comp="658" pin=15"/></net>

<net id="695"><net_src comp="320" pin="3"/><net_sink comp="658" pin=16"/></net>

<net id="696"><net_src comp="124" pin="0"/><net_sink comp="658" pin=17"/></net>

<net id="718"><net_src comp="126" pin="0"/><net_sink comp="697" pin=0"/></net>

<net id="719"><net_src comp="88" pin="0"/><net_sink comp="697" pin=1"/></net>

<net id="720"><net_src comp="382" pin="3"/><net_sink comp="697" pin=2"/></net>

<net id="721"><net_src comp="110" pin="0"/><net_sink comp="697" pin=3"/></net>

<net id="722"><net_src comp="388" pin="3"/><net_sink comp="697" pin=4"/></net>

<net id="723"><net_src comp="112" pin="0"/><net_sink comp="697" pin=5"/></net>

<net id="724"><net_src comp="394" pin="3"/><net_sink comp="697" pin=6"/></net>

<net id="725"><net_src comp="114" pin="0"/><net_sink comp="697" pin=7"/></net>

<net id="726"><net_src comp="400" pin="3"/><net_sink comp="697" pin=8"/></net>

<net id="727"><net_src comp="116" pin="0"/><net_sink comp="697" pin=9"/></net>

<net id="728"><net_src comp="406" pin="3"/><net_sink comp="697" pin=10"/></net>

<net id="729"><net_src comp="118" pin="0"/><net_sink comp="697" pin=11"/></net>

<net id="730"><net_src comp="412" pin="3"/><net_sink comp="697" pin=12"/></net>

<net id="731"><net_src comp="120" pin="0"/><net_sink comp="697" pin=13"/></net>

<net id="732"><net_src comp="418" pin="3"/><net_sink comp="697" pin=14"/></net>

<net id="733"><net_src comp="122" pin="0"/><net_sink comp="697" pin=15"/></net>

<net id="734"><net_src comp="424" pin="3"/><net_sink comp="697" pin=16"/></net>

<net id="735"><net_src comp="128" pin="0"/><net_sink comp="697" pin=17"/></net>

<net id="741"><net_src comp="72" pin="0"/><net_sink comp="736" pin=1"/></net>

<net id="742"><net_src comp="658" pin="19"/><net_sink comp="736" pin=2"/></net>

<net id="748"><net_src comp="74" pin="0"/><net_sink comp="743" pin=1"/></net>

<net id="749"><net_src comp="697" pin="19"/><net_sink comp="743" pin=2"/></net>

<net id="753"><net_src comp="651" pin="3"/><net_sink comp="750" pin=0"/></net>

<net id="757"><net_src comp="644" pin="3"/><net_sink comp="754" pin=0"/></net>

<net id="762"><net_src comp="750" pin="1"/><net_sink comp="758" pin=0"/></net>

<net id="763"><net_src comp="754" pin="1"/><net_sink comp="758" pin=1"/></net>

<net id="768"><net_src comp="743" pin="3"/><net_sink comp="764" pin=0"/></net>

<net id="773"><net_src comp="736" pin="3"/><net_sink comp="769" pin=0"/></net>

<net id="782"><net_src comp="72" pin="0"/><net_sink comp="777" pin=1"/></net>

<net id="783"><net_src comp="774" pin="1"/><net_sink comp="777" pin=2"/></net>

<net id="791"><net_src comp="758" pin="2"/><net_sink comp="788" pin=0"/></net>

<net id="797"><net_src comp="138" pin="0"/><net_sink comp="792" pin=0"/></net>

<net id="798"><net_src comp="788" pin="1"/><net_sink comp="792" pin=1"/></net>

<net id="799"><net_src comp="140" pin="0"/><net_sink comp="792" pin=2"/></net>

<net id="806"><net_src comp="142" pin="0"/><net_sink comp="800" pin=0"/></net>

<net id="807"><net_src comp="758" pin="2"/><net_sink comp="800" pin=1"/></net>

<net id="808"><net_src comp="144" pin="0"/><net_sink comp="800" pin=2"/></net>

<net id="809"><net_src comp="146" pin="0"/><net_sink comp="800" pin=3"/></net>

<net id="815"><net_src comp="138" pin="0"/><net_sink comp="810" pin=0"/></net>

<net id="816"><net_src comp="788" pin="1"/><net_sink comp="810" pin=1"/></net>

<net id="817"><net_src comp="148" pin="0"/><net_sink comp="810" pin=2"/></net>

<net id="823"><net_src comp="138" pin="0"/><net_sink comp="818" pin=0"/></net>

<net id="824"><net_src comp="788" pin="1"/><net_sink comp="818" pin=1"/></net>

<net id="825"><net_src comp="146" pin="0"/><net_sink comp="818" pin=2"/></net>

<net id="829"><net_src comp="810" pin="3"/><net_sink comp="826" pin=0"/></net>

<net id="834"><net_src comp="800" pin="4"/><net_sink comp="830" pin=0"/></net>

<net id="835"><net_src comp="826" pin="1"/><net_sink comp="830" pin=1"/></net>

<net id="841"><net_src comp="150" pin="0"/><net_sink comp="836" pin=0"/></net>

<net id="842"><net_src comp="830" pin="2"/><net_sink comp="836" pin=1"/></net>

<net id="843"><net_src comp="152" pin="0"/><net_sink comp="836" pin=2"/></net>

<net id="848"><net_src comp="836" pin="3"/><net_sink comp="844" pin=0"/></net>

<net id="849"><net_src comp="154" pin="0"/><net_sink comp="844" pin=1"/></net>

<net id="854"><net_src comp="818" pin="3"/><net_sink comp="850" pin=0"/></net>

<net id="855"><net_src comp="844" pin="2"/><net_sink comp="850" pin=1"/></net>

<net id="861"><net_src comp="138" pin="0"/><net_sink comp="856" pin=0"/></net>

<net id="862"><net_src comp="788" pin="1"/><net_sink comp="856" pin=1"/></net>

<net id="863"><net_src comp="156" pin="0"/><net_sink comp="856" pin=2"/></net>

<net id="870"><net_src comp="158" pin="0"/><net_sink comp="864" pin=0"/></net>

<net id="871"><net_src comp="758" pin="2"/><net_sink comp="864" pin=1"/></net>

<net id="872"><net_src comp="160" pin="0"/><net_sink comp="864" pin=2"/></net>

<net id="873"><net_src comp="162" pin="0"/><net_sink comp="864" pin=3"/></net>

<net id="878"><net_src comp="864" pin="4"/><net_sink comp="874" pin=0"/></net>

<net id="879"><net_src comp="164" pin="0"/><net_sink comp="874" pin=1"/></net>

<net id="886"><net_src comp="166" pin="0"/><net_sink comp="880" pin=0"/></net>

<net id="887"><net_src comp="758" pin="2"/><net_sink comp="880" pin=1"/></net>

<net id="888"><net_src comp="156" pin="0"/><net_sink comp="880" pin=2"/></net>

<net id="889"><net_src comp="162" pin="0"/><net_sink comp="880" pin=3"/></net>

<net id="894"><net_src comp="880" pin="4"/><net_sink comp="890" pin=0"/></net>

<net id="895"><net_src comp="122" pin="0"/><net_sink comp="890" pin=1"/></net>

<net id="900"><net_src comp="880" pin="4"/><net_sink comp="896" pin=0"/></net>

<net id="901"><net_src comp="88" pin="0"/><net_sink comp="896" pin=1"/></net>

<net id="907"><net_src comp="850" pin="2"/><net_sink comp="902" pin=0"/></net>

<net id="908"><net_src comp="890" pin="2"/><net_sink comp="902" pin=1"/></net>

<net id="909"><net_src comp="896" pin="2"/><net_sink comp="902" pin=2"/></net>

<net id="914"><net_src comp="856" pin="3"/><net_sink comp="910" pin=0"/></net>

<net id="915"><net_src comp="154" pin="0"/><net_sink comp="910" pin=1"/></net>

<net id="920"><net_src comp="874" pin="2"/><net_sink comp="916" pin=0"/></net>

<net id="921"><net_src comp="910" pin="2"/><net_sink comp="916" pin=1"/></net>

<net id="927"><net_src comp="850" pin="2"/><net_sink comp="922" pin=0"/></net>

<net id="928"><net_src comp="916" pin="2"/><net_sink comp="922" pin=1"/></net>

<net id="929"><net_src comp="890" pin="2"/><net_sink comp="922" pin=2"/></net>

<net id="934"><net_src comp="850" pin="2"/><net_sink comp="930" pin=0"/></net>

<net id="935"><net_src comp="890" pin="2"/><net_sink comp="930" pin=1"/></net>

<net id="940"><net_src comp="902" pin="3"/><net_sink comp="936" pin=0"/></net>

<net id="941"><net_src comp="154" pin="0"/><net_sink comp="936" pin=1"/></net>

<net id="946"><net_src comp="836" pin="3"/><net_sink comp="942" pin=0"/></net>

<net id="947"><net_src comp="936" pin="2"/><net_sink comp="942" pin=1"/></net>

<net id="952"><net_src comp="792" pin="3"/><net_sink comp="948" pin=0"/></net>

<net id="953"><net_src comp="154" pin="0"/><net_sink comp="948" pin=1"/></net>

<net id="958"><net_src comp="942" pin="2"/><net_sink comp="954" pin=0"/></net>

<net id="959"><net_src comp="948" pin="2"/><net_sink comp="954" pin=1"/></net>

<net id="964"><net_src comp="836" pin="3"/><net_sink comp="960" pin=0"/></net>

<net id="965"><net_src comp="922" pin="3"/><net_sink comp="960" pin=1"/></net>

<net id="970"><net_src comp="930" pin="2"/><net_sink comp="966" pin=0"/></net>

<net id="971"><net_src comp="960" pin="2"/><net_sink comp="966" pin=1"/></net>

<net id="976"><net_src comp="966" pin="2"/><net_sink comp="972" pin=0"/></net>

<net id="977"><net_src comp="154" pin="0"/><net_sink comp="972" pin=1"/></net>

<net id="982"><net_src comp="792" pin="3"/><net_sink comp="978" pin=0"/></net>

<net id="983"><net_src comp="972" pin="2"/><net_sink comp="978" pin=1"/></net>

<net id="989"><net_src comp="954" pin="2"/><net_sink comp="984" pin=0"/></net>

<net id="990"><net_src comp="168" pin="0"/><net_sink comp="984" pin=1"/></net>

<net id="991"><net_src comp="170" pin="0"/><net_sink comp="984" pin=2"/></net>

<net id="996"><net_src comp="954" pin="2"/><net_sink comp="992" pin=0"/></net>

<net id="997"><net_src comp="978" pin="2"/><net_sink comp="992" pin=1"/></net>

<net id="1003"><net_src comp="992" pin="2"/><net_sink comp="998" pin=0"/></net>

<net id="1004"><net_src comp="984" pin="3"/><net_sink comp="998" pin=1"/></net>

<net id="1005"><net_src comp="830" pin="2"/><net_sink comp="998" pin=2"/></net>

<net id="1011"><net_src comp="784" pin="2"/><net_sink comp="1006" pin=0"/></net>

<net id="1012"><net_src comp="998" pin="3"/><net_sink comp="1006" pin=1"/></net>

<net id="1013"><net_src comp="72" pin="0"/><net_sink comp="1006" pin=2"/></net>

<net id="1018"><net_src comp="1006" pin="3"/><net_sink comp="1014" pin=0"/></net>

<net id="1023"><net_src comp="0" pin="0"/><net_sink comp="1019" pin=0"/></net>

<net id="1024"><net_src comp="1019" pin="2"/><net_sink comp="430" pin=1"/></net>

<net id="1028"><net_src comp="1025" pin="1"/><net_sink comp="430" pin=2"/></net>

<net id="1032"><net_src comp="192" pin="1"/><net_sink comp="1029" pin=0"/></net>

<net id="1033"><net_src comp="1029" pin="1"/><net_sink comp="467" pin=1"/></net>

<net id="1034"><net_src comp="1029" pin="1"/><net_sink comp="638" pin=0"/></net>

<net id="1035"><net_src comp="1029" pin="1"/><net_sink comp="769" pin=1"/></net>

<net id="1039"><net_src comp="196" pin="1"/><net_sink comp="1036" pin=0"/></net>

<net id="1040"><net_src comp="1036" pin="1"/><net_sink comp="462" pin=1"/></net>

<net id="1041"><net_src comp="1036" pin="1"/><net_sink comp="641" pin=0"/></net>

<net id="1042"><net_src comp="1036" pin="1"/><net_sink comp="764" pin=1"/></net>

<net id="1046"><net_src comp="200" pin="1"/><net_sink comp="1043" pin=0"/></net>

<net id="1047"><net_src comp="1043" pin="1"/><net_sink comp="457" pin=1"/></net>

<net id="1048"><net_src comp="1043" pin="1"/><net_sink comp="774" pin=0"/></net>

<net id="1049"><net_src comp="1043" pin="1"/><net_sink comp="1014" pin=1"/></net>

<net id="1053"><net_src comp="204" pin="1"/><net_sink comp="1050" pin=0"/></net>

<net id="1054"><net_src comp="1050" pin="1"/><net_sink comp="452" pin=1"/></net>

<net id="1055"><net_src comp="1050" pin="1"/><net_sink comp="487" pin=0"/></net>

<net id="1056"><net_src comp="1050" pin="1"/><net_sink comp="633" pin=1"/></net>

<net id="1060"><net_src comp="208" pin="1"/><net_sink comp="1057" pin=0"/></net>

<net id="1061"><net_src comp="1057" pin="1"/><net_sink comp="447" pin=1"/></net>

<net id="1062"><net_src comp="1057" pin="1"/><net_sink comp="490" pin=0"/></net>

<net id="1063"><net_src comp="1057" pin="1"/><net_sink comp="628" pin=1"/></net>

<net id="1067"><net_src comp="212" pin="1"/><net_sink comp="1064" pin=0"/></net>

<net id="1068"><net_src comp="1064" pin="1"/><net_sink comp="442" pin=1"/></net>

<net id="1069"><net_src comp="1064" pin="1"/><net_sink comp="472" pin=0"/></net>

<net id="1070"><net_src comp="1064" pin="1"/><net_sink comp="623" pin=1"/></net>

<net id="1074"><net_src comp="438" pin="1"/><net_sink comp="1071" pin=0"/></net>

<net id="1075"><net_src comp="1071" pin="1"/><net_sink comp="1019" pin=1"/></net>

<net id="1079"><net_src comp="475" pin="2"/><net_sink comp="1076" pin=0"/></net>

<net id="1083"><net_src comp="499" pin="2"/><net_sink comp="1080" pin=0"/></net>

<net id="1084"><net_src comp="1080" pin="1"/><net_sink comp="644" pin=0"/></net>

<net id="1085"><net_src comp="1080" pin="1"/><net_sink comp="651" pin=0"/></net>

<net id="1086"><net_src comp="1080" pin="1"/><net_sink comp="777" pin=0"/></net>

<net id="1090"><net_src comp="533" pin="1"/><net_sink comp="1087" pin=0"/></net>

<net id="1091"><net_src comp="1087" pin="1"/><net_sink comp="658" pin=18"/></net>

<net id="1092"><net_src comp="1087" pin="1"/><net_sink comp="697" pin=18"/></net>

<net id="1096"><net_src comp="222" pin="3"/><net_sink comp="1093" pin=0"/></net>

<net id="1097"><net_src comp="1093" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="1101"><net_src comp="229" pin="3"/><net_sink comp="1098" pin=0"/></net>

<net id="1102"><net_src comp="1098" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="1106"><net_src comp="236" pin="3"/><net_sink comp="1103" pin=0"/></net>

<net id="1107"><net_src comp="1103" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="1111"><net_src comp="243" pin="3"/><net_sink comp="1108" pin=0"/></net>

<net id="1112"><net_src comp="1108" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="1116"><net_src comp="250" pin="3"/><net_sink comp="1113" pin=0"/></net>

<net id="1117"><net_src comp="1113" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="1121"><net_src comp="257" pin="3"/><net_sink comp="1118" pin=0"/></net>

<net id="1122"><net_src comp="1118" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="1126"><net_src comp="264" pin="3"/><net_sink comp="1123" pin=0"/></net>

<net id="1127"><net_src comp="1123" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="1131"><net_src comp="271" pin="3"/><net_sink comp="1128" pin=0"/></net>

<net id="1132"><net_src comp="1128" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="1136"><net_src comp="581" pin="3"/><net_sink comp="1133" pin=0"/></net>

<net id="1137"><net_src comp="1133" pin="1"/><net_sink comp="736" pin=0"/></net>

<net id="1138"><net_src comp="1133" pin="1"/><net_sink comp="743" pin=0"/></net>

<net id="1142"><net_src comp="326" pin="3"/><net_sink comp="1139" pin=0"/></net>

<net id="1143"><net_src comp="1139" pin="1"/><net_sink comp="382" pin=0"/></net>

<net id="1147"><net_src comp="333" pin="3"/><net_sink comp="1144" pin=0"/></net>

<net id="1148"><net_src comp="1144" pin="1"/><net_sink comp="388" pin=0"/></net>

<net id="1152"><net_src comp="340" pin="3"/><net_sink comp="1149" pin=0"/></net>

<net id="1153"><net_src comp="1149" pin="1"/><net_sink comp="394" pin=0"/></net>

<net id="1157"><net_src comp="347" pin="3"/><net_sink comp="1154" pin=0"/></net>

<net id="1158"><net_src comp="1154" pin="1"/><net_sink comp="400" pin=0"/></net>

<net id="1162"><net_src comp="354" pin="3"/><net_sink comp="1159" pin=0"/></net>

<net id="1163"><net_src comp="1159" pin="1"/><net_sink comp="406" pin=0"/></net>

<net id="1167"><net_src comp="361" pin="3"/><net_sink comp="1164" pin=0"/></net>

<net id="1168"><net_src comp="1164" pin="1"/><net_sink comp="412" pin=0"/></net>

<net id="1172"><net_src comp="368" pin="3"/><net_sink comp="1169" pin=0"/></net>

<net id="1173"><net_src comp="1169" pin="1"/><net_sink comp="418" pin=0"/></net>

<net id="1177"><net_src comp="375" pin="3"/><net_sink comp="1174" pin=0"/></net>

<net id="1178"><net_src comp="1174" pin="1"/><net_sink comp="424" pin=0"/></net>

<net id="1182"><net_src comp="589" pin="2"/><net_sink comp="1179" pin=0"/></net>

<net id="1183"><net_src comp="1179" pin="1"/><net_sink comp="784" pin=0"/></net>

<net id="1187"><net_src comp="595" pin="2"/><net_sink comp="1184" pin=0"/></net>

<net id="1188"><net_src comp="1184" pin="1"/><net_sink comp="784" pin=1"/></net>

<net id="1192"><net_src comp="611" pin="2"/><net_sink comp="1189" pin=0"/></net>

<net id="1196"><net_src comp="750" pin="1"/><net_sink comp="1193" pin=0"/></net>

<net id="1197"><net_src comp="1193" pin="1"/><net_sink comp="758" pin=0"/></net>

<net id="1201"><net_src comp="754" pin="1"/><net_sink comp="1198" pin=0"/></net>

<net id="1202"><net_src comp="1198" pin="1"/><net_sink comp="758" pin=1"/></net>

<net id="1206"><net_src comp="777" pin="3"/><net_sink comp="1203" pin=0"/></net>

<net id="1207"><net_src comp="1203" pin="1"/><net_sink comp="1025" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: C | {7 }
	Port: top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7 | {}
	Port: top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1 | {}
	Port: top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp | {}
	Port: top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6 | {}
	Port: top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5 | {}
	Port: top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4 | {}
	Port: top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3 | {}
	Port: top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2 | {}
	Port: top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7 | {}
	Port: top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6 | {}
	Port: top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5 | {}
	Port: top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4 | {}
	Port: top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3 | {}
	Port: top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2 | {}
	Port: top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1 | {}
	Port: top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem | {}
 - Input state : 
	Port: top_kernel_Pipeline_VITIS_LOOP_89_8_VITIS_LOOP_94_9 : C | {}
	Port: top_kernel_Pipeline_VITIS_LOOP_89_8_VITIS_LOOP_94_9 : sext_ln89 | {1 }
	Port: top_kernel_Pipeline_VITIS_LOOP_89_8_VITIS_LOOP_94_9 : top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7 | {1 2 }
	Port: top_kernel_Pipeline_VITIS_LOOP_89_8_VITIS_LOOP_94_9 : top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1 | {1 2 }
	Port: top_kernel_Pipeline_VITIS_LOOP_89_8_VITIS_LOOP_94_9 : top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp | {1 2 }
	Port: top_kernel_Pipeline_VITIS_LOOP_89_8_VITIS_LOOP_94_9 : top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6 | {1 2 }
	Port: top_kernel_Pipeline_VITIS_LOOP_89_8_VITIS_LOOP_94_9 : top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5 | {1 2 }
	Port: top_kernel_Pipeline_VITIS_LOOP_89_8_VITIS_LOOP_94_9 : top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4 | {1 2 }
	Port: top_kernel_Pipeline_VITIS_LOOP_89_8_VITIS_LOOP_94_9 : top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3 | {1 2 }
	Port: top_kernel_Pipeline_VITIS_LOOP_89_8_VITIS_LOOP_94_9 : top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2 | {1 2 }
	Port: top_kernel_Pipeline_VITIS_LOOP_89_8_VITIS_LOOP_94_9 : top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7 | {1 2 }
	Port: top_kernel_Pipeline_VITIS_LOOP_89_8_VITIS_LOOP_94_9 : top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6 | {1 2 }
	Port: top_kernel_Pipeline_VITIS_LOOP_89_8_VITIS_LOOP_94_9 : top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5 | {1 2 }
	Port: top_kernel_Pipeline_VITIS_LOOP_89_8_VITIS_LOOP_94_9 : top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4 | {1 2 }
	Port: top_kernel_Pipeline_VITIS_LOOP_89_8_VITIS_LOOP_94_9 : top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3 | {1 2 }
	Port: top_kernel_Pipeline_VITIS_LOOP_89_8_VITIS_LOOP_94_9 : top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2 | {1 2 }
	Port: top_kernel_Pipeline_VITIS_LOOP_89_8_VITIS_LOOP_94_9 : top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1 | {1 2 }
	Port: top_kernel_Pipeline_VITIS_LOOP_89_8_VITIS_LOOP_94_9 : top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln89 : 1
		store_ln94 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		indvar_flatten8_load : 1
		icmp_ln89 : 2
		add_ln89_1 : 2
		br_ln89 : 3
		j_load : 1
		i_load : 1
		add_ln89 : 2
		icmp_ln94 : 2
		select_ln89 : 3
		select_ln89_4 : 3
		trunc_ln102 : 4
		tmp_s : 5
		trunc_ln94 : 4
		lshr_ln2 : 4
		zext_ln94 : 5
		zext_ln102 : 5
		add_ln102 : 6
		zext_ln102_1 : 7
		top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_addr : 8
		top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_addr : 8
		top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_addr : 8
		top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_addr : 8
		top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_addr : 8
		top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_addr : 8
		top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_addr : 8
		top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_addr : 8
		tmp : 4
		top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_load : 9
		top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_load : 9
		top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_load : 9
		top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_load : 9
		top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_load : 9
		top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_load : 9
		top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_load : 9
		top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_load : 9
		top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_addr : 6
		top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_addr : 6
		top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_addr : 6
		top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_addr : 6
		top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_addr : 6
		top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_addr : 6
		top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_addr : 6
		top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_addr : 6
		top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_load : 7
		top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_load : 7
		top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_load : 7
		top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_load : 7
		top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_load : 7
		top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_load : 7
		top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_load : 7
		top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_load : 7
		icmp_ln107 : 4
		icmp_ln107_1 : 4
		tmp_8 : 4
		icmp_ln115 : 5
		br_ln115 : 6
		add_ln94 : 4
		store_ln89 : 3
		store_ln89 : 4
		store_ln94 : 5
	State 2
		select_ln89_2 : 1
		select_ln89_3 : 1
		t_cur : 1
		s_cur : 1
		t_cur_1 : 2
		s_cur_1 : 2
		sext_ln110 : 2
		sext_ln110_1 : 2
		mul_ln110 : 3
		store_ln101 : 3
		store_ln101 : 3
	State 3
	State 4
	State 5
	State 6
		select_ln89_1 : 1
		sext_ln109 : 1
		specfucore_ln109 : 1
		tmp_1 : 2
		trunc_ln5 : 1
		tmp_2 : 2
		tmp_3 : 2
		zext_ln110 : 3
		add_ln110 : 4
		tmp_4 : 5
		xor_ln110 : 6
		and_ln110 : 6
		tmp_5 : 2
		tmp_6 : 1
		icmp_ln110 : 2
		tmp_7 : 1
		icmp_ln110_1 : 2
		icmp_ln110_2 : 2
		select_ln110 : 6
		xor_ln110_1 : 3
		and_ln110_1 : 3
		select_ln110_1 : 6
		and_ln110_2 : 6
		xor_ln110_2 : 7
		or_ln110 : 7
		xor_ln110_3 : 3
		and_ln110_3 : 7
		and_ln110_4 : 7
		or_ln110_2 : 7
		xor_ln110_4 : 7
		and_ln110_5 : 7
		select_ln110_2 : 7
		or_ln110_1 : 7
		p_cur : 7
		p_cur_1 : 8
		store_ln107 : 9
	State 7
		rend : 1
		write_ln116 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|---------|
| Operation|       Functional Unit      |   DSP   |    FF   |   LUT   |
|----------|----------------------------|---------|---------|---------|
|          |     select_ln89_fu_505     |    0    |    0    |    7    |
|          |    select_ln89_4_fu_513    |    0    |    0    |    8    |
|          |    select_ln89_2_fu_644    |    0    |    0    |    17   |
|          |    select_ln89_3_fu_651    |    0    |    0    |    24   |
|          |       t_cur_1_fu_736       |    0    |    0    |    24   |
|  select  |       s_cur_1_fu_743       |    0    |    0    |    17   |
|          |    select_ln89_1_fu_777    |    0    |    0    |    24   |
|          |     select_ln110_fu_902    |    0    |    0    |    2    |
|          |    select_ln110_1_fu_922   |    0    |    0    |    2    |
|          |    select_ln110_2_fu_984   |    0    |    0    |    24   |
|          |        p_cur_fu_998        |    0    |    0    |    24   |
|          |       p_cur_1_fu_1006      |    0    |    0    |    24   |
|----------|----------------------------|---------|---------|---------|
|          |      icmp_ln89_fu_475      |    0    |    0    |    22   |
|          |      icmp_ln94_fu_499      |    0    |    0    |    14   |
|          |      icmp_ln107_fu_589     |    0    |    0    |    14   |
|   icmp   |     icmp_ln107_1_fu_595    |    0    |    0    |    14   |
|          |      icmp_ln115_fu_611     |    0    |    0    |    13   |
|          |      icmp_ln110_fu_874     |    0    |    0    |    9    |
|          |     icmp_ln110_1_fu_890    |    0    |    0    |    10   |
|          |     icmp_ln110_2_fu_896    |    0    |    0    |    10   |
|----------|----------------------------|---------|---------|---------|
|          |      add_ln89_1_fu_481     |    0    |    0    |    22   |
|          |       add_ln89_fu_493      |    0    |    0    |    16   |
|    add   |      add_ln102_fu_563      |    0    |    0    |    18   |
|          |       add_ln94_fu_617      |    0    |    0    |    14   |
|          |      add_ln110_fu_830      |    0    |    0    |    31   |
|----------|----------------------------|---------|---------|---------|
| sparsemux|        t_cur_fu_658        |    0    |    0    |    43   |
|          |        s_cur_fu_697        |    0    |    0    |    43   |
|----------|----------------------------|---------|---------|---------|
|    mul   |         grp_fu_758         |    1    |    0    |    23   |
|----------|----------------------------|---------|---------|---------|
|          |      and_ln107_fu_784      |    0    |    0    |    2    |
|          |      and_ln110_fu_850      |    0    |    0    |    2    |
|          |     and_ln110_1_fu_916     |    0    |    0    |    2    |
|    and   |     and_ln110_2_fu_930     |    0    |    0    |    2    |
|          |     and_ln110_3_fu_954     |    0    |    0    |    2    |
|          |     and_ln110_4_fu_960     |    0    |    0    |    2    |
|          |     and_ln110_5_fu_978     |    0    |    0    |    2    |
|----------|----------------------------|---------|---------|---------|
|          |      xor_ln110_fu_844      |    0    |    0    |    2    |
|          |     xor_ln110_1_fu_910     |    0    |    0    |    2    |
|    xor   |     xor_ln110_2_fu_936     |    0    |    0    |    2    |
|          |     xor_ln110_3_fu_948     |    0    |    0    |    2    |
|          |     xor_ln110_4_fu_972     |    0    |    0    |    2    |
|----------|----------------------------|---------|---------|---------|
|          |       or_ln110_fu_942      |    0    |    0    |    2    |
|    or    |      or_ln110_2_fu_966     |    0    |    0    |    2    |
|          |      or_ln110_1_fu_992     |    0    |    0    |    2    |
|----------|----------------------------|---------|---------|---------|
|   read   | sext_ln89_read_read_fu_216 |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   write  |  write_ln116_write_fu_430  |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |    sext_ln89_cast_fu_438   |    0    |    0    |    0    |
|   sext   |      sext_ln110_fu_750     |    0    |    0    |    0    |
|          |     sext_ln110_1_fu_754    |    0    |    0    |    0    |
|          |      sext_ln109_fu_788     |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   trunc  |     trunc_ln102_fu_521     |    0    |    0    |    0    |
|          |      trunc_ln94_fu_533     |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|bitconcatenate|        tmp_s_fu_525        |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |       lshr_ln2_fu_537      |    0    |    0    |    0    |
|          |        tmp_8_fu_601        |    0    |    0    |    0    |
|partselect|      trunc_ln5_fu_800      |    0    |    0    |    0    |
|          |        tmp_6_fu_864        |    0    |    0    |    0    |
|          |        tmp_7_fu_880        |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |      zext_ln94_fu_547      |    0    |    0    |    0    |
|          |      zext_ln102_fu_559     |    0    |    0    |    0    |
|   zext   |     zext_ln102_1_fu_569    |    0    |    0    |    0    |
|          |      zext_ln110_fu_826     |    0    |    0    |    0    |
|          |     zext_ln116_fu_1025     |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |         tmp_fu_581         |    0    |    0    |    0    |
|          |        tmp_1_fu_792        |    0    |    0    |    0    |
| bitselect|        tmp_2_fu_810        |    0    |    0    |    0    |
|          |        tmp_3_fu_818        |    0    |    0    |    0    |
|          |        tmp_4_fu_836        |    0    |    0    |    0    |
|          |        tmp_5_fu_856        |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   Total  |                            |    1    |    0    |   543   |
|----------|----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------------------------------------------------+--------+
|                                                                        |   FF   |
+------------------------------------------------------------------------+--------+
|                            empty_29_reg_1036                           |   17   |
|                             empty_reg_1029                             |   24   |
|                               i_reg_1057                               |    9   |
|                          icmp_ln107_1_reg_1184                         |    1   |
|                           icmp_ln107_reg_1179                          |    1   |
|                           icmp_ln115_reg_1189                          |    1   |
|                           icmp_ln89_reg_1076                           |    1   |
|                           icmp_ln94_reg_1080                           |    1   |
|                        indvar_flatten8_reg_1064                        |   15   |
|                               j_reg_1050                               |    7   |
|                           p_0_0_0679_reg_1043                          |   24   |
|                         select_ln89_1_reg_1203                         |   24   |
|                          sext_ln110_1_reg_1198                         |   41   |
|                           sext_ln110_reg_1193                          |   41   |
|                         sext_ln89_cast_reg_1071                        |   64   |
|                              tmp_reg_1133                              |    1   |
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_addr_reg_1169|    3   |
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_addr_reg_1164|    3   |
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_addr_reg_1159|    3   |
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_addr_reg_1154|    3   |
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_addr_reg_1149|    3   |
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_addr_reg_1144|    3   |
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_addr_reg_1139|    3   |
| top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_addr_reg_1174 |    3   |
|   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_addr_reg_1123   |   11   |
|   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_addr_reg_1118   |   11   |
|   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_addr_reg_1113   |   11   |
|   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_addr_reg_1108   |   11   |
|   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_addr_reg_1103   |   11   |
|   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_addr_reg_1098   |   11   |
|   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_addr_reg_1093   |   11   |
|    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_addr_reg_1128    |   11   |
|                           trunc_ln94_reg_1087                          |    3   |
+------------------------------------------------------------------------+--------+
|                                  Total                                 |   387  |
+------------------------------------------------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_278 |  p0  |   2  |  11  |   22   ||    0    ||    9    |
| grp_access_fu_284 |  p0  |   2  |  11  |   22   ||    0    ||    9    |
| grp_access_fu_290 |  p0  |   2  |  11  |   22   ||    0    ||    9    |
| grp_access_fu_296 |  p0  |   2  |  11  |   22   ||    0    ||    9    |
| grp_access_fu_302 |  p0  |   2  |  11  |   22   ||    0    ||    9    |
| grp_access_fu_308 |  p0  |   2  |  11  |   22   ||    0    ||    9    |
| grp_access_fu_314 |  p0  |   2  |  11  |   22   ||    0    ||    9    |
| grp_access_fu_320 |  p0  |   2  |  11  |   22   ||    0    ||    9    |
| grp_access_fu_382 |  p0  |   2  |   3  |    6   ||    0    ||    9    |
| grp_access_fu_388 |  p0  |   2  |   3  |    6   ||    0    ||    9    |
| grp_access_fu_394 |  p0  |   2  |   3  |    6   ||    0    ||    9    |
| grp_access_fu_400 |  p0  |   2  |   3  |    6   ||    0    ||    9    |
| grp_access_fu_406 |  p0  |   2  |   3  |    6   ||    0    ||    9    |
| grp_access_fu_412 |  p0  |   2  |   3  |    6   ||    0    ||    9    |
| grp_access_fu_418 |  p0  |   2  |   3  |    6   ||    0    ||    9    |
| grp_access_fu_424 |  p0  |   2  |   3  |    6   ||    0    ||    9    |
|     grp_fu_758    |  p0  |   2  |  24  |   48   ||    0    ||    9    |
|     grp_fu_758    |  p1  |   2  |  17  |   34   ||    0    ||    9    |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |   306  ||  8.802  ||    0    ||   162   |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |   543  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    8   |    0   |   162  |
|  Register |    -   |    -   |   387  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    8   |   387  |   705  |
+-----------+--------+--------+--------+--------+
