# hades.models.Design file
#  
[name] UDF
[components]
hades.models.rtlib.io.OpinVector Fowarding_B 42000 15000 @N 1001 2 1.0E-9 0
hades.models.rtlib.io.OpinVector Fowarding_A 42000 9600 @N 1001 2 1.0E-9 0
hades.models.rtlib.compare.CompareEqual i9 6000 -600 @N 1001 5 0 1.0E-8
hades.models.rtlib.compare.CompareEqual i19 17400 1800 @N 1001 5 0 1.0E-8
hades.models.rtlib.io.IpinVector MEM/WB_RD 2400 -9000 @N 1001 5 00100_B 1.0E-9 0
hades.models.rtlib.compare.CompareEqual i18 13800 -600 @N 1001 5 0 1.0E-8
hades.models.rtlib.io.MergeBits i7 37800 13200 @N 1001 2 1.0E-8
hades.models.rtlib.compare.CompareEqual i17 24600 1800 @N 1001 5 0 1.0E-8
hades.models.rtlib.io.MergeBits i6 37800 7800 @N 1001 2 1.0E-8
hades.models.rtlib.compare.CompareEqual i16 21000 -600 @N 1001 5 0 1.0E-8
hades.models.gates.InvSmall i5 16800 6600 @N 1001 5.0E-9
hades.models.gates.InvSmall i4 20400 4200 @N 1001 5.0E-9
hades.models.gates.And3 i3 31800 11400 @N 1001 1.0E-8
hades.models.rtlib.compare.CompareEqual i13 9600 1800 @N 1001 5 0 1.0E-8
hades.models.gates.And3 i2 31800 9000 @N 1001 1.0E-8
hades.models.rtlib.io.Constant i12 14400 -12600 @N 1001 5 00000_B 1.0E-8
hades.models.gates.And3 i1 31800 6000 @N 1001 1.0E-8
hades.models.gates.And3 i0 31800 3600 @N 1001 1.0E-8
hades.models.io.Ipin EX/Mem_RegWrite 2400 -5400 @N 1001 null U
hades.models.io.Ipin MEM/WB_RegWrite 2400 -7800 @N 1001 null U
hades.models.rtlib.io.IpinVector ID/EX_RT 2400 -3000 @N 1001 5 00101_B 1.0E-9 0
hades.models.rtlib.io.IpinVector ID/EX_RS 2400 -4200 @N 1001 5 00001_B 1.0E-9 0
hades.models.rtlib.io.IpinVector Ex/MEM_RD 2400 -6600 @N 1001 5 01001_B 1.0E-9 0
[end components]
[signals]
hades.signals.SignalStdLogic1164 n8 2 i16 Y i0 C 3 2 31800 5400 23400 5400 2 23400 5400 22800 4800 2 22800 4800 22800 1200 0 
hades.signals.SignalStdLogic1164 n7 2 i13 Y i3 B 2 2 11400 3600 11400 12600 2 31800 12600 11400 12600 0 
hades.signals.SignalStdLogic1164 n6 2 i9 Y i1 C 2 2 7800 1200 7800 7800 2 31800 7800 7800 7800 0 
hades.signals.SignalStdLogicVector n5 5 3 i12 Y i19 B i18 B 6 2 19800 1800 19800 -7800 2 19800 -7800 19200 -8400 2 19200 -8400 16800 -8400 2 16800 -8400 16200 -9000 2 16200 -10800 16200 -9000 2 16200 -600 16200 -9000 1 16200 -9000 
hades.signals.SignalStdLogicVector n19 2 2 i6 Y Fowarding_A A 2 2 42000 9600 38400 9600 2 38400 9600 38400 9000 0 
hades.signals.SignalStdLogic1164 n4 2 i17 Y i2 B 2 2 26400 3600 26400 10200 2 31800 10200 26400 10200 0 
hades.signals.SignalStdLogic1164 n18 2 i3 Y i7 A1 2 2 35400 12600 38400 12600 2 38400 12600 38400 13200 0 
hades.signals.SignalStdLogicVector n3 5 4 MEM/WB_RD Y i17 B i16 A i19 A 12 2 27000 1800 27000 -7200 2 27000 -7200 26400 -7800 2 26400 -7800 21600 -7800 2 22200 -600 22200 -7200 2 22200 -7200 21600 -7800 2 21600 -7800 18000 -7800 2 18600 1800 18600 -7200 2 18600 -7200 18000 -7800 2 18000 -7800 15600 -7800 2 15600 -7800 15000 -8400 2 15000 -8400 14400 -9000 2 14400 -9000 2400 -9000 2 21600 -7800 18000 -7800 
hades.signals.SignalStdLogic1164 n17 2 i2 Y i7 A0 2 2 39000 13200 39000 10200 2 39000 10200 35400 10200 0 
hades.signals.SignalStdLogic1164 n2 2 i18 Y i5 A 4 2 15600 1200 15600 1200 2 16800 7200 16200 7200 2 16200 7200 15600 6600 2 15600 6600 15600 1200 0 
hades.signals.SignalStdLogic1164 n16 2 i1 Y i6 A1 2 2 38400 7800 38400 7200 2 38400 7200 35400 7200 0 
hades.signals.SignalStdLogicVector n1 5 3 ID/EX_RT Y i17 A i13 B 6 2 25800 1800 25800 -2400 2 25800 -2400 25200 -3000 2 25200 -3000 11400 -3000 2 12000 1800 12000 -2400 2 12000 -2400 11400 -3000 2 11400 -3000 2400 -3000 1 11400 -3000 
hades.signals.SignalStdLogic1164 n15 2 i0 Y i6 A0 2 2 35400 4800 39000 4800 2 39000 4800 39000 7800 0 
hades.signals.SignalStdLogicVector n14 5 4 Ex/MEM_RD Y i13 A i9 A i18 A 9 2 10800 1800 10800 -6000 2 10800 -6000 10200 -6600 2 7200 -600 7200 -3600 2 7200 -3600 7200 -6000 2 7200 -6000 6600 -6600 2 15000 -6600 15000 -600 2 2400 -6600 6600 -6600 2 15000 -6600 10200 -6600 2 6600 -6600 10200 -6600 2 10200 -6600 6600 -6600 
hades.signals.SignalStdLogicVector n0 5 3 ID/EX_RS Y i9 B i16 B 6 2 8400 -600 8400 -3600 2 8400 -3600 7800 -4200 2 23400 -600 23400 -3600 2 23400 -3600 22800 -4200 2 22800 -4200 7800 -4200 2 2400 -4200 7800 -4200 1 7800 -4200 
hades.signals.SignalStdLogic1164 n13 3 i5 Y i3 C i1 B 4 2 31800 13200 29400 13200 2 29400 13200 29400 7200 2 18600 7200 29400 7200 2 31800 7200 29400 7200 1 29400 7200 
hades.signals.SignalStdLogic1164 n12 3 i4 Y i2 C i0 B 4 2 31800 10800 31200 10800 2 31200 10800 31200 4800 2 31800 4800 31200 4800 2 22200 4800 31200 4800 1 31200 4800 
hades.signals.SignalStdLogic1164 n11 3 EX/Mem_RegWrite Y i3 A i1 A 8 2 31800 12000 31200 12000 2 31200 12000 30600 11400 2 30600 11400 30600 7800 2 2400 -5400 30000 8400 2 30000 8400 30600 7800 2 30600 7800 30600 7200 2 30600 7200 31200 6600 2 31200 6600 31800 6600 1 30600 7800 
hades.signals.SignalStdLogic1164 n10 3 MEM/WB_RegWrite Y i2 A i0 A 8 2 31800 9600 30600 9600 2 30600 9600 30000 9000 2 30000 9000 30000 6600 2 2400 -7800 30000 6600 2 30000 6600 30600 6000 2 30600 6000 30600 4800 2 30600 4800 31200 4200 2 31200 4200 31800 4200 1 30000 6600 
hades.signals.SignalStdLogic1164 n21 2 i19 Y i4 A 4 2 19200 3600 19200 3600 2 20400 4800 19800 4800 2 19800 4800 19200 4200 2 19200 4200 19200 3600 0 
hades.signals.SignalStdLogicVector n20 2 2 i7 Y Fowarding_B A 2 2 38400 14400 38400 15000 2 38400 15000 42000 15000 0 
[end signals]
[end]
