#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x56418102d710 .scope module, "tb_wishbone_nn" "tb_wishbone_nn" 2 4;
 .timescale 0 0;
P_0x56418102d8a0 .param/l "CLK_PERIOD" 1 2 30, +C4<00000000000000000000000000001010>;
v0x5641810523a0_0 .var "clk", 0 0;
v0x564181052460_0 .var "rst_n", 0 0;
v0x564181052570_0 .net "wbs_ack_o", 0 0, v0x564181051c80_0;  1 drivers
v0x564181052610_0 .var "wbs_adr_i", 31 0;
v0x5641810526e0_0 .var "wbs_cyc_i", 0 0;
v0x564181052820_0 .var "wbs_dat_i", 31 0;
v0x564181052910_0 .net "wbs_dat_o", 31 0, v0x564181051f30_0;  1 drivers
v0x5641810529b0_0 .var "wbs_sel_i", 3 0;
v0x564181052a50_0 .var "wbs_stb_i", 0 0;
v0x564181052af0_0 .var "wbs_we_i", 0 0;
S_0x5641810326c0 .scope module, "nn0" "wishbone_nn" 2 17, 3 4 0, S_0x56418102d710;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "wb_clk_i";
    .port_info 1 /INPUT 1 "wb_rst_i";
    .port_info 2 /INPUT 1 "wbs_stb_i";
    .port_info 3 /INPUT 1 "wbs_cyc_i";
    .port_info 4 /INPUT 1 "wbs_we_i";
    .port_info 5 /INPUT 4 "wbs_sel_i";
    .port_info 6 /INPUT 32 "wbs_dat_i";
    .port_info 7 /INPUT 32 "wbs_adr_i";
    .port_info 8 /OUTPUT 1 "wbs_ack_o";
    .port_info 9 /OUTPUT 32 "wbs_dat_o";
P_0x56418101dd10 .param/l "IO_ADDRESS" 0 3 5, C4<00110000000000000000000000000000>;
P_0x56418101dd50 .param/l "PROGRAMMABLE_ADDRESS" 0 3 6, C4<00110000000000000000000000000001>;
v0x564181051930_0 .net "fifo_out", 31 0, v0x564181051370_0;  1 drivers
v0x564181051a10_0 .net "full", 0 0, L_0x564181062ec0;  1 drivers
v0x564181051ab0_0 .net "wb_clk_i", 0 0, v0x5641810523a0_0;  1 drivers
v0x564181051bb0_0 .net "wb_rst_i", 0 0, v0x564181052460_0;  1 drivers
v0x564181051c80_0 .var "wbs_ack_o", 0 0;
v0x564181051d20_0 .net "wbs_adr_i", 31 0, v0x564181052610_0;  1 drivers
v0x564181051dc0_0 .net "wbs_cyc_i", 0 0, v0x5641810526e0_0;  1 drivers
v0x564181051e60_0 .net "wbs_dat_i", 31 0, v0x564181052820_0;  1 drivers
v0x564181051f30_0 .var "wbs_dat_o", 31 0;
v0x564181051fd0_0 .net "wbs_sel_i", 3 0, v0x5641810529b0_0;  1 drivers
v0x564181052090_0 .net "wbs_stb_i", 0 0, v0x564181052a50_0;  1 drivers
v0x564181052150_0 .net "wbs_we_i", 0 0, v0x564181052af0_0;  1 drivers
S_0x56418101fc90 .scope module, "fifo_in" "fifo_buffer" 3 26, 4 1 0, S_0x5641810326c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 1 "ce";
    .port_info 4 /OUTPUT 1 "full";
    .port_info 5 /INPUT 32 "data_i";
    .port_info 6 /OUTPUT 32 "data_o";
v0x56418101f0d0 .array "FIFO", 7 0, 31 0;
v0x56418101f440_0 .net *"_ivl_0", 31 0, L_0x564181052b90;  1 drivers
L_0x7f4b3d2450f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x56418101f660_0 .net/2u *"_ivl_10", 0 0, L_0x7f4b3d2450f0;  1 drivers
L_0x7f4b3d245018 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56418101cb70_0 .net *"_ivl_3", 28 0, L_0x7f4b3d245018;  1 drivers
L_0x7f4b3d245060 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x56418101d4e0_0 .net/2u *"_ivl_4", 31 0, L_0x7f4b3d245060;  1 drivers
v0x564181050e90_0 .net *"_ivl_6", 0 0, L_0x564181062d20;  1 drivers
L_0x7f4b3d2450a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x564181050f50_0 .net/2u *"_ivl_8", 0 0, L_0x7f4b3d2450a8;  1 drivers
v0x564181051030_0 .net "ce", 0 0, v0x5641810526e0_0;  alias, 1 drivers
v0x5641810510f0_0 .net "clk", 0 0, v0x5641810523a0_0;  alias, 1 drivers
v0x5641810511b0_0 .var "count", 2 0;
v0x564181051290_0 .net "data_i", 31 0, v0x564181052820_0;  alias, 1 drivers
v0x564181051370_0 .var "data_o", 31 0;
v0x564181051450_0 .net "full", 0 0, L_0x564181062ec0;  alias, 1 drivers
v0x564181051510_0 .var "read_addr", 2 0;
v0x5641810515f0_0 .net "rst", 0 0, v0x564181052460_0;  alias, 1 drivers
v0x5641810516b0_0 .net "we", 0 0, v0x564181052af0_0;  alias, 1 drivers
v0x564181051770_0 .var "write_addr", 2 0;
E_0x564181033240 .event posedge, v0x5641810510f0_0;
L_0x564181052b90 .concat [ 3 29 0 0], v0x5641810511b0_0, L_0x7f4b3d245018;
L_0x564181062d20 .cmp/eq 32, L_0x564181052b90, L_0x7f4b3d245060;
L_0x564181062ec0 .functor MUXZ 1, L_0x7f4b3d2450f0, L_0x7f4b3d2450a8, L_0x564181062d20, C4<>;
    .scope S_0x56418101fc90;
T_0 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x564181051770_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x564181051510_0, 0, 3;
    %end;
    .thread T_0;
    .scope S_0x56418101fc90;
T_1 ;
    %wait E_0x564181033240;
    %load/vec4 v0x5641810515f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x564181051770_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x564181051510_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5641810511b0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x564181051030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x5641810516b0_0;
    %nor/r;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x5641810511b0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x564181051510_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x56418101f0d0, 4;
    %assign/vec4 v0x564181051370_0, 0;
    %load/vec4 v0x564181051510_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x564181051510_0, 0;
    %jmp T_1.5;
T_1.4 ;
    %load/vec4 v0x5641810516b0_0;
    %load/vec4 v0x5641810511b0_0;
    %pad/u 32;
    %cmpi/u 8, 0, 32;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.6, 8;
    %load/vec4 v0x564181051290_0;
    %load/vec4 v0x564181051770_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56418101f0d0, 0, 4;
    %load/vec4 v0x564181051770_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x564181051770_0, 0;
T_1.6 ;
T_1.5 ;
T_1.2 ;
T_1.1 ;
    %load/vec4 v0x564181051770_0;
    %pad/u 32;
    %cmpi/e 8, 0, 32;
    %jmp/0xz  T_1.8, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x564181051770_0, 0;
T_1.8 ;
    %load/vec4 v0x564181051510_0;
    %pad/u 32;
    %cmpi/e 8, 0, 32;
    %jmp/0xz  T_1.10, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x564181051510_0, 0;
T_1.10 ;
    %load/vec4 v0x564181051770_0;
    %load/vec4 v0x564181051510_0;
    %cmp/u;
    %jmp/0xz  T_1.12, 5;
    %load/vec4 v0x564181051510_0;
    %load/vec4 v0x564181051770_0;
    %sub;
    %assign/vec4 v0x5641810511b0_0, 0;
T_1.12 ;
    %load/vec4 v0x564181051510_0;
    %load/vec4 v0x564181051770_0;
    %cmp/u;
    %jmp/0xz  T_1.14, 5;
    %load/vec4 v0x564181051770_0;
    %load/vec4 v0x564181051510_0;
    %sub;
    %assign/vec4 v0x5641810511b0_0, 0;
T_1.14 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x5641810326c0;
T_2 ;
    %wait E_0x564181033240;
    %load/vec4 v0x564181051bb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x564181051f30_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x564181052090_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x564181051dc0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x564181052150_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x564181051d20_0;
    %dup/vec4;
    %pushi/vec4 805306368, 0, 32;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 805306369, 0, 32;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x564181051f30_0, 0;
    %jmp T_2.7;
T_2.4 ;
    %load/vec4 v0x564181051930_0;
    %assign/vec4 v0x564181051f30_0, 0;
    %jmp T_2.7;
T_2.5 ;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x564181051f30_0, 0;
    %jmp T_2.7;
T_2.7 ;
    %pop/vec4 1;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x5641810326c0;
T_3 ;
    %wait E_0x564181033240;
    %load/vec4 v0x564181051bb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564181051c80_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x564181052090_0;
    %load/vec4 v0x564181051dc0_0;
    %and;
    %load/vec4 v0x564181051d20_0;
    %pushi/vec4 805306368, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x564181051d20_0;
    %pushi/vec4 805306369, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %assign/vec4 v0x564181051c80_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x56418102d710;
T_4 ;
    %delay 5, 0;
    %load/vec4 v0x5641810523a0_0;
    %inv;
    %store/vec4 v0x5641810523a0_0, 0, 1;
    %jmp T_4;
    .thread T_4;
    .scope S_0x56418102d710;
T_5 ;
    %vpi_call 2 34 "$dumpfile", "tb_wishbone_nn.vcd" {0 0 0};
    %vpi_call 2 35 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x56418102d710 {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x56418102d710;
T_6 ;
    %delay 1, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x564181052460_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x5641810523a0_0, 0;
    %delay 30, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x564181052460_0, 0;
    %delay 30, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564181052460_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5641810523a0_0, 0;
    %pushi/vec4 5, 0, 32;
T_6.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_6.1, 5;
    %jmp/1 T_6.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x564181033240;
    %jmp T_6.0;
T_6.1 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x564181052460_0, 0;
    %wait E_0x564181033240;
    %pushi/vec4 2, 0, 32;
T_6.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_6.3, 5;
    %jmp/1 T_6.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x564181033240;
    %jmp T_6.2;
T_6.3 ;
    %pop/vec4 1;
    %vpi_call 2 46 "$display", "HELLO" {0 0 0};
    %vpi_call 2 47 "$finish", 32'sb00000000000000000000000000000010 {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "tests/rtl/basic_verilog_test.v";
    "top_level.v";
    "input_fifo.v";
