$date
	Sun Oct 23 03:48:18 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#493819
b11 !
1"
#493822
b11 &
b11 %
1$
#493823
0"
#493826
b1010 &
b1010 %
#493830
b101 &
b101 %
#493834
b10000 &
b10000 %
#493838
b1000 &
b1000 %
#493842
b100 &
b100 %
#493846
b10 &
b10 %
#493850
b1 &
b1 %
1#
#493854
b0 &
0#
b0 %
0$
#1501728
b1 !
1"
#1501730
b1 &
b1 %
1$
#1501731
0"
#1501734
1#
#1501738
b0 &
b0 %
0#
0$
#2492010
b10110 &
b10110 %
1$
b10110 !
1"
#2492011
0"
#2492014
b1011 &
b1011 %
#2492018
b100010 &
b100010 %
#2492022
b10001 &
b10001 %
#2492026
b110100 &
b110100 %
#2492030
b11010 &
b11010 %
#2492034
b1101 &
b1101 %
#2492038
b101000 &
b101000 %
#2492042
b10100 &
b10100 %
#2492046
b1010 &
b1010 %
#2492050
b101 &
b101 %
#2492054
b10000 &
b10000 %
#2492058
b1000 &
b1000 %
#2492062
b100 &
b100 %
#2492066
b10 &
b10 %
#2492070
b1 &
1#
b1 %
#2492074
b0 &
b0 %
0#
0$
#4500012
