<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>Octeon Software Development Kit: cvmx-spemx-defs.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<!-- Generated by Doxygen 1.6.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="main.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="files.html"><span>File&nbsp;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
<h1>cvmx-spemx-defs.h</h1><a href="cvmx-spemx-defs_8h.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">/***********************license start***************</span>
<a name="l00002"></a>00002 <span class="comment"> * Copyright (c) 2003-2015  Cavium Inc. (support@cavium.com). All rights</span>
<a name="l00003"></a>00003 <span class="comment"> * reserved.</span>
<a name="l00004"></a>00004 <span class="comment"> *</span>
<a name="l00005"></a>00005 <span class="comment"> *</span>
<a name="l00006"></a>00006 <span class="comment"> * Redistribution and use in source and binary forms, with or without</span>
<a name="l00007"></a>00007 <span class="comment"> * modification, are permitted provided that the following conditions are</span>
<a name="l00008"></a>00008 <span class="comment"> * met:</span>
<a name="l00009"></a>00009 <span class="comment"> *</span>
<a name="l00010"></a>00010 <span class="comment"> *   * Redistributions of source code must retain the above copyright</span>
<a name="l00011"></a>00011 <span class="comment"> *     notice, this list of conditions and the following disclaimer.</span>
<a name="l00012"></a>00012 <span class="comment"> *</span>
<a name="l00013"></a>00013 <span class="comment"> *   * Redistributions in binary form must reproduce the above</span>
<a name="l00014"></a>00014 <span class="comment"> *     copyright notice, this list of conditions and the following</span>
<a name="l00015"></a>00015 <span class="comment"> *     disclaimer in the documentation and/or other materials provided</span>
<a name="l00016"></a>00016 <span class="comment"> *     with the distribution.</span>
<a name="l00017"></a>00017 <span class="comment"></span>
<a name="l00018"></a>00018 <span class="comment"> *   * Neither the name of Cavium Inc. nor the names of</span>
<a name="l00019"></a>00019 <span class="comment"> *     its contributors may be used to endorse or promote products</span>
<a name="l00020"></a>00020 <span class="comment"> *     derived from this software without specific prior written</span>
<a name="l00021"></a>00021 <span class="comment"> *     permission.</span>
<a name="l00022"></a>00022 <span class="comment"></span>
<a name="l00023"></a>00023 <span class="comment"> * This Software, including technical data, may be subject to U.S. export  control</span>
<a name="l00024"></a>00024 <span class="comment"> * laws, including the U.S. Export Administration Act and its  associated</span>
<a name="l00025"></a>00025 <span class="comment"> * regulations, and may be subject to export or import  regulations in other</span>
<a name="l00026"></a>00026 <span class="comment"> * countries.</span>
<a name="l00027"></a>00027 <span class="comment"></span>
<a name="l00028"></a>00028 <span class="comment"> * TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED &quot;AS IS&quot;</span>
<a name="l00029"></a>00029 <span class="comment"> * AND WITH ALL FAULTS AND CAVIUM INC. MAKES NO PROMISES, REPRESENTATIONS OR</span>
<a name="l00030"></a>00030 <span class="comment"> * WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, WITH RESPECT TO</span>
<a name="l00031"></a>00031 <span class="comment"> * THE SOFTWARE, INCLUDING ITS CONDITION, ITS CONFORMITY TO ANY REPRESENTATION OR</span>
<a name="l00032"></a>00032 <span class="comment"> * DESCRIPTION, OR THE EXISTENCE OF ANY LATENT OR PATENT DEFECTS, AND CAVIUM</span>
<a name="l00033"></a>00033 <span class="comment"> * SPECIFICALLY DISCLAIMS ALL IMPLIED (IF ANY) WARRANTIES OF TITLE,</span>
<a name="l00034"></a>00034 <span class="comment"> * MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR A PARTICULAR PURPOSE, LACK OF</span>
<a name="l00035"></a>00035 <span class="comment"> * VIRUSES, ACCURACY OR COMPLETENESS, QUIET ENJOYMENT, QUIET POSSESSION OR</span>
<a name="l00036"></a>00036 <span class="comment"> * CORRESPONDENCE TO DESCRIPTION. THE ENTIRE  RISK ARISING OUT OF USE OR</span>
<a name="l00037"></a>00037 <span class="comment"> * PERFORMANCE OF THE SOFTWARE LIES WITH YOU.</span>
<a name="l00038"></a>00038 <span class="comment"> ***********************license end**************************************/</span>
<a name="l00039"></a>00039 
<a name="l00040"></a>00040 <span class="comment"></span>
<a name="l00041"></a>00041 <span class="comment">/**</span>
<a name="l00042"></a>00042 <span class="comment"> * cvmx-spemx-defs.h</span>
<a name="l00043"></a>00043 <span class="comment"> *</span>
<a name="l00044"></a>00044 <span class="comment"> * Configuration and status register (CSR) type definitions for</span>
<a name="l00045"></a>00045 <span class="comment"> * Octeon spemx.</span>
<a name="l00046"></a>00046 <span class="comment"> *</span>
<a name="l00047"></a>00047 <span class="comment"> * This file is auto generated. Do not edit.</span>
<a name="l00048"></a>00048 <span class="comment"> *</span>
<a name="l00049"></a>00049 <span class="comment"> * &lt;hr&gt;$Revision$&lt;hr&gt;</span>
<a name="l00050"></a>00050 <span class="comment"> *</span>
<a name="l00051"></a>00051 <span class="comment"> */</span>
<a name="l00052"></a>00052 <span class="preprocessor">#ifndef __CVMX_SPEMX_DEFS_H__</span>
<a name="l00053"></a>00053 <span class="preprocessor"></span><span class="preprocessor">#define __CVMX_SPEMX_DEFS_H__</span>
<a name="l00054"></a>00054 <span class="preprocessor"></span>
<a name="l00055"></a>00055 <span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00056"></a>00056 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-spemx-defs_8h.html#ac05178c4a10342dca5e073e32c71e4a4" title="cvmx-spemx-defs.h">CVMX_SPEMX_BAR1_INDEXX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00057"></a>00057 {
<a name="l00058"></a>00058     <span class="keywordflow">if</span> (!(
<a name="l00059"></a>00059           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &lt;= 15)) &amp;&amp; ((block_id == 0))))))
<a name="l00060"></a>00060         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SPEMX_BAR1_INDEXX(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00061"></a>00061     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C0000100ull) + (((offset) &amp; 15) + ((block_id) &amp; 0) * 0x0ull) * 8;
<a name="l00062"></a>00062 }
<a name="l00063"></a>00063 <span class="preprocessor">#else</span>
<a name="l00064"></a><a class="code" href="cvmx-spemx-defs_8h.html#ac05178c4a10342dca5e073e32c71e4a4">00064</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SPEMX_BAR1_INDEXX(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800C0000100ull) + (((offset) &amp; 15) + ((block_id) &amp; 0) * 0x0ull) * 8)</span>
<a name="l00065"></a>00065 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00066"></a>00066 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00067"></a>00067 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-spemx-defs_8h.html#ad275c187e94a6b3892d45fd261e43ea8">CVMX_SPEMX_BAR2_MASK</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00068"></a>00068 {
<a name="l00069"></a>00069     <span class="keywordflow">if</span> (!(
<a name="l00070"></a>00070           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset == 0)))))
<a name="l00071"></a>00071         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SPEMX_BAR2_MASK(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00072"></a>00072     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C00000B0ull);
<a name="l00073"></a>00073 }
<a name="l00074"></a>00074 <span class="preprocessor">#else</span>
<a name="l00075"></a><a class="code" href="cvmx-spemx-defs_8h.html#ad275c187e94a6b3892d45fd261e43ea8">00075</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SPEMX_BAR2_MASK(offset) (CVMX_ADD_IO_SEG(0x00011800C00000B0ull))</span>
<a name="l00076"></a>00076 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00077"></a>00077 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00078"></a>00078 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-spemx-defs_8h.html#a19a185ca9d3e1487dd722e50fbf30f89">CVMX_SPEMX_BAR_CTL</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00079"></a>00079 {
<a name="l00080"></a>00080     <span class="keywordflow">if</span> (!(
<a name="l00081"></a>00081           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset == 0)))))
<a name="l00082"></a>00082         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SPEMX_BAR_CTL(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00083"></a>00083     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C00000A8ull);
<a name="l00084"></a>00084 }
<a name="l00085"></a>00085 <span class="preprocessor">#else</span>
<a name="l00086"></a><a class="code" href="cvmx-spemx-defs_8h.html#a19a185ca9d3e1487dd722e50fbf30f89">00086</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SPEMX_BAR_CTL(offset) (CVMX_ADD_IO_SEG(0x00011800C00000A8ull))</span>
<a name="l00087"></a>00087 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00088"></a>00088 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00089"></a>00089 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-spemx-defs_8h.html#a781bf859c5f36a04942c6382fce6f529">CVMX_SPEMX_BIST_STATUS</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00090"></a>00090 {
<a name="l00091"></a>00091     <span class="keywordflow">if</span> (!(
<a name="l00092"></a>00092           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset == 0)))))
<a name="l00093"></a>00093         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SPEMX_BIST_STATUS(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00094"></a>00094     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C0000440ull);
<a name="l00095"></a>00095 }
<a name="l00096"></a>00096 <span class="preprocessor">#else</span>
<a name="l00097"></a><a class="code" href="cvmx-spemx-defs_8h.html#a781bf859c5f36a04942c6382fce6f529">00097</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SPEMX_BIST_STATUS(offset) (CVMX_ADD_IO_SEG(0x00011800C0000440ull))</span>
<a name="l00098"></a>00098 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00099"></a>00099 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00100"></a>00100 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-spemx-defs_8h.html#a2e700db0a0a29f15f66e995c7e4c3447">CVMX_SPEMX_CFG</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00101"></a>00101 {
<a name="l00102"></a>00102     <span class="keywordflow">if</span> (!(
<a name="l00103"></a>00103           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset == 0)))))
<a name="l00104"></a>00104         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SPEMX_CFG(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00105"></a>00105     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C0000410ull);
<a name="l00106"></a>00106 }
<a name="l00107"></a>00107 <span class="preprocessor">#else</span>
<a name="l00108"></a><a class="code" href="cvmx-spemx-defs_8h.html#a2e700db0a0a29f15f66e995c7e4c3447">00108</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SPEMX_CFG(offset) (CVMX_ADD_IO_SEG(0x00011800C0000410ull))</span>
<a name="l00109"></a>00109 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00110"></a>00110 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00111"></a>00111 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-spemx-defs_8h.html#a87add840cf0a96f2e1cdc02abc7423f9">CVMX_SPEMX_CFG_RD</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00112"></a>00112 {
<a name="l00113"></a>00113     <span class="keywordflow">if</span> (!(
<a name="l00114"></a>00114           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset == 0)))))
<a name="l00115"></a>00115         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SPEMX_CFG_RD(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00116"></a>00116     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C0000030ull);
<a name="l00117"></a>00117 }
<a name="l00118"></a>00118 <span class="preprocessor">#else</span>
<a name="l00119"></a><a class="code" href="cvmx-spemx-defs_8h.html#a87add840cf0a96f2e1cdc02abc7423f9">00119</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SPEMX_CFG_RD(offset) (CVMX_ADD_IO_SEG(0x00011800C0000030ull))</span>
<a name="l00120"></a>00120 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00121"></a>00121 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00122"></a>00122 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-spemx-defs_8h.html#a86f39e6529e9cc7a01640f6844bf0a85">CVMX_SPEMX_CFG_WR</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00123"></a>00123 {
<a name="l00124"></a>00124     <span class="keywordflow">if</span> (!(
<a name="l00125"></a>00125           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset == 0)))))
<a name="l00126"></a>00126         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SPEMX_CFG_WR(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00127"></a>00127     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C0000028ull);
<a name="l00128"></a>00128 }
<a name="l00129"></a>00129 <span class="preprocessor">#else</span>
<a name="l00130"></a><a class="code" href="cvmx-spemx-defs_8h.html#a86f39e6529e9cc7a01640f6844bf0a85">00130</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SPEMX_CFG_WR(offset) (CVMX_ADD_IO_SEG(0x00011800C0000028ull))</span>
<a name="l00131"></a>00131 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00132"></a>00132 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00133"></a>00133 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-spemx-defs_8h.html#a91c3155b5a43281c10c4499a34e2de57">CVMX_SPEMX_CLK_EN</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00134"></a>00134 {
<a name="l00135"></a>00135     <span class="keywordflow">if</span> (!(
<a name="l00136"></a>00136           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset == 0)))))
<a name="l00137"></a>00137         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SPEMX_CLK_EN(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00138"></a>00138     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C0000400ull);
<a name="l00139"></a>00139 }
<a name="l00140"></a>00140 <span class="preprocessor">#else</span>
<a name="l00141"></a><a class="code" href="cvmx-spemx-defs_8h.html#a91c3155b5a43281c10c4499a34e2de57">00141</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SPEMX_CLK_EN(offset) (CVMX_ADD_IO_SEG(0x00011800C0000400ull))</span>
<a name="l00142"></a>00142 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00143"></a>00143 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00144"></a>00144 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-spemx-defs_8h.html#afb55ac93b5680174d9ce2e8908987009">CVMX_SPEMX_CPL_LUT_VALID</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00145"></a>00145 {
<a name="l00146"></a>00146     <span class="keywordflow">if</span> (!(
<a name="l00147"></a>00147           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset == 0)))))
<a name="l00148"></a>00148         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SPEMX_CPL_LUT_VALID(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00149"></a>00149     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C0000098ull);
<a name="l00150"></a>00150 }
<a name="l00151"></a>00151 <span class="preprocessor">#else</span>
<a name="l00152"></a><a class="code" href="cvmx-spemx-defs_8h.html#afb55ac93b5680174d9ce2e8908987009">00152</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SPEMX_CPL_LUT_VALID(offset) (CVMX_ADD_IO_SEG(0x00011800C0000098ull))</span>
<a name="l00153"></a>00153 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00154"></a>00154 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00155"></a>00155 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-spemx-defs_8h.html#a2ac1a7310d5de173666fd57ce88f209c">CVMX_SPEMX_CTL_STATUS</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00156"></a>00156 {
<a name="l00157"></a>00157     <span class="keywordflow">if</span> (!(
<a name="l00158"></a>00158           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset == 0)))))
<a name="l00159"></a>00159         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SPEMX_CTL_STATUS(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00160"></a>00160     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C0000000ull);
<a name="l00161"></a>00161 }
<a name="l00162"></a>00162 <span class="preprocessor">#else</span>
<a name="l00163"></a><a class="code" href="cvmx-spemx-defs_8h.html#a2ac1a7310d5de173666fd57ce88f209c">00163</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SPEMX_CTL_STATUS(offset) (CVMX_ADD_IO_SEG(0x00011800C0000000ull))</span>
<a name="l00164"></a>00164 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00165"></a>00165 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00166"></a>00166 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-spemx-defs_8h.html#aa3bda968bbe1a8d96527d0ac50266683">CVMX_SPEMX_CTL_STATUS2</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00167"></a>00167 {
<a name="l00168"></a>00168     <span class="keywordflow">if</span> (!(
<a name="l00169"></a>00169           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset == 0)))))
<a name="l00170"></a>00170         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SPEMX_CTL_STATUS2(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00171"></a>00171     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C0000008ull);
<a name="l00172"></a>00172 }
<a name="l00173"></a>00173 <span class="preprocessor">#else</span>
<a name="l00174"></a><a class="code" href="cvmx-spemx-defs_8h.html#aa3bda968bbe1a8d96527d0ac50266683">00174</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SPEMX_CTL_STATUS2(offset) (CVMX_ADD_IO_SEG(0x00011800C0000008ull))</span>
<a name="l00175"></a>00175 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00176"></a>00176 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00177"></a>00177 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-spemx-defs_8h.html#ad4ce4afd39cb9418440208c0757da2b6">CVMX_SPEMX_DBG_INFO</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00178"></a>00178 {
<a name="l00179"></a>00179     <span class="keywordflow">if</span> (!(
<a name="l00180"></a>00180           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset == 0)))))
<a name="l00181"></a>00181         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SPEMX_DBG_INFO(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00182"></a>00182     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C00000D0ull);
<a name="l00183"></a>00183 }
<a name="l00184"></a>00184 <span class="preprocessor">#else</span>
<a name="l00185"></a><a class="code" href="cvmx-spemx-defs_8h.html#ad4ce4afd39cb9418440208c0757da2b6">00185</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SPEMX_DBG_INFO(offset) (CVMX_ADD_IO_SEG(0x00011800C00000D0ull))</span>
<a name="l00186"></a>00186 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00187"></a>00187 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00188"></a>00188 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-spemx-defs_8h.html#a7025f0db3a39cd8439ae570cf498055d">CVMX_SPEMX_DIAG_STATUS</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00189"></a>00189 {
<a name="l00190"></a>00190     <span class="keywordflow">if</span> (!(
<a name="l00191"></a>00191           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset == 0)))))
<a name="l00192"></a>00192         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SPEMX_DIAG_STATUS(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00193"></a>00193     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C0000020ull);
<a name="l00194"></a>00194 }
<a name="l00195"></a>00195 <span class="preprocessor">#else</span>
<a name="l00196"></a><a class="code" href="cvmx-spemx-defs_8h.html#a7025f0db3a39cd8439ae570cf498055d">00196</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SPEMX_DIAG_STATUS(offset) (CVMX_ADD_IO_SEG(0x00011800C0000020ull))</span>
<a name="l00197"></a>00197 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00198"></a>00198 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00199"></a>00199 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-spemx-defs_8h.html#a361257a57303a0b5f745cc36a275d61e">CVMX_SPEMX_ECC_ENA</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00200"></a>00200 {
<a name="l00201"></a>00201     <span class="keywordflow">if</span> (!(
<a name="l00202"></a>00202           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset == 0)))))
<a name="l00203"></a>00203         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SPEMX_ECC_ENA(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00204"></a>00204     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C0000448ull);
<a name="l00205"></a>00205 }
<a name="l00206"></a>00206 <span class="preprocessor">#else</span>
<a name="l00207"></a><a class="code" href="cvmx-spemx-defs_8h.html#a361257a57303a0b5f745cc36a275d61e">00207</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SPEMX_ECC_ENA(offset) (CVMX_ADD_IO_SEG(0x00011800C0000448ull))</span>
<a name="l00208"></a>00208 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00209"></a>00209 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00210"></a>00210 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-spemx-defs_8h.html#a5ba51f03745368ff3b5af22818748b5d">CVMX_SPEMX_ECC_SYND_CTRL</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00211"></a>00211 {
<a name="l00212"></a>00212     <span class="keywordflow">if</span> (!(
<a name="l00213"></a>00213           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset == 0)))))
<a name="l00214"></a>00214         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SPEMX_ECC_SYND_CTRL(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00215"></a>00215     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C0000450ull);
<a name="l00216"></a>00216 }
<a name="l00217"></a>00217 <span class="preprocessor">#else</span>
<a name="l00218"></a><a class="code" href="cvmx-spemx-defs_8h.html#a5ba51f03745368ff3b5af22818748b5d">00218</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SPEMX_ECC_SYND_CTRL(offset) (CVMX_ADD_IO_SEG(0x00011800C0000450ull))</span>
<a name="l00219"></a>00219 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00220"></a>00220 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00221"></a>00221 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-spemx-defs_8h.html#af3c8dc3477b00b6eee21db7fc4677b87">CVMX_SPEMX_ECO</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00222"></a>00222 {
<a name="l00223"></a>00223     <span class="keywordflow">if</span> (!(
<a name="l00224"></a>00224           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset == 0)))))
<a name="l00225"></a>00225         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SPEMX_ECO(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00226"></a>00226     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C0000010ull);
<a name="l00227"></a>00227 }
<a name="l00228"></a>00228 <span class="preprocessor">#else</span>
<a name="l00229"></a><a class="code" href="cvmx-spemx-defs_8h.html#af3c8dc3477b00b6eee21db7fc4677b87">00229</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SPEMX_ECO(offset) (CVMX_ADD_IO_SEG(0x00011800C0000010ull))</span>
<a name="l00230"></a>00230 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00231"></a>00231 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00232"></a>00232 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-spemx-defs_8h.html#ab04f0f4f2f5266120345433f6ba44f7c">CVMX_SPEMX_FLR_GLBLCNT_CTL</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00233"></a>00233 {
<a name="l00234"></a>00234     <span class="keywordflow">if</span> (!(
<a name="l00235"></a>00235           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset == 0)))))
<a name="l00236"></a>00236         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SPEMX_FLR_GLBLCNT_CTL(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00237"></a>00237     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C0000210ull);
<a name="l00238"></a>00238 }
<a name="l00239"></a>00239 <span class="preprocessor">#else</span>
<a name="l00240"></a><a class="code" href="cvmx-spemx-defs_8h.html#ab04f0f4f2f5266120345433f6ba44f7c">00240</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SPEMX_FLR_GLBLCNT_CTL(offset) (CVMX_ADD_IO_SEG(0x00011800C0000210ull))</span>
<a name="l00241"></a>00241 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00242"></a>00242 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00243"></a>00243 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-spemx-defs_8h.html#a576aed725f599f83e5f9a419003ef113">CVMX_SPEMX_FLR_PF0_VF_STOPREQ</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00244"></a>00244 {
<a name="l00245"></a>00245     <span class="keywordflow">if</span> (!(
<a name="l00246"></a>00246           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset == 0)))))
<a name="l00247"></a>00247         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SPEMX_FLR_PF0_VF_STOPREQ(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00248"></a>00248     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C0000220ull);
<a name="l00249"></a>00249 }
<a name="l00250"></a>00250 <span class="preprocessor">#else</span>
<a name="l00251"></a><a class="code" href="cvmx-spemx-defs_8h.html#a576aed725f599f83e5f9a419003ef113">00251</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SPEMX_FLR_PF0_VF_STOPREQ(offset) (CVMX_ADD_IO_SEG(0x00011800C0000220ull))</span>
<a name="l00252"></a>00252 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00253"></a>00253 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00254"></a>00254 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-spemx-defs_8h.html#a220588c2f282d97a4a41351811f05455">CVMX_SPEMX_FLR_PF1_VF_STOPREQ</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00255"></a>00255 {
<a name="l00256"></a>00256     <span class="keywordflow">if</span> (!(
<a name="l00257"></a>00257           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset == 0)))))
<a name="l00258"></a>00258         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SPEMX_FLR_PF1_VF_STOPREQ(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00259"></a>00259     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C0000228ull);
<a name="l00260"></a>00260 }
<a name="l00261"></a>00261 <span class="preprocessor">#else</span>
<a name="l00262"></a><a class="code" href="cvmx-spemx-defs_8h.html#a220588c2f282d97a4a41351811f05455">00262</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SPEMX_FLR_PF1_VF_STOPREQ(offset) (CVMX_ADD_IO_SEG(0x00011800C0000228ull))</span>
<a name="l00263"></a>00263 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00264"></a>00264 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00265"></a>00265 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-spemx-defs_8h.html#ad64ebc9ec92897bd2973c5e02be0b520">CVMX_SPEMX_FLR_PF2_VFX_STOPREQ</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00266"></a>00266 {
<a name="l00267"></a>00267     <span class="keywordflow">if</span> (!(
<a name="l00268"></a>00268           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &lt;= 16)) &amp;&amp; ((block_id == 0))))))
<a name="l00269"></a>00269         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SPEMX_FLR_PF2_VFX_STOPREQ(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00270"></a>00270     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C0000300ull) + (((offset) &amp; 31) + ((block_id) &amp; 0) * 0x0ull) * 8;
<a name="l00271"></a>00271 }
<a name="l00272"></a>00272 <span class="preprocessor">#else</span>
<a name="l00273"></a><a class="code" href="cvmx-spemx-defs_8h.html#ad64ebc9ec92897bd2973c5e02be0b520">00273</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SPEMX_FLR_PF2_VFX_STOPREQ(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800C0000300ull) + (((offset) &amp; 31) + ((block_id) &amp; 0) * 0x0ull) * 8)</span>
<a name="l00274"></a>00274 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00275"></a>00275 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00276"></a>00276 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-spemx-defs_8h.html#af2b18732770f59b4fcf914b4e65e5b5c">CVMX_SPEMX_FLR_PF_STOPREQ</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00277"></a>00277 {
<a name="l00278"></a>00278     <span class="keywordflow">if</span> (!(
<a name="l00279"></a>00279           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset == 0)))))
<a name="l00280"></a>00280         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SPEMX_FLR_PF_STOPREQ(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00281"></a>00281     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C0000218ull);
<a name="l00282"></a>00282 }
<a name="l00283"></a>00283 <span class="preprocessor">#else</span>
<a name="l00284"></a><a class="code" href="cvmx-spemx-defs_8h.html#af2b18732770f59b4fcf914b4e65e5b5c">00284</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SPEMX_FLR_PF_STOPREQ(offset) (CVMX_ADD_IO_SEG(0x00011800C0000218ull))</span>
<a name="l00285"></a>00285 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00286"></a>00286 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00287"></a>00287 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-spemx-defs_8h.html#a4f127bb0bc1fe2d88bc408a8ae4b9485">CVMX_SPEMX_FLR_ZOMBIE_CTL</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00288"></a>00288 {
<a name="l00289"></a>00289     <span class="keywordflow">if</span> (!(
<a name="l00290"></a>00290           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset == 0)))))
<a name="l00291"></a>00291         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SPEMX_FLR_ZOMBIE_CTL(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00292"></a>00292     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C0000230ull);
<a name="l00293"></a>00293 }
<a name="l00294"></a>00294 <span class="preprocessor">#else</span>
<a name="l00295"></a><a class="code" href="cvmx-spemx-defs_8h.html#a4f127bb0bc1fe2d88bc408a8ae4b9485">00295</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SPEMX_FLR_ZOMBIE_CTL(offset) (CVMX_ADD_IO_SEG(0x00011800C0000230ull))</span>
<a name="l00296"></a>00296 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00297"></a>00297 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00298"></a>00298 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-spemx-defs_8h.html#a588fc75724be1e418f1a1f50bec32f8c">CVMX_SPEMX_INB_READ_CREDITS</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00299"></a>00299 {
<a name="l00300"></a>00300     <span class="keywordflow">if</span> (!(
<a name="l00301"></a>00301           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset == 0)))))
<a name="l00302"></a>00302         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SPEMX_INB_READ_CREDITS(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00303"></a>00303     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C00000B8ull);
<a name="l00304"></a>00304 }
<a name="l00305"></a>00305 <span class="preprocessor">#else</span>
<a name="l00306"></a><a class="code" href="cvmx-spemx-defs_8h.html#a588fc75724be1e418f1a1f50bec32f8c">00306</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SPEMX_INB_READ_CREDITS(offset) (CVMX_ADD_IO_SEG(0x00011800C00000B8ull))</span>
<a name="l00307"></a>00307 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00308"></a>00308 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00309"></a>00309 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-spemx-defs_8h.html#a00e4934af24de1d6a57b487456a2ec1e">CVMX_SPEMX_INT_SUM</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00310"></a>00310 {
<a name="l00311"></a>00311     <span class="keywordflow">if</span> (!(
<a name="l00312"></a>00312           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset == 0)))))
<a name="l00313"></a>00313         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SPEMX_INT_SUM(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00314"></a>00314     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C0000428ull);
<a name="l00315"></a>00315 }
<a name="l00316"></a>00316 <span class="preprocessor">#else</span>
<a name="l00317"></a><a class="code" href="cvmx-spemx-defs_8h.html#a00e4934af24de1d6a57b487456a2ec1e">00317</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SPEMX_INT_SUM(offset) (CVMX_ADD_IO_SEG(0x00011800C0000428ull))</span>
<a name="l00318"></a>00318 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00319"></a>00319 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00320"></a>00320 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-spemx-defs_8h.html#a6773988d54389959e28b00eb695c9651">CVMX_SPEMX_NQM_BAR0_START</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00321"></a>00321 {
<a name="l00322"></a>00322     <span class="keywordflow">if</span> (!(
<a name="l00323"></a>00323           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset == 0)))))
<a name="l00324"></a>00324         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SPEMX_NQM_BAR0_START(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00325"></a>00325     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C0000208ull);
<a name="l00326"></a>00326 }
<a name="l00327"></a>00327 <span class="preprocessor">#else</span>
<a name="l00328"></a><a class="code" href="cvmx-spemx-defs_8h.html#a6773988d54389959e28b00eb695c9651">00328</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SPEMX_NQM_BAR0_START(offset) (CVMX_ADD_IO_SEG(0x00011800C0000208ull))</span>
<a name="l00329"></a>00329 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00330"></a>00330 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00331"></a>00331 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-spemx-defs_8h.html#ad6b0e2002c6dd2c1a56f6f102f08682e">CVMX_SPEMX_NQM_TLP_CREDITS</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00332"></a>00332 {
<a name="l00333"></a>00333     <span class="keywordflow">if</span> (!(
<a name="l00334"></a>00334           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset == 0)))))
<a name="l00335"></a>00335         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SPEMX_NQM_TLP_CREDITS(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00336"></a>00336     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C0000200ull);
<a name="l00337"></a>00337 }
<a name="l00338"></a>00338 <span class="preprocessor">#else</span>
<a name="l00339"></a><a class="code" href="cvmx-spemx-defs_8h.html#ad6b0e2002c6dd2c1a56f6f102f08682e">00339</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SPEMX_NQM_TLP_CREDITS(offset) (CVMX_ADD_IO_SEG(0x00011800C0000200ull))</span>
<a name="l00340"></a>00340 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00341"></a>00341 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00342"></a>00342 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-spemx-defs_8h.html#acd0d988541cc0033a76f5c09b410bafe">CVMX_SPEMX_ON</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00343"></a>00343 {
<a name="l00344"></a>00344     <span class="keywordflow">if</span> (!(
<a name="l00345"></a>00345           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset == 0)))))
<a name="l00346"></a>00346         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SPEMX_ON(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00347"></a>00347     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C0000420ull);
<a name="l00348"></a>00348 }
<a name="l00349"></a>00349 <span class="preprocessor">#else</span>
<a name="l00350"></a><a class="code" href="cvmx-spemx-defs_8h.html#acd0d988541cc0033a76f5c09b410bafe">00350</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SPEMX_ON(offset) (CVMX_ADD_IO_SEG(0x00011800C0000420ull))</span>
<a name="l00351"></a>00351 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00352"></a>00352 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00353"></a>00353 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-spemx-defs_8h.html#ab6f24656348b16ff5427b9c429b3fb9c">CVMX_SPEMX_P2N_BAR0_START</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00354"></a>00354 {
<a name="l00355"></a>00355     <span class="keywordflow">if</span> (!(
<a name="l00356"></a>00356           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset == 0)))))
<a name="l00357"></a>00357         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SPEMX_P2N_BAR0_START(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00358"></a>00358     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C0000080ull);
<a name="l00359"></a>00359 }
<a name="l00360"></a>00360 <span class="preprocessor">#else</span>
<a name="l00361"></a><a class="code" href="cvmx-spemx-defs_8h.html#ab6f24656348b16ff5427b9c429b3fb9c">00361</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SPEMX_P2N_BAR0_START(offset) (CVMX_ADD_IO_SEG(0x00011800C0000080ull))</span>
<a name="l00362"></a>00362 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00363"></a>00363 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00364"></a>00364 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-spemx-defs_8h.html#affcbc073a4a6c0f7eb561deeee446b5c">CVMX_SPEMX_P2N_BAR1_START</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00365"></a>00365 {
<a name="l00366"></a>00366     <span class="keywordflow">if</span> (!(
<a name="l00367"></a>00367           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset == 0)))))
<a name="l00368"></a>00368         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SPEMX_P2N_BAR1_START(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00369"></a>00369     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C0000088ull);
<a name="l00370"></a>00370 }
<a name="l00371"></a>00371 <span class="preprocessor">#else</span>
<a name="l00372"></a><a class="code" href="cvmx-spemx-defs_8h.html#affcbc073a4a6c0f7eb561deeee446b5c">00372</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SPEMX_P2N_BAR1_START(offset) (CVMX_ADD_IO_SEG(0x00011800C0000088ull))</span>
<a name="l00373"></a>00373 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00374"></a>00374 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00375"></a>00375 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-spemx-defs_8h.html#a7e2026cddb0e874f6efd23297c0a1cb5">CVMX_SPEMX_P2N_BAR2_START</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00376"></a>00376 {
<a name="l00377"></a>00377     <span class="keywordflow">if</span> (!(
<a name="l00378"></a>00378           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset == 0)))))
<a name="l00379"></a>00379         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SPEMX_P2N_BAR2_START(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00380"></a>00380     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C0000090ull);
<a name="l00381"></a>00381 }
<a name="l00382"></a>00382 <span class="preprocessor">#else</span>
<a name="l00383"></a><a class="code" href="cvmx-spemx-defs_8h.html#a7e2026cddb0e874f6efd23297c0a1cb5">00383</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SPEMX_P2N_BAR2_START(offset) (CVMX_ADD_IO_SEG(0x00011800C0000090ull))</span>
<a name="l00384"></a>00384 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00385"></a>00385 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00386"></a>00386 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-spemx-defs_8h.html#a80dbb41f1799972a92747e14f55d4050">CVMX_SPEMX_P2P_BARX_END</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00387"></a>00387 {
<a name="l00388"></a>00388     <span class="keywordflow">if</span> (!(
<a name="l00389"></a>00389           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id == 0))))))
<a name="l00390"></a>00390         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SPEMX_P2P_BARX_END(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00391"></a>00391     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C0000048ull) + (((offset) &amp; 3) + ((block_id) &amp; 0) * 0x0ull) * 16;
<a name="l00392"></a>00392 }
<a name="l00393"></a>00393 <span class="preprocessor">#else</span>
<a name="l00394"></a><a class="code" href="cvmx-spemx-defs_8h.html#a80dbb41f1799972a92747e14f55d4050">00394</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SPEMX_P2P_BARX_END(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800C0000048ull) + (((offset) &amp; 3) + ((block_id) &amp; 0) * 0x0ull) * 16)</span>
<a name="l00395"></a>00395 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00396"></a>00396 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00397"></a>00397 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-spemx-defs_8h.html#ab4cdfb1c9d3d29bca814dd74cbc83603">CVMX_SPEMX_P2P_BARX_START</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00398"></a>00398 {
<a name="l00399"></a>00399     <span class="keywordflow">if</span> (!(
<a name="l00400"></a>00400           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id == 0))))))
<a name="l00401"></a>00401         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SPEMX_P2P_BARX_START(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00402"></a>00402     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C0000040ull) + (((offset) &amp; 3) + ((block_id) &amp; 0) * 0x0ull) * 16;
<a name="l00403"></a>00403 }
<a name="l00404"></a>00404 <span class="preprocessor">#else</span>
<a name="l00405"></a><a class="code" href="cvmx-spemx-defs_8h.html#ab4cdfb1c9d3d29bca814dd74cbc83603">00405</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SPEMX_P2P_BARX_START(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800C0000040ull) + (((offset) &amp; 3) + ((block_id) &amp; 0) * 0x0ull) * 16)</span>
<a name="l00406"></a>00406 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00407"></a>00407 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00408"></a>00408 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-spemx-defs_8h.html#abbdde544824f6cd46ceeeaf2bda06422">CVMX_SPEMX_PF1_DBG_INFO</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00409"></a>00409 {
<a name="l00410"></a>00410     <span class="keywordflow">if</span> (!(
<a name="l00411"></a>00411           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset == 0)))))
<a name="l00412"></a>00412         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SPEMX_PF1_DBG_INFO(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00413"></a>00413     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C0000240ull);
<a name="l00414"></a>00414 }
<a name="l00415"></a>00415 <span class="preprocessor">#else</span>
<a name="l00416"></a><a class="code" href="cvmx-spemx-defs_8h.html#abbdde544824f6cd46ceeeaf2bda06422">00416</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SPEMX_PF1_DBG_INFO(offset) (CVMX_ADD_IO_SEG(0x00011800C0000240ull))</span>
<a name="l00417"></a>00417 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00418"></a>00418 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00419"></a>00419 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-spemx-defs_8h.html#ab9f186f2cb08b0eaf572a4a24d3cafc1">CVMX_SPEMX_PF2_DBG_INFO</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00420"></a>00420 {
<a name="l00421"></a>00421     <span class="keywordflow">if</span> (!(
<a name="l00422"></a>00422           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset == 0)))))
<a name="l00423"></a>00423         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SPEMX_PF2_DBG_INFO(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00424"></a>00424     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C0000248ull);
<a name="l00425"></a>00425 }
<a name="l00426"></a>00426 <span class="preprocessor">#else</span>
<a name="l00427"></a><a class="code" href="cvmx-spemx-defs_8h.html#ab9f186f2cb08b0eaf572a4a24d3cafc1">00427</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SPEMX_PF2_DBG_INFO(offset) (CVMX_ADD_IO_SEG(0x00011800C0000248ull))</span>
<a name="l00428"></a>00428 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00429"></a>00429 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00430"></a>00430 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-spemx-defs_8h.html#a557402726cb124df8a66e51c6b0b3241">CVMX_SPEMX_SPI_CTL</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00431"></a>00431 {
<a name="l00432"></a>00432     <span class="keywordflow">if</span> (!(
<a name="l00433"></a>00433           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset == 0)))))
<a name="l00434"></a>00434         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SPEMX_SPI_CTL(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00435"></a>00435     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C0000180ull);
<a name="l00436"></a>00436 }
<a name="l00437"></a>00437 <span class="preprocessor">#else</span>
<a name="l00438"></a><a class="code" href="cvmx-spemx-defs_8h.html#a557402726cb124df8a66e51c6b0b3241">00438</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SPEMX_SPI_CTL(offset) (CVMX_ADD_IO_SEG(0x00011800C0000180ull))</span>
<a name="l00439"></a>00439 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00440"></a>00440 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00441"></a>00441 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-spemx-defs_8h.html#af1b6d7b24df97d122372567800a56468">CVMX_SPEMX_SPI_DATA</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00442"></a>00442 {
<a name="l00443"></a>00443     <span class="keywordflow">if</span> (!(
<a name="l00444"></a>00444           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset == 0)))))
<a name="l00445"></a>00445         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SPEMX_SPI_DATA(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00446"></a>00446     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C0000188ull);
<a name="l00447"></a>00447 }
<a name="l00448"></a>00448 <span class="preprocessor">#else</span>
<a name="l00449"></a><a class="code" href="cvmx-spemx-defs_8h.html#af1b6d7b24df97d122372567800a56468">00449</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SPEMX_SPI_DATA(offset) (CVMX_ADD_IO_SEG(0x00011800C0000188ull))</span>
<a name="l00450"></a>00450 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00451"></a>00451 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00452"></a>00452 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-spemx-defs_8h.html#a552f6d7e106950cf422210611d23592f">CVMX_SPEMX_STRAP</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00453"></a>00453 {
<a name="l00454"></a>00454     <span class="keywordflow">if</span> (!(
<a name="l00455"></a>00455           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset == 0)))))
<a name="l00456"></a>00456         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SPEMX_STRAP(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00457"></a>00457     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C0000408ull);
<a name="l00458"></a>00458 }
<a name="l00459"></a>00459 <span class="preprocessor">#else</span>
<a name="l00460"></a><a class="code" href="cvmx-spemx-defs_8h.html#a552f6d7e106950cf422210611d23592f">00460</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SPEMX_STRAP(offset) (CVMX_ADD_IO_SEG(0x00011800C0000408ull))</span>
<a name="l00461"></a>00461 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00462"></a>00462 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00463"></a>00463 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-spemx-defs_8h.html#a84fea24a5d901a2f173a8adc3cda8ccb">CVMX_SPEMX_TLP_CREDITS</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00464"></a>00464 {
<a name="l00465"></a>00465     <span class="keywordflow">if</span> (!(
<a name="l00466"></a>00466           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset == 0)))))
<a name="l00467"></a>00467         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SPEMX_TLP_CREDITS(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00468"></a>00468     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C0000038ull);
<a name="l00469"></a>00469 }
<a name="l00470"></a>00470 <span class="preprocessor">#else</span>
<a name="l00471"></a><a class="code" href="cvmx-spemx-defs_8h.html#a84fea24a5d901a2f173a8adc3cda8ccb">00471</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SPEMX_TLP_CREDITS(offset) (CVMX_ADD_IO_SEG(0x00011800C0000038ull))</span>
<a name="l00472"></a>00472 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00473"></a>00473 <span class="preprocessor"></span><span class="comment"></span>
<a name="l00474"></a>00474 <span class="comment">/**</span>
<a name="l00475"></a>00475 <span class="comment"> * cvmx_spem#_bar1_index#</span>
<a name="l00476"></a>00476 <span class="comment"> *</span>
<a name="l00477"></a>00477 <span class="comment"> * This register contains the address index and control bits for access to memory ranges of BAR1.</span>
<a name="l00478"></a>00478 <span class="comment"> * The index is built from supplied address [25:22].</span>
<a name="l00479"></a>00479 <span class="comment"> */</span>
<a name="l00480"></a><a class="code" href="unioncvmx__spemx__bar1__indexx.html">00480</a> <span class="keyword">union </span><a class="code" href="unioncvmx__spemx__bar1__indexx.html" title="cvmx_spem::_bar1_index#">cvmx_spemx_bar1_indexx</a> {
<a name="l00481"></a><a class="code" href="unioncvmx__spemx__bar1__indexx.html#a541f1b35a5f2202ff117ff80635baee4">00481</a>     uint64_t <a class="code" href="unioncvmx__spemx__bar1__indexx.html#a541f1b35a5f2202ff117ff80635baee4">u64</a>;
<a name="l00482"></a><a class="code" href="structcvmx__spemx__bar1__indexx_1_1cvmx__spemx__bar1__indexx__s.html">00482</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__spemx__bar1__indexx_1_1cvmx__spemx__bar1__indexx__s.html">cvmx_spemx_bar1_indexx_s</a> {
<a name="l00483"></a>00483 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00484"></a>00484 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__spemx__bar1__indexx_1_1cvmx__spemx__bar1__indexx__s.html#a3cf7a8f24fcdefe5bd5e0b5977e2c3dc">reserved_24_63</a>               : 40;
<a name="l00485"></a>00485     uint64_t <a class="code" href="structcvmx__spemx__bar1__indexx_1_1cvmx__spemx__bar1__indexx__s.html#a991c007644a81cab8ec5fabc6f4d2f71">addr_idx</a>                     : 20; <span class="comment">/**&lt; Address index. Address bits [41:22] sent to L2C. */</span>
<a name="l00486"></a>00486     uint64_t <a class="code" href="structcvmx__spemx__bar1__indexx_1_1cvmx__spemx__bar1__indexx__s.html#ac576d91575359cdcd83b24fccbf9ef57">ca</a>                           : 1;  <span class="comment">/**&lt; Cached. Set to 1 when access is not to be cached in L2. */</span>
<a name="l00487"></a>00487     uint64_t <a class="code" href="structcvmx__spemx__bar1__indexx_1_1cvmx__spemx__bar1__indexx__s.html#a44b58a0c43904063cf5134bf016b538b">end_swp</a>                      : 2;  <span class="comment">/**&lt; Endian-swap mode.</span>
<a name="l00488"></a>00488 <span class="comment">                                                         Enumerated by SLI_ENDIANSWAP_E. */</span>
<a name="l00489"></a>00489     uint64_t <a class="code" href="structcvmx__spemx__bar1__indexx_1_1cvmx__spemx__bar1__indexx__s.html#a283210e96db9700915e1642ff89d4c33">addr_v</a>                       : 1;  <span class="comment">/**&lt; Address valid. Set to 1 when the selected address range is valid. */</span>
<a name="l00490"></a>00490 <span class="preprocessor">#else</span>
<a name="l00491"></a><a class="code" href="structcvmx__spemx__bar1__indexx_1_1cvmx__spemx__bar1__indexx__s.html#a283210e96db9700915e1642ff89d4c33">00491</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__spemx__bar1__indexx_1_1cvmx__spemx__bar1__indexx__s.html#a283210e96db9700915e1642ff89d4c33">addr_v</a>                       : 1;
<a name="l00492"></a><a class="code" href="structcvmx__spemx__bar1__indexx_1_1cvmx__spemx__bar1__indexx__s.html#a44b58a0c43904063cf5134bf016b538b">00492</a>     uint64_t <a class="code" href="structcvmx__spemx__bar1__indexx_1_1cvmx__spemx__bar1__indexx__s.html#a44b58a0c43904063cf5134bf016b538b">end_swp</a>                      : 2;
<a name="l00493"></a><a class="code" href="structcvmx__spemx__bar1__indexx_1_1cvmx__spemx__bar1__indexx__s.html#ac576d91575359cdcd83b24fccbf9ef57">00493</a>     uint64_t <a class="code" href="structcvmx__spemx__bar1__indexx_1_1cvmx__spemx__bar1__indexx__s.html#ac576d91575359cdcd83b24fccbf9ef57">ca</a>                           : 1;
<a name="l00494"></a><a class="code" href="structcvmx__spemx__bar1__indexx_1_1cvmx__spemx__bar1__indexx__s.html#a991c007644a81cab8ec5fabc6f4d2f71">00494</a>     uint64_t <a class="code" href="structcvmx__spemx__bar1__indexx_1_1cvmx__spemx__bar1__indexx__s.html#a991c007644a81cab8ec5fabc6f4d2f71">addr_idx</a>                     : 20;
<a name="l00495"></a><a class="code" href="structcvmx__spemx__bar1__indexx_1_1cvmx__spemx__bar1__indexx__s.html#a3cf7a8f24fcdefe5bd5e0b5977e2c3dc">00495</a>     uint64_t <a class="code" href="structcvmx__spemx__bar1__indexx_1_1cvmx__spemx__bar1__indexx__s.html#a3cf7a8f24fcdefe5bd5e0b5977e2c3dc">reserved_24_63</a>               : 40;
<a name="l00496"></a>00496 <span class="preprocessor">#endif</span>
<a name="l00497"></a>00497 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__spemx__bar1__indexx.html#adccbe314363e8a48e27c1cd3c315b179">s</a>;
<a name="l00498"></a><a class="code" href="unioncvmx__spemx__bar1__indexx.html#a7d6e511c2f6f01669ddd41692845bc8a">00498</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__spemx__bar1__indexx_1_1cvmx__spemx__bar1__indexx__s.html">cvmx_spemx_bar1_indexx_s</a>       <a class="code" href="unioncvmx__spemx__bar1__indexx.html#a7d6e511c2f6f01669ddd41692845bc8a">cn73xx</a>;
<a name="l00499"></a>00499 };
<a name="l00500"></a><a class="code" href="cvmx-spemx-defs_8h.html#a5e4d61304b0b1bfd438c7b0366bc0f9c">00500</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__spemx__bar1__indexx.html" title="cvmx_spem::_bar1_index#">cvmx_spemx_bar1_indexx</a> <a class="code" href="unioncvmx__spemx__bar1__indexx.html" title="cvmx_spem::_bar1_index#">cvmx_spemx_bar1_indexx_t</a>;
<a name="l00501"></a>00501 <span class="comment"></span>
<a name="l00502"></a>00502 <span class="comment">/**</span>
<a name="l00503"></a>00503 <span class="comment"> * cvmx_spem#_bar2_mask</span>
<a name="l00504"></a>00504 <span class="comment"> *</span>
<a name="l00505"></a>00505 <span class="comment"> * This register contains the mask pattern that is ANDed with the address from the PCIe core for</span>
<a name="l00506"></a>00506 <span class="comment"> * BAR2 hits. This allows the effective size of RC BAR2 to be shrunk. Must not be changed</span>
<a name="l00507"></a>00507 <span class="comment"> * from its reset value in EP mode.</span>
<a name="l00508"></a>00508 <span class="comment"> */</span>
<a name="l00509"></a><a class="code" href="unioncvmx__spemx__bar2__mask.html">00509</a> <span class="keyword">union </span><a class="code" href="unioncvmx__spemx__bar2__mask.html" title="cvmx_spem::_bar2_mask">cvmx_spemx_bar2_mask</a> {
<a name="l00510"></a><a class="code" href="unioncvmx__spemx__bar2__mask.html#ab2077b44b6dd96fbe4e86746bf862690">00510</a>     uint64_t <a class="code" href="unioncvmx__spemx__bar2__mask.html#ab2077b44b6dd96fbe4e86746bf862690">u64</a>;
<a name="l00511"></a><a class="code" href="structcvmx__spemx__bar2__mask_1_1cvmx__spemx__bar2__mask__s.html">00511</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__spemx__bar2__mask_1_1cvmx__spemx__bar2__mask__s.html">cvmx_spemx_bar2_mask_s</a> {
<a name="l00512"></a>00512 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00513"></a>00513 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__spemx__bar2__mask_1_1cvmx__spemx__bar2__mask__s.html#ad8e803469837ca1473fecab17b5ac39d">reserved_42_63</a>               : 22;
<a name="l00514"></a>00514     uint64_t <a class="code" href="structcvmx__spemx__bar2__mask_1_1cvmx__spemx__bar2__mask__s.html#a58c29703722aaf7a71a9d5915a583699">mask</a>                         : 39; <span class="comment">/**&lt; The value to be ANDed with the address sent to the CNXXXX memory. */</span>
<a name="l00515"></a>00515     uint64_t <a class="code" href="structcvmx__spemx__bar2__mask_1_1cvmx__spemx__bar2__mask__s.html#a71c4e0cfec0f9aa795e3bc5374cfd64e">reserved_0_2</a>                 : 3;
<a name="l00516"></a>00516 <span class="preprocessor">#else</span>
<a name="l00517"></a><a class="code" href="structcvmx__spemx__bar2__mask_1_1cvmx__spemx__bar2__mask__s.html#a71c4e0cfec0f9aa795e3bc5374cfd64e">00517</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__spemx__bar2__mask_1_1cvmx__spemx__bar2__mask__s.html#a71c4e0cfec0f9aa795e3bc5374cfd64e">reserved_0_2</a>                 : 3;
<a name="l00518"></a><a class="code" href="structcvmx__spemx__bar2__mask_1_1cvmx__spemx__bar2__mask__s.html#a58c29703722aaf7a71a9d5915a583699">00518</a>     uint64_t <a class="code" href="structcvmx__spemx__bar2__mask_1_1cvmx__spemx__bar2__mask__s.html#a58c29703722aaf7a71a9d5915a583699">mask</a>                         : 39;
<a name="l00519"></a><a class="code" href="structcvmx__spemx__bar2__mask_1_1cvmx__spemx__bar2__mask__s.html#ad8e803469837ca1473fecab17b5ac39d">00519</a>     uint64_t <a class="code" href="structcvmx__spemx__bar2__mask_1_1cvmx__spemx__bar2__mask__s.html#ad8e803469837ca1473fecab17b5ac39d">reserved_42_63</a>               : 22;
<a name="l00520"></a>00520 <span class="preprocessor">#endif</span>
<a name="l00521"></a>00521 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__spemx__bar2__mask.html#ac6a5f59a1429235a34c225174aae0d28">s</a>;
<a name="l00522"></a><a class="code" href="unioncvmx__spemx__bar2__mask.html#a853f37974b7f1d3a3c309aa92ce604d6">00522</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__spemx__bar2__mask_1_1cvmx__spemx__bar2__mask__s.html">cvmx_spemx_bar2_mask_s</a>         <a class="code" href="unioncvmx__spemx__bar2__mask.html#a853f37974b7f1d3a3c309aa92ce604d6">cn73xx</a>;
<a name="l00523"></a>00523 };
<a name="l00524"></a><a class="code" href="cvmx-spemx-defs_8h.html#a6dc2017c46ff5fdb28ee0d84bdbdc049">00524</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__spemx__bar2__mask.html" title="cvmx_spem::_bar2_mask">cvmx_spemx_bar2_mask</a> <a class="code" href="unioncvmx__spemx__bar2__mask.html" title="cvmx_spem::_bar2_mask">cvmx_spemx_bar2_mask_t</a>;
<a name="l00525"></a>00525 <span class="comment"></span>
<a name="l00526"></a>00526 <span class="comment">/**</span>
<a name="l00527"></a>00527 <span class="comment"> * cvmx_spem#_bar_ctl</span>
<a name="l00528"></a>00528 <span class="comment"> *</span>
<a name="l00529"></a>00529 <span class="comment"> * This register contains control for BAR accesses.</span>
<a name="l00530"></a>00530 <span class="comment"> *</span>
<a name="l00531"></a>00531 <span class="comment"> */</span>
<a name="l00532"></a><a class="code" href="unioncvmx__spemx__bar__ctl.html">00532</a> <span class="keyword">union </span><a class="code" href="unioncvmx__spemx__bar__ctl.html" title="cvmx_spem::_bar_ctl">cvmx_spemx_bar_ctl</a> {
<a name="l00533"></a><a class="code" href="unioncvmx__spemx__bar__ctl.html#a633bb1c217aa3b000c230ae1e0c78cc5">00533</a>     uint64_t <a class="code" href="unioncvmx__spemx__bar__ctl.html#a633bb1c217aa3b000c230ae1e0c78cc5">u64</a>;
<a name="l00534"></a><a class="code" href="structcvmx__spemx__bar__ctl_1_1cvmx__spemx__bar__ctl__s.html">00534</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__spemx__bar__ctl_1_1cvmx__spemx__bar__ctl__s.html">cvmx_spemx_bar_ctl_s</a> {
<a name="l00535"></a>00535 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00536"></a>00536 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__spemx__bar__ctl_1_1cvmx__spemx__bar__ctl__s.html#a2269b4cbc8118b38b54c128f3d19c9db">reserved_7_63</a>                : 57;
<a name="l00537"></a>00537     uint64_t <a class="code" href="structcvmx__spemx__bar__ctl_1_1cvmx__spemx__bar__ctl__s.html#a983a31987c1f1f001c7d380aa360963d">bar1_siz</a>                     : 3;  <span class="comment">/**&lt; PCIe Port 0 Bar1 Size. Must be 0x1 in EP mode.</span>
<a name="l00538"></a>00538 <span class="comment">                                                         0x0 = Reserved.</span>
<a name="l00539"></a>00539 <span class="comment">                                                         0x1 = 64 MB; 2^26.</span>
<a name="l00540"></a>00540 <span class="comment">                                                         0x2 = 128 MB; 2^27.</span>
<a name="l00541"></a>00541 <span class="comment">                                                         0x3 = 256 MB; 2^28.</span>
<a name="l00542"></a>00542 <span class="comment">                                                         0x4 = 512 MB; 2^29.</span>
<a name="l00543"></a>00543 <span class="comment">                                                         0x5 = 1024 MB; 2^30.</span>
<a name="l00544"></a>00544 <span class="comment">                                                         0x6 = 2048 MB; 2^31.</span>
<a name="l00545"></a>00545 <span class="comment">                                                         0x7 = Reserved. */</span>
<a name="l00546"></a>00546     uint64_t <a class="code" href="structcvmx__spemx__bar__ctl_1_1cvmx__spemx__bar__ctl__s.html#a9f952f93d189d0071db6783115a12c38">bar2_enb</a>                     : 1;  <span class="comment">/**&lt; When set to 1, BAR2 is enabled and will respond; when clear, BAR2 access will cause UR responses. */</span>
<a name="l00547"></a>00547     uint64_t <a class="code" href="structcvmx__spemx__bar__ctl_1_1cvmx__spemx__bar__ctl__s.html#aa3edff36f7c68baf5f8fa55d9b732e9d">bar2_esx</a>                     : 2;  <span class="comment">/**&lt; Value is XORed with PCIe address [43:42] to determine the endian swap mode.</span>
<a name="l00548"></a>00548 <span class="comment">                                                         Enumerated by SLI_ENDIANSWAP_E. */</span>
<a name="l00549"></a>00549     uint64_t <a class="code" href="structcvmx__spemx__bar__ctl_1_1cvmx__spemx__bar__ctl__s.html#a8823c0e3f32722d3850723c8bc84dd76">bar2_cax</a>                     : 1;  <span class="comment">/**&lt; Value is XORed with PCIe address [44] to determine the L2 cache attribute. Not cached in</span>
<a name="l00550"></a>00550 <span class="comment">                                                         L2 if XOR result is 1. */</span>
<a name="l00551"></a>00551 <span class="preprocessor">#else</span>
<a name="l00552"></a><a class="code" href="structcvmx__spemx__bar__ctl_1_1cvmx__spemx__bar__ctl__s.html#a8823c0e3f32722d3850723c8bc84dd76">00552</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__spemx__bar__ctl_1_1cvmx__spemx__bar__ctl__s.html#a8823c0e3f32722d3850723c8bc84dd76">bar2_cax</a>                     : 1;
<a name="l00553"></a><a class="code" href="structcvmx__spemx__bar__ctl_1_1cvmx__spemx__bar__ctl__s.html#aa3edff36f7c68baf5f8fa55d9b732e9d">00553</a>     uint64_t <a class="code" href="structcvmx__spemx__bar__ctl_1_1cvmx__spemx__bar__ctl__s.html#aa3edff36f7c68baf5f8fa55d9b732e9d">bar2_esx</a>                     : 2;
<a name="l00554"></a><a class="code" href="structcvmx__spemx__bar__ctl_1_1cvmx__spemx__bar__ctl__s.html#a9f952f93d189d0071db6783115a12c38">00554</a>     uint64_t <a class="code" href="structcvmx__spemx__bar__ctl_1_1cvmx__spemx__bar__ctl__s.html#a9f952f93d189d0071db6783115a12c38">bar2_enb</a>                     : 1;
<a name="l00555"></a><a class="code" href="structcvmx__spemx__bar__ctl_1_1cvmx__spemx__bar__ctl__s.html#a983a31987c1f1f001c7d380aa360963d">00555</a>     uint64_t <a class="code" href="structcvmx__spemx__bar__ctl_1_1cvmx__spemx__bar__ctl__s.html#a983a31987c1f1f001c7d380aa360963d">bar1_siz</a>                     : 3;
<a name="l00556"></a><a class="code" href="structcvmx__spemx__bar__ctl_1_1cvmx__spemx__bar__ctl__s.html#a2269b4cbc8118b38b54c128f3d19c9db">00556</a>     uint64_t <a class="code" href="structcvmx__spemx__bar__ctl_1_1cvmx__spemx__bar__ctl__s.html#a2269b4cbc8118b38b54c128f3d19c9db">reserved_7_63</a>                : 57;
<a name="l00557"></a>00557 <span class="preprocessor">#endif</span>
<a name="l00558"></a>00558 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__spemx__bar__ctl.html#aff3e07b096cc0110c06f9c9c9ba6b3ac">s</a>;
<a name="l00559"></a><a class="code" href="unioncvmx__spemx__bar__ctl.html#a361602631c9c189705975464db959704">00559</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__spemx__bar__ctl_1_1cvmx__spemx__bar__ctl__s.html">cvmx_spemx_bar_ctl_s</a>           <a class="code" href="unioncvmx__spemx__bar__ctl.html#a361602631c9c189705975464db959704">cn73xx</a>;
<a name="l00560"></a>00560 };
<a name="l00561"></a><a class="code" href="cvmx-spemx-defs_8h.html#a40e9fe410e429e678c01cf8b24f41a40">00561</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__spemx__bar__ctl.html" title="cvmx_spem::_bar_ctl">cvmx_spemx_bar_ctl</a> <a class="code" href="unioncvmx__spemx__bar__ctl.html" title="cvmx_spem::_bar_ctl">cvmx_spemx_bar_ctl_t</a>;
<a name="l00562"></a>00562 <span class="comment"></span>
<a name="l00563"></a>00563 <span class="comment">/**</span>
<a name="l00564"></a>00564 <span class="comment"> * cvmx_spem#_bist_status</span>
<a name="l00565"></a>00565 <span class="comment"> *</span>
<a name="l00566"></a>00566 <span class="comment"> * This register contains results from BIST runs of SPEM&apos;s memories.</span>
<a name="l00567"></a>00567 <span class="comment"> *</span>
<a name="l00568"></a>00568 <span class="comment"> */</span>
<a name="l00569"></a><a class="code" href="unioncvmx__spemx__bist__status.html">00569</a> <span class="keyword">union </span><a class="code" href="unioncvmx__spemx__bist__status.html" title="cvmx_spem::_bist_status">cvmx_spemx_bist_status</a> {
<a name="l00570"></a><a class="code" href="unioncvmx__spemx__bist__status.html#abc442cc3a3fb6d32e2b49d28eeb10310">00570</a>     uint64_t <a class="code" href="unioncvmx__spemx__bist__status.html#abc442cc3a3fb6d32e2b49d28eeb10310">u64</a>;
<a name="l00571"></a><a class="code" href="structcvmx__spemx__bist__status_1_1cvmx__spemx__bist__status__s.html">00571</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__spemx__bist__status_1_1cvmx__spemx__bist__status__s.html">cvmx_spemx_bist_status_s</a> {
<a name="l00572"></a>00572 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00573"></a>00573 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__spemx__bist__status_1_1cvmx__spemx__bist__status__s.html#a4df3a213e560e8d643b4f34c30fb040c">reserved_17_63</a>               : 47;
<a name="l00574"></a>00574     uint64_t <a class="code" href="structcvmx__spemx__bist__status_1_1cvmx__spemx__bist__status__s.html#a350f292e0ceb556c3efd4add08cbc398">m2nqm</a>                        : 1;  <span class="comment">/**&lt; BIST status for m2nqm_fifo. */</span>
<a name="l00575"></a>00575     uint64_t <a class="code" href="structcvmx__spemx__bist__status_1_1cvmx__spemx__bist__status__s.html#aade9efe40b1093d5a8ad5256574b3b14">retryc</a>                       : 1;  <span class="comment">/**&lt; Retry buffer memory C. */</span>
<a name="l00576"></a>00576     uint64_t <a class="code" href="structcvmx__spemx__bist__status_1_1cvmx__spemx__bist__status__s.html#aa40fa9a4d56e91e20e3733a83f973e42">sot</a>                          : 1;  <span class="comment">/**&lt; Start of transfer memory. */</span>
<a name="l00577"></a>00577     uint64_t <a class="code" href="structcvmx__spemx__bist__status_1_1cvmx__spemx__bist__status__s.html#ad75f78901a2ab65acf89ce36c5efec2b">rqhdrb0</a>                      : 1;  <span class="comment">/**&lt; RX queue header memory buffer 0. */</span>
<a name="l00578"></a>00578     uint64_t <a class="code" href="structcvmx__spemx__bist__status_1_1cvmx__spemx__bist__status__s.html#aa214d7d56eadb215847bdbd36a37a95b">rqhdrb1</a>                      : 1;  <span class="comment">/**&lt; RX queue header memory buffer 1. */</span>
<a name="l00579"></a>00579     uint64_t <a class="code" href="structcvmx__spemx__bist__status_1_1cvmx__spemx__bist__status__s.html#ab6c706664f760af3d61c55d9ed920cfb">rqdatab0</a>                     : 1;  <span class="comment">/**&lt; RX queue data buffer 0. */</span>
<a name="l00580"></a>00580     uint64_t <a class="code" href="structcvmx__spemx__bist__status_1_1cvmx__spemx__bist__status__s.html#a2245fd6ec8a027abf16667ba250e932a">rqdatab1</a>                     : 1;  <span class="comment">/**&lt; RX queue data buffer 1. */</span>
<a name="l00581"></a>00581     uint64_t <a class="code" href="structcvmx__spemx__bist__status_1_1cvmx__spemx__bist__status__s.html#a6f8a486381f28fdc43588c39d2fe357c">tlpn_d0</a>                      : 1;  <span class="comment">/**&lt; BIST status for SLI &amp; NQM tlp_n_fifo_data0. */</span>
<a name="l00582"></a>00582     uint64_t <a class="code" href="structcvmx__spemx__bist__status_1_1cvmx__spemx__bist__status__s.html#a58528af305ecfcde6ff29e44dde5b034">tlpn_d1</a>                      : 1;  <span class="comment">/**&lt; BIST status for SLI &amp; NQM tlp_n_fifo_data1. */</span>
<a name="l00583"></a>00583     uint64_t <a class="code" href="structcvmx__spemx__bist__status_1_1cvmx__spemx__bist__status__s.html#a4ce616d0599438902b1c34f49e77e81b">tlpn_ctl</a>                     : 1;  <span class="comment">/**&lt; BIST status for SLI &amp; NQM tlp_n_fifo_ctl. */</span>
<a name="l00584"></a>00584     uint64_t <a class="code" href="structcvmx__spemx__bist__status_1_1cvmx__spemx__bist__status__s.html#a695d11b64618e4ee79fcb3656323eafd">tlpp_d0</a>                      : 1;  <span class="comment">/**&lt; BIST status for SLI &amp; NQM tlp_p_fifo_data0. */</span>
<a name="l00585"></a>00585     uint64_t <a class="code" href="structcvmx__spemx__bist__status_1_1cvmx__spemx__bist__status__s.html#ae0537fe6134c7c1f5d41f1f281d43736">tlpp_d1</a>                      : 1;  <span class="comment">/**&lt; BIST status for SLI &amp; NQM tlp_p_fifo_data1. */</span>
<a name="l00586"></a>00586     uint64_t <a class="code" href="structcvmx__spemx__bist__status_1_1cvmx__spemx__bist__status__s.html#add88f1ccc1e27c1e8f003bc8401680fb">tlpp_ctl</a>                     : 1;  <span class="comment">/**&lt; BIST status for SLI &amp; NQM tlp_p_fifo_ctl. */</span>
<a name="l00587"></a>00587     uint64_t <a class="code" href="structcvmx__spemx__bist__status_1_1cvmx__spemx__bist__status__s.html#a74d38b209bb5deb69b96b0ebff42e2b9">tlpc_d0</a>                      : 1;  <span class="comment">/**&lt; BIST status for SLI &amp; NQM tlp_c_fifo_data0. */</span>
<a name="l00588"></a>00588     uint64_t <a class="code" href="structcvmx__spemx__bist__status_1_1cvmx__spemx__bist__status__s.html#ab333b55f5b96fb411f46af796e486a63">tlpc_d1</a>                      : 1;  <span class="comment">/**&lt; BIST status for SLI &amp; NQM tlp_c_fifo_data1. */</span>
<a name="l00589"></a>00589     uint64_t <a class="code" href="structcvmx__spemx__bist__status_1_1cvmx__spemx__bist__status__s.html#ac2f4d0de4232a11d3f063bb685d03c45">tlpc_ctl</a>                     : 1;  <span class="comment">/**&lt; BIST status for SLI &amp; NQM tlp_c_fifo_ctl. */</span>
<a name="l00590"></a>00590     uint64_t <a class="code" href="structcvmx__spemx__bist__status_1_1cvmx__spemx__bist__status__s.html#a4bd28e592ad4f57ba5feb42dfe1d6baa">m2sli</a>                        : 1;  <span class="comment">/**&lt; BIST status for m2sli_fifo. */</span>
<a name="l00591"></a>00591 <span class="preprocessor">#else</span>
<a name="l00592"></a><a class="code" href="structcvmx__spemx__bist__status_1_1cvmx__spemx__bist__status__s.html#a4bd28e592ad4f57ba5feb42dfe1d6baa">00592</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__spemx__bist__status_1_1cvmx__spemx__bist__status__s.html#a4bd28e592ad4f57ba5feb42dfe1d6baa">m2sli</a>                        : 1;
<a name="l00593"></a><a class="code" href="structcvmx__spemx__bist__status_1_1cvmx__spemx__bist__status__s.html#ac2f4d0de4232a11d3f063bb685d03c45">00593</a>     uint64_t <a class="code" href="structcvmx__spemx__bist__status_1_1cvmx__spemx__bist__status__s.html#ac2f4d0de4232a11d3f063bb685d03c45">tlpc_ctl</a>                     : 1;
<a name="l00594"></a><a class="code" href="structcvmx__spemx__bist__status_1_1cvmx__spemx__bist__status__s.html#ab333b55f5b96fb411f46af796e486a63">00594</a>     uint64_t <a class="code" href="structcvmx__spemx__bist__status_1_1cvmx__spemx__bist__status__s.html#ab333b55f5b96fb411f46af796e486a63">tlpc_d1</a>                      : 1;
<a name="l00595"></a><a class="code" href="structcvmx__spemx__bist__status_1_1cvmx__spemx__bist__status__s.html#a74d38b209bb5deb69b96b0ebff42e2b9">00595</a>     uint64_t <a class="code" href="structcvmx__spemx__bist__status_1_1cvmx__spemx__bist__status__s.html#a74d38b209bb5deb69b96b0ebff42e2b9">tlpc_d0</a>                      : 1;
<a name="l00596"></a><a class="code" href="structcvmx__spemx__bist__status_1_1cvmx__spemx__bist__status__s.html#add88f1ccc1e27c1e8f003bc8401680fb">00596</a>     uint64_t <a class="code" href="structcvmx__spemx__bist__status_1_1cvmx__spemx__bist__status__s.html#add88f1ccc1e27c1e8f003bc8401680fb">tlpp_ctl</a>                     : 1;
<a name="l00597"></a><a class="code" href="structcvmx__spemx__bist__status_1_1cvmx__spemx__bist__status__s.html#ae0537fe6134c7c1f5d41f1f281d43736">00597</a>     uint64_t <a class="code" href="structcvmx__spemx__bist__status_1_1cvmx__spemx__bist__status__s.html#ae0537fe6134c7c1f5d41f1f281d43736">tlpp_d1</a>                      : 1;
<a name="l00598"></a><a class="code" href="structcvmx__spemx__bist__status_1_1cvmx__spemx__bist__status__s.html#a695d11b64618e4ee79fcb3656323eafd">00598</a>     uint64_t <a class="code" href="structcvmx__spemx__bist__status_1_1cvmx__spemx__bist__status__s.html#a695d11b64618e4ee79fcb3656323eafd">tlpp_d0</a>                      : 1;
<a name="l00599"></a><a class="code" href="structcvmx__spemx__bist__status_1_1cvmx__spemx__bist__status__s.html#a4ce616d0599438902b1c34f49e77e81b">00599</a>     uint64_t <a class="code" href="structcvmx__spemx__bist__status_1_1cvmx__spemx__bist__status__s.html#a4ce616d0599438902b1c34f49e77e81b">tlpn_ctl</a>                     : 1;
<a name="l00600"></a><a class="code" href="structcvmx__spemx__bist__status_1_1cvmx__spemx__bist__status__s.html#a58528af305ecfcde6ff29e44dde5b034">00600</a>     uint64_t <a class="code" href="structcvmx__spemx__bist__status_1_1cvmx__spemx__bist__status__s.html#a58528af305ecfcde6ff29e44dde5b034">tlpn_d1</a>                      : 1;
<a name="l00601"></a><a class="code" href="structcvmx__spemx__bist__status_1_1cvmx__spemx__bist__status__s.html#a6f8a486381f28fdc43588c39d2fe357c">00601</a>     uint64_t <a class="code" href="structcvmx__spemx__bist__status_1_1cvmx__spemx__bist__status__s.html#a6f8a486381f28fdc43588c39d2fe357c">tlpn_d0</a>                      : 1;
<a name="l00602"></a><a class="code" href="structcvmx__spemx__bist__status_1_1cvmx__spemx__bist__status__s.html#a2245fd6ec8a027abf16667ba250e932a">00602</a>     uint64_t <a class="code" href="structcvmx__spemx__bist__status_1_1cvmx__spemx__bist__status__s.html#a2245fd6ec8a027abf16667ba250e932a">rqdatab1</a>                     : 1;
<a name="l00603"></a><a class="code" href="structcvmx__spemx__bist__status_1_1cvmx__spemx__bist__status__s.html#ab6c706664f760af3d61c55d9ed920cfb">00603</a>     uint64_t <a class="code" href="structcvmx__spemx__bist__status_1_1cvmx__spemx__bist__status__s.html#ab6c706664f760af3d61c55d9ed920cfb">rqdatab0</a>                     : 1;
<a name="l00604"></a><a class="code" href="structcvmx__spemx__bist__status_1_1cvmx__spemx__bist__status__s.html#aa214d7d56eadb215847bdbd36a37a95b">00604</a>     uint64_t <a class="code" href="structcvmx__spemx__bist__status_1_1cvmx__spemx__bist__status__s.html#aa214d7d56eadb215847bdbd36a37a95b">rqhdrb1</a>                      : 1;
<a name="l00605"></a><a class="code" href="structcvmx__spemx__bist__status_1_1cvmx__spemx__bist__status__s.html#ad75f78901a2ab65acf89ce36c5efec2b">00605</a>     uint64_t <a class="code" href="structcvmx__spemx__bist__status_1_1cvmx__spemx__bist__status__s.html#ad75f78901a2ab65acf89ce36c5efec2b">rqhdrb0</a>                      : 1;
<a name="l00606"></a><a class="code" href="structcvmx__spemx__bist__status_1_1cvmx__spemx__bist__status__s.html#aa40fa9a4d56e91e20e3733a83f973e42">00606</a>     uint64_t <a class="code" href="structcvmx__spemx__bist__status_1_1cvmx__spemx__bist__status__s.html#aa40fa9a4d56e91e20e3733a83f973e42">sot</a>                          : 1;
<a name="l00607"></a><a class="code" href="structcvmx__spemx__bist__status_1_1cvmx__spemx__bist__status__s.html#aade9efe40b1093d5a8ad5256574b3b14">00607</a>     uint64_t <a class="code" href="structcvmx__spemx__bist__status_1_1cvmx__spemx__bist__status__s.html#aade9efe40b1093d5a8ad5256574b3b14">retryc</a>                       : 1;
<a name="l00608"></a><a class="code" href="structcvmx__spemx__bist__status_1_1cvmx__spemx__bist__status__s.html#a350f292e0ceb556c3efd4add08cbc398">00608</a>     uint64_t <a class="code" href="structcvmx__spemx__bist__status_1_1cvmx__spemx__bist__status__s.html#a350f292e0ceb556c3efd4add08cbc398">m2nqm</a>                        : 1;
<a name="l00609"></a><a class="code" href="structcvmx__spemx__bist__status_1_1cvmx__spemx__bist__status__s.html#a4df3a213e560e8d643b4f34c30fb040c">00609</a>     uint64_t <a class="code" href="structcvmx__spemx__bist__status_1_1cvmx__spemx__bist__status__s.html#a4df3a213e560e8d643b4f34c30fb040c">reserved_17_63</a>               : 47;
<a name="l00610"></a>00610 <span class="preprocessor">#endif</span>
<a name="l00611"></a>00611 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__spemx__bist__status.html#ae0dbfece06f0cfd9aea62689aeb6e129">s</a>;
<a name="l00612"></a><a class="code" href="unioncvmx__spemx__bist__status.html#a7aac891e3b3a19da85c5cdeef490fdc9">00612</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__spemx__bist__status_1_1cvmx__spemx__bist__status__s.html">cvmx_spemx_bist_status_s</a>       <a class="code" href="unioncvmx__spemx__bist__status.html#a7aac891e3b3a19da85c5cdeef490fdc9">cn73xx</a>;
<a name="l00613"></a>00613 };
<a name="l00614"></a><a class="code" href="cvmx-spemx-defs_8h.html#a75ec184bf040e89dfe0bac0230f49a2c">00614</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__spemx__bist__status.html" title="cvmx_spem::_bist_status">cvmx_spemx_bist_status</a> <a class="code" href="unioncvmx__spemx__bist__status.html" title="cvmx_spem::_bist_status">cvmx_spemx_bist_status_t</a>;
<a name="l00615"></a>00615 <span class="comment"></span>
<a name="l00616"></a>00616 <span class="comment">/**</span>
<a name="l00617"></a>00617 <span class="comment"> * cvmx_spem#_cfg</span>
<a name="l00618"></a>00618 <span class="comment"> *</span>
<a name="l00619"></a>00619 <span class="comment"> * Configuration of the PCIe Application.</span>
<a name="l00620"></a>00620 <span class="comment"> *</span>
<a name="l00621"></a>00621 <span class="comment"> */</span>
<a name="l00622"></a><a class="code" href="unioncvmx__spemx__cfg.html">00622</a> <span class="keyword">union </span><a class="code" href="unioncvmx__spemx__cfg.html" title="cvmx_spem::_cfg">cvmx_spemx_cfg</a> {
<a name="l00623"></a><a class="code" href="unioncvmx__spemx__cfg.html#a5522ec22faa68e096f7ce2a8a92a7e36">00623</a>     uint64_t <a class="code" href="unioncvmx__spemx__cfg.html#a5522ec22faa68e096f7ce2a8a92a7e36">u64</a>;
<a name="l00624"></a><a class="code" href="structcvmx__spemx__cfg_1_1cvmx__spemx__cfg__s.html">00624</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__spemx__cfg_1_1cvmx__spemx__cfg__s.html">cvmx_spemx_cfg_s</a> {
<a name="l00625"></a>00625 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00626"></a>00626 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__spemx__cfg_1_1cvmx__spemx__cfg__s.html#aec94dae7d7ffdbeab72b0cbc2620e4e5">reserved_5_63</a>                : 59;
<a name="l00627"></a>00627     uint64_t <a class="code" href="structcvmx__spemx__cfg_1_1cvmx__spemx__cfg__s.html#ab2d217b9061a764c954c554461ef9d89">laneswap</a>                     : 1;  <span class="comment">/**&lt; This field enables overwriting the value for lane swapping. The reset value is captured on</span>
<a name="l00628"></a>00628 <span class="comment">                                                         cold reset by the pin straps (see PEM()_STRAP[PILANESWAP]). When set, lane swapping is</span>
<a name="l00629"></a>00629 <span class="comment">                                                         performed to/from the SerDes. When clear, no lane swapping is performed. */</span>
<a name="l00630"></a>00630     uint64_t <a class="code" href="structcvmx__spemx__cfg_1_1cvmx__spemx__cfg__s.html#a375ec8eea0dd5738f8873e6015aa01ba">lanes8</a>                       : 1;  <span class="comment">/**&lt; This field enables overwriting the value for the maximum number of lanes. The reset value</span>
<a name="l00631"></a>00631 <span class="comment">                                                         is captured on cold reset by the pin straps (see PEM()_STRAP[PILANES8]). When set, the</span>
<a name="l00632"></a>00632 <span class="comment">                                                         PEM is configured for a maximum of 8 lanes when connected to a QLM. When clear, the PEM</span>
<a name="l00633"></a>00633 <span class="comment">                                                         is configured for a maximum of 4 lanes when connected to a QLM. When the PEM is connected</span>
<a name="l00634"></a>00634 <span class="comment">                                                         to a DLM, this field is unused, the number of lanes is 2.</span>
<a name="l00635"></a>00635 <span class="comment">                                                         This value, along with PEM()_QLM[PEMDLMMUX], is used to set the maximum link width field</span>
<a name="l00636"></a>00636 <span class="comment">                                                         in the core&apos;s</span>
<a name="l00637"></a>00637 <span class="comment">                                                         link capabilities register (CFG031) to indicate the maximum number of lanes</span>
<a name="l00638"></a>00638 <span class="comment">                                                         supported. Note that less lanes than the specified maximum can be configured for use via</span>
<a name="l00639"></a>00639 <span class="comment">                                                         the core&apos;s link control register (CFG032) negotiated link width field. */</span>
<a name="l00640"></a>00640     uint64_t <a class="code" href="structcvmx__spemx__cfg_1_1cvmx__spemx__cfg__s.html#aefbbcbabbde8b6a434f1701568e2d1c3">hostmd</a>                       : 1;  <span class="comment">/**&lt; This field enables overwriting the value for host mode. The reset value is captured on</span>
<a name="l00641"></a>00641 <span class="comment">                                                         cold reset by the pin straps. (See PEM()_STRAP[PIMODE]. The HOSTMD reset value is the</span>
<a name="l00642"></a>00642 <span class="comment">                                                         bit-wise AND of the PIMODE straps.  As such, PEMs 0 and 2 are configurable and PEMs 1</span>
<a name="l00643"></a>00643 <span class="comment">                                                         and 3 default to 0x1.)  When set, the PEM is configured to be a root complex. When clear,</span>
<a name="l00644"></a>00644 <span class="comment">                                                         the PEM is configured to be an end point.</span>
<a name="l00645"></a>00645 <span class="comment">                                                         Because SPEM0 and PEM2 share an EEPROM, the PEM2_CFG[HOSTMD] should only be changed by</span>
<a name="l00646"></a>00646 <span class="comment">                                                         software when SPEM0 is in reset. */</span>
<a name="l00647"></a>00647     uint64_t <a class="code" href="structcvmx__spemx__cfg_1_1cvmx__spemx__cfg__s.html#a5e6a8baf901c4ff20233c95c070e2f5c">md</a>                           : 2;  <span class="comment">/**&lt; This field enables overwriting the value for speed. The reset value is captured on cold</span>
<a name="l00648"></a>00648 <span class="comment">                                                         reset by the pin straps (see PEM()_STRAP[PIMODE]). For a root complex configuration</span>
<a name="l00649"></a>00649 <span class="comment">                                                         that is not running at Gen3 speed, the HOSTMD bit of this register must be set when this</span>
<a name="l00650"></a>00650 <span class="comment">                                                         field is changed.</span>
<a name="l00651"></a>00651 <span class="comment">                                                         0x0 = Gen1 speed.</span>
<a name="l00652"></a>00652 <span class="comment">                                                         0x1 = Gen2 speed.</span>
<a name="l00653"></a>00653 <span class="comment">                                                         0x2 = Gen3 speed.</span>
<a name="l00654"></a>00654 <span class="comment">                                                         0x3 = Reserved. */</span>
<a name="l00655"></a>00655 <span class="preprocessor">#else</span>
<a name="l00656"></a><a class="code" href="structcvmx__spemx__cfg_1_1cvmx__spemx__cfg__s.html#a5e6a8baf901c4ff20233c95c070e2f5c">00656</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__spemx__cfg_1_1cvmx__spemx__cfg__s.html#a5e6a8baf901c4ff20233c95c070e2f5c">md</a>                           : 2;
<a name="l00657"></a><a class="code" href="structcvmx__spemx__cfg_1_1cvmx__spemx__cfg__s.html#aefbbcbabbde8b6a434f1701568e2d1c3">00657</a>     uint64_t <a class="code" href="structcvmx__spemx__cfg_1_1cvmx__spemx__cfg__s.html#aefbbcbabbde8b6a434f1701568e2d1c3">hostmd</a>                       : 1;
<a name="l00658"></a><a class="code" href="structcvmx__spemx__cfg_1_1cvmx__spemx__cfg__s.html#a375ec8eea0dd5738f8873e6015aa01ba">00658</a>     uint64_t <a class="code" href="structcvmx__spemx__cfg_1_1cvmx__spemx__cfg__s.html#a375ec8eea0dd5738f8873e6015aa01ba">lanes8</a>                       : 1;
<a name="l00659"></a><a class="code" href="structcvmx__spemx__cfg_1_1cvmx__spemx__cfg__s.html#ab2d217b9061a764c954c554461ef9d89">00659</a>     uint64_t <a class="code" href="structcvmx__spemx__cfg_1_1cvmx__spemx__cfg__s.html#ab2d217b9061a764c954c554461ef9d89">laneswap</a>                     : 1;
<a name="l00660"></a><a class="code" href="structcvmx__spemx__cfg_1_1cvmx__spemx__cfg__s.html#aec94dae7d7ffdbeab72b0cbc2620e4e5">00660</a>     uint64_t <a class="code" href="structcvmx__spemx__cfg_1_1cvmx__spemx__cfg__s.html#aec94dae7d7ffdbeab72b0cbc2620e4e5">reserved_5_63</a>                : 59;
<a name="l00661"></a>00661 <span class="preprocessor">#endif</span>
<a name="l00662"></a>00662 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__spemx__cfg.html#a1baf9aa61878ee9378bbaddf8c76af48">s</a>;
<a name="l00663"></a><a class="code" href="unioncvmx__spemx__cfg.html#ad4106ee114ccddb8b88ebb2649b00de1">00663</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__spemx__cfg_1_1cvmx__spemx__cfg__s.html">cvmx_spemx_cfg_s</a>               <a class="code" href="unioncvmx__spemx__cfg.html#ad4106ee114ccddb8b88ebb2649b00de1">cn73xx</a>;
<a name="l00664"></a>00664 };
<a name="l00665"></a><a class="code" href="cvmx-spemx-defs_8h.html#a87a37c0b7106c79029905dc0b0438bd9">00665</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__spemx__cfg.html" title="cvmx_spem::_cfg">cvmx_spemx_cfg</a> <a class="code" href="unioncvmx__spemx__cfg.html" title="cvmx_spem::_cfg">cvmx_spemx_cfg_t</a>;
<a name="l00666"></a>00666 <span class="comment"></span>
<a name="l00667"></a>00667 <span class="comment">/**</span>
<a name="l00668"></a>00668 <span class="comment"> * cvmx_spem#_cfg_rd</span>
<a name="l00669"></a>00669 <span class="comment"> *</span>
<a name="l00670"></a>00670 <span class="comment"> * This register allows read access to the configuration in the PCIe core.</span>
<a name="l00671"></a>00671 <span class="comment"> *</span>
<a name="l00672"></a>00672 <span class="comment"> */</span>
<a name="l00673"></a><a class="code" href="unioncvmx__spemx__cfg__rd.html">00673</a> <span class="keyword">union </span><a class="code" href="unioncvmx__spemx__cfg__rd.html" title="cvmx_spem::_cfg_rd">cvmx_spemx_cfg_rd</a> {
<a name="l00674"></a><a class="code" href="unioncvmx__spemx__cfg__rd.html#a4cd39dfa24d02a3ec58a684091e16db3">00674</a>     uint64_t <a class="code" href="unioncvmx__spemx__cfg__rd.html#a4cd39dfa24d02a3ec58a684091e16db3">u64</a>;
<a name="l00675"></a><a class="code" href="structcvmx__spemx__cfg__rd_1_1cvmx__spemx__cfg__rd__s.html">00675</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__spemx__cfg__rd_1_1cvmx__spemx__cfg__rd__s.html">cvmx_spemx_cfg_rd_s</a> {
<a name="l00676"></a>00676 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00677"></a>00677 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__spemx__cfg__rd_1_1cvmx__spemx__cfg__rd__s.html#ab416aed0ea119e3ae668c746f4e73980">data</a>                         : 32; <span class="comment">/**&lt; Data. */</span>
<a name="l00678"></a>00678     uint64_t <a class="code" href="structcvmx__spemx__cfg__rd_1_1cvmx__spemx__cfg__rd__s.html#ab73e5237acde269515a4d6d4bd33de19">addr</a>                         : 32; <span class="comment">/**&lt; Address to read. A write to this register starts a read operation.</span>
<a name="l00679"></a>00679 <span class="comment">                                                         Following are the subfields of the ADDR field.</span>
<a name="l00680"></a>00680 <span class="comment">                                                         &lt;31:26&gt; Reserved. Must be zero.</span>
<a name="l00681"></a>00681 <span class="comment">                                                         &lt;25:24&gt; The physical function number accessed by the read. 0..2 are legal</span>
<a name="l00682"></a>00682 <span class="comment">                                                                 values in EP mode. Must be zero in RC mode.</span>
<a name="l00683"></a>00683 <span class="comment">                                                         &lt;23&gt;    When clear, the read accesses a physical function. When set,</span>
<a name="l00684"></a>00684 <span class="comment">                                                                 the read accesses the virtual function selected by &lt;22:12&gt;.</span>
<a name="l00685"></a>00685 <span class="comment">                                                                 Must be zero when SR-IOV is not used in the physical function.</span>
<a name="l00686"></a>00686 <span class="comment">                                                                 Must be zero in RC mode.</span>
<a name="l00687"></a>00687 <span class="comment">                                                         &lt;22:12&gt; The selected virtual function. Must be zero when &lt;23&gt; is</span>
<a name="l00688"></a>00688 <span class="comment">                                                                 clear. Must be zero in RC mode. 0..63 are legal values for</span>
<a name="l00689"></a>00689 <span class="comment">                                                                 PF0 and PF1. 0..1026 are legal values for PF2.</span>
<a name="l00690"></a>00690 <span class="comment">                                                         &lt;11:0&gt;  Selects the PCIe config space register being read in the</span>
<a name="l00691"></a>00691 <span class="comment">                                                                 function. */</span>
<a name="l00692"></a>00692 <span class="preprocessor">#else</span>
<a name="l00693"></a><a class="code" href="structcvmx__spemx__cfg__rd_1_1cvmx__spemx__cfg__rd__s.html#ab73e5237acde269515a4d6d4bd33de19">00693</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__spemx__cfg__rd_1_1cvmx__spemx__cfg__rd__s.html#ab73e5237acde269515a4d6d4bd33de19">addr</a>                         : 32;
<a name="l00694"></a><a class="code" href="structcvmx__spemx__cfg__rd_1_1cvmx__spemx__cfg__rd__s.html#ab416aed0ea119e3ae668c746f4e73980">00694</a>     uint64_t <a class="code" href="structcvmx__spemx__cfg__rd_1_1cvmx__spemx__cfg__rd__s.html#ab416aed0ea119e3ae668c746f4e73980">data</a>                         : 32;
<a name="l00695"></a>00695 <span class="preprocessor">#endif</span>
<a name="l00696"></a>00696 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__spemx__cfg__rd.html#a6047aa9af85d9367082b458fb9fa7611">s</a>;
<a name="l00697"></a><a class="code" href="unioncvmx__spemx__cfg__rd.html#aafd24418ee08d33d1bdd19c7abe804df">00697</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__spemx__cfg__rd_1_1cvmx__spemx__cfg__rd__s.html">cvmx_spemx_cfg_rd_s</a>            <a class="code" href="unioncvmx__spemx__cfg__rd.html#aafd24418ee08d33d1bdd19c7abe804df">cn73xx</a>;
<a name="l00698"></a>00698 };
<a name="l00699"></a><a class="code" href="cvmx-spemx-defs_8h.html#ab4e3b7e494cc676d3cad38c375745cfd">00699</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__spemx__cfg__rd.html" title="cvmx_spem::_cfg_rd">cvmx_spemx_cfg_rd</a> <a class="code" href="unioncvmx__spemx__cfg__rd.html" title="cvmx_spem::_cfg_rd">cvmx_spemx_cfg_rd_t</a>;
<a name="l00700"></a>00700 <span class="comment"></span>
<a name="l00701"></a>00701 <span class="comment">/**</span>
<a name="l00702"></a>00702 <span class="comment"> * cvmx_spem#_cfg_wr</span>
<a name="l00703"></a>00703 <span class="comment"> *</span>
<a name="l00704"></a>00704 <span class="comment"> * This register allows write access to the configuration in the PCIe core.</span>
<a name="l00705"></a>00705 <span class="comment"> *</span>
<a name="l00706"></a>00706 <span class="comment"> */</span>
<a name="l00707"></a><a class="code" href="unioncvmx__spemx__cfg__wr.html">00707</a> <span class="keyword">union </span><a class="code" href="unioncvmx__spemx__cfg__wr.html" title="cvmx_spem::_cfg_wr">cvmx_spemx_cfg_wr</a> {
<a name="l00708"></a><a class="code" href="unioncvmx__spemx__cfg__wr.html#ab0292808f311c4e69aa65e5c1680555a">00708</a>     uint64_t <a class="code" href="unioncvmx__spemx__cfg__wr.html#ab0292808f311c4e69aa65e5c1680555a">u64</a>;
<a name="l00709"></a><a class="code" href="structcvmx__spemx__cfg__wr_1_1cvmx__spemx__cfg__wr__s.html">00709</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__spemx__cfg__wr_1_1cvmx__spemx__cfg__wr__s.html">cvmx_spemx_cfg_wr_s</a> {
<a name="l00710"></a>00710 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00711"></a>00711 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__spemx__cfg__wr_1_1cvmx__spemx__cfg__wr__s.html#ae625eaf4c5556829cb7e1e43688c7bd4">data</a>                         : 32; <span class="comment">/**&lt; Data to write. A write to this register starts a write operation. */</span>
<a name="l00712"></a>00712     uint64_t <a class="code" href="structcvmx__spemx__cfg__wr_1_1cvmx__spemx__cfg__wr__s.html#a23d6ca2b5b2bd20ac74511fd2f785154">addr</a>                         : 32; <span class="comment">/**&lt; Address to write. A write to this register starts a write operation.</span>
<a name="l00713"></a>00713 <span class="comment">                                                         Following are the subfields of the ADDR field.</span>
<a name="l00714"></a>00714 <span class="comment">                                                         &lt;31&gt;    When clear, the write is the same as a config space write received</span>
<a name="l00715"></a>00715 <span class="comment">                                                                 from external. When set, the write can modify more fields than</span>
<a name="l00716"></a>00716 <span class="comment">                                                                 an external write could (i.e. configuration mask register).</span>
<a name="l00717"></a>00717 <span class="comment">                                                                 Corresponds to the CS2 field in Byte2 of the EEPROM.</span>
<a name="l00718"></a>00718 <span class="comment">                                                         &lt;30:26&gt; Reserved. Must be zero.</span>
<a name="l00719"></a>00719 <span class="comment">                                                         &lt;25:24&gt; The physical function number accessed by the write. 0..2 are legal</span>
<a name="l00720"></a>00720 <span class="comment">                                                                 values in EP mode. Must be zero in RC mode.</span>
<a name="l00721"></a>00721 <span class="comment">                                                         &lt;23&gt;    When clear, the write accesses a physical function. When set,</span>
<a name="l00722"></a>00722 <span class="comment">                                                                 the write accesses the virtual function selected by &lt;22:12&gt;.</span>
<a name="l00723"></a>00723 <span class="comment">                                                                 Must be zero when SR-IOV is not used in the physical function.</span>
<a name="l00724"></a>00724 <span class="comment">                                                                 Must be zero in RC mode.</span>
<a name="l00725"></a>00725 <span class="comment">                                                         &lt;22:12&gt; The selected virtual function. Must be zero when &lt;23&gt; is</span>
<a name="l00726"></a>00726 <span class="comment">                                                                 clear. Must be zero in RC mode. 0..63 are legal values for</span>
<a name="l00727"></a>00727 <span class="comment">                                                                 PF0 and PF1. 0..1026 are legal values for PF2.</span>
<a name="l00728"></a>00728 <span class="comment">                                                         &lt;11:0&gt;  Selects the PCIe config space register being written in the</span>
<a name="l00729"></a>00729 <span class="comment">                                                                 function. */</span>
<a name="l00730"></a>00730 <span class="preprocessor">#else</span>
<a name="l00731"></a><a class="code" href="structcvmx__spemx__cfg__wr_1_1cvmx__spemx__cfg__wr__s.html#a23d6ca2b5b2bd20ac74511fd2f785154">00731</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__spemx__cfg__wr_1_1cvmx__spemx__cfg__wr__s.html#a23d6ca2b5b2bd20ac74511fd2f785154">addr</a>                         : 32;
<a name="l00732"></a><a class="code" href="structcvmx__spemx__cfg__wr_1_1cvmx__spemx__cfg__wr__s.html#ae625eaf4c5556829cb7e1e43688c7bd4">00732</a>     uint64_t <a class="code" href="structcvmx__spemx__cfg__wr_1_1cvmx__spemx__cfg__wr__s.html#ae625eaf4c5556829cb7e1e43688c7bd4">data</a>                         : 32;
<a name="l00733"></a>00733 <span class="preprocessor">#endif</span>
<a name="l00734"></a>00734 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__spemx__cfg__wr.html#ab5f6a8a9018785f17ef16ecb8e94921e">s</a>;
<a name="l00735"></a><a class="code" href="unioncvmx__spemx__cfg__wr.html#aa27fe38f896a8b1adfe5b099461d567a">00735</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__spemx__cfg__wr_1_1cvmx__spemx__cfg__wr__s.html">cvmx_spemx_cfg_wr_s</a>            <a class="code" href="unioncvmx__spemx__cfg__wr.html#aa27fe38f896a8b1adfe5b099461d567a">cn73xx</a>;
<a name="l00736"></a>00736 };
<a name="l00737"></a><a class="code" href="cvmx-spemx-defs_8h.html#ada7223c8152216462242b8284169f93b">00737</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__spemx__cfg__wr.html" title="cvmx_spem::_cfg_wr">cvmx_spemx_cfg_wr</a> <a class="code" href="unioncvmx__spemx__cfg__wr.html" title="cvmx_spem::_cfg_wr">cvmx_spemx_cfg_wr_t</a>;
<a name="l00738"></a>00738 <span class="comment"></span>
<a name="l00739"></a>00739 <span class="comment">/**</span>
<a name="l00740"></a>00740 <span class="comment"> * cvmx_spem#_clk_en</span>
<a name="l00741"></a>00741 <span class="comment"> *</span>
<a name="l00742"></a>00742 <span class="comment"> * This register contains the clock enable for ECLK and PCE_CLK.</span>
<a name="l00743"></a>00743 <span class="comment"> *</span>
<a name="l00744"></a>00744 <span class="comment"> */</span>
<a name="l00745"></a><a class="code" href="unioncvmx__spemx__clk__en.html">00745</a> <span class="keyword">union </span><a class="code" href="unioncvmx__spemx__clk__en.html" title="cvmx_spem::_clk_en">cvmx_spemx_clk_en</a> {
<a name="l00746"></a><a class="code" href="unioncvmx__spemx__clk__en.html#a5b6f3d1383a1a0f5a1a2b4c97bd5af94">00746</a>     uint64_t <a class="code" href="unioncvmx__spemx__clk__en.html#a5b6f3d1383a1a0f5a1a2b4c97bd5af94">u64</a>;
<a name="l00747"></a><a class="code" href="structcvmx__spemx__clk__en_1_1cvmx__spemx__clk__en__s.html">00747</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__spemx__clk__en_1_1cvmx__spemx__clk__en__s.html">cvmx_spemx_clk_en_s</a> {
<a name="l00748"></a>00748 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00749"></a>00749 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__spemx__clk__en_1_1cvmx__spemx__clk__en__s.html#a9832f3da0c6c738007147d4787c09d4b">reserved_2_63</a>                : 62;
<a name="l00750"></a>00750     uint64_t <a class="code" href="structcvmx__spemx__clk__en_1_1cvmx__spemx__clk__en__s.html#a7390d14acb51dd35e2007db75788f70a">pceclk_gate</a>                  : 1;  <span class="comment">/**&lt; When set, PCE_CLK is gated off. When clear, PCE_CLK is enabled.</span>
<a name="l00751"></a>00751 <span class="comment">                                                         Software should set this bit when the PEM is in reset or otherwise not</span>
<a name="l00752"></a>00752 <span class="comment">                                                         being used in order to reduce power. */</span>
<a name="l00753"></a>00753     uint64_t <a class="code" href="structcvmx__spemx__clk__en_1_1cvmx__spemx__clk__en__s.html#afc68d6ac655495c265f041afb1e7ac21">csclk_gate</a>                   : 1;  <span class="comment">/**&lt; When set, CSCLK is gated off. When clear, CSCLK is enabled.</span>
<a name="l00754"></a>00754 <span class="comment">                                                         Software should set this bit when the PEM is in reset or otherwise not</span>
<a name="l00755"></a>00755 <span class="comment">                                                         being used in order to reduce power. */</span>
<a name="l00756"></a>00756 <span class="preprocessor">#else</span>
<a name="l00757"></a><a class="code" href="structcvmx__spemx__clk__en_1_1cvmx__spemx__clk__en__s.html#afc68d6ac655495c265f041afb1e7ac21">00757</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__spemx__clk__en_1_1cvmx__spemx__clk__en__s.html#afc68d6ac655495c265f041afb1e7ac21">csclk_gate</a>                   : 1;
<a name="l00758"></a><a class="code" href="structcvmx__spemx__clk__en_1_1cvmx__spemx__clk__en__s.html#a7390d14acb51dd35e2007db75788f70a">00758</a>     uint64_t <a class="code" href="structcvmx__spemx__clk__en_1_1cvmx__spemx__clk__en__s.html#a7390d14acb51dd35e2007db75788f70a">pceclk_gate</a>                  : 1;
<a name="l00759"></a><a class="code" href="structcvmx__spemx__clk__en_1_1cvmx__spemx__clk__en__s.html#a9832f3da0c6c738007147d4787c09d4b">00759</a>     uint64_t <a class="code" href="structcvmx__spemx__clk__en_1_1cvmx__spemx__clk__en__s.html#a9832f3da0c6c738007147d4787c09d4b">reserved_2_63</a>                : 62;
<a name="l00760"></a>00760 <span class="preprocessor">#endif</span>
<a name="l00761"></a>00761 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__spemx__clk__en.html#af50ff3151570752d7782baf274b4ac54">s</a>;
<a name="l00762"></a><a class="code" href="unioncvmx__spemx__clk__en.html#af57c24e19c006562c0250a6336e45fbb">00762</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__spemx__clk__en_1_1cvmx__spemx__clk__en__s.html">cvmx_spemx_clk_en_s</a>            <a class="code" href="unioncvmx__spemx__clk__en.html#af57c24e19c006562c0250a6336e45fbb">cn73xx</a>;
<a name="l00763"></a>00763 };
<a name="l00764"></a><a class="code" href="cvmx-spemx-defs_8h.html#a15454d0ff2d5648f303ed4bdaed796a5">00764</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__spemx__clk__en.html" title="cvmx_spem::_clk_en">cvmx_spemx_clk_en</a> <a class="code" href="unioncvmx__spemx__clk__en.html" title="cvmx_spem::_clk_en">cvmx_spemx_clk_en_t</a>;
<a name="l00765"></a>00765 <span class="comment"></span>
<a name="l00766"></a>00766 <span class="comment">/**</span>
<a name="l00767"></a>00767 <span class="comment"> * cvmx_spem#_cpl_lut_valid</span>
<a name="l00768"></a>00768 <span class="comment"> *</span>
<a name="l00769"></a>00769 <span class="comment"> * This register specifies the bit set for an outstanding tag read.</span>
<a name="l00770"></a>00770 <span class="comment"> *</span>
<a name="l00771"></a>00771 <span class="comment"> */</span>
<a name="l00772"></a><a class="code" href="unioncvmx__spemx__cpl__lut__valid.html">00772</a> <span class="keyword">union </span><a class="code" href="unioncvmx__spemx__cpl__lut__valid.html" title="cvmx_spem::_cpl_lut_valid">cvmx_spemx_cpl_lut_valid</a> {
<a name="l00773"></a><a class="code" href="unioncvmx__spemx__cpl__lut__valid.html#a5bfe6da3341c9a7dc350a41041d4923c">00773</a>     uint64_t <a class="code" href="unioncvmx__spemx__cpl__lut__valid.html#a5bfe6da3341c9a7dc350a41041d4923c">u64</a>;
<a name="l00774"></a><a class="code" href="structcvmx__spemx__cpl__lut__valid_1_1cvmx__spemx__cpl__lut__valid__s.html">00774</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__spemx__cpl__lut__valid_1_1cvmx__spemx__cpl__lut__valid__s.html">cvmx_spemx_cpl_lut_valid_s</a> {
<a name="l00775"></a>00775 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00776"></a>00776 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__spemx__cpl__lut__valid_1_1cvmx__spemx__cpl__lut__valid__s.html#a8298a364584bdaabf092422f8bae453f">tag</a>                          : 64; <span class="comment">/**&lt; Bit vector set corresponds to an outstanding tag. */</span>
<a name="l00777"></a>00777 <span class="preprocessor">#else</span>
<a name="l00778"></a><a class="code" href="structcvmx__spemx__cpl__lut__valid_1_1cvmx__spemx__cpl__lut__valid__s.html#a8298a364584bdaabf092422f8bae453f">00778</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__spemx__cpl__lut__valid_1_1cvmx__spemx__cpl__lut__valid__s.html#a8298a364584bdaabf092422f8bae453f">tag</a>                          : 64;
<a name="l00779"></a>00779 <span class="preprocessor">#endif</span>
<a name="l00780"></a>00780 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__spemx__cpl__lut__valid.html#a16f562f2092da05de0fa3c3326c23d6b">s</a>;
<a name="l00781"></a><a class="code" href="unioncvmx__spemx__cpl__lut__valid.html#a496ab112b8af81cc501f1b8b4f0bf991">00781</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__spemx__cpl__lut__valid_1_1cvmx__spemx__cpl__lut__valid__s.html">cvmx_spemx_cpl_lut_valid_s</a>     <a class="code" href="unioncvmx__spemx__cpl__lut__valid.html#a496ab112b8af81cc501f1b8b4f0bf991">cn73xx</a>;
<a name="l00782"></a>00782 };
<a name="l00783"></a><a class="code" href="cvmx-spemx-defs_8h.html#a36a3651598475c46259512155ba9ff47">00783</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__spemx__cpl__lut__valid.html" title="cvmx_spem::_cpl_lut_valid">cvmx_spemx_cpl_lut_valid</a> <a class="code" href="unioncvmx__spemx__cpl__lut__valid.html" title="cvmx_spem::_cpl_lut_valid">cvmx_spemx_cpl_lut_valid_t</a>;
<a name="l00784"></a>00784 <span class="comment"></span>
<a name="l00785"></a>00785 <span class="comment">/**</span>
<a name="l00786"></a>00786 <span class="comment"> * cvmx_spem#_ctl_status</span>
<a name="l00787"></a>00787 <span class="comment"> *</span>
<a name="l00788"></a>00788 <span class="comment"> * This is a general control and status register of the SPEM.</span>
<a name="l00789"></a>00789 <span class="comment"> *</span>
<a name="l00790"></a>00790 <span class="comment"> */</span>
<a name="l00791"></a><a class="code" href="unioncvmx__spemx__ctl__status.html">00791</a> <span class="keyword">union </span><a class="code" href="unioncvmx__spemx__ctl__status.html" title="cvmx_spem::_ctl_status">cvmx_spemx_ctl_status</a> {
<a name="l00792"></a><a class="code" href="unioncvmx__spemx__ctl__status.html#a1f59735abc800a1bf00c3bf00aa35160">00792</a>     uint64_t <a class="code" href="unioncvmx__spemx__ctl__status.html#a1f59735abc800a1bf00c3bf00aa35160">u64</a>;
<a name="l00793"></a><a class="code" href="structcvmx__spemx__ctl__status_1_1cvmx__spemx__ctl__status__s.html">00793</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__spemx__ctl__status_1_1cvmx__spemx__ctl__status__s.html">cvmx_spemx_ctl_status_s</a> {
<a name="l00794"></a>00794 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00795"></a>00795 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__spemx__ctl__status_1_1cvmx__spemx__ctl__status__s.html#a4e6bd463a9c96c518cc48f988531642a">reserved_51_63</a>               : 13;
<a name="l00796"></a>00796     uint64_t <a class="code" href="structcvmx__spemx__ctl__status_1_1cvmx__spemx__ctl__status__s.html#a234a5fd5032834589f9889b0ed8e6af1">inv_dpar</a>                     : 1;  <span class="comment">/**&lt; Invert the generated parity to be written into the most significant data queue buffer RAM</span>
<a name="l00797"></a>00797 <span class="comment">                                                         block to force a parity error when it is later read. */</span>
<a name="l00798"></a>00798     uint64_t <a class="code" href="structcvmx__spemx__ctl__status_1_1cvmx__spemx__ctl__status__s.html#a08c70347d3119572b72980771b5625fe">reserved_48_49</a>               : 2;
<a name="l00799"></a>00799     uint64_t <a class="code" href="structcvmx__spemx__ctl__status_1_1cvmx__spemx__ctl__status__s.html#a1001f01f3724952999ba6c4819fcf0d8">auto_sd</a>                      : 1;  <span class="comment">/**&lt; Link hardware autonomous speed disable. */</span>
<a name="l00800"></a>00800     uint64_t <a class="code" href="structcvmx__spemx__ctl__status_1_1cvmx__spemx__ctl__status__s.html#adaa96dd8329590786879b7289dd22a16">dnum</a>                         : 5;  <span class="comment">/**&lt; Not used. */</span>
<a name="l00801"></a>00801     uint64_t <a class="code" href="structcvmx__spemx__ctl__status_1_1cvmx__spemx__ctl__status__s.html#a09b9d5e60600753356d1236592325032">pbus</a>                         : 8;  <span class="comment">/**&lt; Primary bus number. In RC mode, a RO copy of the corresponding</span>
<a name="l00802"></a>00802 <span class="comment">                                                         PCIERC(0..3)_CFG006[PBNUM]. In EP mode, the bus number latched</span>
<a name="l00803"></a>00803 <span class="comment">                                                         on any type 0 configuration write. */</span>
<a name="l00804"></a>00804     uint64_t <a class="code" href="structcvmx__spemx__ctl__status_1_1cvmx__spemx__ctl__status__s.html#ac2360f9ae626cc1e3b2d5889628d66d9">reserved_32_33</a>               : 2;
<a name="l00805"></a>00805     uint64_t <a class="code" href="structcvmx__spemx__ctl__status_1_1cvmx__spemx__ctl__status__s.html#a1159f49c9dd552b85add588ed6bf1518">cfg_rtry</a>                     : 16; <span class="comment">/**&lt; The time * 0x10000 in coprocessor clocks to wait for a CPL to a configuration read that</span>
<a name="l00806"></a>00806 <span class="comment">                                                         does not carry a retry status. Until such time that the timeout occurs and retry status is</span>
<a name="l00807"></a>00807 <span class="comment">                                                         received for a configuration read, the read will be resent. A value of 0 disables retries</span>
<a name="l00808"></a>00808 <span class="comment">                                                         and treats a CPL Retry as a CPL UR.</span>
<a name="l00809"></a>00809 <span class="comment">                                                         To use, it is recommended CFG_RTRY be set value corresponding to 200 ms or less, although</span>
<a name="l00810"></a>00810 <span class="comment">                                                         the PCI Express Base Specification allows up to 900 ms for a device to send a successful</span>
<a name="l00811"></a>00811 <span class="comment">                                                         completion.  When enabled, only one CFG RD may be issued until either successful</span>
<a name="l00812"></a>00812 <span class="comment">                                                         completion or CPL UR. */</span>
<a name="l00813"></a>00813     uint64_t <a class="code" href="structcvmx__spemx__ctl__status_1_1cvmx__spemx__ctl__status__s.html#ad293ce42b9fb12b728d4652f79432aeb">reserved_14_15</a>               : 2;
<a name="l00814"></a>00814     uint64_t <a class="code" href="structcvmx__spemx__ctl__status_1_1cvmx__spemx__ctl__status__s.html#ae48b992836b4075f8be2534c2482a8ef">pm_pf_xpme</a>                   : 2;  <span class="comment">/**&lt; When written with one, a single cycle pulse is sent to the PCIe core pm_xmt_pme port.</span>
<a name="l00815"></a>00815 <span class="comment">                                                         EP mode.</span>
<a name="l00816"></a>00816 <span class="comment">                                                         &lt;13&gt; = PF2.</span>
<a name="l00817"></a>00817 <span class="comment">                                                         &lt;12&gt; = PF1. */</span>
<a name="l00818"></a>00818     uint64_t <a class="code" href="structcvmx__spemx__ctl__status_1_1cvmx__spemx__ctl__status__s.html#a2873d80b0efae07b35336cc93113e7a6">pm_xtoff</a>                     : 1;  <span class="comment">/**&lt; When written with one, a single cycle pulse is sent to the PCIe core pm_xmt_turnoff port. RC mode. */</span>
<a name="l00819"></a>00819     uint64_t <a class="code" href="structcvmx__spemx__ctl__status_1_1cvmx__spemx__ctl__status__s.html#a3aebfebf96112599217eedc3e32abc52">pm_xpme</a>                      : 1;  <span class="comment">/**&lt; When written with one, a single cycle pulse is sent to the PCIe core pm_xmt_pme port.</span>
<a name="l00820"></a>00820 <span class="comment">                                                         EP mode PF0. */</span>
<a name="l00821"></a>00821     uint64_t <a class="code" href="structcvmx__spemx__ctl__status_1_1cvmx__spemx__ctl__status__s.html#ab36411f7c163a8881bfadc991f02ce05">ob_p_cmd</a>                     : 3;  <span class="comment">/**&lt; When written with one, a single cycle pulse is sent to the PCIe core outband_pwrup_cmd</span>
<a name="l00822"></a>00822 <span class="comment">                                                         port. EP mode.</span>
<a name="l00823"></a>00823 <span class="comment">                                                         &lt;9&gt; = PF0.</span>
<a name="l00824"></a>00824 <span class="comment">                                                         &lt;8&gt; = PF1.</span>
<a name="l00825"></a>00825 <span class="comment">                                                         &lt;7&gt; = PF2. */</span>
<a name="l00826"></a>00826     uint64_t <a class="code" href="structcvmx__spemx__ctl__status_1_1cvmx__spemx__ctl__status__s.html#a6d6383117853e30e169992462adc5929">nf_ecrc</a>                      : 1;  <span class="comment">/**&lt; Do not forward peer-to-peer ECRC TLPs. */</span>
<a name="l00827"></a>00827     uint64_t <a class="code" href="structcvmx__spemx__ctl__status_1_1cvmx__spemx__ctl__status__s.html#a3a3295b05f272683ace0e47dff29d2ec">dly_one</a>                      : 1;  <span class="comment">/**&lt; When set the output client state machines will wait one cycle before starting a new TLP out. */</span>
<a name="l00828"></a>00828     uint64_t <a class="code" href="structcvmx__spemx__ctl__status_1_1cvmx__spemx__ctl__status__s.html#a07c233879683d1209cb0eb0b951bd2f1">lnk_enb</a>                      : 1;  <span class="comment">/**&lt; When set, the link is enabled; when clear (0) the link is disabled. This bit only is</span>
<a name="l00829"></a>00829 <span class="comment">                                                         active when in RC mode. */</span>
<a name="l00830"></a>00830     uint64_t <a class="code" href="structcvmx__spemx__ctl__status_1_1cvmx__spemx__ctl__status__s.html#a0fe7754eb890af14ac03cf097e5aaddc">ro_ctlp</a>                      : 1;  <span class="comment">/**&lt; When set, C-TLPs that have the RO bit set will not wait for P-TLPs that are normally sent first. */</span>
<a name="l00831"></a>00831     uint64_t <a class="code" href="structcvmx__spemx__ctl__status_1_1cvmx__spemx__ctl__status__s.html#a24702e1b3a8318343b31d0372b41d176">fast_lm</a>                      : 1;  <span class="comment">/**&lt; When set, forces fast link mode. */</span>
<a name="l00832"></a>00832     uint64_t <a class="code" href="structcvmx__spemx__ctl__status_1_1cvmx__spemx__ctl__status__s.html#a2009532a7549d330d468e368d69dc30c">inv_ecrc</a>                     : 1;  <span class="comment">/**&lt; When set, causes the LSB of the ECRC to be inverted. */</span>
<a name="l00833"></a>00833     uint64_t <a class="code" href="structcvmx__spemx__ctl__status_1_1cvmx__spemx__ctl__status__s.html#a772b05b47bc292ed2d37414364b9b842">inv_lcrc</a>                     : 1;  <span class="comment">/**&lt; When set, causes the LSB of the LCRC to be inverted. */</span>
<a name="l00834"></a>00834 <span class="preprocessor">#else</span>
<a name="l00835"></a><a class="code" href="structcvmx__spemx__ctl__status_1_1cvmx__spemx__ctl__status__s.html#a772b05b47bc292ed2d37414364b9b842">00835</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__spemx__ctl__status_1_1cvmx__spemx__ctl__status__s.html#a772b05b47bc292ed2d37414364b9b842">inv_lcrc</a>                     : 1;
<a name="l00836"></a><a class="code" href="structcvmx__spemx__ctl__status_1_1cvmx__spemx__ctl__status__s.html#a2009532a7549d330d468e368d69dc30c">00836</a>     uint64_t <a class="code" href="structcvmx__spemx__ctl__status_1_1cvmx__spemx__ctl__status__s.html#a2009532a7549d330d468e368d69dc30c">inv_ecrc</a>                     : 1;
<a name="l00837"></a><a class="code" href="structcvmx__spemx__ctl__status_1_1cvmx__spemx__ctl__status__s.html#a24702e1b3a8318343b31d0372b41d176">00837</a>     uint64_t <a class="code" href="structcvmx__spemx__ctl__status_1_1cvmx__spemx__ctl__status__s.html#a24702e1b3a8318343b31d0372b41d176">fast_lm</a>                      : 1;
<a name="l00838"></a><a class="code" href="structcvmx__spemx__ctl__status_1_1cvmx__spemx__ctl__status__s.html#a0fe7754eb890af14ac03cf097e5aaddc">00838</a>     uint64_t <a class="code" href="structcvmx__spemx__ctl__status_1_1cvmx__spemx__ctl__status__s.html#a0fe7754eb890af14ac03cf097e5aaddc">ro_ctlp</a>                      : 1;
<a name="l00839"></a><a class="code" href="structcvmx__spemx__ctl__status_1_1cvmx__spemx__ctl__status__s.html#a07c233879683d1209cb0eb0b951bd2f1">00839</a>     uint64_t <a class="code" href="structcvmx__spemx__ctl__status_1_1cvmx__spemx__ctl__status__s.html#a07c233879683d1209cb0eb0b951bd2f1">lnk_enb</a>                      : 1;
<a name="l00840"></a><a class="code" href="structcvmx__spemx__ctl__status_1_1cvmx__spemx__ctl__status__s.html#a3a3295b05f272683ace0e47dff29d2ec">00840</a>     uint64_t <a class="code" href="structcvmx__spemx__ctl__status_1_1cvmx__spemx__ctl__status__s.html#a3a3295b05f272683ace0e47dff29d2ec">dly_one</a>                      : 1;
<a name="l00841"></a><a class="code" href="structcvmx__spemx__ctl__status_1_1cvmx__spemx__ctl__status__s.html#a6d6383117853e30e169992462adc5929">00841</a>     uint64_t <a class="code" href="structcvmx__spemx__ctl__status_1_1cvmx__spemx__ctl__status__s.html#a6d6383117853e30e169992462adc5929">nf_ecrc</a>                      : 1;
<a name="l00842"></a><a class="code" href="structcvmx__spemx__ctl__status_1_1cvmx__spemx__ctl__status__s.html#ab36411f7c163a8881bfadc991f02ce05">00842</a>     uint64_t <a class="code" href="structcvmx__spemx__ctl__status_1_1cvmx__spemx__ctl__status__s.html#ab36411f7c163a8881bfadc991f02ce05">ob_p_cmd</a>                     : 3;
<a name="l00843"></a><a class="code" href="structcvmx__spemx__ctl__status_1_1cvmx__spemx__ctl__status__s.html#a3aebfebf96112599217eedc3e32abc52">00843</a>     uint64_t <a class="code" href="structcvmx__spemx__ctl__status_1_1cvmx__spemx__ctl__status__s.html#a3aebfebf96112599217eedc3e32abc52">pm_xpme</a>                      : 1;
<a name="l00844"></a><a class="code" href="structcvmx__spemx__ctl__status_1_1cvmx__spemx__ctl__status__s.html#a2873d80b0efae07b35336cc93113e7a6">00844</a>     uint64_t <a class="code" href="structcvmx__spemx__ctl__status_1_1cvmx__spemx__ctl__status__s.html#a2873d80b0efae07b35336cc93113e7a6">pm_xtoff</a>                     : 1;
<a name="l00845"></a><a class="code" href="structcvmx__spemx__ctl__status_1_1cvmx__spemx__ctl__status__s.html#ae48b992836b4075f8be2534c2482a8ef">00845</a>     uint64_t <a class="code" href="structcvmx__spemx__ctl__status_1_1cvmx__spemx__ctl__status__s.html#ae48b992836b4075f8be2534c2482a8ef">pm_pf_xpme</a>                   : 2;
<a name="l00846"></a><a class="code" href="structcvmx__spemx__ctl__status_1_1cvmx__spemx__ctl__status__s.html#ad293ce42b9fb12b728d4652f79432aeb">00846</a>     uint64_t <a class="code" href="structcvmx__spemx__ctl__status_1_1cvmx__spemx__ctl__status__s.html#ad293ce42b9fb12b728d4652f79432aeb">reserved_14_15</a>               : 2;
<a name="l00847"></a><a class="code" href="structcvmx__spemx__ctl__status_1_1cvmx__spemx__ctl__status__s.html#a1159f49c9dd552b85add588ed6bf1518">00847</a>     uint64_t <a class="code" href="structcvmx__spemx__ctl__status_1_1cvmx__spemx__ctl__status__s.html#a1159f49c9dd552b85add588ed6bf1518">cfg_rtry</a>                     : 16;
<a name="l00848"></a><a class="code" href="structcvmx__spemx__ctl__status_1_1cvmx__spemx__ctl__status__s.html#ac2360f9ae626cc1e3b2d5889628d66d9">00848</a>     uint64_t <a class="code" href="structcvmx__spemx__ctl__status_1_1cvmx__spemx__ctl__status__s.html#ac2360f9ae626cc1e3b2d5889628d66d9">reserved_32_33</a>               : 2;
<a name="l00849"></a><a class="code" href="structcvmx__spemx__ctl__status_1_1cvmx__spemx__ctl__status__s.html#a09b9d5e60600753356d1236592325032">00849</a>     uint64_t <a class="code" href="structcvmx__spemx__ctl__status_1_1cvmx__spemx__ctl__status__s.html#a09b9d5e60600753356d1236592325032">pbus</a>                         : 8;
<a name="l00850"></a><a class="code" href="structcvmx__spemx__ctl__status_1_1cvmx__spemx__ctl__status__s.html#adaa96dd8329590786879b7289dd22a16">00850</a>     uint64_t <a class="code" href="structcvmx__spemx__ctl__status_1_1cvmx__spemx__ctl__status__s.html#adaa96dd8329590786879b7289dd22a16">dnum</a>                         : 5;
<a name="l00851"></a><a class="code" href="structcvmx__spemx__ctl__status_1_1cvmx__spemx__ctl__status__s.html#a1001f01f3724952999ba6c4819fcf0d8">00851</a>     uint64_t <a class="code" href="structcvmx__spemx__ctl__status_1_1cvmx__spemx__ctl__status__s.html#a1001f01f3724952999ba6c4819fcf0d8">auto_sd</a>                      : 1;
<a name="l00852"></a><a class="code" href="structcvmx__spemx__ctl__status_1_1cvmx__spemx__ctl__status__s.html#a08c70347d3119572b72980771b5625fe">00852</a>     uint64_t <a class="code" href="structcvmx__spemx__ctl__status_1_1cvmx__spemx__ctl__status__s.html#a08c70347d3119572b72980771b5625fe">reserved_48_49</a>               : 2;
<a name="l00853"></a><a class="code" href="structcvmx__spemx__ctl__status_1_1cvmx__spemx__ctl__status__s.html#a234a5fd5032834589f9889b0ed8e6af1">00853</a>     uint64_t <a class="code" href="structcvmx__spemx__ctl__status_1_1cvmx__spemx__ctl__status__s.html#a234a5fd5032834589f9889b0ed8e6af1">inv_dpar</a>                     : 1;
<a name="l00854"></a><a class="code" href="structcvmx__spemx__ctl__status_1_1cvmx__spemx__ctl__status__s.html#a4e6bd463a9c96c518cc48f988531642a">00854</a>     uint64_t <a class="code" href="structcvmx__spemx__ctl__status_1_1cvmx__spemx__ctl__status__s.html#a4e6bd463a9c96c518cc48f988531642a">reserved_51_63</a>               : 13;
<a name="l00855"></a>00855 <span class="preprocessor">#endif</span>
<a name="l00856"></a>00856 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__spemx__ctl__status.html#ad1c1b241c68fcfc9c931f6b0933521f0">s</a>;
<a name="l00857"></a><a class="code" href="unioncvmx__spemx__ctl__status.html#abfcc370f483edb7461a6182a3acec6be">00857</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__spemx__ctl__status_1_1cvmx__spemx__ctl__status__s.html">cvmx_spemx_ctl_status_s</a>        <a class="code" href="unioncvmx__spemx__ctl__status.html#abfcc370f483edb7461a6182a3acec6be">cn73xx</a>;
<a name="l00858"></a>00858 };
<a name="l00859"></a><a class="code" href="cvmx-spemx-defs_8h.html#a636c119211d1effe5d8f8c7ee069f6e2">00859</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__spemx__ctl__status.html" title="cvmx_spem::_ctl_status">cvmx_spemx_ctl_status</a> <a class="code" href="unioncvmx__spemx__ctl__status.html" title="cvmx_spem::_ctl_status">cvmx_spemx_ctl_status_t</a>;
<a name="l00860"></a>00860 <span class="comment"></span>
<a name="l00861"></a>00861 <span class="comment">/**</span>
<a name="l00862"></a>00862 <span class="comment"> * cvmx_spem#_ctl_status2</span>
<a name="l00863"></a>00863 <span class="comment"> *</span>
<a name="l00864"></a>00864 <span class="comment"> * This register contains additional general control and status of the SPEM.</span>
<a name="l00865"></a>00865 <span class="comment"> *</span>
<a name="l00866"></a>00866 <span class="comment"> */</span>
<a name="l00867"></a><a class="code" href="unioncvmx__spemx__ctl__status2.html">00867</a> <span class="keyword">union </span><a class="code" href="unioncvmx__spemx__ctl__status2.html" title="cvmx_spem::_ctl_status2">cvmx_spemx_ctl_status2</a> {
<a name="l00868"></a><a class="code" href="unioncvmx__spemx__ctl__status2.html#ae8edccfc8c69cc51055b9d20579036e6">00868</a>     uint64_t <a class="code" href="unioncvmx__spemx__ctl__status2.html#ae8edccfc8c69cc51055b9d20579036e6">u64</a>;
<a name="l00869"></a><a class="code" href="structcvmx__spemx__ctl__status2_1_1cvmx__spemx__ctl__status2__s.html">00869</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__spemx__ctl__status2_1_1cvmx__spemx__ctl__status2__s.html">cvmx_spemx_ctl_status2_s</a> {
<a name="l00870"></a>00870 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00871"></a>00871 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__spemx__ctl__status2_1_1cvmx__spemx__ctl__status2__s.html#a0eb64d7155e4d3264f2bc6d6f46bb0e4">reserved_16_63</a>               : 48;
<a name="l00872"></a>00872     uint64_t <a class="code" href="structcvmx__spemx__ctl__status2_1_1cvmx__spemx__ctl__status2__s.html#afbade35e1aab04ffec8ee5e3f559dee0">no_fwd_prg</a>                   : 16; <span class="comment">/**&lt; The time * 0x10000 in core clocks to wait for the TLP FIFOs to be able to unload an entry.</span>
<a name="l00873"></a>00873 <span class="comment">                                                         If there is no forward progress, such that the timeout occurs, credits are returned to the</span>
<a name="l00874"></a>00874 <span class="comment">                                                         SLI and an interrupt (if enabled) is asserted. Any more TLPs received are dropped on the</span>
<a name="l00875"></a>00875 <span class="comment">                                                         floor and the credits associated with those TLPs are returned as well. Note that 0xFFFF is</span>
<a name="l00876"></a>00876 <span class="comment">                                                         a reserved value that will put the PEM in the &apos;forward progress stopped&apos; state</span>
<a name="l00877"></a>00877 <span class="comment">                                                         immediately. This state holds until a MAC reset is received. */</span>
<a name="l00878"></a>00878 <span class="preprocessor">#else</span>
<a name="l00879"></a><a class="code" href="structcvmx__spemx__ctl__status2_1_1cvmx__spemx__ctl__status2__s.html#afbade35e1aab04ffec8ee5e3f559dee0">00879</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__spemx__ctl__status2_1_1cvmx__spemx__ctl__status2__s.html#afbade35e1aab04ffec8ee5e3f559dee0">no_fwd_prg</a>                   : 16;
<a name="l00880"></a><a class="code" href="structcvmx__spemx__ctl__status2_1_1cvmx__spemx__ctl__status2__s.html#a0eb64d7155e4d3264f2bc6d6f46bb0e4">00880</a>     uint64_t <a class="code" href="structcvmx__spemx__ctl__status2_1_1cvmx__spemx__ctl__status2__s.html#a0eb64d7155e4d3264f2bc6d6f46bb0e4">reserved_16_63</a>               : 48;
<a name="l00881"></a>00881 <span class="preprocessor">#endif</span>
<a name="l00882"></a>00882 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__spemx__ctl__status2.html#a41a322897b08be85fd6d893089845b15">s</a>;
<a name="l00883"></a><a class="code" href="unioncvmx__spemx__ctl__status2.html#a1f5ee46652063e277784f08ce1aa9ca3">00883</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__spemx__ctl__status2_1_1cvmx__spemx__ctl__status2__s.html">cvmx_spemx_ctl_status2_s</a>       <a class="code" href="unioncvmx__spemx__ctl__status2.html#a1f5ee46652063e277784f08ce1aa9ca3">cn73xx</a>;
<a name="l00884"></a>00884 };
<a name="l00885"></a><a class="code" href="cvmx-spemx-defs_8h.html#a8688c67952cbb2083a43b45187e078e8">00885</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__spemx__ctl__status2.html" title="cvmx_spem::_ctl_status2">cvmx_spemx_ctl_status2</a> <a class="code" href="unioncvmx__spemx__ctl__status2.html" title="cvmx_spem::_ctl_status2">cvmx_spemx_ctl_status2_t</a>;
<a name="l00886"></a>00886 <span class="comment"></span>
<a name="l00887"></a>00887 <span class="comment">/**</span>
<a name="l00888"></a>00888 <span class="comment"> * cvmx_spem#_dbg_info</span>
<a name="l00889"></a>00889 <span class="comment"> *</span>
<a name="l00890"></a>00890 <span class="comment"> * This is a debug information register of the SPEM.</span>
<a name="l00891"></a>00891 <span class="comment"> *</span>
<a name="l00892"></a>00892 <span class="comment"> */</span>
<a name="l00893"></a><a class="code" href="unioncvmx__spemx__dbg__info.html">00893</a> <span class="keyword">union </span><a class="code" href="unioncvmx__spemx__dbg__info.html" title="cvmx_spem::_dbg_info">cvmx_spemx_dbg_info</a> {
<a name="l00894"></a><a class="code" href="unioncvmx__spemx__dbg__info.html#aae8973a6b995baafa8a3689a8f63b182">00894</a>     uint64_t <a class="code" href="unioncvmx__spemx__dbg__info.html#aae8973a6b995baafa8a3689a8f63b182">u64</a>;
<a name="l00895"></a><a class="code" href="structcvmx__spemx__dbg__info_1_1cvmx__spemx__dbg__info__s.html">00895</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__spemx__dbg__info_1_1cvmx__spemx__dbg__info__s.html">cvmx_spemx_dbg_info_s</a> {
<a name="l00896"></a>00896 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00897"></a>00897 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__spemx__dbg__info_1_1cvmx__spemx__dbg__info__s.html#a0f602f6f6af8e4baf76644b86fb7ea9a">reserved_62_63</a>               : 2;
<a name="l00898"></a>00898     uint64_t <a class="code" href="structcvmx__spemx__dbg__info_1_1cvmx__spemx__dbg__info__s.html#a8c399bec801fd5fe2a7bf9033561cfec">m2s_c_dbe</a>                    : 1;  <span class="comment">/**&lt; Detected a SLI/NQM M2S FIFO control0/1 double bit error.</span>
<a name="l00899"></a>00899 <span class="comment">                                                         Throws corresponding SPEM_INTSN_E::SPEM()_ERROR_M2S_C_DBE. */</span>
<a name="l00900"></a>00900     uint64_t <a class="code" href="structcvmx__spemx__dbg__info_1_1cvmx__spemx__dbg__info__s.html#aa54a9fb5a1fc5b38e1523120b70508ba">m2s_c_sbe</a>                    : 1;  <span class="comment">/**&lt; Detected a SLI/NQM M2S FIFO control0/1 single bit error.</span>
<a name="l00901"></a>00901 <span class="comment">                                                         Throws corresponding SPEM_INTSN_E::SPEM()_ERROR_M2S_C_SBE. */</span>
<a name="l00902"></a>00902     uint64_t <a class="code" href="structcvmx__spemx__dbg__info_1_1cvmx__spemx__dbg__info__s.html#a46da52c88876cd06d41b24ad463704ce">m2s_d_dbe</a>                    : 1;  <span class="comment">/**&lt; Detected a SLI/NQM M2S FIFO data0/1 double bit error.</span>
<a name="l00903"></a>00903 <span class="comment">                                                         Throws corresponding SPEM_INTSN_E::SPEM()_ERROR_M2S_D_DBE. */</span>
<a name="l00904"></a>00904     uint64_t <a class="code" href="structcvmx__spemx__dbg__info_1_1cvmx__spemx__dbg__info__s.html#ab2cfd884ce4ff75ddf04fcabe6087d67">m2s_d_sbe</a>                    : 1;  <span class="comment">/**&lt; Detected a SLI/NQM M2S FIFO data0/1 single bit error.</span>
<a name="l00905"></a>00905 <span class="comment">                                                         Throws corresponding SPEM_INTSN_E::SPEM()_ERROR_M2S_D_SBE. */</span>
<a name="l00906"></a>00906     uint64_t <a class="code" href="structcvmx__spemx__dbg__info_1_1cvmx__spemx__dbg__info__s.html#a11ceffd0fa66e5991d53e20f012a349d">qhdr_b1_dbe</a>                  : 1;  <span class="comment">/**&lt; Detected a core header queue bank1 double bit error.</span>
<a name="l00907"></a>00907 <span class="comment">                                                         Throws corresponding SPEM_INTSN_E::SPEM()_ERROR_QHDR_B1_DBE. */</span>
<a name="l00908"></a>00908     uint64_t <a class="code" href="structcvmx__spemx__dbg__info_1_1cvmx__spemx__dbg__info__s.html#a5e218cde33a9dd5f8e6926c7cb6b24e0">qhdr_b1_sbe</a>                  : 1;  <span class="comment">/**&lt; Detected a core header queue bank1 single bit error.</span>
<a name="l00909"></a>00909 <span class="comment">                                                         Throws corresponding SPEM_INTSN_E::SPEM()_ERROR_QHDR_B1_SBE. */</span>
<a name="l00910"></a>00910     uint64_t <a class="code" href="structcvmx__spemx__dbg__info_1_1cvmx__spemx__dbg__info__s.html#a1f085aaea7c5004385ffaf99b2b6966a">qhdr_b0_dbe</a>                  : 1;  <span class="comment">/**&lt; Detected a core header queue bank0 double bit error.</span>
<a name="l00911"></a>00911 <span class="comment">                                                         Throws corresponding SPEM_INTSN_E::SPEM()_ERROR_QHDR_B0_DBE. */</span>
<a name="l00912"></a>00912     uint64_t <a class="code" href="structcvmx__spemx__dbg__info_1_1cvmx__spemx__dbg__info__s.html#aa1654a8c1263c08653a08694b0a4b28b">qhdr_b0_sbe</a>                  : 1;  <span class="comment">/**&lt; Detected a core header queue bank0 single bit error.</span>
<a name="l00913"></a>00913 <span class="comment">                                                         Throws corresponding SPEM_INTSN_E::SPEM()_ERROR_QHDR_B0_SBE. */</span>
<a name="l00914"></a>00914     uint64_t <a class="code" href="structcvmx__spemx__dbg__info_1_1cvmx__spemx__dbg__info__s.html#ab90cceac83c8614f879417c66b45c38c">rtry_dbe</a>                     : 1;  <span class="comment">/**&lt; Detected a core retry RAM double bit error.</span>
<a name="l00915"></a>00915 <span class="comment">                                                         Throws corresponding SPEM_INTSN_E::SPEM()_ERROR_RTRY_DBE. */</span>
<a name="l00916"></a>00916     uint64_t <a class="code" href="structcvmx__spemx__dbg__info_1_1cvmx__spemx__dbg__info__s.html#a2da2ea2bbcc688b3183e8d3e0186eeb5">rtry_sbe</a>                     : 1;  <span class="comment">/**&lt; Detected a core retry RAM single bit error.</span>
<a name="l00917"></a>00917 <span class="comment">                                                         Throws corresponding SPEM_INTSN_E::SPEM()_ERROR_RTRY_SBE. */</span>
<a name="l00918"></a>00918     uint64_t <a class="code" href="structcvmx__spemx__dbg__info_1_1cvmx__spemx__dbg__info__s.html#aaa5aa9c8b91058989ee91ab69654d693">c_c_dbe</a>                      : 1;  <span class="comment">/**&lt; Detected a SLI/NQM TLP CPL FIFO control double bit error.</span>
<a name="l00919"></a>00919 <span class="comment">                                                         Throws corresponding SPEM_INTSN_E::SPEM()_ERROR_C_C_DBE. */</span>
<a name="l00920"></a>00920     uint64_t <a class="code" href="structcvmx__spemx__dbg__info_1_1cvmx__spemx__dbg__info__s.html#a188e6458eebca3e71e8621b2efe3b8db">c_c_sbe</a>                      : 1;  <span class="comment">/**&lt; Detected a SLI/NQM TLP CPL FIFO control single bit error.</span>
<a name="l00921"></a>00921 <span class="comment">                                                         Throws corresponding SPEM_INTSN_E::SPEM()_ERROR_C_C_SBE. */</span>
<a name="l00922"></a>00922     uint64_t <a class="code" href="structcvmx__spemx__dbg__info_1_1cvmx__spemx__dbg__info__s.html#a999880591742d96701e3b7b638acf56d">c_d1_dbe</a>                     : 1;  <span class="comment">/**&lt; Detected a SLI/NQM TLP CPL FIFO data1 double bit error.</span>
<a name="l00923"></a>00923 <span class="comment">                                                         Throws corresponding SPEM_INTSN_E::SPEM()_ERROR_C_D1_DBE. */</span>
<a name="l00924"></a>00924     uint64_t <a class="code" href="structcvmx__spemx__dbg__info_1_1cvmx__spemx__dbg__info__s.html#ab19f9e3862a3463de81c1716731fa286">c_d1_sbe</a>                     : 1;  <span class="comment">/**&lt; Detected a SLI/NQM TLP CPL FIFO data1 single bit error.</span>
<a name="l00925"></a>00925 <span class="comment">                                                         Throws corresponding SPEM_INTSN_E::SPEM()_ERROR_C_D1_SBE. */</span>
<a name="l00926"></a>00926     uint64_t <a class="code" href="structcvmx__spemx__dbg__info_1_1cvmx__spemx__dbg__info__s.html#afa67357f9f77ab1229cfb97965398cfd">c_d0_dbe</a>                     : 1;  <span class="comment">/**&lt; Detected a SLI/NQM TLP CPL FIFO data0 double bit error.</span>
<a name="l00927"></a>00927 <span class="comment">                                                         Throws corresponding SPEM_INTSN_E::SPEM()_ERROR_C_D0_DBE. */</span>
<a name="l00928"></a>00928     uint64_t <a class="code" href="structcvmx__spemx__dbg__info_1_1cvmx__spemx__dbg__info__s.html#ad809801c663cec7bca8942dcf1cacdbd">c_d0_sbe</a>                     : 1;  <span class="comment">/**&lt; Detected a SLI/NQM TLP CPL FIFO data0 single bit error.</span>
<a name="l00929"></a>00929 <span class="comment">                                                         Throws corresponding SPEM_INTSN_E::SPEM()_ERROR_C_D0_SBE. */</span>
<a name="l00930"></a>00930     uint64_t <a class="code" href="structcvmx__spemx__dbg__info_1_1cvmx__spemx__dbg__info__s.html#a7947a2a5401c68bafe3b92aff61ade66">n_c_dbe</a>                      : 1;  <span class="comment">/**&lt; Detected a SLI/NQM TLP NP FIFO control double bit error.</span>
<a name="l00931"></a>00931 <span class="comment">                                                         Throws corresponding SPEM_INTSN_E::SPEM()_ERROR_N_C_DBE. */</span>
<a name="l00932"></a>00932     uint64_t <a class="code" href="structcvmx__spemx__dbg__info_1_1cvmx__spemx__dbg__info__s.html#ac95b16a0b5dc7ed2a743927187e7c7ec">n_c_sbe</a>                      : 1;  <span class="comment">/**&lt; Detected a SLI/NQM TLP NP FIFO control single bit error.</span>
<a name="l00933"></a>00933 <span class="comment">                                                         Throws corresponding SPEM_INTSN_E::SPEM()_ERROR_N_C_SBE. */</span>
<a name="l00934"></a>00934     uint64_t <a class="code" href="structcvmx__spemx__dbg__info_1_1cvmx__spemx__dbg__info__s.html#a637295ee315e002e6dfdf26889c91577">n_d1_dbe</a>                     : 1;  <span class="comment">/**&lt; Detected a SLI/NQM TLP NP FIFO data1 double bit error.</span>
<a name="l00935"></a>00935 <span class="comment">                                                         Throws corresponding SPEM_INTSN_E::SPEM()_ERROR_N_D1_DBE. */</span>
<a name="l00936"></a>00936     uint64_t <a class="code" href="structcvmx__spemx__dbg__info_1_1cvmx__spemx__dbg__info__s.html#aa202df163d931820d810fd86d958b971">n_d1_sbe</a>                     : 1;  <span class="comment">/**&lt; Detected a SLI/NQM TLP NP FIFO data1 single bit error.</span>
<a name="l00937"></a>00937 <span class="comment">                                                         Throws corresponding SPEM_INTSN_E::SPEM()_ERROR_N_D1_SBE. */</span>
<a name="l00938"></a>00938     uint64_t <a class="code" href="structcvmx__spemx__dbg__info_1_1cvmx__spemx__dbg__info__s.html#a4799baa32304797a00833542b252aacd">n_d0_dbe</a>                     : 1;  <span class="comment">/**&lt; Detected a SLI/NQM TLP NP FIFO data0 double bit error.</span>
<a name="l00939"></a>00939 <span class="comment">                                                         Throws corresponding SPEM_INTSN_E::SPEM()_ERROR_N_D0_DBE. */</span>
<a name="l00940"></a>00940     uint64_t <a class="code" href="structcvmx__spemx__dbg__info_1_1cvmx__spemx__dbg__info__s.html#ac68bb41382bc7d72d2b5ac3811233bea">n_d0_sbe</a>                     : 1;  <span class="comment">/**&lt; Detected a SLI/NQM TLP NP FIFO data0 single bit error.</span>
<a name="l00941"></a>00941 <span class="comment">                                                         Throws corresponding SPEM_INTSN_E::SPEM()_ERROR_N_D0_SBE. */</span>
<a name="l00942"></a>00942     uint64_t <a class="code" href="structcvmx__spemx__dbg__info_1_1cvmx__spemx__dbg__info__s.html#a26c27a54d960f589775ba5434893caf3">p_c_dbe</a>                      : 1;  <span class="comment">/**&lt; Detected a SLI/NQM TLP posted FIFO control double bit error.</span>
<a name="l00943"></a>00943 <span class="comment">                                                         Throws corresponding SPEM_INTSN_E::SPEM()_ERROR_P_C_DBE. */</span>
<a name="l00944"></a>00944     uint64_t <a class="code" href="structcvmx__spemx__dbg__info_1_1cvmx__spemx__dbg__info__s.html#aa0389dd2678ecac3354ef462ec9f4888">p_c_sbe</a>                      : 1;  <span class="comment">/**&lt; Detected a SLI/NQM TLP posted FIFO control single bit error.</span>
<a name="l00945"></a>00945 <span class="comment">                                                         Throws corresponding SPEM_INTSN_E::SPEM()_ERROR_P_C_SBE. */</span>
<a name="l00946"></a>00946     uint64_t <a class="code" href="structcvmx__spemx__dbg__info_1_1cvmx__spemx__dbg__info__s.html#a23f7827b06095a99018698d246d45cd8">p_d1_dbe</a>                     : 1;  <span class="comment">/**&lt; Detected a SLI/NQM TLP posted FIFO data1 double bit error.</span>
<a name="l00947"></a>00947 <span class="comment">                                                         Throws corresponding SPEM_INTSN_E::SPEM()_ERROR_P_D1_DBE. */</span>
<a name="l00948"></a>00948     uint64_t <a class="code" href="structcvmx__spemx__dbg__info_1_1cvmx__spemx__dbg__info__s.html#aaf32b8eb9028e7ca86fd3a234da46fc7">p_d1_sbe</a>                     : 1;  <span class="comment">/**&lt; Detected a SLI/NQM TLP posted FIFO data1 single bit error.</span>
<a name="l00949"></a>00949 <span class="comment">                                                         Throws corresponding SPEM_INTSN_E::SPEM()_ERROR_P_D1_SBE. */</span>
<a name="l00950"></a>00950     uint64_t <a class="code" href="structcvmx__spemx__dbg__info_1_1cvmx__spemx__dbg__info__s.html#a208512ea36dab0cc7390cc99c73dc575">p_d0_dbe</a>                     : 1;  <span class="comment">/**&lt; Detected a SLI/NQM TLP posted FIFO data0 double bit error.</span>
<a name="l00951"></a>00951 <span class="comment">                                                         Throws corresponding SPEM_INTSN_E::SPEM()_ERROR_P_D0_DBE. */</span>
<a name="l00952"></a>00952     uint64_t <a class="code" href="structcvmx__spemx__dbg__info_1_1cvmx__spemx__dbg__info__s.html#a54c6bdcac4ea557013ebb7c759dccf18">p_d0_sbe</a>                     : 1;  <span class="comment">/**&lt; Detected a SLI/NQM TLP posted FIFO data0 single bit error.</span>
<a name="l00953"></a>00953 <span class="comment">                                                         Throws corresponding SPEM_INTSN_E::SPEM()_ERROR_P_D0_SBE. */</span>
<a name="l00954"></a>00954     uint64_t <a class="code" href="structcvmx__spemx__dbg__info_1_1cvmx__spemx__dbg__info__s.html#a0cdc3cb497114e9f5e1900e3278f5f10">datq_pe</a>                      : 1;  <span class="comment">/**&lt; Detected a data queue RAM parity error.</span>
<a name="l00955"></a>00955 <span class="comment">                                                         Throws corresponding SPEM_INTSN_E::SPEM()_ERROR_DATQ_PE. */</span>
<a name="l00956"></a>00956     uint64_t <a class="code" href="structcvmx__spemx__dbg__info_1_1cvmx__spemx__dbg__info__s.html#aab30295e7f657468d8ace6330c4bd101">p0_bmd_e</a>                     : 1;  <span class="comment">/**&lt; A PF0 NP or P TLP was seen in the outbound path, but it was not allowed to master the bus.</span>
<a name="l00957"></a>00957 <span class="comment">                                                         If a PF TLP and the PCIEEP()_CFG001[ME] is not set.</span>
<a name="l00958"></a>00958 <span class="comment">                                                         For VF TLP, either the the PCIEEP()_CFG001[ME]/PCIEEPVF()_CFG001[ME] are not set.</span>
<a name="l00959"></a>00959 <span class="comment">                                                         Throws corresponding SPEM_INTSN_E::SPEM()_ERROR_P0_BMD_E. */</span>
<a name="l00960"></a>00960     uint64_t <a class="code" href="structcvmx__spemx__dbg__info_1_1cvmx__spemx__dbg__info__s.html#a6ba6cd437dc95a3725dfd11293049add">lofp</a>                         : 1;  <span class="comment">/**&lt; Lack of forward progress at TLP FIFOs timeout occurred.</span>
<a name="l00961"></a>00961 <span class="comment">                                                         Throws corresponding SPEM_INTSN_E::SPEM()_ERROR_LOFP. */</span>
<a name="l00962"></a>00962     uint64_t <a class="code" href="structcvmx__spemx__dbg__info_1_1cvmx__spemx__dbg__info__s.html#a784251985181dde8f0706485f27e77d4">p0_ecrc_e</a>                    : 1;  <span class="comment">/**&lt; Received an PF0 ECRC error.</span>
<a name="l00963"></a>00963 <span class="comment">                                                         Throws corresponding SPEM_INTSN_E::SPEM()_ERROR_P0_ECRC_E. */</span>
<a name="l00964"></a>00964     uint64_t <a class="code" href="structcvmx__spemx__dbg__info_1_1cvmx__spemx__dbg__info__s.html#a14f32f22bc72508f3fe3186932455b9d">p0_rawwpp</a>                    : 1;  <span class="comment">/**&lt; Received a PF0 write with poisoned payload.</span>
<a name="l00965"></a>00965 <span class="comment">                                                         Throws corresponding SPEM_INTSN_E::SPEM()_ERROR_P0_RAWWPP. */</span>
<a name="l00966"></a>00966     uint64_t <a class="code" href="structcvmx__spemx__dbg__info_1_1cvmx__spemx__dbg__info__s.html#a5c8a5902215cf5ca4049d6d4955b5c99">p0_racpp</a>                     : 1;  <span class="comment">/**&lt; Received a PF0 completion with poisoned payload.</span>
<a name="l00967"></a>00967 <span class="comment">                                                         Throws corresponding SPEM_INTSN_E::SPEM()_ERROR_P0_RACPP. */</span>
<a name="l00968"></a>00968     uint64_t <a class="code" href="structcvmx__spemx__dbg__info_1_1cvmx__spemx__dbg__info__s.html#a956e7dbbdd1e20c3fc72482e0086c94d">p0_ramtlp</a>                    : 1;  <span class="comment">/**&lt; Received a PF0 malformed TLP.</span>
<a name="l00969"></a>00969 <span class="comment">                                                         Throws corresponding SPEM_INTSN_E::SPEM()_ERROR_P0_RAMTLP. */</span>
<a name="l00970"></a>00970     uint64_t <a class="code" href="structcvmx__spemx__dbg__info_1_1cvmx__spemx__dbg__info__s.html#a7e10026f720de5db79f6303ca10ae5f4">p0_rarwdns</a>                   : 1;  <span class="comment">/**&lt; Received a request which device does not support.</span>
<a name="l00971"></a>00971 <span class="comment">                                                         Throws corresponding SPEM_INTSN_E::SPEM()_ERROR_P0_RARWDNS. */</span>
<a name="l00972"></a>00972     uint64_t <a class="code" href="structcvmx__spemx__dbg__info_1_1cvmx__spemx__dbg__info__s.html#a1be32797f5b5f193f9e20b382d5093cb">p0_caar</a>                      : 1;  <span class="comment">/**&lt; Completer PF0 aborted a request. This bit is never set because CNXXXX does not generate</span>
<a name="l00973"></a>00973 <span class="comment">                                                         completer aborts.</span>
<a name="l00974"></a>00974 <span class="comment">                                                         Throws corresponding SPEM_INTSN_E::SPEM()_ERROR_P0_CAAR. */</span>
<a name="l00975"></a>00975     uint64_t <a class="code" href="structcvmx__spemx__dbg__info_1_1cvmx__spemx__dbg__info__s.html#a373d81f34ee85b12aecfcbf414a7e12d">p0_racca</a>                     : 1;  <span class="comment">/**&lt; Received a PF0 completion with CA status.</span>
<a name="l00976"></a>00976 <span class="comment">                                                         Throws corresponding SPEM_INTSN_E::SPEM()_ERROR_P0_RACCA. */</span>
<a name="l00977"></a>00977     uint64_t <a class="code" href="structcvmx__spemx__dbg__info_1_1cvmx__spemx__dbg__info__s.html#ad7fd2c586ec52cc2df7de948711448ec">p0_racur</a>                     : 1;  <span class="comment">/**&lt; Received a PF0 completion with UR status.</span>
<a name="l00978"></a>00978 <span class="comment">                                                         Throws corresponding SPEM_INTSN_E::SPEM()_ERROR_P0_RACUR. */</span>
<a name="l00979"></a>00979     uint64_t <a class="code" href="structcvmx__spemx__dbg__info_1_1cvmx__spemx__dbg__info__s.html#aa9a0404e53046c3b90e57ef4d71cca88">p0_rauc</a>                      : 1;  <span class="comment">/**&lt; Received an PF0 unexpected completion.</span>
<a name="l00980"></a>00980 <span class="comment">                                                         Throws corresponding SPEM_INTSN_E::SPEM()_ERROR_P0_RAUC. */</span>
<a name="l00981"></a>00981     uint64_t <a class="code" href="structcvmx__spemx__dbg__info_1_1cvmx__spemx__dbg__info__s.html#a0ba3367ed61418873a15944bff0ce164">rqo</a>                          : 1;  <span class="comment">/**&lt; Receive queue overflow. Normally happens only when flow control advertisements are</span>
<a name="l00982"></a>00982 <span class="comment">                                                         ignored.</span>
<a name="l00983"></a>00983 <span class="comment">                                                         Throws corresponding SPEM_INTSN_E::SPEM()_ERROR_RQO. */</span>
<a name="l00984"></a>00984     uint64_t <a class="code" href="structcvmx__spemx__dbg__info_1_1cvmx__spemx__dbg__info__s.html#a865c598cd2aabd1c853f9f996ab928fb">fcuv</a>                         : 1;  <span class="comment">/**&lt; Flow control update violation.</span>
<a name="l00985"></a>00985 <span class="comment">                                                         Throws corresponding SPEM_INTSN_E::SPEM()_ERROR_FCUV. */</span>
<a name="l00986"></a>00986     uint64_t <a class="code" href="structcvmx__spemx__dbg__info_1_1cvmx__spemx__dbg__info__s.html#ae2d8dca3ab5517369834185e12ac4f8b">rpe</a>                          : 1;  <span class="comment">/**&lt; PHY reported an 8 B/10 B decode error (RxStatus = 0x4) or disparity error (RxStatus =</span>
<a name="l00987"></a>00987 <span class="comment">                                                         0x7).</span>
<a name="l00988"></a>00988 <span class="comment">                                                         Throws corresponding SPEM_INTSN_E::SPEM()_ERROR_RPE. */</span>
<a name="l00989"></a>00989     uint64_t <a class="code" href="structcvmx__spemx__dbg__info_1_1cvmx__spemx__dbg__info__s.html#abfc4ba7d49fa85f639a52db909d39174">fcpvwt</a>                       : 1;  <span class="comment">/**&lt; Flow control protocol violation (watchdog timer).</span>
<a name="l00990"></a>00990 <span class="comment">                                                         Throws corresponding SPEM_INTSN_E::SPEM()_ERROR_FCPVWT. */</span>
<a name="l00991"></a>00991     uint64_t <a class="code" href="structcvmx__spemx__dbg__info_1_1cvmx__spemx__dbg__info__s.html#ab71786020637757d5e1f49ecfb2f7392">dpeoosd</a>                      : 1;  <span class="comment">/**&lt; DLLP protocol error (out of sequence DLLP).</span>
<a name="l00992"></a>00992 <span class="comment">                                                         Throws corresponding SPEM_INTSN_E::SPEM()_ERROR_DPEOOSD. */</span>
<a name="l00993"></a>00993     uint64_t <a class="code" href="structcvmx__spemx__dbg__info_1_1cvmx__spemx__dbg__info__s.html#aeca348bfea2af70f961593eea9922f01">rtwdle</a>                       : 1;  <span class="comment">/**&lt; Received TLP with datalink layer error.</span>
<a name="l00994"></a>00994 <span class="comment">                                                         Throws corresponding SPEM_INTSN_E::SPEM()_ERROR_RTWDLE. */</span>
<a name="l00995"></a>00995     uint64_t <a class="code" href="structcvmx__spemx__dbg__info_1_1cvmx__spemx__dbg__info__s.html#ab17f881cfe62315f64f94a31d12e3ebf">rdwdle</a>                       : 1;  <span class="comment">/**&lt; Received DLLP with datalink layer error.</span>
<a name="l00996"></a>00996 <span class="comment">                                                         Throws corresponding SPEM_INTSN_E::SPEM()_ERROR_RDWDLE. */</span>
<a name="l00997"></a>00997     uint64_t <a class="code" href="structcvmx__spemx__dbg__info_1_1cvmx__spemx__dbg__info__s.html#a1178ddec99bcd6c320154438ea3aaac0">mre</a>                          : 1;  <span class="comment">/**&lt; Maximum number of retries exceeded.</span>
<a name="l00998"></a>00998 <span class="comment">                                                         Throws corresponding SPEM_INTSN_E::SPEM()_ERROR_MRE. */</span>
<a name="l00999"></a>00999     uint64_t <a class="code" href="structcvmx__spemx__dbg__info_1_1cvmx__spemx__dbg__info__s.html#a47bf016e62d9c219944820e94469400b">rte</a>                          : 1;  <span class="comment">/**&lt; Replay timer expired. This bit is set when the REPLAY_TIMER expires in the PCIe core. The</span>
<a name="l01000"></a>01000 <span class="comment">                                                         probability of this bit being set increases with the traffic load.</span>
<a name="l01001"></a>01001 <span class="comment">                                                         Throws corresponding SPEM_INTSN_E::SPEM()_ERROR_RTE. */</span>
<a name="l01002"></a>01002     uint64_t <a class="code" href="structcvmx__spemx__dbg__info_1_1cvmx__spemx__dbg__info__s.html#aba2540f63a1cbc38a3ca5ee713e0043b">acto</a>                         : 1;  <span class="comment">/**&lt; A completion timeout occurred.</span>
<a name="l01003"></a>01003 <span class="comment">                                                         Throws corresponding SPEM_INTSN_E::SPEM()_ERROR_ACTO. */</span>
<a name="l01004"></a>01004     uint64_t <a class="code" href="structcvmx__spemx__dbg__info_1_1cvmx__spemx__dbg__info__s.html#aabf89e34a049b93a5bd928dd22a22dde">rvdm</a>                         : 1;  <span class="comment">/**&lt; Received vendor-defined message.</span>
<a name="l01005"></a>01005 <span class="comment">                                                         Throws corresponding SPEM_INTSN_E::SPEM()_ERROR_RVDM. */</span>
<a name="l01006"></a>01006     uint64_t <a class="code" href="structcvmx__spemx__dbg__info_1_1cvmx__spemx__dbg__info__s.html#a7bf8e8eaa677622032ac572a61f2da7a">rumep</a>                        : 1;  <span class="comment">/**&lt; Received unlock message (EP mode only).</span>
<a name="l01007"></a>01007 <span class="comment">                                                         Throws corresponding SPEM_INTSN_E::SPEM()_ERROR_RUMEP. */</span>
<a name="l01008"></a>01008     uint64_t <a class="code" href="structcvmx__spemx__dbg__info_1_1cvmx__spemx__dbg__info__s.html#af2f3aacf56bb5e4f95daf549977f57b1">rptamrc</a>                      : 1;  <span class="comment">/**&lt; Received PME turnoff acknowledge message (RC mode only).</span>
<a name="l01009"></a>01009 <span class="comment">                                                         Throws corresponding SPEM_INTSN_E::SPEM()_ERROR_RPTAMRC. */</span>
<a name="l01010"></a>01010     uint64_t <a class="code" href="structcvmx__spemx__dbg__info_1_1cvmx__spemx__dbg__info__s.html#a94b27ce16fd2ed3b477d203b54a552f9">rpmerc</a>                       : 1;  <span class="comment">/**&lt; Received PME message (RC mode only).</span>
<a name="l01011"></a>01011 <span class="comment">                                                         Throws corresponding SPEM_INTSN_E::SPEM()_ERROR_RPMERC. */</span>
<a name="l01012"></a>01012     uint64_t <a class="code" href="structcvmx__spemx__dbg__info_1_1cvmx__spemx__dbg__info__s.html#aaf731e3ee25bccefa6c3a0d8ab87de31">rfemrc</a>                       : 1;  <span class="comment">/**&lt; Received fatal-error message. This bit is set when a message with ERR_FATAL</span>
<a name="l01013"></a>01013 <span class="comment">                                                         is set.</span>
<a name="l01014"></a>01014 <span class="comment">                                                         Throws corresponding SPEM_INTSN_E::SPEM()_ERROR_RFEMRC. */</span>
<a name="l01015"></a>01015     uint64_t <a class="code" href="structcvmx__spemx__dbg__info_1_1cvmx__spemx__dbg__info__s.html#a2aa4aa0fd13bce631dfb08e09a5fb27b">rnfemrc</a>                      : 1;  <span class="comment">/**&lt; Received nonfatal error message.</span>
<a name="l01016"></a>01016 <span class="comment">                                                         Throws corresponding SPEM_INTSN_E::SPEM()_ERROR_RNFEMRC. */</span>
<a name="l01017"></a>01017     uint64_t <a class="code" href="structcvmx__spemx__dbg__info_1_1cvmx__spemx__dbg__info__s.html#ae4f0656bd90b76bc0a46118398438948">rcemrc</a>                       : 1;  <span class="comment">/**&lt; Received correctable error message.</span>
<a name="l01018"></a>01018 <span class="comment">                                                         Throws corresponding SPEM_INTSN_E::SPEM()_ERROR_RCEMRC. */</span>
<a name="l01019"></a>01019     uint64_t <a class="code" href="structcvmx__spemx__dbg__info_1_1cvmx__spemx__dbg__info__s.html#aba19995e067e7e2848cdd0c14726fbeb">rpoison</a>                      : 1;  <span class="comment">/**&lt; Received poisoned TLP.</span>
<a name="l01020"></a>01020 <span class="comment">                                                         Throws corresponding SPEM_INTSN_E::SPEM()_ERROR_RPOISON. */</span>
<a name="l01021"></a>01021     uint64_t <a class="code" href="structcvmx__spemx__dbg__info_1_1cvmx__spemx__dbg__info__s.html#a5854443751407f3df324e9445a588fd7">recrce</a>                       : 1;  <span class="comment">/**&lt; Received ECRC error.</span>
<a name="l01022"></a>01022 <span class="comment">                                                         Throws corresponding SPEM_INTSN_E::SPEM()_ERROR_RECRCE. */</span>
<a name="l01023"></a>01023     uint64_t <a class="code" href="structcvmx__spemx__dbg__info_1_1cvmx__spemx__dbg__info__s.html#a301584d0f06f5a7a820ae95d7ceb8796">rtlplle</a>                      : 1;  <span class="comment">/**&lt; Received TLP has link layer error.</span>
<a name="l01024"></a>01024 <span class="comment">                                                         Throws corresponding SPEM_INTSN_E::SPEM()_ERROR_RTLPLLE. */</span>
<a name="l01025"></a>01025     uint64_t <a class="code" href="structcvmx__spemx__dbg__info_1_1cvmx__spemx__dbg__info__s.html#ac85d23fd744d4d4f2fa5028a01fe65cf">rtlpmal</a>                      : 1;  <span class="comment">/**&lt; Received TLP is malformed or a message. If the core receives a MSG (or Vendor Message) or</span>
<a name="l01026"></a>01026 <span class="comment">                                                         if a received AtomicOp viloates address/length rules, this bit is set as well.</span>
<a name="l01027"></a>01027 <span class="comment">                                                         Throws corresponding SPEM_INTSN_E::SPEM()_ERROR_RTLPMAL. */</span>
<a name="l01028"></a>01028     uint64_t <a class="code" href="structcvmx__spemx__dbg__info_1_1cvmx__spemx__dbg__info__s.html#a4cffaa3f116b00740d65568ae79015c7">spoison</a>                      : 1;  <span class="comment">/**&lt; Poisoned TLP sent.</span>
<a name="l01029"></a>01029 <span class="comment">                                                         Throws corresponding SPEM_INTSN_E::SPEM()_ERROR_SPOISON. */</span>
<a name="l01030"></a>01030 <span class="preprocessor">#else</span>
<a name="l01031"></a><a class="code" href="structcvmx__spemx__dbg__info_1_1cvmx__spemx__dbg__info__s.html#a4cffaa3f116b00740d65568ae79015c7">01031</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__spemx__dbg__info_1_1cvmx__spemx__dbg__info__s.html#a4cffaa3f116b00740d65568ae79015c7">spoison</a>                      : 1;
<a name="l01032"></a><a class="code" href="structcvmx__spemx__dbg__info_1_1cvmx__spemx__dbg__info__s.html#ac85d23fd744d4d4f2fa5028a01fe65cf">01032</a>     uint64_t <a class="code" href="structcvmx__spemx__dbg__info_1_1cvmx__spemx__dbg__info__s.html#ac85d23fd744d4d4f2fa5028a01fe65cf">rtlpmal</a>                      : 1;
<a name="l01033"></a><a class="code" href="structcvmx__spemx__dbg__info_1_1cvmx__spemx__dbg__info__s.html#a301584d0f06f5a7a820ae95d7ceb8796">01033</a>     uint64_t <a class="code" href="structcvmx__spemx__dbg__info_1_1cvmx__spemx__dbg__info__s.html#a301584d0f06f5a7a820ae95d7ceb8796">rtlplle</a>                      : 1;
<a name="l01034"></a><a class="code" href="structcvmx__spemx__dbg__info_1_1cvmx__spemx__dbg__info__s.html#a5854443751407f3df324e9445a588fd7">01034</a>     uint64_t <a class="code" href="structcvmx__spemx__dbg__info_1_1cvmx__spemx__dbg__info__s.html#a5854443751407f3df324e9445a588fd7">recrce</a>                       : 1;
<a name="l01035"></a><a class="code" href="structcvmx__spemx__dbg__info_1_1cvmx__spemx__dbg__info__s.html#aba19995e067e7e2848cdd0c14726fbeb">01035</a>     uint64_t <a class="code" href="structcvmx__spemx__dbg__info_1_1cvmx__spemx__dbg__info__s.html#aba19995e067e7e2848cdd0c14726fbeb">rpoison</a>                      : 1;
<a name="l01036"></a><a class="code" href="structcvmx__spemx__dbg__info_1_1cvmx__spemx__dbg__info__s.html#ae4f0656bd90b76bc0a46118398438948">01036</a>     uint64_t <a class="code" href="structcvmx__spemx__dbg__info_1_1cvmx__spemx__dbg__info__s.html#ae4f0656bd90b76bc0a46118398438948">rcemrc</a>                       : 1;
<a name="l01037"></a><a class="code" href="structcvmx__spemx__dbg__info_1_1cvmx__spemx__dbg__info__s.html#a2aa4aa0fd13bce631dfb08e09a5fb27b">01037</a>     uint64_t <a class="code" href="structcvmx__spemx__dbg__info_1_1cvmx__spemx__dbg__info__s.html#a2aa4aa0fd13bce631dfb08e09a5fb27b">rnfemrc</a>                      : 1;
<a name="l01038"></a><a class="code" href="structcvmx__spemx__dbg__info_1_1cvmx__spemx__dbg__info__s.html#aaf731e3ee25bccefa6c3a0d8ab87de31">01038</a>     uint64_t <a class="code" href="structcvmx__spemx__dbg__info_1_1cvmx__spemx__dbg__info__s.html#aaf731e3ee25bccefa6c3a0d8ab87de31">rfemrc</a>                       : 1;
<a name="l01039"></a><a class="code" href="structcvmx__spemx__dbg__info_1_1cvmx__spemx__dbg__info__s.html#a94b27ce16fd2ed3b477d203b54a552f9">01039</a>     uint64_t <a class="code" href="structcvmx__spemx__dbg__info_1_1cvmx__spemx__dbg__info__s.html#a94b27ce16fd2ed3b477d203b54a552f9">rpmerc</a>                       : 1;
<a name="l01040"></a><a class="code" href="structcvmx__spemx__dbg__info_1_1cvmx__spemx__dbg__info__s.html#af2f3aacf56bb5e4f95daf549977f57b1">01040</a>     uint64_t <a class="code" href="structcvmx__spemx__dbg__info_1_1cvmx__spemx__dbg__info__s.html#af2f3aacf56bb5e4f95daf549977f57b1">rptamrc</a>                      : 1;
<a name="l01041"></a><a class="code" href="structcvmx__spemx__dbg__info_1_1cvmx__spemx__dbg__info__s.html#a7bf8e8eaa677622032ac572a61f2da7a">01041</a>     uint64_t <a class="code" href="structcvmx__spemx__dbg__info_1_1cvmx__spemx__dbg__info__s.html#a7bf8e8eaa677622032ac572a61f2da7a">rumep</a>                        : 1;
<a name="l01042"></a><a class="code" href="structcvmx__spemx__dbg__info_1_1cvmx__spemx__dbg__info__s.html#aabf89e34a049b93a5bd928dd22a22dde">01042</a>     uint64_t <a class="code" href="structcvmx__spemx__dbg__info_1_1cvmx__spemx__dbg__info__s.html#aabf89e34a049b93a5bd928dd22a22dde">rvdm</a>                         : 1;
<a name="l01043"></a><a class="code" href="structcvmx__spemx__dbg__info_1_1cvmx__spemx__dbg__info__s.html#aba2540f63a1cbc38a3ca5ee713e0043b">01043</a>     uint64_t <a class="code" href="structcvmx__spemx__dbg__info_1_1cvmx__spemx__dbg__info__s.html#aba2540f63a1cbc38a3ca5ee713e0043b">acto</a>                         : 1;
<a name="l01044"></a><a class="code" href="structcvmx__spemx__dbg__info_1_1cvmx__spemx__dbg__info__s.html#a47bf016e62d9c219944820e94469400b">01044</a>     uint64_t <a class="code" href="structcvmx__spemx__dbg__info_1_1cvmx__spemx__dbg__info__s.html#a47bf016e62d9c219944820e94469400b">rte</a>                          : 1;
<a name="l01045"></a><a class="code" href="structcvmx__spemx__dbg__info_1_1cvmx__spemx__dbg__info__s.html#a1178ddec99bcd6c320154438ea3aaac0">01045</a>     uint64_t <a class="code" href="structcvmx__spemx__dbg__info_1_1cvmx__spemx__dbg__info__s.html#a1178ddec99bcd6c320154438ea3aaac0">mre</a>                          : 1;
<a name="l01046"></a><a class="code" href="structcvmx__spemx__dbg__info_1_1cvmx__spemx__dbg__info__s.html#ab17f881cfe62315f64f94a31d12e3ebf">01046</a>     uint64_t <a class="code" href="structcvmx__spemx__dbg__info_1_1cvmx__spemx__dbg__info__s.html#ab17f881cfe62315f64f94a31d12e3ebf">rdwdle</a>                       : 1;
<a name="l01047"></a><a class="code" href="structcvmx__spemx__dbg__info_1_1cvmx__spemx__dbg__info__s.html#aeca348bfea2af70f961593eea9922f01">01047</a>     uint64_t <a class="code" href="structcvmx__spemx__dbg__info_1_1cvmx__spemx__dbg__info__s.html#aeca348bfea2af70f961593eea9922f01">rtwdle</a>                       : 1;
<a name="l01048"></a><a class="code" href="structcvmx__spemx__dbg__info_1_1cvmx__spemx__dbg__info__s.html#ab71786020637757d5e1f49ecfb2f7392">01048</a>     uint64_t <a class="code" href="structcvmx__spemx__dbg__info_1_1cvmx__spemx__dbg__info__s.html#ab71786020637757d5e1f49ecfb2f7392">dpeoosd</a>                      : 1;
<a name="l01049"></a><a class="code" href="structcvmx__spemx__dbg__info_1_1cvmx__spemx__dbg__info__s.html#abfc4ba7d49fa85f639a52db909d39174">01049</a>     uint64_t <a class="code" href="structcvmx__spemx__dbg__info_1_1cvmx__spemx__dbg__info__s.html#abfc4ba7d49fa85f639a52db909d39174">fcpvwt</a>                       : 1;
<a name="l01050"></a><a class="code" href="structcvmx__spemx__dbg__info_1_1cvmx__spemx__dbg__info__s.html#ae2d8dca3ab5517369834185e12ac4f8b">01050</a>     uint64_t <a class="code" href="structcvmx__spemx__dbg__info_1_1cvmx__spemx__dbg__info__s.html#ae2d8dca3ab5517369834185e12ac4f8b">rpe</a>                          : 1;
<a name="l01051"></a><a class="code" href="structcvmx__spemx__dbg__info_1_1cvmx__spemx__dbg__info__s.html#a865c598cd2aabd1c853f9f996ab928fb">01051</a>     uint64_t <a class="code" href="structcvmx__spemx__dbg__info_1_1cvmx__spemx__dbg__info__s.html#a865c598cd2aabd1c853f9f996ab928fb">fcuv</a>                         : 1;
<a name="l01052"></a><a class="code" href="structcvmx__spemx__dbg__info_1_1cvmx__spemx__dbg__info__s.html#a0ba3367ed61418873a15944bff0ce164">01052</a>     uint64_t <a class="code" href="structcvmx__spemx__dbg__info_1_1cvmx__spemx__dbg__info__s.html#a0ba3367ed61418873a15944bff0ce164">rqo</a>                          : 1;
<a name="l01053"></a><a class="code" href="structcvmx__spemx__dbg__info_1_1cvmx__spemx__dbg__info__s.html#aa9a0404e53046c3b90e57ef4d71cca88">01053</a>     uint64_t <a class="code" href="structcvmx__spemx__dbg__info_1_1cvmx__spemx__dbg__info__s.html#aa9a0404e53046c3b90e57ef4d71cca88">p0_rauc</a>                      : 1;
<a name="l01054"></a><a class="code" href="structcvmx__spemx__dbg__info_1_1cvmx__spemx__dbg__info__s.html#ad7fd2c586ec52cc2df7de948711448ec">01054</a>     uint64_t <a class="code" href="structcvmx__spemx__dbg__info_1_1cvmx__spemx__dbg__info__s.html#ad7fd2c586ec52cc2df7de948711448ec">p0_racur</a>                     : 1;
<a name="l01055"></a><a class="code" href="structcvmx__spemx__dbg__info_1_1cvmx__spemx__dbg__info__s.html#a373d81f34ee85b12aecfcbf414a7e12d">01055</a>     uint64_t <a class="code" href="structcvmx__spemx__dbg__info_1_1cvmx__spemx__dbg__info__s.html#a373d81f34ee85b12aecfcbf414a7e12d">p0_racca</a>                     : 1;
<a name="l01056"></a><a class="code" href="structcvmx__spemx__dbg__info_1_1cvmx__spemx__dbg__info__s.html#a1be32797f5b5f193f9e20b382d5093cb">01056</a>     uint64_t <a class="code" href="structcvmx__spemx__dbg__info_1_1cvmx__spemx__dbg__info__s.html#a1be32797f5b5f193f9e20b382d5093cb">p0_caar</a>                      : 1;
<a name="l01057"></a><a class="code" href="structcvmx__spemx__dbg__info_1_1cvmx__spemx__dbg__info__s.html#a7e10026f720de5db79f6303ca10ae5f4">01057</a>     uint64_t <a class="code" href="structcvmx__spemx__dbg__info_1_1cvmx__spemx__dbg__info__s.html#a7e10026f720de5db79f6303ca10ae5f4">p0_rarwdns</a>                   : 1;
<a name="l01058"></a><a class="code" href="structcvmx__spemx__dbg__info_1_1cvmx__spemx__dbg__info__s.html#a956e7dbbdd1e20c3fc72482e0086c94d">01058</a>     uint64_t <a class="code" href="structcvmx__spemx__dbg__info_1_1cvmx__spemx__dbg__info__s.html#a956e7dbbdd1e20c3fc72482e0086c94d">p0_ramtlp</a>                    : 1;
<a name="l01059"></a><a class="code" href="structcvmx__spemx__dbg__info_1_1cvmx__spemx__dbg__info__s.html#a5c8a5902215cf5ca4049d6d4955b5c99">01059</a>     uint64_t <a class="code" href="structcvmx__spemx__dbg__info_1_1cvmx__spemx__dbg__info__s.html#a5c8a5902215cf5ca4049d6d4955b5c99">p0_racpp</a>                     : 1;
<a name="l01060"></a><a class="code" href="structcvmx__spemx__dbg__info_1_1cvmx__spemx__dbg__info__s.html#a14f32f22bc72508f3fe3186932455b9d">01060</a>     uint64_t <a class="code" href="structcvmx__spemx__dbg__info_1_1cvmx__spemx__dbg__info__s.html#a14f32f22bc72508f3fe3186932455b9d">p0_rawwpp</a>                    : 1;
<a name="l01061"></a><a class="code" href="structcvmx__spemx__dbg__info_1_1cvmx__spemx__dbg__info__s.html#a784251985181dde8f0706485f27e77d4">01061</a>     uint64_t <a class="code" href="structcvmx__spemx__dbg__info_1_1cvmx__spemx__dbg__info__s.html#a784251985181dde8f0706485f27e77d4">p0_ecrc_e</a>                    : 1;
<a name="l01062"></a><a class="code" href="structcvmx__spemx__dbg__info_1_1cvmx__spemx__dbg__info__s.html#a6ba6cd437dc95a3725dfd11293049add">01062</a>     uint64_t <a class="code" href="structcvmx__spemx__dbg__info_1_1cvmx__spemx__dbg__info__s.html#a6ba6cd437dc95a3725dfd11293049add">lofp</a>                         : 1;
<a name="l01063"></a><a class="code" href="structcvmx__spemx__dbg__info_1_1cvmx__spemx__dbg__info__s.html#aab30295e7f657468d8ace6330c4bd101">01063</a>     uint64_t <a class="code" href="structcvmx__spemx__dbg__info_1_1cvmx__spemx__dbg__info__s.html#aab30295e7f657468d8ace6330c4bd101">p0_bmd_e</a>                     : 1;
<a name="l01064"></a><a class="code" href="structcvmx__spemx__dbg__info_1_1cvmx__spemx__dbg__info__s.html#a0cdc3cb497114e9f5e1900e3278f5f10">01064</a>     uint64_t <a class="code" href="structcvmx__spemx__dbg__info_1_1cvmx__spemx__dbg__info__s.html#a0cdc3cb497114e9f5e1900e3278f5f10">datq_pe</a>                      : 1;
<a name="l01065"></a><a class="code" href="structcvmx__spemx__dbg__info_1_1cvmx__spemx__dbg__info__s.html#a54c6bdcac4ea557013ebb7c759dccf18">01065</a>     uint64_t <a class="code" href="structcvmx__spemx__dbg__info_1_1cvmx__spemx__dbg__info__s.html#a54c6bdcac4ea557013ebb7c759dccf18">p_d0_sbe</a>                     : 1;
<a name="l01066"></a><a class="code" href="structcvmx__spemx__dbg__info_1_1cvmx__spemx__dbg__info__s.html#a208512ea36dab0cc7390cc99c73dc575">01066</a>     uint64_t <a class="code" href="structcvmx__spemx__dbg__info_1_1cvmx__spemx__dbg__info__s.html#a208512ea36dab0cc7390cc99c73dc575">p_d0_dbe</a>                     : 1;
<a name="l01067"></a><a class="code" href="structcvmx__spemx__dbg__info_1_1cvmx__spemx__dbg__info__s.html#aaf32b8eb9028e7ca86fd3a234da46fc7">01067</a>     uint64_t <a class="code" href="structcvmx__spemx__dbg__info_1_1cvmx__spemx__dbg__info__s.html#aaf32b8eb9028e7ca86fd3a234da46fc7">p_d1_sbe</a>                     : 1;
<a name="l01068"></a><a class="code" href="structcvmx__spemx__dbg__info_1_1cvmx__spemx__dbg__info__s.html#a23f7827b06095a99018698d246d45cd8">01068</a>     uint64_t <a class="code" href="structcvmx__spemx__dbg__info_1_1cvmx__spemx__dbg__info__s.html#a23f7827b06095a99018698d246d45cd8">p_d1_dbe</a>                     : 1;
<a name="l01069"></a><a class="code" href="structcvmx__spemx__dbg__info_1_1cvmx__spemx__dbg__info__s.html#aa0389dd2678ecac3354ef462ec9f4888">01069</a>     uint64_t <a class="code" href="structcvmx__spemx__dbg__info_1_1cvmx__spemx__dbg__info__s.html#aa0389dd2678ecac3354ef462ec9f4888">p_c_sbe</a>                      : 1;
<a name="l01070"></a><a class="code" href="structcvmx__spemx__dbg__info_1_1cvmx__spemx__dbg__info__s.html#a26c27a54d960f589775ba5434893caf3">01070</a>     uint64_t <a class="code" href="structcvmx__spemx__dbg__info_1_1cvmx__spemx__dbg__info__s.html#a26c27a54d960f589775ba5434893caf3">p_c_dbe</a>                      : 1;
<a name="l01071"></a><a class="code" href="structcvmx__spemx__dbg__info_1_1cvmx__spemx__dbg__info__s.html#ac68bb41382bc7d72d2b5ac3811233bea">01071</a>     uint64_t <a class="code" href="structcvmx__spemx__dbg__info_1_1cvmx__spemx__dbg__info__s.html#ac68bb41382bc7d72d2b5ac3811233bea">n_d0_sbe</a>                     : 1;
<a name="l01072"></a><a class="code" href="structcvmx__spemx__dbg__info_1_1cvmx__spemx__dbg__info__s.html#a4799baa32304797a00833542b252aacd">01072</a>     uint64_t <a class="code" href="structcvmx__spemx__dbg__info_1_1cvmx__spemx__dbg__info__s.html#a4799baa32304797a00833542b252aacd">n_d0_dbe</a>                     : 1;
<a name="l01073"></a><a class="code" href="structcvmx__spemx__dbg__info_1_1cvmx__spemx__dbg__info__s.html#aa202df163d931820d810fd86d958b971">01073</a>     uint64_t <a class="code" href="structcvmx__spemx__dbg__info_1_1cvmx__spemx__dbg__info__s.html#aa202df163d931820d810fd86d958b971">n_d1_sbe</a>                     : 1;
<a name="l01074"></a><a class="code" href="structcvmx__spemx__dbg__info_1_1cvmx__spemx__dbg__info__s.html#a637295ee315e002e6dfdf26889c91577">01074</a>     uint64_t <a class="code" href="structcvmx__spemx__dbg__info_1_1cvmx__spemx__dbg__info__s.html#a637295ee315e002e6dfdf26889c91577">n_d1_dbe</a>                     : 1;
<a name="l01075"></a><a class="code" href="structcvmx__spemx__dbg__info_1_1cvmx__spemx__dbg__info__s.html#ac95b16a0b5dc7ed2a743927187e7c7ec">01075</a>     uint64_t <a class="code" href="structcvmx__spemx__dbg__info_1_1cvmx__spemx__dbg__info__s.html#ac95b16a0b5dc7ed2a743927187e7c7ec">n_c_sbe</a>                      : 1;
<a name="l01076"></a><a class="code" href="structcvmx__spemx__dbg__info_1_1cvmx__spemx__dbg__info__s.html#a7947a2a5401c68bafe3b92aff61ade66">01076</a>     uint64_t <a class="code" href="structcvmx__spemx__dbg__info_1_1cvmx__spemx__dbg__info__s.html#a7947a2a5401c68bafe3b92aff61ade66">n_c_dbe</a>                      : 1;
<a name="l01077"></a><a class="code" href="structcvmx__spemx__dbg__info_1_1cvmx__spemx__dbg__info__s.html#ad809801c663cec7bca8942dcf1cacdbd">01077</a>     uint64_t <a class="code" href="structcvmx__spemx__dbg__info_1_1cvmx__spemx__dbg__info__s.html#ad809801c663cec7bca8942dcf1cacdbd">c_d0_sbe</a>                     : 1;
<a name="l01078"></a><a class="code" href="structcvmx__spemx__dbg__info_1_1cvmx__spemx__dbg__info__s.html#afa67357f9f77ab1229cfb97965398cfd">01078</a>     uint64_t <a class="code" href="structcvmx__spemx__dbg__info_1_1cvmx__spemx__dbg__info__s.html#afa67357f9f77ab1229cfb97965398cfd">c_d0_dbe</a>                     : 1;
<a name="l01079"></a><a class="code" href="structcvmx__spemx__dbg__info_1_1cvmx__spemx__dbg__info__s.html#ab19f9e3862a3463de81c1716731fa286">01079</a>     uint64_t <a class="code" href="structcvmx__spemx__dbg__info_1_1cvmx__spemx__dbg__info__s.html#ab19f9e3862a3463de81c1716731fa286">c_d1_sbe</a>                     : 1;
<a name="l01080"></a><a class="code" href="structcvmx__spemx__dbg__info_1_1cvmx__spemx__dbg__info__s.html#a999880591742d96701e3b7b638acf56d">01080</a>     uint64_t <a class="code" href="structcvmx__spemx__dbg__info_1_1cvmx__spemx__dbg__info__s.html#a999880591742d96701e3b7b638acf56d">c_d1_dbe</a>                     : 1;
<a name="l01081"></a><a class="code" href="structcvmx__spemx__dbg__info_1_1cvmx__spemx__dbg__info__s.html#a188e6458eebca3e71e8621b2efe3b8db">01081</a>     uint64_t <a class="code" href="structcvmx__spemx__dbg__info_1_1cvmx__spemx__dbg__info__s.html#a188e6458eebca3e71e8621b2efe3b8db">c_c_sbe</a>                      : 1;
<a name="l01082"></a><a class="code" href="structcvmx__spemx__dbg__info_1_1cvmx__spemx__dbg__info__s.html#aaa5aa9c8b91058989ee91ab69654d693">01082</a>     uint64_t <a class="code" href="structcvmx__spemx__dbg__info_1_1cvmx__spemx__dbg__info__s.html#aaa5aa9c8b91058989ee91ab69654d693">c_c_dbe</a>                      : 1;
<a name="l01083"></a><a class="code" href="structcvmx__spemx__dbg__info_1_1cvmx__spemx__dbg__info__s.html#a2da2ea2bbcc688b3183e8d3e0186eeb5">01083</a>     uint64_t <a class="code" href="structcvmx__spemx__dbg__info_1_1cvmx__spemx__dbg__info__s.html#a2da2ea2bbcc688b3183e8d3e0186eeb5">rtry_sbe</a>                     : 1;
<a name="l01084"></a><a class="code" href="structcvmx__spemx__dbg__info_1_1cvmx__spemx__dbg__info__s.html#ab90cceac83c8614f879417c66b45c38c">01084</a>     uint64_t <a class="code" href="structcvmx__spemx__dbg__info_1_1cvmx__spemx__dbg__info__s.html#ab90cceac83c8614f879417c66b45c38c">rtry_dbe</a>                     : 1;
<a name="l01085"></a><a class="code" href="structcvmx__spemx__dbg__info_1_1cvmx__spemx__dbg__info__s.html#aa1654a8c1263c08653a08694b0a4b28b">01085</a>     uint64_t <a class="code" href="structcvmx__spemx__dbg__info_1_1cvmx__spemx__dbg__info__s.html#aa1654a8c1263c08653a08694b0a4b28b">qhdr_b0_sbe</a>                  : 1;
<a name="l01086"></a><a class="code" href="structcvmx__spemx__dbg__info_1_1cvmx__spemx__dbg__info__s.html#a1f085aaea7c5004385ffaf99b2b6966a">01086</a>     uint64_t <a class="code" href="structcvmx__spemx__dbg__info_1_1cvmx__spemx__dbg__info__s.html#a1f085aaea7c5004385ffaf99b2b6966a">qhdr_b0_dbe</a>                  : 1;
<a name="l01087"></a><a class="code" href="structcvmx__spemx__dbg__info_1_1cvmx__spemx__dbg__info__s.html#a5e218cde33a9dd5f8e6926c7cb6b24e0">01087</a>     uint64_t <a class="code" href="structcvmx__spemx__dbg__info_1_1cvmx__spemx__dbg__info__s.html#a5e218cde33a9dd5f8e6926c7cb6b24e0">qhdr_b1_sbe</a>                  : 1;
<a name="l01088"></a><a class="code" href="structcvmx__spemx__dbg__info_1_1cvmx__spemx__dbg__info__s.html#a11ceffd0fa66e5991d53e20f012a349d">01088</a>     uint64_t <a class="code" href="structcvmx__spemx__dbg__info_1_1cvmx__spemx__dbg__info__s.html#a11ceffd0fa66e5991d53e20f012a349d">qhdr_b1_dbe</a>                  : 1;
<a name="l01089"></a><a class="code" href="structcvmx__spemx__dbg__info_1_1cvmx__spemx__dbg__info__s.html#ab2cfd884ce4ff75ddf04fcabe6087d67">01089</a>     uint64_t <a class="code" href="structcvmx__spemx__dbg__info_1_1cvmx__spemx__dbg__info__s.html#ab2cfd884ce4ff75ddf04fcabe6087d67">m2s_d_sbe</a>                    : 1;
<a name="l01090"></a><a class="code" href="structcvmx__spemx__dbg__info_1_1cvmx__spemx__dbg__info__s.html#a46da52c88876cd06d41b24ad463704ce">01090</a>     uint64_t <a class="code" href="structcvmx__spemx__dbg__info_1_1cvmx__spemx__dbg__info__s.html#a46da52c88876cd06d41b24ad463704ce">m2s_d_dbe</a>                    : 1;
<a name="l01091"></a><a class="code" href="structcvmx__spemx__dbg__info_1_1cvmx__spemx__dbg__info__s.html#aa54a9fb5a1fc5b38e1523120b70508ba">01091</a>     uint64_t <a class="code" href="structcvmx__spemx__dbg__info_1_1cvmx__spemx__dbg__info__s.html#aa54a9fb5a1fc5b38e1523120b70508ba">m2s_c_sbe</a>                    : 1;
<a name="l01092"></a><a class="code" href="structcvmx__spemx__dbg__info_1_1cvmx__spemx__dbg__info__s.html#a8c399bec801fd5fe2a7bf9033561cfec">01092</a>     uint64_t <a class="code" href="structcvmx__spemx__dbg__info_1_1cvmx__spemx__dbg__info__s.html#a8c399bec801fd5fe2a7bf9033561cfec">m2s_c_dbe</a>                    : 1;
<a name="l01093"></a><a class="code" href="structcvmx__spemx__dbg__info_1_1cvmx__spemx__dbg__info__s.html#a0f602f6f6af8e4baf76644b86fb7ea9a">01093</a>     uint64_t <a class="code" href="structcvmx__spemx__dbg__info_1_1cvmx__spemx__dbg__info__s.html#a0f602f6f6af8e4baf76644b86fb7ea9a">reserved_62_63</a>               : 2;
<a name="l01094"></a>01094 <span class="preprocessor">#endif</span>
<a name="l01095"></a>01095 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__spemx__dbg__info.html#ad37dc139ff7041d64a03ecf1ec8cd3cc">s</a>;
<a name="l01096"></a><a class="code" href="unioncvmx__spemx__dbg__info.html#ad3565d4819e64fa2a723a05d01c35b24">01096</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__spemx__dbg__info_1_1cvmx__spemx__dbg__info__s.html">cvmx_spemx_dbg_info_s</a>          <a class="code" href="unioncvmx__spemx__dbg__info.html#ad3565d4819e64fa2a723a05d01c35b24">cn73xx</a>;
<a name="l01097"></a>01097 };
<a name="l01098"></a><a class="code" href="cvmx-spemx-defs_8h.html#a9f40dfbf3e31aaf00915615eb6bb90f1">01098</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__spemx__dbg__info.html" title="cvmx_spem::_dbg_info">cvmx_spemx_dbg_info</a> <a class="code" href="unioncvmx__spemx__dbg__info.html" title="cvmx_spem::_dbg_info">cvmx_spemx_dbg_info_t</a>;
<a name="l01099"></a>01099 <span class="comment"></span>
<a name="l01100"></a>01100 <span class="comment">/**</span>
<a name="l01101"></a>01101 <span class="comment"> * cvmx_spem#_diag_status</span>
<a name="l01102"></a>01102 <span class="comment"> *</span>
<a name="l01103"></a>01103 <span class="comment"> * This register contains selection control for the core diagnostic bus.</span>
<a name="l01104"></a>01104 <span class="comment"> *</span>
<a name="l01105"></a>01105 <span class="comment"> */</span>
<a name="l01106"></a><a class="code" href="unioncvmx__spemx__diag__status.html">01106</a> <span class="keyword">union </span><a class="code" href="unioncvmx__spemx__diag__status.html" title="cvmx_spem::_diag_status">cvmx_spemx_diag_status</a> {
<a name="l01107"></a><a class="code" href="unioncvmx__spemx__diag__status.html#a8aa5156b6047033f9e9299f25c29743f">01107</a>     uint64_t <a class="code" href="unioncvmx__spemx__diag__status.html#a8aa5156b6047033f9e9299f25c29743f">u64</a>;
<a name="l01108"></a><a class="code" href="structcvmx__spemx__diag__status_1_1cvmx__spemx__diag__status__s.html">01108</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__spemx__diag__status_1_1cvmx__spemx__diag__status__s.html">cvmx_spemx_diag_status_s</a> {
<a name="l01109"></a>01109 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01110"></a>01110 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__spemx__diag__status_1_1cvmx__spemx__diag__status__s.html#afaa7edc865a01953a634a1beaa8f48c0">reserved_30_63</a>               : 34;
<a name="l01111"></a>01111     uint64_t <a class="code" href="structcvmx__spemx__diag__status_1_1cvmx__spemx__diag__status__s.html#ac377f19aab3389cebf65022e1f72349b">pf2_pm_dst</a>                   : 3;  <span class="comment">/**&lt; PF2 current power management DSTATE. */</span>
<a name="l01112"></a>01112     uint64_t <a class="code" href="structcvmx__spemx__diag__status_1_1cvmx__spemx__diag__status__s.html#a74af3aa8ea2d8542b4a7750d1dfbb19f">pf2_pm_stat</a>                  : 1;  <span class="comment">/**&lt; PF2 power management status. */</span>
<a name="l01113"></a>01113     uint64_t <a class="code" href="structcvmx__spemx__diag__status_1_1cvmx__spemx__diag__status__s.html#a131102114b3c0ff4920a2adbe0ad792b">pf2_pm_en</a>                    : 1;  <span class="comment">/**&lt; PF2 power management event enable. */</span>
<a name="l01114"></a>01114     uint64_t <a class="code" href="structcvmx__spemx__diag__status_1_1cvmx__spemx__diag__status__s.html#ac251d0228661d2db841a504b6ba4b6bd">pf2_aux_en</a>                   : 1;  <span class="comment">/**&lt; PF2 auxiliary power enable. */</span>
<a name="l01115"></a>01115     uint64_t <a class="code" href="structcvmx__spemx__diag__status_1_1cvmx__spemx__diag__status__s.html#a3d85f864ceb7180697673ac073b56706">reserved_22_23</a>               : 2;
<a name="l01116"></a>01116     uint64_t <a class="code" href="structcvmx__spemx__diag__status_1_1cvmx__spemx__diag__status__s.html#aff47729cbe41a9c5f676267e8012563b">pf1_pm_dst</a>                   : 3;  <span class="comment">/**&lt; PF1 current power management DSTATE. */</span>
<a name="l01117"></a>01117     uint64_t <a class="code" href="structcvmx__spemx__diag__status_1_1cvmx__spemx__diag__status__s.html#a3dc9cac2fcdc44bff673066979caf2e9">pf1_pm_stat</a>                  : 1;  <span class="comment">/**&lt; PF1 power management status. */</span>
<a name="l01118"></a>01118     uint64_t <a class="code" href="structcvmx__spemx__diag__status_1_1cvmx__spemx__diag__status__s.html#a471ea54fa8e5d28dc3ac2c084964a18b">pf1_pm_en</a>                    : 1;  <span class="comment">/**&lt; PF1 power management event enable. */</span>
<a name="l01119"></a>01119     uint64_t <a class="code" href="structcvmx__spemx__diag__status_1_1cvmx__spemx__diag__status__s.html#a86d2b8cbec87147be706ee838017ca3f">pf1_aux_en</a>                   : 1;  <span class="comment">/**&lt; PF1 auxiliary power enable. */</span>
<a name="l01120"></a>01120     uint64_t <a class="code" href="structcvmx__spemx__diag__status_1_1cvmx__spemx__diag__status__s.html#a6be197d4f2b430374a6390a21c6b3bc2">reserved_9_15</a>                : 7;
<a name="l01121"></a>01121     uint64_t <a class="code" href="structcvmx__spemx__diag__status_1_1cvmx__spemx__diag__status__s.html#a5003a951359ae0b6763ae7012bc67ab6">pwrdwn</a>                       : 3;  <span class="comment">/**&lt; PF0 current mac_phy_powerdown state. */</span>
<a name="l01122"></a>01122     uint64_t <a class="code" href="structcvmx__spemx__diag__status_1_1cvmx__spemx__diag__status__s.html#a44fe87e0ceca1eabc5c9f4f3ddd6b6dc">pm_dst</a>                       : 3;  <span class="comment">/**&lt; PF0 current power management DSTATE. */</span>
<a name="l01123"></a>01123     uint64_t <a class="code" href="structcvmx__spemx__diag__status_1_1cvmx__spemx__diag__status__s.html#aed1242b65f7de243506480c374fabab7">pm_stat</a>                      : 1;  <span class="comment">/**&lt; PF0 power management status. */</span>
<a name="l01124"></a>01124     uint64_t <a class="code" href="structcvmx__spemx__diag__status_1_1cvmx__spemx__diag__status__s.html#aec545007aeb14006671630e655cbec78">pm_en</a>                        : 1;  <span class="comment">/**&lt; PF0 power management event enable. */</span>
<a name="l01125"></a>01125     uint64_t <a class="code" href="structcvmx__spemx__diag__status_1_1cvmx__spemx__diag__status__s.html#a4b58a58f3628fcb97001bd7798825762">aux_en</a>                       : 1;  <span class="comment">/**&lt; PF0 auxiliary power enable. */</span>
<a name="l01126"></a>01126 <span class="preprocessor">#else</span>
<a name="l01127"></a><a class="code" href="structcvmx__spemx__diag__status_1_1cvmx__spemx__diag__status__s.html#a4b58a58f3628fcb97001bd7798825762">01127</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__spemx__diag__status_1_1cvmx__spemx__diag__status__s.html#a4b58a58f3628fcb97001bd7798825762">aux_en</a>                       : 1;
<a name="l01128"></a><a class="code" href="structcvmx__spemx__diag__status_1_1cvmx__spemx__diag__status__s.html#aec545007aeb14006671630e655cbec78">01128</a>     uint64_t <a class="code" href="structcvmx__spemx__diag__status_1_1cvmx__spemx__diag__status__s.html#aec545007aeb14006671630e655cbec78">pm_en</a>                        : 1;
<a name="l01129"></a><a class="code" href="structcvmx__spemx__diag__status_1_1cvmx__spemx__diag__status__s.html#aed1242b65f7de243506480c374fabab7">01129</a>     uint64_t <a class="code" href="structcvmx__spemx__diag__status_1_1cvmx__spemx__diag__status__s.html#aed1242b65f7de243506480c374fabab7">pm_stat</a>                      : 1;
<a name="l01130"></a><a class="code" href="structcvmx__spemx__diag__status_1_1cvmx__spemx__diag__status__s.html#a44fe87e0ceca1eabc5c9f4f3ddd6b6dc">01130</a>     uint64_t <a class="code" href="structcvmx__spemx__diag__status_1_1cvmx__spemx__diag__status__s.html#a44fe87e0ceca1eabc5c9f4f3ddd6b6dc">pm_dst</a>                       : 3;
<a name="l01131"></a><a class="code" href="structcvmx__spemx__diag__status_1_1cvmx__spemx__diag__status__s.html#a5003a951359ae0b6763ae7012bc67ab6">01131</a>     uint64_t <a class="code" href="structcvmx__spemx__diag__status_1_1cvmx__spemx__diag__status__s.html#a5003a951359ae0b6763ae7012bc67ab6">pwrdwn</a>                       : 3;
<a name="l01132"></a><a class="code" href="structcvmx__spemx__diag__status_1_1cvmx__spemx__diag__status__s.html#a6be197d4f2b430374a6390a21c6b3bc2">01132</a>     uint64_t <a class="code" href="structcvmx__spemx__diag__status_1_1cvmx__spemx__diag__status__s.html#a6be197d4f2b430374a6390a21c6b3bc2">reserved_9_15</a>                : 7;
<a name="l01133"></a><a class="code" href="structcvmx__spemx__diag__status_1_1cvmx__spemx__diag__status__s.html#a86d2b8cbec87147be706ee838017ca3f">01133</a>     uint64_t <a class="code" href="structcvmx__spemx__diag__status_1_1cvmx__spemx__diag__status__s.html#a86d2b8cbec87147be706ee838017ca3f">pf1_aux_en</a>                   : 1;
<a name="l01134"></a><a class="code" href="structcvmx__spemx__diag__status_1_1cvmx__spemx__diag__status__s.html#a471ea54fa8e5d28dc3ac2c084964a18b">01134</a>     uint64_t <a class="code" href="structcvmx__spemx__diag__status_1_1cvmx__spemx__diag__status__s.html#a471ea54fa8e5d28dc3ac2c084964a18b">pf1_pm_en</a>                    : 1;
<a name="l01135"></a><a class="code" href="structcvmx__spemx__diag__status_1_1cvmx__spemx__diag__status__s.html#a3dc9cac2fcdc44bff673066979caf2e9">01135</a>     uint64_t <a class="code" href="structcvmx__spemx__diag__status_1_1cvmx__spemx__diag__status__s.html#a3dc9cac2fcdc44bff673066979caf2e9">pf1_pm_stat</a>                  : 1;
<a name="l01136"></a><a class="code" href="structcvmx__spemx__diag__status_1_1cvmx__spemx__diag__status__s.html#aff47729cbe41a9c5f676267e8012563b">01136</a>     uint64_t <a class="code" href="structcvmx__spemx__diag__status_1_1cvmx__spemx__diag__status__s.html#aff47729cbe41a9c5f676267e8012563b">pf1_pm_dst</a>                   : 3;
<a name="l01137"></a><a class="code" href="structcvmx__spemx__diag__status_1_1cvmx__spemx__diag__status__s.html#a3d85f864ceb7180697673ac073b56706">01137</a>     uint64_t <a class="code" href="structcvmx__spemx__diag__status_1_1cvmx__spemx__diag__status__s.html#a3d85f864ceb7180697673ac073b56706">reserved_22_23</a>               : 2;
<a name="l01138"></a><a class="code" href="structcvmx__spemx__diag__status_1_1cvmx__spemx__diag__status__s.html#ac251d0228661d2db841a504b6ba4b6bd">01138</a>     uint64_t <a class="code" href="structcvmx__spemx__diag__status_1_1cvmx__spemx__diag__status__s.html#ac251d0228661d2db841a504b6ba4b6bd">pf2_aux_en</a>                   : 1;
<a name="l01139"></a><a class="code" href="structcvmx__spemx__diag__status_1_1cvmx__spemx__diag__status__s.html#a131102114b3c0ff4920a2adbe0ad792b">01139</a>     uint64_t <a class="code" href="structcvmx__spemx__diag__status_1_1cvmx__spemx__diag__status__s.html#a131102114b3c0ff4920a2adbe0ad792b">pf2_pm_en</a>                    : 1;
<a name="l01140"></a><a class="code" href="structcvmx__spemx__diag__status_1_1cvmx__spemx__diag__status__s.html#a74af3aa8ea2d8542b4a7750d1dfbb19f">01140</a>     uint64_t <a class="code" href="structcvmx__spemx__diag__status_1_1cvmx__spemx__diag__status__s.html#a74af3aa8ea2d8542b4a7750d1dfbb19f">pf2_pm_stat</a>                  : 1;
<a name="l01141"></a><a class="code" href="structcvmx__spemx__diag__status_1_1cvmx__spemx__diag__status__s.html#ac377f19aab3389cebf65022e1f72349b">01141</a>     uint64_t <a class="code" href="structcvmx__spemx__diag__status_1_1cvmx__spemx__diag__status__s.html#ac377f19aab3389cebf65022e1f72349b">pf2_pm_dst</a>                   : 3;
<a name="l01142"></a><a class="code" href="structcvmx__spemx__diag__status_1_1cvmx__spemx__diag__status__s.html#afaa7edc865a01953a634a1beaa8f48c0">01142</a>     uint64_t <a class="code" href="structcvmx__spemx__diag__status_1_1cvmx__spemx__diag__status__s.html#afaa7edc865a01953a634a1beaa8f48c0">reserved_30_63</a>               : 34;
<a name="l01143"></a>01143 <span class="preprocessor">#endif</span>
<a name="l01144"></a>01144 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__spemx__diag__status.html#a5a9d981e876a45063c54e46a1ad7dc56">s</a>;
<a name="l01145"></a><a class="code" href="unioncvmx__spemx__diag__status.html#a7a5cb66399ed1f560a1397aa981bb07a">01145</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__spemx__diag__status_1_1cvmx__spemx__diag__status__s.html">cvmx_spemx_diag_status_s</a>       <a class="code" href="unioncvmx__spemx__diag__status.html#a7a5cb66399ed1f560a1397aa981bb07a">cn73xx</a>;
<a name="l01146"></a>01146 };
<a name="l01147"></a><a class="code" href="cvmx-spemx-defs_8h.html#a36a525f96ec8e26ccdb8b2c1735eb480">01147</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__spemx__diag__status.html" title="cvmx_spem::_diag_status">cvmx_spemx_diag_status</a> <a class="code" href="unioncvmx__spemx__diag__status.html" title="cvmx_spem::_diag_status">cvmx_spemx_diag_status_t</a>;
<a name="l01148"></a>01148 <span class="comment"></span>
<a name="l01149"></a>01149 <span class="comment">/**</span>
<a name="l01150"></a>01150 <span class="comment"> * cvmx_spem#_ecc_ena</span>
<a name="l01151"></a>01151 <span class="comment"> *</span>
<a name="l01152"></a>01152 <span class="comment"> * This register contains enables for NQM &amp; SLI TLP FIFO ECC RAMs.</span>
<a name="l01153"></a>01153 <span class="comment"> *</span>
<a name="l01154"></a>01154 <span class="comment"> */</span>
<a name="l01155"></a><a class="code" href="unioncvmx__spemx__ecc__ena.html">01155</a> <span class="keyword">union </span><a class="code" href="unioncvmx__spemx__ecc__ena.html" title="cvmx_spem::_ecc_ena">cvmx_spemx_ecc_ena</a> {
<a name="l01156"></a><a class="code" href="unioncvmx__spemx__ecc__ena.html#a22673f63f9acc4e7f4e833746416b981">01156</a>     uint64_t <a class="code" href="unioncvmx__spemx__ecc__ena.html#a22673f63f9acc4e7f4e833746416b981">u64</a>;
<a name="l01157"></a><a class="code" href="structcvmx__spemx__ecc__ena_1_1cvmx__spemx__ecc__ena__s.html">01157</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__spemx__ecc__ena_1_1cvmx__spemx__ecc__ena__s.html">cvmx_spemx_ecc_ena_s</a> {
<a name="l01158"></a>01158 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01159"></a>01159 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__spemx__ecc__ena_1_1cvmx__spemx__ecc__ena__s.html#afc39e3eda07aaf0163e048ebf5cbce0a">reserved_35_63</a>               : 29;
<a name="l01160"></a>01160     uint64_t <a class="code" href="structcvmx__spemx__ecc__ena_1_1cvmx__spemx__ecc__ena__s.html#a761889851479d0b323f51a98226f61f8">qhdr_b1_ena</a>                  : 1;  <span class="comment">/**&lt; ECC enable for Core&apos;s Q HDR Bank1 RAM. */</span>
<a name="l01161"></a>01161     uint64_t <a class="code" href="structcvmx__spemx__ecc__ena_1_1cvmx__spemx__ecc__ena__s.html#af3a5ea356c60e12be6135a2293be08cd">qhdr_b0_ena</a>                  : 1;  <span class="comment">/**&lt; ECC enable for Core&apos;s Q HDR Bank0 RAM. */</span>
<a name="l01162"></a>01162     uint64_t <a class="code" href="structcvmx__spemx__ecc__ena_1_1cvmx__spemx__ecc__ena__s.html#afbb2e28ba54cbc4a5496866dc6de9f15">rtry_ena</a>                     : 1;  <span class="comment">/**&lt; ECC enable for Core&apos;s RETRY RA. */</span>
<a name="l01163"></a>01163     uint64_t <a class="code" href="structcvmx__spemx__ecc__ena_1_1cvmx__spemx__ecc__ena__s.html#afaebef6b9722da9f068043a21aa79a74">reserved_11_31</a>               : 21;
<a name="l01164"></a>01164     uint64_t <a class="code" href="structcvmx__spemx__ecc__ena_1_1cvmx__spemx__ecc__ena__s.html#aefa6eae63072fc6336a7a6904ba93f30">m2s_c_ena</a>                    : 1;  <span class="comment">/**&lt; ECC enable for M2S Control FIFO. */</span>
<a name="l01165"></a>01165     uint64_t <a class="code" href="structcvmx__spemx__ecc__ena_1_1cvmx__spemx__ecc__ena__s.html#a683347bb8c9206788f49d3994ee2446b">m2s_d_ena</a>                    : 1;  <span class="comment">/**&lt; ECC enable for M2S Data FIFO. */</span>
<a name="l01166"></a>01166     uint64_t <a class="code" href="structcvmx__spemx__ecc__ena_1_1cvmx__spemx__ecc__ena__s.html#a5593169ec214d0c2e034f2bfd4a84dbb">c_c_ena</a>                      : 1;  <span class="comment">/**&lt; ECC enable for TLP CPL control FIFO. */</span>
<a name="l01167"></a>01167     uint64_t <a class="code" href="structcvmx__spemx__ecc__ena_1_1cvmx__spemx__ecc__ena__s.html#ac43ae0811175c6b039ae0fd10910c02b">c_d1_ena</a>                     : 1;  <span class="comment">/**&lt; ECC enable for TLP CPL data1 FIFO. */</span>
<a name="l01168"></a>01168     uint64_t <a class="code" href="structcvmx__spemx__ecc__ena_1_1cvmx__spemx__ecc__ena__s.html#ac540bed0fd5e3057b8fb1e44eb0d9588">c_d0_ena</a>                     : 1;  <span class="comment">/**&lt; ECC enable for TLP CPL data0 FIFO. */</span>
<a name="l01169"></a>01169     uint64_t <a class="code" href="structcvmx__spemx__ecc__ena_1_1cvmx__spemx__ecc__ena__s.html#a1798687a6b9b0d60b49b6336403b7fd7">n_c_ena</a>                      : 1;  <span class="comment">/**&lt; ECC enable for TLP NP control FIFO. */</span>
<a name="l01170"></a>01170     uint64_t <a class="code" href="structcvmx__spemx__ecc__ena_1_1cvmx__spemx__ecc__ena__s.html#a286a7a0ed008654ab51f461f49b729f2">n_d1_ena</a>                     : 1;  <span class="comment">/**&lt; ECC enable for TLP NP data1 FIFO. */</span>
<a name="l01171"></a>01171     uint64_t <a class="code" href="structcvmx__spemx__ecc__ena_1_1cvmx__spemx__ecc__ena__s.html#aadedd3ea6b98b992fcb94c77b550bbc7">n_d0_ena</a>                     : 1;  <span class="comment">/**&lt; ECC enable for TLP NP data0 FIFO. */</span>
<a name="l01172"></a>01172     uint64_t <a class="code" href="structcvmx__spemx__ecc__ena_1_1cvmx__spemx__ecc__ena__s.html#ae77447d5c427800bc5760bb998df9341">p_c_ena</a>                      : 1;  <span class="comment">/**&lt; ECC enable for TLP posted control FIFO. */</span>
<a name="l01173"></a>01173     uint64_t <a class="code" href="structcvmx__spemx__ecc__ena_1_1cvmx__spemx__ecc__ena__s.html#a6ed43c39c34d7aa6679d9c68f3f847c1">p_d1_ena</a>                     : 1;  <span class="comment">/**&lt; ECC enable for TLP posted data1 FIFO. */</span>
<a name="l01174"></a>01174     uint64_t <a class="code" href="structcvmx__spemx__ecc__ena_1_1cvmx__spemx__ecc__ena__s.html#a5936f9cfe2fc65eebc5f86d9f595d7c6">p_d0_ena</a>                     : 1;  <span class="comment">/**&lt; ECC enable for TLP posted data0 FIFO. */</span>
<a name="l01175"></a>01175 <span class="preprocessor">#else</span>
<a name="l01176"></a><a class="code" href="structcvmx__spemx__ecc__ena_1_1cvmx__spemx__ecc__ena__s.html#a5936f9cfe2fc65eebc5f86d9f595d7c6">01176</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__spemx__ecc__ena_1_1cvmx__spemx__ecc__ena__s.html#a5936f9cfe2fc65eebc5f86d9f595d7c6">p_d0_ena</a>                     : 1;
<a name="l01177"></a><a class="code" href="structcvmx__spemx__ecc__ena_1_1cvmx__spemx__ecc__ena__s.html#a6ed43c39c34d7aa6679d9c68f3f847c1">01177</a>     uint64_t <a class="code" href="structcvmx__spemx__ecc__ena_1_1cvmx__spemx__ecc__ena__s.html#a6ed43c39c34d7aa6679d9c68f3f847c1">p_d1_ena</a>                     : 1;
<a name="l01178"></a><a class="code" href="structcvmx__spemx__ecc__ena_1_1cvmx__spemx__ecc__ena__s.html#ae77447d5c427800bc5760bb998df9341">01178</a>     uint64_t <a class="code" href="structcvmx__spemx__ecc__ena_1_1cvmx__spemx__ecc__ena__s.html#ae77447d5c427800bc5760bb998df9341">p_c_ena</a>                      : 1;
<a name="l01179"></a><a class="code" href="structcvmx__spemx__ecc__ena_1_1cvmx__spemx__ecc__ena__s.html#aadedd3ea6b98b992fcb94c77b550bbc7">01179</a>     uint64_t <a class="code" href="structcvmx__spemx__ecc__ena_1_1cvmx__spemx__ecc__ena__s.html#aadedd3ea6b98b992fcb94c77b550bbc7">n_d0_ena</a>                     : 1;
<a name="l01180"></a><a class="code" href="structcvmx__spemx__ecc__ena_1_1cvmx__spemx__ecc__ena__s.html#a286a7a0ed008654ab51f461f49b729f2">01180</a>     uint64_t <a class="code" href="structcvmx__spemx__ecc__ena_1_1cvmx__spemx__ecc__ena__s.html#a286a7a0ed008654ab51f461f49b729f2">n_d1_ena</a>                     : 1;
<a name="l01181"></a><a class="code" href="structcvmx__spemx__ecc__ena_1_1cvmx__spemx__ecc__ena__s.html#a1798687a6b9b0d60b49b6336403b7fd7">01181</a>     uint64_t <a class="code" href="structcvmx__spemx__ecc__ena_1_1cvmx__spemx__ecc__ena__s.html#a1798687a6b9b0d60b49b6336403b7fd7">n_c_ena</a>                      : 1;
<a name="l01182"></a><a class="code" href="structcvmx__spemx__ecc__ena_1_1cvmx__spemx__ecc__ena__s.html#ac540bed0fd5e3057b8fb1e44eb0d9588">01182</a>     uint64_t <a class="code" href="structcvmx__spemx__ecc__ena_1_1cvmx__spemx__ecc__ena__s.html#ac540bed0fd5e3057b8fb1e44eb0d9588">c_d0_ena</a>                     : 1;
<a name="l01183"></a><a class="code" href="structcvmx__spemx__ecc__ena_1_1cvmx__spemx__ecc__ena__s.html#ac43ae0811175c6b039ae0fd10910c02b">01183</a>     uint64_t <a class="code" href="structcvmx__spemx__ecc__ena_1_1cvmx__spemx__ecc__ena__s.html#ac43ae0811175c6b039ae0fd10910c02b">c_d1_ena</a>                     : 1;
<a name="l01184"></a><a class="code" href="structcvmx__spemx__ecc__ena_1_1cvmx__spemx__ecc__ena__s.html#a5593169ec214d0c2e034f2bfd4a84dbb">01184</a>     uint64_t <a class="code" href="structcvmx__spemx__ecc__ena_1_1cvmx__spemx__ecc__ena__s.html#a5593169ec214d0c2e034f2bfd4a84dbb">c_c_ena</a>                      : 1;
<a name="l01185"></a><a class="code" href="structcvmx__spemx__ecc__ena_1_1cvmx__spemx__ecc__ena__s.html#a683347bb8c9206788f49d3994ee2446b">01185</a>     uint64_t <a class="code" href="structcvmx__spemx__ecc__ena_1_1cvmx__spemx__ecc__ena__s.html#a683347bb8c9206788f49d3994ee2446b">m2s_d_ena</a>                    : 1;
<a name="l01186"></a><a class="code" href="structcvmx__spemx__ecc__ena_1_1cvmx__spemx__ecc__ena__s.html#aefa6eae63072fc6336a7a6904ba93f30">01186</a>     uint64_t <a class="code" href="structcvmx__spemx__ecc__ena_1_1cvmx__spemx__ecc__ena__s.html#aefa6eae63072fc6336a7a6904ba93f30">m2s_c_ena</a>                    : 1;
<a name="l01187"></a><a class="code" href="structcvmx__spemx__ecc__ena_1_1cvmx__spemx__ecc__ena__s.html#afaebef6b9722da9f068043a21aa79a74">01187</a>     uint64_t <a class="code" href="structcvmx__spemx__ecc__ena_1_1cvmx__spemx__ecc__ena__s.html#afaebef6b9722da9f068043a21aa79a74">reserved_11_31</a>               : 21;
<a name="l01188"></a><a class="code" href="structcvmx__spemx__ecc__ena_1_1cvmx__spemx__ecc__ena__s.html#afbb2e28ba54cbc4a5496866dc6de9f15">01188</a>     uint64_t <a class="code" href="structcvmx__spemx__ecc__ena_1_1cvmx__spemx__ecc__ena__s.html#afbb2e28ba54cbc4a5496866dc6de9f15">rtry_ena</a>                     : 1;
<a name="l01189"></a><a class="code" href="structcvmx__spemx__ecc__ena_1_1cvmx__spemx__ecc__ena__s.html#af3a5ea356c60e12be6135a2293be08cd">01189</a>     uint64_t <a class="code" href="structcvmx__spemx__ecc__ena_1_1cvmx__spemx__ecc__ena__s.html#af3a5ea356c60e12be6135a2293be08cd">qhdr_b0_ena</a>                  : 1;
<a name="l01190"></a><a class="code" href="structcvmx__spemx__ecc__ena_1_1cvmx__spemx__ecc__ena__s.html#a761889851479d0b323f51a98226f61f8">01190</a>     uint64_t <a class="code" href="structcvmx__spemx__ecc__ena_1_1cvmx__spemx__ecc__ena__s.html#a761889851479d0b323f51a98226f61f8">qhdr_b1_ena</a>                  : 1;
<a name="l01191"></a><a class="code" href="structcvmx__spemx__ecc__ena_1_1cvmx__spemx__ecc__ena__s.html#afc39e3eda07aaf0163e048ebf5cbce0a">01191</a>     uint64_t <a class="code" href="structcvmx__spemx__ecc__ena_1_1cvmx__spemx__ecc__ena__s.html#afc39e3eda07aaf0163e048ebf5cbce0a">reserved_35_63</a>               : 29;
<a name="l01192"></a>01192 <span class="preprocessor">#endif</span>
<a name="l01193"></a>01193 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__spemx__ecc__ena.html#acd8c76f503a80b154dbf83b50228c686">s</a>;
<a name="l01194"></a><a class="code" href="unioncvmx__spemx__ecc__ena.html#ab6bb25afc522461682270bd5ffea0fee">01194</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__spemx__ecc__ena_1_1cvmx__spemx__ecc__ena__s.html">cvmx_spemx_ecc_ena_s</a>           <a class="code" href="unioncvmx__spemx__ecc__ena.html#ab6bb25afc522461682270bd5ffea0fee">cn73xx</a>;
<a name="l01195"></a>01195 };
<a name="l01196"></a><a class="code" href="cvmx-spemx-defs_8h.html#ae21e6a1745fd939fa88dad14e0d0792e">01196</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__spemx__ecc__ena.html" title="cvmx_spem::_ecc_ena">cvmx_spemx_ecc_ena</a> <a class="code" href="unioncvmx__spemx__ecc__ena.html" title="cvmx_spem::_ecc_ena">cvmx_spemx_ecc_ena_t</a>;
<a name="l01197"></a>01197 <span class="comment"></span>
<a name="l01198"></a>01198 <span class="comment">/**</span>
<a name="l01199"></a>01199 <span class="comment"> * cvmx_spem#_ecc_synd_ctrl</span>
<a name="l01200"></a>01200 <span class="comment"> *</span>
<a name="l01201"></a>01201 <span class="comment"> * This register contains syndrome control for NQM &amp; SLI TLP FIFO ECC RAMs.</span>
<a name="l01202"></a>01202 <span class="comment"> *</span>
<a name="l01203"></a>01203 <span class="comment"> */</span>
<a name="l01204"></a><a class="code" href="unioncvmx__spemx__ecc__synd__ctrl.html">01204</a> <span class="keyword">union </span><a class="code" href="unioncvmx__spemx__ecc__synd__ctrl.html" title="cvmx_spem::_ecc_synd_ctrl">cvmx_spemx_ecc_synd_ctrl</a> {
<a name="l01205"></a><a class="code" href="unioncvmx__spemx__ecc__synd__ctrl.html#aaf4214ad967d68904858fb24e95b987f">01205</a>     uint64_t <a class="code" href="unioncvmx__spemx__ecc__synd__ctrl.html#aaf4214ad967d68904858fb24e95b987f">u64</a>;
<a name="l01206"></a><a class="code" href="structcvmx__spemx__ecc__synd__ctrl_1_1cvmx__spemx__ecc__synd__ctrl__s.html">01206</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__spemx__ecc__synd__ctrl_1_1cvmx__spemx__ecc__synd__ctrl__s.html">cvmx_spemx_ecc_synd_ctrl_s</a> {
<a name="l01207"></a>01207 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01208"></a>01208 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__spemx__ecc__synd__ctrl_1_1cvmx__spemx__ecc__synd__ctrl__s.html#adbebe4d4c5ff6c8d994c5f5a0fb5512e">reserved_38_63</a>               : 26;
<a name="l01209"></a>01209     uint64_t <a class="code" href="structcvmx__spemx__ecc__synd__ctrl_1_1cvmx__spemx__ecc__synd__ctrl__s.html#a2a602ac70c15e34ea2ede8af604dc467">qhdr_b1_syn</a>                  : 2;  <span class="comment">/**&lt; Syndrome flip bits for Core&apos;s Q HDR Bank1 RAM. */</span>
<a name="l01210"></a>01210     uint64_t <a class="code" href="structcvmx__spemx__ecc__synd__ctrl_1_1cvmx__spemx__ecc__synd__ctrl__s.html#a2acd524105260dbde6e247c534a19227">qhdr_b0_syn</a>                  : 2;  <span class="comment">/**&lt; Syndrome flip bits for Core&apos;s Q HDR Bank0 RAM. */</span>
<a name="l01211"></a>01211     uint64_t <a class="code" href="structcvmx__spemx__ecc__synd__ctrl_1_1cvmx__spemx__ecc__synd__ctrl__s.html#a5937cbc97a79ff99d3e47f7e28a45fb6">rtry_syn</a>                     : 2;  <span class="comment">/**&lt; Syndrome flip bits for Core&apos;s RETRY RAM. */</span>
<a name="l01212"></a>01212     uint64_t <a class="code" href="structcvmx__spemx__ecc__synd__ctrl_1_1cvmx__spemx__ecc__synd__ctrl__s.html#ac2ef157613bda5926565bc1a9680db67">reserved_22_31</a>               : 10;
<a name="l01213"></a>01213     uint64_t <a class="code" href="structcvmx__spemx__ecc__synd__ctrl_1_1cvmx__spemx__ecc__synd__ctrl__s.html#a12e67aa17749076731b83ac84bafbcf5">m2s_c_syn</a>                    : 2;  <span class="comment">/**&lt; Syndrome flip bits for M2S Control FIFO. */</span>
<a name="l01214"></a>01214     uint64_t <a class="code" href="structcvmx__spemx__ecc__synd__ctrl_1_1cvmx__spemx__ecc__synd__ctrl__s.html#a42c009fa6ae067da7520af309838fec1">m2s_d_syn</a>                    : 2;  <span class="comment">/**&lt; Syndrome flip bits for M2S Data FIFO. */</span>
<a name="l01215"></a>01215     uint64_t <a class="code" href="structcvmx__spemx__ecc__synd__ctrl_1_1cvmx__spemx__ecc__synd__ctrl__s.html#ab68d208aa8129fb57da4f3511b6b4d45">c_c_syn</a>                      : 2;  <span class="comment">/**&lt; Syndrome flip bits for TLP CPL control FIFO. */</span>
<a name="l01216"></a>01216     uint64_t <a class="code" href="structcvmx__spemx__ecc__synd__ctrl_1_1cvmx__spemx__ecc__synd__ctrl__s.html#a5a0be15891fcf817a7a12337074b5ac7">c_d1_syn</a>                     : 2;  <span class="comment">/**&lt; Syndrome flip bits for TLP CPL data1 FIFO. */</span>
<a name="l01217"></a>01217     uint64_t <a class="code" href="structcvmx__spemx__ecc__synd__ctrl_1_1cvmx__spemx__ecc__synd__ctrl__s.html#a393391c7184f13e7e702c50717b9f406">c_d0_syn</a>                     : 2;  <span class="comment">/**&lt; Syndrome flip bits for TLP CPL data0 FIFO. */</span>
<a name="l01218"></a>01218     uint64_t <a class="code" href="structcvmx__spemx__ecc__synd__ctrl_1_1cvmx__spemx__ecc__synd__ctrl__s.html#ab484eb0df8915cc8676cfecccae8be18">n_c_syn</a>                      : 2;  <span class="comment">/**&lt; Syndrome flip bits for TLP NP control FIFO. */</span>
<a name="l01219"></a>01219     uint64_t <a class="code" href="structcvmx__spemx__ecc__synd__ctrl_1_1cvmx__spemx__ecc__synd__ctrl__s.html#a595c7f792cd01167e75db89e50013541">n_d1_syn</a>                     : 2;  <span class="comment">/**&lt; Syndrome flip bits for TLP NP data1 FIFO. */</span>
<a name="l01220"></a>01220     uint64_t <a class="code" href="structcvmx__spemx__ecc__synd__ctrl_1_1cvmx__spemx__ecc__synd__ctrl__s.html#ad374701b0319925b23deb4f3028bb5ad">n_d0_syn</a>                     : 2;  <span class="comment">/**&lt; Syndrome flip bits for TLP NP data0 FIFO. */</span>
<a name="l01221"></a>01221     uint64_t <a class="code" href="structcvmx__spemx__ecc__synd__ctrl_1_1cvmx__spemx__ecc__synd__ctrl__s.html#a7c83c1a197b5f30c9c51e0aa985f03a7">p_c_syn</a>                      : 2;  <span class="comment">/**&lt; Syndrome flip bits for TLP posted control FIFO. */</span>
<a name="l01222"></a>01222     uint64_t <a class="code" href="structcvmx__spemx__ecc__synd__ctrl_1_1cvmx__spemx__ecc__synd__ctrl__s.html#aefd8a783a3c9abedff68dd01167eedf4">p_d1_syn</a>                     : 2;  <span class="comment">/**&lt; Syndrome flip bits for TLP posted data1 FIFO. */</span>
<a name="l01223"></a>01223     uint64_t <a class="code" href="structcvmx__spemx__ecc__synd__ctrl_1_1cvmx__spemx__ecc__synd__ctrl__s.html#afd59865216b18a283978a4f25ae003b5">p_d0_syn</a>                     : 2;  <span class="comment">/**&lt; Syndrome flip bits for TLP posted data0 FIFO. */</span>
<a name="l01224"></a>01224 <span class="preprocessor">#else</span>
<a name="l01225"></a><a class="code" href="structcvmx__spemx__ecc__synd__ctrl_1_1cvmx__spemx__ecc__synd__ctrl__s.html#afd59865216b18a283978a4f25ae003b5">01225</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__spemx__ecc__synd__ctrl_1_1cvmx__spemx__ecc__synd__ctrl__s.html#afd59865216b18a283978a4f25ae003b5">p_d0_syn</a>                     : 2;
<a name="l01226"></a><a class="code" href="structcvmx__spemx__ecc__synd__ctrl_1_1cvmx__spemx__ecc__synd__ctrl__s.html#aefd8a783a3c9abedff68dd01167eedf4">01226</a>     uint64_t <a class="code" href="structcvmx__spemx__ecc__synd__ctrl_1_1cvmx__spemx__ecc__synd__ctrl__s.html#aefd8a783a3c9abedff68dd01167eedf4">p_d1_syn</a>                     : 2;
<a name="l01227"></a><a class="code" href="structcvmx__spemx__ecc__synd__ctrl_1_1cvmx__spemx__ecc__synd__ctrl__s.html#a7c83c1a197b5f30c9c51e0aa985f03a7">01227</a>     uint64_t <a class="code" href="structcvmx__spemx__ecc__synd__ctrl_1_1cvmx__spemx__ecc__synd__ctrl__s.html#a7c83c1a197b5f30c9c51e0aa985f03a7">p_c_syn</a>                      : 2;
<a name="l01228"></a><a class="code" href="structcvmx__spemx__ecc__synd__ctrl_1_1cvmx__spemx__ecc__synd__ctrl__s.html#ad374701b0319925b23deb4f3028bb5ad">01228</a>     uint64_t <a class="code" href="structcvmx__spemx__ecc__synd__ctrl_1_1cvmx__spemx__ecc__synd__ctrl__s.html#ad374701b0319925b23deb4f3028bb5ad">n_d0_syn</a>                     : 2;
<a name="l01229"></a><a class="code" href="structcvmx__spemx__ecc__synd__ctrl_1_1cvmx__spemx__ecc__synd__ctrl__s.html#a595c7f792cd01167e75db89e50013541">01229</a>     uint64_t <a class="code" href="structcvmx__spemx__ecc__synd__ctrl_1_1cvmx__spemx__ecc__synd__ctrl__s.html#a595c7f792cd01167e75db89e50013541">n_d1_syn</a>                     : 2;
<a name="l01230"></a><a class="code" href="structcvmx__spemx__ecc__synd__ctrl_1_1cvmx__spemx__ecc__synd__ctrl__s.html#ab484eb0df8915cc8676cfecccae8be18">01230</a>     uint64_t <a class="code" href="structcvmx__spemx__ecc__synd__ctrl_1_1cvmx__spemx__ecc__synd__ctrl__s.html#ab484eb0df8915cc8676cfecccae8be18">n_c_syn</a>                      : 2;
<a name="l01231"></a><a class="code" href="structcvmx__spemx__ecc__synd__ctrl_1_1cvmx__spemx__ecc__synd__ctrl__s.html#a393391c7184f13e7e702c50717b9f406">01231</a>     uint64_t <a class="code" href="structcvmx__spemx__ecc__synd__ctrl_1_1cvmx__spemx__ecc__synd__ctrl__s.html#a393391c7184f13e7e702c50717b9f406">c_d0_syn</a>                     : 2;
<a name="l01232"></a><a class="code" href="structcvmx__spemx__ecc__synd__ctrl_1_1cvmx__spemx__ecc__synd__ctrl__s.html#a5a0be15891fcf817a7a12337074b5ac7">01232</a>     uint64_t <a class="code" href="structcvmx__spemx__ecc__synd__ctrl_1_1cvmx__spemx__ecc__synd__ctrl__s.html#a5a0be15891fcf817a7a12337074b5ac7">c_d1_syn</a>                     : 2;
<a name="l01233"></a><a class="code" href="structcvmx__spemx__ecc__synd__ctrl_1_1cvmx__spemx__ecc__synd__ctrl__s.html#ab68d208aa8129fb57da4f3511b6b4d45">01233</a>     uint64_t <a class="code" href="structcvmx__spemx__ecc__synd__ctrl_1_1cvmx__spemx__ecc__synd__ctrl__s.html#ab68d208aa8129fb57da4f3511b6b4d45">c_c_syn</a>                      : 2;
<a name="l01234"></a><a class="code" href="structcvmx__spemx__ecc__synd__ctrl_1_1cvmx__spemx__ecc__synd__ctrl__s.html#a42c009fa6ae067da7520af309838fec1">01234</a>     uint64_t <a class="code" href="structcvmx__spemx__ecc__synd__ctrl_1_1cvmx__spemx__ecc__synd__ctrl__s.html#a42c009fa6ae067da7520af309838fec1">m2s_d_syn</a>                    : 2;
<a name="l01235"></a><a class="code" href="structcvmx__spemx__ecc__synd__ctrl_1_1cvmx__spemx__ecc__synd__ctrl__s.html#a12e67aa17749076731b83ac84bafbcf5">01235</a>     uint64_t <a class="code" href="structcvmx__spemx__ecc__synd__ctrl_1_1cvmx__spemx__ecc__synd__ctrl__s.html#a12e67aa17749076731b83ac84bafbcf5">m2s_c_syn</a>                    : 2;
<a name="l01236"></a><a class="code" href="structcvmx__spemx__ecc__synd__ctrl_1_1cvmx__spemx__ecc__synd__ctrl__s.html#ac2ef157613bda5926565bc1a9680db67">01236</a>     uint64_t <a class="code" href="structcvmx__spemx__ecc__synd__ctrl_1_1cvmx__spemx__ecc__synd__ctrl__s.html#ac2ef157613bda5926565bc1a9680db67">reserved_22_31</a>               : 10;
<a name="l01237"></a><a class="code" href="structcvmx__spemx__ecc__synd__ctrl_1_1cvmx__spemx__ecc__synd__ctrl__s.html#a5937cbc97a79ff99d3e47f7e28a45fb6">01237</a>     uint64_t <a class="code" href="structcvmx__spemx__ecc__synd__ctrl_1_1cvmx__spemx__ecc__synd__ctrl__s.html#a5937cbc97a79ff99d3e47f7e28a45fb6">rtry_syn</a>                     : 2;
<a name="l01238"></a><a class="code" href="structcvmx__spemx__ecc__synd__ctrl_1_1cvmx__spemx__ecc__synd__ctrl__s.html#a2acd524105260dbde6e247c534a19227">01238</a>     uint64_t <a class="code" href="structcvmx__spemx__ecc__synd__ctrl_1_1cvmx__spemx__ecc__synd__ctrl__s.html#a2acd524105260dbde6e247c534a19227">qhdr_b0_syn</a>                  : 2;
<a name="l01239"></a><a class="code" href="structcvmx__spemx__ecc__synd__ctrl_1_1cvmx__spemx__ecc__synd__ctrl__s.html#a2a602ac70c15e34ea2ede8af604dc467">01239</a>     uint64_t <a class="code" href="structcvmx__spemx__ecc__synd__ctrl_1_1cvmx__spemx__ecc__synd__ctrl__s.html#a2a602ac70c15e34ea2ede8af604dc467">qhdr_b1_syn</a>                  : 2;
<a name="l01240"></a><a class="code" href="structcvmx__spemx__ecc__synd__ctrl_1_1cvmx__spemx__ecc__synd__ctrl__s.html#adbebe4d4c5ff6c8d994c5f5a0fb5512e">01240</a>     uint64_t <a class="code" href="structcvmx__spemx__ecc__synd__ctrl_1_1cvmx__spemx__ecc__synd__ctrl__s.html#adbebe4d4c5ff6c8d994c5f5a0fb5512e">reserved_38_63</a>               : 26;
<a name="l01241"></a>01241 <span class="preprocessor">#endif</span>
<a name="l01242"></a>01242 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__spemx__ecc__synd__ctrl.html#a1babb71e786a0be58ec514c6e3cfda88">s</a>;
<a name="l01243"></a><a class="code" href="unioncvmx__spemx__ecc__synd__ctrl.html#a59a8130123e715ee04e6243b2a3463c9">01243</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__spemx__ecc__synd__ctrl_1_1cvmx__spemx__ecc__synd__ctrl__s.html">cvmx_spemx_ecc_synd_ctrl_s</a>     <a class="code" href="unioncvmx__spemx__ecc__synd__ctrl.html#a59a8130123e715ee04e6243b2a3463c9">cn73xx</a>;
<a name="l01244"></a>01244 };
<a name="l01245"></a><a class="code" href="cvmx-spemx-defs_8h.html#a418e44ad97ebd173565087c9176f7f29">01245</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__spemx__ecc__synd__ctrl.html" title="cvmx_spem::_ecc_synd_ctrl">cvmx_spemx_ecc_synd_ctrl</a> <a class="code" href="unioncvmx__spemx__ecc__synd__ctrl.html" title="cvmx_spem::_ecc_synd_ctrl">cvmx_spemx_ecc_synd_ctrl_t</a>;
<a name="l01246"></a>01246 <span class="comment"></span>
<a name="l01247"></a>01247 <span class="comment">/**</span>
<a name="l01248"></a>01248 <span class="comment"> * cvmx_spem#_eco</span>
<a name="l01249"></a>01249 <span class="comment"> */</span>
<a name="l01250"></a><a class="code" href="unioncvmx__spemx__eco.html">01250</a> <span class="keyword">union </span><a class="code" href="unioncvmx__spemx__eco.html" title="cvmx_spem::_eco">cvmx_spemx_eco</a> {
<a name="l01251"></a><a class="code" href="unioncvmx__spemx__eco.html#a74d2e19fe776599cd44659cbf1a9c91b">01251</a>     uint64_t <a class="code" href="unioncvmx__spemx__eco.html#a74d2e19fe776599cd44659cbf1a9c91b">u64</a>;
<a name="l01252"></a><a class="code" href="structcvmx__spemx__eco_1_1cvmx__spemx__eco__s.html">01252</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__spemx__eco_1_1cvmx__spemx__eco__s.html">cvmx_spemx_eco_s</a> {
<a name="l01253"></a>01253 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01254"></a>01254 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__spemx__eco_1_1cvmx__spemx__eco__s.html#ac9a76a9530518a13af7877be49c7f6b9">reserved_8_63</a>                : 56;
<a name="l01255"></a>01255     uint64_t <a class="code" href="structcvmx__spemx__eco_1_1cvmx__spemx__eco__s.html#a35ef8ce6e1f72f379dac1e03ba9ab7dd">eco_rw</a>                       : 8;  <span class="comment">/**&lt; N/A */</span>
<a name="l01256"></a>01256 <span class="preprocessor">#else</span>
<a name="l01257"></a><a class="code" href="structcvmx__spemx__eco_1_1cvmx__spemx__eco__s.html#a35ef8ce6e1f72f379dac1e03ba9ab7dd">01257</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__spemx__eco_1_1cvmx__spemx__eco__s.html#a35ef8ce6e1f72f379dac1e03ba9ab7dd">eco_rw</a>                       : 8;
<a name="l01258"></a><a class="code" href="structcvmx__spemx__eco_1_1cvmx__spemx__eco__s.html#ac9a76a9530518a13af7877be49c7f6b9">01258</a>     uint64_t <a class="code" href="structcvmx__spemx__eco_1_1cvmx__spemx__eco__s.html#ac9a76a9530518a13af7877be49c7f6b9">reserved_8_63</a>                : 56;
<a name="l01259"></a>01259 <span class="preprocessor">#endif</span>
<a name="l01260"></a>01260 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__spemx__eco.html#ae91085304d9ddaffb5cec00e3875c5a7">s</a>;
<a name="l01261"></a><a class="code" href="unioncvmx__spemx__eco.html#a618d8ef31d4674386b05925223b6a6c5">01261</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__spemx__eco_1_1cvmx__spemx__eco__s.html">cvmx_spemx_eco_s</a>               <a class="code" href="unioncvmx__spemx__eco.html#a618d8ef31d4674386b05925223b6a6c5">cn73xx</a>;
<a name="l01262"></a>01262 };
<a name="l01263"></a><a class="code" href="cvmx-spemx-defs_8h.html#a90d1d524e4e71cebb0e578de92e49b9c">01263</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__spemx__eco.html" title="cvmx_spem::_eco">cvmx_spemx_eco</a> <a class="code" href="unioncvmx__spemx__eco.html" title="cvmx_spem::_eco">cvmx_spemx_eco_t</a>;
<a name="l01264"></a>01264 <span class="comment"></span>
<a name="l01265"></a>01265 <span class="comment">/**</span>
<a name="l01266"></a>01266 <span class="comment"> * cvmx_spem#_flr_glblcnt_ctl</span>
<a name="l01267"></a>01267 <span class="comment"> *</span>
<a name="l01268"></a>01268 <span class="comment"> * Function level reset global counter control.</span>
<a name="l01269"></a>01269 <span class="comment"> *</span>
<a name="l01270"></a>01270 <span class="comment"> */</span>
<a name="l01271"></a><a class="code" href="unioncvmx__spemx__flr__glblcnt__ctl.html">01271</a> <span class="keyword">union </span><a class="code" href="unioncvmx__spemx__flr__glblcnt__ctl.html" title="cvmx_spem::_flr_glblcnt_ctl">cvmx_spemx_flr_glblcnt_ctl</a> {
<a name="l01272"></a><a class="code" href="unioncvmx__spemx__flr__glblcnt__ctl.html#a71d370446a6d894ca643d45048e7ba1c">01272</a>     uint64_t <a class="code" href="unioncvmx__spemx__flr__glblcnt__ctl.html#a71d370446a6d894ca643d45048e7ba1c">u64</a>;
<a name="l01273"></a><a class="code" href="structcvmx__spemx__flr__glblcnt__ctl_1_1cvmx__spemx__flr__glblcnt__ctl__s.html">01273</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__spemx__flr__glblcnt__ctl_1_1cvmx__spemx__flr__glblcnt__ctl__s.html">cvmx_spemx_flr_glblcnt_ctl_s</a> {
<a name="l01274"></a>01274 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01275"></a>01275 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__spemx__flr__glblcnt__ctl_1_1cvmx__spemx__flr__glblcnt__ctl__s.html#a37b80760e87eb9aa3561d6521004c477">reserved_4_63</a>                : 60;
<a name="l01276"></a>01276     uint64_t <a class="code" href="structcvmx__spemx__flr__glblcnt__ctl_1_1cvmx__spemx__flr__glblcnt__ctl__s.html#a1db8be92cc50a666fb7737535c7d6c8b">chge</a>                         : 1;  <span class="comment">/**&lt; When set, the default 25ms expiration of the Function Level Reset</span>
<a name="l01277"></a>01277 <span class="comment">                                                         global counter can be changed. */</span>
<a name="l01278"></a>01278     uint64_t <a class="code" href="structcvmx__spemx__flr__glblcnt__ctl_1_1cvmx__spemx__flr__glblcnt__ctl__s.html#a80800c2087bf63181940d2e5a4457ab6">inc</a>                          : 1;  <span class="comment">/**&lt; When CHGE is set, this bit determines if the 25ms expiration of the Function</span>
<a name="l01279"></a>01279 <span class="comment">                                                         Level Reset global counter will be increased (set) or decreased (not set). */</span>
<a name="l01280"></a>01280     uint64_t <a class="code" href="structcvmx__spemx__flr__glblcnt__ctl_1_1cvmx__spemx__flr__glblcnt__ctl__s.html#ab3662881bd9820727894b932d97390ed">delta</a>                        : 2;  <span class="comment">/**&lt; When CHGE is set, this field determines the delta time to increase/decrease</span>
<a name="l01281"></a>01281 <span class="comment">                                                         the 25ms expiration of the Function Level Reset global counter.</span>
<a name="l01282"></a>01282 <span class="comment">                                                         0x0 = 1ms.</span>
<a name="l01283"></a>01283 <span class="comment">                                                         0x1 = 2ms.</span>
<a name="l01284"></a>01284 <span class="comment">                                                         0x2 = 4ms.</span>
<a name="l01285"></a>01285 <span class="comment">                                                         0x3 = 8ms. */</span>
<a name="l01286"></a>01286 <span class="preprocessor">#else</span>
<a name="l01287"></a><a class="code" href="structcvmx__spemx__flr__glblcnt__ctl_1_1cvmx__spemx__flr__glblcnt__ctl__s.html#ab3662881bd9820727894b932d97390ed">01287</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__spemx__flr__glblcnt__ctl_1_1cvmx__spemx__flr__glblcnt__ctl__s.html#ab3662881bd9820727894b932d97390ed">delta</a>                        : 2;
<a name="l01288"></a><a class="code" href="structcvmx__spemx__flr__glblcnt__ctl_1_1cvmx__spemx__flr__glblcnt__ctl__s.html#a80800c2087bf63181940d2e5a4457ab6">01288</a>     uint64_t <a class="code" href="structcvmx__spemx__flr__glblcnt__ctl_1_1cvmx__spemx__flr__glblcnt__ctl__s.html#a80800c2087bf63181940d2e5a4457ab6">inc</a>                          : 1;
<a name="l01289"></a><a class="code" href="structcvmx__spemx__flr__glblcnt__ctl_1_1cvmx__spemx__flr__glblcnt__ctl__s.html#a1db8be92cc50a666fb7737535c7d6c8b">01289</a>     uint64_t <a class="code" href="structcvmx__spemx__flr__glblcnt__ctl_1_1cvmx__spemx__flr__glblcnt__ctl__s.html#a1db8be92cc50a666fb7737535c7d6c8b">chge</a>                         : 1;
<a name="l01290"></a><a class="code" href="structcvmx__spemx__flr__glblcnt__ctl_1_1cvmx__spemx__flr__glblcnt__ctl__s.html#a37b80760e87eb9aa3561d6521004c477">01290</a>     uint64_t <a class="code" href="structcvmx__spemx__flr__glblcnt__ctl_1_1cvmx__spemx__flr__glblcnt__ctl__s.html#a37b80760e87eb9aa3561d6521004c477">reserved_4_63</a>                : 60;
<a name="l01291"></a>01291 <span class="preprocessor">#endif</span>
<a name="l01292"></a>01292 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__spemx__flr__glblcnt__ctl.html#aa7ecf9676d8a3407f99750b4b0278ab4">s</a>;
<a name="l01293"></a><a class="code" href="unioncvmx__spemx__flr__glblcnt__ctl.html#a425de9c54fdccdf06230bd02893eab61">01293</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__spemx__flr__glblcnt__ctl_1_1cvmx__spemx__flr__glblcnt__ctl__s.html">cvmx_spemx_flr_glblcnt_ctl_s</a>   <a class="code" href="unioncvmx__spemx__flr__glblcnt__ctl.html#a425de9c54fdccdf06230bd02893eab61">cn73xx</a>;
<a name="l01294"></a>01294 };
<a name="l01295"></a><a class="code" href="cvmx-spemx-defs_8h.html#a088464a06f5d4c69132d2f388dd0b546">01295</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__spemx__flr__glblcnt__ctl.html" title="cvmx_spem::_flr_glblcnt_ctl">cvmx_spemx_flr_glblcnt_ctl</a> <a class="code" href="unioncvmx__spemx__flr__glblcnt__ctl.html" title="cvmx_spem::_flr_glblcnt_ctl">cvmx_spemx_flr_glblcnt_ctl_t</a>;
<a name="l01296"></a>01296 <span class="comment"></span>
<a name="l01297"></a>01297 <span class="comment">/**</span>
<a name="l01298"></a>01298 <span class="comment"> * cvmx_spem#_flr_pf0_vf_stopreq</span>
<a name="l01299"></a>01299 <span class="comment"> *</span>
<a name="l01300"></a>01300 <span class="comment"> * PF0 virtual function level reset stop outbound requests register.</span>
<a name="l01301"></a>01301 <span class="comment"> * Hardware automatically sets the STOPREQ bit for the VF when it enters a</span>
<a name="l01302"></a>01302 <span class="comment"> * function level reset (FLR).  Software is responsible for clearing the STOPREQ</span>
<a name="l01303"></a>01303 <span class="comment"> * bit but must not do so prior to hardware taking down the FLR, which could be</span>
<a name="l01304"></a>01304 <span class="comment"> * as long as 100ms.  It may be appropriate for software to wait longer before clearing</span>
<a name="l01305"></a>01305 <span class="comment"> * STOPREQ, software may need to drain deep DPI queues for example.</span>
<a name="l01306"></a>01306 <span class="comment"> * Whenever SPEM receives a request mastered by CNXXXX over S2M (i.e. P or NP),</span>
<a name="l01307"></a>01307 <span class="comment"> * when STOPREQ is set for the function, SPEM will discard the outgoing request</span>
<a name="l01308"></a>01308 <span class="comment"> * before sending it to the PCIe core.  If a NP, SPEM will schedule an immediate</span>
<a name="l01309"></a>01309 <span class="comment"> * SWI_RSP_ERROR completion for the request - no timeout is required.</span>
<a name="l01310"></a>01310 <span class="comment"> *</span>
<a name="l01311"></a>01311 <span class="comment"> * STOPREQ mimics the behavior of PCIEEPVF()_CFG001[ME] for outbound requests that will</span>
<a name="l01312"></a>01312 <span class="comment"> * master the PCIe bus (P and NP).</span>
<a name="l01313"></a>01313 <span class="comment"> *</span>
<a name="l01314"></a>01314 <span class="comment"> * Note that STOPREQ will have no effect on completions returned by CNXXXX over the S2M,</span>
<a name="l01315"></a>01315 <span class="comment"> * nor on M2S traffic.</span>
<a name="l01316"></a>01316 <span class="comment"> */</span>
<a name="l01317"></a><a class="code" href="unioncvmx__spemx__flr__pf0__vf__stopreq.html">01317</a> <span class="keyword">union </span><a class="code" href="unioncvmx__spemx__flr__pf0__vf__stopreq.html" title="cvmx_spem::_flr_pf0_vf_stopreq">cvmx_spemx_flr_pf0_vf_stopreq</a> {
<a name="l01318"></a><a class="code" href="unioncvmx__spemx__flr__pf0__vf__stopreq.html#a4597441928241b69ad589aee80d43ca0">01318</a>     uint64_t <a class="code" href="unioncvmx__spemx__flr__pf0__vf__stopreq.html#a4597441928241b69ad589aee80d43ca0">u64</a>;
<a name="l01319"></a><a class="code" href="structcvmx__spemx__flr__pf0__vf__stopreq_1_1cvmx__spemx__flr__pf0__vf__stopreq__s.html">01319</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__spemx__flr__pf0__vf__stopreq_1_1cvmx__spemx__flr__pf0__vf__stopreq__s.html">cvmx_spemx_flr_pf0_vf_stopreq_s</a> {
<a name="l01320"></a>01320 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01321"></a>01321 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__spemx__flr__pf0__vf__stopreq_1_1cvmx__spemx__flr__pf0__vf__stopreq__s.html#a5cc0956b120aa098599cf10cdd43e397">vf_stopreq</a>                   : 64; <span class="comment">/**&lt; STOPREQ for the 64 VFs in PF0. */</span>
<a name="l01322"></a>01322 <span class="preprocessor">#else</span>
<a name="l01323"></a><a class="code" href="structcvmx__spemx__flr__pf0__vf__stopreq_1_1cvmx__spemx__flr__pf0__vf__stopreq__s.html#a5cc0956b120aa098599cf10cdd43e397">01323</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__spemx__flr__pf0__vf__stopreq_1_1cvmx__spemx__flr__pf0__vf__stopreq__s.html#a5cc0956b120aa098599cf10cdd43e397">vf_stopreq</a>                   : 64;
<a name="l01324"></a>01324 <span class="preprocessor">#endif</span>
<a name="l01325"></a>01325 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__spemx__flr__pf0__vf__stopreq.html#a7ceaf6c7052f799202c8cf6efa9ad185">s</a>;
<a name="l01326"></a><a class="code" href="unioncvmx__spemx__flr__pf0__vf__stopreq.html#ad371b0c6d7e0d8c2e8d9314f66586b65">01326</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__spemx__flr__pf0__vf__stopreq_1_1cvmx__spemx__flr__pf0__vf__stopreq__s.html">cvmx_spemx_flr_pf0_vf_stopreq_s</a> <a class="code" href="unioncvmx__spemx__flr__pf0__vf__stopreq.html#ad371b0c6d7e0d8c2e8d9314f66586b65">cn73xx</a>;
<a name="l01327"></a>01327 };
<a name="l01328"></a><a class="code" href="cvmx-spemx-defs_8h.html#a44335d81cd960f2ec867a2e234ed4772">01328</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__spemx__flr__pf0__vf__stopreq.html" title="cvmx_spem::_flr_pf0_vf_stopreq">cvmx_spemx_flr_pf0_vf_stopreq</a> <a class="code" href="unioncvmx__spemx__flr__pf0__vf__stopreq.html" title="cvmx_spem::_flr_pf0_vf_stopreq">cvmx_spemx_flr_pf0_vf_stopreq_t</a>;
<a name="l01329"></a>01329 <span class="comment"></span>
<a name="l01330"></a>01330 <span class="comment">/**</span>
<a name="l01331"></a>01331 <span class="comment"> * cvmx_spem#_flr_pf1_vf_stopreq</span>
<a name="l01332"></a>01332 <span class="comment"> *</span>
<a name="l01333"></a>01333 <span class="comment"> * PF1 virtual function level reset stop outbound requests register.</span>
<a name="l01334"></a>01334 <span class="comment"> * Hardware automatically sets the STOPREQ bit for the VF when it enters a</span>
<a name="l01335"></a>01335 <span class="comment"> * function level reset (FLR).  Software is responsible for clearing the STOPREQ</span>
<a name="l01336"></a>01336 <span class="comment"> * bit but must not do so prior to hardware taking down the FLR, which could be</span>
<a name="l01337"></a>01337 <span class="comment"> * as long as 100ms.  It may be appropriate for software to wait longer before clearing</span>
<a name="l01338"></a>01338 <span class="comment"> * STOPREQ, software may need to drain deep DPI queues for example.</span>
<a name="l01339"></a>01339 <span class="comment"> * Whenever SPEM receives a request mastered by CNXXXX over S2M (i.e. P or NP),</span>
<a name="l01340"></a>01340 <span class="comment"> * when STOPREQ is set for the function, SPEM will discard the outgoing request</span>
<a name="l01341"></a>01341 <span class="comment"> * before sending it to the PCIe core.  If a NP, SPEM will schedule an immediate</span>
<a name="l01342"></a>01342 <span class="comment"> * SWI_RSP_ERROR completion for the request - no timeout is required.</span>
<a name="l01343"></a>01343 <span class="comment"> *</span>
<a name="l01344"></a>01344 <span class="comment"> * STOPREQ mimics the behavior of PCIEEPVF()_CFG001[ME] for outbound requests that will</span>
<a name="l01345"></a>01345 <span class="comment"> * master the PCIe bus (P and NP).</span>
<a name="l01346"></a>01346 <span class="comment"> *</span>
<a name="l01347"></a>01347 <span class="comment"> * Note that STOPREQ will have no effect on completions returned by CNXXXX over the S2M,</span>
<a name="l01348"></a>01348 <span class="comment"> * nor on M2S traffic.</span>
<a name="l01349"></a>01349 <span class="comment"> */</span>
<a name="l01350"></a><a class="code" href="unioncvmx__spemx__flr__pf1__vf__stopreq.html">01350</a> <span class="keyword">union </span><a class="code" href="unioncvmx__spemx__flr__pf1__vf__stopreq.html" title="cvmx_spem::_flr_pf1_vf_stopreq">cvmx_spemx_flr_pf1_vf_stopreq</a> {
<a name="l01351"></a><a class="code" href="unioncvmx__spemx__flr__pf1__vf__stopreq.html#a6d0bca93c3278d681bf11f3eab52c14a">01351</a>     uint64_t <a class="code" href="unioncvmx__spemx__flr__pf1__vf__stopreq.html#a6d0bca93c3278d681bf11f3eab52c14a">u64</a>;
<a name="l01352"></a><a class="code" href="structcvmx__spemx__flr__pf1__vf__stopreq_1_1cvmx__spemx__flr__pf1__vf__stopreq__s.html">01352</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__spemx__flr__pf1__vf__stopreq_1_1cvmx__spemx__flr__pf1__vf__stopreq__s.html">cvmx_spemx_flr_pf1_vf_stopreq_s</a> {
<a name="l01353"></a>01353 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01354"></a>01354 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__spemx__flr__pf1__vf__stopreq_1_1cvmx__spemx__flr__pf1__vf__stopreq__s.html#a533cce5cdf4bcd24ba01ca4d3123117b">vf_stopreq</a>                   : 64; <span class="comment">/**&lt; STOPREQ for the 64 VFs in PF1. */</span>
<a name="l01355"></a>01355 <span class="preprocessor">#else</span>
<a name="l01356"></a><a class="code" href="structcvmx__spemx__flr__pf1__vf__stopreq_1_1cvmx__spemx__flr__pf1__vf__stopreq__s.html#a533cce5cdf4bcd24ba01ca4d3123117b">01356</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__spemx__flr__pf1__vf__stopreq_1_1cvmx__spemx__flr__pf1__vf__stopreq__s.html#a533cce5cdf4bcd24ba01ca4d3123117b">vf_stopreq</a>                   : 64;
<a name="l01357"></a>01357 <span class="preprocessor">#endif</span>
<a name="l01358"></a>01358 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__spemx__flr__pf1__vf__stopreq.html#a0b311a7116a3d49370f6e4045cccbf85">s</a>;
<a name="l01359"></a><a class="code" href="unioncvmx__spemx__flr__pf1__vf__stopreq.html#adc875b3b09e02a99c56234046b2a5c6b">01359</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__spemx__flr__pf1__vf__stopreq_1_1cvmx__spemx__flr__pf1__vf__stopreq__s.html">cvmx_spemx_flr_pf1_vf_stopreq_s</a> <a class="code" href="unioncvmx__spemx__flr__pf1__vf__stopreq.html#adc875b3b09e02a99c56234046b2a5c6b">cn73xx</a>;
<a name="l01360"></a>01360 };
<a name="l01361"></a><a class="code" href="cvmx-spemx-defs_8h.html#ade4dae65fc7b9e335ce126df258aa0b6">01361</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__spemx__flr__pf1__vf__stopreq.html" title="cvmx_spem::_flr_pf1_vf_stopreq">cvmx_spemx_flr_pf1_vf_stopreq</a> <a class="code" href="unioncvmx__spemx__flr__pf1__vf__stopreq.html" title="cvmx_spem::_flr_pf1_vf_stopreq">cvmx_spemx_flr_pf1_vf_stopreq_t</a>;
<a name="l01362"></a>01362 <span class="comment"></span>
<a name="l01363"></a>01363 <span class="comment">/**</span>
<a name="l01364"></a>01364 <span class="comment"> * cvmx_spem#_flr_pf2_vf#_stopreq</span>
<a name="l01365"></a>01365 <span class="comment"> *</span>
<a name="l01366"></a>01366 <span class="comment"> * PF2 virtual function level reset stop outbound requests register.</span>
<a name="l01367"></a>01367 <span class="comment"> * Hardware automatically sets the STOPREQ bit for the VF when it enters a</span>
<a name="l01368"></a>01368 <span class="comment"> * function level reset (FLR).  Software is responsible for clearing the STOPREQ</span>
<a name="l01369"></a>01369 <span class="comment"> * bit but must not do so prior to hardware taking down the FLR, which could be</span>
<a name="l01370"></a>01370 <span class="comment"> * as long as 100ms.  It may be appropriate for software to wait longer before clearing</span>
<a name="l01371"></a>01371 <span class="comment"> * STOPREQ, software may need to drain deep DPI queues for example.</span>
<a name="l01372"></a>01372 <span class="comment"> * Whenever SPEM receives a request mastered by CNXXXX over S2M (i.e. P or NP),</span>
<a name="l01373"></a>01373 <span class="comment"> * when STOPREQ is set for the function, SPEM will discard the outgoing request</span>
<a name="l01374"></a>01374 <span class="comment"> * before sending it to the PCIe core.  If a NP, SPEM will schedule an immediate</span>
<a name="l01375"></a>01375 <span class="comment"> * SWI_RSP_ERROR completion for the request - no timeout is required.</span>
<a name="l01376"></a>01376 <span class="comment"> *</span>
<a name="l01377"></a>01377 <span class="comment"> * STOPREQ mimics the behavior of PCIEEPVF()_CFG001[ME] for outbound requests that will</span>
<a name="l01378"></a>01378 <span class="comment"> * master the PCIe bus (P and NP).</span>
<a name="l01379"></a>01379 <span class="comment"> *</span>
<a name="l01380"></a>01380 <span class="comment"> * Note that STOPREQ will have no effect on completions returned by CNXXXX over the S2M,</span>
<a name="l01381"></a>01381 <span class="comment"> * nor on M2S traffic.</span>
<a name="l01382"></a>01382 <span class="comment"> */</span>
<a name="l01383"></a><a class="code" href="unioncvmx__spemx__flr__pf2__vfx__stopreq.html">01383</a> <span class="keyword">union </span><a class="code" href="unioncvmx__spemx__flr__pf2__vfx__stopreq.html" title="cvmx_spem::_flr_pf2_vf::_stopreq">cvmx_spemx_flr_pf2_vfx_stopreq</a> {
<a name="l01384"></a><a class="code" href="unioncvmx__spemx__flr__pf2__vfx__stopreq.html#a8026e51f332dba16d92a9d9684382b96">01384</a>     uint64_t <a class="code" href="unioncvmx__spemx__flr__pf2__vfx__stopreq.html#a8026e51f332dba16d92a9d9684382b96">u64</a>;
<a name="l01385"></a><a class="code" href="structcvmx__spemx__flr__pf2__vfx__stopreq_1_1cvmx__spemx__flr__pf2__vfx__stopreq__s.html">01385</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__spemx__flr__pf2__vfx__stopreq_1_1cvmx__spemx__flr__pf2__vfx__stopreq__s.html">cvmx_spemx_flr_pf2_vfx_stopreq_s</a> {
<a name="l01386"></a>01386 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01387"></a>01387 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__spemx__flr__pf2__vfx__stopreq_1_1cvmx__spemx__flr__pf2__vfx__stopreq__s.html#a3a36ddec24fdd741c32366ab0c5a56ff">vf_stopreq</a>                   : 64; <span class="comment">/**&lt; STOPREQ for the 1027 VFs in PF2. */</span>
<a name="l01388"></a>01388 <span class="preprocessor">#else</span>
<a name="l01389"></a><a class="code" href="structcvmx__spemx__flr__pf2__vfx__stopreq_1_1cvmx__spemx__flr__pf2__vfx__stopreq__s.html#a3a36ddec24fdd741c32366ab0c5a56ff">01389</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__spemx__flr__pf2__vfx__stopreq_1_1cvmx__spemx__flr__pf2__vfx__stopreq__s.html#a3a36ddec24fdd741c32366ab0c5a56ff">vf_stopreq</a>                   : 64;
<a name="l01390"></a>01390 <span class="preprocessor">#endif</span>
<a name="l01391"></a>01391 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__spemx__flr__pf2__vfx__stopreq.html#aca9a0f812d995d3f40d3c9d13c8fe334">s</a>;
<a name="l01392"></a><a class="code" href="unioncvmx__spemx__flr__pf2__vfx__stopreq.html#a78c662a6a954f94879d824cc3235f1af">01392</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__spemx__flr__pf2__vfx__stopreq_1_1cvmx__spemx__flr__pf2__vfx__stopreq__s.html">cvmx_spemx_flr_pf2_vfx_stopreq_s</a> <a class="code" href="unioncvmx__spemx__flr__pf2__vfx__stopreq.html#a78c662a6a954f94879d824cc3235f1af">cn73xx</a>;
<a name="l01393"></a>01393 };
<a name="l01394"></a><a class="code" href="cvmx-spemx-defs_8h.html#aee0c6214a388ba4093c3d10c7f0c01cd">01394</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__spemx__flr__pf2__vfx__stopreq.html" title="cvmx_spem::_flr_pf2_vf::_stopreq">cvmx_spemx_flr_pf2_vfx_stopreq</a> <a class="code" href="unioncvmx__spemx__flr__pf2__vfx__stopreq.html" title="cvmx_spem::_flr_pf2_vf::_stopreq">cvmx_spemx_flr_pf2_vfx_stopreq_t</a>;
<a name="l01395"></a>01395 <span class="comment"></span>
<a name="l01396"></a>01396 <span class="comment">/**</span>
<a name="l01397"></a>01397 <span class="comment"> * cvmx_spem#_flr_pf_stopreq</span>
<a name="l01398"></a>01398 <span class="comment"> *</span>
<a name="l01399"></a>01399 <span class="comment"> * PF function level reset stop outbound requests register.</span>
<a name="l01400"></a>01400 <span class="comment"> * Hardware automatically sets the STOPREQ bit for the PF when it enters a</span>
<a name="l01401"></a>01401 <span class="comment"> * function level reset (FLR).  Software is responsible for clearing the STOPREQ</span>
<a name="l01402"></a>01402 <span class="comment"> * bit but must not do so prior to hardware taking down the FLR, which could be</span>
<a name="l01403"></a>01403 <span class="comment"> * as long as 100ms.  It may be appropriate for software to wait longer before clearing</span>
<a name="l01404"></a>01404 <span class="comment"> * STOPREQ, software may need to drain deep DPI queues for example.</span>
<a name="l01405"></a>01405 <span class="comment"> * Whenever SPEM receives a PF or child VF request mastered by CNXXXX over S2M (i.e. P or NP),</span>
<a name="l01406"></a>01406 <span class="comment"> * when STOPREQ is set for the function, SPEM will discard the outgoing request</span>
<a name="l01407"></a>01407 <span class="comment"> * before sending it to the PCIe core.  If a NP, SPEM will schedule an immediate</span>
<a name="l01408"></a>01408 <span class="comment"> * SWI_RSP_ERROR completion for the request - no timeout is required.</span>
<a name="l01409"></a>01409 <span class="comment"> * In both cases, SPEM()_DBG_PF()_INFO[P()_BMD_E] will be set and a error</span>
<a name="l01410"></a>01410 <span class="comment"> * interrupt is generated.</span>
<a name="l01411"></a>01411 <span class="comment"> *</span>
<a name="l01412"></a>01412 <span class="comment"> * STOPREQ mimics the behavior of PCIEEP()_CFG001[ME] for outbound requests that will</span>
<a name="l01413"></a>01413 <span class="comment"> * master the PCIe bus (P and NP).</span>
<a name="l01414"></a>01414 <span class="comment"> *</span>
<a name="l01415"></a>01415 <span class="comment"> * Note that STOPREQ will have no effect on completions returned by CNXXXX over the S2M,</span>
<a name="l01416"></a>01416 <span class="comment"> * nor on M2S traffic.</span>
<a name="l01417"></a>01417 <span class="comment"> *</span>
<a name="l01418"></a>01418 <span class="comment"> * Note that when a PF()_STOPREQ is set, none of the associated</span>
<a name="l01419"></a>01419 <span class="comment"> * PEM()_FLR_PF()_VF_STOPREQ[VF_STOPREQ]</span>
<a name="l01420"></a>01420 <span class="comment"> * will be set.</span>
<a name="l01421"></a>01421 <span class="comment"> */</span>
<a name="l01422"></a><a class="code" href="unioncvmx__spemx__flr__pf__stopreq.html">01422</a> <span class="keyword">union </span><a class="code" href="unioncvmx__spemx__flr__pf__stopreq.html" title="cvmx_spem::_flr_pf_stopreq">cvmx_spemx_flr_pf_stopreq</a> {
<a name="l01423"></a><a class="code" href="unioncvmx__spemx__flr__pf__stopreq.html#a6d29c1f67af9c80d25ef068d45e9672c">01423</a>     uint64_t <a class="code" href="unioncvmx__spemx__flr__pf__stopreq.html#a6d29c1f67af9c80d25ef068d45e9672c">u64</a>;
<a name="l01424"></a><a class="code" href="structcvmx__spemx__flr__pf__stopreq_1_1cvmx__spemx__flr__pf__stopreq__s.html">01424</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__spemx__flr__pf__stopreq_1_1cvmx__spemx__flr__pf__stopreq__s.html">cvmx_spemx_flr_pf_stopreq_s</a> {
<a name="l01425"></a>01425 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01426"></a>01426 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__spemx__flr__pf__stopreq_1_1cvmx__spemx__flr__pf__stopreq__s.html#a311222ea0e2c5e6956a67c6d4e73788f">reserved_3_63</a>                : 61;
<a name="l01427"></a>01427     uint64_t <a class="code" href="structcvmx__spemx__flr__pf__stopreq_1_1cvmx__spemx__flr__pf__stopreq__s.html#aa18176658756a9f74c7fea7c36f6fbf4">pf2_stopreq</a>                  : 1;  <span class="comment">/**&lt; PF2 STOPREQ bit. */</span>
<a name="l01428"></a>01428     uint64_t <a class="code" href="structcvmx__spemx__flr__pf__stopreq_1_1cvmx__spemx__flr__pf__stopreq__s.html#a43c3e23f6761a547d94042af2d9e4d48">pf1_stopreq</a>                  : 1;  <span class="comment">/**&lt; PF1 STOPREQ bit. */</span>
<a name="l01429"></a>01429     uint64_t <a class="code" href="structcvmx__spemx__flr__pf__stopreq_1_1cvmx__spemx__flr__pf__stopreq__s.html#a42e1b2ada3c5ded516e955992650fab1">pf0_stopreq</a>                  : 1;  <span class="comment">/**&lt; PF0 STOPREQ bit. */</span>
<a name="l01430"></a>01430 <span class="preprocessor">#else</span>
<a name="l01431"></a><a class="code" href="structcvmx__spemx__flr__pf__stopreq_1_1cvmx__spemx__flr__pf__stopreq__s.html#a42e1b2ada3c5ded516e955992650fab1">01431</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__spemx__flr__pf__stopreq_1_1cvmx__spemx__flr__pf__stopreq__s.html#a42e1b2ada3c5ded516e955992650fab1">pf0_stopreq</a>                  : 1;
<a name="l01432"></a><a class="code" href="structcvmx__spemx__flr__pf__stopreq_1_1cvmx__spemx__flr__pf__stopreq__s.html#a43c3e23f6761a547d94042af2d9e4d48">01432</a>     uint64_t <a class="code" href="structcvmx__spemx__flr__pf__stopreq_1_1cvmx__spemx__flr__pf__stopreq__s.html#a43c3e23f6761a547d94042af2d9e4d48">pf1_stopreq</a>                  : 1;
<a name="l01433"></a><a class="code" href="structcvmx__spemx__flr__pf__stopreq_1_1cvmx__spemx__flr__pf__stopreq__s.html#aa18176658756a9f74c7fea7c36f6fbf4">01433</a>     uint64_t <a class="code" href="structcvmx__spemx__flr__pf__stopreq_1_1cvmx__spemx__flr__pf__stopreq__s.html#aa18176658756a9f74c7fea7c36f6fbf4">pf2_stopreq</a>                  : 1;
<a name="l01434"></a><a class="code" href="structcvmx__spemx__flr__pf__stopreq_1_1cvmx__spemx__flr__pf__stopreq__s.html#a311222ea0e2c5e6956a67c6d4e73788f">01434</a>     uint64_t <a class="code" href="structcvmx__spemx__flr__pf__stopreq_1_1cvmx__spemx__flr__pf__stopreq__s.html#a311222ea0e2c5e6956a67c6d4e73788f">reserved_3_63</a>                : 61;
<a name="l01435"></a>01435 <span class="preprocessor">#endif</span>
<a name="l01436"></a>01436 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__spemx__flr__pf__stopreq.html#ab1cdddf88dff66e167529d4b3ed73617">s</a>;
<a name="l01437"></a><a class="code" href="unioncvmx__spemx__flr__pf__stopreq.html#a1487dc29eee118b155baa73d941b4c83">01437</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__spemx__flr__pf__stopreq_1_1cvmx__spemx__flr__pf__stopreq__s.html">cvmx_spemx_flr_pf_stopreq_s</a>    <a class="code" href="unioncvmx__spemx__flr__pf__stopreq.html#a1487dc29eee118b155baa73d941b4c83">cn73xx</a>;
<a name="l01438"></a>01438 };
<a name="l01439"></a><a class="code" href="cvmx-spemx-defs_8h.html#af83a1ae83e80fb691faf3d02d59e67e9">01439</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__spemx__flr__pf__stopreq.html" title="cvmx_spem::_flr_pf_stopreq">cvmx_spemx_flr_pf_stopreq</a> <a class="code" href="unioncvmx__spemx__flr__pf__stopreq.html" title="cvmx_spem::_flr_pf_stopreq">cvmx_spemx_flr_pf_stopreq_t</a>;
<a name="l01440"></a>01440 <span class="comment"></span>
<a name="l01441"></a>01441 <span class="comment">/**</span>
<a name="l01442"></a>01442 <span class="comment"> * cvmx_spem#_flr_zombie_ctl</span>
<a name="l01443"></a>01443 <span class="comment"> *</span>
<a name="l01444"></a>01444 <span class="comment"> * Function level reset global zombie counter control register</span>
<a name="l01445"></a>01445 <span class="comment"> *</span>
<a name="l01446"></a>01446 <span class="comment"> */</span>
<a name="l01447"></a><a class="code" href="unioncvmx__spemx__flr__zombie__ctl.html">01447</a> <span class="keyword">union </span><a class="code" href="unioncvmx__spemx__flr__zombie__ctl.html" title="cvmx_spem::_flr_zombie_ctl">cvmx_spemx_flr_zombie_ctl</a> {
<a name="l01448"></a><a class="code" href="unioncvmx__spemx__flr__zombie__ctl.html#ada12973d9086a94a9b25b0a659e150dc">01448</a>     uint64_t <a class="code" href="unioncvmx__spemx__flr__zombie__ctl.html#ada12973d9086a94a9b25b0a659e150dc">u64</a>;
<a name="l01449"></a><a class="code" href="structcvmx__spemx__flr__zombie__ctl_1_1cvmx__spemx__flr__zombie__ctl__s.html">01449</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__spemx__flr__zombie__ctl_1_1cvmx__spemx__flr__zombie__ctl__s.html">cvmx_spemx_flr_zombie_ctl_s</a> {
<a name="l01450"></a>01450 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01451"></a>01451 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__spemx__flr__zombie__ctl_1_1cvmx__spemx__flr__zombie__ctl__s.html#ac9cec18ae3d797ec3d45a328eb51c537">reserved_10_63</a>               : 54;
<a name="l01452"></a>01452     uint64_t <a class="code" href="structcvmx__spemx__flr__zombie__ctl_1_1cvmx__spemx__flr__zombie__ctl__s.html#a298bb6b4643ceb468ef28ed88de9fedf">exp</a>                          : 10; <span class="comment">/**&lt; The expiration value for the inbound shared global zombie counter. The global zombie</span>
<a name="l01453"></a>01453 <span class="comment">                                                         counter</span>
<a name="l01454"></a>01454 <span class="comment">                                                         continuously counts the number of cycles where the PCIe Core was allowed to send</span>
<a name="l01455"></a>01455 <span class="comment">                                                         either a Posted request or a Completion to the PEM.  When the global zombie counter</span>
<a name="l01456"></a>01456 <span class="comment">                                                         reaches expiration (EXP), it resets to zero and all the nonzero per PCIe tag zombie</span>
<a name="l01457"></a>01457 <span class="comment">                                                         counters are decremented. When a per PCIe tag zombie counter decrements to zero, a</span>
<a name="l01458"></a>01458 <span class="comment">                                                         SWI_RSP_ERROR is</span>
<a name="l01459"></a>01459 <span class="comment">                                                         sent to the M2S bus and its associated PCIe tag is returned to the pool.</span>
<a name="l01460"></a>01460 <span class="comment">                                                         This field allows software programmability control of the zombie counter expiration. */</span>
<a name="l01461"></a>01461 <span class="preprocessor">#else</span>
<a name="l01462"></a><a class="code" href="structcvmx__spemx__flr__zombie__ctl_1_1cvmx__spemx__flr__zombie__ctl__s.html#a298bb6b4643ceb468ef28ed88de9fedf">01462</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__spemx__flr__zombie__ctl_1_1cvmx__spemx__flr__zombie__ctl__s.html#a298bb6b4643ceb468ef28ed88de9fedf">exp</a>                          : 10;
<a name="l01463"></a><a class="code" href="structcvmx__spemx__flr__zombie__ctl_1_1cvmx__spemx__flr__zombie__ctl__s.html#ac9cec18ae3d797ec3d45a328eb51c537">01463</a>     uint64_t <a class="code" href="structcvmx__spemx__flr__zombie__ctl_1_1cvmx__spemx__flr__zombie__ctl__s.html#ac9cec18ae3d797ec3d45a328eb51c537">reserved_10_63</a>               : 54;
<a name="l01464"></a>01464 <span class="preprocessor">#endif</span>
<a name="l01465"></a>01465 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__spemx__flr__zombie__ctl.html#ae69601c3dc895fcaccdf4a324aeda085">s</a>;
<a name="l01466"></a><a class="code" href="unioncvmx__spemx__flr__zombie__ctl.html#a23db86ab43b2cc78864a55e7a290d53b">01466</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__spemx__flr__zombie__ctl_1_1cvmx__spemx__flr__zombie__ctl__s.html">cvmx_spemx_flr_zombie_ctl_s</a>    <a class="code" href="unioncvmx__spemx__flr__zombie__ctl.html#a23db86ab43b2cc78864a55e7a290d53b">cn73xx</a>;
<a name="l01467"></a>01467 };
<a name="l01468"></a><a class="code" href="cvmx-spemx-defs_8h.html#a8175789353fc21b08c88c958eb197e3a">01468</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__spemx__flr__zombie__ctl.html" title="cvmx_spem::_flr_zombie_ctl">cvmx_spemx_flr_zombie_ctl</a> <a class="code" href="unioncvmx__spemx__flr__zombie__ctl.html" title="cvmx_spem::_flr_zombie_ctl">cvmx_spemx_flr_zombie_ctl_t</a>;
<a name="l01469"></a>01469 <span class="comment"></span>
<a name="l01470"></a>01470 <span class="comment">/**</span>
<a name="l01471"></a>01471 <span class="comment"> * cvmx_spem#_inb_read_credits</span>
<a name="l01472"></a>01472 <span class="comment"> *</span>
<a name="l01473"></a>01473 <span class="comment"> * This register contains the number of in-flight read operations from PCIe core to SLI.</span>
<a name="l01474"></a>01474 <span class="comment"> *</span>
<a name="l01475"></a>01475 <span class="comment"> */</span>
<a name="l01476"></a><a class="code" href="unioncvmx__spemx__inb__read__credits.html">01476</a> <span class="keyword">union </span><a class="code" href="unioncvmx__spemx__inb__read__credits.html" title="cvmx_spem::_inb_read_credits">cvmx_spemx_inb_read_credits</a> {
<a name="l01477"></a><a class="code" href="unioncvmx__spemx__inb__read__credits.html#acab1215e4678309869253bf47b5ff8a8">01477</a>     uint64_t <a class="code" href="unioncvmx__spemx__inb__read__credits.html#acab1215e4678309869253bf47b5ff8a8">u64</a>;
<a name="l01478"></a><a class="code" href="structcvmx__spemx__inb__read__credits_1_1cvmx__spemx__inb__read__credits__s.html">01478</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__spemx__inb__read__credits_1_1cvmx__spemx__inb__read__credits__s.html">cvmx_spemx_inb_read_credits_s</a> {
<a name="l01479"></a>01479 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01480"></a>01480 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__spemx__inb__read__credits_1_1cvmx__spemx__inb__read__credits__s.html#ae4cb2a2d179f8c39321f1cc161a3c431">reserved_7_63</a>                : 57;
<a name="l01481"></a>01481     uint64_t <a class="code" href="structcvmx__spemx__inb__read__credits_1_1cvmx__spemx__inb__read__credits__s.html#adc55558b82746b900677ebfc77801732">num</a>                          : 7;  <span class="comment">/**&lt; The number of reads that may be in flight from the PCIe core to the SLI. Minimum number is</span>
<a name="l01482"></a>01482 <span class="comment">                                                         6; maximum number is 64. */</span>
<a name="l01483"></a>01483 <span class="preprocessor">#else</span>
<a name="l01484"></a><a class="code" href="structcvmx__spemx__inb__read__credits_1_1cvmx__spemx__inb__read__credits__s.html#adc55558b82746b900677ebfc77801732">01484</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__spemx__inb__read__credits_1_1cvmx__spemx__inb__read__credits__s.html#adc55558b82746b900677ebfc77801732">num</a>                          : 7;
<a name="l01485"></a><a class="code" href="structcvmx__spemx__inb__read__credits_1_1cvmx__spemx__inb__read__credits__s.html#ae4cb2a2d179f8c39321f1cc161a3c431">01485</a>     uint64_t <a class="code" href="structcvmx__spemx__inb__read__credits_1_1cvmx__spemx__inb__read__credits__s.html#ae4cb2a2d179f8c39321f1cc161a3c431">reserved_7_63</a>                : 57;
<a name="l01486"></a>01486 <span class="preprocessor">#endif</span>
<a name="l01487"></a>01487 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__spemx__inb__read__credits.html#a8c48ea502098e31248ff7a51c5ee0982">s</a>;
<a name="l01488"></a><a class="code" href="unioncvmx__spemx__inb__read__credits.html#ac89a67214fbdcce0c761cb91b5da57a6">01488</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__spemx__inb__read__credits_1_1cvmx__spemx__inb__read__credits__s.html">cvmx_spemx_inb_read_credits_s</a>  <a class="code" href="unioncvmx__spemx__inb__read__credits.html#ac89a67214fbdcce0c761cb91b5da57a6">cn73xx</a>;
<a name="l01489"></a>01489 };
<a name="l01490"></a><a class="code" href="cvmx-spemx-defs_8h.html#a2838a77c639d41465fad58fe66dcf998">01490</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__spemx__inb__read__credits.html" title="cvmx_spem::_inb_read_credits">cvmx_spemx_inb_read_credits</a> <a class="code" href="unioncvmx__spemx__inb__read__credits.html" title="cvmx_spem::_inb_read_credits">cvmx_spemx_inb_read_credits_t</a>;
<a name="l01491"></a>01491 <span class="comment"></span>
<a name="l01492"></a>01492 <span class="comment">/**</span>
<a name="l01493"></a>01493 <span class="comment"> * cvmx_spem#_int_sum</span>
<a name="l01494"></a>01494 <span class="comment"> *</span>
<a name="l01495"></a>01495 <span class="comment"> * This register contains the different interrupt summary bits of the SPEM.</span>
<a name="l01496"></a>01496 <span class="comment"> *</span>
<a name="l01497"></a>01497 <span class="comment"> */</span>
<a name="l01498"></a><a class="code" href="unioncvmx__spemx__int__sum.html">01498</a> <span class="keyword">union </span><a class="code" href="unioncvmx__spemx__int__sum.html" title="cvmx_spem::_int_sum">cvmx_spemx_int_sum</a> {
<a name="l01499"></a><a class="code" href="unioncvmx__spemx__int__sum.html#a72f1a7b66966514634a32b899b45e4ff">01499</a>     uint64_t <a class="code" href="unioncvmx__spemx__int__sum.html#a72f1a7b66966514634a32b899b45e4ff">u64</a>;
<a name="l01500"></a><a class="code" href="structcvmx__spemx__int__sum_1_1cvmx__spemx__int__sum__s.html">01500</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__spemx__int__sum_1_1cvmx__spemx__int__sum__s.html">cvmx_spemx_int_sum_s</a> {
<a name="l01501"></a>01501 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01502"></a>01502 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__spemx__int__sum_1_1cvmx__spemx__int__sum__s.html#a4083ab56047180569c04928234cddb48">intd</a>                         : 1;  <span class="comment">/**&lt; The PCIe controller received an INTD. This is a level-sensitive interrupt. This</span>
<a name="l01503"></a>01503 <span class="comment">                                                         should be ignored in EP mode.</span>
<a name="l01504"></a>01504 <span class="comment">                                                         Throws corresponding SPEM_INTSN_E::SPEM()_ERROR_INTD. */</span>
<a name="l01505"></a>01505     uint64_t <a class="code" href="structcvmx__spemx__int__sum_1_1cvmx__spemx__int__sum__s.html#ad579e16594f899520e26a812f6d8f45a">intc</a>                         : 1;  <span class="comment">/**&lt; The PCIe controller received an INTC. This is a level-sensitive interrupt. This</span>
<a name="l01506"></a>01506 <span class="comment">                                                         should be ignored in EP mode.</span>
<a name="l01507"></a>01507 <span class="comment">                                                         Throws corresponding SPEM_INTSN_E::SPEM()_ERROR_INTC. */</span>
<a name="l01508"></a>01508     uint64_t <a class="code" href="structcvmx__spemx__int__sum_1_1cvmx__spemx__int__sum__s.html#ad87d41491be83e941fe963561b9b3e81">intb</a>                         : 1;  <span class="comment">/**&lt; The PCIe controller received an INTB. This is a level-sensitive interrupt. This</span>
<a name="l01509"></a>01509 <span class="comment">                                                         should be ignored in EP mode.</span>
<a name="l01510"></a>01510 <span class="comment">                                                         Throws corresponding SPEM_INTSN_E::SPEM()_ERROR_INTB. */</span>
<a name="l01511"></a>01511     uint64_t <a class="code" href="structcvmx__spemx__int__sum_1_1cvmx__spemx__int__sum__s.html#a4712f020f09f174230fd722459b22005">inta</a>                         : 1;  <span class="comment">/**&lt; The PCIe controller received an INTA. This is a level-sensitive interrupt. This</span>
<a name="l01512"></a>01512 <span class="comment">                                                         should be ignored in EP mode.</span>
<a name="l01513"></a>01513 <span class="comment">                                                         Throws corresponding SPEM_INTSN_E::SPEM()_ERROR_INTA. */</span>
<a name="l01514"></a>01514     uint64_t <a class="code" href="structcvmx__spemx__int__sum_1_1cvmx__spemx__int__sum__s.html#a6e8a9712015491fb57bd7bc1e5bc9c69">reserved_14_59</a>               : 46;
<a name="l01515"></a>01515     uint64_t <a class="code" href="structcvmx__spemx__int__sum_1_1cvmx__spemx__int__sum__s.html#a84d112bc8daa6dfbe97d8cfd627fc6a9">crs_dr</a>                       : 1;  <span class="comment">/**&lt; Had a CRS timeout when retries were disabled. This should be ignored in EP mode.</span>
<a name="l01516"></a>01516 <span class="comment">                                                         Throws corresponding SPEM_INTSN_E::SPEM()_ERROR_CRS_DR. */</span>
<a name="l01517"></a>01517     uint64_t <a class="code" href="structcvmx__spemx__int__sum_1_1cvmx__spemx__int__sum__s.html#a776be98280174068249b1c60791e4a30">crs_er</a>                       : 1;  <span class="comment">/**&lt; Had a CRS timeout when retries were enabled. This should be ignored in EP mode.</span>
<a name="l01518"></a>01518 <span class="comment">                                                         Throws corresponding SPEM_INTSN_E::SPEM()_ERROR_CRS_ER. */</span>
<a name="l01519"></a>01519     uint64_t <a class="code" href="structcvmx__spemx__int__sum_1_1cvmx__spemx__int__sum__s.html#aaebc8b84204e52d8bc1fbb84382e9f5c">rdlk</a>                         : 1;  <span class="comment">/**&lt; Received read lock TLP.</span>
<a name="l01520"></a>01520 <span class="comment">                                                         Throws corresponding SPEM_INTSN_E::SPEM()_ERROR_RDLK. */</span>
<a name="l01521"></a>01521     uint64_t <a class="code" href="structcvmx__spemx__int__sum_1_1cvmx__spemx__int__sum__s.html#aacd0410841c9bf1aa9eee9d9ac6db52a">un_bx</a>                        : 1;  <span class="comment">/**&lt; Received N-TLP for unknown BAR.</span>
<a name="l01522"></a>01522 <span class="comment">                                                         Throws corresponding SPEM_INTSN_E::SPEM()_ERROR_UN_BX. */</span>
<a name="l01523"></a>01523     uint64_t <a class="code" href="structcvmx__spemx__int__sum_1_1cvmx__spemx__int__sum__s.html#a7e77dbf35900b376e2c6e765c14a91c1">un_b2</a>                        : 1;  <span class="comment">/**&lt; Received N-TLP for BAR2 when BAR2 is disabled.</span>
<a name="l01524"></a>01524 <span class="comment">                                                         Throws corresponding SPEM_INTSN_E::SPEM()_ERROR_UN_B2. */</span>
<a name="l01525"></a>01525     uint64_t <a class="code" href="structcvmx__spemx__int__sum_1_1cvmx__spemx__int__sum__s.html#ae6563e3e201ba26c187f9c99171c7a1a">un_b1</a>                        : 1;  <span class="comment">/**&lt; Received N-TLP for BAR1 when BAR1 index valid is not set.</span>
<a name="l01526"></a>01526 <span class="comment">                                                         Throws corresponding SPEM_INTSN_E::SPEM()_ERROR_UN_B1. */</span>
<a name="l01527"></a>01527     uint64_t <a class="code" href="structcvmx__spemx__int__sum_1_1cvmx__spemx__int__sum__s.html#a0e4dcc08264c561012e17548c8eec643">up_bx</a>                        : 1;  <span class="comment">/**&lt; Received P-TLP for an unknown BAR.</span>
<a name="l01528"></a>01528 <span class="comment">                                                         Throws corresponding SPEM_INTSN_E::SPEM()_ERROR_UP_BX. */</span>
<a name="l01529"></a>01529     uint64_t <a class="code" href="structcvmx__spemx__int__sum_1_1cvmx__spemx__int__sum__s.html#a0b4575495d4ddebe30dc3cb06dd594ff">up_b2</a>                        : 1;  <span class="comment">/**&lt; Received P-TLP for BAR2 when BAR2 is disabled.</span>
<a name="l01530"></a>01530 <span class="comment">                                                         Throws corresponding SPEM_INTSN_E::SPEM()_ERROR_UP_B2. */</span>
<a name="l01531"></a>01531     uint64_t <a class="code" href="structcvmx__spemx__int__sum_1_1cvmx__spemx__int__sum__s.html#abad98213547e5e5ca5d1dfa6aa4e26f1">up_b1</a>                        : 1;  <span class="comment">/**&lt; Received P-TLP for BAR1 when BAR1 index valid is not set.</span>
<a name="l01532"></a>01532 <span class="comment">                                                         Throws corresponding SPEM_INTSN_E::SPEM()_ERROR_UP_B1. */</span>
<a name="l01533"></a>01533     uint64_t <a class="code" href="structcvmx__spemx__int__sum_1_1cvmx__spemx__int__sum__s.html#a830f8697a577e65bc9d40263bebaac53">pf2_pmei</a>                     : 1;  <span class="comment">/**&lt; PF2 PME interrupt. This is a level-sensitive interrupt.</span>
<a name="l01534"></a>01534 <span class="comment">                                                         Throws corresponding SPEM_INTSN_E::SPEM()_ERROR_PF2_PMEI. */</span>
<a name="l01535"></a>01535     uint64_t <a class="code" href="structcvmx__spemx__int__sum_1_1cvmx__spemx__int__sum__s.html#afceb3cdb47433de1610c54f53736c933">pf1_pmei</a>                     : 1;  <span class="comment">/**&lt; PF1 PME interrupt. This is a level-sensitive interrupt.</span>
<a name="l01536"></a>01536 <span class="comment">                                                         Throws corresponding SPEM_INTSN_E::SPEM()_ERROR_PF1_PMEI. */</span>
<a name="l01537"></a>01537     uint64_t <a class="code" href="structcvmx__spemx__int__sum_1_1cvmx__spemx__int__sum__s.html#aaf7a1a160d0d7983c49d32ed4560ba6f">pf0_pmei</a>                     : 1;  <span class="comment">/**&lt; PF0 PME interrupt. This is a level-sensitive interrupt.</span>
<a name="l01538"></a>01538 <span class="comment">                                                         Throws corresponding SPEM_INTSN_E::SPEM()_ERROR_PF0_PMEI. */</span>
<a name="l01539"></a>01539     uint64_t <a class="code" href="structcvmx__spemx__int__sum_1_1cvmx__spemx__int__sum__s.html#aa436cb6db99298064779379b89ca6956">se</a>                           : 1;  <span class="comment">/**&lt; System error, RC mode only.</span>
<a name="l01540"></a>01540 <span class="comment">                                                         Throws corresponding SPEM_INTSN_E::SPEM()_ERROR_SE. */</span>
<a name="l01541"></a>01541     uint64_t <a class="code" href="structcvmx__spemx__int__sum_1_1cvmx__spemx__int__sum__s.html#a767bc3ba5bd0cd4eb6a046f9216c35fd">aeri</a>                         : 1;  <span class="comment">/**&lt; Advanced error reporting interrupt, RC mode only.</span>
<a name="l01542"></a>01542 <span class="comment">                                                         This is a level-sensitive interrupt.</span>
<a name="l01543"></a>01543 <span class="comment">                                                         Throws corresponding SPEM_INTSN_E::SPEM()_ERROR_AERI. */</span>
<a name="l01544"></a>01544 <span class="preprocessor">#else</span>
<a name="l01545"></a><a class="code" href="structcvmx__spemx__int__sum_1_1cvmx__spemx__int__sum__s.html#a767bc3ba5bd0cd4eb6a046f9216c35fd">01545</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__spemx__int__sum_1_1cvmx__spemx__int__sum__s.html#a767bc3ba5bd0cd4eb6a046f9216c35fd">aeri</a>                         : 1;
<a name="l01546"></a><a class="code" href="structcvmx__spemx__int__sum_1_1cvmx__spemx__int__sum__s.html#aa436cb6db99298064779379b89ca6956">01546</a>     uint64_t <a class="code" href="structcvmx__spemx__int__sum_1_1cvmx__spemx__int__sum__s.html#aa436cb6db99298064779379b89ca6956">se</a>                           : 1;
<a name="l01547"></a><a class="code" href="structcvmx__spemx__int__sum_1_1cvmx__spemx__int__sum__s.html#aaf7a1a160d0d7983c49d32ed4560ba6f">01547</a>     uint64_t <a class="code" href="structcvmx__spemx__int__sum_1_1cvmx__spemx__int__sum__s.html#aaf7a1a160d0d7983c49d32ed4560ba6f">pf0_pmei</a>                     : 1;
<a name="l01548"></a><a class="code" href="structcvmx__spemx__int__sum_1_1cvmx__spemx__int__sum__s.html#afceb3cdb47433de1610c54f53736c933">01548</a>     uint64_t <a class="code" href="structcvmx__spemx__int__sum_1_1cvmx__spemx__int__sum__s.html#afceb3cdb47433de1610c54f53736c933">pf1_pmei</a>                     : 1;
<a name="l01549"></a><a class="code" href="structcvmx__spemx__int__sum_1_1cvmx__spemx__int__sum__s.html#a830f8697a577e65bc9d40263bebaac53">01549</a>     uint64_t <a class="code" href="structcvmx__spemx__int__sum_1_1cvmx__spemx__int__sum__s.html#a830f8697a577e65bc9d40263bebaac53">pf2_pmei</a>                     : 1;
<a name="l01550"></a><a class="code" href="structcvmx__spemx__int__sum_1_1cvmx__spemx__int__sum__s.html#abad98213547e5e5ca5d1dfa6aa4e26f1">01550</a>     uint64_t <a class="code" href="structcvmx__spemx__int__sum_1_1cvmx__spemx__int__sum__s.html#abad98213547e5e5ca5d1dfa6aa4e26f1">up_b1</a>                        : 1;
<a name="l01551"></a><a class="code" href="structcvmx__spemx__int__sum_1_1cvmx__spemx__int__sum__s.html#a0b4575495d4ddebe30dc3cb06dd594ff">01551</a>     uint64_t <a class="code" href="structcvmx__spemx__int__sum_1_1cvmx__spemx__int__sum__s.html#a0b4575495d4ddebe30dc3cb06dd594ff">up_b2</a>                        : 1;
<a name="l01552"></a><a class="code" href="structcvmx__spemx__int__sum_1_1cvmx__spemx__int__sum__s.html#a0e4dcc08264c561012e17548c8eec643">01552</a>     uint64_t <a class="code" href="structcvmx__spemx__int__sum_1_1cvmx__spemx__int__sum__s.html#a0e4dcc08264c561012e17548c8eec643">up_bx</a>                        : 1;
<a name="l01553"></a><a class="code" href="structcvmx__spemx__int__sum_1_1cvmx__spemx__int__sum__s.html#ae6563e3e201ba26c187f9c99171c7a1a">01553</a>     uint64_t <a class="code" href="structcvmx__spemx__int__sum_1_1cvmx__spemx__int__sum__s.html#ae6563e3e201ba26c187f9c99171c7a1a">un_b1</a>                        : 1;
<a name="l01554"></a><a class="code" href="structcvmx__spemx__int__sum_1_1cvmx__spemx__int__sum__s.html#a7e77dbf35900b376e2c6e765c14a91c1">01554</a>     uint64_t <a class="code" href="structcvmx__spemx__int__sum_1_1cvmx__spemx__int__sum__s.html#a7e77dbf35900b376e2c6e765c14a91c1">un_b2</a>                        : 1;
<a name="l01555"></a><a class="code" href="structcvmx__spemx__int__sum_1_1cvmx__spemx__int__sum__s.html#aacd0410841c9bf1aa9eee9d9ac6db52a">01555</a>     uint64_t <a class="code" href="structcvmx__spemx__int__sum_1_1cvmx__spemx__int__sum__s.html#aacd0410841c9bf1aa9eee9d9ac6db52a">un_bx</a>                        : 1;
<a name="l01556"></a><a class="code" href="structcvmx__spemx__int__sum_1_1cvmx__spemx__int__sum__s.html#aaebc8b84204e52d8bc1fbb84382e9f5c">01556</a>     uint64_t <a class="code" href="structcvmx__spemx__int__sum_1_1cvmx__spemx__int__sum__s.html#aaebc8b84204e52d8bc1fbb84382e9f5c">rdlk</a>                         : 1;
<a name="l01557"></a><a class="code" href="structcvmx__spemx__int__sum_1_1cvmx__spemx__int__sum__s.html#a776be98280174068249b1c60791e4a30">01557</a>     uint64_t <a class="code" href="structcvmx__spemx__int__sum_1_1cvmx__spemx__int__sum__s.html#a776be98280174068249b1c60791e4a30">crs_er</a>                       : 1;
<a name="l01558"></a><a class="code" href="structcvmx__spemx__int__sum_1_1cvmx__spemx__int__sum__s.html#a84d112bc8daa6dfbe97d8cfd627fc6a9">01558</a>     uint64_t <a class="code" href="structcvmx__spemx__int__sum_1_1cvmx__spemx__int__sum__s.html#a84d112bc8daa6dfbe97d8cfd627fc6a9">crs_dr</a>                       : 1;
<a name="l01559"></a><a class="code" href="structcvmx__spemx__int__sum_1_1cvmx__spemx__int__sum__s.html#a6e8a9712015491fb57bd7bc1e5bc9c69">01559</a>     uint64_t <a class="code" href="structcvmx__spemx__int__sum_1_1cvmx__spemx__int__sum__s.html#a6e8a9712015491fb57bd7bc1e5bc9c69">reserved_14_59</a>               : 46;
<a name="l01560"></a><a class="code" href="structcvmx__spemx__int__sum_1_1cvmx__spemx__int__sum__s.html#a4712f020f09f174230fd722459b22005">01560</a>     uint64_t <a class="code" href="structcvmx__spemx__int__sum_1_1cvmx__spemx__int__sum__s.html#a4712f020f09f174230fd722459b22005">inta</a>                         : 1;
<a name="l01561"></a><a class="code" href="structcvmx__spemx__int__sum_1_1cvmx__spemx__int__sum__s.html#ad87d41491be83e941fe963561b9b3e81">01561</a>     uint64_t <a class="code" href="structcvmx__spemx__int__sum_1_1cvmx__spemx__int__sum__s.html#ad87d41491be83e941fe963561b9b3e81">intb</a>                         : 1;
<a name="l01562"></a><a class="code" href="structcvmx__spemx__int__sum_1_1cvmx__spemx__int__sum__s.html#ad579e16594f899520e26a812f6d8f45a">01562</a>     uint64_t <a class="code" href="structcvmx__spemx__int__sum_1_1cvmx__spemx__int__sum__s.html#ad579e16594f899520e26a812f6d8f45a">intc</a>                         : 1;
<a name="l01563"></a><a class="code" href="structcvmx__spemx__int__sum_1_1cvmx__spemx__int__sum__s.html#a4083ab56047180569c04928234cddb48">01563</a>     uint64_t <a class="code" href="structcvmx__spemx__int__sum_1_1cvmx__spemx__int__sum__s.html#a4083ab56047180569c04928234cddb48">intd</a>                         : 1;
<a name="l01564"></a>01564 <span class="preprocessor">#endif</span>
<a name="l01565"></a>01565 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__spemx__int__sum.html#a05717cb464a6c6c60d74a350f763a66a">s</a>;
<a name="l01566"></a><a class="code" href="unioncvmx__spemx__int__sum.html#a518b78a6b0807185477b86e102311499">01566</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__spemx__int__sum_1_1cvmx__spemx__int__sum__s.html">cvmx_spemx_int_sum_s</a>           <a class="code" href="unioncvmx__spemx__int__sum.html#a518b78a6b0807185477b86e102311499">cn73xx</a>;
<a name="l01567"></a>01567 };
<a name="l01568"></a><a class="code" href="cvmx-spemx-defs_8h.html#ad2d340156d399773bbb124f1b2c29ac2">01568</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__spemx__int__sum.html" title="cvmx_spem::_int_sum">cvmx_spemx_int_sum</a> <a class="code" href="unioncvmx__spemx__int__sum.html" title="cvmx_spem::_int_sum">cvmx_spemx_int_sum_t</a>;
<a name="l01569"></a>01569 <span class="comment"></span>
<a name="l01570"></a>01570 <span class="comment">/**</span>
<a name="l01571"></a>01571 <span class="comment"> * cvmx_spem#_nqm_bar0_start</span>
<a name="l01572"></a>01572 <span class="comment"> *</span>
<a name="l01573"></a>01573 <span class="comment"> * This register specifies the starting address for memory requests that are to be forwarded to</span>
<a name="l01574"></a>01574 <span class="comment"> * the NQM in RC mode.</span>
<a name="l01575"></a>01575 <span class="comment"> */</span>
<a name="l01576"></a><a class="code" href="unioncvmx__spemx__nqm__bar0__start.html">01576</a> <span class="keyword">union </span><a class="code" href="unioncvmx__spemx__nqm__bar0__start.html" title="cvmx_spem::_nqm_bar0_start">cvmx_spemx_nqm_bar0_start</a> {
<a name="l01577"></a><a class="code" href="unioncvmx__spemx__nqm__bar0__start.html#a083af0eb5a2c265d68d6620bb7e1a9b6">01577</a>     uint64_t <a class="code" href="unioncvmx__spemx__nqm__bar0__start.html#a083af0eb5a2c265d68d6620bb7e1a9b6">u64</a>;
<a name="l01578"></a><a class="code" href="structcvmx__spemx__nqm__bar0__start_1_1cvmx__spemx__nqm__bar0__start__s.html">01578</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__spemx__nqm__bar0__start_1_1cvmx__spemx__nqm__bar0__start__s.html">cvmx_spemx_nqm_bar0_start_s</a> {
<a name="l01579"></a>01579 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01580"></a>01580 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__spemx__nqm__bar0__start_1_1cvmx__spemx__nqm__bar0__start__s.html#a1dd78f926fd68a917bb56fcc5b78fef0">addr</a>                         : 47; <span class="comment">/**&lt; The starting address of the 128 KB NQM BAR0 address space. */</span>
<a name="l01581"></a>01581     uint64_t <a class="code" href="structcvmx__spemx__nqm__bar0__start_1_1cvmx__spemx__nqm__bar0__start__s.html#ae6fc0901bb19afcf0a55b2854bcef332">reserved_0_16</a>                : 17;
<a name="l01582"></a>01582 <span class="preprocessor">#else</span>
<a name="l01583"></a><a class="code" href="structcvmx__spemx__nqm__bar0__start_1_1cvmx__spemx__nqm__bar0__start__s.html#ae6fc0901bb19afcf0a55b2854bcef332">01583</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__spemx__nqm__bar0__start_1_1cvmx__spemx__nqm__bar0__start__s.html#ae6fc0901bb19afcf0a55b2854bcef332">reserved_0_16</a>                : 17;
<a name="l01584"></a><a class="code" href="structcvmx__spemx__nqm__bar0__start_1_1cvmx__spemx__nqm__bar0__start__s.html#a1dd78f926fd68a917bb56fcc5b78fef0">01584</a>     uint64_t <a class="code" href="structcvmx__spemx__nqm__bar0__start_1_1cvmx__spemx__nqm__bar0__start__s.html#a1dd78f926fd68a917bb56fcc5b78fef0">addr</a>                         : 47;
<a name="l01585"></a>01585 <span class="preprocessor">#endif</span>
<a name="l01586"></a>01586 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__spemx__nqm__bar0__start.html#abe6eebcda55a587c9c0cfade63bba3cc">s</a>;
<a name="l01587"></a><a class="code" href="unioncvmx__spemx__nqm__bar0__start.html#a01d3a0a1670689ebef9b601c93fe4196">01587</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__spemx__nqm__bar0__start_1_1cvmx__spemx__nqm__bar0__start__s.html">cvmx_spemx_nqm_bar0_start_s</a>    <a class="code" href="unioncvmx__spemx__nqm__bar0__start.html#a01d3a0a1670689ebef9b601c93fe4196">cn73xx</a>;
<a name="l01588"></a>01588 };
<a name="l01589"></a><a class="code" href="cvmx-spemx-defs_8h.html#a071e172d8c315dd97499032945b041f7">01589</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__spemx__nqm__bar0__start.html" title="cvmx_spem::_nqm_bar0_start">cvmx_spemx_nqm_bar0_start</a> <a class="code" href="unioncvmx__spemx__nqm__bar0__start.html" title="cvmx_spem::_nqm_bar0_start">cvmx_spemx_nqm_bar0_start_t</a>;
<a name="l01590"></a>01590 <span class="comment"></span>
<a name="l01591"></a>01591 <span class="comment">/**</span>
<a name="l01592"></a>01592 <span class="comment"> * cvmx_spem#_nqm_tlp_credits</span>
<a name="l01593"></a>01593 <span class="comment"> *</span>
<a name="l01594"></a>01594 <span class="comment"> * This register specifies the number of credits for use in moving inbound TLPs. When this</span>
<a name="l01595"></a>01595 <span class="comment"> * register is</span>
<a name="l01596"></a>01596 <span class="comment"> * written, the credit values are reset to the register value. A write to this register should</span>
<a name="l01597"></a>01597 <span class="comment"> * take place before traffic flow starts.</span>
<a name="l01598"></a>01598 <span class="comment"> */</span>
<a name="l01599"></a><a class="code" href="unioncvmx__spemx__nqm__tlp__credits.html">01599</a> <span class="keyword">union </span><a class="code" href="unioncvmx__spemx__nqm__tlp__credits.html" title="cvmx_spem::_nqm_tlp_credits">cvmx_spemx_nqm_tlp_credits</a> {
<a name="l01600"></a><a class="code" href="unioncvmx__spemx__nqm__tlp__credits.html#a8f9b286909bda82248c663aa82b0cf1d">01600</a>     uint64_t <a class="code" href="unioncvmx__spemx__nqm__tlp__credits.html#a8f9b286909bda82248c663aa82b0cf1d">u64</a>;
<a name="l01601"></a><a class="code" href="structcvmx__spemx__nqm__tlp__credits_1_1cvmx__spemx__nqm__tlp__credits__s.html">01601</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__spemx__nqm__tlp__credits_1_1cvmx__spemx__nqm__tlp__credits__s.html">cvmx_spemx_nqm_tlp_credits_s</a> {
<a name="l01602"></a>01602 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01603"></a>01603 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__spemx__nqm__tlp__credits_1_1cvmx__spemx__nqm__tlp__credits__s.html#a9ef430c54f61ea33885493303c952622">reserved_24_63</a>               : 40;
<a name="l01604"></a>01604     uint64_t <a class="code" href="structcvmx__spemx__nqm__tlp__credits_1_1cvmx__spemx__nqm__tlp__credits__s.html#adb71f0dbfd4e3bd683ebaef2a2a39c3c">nqm_cpl</a>                      : 8;  <span class="comment">/**&lt; TLP 8 B credits for completion TLPs in the NQM. Legal values are 0x24 to 0xFF. */</span>
<a name="l01605"></a>01605     uint64_t <a class="code" href="structcvmx__spemx__nqm__tlp__credits_1_1cvmx__spemx__nqm__tlp__credits__s.html#aa3fc4e19ebda55e81ed94f34e0fb4c03">nqm_np</a>                       : 8;  <span class="comment">/**&lt; TLP 8 B credits for nonposted TLPs in the NQM. Legal values are 0x4 to 0x10. */</span>
<a name="l01606"></a>01606     uint64_t <a class="code" href="structcvmx__spemx__nqm__tlp__credits_1_1cvmx__spemx__nqm__tlp__credits__s.html#a27f28bd4acedd5c01052f86dc6a883ae">nqm_p</a>                        : 8;  <span class="comment">/**&lt; TLP 8 B credits for Posted TLPs in the NQM. Legal values are 0x24 to 0x3F. */</span>
<a name="l01607"></a>01607 <span class="preprocessor">#else</span>
<a name="l01608"></a><a class="code" href="structcvmx__spemx__nqm__tlp__credits_1_1cvmx__spemx__nqm__tlp__credits__s.html#a27f28bd4acedd5c01052f86dc6a883ae">01608</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__spemx__nqm__tlp__credits_1_1cvmx__spemx__nqm__tlp__credits__s.html#a27f28bd4acedd5c01052f86dc6a883ae">nqm_p</a>                        : 8;
<a name="l01609"></a><a class="code" href="structcvmx__spemx__nqm__tlp__credits_1_1cvmx__spemx__nqm__tlp__credits__s.html#aa3fc4e19ebda55e81ed94f34e0fb4c03">01609</a>     uint64_t <a class="code" href="structcvmx__spemx__nqm__tlp__credits_1_1cvmx__spemx__nqm__tlp__credits__s.html#aa3fc4e19ebda55e81ed94f34e0fb4c03">nqm_np</a>                       : 8;
<a name="l01610"></a><a class="code" href="structcvmx__spemx__nqm__tlp__credits_1_1cvmx__spemx__nqm__tlp__credits__s.html#adb71f0dbfd4e3bd683ebaef2a2a39c3c">01610</a>     uint64_t <a class="code" href="structcvmx__spemx__nqm__tlp__credits_1_1cvmx__spemx__nqm__tlp__credits__s.html#adb71f0dbfd4e3bd683ebaef2a2a39c3c">nqm_cpl</a>                      : 8;
<a name="l01611"></a><a class="code" href="structcvmx__spemx__nqm__tlp__credits_1_1cvmx__spemx__nqm__tlp__credits__s.html#a9ef430c54f61ea33885493303c952622">01611</a>     uint64_t <a class="code" href="structcvmx__spemx__nqm__tlp__credits_1_1cvmx__spemx__nqm__tlp__credits__s.html#a9ef430c54f61ea33885493303c952622">reserved_24_63</a>               : 40;
<a name="l01612"></a>01612 <span class="preprocessor">#endif</span>
<a name="l01613"></a>01613 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__spemx__nqm__tlp__credits.html#a504fe14857e5bd24ef43f216a587bec2">s</a>;
<a name="l01614"></a><a class="code" href="unioncvmx__spemx__nqm__tlp__credits.html#af387f357ac5884026459e7340a1b0350">01614</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__spemx__nqm__tlp__credits_1_1cvmx__spemx__nqm__tlp__credits__s.html">cvmx_spemx_nqm_tlp_credits_s</a>   <a class="code" href="unioncvmx__spemx__nqm__tlp__credits.html#af387f357ac5884026459e7340a1b0350">cn73xx</a>;
<a name="l01615"></a>01615 };
<a name="l01616"></a><a class="code" href="cvmx-spemx-defs_8h.html#ab42f411627bb751fbc26219c4eb53d09">01616</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__spemx__nqm__tlp__credits.html" title="cvmx_spem::_nqm_tlp_credits">cvmx_spemx_nqm_tlp_credits</a> <a class="code" href="unioncvmx__spemx__nqm__tlp__credits.html" title="cvmx_spem::_nqm_tlp_credits">cvmx_spemx_nqm_tlp_credits_t</a>;
<a name="l01617"></a>01617 <span class="comment"></span>
<a name="l01618"></a>01618 <span class="comment">/**</span>
<a name="l01619"></a>01619 <span class="comment"> * cvmx_spem#_on</span>
<a name="l01620"></a>01620 <span class="comment"> *</span>
<a name="l01621"></a>01621 <span class="comment"> * This register indicates that SPEM is configured and ready.</span>
<a name="l01622"></a>01622 <span class="comment"> *</span>
<a name="l01623"></a>01623 <span class="comment"> */</span>
<a name="l01624"></a><a class="code" href="unioncvmx__spemx__on.html">01624</a> <span class="keyword">union </span><a class="code" href="unioncvmx__spemx__on.html" title="cvmx_spem::_on">cvmx_spemx_on</a> {
<a name="l01625"></a><a class="code" href="unioncvmx__spemx__on.html#a865e93353a886d97301ddb28fb2e0db1">01625</a>     uint64_t <a class="code" href="unioncvmx__spemx__on.html#a865e93353a886d97301ddb28fb2e0db1">u64</a>;
<a name="l01626"></a><a class="code" href="structcvmx__spemx__on_1_1cvmx__spemx__on__s.html">01626</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__spemx__on_1_1cvmx__spemx__on__s.html">cvmx_spemx_on_s</a> {
<a name="l01627"></a>01627 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01628"></a>01628 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__spemx__on_1_1cvmx__spemx__on__s.html#a4cc3065299d3af77ecee918414fef62b">reserved_2_63</a>                : 62;
<a name="l01629"></a>01629     uint64_t <a class="code" href="structcvmx__spemx__on_1_1cvmx__spemx__on__s.html#aa34b610ed667f4d02ab06329e06d74a3">pemoor</a>                       : 1;  <span class="comment">/**&lt; Indication to software that the PEM has been taken out of reset (i.e. BIST is done) and it</span>
<a name="l01630"></a>01630 <span class="comment">                                                         is safe to configure core CSRs. */</span>
<a name="l01631"></a>01631     uint64_t <a class="code" href="structcvmx__spemx__on_1_1cvmx__spemx__on__s.html#aae2f3c715d31293eae3222bcfce2af9b">pemon</a>                        : 1;  <span class="comment">/**&lt; Indication to the QLM that the PEM is out of reset, configured, and ready to send/receive</span>
<a name="l01632"></a>01632 <span class="comment">                                                         traffic. Setting this bit takes the configured PIPE out of reset. */</span>
<a name="l01633"></a>01633 <span class="preprocessor">#else</span>
<a name="l01634"></a><a class="code" href="structcvmx__spemx__on_1_1cvmx__spemx__on__s.html#aae2f3c715d31293eae3222bcfce2af9b">01634</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__spemx__on_1_1cvmx__spemx__on__s.html#aae2f3c715d31293eae3222bcfce2af9b">pemon</a>                        : 1;
<a name="l01635"></a><a class="code" href="structcvmx__spemx__on_1_1cvmx__spemx__on__s.html#aa34b610ed667f4d02ab06329e06d74a3">01635</a>     uint64_t <a class="code" href="structcvmx__spemx__on_1_1cvmx__spemx__on__s.html#aa34b610ed667f4d02ab06329e06d74a3">pemoor</a>                       : 1;
<a name="l01636"></a><a class="code" href="structcvmx__spemx__on_1_1cvmx__spemx__on__s.html#a4cc3065299d3af77ecee918414fef62b">01636</a>     uint64_t <a class="code" href="structcvmx__spemx__on_1_1cvmx__spemx__on__s.html#a4cc3065299d3af77ecee918414fef62b">reserved_2_63</a>                : 62;
<a name="l01637"></a>01637 <span class="preprocessor">#endif</span>
<a name="l01638"></a>01638 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__spemx__on.html#a5faae1bd0e83a44389ef213a5a10d8b9">s</a>;
<a name="l01639"></a><a class="code" href="unioncvmx__spemx__on.html#aec57ff51c9a8bf54f11092c8baaf32dd">01639</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__spemx__on_1_1cvmx__spemx__on__s.html">cvmx_spemx_on_s</a>                <a class="code" href="unioncvmx__spemx__on.html#aec57ff51c9a8bf54f11092c8baaf32dd">cn73xx</a>;
<a name="l01640"></a>01640 };
<a name="l01641"></a><a class="code" href="cvmx-spemx-defs_8h.html#aeadb33dcb81cdf6c20060ce597dcc21d">01641</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__spemx__on.html" title="cvmx_spem::_on">cvmx_spemx_on</a> <a class="code" href="unioncvmx__spemx__on.html" title="cvmx_spem::_on">cvmx_spemx_on_t</a>;
<a name="l01642"></a>01642 <span class="comment"></span>
<a name="l01643"></a>01643 <span class="comment">/**</span>
<a name="l01644"></a>01644 <span class="comment"> * cvmx_spem#_p2n_bar0_start</span>
<a name="l01645"></a>01645 <span class="comment"> *</span>
<a name="l01646"></a>01646 <span class="comment"> * This register specifies the starting address for memory requests that are to be forwarded to</span>
<a name="l01647"></a>01647 <span class="comment"> * the SLI in RC mode.</span>
<a name="l01648"></a>01648 <span class="comment"> */</span>
<a name="l01649"></a><a class="code" href="unioncvmx__spemx__p2n__bar0__start.html">01649</a> <span class="keyword">union </span><a class="code" href="unioncvmx__spemx__p2n__bar0__start.html" title="cvmx_spem::_p2n_bar0_start">cvmx_spemx_p2n_bar0_start</a> {
<a name="l01650"></a><a class="code" href="unioncvmx__spemx__p2n__bar0__start.html#a1fa34a28f79f25e094f8be9f5b4eb538">01650</a>     uint64_t <a class="code" href="unioncvmx__spemx__p2n__bar0__start.html#a1fa34a28f79f25e094f8be9f5b4eb538">u64</a>;
<a name="l01651"></a><a class="code" href="structcvmx__spemx__p2n__bar0__start_1_1cvmx__spemx__p2n__bar0__start__s.html">01651</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__spemx__p2n__bar0__start_1_1cvmx__spemx__p2n__bar0__start__s.html">cvmx_spemx_p2n_bar0_start_s</a> {
<a name="l01652"></a>01652 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01653"></a>01653 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__spemx__p2n__bar0__start_1_1cvmx__spemx__p2n__bar0__start__s.html#ae3d0a8b231bb042da50d0e03eb61cdb6">addr</a>                         : 41; <span class="comment">/**&lt; The starting address of the 8 MB BAR0 address space. */</span>
<a name="l01654"></a>01654     uint64_t <a class="code" href="structcvmx__spemx__p2n__bar0__start_1_1cvmx__spemx__p2n__bar0__start__s.html#a7965e2fd035983727753fecdf9eb4fd5">reserved_0_22</a>                : 23;
<a name="l01655"></a>01655 <span class="preprocessor">#else</span>
<a name="l01656"></a><a class="code" href="structcvmx__spemx__p2n__bar0__start_1_1cvmx__spemx__p2n__bar0__start__s.html#a7965e2fd035983727753fecdf9eb4fd5">01656</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__spemx__p2n__bar0__start_1_1cvmx__spemx__p2n__bar0__start__s.html#a7965e2fd035983727753fecdf9eb4fd5">reserved_0_22</a>                : 23;
<a name="l01657"></a><a class="code" href="structcvmx__spemx__p2n__bar0__start_1_1cvmx__spemx__p2n__bar0__start__s.html#ae3d0a8b231bb042da50d0e03eb61cdb6">01657</a>     uint64_t <a class="code" href="structcvmx__spemx__p2n__bar0__start_1_1cvmx__spemx__p2n__bar0__start__s.html#ae3d0a8b231bb042da50d0e03eb61cdb6">addr</a>                         : 41;
<a name="l01658"></a>01658 <span class="preprocessor">#endif</span>
<a name="l01659"></a>01659 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__spemx__p2n__bar0__start.html#a853e62eebc9120d12c74b4532697117b">s</a>;
<a name="l01660"></a><a class="code" href="unioncvmx__spemx__p2n__bar0__start.html#ad6101bd4cbb3db440673f41e84aedf64">01660</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__spemx__p2n__bar0__start_1_1cvmx__spemx__p2n__bar0__start__s.html">cvmx_spemx_p2n_bar0_start_s</a>    <a class="code" href="unioncvmx__spemx__p2n__bar0__start.html#ad6101bd4cbb3db440673f41e84aedf64">cn73xx</a>;
<a name="l01661"></a>01661 };
<a name="l01662"></a><a class="code" href="cvmx-spemx-defs_8h.html#a496d5919b2f6170ba6cdaaf23411874c">01662</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__spemx__p2n__bar0__start.html" title="cvmx_spem::_p2n_bar0_start">cvmx_spemx_p2n_bar0_start</a> <a class="code" href="unioncvmx__spemx__p2n__bar0__start.html" title="cvmx_spem::_p2n_bar0_start">cvmx_spemx_p2n_bar0_start_t</a>;
<a name="l01663"></a>01663 <span class="comment"></span>
<a name="l01664"></a>01664 <span class="comment">/**</span>
<a name="l01665"></a>01665 <span class="comment"> * cvmx_spem#_p2n_bar1_start</span>
<a name="l01666"></a>01666 <span class="comment"> *</span>
<a name="l01667"></a>01667 <span class="comment"> * This register specifies the starting address for memory requests that are to be forwarded to</span>
<a name="l01668"></a>01668 <span class="comment"> * the SLI in RC mode.</span>
<a name="l01669"></a>01669 <span class="comment"> */</span>
<a name="l01670"></a><a class="code" href="unioncvmx__spemx__p2n__bar1__start.html">01670</a> <span class="keyword">union </span><a class="code" href="unioncvmx__spemx__p2n__bar1__start.html" title="cvmx_spem::_p2n_bar1_start">cvmx_spemx_p2n_bar1_start</a> {
<a name="l01671"></a><a class="code" href="unioncvmx__spemx__p2n__bar1__start.html#a5338c88cbc418d99d403ef776728581a">01671</a>     uint64_t <a class="code" href="unioncvmx__spemx__p2n__bar1__start.html#a5338c88cbc418d99d403ef776728581a">u64</a>;
<a name="l01672"></a><a class="code" href="structcvmx__spemx__p2n__bar1__start_1_1cvmx__spemx__p2n__bar1__start__s.html">01672</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__spemx__p2n__bar1__start_1_1cvmx__spemx__p2n__bar1__start__s.html">cvmx_spemx_p2n_bar1_start_s</a> {
<a name="l01673"></a>01673 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01674"></a>01674 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__spemx__p2n__bar1__start_1_1cvmx__spemx__p2n__bar1__start__s.html#ab0b110321fad9398d4ae4ac2cd9f4f06">addr</a>                         : 38; <span class="comment">/**&lt; The starting address of the 64 MB BAR1 address space. */</span>
<a name="l01675"></a>01675     uint64_t <a class="code" href="structcvmx__spemx__p2n__bar1__start_1_1cvmx__spemx__p2n__bar1__start__s.html#a072f1abf5e1c1e2bec4ee475ee6d09c6">reserved_0_25</a>                : 26;
<a name="l01676"></a>01676 <span class="preprocessor">#else</span>
<a name="l01677"></a><a class="code" href="structcvmx__spemx__p2n__bar1__start_1_1cvmx__spemx__p2n__bar1__start__s.html#a072f1abf5e1c1e2bec4ee475ee6d09c6">01677</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__spemx__p2n__bar1__start_1_1cvmx__spemx__p2n__bar1__start__s.html#a072f1abf5e1c1e2bec4ee475ee6d09c6">reserved_0_25</a>                : 26;
<a name="l01678"></a><a class="code" href="structcvmx__spemx__p2n__bar1__start_1_1cvmx__spemx__p2n__bar1__start__s.html#ab0b110321fad9398d4ae4ac2cd9f4f06">01678</a>     uint64_t <a class="code" href="structcvmx__spemx__p2n__bar1__start_1_1cvmx__spemx__p2n__bar1__start__s.html#ab0b110321fad9398d4ae4ac2cd9f4f06">addr</a>                         : 38;
<a name="l01679"></a>01679 <span class="preprocessor">#endif</span>
<a name="l01680"></a>01680 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__spemx__p2n__bar1__start.html#a43915cfc0cc312c42b3ac9cde4e9ba25">s</a>;
<a name="l01681"></a><a class="code" href="unioncvmx__spemx__p2n__bar1__start.html#ac0ad4fc4eacad0c824593acb4ceebe9b">01681</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__spemx__p2n__bar1__start_1_1cvmx__spemx__p2n__bar1__start__s.html">cvmx_spemx_p2n_bar1_start_s</a>    <a class="code" href="unioncvmx__spemx__p2n__bar1__start.html#ac0ad4fc4eacad0c824593acb4ceebe9b">cn73xx</a>;
<a name="l01682"></a>01682 };
<a name="l01683"></a><a class="code" href="cvmx-spemx-defs_8h.html#a25e23e991f7a56dbd1c6d21d06808ad2">01683</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__spemx__p2n__bar1__start.html" title="cvmx_spem::_p2n_bar1_start">cvmx_spemx_p2n_bar1_start</a> <a class="code" href="unioncvmx__spemx__p2n__bar1__start.html" title="cvmx_spem::_p2n_bar1_start">cvmx_spemx_p2n_bar1_start_t</a>;
<a name="l01684"></a>01684 <span class="comment"></span>
<a name="l01685"></a>01685 <span class="comment">/**</span>
<a name="l01686"></a>01686 <span class="comment"> * cvmx_spem#_p2n_bar2_start</span>
<a name="l01687"></a>01687 <span class="comment"> *</span>
<a name="l01688"></a>01688 <span class="comment"> * This register specifies the starting address for memory requests that are to be forwarded to</span>
<a name="l01689"></a>01689 <span class="comment"> * the SLI in RC mode.</span>
<a name="l01690"></a>01690 <span class="comment"> */</span>
<a name="l01691"></a><a class="code" href="unioncvmx__spemx__p2n__bar2__start.html">01691</a> <span class="keyword">union </span><a class="code" href="unioncvmx__spemx__p2n__bar2__start.html" title="cvmx_spem::_p2n_bar2_start">cvmx_spemx_p2n_bar2_start</a> {
<a name="l01692"></a><a class="code" href="unioncvmx__spemx__p2n__bar2__start.html#ab43debac9708db9cbb281114cb5626f0">01692</a>     uint64_t <a class="code" href="unioncvmx__spemx__p2n__bar2__start.html#ab43debac9708db9cbb281114cb5626f0">u64</a>;
<a name="l01693"></a><a class="code" href="structcvmx__spemx__p2n__bar2__start_1_1cvmx__spemx__p2n__bar2__start__s.html">01693</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__spemx__p2n__bar2__start_1_1cvmx__spemx__p2n__bar2__start__s.html">cvmx_spemx_p2n_bar2_start_s</a> {
<a name="l01694"></a>01694 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01695"></a>01695 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__spemx__p2n__bar2__start_1_1cvmx__spemx__p2n__bar2__start__s.html#a70d866de21b1fb581d84feaf77cc71ac">addr</a>                         : 19; <span class="comment">/**&lt; The starting address of the 2^45 BAR2 address space. */</span>
<a name="l01696"></a>01696     uint64_t <a class="code" href="structcvmx__spemx__p2n__bar2__start_1_1cvmx__spemx__p2n__bar2__start__s.html#a0e4288cbb2c1c055207d10c156da1719">reserved_0_44</a>                : 45;
<a name="l01697"></a>01697 <span class="preprocessor">#else</span>
<a name="l01698"></a><a class="code" href="structcvmx__spemx__p2n__bar2__start_1_1cvmx__spemx__p2n__bar2__start__s.html#a0e4288cbb2c1c055207d10c156da1719">01698</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__spemx__p2n__bar2__start_1_1cvmx__spemx__p2n__bar2__start__s.html#a0e4288cbb2c1c055207d10c156da1719">reserved_0_44</a>                : 45;
<a name="l01699"></a><a class="code" href="structcvmx__spemx__p2n__bar2__start_1_1cvmx__spemx__p2n__bar2__start__s.html#a70d866de21b1fb581d84feaf77cc71ac">01699</a>     uint64_t <a class="code" href="structcvmx__spemx__p2n__bar2__start_1_1cvmx__spemx__p2n__bar2__start__s.html#a70d866de21b1fb581d84feaf77cc71ac">addr</a>                         : 19;
<a name="l01700"></a>01700 <span class="preprocessor">#endif</span>
<a name="l01701"></a>01701 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__spemx__p2n__bar2__start.html#a215fcc7337c26c71c7ccb6acb91b1536">s</a>;
<a name="l01702"></a><a class="code" href="unioncvmx__spemx__p2n__bar2__start.html#a8d894c2cd50b6fdd914cc1bca5358c67">01702</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__spemx__p2n__bar2__start_1_1cvmx__spemx__p2n__bar2__start__s.html">cvmx_spemx_p2n_bar2_start_s</a>    <a class="code" href="unioncvmx__spemx__p2n__bar2__start.html#a8d894c2cd50b6fdd914cc1bca5358c67">cn73xx</a>;
<a name="l01703"></a>01703 };
<a name="l01704"></a><a class="code" href="cvmx-spemx-defs_8h.html#ab73da29ae5919961123f7bb6696be78d">01704</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__spemx__p2n__bar2__start.html" title="cvmx_spem::_p2n_bar2_start">cvmx_spemx_p2n_bar2_start</a> <a class="code" href="unioncvmx__spemx__p2n__bar2__start.html" title="cvmx_spem::_p2n_bar2_start">cvmx_spemx_p2n_bar2_start_t</a>;
<a name="l01705"></a>01705 <span class="comment"></span>
<a name="l01706"></a>01706 <span class="comment">/**</span>
<a name="l01707"></a>01707 <span class="comment"> * cvmx_spem#_p2p_bar#_end</span>
<a name="l01708"></a>01708 <span class="comment"> *</span>
<a name="l01709"></a>01709 <span class="comment"> * This register specifies the ending address for memory requests that are to be forwarded to the</span>
<a name="l01710"></a>01710 <span class="comment"> * PCIe peer port.</span>
<a name="l01711"></a>01711 <span class="comment"> */</span>
<a name="l01712"></a><a class="code" href="unioncvmx__spemx__p2p__barx__end.html">01712</a> <span class="keyword">union </span><a class="code" href="unioncvmx__spemx__p2p__barx__end.html" title="cvmx_spem::_p2p_bar::_end">cvmx_spemx_p2p_barx_end</a> {
<a name="l01713"></a><a class="code" href="unioncvmx__spemx__p2p__barx__end.html#aff9de09d3597268687a1fc314db33599">01713</a>     uint64_t <a class="code" href="unioncvmx__spemx__p2p__barx__end.html#aff9de09d3597268687a1fc314db33599">u64</a>;
<a name="l01714"></a><a class="code" href="structcvmx__spemx__p2p__barx__end_1_1cvmx__spemx__p2p__barx__end__s.html">01714</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__spemx__p2p__barx__end_1_1cvmx__spemx__p2p__barx__end__s.html">cvmx_spemx_p2p_barx_end_s</a> {
<a name="l01715"></a>01715 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01716"></a>01716 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__spemx__p2p__barx__end_1_1cvmx__spemx__p2p__barx__end__s.html#a75541d05ab5fb18ff369f7a8aec3202c">addr</a>                         : 52; <span class="comment">/**&lt; The ending address of the address window created by this field and the</span>
<a name="l01717"></a>01717 <span class="comment">                                                         PEM_P2P_BAR0_START[63:12] field. The full 64 bits of the address are created by:</span>
<a name="l01718"></a>01718 <span class="comment">                                                         [ADDR[63:12], 12&apos;b0]. */</span>
<a name="l01719"></a>01719     uint64_t <a class="code" href="structcvmx__spemx__p2p__barx__end_1_1cvmx__spemx__p2p__barx__end__s.html#a31c6869b82729d0c11c2c91944b6c18d">reserved_0_11</a>                : 12;
<a name="l01720"></a>01720 <span class="preprocessor">#else</span>
<a name="l01721"></a><a class="code" href="structcvmx__spemx__p2p__barx__end_1_1cvmx__spemx__p2p__barx__end__s.html#a31c6869b82729d0c11c2c91944b6c18d">01721</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__spemx__p2p__barx__end_1_1cvmx__spemx__p2p__barx__end__s.html#a31c6869b82729d0c11c2c91944b6c18d">reserved_0_11</a>                : 12;
<a name="l01722"></a><a class="code" href="structcvmx__spemx__p2p__barx__end_1_1cvmx__spemx__p2p__barx__end__s.html#a75541d05ab5fb18ff369f7a8aec3202c">01722</a>     uint64_t <a class="code" href="structcvmx__spemx__p2p__barx__end_1_1cvmx__spemx__p2p__barx__end__s.html#a75541d05ab5fb18ff369f7a8aec3202c">addr</a>                         : 52;
<a name="l01723"></a>01723 <span class="preprocessor">#endif</span>
<a name="l01724"></a>01724 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__spemx__p2p__barx__end.html#adbe9d0e2da9b6ebf689b3666cc3f2334">s</a>;
<a name="l01725"></a><a class="code" href="unioncvmx__spemx__p2p__barx__end.html#a5d4788107605aaec2b7f17f920e84b2f">01725</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__spemx__p2p__barx__end_1_1cvmx__spemx__p2p__barx__end__s.html">cvmx_spemx_p2p_barx_end_s</a>      <a class="code" href="unioncvmx__spemx__p2p__barx__end.html#a5d4788107605aaec2b7f17f920e84b2f">cn73xx</a>;
<a name="l01726"></a>01726 };
<a name="l01727"></a><a class="code" href="cvmx-spemx-defs_8h.html#aeb739d93364e38cad26fc833a587f100">01727</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__spemx__p2p__barx__end.html" title="cvmx_spem::_p2p_bar::_end">cvmx_spemx_p2p_barx_end</a> <a class="code" href="unioncvmx__spemx__p2p__barx__end.html" title="cvmx_spem::_p2p_bar::_end">cvmx_spemx_p2p_barx_end_t</a>;
<a name="l01728"></a>01728 <span class="comment"></span>
<a name="l01729"></a>01729 <span class="comment">/**</span>
<a name="l01730"></a>01730 <span class="comment"> * cvmx_spem#_p2p_bar#_start</span>
<a name="l01731"></a>01731 <span class="comment"> *</span>
<a name="l01732"></a>01732 <span class="comment"> * This register specifies the starting address for memory requests that are to be forwarded to</span>
<a name="l01733"></a>01733 <span class="comment"> * the PCIe peer port.</span>
<a name="l01734"></a>01734 <span class="comment"> */</span>
<a name="l01735"></a><a class="code" href="unioncvmx__spemx__p2p__barx__start.html">01735</a> <span class="keyword">union </span><a class="code" href="unioncvmx__spemx__p2p__barx__start.html" title="cvmx_spem::_p2p_bar::_start">cvmx_spemx_p2p_barx_start</a> {
<a name="l01736"></a><a class="code" href="unioncvmx__spemx__p2p__barx__start.html#ac31fca9bbd6ee8f66500d470805f70a1">01736</a>     uint64_t <a class="code" href="unioncvmx__spemx__p2p__barx__start.html#ac31fca9bbd6ee8f66500d470805f70a1">u64</a>;
<a name="l01737"></a><a class="code" href="structcvmx__spemx__p2p__barx__start_1_1cvmx__spemx__p2p__barx__start__s.html">01737</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__spemx__p2p__barx__start_1_1cvmx__spemx__p2p__barx__start__s.html">cvmx_spemx_p2p_barx_start_s</a> {
<a name="l01738"></a>01738 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01739"></a>01739 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__spemx__p2p__barx__start_1_1cvmx__spemx__p2p__barx__start__s.html#ad3c26d1fe6e82ff54e5ff975bca26a99">addr</a>                         : 52; <span class="comment">/**&lt; The starting address of the address window created by this field and the</span>
<a name="l01740"></a>01740 <span class="comment">                                                         PEM_P2P_BAR0_END[63:12] field. The full 64-bits of the address are created by:</span>
<a name="l01741"></a>01741 <span class="comment">                                                         [ADDR[63:12], 12&apos;b0]. */</span>
<a name="l01742"></a>01742     uint64_t <a class="code" href="structcvmx__spemx__p2p__barx__start_1_1cvmx__spemx__p2p__barx__start__s.html#ad10662d58edc774e723eb10c25d8f63a">reserved_2_11</a>                : 10;
<a name="l01743"></a>01743     uint64_t <a class="code" href="structcvmx__spemx__p2p__barx__start_1_1cvmx__spemx__p2p__barx__start__s.html#a1612e3f709d9515cfa844ae18d93dd98">dst</a>                          : 2;  <span class="comment">/**&lt; The destination peer of the address window created by this field and the</span>
<a name="l01744"></a>01744 <span class="comment">                                                         PEM_P2P_BAR0_END[63:12] field. It is illegal to configure the destination peer to match</span>
<a name="l01745"></a>01745 <span class="comment">                                                         the source. */</span>
<a name="l01746"></a>01746 <span class="preprocessor">#else</span>
<a name="l01747"></a><a class="code" href="structcvmx__spemx__p2p__barx__start_1_1cvmx__spemx__p2p__barx__start__s.html#a1612e3f709d9515cfa844ae18d93dd98">01747</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__spemx__p2p__barx__start_1_1cvmx__spemx__p2p__barx__start__s.html#a1612e3f709d9515cfa844ae18d93dd98">dst</a>                          : 2;
<a name="l01748"></a><a class="code" href="structcvmx__spemx__p2p__barx__start_1_1cvmx__spemx__p2p__barx__start__s.html#ad10662d58edc774e723eb10c25d8f63a">01748</a>     uint64_t <a class="code" href="structcvmx__spemx__p2p__barx__start_1_1cvmx__spemx__p2p__barx__start__s.html#ad10662d58edc774e723eb10c25d8f63a">reserved_2_11</a>                : 10;
<a name="l01749"></a><a class="code" href="structcvmx__spemx__p2p__barx__start_1_1cvmx__spemx__p2p__barx__start__s.html#ad3c26d1fe6e82ff54e5ff975bca26a99">01749</a>     uint64_t <a class="code" href="structcvmx__spemx__p2p__barx__start_1_1cvmx__spemx__p2p__barx__start__s.html#ad3c26d1fe6e82ff54e5ff975bca26a99">addr</a>                         : 52;
<a name="l01750"></a>01750 <span class="preprocessor">#endif</span>
<a name="l01751"></a>01751 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__spemx__p2p__barx__start.html#ab8fb4aa84b62ada829a08741ab71ba47">s</a>;
<a name="l01752"></a><a class="code" href="unioncvmx__spemx__p2p__barx__start.html#adc6bf6a5a02d728d7031495203144639">01752</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__spemx__p2p__barx__start_1_1cvmx__spemx__p2p__barx__start__s.html">cvmx_spemx_p2p_barx_start_s</a>    <a class="code" href="unioncvmx__spemx__p2p__barx__start.html#adc6bf6a5a02d728d7031495203144639">cn73xx</a>;
<a name="l01753"></a>01753 };
<a name="l01754"></a><a class="code" href="cvmx-spemx-defs_8h.html#a4c8add55068da6d0959ff1ba3178bcd3">01754</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__spemx__p2p__barx__start.html" title="cvmx_spem::_p2p_bar::_start">cvmx_spemx_p2p_barx_start</a> <a class="code" href="unioncvmx__spemx__p2p__barx__start.html" title="cvmx_spem::_p2p_bar::_start">cvmx_spemx_p2p_barx_start_t</a>;
<a name="l01755"></a>01755 <span class="comment"></span>
<a name="l01756"></a>01756 <span class="comment">/**</span>
<a name="l01757"></a>01757 <span class="comment"> * cvmx_spem#_pf1_dbg_info</span>
<a name="l01758"></a>01758 <span class="comment"> *</span>
<a name="l01759"></a>01759 <span class="comment"> * This is PF1 debug information register of the SPEM.</span>
<a name="l01760"></a>01760 <span class="comment"> *</span>
<a name="l01761"></a>01761 <span class="comment"> */</span>
<a name="l01762"></a><a class="code" href="unioncvmx__spemx__pf1__dbg__info.html">01762</a> <span class="keyword">union </span><a class="code" href="unioncvmx__spemx__pf1__dbg__info.html" title="cvmx_spem::_pf1_dbg_info">cvmx_spemx_pf1_dbg_info</a> {
<a name="l01763"></a><a class="code" href="unioncvmx__spemx__pf1__dbg__info.html#a59d4bc661979d4a8256ec42aa29fdcb7">01763</a>     uint64_t <a class="code" href="unioncvmx__spemx__pf1__dbg__info.html#a59d4bc661979d4a8256ec42aa29fdcb7">u64</a>;
<a name="l01764"></a><a class="code" href="structcvmx__spemx__pf1__dbg__info_1_1cvmx__spemx__pf1__dbg__info__s.html">01764</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__spemx__pf1__dbg__info_1_1cvmx__spemx__pf1__dbg__info__s.html">cvmx_spemx_pf1_dbg_info_s</a> {
<a name="l01765"></a>01765 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01766"></a>01766 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__spemx__pf1__dbg__info_1_1cvmx__spemx__pf1__dbg__info__s.html#ab62feb700eda3d9a0015956298640756">reserved_33_63</a>               : 31;
<a name="l01767"></a>01767     uint64_t <a class="code" href="structcvmx__spemx__pf1__dbg__info_1_1cvmx__spemx__pf1__dbg__info__s.html#a7ff24dc3476c0f0a19ad62aa9b10eaef">p1_bmd_e</a>                     : 1;  <span class="comment">/**&lt; A PF0 NP or P TLP was seen in the outbound path, but it was not allowed to master the bus.</span>
<a name="l01768"></a>01768 <span class="comment">                                                         If a PF TLP and the PCIEEP()_CFG001[ME] is not set.</span>
<a name="l01769"></a>01769 <span class="comment">                                                         For VF TLP, either the the PCIEEP()_CFG001[ME]/PCIEEPVF()_CFG001[ME] are not set.</span>
<a name="l01770"></a>01770 <span class="comment">                                                         Throws corresponding SPEM_INTSN_E::SPEM(0)_ERROR_P1_BMD_E. */</span>
<a name="l01771"></a>01771     uint64_t <a class="code" href="structcvmx__spemx__pf1__dbg__info_1_1cvmx__spemx__pf1__dbg__info__s.html#ad34fe800dac118a1d4fcf2c3501bc0c6">reserved_31_31</a>               : 1;
<a name="l01772"></a>01772     uint64_t <a class="code" href="structcvmx__spemx__pf1__dbg__info_1_1cvmx__spemx__pf1__dbg__info__s.html#abb239983770d9a68513d54f86f6bdc9a">p1_ecrc_e</a>                    : 1;  <span class="comment">/**&lt; Received an PF1 ECRC error.</span>
<a name="l01773"></a>01773 <span class="comment">                                                         Throws corresponding SPEM_INTSN_E::SPEM(0)_ERROR_P1_ECRC_E. */</span>
<a name="l01774"></a>01774     uint64_t <a class="code" href="structcvmx__spemx__pf1__dbg__info_1_1cvmx__spemx__pf1__dbg__info__s.html#a26453fddb700685c66f9a23e279ba107">p1_rawwpp</a>                    : 1;  <span class="comment">/**&lt; Received a PF1 write with poisoned payload.</span>
<a name="l01775"></a>01775 <span class="comment">                                                         Throws corresponding SPEM_INTSN_E::SPEM(0)_ERROR_P1_RAWWPP. */</span>
<a name="l01776"></a>01776     uint64_t <a class="code" href="structcvmx__spemx__pf1__dbg__info_1_1cvmx__spemx__pf1__dbg__info__s.html#ae76ab9f49708ff5b0e8e68fc1781bc7e">p1_racpp</a>                     : 1;  <span class="comment">/**&lt; Received a PF1 completion with poisoned payload.</span>
<a name="l01777"></a>01777 <span class="comment">                                                         Throws corresponding SPEM_INTSN_E::SPEM(0)_ERROR_P1_RACPP. */</span>
<a name="l01778"></a>01778     uint64_t <a class="code" href="structcvmx__spemx__pf1__dbg__info_1_1cvmx__spemx__pf1__dbg__info__s.html#ad2c1a3e80551a55d5022de292b26b73f">p1_ramtlp</a>                    : 1;  <span class="comment">/**&lt; Received a PF1 malformed TLP.</span>
<a name="l01779"></a>01779 <span class="comment">                                                         Throws corresponding SPEM_INTSN_E::SPEM(0)_ERROR_P1_RAMTLP. */</span>
<a name="l01780"></a>01780     uint64_t <a class="code" href="structcvmx__spemx__pf1__dbg__info_1_1cvmx__spemx__pf1__dbg__info__s.html#a90f28d6b93f6611aa95b284d622ffd5e">p1_rarwdns</a>                   : 1;  <span class="comment">/**&lt; Received a request which device does not support.</span>
<a name="l01781"></a>01781 <span class="comment">                                                         Throws corresponding SPEM_INTSN_E::SPEM(0)_ERROR_P1_RARWDNS. */</span>
<a name="l01782"></a>01782     uint64_t <a class="code" href="structcvmx__spemx__pf1__dbg__info_1_1cvmx__spemx__pf1__dbg__info__s.html#a97667b1e7ec9151b7c32b558ca9841f4">p1_caar</a>                      : 1;  <span class="comment">/**&lt; Completer PF1 aborted a request. This bit is never set because CNXXXX does not generate</span>
<a name="l01783"></a>01783 <span class="comment">                                                         completer aborts.</span>
<a name="l01784"></a>01784 <span class="comment">                                                         Throws corresponding SPEM_INTSN_E::SPEM(0)_ERROR_P1_CAAR. */</span>
<a name="l01785"></a>01785     uint64_t <a class="code" href="structcvmx__spemx__pf1__dbg__info_1_1cvmx__spemx__pf1__dbg__info__s.html#a7195e3900de13815a7a8d9ba92547671">p1_racca</a>                     : 1;  <span class="comment">/**&lt; Received a PF1 completion with CA status.</span>
<a name="l01786"></a>01786 <span class="comment">                                                         Throws corresponding SPEM_INTSN_E::SPEM(0)_ERROR_P1_RACCA. */</span>
<a name="l01787"></a>01787     uint64_t <a class="code" href="structcvmx__spemx__pf1__dbg__info_1_1cvmx__spemx__pf1__dbg__info__s.html#a9701fe91bed101264fa0e371c4421c6c">p1_racur</a>                     : 1;  <span class="comment">/**&lt; Received a PF1 completion with UR status.</span>
<a name="l01788"></a>01788 <span class="comment">                                                         Throws corresponding SPEM_INTSN_E::SPEM(0)_ERROR_P1_RACUR. */</span>
<a name="l01789"></a>01789     uint64_t <a class="code" href="structcvmx__spemx__pf1__dbg__info_1_1cvmx__spemx__pf1__dbg__info__s.html#a2823a502659371c53057da1734fead5f">p1_rauc</a>                      : 1;  <span class="comment">/**&lt; Received an PF1 unexpected completion.</span>
<a name="l01790"></a>01790 <span class="comment">                                                         Throws corresponding SPEM_INTSN_E::SPEM(0)_ERROR_P1_RAUC. */</span>
<a name="l01791"></a>01791     uint64_t <a class="code" href="structcvmx__spemx__pf1__dbg__info_1_1cvmx__spemx__pf1__dbg__info__s.html#a9e9534346075e457baa70cdc8f639106">reserved_0_21</a>                : 22;
<a name="l01792"></a>01792 <span class="preprocessor">#else</span>
<a name="l01793"></a><a class="code" href="structcvmx__spemx__pf1__dbg__info_1_1cvmx__spemx__pf1__dbg__info__s.html#a9e9534346075e457baa70cdc8f639106">01793</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__spemx__pf1__dbg__info_1_1cvmx__spemx__pf1__dbg__info__s.html#a9e9534346075e457baa70cdc8f639106">reserved_0_21</a>                : 22;
<a name="l01794"></a><a class="code" href="structcvmx__spemx__pf1__dbg__info_1_1cvmx__spemx__pf1__dbg__info__s.html#a2823a502659371c53057da1734fead5f">01794</a>     uint64_t <a class="code" href="structcvmx__spemx__pf1__dbg__info_1_1cvmx__spemx__pf1__dbg__info__s.html#a2823a502659371c53057da1734fead5f">p1_rauc</a>                      : 1;
<a name="l01795"></a><a class="code" href="structcvmx__spemx__pf1__dbg__info_1_1cvmx__spemx__pf1__dbg__info__s.html#a9701fe91bed101264fa0e371c4421c6c">01795</a>     uint64_t <a class="code" href="structcvmx__spemx__pf1__dbg__info_1_1cvmx__spemx__pf1__dbg__info__s.html#a9701fe91bed101264fa0e371c4421c6c">p1_racur</a>                     : 1;
<a name="l01796"></a><a class="code" href="structcvmx__spemx__pf1__dbg__info_1_1cvmx__spemx__pf1__dbg__info__s.html#a7195e3900de13815a7a8d9ba92547671">01796</a>     uint64_t <a class="code" href="structcvmx__spemx__pf1__dbg__info_1_1cvmx__spemx__pf1__dbg__info__s.html#a7195e3900de13815a7a8d9ba92547671">p1_racca</a>                     : 1;
<a name="l01797"></a><a class="code" href="structcvmx__spemx__pf1__dbg__info_1_1cvmx__spemx__pf1__dbg__info__s.html#a97667b1e7ec9151b7c32b558ca9841f4">01797</a>     uint64_t <a class="code" href="structcvmx__spemx__pf1__dbg__info_1_1cvmx__spemx__pf1__dbg__info__s.html#a97667b1e7ec9151b7c32b558ca9841f4">p1_caar</a>                      : 1;
<a name="l01798"></a><a class="code" href="structcvmx__spemx__pf1__dbg__info_1_1cvmx__spemx__pf1__dbg__info__s.html#a90f28d6b93f6611aa95b284d622ffd5e">01798</a>     uint64_t <a class="code" href="structcvmx__spemx__pf1__dbg__info_1_1cvmx__spemx__pf1__dbg__info__s.html#a90f28d6b93f6611aa95b284d622ffd5e">p1_rarwdns</a>                   : 1;
<a name="l01799"></a><a class="code" href="structcvmx__spemx__pf1__dbg__info_1_1cvmx__spemx__pf1__dbg__info__s.html#ad2c1a3e80551a55d5022de292b26b73f">01799</a>     uint64_t <a class="code" href="structcvmx__spemx__pf1__dbg__info_1_1cvmx__spemx__pf1__dbg__info__s.html#ad2c1a3e80551a55d5022de292b26b73f">p1_ramtlp</a>                    : 1;
<a name="l01800"></a><a class="code" href="structcvmx__spemx__pf1__dbg__info_1_1cvmx__spemx__pf1__dbg__info__s.html#ae76ab9f49708ff5b0e8e68fc1781bc7e">01800</a>     uint64_t <a class="code" href="structcvmx__spemx__pf1__dbg__info_1_1cvmx__spemx__pf1__dbg__info__s.html#ae76ab9f49708ff5b0e8e68fc1781bc7e">p1_racpp</a>                     : 1;
<a name="l01801"></a><a class="code" href="structcvmx__spemx__pf1__dbg__info_1_1cvmx__spemx__pf1__dbg__info__s.html#a26453fddb700685c66f9a23e279ba107">01801</a>     uint64_t <a class="code" href="structcvmx__spemx__pf1__dbg__info_1_1cvmx__spemx__pf1__dbg__info__s.html#a26453fddb700685c66f9a23e279ba107">p1_rawwpp</a>                    : 1;
<a name="l01802"></a><a class="code" href="structcvmx__spemx__pf1__dbg__info_1_1cvmx__spemx__pf1__dbg__info__s.html#abb239983770d9a68513d54f86f6bdc9a">01802</a>     uint64_t <a class="code" href="structcvmx__spemx__pf1__dbg__info_1_1cvmx__spemx__pf1__dbg__info__s.html#abb239983770d9a68513d54f86f6bdc9a">p1_ecrc_e</a>                    : 1;
<a name="l01803"></a><a class="code" href="structcvmx__spemx__pf1__dbg__info_1_1cvmx__spemx__pf1__dbg__info__s.html#ad34fe800dac118a1d4fcf2c3501bc0c6">01803</a>     uint64_t <a class="code" href="structcvmx__spemx__pf1__dbg__info_1_1cvmx__spemx__pf1__dbg__info__s.html#ad34fe800dac118a1d4fcf2c3501bc0c6">reserved_31_31</a>               : 1;
<a name="l01804"></a><a class="code" href="structcvmx__spemx__pf1__dbg__info_1_1cvmx__spemx__pf1__dbg__info__s.html#a7ff24dc3476c0f0a19ad62aa9b10eaef">01804</a>     uint64_t <a class="code" href="structcvmx__spemx__pf1__dbg__info_1_1cvmx__spemx__pf1__dbg__info__s.html#a7ff24dc3476c0f0a19ad62aa9b10eaef">p1_bmd_e</a>                     : 1;
<a name="l01805"></a><a class="code" href="structcvmx__spemx__pf1__dbg__info_1_1cvmx__spemx__pf1__dbg__info__s.html#ab62feb700eda3d9a0015956298640756">01805</a>     uint64_t <a class="code" href="structcvmx__spemx__pf1__dbg__info_1_1cvmx__spemx__pf1__dbg__info__s.html#ab62feb700eda3d9a0015956298640756">reserved_33_63</a>               : 31;
<a name="l01806"></a>01806 <span class="preprocessor">#endif</span>
<a name="l01807"></a>01807 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__spemx__pf1__dbg__info.html#a6c19a2be4476345cd7907c66ef1b451d">s</a>;
<a name="l01808"></a><a class="code" href="unioncvmx__spemx__pf1__dbg__info.html#a1a119dcdf52a01d067b3f40ba4f905ff">01808</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__spemx__pf1__dbg__info_1_1cvmx__spemx__pf1__dbg__info__s.html">cvmx_spemx_pf1_dbg_info_s</a>      <a class="code" href="unioncvmx__spemx__pf1__dbg__info.html#a1a119dcdf52a01d067b3f40ba4f905ff">cn73xx</a>;
<a name="l01809"></a>01809 };
<a name="l01810"></a><a class="code" href="cvmx-spemx-defs_8h.html#aec12a0370a2b157e4340193703a60524">01810</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__spemx__pf1__dbg__info.html" title="cvmx_spem::_pf1_dbg_info">cvmx_spemx_pf1_dbg_info</a> <a class="code" href="unioncvmx__spemx__pf1__dbg__info.html" title="cvmx_spem::_pf1_dbg_info">cvmx_spemx_pf1_dbg_info_t</a>;
<a name="l01811"></a>01811 <span class="comment"></span>
<a name="l01812"></a>01812 <span class="comment">/**</span>
<a name="l01813"></a>01813 <span class="comment"> * cvmx_spem#_pf2_dbg_info</span>
<a name="l01814"></a>01814 <span class="comment"> *</span>
<a name="l01815"></a>01815 <span class="comment"> * This is PF2 debug information register of the SPEM.</span>
<a name="l01816"></a>01816 <span class="comment"> *</span>
<a name="l01817"></a>01817 <span class="comment"> */</span>
<a name="l01818"></a><a class="code" href="unioncvmx__spemx__pf2__dbg__info.html">01818</a> <span class="keyword">union </span><a class="code" href="unioncvmx__spemx__pf2__dbg__info.html" title="cvmx_spem::_pf2_dbg_info">cvmx_spemx_pf2_dbg_info</a> {
<a name="l01819"></a><a class="code" href="unioncvmx__spemx__pf2__dbg__info.html#ab6effa067b529a89308064bd238cd2a6">01819</a>     uint64_t <a class="code" href="unioncvmx__spemx__pf2__dbg__info.html#ab6effa067b529a89308064bd238cd2a6">u64</a>;
<a name="l01820"></a><a class="code" href="structcvmx__spemx__pf2__dbg__info_1_1cvmx__spemx__pf2__dbg__info__s.html">01820</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__spemx__pf2__dbg__info_1_1cvmx__spemx__pf2__dbg__info__s.html">cvmx_spemx_pf2_dbg_info_s</a> {
<a name="l01821"></a>01821 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01822"></a>01822 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__spemx__pf2__dbg__info_1_1cvmx__spemx__pf2__dbg__info__s.html#a58dafd9f27ed6cec1c353fc808d16602">reserved_33_63</a>               : 31;
<a name="l01823"></a>01823     uint64_t <a class="code" href="structcvmx__spemx__pf2__dbg__info_1_1cvmx__spemx__pf2__dbg__info__s.html#afd9d29db67ce541737381f025c61ff1d">p2_bmd_e</a>                     : 1;  <span class="comment">/**&lt; A PF0 NP or P TLP was seen in the outbound path, but it was not allowed to master the bus.</span>
<a name="l01824"></a>01824 <span class="comment">                                                         If a PF TLP and the PCIEEP()_CFG001[ME] is not set.</span>
<a name="l01825"></a>01825 <span class="comment">                                                         For VF TLP, either the the PCIEEP()_CFG001[ME]/PCIEEPVF()_CFG001[ME] are not set.</span>
<a name="l01826"></a>01826 <span class="comment">                                                         Throws corresponding SPEM_INTSN_E::SPEM(0)_ERROR_P2_BMD_E. */</span>
<a name="l01827"></a>01827     uint64_t <a class="code" href="structcvmx__spemx__pf2__dbg__info_1_1cvmx__spemx__pf2__dbg__info__s.html#a8e415c4188b03f4c6022e483ccdf33cc">reserved_31_31</a>               : 1;
<a name="l01828"></a>01828     uint64_t <a class="code" href="structcvmx__spemx__pf2__dbg__info_1_1cvmx__spemx__pf2__dbg__info__s.html#a5e5419587251191dfd288f2004658d28">p2_ecrc_e</a>                    : 1;  <span class="comment">/**&lt; Received an PF2 ECRC error.</span>
<a name="l01829"></a>01829 <span class="comment">                                                         Throws corresponding SPEM_INTSN_E::SPEM(0)_ERROR_P2_ECRC_E. */</span>
<a name="l01830"></a>01830     uint64_t <a class="code" href="structcvmx__spemx__pf2__dbg__info_1_1cvmx__spemx__pf2__dbg__info__s.html#a2fed2cea9bae8acf93eddaa5408f2429">p2_rawwpp</a>                    : 1;  <span class="comment">/**&lt; Received a PF2 write with poisoned payload.</span>
<a name="l01831"></a>01831 <span class="comment">                                                         Throws corresponding SPEM_INTSN_E::SPEM(0)_ERROR_P2_RAWWPP. */</span>
<a name="l01832"></a>01832     uint64_t <a class="code" href="structcvmx__spemx__pf2__dbg__info_1_1cvmx__spemx__pf2__dbg__info__s.html#ab21037021c1b13d9027d0e8f6a931b41">p2_racpp</a>                     : 1;  <span class="comment">/**&lt; Received a PF2 completion with poisoned payload.</span>
<a name="l01833"></a>01833 <span class="comment">                                                         Throws corresponding SPEM_INTSN_E::SPEM(0)_ERROR_P2_RACPP. */</span>
<a name="l01834"></a>01834     uint64_t <a class="code" href="structcvmx__spemx__pf2__dbg__info_1_1cvmx__spemx__pf2__dbg__info__s.html#a5367e9b4a8a2813e94c542e6917c728d">p2_ramtlp</a>                    : 1;  <span class="comment">/**&lt; Received a PF2 malformed TLP.</span>
<a name="l01835"></a>01835 <span class="comment">                                                         Throws corresponding SPEM_INTSN_E::SPEM(0)_ERROR_P2_RAMTLP. */</span>
<a name="l01836"></a>01836     uint64_t <a class="code" href="structcvmx__spemx__pf2__dbg__info_1_1cvmx__spemx__pf2__dbg__info__s.html#a636590132f442aedc205725cf8b2b014">p2_rarwdns</a>                   : 1;  <span class="comment">/**&lt; Received a request which device does not support.</span>
<a name="l01837"></a>01837 <span class="comment">                                                         Throws corresponding SPEM_INTSN_E::SPEM(0)_ERROR_P2_RARWDNS. */</span>
<a name="l01838"></a>01838     uint64_t <a class="code" href="structcvmx__spemx__pf2__dbg__info_1_1cvmx__spemx__pf2__dbg__info__s.html#a0e34353af3f0469fb45160d7aed3b510">p2_caar</a>                      : 1;  <span class="comment">/**&lt; Completer PF2 aborted a request. This bit is never set because CNXXXX does not generate</span>
<a name="l01839"></a>01839 <span class="comment">                                                         completer aborts.</span>
<a name="l01840"></a>01840 <span class="comment">                                                         Throws corresponding SPEM_INTSN_E::SPEM(0)_ERROR_P2_CAAR. */</span>
<a name="l01841"></a>01841     uint64_t <a class="code" href="structcvmx__spemx__pf2__dbg__info_1_1cvmx__spemx__pf2__dbg__info__s.html#a8f06d9f66bf217a192e4beb117246dbc">p2_racca</a>                     : 1;  <span class="comment">/**&lt; Received a PF2 completion with CA status.</span>
<a name="l01842"></a>01842 <span class="comment">                                                         Throws corresponding SPEM_INTSN_E::SPEM(0)_ERROR_P2_RACCA. */</span>
<a name="l01843"></a>01843     uint64_t <a class="code" href="structcvmx__spemx__pf2__dbg__info_1_1cvmx__spemx__pf2__dbg__info__s.html#adc7fdf9512be25152eaf91b1c2200559">p2_racur</a>                     : 1;  <span class="comment">/**&lt; Received a PF2 completion with UR status.</span>
<a name="l01844"></a>01844 <span class="comment">                                                         Throws corresponding SPEM_INTSN_E::SPEM(0)_ERROR_P2_RACUR. */</span>
<a name="l01845"></a>01845     uint64_t <a class="code" href="structcvmx__spemx__pf2__dbg__info_1_1cvmx__spemx__pf2__dbg__info__s.html#a65a56abbc5b783328be8e61389630e2a">p2_rauc</a>                      : 1;  <span class="comment">/**&lt; Received an PF2 unexpected completion.</span>
<a name="l01846"></a>01846 <span class="comment">                                                         Throws corresponding SPEM_INTSN_E::SPEM(0)_ERROR_P2_RAUC. */</span>
<a name="l01847"></a>01847     uint64_t <a class="code" href="structcvmx__spemx__pf2__dbg__info_1_1cvmx__spemx__pf2__dbg__info__s.html#a957e3bbc6cfcf149b0963fac42c5cc9e">reserved_0_21</a>                : 22;
<a name="l01848"></a>01848 <span class="preprocessor">#else</span>
<a name="l01849"></a><a class="code" href="structcvmx__spemx__pf2__dbg__info_1_1cvmx__spemx__pf2__dbg__info__s.html#a957e3bbc6cfcf149b0963fac42c5cc9e">01849</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__spemx__pf2__dbg__info_1_1cvmx__spemx__pf2__dbg__info__s.html#a957e3bbc6cfcf149b0963fac42c5cc9e">reserved_0_21</a>                : 22;
<a name="l01850"></a><a class="code" href="structcvmx__spemx__pf2__dbg__info_1_1cvmx__spemx__pf2__dbg__info__s.html#a65a56abbc5b783328be8e61389630e2a">01850</a>     uint64_t <a class="code" href="structcvmx__spemx__pf2__dbg__info_1_1cvmx__spemx__pf2__dbg__info__s.html#a65a56abbc5b783328be8e61389630e2a">p2_rauc</a>                      : 1;
<a name="l01851"></a><a class="code" href="structcvmx__spemx__pf2__dbg__info_1_1cvmx__spemx__pf2__dbg__info__s.html#adc7fdf9512be25152eaf91b1c2200559">01851</a>     uint64_t <a class="code" href="structcvmx__spemx__pf2__dbg__info_1_1cvmx__spemx__pf2__dbg__info__s.html#adc7fdf9512be25152eaf91b1c2200559">p2_racur</a>                     : 1;
<a name="l01852"></a><a class="code" href="structcvmx__spemx__pf2__dbg__info_1_1cvmx__spemx__pf2__dbg__info__s.html#a8f06d9f66bf217a192e4beb117246dbc">01852</a>     uint64_t <a class="code" href="structcvmx__spemx__pf2__dbg__info_1_1cvmx__spemx__pf2__dbg__info__s.html#a8f06d9f66bf217a192e4beb117246dbc">p2_racca</a>                     : 1;
<a name="l01853"></a><a class="code" href="structcvmx__spemx__pf2__dbg__info_1_1cvmx__spemx__pf2__dbg__info__s.html#a0e34353af3f0469fb45160d7aed3b510">01853</a>     uint64_t <a class="code" href="structcvmx__spemx__pf2__dbg__info_1_1cvmx__spemx__pf2__dbg__info__s.html#a0e34353af3f0469fb45160d7aed3b510">p2_caar</a>                      : 1;
<a name="l01854"></a><a class="code" href="structcvmx__spemx__pf2__dbg__info_1_1cvmx__spemx__pf2__dbg__info__s.html#a636590132f442aedc205725cf8b2b014">01854</a>     uint64_t <a class="code" href="structcvmx__spemx__pf2__dbg__info_1_1cvmx__spemx__pf2__dbg__info__s.html#a636590132f442aedc205725cf8b2b014">p2_rarwdns</a>                   : 1;
<a name="l01855"></a><a class="code" href="structcvmx__spemx__pf2__dbg__info_1_1cvmx__spemx__pf2__dbg__info__s.html#a5367e9b4a8a2813e94c542e6917c728d">01855</a>     uint64_t <a class="code" href="structcvmx__spemx__pf2__dbg__info_1_1cvmx__spemx__pf2__dbg__info__s.html#a5367e9b4a8a2813e94c542e6917c728d">p2_ramtlp</a>                    : 1;
<a name="l01856"></a><a class="code" href="structcvmx__spemx__pf2__dbg__info_1_1cvmx__spemx__pf2__dbg__info__s.html#ab21037021c1b13d9027d0e8f6a931b41">01856</a>     uint64_t <a class="code" href="structcvmx__spemx__pf2__dbg__info_1_1cvmx__spemx__pf2__dbg__info__s.html#ab21037021c1b13d9027d0e8f6a931b41">p2_racpp</a>                     : 1;
<a name="l01857"></a><a class="code" href="structcvmx__spemx__pf2__dbg__info_1_1cvmx__spemx__pf2__dbg__info__s.html#a2fed2cea9bae8acf93eddaa5408f2429">01857</a>     uint64_t <a class="code" href="structcvmx__spemx__pf2__dbg__info_1_1cvmx__spemx__pf2__dbg__info__s.html#a2fed2cea9bae8acf93eddaa5408f2429">p2_rawwpp</a>                    : 1;
<a name="l01858"></a><a class="code" href="structcvmx__spemx__pf2__dbg__info_1_1cvmx__spemx__pf2__dbg__info__s.html#a5e5419587251191dfd288f2004658d28">01858</a>     uint64_t <a class="code" href="structcvmx__spemx__pf2__dbg__info_1_1cvmx__spemx__pf2__dbg__info__s.html#a5e5419587251191dfd288f2004658d28">p2_ecrc_e</a>                    : 1;
<a name="l01859"></a><a class="code" href="structcvmx__spemx__pf2__dbg__info_1_1cvmx__spemx__pf2__dbg__info__s.html#a8e415c4188b03f4c6022e483ccdf33cc">01859</a>     uint64_t <a class="code" href="structcvmx__spemx__pf2__dbg__info_1_1cvmx__spemx__pf2__dbg__info__s.html#a8e415c4188b03f4c6022e483ccdf33cc">reserved_31_31</a>               : 1;
<a name="l01860"></a><a class="code" href="structcvmx__spemx__pf2__dbg__info_1_1cvmx__spemx__pf2__dbg__info__s.html#afd9d29db67ce541737381f025c61ff1d">01860</a>     uint64_t <a class="code" href="structcvmx__spemx__pf2__dbg__info_1_1cvmx__spemx__pf2__dbg__info__s.html#afd9d29db67ce541737381f025c61ff1d">p2_bmd_e</a>                     : 1;
<a name="l01861"></a><a class="code" href="structcvmx__spemx__pf2__dbg__info_1_1cvmx__spemx__pf2__dbg__info__s.html#a58dafd9f27ed6cec1c353fc808d16602">01861</a>     uint64_t <a class="code" href="structcvmx__spemx__pf2__dbg__info_1_1cvmx__spemx__pf2__dbg__info__s.html#a58dafd9f27ed6cec1c353fc808d16602">reserved_33_63</a>               : 31;
<a name="l01862"></a>01862 <span class="preprocessor">#endif</span>
<a name="l01863"></a>01863 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__spemx__pf2__dbg__info.html#aece7577949e1d33907304c80878b0410">s</a>;
<a name="l01864"></a><a class="code" href="unioncvmx__spemx__pf2__dbg__info.html#a0baf0ac5ef57a2dbca456ad21443d239">01864</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__spemx__pf2__dbg__info_1_1cvmx__spemx__pf2__dbg__info__s.html">cvmx_spemx_pf2_dbg_info_s</a>      <a class="code" href="unioncvmx__spemx__pf2__dbg__info.html#a0baf0ac5ef57a2dbca456ad21443d239">cn73xx</a>;
<a name="l01865"></a>01865 };
<a name="l01866"></a><a class="code" href="cvmx-spemx-defs_8h.html#aded2855fd2828bcc1f4ac3c89de52306">01866</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__spemx__pf2__dbg__info.html" title="cvmx_spem::_pf2_dbg_info">cvmx_spemx_pf2_dbg_info</a> <a class="code" href="unioncvmx__spemx__pf2__dbg__info.html" title="cvmx_spem::_pf2_dbg_info">cvmx_spemx_pf2_dbg_info_t</a>;
<a name="l01867"></a>01867 <span class="comment"></span>
<a name="l01868"></a>01868 <span class="comment">/**</span>
<a name="l01869"></a>01869 <span class="comment"> * cvmx_spem#_spi_ctl</span>
<a name="l01870"></a>01870 <span class="comment"> */</span>
<a name="l01871"></a><a class="code" href="unioncvmx__spemx__spi__ctl.html">01871</a> <span class="keyword">union </span><a class="code" href="unioncvmx__spemx__spi__ctl.html" title="cvmx_spem::_spi_ctl">cvmx_spemx_spi_ctl</a> {
<a name="l01872"></a><a class="code" href="unioncvmx__spemx__spi__ctl.html#a79eb43ff511ee2b29ab9ec5ee8490a79">01872</a>     uint64_t <a class="code" href="unioncvmx__spemx__spi__ctl.html#a79eb43ff511ee2b29ab9ec5ee8490a79">u64</a>;
<a name="l01873"></a><a class="code" href="structcvmx__spemx__spi__ctl_1_1cvmx__spemx__spi__ctl__s.html">01873</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__spemx__spi__ctl_1_1cvmx__spemx__spi__ctl__s.html">cvmx_spemx_spi_ctl_s</a> {
<a name="l01874"></a>01874 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01875"></a>01875 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__spemx__spi__ctl_1_1cvmx__spemx__spi__ctl__s.html#ac471259471019fb587149adae3ce26f8">reserved_14_63</a>               : 50;
<a name="l01876"></a>01876     uint64_t <a class="code" href="structcvmx__spemx__spi__ctl_1_1cvmx__spemx__spi__ctl__s.html#a021df31ff89a8e1fabbcd817963f0c50">start_busy</a>                   : 1;  <span class="comment">/**&lt; Start/Busy status. When written with a one, indicates to the controller to</span>
<a name="l01877"></a>01877 <span class="comment">                                                         start a SPI transaction. The controller clears [START_BUSY] when the</span>
<a name="l01878"></a>01878 <span class="comment">                                                         write/read operation has completed. If the operation was a read, the</span>
<a name="l01879"></a>01879 <span class="comment">                                                         contents of PEM()_SPI_DATA are valid once hardware clears this bit. */</span>
<a name="l01880"></a>01880     uint64_t <a class="code" href="structcvmx__spemx__spi__ctl_1_1cvmx__spemx__spi__ctl__s.html#a380951b8edab050c37d2a7c75ed1bb04">tvalid</a>                       : 1;  <span class="comment">/**&lt; Reads 1 if at least one valid entry was read (preamble was valid) from EEPROM</span>
<a name="l01881"></a>01881 <span class="comment">                                                         and written to corresponding PEM()_SPI_DATA. Write to clear status. */</span>
<a name="l01882"></a>01882     uint64_t <a class="code" href="structcvmx__spemx__spi__ctl_1_1cvmx__spemx__spi__ctl__s.html#a0e422a084efd22f83dfe8deaca49bb87">cmd</a>                          : 3;  <span class="comment">/**&lt; SPI commands. The commands are the following:</span>
<a name="l01883"></a>01883 <span class="comment">                                                         0x0 = Reserved.</span>
<a name="l01884"></a>01884 <span class="comment">                                                         0x1 = WRSR: write status register. A single-byte write of</span>
<a name="l01885"></a>01885 <span class="comment">                                                               corresponding PEM()_SPI_DATA[DATA&lt;7:0&gt;] to the register.</span>
<a name="l01886"></a>01886 <span class="comment">                                                         0x2 = WRITE: an eight-byte page-mode write of the 64-bits of corresponding</span>
<a name="l01887"></a>01887 <span class="comment">                                                               PEM()_SPI_DATA to the memory array.</span>
<a name="l01888"></a>01888 <span class="comment">                                                         0x3 = READ: an eight-byte page-mode read access from the memory array</span>
<a name="l01889"></a>01889 <span class="comment">                                                               with result in the 64-bits of corresponding PEM()_SPI_DATA.</span>
<a name="l01890"></a>01890 <span class="comment">                                                         0x4 = WRDI: clear the write-enable latch (i.e. write protect the device).</span>
<a name="l01891"></a>01891 <span class="comment">                                                         0x5 = RDSR: Read status register. A single-byte read access from</span>
<a name="l01892"></a>01892 <span class="comment">                                                               the register with result in corresponding PEM()_SPI_DATA[DATA&lt;7:0&gt;].</span>
<a name="l01893"></a>01893 <span class="comment">                                                         0x6 = WREN: set the write-enable latch (i.e. allow writes to occur).</span>
<a name="l01894"></a>01894 <span class="comment">                                                         0x7 = Reserved. */</span>
<a name="l01895"></a>01895     uint64_t <a class="code" href="structcvmx__spemx__spi__ctl_1_1cvmx__spemx__spi__ctl__s.html#abde815aee2e7232dac75153bb389ed45">adr</a>                          : 9;  <span class="comment">/**&lt; EEPROM read/write address. the byte address offset for the serial EEPROM access.</span>
<a name="l01896"></a>01896 <span class="comment">                                                         Since accesses are eight-byte aligned entries, &lt;2:0&gt; must be zero. */</span>
<a name="l01897"></a>01897 <span class="preprocessor">#else</span>
<a name="l01898"></a><a class="code" href="structcvmx__spemx__spi__ctl_1_1cvmx__spemx__spi__ctl__s.html#abde815aee2e7232dac75153bb389ed45">01898</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__spemx__spi__ctl_1_1cvmx__spemx__spi__ctl__s.html#abde815aee2e7232dac75153bb389ed45">adr</a>                          : 9;
<a name="l01899"></a><a class="code" href="structcvmx__spemx__spi__ctl_1_1cvmx__spemx__spi__ctl__s.html#a0e422a084efd22f83dfe8deaca49bb87">01899</a>     uint64_t <a class="code" href="structcvmx__spemx__spi__ctl_1_1cvmx__spemx__spi__ctl__s.html#a0e422a084efd22f83dfe8deaca49bb87">cmd</a>                          : 3;
<a name="l01900"></a><a class="code" href="structcvmx__spemx__spi__ctl_1_1cvmx__spemx__spi__ctl__s.html#a380951b8edab050c37d2a7c75ed1bb04">01900</a>     uint64_t <a class="code" href="structcvmx__spemx__spi__ctl_1_1cvmx__spemx__spi__ctl__s.html#a380951b8edab050c37d2a7c75ed1bb04">tvalid</a>                       : 1;
<a name="l01901"></a><a class="code" href="structcvmx__spemx__spi__ctl_1_1cvmx__spemx__spi__ctl__s.html#a021df31ff89a8e1fabbcd817963f0c50">01901</a>     uint64_t <a class="code" href="structcvmx__spemx__spi__ctl_1_1cvmx__spemx__spi__ctl__s.html#a021df31ff89a8e1fabbcd817963f0c50">start_busy</a>                   : 1;
<a name="l01902"></a><a class="code" href="structcvmx__spemx__spi__ctl_1_1cvmx__spemx__spi__ctl__s.html#ac471259471019fb587149adae3ce26f8">01902</a>     uint64_t <a class="code" href="structcvmx__spemx__spi__ctl_1_1cvmx__spemx__spi__ctl__s.html#ac471259471019fb587149adae3ce26f8">reserved_14_63</a>               : 50;
<a name="l01903"></a>01903 <span class="preprocessor">#endif</span>
<a name="l01904"></a>01904 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__spemx__spi__ctl.html#a4ba939b3ba8c1a30d275dde529122405">s</a>;
<a name="l01905"></a><a class="code" href="unioncvmx__spemx__spi__ctl.html#ac6bde60ba433c687719ec2a5491cbb0a">01905</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__spemx__spi__ctl_1_1cvmx__spemx__spi__ctl__s.html">cvmx_spemx_spi_ctl_s</a>           <a class="code" href="unioncvmx__spemx__spi__ctl.html#ac6bde60ba433c687719ec2a5491cbb0a">cn73xx</a>;
<a name="l01906"></a>01906 };
<a name="l01907"></a><a class="code" href="cvmx-spemx-defs_8h.html#a4637ed8c3bf70c73255318dde44ae470">01907</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__spemx__spi__ctl.html" title="cvmx_spem::_spi_ctl">cvmx_spemx_spi_ctl</a> <a class="code" href="unioncvmx__spemx__spi__ctl.html" title="cvmx_spem::_spi_ctl">cvmx_spemx_spi_ctl_t</a>;
<a name="l01908"></a>01908 <span class="comment"></span>
<a name="l01909"></a>01909 <span class="comment">/**</span>
<a name="l01910"></a>01910 <span class="comment"> * cvmx_spem#_spi_data</span>
<a name="l01911"></a>01911 <span class="comment"> *</span>
<a name="l01912"></a>01912 <span class="comment"> * This register contains the most recently read or written SPI data and is unpredictable upon</span>
<a name="l01913"></a>01913 <span class="comment"> * power-up.</span>
<a name="l01914"></a>01914 <span class="comment"> */</span>
<a name="l01915"></a><a class="code" href="unioncvmx__spemx__spi__data.html">01915</a> <span class="keyword">union </span><a class="code" href="unioncvmx__spemx__spi__data.html" title="cvmx_spem::_spi_data">cvmx_spemx_spi_data</a> {
<a name="l01916"></a><a class="code" href="unioncvmx__spemx__spi__data.html#ad7528370374e1e69db2fc667b2c43f01">01916</a>     uint64_t <a class="code" href="unioncvmx__spemx__spi__data.html#ad7528370374e1e69db2fc667b2c43f01">u64</a>;
<a name="l01917"></a><a class="code" href="structcvmx__spemx__spi__data_1_1cvmx__spemx__spi__data__s.html">01917</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__spemx__spi__data_1_1cvmx__spemx__spi__data__s.html">cvmx_spemx_spi_data_s</a> {
<a name="l01918"></a>01918 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01919"></a>01919 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__spemx__spi__data_1_1cvmx__spemx__spi__data__s.html#a818e839877f42b3bdee730ca4c4e7326">preamble</a>                     : 16; <span class="comment">/**&lt; EEPROM PREAMBLE read or write data:</span>
<a name="l01920"></a>01920 <span class="comment">                                                            valid entry  = 0x9DA1</span>
<a name="l01921"></a>01921 <span class="comment">                                                            end-of-table = 0x6A5D</span>
<a name="l01922"></a>01922 <span class="comment">                                                            null         = 0xFFFF</span>
<a name="l01923"></a>01923 <span class="comment">                                                         Unpredictable after a PEM()_SPI_CTL[CMD]=RDSR. */</span>
<a name="l01924"></a>01924     uint64_t <a class="code" href="structcvmx__spemx__spi__data_1_1cvmx__spemx__spi__data__s.html#a79dd74f18561dd2d8c95c228c93dd998">reserved_45_47</a>               : 3;
<a name="l01925"></a>01925     uint64_t <a class="code" href="structcvmx__spemx__spi__data_1_1cvmx__spemx__spi__data__s.html#ad6a16afd6e9c1072bc0c92fa9310e087">cs2</a>                          : 1;  <span class="comment">/**&lt; EEPROM CS2 bit. See PEM()_CFG_WR[ADDR&lt;31&gt;]. The [CS2] from</span>
<a name="l01926"></a>01926 <span class="comment">                                                         a valid EEPROM entry selects the type of write. When clear, an ordinary</span>
<a name="l01927"></a>01927 <span class="comment">                                                         configuration write. When set, a configuration mask write.</span>
<a name="l01928"></a>01928 <span class="comment">                                                         Unpredictable after a PEM()_SPI_CTL[CMD]=RDSR. */</span>
<a name="l01929"></a>01929     uint64_t <a class="code" href="structcvmx__spemx__spi__data_1_1cvmx__spemx__spi__data__s.html#a73da9d4e0a2cf717a9d94642786391c2">adr</a>                          : 12; <span class="comment">/**&lt; EEPROM configuration register address. See PEM()_CFG_WR[ADDR&lt;11:0&gt;].</span>
<a name="l01930"></a>01930 <span class="comment">                                                         The [ADR] from a valid EEPROM entry selects which configuration register</span>
<a name="l01931"></a>01931 <span class="comment">                                                         will be written. Note that PEM()_CFG_WR[ADDR&lt;30:12&gt;] of the effective</span>
<a name="l01932"></a>01932 <span class="comment">                                                         write are all zeroes.</span>
<a name="l01933"></a>01933 <span class="comment">                                                         Unpredictable after a PEM()_SPI_CTL[CMD]=RDSR. */</span>
<a name="l01934"></a>01934     uint64_t <a class="code" href="structcvmx__spemx__spi__data_1_1cvmx__spemx__spi__data__s.html#a669fbcc703b88d9c2ad7f488ab2705c3">data</a>                         : 32; <span class="comment">/**&lt; EEPROM configuration register data. See PEM()_CFG_WR[DATA].</span>
<a name="l01935"></a>01935 <span class="comment">                                                         HW writes the [DATA] from a valid EEPROM entry to the selected register.</span>
<a name="l01936"></a>01936 <span class="comment">                                                         [DATA&lt;31:8&gt;] are unpredictable after a PEM()_SPI_CTL[CMD]=RDSR. */</span>
<a name="l01937"></a>01937 <span class="preprocessor">#else</span>
<a name="l01938"></a><a class="code" href="structcvmx__spemx__spi__data_1_1cvmx__spemx__spi__data__s.html#a669fbcc703b88d9c2ad7f488ab2705c3">01938</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__spemx__spi__data_1_1cvmx__spemx__spi__data__s.html#a669fbcc703b88d9c2ad7f488ab2705c3">data</a>                         : 32;
<a name="l01939"></a><a class="code" href="structcvmx__spemx__spi__data_1_1cvmx__spemx__spi__data__s.html#a73da9d4e0a2cf717a9d94642786391c2">01939</a>     uint64_t <a class="code" href="structcvmx__spemx__spi__data_1_1cvmx__spemx__spi__data__s.html#a73da9d4e0a2cf717a9d94642786391c2">adr</a>                          : 12;
<a name="l01940"></a><a class="code" href="structcvmx__spemx__spi__data_1_1cvmx__spemx__spi__data__s.html#ad6a16afd6e9c1072bc0c92fa9310e087">01940</a>     uint64_t <a class="code" href="structcvmx__spemx__spi__data_1_1cvmx__spemx__spi__data__s.html#ad6a16afd6e9c1072bc0c92fa9310e087">cs2</a>                          : 1;
<a name="l01941"></a><a class="code" href="structcvmx__spemx__spi__data_1_1cvmx__spemx__spi__data__s.html#a79dd74f18561dd2d8c95c228c93dd998">01941</a>     uint64_t <a class="code" href="structcvmx__spemx__spi__data_1_1cvmx__spemx__spi__data__s.html#a79dd74f18561dd2d8c95c228c93dd998">reserved_45_47</a>               : 3;
<a name="l01942"></a><a class="code" href="structcvmx__spemx__spi__data_1_1cvmx__spemx__spi__data__s.html#a818e839877f42b3bdee730ca4c4e7326">01942</a>     uint64_t <a class="code" href="structcvmx__spemx__spi__data_1_1cvmx__spemx__spi__data__s.html#a818e839877f42b3bdee730ca4c4e7326">preamble</a>                     : 16;
<a name="l01943"></a>01943 <span class="preprocessor">#endif</span>
<a name="l01944"></a>01944 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__spemx__spi__data.html#a72ad8e8852b42675a31abf93a0e6fce3">s</a>;
<a name="l01945"></a><a class="code" href="unioncvmx__spemx__spi__data.html#a63458f78ef439d1d5877c9d02d7afb57">01945</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__spemx__spi__data_1_1cvmx__spemx__spi__data__s.html">cvmx_spemx_spi_data_s</a>          <a class="code" href="unioncvmx__spemx__spi__data.html#a63458f78ef439d1d5877c9d02d7afb57">cn73xx</a>;
<a name="l01946"></a>01946 };
<a name="l01947"></a><a class="code" href="cvmx-spemx-defs_8h.html#a5adc21efa0c09beee61cbf0ec1dff5d2">01947</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__spemx__spi__data.html" title="cvmx_spem::_spi_data">cvmx_spemx_spi_data</a> <a class="code" href="unioncvmx__spemx__spi__data.html" title="cvmx_spem::_spi_data">cvmx_spemx_spi_data_t</a>;
<a name="l01948"></a>01948 <span class="comment"></span>
<a name="l01949"></a>01949 <span class="comment">/**</span>
<a name="l01950"></a>01950 <span class="comment"> * cvmx_spem#_strap</span>
<a name="l01951"></a>01951 <span class="comment"> */</span>
<a name="l01952"></a><a class="code" href="unioncvmx__spemx__strap.html">01952</a> <span class="keyword">union </span><a class="code" href="unioncvmx__spemx__strap.html" title="cvmx_spem::_strap">cvmx_spemx_strap</a> {
<a name="l01953"></a><a class="code" href="unioncvmx__spemx__strap.html#a2c97199f900b6c3e7bef8b2b7887b847">01953</a>     uint64_t <a class="code" href="unioncvmx__spemx__strap.html#a2c97199f900b6c3e7bef8b2b7887b847">u64</a>;
<a name="l01954"></a><a class="code" href="structcvmx__spemx__strap_1_1cvmx__spemx__strap__s.html">01954</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__spemx__strap_1_1cvmx__spemx__strap__s.html">cvmx_spemx_strap_s</a> {
<a name="l01955"></a>01955 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01956"></a>01956 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__spemx__strap_1_1cvmx__spemx__strap__s.html#a44470e392687ec072ec2cf8aad32c888">reserved_5_63</a>                : 59;
<a name="l01957"></a>01957     uint64_t <a class="code" href="structcvmx__spemx__strap_1_1cvmx__spemx__strap__s.html#a68d62afb21dddeefbe609ff2a89ec1a8">miopem2dlm5sel</a>               : 1;  <span class="comment">/**&lt; The value of the BOOT_AD&lt;13&gt; pin via MIO, which is captured on chip cold reset. It is not</span>
<a name="l01958"></a>01958 <span class="comment">                                                         affected by any other reset.  Only used for PEM2 and PEM3.  When set, PEM2/PEM3 are</span>
<a name="l01959"></a>01959 <span class="comment">                                                         configured to</span>
<a name="l01960"></a>01960 <span class="comment">                                                         DLM5/DLM6 and PEM()_QLM[PEMDLMSEL] will be set, the MAC will be configured for 2 lanes.</span>
<a name="l01961"></a>01961 <span class="comment">                                                         When clear, PEM2 is configured to QLM2. */</span>
<a name="l01962"></a>01962     uint64_t <a class="code" href="structcvmx__spemx__strap_1_1cvmx__spemx__strap__s.html#ae5bdaa4d8920260549205aa4ba7293e3">pilaneswap</a>                   : 1;  <span class="comment">/**&lt; The value of PCIE_REV_LANES, which is captured on chip cold reset. It is not</span>
<a name="l01963"></a>01963 <span class="comment">                                                         affected by any other reset.  When set, lane swapping is performed to/from the</span>
<a name="l01964"></a>01964 <span class="comment">                                                         SerDes. When clear, no lane swapping is performed. */</span>
<a name="l01965"></a>01965     uint64_t <a class="code" href="structcvmx__spemx__strap_1_1cvmx__spemx__strap__s.html#a855e5d68e14a8cf0b45458f7bd03b9da">pilanes8</a>                     : 1;  <span class="comment">/**&lt; The value of PCIE*_SZ, which is captured on chip cold reset. It is not</span>
<a name="l01966"></a>01966 <span class="comment">                                                         affected by any other reset.  When set, the PEM0/PEM2 are configured for a maximum of</span>
<a name="l01967"></a>01967 <span class="comment">                                                         8-lanes, When clear, the PEM0/PEM2 are configured for a maximum of 4-lanes. */</span>
<a name="l01968"></a>01968     uint64_t <a class="code" href="structcvmx__spemx__strap_1_1cvmx__spemx__strap__s.html#a9ed7cd23bcaebb7817136fbeb5492464">pimode</a>                       : 2;  <span class="comment">/**&lt; The value of PCIE_MODE&lt;1:0&gt;, which are captured on chip cold reset. They are</span>
<a name="l01969"></a>01969 <span class="comment">                                                         not affected by any other reset.</span>
<a name="l01970"></a>01970 <span class="comment">                                                         0x0 = EP mode, Gen1 speed.</span>
<a name="l01971"></a>01971 <span class="comment">                                                         0x1 = EP mode, Gen2 speed.</span>
<a name="l01972"></a>01972 <span class="comment">                                                         0x2 = EP mode, Gen3 speed.</span>
<a name="l01973"></a>01973 <span class="comment">                                                         0x3 = RC mode, defaults to Gen3 speed. */</span>
<a name="l01974"></a>01974 <span class="preprocessor">#else</span>
<a name="l01975"></a><a class="code" href="structcvmx__spemx__strap_1_1cvmx__spemx__strap__s.html#a9ed7cd23bcaebb7817136fbeb5492464">01975</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__spemx__strap_1_1cvmx__spemx__strap__s.html#a9ed7cd23bcaebb7817136fbeb5492464">pimode</a>                       : 2;
<a name="l01976"></a><a class="code" href="structcvmx__spemx__strap_1_1cvmx__spemx__strap__s.html#a855e5d68e14a8cf0b45458f7bd03b9da">01976</a>     uint64_t <a class="code" href="structcvmx__spemx__strap_1_1cvmx__spemx__strap__s.html#a855e5d68e14a8cf0b45458f7bd03b9da">pilanes8</a>                     : 1;
<a name="l01977"></a><a class="code" href="structcvmx__spemx__strap_1_1cvmx__spemx__strap__s.html#ae5bdaa4d8920260549205aa4ba7293e3">01977</a>     uint64_t <a class="code" href="structcvmx__spemx__strap_1_1cvmx__spemx__strap__s.html#ae5bdaa4d8920260549205aa4ba7293e3">pilaneswap</a>                   : 1;
<a name="l01978"></a><a class="code" href="structcvmx__spemx__strap_1_1cvmx__spemx__strap__s.html#a68d62afb21dddeefbe609ff2a89ec1a8">01978</a>     uint64_t <a class="code" href="structcvmx__spemx__strap_1_1cvmx__spemx__strap__s.html#a68d62afb21dddeefbe609ff2a89ec1a8">miopem2dlm5sel</a>               : 1;
<a name="l01979"></a><a class="code" href="structcvmx__spemx__strap_1_1cvmx__spemx__strap__s.html#a44470e392687ec072ec2cf8aad32c888">01979</a>     uint64_t <a class="code" href="structcvmx__spemx__strap_1_1cvmx__spemx__strap__s.html#a44470e392687ec072ec2cf8aad32c888">reserved_5_63</a>                : 59;
<a name="l01980"></a>01980 <span class="preprocessor">#endif</span>
<a name="l01981"></a>01981 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__spemx__strap.html#a83385a46e667bf44aa087f449703027a">s</a>;
<a name="l01982"></a><a class="code" href="unioncvmx__spemx__strap.html#a22ed2bd4bf97dc7b4831a8616c8e31f5">01982</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__spemx__strap_1_1cvmx__spemx__strap__s.html">cvmx_spemx_strap_s</a>             <a class="code" href="unioncvmx__spemx__strap.html#a22ed2bd4bf97dc7b4831a8616c8e31f5">cn73xx</a>;
<a name="l01983"></a>01983 };
<a name="l01984"></a><a class="code" href="cvmx-spemx-defs_8h.html#a477e7fd65b8a708a2a94691b93c5f656">01984</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__spemx__strap.html" title="cvmx_spem::_strap">cvmx_spemx_strap</a> <a class="code" href="unioncvmx__spemx__strap.html" title="cvmx_spem::_strap">cvmx_spemx_strap_t</a>;
<a name="l01985"></a>01985 <span class="comment"></span>
<a name="l01986"></a>01986 <span class="comment">/**</span>
<a name="l01987"></a>01987 <span class="comment"> * cvmx_spem#_tlp_credits</span>
<a name="l01988"></a>01988 <span class="comment"> *</span>
<a name="l01989"></a>01989 <span class="comment"> * This register specifies the number of credits for use in moving inbound TLPs to the SLI</span>
<a name="l01990"></a>01990 <span class="comment"> * including peer. When this register is written, the credit values are reset to the register</span>
<a name="l01991"></a>01991 <span class="comment"> * value. A write to this register should take place before traffic flow starts.</span>
<a name="l01992"></a>01992 <span class="comment"> */</span>
<a name="l01993"></a><a class="code" href="unioncvmx__spemx__tlp__credits.html">01993</a> <span class="keyword">union </span><a class="code" href="unioncvmx__spemx__tlp__credits.html" title="cvmx_spem::_tlp_credits">cvmx_spemx_tlp_credits</a> {
<a name="l01994"></a><a class="code" href="unioncvmx__spemx__tlp__credits.html#a387ebb7ce30fa47b2774270d26b3e807">01994</a>     uint64_t <a class="code" href="unioncvmx__spemx__tlp__credits.html#a387ebb7ce30fa47b2774270d26b3e807">u64</a>;
<a name="l01995"></a><a class="code" href="structcvmx__spemx__tlp__credits_1_1cvmx__spemx__tlp__credits__s.html">01995</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__spemx__tlp__credits_1_1cvmx__spemx__tlp__credits__s.html">cvmx_spemx_tlp_credits_s</a> {
<a name="l01996"></a>01996 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01997"></a>01997 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__spemx__tlp__credits_1_1cvmx__spemx__tlp__credits__s.html#a48674c66b572f42485e9884b67406f27">reserved_48_63</a>               : 16;
<a name="l01998"></a>01998     uint64_t <a class="code" href="structcvmx__spemx__tlp__credits_1_1cvmx__spemx__tlp__credits__s.html#abf220b70e44637def8fcbac9dc4ebbe5">pem_cpl</a>                      : 8;  <span class="comment">/**&lt; TLP 16B credits for completion TLPs in the peer. Legal values are 0x12 to 0x40. */</span>
<a name="l01999"></a>01999     uint64_t <a class="code" href="structcvmx__spemx__tlp__credits_1_1cvmx__spemx__tlp__credits__s.html#a25e20b476938ac63ea05118ff79fc731">pem_np</a>                       : 8;  <span class="comment">/**&lt; TLP 16B credits for nonposted TLPs in the peer. Legal values are 0x4 to 0x8. */</span>
<a name="l02000"></a>02000     uint64_t <a class="code" href="structcvmx__spemx__tlp__credits_1_1cvmx__spemx__tlp__credits__s.html#abc8a2765751425d787973d986c14afc0">pem_p</a>                        : 8;  <span class="comment">/**&lt; TLP 16B credits for posted TLPs in the peer. Legal values are 0x12 to 0x40. */</span>
<a name="l02001"></a>02001     uint64_t <a class="code" href="structcvmx__spemx__tlp__credits_1_1cvmx__spemx__tlp__credits__s.html#a8a317a27713d41b2ced3e21a8aae2166">sli_cpl</a>                      : 8;  <span class="comment">/**&lt; TLP 8B credits for completion TLPs in the SLI. Legal values are 0x24 to</span>
<a name="l02002"></a>02002 <span class="comment">                                                         0xFF. Pairs of PEMs share a single SLI interface. SPEM(0) and PEM(1) share one</span>
<a name="l02003"></a>02003 <span class="comment">                                                         SLI interface, while PEM(2) and PEM(3) share the other. When both PEMs of a pair</span>
<a name="l02004"></a>02004 <span class="comment">                                                         are configured, the sum of both PEMs&apos; SLI_CPL fields must not exceed 0x100. The</span>
<a name="l02005"></a>02005 <span class="comment">                                                         reset value for this register assumes the minimum (e.g. 4-lane)</span>
<a name="l02006"></a>02006 <span class="comment">                                                         configuration. This ensures that for configurations where the total number of</span>
<a name="l02007"></a>02007 <span class="comment">                                                         lanes for a pair of PEMs exceeds 8, the total allocated credits does not</span>
<a name="l02008"></a>02008 <span class="comment">                                                         oversubscribe the SLI.</span>
<a name="l02009"></a>02009 <span class="comment">                                                         For configurations other than two 4-lane PEMs connected to a single SLI port,</span>
<a name="l02010"></a>02010 <span class="comment">                                                         software may safely reprogram this register (i.e. increase the value) to achieve</span>
<a name="l02011"></a>02011 <span class="comment">                                                         optimal performance.  See the following table of example configurations of PEM</span>
<a name="l02012"></a>02012 <span class="comment">                                                         pairs for recommended credit values.</span>
<a name="l02013"></a>02013 <span class="comment">                                                         &lt;pre&gt;</span>
<a name="l02014"></a>02014 <span class="comment">                                                            Configuration  PEM  Lanes  Typical [SLI_CPL]</span>
<a name="l02015"></a>02015 <span class="comment">                                                            --------------------------------------------</span>
<a name="l02016"></a>02016 <span class="comment">                                                            1 8-ln PEM     n    8             0xFF</span>
<a name="l02017"></a>02017 <span class="comment">                                                            2 4-ln PEMs    n    4             0x80</span>
<a name="l02018"></a>02018 <span class="comment">                                                                          n+1   4             0x80</span>
<a name="l02019"></a>02019 <span class="comment">                                                            1 4-ln PEM     n    4             0xFF</span>
<a name="l02020"></a>02020 <span class="comment">                                                            1 8-ln PEM,    n    8             0xAA</span>
<a name="l02021"></a>02021 <span class="comment">                                                            1 4-ln PEM    n+1   4             0x55</span>
<a name="l02022"></a>02022 <span class="comment">                                                         &lt;/pre&gt; */</span>
<a name="l02023"></a>02023     uint64_t <a class="code" href="structcvmx__spemx__tlp__credits_1_1cvmx__spemx__tlp__credits__s.html#a42c02025c7d3a82be41f4fbd405ba726">sli_np</a>                       : 8;  <span class="comment">/**&lt; TLP 8B credits for nonposted TLPs in the SLI. Legal values are 0x4 to</span>
<a name="l02024"></a>02024 <span class="comment">                                                         0x20. Pairs of PEMs share a single SLI interface. SPEM(0) and PEM(1) share one</span>
<a name="l02025"></a>02025 <span class="comment">                                                         SLI interface, while PEM(2) and PEM(3) share the other. When both PEMs of a pair</span>
<a name="l02026"></a>02026 <span class="comment">                                                         are configured, the sum of both PEMs&apos; SLI_NP fields must not exceed 0x20. The</span>
<a name="l02027"></a>02027 <span class="comment">                                                         reset value for this register assumes the minimum (e.g. 4-lane)</span>
<a name="l02028"></a>02028 <span class="comment">                                                         configuration. This ensures that for configurations where the total number of</span>
<a name="l02029"></a>02029 <span class="comment">                                                         lanes for a pair of PEMs exceeds 8, the total allocated credits does not</span>
<a name="l02030"></a>02030 <span class="comment">                                                         oversubscribe the SLI.</span>
<a name="l02031"></a>02031 <span class="comment">                                                         For configurations other than two 4-lane PEMs connected to a single SLI port,</span>
<a name="l02032"></a>02032 <span class="comment">                                                         software may safely reprogram this register (i.e. increase the value) to achieve</span>
<a name="l02033"></a>02033 <span class="comment">                                                         optimal performance.  See the following table of example configurations of PEM</span>
<a name="l02034"></a>02034 <span class="comment">                                                         pairs for recommended credit values.</span>
<a name="l02035"></a>02035 <span class="comment">                                                         &lt;pre&gt;</span>
<a name="l02036"></a>02036 <span class="comment">                                                            Configuration  PEM  Lanes  Typical [SLI_CPL]</span>
<a name="l02037"></a>02037 <span class="comment">                                                            --------------------------------------------</span>
<a name="l02038"></a>02038 <span class="comment">                                                            1 8-ln PEM     n    8             0x20</span>
<a name="l02039"></a>02039 <span class="comment">                                                            2 4-ln PEMs    n    4             0x10</span>
<a name="l02040"></a>02040 <span class="comment">                                                                          n+1   4             0x10</span>
<a name="l02041"></a>02041 <span class="comment">                                                            1 4-ln PEM     n    4             0x20</span>
<a name="l02042"></a>02042 <span class="comment">                                                            1 8-ln PEM,    n    8             0x15</span>
<a name="l02043"></a>02043 <span class="comment">                                                            1 4-ln PEM    n+1   4             0x0B</span>
<a name="l02044"></a>02044 <span class="comment">                                                         &lt;/pre&gt; */</span>
<a name="l02045"></a>02045     uint64_t <a class="code" href="structcvmx__spemx__tlp__credits_1_1cvmx__spemx__tlp__credits__s.html#a0283200758b2a0c4c9f93673e0d4d302">sli_p</a>                        : 8;  <span class="comment">/**&lt; TLP 8B credits for Posted TLPs in the SLI. Legal values are 0x24 to 0xFF. Pairs</span>
<a name="l02046"></a>02046 <span class="comment">                                                         of PEMs share a single SLI interface. SPEM(0) and PEM(1) share one SLI interface,</span>
<a name="l02047"></a>02047 <span class="comment">                                                         while PEM(2) and PEM(3) share the other. When both PEMs of a pair are</span>
<a name="l02048"></a>02048 <span class="comment">                                                         configured, the sum of both PEMs&apos; SLI_P fields must not exceed 0x100. The reset</span>
<a name="l02049"></a>02049 <span class="comment">                                                         value for this register assumes the minimum (e.g. 4-lane) configuration. This</span>
<a name="l02050"></a>02050 <span class="comment">                                                         ensures that for configurations where the total number of lanes for a pair of</span>
<a name="l02051"></a>02051 <span class="comment">                                                         PEMs exceeds 8, the total allocated credits does not oversubscribe the SLI.</span>
<a name="l02052"></a>02052 <span class="comment">                                                         For configurations other than two 4-lane PEMs connected to a single SLI port,</span>
<a name="l02053"></a>02053 <span class="comment">                                                         software may safely reprogram this register (i.e. increase the value) to achieve</span>
<a name="l02054"></a>02054 <span class="comment">                                                         optimal performance.  See the following table of example configurations of PEM</span>
<a name="l02055"></a>02055 <span class="comment">                                                         pairs for recommended credit values.</span>
<a name="l02056"></a>02056 <span class="comment">                                                         &lt;pre&gt;</span>
<a name="l02057"></a>02057 <span class="comment">                                                            Configuration  PEM  Lanes  Typical [SLI_CPL]</span>
<a name="l02058"></a>02058 <span class="comment">                                                            --------------------------------------------</span>
<a name="l02059"></a>02059 <span class="comment">                                                            1 8-ln PEM     n    8             0xFF</span>
<a name="l02060"></a>02060 <span class="comment">                                                            2 4-ln PEMs    n    4             0x80</span>
<a name="l02061"></a>02061 <span class="comment">                                                                          n+1   4             0x80</span>
<a name="l02062"></a>02062 <span class="comment">                                                            1 4-ln PEM     n    4             0xFF</span>
<a name="l02063"></a>02063 <span class="comment">                                                            1 8-ln PEM,    n    8             0xAA</span>
<a name="l02064"></a>02064 <span class="comment">                                                            1 4-ln PEM    n+1   4             0x55</span>
<a name="l02065"></a>02065 <span class="comment">                                                         &lt;/pre&gt; */</span>
<a name="l02066"></a>02066 <span class="preprocessor">#else</span>
<a name="l02067"></a><a class="code" href="structcvmx__spemx__tlp__credits_1_1cvmx__spemx__tlp__credits__s.html#a0283200758b2a0c4c9f93673e0d4d302">02067</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__spemx__tlp__credits_1_1cvmx__spemx__tlp__credits__s.html#a0283200758b2a0c4c9f93673e0d4d302">sli_p</a>                        : 8;
<a name="l02068"></a><a class="code" href="structcvmx__spemx__tlp__credits_1_1cvmx__spemx__tlp__credits__s.html#a42c02025c7d3a82be41f4fbd405ba726">02068</a>     uint64_t <a class="code" href="structcvmx__spemx__tlp__credits_1_1cvmx__spemx__tlp__credits__s.html#a42c02025c7d3a82be41f4fbd405ba726">sli_np</a>                       : 8;
<a name="l02069"></a><a class="code" href="structcvmx__spemx__tlp__credits_1_1cvmx__spemx__tlp__credits__s.html#a8a317a27713d41b2ced3e21a8aae2166">02069</a>     uint64_t <a class="code" href="structcvmx__spemx__tlp__credits_1_1cvmx__spemx__tlp__credits__s.html#a8a317a27713d41b2ced3e21a8aae2166">sli_cpl</a>                      : 8;
<a name="l02070"></a><a class="code" href="structcvmx__spemx__tlp__credits_1_1cvmx__spemx__tlp__credits__s.html#abc8a2765751425d787973d986c14afc0">02070</a>     uint64_t <a class="code" href="structcvmx__spemx__tlp__credits_1_1cvmx__spemx__tlp__credits__s.html#abc8a2765751425d787973d986c14afc0">pem_p</a>                        : 8;
<a name="l02071"></a><a class="code" href="structcvmx__spemx__tlp__credits_1_1cvmx__spemx__tlp__credits__s.html#a25e20b476938ac63ea05118ff79fc731">02071</a>     uint64_t <a class="code" href="structcvmx__spemx__tlp__credits_1_1cvmx__spemx__tlp__credits__s.html#a25e20b476938ac63ea05118ff79fc731">pem_np</a>                       : 8;
<a name="l02072"></a><a class="code" href="structcvmx__spemx__tlp__credits_1_1cvmx__spemx__tlp__credits__s.html#abf220b70e44637def8fcbac9dc4ebbe5">02072</a>     uint64_t <a class="code" href="structcvmx__spemx__tlp__credits_1_1cvmx__spemx__tlp__credits__s.html#abf220b70e44637def8fcbac9dc4ebbe5">pem_cpl</a>                      : 8;
<a name="l02073"></a><a class="code" href="structcvmx__spemx__tlp__credits_1_1cvmx__spemx__tlp__credits__s.html#a48674c66b572f42485e9884b67406f27">02073</a>     uint64_t <a class="code" href="structcvmx__spemx__tlp__credits_1_1cvmx__spemx__tlp__credits__s.html#a48674c66b572f42485e9884b67406f27">reserved_48_63</a>               : 16;
<a name="l02074"></a>02074 <span class="preprocessor">#endif</span>
<a name="l02075"></a>02075 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__spemx__tlp__credits.html#ac7d29bf52ff3e392d2f6e6565d35f971">s</a>;
<a name="l02076"></a><a class="code" href="unioncvmx__spemx__tlp__credits.html#ad9622f49c65f9b9a0db82b1a9ae79a65">02076</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__spemx__tlp__credits_1_1cvmx__spemx__tlp__credits__s.html">cvmx_spemx_tlp_credits_s</a>       <a class="code" href="unioncvmx__spemx__tlp__credits.html#ad9622f49c65f9b9a0db82b1a9ae79a65">cn73xx</a>;
<a name="l02077"></a>02077 };
<a name="l02078"></a><a class="code" href="cvmx-spemx-defs_8h.html#a7eaa387b25acc239ccf0074b9821bc96">02078</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__spemx__tlp__credits.html" title="cvmx_spem::_tlp_credits">cvmx_spemx_tlp_credits</a> <a class="code" href="unioncvmx__spemx__tlp__credits.html" title="cvmx_spem::_tlp_credits">cvmx_spemx_tlp_credits_t</a>;
<a name="l02079"></a>02079 
<a name="l02080"></a>02080 <span class="preprocessor">#endif</span>
</pre></div></div>
<hr size="1"/><address style="text-align: right;"><small>Generated on 27 Oct 2017 for Octeon Software Development Kit by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.6.1 </small></address>
</body>
</html>
