#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Sun Feb 25 16:02:48 2018
# Process ID: 28034
# Current directory: /home/nezin/Documents/ECE395A/vhdl/slope_bias_loader/slope_bias_loader.runs/synth_1
# Command line: vivado -log slope_bias_loader.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source slope_bias_loader.tcl
# Log file: /home/nezin/Documents/ECE395A/vhdl/slope_bias_loader/slope_bias_loader.runs/synth_1/slope_bias_loader.vds
# Journal file: /home/nezin/Documents/ECE395A/vhdl/slope_bias_loader/slope_bias_loader.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source slope_bias_loader.tcl -notrace
Command: synth_design -top slope_bias_loader -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020-clg484'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020-clg484'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 28117 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1187.637 ; gain = 75.992 ; free physical = 4883 ; free virtual = 58758
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'slope_bias_loader' [/home/nezin/Documents/ECE395A/vhdl/slope_bias_loader/slope_bias_loader.srcs/sources_1/new/slope_bias_loader.vhd:24]
	Parameter B bound to: 8 - type: integer 
	Parameter N bound to: 6 - type: integer 
	Parameter M bound to: 26 - type: integer 
	Parameter slope_adjustment_factor bound to: 128 - type: integer 
	Parameter negative_slope_exponent bound to: 16 - type: integer 
	Parameter bias bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'slope_bias_loader' (1#1) [/home/nezin/Documents/ECE395A/vhdl/slope_bias_loader/slope_bias_loader.srcs/sources_1/new/slope_bias_loader.vhd:24]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1228.137 ; gain = 116.492 ; free physical = 4894 ; free virtual = 58769
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1228.137 ; gain = 116.492 ; free physical = 4894 ; free virtual = 58769
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1236.141 ; gain = 124.496 ; free physical = 4894 ; free virtual = 58769
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1244.148 ; gain = 132.504 ; free physical = 4886 ; free virtual = 58761
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module slope_bias_loader 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3917] design slope_bias_loader has port output[31] driven by constant 0
WARNING: [Synth 8-3917] design slope_bias_loader has port output[30] driven by constant 0
WARNING: [Synth 8-3917] design slope_bias_loader has port output[29] driven by constant 0
WARNING: [Synth 8-3917] design slope_bias_loader has port output[28] driven by constant 1
WARNING: [Synth 8-3917] design slope_bias_loader has port output[27] driven by constant 1
WARNING: [Synth 8-3917] design slope_bias_loader has port output[16] driven by constant 0
WARNING: [Synth 8-3917] design slope_bias_loader has port output[15] driven by constant 0
WARNING: [Synth 8-3917] design slope_bias_loader has port output[14] driven by constant 0
WARNING: [Synth 8-3917] design slope_bias_loader has port output[13] driven by constant 0
WARNING: [Synth 8-3917] design slope_bias_loader has port output[12] driven by constant 0
WARNING: [Synth 8-3917] design slope_bias_loader has port output[11] driven by constant 0
WARNING: [Synth 8-3917] design slope_bias_loader has port output[10] driven by constant 0
WARNING: [Synth 8-3917] design slope_bias_loader has port output[9] driven by constant 0
WARNING: [Synth 8-3917] design slope_bias_loader has port output[8] driven by constant 0
WARNING: [Synth 8-3917] design slope_bias_loader has port output[7] driven by constant 0
WARNING: [Synth 8-3917] design slope_bias_loader has port output[6] driven by constant 0
WARNING: [Synth 8-3917] design slope_bias_loader has port output[5] driven by constant 0
WARNING: [Synth 8-3917] design slope_bias_loader has port output[4] driven by constant 0
WARNING: [Synth 8-3917] design slope_bias_loader has port output[3] driven by constant 0
WARNING: [Synth 8-3917] design slope_bias_loader has port output[2] driven by constant 0
WARNING: [Synth 8-3917] design slope_bias_loader has port output[1] driven by constant 0
WARNING: [Synth 8-3917] design slope_bias_loader has port output[0] driven by constant 0
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1367.117 ; gain = 255.473 ; free physical = 4737 ; free virtual = 58612
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1367.117 ; gain = 255.473 ; free physical = 4738 ; free virtual = 58613
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1367.117 ; gain = 255.473 ; free physical = 4737 ; free virtual = 58612
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1367.117 ; gain = 255.473 ; free physical = 4721 ; free virtual = 58596
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1367.117 ; gain = 255.473 ; free physical = 4720 ; free virtual = 58595
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1367.117 ; gain = 255.473 ; free physical = 4719 ; free virtual = 58594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1367.117 ; gain = 255.473 ; free physical = 4720 ; free virtual = 58595
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1367.117 ; gain = 255.473 ; free physical = 4720 ; free virtual = 58595
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1367.117 ; gain = 255.473 ; free physical = 4719 ; free virtual = 58594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     1|
|2     |IBUF |     8|
|3     |OBUF |    32|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    41|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1367.117 ; gain = 255.473 ; free physical = 4720 ; free virtual = 58595
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 22 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1367.117 ; gain = 255.473 ; free physical = 4721 ; free virtual = 58596
Synthesis Optimization Complete : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1367.125 ; gain = 255.473 ; free physical = 4721 ; free virtual = 58596
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

10 Infos, 22 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1486.945 ; gain = 387.891 ; free physical = 4546 ; free virtual = 58425
INFO: [Common 17-1381] The checkpoint '/home/nezin/Documents/ECE395A/vhdl/slope_bias_loader/slope_bias_loader.runs/synth_1/slope_bias_loader.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.12 . Memory (MB): peak = 1510.957 ; gain = 0.000 ; free physical = 4542 ; free virtual = 58421
INFO: [Common 17-206] Exiting Vivado at Sun Feb 25 16:03:10 2018...
