# Verilog Common Errors

This repository is dedicated to documenting common errors we encounter when using Verilog. So the next time you see one of them, you would have an idea how to solve and the reason of it happening.

## How to Contribute

We encourage you to enrich this repository with more error examples and their explanations. Here's how you can contribute:

1. **Submit New Errors**: If you encounter a Verilog error that's not yet documented here, feel free to submit it along with its explanation. Please ensure the explanation is clear and concise.

2. **Expand Existing Entries**: If you believe an existing error entry could benefit from more detailed explanation or additional context, you can enhance it with more information.

3. **Correct Errors**: If you find any inaccuracies in the existing entries, such as incorrect explanations or outdated information, please submit corrections.

To contribute, simply fork this repository, make your changes, and submit a pull request. We will review your pull request and merge them into the main repository as appropriate.

## Common Errors
