Vivado Simulator v2022.2.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/software/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L fifo_generator_v13_2_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot ov5640_rgb565_640x480_vga_behav xil_defaultlib.ov5640_rgb565_640x480_vga xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'wr_load' on this module [D:/iCloudDrive/course/EE332/lab/final/code/0528/0528.srcs/sources_1/new/ov5640_rgb565_640x480_vga.v:178]
ERROR: [VRFC 10-3180] cannot find port 'wr_len' on this module [D:/iCloudDrive/course/EE332/lab/final/code/0528/0528.srcs/sources_1/new/ov5640_rgb565_640x480_vga.v:177]
ERROR: [VRFC 10-3180] cannot find port 'wr_max_addr' on this module [D:/iCloudDrive/course/EE332/lab/final/code/0528/0528.srcs/sources_1/new/ov5640_rgb565_640x480_vga.v:176]
ERROR: [VRFC 10-3180] cannot find port 'wr_min_addr' on this module [D:/iCloudDrive/course/EE332/lab/final/code/0528/0528.srcs/sources_1/new/ov5640_rgb565_640x480_vga.v:175]
ERROR: [VRFC 10-3180] cannot find port 'rd_load' on this module [D:/iCloudDrive/course/EE332/lab/final/code/0528/0528.srcs/sources_1/new/ov5640_rgb565_640x480_vga.v:168]
ERROR: [VRFC 10-3180] cannot find port 'rd_len' on this module [D:/iCloudDrive/course/EE332/lab/final/code/0528/0528.srcs/sources_1/new/ov5640_rgb565_640x480_vga.v:167]
ERROR: [VRFC 10-3180] cannot find port 'rd_max_addr' on this module [D:/iCloudDrive/course/EE332/lab/final/code/0528/0528.srcs/sources_1/new/ov5640_rgb565_640x480_vga.v:166]
ERROR: [VRFC 10-3180] cannot find port 'rd_min_addr' on this module [D:/iCloudDrive/course/EE332/lab/final/code/0528/0528.srcs/sources_1/new/ov5640_rgb565_640x480_vga.v:165]
ERROR: [VRFC 10-3180] cannot find port 's_axi_rready' on this module [D:/iCloudDrive/course/EE332/lab/final/code/0528/0528.srcs/sources_1/new/ddr2_axi.v:483]
ERROR: [VRFC 10-3180] cannot find port 's_axi_rvalid' on this module [D:/iCloudDrive/course/EE332/lab/final/code/0528/0528.srcs/sources_1/new/ddr2_axi.v:482]
ERROR: [VRFC 10-3180] cannot find port 's_axi_rlast' on this module [D:/iCloudDrive/course/EE332/lab/final/code/0528/0528.srcs/sources_1/new/ddr2_axi.v:481]
ERROR: [VRFC 10-3180] cannot find port 's_axi_rresp' on this module [D:/iCloudDrive/course/EE332/lab/final/code/0528/0528.srcs/sources_1/new/ddr2_axi.v:480]
ERROR: [VRFC 10-3180] cannot find port 's_axi_rdata' on this module [D:/iCloudDrive/course/EE332/lab/final/code/0528/0528.srcs/sources_1/new/ddr2_axi.v:479]
ERROR: [VRFC 10-3180] cannot find port 's_axi_rid' on this module [D:/iCloudDrive/course/EE332/lab/final/code/0528/0528.srcs/sources_1/new/ddr2_axi.v:478]
ERROR: [VRFC 10-3180] cannot find port 's_axi_arready' on this module [D:/iCloudDrive/course/EE332/lab/final/code/0528/0528.srcs/sources_1/new/ddr2_axi.v:476]
ERROR: [VRFC 10-3180] cannot find port 's_axi_arvalid' on this module [D:/iCloudDrive/course/EE332/lab/final/code/0528/0528.srcs/sources_1/new/ddr2_axi.v:475]
ERROR: [VRFC 10-3180] cannot find port 's_axi_arqos' on this module [D:/iCloudDrive/course/EE332/lab/final/code/0528/0528.srcs/sources_1/new/ddr2_axi.v:474]
ERROR: [VRFC 10-3180] cannot find port 's_axi_arprot' on this module [D:/iCloudDrive/course/EE332/lab/final/code/0528/0528.srcs/sources_1/new/ddr2_axi.v:473]
ERROR: [VRFC 10-3180] cannot find port 's_axi_arcache' on this module [D:/iCloudDrive/course/EE332/lab/final/code/0528/0528.srcs/sources_1/new/ddr2_axi.v:472]
INFO: [#UNDEF] Sorry, too many errors..
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
