{"Source Block": ["miaow/src/verilog/rtl/lsu/lsu_op_manager.v@225:278@HdlStmProcess", "reg [63:0] exec_mask_reg;\nreg [63:0] exec_mask_reg_next;\nreg [63:0] exec_mask_base_reg;\nreg [63:0] exec_mask_base_reg_next;\n\nalways@(posedge clk) begin\n    if(rst) begin\n        current_wfid <= 6'd0;\n        current_pc <= 32'd0;\n        lsu_state <= IDLE_STATE;\n        lsu_rd_wr <= 1'b0;\n        mem_op_cnt_reg <= 6'd0;\n        mem_in_addr_reg <= 2048'd0;\n        mem_op_cnter <= 7'd0;\n        mem_data_buffer <= 2048'd0;\n        mem_data_offset <= 6'd0;\n        tracemon_mem_addr_reg <= 2048'd0;\n        sgpr_op <= 1'b0;\n        vgpr_op <= 1'b0;\n        gpr_dest_addr <= 12'd0;\n        gpr_op_depth_reg <= 2'd0;\n        gpr_op_depth_cntr <= 2'd0;\n        sgpr_wr_mask_reg <= 4'd0;\n        exec_mask_reg <= 64'd0;\n        exec_mask_base_reg <= 64'd0;\n        vgpr_source1_addr_reg <= 10'd0;\n        gm_or_lds_reg <= 1'b0;\n    end\n    else begin\n        current_wfid <= current_wfid_next;\n        current_pc <= current_pc_next;\n        lsu_state <= lsu_state_next;\n        lsu_rd_wr <= lsu_rd_wr_next;\n        mem_op_cnt_reg <= mem_op_cnt_reg_next;\n        mem_op_cnter <= mem_op_cnter_next;\n        mem_data_buffer <= mem_data_buffer_next_flat;\n        tracemon_mem_addr_reg <= tracemon_mem_addr_reg_next;\n        sgpr_op <= sgpr_op_next;\n        vgpr_op <= vgpr_op_next;\n        gpr_dest_addr <= gpr_dest_addr_next;\n        gpr_op_depth_reg <= gpr_op_depth_next;\n        gpr_op_depth_cntr <= gpr_op_depth_cntr_next;\n        sgpr_wr_mask_reg <= sgpr_wr_mask_reg_next;\n        exec_mask_reg <= exec_mask_reg_next;\n        exec_mask_base_reg <= exec_mask_base_reg_next;\n        vgpr_source1_addr_reg <= vgpr_source1_addr_reg_next;\n        gm_or_lds_reg <= gm_or_lds_reg_next;\n    end\nend\n\nalways@(*) begin\n    // LSU state/operation signals\n    lsu_state_next <= lsu_state;\n    lsu_rd_wr_next <= lsu_rd_wr;\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[237, "        mem_in_addr_reg <= 2048'd0;\n"]], "Add": [[238, "        mem_in_addr_reg <= 2048'd0;\n"], [259, "        mem_in_addr_reg <= mem_in_addr_reg_next;\n"]]}}