Determining the location of the ModelSim executable...

Using: c:/intelfpga_lite/23.1std/questa_fse/win64/

To specify a ModelSim executable directory, select: Tools -> Options -> EDA Tool Options
Note: if both Questa Intel FPGA Edition and ModelSim executables are available, Questa Intel FPGA Edition will be used.

**** Generating the ModelSim Testbench ****

quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off Monociclo -c main --vector_source="D:/Faculdade/Quarto Periodo/Arquitetura/Git-Monociclo/PROJETO-2-VA---PROCESSADOR-MONOCICLO-VERILOG/Monociclo/Waveform2.vwf" --testbench_file="D:/Faculdade/Quarto Periodo/Arquitetura/Git-Monociclo/PROJETO-2-VA---PROCESSADOR-MONOCICLO-VERILOG/Monociclo/simulation/qsim/Waveform2.vwf.vt"

Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition
    Info: Copyright (C) 2024  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Tue Mar 11 00:32:50 2025
Info: Command: quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off Monociclo -c main --vector_source="D:/Faculdade/Quarto Periodo/Arquitetura/Git-Monociclo/PROJETO-2-VA---PROCESSADOR-MONOCICLO-VERILOG/Monociclo/Waveform2.vwf" --testbench_file="D:/Faculdade/Quarto Periodo/Arquitetura/Git-Monociclo/PROJETO-2-VA---PROCESSADOR-MONOCICLO-VERILOG/Monociclo/simulation/qsim/Waveform2.vwf.vt"
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.

): Ignoring output pin "ALUResult[11]" in vector source file when writing test bench files

" in vector source file when writing test bench files

 warnings
    Info: Peak virtual memory: 4659 megabytes
    Info: Processing ended: Tue Mar 11 00:32:51 2025
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00

Completed successfully. 

Completed successfully. 

**** Generating the functional simulation netlist ****

quartus_eda --write_settings_files=off --simulation --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory="D:/Faculdade/Quarto Periodo/Arquitetura/Git-Monociclo/PROJETO-2-VA---PROCESSADOR-MONOCICLO-VERILOG/Monociclo/simulation/qsim/" Monociclo -c main

Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition
    Info: Copyright (C) 2024  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Tue Mar 11 00:32:51 2025
Info: Command: quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory="D:/Faculdade/Quarto Periodo/Arquitetura/Git-Monociclo/PROJETO-2-VA---PROCESSADOR-MONOCICLO-VERILOG/Monociclo/simulation/qsim/" Monociclo -c main
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (204019): Generated file main.vo in folder "D:/Faculdade/Quarto Periodo/Arquitetura/Git-Monociclo/PROJETO-2-VA---PROCESSADOR-MONOCICLO-VERILOG/Monociclo/simulation/qsim//" for EDA simulation tool
Info: Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 4663 megabytes
    Info: Processing ended: Tue Mar 11 00:32:52 2025
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00

Completed successfully. 

**** Generating the ModelSim .do script ****

D:/Faculdade/Quarto Periodo/Arquitetura/Git-Monociclo/PROJETO-2-VA---PROCESSADOR-MONOCICLO-VERILOG/Monociclo/simulation/qsim/Monociclo.do generated.

Completed successfully. 

**** Running the ModelSim simulation ****

c:/intelfpga_lite/23.1std/questa_fse/win64//vsim -c -do Monociclo.do

Reading pref.tcl


# 2023.3


# do Monociclo.do

# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1

# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023

# Start time: 00:32:53 on Mar 11,2025
# vlog -work work main.vo 

# -- Compiling module main

# -- Compiling module hard_block

# 

# Top level modules:
# 	main

# End time: 00:32:53 on Mar 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0

# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023

# Start time: 00:32:53 on Mar 11,2025
# vlog -work work Waveform2.vwf.vt 

# -- Compiling module main_vlg_vec_tst

# 

# Top level modules:
# 	main_vlg_vec_tst

# End time: 00:32:53 on Mar 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0

# vsim -suppress 12110 -voptargs=""+acc"" -c -t 1ps -L fiftyfivenm_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.main_vlg_vec_tst 
# Start time: 00:32:53 on Mar 11,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Warning: main.vo(149537): (vopt-2685) [TFMPC] - Too few port connections for '\~QUARTUS_CREATED_ADC1~ '.  Expected 8, found 7.
# ** Warning: main.vo(149537): (vopt-2718) [TFMPC] - Missing connection for port 'clk_dft'.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=3.
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2023.3 win64 Jul 17 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //

# Loading work.main_vlg_vec_tst(fast)
# Loading work.main(fast)
# Loading work.hard_block(fast)
# Loading fiftyfivenm_ver.fiftyfivenm_io_obuf(fast)
# Loading fiftyfivenm_ver.fiftyfivenm_io_ibuf(fast)
# Loading fiftyfivenm_ver.fiftyfivenm_clkctrl(fast)
# Loading fiftyfivenm_ver.fiftyfivenm_mux41(fast)
# Loading fiftyfivenm_ver.fiftyfivenm_ena_reg(fast)
# Loading fiftyfivenm_ver.fiftyfivenm_lcell_comb(fast)
# Loading altera_ver.dffeas(fast)
# Loading fiftyfivenm_ver.fiftyfivenm_lcell_comb(fast__1)
# Loading fiftyfivenm_ver.fiftyfivenm_unvm(fast)
# Loading fiftyfivenm_ver.fiftyfivenm_adcblock(fast)

# after#27

# ** Note: $finish    : Waveform2.vwf.vt(51)
#    Time: 1 us  Iteration: 0  Instance: /main_vlg_vec_tst

# End time: 00:32:57 on Mar 11,2025, Elapsed time: 0:00:04
# Errors: 0, Warnings: 3

Completed successfully. 

**** Converting ModelSim VCD to vector waveform ****

Reading D:/Faculdade/Quarto Periodo/Arquitetura/Git-Monociclo/PROJETO-2-VA---PROCESSADOR-MONOCICLO-VERILOG/Monociclo/Waveform2.vwf...

Reading D:/Faculdade/Quarto Periodo/Arquitetura/Git-Monociclo/PROJETO-2-VA---PROCESSADOR-MONOCICLO-VERILOG/Monociclo/simulation/qsim/Monociclo.msim.vcd...

Processing channel transitions... 

Writing the resulting VWF to D:/Faculdade/Quarto Periodo/Arquitetura/Git-Monociclo/PROJETO-2-VA---PROCESSADOR-MONOCICLO-VERILOG/Monociclo/simulation/qsim/Monociclo_20250311003257.sim.vwf

Finished VCD to VWF conversion.

Completed successfully. 

All completed.