# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do SnakeComputer_run_msim_rtl_verilog.do
# if ![file isdirectory SnakeComputer_iputf_libs] {
# 	file mkdir SnakeComputer_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
###### Libraries for IPUTF cores 
###### End libraries for IPUTF cores 
###### MIF file copy and HDL compilation commands for IPUTF cores 
# 
# 
# vlog "C:/Users/eboli/Documents/Github/digital_design_proyecto_final/clkIP_sim/clkIP.vo"
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:50:08 on Jun 24,2025
# vlog -reportprogress 300 C:/Users/eboli/Documents/Github/digital_design_proyecto_final/clkIP_sim/clkIP.vo 
# -- Compiling module clkIP
# 
# Top level modules:
# 	clkIP
# End time: 03:50:08 on Jun 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/eboli/Documents/Github/digital_design_proyecto_final {C:/Users/eboli/Documents/Github/digital_design_proyecto_final/RAM2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:50:08 on Jun 24,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/eboli/Documents/Github/digital_design_proyecto_final" C:/Users/eboli/Documents/Github/digital_design_proyecto_final/RAM2.v 
# -- Compiling module RAM2
# 
# Top level modules:
# 	RAM2
# End time: 03:50:08 on Jun 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/eboli/Documents/Github/digital_design_proyecto_final/ALU {C:/Users/eboli/Documents/Github/digital_design_proyecto_final/ALU/Multiplier.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:50:08 on Jun 24,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/eboli/Documents/Github/digital_design_proyecto_final/ALU" C:/Users/eboli/Documents/Github/digital_design_proyecto_final/ALU/Multiplier.sv 
# -- Compiling module Multiplier
# 
# Top level modules:
# 	Multiplier
# End time: 03:50:08 on Jun 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/eboli/Documents/Github/digital_design_proyecto_final/ALU {C:/Users/eboli/Documents/Github/digital_design_proyecto_final/ALU/Subtractor.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:50:08 on Jun 24,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/eboli/Documents/Github/digital_design_proyecto_final/ALU" C:/Users/eboli/Documents/Github/digital_design_proyecto_final/ALU/Subtractor.sv 
# -- Compiling module Subtractor
# 
# Top level modules:
# 	Subtractor
# End time: 03:50:09 on Jun 24,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/eboli/Documents/Github/digital_design_proyecto_final/ALU {C:/Users/eboli/Documents/Github/digital_design_proyecto_final/ALU/Adder.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:50:09 on Jun 24,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/eboli/Documents/Github/digital_design_proyecto_final/ALU" C:/Users/eboli/Documents/Github/digital_design_proyecto_final/ALU/Adder.sv 
# -- Compiling module Adder
# 
# Top level modules:
# 	Adder
# End time: 03:50:09 on Jun 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware {C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/ALU.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:50:09 on Jun 24,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware" C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/ALU.sv 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 03:50:09 on Jun 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware {C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/ROM.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:50:09 on Jun 24,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware" C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/ROM.sv 
# -- Compiling module ROM
# 
# Top level modules:
# 	ROM
# End time: 03:50:09 on Jun 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware {C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/RAM.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:50:09 on Jun 24,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware" C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/RAM.sv 
# -- Compiling module RAM
# 
# Top level modules:
# 	RAM
# End time: 03:50:09 on Jun 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware {C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/GPR.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:50:09 on Jun 24,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware" C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/GPR.sv 
# -- Compiling module GPR
# 
# Top level modules:
# 	GPR
# End time: 03:50:09 on Jun 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware {C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/CPU.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:50:09 on Jun 24,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware" C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/CPU.sv 
# -- Compiling module CPU
# 
# Top level modules:
# 	CPU
# End time: 03:50:09 on Jun 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware {C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/ControlUnit.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:50:09 on Jun 24,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware" C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/ControlUnit.sv 
# -- Compiling module ControlUnit
# 
# Top level modules:
# 	ControlUnit
# End time: 03:50:09 on Jun 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware {C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/RegisterFile.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:50:09 on Jun 24,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware" C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/RegisterFile.sv 
# -- Compiling module RegisterFile
# 
# Top level modules:
# 	RegisterFile
# End time: 03:50:09 on Jun 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware {C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/ImmExtend.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:50:09 on Jun 24,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware" C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/ImmExtend.sv 
# -- Compiling module ImmExtend
# 
# Top level modules:
# 	ImmExtend
# End time: 03:50:10 on Jun 24,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware {C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/SignExtend.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:50:10 on Jun 24,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware" C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/SignExtend.sv 
# -- Compiling module SignExtend
# 
# Top level modules:
# 	SignExtend
# End time: 03:50:10 on Jun 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/eboli/Documents/Github/digital_design_proyecto_final/testbenches {C:/Users/eboli/Documents/Github/digital_design_proyecto_final/testbenches/SignExtend_tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:50:10 on Jun 24,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/eboli/Documents/Github/digital_design_proyecto_final/testbenches" C:/Users/eboli/Documents/Github/digital_design_proyecto_final/testbenches/SignExtend_tb.sv 
# -- Compiling module SignExtend_tb
# 
# Top level modules:
# 	SignExtend_tb
# End time: 03:50:10 on Jun 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/eboli/Documents/Github/digital_design_proyecto_final/VGA {C:/Users/eboli/Documents/Github/digital_design_proyecto_final/VGA/vga_controller.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:50:10 on Jun 24,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/eboli/Documents/Github/digital_design_proyecto_final/VGA" C:/Users/eboli/Documents/Github/digital_design_proyecto_final/VGA/vga_controller.sv 
# -- Compiling module vga_controller
# 
# Top level modules:
# 	vga_controller
# End time: 03:50:10 on Jun 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/eboli/Documents/Github/digital_design_proyecto_final/VGA {C:/Users/eboli/Documents/Github/digital_design_proyecto_final/VGA/video_gen.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:50:10 on Jun 24,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/eboli/Documents/Github/digital_design_proyecto_final/VGA" C:/Users/eboli/Documents/Github/digital_design_proyecto_final/VGA/video_gen.sv 
# -- Compiling module video_gen
# 
# Top level modules:
# 	video_gen
# End time: 03:50:10 on Jun 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware {C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/ByteExtend.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:50:10 on Jun 24,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware" C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/ByteExtend.sv 
# -- Compiling module ByteExtend
# 
# Top level modules:
# 	ByteExtend
# End time: 03:50:10 on Jun 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware {C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/uartRX.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:50:10 on Jun 24,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware" C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/uartRX.sv 
# -- Compiling module uartRX
# 
# Top level modules:
# 	uartRX
# End time: 03:50:10 on Jun 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/eboli/Documents/Github/digital_design_proyecto_final/ALU {C:/Users/eboli/Documents/Github/digital_design_proyecto_final/ALU/ShiftLeft.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:50:10 on Jun 24,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/eboli/Documents/Github/digital_design_proyecto_final/ALU" C:/Users/eboli/Documents/Github/digital_design_proyecto_final/ALU/ShiftLeft.sv 
# -- Compiling module ShiftLeft
# 
# Top level modules:
# 	ShiftLeft
# End time: 03:50:10 on Jun 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware {C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/ClockDivider.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:50:10 on Jun 24,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware" C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/ClockDivider.sv 
# -- Compiling module ClockDivider
# 
# Top level modules:
# 	ClockDivider
# End time: 03:50:10 on Jun 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/eboli/Documents/Github/digital_design_proyecto_final/testbenches {C:/Users/eboli/Documents/Github/digital_design_proyecto_final/testbenches/CPU_tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:50:10 on Jun 24,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/eboli/Documents/Github/digital_design_proyecto_final/testbenches" C:/Users/eboli/Documents/Github/digital_design_proyecto_final/testbenches/CPU_tb.sv 
# -- Compiling module CPU_tb
# 
# Top level modules:
# 	CPU_tb
# End time: 03:50:10 on Jun 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  CPU_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" CPU_tb 
# Start time: 03:50:11 on Jun 24,2025
# Loading sv_std.std
# Loading work.CPU_tb
# Loading work.CPU
# Loading work.ClockDivider
# Loading work.clkIP
# Loading altera_lnsim_ver.altera_lnsim_functions
# Loading altera_lnsim_ver.altera_pll
# Loading work.uartRX
# Loading work.ControlUnit
# Loading work.RegisterFile
# Loading work.GPR
# Loading work.RAM
# Loading work.RAM2
# Loading altera_mf_ver.altsyncram
# Loading work.ROM
# Loading work.ALU
# Loading work.Adder
# Loading work.Subtractor
# Loading work.Multiplier
# Loading work.ShiftLeft
# Loading work.vga_controller
# Loading work.video_gen
# Loading work.ImmExtend
# Loading work.SignExtend
# Loading work.ByteExtend
# Loading altera_lnsim_ver.dps_extra_kick
# Loading altera_lnsim_ver.dprio_init
# Loading altera_lnsim_ver.altera_generic_pll_functions
# Loading altera_lnsim_ver.generic_pll
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3017) C:/Users/eboli/Documents/Github/digital_design_proyecto_final/testbenches/CPU_tb.sv(6): [TFMPC] - Too few port connections. Expected 12, found 2.
#    Time: 0 ps  Iteration: 0  Instance: /CPU_tb/dut File: C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/CPU.sv
# ** Warning: (vsim-3722) C:/Users/eboli/Documents/Github/digital_design_proyecto_final/testbenches/CPU_tb.sv(6): [TFMPC] - Missing connection for port 'rx'.
# ** Warning: (vsim-3722) C:/Users/eboli/Documents/Github/digital_design_proyecto_final/testbenches/CPU_tb.sv(6): [TFMPC] - Missing connection for port 'leds'.
# ** Warning: (vsim-3722) C:/Users/eboli/Documents/Github/digital_design_proyecto_final/testbenches/CPU_tb.sv(6): [TFMPC] - Missing connection for port 'hsync'.
# ** Warning: (vsim-3722) C:/Users/eboli/Documents/Github/digital_design_proyecto_final/testbenches/CPU_tb.sv(6): [TFMPC] - Missing connection for port 'vsync'.
# ** Warning: (vsim-3722) C:/Users/eboli/Documents/Github/digital_design_proyecto_final/testbenches/CPU_tb.sv(6): [TFMPC] - Missing connection for port 'r'.
# ** Warning: (vsim-3722) C:/Users/eboli/Documents/Github/digital_design_proyecto_final/testbenches/CPU_tb.sv(6): [TFMPC] - Missing connection for port 'g'.
# ** Warning: (vsim-3722) C:/Users/eboli/Documents/Github/digital_design_proyecto_final/testbenches/CPU_tb.sv(6): [TFMPC] - Missing connection for port 'b'.
# ** Warning: (vsim-3722) C:/Users/eboli/Documents/Github/digital_design_proyecto_final/testbenches/CPU_tb.sv(6): [TFMPC] - Missing connection for port 'blank_b'.
# ** Warning: (vsim-3722) C:/Users/eboli/Documents/Github/digital_design_proyecto_final/testbenches/CPU_tb.sv(6): [TFMPC] - Missing connection for port 'sync_b'.
# ** Warning: (vsim-3722) C:/Users/eboli/Documents/Github/digital_design_proyecto_final/testbenches/CPU_tb.sv(6): [TFMPC] - Missing connection for port 'vgaclk'.
# ** Warning: (vsim-3017) C:/Users/eboli/Documents/Github/digital_design_proyecto_final/clkIP_sim/clkIP.vo(45): [TFMPC] - Too few port connections. Expected 26, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /CPU_tb/dut/clkdiv/clkip_altera_pll_altera_pll_i_639 File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_lnsim.sv
# ** Warning: (vsim-3722) C:/Users/eboli/Documents/Github/digital_design_proyecto_final/clkIP_sim/clkIP.vo(45): [TFMPC] - Missing connection for port 'refclk1'.
# ** Warning: (vsim-3722) C:/Users/eboli/Documents/Github/digital_design_proyecto_final/clkIP_sim/clkIP.vo(45): [TFMPC] - Missing connection for port 'phase_en'.
# ** Warning: (vsim-3722) C:/Users/eboli/Documents/Github/digital_design_proyecto_final/clkIP_sim/clkIP.vo(45): [TFMPC] - Missing connection for port 'updn'.
# ** Warning: (vsim-3722) C:/Users/eboli/Documents/Github/digital_design_proyecto_final/clkIP_sim/clkIP.vo(45): [TFMPC] - Missing connection for port 'num_phase_shifts'.
# ** Warning: (vsim-3722) C:/Users/eboli/Documents/Github/digital_design_proyecto_final/clkIP_sim/clkIP.vo(45): [TFMPC] - Missing connection for port 'scanclk'.
# ** Warning: (vsim-3722) C:/Users/eboli/Documents/Github/digital_design_proyecto_final/clkIP_sim/clkIP.vo(45): [TFMPC] - Missing connection for port 'cntsel'.
# ** Warning: (vsim-3722) C:/Users/eboli/Documents/Github/digital_design_proyecto_final/clkIP_sim/clkIP.vo(45): [TFMPC] - Missing connection for port 'reconfig_to_pll'.
# ** Warning: (vsim-3722) C:/Users/eboli/Documents/Github/digital_design_proyecto_final/clkIP_sim/clkIP.vo(45): [TFMPC] - Missing connection for port 'extswitch'.
# ** Warning: (vsim-3722) C:/Users/eboli/Documents/Github/digital_design_proyecto_final/clkIP_sim/clkIP.vo(45): [TFMPC] - Missing connection for port 'adjpllin'.
# ** Warning: (vsim-3722) C:/Users/eboli/Documents/Github/digital_design_proyecto_final/clkIP_sim/clkIP.vo(45): [TFMPC] - Missing connection for port 'cclk'.
# ** Warning: (vsim-3722) C:/Users/eboli/Documents/Github/digital_design_proyecto_final/clkIP_sim/clkIP.vo(45): [TFMPC] - Missing connection for port 'fboutclk'.
# ** Warning: (vsim-3722) C:/Users/eboli/Documents/Github/digital_design_proyecto_final/clkIP_sim/clkIP.vo(45): [TFMPC] - Missing connection for port 'phase_done'.
# ** Warning: (vsim-3722) C:/Users/eboli/Documents/Github/digital_design_proyecto_final/clkIP_sim/clkIP.vo(45): [TFMPC] - Missing connection for port 'reconfig_from_pll'.
# ** Warning: (vsim-3722) C:/Users/eboli/Documents/Github/digital_design_proyecto_final/clkIP_sim/clkIP.vo(45): [TFMPC] - Missing connection for port 'activeclk'.
# ** Warning: (vsim-3722) C:/Users/eboli/Documents/Github/digital_design_proyecto_final/clkIP_sim/clkIP.vo(45): [TFMPC] - Missing connection for port 'clkbad'.
# ** Warning: (vsim-3722) C:/Users/eboli/Documents/Github/digital_design_proyecto_final/clkIP_sim/clkIP.vo(45): [TFMPC] - Missing connection for port 'phout'.
# ** Warning: (vsim-3722) C:/Users/eboli/Documents/Github/digital_design_proyecto_final/clkIP_sim/clkIP.vo(45): [TFMPC] - Missing connection for port 'lvds_clk'.
# ** Warning: (vsim-3722) C:/Users/eboli/Documents/Github/digital_design_proyecto_final/clkIP_sim/clkIP.vo(45): [TFMPC] - Missing connection for port 'loaden'.
# ** Warning: (vsim-3722) C:/Users/eboli/Documents/Github/digital_design_proyecto_final/clkIP_sim/clkIP.vo(45): [TFMPC] - Missing connection for port 'extclk_out'.
# ** Warning: (vsim-3722) C:/Users/eboli/Documents/Github/digital_design_proyecto_final/clkIP_sim/clkIP.vo(45): [TFMPC] - Missing connection for port 'cascade_out'.
# ** Warning: (vsim-3722) C:/Users/eboli/Documents/Github/digital_design_proyecto_final/clkIP_sim/clkIP.vo(45): [TFMPC] - Missing connection for port 'zdbfbclk'.
# ** Warning: (vsim-3015) C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/CPU.sv(91): [PCDPC] - Port size (4) does not match connection size (32) for port 'A1'. The port definition is at: C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/RegisterFile.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /CPU_tb/dut/c2 File: C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/RegisterFile.sv
# ** Warning: (vsim-3015) C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/CPU.sv(91): [PCDPC] - Port size (4) does not match connection size (32) for port 'A2'. The port definition is at: C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/RegisterFile.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /CPU_tb/dut/c2 File: C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/RegisterFile.sv
# ** Warning: (vsim-3015) C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/CPU.sv(91): [PCDPC] - Port size (4) does not match connection size (32) for port 'A3'. The port definition is at: C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/RegisterFile.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /CPU_tb/dut/c2 File: C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/RegisterFile.sv
# ** Warning: (vsim-3015) C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/CPU.sv(104): [PCDPC] - Port size (11) does not match connection size (1) for port 'adapter_addr'. The port definition is at: C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/RAM.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /CPU_tb/dut/c3 File: C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/RAM.sv
# ** Warning: (vsim-3015) C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/CPU.sv(104): [PCDPC] - Port size (32) does not match connection size (1) for port 'adapter_data'. The port definition is at: C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/RAM.sv(10).
#    Time: 0 ps  Iteration: 0  Instance: /CPU_tb/dut/c3 File: C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/RAM.sv
# ** Warning: (vsim-3015) C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/RAM.sv(21): [PCDPC] - Port size (5) does not match connection size (11) for port 'address_a'. The port definition is at: C:/Users/eboli/Documents/Github/digital_design_proyecto_final/RAM2.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /CPU_tb/dut/c3/memory File: C:/Users/eboli/Documents/Github/digital_design_proyecto_final/RAM2.v
# ** Warning: (vsim-3015) C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/RAM.sv(21): [PCDPC] - Port size (5) does not match connection size (11) for port 'address_b'. The port definition is at: C:/Users/eboli/Documents/Github/digital_design_proyecto_final/RAM2.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /CPU_tb/dut/c3/memory File: C:/Users/eboli/Documents/Github/digital_design_proyecto_final/RAM2.v
# ** Warning: (vsim-3017) C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/CPU.sv(135): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /CPU_tb/dut/vgaCont File: C:/Users/eboli/Documents/Github/digital_design_proyecto_final/VGA/vga_controller.sv
# ** Warning: (vsim-3722) C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/CPU.sv(135): [TFMPC] - Missing connection for port 'reset'.
# ** Warning: (vsim-3839) C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/CPU.sv(38): Variable '/CPU_tb/dut/y', driven via a port connection, is multiply driven. See C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/CPU.sv(135).
#    Time: 0 ps  Iteration: 0  Instance: /CPU_tb/dut File: C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/CPU.sv
# ** Warning: (vsim-3839) C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/CPU.sv(36): Variable '/CPU_tb/dut/x', driven via a port connection, is multiply driven. See C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/CPU.sv(135).
#    Time: 0 ps  Iteration: 0  Instance: /CPU_tb/dut File: C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/CPU.sv
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: eboli  Hostname: EDUARDODELL  ProcessID: 6700
#           Attempting to use alternate WLF file "./wlft7yznh6".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft7yznh6
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Info: hierarchical_name = CPU_tb.dut.clkdiv.clkip_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen
# Adjusting output period from 39721.946375 to 40000.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (CPU_tb.dut.clkdiv.clkip_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = CPU_tb.dut.clkdiv.clkip_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen
# Info: reference_clock_frequency = 50.0 MHz
# Info: output_clock_frequency = 25.175 MHZ
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 20000.000000
# Info: output_clock_low_period = 20000.000000
# Info: hierarchical_name = CPU_tb.dut.clkdiv.clkip_altera_pll_altera_pll_i_639.new_model.gpll.UI
# Warning: The frequency of the reference clock signal differs from the specified frequency (50.0 MHz).
# ** Note: $stop    : C:/Users/eboli/Documents/Github/digital_design_proyecto_final/testbenches/CPU_tb.sv(21)
#    Time: 1010 ps  Iteration: 0  Instance: /CPU_tb
# Break in Module CPU_tb at C:/Users/eboli/Documents/Github/digital_design_proyecto_final/testbenches/CPU_tb.sv line 21
add wave -position end  sim:/CPU_tb/dut/c4/inst
add wave -position end  sim:/CPU_tb/dut/c4/PC
add wave -position end  sim:/CPU_tb/dut/c2/q
add wave -position 4  sim:/CPU_tb/dut/c3/ReadData
add wave -position 4  sim:/CPU_tb/dut/c3/A
add wave -position 5  sim:/CPU_tb/dut/c3/WriteData
restart
# ** Warning: (vsim-3017) C:/Users/eboli/Documents/Github/digital_design_proyecto_final/testbenches/CPU_tb.sv(6): [TFMPC] - Too few port connections. Expected 12, found 2.
#    Time: 0 ps  Iteration: 0  Instance: /CPU_tb/dut File: C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/CPU.sv
# ** Warning: (vsim-3722) C:/Users/eboli/Documents/Github/digital_design_proyecto_final/testbenches/CPU_tb.sv(6): [TFMPC] - Missing connection for port 'rx'.
# ** Warning: (vsim-3722) C:/Users/eboli/Documents/Github/digital_design_proyecto_final/testbenches/CPU_tb.sv(6): [TFMPC] - Missing connection for port 'leds'.
# ** Warning: (vsim-3722) C:/Users/eboli/Documents/Github/digital_design_proyecto_final/testbenches/CPU_tb.sv(6): [TFMPC] - Missing connection for port 'hsync'.
# ** Warning: (vsim-3722) C:/Users/eboli/Documents/Github/digital_design_proyecto_final/testbenches/CPU_tb.sv(6): [TFMPC] - Missing connection for port 'vsync'.
# ** Warning: (vsim-3722) C:/Users/eboli/Documents/Github/digital_design_proyecto_final/testbenches/CPU_tb.sv(6): [TFMPC] - Missing connection for port 'r'.
# ** Warning: (vsim-3722) C:/Users/eboli/Documents/Github/digital_design_proyecto_final/testbenches/CPU_tb.sv(6): [TFMPC] - Missing connection for port 'g'.
# ** Warning: (vsim-3722) C:/Users/eboli/Documents/Github/digital_design_proyecto_final/testbenches/CPU_tb.sv(6): [TFMPC] - Missing connection for port 'b'.
# ** Warning: (vsim-3722) C:/Users/eboli/Documents/Github/digital_design_proyecto_final/testbenches/CPU_tb.sv(6): [TFMPC] - Missing connection for port 'blank_b'.
# ** Warning: (vsim-3722) C:/Users/eboli/Documents/Github/digital_design_proyecto_final/testbenches/CPU_tb.sv(6): [TFMPC] - Missing connection for port 'sync_b'.
# ** Warning: (vsim-3722) C:/Users/eboli/Documents/Github/digital_design_proyecto_final/testbenches/CPU_tb.sv(6): [TFMPC] - Missing connection for port 'vgaclk'.
# ** Warning: (vsim-3017) C:/Users/eboli/Documents/Github/digital_design_proyecto_final/clkIP_sim/clkIP.vo(45): [TFMPC] - Too few port connections. Expected 26, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /CPU_tb/dut/clkdiv/clkip_altera_pll_altera_pll_i_639 File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_lnsim.sv
# ** Warning: (vsim-3722) C:/Users/eboli/Documents/Github/digital_design_proyecto_final/clkIP_sim/clkIP.vo(45): [TFMPC] - Missing connection for port 'refclk1'.
# ** Warning: (vsim-3722) C:/Users/eboli/Documents/Github/digital_design_proyecto_final/clkIP_sim/clkIP.vo(45): [TFMPC] - Missing connection for port 'phase_en'.
# ** Warning: (vsim-3722) C:/Users/eboli/Documents/Github/digital_design_proyecto_final/clkIP_sim/clkIP.vo(45): [TFMPC] - Missing connection for port 'updn'.
# ** Warning: (vsim-3722) C:/Users/eboli/Documents/Github/digital_design_proyecto_final/clkIP_sim/clkIP.vo(45): [TFMPC] - Missing connection for port 'num_phase_shifts'.
# ** Warning: (vsim-3722) C:/Users/eboli/Documents/Github/digital_design_proyecto_final/clkIP_sim/clkIP.vo(45): [TFMPC] - Missing connection for port 'scanclk'.
# ** Warning: (vsim-3722) C:/Users/eboli/Documents/Github/digital_design_proyecto_final/clkIP_sim/clkIP.vo(45): [TFMPC] - Missing connection for port 'cntsel'.
# ** Warning: (vsim-3722) C:/Users/eboli/Documents/Github/digital_design_proyecto_final/clkIP_sim/clkIP.vo(45): [TFMPC] - Missing connection for port 'reconfig_to_pll'.
# ** Warning: (vsim-3722) C:/Users/eboli/Documents/Github/digital_design_proyecto_final/clkIP_sim/clkIP.vo(45): [TFMPC] - Missing connection for port 'extswitch'.
# ** Warning: (vsim-3722) C:/Users/eboli/Documents/Github/digital_design_proyecto_final/clkIP_sim/clkIP.vo(45): [TFMPC] - Missing connection for port 'adjpllin'.
# ** Warning: (vsim-3722) C:/Users/eboli/Documents/Github/digital_design_proyecto_final/clkIP_sim/clkIP.vo(45): [TFMPC] - Missing connection for port 'cclk'.
# ** Warning: (vsim-3722) C:/Users/eboli/Documents/Github/digital_design_proyecto_final/clkIP_sim/clkIP.vo(45): [TFMPC] - Missing connection for port 'fboutclk'.
# ** Warning: (vsim-3722) C:/Users/eboli/Documents/Github/digital_design_proyecto_final/clkIP_sim/clkIP.vo(45): [TFMPC] - Missing connection for port 'phase_done'.
# ** Warning: (vsim-3722) C:/Users/eboli/Documents/Github/digital_design_proyecto_final/clkIP_sim/clkIP.vo(45): [TFMPC] - Missing connection for port 'reconfig_from_pll'.
# ** Warning: (vsim-3722) C:/Users/eboli/Documents/Github/digital_design_proyecto_final/clkIP_sim/clkIP.vo(45): [TFMPC] - Missing connection for port 'activeclk'.
# ** Warning: (vsim-3722) C:/Users/eboli/Documents/Github/digital_design_proyecto_final/clkIP_sim/clkIP.vo(45): [TFMPC] - Missing connection for port 'clkbad'.
# ** Warning: (vsim-3722) C:/Users/eboli/Documents/Github/digital_design_proyecto_final/clkIP_sim/clkIP.vo(45): [TFMPC] - Missing connection for port 'phout'.
# ** Warning: (vsim-3722) C:/Users/eboli/Documents/Github/digital_design_proyecto_final/clkIP_sim/clkIP.vo(45): [TFMPC] - Missing connection for port 'lvds_clk'.
# ** Warning: (vsim-3722) C:/Users/eboli/Documents/Github/digital_design_proyecto_final/clkIP_sim/clkIP.vo(45): [TFMPC] - Missing connection for port 'loaden'.
# ** Warning: (vsim-3722) C:/Users/eboli/Documents/Github/digital_design_proyecto_final/clkIP_sim/clkIP.vo(45): [TFMPC] - Missing connection for port 'extclk_out'.
# ** Warning: (vsim-3722) C:/Users/eboli/Documents/Github/digital_design_proyecto_final/clkIP_sim/clkIP.vo(45): [TFMPC] - Missing connection for port 'cascade_out'.
# ** Warning: (vsim-3722) C:/Users/eboli/Documents/Github/digital_design_proyecto_final/clkIP_sim/clkIP.vo(45): [TFMPC] - Missing connection for port 'zdbfbclk'.
# ** Warning: (vsim-3015) C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/CPU.sv(91): [PCDPC] - Port size (4) does not match connection size (32) for port 'A1'. The port definition is at: C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/RegisterFile.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /CPU_tb/dut/c2 File: C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/RegisterFile.sv
# ** Warning: (vsim-3015) C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/CPU.sv(91): [PCDPC] - Port size (4) does not match connection size (32) for port 'A2'. The port definition is at: C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/RegisterFile.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /CPU_tb/dut/c2 File: C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/RegisterFile.sv
# ** Warning: (vsim-3015) C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/CPU.sv(91): [PCDPC] - Port size (4) does not match connection size (32) for port 'A3'. The port definition is at: C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/RegisterFile.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /CPU_tb/dut/c2 File: C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/RegisterFile.sv
# ** Warning: (vsim-3015) C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/CPU.sv(104): [PCDPC] - Port size (11) does not match connection size (1) for port 'adapter_addr'. The port definition is at: C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/RAM.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /CPU_tb/dut/c3 File: C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/RAM.sv
# ** Warning: (vsim-3015) C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/CPU.sv(104): [PCDPC] - Port size (32) does not match connection size (1) for port 'adapter_data'. The port definition is at: C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/RAM.sv(10).
#    Time: 0 ps  Iteration: 0  Instance: /CPU_tb/dut/c3 File: C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/RAM.sv
# ** Warning: (vsim-3015) C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/RAM.sv(21): [PCDPC] - Port size (5) does not match connection size (11) for port 'address_a'. The port definition is at: C:/Users/eboli/Documents/Github/digital_design_proyecto_final/RAM2.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /CPU_tb/dut/c3/memory File: C:/Users/eboli/Documents/Github/digital_design_proyecto_final/RAM2.v
# ** Warning: (vsim-3015) C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/RAM.sv(21): [PCDPC] - Port size (5) does not match connection size (11) for port 'address_b'. The port definition is at: C:/Users/eboli/Documents/Github/digital_design_proyecto_final/RAM2.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /CPU_tb/dut/c3/memory File: C:/Users/eboli/Documents/Github/digital_design_proyecto_final/RAM2.v
# ** Warning: (vsim-3017) C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/CPU.sv(135): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /CPU_tb/dut/vgaCont File: C:/Users/eboli/Documents/Github/digital_design_proyecto_final/VGA/vga_controller.sv
# ** Warning: (vsim-3722) C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/CPU.sv(135): [TFMPC] - Missing connection for port 'reset'.
# ** Warning: (vsim-3839) C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/CPU.sv(38): Variable '/CPU_tb/dut/y', driven via a port connection, is multiply driven. See C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/CPU.sv(135).
#    Time: 0 ps  Iteration: 0  Instance: /CPU_tb/dut File: C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/CPU.sv
# ** Warning: (vsim-3839) C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/CPU.sv(36): Variable '/CPU_tb/dut/x', driven via a port connection, is multiply driven. See C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/CPU.sv(135).
#    Time: 0 ps  Iteration: 0  Instance: /CPU_tb/dut File: C:/Users/eboli/Documents/Github/digital_design_proyecto_final/hardware/CPU.sv
run -all
# Info: hierarchical_name = CPU_tb.dut.clkdiv.clkip_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen
# Adjusting output period from 39721.946375 to 40000.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (CPU_tb.dut.clkdiv.clkip_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = CPU_tb.dut.clkdiv.clkip_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen
# Info: reference_clock_frequency = 50.0 MHz
# Info: output_clock_frequency = 25.175 MHZ
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 20000.000000
# Info: output_clock_low_period = 20000.000000
# Info: hierarchical_name = CPU_tb.dut.clkdiv.clkip_altera_pll_altera_pll_i_639.new_model.gpll.UI
# Warning: The frequency of the reference clock signal differs from the specified frequency (50.0 MHz).
# ** Note: $stop    : C:/Users/eboli/Documents/Github/digital_design_proyecto_final/testbenches/CPU_tb.sv(21)
#    Time: 1010 ps  Iteration: 0  Instance: /CPU_tb
# Break in Module CPU_tb at C:/Users/eboli/Documents/Github/digital_design_proyecto_final/testbenches/CPU_tb.sv line 21
run 40000
# End time: 03:54:14 on Jun 24,2025, Elapsed time: 0:04:03
# Errors: 0, Warnings: 90
