// Seed: 4224029254
module module_0 (
    output tri1 id_0,
    input wire id_1,
    input supply0 id_2,
    input supply0 id_3,
    input wire id_4,
    input wor id_5
);
  wire id_7 = id_5 ? id_3 : 1 ? id_1 : 1;
  wire id_8;
endmodule
module module_1 (
    input wire id_0,
    input tri1 id_1,
    output tri id_2,
    input wire id_3,
    output tri id_4,
    input tri1 id_5,
    output tri0 id_6,
    output supply1 id_7,
    output tri0 id_8,
    output tri id_9,
    output supply1 id_10,
    input tri id_11,
    input uwire id_12,
    input wire id_13,
    input uwire id_14,
    input wor id_15,
    output logic id_16
);
  always begin
    id_16 <= 1;
  end
  module_0(
      id_6, id_11, id_3, id_5, id_1, id_5
  );
endmodule
