
013_stdp_flash_memory.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000534  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  080006bc  080006c4  000106c4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .init_array   00000004  080006bc  080006bc  000106bc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  080006c0  080006c0  000106c0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000000  20000000  20000000  000106c4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .ccmram       00000000  10000000  10000000  000106c4  2**0
                  CONTENTS
  7 .bss          00000020  20000000  20000000  00020000  2**2
                  ALLOC
  8 ._user_heap_stack 00000400  20000020  20000020  00020000  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  000106c4  2**0
                  CONTENTS, READONLY
 10 .debug_info   000010cf  00000000  00000000  000106f4  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 00000484  00000000  00000000  000117c3  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00000200  00000000  00000000  00011c48  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 000001b8  00000000  00000000  00011e48  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   00000b2c  00000000  00000000  00012000  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    000008a8  00000000  00000000  00012b2c  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  000133d4  2**0
                  CONTENTS, READONLY
 17 .debug_frame  000006c4  00000000  00000000  00013450  2**2
                  CONTENTS, READONLY, DEBUGGING
 18 .stabstr      0000003f  00000000  00000000  00013b14  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000000 	.word	0x20000000
 80001a4:	00000000 	.word	0x00000000
 80001a8:	080006a4 	.word	0x080006a4

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000004 	.word	0x20000004
 80001c4:	080006a4 	.word	0x080006a4

080001c8 <FLASH_Unlock>:
  * @brief  Unlocks the FLASH control register access
  * @param  None
  * @retval None
  */
void FLASH_Unlock(void)
{
 80001c8:	b480      	push	{r7}
 80001ca:	af00      	add	r7, sp, #0
  if((FLASH->CR & FLASH_CR_LOCK) != RESET)
 80001cc:	4b07      	ldr	r3, [pc, #28]	; (80001ec <FLASH_Unlock+0x24>)
 80001ce:	691b      	ldr	r3, [r3, #16]
 80001d0:	2b00      	cmp	r3, #0
 80001d2:	da05      	bge.n	80001e0 <FLASH_Unlock+0x18>
  {
    /* Authorize the FLASH Registers access */
    FLASH->KEYR = FLASH_KEY1;
 80001d4:	4b05      	ldr	r3, [pc, #20]	; (80001ec <FLASH_Unlock+0x24>)
 80001d6:	4a06      	ldr	r2, [pc, #24]	; (80001f0 <FLASH_Unlock+0x28>)
 80001d8:	605a      	str	r2, [r3, #4]
    FLASH->KEYR = FLASH_KEY2;
 80001da:	4b04      	ldr	r3, [pc, #16]	; (80001ec <FLASH_Unlock+0x24>)
 80001dc:	4a05      	ldr	r2, [pc, #20]	; (80001f4 <FLASH_Unlock+0x2c>)
 80001de:	605a      	str	r2, [r3, #4]
  }  
}
 80001e0:	bf00      	nop
 80001e2:	46bd      	mov	sp, r7
 80001e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80001e8:	4770      	bx	lr
 80001ea:	bf00      	nop
 80001ec:	40023c00 	.word	0x40023c00
 80001f0:	45670123 	.word	0x45670123
 80001f4:	cdef89ab 	.word	0xcdef89ab

080001f8 <FLASH_Lock>:
  * @brief  Locks the FLASH control register access
  * @param  None
  * @retval None
  */
void FLASH_Lock(void)
{
 80001f8:	b480      	push	{r7}
 80001fa:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  FLASH->CR |= FLASH_CR_LOCK;
 80001fc:	4a05      	ldr	r2, [pc, #20]	; (8000214 <FLASH_Lock+0x1c>)
 80001fe:	4b05      	ldr	r3, [pc, #20]	; (8000214 <FLASH_Lock+0x1c>)
 8000200:	691b      	ldr	r3, [r3, #16]
 8000202:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000206:	6113      	str	r3, [r2, #16]
}
 8000208:	bf00      	nop
 800020a:	46bd      	mov	sp, r7
 800020c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000210:	4770      	bx	lr
 8000212:	bf00      	nop
 8000214:	40023c00 	.word	0x40023c00

08000218 <FLASH_EraseSector>:
  *       
  * @retval FLASH Status: The returned value can be: FLASH_BUSY, FLASH_ERROR_PROGRAM,
  *                       FLASH_ERROR_WRP, FLASH_ERROR_OPERATION or FLASH_COMPLETE.
  */
FLASH_Status FLASH_EraseSector(uint32_t FLASH_Sector, uint8_t VoltageRange)
{
 8000218:	b580      	push	{r7, lr}
 800021a:	b084      	sub	sp, #16
 800021c:	af00      	add	r7, sp, #0
 800021e:	6078      	str	r0, [r7, #4]
 8000220:	460b      	mov	r3, r1
 8000222:	70fb      	strb	r3, [r7, #3]
  uint32_t tmp_psize = 0x0;
 8000224:	2300      	movs	r3, #0
 8000226:	60fb      	str	r3, [r7, #12]
  FLASH_Status status = FLASH_COMPLETE;
 8000228:	2308      	movs	r3, #8
 800022a:	72fb      	strb	r3, [r7, #11]

  /* Check the parameters */
  assert_param(IS_FLASH_SECTOR(FLASH_Sector));
  assert_param(IS_VOLTAGERANGE(VoltageRange));
  
  if(VoltageRange == VoltageRange_1)
 800022c:	78fb      	ldrb	r3, [r7, #3]
 800022e:	2b00      	cmp	r3, #0
 8000230:	d102      	bne.n	8000238 <FLASH_EraseSector+0x20>
  {
     tmp_psize = FLASH_PSIZE_BYTE;
 8000232:	2300      	movs	r3, #0
 8000234:	60fb      	str	r3, [r7, #12]
 8000236:	e010      	b.n	800025a <FLASH_EraseSector+0x42>
  }
  else if(VoltageRange == VoltageRange_2)
 8000238:	78fb      	ldrb	r3, [r7, #3]
 800023a:	2b01      	cmp	r3, #1
 800023c:	d103      	bne.n	8000246 <FLASH_EraseSector+0x2e>
  {
    tmp_psize = FLASH_PSIZE_HALF_WORD;
 800023e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000242:	60fb      	str	r3, [r7, #12]
 8000244:	e009      	b.n	800025a <FLASH_EraseSector+0x42>
  }
  else if(VoltageRange == VoltageRange_3)
 8000246:	78fb      	ldrb	r3, [r7, #3]
 8000248:	2b02      	cmp	r3, #2
 800024a:	d103      	bne.n	8000254 <FLASH_EraseSector+0x3c>
  {
    tmp_psize = FLASH_PSIZE_WORD;
 800024c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000250:	60fb      	str	r3, [r7, #12]
 8000252:	e002      	b.n	800025a <FLASH_EraseSector+0x42>
  }
  else
  {
    tmp_psize = FLASH_PSIZE_DOUBLE_WORD;
 8000254:	f44f 7340 	mov.w	r3, #768	; 0x300
 8000258:	60fb      	str	r3, [r7, #12]
  }
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation();
 800025a:	f000 f8a7 	bl	80003ac <FLASH_WaitForLastOperation>
 800025e:	4603      	mov	r3, r0
 8000260:	72fb      	strb	r3, [r7, #11]
  
  if(status == FLASH_COMPLETE)
 8000262:	7afb      	ldrb	r3, [r7, #11]
 8000264:	2b08      	cmp	r3, #8
 8000266:	d12f      	bne.n	80002c8 <FLASH_EraseSector+0xb0>
  { 
    /* if the previous operation is completed, proceed to erase the sector */
    FLASH->CR &= CR_PSIZE_MASK;
 8000268:	4a1a      	ldr	r2, [pc, #104]	; (80002d4 <FLASH_EraseSector+0xbc>)
 800026a:	4b1a      	ldr	r3, [pc, #104]	; (80002d4 <FLASH_EraseSector+0xbc>)
 800026c:	691b      	ldr	r3, [r3, #16]
 800026e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8000272:	6113      	str	r3, [r2, #16]
    FLASH->CR |= tmp_psize;
 8000274:	4917      	ldr	r1, [pc, #92]	; (80002d4 <FLASH_EraseSector+0xbc>)
 8000276:	4b17      	ldr	r3, [pc, #92]	; (80002d4 <FLASH_EraseSector+0xbc>)
 8000278:	691a      	ldr	r2, [r3, #16]
 800027a:	68fb      	ldr	r3, [r7, #12]
 800027c:	4313      	orrs	r3, r2
 800027e:	610b      	str	r3, [r1, #16]
    FLASH->CR &= SECTOR_MASK;
 8000280:	4a14      	ldr	r2, [pc, #80]	; (80002d4 <FLASH_EraseSector+0xbc>)
 8000282:	4b14      	ldr	r3, [pc, #80]	; (80002d4 <FLASH_EraseSector+0xbc>)
 8000284:	691b      	ldr	r3, [r3, #16]
 8000286:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 800028a:	6113      	str	r3, [r2, #16]
    FLASH->CR |= FLASH_CR_SER | FLASH_Sector;
 800028c:	4911      	ldr	r1, [pc, #68]	; (80002d4 <FLASH_EraseSector+0xbc>)
 800028e:	4b11      	ldr	r3, [pc, #68]	; (80002d4 <FLASH_EraseSector+0xbc>)
 8000290:	691a      	ldr	r2, [r3, #16]
 8000292:	687b      	ldr	r3, [r7, #4]
 8000294:	4313      	orrs	r3, r2
 8000296:	f043 0302 	orr.w	r3, r3, #2
 800029a:	610b      	str	r3, [r1, #16]
    FLASH->CR |= FLASH_CR_STRT;
 800029c:	4a0d      	ldr	r2, [pc, #52]	; (80002d4 <FLASH_EraseSector+0xbc>)
 800029e:	4b0d      	ldr	r3, [pc, #52]	; (80002d4 <FLASH_EraseSector+0xbc>)
 80002a0:	691b      	ldr	r3, [r3, #16]
 80002a2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80002a6:	6113      	str	r3, [r2, #16]
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation();
 80002a8:	f000 f880 	bl	80003ac <FLASH_WaitForLastOperation>
 80002ac:	4603      	mov	r3, r0
 80002ae:	72fb      	strb	r3, [r7, #11]
    
    /* if the erase operation is completed, disable the SER Bit */
    FLASH->CR &= (~FLASH_CR_SER);
 80002b0:	4a08      	ldr	r2, [pc, #32]	; (80002d4 <FLASH_EraseSector+0xbc>)
 80002b2:	4b08      	ldr	r3, [pc, #32]	; (80002d4 <FLASH_EraseSector+0xbc>)
 80002b4:	691b      	ldr	r3, [r3, #16]
 80002b6:	f023 0302 	bic.w	r3, r3, #2
 80002ba:	6113      	str	r3, [r2, #16]
    FLASH->CR &= SECTOR_MASK; 
 80002bc:	4a05      	ldr	r2, [pc, #20]	; (80002d4 <FLASH_EraseSector+0xbc>)
 80002be:	4b05      	ldr	r3, [pc, #20]	; (80002d4 <FLASH_EraseSector+0xbc>)
 80002c0:	691b      	ldr	r3, [r3, #16]
 80002c2:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 80002c6:	6113      	str	r3, [r2, #16]
  }
  /* Return the Erase Status */
  return status;
 80002c8:	7afb      	ldrb	r3, [r7, #11]
}
 80002ca:	4618      	mov	r0, r3
 80002cc:	3710      	adds	r7, #16
 80002ce:	46bd      	mov	sp, r7
 80002d0:	bd80      	pop	{r7, pc}
 80002d2:	bf00      	nop
 80002d4:	40023c00 	.word	0x40023c00

080002d8 <FLASH_ProgramWord>:
  * @param  Data: specifies the data to be programmed.
  * @retval FLASH Status: The returned value can be: FLASH_BUSY, FLASH_ERROR_PROGRAM,
  *                       FLASH_ERROR_WRP, FLASH_ERROR_OPERATION or FLASH_COMPLETE.
  */
FLASH_Status FLASH_ProgramWord(uint32_t Address, uint32_t Data)
{
 80002d8:	b580      	push	{r7, lr}
 80002da:	b084      	sub	sp, #16
 80002dc:	af00      	add	r7, sp, #0
 80002de:	6078      	str	r0, [r7, #4]
 80002e0:	6039      	str	r1, [r7, #0]
  FLASH_Status status = FLASH_COMPLETE;
 80002e2:	2308      	movs	r3, #8
 80002e4:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation();
 80002e6:	f000 f861 	bl	80003ac <FLASH_WaitForLastOperation>
 80002ea:	4603      	mov	r3, r0
 80002ec:	73fb      	strb	r3, [r7, #15]
  
  if(status == FLASH_COMPLETE)
 80002ee:	7bfb      	ldrb	r3, [r7, #15]
 80002f0:	2b08      	cmp	r3, #8
 80002f2:	d11e      	bne.n	8000332 <FLASH_ProgramWord+0x5a>
  {
    /* if the previous operation is completed, proceed to program the new data */
    FLASH->CR &= CR_PSIZE_MASK;
 80002f4:	4a11      	ldr	r2, [pc, #68]	; (800033c <FLASH_ProgramWord+0x64>)
 80002f6:	4b11      	ldr	r3, [pc, #68]	; (800033c <FLASH_ProgramWord+0x64>)
 80002f8:	691b      	ldr	r3, [r3, #16]
 80002fa:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80002fe:	6113      	str	r3, [r2, #16]
    FLASH->CR |= FLASH_PSIZE_WORD;
 8000300:	4a0e      	ldr	r2, [pc, #56]	; (800033c <FLASH_ProgramWord+0x64>)
 8000302:	4b0e      	ldr	r3, [pc, #56]	; (800033c <FLASH_ProgramWord+0x64>)
 8000304:	691b      	ldr	r3, [r3, #16]
 8000306:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800030a:	6113      	str	r3, [r2, #16]
    FLASH->CR |= FLASH_CR_PG;
 800030c:	4a0b      	ldr	r2, [pc, #44]	; (800033c <FLASH_ProgramWord+0x64>)
 800030e:	4b0b      	ldr	r3, [pc, #44]	; (800033c <FLASH_ProgramWord+0x64>)
 8000310:	691b      	ldr	r3, [r3, #16]
 8000312:	f043 0301 	orr.w	r3, r3, #1
 8000316:	6113      	str	r3, [r2, #16]
  
    *(__IO uint32_t*)Address = Data;
 8000318:	687b      	ldr	r3, [r7, #4]
 800031a:	683a      	ldr	r2, [r7, #0]
 800031c:	601a      	str	r2, [r3, #0]
        
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation();
 800031e:	f000 f845 	bl	80003ac <FLASH_WaitForLastOperation>
 8000322:	4603      	mov	r3, r0
 8000324:	73fb      	strb	r3, [r7, #15]

    /* if the program operation is completed, disable the PG Bit */
    FLASH->CR &= (~FLASH_CR_PG);
 8000326:	4a05      	ldr	r2, [pc, #20]	; (800033c <FLASH_ProgramWord+0x64>)
 8000328:	4b04      	ldr	r3, [pc, #16]	; (800033c <FLASH_ProgramWord+0x64>)
 800032a:	691b      	ldr	r3, [r3, #16]
 800032c:	f023 0301 	bic.w	r3, r3, #1
 8000330:	6113      	str	r3, [r2, #16]
  } 
  /* Return the Program Status */
  return status;
 8000332:	7bfb      	ldrb	r3, [r7, #15]
}
 8000334:	4618      	mov	r0, r3
 8000336:	3710      	adds	r7, #16
 8000338:	46bd      	mov	sp, r7
 800033a:	bd80      	pop	{r7, pc}
 800033c:	40023c00 	.word	0x40023c00

08000340 <FLASH_GetStatus>:
  * @param  None
  * @retval FLASH Status: The returned value can be: FLASH_BUSY, FLASH_ERROR_PROGRAM,
  *                       FLASH_ERROR_WRP, FLASH_ERROR_OPERATION or FLASH_COMPLETE.
  */
FLASH_Status FLASH_GetStatus(void)
{
 8000340:	b480      	push	{r7}
 8000342:	b083      	sub	sp, #12
 8000344:	af00      	add	r7, sp, #0
  FLASH_Status flashstatus = FLASH_COMPLETE;
 8000346:	2308      	movs	r3, #8
 8000348:	71fb      	strb	r3, [r7, #7]
  
  if((FLASH->SR & FLASH_FLAG_BSY) == FLASH_FLAG_BSY) 
 800034a:	4b17      	ldr	r3, [pc, #92]	; (80003a8 <FLASH_GetStatus+0x68>)
 800034c:	68db      	ldr	r3, [r3, #12]
 800034e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000352:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000356:	d102      	bne.n	800035e <FLASH_GetStatus+0x1e>
  {
    flashstatus = FLASH_BUSY;
 8000358:	2301      	movs	r3, #1
 800035a:	71fb      	strb	r3, [r7, #7]
 800035c:	e01c      	b.n	8000398 <FLASH_GetStatus+0x58>
  }
  else 
  {  
    if((FLASH->SR & FLASH_FLAG_WRPERR) != (uint32_t)0x00)
 800035e:	4b12      	ldr	r3, [pc, #72]	; (80003a8 <FLASH_GetStatus+0x68>)
 8000360:	68db      	ldr	r3, [r3, #12]
 8000362:	f003 0310 	and.w	r3, r3, #16
 8000366:	2b00      	cmp	r3, #0
 8000368:	d002      	beq.n	8000370 <FLASH_GetStatus+0x30>
    { 
      flashstatus = FLASH_ERROR_WRP;
 800036a:	2305      	movs	r3, #5
 800036c:	71fb      	strb	r3, [r7, #7]
 800036e:	e013      	b.n	8000398 <FLASH_GetStatus+0x58>
    }
    else
    {
      if((FLASH->SR & (uint32_t)0xEF) != (uint32_t)0x00)
 8000370:	4b0d      	ldr	r3, [pc, #52]	; (80003a8 <FLASH_GetStatus+0x68>)
 8000372:	68db      	ldr	r3, [r3, #12]
 8000374:	f003 03ef 	and.w	r3, r3, #239	; 0xef
 8000378:	2b00      	cmp	r3, #0
 800037a:	d002      	beq.n	8000382 <FLASH_GetStatus+0x42>
      {
        flashstatus = FLASH_ERROR_PROGRAM; 
 800037c:	2306      	movs	r3, #6
 800037e:	71fb      	strb	r3, [r7, #7]
 8000380:	e00a      	b.n	8000398 <FLASH_GetStatus+0x58>
      }
      else
      {
        if((FLASH->SR & FLASH_FLAG_OPERR) != (uint32_t)0x00)
 8000382:	4b09      	ldr	r3, [pc, #36]	; (80003a8 <FLASH_GetStatus+0x68>)
 8000384:	68db      	ldr	r3, [r3, #12]
 8000386:	f003 0302 	and.w	r3, r3, #2
 800038a:	2b00      	cmp	r3, #0
 800038c:	d002      	beq.n	8000394 <FLASH_GetStatus+0x54>
        {
          flashstatus = FLASH_ERROR_OPERATION;
 800038e:	2307      	movs	r3, #7
 8000390:	71fb      	strb	r3, [r7, #7]
 8000392:	e001      	b.n	8000398 <FLASH_GetStatus+0x58>
        }
        else
        {
          flashstatus = FLASH_COMPLETE;
 8000394:	2308      	movs	r3, #8
 8000396:	71fb      	strb	r3, [r7, #7]
        }
      }
    }
  }
  /* Return the FLASH Status */
  return flashstatus;
 8000398:	79fb      	ldrb	r3, [r7, #7]
}
 800039a:	4618      	mov	r0, r3
 800039c:	370c      	adds	r7, #12
 800039e:	46bd      	mov	sp, r7
 80003a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003a4:	4770      	bx	lr
 80003a6:	bf00      	nop
 80003a8:	40023c00 	.word	0x40023c00

080003ac <FLASH_WaitForLastOperation>:
  * @param  None
  * @retval FLASH Status: The returned value can be: FLASH_BUSY, FLASH_ERROR_PROGRAM,
  *                       FLASH_ERROR_WRP, FLASH_ERROR_OPERATION or FLASH_COMPLETE.
  */
FLASH_Status FLASH_WaitForLastOperation(void)
{ 
 80003ac:	b580      	push	{r7, lr}
 80003ae:	b082      	sub	sp, #8
 80003b0:	af00      	add	r7, sp, #0
  __IO FLASH_Status status = FLASH_COMPLETE;
 80003b2:	2308      	movs	r3, #8
 80003b4:	71fb      	strb	r3, [r7, #7]
   
  /* Check for the FLASH Status */
  status = FLASH_GetStatus();
 80003b6:	f7ff ffc3 	bl	8000340 <FLASH_GetStatus>
 80003ba:	4603      	mov	r3, r0
 80003bc:	71fb      	strb	r3, [r7, #7]

  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
  while(status == FLASH_BUSY)
 80003be:	e003      	b.n	80003c8 <FLASH_WaitForLastOperation+0x1c>
  {
    status = FLASH_GetStatus();
 80003c0:	f7ff ffbe 	bl	8000340 <FLASH_GetStatus>
 80003c4:	4603      	mov	r3, r0
 80003c6:	71fb      	strb	r3, [r7, #7]
  while(status == FLASH_BUSY)
 80003c8:	79fb      	ldrb	r3, [r7, #7]
 80003ca:	b2db      	uxtb	r3, r3
 80003cc:	2b01      	cmp	r3, #1
 80003ce:	d0f7      	beq.n	80003c0 <FLASH_WaitForLastOperation+0x14>
  }
  /* Return the operation status */
  return status;
 80003d0:	79fb      	ldrb	r3, [r7, #7]
 80003d2:	b2db      	uxtb	r3, r3
}
 80003d4:	4618      	mov	r0, r3
 80003d6:	3708      	adds	r7, #8
 80003d8:	46bd      	mov	sp, r7
 80003da:	bd80      	pop	{r7, pc}

080003dc <FlASH_Write>:
#include "stm32f4xx.h"


uint32_t data;

void FlASH_Write(uint32_t flashAddress , uint32_t flashData){
 80003dc:	b580      	push	{r7, lr}
 80003de:	b082      	sub	sp, #8
 80003e0:	af00      	add	r7, sp, #0
 80003e2:	6078      	str	r0, [r7, #4]
 80003e4:	6039      	str	r1, [r7, #0]

FLASH_Unlock();
 80003e6:	f7ff feef 	bl	80001c8 <FLASH_Unlock>
FLASH_EraseSector(FLASH_Sector_11,VoltageRange_3); // 32 bit yazacak sekilde sector ü sildik
 80003ea:	2102      	movs	r1, #2
 80003ec:	2058      	movs	r0, #88	; 0x58
 80003ee:	f7ff ff13 	bl	8000218 <FLASH_EraseSector>
FLASH_ProgramWord(flashAddress , flashData);
 80003f2:	6839      	ldr	r1, [r7, #0]
 80003f4:	6878      	ldr	r0, [r7, #4]
 80003f6:	f7ff ff6f 	bl	80002d8 <FLASH_ProgramWord>
FLASH_Lock();
 80003fa:	f7ff fefd 	bl	80001f8 <FLASH_Lock>

}
 80003fe:	bf00      	nop
 8000400:	3708      	adds	r7, #8
 8000402:	46bd      	mov	sp, r7
 8000404:	bd80      	pop	{r7, pc}

08000406 <FLASH_Read>:

uint32_t FLASH_Read(uint32_t flashAddress){
 8000406:	b480      	push	{r7}
 8000408:	b085      	sub	sp, #20
 800040a:	af00      	add	r7, sp, #0
 800040c:	6078      	str	r0, [r7, #4]

uint32_t data = *(uint32_t*)flashAddress; // flashAddress'in pointer i olarak aldýk,yani bir deger olarak aldýk
 800040e:	687b      	ldr	r3, [r7, #4]
 8000410:	681b      	ldr	r3, [r3, #0]
 8000412:	60fb      	str	r3, [r7, #12]
return data ;
 8000414:	68fb      	ldr	r3, [r7, #12]

}
 8000416:	4618      	mov	r0, r3
 8000418:	3714      	adds	r7, #20
 800041a:	46bd      	mov	sp, r7
 800041c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000420:	4770      	bx	lr
	...

08000424 <main>:


int main(void){
 8000424:	b580      	push	{r7, lr}
 8000426:	af00      	add	r7, sp, #0

FlASH_Write(0x080E0000,55);
 8000428:	2137      	movs	r1, #55	; 0x37
 800042a:	4805      	ldr	r0, [pc, #20]	; (8000440 <main+0x1c>)
 800042c:	f7ff ffd6 	bl	80003dc <FlASH_Write>

while(1){

data=FLASH_Read(0x080E0000);
 8000430:	4803      	ldr	r0, [pc, #12]	; (8000440 <main+0x1c>)
 8000432:	f7ff ffe8 	bl	8000406 <FLASH_Read>
 8000436:	4602      	mov	r2, r0
 8000438:	4b02      	ldr	r3, [pc, #8]	; (8000444 <main+0x20>)
 800043a:	601a      	str	r2, [r3, #0]
 800043c:	e7f8      	b.n	8000430 <main+0xc>
 800043e:	bf00      	nop
 8000440:	080e0000 	.word	0x080e0000
 8000444:	2000001c 	.word	0x2000001c

08000448 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000448:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000480 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 800044c:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800044e:	e003      	b.n	8000458 <LoopCopyDataInit>

08000450 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8000450:	4b0c      	ldr	r3, [pc, #48]	; (8000484 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8000452:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8000454:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8000456:	3104      	adds	r1, #4

08000458 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8000458:	480b      	ldr	r0, [pc, #44]	; (8000488 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 800045a:	4b0c      	ldr	r3, [pc, #48]	; (800048c <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 800045c:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800045e:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8000460:	d3f6      	bcc.n	8000450 <CopyDataInit>
  ldr  r2, =_sbss
 8000462:	4a0b      	ldr	r2, [pc, #44]	; (8000490 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8000464:	e002      	b.n	800046c <LoopFillZerobss>

08000466 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8000466:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8000468:	f842 3b04 	str.w	r3, [r2], #4

0800046c <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 800046c:	4b09      	ldr	r3, [pc, #36]	; (8000494 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 800046e:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8000470:	d3f9      	bcc.n	8000466 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8000472:	f000 f841 	bl	80004f8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000476:	f000 f8f1 	bl	800065c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800047a:	f7ff ffd3 	bl	8000424 <main>
  bx  lr    
 800047e:	4770      	bx	lr
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000480:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8000484:	080006c4 	.word	0x080006c4
  ldr  r0, =_sdata
 8000488:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 800048c:	20000000 	.word	0x20000000
  ldr  r2, =_sbss
 8000490:	20000000 	.word	0x20000000
  ldr  r3, = _ebss
 8000494:	20000020 	.word	0x20000020

08000498 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000498:	e7fe      	b.n	8000498 <ADC_IRQHandler>

0800049a <NMI_Handler>:
  * @brief   This function handles NMI exception.
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
 800049a:	b480      	push	{r7}
 800049c:	af00      	add	r7, sp, #0
}
 800049e:	bf00      	nop
 80004a0:	46bd      	mov	sp, r7
 80004a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004a6:	4770      	bx	lr

080004a8 <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception.
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
 80004a8:	b480      	push	{r7}
 80004aa:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
 80004ac:	e7fe      	b.n	80004ac <HardFault_Handler+0x4>

080004ae <MemManage_Handler>:
  * @brief  This function handles Memory Manage exception.
  * @param  None
  * @retval None
  */
void MemManage_Handler(void)
{
 80004ae:	b480      	push	{r7}
 80004b0:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Memory Manage exception occurs */
  while (1)
 80004b2:	e7fe      	b.n	80004b2 <MemManage_Handler+0x4>

080004b4 <BusFault_Handler>:
  * @brief  This function handles Bus Fault exception.
  * @param  None
  * @retval None
  */
void BusFault_Handler(void)
{
 80004b4:	b480      	push	{r7}
 80004b6:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Bus Fault exception occurs */
  while (1)
 80004b8:	e7fe      	b.n	80004b8 <BusFault_Handler+0x4>

080004ba <UsageFault_Handler>:
  * @brief  This function handles Usage Fault exception.
  * @param  None
  * @retval None
  */
void UsageFault_Handler(void)
{
 80004ba:	b480      	push	{r7}
 80004bc:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Usage Fault exception occurs */
  while (1)
 80004be:	e7fe      	b.n	80004be <UsageFault_Handler+0x4>

080004c0 <SVC_Handler>:
  * @brief  This function handles SVCall exception.
  * @param  None
  * @retval None
  */
void SVC_Handler(void)
{
 80004c0:	b480      	push	{r7}
 80004c2:	af00      	add	r7, sp, #0
}
 80004c4:	bf00      	nop
 80004c6:	46bd      	mov	sp, r7
 80004c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004cc:	4770      	bx	lr

080004ce <DebugMon_Handler>:
  * @brief  This function handles Debug Monitor exception.
  * @param  None
  * @retval None
  */
void DebugMon_Handler(void)
{
 80004ce:	b480      	push	{r7}
 80004d0:	af00      	add	r7, sp, #0
}
 80004d2:	bf00      	nop
 80004d4:	46bd      	mov	sp, r7
 80004d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004da:	4770      	bx	lr

080004dc <PendSV_Handler>:
  * @brief  This function handles PendSVC exception.
  * @param  None
  * @retval None
  */
void PendSV_Handler(void)
{
 80004dc:	b480      	push	{r7}
 80004de:	af00      	add	r7, sp, #0
}
 80004e0:	bf00      	nop
 80004e2:	46bd      	mov	sp, r7
 80004e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004e8:	4770      	bx	lr

080004ea <SysTick_Handler>:
  * @brief  This function handles SysTick Handler.
  * @param  None
  * @retval None
  */
void SysTick_Handler(void)
{
 80004ea:	b480      	push	{r7}
 80004ec:	af00      	add	r7, sp, #0
/*  TimingDelay_Decrement(); */
}
 80004ee:	bf00      	nop
 80004f0:	46bd      	mov	sp, r7
 80004f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004f6:	4770      	bx	lr

080004f8 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80004f8:	b580      	push	{r7, lr}
 80004fa:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80004fc:	4a16      	ldr	r2, [pc, #88]	; (8000558 <SystemInit+0x60>)
 80004fe:	4b16      	ldr	r3, [pc, #88]	; (8000558 <SystemInit+0x60>)
 8000500:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000504:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000508:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 800050c:	4a13      	ldr	r2, [pc, #76]	; (800055c <SystemInit+0x64>)
 800050e:	4b13      	ldr	r3, [pc, #76]	; (800055c <SystemInit+0x64>)
 8000510:	681b      	ldr	r3, [r3, #0]
 8000512:	f043 0301 	orr.w	r3, r3, #1
 8000516:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8000518:	4b10      	ldr	r3, [pc, #64]	; (800055c <SystemInit+0x64>)
 800051a:	2200      	movs	r2, #0
 800051c:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 800051e:	4a0f      	ldr	r2, [pc, #60]	; (800055c <SystemInit+0x64>)
 8000520:	4b0e      	ldr	r3, [pc, #56]	; (800055c <SystemInit+0x64>)
 8000522:	681b      	ldr	r3, [r3, #0]
 8000524:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8000528:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800052c:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 800052e:	4b0b      	ldr	r3, [pc, #44]	; (800055c <SystemInit+0x64>)
 8000530:	4a0b      	ldr	r2, [pc, #44]	; (8000560 <SystemInit+0x68>)
 8000532:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8000534:	4a09      	ldr	r2, [pc, #36]	; (800055c <SystemInit+0x64>)
 8000536:	4b09      	ldr	r3, [pc, #36]	; (800055c <SystemInit+0x64>)
 8000538:	681b      	ldr	r3, [r3, #0]
 800053a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800053e:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8000540:	4b06      	ldr	r3, [pc, #24]	; (800055c <SystemInit+0x64>)
 8000542:	2200      	movs	r2, #0
 8000544:	60da      	str	r2, [r3, #12]
  SystemInit_ExtMemCtl(); 
#endif /* DATA_IN_ExtSRAM */
         
  /* Configure the System clock source, PLL Multiplier and Divider factors, 
     AHB/APBx prescalers and Flash settings ----------------------------------*/
  SetSysClock();
 8000546:	f000 f80d 	bl	8000564 <SetSysClock>

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800054a:	4b03      	ldr	r3, [pc, #12]	; (8000558 <SystemInit+0x60>)
 800054c:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000550:	609a      	str	r2, [r3, #8]
#endif
}
 8000552:	bf00      	nop
 8000554:	bd80      	pop	{r7, pc}
 8000556:	bf00      	nop
 8000558:	e000ed00 	.word	0xe000ed00
 800055c:	40023800 	.word	0x40023800
 8000560:	24003010 	.word	0x24003010

08000564 <SetSysClock>:
  *         is reset to the default reset state (done in SystemInit() function).   
  * @param  None
  * @retval None
  */
static void SetSysClock(void)
{
 8000564:	b480      	push	{r7}
 8000566:	b083      	sub	sp, #12
 8000568:	af00      	add	r7, sp, #0
/******************************************************************************/
/*            PLL (clocked by HSE) used as System clock source                */
/******************************************************************************/
  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 800056a:	2300      	movs	r3, #0
 800056c:	607b      	str	r3, [r7, #4]
 800056e:	2300      	movs	r3, #0
 8000570:	603b      	str	r3, [r7, #0]
  
  /* Enable HSE */
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 8000572:	4a36      	ldr	r2, [pc, #216]	; (800064c <SetSysClock+0xe8>)
 8000574:	4b35      	ldr	r3, [pc, #212]	; (800064c <SetSysClock+0xe8>)
 8000576:	681b      	ldr	r3, [r3, #0]
 8000578:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800057c:	6013      	str	r3, [r2, #0]
 
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
 800057e:	4b33      	ldr	r3, [pc, #204]	; (800064c <SetSysClock+0xe8>)
 8000580:	681b      	ldr	r3, [r3, #0]
 8000582:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000586:	603b      	str	r3, [r7, #0]
    StartUpCounter++;
 8000588:	687b      	ldr	r3, [r7, #4]
 800058a:	3301      	adds	r3, #1
 800058c:	607b      	str	r3, [r7, #4]
  } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 800058e:	683b      	ldr	r3, [r7, #0]
 8000590:	2b00      	cmp	r3, #0
 8000592:	d103      	bne.n	800059c <SetSysClock+0x38>
 8000594:	687b      	ldr	r3, [r7, #4]
 8000596:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 800059a:	d1f0      	bne.n	800057e <SetSysClock+0x1a>

  if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 800059c:	4b2b      	ldr	r3, [pc, #172]	; (800064c <SetSysClock+0xe8>)
 800059e:	681b      	ldr	r3, [r3, #0]
 80005a0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80005a4:	2b00      	cmp	r3, #0
 80005a6:	d002      	beq.n	80005ae <SetSysClock+0x4a>
  {
    HSEStatus = (uint32_t)0x01;
 80005a8:	2301      	movs	r3, #1
 80005aa:	603b      	str	r3, [r7, #0]
 80005ac:	e001      	b.n	80005b2 <SetSysClock+0x4e>
  }
  else
  {
    HSEStatus = (uint32_t)0x00;
 80005ae:	2300      	movs	r3, #0
 80005b0:	603b      	str	r3, [r7, #0]
  }

  if (HSEStatus == (uint32_t)0x01)
 80005b2:	683b      	ldr	r3, [r7, #0]
 80005b4:	2b01      	cmp	r3, #1
 80005b6:	d142      	bne.n	800063e <SetSysClock+0xda>
  {
    /* Select regulator voltage output Scale 1 mode, System frequency up to 168 MHz */
    RCC->APB1ENR |= RCC_APB1ENR_PWREN;
 80005b8:	4a24      	ldr	r2, [pc, #144]	; (800064c <SetSysClock+0xe8>)
 80005ba:	4b24      	ldr	r3, [pc, #144]	; (800064c <SetSysClock+0xe8>)
 80005bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80005be:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80005c2:	6413      	str	r3, [r2, #64]	; 0x40
    PWR->CR |= PWR_CR_VOS;
 80005c4:	4a22      	ldr	r2, [pc, #136]	; (8000650 <SetSysClock+0xec>)
 80005c6:	4b22      	ldr	r3, [pc, #136]	; (8000650 <SetSysClock+0xec>)
 80005c8:	681b      	ldr	r3, [r3, #0]
 80005ca:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80005ce:	6013      	str	r3, [r2, #0]

    /* HCLK = SYSCLK / 1*/
    RCC->CFGR |= RCC_CFGR_HPRE_DIV1;
 80005d0:	4a1e      	ldr	r2, [pc, #120]	; (800064c <SetSysClock+0xe8>)
 80005d2:	4b1e      	ldr	r3, [pc, #120]	; (800064c <SetSysClock+0xe8>)
 80005d4:	689b      	ldr	r3, [r3, #8]
 80005d6:	6093      	str	r3, [r2, #8]
      
    /* PCLK2 = HCLK / 2*/
    RCC->CFGR |= RCC_CFGR_PPRE2_DIV2;
 80005d8:	4a1c      	ldr	r2, [pc, #112]	; (800064c <SetSysClock+0xe8>)
 80005da:	4b1c      	ldr	r3, [pc, #112]	; (800064c <SetSysClock+0xe8>)
 80005dc:	689b      	ldr	r3, [r3, #8]
 80005de:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80005e2:	6093      	str	r3, [r2, #8]
    
    /* PCLK1 = HCLK / 4*/
    RCC->CFGR |= RCC_CFGR_PPRE1_DIV4;
 80005e4:	4a19      	ldr	r2, [pc, #100]	; (800064c <SetSysClock+0xe8>)
 80005e6:	4b19      	ldr	r3, [pc, #100]	; (800064c <SetSysClock+0xe8>)
 80005e8:	689b      	ldr	r3, [r3, #8]
 80005ea:	f443 53a0 	orr.w	r3, r3, #5120	; 0x1400
 80005ee:	6093      	str	r3, [r2, #8]

    /* Configure the main PLL */
    RCC->PLLCFGR = PLL_M | (PLL_N << 6) | (((PLL_P >> 1) -1) << 16) |
 80005f0:	4b16      	ldr	r3, [pc, #88]	; (800064c <SetSysClock+0xe8>)
 80005f2:	4a18      	ldr	r2, [pc, #96]	; (8000654 <SetSysClock+0xf0>)
 80005f4:	605a      	str	r2, [r3, #4]
                   (RCC_PLLCFGR_PLLSRC_HSE) | (PLL_Q << 24);

    /* Enable the main PLL */
    RCC->CR |= RCC_CR_PLLON;
 80005f6:	4a15      	ldr	r2, [pc, #84]	; (800064c <SetSysClock+0xe8>)
 80005f8:	4b14      	ldr	r3, [pc, #80]	; (800064c <SetSysClock+0xe8>)
 80005fa:	681b      	ldr	r3, [r3, #0]
 80005fc:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8000600:	6013      	str	r3, [r2, #0]

    /* Wait till the main PLL is ready */
    while((RCC->CR & RCC_CR_PLLRDY) == 0)
 8000602:	bf00      	nop
 8000604:	4b11      	ldr	r3, [pc, #68]	; (800064c <SetSysClock+0xe8>)
 8000606:	681b      	ldr	r3, [r3, #0]
 8000608:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800060c:	2b00      	cmp	r3, #0
 800060e:	d0f9      	beq.n	8000604 <SetSysClock+0xa0>
    {
    }
   
    /* Configure Flash prefetch, Instruction cache, Data cache and wait state */
    FLASH->ACR = FLASH_ACR_PRFTEN |FLASH_ACR_ICEN |FLASH_ACR_DCEN |FLASH_ACR_LATENCY_5WS;
 8000610:	4b11      	ldr	r3, [pc, #68]	; (8000658 <SetSysClock+0xf4>)
 8000612:	f240 7205 	movw	r2, #1797	; 0x705
 8000616:	601a      	str	r2, [r3, #0]

    /* Select the main PLL as system clock source */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 8000618:	4a0c      	ldr	r2, [pc, #48]	; (800064c <SetSysClock+0xe8>)
 800061a:	4b0c      	ldr	r3, [pc, #48]	; (800064c <SetSysClock+0xe8>)
 800061c:	689b      	ldr	r3, [r3, #8]
 800061e:	f023 0303 	bic.w	r3, r3, #3
 8000622:	6093      	str	r3, [r2, #8]
    RCC->CFGR |= RCC_CFGR_SW_PLL;
 8000624:	4a09      	ldr	r2, [pc, #36]	; (800064c <SetSysClock+0xe8>)
 8000626:	4b09      	ldr	r3, [pc, #36]	; (800064c <SetSysClock+0xe8>)
 8000628:	689b      	ldr	r3, [r3, #8]
 800062a:	f043 0302 	orr.w	r3, r3, #2
 800062e:	6093      	str	r3, [r2, #8]

    /* Wait till the main PLL is used as system clock source */
    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS ) != RCC_CFGR_SWS_PLL);
 8000630:	bf00      	nop
 8000632:	4b06      	ldr	r3, [pc, #24]	; (800064c <SetSysClock+0xe8>)
 8000634:	689b      	ldr	r3, [r3, #8]
 8000636:	f003 030c 	and.w	r3, r3, #12
 800063a:	2b08      	cmp	r3, #8
 800063c:	d1f9      	bne.n	8000632 <SetSysClock+0xce>
  else
  { /* If HSE fails to start-up, the application will have wrong clock
         configuration. User can add here some code to deal with this error */
  }

}
 800063e:	bf00      	nop
 8000640:	370c      	adds	r7, #12
 8000642:	46bd      	mov	sp, r7
 8000644:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000648:	4770      	bx	lr
 800064a:	bf00      	nop
 800064c:	40023800 	.word	0x40023800
 8000650:	40007000 	.word	0x40007000
 8000654:	07405419 	.word	0x07405419
 8000658:	40023c00 	.word	0x40023c00

0800065c <__libc_init_array>:
 800065c:	b570      	push	{r4, r5, r6, lr}
 800065e:	4e0d      	ldr	r6, [pc, #52]	; (8000694 <__libc_init_array+0x38>)
 8000660:	4c0d      	ldr	r4, [pc, #52]	; (8000698 <__libc_init_array+0x3c>)
 8000662:	1ba4      	subs	r4, r4, r6
 8000664:	10a4      	asrs	r4, r4, #2
 8000666:	2500      	movs	r5, #0
 8000668:	42a5      	cmp	r5, r4
 800066a:	d109      	bne.n	8000680 <__libc_init_array+0x24>
 800066c:	4e0b      	ldr	r6, [pc, #44]	; (800069c <__libc_init_array+0x40>)
 800066e:	4c0c      	ldr	r4, [pc, #48]	; (80006a0 <__libc_init_array+0x44>)
 8000670:	f000 f818 	bl	80006a4 <_init>
 8000674:	1ba4      	subs	r4, r4, r6
 8000676:	10a4      	asrs	r4, r4, #2
 8000678:	2500      	movs	r5, #0
 800067a:	42a5      	cmp	r5, r4
 800067c:	d105      	bne.n	800068a <__libc_init_array+0x2e>
 800067e:	bd70      	pop	{r4, r5, r6, pc}
 8000680:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8000684:	4798      	blx	r3
 8000686:	3501      	adds	r5, #1
 8000688:	e7ee      	b.n	8000668 <__libc_init_array+0xc>
 800068a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800068e:	4798      	blx	r3
 8000690:	3501      	adds	r5, #1
 8000692:	e7f2      	b.n	800067a <__libc_init_array+0x1e>
 8000694:	080006bc 	.word	0x080006bc
 8000698:	080006bc 	.word	0x080006bc
 800069c:	080006bc 	.word	0x080006bc
 80006a0:	080006c0 	.word	0x080006c0

080006a4 <_init>:
 80006a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80006a6:	bf00      	nop
 80006a8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80006aa:	bc08      	pop	{r3}
 80006ac:	469e      	mov	lr, r3
 80006ae:	4770      	bx	lr

080006b0 <_fini>:
 80006b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80006b2:	bf00      	nop
 80006b4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80006b6:	bc08      	pop	{r3}
 80006b8:	469e      	mov	lr, r3
 80006ba:	4770      	bx	lr
