# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# OpenFile C:/Users/HP/Desktop/EmbeddedSystemsProject/Github/Embedded_Systems_Camera/lab4_cam_module/hw/hdl/Streamer.vhd
