

================================================================
== Vivado HLS Report for 'separate_complex_u'
================================================================
* Date:           Mon Aug  8 23:06:51 2022

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        dnn
* Solution:       unoptimized
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     5.124|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   53|   53|   53|   53|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+-----+-----+----------+-----------+-----------+------+----------+
        |              |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+-----+-----+----------+-----------+-----------+------+----------+
        |- separation  |   52|   52|         1|          -|          -|    52|    no    |
        +--------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     43|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     33|    -|
|Register         |        -|      -|       8|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|       8|     76|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |add_ln124_fu_135_p2  |     +    |      0|  0|  15|           6|           7|
    |i_fu_96_p2           |     +    |      0|  0|  15|           6|           1|
    |ap_block_state2      |    and   |      0|  0|   2|           1|           1|
    |icmp_ln121_fu_90_p2  |   icmp   |      0|  0|  11|           6|           5|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0|  43|          19|          14|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |LS_stream_TDATA_blk_n  |   9|          2|    1|          2|
    |ap_NS_fsm              |  15|          3|    1|          3|
    |i_0_reg_75             |   9|          2|    6|         12|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  |  33|          7|    8|         17|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +------------+---+----+-----+-----------+
    |    Name    | FF| LUT| Bits| Const Bits|
    +------------+---+----+-----+-----------+
    |ap_CS_fsm   |  2|   0|    2|          0|
    |i_0_reg_75  |  6|   0|    6|          0|
    +------------+---+----+-----+-----------+
    |Total       |  8|   0|    8|          0|
    +------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+--------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+------------------+-----+-----+------------+--------------------+--------------+
|ap_clk            |  in |    1| ap_ctrl_hs | separate_complex_u | return value |
|ap_rst            |  in |    1| ap_ctrl_hs | separate_complex_u | return value |
|ap_start          |  in |    1| ap_ctrl_hs | separate_complex_u | return value |
|ap_done           | out |    1| ap_ctrl_hs | separate_complex_u | return value |
|ap_idle           | out |    1| ap_ctrl_hs | separate_complex_u | return value |
|ap_ready          | out |    1| ap_ctrl_hs | separate_complex_u | return value |
|LS_stream_TDATA   |  in |   64|    axis    |  LS_stream_V_data  |    pointer   |
|LS_stream_TVALID  |  in |    1|    axis    |  LS_stream_V_data  |    pointer   |
|LS_stream_TREADY  | out |    1|    axis    | LS_stream_V_last_V |    pointer   |
|LS_stream_TLAST   |  in |    1|    axis    | LS_stream_V_last_V |    pointer   |
|sep_address0      | out |    7|  ap_memory |         sep        |     array    |
|sep_ce0           | out |    1|  ap_memory |         sep        |     array    |
|sep_we0           | out |    1|  ap_memory |         sep        |     array    |
|sep_d0            | out |   32|  ap_memory |         sep        |     array    |
|sep_address1      | out |    7|  ap_memory |         sep        |     array    |
|sep_ce1           | out |    1|  ap_memory |         sep        |     array    |
|sep_we1           | out |    1|  ap_memory |         sep        |     array    |
|sep_d1            | out |   32|  ap_memory |         sep        |     array    |
+------------------+-----+-----+------------+--------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %LS_stream_V_data, i1* %LS_stream_V_last_V, [5 x i8]* @p_str10, i32 0, i32 0, [5 x i8]* @p_str11, i32 0, i32 0, [1 x i8]* @p_str9, [1 x i8]* @p_str9, [1 x i8]* @p_str9, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str9, [1 x i8]* @p_str9) nounwind"   --->   Operation 3 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (1.76ns)   --->   "br label %1" [dnn/dnn.cpp:121]   --->   Operation 4 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 5.12>
ST_2 : Operation 5 [1/1] (0.00ns)   --->   "%i_0 = phi i6 [ 0, %0 ], [ %i, %2 ]"   --->   Operation 5 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6 [1/1] (0.00ns)   --->   "%zext_ln121 = zext i6 %i_0 to i7" [dnn/dnn.cpp:121]   --->   Operation 6 'zext' 'zext_ln121' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7 [1/1] (1.42ns)   --->   "%icmp_ln121 = icmp eq i6 %i_0, -12" [dnn/dnn.cpp:121]   --->   Operation 7 'icmp' 'icmp_ln121' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 52, i64 52, i64 52)"   --->   Operation 8 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (1.82ns)   --->   "%i = add i6 %i_0, 1" [dnn/dnn.cpp:121]   --->   Operation 9 'add' 'i' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "br i1 %icmp_ln121, label %3, label %2" [dnn/dnn.cpp:121]   --->   Operation 10 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str) nounwind" [dnn/dnn.cpp:121]   --->   Operation 11 'specloopname' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%empty_7 = call { i64, i1 } @_ssdm_op_Read.axis.volatile.i64P.i1P(i64* %LS_stream_V_data, i1* %LS_stream_V_last_V)" [dnn/dnn.cpp:122]   --->   Operation 12 'read' 'empty_7' <Predicate = (!icmp_ln121)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%LS_stream_V_data_val = extractvalue { i64, i1 } %empty_7, 0" [dnn/dnn.cpp:122]   --->   Operation 13 'extractvalue' 'LS_stream_V_data_val' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%trunc_ln18 = trunc i64 %LS_stream_V_data_val to i32" [dnn/dnn.h:18->dnn/dnn.cpp:122]   --->   Operation 14 'trunc' 'trunc_ln18' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%bitcast_ln18 = bitcast i32 %trunc_ln18 to float" [dnn/dnn.h:18->dnn/dnn.cpp:122]   --->   Operation 15 'bitcast' 'bitcast_ln18' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_data_M_imag_loa = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %LS_stream_V_data_val, i32 32, i32 63)" [dnn/dnn.h:18->dnn/dnn.cpp:122]   --->   Operation 16 'partselect' 'tmp_data_M_imag_loa' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%bitcast_ln18_1 = bitcast i32 %tmp_data_M_imag_loa to float" [dnn/dnn.h:18->dnn/dnn.cpp:122]   --->   Operation 17 'bitcast' 'bitcast_ln18_1' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln123 = zext i6 %i_0 to i64" [dnn/dnn.cpp:123]   --->   Operation 18 'zext' 'zext_ln123' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%sep_addr = getelementptr [104 x float]* %sep, i64 0, i64 %zext_ln123" [dnn/dnn.cpp:123]   --->   Operation 19 'getelementptr' 'sep_addr' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (3.25ns)   --->   "store float %bitcast_ln18, float* %sep_addr, align 4" [dnn/dnn.cpp:123]   --->   Operation 20 'store' <Predicate = (!icmp_ln121)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 104> <RAM>
ST_2 : Operation 21 [1/1] (1.87ns)   --->   "%add_ln124 = add i7 52, %zext_ln121" [dnn/dnn.cpp:124]   --->   Operation 21 'add' 'add_ln124' <Predicate = (!icmp_ln121)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln124 = zext i7 %add_ln124 to i64" [dnn/dnn.cpp:124]   --->   Operation 22 'zext' 'zext_ln124' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%sep_addr_1 = getelementptr [104 x float]* %sep, i64 0, i64 %zext_ln124" [dnn/dnn.cpp:124]   --->   Operation 23 'getelementptr' 'sep_addr_1' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (3.25ns)   --->   "store float %bitcast_ln18_1, float* %sep_addr_1, align 4" [dnn/dnn.cpp:124]   --->   Operation 24 'store' <Predicate = (!icmp_ln121)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 104> <RAM>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "br label %1" [dnn/dnn.cpp:121]   --->   Operation 25 'br' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "ret void" [dnn/dnn.cpp:127]   --->   Operation 26 'ret' <Predicate = (icmp_ln121)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ LS_stream_V_data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ LS_stream_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ sep]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0    (specinterface    ) [ 000]
br_ln121             (br               ) [ 011]
i_0                  (phi              ) [ 001]
zext_ln121           (zext             ) [ 000]
icmp_ln121           (icmp             ) [ 001]
empty                (speclooptripcount) [ 000]
i                    (add              ) [ 011]
br_ln121             (br               ) [ 000]
specloopname_ln121   (specloopname     ) [ 000]
empty_7              (read             ) [ 000]
LS_stream_V_data_val (extractvalue     ) [ 000]
trunc_ln18           (trunc            ) [ 000]
bitcast_ln18         (bitcast          ) [ 000]
tmp_data_M_imag_loa  (partselect       ) [ 000]
bitcast_ln18_1       (bitcast          ) [ 000]
zext_ln123           (zext             ) [ 000]
sep_addr             (getelementptr    ) [ 000]
store_ln123          (store            ) [ 000]
add_ln124            (add              ) [ 000]
zext_ln124           (zext             ) [ 000]
sep_addr_1           (getelementptr    ) [ 000]
store_ln124          (store            ) [ 000]
br_ln121             (br               ) [ 011]
ret_ln127            (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="LS_stream_V_data">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="LS_stream_V_data"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="LS_stream_V_last_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="LS_stream_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="sep">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sep"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str10"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str11"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i64P.i1P"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1004" name="empty_7_read_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="65" slack="0"/>
<pin id="44" dir="0" index="1" bw="64" slack="0"/>
<pin id="45" dir="0" index="2" bw="1" slack="0"/>
<pin id="46" dir="1" index="3" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_7/2 "/>
</bind>
</comp>

<comp id="50" class="1004" name="sep_addr_gep_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="32" slack="0"/>
<pin id="52" dir="0" index="1" bw="1" slack="0"/>
<pin id="53" dir="0" index="2" bw="6" slack="0"/>
<pin id="54" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sep_addr/2 "/>
</bind>
</comp>

<comp id="57" class="1004" name="grp_access_fu_57">
<pin_list>
<pin id="58" dir="0" index="0" bw="7" slack="0"/>
<pin id="59" dir="0" index="1" bw="32" slack="0"/>
<pin id="60" dir="0" index="2" bw="0" slack="0"/>
<pin id="70" dir="0" index="4" bw="7" slack="0"/>
<pin id="71" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="72" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="61" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="73" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln123/2 store_ln124/2 "/>
</bind>
</comp>

<comp id="63" class="1004" name="sep_addr_1_gep_fu_63">
<pin_list>
<pin id="64" dir="0" index="0" bw="32" slack="0"/>
<pin id="65" dir="0" index="1" bw="1" slack="0"/>
<pin id="66" dir="0" index="2" bw="7" slack="0"/>
<pin id="67" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sep_addr_1/2 "/>
</bind>
</comp>

<comp id="75" class="1005" name="i_0_reg_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="6" slack="1"/>
<pin id="77" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="79" class="1004" name="i_0_phi_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="1" slack="1"/>
<pin id="81" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="82" dir="0" index="2" bw="6" slack="0"/>
<pin id="83" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="84" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="86" class="1004" name="zext_ln121_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="6" slack="0"/>
<pin id="88" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln121/2 "/>
</bind>
</comp>

<comp id="90" class="1004" name="icmp_ln121_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="6" slack="0"/>
<pin id="92" dir="0" index="1" bw="6" slack="0"/>
<pin id="93" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln121/2 "/>
</bind>
</comp>

<comp id="96" class="1004" name="i_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="6" slack="0"/>
<pin id="98" dir="0" index="1" bw="1" slack="0"/>
<pin id="99" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="102" class="1004" name="LS_stream_V_data_val_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="65" slack="0"/>
<pin id="104" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="LS_stream_V_data_val/2 "/>
</bind>
</comp>

<comp id="106" class="1004" name="trunc_ln18_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="64" slack="0"/>
<pin id="108" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln18/2 "/>
</bind>
</comp>

<comp id="110" class="1004" name="bitcast_ln18_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="32" slack="0"/>
<pin id="112" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln18/2 "/>
</bind>
</comp>

<comp id="115" class="1004" name="tmp_data_M_imag_loa_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="32" slack="0"/>
<pin id="117" dir="0" index="1" bw="64" slack="0"/>
<pin id="118" dir="0" index="2" bw="7" slack="0"/>
<pin id="119" dir="0" index="3" bw="7" slack="0"/>
<pin id="120" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_data_M_imag_loa/2 "/>
</bind>
</comp>

<comp id="125" class="1004" name="bitcast_ln18_1_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="32" slack="0"/>
<pin id="127" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln18_1/2 "/>
</bind>
</comp>

<comp id="130" class="1004" name="zext_ln123_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="6" slack="0"/>
<pin id="132" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln123/2 "/>
</bind>
</comp>

<comp id="135" class="1004" name="add_ln124_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="7" slack="0"/>
<pin id="137" dir="0" index="1" bw="6" slack="0"/>
<pin id="138" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln124/2 "/>
</bind>
</comp>

<comp id="141" class="1004" name="zext_ln124_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="7" slack="0"/>
<pin id="143" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln124/2 "/>
</bind>
</comp>

<comp id="149" class="1005" name="i_reg_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="6" slack="0"/>
<pin id="151" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="47"><net_src comp="30" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="48"><net_src comp="0" pin="0"/><net_sink comp="42" pin=1"/></net>

<net id="49"><net_src comp="2" pin="0"/><net_sink comp="42" pin=2"/></net>

<net id="55"><net_src comp="4" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="56"><net_src comp="38" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="62"><net_src comp="50" pin="3"/><net_sink comp="57" pin=0"/></net>

<net id="68"><net_src comp="4" pin="0"/><net_sink comp="63" pin=0"/></net>

<net id="69"><net_src comp="38" pin="0"/><net_sink comp="63" pin=1"/></net>

<net id="74"><net_src comp="63" pin="3"/><net_sink comp="57" pin=2"/></net>

<net id="78"><net_src comp="16" pin="0"/><net_sink comp="75" pin=0"/></net>

<net id="85"><net_src comp="75" pin="1"/><net_sink comp="79" pin=0"/></net>

<net id="89"><net_src comp="79" pin="4"/><net_sink comp="86" pin=0"/></net>

<net id="94"><net_src comp="79" pin="4"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="18" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="79" pin="4"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="24" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="105"><net_src comp="42" pin="3"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="102" pin="1"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="106" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="114"><net_src comp="110" pin="1"/><net_sink comp="57" pin=1"/></net>

<net id="121"><net_src comp="32" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="122"><net_src comp="102" pin="1"/><net_sink comp="115" pin=1"/></net>

<net id="123"><net_src comp="34" pin="0"/><net_sink comp="115" pin=2"/></net>

<net id="124"><net_src comp="36" pin="0"/><net_sink comp="115" pin=3"/></net>

<net id="128"><net_src comp="115" pin="4"/><net_sink comp="125" pin=0"/></net>

<net id="129"><net_src comp="125" pin="1"/><net_sink comp="57" pin=4"/></net>

<net id="133"><net_src comp="79" pin="4"/><net_sink comp="130" pin=0"/></net>

<net id="134"><net_src comp="130" pin="1"/><net_sink comp="50" pin=2"/></net>

<net id="139"><net_src comp="40" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="140"><net_src comp="86" pin="1"/><net_sink comp="135" pin=1"/></net>

<net id="144"><net_src comp="135" pin="2"/><net_sink comp="141" pin=0"/></net>

<net id="145"><net_src comp="141" pin="1"/><net_sink comp="63" pin=2"/></net>

<net id="152"><net_src comp="96" pin="2"/><net_sink comp="149" pin=0"/></net>

<net id="153"><net_src comp="149" pin="1"/><net_sink comp="79" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: LS_stream_V_data | {}
	Port: LS_stream_V_last_V | {}
	Port: sep | {2 }
 - Input state : 
	Port: separate_complex_u : LS_stream_V_data | {2 }
	Port: separate_complex_u : LS_stream_V_last_V | {2 }
  - Chain level:
	State 1
	State 2
		zext_ln121 : 1
		icmp_ln121 : 1
		i : 1
		br_ln121 : 2
		trunc_ln18 : 1
		bitcast_ln18 : 2
		tmp_data_M_imag_loa : 1
		bitcast_ln18_1 : 2
		zext_ln123 : 1
		sep_addr : 2
		store_ln123 : 3
		add_ln124 : 2
		zext_ln124 : 3
		sep_addr_1 : 4
		store_ln124 : 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|
| Operation|       Functional Unit       |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|
|    add   |           i_fu_96           |    0    |    15   |
|          |       add_ln124_fu_135      |    0    |    15   |
|----------|-----------------------------|---------|---------|
|   icmp   |       icmp_ln121_fu_90      |    0    |    11   |
|----------|-----------------------------|---------|---------|
|   read   |      empty_7_read_fu_42     |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |       zext_ln121_fu_86      |    0    |    0    |
|   zext   |      zext_ln123_fu_130      |    0    |    0    |
|          |      zext_ln124_fu_141      |    0    |    0    |
|----------|-----------------------------|---------|---------|
|extractvalue| LS_stream_V_data_val_fu_102 |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   trunc  |      trunc_ln18_fu_106      |    0    |    0    |
|----------|-----------------------------|---------|---------|
|partselect|  tmp_data_M_imag_loa_fu_115 |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   Total  |                             |    0    |    41   |
|----------|-----------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------+--------+
|          |   FF   |
+----------+--------+
|i_0_reg_75|    6   |
| i_reg_149|    6   |
+----------+--------+
|   Total  |   12   |
+----------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   41   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   12   |    -   |
+-----------+--------+--------+
|   Total   |   12   |   41   |
+-----------+--------+--------+
