{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1768957693969 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1768957693970 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 20 16:08:13 2026 " "Processing started: Tue Jan 20 16:08:13 2026" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1768957693970 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768957693970 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab0 -c Lab0 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab0 -c Lab0" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768957693970 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1768957694221 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1768957694221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REG8-clk " "Found design unit 1: REG8-clk" {  } { { "REG8.vhd" "" { Text "D:/Users/akmooreschultz/Documents/Lab 0/REG8.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768957701642 ""} { "Info" "ISGN_ENTITY_NAME" "1 REG8 " "Found entity 1: REG8" {  } { { "REG8.vhd" "" { Text "D:/Users/akmooreschultz/Documents/Lab 0/REG8.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768957701642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768957701642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REG16-logical_stuff " "Found design unit 1: REG16-logical_stuff" {  } { { "REG16.vhd" "" { Text "D:/Users/akmooreschultz/Documents/Lab 0/REG16.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768957701645 ""} { "Info" "ISGN_ENTITY_NAME" "1 REG16 " "Found entity 1: REG16" {  } { { "REG16.vhd" "" { Text "D:/Users/akmooreschultz/Documents/Lab 0/REG16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768957701645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768957701645 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "x REG16.vhd(27) " "VHDL error at REG16.vhd(27): object \"x\" is used but not declared" {  } { { "REG16.vhd" "" { Text "D:/Users/akmooreschultz/Documents/Lab 0/REG16.vhd" 27 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1768957701646 ""}
{ "Error" "EVRFX_VHDL_FORMAL_NOT_DECLARED" "ENABLE REG16.vhd(28) " "VHDL Association List error at REG16.vhd(28): formal \"ENABLE\" does not exist" {  } { { "REG16.vhd" "" { Text "D:/Users/akmooreschultz/Documents/Lab 0/REG16.vhd" 28 0 0 } }  } 0 10349 "VHDL Association List error at %2!s!: formal \"%1!s!\" does not exist" 0 0 "Analysis & Synthesis" 0 -1 1768957701647 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "x REG16.vhd(25) " "VHDL error at REG16.vhd(25): formal port or parameter \"x\" must have actual or default value" {  } { { "REG16.vhd" "" { Text "D:/Users/akmooreschultz/Documents/Lab 0/REG16.vhd" 25 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Analysis & Synthesis" 0 -1 1768957701647 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "x REG8.vhd(6) " "HDL error at REG8.vhd(6): see declaration for object \"x\"" {  } { { "REG8.vhd" "" { Text "D:/Users/akmooreschultz/Documents/Lab 0/REG8.vhd" 6 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768957701647 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "EN REG16.vhd(25) " "VHDL error at REG16.vhd(25): formal port or parameter \"EN\" must have actual or default value" {  } { { "REG16.vhd" "" { Text "D:/Users/akmooreschultz/Documents/Lab 0/REG16.vhd" 25 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Analysis & Synthesis" 0 -1 1768957701647 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "EN REG8.vhd(7) " "HDL error at REG8.vhd(7): see declaration for object \"EN\"" {  } { { "REG8.vhd" "" { Text "D:/Users/akmooreschultz/Documents/Lab 0/REG8.vhd" 7 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768957701647 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "CLK REG16.vhd(25) " "VHDL error at REG16.vhd(25): formal port or parameter \"CLK\" must have actual or default value" {  } { { "REG16.vhd" "" { Text "D:/Users/akmooreschultz/Documents/Lab 0/REG16.vhd" 25 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Analysis & Synthesis" 0 -1 1768957701648 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "CLK REG8.vhd(8) " "HDL error at REG8.vhd(8): see declaration for object \"CLK\"" {  } { { "REG8.vhd" "" { Text "D:/Users/akmooreschultz/Documents/Lab 0/REG8.vhd" 8 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768957701648 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 8 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 8 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4795 " "Peak virtual memory: 4795 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1768957701735 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Jan 20 16:08:21 2026 " "Processing ended: Tue Jan 20 16:08:21 2026" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1768957701735 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1768957701735 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1768957701735 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1768957701735 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 10 s 1  " "Quartus Prime Full Compilation was unsuccessful. 10 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1768957702387 ""}
