vertex CGRA0.__io0
    attr type str DUMMY
    attr device str DUMMY
    attr unit str DUMMY
vertex CGRA0.__io0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str DUMMY.in0
vertex CGRA0.__io0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str DUMMY.out0
vertex CGRA0.__io1
    attr type str DUMMY
    attr device str DUMMY
    attr unit str DUMMY
vertex CGRA0.__io1.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str DUMMY.in0
vertex CGRA0.__io1.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str DUMMY.out0
vertex CGRA0.__io2
    attr type str DUMMY
    attr device str DUMMY
    attr unit str DUMMY
vertex CGRA0.__io2.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str DUMMY.in0
vertex CGRA0.__io2.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str DUMMY.out0
vertex CGRA0.__io3
    attr type str DUMMY
    attr device str DUMMY
    attr unit str DUMMY
vertex CGRA0.__io3.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str DUMMY.in0
vertex CGRA0.__io3.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str DUMMY.out0
vertex CGRA0.__mem0
    attr type str DUMMY
    attr device str DUMMY
    attr unit str DUMMY
vertex CGRA0.__mem0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str DUMMY.in0
vertex CGRA0.__mem0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str DUMMY.out0
vertex CGRA0.__mem1
    attr type str DUMMY
    attr device str DUMMY
    attr unit str DUMMY
vertex CGRA0.__mem1.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str DUMMY.in0
vertex CGRA0.__mem1.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str DUMMY.out0
vertex CGRA0.__mem2
    attr type str DUMMY
    attr device str DUMMY
    attr unit str DUMMY
vertex CGRA0.__mem2.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str DUMMY.in0
vertex CGRA0.__mem2.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str DUMMY.out0
vertex CGRA0.__mem3
    attr type str DUMMY
    attr device str DUMMY
    attr unit str DUMMY
vertex CGRA0.__mem3.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str DUMMY.in0
vertex CGRA0.__mem3.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str DUMMY.out0
vertex CGRA0.__PE_0_0
    attr type str DUMMY
    attr device str DUMMY
    attr unit str DUMMY
vertex CGRA0.__PE_0_0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str DUMMY.in0
vertex CGRA0.__PE_0_0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str DUMMY.out0
vertex CGRA0.__PE_0_1
    attr type str DUMMY
    attr device str DUMMY
    attr unit str DUMMY
vertex CGRA0.__PE_0_1.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str DUMMY.in0
vertex CGRA0.__PE_0_1.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str DUMMY.out0
vertex CGRA0.__PE_0_2
    attr type str DUMMY
    attr device str DUMMY
    attr unit str DUMMY
vertex CGRA0.__PE_0_2.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str DUMMY.in0
vertex CGRA0.__PE_0_2.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str DUMMY.out0
vertex CGRA0.__PE_0_3
    attr type str DUMMY
    attr device str DUMMY
    attr unit str DUMMY
vertex CGRA0.__PE_0_3.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str DUMMY.in0
vertex CGRA0.__PE_0_3.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str DUMMY.out0
vertex CGRA0.__PE_1_0
    attr type str DUMMY
    attr device str DUMMY
    attr unit str DUMMY
vertex CGRA0.__PE_1_0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str DUMMY.in0
vertex CGRA0.__PE_1_0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str DUMMY.out0
vertex CGRA0.__PE_1_1
    attr type str DUMMY
    attr device str DUMMY
    attr unit str DUMMY
vertex CGRA0.__PE_1_1.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str DUMMY.in0
vertex CGRA0.__PE_1_1.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str DUMMY.out0
vertex CGRA0.__PE_1_2
    attr type str DUMMY
    attr device str DUMMY
    attr unit str DUMMY
vertex CGRA0.__PE_1_2.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str DUMMY.in0
vertex CGRA0.__PE_1_2.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str DUMMY.out0
vertex CGRA0.__PE_1_3
    attr type str DUMMY
    attr device str DUMMY
    attr unit str DUMMY
vertex CGRA0.__PE_1_3.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str DUMMY.in0
vertex CGRA0.__PE_1_3.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str DUMMY.out0
vertex CGRA0.__PE_2_0
    attr type str DUMMY
    attr device str DUMMY
    attr unit str DUMMY
vertex CGRA0.__PE_2_0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str DUMMY.in0
vertex CGRA0.__PE_2_0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str DUMMY.out0
vertex CGRA0.__PE_2_1
    attr type str DUMMY
    attr device str DUMMY
    attr unit str DUMMY
vertex CGRA0.__PE_2_1.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str DUMMY.in0
vertex CGRA0.__PE_2_1.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str DUMMY.out0
vertex CGRA0.__PE_2_2
    attr type str DUMMY
    attr device str DUMMY
    attr unit str DUMMY
vertex CGRA0.__PE_2_2.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str DUMMY.in0
vertex CGRA0.__PE_2_2.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str DUMMY.out0
vertex CGRA0.__PE_2_3
    attr type str DUMMY
    attr device str DUMMY
    attr unit str DUMMY
vertex CGRA0.__PE_2_3.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str DUMMY.in0
vertex CGRA0.__PE_2_3.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str DUMMY.out0
vertex CGRA0.__PE_3_0
    attr type str DUMMY
    attr device str DUMMY
    attr unit str DUMMY
vertex CGRA0.__PE_3_0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str DUMMY.in0
vertex CGRA0.__PE_3_0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str DUMMY.out0
vertex CGRA0.__PE_3_1
    attr type str DUMMY
    attr device str DUMMY
    attr unit str DUMMY
vertex CGRA0.__PE_3_1.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str DUMMY.in0
vertex CGRA0.__PE_3_1.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str DUMMY.out0
vertex CGRA0.__PE_3_2
    attr type str DUMMY
    attr device str DUMMY
    attr unit str DUMMY
vertex CGRA0.__PE_3_2.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str DUMMY.in0
vertex CGRA0.__PE_3_2.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str DUMMY.out0
vertex CGRA0.__PE_3_3
    attr type str DUMMY
    attr device str DUMMY
    attr unit str DUMMY
vertex CGRA0.__PE_3_3.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str DUMMY.in0
vertex CGRA0.__PE_3_3.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str DUMMY.out0
vertex CGRA0.PE_0_0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str PE.in0
vertex CGRA0.PE_0_0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str PE.in1
vertex CGRA0.PE_0_0.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str PE.in2
vertex CGRA0.PE_0_0.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str PE.in3
vertex CGRA0.PE_0_0.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str PE.in4
vertex CGRA0.PE_0_0.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str PE.in5
vertex CGRA0.PE_0_0.in6
    attr type str __MODULE_INPUT_PORT__
    attr device str PE.in6
vertex CGRA0.PE_0_0.in7
    attr type str __MODULE_INPUT_PORT__
    attr device str PE.in7
vertex CGRA0.PE_0_0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE.out0
vertex CGRA0.PE_0_0.ALU0
    attr type str ALU
    attr device str ALU
    attr unit str ALU
vertex CGRA0.PE_0_0.ALU0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in0
vertex CGRA0.PE_0_0.ALU0.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in1
vertex CGRA0.PE_0_0.ALU0.in2
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in2
vertex CGRA0.PE_0_0.ALU0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str ALU.out0
vertex CGRA0.PE_0_0.CONST0
    attr type str CONST
    attr device str CONST
    attr unit str CONST
vertex CGRA0.PE_0_0.CONST0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str CONST.in0
vertex CGRA0.PE_0_0.CONST0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str CONST.out0
vertex CGRA0.PE_0_0.SW10X1_in0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in0
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_0_0.SW10X1_in0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in1
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_0_0.SW10X1_in0.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in2
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_0_0.SW10X1_in0.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in3
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_0_0.SW10X1_in0.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in4
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_0_0.SW10X1_in0.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in5
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_0_0.SW10X1_in0.in6
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in6
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_0_0.SW10X1_in0.in7
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in7
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_0_0.SW10X1_in0.in8
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in8
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_0_0.SW10X1_in0.in9
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in9
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_0_0.SW10X1_in0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_10X1.out0
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_0_0.SW10X1_in1.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in0
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_0_0.SW10X1_in1.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in1
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_0_0.SW10X1_in1.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in2
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_0_0.SW10X1_in1.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in3
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_0_0.SW10X1_in1.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in4
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_0_0.SW10X1_in1.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in5
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_0_0.SW10X1_in1.in6
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in6
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_0_0.SW10X1_in1.in7
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in7
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_0_0.SW10X1_in1.in8
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in8
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_0_0.SW10X1_in1.in9
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in9
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_0_0.SW10X1_in1.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_10X1.out0
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_0_0.SW10X1_in2.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in0
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_0_0.SW10X1_in2.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in1
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_0_0.SW10X1_in2.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in2
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_0_0.SW10X1_in2.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in3
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_0_0.SW10X1_in2.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in4
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_0_0.SW10X1_in2.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in5
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_0_0.SW10X1_in2.in6
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in6
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_0_0.SW10X1_in2.in7
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in7
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_0_0.SW10X1_in2.in8
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in8
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_0_0.SW10X1_in2.in9
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in9
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_0_0.SW10X1_in2.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_10X1.out0
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_0_0.SW10X1_out0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in0
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_0_0.SW10X1_out0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in1
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_0_0.SW10X1_out0.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in2
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_0_0.SW10X1_out0.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in3
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_0_0.SW10X1_out0.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in4
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_0_0.SW10X1_out0.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in5
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_0_0.SW10X1_out0.in6
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in6
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_0_0.SW10X1_out0.in7
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in7
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_0_0.SW10X1_out0.in8
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in8
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_0_0.SW10X1_out0.in9
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in9
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_0_0.SW10X1_out0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_10X1.out0
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_0_1.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str PE.in0
vertex CGRA0.PE_0_1.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str PE.in1
vertex CGRA0.PE_0_1.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str PE.in2
vertex CGRA0.PE_0_1.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str PE.in3
vertex CGRA0.PE_0_1.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str PE.in4
vertex CGRA0.PE_0_1.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str PE.in5
vertex CGRA0.PE_0_1.in6
    attr type str __MODULE_INPUT_PORT__
    attr device str PE.in6
vertex CGRA0.PE_0_1.in7
    attr type str __MODULE_INPUT_PORT__
    attr device str PE.in7
vertex CGRA0.PE_0_1.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE.out0
vertex CGRA0.PE_0_1.ALU0
    attr type str ALU
    attr device str ALU
    attr unit str ALU
vertex CGRA0.PE_0_1.ALU0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in0
vertex CGRA0.PE_0_1.ALU0.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in1
vertex CGRA0.PE_0_1.ALU0.in2
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in2
vertex CGRA0.PE_0_1.ALU0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str ALU.out0
vertex CGRA0.PE_0_1.CONST0
    attr type str CONST
    attr device str CONST
    attr unit str CONST
vertex CGRA0.PE_0_1.CONST0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str CONST.in0
vertex CGRA0.PE_0_1.CONST0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str CONST.out0
vertex CGRA0.PE_0_1.SW10X1_in0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in0
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_0_1.SW10X1_in0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in1
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_0_1.SW10X1_in0.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in2
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_0_1.SW10X1_in0.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in3
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_0_1.SW10X1_in0.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in4
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_0_1.SW10X1_in0.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in5
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_0_1.SW10X1_in0.in6
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in6
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_0_1.SW10X1_in0.in7
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in7
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_0_1.SW10X1_in0.in8
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in8
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_0_1.SW10X1_in0.in9
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in9
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_0_1.SW10X1_in0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_10X1.out0
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_0_1.SW10X1_in1.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in0
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_0_1.SW10X1_in1.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in1
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_0_1.SW10X1_in1.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in2
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_0_1.SW10X1_in1.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in3
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_0_1.SW10X1_in1.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in4
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_0_1.SW10X1_in1.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in5
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_0_1.SW10X1_in1.in6
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in6
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_0_1.SW10X1_in1.in7
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in7
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_0_1.SW10X1_in1.in8
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in8
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_0_1.SW10X1_in1.in9
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in9
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_0_1.SW10X1_in1.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_10X1.out0
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_0_1.SW10X1_in2.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in0
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_0_1.SW10X1_in2.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in1
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_0_1.SW10X1_in2.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in2
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_0_1.SW10X1_in2.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in3
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_0_1.SW10X1_in2.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in4
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_0_1.SW10X1_in2.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in5
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_0_1.SW10X1_in2.in6
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in6
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_0_1.SW10X1_in2.in7
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in7
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_0_1.SW10X1_in2.in8
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in8
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_0_1.SW10X1_in2.in9
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in9
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_0_1.SW10X1_in2.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_10X1.out0
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_0_1.SW10X1_out0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in0
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_0_1.SW10X1_out0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in1
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_0_1.SW10X1_out0.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in2
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_0_1.SW10X1_out0.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in3
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_0_1.SW10X1_out0.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in4
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_0_1.SW10X1_out0.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in5
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_0_1.SW10X1_out0.in6
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in6
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_0_1.SW10X1_out0.in7
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in7
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_0_1.SW10X1_out0.in8
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in8
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_0_1.SW10X1_out0.in9
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in9
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_0_1.SW10X1_out0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_10X1.out0
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_0_2.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str PE.in0
vertex CGRA0.PE_0_2.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str PE.in1
vertex CGRA0.PE_0_2.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str PE.in2
vertex CGRA0.PE_0_2.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str PE.in3
vertex CGRA0.PE_0_2.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str PE.in4
vertex CGRA0.PE_0_2.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str PE.in5
vertex CGRA0.PE_0_2.in6
    attr type str __MODULE_INPUT_PORT__
    attr device str PE.in6
vertex CGRA0.PE_0_2.in7
    attr type str __MODULE_INPUT_PORT__
    attr device str PE.in7
vertex CGRA0.PE_0_2.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE.out0
vertex CGRA0.PE_0_2.ALU0
    attr type str ALU
    attr device str ALU
    attr unit str ALU
vertex CGRA0.PE_0_2.ALU0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in0
vertex CGRA0.PE_0_2.ALU0.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in1
vertex CGRA0.PE_0_2.ALU0.in2
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in2
vertex CGRA0.PE_0_2.ALU0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str ALU.out0
vertex CGRA0.PE_0_2.CONST0
    attr type str CONST
    attr device str CONST
    attr unit str CONST
vertex CGRA0.PE_0_2.CONST0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str CONST.in0
vertex CGRA0.PE_0_2.CONST0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str CONST.out0
vertex CGRA0.PE_0_2.SW10X1_in0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in0
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_0_2.SW10X1_in0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in1
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_0_2.SW10X1_in0.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in2
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_0_2.SW10X1_in0.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in3
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_0_2.SW10X1_in0.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in4
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_0_2.SW10X1_in0.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in5
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_0_2.SW10X1_in0.in6
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in6
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_0_2.SW10X1_in0.in7
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in7
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_0_2.SW10X1_in0.in8
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in8
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_0_2.SW10X1_in0.in9
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in9
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_0_2.SW10X1_in0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_10X1.out0
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_0_2.SW10X1_in1.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in0
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_0_2.SW10X1_in1.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in1
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_0_2.SW10X1_in1.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in2
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_0_2.SW10X1_in1.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in3
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_0_2.SW10X1_in1.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in4
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_0_2.SW10X1_in1.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in5
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_0_2.SW10X1_in1.in6
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in6
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_0_2.SW10X1_in1.in7
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in7
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_0_2.SW10X1_in1.in8
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in8
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_0_2.SW10X1_in1.in9
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in9
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_0_2.SW10X1_in1.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_10X1.out0
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_0_2.SW10X1_in2.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in0
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_0_2.SW10X1_in2.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in1
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_0_2.SW10X1_in2.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in2
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_0_2.SW10X1_in2.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in3
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_0_2.SW10X1_in2.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in4
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_0_2.SW10X1_in2.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in5
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_0_2.SW10X1_in2.in6
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in6
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_0_2.SW10X1_in2.in7
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in7
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_0_2.SW10X1_in2.in8
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in8
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_0_2.SW10X1_in2.in9
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in9
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_0_2.SW10X1_in2.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_10X1.out0
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_0_2.SW10X1_out0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in0
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_0_2.SW10X1_out0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in1
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_0_2.SW10X1_out0.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in2
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_0_2.SW10X1_out0.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in3
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_0_2.SW10X1_out0.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in4
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_0_2.SW10X1_out0.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in5
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_0_2.SW10X1_out0.in6
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in6
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_0_2.SW10X1_out0.in7
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in7
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_0_2.SW10X1_out0.in8
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in8
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_0_2.SW10X1_out0.in9
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in9
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_0_2.SW10X1_out0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_10X1.out0
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_0_3.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str PE.in0
vertex CGRA0.PE_0_3.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str PE.in1
vertex CGRA0.PE_0_3.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str PE.in2
vertex CGRA0.PE_0_3.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str PE.in3
vertex CGRA0.PE_0_3.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str PE.in4
vertex CGRA0.PE_0_3.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str PE.in5
vertex CGRA0.PE_0_3.in6
    attr type str __MODULE_INPUT_PORT__
    attr device str PE.in6
vertex CGRA0.PE_0_3.in7
    attr type str __MODULE_INPUT_PORT__
    attr device str PE.in7
vertex CGRA0.PE_0_3.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE.out0
vertex CGRA0.PE_0_3.ALU0
    attr type str ALU
    attr device str ALU
    attr unit str ALU
vertex CGRA0.PE_0_3.ALU0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in0
vertex CGRA0.PE_0_3.ALU0.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in1
vertex CGRA0.PE_0_3.ALU0.in2
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in2
vertex CGRA0.PE_0_3.ALU0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str ALU.out0
vertex CGRA0.PE_0_3.CONST0
    attr type str CONST
    attr device str CONST
    attr unit str CONST
vertex CGRA0.PE_0_3.CONST0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str CONST.in0
vertex CGRA0.PE_0_3.CONST0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str CONST.out0
vertex CGRA0.PE_0_3.SW10X1_in0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in0
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_0_3.SW10X1_in0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in1
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_0_3.SW10X1_in0.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in2
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_0_3.SW10X1_in0.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in3
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_0_3.SW10X1_in0.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in4
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_0_3.SW10X1_in0.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in5
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_0_3.SW10X1_in0.in6
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in6
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_0_3.SW10X1_in0.in7
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in7
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_0_3.SW10X1_in0.in8
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in8
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_0_3.SW10X1_in0.in9
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in9
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_0_3.SW10X1_in0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_10X1.out0
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_0_3.SW10X1_in1.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in0
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_0_3.SW10X1_in1.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in1
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_0_3.SW10X1_in1.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in2
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_0_3.SW10X1_in1.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in3
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_0_3.SW10X1_in1.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in4
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_0_3.SW10X1_in1.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in5
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_0_3.SW10X1_in1.in6
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in6
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_0_3.SW10X1_in1.in7
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in7
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_0_3.SW10X1_in1.in8
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in8
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_0_3.SW10X1_in1.in9
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in9
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_0_3.SW10X1_in1.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_10X1.out0
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_0_3.SW10X1_in2.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in0
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_0_3.SW10X1_in2.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in1
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_0_3.SW10X1_in2.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in2
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_0_3.SW10X1_in2.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in3
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_0_3.SW10X1_in2.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in4
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_0_3.SW10X1_in2.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in5
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_0_3.SW10X1_in2.in6
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in6
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_0_3.SW10X1_in2.in7
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in7
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_0_3.SW10X1_in2.in8
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in8
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_0_3.SW10X1_in2.in9
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in9
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_0_3.SW10X1_in2.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_10X1.out0
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_0_3.SW10X1_out0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in0
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_0_3.SW10X1_out0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in1
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_0_3.SW10X1_out0.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in2
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_0_3.SW10X1_out0.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in3
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_0_3.SW10X1_out0.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in4
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_0_3.SW10X1_out0.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in5
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_0_3.SW10X1_out0.in6
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in6
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_0_3.SW10X1_out0.in7
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in7
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_0_3.SW10X1_out0.in8
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in8
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_0_3.SW10X1_out0.in9
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in9
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_0_3.SW10X1_out0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_10X1.out0
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_1_0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str PE.in0
vertex CGRA0.PE_1_0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str PE.in1
vertex CGRA0.PE_1_0.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str PE.in2
vertex CGRA0.PE_1_0.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str PE.in3
vertex CGRA0.PE_1_0.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str PE.in4
vertex CGRA0.PE_1_0.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str PE.in5
vertex CGRA0.PE_1_0.in6
    attr type str __MODULE_INPUT_PORT__
    attr device str PE.in6
vertex CGRA0.PE_1_0.in7
    attr type str __MODULE_INPUT_PORT__
    attr device str PE.in7
vertex CGRA0.PE_1_0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE.out0
vertex CGRA0.PE_1_0.ALU0
    attr type str ALU
    attr device str ALU
    attr unit str ALU
vertex CGRA0.PE_1_0.ALU0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in0
vertex CGRA0.PE_1_0.ALU0.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in1
vertex CGRA0.PE_1_0.ALU0.in2
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in2
vertex CGRA0.PE_1_0.ALU0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str ALU.out0
vertex CGRA0.PE_1_0.CONST0
    attr type str CONST
    attr device str CONST
    attr unit str CONST
vertex CGRA0.PE_1_0.CONST0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str CONST.in0
vertex CGRA0.PE_1_0.CONST0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str CONST.out0
vertex CGRA0.PE_1_0.SW10X1_in0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in0
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_1_0.SW10X1_in0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in1
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_1_0.SW10X1_in0.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in2
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_1_0.SW10X1_in0.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in3
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_1_0.SW10X1_in0.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in4
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_1_0.SW10X1_in0.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in5
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_1_0.SW10X1_in0.in6
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in6
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_1_0.SW10X1_in0.in7
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in7
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_1_0.SW10X1_in0.in8
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in8
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_1_0.SW10X1_in0.in9
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in9
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_1_0.SW10X1_in0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_10X1.out0
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_1_0.SW10X1_in1.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in0
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_1_0.SW10X1_in1.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in1
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_1_0.SW10X1_in1.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in2
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_1_0.SW10X1_in1.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in3
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_1_0.SW10X1_in1.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in4
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_1_0.SW10X1_in1.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in5
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_1_0.SW10X1_in1.in6
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in6
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_1_0.SW10X1_in1.in7
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in7
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_1_0.SW10X1_in1.in8
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in8
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_1_0.SW10X1_in1.in9
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in9
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_1_0.SW10X1_in1.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_10X1.out0
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_1_0.SW10X1_in2.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in0
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_1_0.SW10X1_in2.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in1
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_1_0.SW10X1_in2.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in2
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_1_0.SW10X1_in2.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in3
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_1_0.SW10X1_in2.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in4
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_1_0.SW10X1_in2.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in5
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_1_0.SW10X1_in2.in6
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in6
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_1_0.SW10X1_in2.in7
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in7
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_1_0.SW10X1_in2.in8
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in8
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_1_0.SW10X1_in2.in9
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in9
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_1_0.SW10X1_in2.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_10X1.out0
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_1_0.SW10X1_out0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in0
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_1_0.SW10X1_out0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in1
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_1_0.SW10X1_out0.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in2
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_1_0.SW10X1_out0.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in3
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_1_0.SW10X1_out0.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in4
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_1_0.SW10X1_out0.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in5
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_1_0.SW10X1_out0.in6
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in6
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_1_0.SW10X1_out0.in7
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in7
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_1_0.SW10X1_out0.in8
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in8
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_1_0.SW10X1_out0.in9
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in9
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_1_0.SW10X1_out0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_10X1.out0
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_1_1.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str PE.in0
vertex CGRA0.PE_1_1.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str PE.in1
vertex CGRA0.PE_1_1.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str PE.in2
vertex CGRA0.PE_1_1.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str PE.in3
vertex CGRA0.PE_1_1.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str PE.in4
vertex CGRA0.PE_1_1.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str PE.in5
vertex CGRA0.PE_1_1.in6
    attr type str __MODULE_INPUT_PORT__
    attr device str PE.in6
vertex CGRA0.PE_1_1.in7
    attr type str __MODULE_INPUT_PORT__
    attr device str PE.in7
vertex CGRA0.PE_1_1.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE.out0
vertex CGRA0.PE_1_1.ALU0
    attr type str ALU
    attr device str ALU
    attr unit str ALU
vertex CGRA0.PE_1_1.ALU0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in0
vertex CGRA0.PE_1_1.ALU0.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in1
vertex CGRA0.PE_1_1.ALU0.in2
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in2
vertex CGRA0.PE_1_1.ALU0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str ALU.out0
vertex CGRA0.PE_1_1.CONST0
    attr type str CONST
    attr device str CONST
    attr unit str CONST
vertex CGRA0.PE_1_1.CONST0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str CONST.in0
vertex CGRA0.PE_1_1.CONST0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str CONST.out0
vertex CGRA0.PE_1_1.SW10X1_in0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in0
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_1_1.SW10X1_in0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in1
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_1_1.SW10X1_in0.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in2
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_1_1.SW10X1_in0.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in3
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_1_1.SW10X1_in0.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in4
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_1_1.SW10X1_in0.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in5
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_1_1.SW10X1_in0.in6
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in6
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_1_1.SW10X1_in0.in7
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in7
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_1_1.SW10X1_in0.in8
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in8
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_1_1.SW10X1_in0.in9
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in9
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_1_1.SW10X1_in0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_10X1.out0
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_1_1.SW10X1_in1.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in0
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_1_1.SW10X1_in1.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in1
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_1_1.SW10X1_in1.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in2
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_1_1.SW10X1_in1.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in3
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_1_1.SW10X1_in1.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in4
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_1_1.SW10X1_in1.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in5
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_1_1.SW10X1_in1.in6
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in6
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_1_1.SW10X1_in1.in7
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in7
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_1_1.SW10X1_in1.in8
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in8
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_1_1.SW10X1_in1.in9
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in9
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_1_1.SW10X1_in1.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_10X1.out0
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_1_1.SW10X1_in2.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in0
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_1_1.SW10X1_in2.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in1
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_1_1.SW10X1_in2.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in2
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_1_1.SW10X1_in2.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in3
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_1_1.SW10X1_in2.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in4
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_1_1.SW10X1_in2.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in5
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_1_1.SW10X1_in2.in6
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in6
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_1_1.SW10X1_in2.in7
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in7
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_1_1.SW10X1_in2.in8
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in8
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_1_1.SW10X1_in2.in9
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in9
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_1_1.SW10X1_in2.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_10X1.out0
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_1_1.SW10X1_out0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in0
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_1_1.SW10X1_out0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in1
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_1_1.SW10X1_out0.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in2
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_1_1.SW10X1_out0.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in3
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_1_1.SW10X1_out0.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in4
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_1_1.SW10X1_out0.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in5
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_1_1.SW10X1_out0.in6
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in6
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_1_1.SW10X1_out0.in7
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in7
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_1_1.SW10X1_out0.in8
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in8
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_1_1.SW10X1_out0.in9
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in9
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_1_1.SW10X1_out0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_10X1.out0
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_1_2.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str PE.in0
vertex CGRA0.PE_1_2.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str PE.in1
vertex CGRA0.PE_1_2.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str PE.in2
vertex CGRA0.PE_1_2.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str PE.in3
vertex CGRA0.PE_1_2.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str PE.in4
vertex CGRA0.PE_1_2.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str PE.in5
vertex CGRA0.PE_1_2.in6
    attr type str __MODULE_INPUT_PORT__
    attr device str PE.in6
vertex CGRA0.PE_1_2.in7
    attr type str __MODULE_INPUT_PORT__
    attr device str PE.in7
vertex CGRA0.PE_1_2.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE.out0
vertex CGRA0.PE_1_2.ALU0
    attr type str ALU
    attr device str ALU
    attr unit str ALU
vertex CGRA0.PE_1_2.ALU0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in0
vertex CGRA0.PE_1_2.ALU0.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in1
vertex CGRA0.PE_1_2.ALU0.in2
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in2
vertex CGRA0.PE_1_2.ALU0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str ALU.out0
vertex CGRA0.PE_1_2.CONST0
    attr type str CONST
    attr device str CONST
    attr unit str CONST
vertex CGRA0.PE_1_2.CONST0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str CONST.in0
vertex CGRA0.PE_1_2.CONST0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str CONST.out0
vertex CGRA0.PE_1_2.SW10X1_in0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in0
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_1_2.SW10X1_in0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in1
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_1_2.SW10X1_in0.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in2
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_1_2.SW10X1_in0.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in3
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_1_2.SW10X1_in0.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in4
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_1_2.SW10X1_in0.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in5
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_1_2.SW10X1_in0.in6
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in6
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_1_2.SW10X1_in0.in7
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in7
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_1_2.SW10X1_in0.in8
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in8
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_1_2.SW10X1_in0.in9
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in9
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_1_2.SW10X1_in0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_10X1.out0
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_1_2.SW10X1_in1.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in0
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_1_2.SW10X1_in1.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in1
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_1_2.SW10X1_in1.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in2
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_1_2.SW10X1_in1.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in3
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_1_2.SW10X1_in1.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in4
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_1_2.SW10X1_in1.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in5
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_1_2.SW10X1_in1.in6
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in6
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_1_2.SW10X1_in1.in7
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in7
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_1_2.SW10X1_in1.in8
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in8
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_1_2.SW10X1_in1.in9
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in9
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_1_2.SW10X1_in1.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_10X1.out0
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_1_2.SW10X1_in2.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in0
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_1_2.SW10X1_in2.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in1
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_1_2.SW10X1_in2.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in2
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_1_2.SW10X1_in2.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in3
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_1_2.SW10X1_in2.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in4
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_1_2.SW10X1_in2.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in5
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_1_2.SW10X1_in2.in6
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in6
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_1_2.SW10X1_in2.in7
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in7
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_1_2.SW10X1_in2.in8
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in8
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_1_2.SW10X1_in2.in9
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in9
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_1_2.SW10X1_in2.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_10X1.out0
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_1_2.SW10X1_out0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in0
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_1_2.SW10X1_out0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in1
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_1_2.SW10X1_out0.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in2
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_1_2.SW10X1_out0.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in3
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_1_2.SW10X1_out0.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in4
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_1_2.SW10X1_out0.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in5
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_1_2.SW10X1_out0.in6
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in6
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_1_2.SW10X1_out0.in7
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in7
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_1_2.SW10X1_out0.in8
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in8
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_1_2.SW10X1_out0.in9
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in9
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_1_2.SW10X1_out0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_10X1.out0
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_1_3.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str PE.in0
vertex CGRA0.PE_1_3.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str PE.in1
vertex CGRA0.PE_1_3.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str PE.in2
vertex CGRA0.PE_1_3.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str PE.in3
vertex CGRA0.PE_1_3.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str PE.in4
vertex CGRA0.PE_1_3.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str PE.in5
vertex CGRA0.PE_1_3.in6
    attr type str __MODULE_INPUT_PORT__
    attr device str PE.in6
vertex CGRA0.PE_1_3.in7
    attr type str __MODULE_INPUT_PORT__
    attr device str PE.in7
vertex CGRA0.PE_1_3.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE.out0
vertex CGRA0.PE_1_3.ALU0
    attr type str ALU
    attr device str ALU
    attr unit str ALU
vertex CGRA0.PE_1_3.ALU0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in0
vertex CGRA0.PE_1_3.ALU0.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in1
vertex CGRA0.PE_1_3.ALU0.in2
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in2
vertex CGRA0.PE_1_3.ALU0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str ALU.out0
vertex CGRA0.PE_1_3.CONST0
    attr type str CONST
    attr device str CONST
    attr unit str CONST
vertex CGRA0.PE_1_3.CONST0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str CONST.in0
vertex CGRA0.PE_1_3.CONST0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str CONST.out0
vertex CGRA0.PE_1_3.SW10X1_in0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in0
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_1_3.SW10X1_in0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in1
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_1_3.SW10X1_in0.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in2
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_1_3.SW10X1_in0.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in3
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_1_3.SW10X1_in0.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in4
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_1_3.SW10X1_in0.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in5
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_1_3.SW10X1_in0.in6
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in6
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_1_3.SW10X1_in0.in7
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in7
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_1_3.SW10X1_in0.in8
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in8
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_1_3.SW10X1_in0.in9
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in9
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_1_3.SW10X1_in0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_10X1.out0
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_1_3.SW10X1_in1.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in0
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_1_3.SW10X1_in1.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in1
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_1_3.SW10X1_in1.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in2
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_1_3.SW10X1_in1.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in3
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_1_3.SW10X1_in1.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in4
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_1_3.SW10X1_in1.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in5
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_1_3.SW10X1_in1.in6
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in6
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_1_3.SW10X1_in1.in7
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in7
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_1_3.SW10X1_in1.in8
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in8
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_1_3.SW10X1_in1.in9
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in9
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_1_3.SW10X1_in1.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_10X1.out0
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_1_3.SW10X1_in2.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in0
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_1_3.SW10X1_in2.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in1
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_1_3.SW10X1_in2.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in2
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_1_3.SW10X1_in2.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in3
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_1_3.SW10X1_in2.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in4
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_1_3.SW10X1_in2.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in5
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_1_3.SW10X1_in2.in6
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in6
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_1_3.SW10X1_in2.in7
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in7
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_1_3.SW10X1_in2.in8
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in8
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_1_3.SW10X1_in2.in9
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in9
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_1_3.SW10X1_in2.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_10X1.out0
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_1_3.SW10X1_out0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in0
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_1_3.SW10X1_out0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in1
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_1_3.SW10X1_out0.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in2
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_1_3.SW10X1_out0.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in3
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_1_3.SW10X1_out0.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in4
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_1_3.SW10X1_out0.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in5
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_1_3.SW10X1_out0.in6
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in6
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_1_3.SW10X1_out0.in7
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in7
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_1_3.SW10X1_out0.in8
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in8
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_1_3.SW10X1_out0.in9
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in9
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_1_3.SW10X1_out0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_10X1.out0
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_2_0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str PE.in0
vertex CGRA0.PE_2_0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str PE.in1
vertex CGRA0.PE_2_0.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str PE.in2
vertex CGRA0.PE_2_0.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str PE.in3
vertex CGRA0.PE_2_0.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str PE.in4
vertex CGRA0.PE_2_0.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str PE.in5
vertex CGRA0.PE_2_0.in6
    attr type str __MODULE_INPUT_PORT__
    attr device str PE.in6
vertex CGRA0.PE_2_0.in7
    attr type str __MODULE_INPUT_PORT__
    attr device str PE.in7
vertex CGRA0.PE_2_0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE.out0
vertex CGRA0.PE_2_0.ALU0
    attr type str ALU
    attr device str ALU
    attr unit str ALU
vertex CGRA0.PE_2_0.ALU0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in0
vertex CGRA0.PE_2_0.ALU0.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in1
vertex CGRA0.PE_2_0.ALU0.in2
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in2
vertex CGRA0.PE_2_0.ALU0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str ALU.out0
vertex CGRA0.PE_2_0.CONST0
    attr type str CONST
    attr device str CONST
    attr unit str CONST
vertex CGRA0.PE_2_0.CONST0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str CONST.in0
vertex CGRA0.PE_2_0.CONST0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str CONST.out0
vertex CGRA0.PE_2_0.SW10X1_in0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in0
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_2_0.SW10X1_in0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in1
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_2_0.SW10X1_in0.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in2
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_2_0.SW10X1_in0.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in3
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_2_0.SW10X1_in0.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in4
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_2_0.SW10X1_in0.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in5
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_2_0.SW10X1_in0.in6
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in6
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_2_0.SW10X1_in0.in7
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in7
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_2_0.SW10X1_in0.in8
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in8
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_2_0.SW10X1_in0.in9
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in9
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_2_0.SW10X1_in0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_10X1.out0
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_2_0.SW10X1_in1.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in0
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_2_0.SW10X1_in1.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in1
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_2_0.SW10X1_in1.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in2
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_2_0.SW10X1_in1.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in3
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_2_0.SW10X1_in1.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in4
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_2_0.SW10X1_in1.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in5
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_2_0.SW10X1_in1.in6
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in6
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_2_0.SW10X1_in1.in7
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in7
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_2_0.SW10X1_in1.in8
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in8
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_2_0.SW10X1_in1.in9
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in9
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_2_0.SW10X1_in1.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_10X1.out0
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_2_0.SW10X1_in2.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in0
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_2_0.SW10X1_in2.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in1
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_2_0.SW10X1_in2.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in2
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_2_0.SW10X1_in2.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in3
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_2_0.SW10X1_in2.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in4
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_2_0.SW10X1_in2.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in5
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_2_0.SW10X1_in2.in6
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in6
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_2_0.SW10X1_in2.in7
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in7
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_2_0.SW10X1_in2.in8
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in8
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_2_0.SW10X1_in2.in9
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in9
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_2_0.SW10X1_in2.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_10X1.out0
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_2_0.SW10X1_out0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in0
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_2_0.SW10X1_out0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in1
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_2_0.SW10X1_out0.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in2
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_2_0.SW10X1_out0.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in3
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_2_0.SW10X1_out0.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in4
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_2_0.SW10X1_out0.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in5
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_2_0.SW10X1_out0.in6
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in6
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_2_0.SW10X1_out0.in7
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in7
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_2_0.SW10X1_out0.in8
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in8
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_2_0.SW10X1_out0.in9
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in9
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_2_0.SW10X1_out0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_10X1.out0
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_2_1.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str PE.in0
vertex CGRA0.PE_2_1.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str PE.in1
vertex CGRA0.PE_2_1.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str PE.in2
vertex CGRA0.PE_2_1.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str PE.in3
vertex CGRA0.PE_2_1.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str PE.in4
vertex CGRA0.PE_2_1.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str PE.in5
vertex CGRA0.PE_2_1.in6
    attr type str __MODULE_INPUT_PORT__
    attr device str PE.in6
vertex CGRA0.PE_2_1.in7
    attr type str __MODULE_INPUT_PORT__
    attr device str PE.in7
vertex CGRA0.PE_2_1.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE.out0
vertex CGRA0.PE_2_1.ALU0
    attr type str ALU
    attr device str ALU
    attr unit str ALU
vertex CGRA0.PE_2_1.ALU0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in0
vertex CGRA0.PE_2_1.ALU0.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in1
vertex CGRA0.PE_2_1.ALU0.in2
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in2
vertex CGRA0.PE_2_1.ALU0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str ALU.out0
vertex CGRA0.PE_2_1.CONST0
    attr type str CONST
    attr device str CONST
    attr unit str CONST
vertex CGRA0.PE_2_1.CONST0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str CONST.in0
vertex CGRA0.PE_2_1.CONST0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str CONST.out0
vertex CGRA0.PE_2_1.SW10X1_in0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in0
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_2_1.SW10X1_in0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in1
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_2_1.SW10X1_in0.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in2
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_2_1.SW10X1_in0.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in3
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_2_1.SW10X1_in0.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in4
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_2_1.SW10X1_in0.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in5
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_2_1.SW10X1_in0.in6
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in6
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_2_1.SW10X1_in0.in7
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in7
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_2_1.SW10X1_in0.in8
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in8
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_2_1.SW10X1_in0.in9
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in9
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_2_1.SW10X1_in0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_10X1.out0
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_2_1.SW10X1_in1.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in0
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_2_1.SW10X1_in1.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in1
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_2_1.SW10X1_in1.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in2
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_2_1.SW10X1_in1.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in3
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_2_1.SW10X1_in1.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in4
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_2_1.SW10X1_in1.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in5
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_2_1.SW10X1_in1.in6
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in6
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_2_1.SW10X1_in1.in7
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in7
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_2_1.SW10X1_in1.in8
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in8
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_2_1.SW10X1_in1.in9
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in9
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_2_1.SW10X1_in1.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_10X1.out0
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_2_1.SW10X1_in2.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in0
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_2_1.SW10X1_in2.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in1
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_2_1.SW10X1_in2.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in2
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_2_1.SW10X1_in2.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in3
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_2_1.SW10X1_in2.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in4
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_2_1.SW10X1_in2.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in5
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_2_1.SW10X1_in2.in6
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in6
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_2_1.SW10X1_in2.in7
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in7
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_2_1.SW10X1_in2.in8
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in8
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_2_1.SW10X1_in2.in9
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in9
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_2_1.SW10X1_in2.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_10X1.out0
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_2_1.SW10X1_out0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in0
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_2_1.SW10X1_out0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in1
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_2_1.SW10X1_out0.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in2
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_2_1.SW10X1_out0.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in3
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_2_1.SW10X1_out0.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in4
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_2_1.SW10X1_out0.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in5
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_2_1.SW10X1_out0.in6
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in6
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_2_1.SW10X1_out0.in7
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in7
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_2_1.SW10X1_out0.in8
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in8
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_2_1.SW10X1_out0.in9
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in9
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_2_1.SW10X1_out0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_10X1.out0
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_2_2.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str PE.in0
vertex CGRA0.PE_2_2.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str PE.in1
vertex CGRA0.PE_2_2.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str PE.in2
vertex CGRA0.PE_2_2.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str PE.in3
vertex CGRA0.PE_2_2.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str PE.in4
vertex CGRA0.PE_2_2.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str PE.in5
vertex CGRA0.PE_2_2.in6
    attr type str __MODULE_INPUT_PORT__
    attr device str PE.in6
vertex CGRA0.PE_2_2.in7
    attr type str __MODULE_INPUT_PORT__
    attr device str PE.in7
vertex CGRA0.PE_2_2.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE.out0
vertex CGRA0.PE_2_2.ALU0
    attr type str ALU
    attr device str ALU
    attr unit str ALU
vertex CGRA0.PE_2_2.ALU0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in0
vertex CGRA0.PE_2_2.ALU0.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in1
vertex CGRA0.PE_2_2.ALU0.in2
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in2
vertex CGRA0.PE_2_2.ALU0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str ALU.out0
vertex CGRA0.PE_2_2.CONST0
    attr type str CONST
    attr device str CONST
    attr unit str CONST
vertex CGRA0.PE_2_2.CONST0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str CONST.in0
vertex CGRA0.PE_2_2.CONST0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str CONST.out0
vertex CGRA0.PE_2_2.SW10X1_in0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in0
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_2_2.SW10X1_in0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in1
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_2_2.SW10X1_in0.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in2
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_2_2.SW10X1_in0.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in3
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_2_2.SW10X1_in0.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in4
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_2_2.SW10X1_in0.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in5
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_2_2.SW10X1_in0.in6
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in6
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_2_2.SW10X1_in0.in7
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in7
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_2_2.SW10X1_in0.in8
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in8
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_2_2.SW10X1_in0.in9
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in9
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_2_2.SW10X1_in0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_10X1.out0
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_2_2.SW10X1_in1.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in0
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_2_2.SW10X1_in1.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in1
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_2_2.SW10X1_in1.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in2
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_2_2.SW10X1_in1.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in3
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_2_2.SW10X1_in1.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in4
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_2_2.SW10X1_in1.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in5
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_2_2.SW10X1_in1.in6
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in6
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_2_2.SW10X1_in1.in7
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in7
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_2_2.SW10X1_in1.in8
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in8
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_2_2.SW10X1_in1.in9
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in9
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_2_2.SW10X1_in1.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_10X1.out0
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_2_2.SW10X1_in2.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in0
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_2_2.SW10X1_in2.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in1
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_2_2.SW10X1_in2.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in2
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_2_2.SW10X1_in2.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in3
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_2_2.SW10X1_in2.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in4
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_2_2.SW10X1_in2.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in5
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_2_2.SW10X1_in2.in6
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in6
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_2_2.SW10X1_in2.in7
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in7
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_2_2.SW10X1_in2.in8
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in8
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_2_2.SW10X1_in2.in9
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in9
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_2_2.SW10X1_in2.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_10X1.out0
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_2_2.SW10X1_out0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in0
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_2_2.SW10X1_out0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in1
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_2_2.SW10X1_out0.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in2
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_2_2.SW10X1_out0.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in3
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_2_2.SW10X1_out0.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in4
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_2_2.SW10X1_out0.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in5
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_2_2.SW10X1_out0.in6
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in6
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_2_2.SW10X1_out0.in7
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in7
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_2_2.SW10X1_out0.in8
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in8
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_2_2.SW10X1_out0.in9
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in9
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_2_2.SW10X1_out0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_10X1.out0
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_2_3.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str PE.in0
vertex CGRA0.PE_2_3.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str PE.in1
vertex CGRA0.PE_2_3.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str PE.in2
vertex CGRA0.PE_2_3.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str PE.in3
vertex CGRA0.PE_2_3.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str PE.in4
vertex CGRA0.PE_2_3.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str PE.in5
vertex CGRA0.PE_2_3.in6
    attr type str __MODULE_INPUT_PORT__
    attr device str PE.in6
vertex CGRA0.PE_2_3.in7
    attr type str __MODULE_INPUT_PORT__
    attr device str PE.in7
vertex CGRA0.PE_2_3.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE.out0
vertex CGRA0.PE_2_3.ALU0
    attr type str ALU
    attr device str ALU
    attr unit str ALU
vertex CGRA0.PE_2_3.ALU0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in0
vertex CGRA0.PE_2_3.ALU0.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in1
vertex CGRA0.PE_2_3.ALU0.in2
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in2
vertex CGRA0.PE_2_3.ALU0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str ALU.out0
vertex CGRA0.PE_2_3.CONST0
    attr type str CONST
    attr device str CONST
    attr unit str CONST
vertex CGRA0.PE_2_3.CONST0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str CONST.in0
vertex CGRA0.PE_2_3.CONST0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str CONST.out0
vertex CGRA0.PE_2_3.SW10X1_in0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in0
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_2_3.SW10X1_in0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in1
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_2_3.SW10X1_in0.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in2
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_2_3.SW10X1_in0.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in3
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_2_3.SW10X1_in0.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in4
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_2_3.SW10X1_in0.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in5
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_2_3.SW10X1_in0.in6
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in6
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_2_3.SW10X1_in0.in7
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in7
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_2_3.SW10X1_in0.in8
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in8
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_2_3.SW10X1_in0.in9
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in9
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_2_3.SW10X1_in0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_10X1.out0
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_2_3.SW10X1_in1.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in0
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_2_3.SW10X1_in1.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in1
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_2_3.SW10X1_in1.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in2
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_2_3.SW10X1_in1.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in3
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_2_3.SW10X1_in1.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in4
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_2_3.SW10X1_in1.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in5
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_2_3.SW10X1_in1.in6
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in6
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_2_3.SW10X1_in1.in7
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in7
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_2_3.SW10X1_in1.in8
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in8
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_2_3.SW10X1_in1.in9
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in9
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_2_3.SW10X1_in1.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_10X1.out0
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_2_3.SW10X1_in2.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in0
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_2_3.SW10X1_in2.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in1
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_2_3.SW10X1_in2.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in2
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_2_3.SW10X1_in2.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in3
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_2_3.SW10X1_in2.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in4
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_2_3.SW10X1_in2.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in5
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_2_3.SW10X1_in2.in6
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in6
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_2_3.SW10X1_in2.in7
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in7
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_2_3.SW10X1_in2.in8
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in8
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_2_3.SW10X1_in2.in9
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in9
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_2_3.SW10X1_in2.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_10X1.out0
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_2_3.SW10X1_out0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in0
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_2_3.SW10X1_out0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in1
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_2_3.SW10X1_out0.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in2
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_2_3.SW10X1_out0.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in3
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_2_3.SW10X1_out0.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in4
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_2_3.SW10X1_out0.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in5
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_2_3.SW10X1_out0.in6
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in6
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_2_3.SW10X1_out0.in7
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in7
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_2_3.SW10X1_out0.in8
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in8
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_2_3.SW10X1_out0.in9
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in9
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_2_3.SW10X1_out0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_10X1.out0
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_3_0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str PE.in0
vertex CGRA0.PE_3_0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str PE.in1
vertex CGRA0.PE_3_0.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str PE.in2
vertex CGRA0.PE_3_0.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str PE.in3
vertex CGRA0.PE_3_0.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str PE.in4
vertex CGRA0.PE_3_0.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str PE.in5
vertex CGRA0.PE_3_0.in6
    attr type str __MODULE_INPUT_PORT__
    attr device str PE.in6
vertex CGRA0.PE_3_0.in7
    attr type str __MODULE_INPUT_PORT__
    attr device str PE.in7
vertex CGRA0.PE_3_0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE.out0
vertex CGRA0.PE_3_0.ALU0
    attr type str ALU
    attr device str ALU
    attr unit str ALU
vertex CGRA0.PE_3_0.ALU0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in0
vertex CGRA0.PE_3_0.ALU0.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in1
vertex CGRA0.PE_3_0.ALU0.in2
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in2
vertex CGRA0.PE_3_0.ALU0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str ALU.out0
vertex CGRA0.PE_3_0.CONST0
    attr type str CONST
    attr device str CONST
    attr unit str CONST
vertex CGRA0.PE_3_0.CONST0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str CONST.in0
vertex CGRA0.PE_3_0.CONST0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str CONST.out0
vertex CGRA0.PE_3_0.SW10X1_in0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in0
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_3_0.SW10X1_in0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in1
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_3_0.SW10X1_in0.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in2
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_3_0.SW10X1_in0.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in3
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_3_0.SW10X1_in0.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in4
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_3_0.SW10X1_in0.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in5
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_3_0.SW10X1_in0.in6
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in6
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_3_0.SW10X1_in0.in7
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in7
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_3_0.SW10X1_in0.in8
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in8
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_3_0.SW10X1_in0.in9
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in9
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_3_0.SW10X1_in0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_10X1.out0
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_3_0.SW10X1_in1.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in0
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_3_0.SW10X1_in1.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in1
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_3_0.SW10X1_in1.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in2
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_3_0.SW10X1_in1.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in3
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_3_0.SW10X1_in1.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in4
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_3_0.SW10X1_in1.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in5
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_3_0.SW10X1_in1.in6
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in6
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_3_0.SW10X1_in1.in7
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in7
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_3_0.SW10X1_in1.in8
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in8
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_3_0.SW10X1_in1.in9
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in9
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_3_0.SW10X1_in1.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_10X1.out0
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_3_0.SW10X1_in2.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in0
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_3_0.SW10X1_in2.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in1
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_3_0.SW10X1_in2.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in2
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_3_0.SW10X1_in2.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in3
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_3_0.SW10X1_in2.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in4
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_3_0.SW10X1_in2.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in5
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_3_0.SW10X1_in2.in6
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in6
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_3_0.SW10X1_in2.in7
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in7
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_3_0.SW10X1_in2.in8
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in8
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_3_0.SW10X1_in2.in9
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in9
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_3_0.SW10X1_in2.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_10X1.out0
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_3_0.SW10X1_out0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in0
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_3_0.SW10X1_out0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in1
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_3_0.SW10X1_out0.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in2
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_3_0.SW10X1_out0.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in3
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_3_0.SW10X1_out0.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in4
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_3_0.SW10X1_out0.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in5
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_3_0.SW10X1_out0.in6
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in6
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_3_0.SW10X1_out0.in7
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in7
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_3_0.SW10X1_out0.in8
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in8
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_3_0.SW10X1_out0.in9
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in9
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_3_0.SW10X1_out0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_10X1.out0
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_3_1.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str PE.in0
vertex CGRA0.PE_3_1.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str PE.in1
vertex CGRA0.PE_3_1.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str PE.in2
vertex CGRA0.PE_3_1.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str PE.in3
vertex CGRA0.PE_3_1.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str PE.in4
vertex CGRA0.PE_3_1.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str PE.in5
vertex CGRA0.PE_3_1.in6
    attr type str __MODULE_INPUT_PORT__
    attr device str PE.in6
vertex CGRA0.PE_3_1.in7
    attr type str __MODULE_INPUT_PORT__
    attr device str PE.in7
vertex CGRA0.PE_3_1.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE.out0
vertex CGRA0.PE_3_1.ALU0
    attr type str ALU
    attr device str ALU
    attr unit str ALU
vertex CGRA0.PE_3_1.ALU0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in0
vertex CGRA0.PE_3_1.ALU0.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in1
vertex CGRA0.PE_3_1.ALU0.in2
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in2
vertex CGRA0.PE_3_1.ALU0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str ALU.out0
vertex CGRA0.PE_3_1.CONST0
    attr type str CONST
    attr device str CONST
    attr unit str CONST
vertex CGRA0.PE_3_1.CONST0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str CONST.in0
vertex CGRA0.PE_3_1.CONST0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str CONST.out0
vertex CGRA0.PE_3_1.SW10X1_in0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in0
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_3_1.SW10X1_in0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in1
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_3_1.SW10X1_in0.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in2
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_3_1.SW10X1_in0.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in3
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_3_1.SW10X1_in0.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in4
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_3_1.SW10X1_in0.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in5
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_3_1.SW10X1_in0.in6
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in6
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_3_1.SW10X1_in0.in7
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in7
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_3_1.SW10X1_in0.in8
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in8
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_3_1.SW10X1_in0.in9
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in9
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_3_1.SW10X1_in0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_10X1.out0
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_3_1.SW10X1_in1.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in0
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_3_1.SW10X1_in1.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in1
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_3_1.SW10X1_in1.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in2
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_3_1.SW10X1_in1.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in3
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_3_1.SW10X1_in1.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in4
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_3_1.SW10X1_in1.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in5
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_3_1.SW10X1_in1.in6
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in6
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_3_1.SW10X1_in1.in7
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in7
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_3_1.SW10X1_in1.in8
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in8
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_3_1.SW10X1_in1.in9
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in9
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_3_1.SW10X1_in1.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_10X1.out0
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_3_1.SW10X1_in2.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in0
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_3_1.SW10X1_in2.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in1
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_3_1.SW10X1_in2.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in2
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_3_1.SW10X1_in2.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in3
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_3_1.SW10X1_in2.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in4
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_3_1.SW10X1_in2.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in5
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_3_1.SW10X1_in2.in6
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in6
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_3_1.SW10X1_in2.in7
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in7
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_3_1.SW10X1_in2.in8
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in8
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_3_1.SW10X1_in2.in9
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in9
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_3_1.SW10X1_in2.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_10X1.out0
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_3_1.SW10X1_out0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in0
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_3_1.SW10X1_out0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in1
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_3_1.SW10X1_out0.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in2
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_3_1.SW10X1_out0.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in3
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_3_1.SW10X1_out0.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in4
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_3_1.SW10X1_out0.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in5
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_3_1.SW10X1_out0.in6
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in6
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_3_1.SW10X1_out0.in7
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in7
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_3_1.SW10X1_out0.in8
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in8
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_3_1.SW10X1_out0.in9
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in9
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_3_1.SW10X1_out0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_10X1.out0
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_3_2.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str PE.in0
vertex CGRA0.PE_3_2.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str PE.in1
vertex CGRA0.PE_3_2.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str PE.in2
vertex CGRA0.PE_3_2.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str PE.in3
vertex CGRA0.PE_3_2.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str PE.in4
vertex CGRA0.PE_3_2.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str PE.in5
vertex CGRA0.PE_3_2.in6
    attr type str __MODULE_INPUT_PORT__
    attr device str PE.in6
vertex CGRA0.PE_3_2.in7
    attr type str __MODULE_INPUT_PORT__
    attr device str PE.in7
vertex CGRA0.PE_3_2.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE.out0
vertex CGRA0.PE_3_2.ALU0
    attr type str ALU
    attr device str ALU
    attr unit str ALU
vertex CGRA0.PE_3_2.ALU0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in0
vertex CGRA0.PE_3_2.ALU0.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in1
vertex CGRA0.PE_3_2.ALU0.in2
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in2
vertex CGRA0.PE_3_2.ALU0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str ALU.out0
vertex CGRA0.PE_3_2.CONST0
    attr type str CONST
    attr device str CONST
    attr unit str CONST
vertex CGRA0.PE_3_2.CONST0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str CONST.in0
vertex CGRA0.PE_3_2.CONST0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str CONST.out0
vertex CGRA0.PE_3_2.SW10X1_in0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in0
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_3_2.SW10X1_in0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in1
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_3_2.SW10X1_in0.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in2
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_3_2.SW10X1_in0.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in3
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_3_2.SW10X1_in0.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in4
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_3_2.SW10X1_in0.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in5
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_3_2.SW10X1_in0.in6
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in6
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_3_2.SW10X1_in0.in7
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in7
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_3_2.SW10X1_in0.in8
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in8
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_3_2.SW10X1_in0.in9
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in9
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_3_2.SW10X1_in0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_10X1.out0
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_3_2.SW10X1_in1.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in0
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_3_2.SW10X1_in1.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in1
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_3_2.SW10X1_in1.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in2
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_3_2.SW10X1_in1.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in3
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_3_2.SW10X1_in1.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in4
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_3_2.SW10X1_in1.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in5
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_3_2.SW10X1_in1.in6
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in6
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_3_2.SW10X1_in1.in7
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in7
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_3_2.SW10X1_in1.in8
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in8
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_3_2.SW10X1_in1.in9
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in9
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_3_2.SW10X1_in1.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_10X1.out0
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_3_2.SW10X1_in2.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in0
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_3_2.SW10X1_in2.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in1
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_3_2.SW10X1_in2.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in2
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_3_2.SW10X1_in2.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in3
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_3_2.SW10X1_in2.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in4
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_3_2.SW10X1_in2.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in5
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_3_2.SW10X1_in2.in6
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in6
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_3_2.SW10X1_in2.in7
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in7
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_3_2.SW10X1_in2.in8
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in8
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_3_2.SW10X1_in2.in9
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in9
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_3_2.SW10X1_in2.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_10X1.out0
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_3_2.SW10X1_out0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in0
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_3_2.SW10X1_out0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in1
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_3_2.SW10X1_out0.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in2
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_3_2.SW10X1_out0.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in3
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_3_2.SW10X1_out0.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in4
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_3_2.SW10X1_out0.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in5
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_3_2.SW10X1_out0.in6
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in6
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_3_2.SW10X1_out0.in7
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in7
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_3_2.SW10X1_out0.in8
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in8
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_3_2.SW10X1_out0.in9
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in9
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_3_2.SW10X1_out0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_10X1.out0
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_3_3.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str PE.in0
vertex CGRA0.PE_3_3.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str PE.in1
vertex CGRA0.PE_3_3.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str PE.in2
vertex CGRA0.PE_3_3.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str PE.in3
vertex CGRA0.PE_3_3.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str PE.in4
vertex CGRA0.PE_3_3.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str PE.in5
vertex CGRA0.PE_3_3.in6
    attr type str __MODULE_INPUT_PORT__
    attr device str PE.in6
vertex CGRA0.PE_3_3.in7
    attr type str __MODULE_INPUT_PORT__
    attr device str PE.in7
vertex CGRA0.PE_3_3.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str PE.out0
vertex CGRA0.PE_3_3.ALU0
    attr type str ALU
    attr device str ALU
    attr unit str ALU
vertex CGRA0.PE_3_3.ALU0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in0
vertex CGRA0.PE_3_3.ALU0.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in1
vertex CGRA0.PE_3_3.ALU0.in2
    attr type str __ELEMENT_INPUT_PORT__
    attr device str ALU.in2
vertex CGRA0.PE_3_3.ALU0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str ALU.out0
vertex CGRA0.PE_3_3.CONST0
    attr type str CONST
    attr device str CONST
    attr unit str CONST
vertex CGRA0.PE_3_3.CONST0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str CONST.in0
vertex CGRA0.PE_3_3.CONST0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str CONST.out0
vertex CGRA0.PE_3_3.SW10X1_in0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in0
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_3_3.SW10X1_in0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in1
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_3_3.SW10X1_in0.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in2
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_3_3.SW10X1_in0.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in3
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_3_3.SW10X1_in0.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in4
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_3_3.SW10X1_in0.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in5
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_3_3.SW10X1_in0.in6
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in6
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_3_3.SW10X1_in0.in7
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in7
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_3_3.SW10X1_in0.in8
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in8
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_3_3.SW10X1_in0.in9
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in9
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_3_3.SW10X1_in0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_10X1.out0
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_3_3.SW10X1_in1.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in0
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_3_3.SW10X1_in1.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in1
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_3_3.SW10X1_in1.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in2
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_3_3.SW10X1_in1.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in3
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_3_3.SW10X1_in1.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in4
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_3_3.SW10X1_in1.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in5
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_3_3.SW10X1_in1.in6
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in6
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_3_3.SW10X1_in1.in7
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in7
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_3_3.SW10X1_in1.in8
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in8
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_3_3.SW10X1_in1.in9
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in9
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_3_3.SW10X1_in1.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_10X1.out0
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_3_3.SW10X1_in2.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in0
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_3_3.SW10X1_in2.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in1
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_3_3.SW10X1_in2.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in2
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_3_3.SW10X1_in2.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in3
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_3_3.SW10X1_in2.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in4
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_3_3.SW10X1_in2.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in5
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_3_3.SW10X1_in2.in6
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in6
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_3_3.SW10X1_in2.in7
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in7
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_3_3.SW10X1_in2.in8
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in8
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_3_3.SW10X1_in2.in9
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in9
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_3_3.SW10X1_in2.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_10X1.out0
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_3_3.SW10X1_out0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in0
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_3_3.SW10X1_out0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in1
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_3_3.SW10X1_out0.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in2
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_3_3.SW10X1_out0.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in3
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_3_3.SW10X1_out0.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in4
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_3_3.SW10X1_out0.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in5
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_3_3.SW10X1_out0.in6
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in6
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_3_3.SW10X1_out0.in7
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in7
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_3_3.SW10X1_out0.in8
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in8
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_3_3.SW10X1_out0.in9
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_10X1.in9
    attr switch str FULLYCONN_10X1
vertex CGRA0.PE_3_3.SW10X1_out0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_10X1.out0
    attr switch str FULLYCONN_10X1
vertex CGRA0.mem0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str MEMORY.in0
vertex CGRA0.mem0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str MEMORY.in1
vertex CGRA0.mem0.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str MEMORY.in2
vertex CGRA0.mem0.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str MEMORY.in3
vertex CGRA0.mem0.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str MEMORY.in4
vertex CGRA0.mem0.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str MEMORY.in5
vertex CGRA0.mem0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str MEMORY.out0
vertex CGRA0.mem0.MEM0
    attr type str MEM
    attr device str MEM
    attr unit str MEM
vertex CGRA0.mem0.MEM0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str MEM.in0
vertex CGRA0.mem0.MEM0.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str MEM.in1
vertex CGRA0.mem0.MEM0.in2
    attr type str __ELEMENT_INPUT_PORT__
    attr device str MEM.in2
vertex CGRA0.mem0.MEM0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str MEM.out0
vertex CGRA0.mem0.SW6X1_addr.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_6X1.in0
    attr switch str FULLYCONN_6X1
vertex CGRA0.mem0.SW6X1_addr.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_6X1.in1
    attr switch str FULLYCONN_6X1
vertex CGRA0.mem0.SW6X1_addr.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_6X1.in2
    attr switch str FULLYCONN_6X1
vertex CGRA0.mem0.SW6X1_addr.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_6X1.in3
    attr switch str FULLYCONN_6X1
vertex CGRA0.mem0.SW6X1_addr.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_6X1.in4
    attr switch str FULLYCONN_6X1
vertex CGRA0.mem0.SW6X1_addr.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_6X1.in5
    attr switch str FULLYCONN_6X1
vertex CGRA0.mem0.SW6X1_addr.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_6X1.out0
    attr switch str FULLYCONN_6X1
vertex CGRA0.mem0.SW6X1_din.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_6X1.in0
    attr switch str FULLYCONN_6X1
vertex CGRA0.mem0.SW6X1_din.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_6X1.in1
    attr switch str FULLYCONN_6X1
vertex CGRA0.mem0.SW6X1_din.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_6X1.in2
    attr switch str FULLYCONN_6X1
vertex CGRA0.mem0.SW6X1_din.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_6X1.in3
    attr switch str FULLYCONN_6X1
vertex CGRA0.mem0.SW6X1_din.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_6X1.in4
    attr switch str FULLYCONN_6X1
vertex CGRA0.mem0.SW6X1_din.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_6X1.in5
    attr switch str FULLYCONN_6X1
vertex CGRA0.mem0.SW6X1_din.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_6X1.out0
    attr switch str FULLYCONN_6X1
vertex CGRA0.mem0.SW6X1_ctr.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_6X1.in0
    attr switch str FULLYCONN_6X1
vertex CGRA0.mem0.SW6X1_ctr.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_6X1.in1
    attr switch str FULLYCONN_6X1
vertex CGRA0.mem0.SW6X1_ctr.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_6X1.in2
    attr switch str FULLYCONN_6X1
vertex CGRA0.mem0.SW6X1_ctr.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_6X1.in3
    attr switch str FULLYCONN_6X1
vertex CGRA0.mem0.SW6X1_ctr.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_6X1.in4
    attr switch str FULLYCONN_6X1
vertex CGRA0.mem0.SW6X1_ctr.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_6X1.in5
    attr switch str FULLYCONN_6X1
vertex CGRA0.mem0.SW6X1_ctr.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_6X1.out0
    attr switch str FULLYCONN_6X1
vertex CGRA0.mem0.SW2X1_out0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_2X1.in0
    attr switch str FULLYCONN_2X1
vertex CGRA0.mem0.SW2X1_out0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_2X1.in1
    attr switch str FULLYCONN_2X1
vertex CGRA0.mem0.SW2X1_out0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_2X1.out0
    attr switch str FULLYCONN_2X1
vertex CGRA0.mem1.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str MEMORY.in0
vertex CGRA0.mem1.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str MEMORY.in1
vertex CGRA0.mem1.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str MEMORY.in2
vertex CGRA0.mem1.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str MEMORY.in3
vertex CGRA0.mem1.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str MEMORY.in4
vertex CGRA0.mem1.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str MEMORY.in5
vertex CGRA0.mem1.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str MEMORY.out0
vertex CGRA0.mem1.MEM0
    attr type str MEM
    attr device str MEM
    attr unit str MEM
vertex CGRA0.mem1.MEM0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str MEM.in0
vertex CGRA0.mem1.MEM0.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str MEM.in1
vertex CGRA0.mem1.MEM0.in2
    attr type str __ELEMENT_INPUT_PORT__
    attr device str MEM.in2
vertex CGRA0.mem1.MEM0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str MEM.out0
vertex CGRA0.mem1.SW6X1_addr.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_6X1.in0
    attr switch str FULLYCONN_6X1
vertex CGRA0.mem1.SW6X1_addr.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_6X1.in1
    attr switch str FULLYCONN_6X1
vertex CGRA0.mem1.SW6X1_addr.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_6X1.in2
    attr switch str FULLYCONN_6X1
vertex CGRA0.mem1.SW6X1_addr.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_6X1.in3
    attr switch str FULLYCONN_6X1
vertex CGRA0.mem1.SW6X1_addr.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_6X1.in4
    attr switch str FULLYCONN_6X1
vertex CGRA0.mem1.SW6X1_addr.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_6X1.in5
    attr switch str FULLYCONN_6X1
vertex CGRA0.mem1.SW6X1_addr.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_6X1.out0
    attr switch str FULLYCONN_6X1
vertex CGRA0.mem1.SW6X1_din.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_6X1.in0
    attr switch str FULLYCONN_6X1
vertex CGRA0.mem1.SW6X1_din.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_6X1.in1
    attr switch str FULLYCONN_6X1
vertex CGRA0.mem1.SW6X1_din.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_6X1.in2
    attr switch str FULLYCONN_6X1
vertex CGRA0.mem1.SW6X1_din.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_6X1.in3
    attr switch str FULLYCONN_6X1
vertex CGRA0.mem1.SW6X1_din.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_6X1.in4
    attr switch str FULLYCONN_6X1
vertex CGRA0.mem1.SW6X1_din.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_6X1.in5
    attr switch str FULLYCONN_6X1
vertex CGRA0.mem1.SW6X1_din.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_6X1.out0
    attr switch str FULLYCONN_6X1
vertex CGRA0.mem1.SW6X1_ctr.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_6X1.in0
    attr switch str FULLYCONN_6X1
vertex CGRA0.mem1.SW6X1_ctr.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_6X1.in1
    attr switch str FULLYCONN_6X1
vertex CGRA0.mem1.SW6X1_ctr.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_6X1.in2
    attr switch str FULLYCONN_6X1
vertex CGRA0.mem1.SW6X1_ctr.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_6X1.in3
    attr switch str FULLYCONN_6X1
vertex CGRA0.mem1.SW6X1_ctr.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_6X1.in4
    attr switch str FULLYCONN_6X1
vertex CGRA0.mem1.SW6X1_ctr.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_6X1.in5
    attr switch str FULLYCONN_6X1
vertex CGRA0.mem1.SW6X1_ctr.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_6X1.out0
    attr switch str FULLYCONN_6X1
vertex CGRA0.mem1.SW2X1_out0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_2X1.in0
    attr switch str FULLYCONN_2X1
vertex CGRA0.mem1.SW2X1_out0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_2X1.in1
    attr switch str FULLYCONN_2X1
vertex CGRA0.mem1.SW2X1_out0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_2X1.out0
    attr switch str FULLYCONN_2X1
vertex CGRA0.mem2.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str MEMORY.in0
vertex CGRA0.mem2.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str MEMORY.in1
vertex CGRA0.mem2.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str MEMORY.in2
vertex CGRA0.mem2.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str MEMORY.in3
vertex CGRA0.mem2.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str MEMORY.in4
vertex CGRA0.mem2.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str MEMORY.in5
vertex CGRA0.mem2.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str MEMORY.out0
vertex CGRA0.mem2.MEM0
    attr type str MEM
    attr device str MEM
    attr unit str MEM
vertex CGRA0.mem2.MEM0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str MEM.in0
vertex CGRA0.mem2.MEM0.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str MEM.in1
vertex CGRA0.mem2.MEM0.in2
    attr type str __ELEMENT_INPUT_PORT__
    attr device str MEM.in2
vertex CGRA0.mem2.MEM0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str MEM.out0
vertex CGRA0.mem2.SW6X1_addr.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_6X1.in0
    attr switch str FULLYCONN_6X1
vertex CGRA0.mem2.SW6X1_addr.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_6X1.in1
    attr switch str FULLYCONN_6X1
vertex CGRA0.mem2.SW6X1_addr.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_6X1.in2
    attr switch str FULLYCONN_6X1
vertex CGRA0.mem2.SW6X1_addr.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_6X1.in3
    attr switch str FULLYCONN_6X1
vertex CGRA0.mem2.SW6X1_addr.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_6X1.in4
    attr switch str FULLYCONN_6X1
vertex CGRA0.mem2.SW6X1_addr.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_6X1.in5
    attr switch str FULLYCONN_6X1
vertex CGRA0.mem2.SW6X1_addr.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_6X1.out0
    attr switch str FULLYCONN_6X1
vertex CGRA0.mem2.SW6X1_din.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_6X1.in0
    attr switch str FULLYCONN_6X1
vertex CGRA0.mem2.SW6X1_din.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_6X1.in1
    attr switch str FULLYCONN_6X1
vertex CGRA0.mem2.SW6X1_din.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_6X1.in2
    attr switch str FULLYCONN_6X1
vertex CGRA0.mem2.SW6X1_din.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_6X1.in3
    attr switch str FULLYCONN_6X1
vertex CGRA0.mem2.SW6X1_din.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_6X1.in4
    attr switch str FULLYCONN_6X1
vertex CGRA0.mem2.SW6X1_din.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_6X1.in5
    attr switch str FULLYCONN_6X1
vertex CGRA0.mem2.SW6X1_din.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_6X1.out0
    attr switch str FULLYCONN_6X1
vertex CGRA0.mem2.SW6X1_ctr.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_6X1.in0
    attr switch str FULLYCONN_6X1
vertex CGRA0.mem2.SW6X1_ctr.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_6X1.in1
    attr switch str FULLYCONN_6X1
vertex CGRA0.mem2.SW6X1_ctr.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_6X1.in2
    attr switch str FULLYCONN_6X1
vertex CGRA0.mem2.SW6X1_ctr.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_6X1.in3
    attr switch str FULLYCONN_6X1
vertex CGRA0.mem2.SW6X1_ctr.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_6X1.in4
    attr switch str FULLYCONN_6X1
vertex CGRA0.mem2.SW6X1_ctr.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_6X1.in5
    attr switch str FULLYCONN_6X1
vertex CGRA0.mem2.SW6X1_ctr.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_6X1.out0
    attr switch str FULLYCONN_6X1
vertex CGRA0.mem2.SW2X1_out0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_2X1.in0
    attr switch str FULLYCONN_2X1
vertex CGRA0.mem2.SW2X1_out0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_2X1.in1
    attr switch str FULLYCONN_2X1
vertex CGRA0.mem2.SW2X1_out0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_2X1.out0
    attr switch str FULLYCONN_2X1
vertex CGRA0.mem3.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str MEMORY.in0
vertex CGRA0.mem3.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str MEMORY.in1
vertex CGRA0.mem3.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str MEMORY.in2
vertex CGRA0.mem3.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str MEMORY.in3
vertex CGRA0.mem3.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str MEMORY.in4
vertex CGRA0.mem3.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str MEMORY.in5
vertex CGRA0.mem3.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str MEMORY.out0
vertex CGRA0.mem3.MEM0
    attr type str MEM
    attr device str MEM
    attr unit str MEM
vertex CGRA0.mem3.MEM0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str MEM.in0
vertex CGRA0.mem3.MEM0.in1
    attr type str __ELEMENT_INPUT_PORT__
    attr device str MEM.in1
vertex CGRA0.mem3.MEM0.in2
    attr type str __ELEMENT_INPUT_PORT__
    attr device str MEM.in2
vertex CGRA0.mem3.MEM0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str MEM.out0
vertex CGRA0.mem3.SW6X1_addr.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_6X1.in0
    attr switch str FULLYCONN_6X1
vertex CGRA0.mem3.SW6X1_addr.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_6X1.in1
    attr switch str FULLYCONN_6X1
vertex CGRA0.mem3.SW6X1_addr.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_6X1.in2
    attr switch str FULLYCONN_6X1
vertex CGRA0.mem3.SW6X1_addr.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_6X1.in3
    attr switch str FULLYCONN_6X1
vertex CGRA0.mem3.SW6X1_addr.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_6X1.in4
    attr switch str FULLYCONN_6X1
vertex CGRA0.mem3.SW6X1_addr.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_6X1.in5
    attr switch str FULLYCONN_6X1
vertex CGRA0.mem3.SW6X1_addr.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_6X1.out0
    attr switch str FULLYCONN_6X1
vertex CGRA0.mem3.SW6X1_din.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_6X1.in0
    attr switch str FULLYCONN_6X1
vertex CGRA0.mem3.SW6X1_din.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_6X1.in1
    attr switch str FULLYCONN_6X1
vertex CGRA0.mem3.SW6X1_din.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_6X1.in2
    attr switch str FULLYCONN_6X1
vertex CGRA0.mem3.SW6X1_din.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_6X1.in3
    attr switch str FULLYCONN_6X1
vertex CGRA0.mem3.SW6X1_din.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_6X1.in4
    attr switch str FULLYCONN_6X1
vertex CGRA0.mem3.SW6X1_din.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_6X1.in5
    attr switch str FULLYCONN_6X1
vertex CGRA0.mem3.SW6X1_din.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_6X1.out0
    attr switch str FULLYCONN_6X1
vertex CGRA0.mem3.SW6X1_ctr.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_6X1.in0
    attr switch str FULLYCONN_6X1
vertex CGRA0.mem3.SW6X1_ctr.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_6X1.in1
    attr switch str FULLYCONN_6X1
vertex CGRA0.mem3.SW6X1_ctr.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_6X1.in2
    attr switch str FULLYCONN_6X1
vertex CGRA0.mem3.SW6X1_ctr.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_6X1.in3
    attr switch str FULLYCONN_6X1
vertex CGRA0.mem3.SW6X1_ctr.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_6X1.in4
    attr switch str FULLYCONN_6X1
vertex CGRA0.mem3.SW6X1_ctr.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_6X1.in5
    attr switch str FULLYCONN_6X1
vertex CGRA0.mem3.SW6X1_ctr.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_6X1.out0
    attr switch str FULLYCONN_6X1
vertex CGRA0.mem3.SW2X1_out0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_2X1.in0
    attr switch str FULLYCONN_2X1
vertex CGRA0.mem3.SW2X1_out0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_2X1.in1
    attr switch str FULLYCONN_2X1
vertex CGRA0.mem3.SW2X1_out0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_2X1.out0
    attr switch str FULLYCONN_2X1
vertex CGRA0.io0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str IOPAD.in0
vertex CGRA0.io0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str IOPAD.in1
vertex CGRA0.io0.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str IOPAD.in2
vertex CGRA0.io0.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str IOPAD.in3
vertex CGRA0.io0.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str IOPAD.in4
vertex CGRA0.io0.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str IOPAD.in5
vertex CGRA0.io0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str IOPAD.out0
vertex CGRA0.io0.IO0
    attr type str IO
    attr device str IO
    attr unit str IO
vertex CGRA0.io0.IO0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str IO.in0
vertex CGRA0.io0.IO0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str IO.out0
vertex CGRA0.io0.SW6X1_in0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_6X1.in0
    attr switch str FULLYCONN_6X1
vertex CGRA0.io0.SW6X1_in0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_6X1.in1
    attr switch str FULLYCONN_6X1
vertex CGRA0.io0.SW6X1_in0.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_6X1.in2
    attr switch str FULLYCONN_6X1
vertex CGRA0.io0.SW6X1_in0.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_6X1.in3
    attr switch str FULLYCONN_6X1
vertex CGRA0.io0.SW6X1_in0.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_6X1.in4
    attr switch str FULLYCONN_6X1
vertex CGRA0.io0.SW6X1_in0.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_6X1.in5
    attr switch str FULLYCONN_6X1
vertex CGRA0.io0.SW6X1_in0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_6X1.out0
    attr switch str FULLYCONN_6X1
vertex CGRA0.io0.SW2X1_out0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_2X1.in0
    attr switch str FULLYCONN_2X1
vertex CGRA0.io0.SW2X1_out0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_2X1.in1
    attr switch str FULLYCONN_2X1
vertex CGRA0.io0.SW2X1_out0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_2X1.out0
    attr switch str FULLYCONN_2X1
vertex CGRA0.io1.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str IOPAD.in0
vertex CGRA0.io1.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str IOPAD.in1
vertex CGRA0.io1.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str IOPAD.in2
vertex CGRA0.io1.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str IOPAD.in3
vertex CGRA0.io1.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str IOPAD.in4
vertex CGRA0.io1.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str IOPAD.in5
vertex CGRA0.io1.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str IOPAD.out0
vertex CGRA0.io1.IO0
    attr type str IO
    attr device str IO
    attr unit str IO
vertex CGRA0.io1.IO0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str IO.in0
vertex CGRA0.io1.IO0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str IO.out0
vertex CGRA0.io1.SW6X1_in0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_6X1.in0
    attr switch str FULLYCONN_6X1
vertex CGRA0.io1.SW6X1_in0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_6X1.in1
    attr switch str FULLYCONN_6X1
vertex CGRA0.io1.SW6X1_in0.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_6X1.in2
    attr switch str FULLYCONN_6X1
vertex CGRA0.io1.SW6X1_in0.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_6X1.in3
    attr switch str FULLYCONN_6X1
vertex CGRA0.io1.SW6X1_in0.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_6X1.in4
    attr switch str FULLYCONN_6X1
vertex CGRA0.io1.SW6X1_in0.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_6X1.in5
    attr switch str FULLYCONN_6X1
vertex CGRA0.io1.SW6X1_in0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_6X1.out0
    attr switch str FULLYCONN_6X1
vertex CGRA0.io1.SW2X1_out0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_2X1.in0
    attr switch str FULLYCONN_2X1
vertex CGRA0.io1.SW2X1_out0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_2X1.in1
    attr switch str FULLYCONN_2X1
vertex CGRA0.io1.SW2X1_out0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_2X1.out0
    attr switch str FULLYCONN_2X1
vertex CGRA0.io2.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str IOPAD.in0
vertex CGRA0.io2.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str IOPAD.in1
vertex CGRA0.io2.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str IOPAD.in2
vertex CGRA0.io2.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str IOPAD.in3
vertex CGRA0.io2.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str IOPAD.in4
vertex CGRA0.io2.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str IOPAD.in5
vertex CGRA0.io2.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str IOPAD.out0
vertex CGRA0.io2.IO0
    attr type str IO
    attr device str IO
    attr unit str IO
vertex CGRA0.io2.IO0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str IO.in0
vertex CGRA0.io2.IO0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str IO.out0
vertex CGRA0.io2.SW6X1_in0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_6X1.in0
    attr switch str FULLYCONN_6X1
vertex CGRA0.io2.SW6X1_in0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_6X1.in1
    attr switch str FULLYCONN_6X1
vertex CGRA0.io2.SW6X1_in0.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_6X1.in2
    attr switch str FULLYCONN_6X1
vertex CGRA0.io2.SW6X1_in0.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_6X1.in3
    attr switch str FULLYCONN_6X1
vertex CGRA0.io2.SW6X1_in0.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_6X1.in4
    attr switch str FULLYCONN_6X1
vertex CGRA0.io2.SW6X1_in0.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_6X1.in5
    attr switch str FULLYCONN_6X1
vertex CGRA0.io2.SW6X1_in0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_6X1.out0
    attr switch str FULLYCONN_6X1
vertex CGRA0.io2.SW2X1_out0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_2X1.in0
    attr switch str FULLYCONN_2X1
vertex CGRA0.io2.SW2X1_out0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_2X1.in1
    attr switch str FULLYCONN_2X1
vertex CGRA0.io2.SW2X1_out0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_2X1.out0
    attr switch str FULLYCONN_2X1
vertex CGRA0.io3.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str IOPAD.in0
vertex CGRA0.io3.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str IOPAD.in1
vertex CGRA0.io3.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str IOPAD.in2
vertex CGRA0.io3.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str IOPAD.in3
vertex CGRA0.io3.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str IOPAD.in4
vertex CGRA0.io3.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str IOPAD.in5
vertex CGRA0.io3.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str IOPAD.out0
vertex CGRA0.io3.IO0
    attr type str IO
    attr device str IO
    attr unit str IO
vertex CGRA0.io3.IO0.in0
    attr type str __ELEMENT_INPUT_PORT__
    attr device str IO.in0
vertex CGRA0.io3.IO0.out0
    attr type str __ELEMENT_OUTPUT_PORT__
    attr device str IO.out0
vertex CGRA0.io3.SW6X1_in0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_6X1.in0
    attr switch str FULLYCONN_6X1
vertex CGRA0.io3.SW6X1_in0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_6X1.in1
    attr switch str FULLYCONN_6X1
vertex CGRA0.io3.SW6X1_in0.in2
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_6X1.in2
    attr switch str FULLYCONN_6X1
vertex CGRA0.io3.SW6X1_in0.in3
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_6X1.in3
    attr switch str FULLYCONN_6X1
vertex CGRA0.io3.SW6X1_in0.in4
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_6X1.in4
    attr switch str FULLYCONN_6X1
vertex CGRA0.io3.SW6X1_in0.in5
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_6X1.in5
    attr switch str FULLYCONN_6X1
vertex CGRA0.io3.SW6X1_in0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_6X1.out0
    attr switch str FULLYCONN_6X1
vertex CGRA0.io3.SW2X1_out0.in0
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_2X1.in0
    attr switch str FULLYCONN_2X1
vertex CGRA0.io3.SW2X1_out0.in1
    attr type str __MODULE_INPUT_PORT__
    attr device str FULLYCONN_2X1.in1
    attr switch str FULLYCONN_2X1
vertex CGRA0.io3.SW2X1_out0.out0
    attr type str __MODULE_OUTPUT_PORT__
    attr device str FULLYCONN_2X1.out0
    attr switch str FULLYCONN_2X1
net CGRA0.__io0 CGRA0.__io0.out0
net CGRA0.__io0.in0 CGRA0.__io0
net CGRA0.__io0.out0 CGRA0.io0.in5
net CGRA0.__io1 CGRA0.__io1.out0
net CGRA0.__io1.in0 CGRA0.__io1
net CGRA0.__io1.out0 CGRA0.io1.in5
net CGRA0.__io2 CGRA0.__io2.out0
net CGRA0.__io2.in0 CGRA0.__io2
net CGRA0.__io2.out0 CGRA0.io2.in5
net CGRA0.__io3 CGRA0.__io3.out0
net CGRA0.__io3.in0 CGRA0.__io3
net CGRA0.__io3.out0 CGRA0.io3.in5
net CGRA0.__mem0 CGRA0.__mem0.out0
net CGRA0.__mem0.in0 CGRA0.__mem0
net CGRA0.__mem0.out0 CGRA0.mem0.in5
net CGRA0.__mem1 CGRA0.__mem1.out0
net CGRA0.__mem1.in0 CGRA0.__mem1
net CGRA0.__mem1.out0 CGRA0.mem1.in5
net CGRA0.__mem2 CGRA0.__mem2.out0
net CGRA0.__mem2.in0 CGRA0.__mem2
net CGRA0.__mem2.out0 CGRA0.mem2.in5
net CGRA0.__mem3 CGRA0.__mem3.out0
net CGRA0.__mem3.in0 CGRA0.__mem3
net CGRA0.__mem3.out0 CGRA0.mem3.in5
net CGRA0.__PE_0_0 CGRA0.__PE_0_0.out0
net CGRA0.__PE_0_0.in0 CGRA0.__PE_0_0
net CGRA0.__PE_0_0.out0 CGRA0.PE_0_0.in6
net CGRA0.__PE_0_1 CGRA0.__PE_0_1.out0
net CGRA0.__PE_0_1.in0 CGRA0.__PE_0_1
net CGRA0.__PE_0_1.out0 CGRA0.PE_0_1.in6
net CGRA0.__PE_0_2 CGRA0.__PE_0_2.out0
net CGRA0.__PE_0_2.in0 CGRA0.__PE_0_2
net CGRA0.__PE_0_2.out0 CGRA0.PE_0_2.in6
net CGRA0.__PE_0_3 CGRA0.__PE_0_3.out0
net CGRA0.__PE_0_3.in0 CGRA0.__PE_0_3
net CGRA0.__PE_0_3.out0 CGRA0.PE_0_3.in6
net CGRA0.__PE_1_0 CGRA0.__PE_1_0.out0
net CGRA0.__PE_1_0.in0 CGRA0.__PE_1_0
net CGRA0.__PE_1_0.out0 CGRA0.PE_1_0.in6
net CGRA0.__PE_1_1 CGRA0.__PE_1_1.out0
net CGRA0.__PE_1_1.in0 CGRA0.__PE_1_1
net CGRA0.__PE_1_1.out0 CGRA0.PE_1_1.in6
net CGRA0.__PE_1_2 CGRA0.__PE_1_2.out0
net CGRA0.__PE_1_2.in0 CGRA0.__PE_1_2
net CGRA0.__PE_1_2.out0 CGRA0.PE_1_2.in6
net CGRA0.__PE_1_3 CGRA0.__PE_1_3.out0
net CGRA0.__PE_1_3.in0 CGRA0.__PE_1_3
net CGRA0.__PE_1_3.out0 CGRA0.PE_1_3.in6
net CGRA0.__PE_2_0 CGRA0.__PE_2_0.out0
net CGRA0.__PE_2_0.in0 CGRA0.__PE_2_0
net CGRA0.__PE_2_0.out0 CGRA0.PE_2_0.in6
net CGRA0.__PE_2_1 CGRA0.__PE_2_1.out0
net CGRA0.__PE_2_1.in0 CGRA0.__PE_2_1
net CGRA0.__PE_2_1.out0 CGRA0.PE_2_1.in6
net CGRA0.__PE_2_2 CGRA0.__PE_2_2.out0
net CGRA0.__PE_2_2.in0 CGRA0.__PE_2_2
net CGRA0.__PE_2_2.out0 CGRA0.PE_2_2.in6
net CGRA0.__PE_2_3 CGRA0.__PE_2_3.out0
net CGRA0.__PE_2_3.in0 CGRA0.__PE_2_3
net CGRA0.__PE_2_3.out0 CGRA0.PE_2_3.in6
net CGRA0.__PE_3_0 CGRA0.__PE_3_0.out0
net CGRA0.__PE_3_0.in0 CGRA0.__PE_3_0
net CGRA0.__PE_3_0.out0 CGRA0.PE_3_0.in6
net CGRA0.__PE_3_1 CGRA0.__PE_3_1.out0
net CGRA0.__PE_3_1.in0 CGRA0.__PE_3_1
net CGRA0.__PE_3_1.out0 CGRA0.PE_3_1.in6
net CGRA0.__PE_3_2 CGRA0.__PE_3_2.out0
net CGRA0.__PE_3_2.in0 CGRA0.__PE_3_2
net CGRA0.__PE_3_2.out0 CGRA0.PE_3_2.in6
net CGRA0.__PE_3_3 CGRA0.__PE_3_3.out0
net CGRA0.__PE_3_3.in0 CGRA0.__PE_3_3
net CGRA0.__PE_3_3.out0 CGRA0.PE_3_3.in6
net CGRA0.PE_0_0.in0 CGRA0.PE_0_0.SW10X1_in0.in0
net CGRA0.PE_0_0.in0 CGRA0.PE_0_0.SW10X1_in1.in0
net CGRA0.PE_0_0.in0 CGRA0.PE_0_0.SW10X1_in2.in0
net CGRA0.PE_0_0.in0 CGRA0.PE_0_0.SW10X1_out0.in0
net CGRA0.PE_0_0.in1 CGRA0.PE_0_0.SW10X1_in0.in1
net CGRA0.PE_0_0.in1 CGRA0.PE_0_0.SW10X1_in1.in1
net CGRA0.PE_0_0.in1 CGRA0.PE_0_0.SW10X1_in2.in1
net CGRA0.PE_0_0.in1 CGRA0.PE_0_0.SW10X1_out0.in1
net CGRA0.PE_0_0.in2 CGRA0.PE_0_0.SW10X1_in0.in2
net CGRA0.PE_0_0.in2 CGRA0.PE_0_0.SW10X1_in1.in2
net CGRA0.PE_0_0.in2 CGRA0.PE_0_0.SW10X1_in2.in2
net CGRA0.PE_0_0.in2 CGRA0.PE_0_0.SW10X1_out0.in2
net CGRA0.PE_0_0.in3 CGRA0.PE_0_0.SW10X1_in0.in3
net CGRA0.PE_0_0.in3 CGRA0.PE_0_0.SW10X1_in1.in3
net CGRA0.PE_0_0.in3 CGRA0.PE_0_0.SW10X1_in2.in3
net CGRA0.PE_0_0.in3 CGRA0.PE_0_0.SW10X1_out0.in3
net CGRA0.PE_0_0.in4 CGRA0.PE_0_0.SW10X1_in0.in4
net CGRA0.PE_0_0.in4 CGRA0.PE_0_0.SW10X1_in1.in4
net CGRA0.PE_0_0.in4 CGRA0.PE_0_0.SW10X1_in2.in4
net CGRA0.PE_0_0.in4 CGRA0.PE_0_0.SW10X1_out0.in4
net CGRA0.PE_0_0.in5 CGRA0.PE_0_0.SW10X1_in0.in5
net CGRA0.PE_0_0.in5 CGRA0.PE_0_0.SW10X1_in1.in5
net CGRA0.PE_0_0.in5 CGRA0.PE_0_0.SW10X1_in2.in5
net CGRA0.PE_0_0.in5 CGRA0.PE_0_0.SW10X1_out0.in5
net CGRA0.PE_0_0.in6 CGRA0.PE_0_0.SW10X1_in0.in6
net CGRA0.PE_0_0.in6 CGRA0.PE_0_0.SW10X1_in1.in6
net CGRA0.PE_0_0.in6 CGRA0.PE_0_0.SW10X1_in2.in6
net CGRA0.PE_0_0.in6 CGRA0.PE_0_0.SW10X1_out0.in6
net CGRA0.PE_0_0.in7 CGRA0.PE_0_0.SW10X1_in0.in7
net CGRA0.PE_0_0.in7 CGRA0.PE_0_0.SW10X1_in1.in7
net CGRA0.PE_0_0.in7 CGRA0.PE_0_0.SW10X1_in2.in7
net CGRA0.PE_0_0.in7 CGRA0.PE_0_0.SW10X1_out0.in7
net CGRA0.PE_0_0.out0 CGRA0.io0.in0
net CGRA0.PE_0_0.out0 CGRA0.mem0.in0
net CGRA0.PE_0_0.out0 CGRA0.PE_0_1.in0
net CGRA0.PE_0_0.out0 CGRA0.PE_0_3.in1
net CGRA0.PE_0_0.out0 CGRA0.PE_1_0.in2
net CGRA0.PE_0_0.out0 CGRA0.PE_3_0.in3
net CGRA0.PE_0_0.ALU0 CGRA0.PE_0_0.ALU0.out0
net CGRA0.PE_0_0.ALU0.in0 CGRA0.PE_0_0.ALU0
net CGRA0.PE_0_0.ALU0.in1 CGRA0.PE_0_0.ALU0
net CGRA0.PE_0_0.ALU0.in2 CGRA0.PE_0_0.ALU0
net CGRA0.PE_0_0.ALU0.out0 CGRA0.PE_0_0.SW10X1_in0.in8
net CGRA0.PE_0_0.ALU0.out0 CGRA0.PE_0_0.SW10X1_in1.in8
net CGRA0.PE_0_0.ALU0.out0 CGRA0.PE_0_0.SW10X1_in2.in8
net CGRA0.PE_0_0.ALU0.out0 CGRA0.PE_0_0.SW10X1_out0.in8
net CGRA0.PE_0_0.CONST0 CGRA0.PE_0_0.CONST0.out0
net CGRA0.PE_0_0.CONST0.in0 CGRA0.PE_0_0.CONST0
net CGRA0.PE_0_0.CONST0.out0 CGRA0.PE_0_0.SW10X1_in0.in9
net CGRA0.PE_0_0.CONST0.out0 CGRA0.PE_0_0.SW10X1_in1.in9
net CGRA0.PE_0_0.CONST0.out0 CGRA0.PE_0_0.SW10X1_in2.in9
net CGRA0.PE_0_0.SW10X1_in0.in0 CGRA0.PE_0_0.SW10X1_in0.out0
net CGRA0.PE_0_0.SW10X1_in0.in1 CGRA0.PE_0_0.SW10X1_in0.out0
net CGRA0.PE_0_0.SW10X1_in0.in2 CGRA0.PE_0_0.SW10X1_in0.out0
net CGRA0.PE_0_0.SW10X1_in0.in3 CGRA0.PE_0_0.SW10X1_in0.out0
net CGRA0.PE_0_0.SW10X1_in0.in4 CGRA0.PE_0_0.SW10X1_in0.out0
net CGRA0.PE_0_0.SW10X1_in0.in5 CGRA0.PE_0_0.SW10X1_in0.out0
net CGRA0.PE_0_0.SW10X1_in0.in6 CGRA0.PE_0_0.SW10X1_in0.out0
net CGRA0.PE_0_0.SW10X1_in0.in7 CGRA0.PE_0_0.SW10X1_in0.out0
net CGRA0.PE_0_0.SW10X1_in0.in8 CGRA0.PE_0_0.SW10X1_in0.out0
net CGRA0.PE_0_0.SW10X1_in0.in9 CGRA0.PE_0_0.SW10X1_in0.out0
net CGRA0.PE_0_0.SW10X1_in0.out0 CGRA0.PE_0_0.ALU0.in0
net CGRA0.PE_0_0.SW10X1_in1.in0 CGRA0.PE_0_0.SW10X1_in1.out0
net CGRA0.PE_0_0.SW10X1_in1.in1 CGRA0.PE_0_0.SW10X1_in1.out0
net CGRA0.PE_0_0.SW10X1_in1.in2 CGRA0.PE_0_0.SW10X1_in1.out0
net CGRA0.PE_0_0.SW10X1_in1.in3 CGRA0.PE_0_0.SW10X1_in1.out0
net CGRA0.PE_0_0.SW10X1_in1.in4 CGRA0.PE_0_0.SW10X1_in1.out0
net CGRA0.PE_0_0.SW10X1_in1.in5 CGRA0.PE_0_0.SW10X1_in1.out0
net CGRA0.PE_0_0.SW10X1_in1.in6 CGRA0.PE_0_0.SW10X1_in1.out0
net CGRA0.PE_0_0.SW10X1_in1.in7 CGRA0.PE_0_0.SW10X1_in1.out0
net CGRA0.PE_0_0.SW10X1_in1.in8 CGRA0.PE_0_0.SW10X1_in1.out0
net CGRA0.PE_0_0.SW10X1_in1.in9 CGRA0.PE_0_0.SW10X1_in1.out0
net CGRA0.PE_0_0.SW10X1_in1.out0 CGRA0.PE_0_0.ALU0.in1
net CGRA0.PE_0_0.SW10X1_in2.in0 CGRA0.PE_0_0.SW10X1_in2.out0
net CGRA0.PE_0_0.SW10X1_in2.in1 CGRA0.PE_0_0.SW10X1_in2.out0
net CGRA0.PE_0_0.SW10X1_in2.in2 CGRA0.PE_0_0.SW10X1_in2.out0
net CGRA0.PE_0_0.SW10X1_in2.in3 CGRA0.PE_0_0.SW10X1_in2.out0
net CGRA0.PE_0_0.SW10X1_in2.in4 CGRA0.PE_0_0.SW10X1_in2.out0
net CGRA0.PE_0_0.SW10X1_in2.in5 CGRA0.PE_0_0.SW10X1_in2.out0
net CGRA0.PE_0_0.SW10X1_in2.in6 CGRA0.PE_0_0.SW10X1_in2.out0
net CGRA0.PE_0_0.SW10X1_in2.in7 CGRA0.PE_0_0.SW10X1_in2.out0
net CGRA0.PE_0_0.SW10X1_in2.in8 CGRA0.PE_0_0.SW10X1_in2.out0
net CGRA0.PE_0_0.SW10X1_in2.in9 CGRA0.PE_0_0.SW10X1_in2.out0
net CGRA0.PE_0_0.SW10X1_in2.out0 CGRA0.PE_0_0.ALU0.in2
net CGRA0.PE_0_0.SW10X1_out0.in0 CGRA0.PE_0_0.SW10X1_out0.out0
net CGRA0.PE_0_0.SW10X1_out0.in1 CGRA0.PE_0_0.SW10X1_out0.out0
net CGRA0.PE_0_0.SW10X1_out0.in2 CGRA0.PE_0_0.SW10X1_out0.out0
net CGRA0.PE_0_0.SW10X1_out0.in3 CGRA0.PE_0_0.SW10X1_out0.out0
net CGRA0.PE_0_0.SW10X1_out0.in4 CGRA0.PE_0_0.SW10X1_out0.out0
net CGRA0.PE_0_0.SW10X1_out0.in5 CGRA0.PE_0_0.SW10X1_out0.out0
net CGRA0.PE_0_0.SW10X1_out0.in6 CGRA0.PE_0_0.SW10X1_out0.out0
net CGRA0.PE_0_0.SW10X1_out0.in7 CGRA0.PE_0_0.SW10X1_out0.out0
net CGRA0.PE_0_0.SW10X1_out0.in8 CGRA0.PE_0_0.SW10X1_out0.out0
net CGRA0.PE_0_0.SW10X1_out0.in9 CGRA0.PE_0_0.SW10X1_out0.out0
net CGRA0.PE_0_0.SW10X1_out0.out0 CGRA0.PE_0_0.out0
net CGRA0.PE_0_1.in0 CGRA0.PE_0_1.SW10X1_in0.in0
net CGRA0.PE_0_1.in0 CGRA0.PE_0_1.SW10X1_in1.in0
net CGRA0.PE_0_1.in0 CGRA0.PE_0_1.SW10X1_in2.in0
net CGRA0.PE_0_1.in0 CGRA0.PE_0_1.SW10X1_out0.in0
net CGRA0.PE_0_1.in1 CGRA0.PE_0_1.SW10X1_in0.in1
net CGRA0.PE_0_1.in1 CGRA0.PE_0_1.SW10X1_in1.in1
net CGRA0.PE_0_1.in1 CGRA0.PE_0_1.SW10X1_in2.in1
net CGRA0.PE_0_1.in1 CGRA0.PE_0_1.SW10X1_out0.in1
net CGRA0.PE_0_1.in2 CGRA0.PE_0_1.SW10X1_in0.in2
net CGRA0.PE_0_1.in2 CGRA0.PE_0_1.SW10X1_in1.in2
net CGRA0.PE_0_1.in2 CGRA0.PE_0_1.SW10X1_in2.in2
net CGRA0.PE_0_1.in2 CGRA0.PE_0_1.SW10X1_out0.in2
net CGRA0.PE_0_1.in3 CGRA0.PE_0_1.SW10X1_in0.in3
net CGRA0.PE_0_1.in3 CGRA0.PE_0_1.SW10X1_in1.in3
net CGRA0.PE_0_1.in3 CGRA0.PE_0_1.SW10X1_in2.in3
net CGRA0.PE_0_1.in3 CGRA0.PE_0_1.SW10X1_out0.in3
net CGRA0.PE_0_1.in4 CGRA0.PE_0_1.SW10X1_in0.in4
net CGRA0.PE_0_1.in4 CGRA0.PE_0_1.SW10X1_in1.in4
net CGRA0.PE_0_1.in4 CGRA0.PE_0_1.SW10X1_in2.in4
net CGRA0.PE_0_1.in4 CGRA0.PE_0_1.SW10X1_out0.in4
net CGRA0.PE_0_1.in5 CGRA0.PE_0_1.SW10X1_in0.in5
net CGRA0.PE_0_1.in5 CGRA0.PE_0_1.SW10X1_in1.in5
net CGRA0.PE_0_1.in5 CGRA0.PE_0_1.SW10X1_in2.in5
net CGRA0.PE_0_1.in5 CGRA0.PE_0_1.SW10X1_out0.in5
net CGRA0.PE_0_1.in6 CGRA0.PE_0_1.SW10X1_in0.in6
net CGRA0.PE_0_1.in6 CGRA0.PE_0_1.SW10X1_in1.in6
net CGRA0.PE_0_1.in6 CGRA0.PE_0_1.SW10X1_in2.in6
net CGRA0.PE_0_1.in6 CGRA0.PE_0_1.SW10X1_out0.in6
net CGRA0.PE_0_1.in7 CGRA0.PE_0_1.SW10X1_in0.in7
net CGRA0.PE_0_1.in7 CGRA0.PE_0_1.SW10X1_in1.in7
net CGRA0.PE_0_1.in7 CGRA0.PE_0_1.SW10X1_in2.in7
net CGRA0.PE_0_1.in7 CGRA0.PE_0_1.SW10X1_out0.in7
net CGRA0.PE_0_1.out0 CGRA0.io1.in0
net CGRA0.PE_0_1.out0 CGRA0.mem0.in1
net CGRA0.PE_0_1.out0 CGRA0.PE_0_2.in0
net CGRA0.PE_0_1.out0 CGRA0.PE_0_0.in1
net CGRA0.PE_0_1.out0 CGRA0.PE_1_1.in2
net CGRA0.PE_0_1.out0 CGRA0.PE_3_1.in3
net CGRA0.PE_0_1.ALU0 CGRA0.PE_0_1.ALU0.out0
net CGRA0.PE_0_1.ALU0.in0 CGRA0.PE_0_1.ALU0
net CGRA0.PE_0_1.ALU0.in1 CGRA0.PE_0_1.ALU0
net CGRA0.PE_0_1.ALU0.in2 CGRA0.PE_0_1.ALU0
net CGRA0.PE_0_1.ALU0.out0 CGRA0.PE_0_1.SW10X1_in0.in8
net CGRA0.PE_0_1.ALU0.out0 CGRA0.PE_0_1.SW10X1_in1.in8
net CGRA0.PE_0_1.ALU0.out0 CGRA0.PE_0_1.SW10X1_in2.in8
net CGRA0.PE_0_1.ALU0.out0 CGRA0.PE_0_1.SW10X1_out0.in8
net CGRA0.PE_0_1.CONST0 CGRA0.PE_0_1.CONST0.out0
net CGRA0.PE_0_1.CONST0.in0 CGRA0.PE_0_1.CONST0
net CGRA0.PE_0_1.CONST0.out0 CGRA0.PE_0_1.SW10X1_in0.in9
net CGRA0.PE_0_1.CONST0.out0 CGRA0.PE_0_1.SW10X1_in1.in9
net CGRA0.PE_0_1.CONST0.out0 CGRA0.PE_0_1.SW10X1_in2.in9
net CGRA0.PE_0_1.SW10X1_in0.in0 CGRA0.PE_0_1.SW10X1_in0.out0
net CGRA0.PE_0_1.SW10X1_in0.in1 CGRA0.PE_0_1.SW10X1_in0.out0
net CGRA0.PE_0_1.SW10X1_in0.in2 CGRA0.PE_0_1.SW10X1_in0.out0
net CGRA0.PE_0_1.SW10X1_in0.in3 CGRA0.PE_0_1.SW10X1_in0.out0
net CGRA0.PE_0_1.SW10X1_in0.in4 CGRA0.PE_0_1.SW10X1_in0.out0
net CGRA0.PE_0_1.SW10X1_in0.in5 CGRA0.PE_0_1.SW10X1_in0.out0
net CGRA0.PE_0_1.SW10X1_in0.in6 CGRA0.PE_0_1.SW10X1_in0.out0
net CGRA0.PE_0_1.SW10X1_in0.in7 CGRA0.PE_0_1.SW10X1_in0.out0
net CGRA0.PE_0_1.SW10X1_in0.in8 CGRA0.PE_0_1.SW10X1_in0.out0
net CGRA0.PE_0_1.SW10X1_in0.in9 CGRA0.PE_0_1.SW10X1_in0.out0
net CGRA0.PE_0_1.SW10X1_in0.out0 CGRA0.PE_0_1.ALU0.in0
net CGRA0.PE_0_1.SW10X1_in1.in0 CGRA0.PE_0_1.SW10X1_in1.out0
net CGRA0.PE_0_1.SW10X1_in1.in1 CGRA0.PE_0_1.SW10X1_in1.out0
net CGRA0.PE_0_1.SW10X1_in1.in2 CGRA0.PE_0_1.SW10X1_in1.out0
net CGRA0.PE_0_1.SW10X1_in1.in3 CGRA0.PE_0_1.SW10X1_in1.out0
net CGRA0.PE_0_1.SW10X1_in1.in4 CGRA0.PE_0_1.SW10X1_in1.out0
net CGRA0.PE_0_1.SW10X1_in1.in5 CGRA0.PE_0_1.SW10X1_in1.out0
net CGRA0.PE_0_1.SW10X1_in1.in6 CGRA0.PE_0_1.SW10X1_in1.out0
net CGRA0.PE_0_1.SW10X1_in1.in7 CGRA0.PE_0_1.SW10X1_in1.out0
net CGRA0.PE_0_1.SW10X1_in1.in8 CGRA0.PE_0_1.SW10X1_in1.out0
net CGRA0.PE_0_1.SW10X1_in1.in9 CGRA0.PE_0_1.SW10X1_in1.out0
net CGRA0.PE_0_1.SW10X1_in1.out0 CGRA0.PE_0_1.ALU0.in1
net CGRA0.PE_0_1.SW10X1_in2.in0 CGRA0.PE_0_1.SW10X1_in2.out0
net CGRA0.PE_0_1.SW10X1_in2.in1 CGRA0.PE_0_1.SW10X1_in2.out0
net CGRA0.PE_0_1.SW10X1_in2.in2 CGRA0.PE_0_1.SW10X1_in2.out0
net CGRA0.PE_0_1.SW10X1_in2.in3 CGRA0.PE_0_1.SW10X1_in2.out0
net CGRA0.PE_0_1.SW10X1_in2.in4 CGRA0.PE_0_1.SW10X1_in2.out0
net CGRA0.PE_0_1.SW10X1_in2.in5 CGRA0.PE_0_1.SW10X1_in2.out0
net CGRA0.PE_0_1.SW10X1_in2.in6 CGRA0.PE_0_1.SW10X1_in2.out0
net CGRA0.PE_0_1.SW10X1_in2.in7 CGRA0.PE_0_1.SW10X1_in2.out0
net CGRA0.PE_0_1.SW10X1_in2.in8 CGRA0.PE_0_1.SW10X1_in2.out0
net CGRA0.PE_0_1.SW10X1_in2.in9 CGRA0.PE_0_1.SW10X1_in2.out0
net CGRA0.PE_0_1.SW10X1_in2.out0 CGRA0.PE_0_1.ALU0.in2
net CGRA0.PE_0_1.SW10X1_out0.in0 CGRA0.PE_0_1.SW10X1_out0.out0
net CGRA0.PE_0_1.SW10X1_out0.in1 CGRA0.PE_0_1.SW10X1_out0.out0
net CGRA0.PE_0_1.SW10X1_out0.in2 CGRA0.PE_0_1.SW10X1_out0.out0
net CGRA0.PE_0_1.SW10X1_out0.in3 CGRA0.PE_0_1.SW10X1_out0.out0
net CGRA0.PE_0_1.SW10X1_out0.in4 CGRA0.PE_0_1.SW10X1_out0.out0
net CGRA0.PE_0_1.SW10X1_out0.in5 CGRA0.PE_0_1.SW10X1_out0.out0
net CGRA0.PE_0_1.SW10X1_out0.in6 CGRA0.PE_0_1.SW10X1_out0.out0
net CGRA0.PE_0_1.SW10X1_out0.in7 CGRA0.PE_0_1.SW10X1_out0.out0
net CGRA0.PE_0_1.SW10X1_out0.in8 CGRA0.PE_0_1.SW10X1_out0.out0
net CGRA0.PE_0_1.SW10X1_out0.in9 CGRA0.PE_0_1.SW10X1_out0.out0
net CGRA0.PE_0_1.SW10X1_out0.out0 CGRA0.PE_0_1.out0
net CGRA0.PE_0_2.in0 CGRA0.PE_0_2.SW10X1_in0.in0
net CGRA0.PE_0_2.in0 CGRA0.PE_0_2.SW10X1_in1.in0
net CGRA0.PE_0_2.in0 CGRA0.PE_0_2.SW10X1_in2.in0
net CGRA0.PE_0_2.in0 CGRA0.PE_0_2.SW10X1_out0.in0
net CGRA0.PE_0_2.in1 CGRA0.PE_0_2.SW10X1_in0.in1
net CGRA0.PE_0_2.in1 CGRA0.PE_0_2.SW10X1_in1.in1
net CGRA0.PE_0_2.in1 CGRA0.PE_0_2.SW10X1_in2.in1
net CGRA0.PE_0_2.in1 CGRA0.PE_0_2.SW10X1_out0.in1
net CGRA0.PE_0_2.in2 CGRA0.PE_0_2.SW10X1_in0.in2
net CGRA0.PE_0_2.in2 CGRA0.PE_0_2.SW10X1_in1.in2
net CGRA0.PE_0_2.in2 CGRA0.PE_0_2.SW10X1_in2.in2
net CGRA0.PE_0_2.in2 CGRA0.PE_0_2.SW10X1_out0.in2
net CGRA0.PE_0_2.in3 CGRA0.PE_0_2.SW10X1_in0.in3
net CGRA0.PE_0_2.in3 CGRA0.PE_0_2.SW10X1_in1.in3
net CGRA0.PE_0_2.in3 CGRA0.PE_0_2.SW10X1_in2.in3
net CGRA0.PE_0_2.in3 CGRA0.PE_0_2.SW10X1_out0.in3
net CGRA0.PE_0_2.in4 CGRA0.PE_0_2.SW10X1_in0.in4
net CGRA0.PE_0_2.in4 CGRA0.PE_0_2.SW10X1_in1.in4
net CGRA0.PE_0_2.in4 CGRA0.PE_0_2.SW10X1_in2.in4
net CGRA0.PE_0_2.in4 CGRA0.PE_0_2.SW10X1_out0.in4
net CGRA0.PE_0_2.in5 CGRA0.PE_0_2.SW10X1_in0.in5
net CGRA0.PE_0_2.in5 CGRA0.PE_0_2.SW10X1_in1.in5
net CGRA0.PE_0_2.in5 CGRA0.PE_0_2.SW10X1_in2.in5
net CGRA0.PE_0_2.in5 CGRA0.PE_0_2.SW10X1_out0.in5
net CGRA0.PE_0_2.in6 CGRA0.PE_0_2.SW10X1_in0.in6
net CGRA0.PE_0_2.in6 CGRA0.PE_0_2.SW10X1_in1.in6
net CGRA0.PE_0_2.in6 CGRA0.PE_0_2.SW10X1_in2.in6
net CGRA0.PE_0_2.in6 CGRA0.PE_0_2.SW10X1_out0.in6
net CGRA0.PE_0_2.in7 CGRA0.PE_0_2.SW10X1_in0.in7
net CGRA0.PE_0_2.in7 CGRA0.PE_0_2.SW10X1_in1.in7
net CGRA0.PE_0_2.in7 CGRA0.PE_0_2.SW10X1_in2.in7
net CGRA0.PE_0_2.in7 CGRA0.PE_0_2.SW10X1_out0.in7
net CGRA0.PE_0_2.out0 CGRA0.io2.in0
net CGRA0.PE_0_2.out0 CGRA0.mem0.in2
net CGRA0.PE_0_2.out0 CGRA0.PE_0_3.in0
net CGRA0.PE_0_2.out0 CGRA0.PE_0_1.in1
net CGRA0.PE_0_2.out0 CGRA0.PE_1_2.in2
net CGRA0.PE_0_2.out0 CGRA0.PE_3_2.in3
net CGRA0.PE_0_2.ALU0 CGRA0.PE_0_2.ALU0.out0
net CGRA0.PE_0_2.ALU0.in0 CGRA0.PE_0_2.ALU0
net CGRA0.PE_0_2.ALU0.in1 CGRA0.PE_0_2.ALU0
net CGRA0.PE_0_2.ALU0.in2 CGRA0.PE_0_2.ALU0
net CGRA0.PE_0_2.ALU0.out0 CGRA0.PE_0_2.SW10X1_in0.in8
net CGRA0.PE_0_2.ALU0.out0 CGRA0.PE_0_2.SW10X1_in1.in8
net CGRA0.PE_0_2.ALU0.out0 CGRA0.PE_0_2.SW10X1_in2.in8
net CGRA0.PE_0_2.ALU0.out0 CGRA0.PE_0_2.SW10X1_out0.in8
net CGRA0.PE_0_2.CONST0 CGRA0.PE_0_2.CONST0.out0
net CGRA0.PE_0_2.CONST0.in0 CGRA0.PE_0_2.CONST0
net CGRA0.PE_0_2.CONST0.out0 CGRA0.PE_0_2.SW10X1_in0.in9
net CGRA0.PE_0_2.CONST0.out0 CGRA0.PE_0_2.SW10X1_in1.in9
net CGRA0.PE_0_2.CONST0.out0 CGRA0.PE_0_2.SW10X1_in2.in9
net CGRA0.PE_0_2.SW10X1_in0.in0 CGRA0.PE_0_2.SW10X1_in0.out0
net CGRA0.PE_0_2.SW10X1_in0.in1 CGRA0.PE_0_2.SW10X1_in0.out0
net CGRA0.PE_0_2.SW10X1_in0.in2 CGRA0.PE_0_2.SW10X1_in0.out0
net CGRA0.PE_0_2.SW10X1_in0.in3 CGRA0.PE_0_2.SW10X1_in0.out0
net CGRA0.PE_0_2.SW10X1_in0.in4 CGRA0.PE_0_2.SW10X1_in0.out0
net CGRA0.PE_0_2.SW10X1_in0.in5 CGRA0.PE_0_2.SW10X1_in0.out0
net CGRA0.PE_0_2.SW10X1_in0.in6 CGRA0.PE_0_2.SW10X1_in0.out0
net CGRA0.PE_0_2.SW10X1_in0.in7 CGRA0.PE_0_2.SW10X1_in0.out0
net CGRA0.PE_0_2.SW10X1_in0.in8 CGRA0.PE_0_2.SW10X1_in0.out0
net CGRA0.PE_0_2.SW10X1_in0.in9 CGRA0.PE_0_2.SW10X1_in0.out0
net CGRA0.PE_0_2.SW10X1_in0.out0 CGRA0.PE_0_2.ALU0.in0
net CGRA0.PE_0_2.SW10X1_in1.in0 CGRA0.PE_0_2.SW10X1_in1.out0
net CGRA0.PE_0_2.SW10X1_in1.in1 CGRA0.PE_0_2.SW10X1_in1.out0
net CGRA0.PE_0_2.SW10X1_in1.in2 CGRA0.PE_0_2.SW10X1_in1.out0
net CGRA0.PE_0_2.SW10X1_in1.in3 CGRA0.PE_0_2.SW10X1_in1.out0
net CGRA0.PE_0_2.SW10X1_in1.in4 CGRA0.PE_0_2.SW10X1_in1.out0
net CGRA0.PE_0_2.SW10X1_in1.in5 CGRA0.PE_0_2.SW10X1_in1.out0
net CGRA0.PE_0_2.SW10X1_in1.in6 CGRA0.PE_0_2.SW10X1_in1.out0
net CGRA0.PE_0_2.SW10X1_in1.in7 CGRA0.PE_0_2.SW10X1_in1.out0
net CGRA0.PE_0_2.SW10X1_in1.in8 CGRA0.PE_0_2.SW10X1_in1.out0
net CGRA0.PE_0_2.SW10X1_in1.in9 CGRA0.PE_0_2.SW10X1_in1.out0
net CGRA0.PE_0_2.SW10X1_in1.out0 CGRA0.PE_0_2.ALU0.in1
net CGRA0.PE_0_2.SW10X1_in2.in0 CGRA0.PE_0_2.SW10X1_in2.out0
net CGRA0.PE_0_2.SW10X1_in2.in1 CGRA0.PE_0_2.SW10X1_in2.out0
net CGRA0.PE_0_2.SW10X1_in2.in2 CGRA0.PE_0_2.SW10X1_in2.out0
net CGRA0.PE_0_2.SW10X1_in2.in3 CGRA0.PE_0_2.SW10X1_in2.out0
net CGRA0.PE_0_2.SW10X1_in2.in4 CGRA0.PE_0_2.SW10X1_in2.out0
net CGRA0.PE_0_2.SW10X1_in2.in5 CGRA0.PE_0_2.SW10X1_in2.out0
net CGRA0.PE_0_2.SW10X1_in2.in6 CGRA0.PE_0_2.SW10X1_in2.out0
net CGRA0.PE_0_2.SW10X1_in2.in7 CGRA0.PE_0_2.SW10X1_in2.out0
net CGRA0.PE_0_2.SW10X1_in2.in8 CGRA0.PE_0_2.SW10X1_in2.out0
net CGRA0.PE_0_2.SW10X1_in2.in9 CGRA0.PE_0_2.SW10X1_in2.out0
net CGRA0.PE_0_2.SW10X1_in2.out0 CGRA0.PE_0_2.ALU0.in2
net CGRA0.PE_0_2.SW10X1_out0.in0 CGRA0.PE_0_2.SW10X1_out0.out0
net CGRA0.PE_0_2.SW10X1_out0.in1 CGRA0.PE_0_2.SW10X1_out0.out0
net CGRA0.PE_0_2.SW10X1_out0.in2 CGRA0.PE_0_2.SW10X1_out0.out0
net CGRA0.PE_0_2.SW10X1_out0.in3 CGRA0.PE_0_2.SW10X1_out0.out0
net CGRA0.PE_0_2.SW10X1_out0.in4 CGRA0.PE_0_2.SW10X1_out0.out0
net CGRA0.PE_0_2.SW10X1_out0.in5 CGRA0.PE_0_2.SW10X1_out0.out0
net CGRA0.PE_0_2.SW10X1_out0.in6 CGRA0.PE_0_2.SW10X1_out0.out0
net CGRA0.PE_0_2.SW10X1_out0.in7 CGRA0.PE_0_2.SW10X1_out0.out0
net CGRA0.PE_0_2.SW10X1_out0.in8 CGRA0.PE_0_2.SW10X1_out0.out0
net CGRA0.PE_0_2.SW10X1_out0.in9 CGRA0.PE_0_2.SW10X1_out0.out0
net CGRA0.PE_0_2.SW10X1_out0.out0 CGRA0.PE_0_2.out0
net CGRA0.PE_0_3.in0 CGRA0.PE_0_3.SW10X1_in0.in0
net CGRA0.PE_0_3.in0 CGRA0.PE_0_3.SW10X1_in1.in0
net CGRA0.PE_0_3.in0 CGRA0.PE_0_3.SW10X1_in2.in0
net CGRA0.PE_0_3.in0 CGRA0.PE_0_3.SW10X1_out0.in0
net CGRA0.PE_0_3.in1 CGRA0.PE_0_3.SW10X1_in0.in1
net CGRA0.PE_0_3.in1 CGRA0.PE_0_3.SW10X1_in1.in1
net CGRA0.PE_0_3.in1 CGRA0.PE_0_3.SW10X1_in2.in1
net CGRA0.PE_0_3.in1 CGRA0.PE_0_3.SW10X1_out0.in1
net CGRA0.PE_0_3.in2 CGRA0.PE_0_3.SW10X1_in0.in2
net CGRA0.PE_0_3.in2 CGRA0.PE_0_3.SW10X1_in1.in2
net CGRA0.PE_0_3.in2 CGRA0.PE_0_3.SW10X1_in2.in2
net CGRA0.PE_0_3.in2 CGRA0.PE_0_3.SW10X1_out0.in2
net CGRA0.PE_0_3.in3 CGRA0.PE_0_3.SW10X1_in0.in3
net CGRA0.PE_0_3.in3 CGRA0.PE_0_3.SW10X1_in1.in3
net CGRA0.PE_0_3.in3 CGRA0.PE_0_3.SW10X1_in2.in3
net CGRA0.PE_0_3.in3 CGRA0.PE_0_3.SW10X1_out0.in3
net CGRA0.PE_0_3.in4 CGRA0.PE_0_3.SW10X1_in0.in4
net CGRA0.PE_0_3.in4 CGRA0.PE_0_3.SW10X1_in1.in4
net CGRA0.PE_0_3.in4 CGRA0.PE_0_3.SW10X1_in2.in4
net CGRA0.PE_0_3.in4 CGRA0.PE_0_3.SW10X1_out0.in4
net CGRA0.PE_0_3.in5 CGRA0.PE_0_3.SW10X1_in0.in5
net CGRA0.PE_0_3.in5 CGRA0.PE_0_3.SW10X1_in1.in5
net CGRA0.PE_0_3.in5 CGRA0.PE_0_3.SW10X1_in2.in5
net CGRA0.PE_0_3.in5 CGRA0.PE_0_3.SW10X1_out0.in5
net CGRA0.PE_0_3.in6 CGRA0.PE_0_3.SW10X1_in0.in6
net CGRA0.PE_0_3.in6 CGRA0.PE_0_3.SW10X1_in1.in6
net CGRA0.PE_0_3.in6 CGRA0.PE_0_3.SW10X1_in2.in6
net CGRA0.PE_0_3.in6 CGRA0.PE_0_3.SW10X1_out0.in6
net CGRA0.PE_0_3.in7 CGRA0.PE_0_3.SW10X1_in0.in7
net CGRA0.PE_0_3.in7 CGRA0.PE_0_3.SW10X1_in1.in7
net CGRA0.PE_0_3.in7 CGRA0.PE_0_3.SW10X1_in2.in7
net CGRA0.PE_0_3.in7 CGRA0.PE_0_3.SW10X1_out0.in7
net CGRA0.PE_0_3.out0 CGRA0.io3.in0
net CGRA0.PE_0_3.out0 CGRA0.mem0.in3
net CGRA0.PE_0_3.out0 CGRA0.PE_0_0.in0
net CGRA0.PE_0_3.out0 CGRA0.PE_0_2.in1
net CGRA0.PE_0_3.out0 CGRA0.PE_1_3.in2
net CGRA0.PE_0_3.out0 CGRA0.PE_3_3.in3
net CGRA0.PE_0_3.ALU0 CGRA0.PE_0_3.ALU0.out0
net CGRA0.PE_0_3.ALU0.in0 CGRA0.PE_0_3.ALU0
net CGRA0.PE_0_3.ALU0.in1 CGRA0.PE_0_3.ALU0
net CGRA0.PE_0_3.ALU0.in2 CGRA0.PE_0_3.ALU0
net CGRA0.PE_0_3.ALU0.out0 CGRA0.PE_0_3.SW10X1_in0.in8
net CGRA0.PE_0_3.ALU0.out0 CGRA0.PE_0_3.SW10X1_in1.in8
net CGRA0.PE_0_3.ALU0.out0 CGRA0.PE_0_3.SW10X1_in2.in8
net CGRA0.PE_0_3.ALU0.out0 CGRA0.PE_0_3.SW10X1_out0.in8
net CGRA0.PE_0_3.CONST0 CGRA0.PE_0_3.CONST0.out0
net CGRA0.PE_0_3.CONST0.in0 CGRA0.PE_0_3.CONST0
net CGRA0.PE_0_3.CONST0.out0 CGRA0.PE_0_3.SW10X1_in0.in9
net CGRA0.PE_0_3.CONST0.out0 CGRA0.PE_0_3.SW10X1_in1.in9
net CGRA0.PE_0_3.CONST0.out0 CGRA0.PE_0_3.SW10X1_in2.in9
net CGRA0.PE_0_3.SW10X1_in0.in0 CGRA0.PE_0_3.SW10X1_in0.out0
net CGRA0.PE_0_3.SW10X1_in0.in1 CGRA0.PE_0_3.SW10X1_in0.out0
net CGRA0.PE_0_3.SW10X1_in0.in2 CGRA0.PE_0_3.SW10X1_in0.out0
net CGRA0.PE_0_3.SW10X1_in0.in3 CGRA0.PE_0_3.SW10X1_in0.out0
net CGRA0.PE_0_3.SW10X1_in0.in4 CGRA0.PE_0_3.SW10X1_in0.out0
net CGRA0.PE_0_3.SW10X1_in0.in5 CGRA0.PE_0_3.SW10X1_in0.out0
net CGRA0.PE_0_3.SW10X1_in0.in6 CGRA0.PE_0_3.SW10X1_in0.out0
net CGRA0.PE_0_3.SW10X1_in0.in7 CGRA0.PE_0_3.SW10X1_in0.out0
net CGRA0.PE_0_3.SW10X1_in0.in8 CGRA0.PE_0_3.SW10X1_in0.out0
net CGRA0.PE_0_3.SW10X1_in0.in9 CGRA0.PE_0_3.SW10X1_in0.out0
net CGRA0.PE_0_3.SW10X1_in0.out0 CGRA0.PE_0_3.ALU0.in0
net CGRA0.PE_0_3.SW10X1_in1.in0 CGRA0.PE_0_3.SW10X1_in1.out0
net CGRA0.PE_0_3.SW10X1_in1.in1 CGRA0.PE_0_3.SW10X1_in1.out0
net CGRA0.PE_0_3.SW10X1_in1.in2 CGRA0.PE_0_3.SW10X1_in1.out0
net CGRA0.PE_0_3.SW10X1_in1.in3 CGRA0.PE_0_3.SW10X1_in1.out0
net CGRA0.PE_0_3.SW10X1_in1.in4 CGRA0.PE_0_3.SW10X1_in1.out0
net CGRA0.PE_0_3.SW10X1_in1.in5 CGRA0.PE_0_3.SW10X1_in1.out0
net CGRA0.PE_0_3.SW10X1_in1.in6 CGRA0.PE_0_3.SW10X1_in1.out0
net CGRA0.PE_0_3.SW10X1_in1.in7 CGRA0.PE_0_3.SW10X1_in1.out0
net CGRA0.PE_0_3.SW10X1_in1.in8 CGRA0.PE_0_3.SW10X1_in1.out0
net CGRA0.PE_0_3.SW10X1_in1.in9 CGRA0.PE_0_3.SW10X1_in1.out0
net CGRA0.PE_0_3.SW10X1_in1.out0 CGRA0.PE_0_3.ALU0.in1
net CGRA0.PE_0_3.SW10X1_in2.in0 CGRA0.PE_0_3.SW10X1_in2.out0
net CGRA0.PE_0_3.SW10X1_in2.in1 CGRA0.PE_0_3.SW10X1_in2.out0
net CGRA0.PE_0_3.SW10X1_in2.in2 CGRA0.PE_0_3.SW10X1_in2.out0
net CGRA0.PE_0_3.SW10X1_in2.in3 CGRA0.PE_0_3.SW10X1_in2.out0
net CGRA0.PE_0_3.SW10X1_in2.in4 CGRA0.PE_0_3.SW10X1_in2.out0
net CGRA0.PE_0_3.SW10X1_in2.in5 CGRA0.PE_0_3.SW10X1_in2.out0
net CGRA0.PE_0_3.SW10X1_in2.in6 CGRA0.PE_0_3.SW10X1_in2.out0
net CGRA0.PE_0_3.SW10X1_in2.in7 CGRA0.PE_0_3.SW10X1_in2.out0
net CGRA0.PE_0_3.SW10X1_in2.in8 CGRA0.PE_0_3.SW10X1_in2.out0
net CGRA0.PE_0_3.SW10X1_in2.in9 CGRA0.PE_0_3.SW10X1_in2.out0
net CGRA0.PE_0_3.SW10X1_in2.out0 CGRA0.PE_0_3.ALU0.in2
net CGRA0.PE_0_3.SW10X1_out0.in0 CGRA0.PE_0_3.SW10X1_out0.out0
net CGRA0.PE_0_3.SW10X1_out0.in1 CGRA0.PE_0_3.SW10X1_out0.out0
net CGRA0.PE_0_3.SW10X1_out0.in2 CGRA0.PE_0_3.SW10X1_out0.out0
net CGRA0.PE_0_3.SW10X1_out0.in3 CGRA0.PE_0_3.SW10X1_out0.out0
net CGRA0.PE_0_3.SW10X1_out0.in4 CGRA0.PE_0_3.SW10X1_out0.out0
net CGRA0.PE_0_3.SW10X1_out0.in5 CGRA0.PE_0_3.SW10X1_out0.out0
net CGRA0.PE_0_3.SW10X1_out0.in6 CGRA0.PE_0_3.SW10X1_out0.out0
net CGRA0.PE_0_3.SW10X1_out0.in7 CGRA0.PE_0_3.SW10X1_out0.out0
net CGRA0.PE_0_3.SW10X1_out0.in8 CGRA0.PE_0_3.SW10X1_out0.out0
net CGRA0.PE_0_3.SW10X1_out0.in9 CGRA0.PE_0_3.SW10X1_out0.out0
net CGRA0.PE_0_3.SW10X1_out0.out0 CGRA0.PE_0_3.out0
net CGRA0.PE_1_0.in0 CGRA0.PE_1_0.SW10X1_in0.in0
net CGRA0.PE_1_0.in0 CGRA0.PE_1_0.SW10X1_in1.in0
net CGRA0.PE_1_0.in0 CGRA0.PE_1_0.SW10X1_in2.in0
net CGRA0.PE_1_0.in0 CGRA0.PE_1_0.SW10X1_out0.in0
net CGRA0.PE_1_0.in1 CGRA0.PE_1_0.SW10X1_in0.in1
net CGRA0.PE_1_0.in1 CGRA0.PE_1_0.SW10X1_in1.in1
net CGRA0.PE_1_0.in1 CGRA0.PE_1_0.SW10X1_in2.in1
net CGRA0.PE_1_0.in1 CGRA0.PE_1_0.SW10X1_out0.in1
net CGRA0.PE_1_0.in2 CGRA0.PE_1_0.SW10X1_in0.in2
net CGRA0.PE_1_0.in2 CGRA0.PE_1_0.SW10X1_in1.in2
net CGRA0.PE_1_0.in2 CGRA0.PE_1_0.SW10X1_in2.in2
net CGRA0.PE_1_0.in2 CGRA0.PE_1_0.SW10X1_out0.in2
net CGRA0.PE_1_0.in3 CGRA0.PE_1_0.SW10X1_in0.in3
net CGRA0.PE_1_0.in3 CGRA0.PE_1_0.SW10X1_in1.in3
net CGRA0.PE_1_0.in3 CGRA0.PE_1_0.SW10X1_in2.in3
net CGRA0.PE_1_0.in3 CGRA0.PE_1_0.SW10X1_out0.in3
net CGRA0.PE_1_0.in4 CGRA0.PE_1_0.SW10X1_in0.in4
net CGRA0.PE_1_0.in4 CGRA0.PE_1_0.SW10X1_in1.in4
net CGRA0.PE_1_0.in4 CGRA0.PE_1_0.SW10X1_in2.in4
net CGRA0.PE_1_0.in4 CGRA0.PE_1_0.SW10X1_out0.in4
net CGRA0.PE_1_0.in5 CGRA0.PE_1_0.SW10X1_in0.in5
net CGRA0.PE_1_0.in5 CGRA0.PE_1_0.SW10X1_in1.in5
net CGRA0.PE_1_0.in5 CGRA0.PE_1_0.SW10X1_in2.in5
net CGRA0.PE_1_0.in5 CGRA0.PE_1_0.SW10X1_out0.in5
net CGRA0.PE_1_0.in6 CGRA0.PE_1_0.SW10X1_in0.in6
net CGRA0.PE_1_0.in6 CGRA0.PE_1_0.SW10X1_in1.in6
net CGRA0.PE_1_0.in6 CGRA0.PE_1_0.SW10X1_in2.in6
net CGRA0.PE_1_0.in6 CGRA0.PE_1_0.SW10X1_out0.in6
net CGRA0.PE_1_0.in7 CGRA0.PE_1_0.SW10X1_in0.in7
net CGRA0.PE_1_0.in7 CGRA0.PE_1_0.SW10X1_in1.in7
net CGRA0.PE_1_0.in7 CGRA0.PE_1_0.SW10X1_in2.in7
net CGRA0.PE_1_0.in7 CGRA0.PE_1_0.SW10X1_out0.in7
net CGRA0.PE_1_0.out0 CGRA0.io0.in1
net CGRA0.PE_1_0.out0 CGRA0.mem1.in0
net CGRA0.PE_1_0.out0 CGRA0.PE_1_1.in0
net CGRA0.PE_1_0.out0 CGRA0.PE_1_3.in1
net CGRA0.PE_1_0.out0 CGRA0.PE_2_0.in2
net CGRA0.PE_1_0.out0 CGRA0.PE_0_0.in3
net CGRA0.PE_1_0.ALU0 CGRA0.PE_1_0.ALU0.out0
net CGRA0.PE_1_0.ALU0.in0 CGRA0.PE_1_0.ALU0
net CGRA0.PE_1_0.ALU0.in1 CGRA0.PE_1_0.ALU0
net CGRA0.PE_1_0.ALU0.in2 CGRA0.PE_1_0.ALU0
net CGRA0.PE_1_0.ALU0.out0 CGRA0.PE_1_0.SW10X1_in0.in8
net CGRA0.PE_1_0.ALU0.out0 CGRA0.PE_1_0.SW10X1_in1.in8
net CGRA0.PE_1_0.ALU0.out0 CGRA0.PE_1_0.SW10X1_in2.in8
net CGRA0.PE_1_0.ALU0.out0 CGRA0.PE_1_0.SW10X1_out0.in8
net CGRA0.PE_1_0.CONST0 CGRA0.PE_1_0.CONST0.out0
net CGRA0.PE_1_0.CONST0.in0 CGRA0.PE_1_0.CONST0
net CGRA0.PE_1_0.CONST0.out0 CGRA0.PE_1_0.SW10X1_in0.in9
net CGRA0.PE_1_0.CONST0.out0 CGRA0.PE_1_0.SW10X1_in1.in9
net CGRA0.PE_1_0.CONST0.out0 CGRA0.PE_1_0.SW10X1_in2.in9
net CGRA0.PE_1_0.SW10X1_in0.in0 CGRA0.PE_1_0.SW10X1_in0.out0
net CGRA0.PE_1_0.SW10X1_in0.in1 CGRA0.PE_1_0.SW10X1_in0.out0
net CGRA0.PE_1_0.SW10X1_in0.in2 CGRA0.PE_1_0.SW10X1_in0.out0
net CGRA0.PE_1_0.SW10X1_in0.in3 CGRA0.PE_1_0.SW10X1_in0.out0
net CGRA0.PE_1_0.SW10X1_in0.in4 CGRA0.PE_1_0.SW10X1_in0.out0
net CGRA0.PE_1_0.SW10X1_in0.in5 CGRA0.PE_1_0.SW10X1_in0.out0
net CGRA0.PE_1_0.SW10X1_in0.in6 CGRA0.PE_1_0.SW10X1_in0.out0
net CGRA0.PE_1_0.SW10X1_in0.in7 CGRA0.PE_1_0.SW10X1_in0.out0
net CGRA0.PE_1_0.SW10X1_in0.in8 CGRA0.PE_1_0.SW10X1_in0.out0
net CGRA0.PE_1_0.SW10X1_in0.in9 CGRA0.PE_1_0.SW10X1_in0.out0
net CGRA0.PE_1_0.SW10X1_in0.out0 CGRA0.PE_1_0.ALU0.in0
net CGRA0.PE_1_0.SW10X1_in1.in0 CGRA0.PE_1_0.SW10X1_in1.out0
net CGRA0.PE_1_0.SW10X1_in1.in1 CGRA0.PE_1_0.SW10X1_in1.out0
net CGRA0.PE_1_0.SW10X1_in1.in2 CGRA0.PE_1_0.SW10X1_in1.out0
net CGRA0.PE_1_0.SW10X1_in1.in3 CGRA0.PE_1_0.SW10X1_in1.out0
net CGRA0.PE_1_0.SW10X1_in1.in4 CGRA0.PE_1_0.SW10X1_in1.out0
net CGRA0.PE_1_0.SW10X1_in1.in5 CGRA0.PE_1_0.SW10X1_in1.out0
net CGRA0.PE_1_0.SW10X1_in1.in6 CGRA0.PE_1_0.SW10X1_in1.out0
net CGRA0.PE_1_0.SW10X1_in1.in7 CGRA0.PE_1_0.SW10X1_in1.out0
net CGRA0.PE_1_0.SW10X1_in1.in8 CGRA0.PE_1_0.SW10X1_in1.out0
net CGRA0.PE_1_0.SW10X1_in1.in9 CGRA0.PE_1_0.SW10X1_in1.out0
net CGRA0.PE_1_0.SW10X1_in1.out0 CGRA0.PE_1_0.ALU0.in1
net CGRA0.PE_1_0.SW10X1_in2.in0 CGRA0.PE_1_0.SW10X1_in2.out0
net CGRA0.PE_1_0.SW10X1_in2.in1 CGRA0.PE_1_0.SW10X1_in2.out0
net CGRA0.PE_1_0.SW10X1_in2.in2 CGRA0.PE_1_0.SW10X1_in2.out0
net CGRA0.PE_1_0.SW10X1_in2.in3 CGRA0.PE_1_0.SW10X1_in2.out0
net CGRA0.PE_1_0.SW10X1_in2.in4 CGRA0.PE_1_0.SW10X1_in2.out0
net CGRA0.PE_1_0.SW10X1_in2.in5 CGRA0.PE_1_0.SW10X1_in2.out0
net CGRA0.PE_1_0.SW10X1_in2.in6 CGRA0.PE_1_0.SW10X1_in2.out0
net CGRA0.PE_1_0.SW10X1_in2.in7 CGRA0.PE_1_0.SW10X1_in2.out0
net CGRA0.PE_1_0.SW10X1_in2.in8 CGRA0.PE_1_0.SW10X1_in2.out0
net CGRA0.PE_1_0.SW10X1_in2.in9 CGRA0.PE_1_0.SW10X1_in2.out0
net CGRA0.PE_1_0.SW10X1_in2.out0 CGRA0.PE_1_0.ALU0.in2
net CGRA0.PE_1_0.SW10X1_out0.in0 CGRA0.PE_1_0.SW10X1_out0.out0
net CGRA0.PE_1_0.SW10X1_out0.in1 CGRA0.PE_1_0.SW10X1_out0.out0
net CGRA0.PE_1_0.SW10X1_out0.in2 CGRA0.PE_1_0.SW10X1_out0.out0
net CGRA0.PE_1_0.SW10X1_out0.in3 CGRA0.PE_1_0.SW10X1_out0.out0
net CGRA0.PE_1_0.SW10X1_out0.in4 CGRA0.PE_1_0.SW10X1_out0.out0
net CGRA0.PE_1_0.SW10X1_out0.in5 CGRA0.PE_1_0.SW10X1_out0.out0
net CGRA0.PE_1_0.SW10X1_out0.in6 CGRA0.PE_1_0.SW10X1_out0.out0
net CGRA0.PE_1_0.SW10X1_out0.in7 CGRA0.PE_1_0.SW10X1_out0.out0
net CGRA0.PE_1_0.SW10X1_out0.in8 CGRA0.PE_1_0.SW10X1_out0.out0
net CGRA0.PE_1_0.SW10X1_out0.in9 CGRA0.PE_1_0.SW10X1_out0.out0
net CGRA0.PE_1_0.SW10X1_out0.out0 CGRA0.PE_1_0.out0
net CGRA0.PE_1_1.in0 CGRA0.PE_1_1.SW10X1_in0.in0
net CGRA0.PE_1_1.in0 CGRA0.PE_1_1.SW10X1_in1.in0
net CGRA0.PE_1_1.in0 CGRA0.PE_1_1.SW10X1_in2.in0
net CGRA0.PE_1_1.in0 CGRA0.PE_1_1.SW10X1_out0.in0
net CGRA0.PE_1_1.in1 CGRA0.PE_1_1.SW10X1_in0.in1
net CGRA0.PE_1_1.in1 CGRA0.PE_1_1.SW10X1_in1.in1
net CGRA0.PE_1_1.in1 CGRA0.PE_1_1.SW10X1_in2.in1
net CGRA0.PE_1_1.in1 CGRA0.PE_1_1.SW10X1_out0.in1
net CGRA0.PE_1_1.in2 CGRA0.PE_1_1.SW10X1_in0.in2
net CGRA0.PE_1_1.in2 CGRA0.PE_1_1.SW10X1_in1.in2
net CGRA0.PE_1_1.in2 CGRA0.PE_1_1.SW10X1_in2.in2
net CGRA0.PE_1_1.in2 CGRA0.PE_1_1.SW10X1_out0.in2
net CGRA0.PE_1_1.in3 CGRA0.PE_1_1.SW10X1_in0.in3
net CGRA0.PE_1_1.in3 CGRA0.PE_1_1.SW10X1_in1.in3
net CGRA0.PE_1_1.in3 CGRA0.PE_1_1.SW10X1_in2.in3
net CGRA0.PE_1_1.in3 CGRA0.PE_1_1.SW10X1_out0.in3
net CGRA0.PE_1_1.in4 CGRA0.PE_1_1.SW10X1_in0.in4
net CGRA0.PE_1_1.in4 CGRA0.PE_1_1.SW10X1_in1.in4
net CGRA0.PE_1_1.in4 CGRA0.PE_1_1.SW10X1_in2.in4
net CGRA0.PE_1_1.in4 CGRA0.PE_1_1.SW10X1_out0.in4
net CGRA0.PE_1_1.in5 CGRA0.PE_1_1.SW10X1_in0.in5
net CGRA0.PE_1_1.in5 CGRA0.PE_1_1.SW10X1_in1.in5
net CGRA0.PE_1_1.in5 CGRA0.PE_1_1.SW10X1_in2.in5
net CGRA0.PE_1_1.in5 CGRA0.PE_1_1.SW10X1_out0.in5
net CGRA0.PE_1_1.in6 CGRA0.PE_1_1.SW10X1_in0.in6
net CGRA0.PE_1_1.in6 CGRA0.PE_1_1.SW10X1_in1.in6
net CGRA0.PE_1_1.in6 CGRA0.PE_1_1.SW10X1_in2.in6
net CGRA0.PE_1_1.in6 CGRA0.PE_1_1.SW10X1_out0.in6
net CGRA0.PE_1_1.in7 CGRA0.PE_1_1.SW10X1_in0.in7
net CGRA0.PE_1_1.in7 CGRA0.PE_1_1.SW10X1_in1.in7
net CGRA0.PE_1_1.in7 CGRA0.PE_1_1.SW10X1_in2.in7
net CGRA0.PE_1_1.in7 CGRA0.PE_1_1.SW10X1_out0.in7
net CGRA0.PE_1_1.out0 CGRA0.io1.in1
net CGRA0.PE_1_1.out0 CGRA0.mem1.in1
net CGRA0.PE_1_1.out0 CGRA0.PE_1_2.in0
net CGRA0.PE_1_1.out0 CGRA0.PE_1_0.in1
net CGRA0.PE_1_1.out0 CGRA0.PE_2_1.in2
net CGRA0.PE_1_1.out0 CGRA0.PE_0_1.in3
net CGRA0.PE_1_1.ALU0 CGRA0.PE_1_1.ALU0.out0
net CGRA0.PE_1_1.ALU0.in0 CGRA0.PE_1_1.ALU0
net CGRA0.PE_1_1.ALU0.in1 CGRA0.PE_1_1.ALU0
net CGRA0.PE_1_1.ALU0.in2 CGRA0.PE_1_1.ALU0
net CGRA0.PE_1_1.ALU0.out0 CGRA0.PE_1_1.SW10X1_in0.in8
net CGRA0.PE_1_1.ALU0.out0 CGRA0.PE_1_1.SW10X1_in1.in8
net CGRA0.PE_1_1.ALU0.out0 CGRA0.PE_1_1.SW10X1_in2.in8
net CGRA0.PE_1_1.ALU0.out0 CGRA0.PE_1_1.SW10X1_out0.in8
net CGRA0.PE_1_1.CONST0 CGRA0.PE_1_1.CONST0.out0
net CGRA0.PE_1_1.CONST0.in0 CGRA0.PE_1_1.CONST0
net CGRA0.PE_1_1.CONST0.out0 CGRA0.PE_1_1.SW10X1_in0.in9
net CGRA0.PE_1_1.CONST0.out0 CGRA0.PE_1_1.SW10X1_in1.in9
net CGRA0.PE_1_1.CONST0.out0 CGRA0.PE_1_1.SW10X1_in2.in9
net CGRA0.PE_1_1.SW10X1_in0.in0 CGRA0.PE_1_1.SW10X1_in0.out0
net CGRA0.PE_1_1.SW10X1_in0.in1 CGRA0.PE_1_1.SW10X1_in0.out0
net CGRA0.PE_1_1.SW10X1_in0.in2 CGRA0.PE_1_1.SW10X1_in0.out0
net CGRA0.PE_1_1.SW10X1_in0.in3 CGRA0.PE_1_1.SW10X1_in0.out0
net CGRA0.PE_1_1.SW10X1_in0.in4 CGRA0.PE_1_1.SW10X1_in0.out0
net CGRA0.PE_1_1.SW10X1_in0.in5 CGRA0.PE_1_1.SW10X1_in0.out0
net CGRA0.PE_1_1.SW10X1_in0.in6 CGRA0.PE_1_1.SW10X1_in0.out0
net CGRA0.PE_1_1.SW10X1_in0.in7 CGRA0.PE_1_1.SW10X1_in0.out0
net CGRA0.PE_1_1.SW10X1_in0.in8 CGRA0.PE_1_1.SW10X1_in0.out0
net CGRA0.PE_1_1.SW10X1_in0.in9 CGRA0.PE_1_1.SW10X1_in0.out0
net CGRA0.PE_1_1.SW10X1_in0.out0 CGRA0.PE_1_1.ALU0.in0
net CGRA0.PE_1_1.SW10X1_in1.in0 CGRA0.PE_1_1.SW10X1_in1.out0
net CGRA0.PE_1_1.SW10X1_in1.in1 CGRA0.PE_1_1.SW10X1_in1.out0
net CGRA0.PE_1_1.SW10X1_in1.in2 CGRA0.PE_1_1.SW10X1_in1.out0
net CGRA0.PE_1_1.SW10X1_in1.in3 CGRA0.PE_1_1.SW10X1_in1.out0
net CGRA0.PE_1_1.SW10X1_in1.in4 CGRA0.PE_1_1.SW10X1_in1.out0
net CGRA0.PE_1_1.SW10X1_in1.in5 CGRA0.PE_1_1.SW10X1_in1.out0
net CGRA0.PE_1_1.SW10X1_in1.in6 CGRA0.PE_1_1.SW10X1_in1.out0
net CGRA0.PE_1_1.SW10X1_in1.in7 CGRA0.PE_1_1.SW10X1_in1.out0
net CGRA0.PE_1_1.SW10X1_in1.in8 CGRA0.PE_1_1.SW10X1_in1.out0
net CGRA0.PE_1_1.SW10X1_in1.in9 CGRA0.PE_1_1.SW10X1_in1.out0
net CGRA0.PE_1_1.SW10X1_in1.out0 CGRA0.PE_1_1.ALU0.in1
net CGRA0.PE_1_1.SW10X1_in2.in0 CGRA0.PE_1_1.SW10X1_in2.out0
net CGRA0.PE_1_1.SW10X1_in2.in1 CGRA0.PE_1_1.SW10X1_in2.out0
net CGRA0.PE_1_1.SW10X1_in2.in2 CGRA0.PE_1_1.SW10X1_in2.out0
net CGRA0.PE_1_1.SW10X1_in2.in3 CGRA0.PE_1_1.SW10X1_in2.out0
net CGRA0.PE_1_1.SW10X1_in2.in4 CGRA0.PE_1_1.SW10X1_in2.out0
net CGRA0.PE_1_1.SW10X1_in2.in5 CGRA0.PE_1_1.SW10X1_in2.out0
net CGRA0.PE_1_1.SW10X1_in2.in6 CGRA0.PE_1_1.SW10X1_in2.out0
net CGRA0.PE_1_1.SW10X1_in2.in7 CGRA0.PE_1_1.SW10X1_in2.out0
net CGRA0.PE_1_1.SW10X1_in2.in8 CGRA0.PE_1_1.SW10X1_in2.out0
net CGRA0.PE_1_1.SW10X1_in2.in9 CGRA0.PE_1_1.SW10X1_in2.out0
net CGRA0.PE_1_1.SW10X1_in2.out0 CGRA0.PE_1_1.ALU0.in2
net CGRA0.PE_1_1.SW10X1_out0.in0 CGRA0.PE_1_1.SW10X1_out0.out0
net CGRA0.PE_1_1.SW10X1_out0.in1 CGRA0.PE_1_1.SW10X1_out0.out0
net CGRA0.PE_1_1.SW10X1_out0.in2 CGRA0.PE_1_1.SW10X1_out0.out0
net CGRA0.PE_1_1.SW10X1_out0.in3 CGRA0.PE_1_1.SW10X1_out0.out0
net CGRA0.PE_1_1.SW10X1_out0.in4 CGRA0.PE_1_1.SW10X1_out0.out0
net CGRA0.PE_1_1.SW10X1_out0.in5 CGRA0.PE_1_1.SW10X1_out0.out0
net CGRA0.PE_1_1.SW10X1_out0.in6 CGRA0.PE_1_1.SW10X1_out0.out0
net CGRA0.PE_1_1.SW10X1_out0.in7 CGRA0.PE_1_1.SW10X1_out0.out0
net CGRA0.PE_1_1.SW10X1_out0.in8 CGRA0.PE_1_1.SW10X1_out0.out0
net CGRA0.PE_1_1.SW10X1_out0.in9 CGRA0.PE_1_1.SW10X1_out0.out0
net CGRA0.PE_1_1.SW10X1_out0.out0 CGRA0.PE_1_1.out0
net CGRA0.PE_1_2.in0 CGRA0.PE_1_2.SW10X1_in0.in0
net CGRA0.PE_1_2.in0 CGRA0.PE_1_2.SW10X1_in1.in0
net CGRA0.PE_1_2.in0 CGRA0.PE_1_2.SW10X1_in2.in0
net CGRA0.PE_1_2.in0 CGRA0.PE_1_2.SW10X1_out0.in0
net CGRA0.PE_1_2.in1 CGRA0.PE_1_2.SW10X1_in0.in1
net CGRA0.PE_1_2.in1 CGRA0.PE_1_2.SW10X1_in1.in1
net CGRA0.PE_1_2.in1 CGRA0.PE_1_2.SW10X1_in2.in1
net CGRA0.PE_1_2.in1 CGRA0.PE_1_2.SW10X1_out0.in1
net CGRA0.PE_1_2.in2 CGRA0.PE_1_2.SW10X1_in0.in2
net CGRA0.PE_1_2.in2 CGRA0.PE_1_2.SW10X1_in1.in2
net CGRA0.PE_1_2.in2 CGRA0.PE_1_2.SW10X1_in2.in2
net CGRA0.PE_1_2.in2 CGRA0.PE_1_2.SW10X1_out0.in2
net CGRA0.PE_1_2.in3 CGRA0.PE_1_2.SW10X1_in0.in3
net CGRA0.PE_1_2.in3 CGRA0.PE_1_2.SW10X1_in1.in3
net CGRA0.PE_1_2.in3 CGRA0.PE_1_2.SW10X1_in2.in3
net CGRA0.PE_1_2.in3 CGRA0.PE_1_2.SW10X1_out0.in3
net CGRA0.PE_1_2.in4 CGRA0.PE_1_2.SW10X1_in0.in4
net CGRA0.PE_1_2.in4 CGRA0.PE_1_2.SW10X1_in1.in4
net CGRA0.PE_1_2.in4 CGRA0.PE_1_2.SW10X1_in2.in4
net CGRA0.PE_1_2.in4 CGRA0.PE_1_2.SW10X1_out0.in4
net CGRA0.PE_1_2.in5 CGRA0.PE_1_2.SW10X1_in0.in5
net CGRA0.PE_1_2.in5 CGRA0.PE_1_2.SW10X1_in1.in5
net CGRA0.PE_1_2.in5 CGRA0.PE_1_2.SW10X1_in2.in5
net CGRA0.PE_1_2.in5 CGRA0.PE_1_2.SW10X1_out0.in5
net CGRA0.PE_1_2.in6 CGRA0.PE_1_2.SW10X1_in0.in6
net CGRA0.PE_1_2.in6 CGRA0.PE_1_2.SW10X1_in1.in6
net CGRA0.PE_1_2.in6 CGRA0.PE_1_2.SW10X1_in2.in6
net CGRA0.PE_1_2.in6 CGRA0.PE_1_2.SW10X1_out0.in6
net CGRA0.PE_1_2.in7 CGRA0.PE_1_2.SW10X1_in0.in7
net CGRA0.PE_1_2.in7 CGRA0.PE_1_2.SW10X1_in1.in7
net CGRA0.PE_1_2.in7 CGRA0.PE_1_2.SW10X1_in2.in7
net CGRA0.PE_1_2.in7 CGRA0.PE_1_2.SW10X1_out0.in7
net CGRA0.PE_1_2.out0 CGRA0.io2.in1
net CGRA0.PE_1_2.out0 CGRA0.mem1.in2
net CGRA0.PE_1_2.out0 CGRA0.PE_1_3.in0
net CGRA0.PE_1_2.out0 CGRA0.PE_1_1.in1
net CGRA0.PE_1_2.out0 CGRA0.PE_2_2.in2
net CGRA0.PE_1_2.out0 CGRA0.PE_0_2.in3
net CGRA0.PE_1_2.ALU0 CGRA0.PE_1_2.ALU0.out0
net CGRA0.PE_1_2.ALU0.in0 CGRA0.PE_1_2.ALU0
net CGRA0.PE_1_2.ALU0.in1 CGRA0.PE_1_2.ALU0
net CGRA0.PE_1_2.ALU0.in2 CGRA0.PE_1_2.ALU0
net CGRA0.PE_1_2.ALU0.out0 CGRA0.PE_1_2.SW10X1_in0.in8
net CGRA0.PE_1_2.ALU0.out0 CGRA0.PE_1_2.SW10X1_in1.in8
net CGRA0.PE_1_2.ALU0.out0 CGRA0.PE_1_2.SW10X1_in2.in8
net CGRA0.PE_1_2.ALU0.out0 CGRA0.PE_1_2.SW10X1_out0.in8
net CGRA0.PE_1_2.CONST0 CGRA0.PE_1_2.CONST0.out0
net CGRA0.PE_1_2.CONST0.in0 CGRA0.PE_1_2.CONST0
net CGRA0.PE_1_2.CONST0.out0 CGRA0.PE_1_2.SW10X1_in0.in9
net CGRA0.PE_1_2.CONST0.out0 CGRA0.PE_1_2.SW10X1_in1.in9
net CGRA0.PE_1_2.CONST0.out0 CGRA0.PE_1_2.SW10X1_in2.in9
net CGRA0.PE_1_2.SW10X1_in0.in0 CGRA0.PE_1_2.SW10X1_in0.out0
net CGRA0.PE_1_2.SW10X1_in0.in1 CGRA0.PE_1_2.SW10X1_in0.out0
net CGRA0.PE_1_2.SW10X1_in0.in2 CGRA0.PE_1_2.SW10X1_in0.out0
net CGRA0.PE_1_2.SW10X1_in0.in3 CGRA0.PE_1_2.SW10X1_in0.out0
net CGRA0.PE_1_2.SW10X1_in0.in4 CGRA0.PE_1_2.SW10X1_in0.out0
net CGRA0.PE_1_2.SW10X1_in0.in5 CGRA0.PE_1_2.SW10X1_in0.out0
net CGRA0.PE_1_2.SW10X1_in0.in6 CGRA0.PE_1_2.SW10X1_in0.out0
net CGRA0.PE_1_2.SW10X1_in0.in7 CGRA0.PE_1_2.SW10X1_in0.out0
net CGRA0.PE_1_2.SW10X1_in0.in8 CGRA0.PE_1_2.SW10X1_in0.out0
net CGRA0.PE_1_2.SW10X1_in0.in9 CGRA0.PE_1_2.SW10X1_in0.out0
net CGRA0.PE_1_2.SW10X1_in0.out0 CGRA0.PE_1_2.ALU0.in0
net CGRA0.PE_1_2.SW10X1_in1.in0 CGRA0.PE_1_2.SW10X1_in1.out0
net CGRA0.PE_1_2.SW10X1_in1.in1 CGRA0.PE_1_2.SW10X1_in1.out0
net CGRA0.PE_1_2.SW10X1_in1.in2 CGRA0.PE_1_2.SW10X1_in1.out0
net CGRA0.PE_1_2.SW10X1_in1.in3 CGRA0.PE_1_2.SW10X1_in1.out0
net CGRA0.PE_1_2.SW10X1_in1.in4 CGRA0.PE_1_2.SW10X1_in1.out0
net CGRA0.PE_1_2.SW10X1_in1.in5 CGRA0.PE_1_2.SW10X1_in1.out0
net CGRA0.PE_1_2.SW10X1_in1.in6 CGRA0.PE_1_2.SW10X1_in1.out0
net CGRA0.PE_1_2.SW10X1_in1.in7 CGRA0.PE_1_2.SW10X1_in1.out0
net CGRA0.PE_1_2.SW10X1_in1.in8 CGRA0.PE_1_2.SW10X1_in1.out0
net CGRA0.PE_1_2.SW10X1_in1.in9 CGRA0.PE_1_2.SW10X1_in1.out0
net CGRA0.PE_1_2.SW10X1_in1.out0 CGRA0.PE_1_2.ALU0.in1
net CGRA0.PE_1_2.SW10X1_in2.in0 CGRA0.PE_1_2.SW10X1_in2.out0
net CGRA0.PE_1_2.SW10X1_in2.in1 CGRA0.PE_1_2.SW10X1_in2.out0
net CGRA0.PE_1_2.SW10X1_in2.in2 CGRA0.PE_1_2.SW10X1_in2.out0
net CGRA0.PE_1_2.SW10X1_in2.in3 CGRA0.PE_1_2.SW10X1_in2.out0
net CGRA0.PE_1_2.SW10X1_in2.in4 CGRA0.PE_1_2.SW10X1_in2.out0
net CGRA0.PE_1_2.SW10X1_in2.in5 CGRA0.PE_1_2.SW10X1_in2.out0
net CGRA0.PE_1_2.SW10X1_in2.in6 CGRA0.PE_1_2.SW10X1_in2.out0
net CGRA0.PE_1_2.SW10X1_in2.in7 CGRA0.PE_1_2.SW10X1_in2.out0
net CGRA0.PE_1_2.SW10X1_in2.in8 CGRA0.PE_1_2.SW10X1_in2.out0
net CGRA0.PE_1_2.SW10X1_in2.in9 CGRA0.PE_1_2.SW10X1_in2.out0
net CGRA0.PE_1_2.SW10X1_in2.out0 CGRA0.PE_1_2.ALU0.in2
net CGRA0.PE_1_2.SW10X1_out0.in0 CGRA0.PE_1_2.SW10X1_out0.out0
net CGRA0.PE_1_2.SW10X1_out0.in1 CGRA0.PE_1_2.SW10X1_out0.out0
net CGRA0.PE_1_2.SW10X1_out0.in2 CGRA0.PE_1_2.SW10X1_out0.out0
net CGRA0.PE_1_2.SW10X1_out0.in3 CGRA0.PE_1_2.SW10X1_out0.out0
net CGRA0.PE_1_2.SW10X1_out0.in4 CGRA0.PE_1_2.SW10X1_out0.out0
net CGRA0.PE_1_2.SW10X1_out0.in5 CGRA0.PE_1_2.SW10X1_out0.out0
net CGRA0.PE_1_2.SW10X1_out0.in6 CGRA0.PE_1_2.SW10X1_out0.out0
net CGRA0.PE_1_2.SW10X1_out0.in7 CGRA0.PE_1_2.SW10X1_out0.out0
net CGRA0.PE_1_2.SW10X1_out0.in8 CGRA0.PE_1_2.SW10X1_out0.out0
net CGRA0.PE_1_2.SW10X1_out0.in9 CGRA0.PE_1_2.SW10X1_out0.out0
net CGRA0.PE_1_2.SW10X1_out0.out0 CGRA0.PE_1_2.out0
net CGRA0.PE_1_3.in0 CGRA0.PE_1_3.SW10X1_in0.in0
net CGRA0.PE_1_3.in0 CGRA0.PE_1_3.SW10X1_in1.in0
net CGRA0.PE_1_3.in0 CGRA0.PE_1_3.SW10X1_in2.in0
net CGRA0.PE_1_3.in0 CGRA0.PE_1_3.SW10X1_out0.in0
net CGRA0.PE_1_3.in1 CGRA0.PE_1_3.SW10X1_in0.in1
net CGRA0.PE_1_3.in1 CGRA0.PE_1_3.SW10X1_in1.in1
net CGRA0.PE_1_3.in1 CGRA0.PE_1_3.SW10X1_in2.in1
net CGRA0.PE_1_3.in1 CGRA0.PE_1_3.SW10X1_out0.in1
net CGRA0.PE_1_3.in2 CGRA0.PE_1_3.SW10X1_in0.in2
net CGRA0.PE_1_3.in2 CGRA0.PE_1_3.SW10X1_in1.in2
net CGRA0.PE_1_3.in2 CGRA0.PE_1_3.SW10X1_in2.in2
net CGRA0.PE_1_3.in2 CGRA0.PE_1_3.SW10X1_out0.in2
net CGRA0.PE_1_3.in3 CGRA0.PE_1_3.SW10X1_in0.in3
net CGRA0.PE_1_3.in3 CGRA0.PE_1_3.SW10X1_in1.in3
net CGRA0.PE_1_3.in3 CGRA0.PE_1_3.SW10X1_in2.in3
net CGRA0.PE_1_3.in3 CGRA0.PE_1_3.SW10X1_out0.in3
net CGRA0.PE_1_3.in4 CGRA0.PE_1_3.SW10X1_in0.in4
net CGRA0.PE_1_3.in4 CGRA0.PE_1_3.SW10X1_in1.in4
net CGRA0.PE_1_3.in4 CGRA0.PE_1_3.SW10X1_in2.in4
net CGRA0.PE_1_3.in4 CGRA0.PE_1_3.SW10X1_out0.in4
net CGRA0.PE_1_3.in5 CGRA0.PE_1_3.SW10X1_in0.in5
net CGRA0.PE_1_3.in5 CGRA0.PE_1_3.SW10X1_in1.in5
net CGRA0.PE_1_3.in5 CGRA0.PE_1_3.SW10X1_in2.in5
net CGRA0.PE_1_3.in5 CGRA0.PE_1_3.SW10X1_out0.in5
net CGRA0.PE_1_3.in6 CGRA0.PE_1_3.SW10X1_in0.in6
net CGRA0.PE_1_3.in6 CGRA0.PE_1_3.SW10X1_in1.in6
net CGRA0.PE_1_3.in6 CGRA0.PE_1_3.SW10X1_in2.in6
net CGRA0.PE_1_3.in6 CGRA0.PE_1_3.SW10X1_out0.in6
net CGRA0.PE_1_3.in7 CGRA0.PE_1_3.SW10X1_in0.in7
net CGRA0.PE_1_3.in7 CGRA0.PE_1_3.SW10X1_in1.in7
net CGRA0.PE_1_3.in7 CGRA0.PE_1_3.SW10X1_in2.in7
net CGRA0.PE_1_3.in7 CGRA0.PE_1_3.SW10X1_out0.in7
net CGRA0.PE_1_3.out0 CGRA0.io3.in1
net CGRA0.PE_1_3.out0 CGRA0.mem1.in3
net CGRA0.PE_1_3.out0 CGRA0.PE_1_0.in0
net CGRA0.PE_1_3.out0 CGRA0.PE_1_2.in1
net CGRA0.PE_1_3.out0 CGRA0.PE_2_3.in2
net CGRA0.PE_1_3.out0 CGRA0.PE_0_3.in3
net CGRA0.PE_1_3.ALU0 CGRA0.PE_1_3.ALU0.out0
net CGRA0.PE_1_3.ALU0.in0 CGRA0.PE_1_3.ALU0
net CGRA0.PE_1_3.ALU0.in1 CGRA0.PE_1_3.ALU0
net CGRA0.PE_1_3.ALU0.in2 CGRA0.PE_1_3.ALU0
net CGRA0.PE_1_3.ALU0.out0 CGRA0.PE_1_3.SW10X1_in0.in8
net CGRA0.PE_1_3.ALU0.out0 CGRA0.PE_1_3.SW10X1_in1.in8
net CGRA0.PE_1_3.ALU0.out0 CGRA0.PE_1_3.SW10X1_in2.in8
net CGRA0.PE_1_3.ALU0.out0 CGRA0.PE_1_3.SW10X1_out0.in8
net CGRA0.PE_1_3.CONST0 CGRA0.PE_1_3.CONST0.out0
net CGRA0.PE_1_3.CONST0.in0 CGRA0.PE_1_3.CONST0
net CGRA0.PE_1_3.CONST0.out0 CGRA0.PE_1_3.SW10X1_in0.in9
net CGRA0.PE_1_3.CONST0.out0 CGRA0.PE_1_3.SW10X1_in1.in9
net CGRA0.PE_1_3.CONST0.out0 CGRA0.PE_1_3.SW10X1_in2.in9
net CGRA0.PE_1_3.SW10X1_in0.in0 CGRA0.PE_1_3.SW10X1_in0.out0
net CGRA0.PE_1_3.SW10X1_in0.in1 CGRA0.PE_1_3.SW10X1_in0.out0
net CGRA0.PE_1_3.SW10X1_in0.in2 CGRA0.PE_1_3.SW10X1_in0.out0
net CGRA0.PE_1_3.SW10X1_in0.in3 CGRA0.PE_1_3.SW10X1_in0.out0
net CGRA0.PE_1_3.SW10X1_in0.in4 CGRA0.PE_1_3.SW10X1_in0.out0
net CGRA0.PE_1_3.SW10X1_in0.in5 CGRA0.PE_1_3.SW10X1_in0.out0
net CGRA0.PE_1_3.SW10X1_in0.in6 CGRA0.PE_1_3.SW10X1_in0.out0
net CGRA0.PE_1_3.SW10X1_in0.in7 CGRA0.PE_1_3.SW10X1_in0.out0
net CGRA0.PE_1_3.SW10X1_in0.in8 CGRA0.PE_1_3.SW10X1_in0.out0
net CGRA0.PE_1_3.SW10X1_in0.in9 CGRA0.PE_1_3.SW10X1_in0.out0
net CGRA0.PE_1_3.SW10X1_in0.out0 CGRA0.PE_1_3.ALU0.in0
net CGRA0.PE_1_3.SW10X1_in1.in0 CGRA0.PE_1_3.SW10X1_in1.out0
net CGRA0.PE_1_3.SW10X1_in1.in1 CGRA0.PE_1_3.SW10X1_in1.out0
net CGRA0.PE_1_3.SW10X1_in1.in2 CGRA0.PE_1_3.SW10X1_in1.out0
net CGRA0.PE_1_3.SW10X1_in1.in3 CGRA0.PE_1_3.SW10X1_in1.out0
net CGRA0.PE_1_3.SW10X1_in1.in4 CGRA0.PE_1_3.SW10X1_in1.out0
net CGRA0.PE_1_3.SW10X1_in1.in5 CGRA0.PE_1_3.SW10X1_in1.out0
net CGRA0.PE_1_3.SW10X1_in1.in6 CGRA0.PE_1_3.SW10X1_in1.out0
net CGRA0.PE_1_3.SW10X1_in1.in7 CGRA0.PE_1_3.SW10X1_in1.out0
net CGRA0.PE_1_3.SW10X1_in1.in8 CGRA0.PE_1_3.SW10X1_in1.out0
net CGRA0.PE_1_3.SW10X1_in1.in9 CGRA0.PE_1_3.SW10X1_in1.out0
net CGRA0.PE_1_3.SW10X1_in1.out0 CGRA0.PE_1_3.ALU0.in1
net CGRA0.PE_1_3.SW10X1_in2.in0 CGRA0.PE_1_3.SW10X1_in2.out0
net CGRA0.PE_1_3.SW10X1_in2.in1 CGRA0.PE_1_3.SW10X1_in2.out0
net CGRA0.PE_1_3.SW10X1_in2.in2 CGRA0.PE_1_3.SW10X1_in2.out0
net CGRA0.PE_1_3.SW10X1_in2.in3 CGRA0.PE_1_3.SW10X1_in2.out0
net CGRA0.PE_1_3.SW10X1_in2.in4 CGRA0.PE_1_3.SW10X1_in2.out0
net CGRA0.PE_1_3.SW10X1_in2.in5 CGRA0.PE_1_3.SW10X1_in2.out0
net CGRA0.PE_1_3.SW10X1_in2.in6 CGRA0.PE_1_3.SW10X1_in2.out0
net CGRA0.PE_1_3.SW10X1_in2.in7 CGRA0.PE_1_3.SW10X1_in2.out0
net CGRA0.PE_1_3.SW10X1_in2.in8 CGRA0.PE_1_3.SW10X1_in2.out0
net CGRA0.PE_1_3.SW10X1_in2.in9 CGRA0.PE_1_3.SW10X1_in2.out0
net CGRA0.PE_1_3.SW10X1_in2.out0 CGRA0.PE_1_3.ALU0.in2
net CGRA0.PE_1_3.SW10X1_out0.in0 CGRA0.PE_1_3.SW10X1_out0.out0
net CGRA0.PE_1_3.SW10X1_out0.in1 CGRA0.PE_1_3.SW10X1_out0.out0
net CGRA0.PE_1_3.SW10X1_out0.in2 CGRA0.PE_1_3.SW10X1_out0.out0
net CGRA0.PE_1_3.SW10X1_out0.in3 CGRA0.PE_1_3.SW10X1_out0.out0
net CGRA0.PE_1_3.SW10X1_out0.in4 CGRA0.PE_1_3.SW10X1_out0.out0
net CGRA0.PE_1_3.SW10X1_out0.in5 CGRA0.PE_1_3.SW10X1_out0.out0
net CGRA0.PE_1_3.SW10X1_out0.in6 CGRA0.PE_1_3.SW10X1_out0.out0
net CGRA0.PE_1_3.SW10X1_out0.in7 CGRA0.PE_1_3.SW10X1_out0.out0
net CGRA0.PE_1_3.SW10X1_out0.in8 CGRA0.PE_1_3.SW10X1_out0.out0
net CGRA0.PE_1_3.SW10X1_out0.in9 CGRA0.PE_1_3.SW10X1_out0.out0
net CGRA0.PE_1_3.SW10X1_out0.out0 CGRA0.PE_1_3.out0
net CGRA0.PE_2_0.in0 CGRA0.PE_2_0.SW10X1_in0.in0
net CGRA0.PE_2_0.in0 CGRA0.PE_2_0.SW10X1_in1.in0
net CGRA0.PE_2_0.in0 CGRA0.PE_2_0.SW10X1_in2.in0
net CGRA0.PE_2_0.in0 CGRA0.PE_2_0.SW10X1_out0.in0
net CGRA0.PE_2_0.in1 CGRA0.PE_2_0.SW10X1_in0.in1
net CGRA0.PE_2_0.in1 CGRA0.PE_2_0.SW10X1_in1.in1
net CGRA0.PE_2_0.in1 CGRA0.PE_2_0.SW10X1_in2.in1
net CGRA0.PE_2_0.in1 CGRA0.PE_2_0.SW10X1_out0.in1
net CGRA0.PE_2_0.in2 CGRA0.PE_2_0.SW10X1_in0.in2
net CGRA0.PE_2_0.in2 CGRA0.PE_2_0.SW10X1_in1.in2
net CGRA0.PE_2_0.in2 CGRA0.PE_2_0.SW10X1_in2.in2
net CGRA0.PE_2_0.in2 CGRA0.PE_2_0.SW10X1_out0.in2
net CGRA0.PE_2_0.in3 CGRA0.PE_2_0.SW10X1_in0.in3
net CGRA0.PE_2_0.in3 CGRA0.PE_2_0.SW10X1_in1.in3
net CGRA0.PE_2_0.in3 CGRA0.PE_2_0.SW10X1_in2.in3
net CGRA0.PE_2_0.in3 CGRA0.PE_2_0.SW10X1_out0.in3
net CGRA0.PE_2_0.in4 CGRA0.PE_2_0.SW10X1_in0.in4
net CGRA0.PE_2_0.in4 CGRA0.PE_2_0.SW10X1_in1.in4
net CGRA0.PE_2_0.in4 CGRA0.PE_2_0.SW10X1_in2.in4
net CGRA0.PE_2_0.in4 CGRA0.PE_2_0.SW10X1_out0.in4
net CGRA0.PE_2_0.in5 CGRA0.PE_2_0.SW10X1_in0.in5
net CGRA0.PE_2_0.in5 CGRA0.PE_2_0.SW10X1_in1.in5
net CGRA0.PE_2_0.in5 CGRA0.PE_2_0.SW10X1_in2.in5
net CGRA0.PE_2_0.in5 CGRA0.PE_2_0.SW10X1_out0.in5
net CGRA0.PE_2_0.in6 CGRA0.PE_2_0.SW10X1_in0.in6
net CGRA0.PE_2_0.in6 CGRA0.PE_2_0.SW10X1_in1.in6
net CGRA0.PE_2_0.in6 CGRA0.PE_2_0.SW10X1_in2.in6
net CGRA0.PE_2_0.in6 CGRA0.PE_2_0.SW10X1_out0.in6
net CGRA0.PE_2_0.in7 CGRA0.PE_2_0.SW10X1_in0.in7
net CGRA0.PE_2_0.in7 CGRA0.PE_2_0.SW10X1_in1.in7
net CGRA0.PE_2_0.in7 CGRA0.PE_2_0.SW10X1_in2.in7
net CGRA0.PE_2_0.in7 CGRA0.PE_2_0.SW10X1_out0.in7
net CGRA0.PE_2_0.out0 CGRA0.io0.in2
net CGRA0.PE_2_0.out0 CGRA0.mem2.in0
net CGRA0.PE_2_0.out0 CGRA0.PE_2_1.in0
net CGRA0.PE_2_0.out0 CGRA0.PE_2_3.in1
net CGRA0.PE_2_0.out0 CGRA0.PE_3_0.in2
net CGRA0.PE_2_0.out0 CGRA0.PE_1_0.in3
net CGRA0.PE_2_0.ALU0 CGRA0.PE_2_0.ALU0.out0
net CGRA0.PE_2_0.ALU0.in0 CGRA0.PE_2_0.ALU0
net CGRA0.PE_2_0.ALU0.in1 CGRA0.PE_2_0.ALU0
net CGRA0.PE_2_0.ALU0.in2 CGRA0.PE_2_0.ALU0
net CGRA0.PE_2_0.ALU0.out0 CGRA0.PE_2_0.SW10X1_in0.in8
net CGRA0.PE_2_0.ALU0.out0 CGRA0.PE_2_0.SW10X1_in1.in8
net CGRA0.PE_2_0.ALU0.out0 CGRA0.PE_2_0.SW10X1_in2.in8
net CGRA0.PE_2_0.ALU0.out0 CGRA0.PE_2_0.SW10X1_out0.in8
net CGRA0.PE_2_0.CONST0 CGRA0.PE_2_0.CONST0.out0
net CGRA0.PE_2_0.CONST0.in0 CGRA0.PE_2_0.CONST0
net CGRA0.PE_2_0.CONST0.out0 CGRA0.PE_2_0.SW10X1_in0.in9
net CGRA0.PE_2_0.CONST0.out0 CGRA0.PE_2_0.SW10X1_in1.in9
net CGRA0.PE_2_0.CONST0.out0 CGRA0.PE_2_0.SW10X1_in2.in9
net CGRA0.PE_2_0.SW10X1_in0.in0 CGRA0.PE_2_0.SW10X1_in0.out0
net CGRA0.PE_2_0.SW10X1_in0.in1 CGRA0.PE_2_0.SW10X1_in0.out0
net CGRA0.PE_2_0.SW10X1_in0.in2 CGRA0.PE_2_0.SW10X1_in0.out0
net CGRA0.PE_2_0.SW10X1_in0.in3 CGRA0.PE_2_0.SW10X1_in0.out0
net CGRA0.PE_2_0.SW10X1_in0.in4 CGRA0.PE_2_0.SW10X1_in0.out0
net CGRA0.PE_2_0.SW10X1_in0.in5 CGRA0.PE_2_0.SW10X1_in0.out0
net CGRA0.PE_2_0.SW10X1_in0.in6 CGRA0.PE_2_0.SW10X1_in0.out0
net CGRA0.PE_2_0.SW10X1_in0.in7 CGRA0.PE_2_0.SW10X1_in0.out0
net CGRA0.PE_2_0.SW10X1_in0.in8 CGRA0.PE_2_0.SW10X1_in0.out0
net CGRA0.PE_2_0.SW10X1_in0.in9 CGRA0.PE_2_0.SW10X1_in0.out0
net CGRA0.PE_2_0.SW10X1_in0.out0 CGRA0.PE_2_0.ALU0.in0
net CGRA0.PE_2_0.SW10X1_in1.in0 CGRA0.PE_2_0.SW10X1_in1.out0
net CGRA0.PE_2_0.SW10X1_in1.in1 CGRA0.PE_2_0.SW10X1_in1.out0
net CGRA0.PE_2_0.SW10X1_in1.in2 CGRA0.PE_2_0.SW10X1_in1.out0
net CGRA0.PE_2_0.SW10X1_in1.in3 CGRA0.PE_2_0.SW10X1_in1.out0
net CGRA0.PE_2_0.SW10X1_in1.in4 CGRA0.PE_2_0.SW10X1_in1.out0
net CGRA0.PE_2_0.SW10X1_in1.in5 CGRA0.PE_2_0.SW10X1_in1.out0
net CGRA0.PE_2_0.SW10X1_in1.in6 CGRA0.PE_2_0.SW10X1_in1.out0
net CGRA0.PE_2_0.SW10X1_in1.in7 CGRA0.PE_2_0.SW10X1_in1.out0
net CGRA0.PE_2_0.SW10X1_in1.in8 CGRA0.PE_2_0.SW10X1_in1.out0
net CGRA0.PE_2_0.SW10X1_in1.in9 CGRA0.PE_2_0.SW10X1_in1.out0
net CGRA0.PE_2_0.SW10X1_in1.out0 CGRA0.PE_2_0.ALU0.in1
net CGRA0.PE_2_0.SW10X1_in2.in0 CGRA0.PE_2_0.SW10X1_in2.out0
net CGRA0.PE_2_0.SW10X1_in2.in1 CGRA0.PE_2_0.SW10X1_in2.out0
net CGRA0.PE_2_0.SW10X1_in2.in2 CGRA0.PE_2_0.SW10X1_in2.out0
net CGRA0.PE_2_0.SW10X1_in2.in3 CGRA0.PE_2_0.SW10X1_in2.out0
net CGRA0.PE_2_0.SW10X1_in2.in4 CGRA0.PE_2_0.SW10X1_in2.out0
net CGRA0.PE_2_0.SW10X1_in2.in5 CGRA0.PE_2_0.SW10X1_in2.out0
net CGRA0.PE_2_0.SW10X1_in2.in6 CGRA0.PE_2_0.SW10X1_in2.out0
net CGRA0.PE_2_0.SW10X1_in2.in7 CGRA0.PE_2_0.SW10X1_in2.out0
net CGRA0.PE_2_0.SW10X1_in2.in8 CGRA0.PE_2_0.SW10X1_in2.out0
net CGRA0.PE_2_0.SW10X1_in2.in9 CGRA0.PE_2_0.SW10X1_in2.out0
net CGRA0.PE_2_0.SW10X1_in2.out0 CGRA0.PE_2_0.ALU0.in2
net CGRA0.PE_2_0.SW10X1_out0.in0 CGRA0.PE_2_0.SW10X1_out0.out0
net CGRA0.PE_2_0.SW10X1_out0.in1 CGRA0.PE_2_0.SW10X1_out0.out0
net CGRA0.PE_2_0.SW10X1_out0.in2 CGRA0.PE_2_0.SW10X1_out0.out0
net CGRA0.PE_2_0.SW10X1_out0.in3 CGRA0.PE_2_0.SW10X1_out0.out0
net CGRA0.PE_2_0.SW10X1_out0.in4 CGRA0.PE_2_0.SW10X1_out0.out0
net CGRA0.PE_2_0.SW10X1_out0.in5 CGRA0.PE_2_0.SW10X1_out0.out0
net CGRA0.PE_2_0.SW10X1_out0.in6 CGRA0.PE_2_0.SW10X1_out0.out0
net CGRA0.PE_2_0.SW10X1_out0.in7 CGRA0.PE_2_0.SW10X1_out0.out0
net CGRA0.PE_2_0.SW10X1_out0.in8 CGRA0.PE_2_0.SW10X1_out0.out0
net CGRA0.PE_2_0.SW10X1_out0.in9 CGRA0.PE_2_0.SW10X1_out0.out0
net CGRA0.PE_2_0.SW10X1_out0.out0 CGRA0.PE_2_0.out0
net CGRA0.PE_2_1.in0 CGRA0.PE_2_1.SW10X1_in0.in0
net CGRA0.PE_2_1.in0 CGRA0.PE_2_1.SW10X1_in1.in0
net CGRA0.PE_2_1.in0 CGRA0.PE_2_1.SW10X1_in2.in0
net CGRA0.PE_2_1.in0 CGRA0.PE_2_1.SW10X1_out0.in0
net CGRA0.PE_2_1.in1 CGRA0.PE_2_1.SW10X1_in0.in1
net CGRA0.PE_2_1.in1 CGRA0.PE_2_1.SW10X1_in1.in1
net CGRA0.PE_2_1.in1 CGRA0.PE_2_1.SW10X1_in2.in1
net CGRA0.PE_2_1.in1 CGRA0.PE_2_1.SW10X1_out0.in1
net CGRA0.PE_2_1.in2 CGRA0.PE_2_1.SW10X1_in0.in2
net CGRA0.PE_2_1.in2 CGRA0.PE_2_1.SW10X1_in1.in2
net CGRA0.PE_2_1.in2 CGRA0.PE_2_1.SW10X1_in2.in2
net CGRA0.PE_2_1.in2 CGRA0.PE_2_1.SW10X1_out0.in2
net CGRA0.PE_2_1.in3 CGRA0.PE_2_1.SW10X1_in0.in3
net CGRA0.PE_2_1.in3 CGRA0.PE_2_1.SW10X1_in1.in3
net CGRA0.PE_2_1.in3 CGRA0.PE_2_1.SW10X1_in2.in3
net CGRA0.PE_2_1.in3 CGRA0.PE_2_1.SW10X1_out0.in3
net CGRA0.PE_2_1.in4 CGRA0.PE_2_1.SW10X1_in0.in4
net CGRA0.PE_2_1.in4 CGRA0.PE_2_1.SW10X1_in1.in4
net CGRA0.PE_2_1.in4 CGRA0.PE_2_1.SW10X1_in2.in4
net CGRA0.PE_2_1.in4 CGRA0.PE_2_1.SW10X1_out0.in4
net CGRA0.PE_2_1.in5 CGRA0.PE_2_1.SW10X1_in0.in5
net CGRA0.PE_2_1.in5 CGRA0.PE_2_1.SW10X1_in1.in5
net CGRA0.PE_2_1.in5 CGRA0.PE_2_1.SW10X1_in2.in5
net CGRA0.PE_2_1.in5 CGRA0.PE_2_1.SW10X1_out0.in5
net CGRA0.PE_2_1.in6 CGRA0.PE_2_1.SW10X1_in0.in6
net CGRA0.PE_2_1.in6 CGRA0.PE_2_1.SW10X1_in1.in6
net CGRA0.PE_2_1.in6 CGRA0.PE_2_1.SW10X1_in2.in6
net CGRA0.PE_2_1.in6 CGRA0.PE_2_1.SW10X1_out0.in6
net CGRA0.PE_2_1.in7 CGRA0.PE_2_1.SW10X1_in0.in7
net CGRA0.PE_2_1.in7 CGRA0.PE_2_1.SW10X1_in1.in7
net CGRA0.PE_2_1.in7 CGRA0.PE_2_1.SW10X1_in2.in7
net CGRA0.PE_2_1.in7 CGRA0.PE_2_1.SW10X1_out0.in7
net CGRA0.PE_2_1.out0 CGRA0.io1.in2
net CGRA0.PE_2_1.out0 CGRA0.mem2.in1
net CGRA0.PE_2_1.out0 CGRA0.PE_2_2.in0
net CGRA0.PE_2_1.out0 CGRA0.PE_2_0.in1
net CGRA0.PE_2_1.out0 CGRA0.PE_3_1.in2
net CGRA0.PE_2_1.out0 CGRA0.PE_1_1.in3
net CGRA0.PE_2_1.ALU0 CGRA0.PE_2_1.ALU0.out0
net CGRA0.PE_2_1.ALU0.in0 CGRA0.PE_2_1.ALU0
net CGRA0.PE_2_1.ALU0.in1 CGRA0.PE_2_1.ALU0
net CGRA0.PE_2_1.ALU0.in2 CGRA0.PE_2_1.ALU0
net CGRA0.PE_2_1.ALU0.out0 CGRA0.PE_2_1.SW10X1_in0.in8
net CGRA0.PE_2_1.ALU0.out0 CGRA0.PE_2_1.SW10X1_in1.in8
net CGRA0.PE_2_1.ALU0.out0 CGRA0.PE_2_1.SW10X1_in2.in8
net CGRA0.PE_2_1.ALU0.out0 CGRA0.PE_2_1.SW10X1_out0.in8
net CGRA0.PE_2_1.CONST0 CGRA0.PE_2_1.CONST0.out0
net CGRA0.PE_2_1.CONST0.in0 CGRA0.PE_2_1.CONST0
net CGRA0.PE_2_1.CONST0.out0 CGRA0.PE_2_1.SW10X1_in0.in9
net CGRA0.PE_2_1.CONST0.out0 CGRA0.PE_2_1.SW10X1_in1.in9
net CGRA0.PE_2_1.CONST0.out0 CGRA0.PE_2_1.SW10X1_in2.in9
net CGRA0.PE_2_1.SW10X1_in0.in0 CGRA0.PE_2_1.SW10X1_in0.out0
net CGRA0.PE_2_1.SW10X1_in0.in1 CGRA0.PE_2_1.SW10X1_in0.out0
net CGRA0.PE_2_1.SW10X1_in0.in2 CGRA0.PE_2_1.SW10X1_in0.out0
net CGRA0.PE_2_1.SW10X1_in0.in3 CGRA0.PE_2_1.SW10X1_in0.out0
net CGRA0.PE_2_1.SW10X1_in0.in4 CGRA0.PE_2_1.SW10X1_in0.out0
net CGRA0.PE_2_1.SW10X1_in0.in5 CGRA0.PE_2_1.SW10X1_in0.out0
net CGRA0.PE_2_1.SW10X1_in0.in6 CGRA0.PE_2_1.SW10X1_in0.out0
net CGRA0.PE_2_1.SW10X1_in0.in7 CGRA0.PE_2_1.SW10X1_in0.out0
net CGRA0.PE_2_1.SW10X1_in0.in8 CGRA0.PE_2_1.SW10X1_in0.out0
net CGRA0.PE_2_1.SW10X1_in0.in9 CGRA0.PE_2_1.SW10X1_in0.out0
net CGRA0.PE_2_1.SW10X1_in0.out0 CGRA0.PE_2_1.ALU0.in0
net CGRA0.PE_2_1.SW10X1_in1.in0 CGRA0.PE_2_1.SW10X1_in1.out0
net CGRA0.PE_2_1.SW10X1_in1.in1 CGRA0.PE_2_1.SW10X1_in1.out0
net CGRA0.PE_2_1.SW10X1_in1.in2 CGRA0.PE_2_1.SW10X1_in1.out0
net CGRA0.PE_2_1.SW10X1_in1.in3 CGRA0.PE_2_1.SW10X1_in1.out0
net CGRA0.PE_2_1.SW10X1_in1.in4 CGRA0.PE_2_1.SW10X1_in1.out0
net CGRA0.PE_2_1.SW10X1_in1.in5 CGRA0.PE_2_1.SW10X1_in1.out0
net CGRA0.PE_2_1.SW10X1_in1.in6 CGRA0.PE_2_1.SW10X1_in1.out0
net CGRA0.PE_2_1.SW10X1_in1.in7 CGRA0.PE_2_1.SW10X1_in1.out0
net CGRA0.PE_2_1.SW10X1_in1.in8 CGRA0.PE_2_1.SW10X1_in1.out0
net CGRA0.PE_2_1.SW10X1_in1.in9 CGRA0.PE_2_1.SW10X1_in1.out0
net CGRA0.PE_2_1.SW10X1_in1.out0 CGRA0.PE_2_1.ALU0.in1
net CGRA0.PE_2_1.SW10X1_in2.in0 CGRA0.PE_2_1.SW10X1_in2.out0
net CGRA0.PE_2_1.SW10X1_in2.in1 CGRA0.PE_2_1.SW10X1_in2.out0
net CGRA0.PE_2_1.SW10X1_in2.in2 CGRA0.PE_2_1.SW10X1_in2.out0
net CGRA0.PE_2_1.SW10X1_in2.in3 CGRA0.PE_2_1.SW10X1_in2.out0
net CGRA0.PE_2_1.SW10X1_in2.in4 CGRA0.PE_2_1.SW10X1_in2.out0
net CGRA0.PE_2_1.SW10X1_in2.in5 CGRA0.PE_2_1.SW10X1_in2.out0
net CGRA0.PE_2_1.SW10X1_in2.in6 CGRA0.PE_2_1.SW10X1_in2.out0
net CGRA0.PE_2_1.SW10X1_in2.in7 CGRA0.PE_2_1.SW10X1_in2.out0
net CGRA0.PE_2_1.SW10X1_in2.in8 CGRA0.PE_2_1.SW10X1_in2.out0
net CGRA0.PE_2_1.SW10X1_in2.in9 CGRA0.PE_2_1.SW10X1_in2.out0
net CGRA0.PE_2_1.SW10X1_in2.out0 CGRA0.PE_2_1.ALU0.in2
net CGRA0.PE_2_1.SW10X1_out0.in0 CGRA0.PE_2_1.SW10X1_out0.out0
net CGRA0.PE_2_1.SW10X1_out0.in1 CGRA0.PE_2_1.SW10X1_out0.out0
net CGRA0.PE_2_1.SW10X1_out0.in2 CGRA0.PE_2_1.SW10X1_out0.out0
net CGRA0.PE_2_1.SW10X1_out0.in3 CGRA0.PE_2_1.SW10X1_out0.out0
net CGRA0.PE_2_1.SW10X1_out0.in4 CGRA0.PE_2_1.SW10X1_out0.out0
net CGRA0.PE_2_1.SW10X1_out0.in5 CGRA0.PE_2_1.SW10X1_out0.out0
net CGRA0.PE_2_1.SW10X1_out0.in6 CGRA0.PE_2_1.SW10X1_out0.out0
net CGRA0.PE_2_1.SW10X1_out0.in7 CGRA0.PE_2_1.SW10X1_out0.out0
net CGRA0.PE_2_1.SW10X1_out0.in8 CGRA0.PE_2_1.SW10X1_out0.out0
net CGRA0.PE_2_1.SW10X1_out0.in9 CGRA0.PE_2_1.SW10X1_out0.out0
net CGRA0.PE_2_1.SW10X1_out0.out0 CGRA0.PE_2_1.out0
net CGRA0.PE_2_2.in0 CGRA0.PE_2_2.SW10X1_in0.in0
net CGRA0.PE_2_2.in0 CGRA0.PE_2_2.SW10X1_in1.in0
net CGRA0.PE_2_2.in0 CGRA0.PE_2_2.SW10X1_in2.in0
net CGRA0.PE_2_2.in0 CGRA0.PE_2_2.SW10X1_out0.in0
net CGRA0.PE_2_2.in1 CGRA0.PE_2_2.SW10X1_in0.in1
net CGRA0.PE_2_2.in1 CGRA0.PE_2_2.SW10X1_in1.in1
net CGRA0.PE_2_2.in1 CGRA0.PE_2_2.SW10X1_in2.in1
net CGRA0.PE_2_2.in1 CGRA0.PE_2_2.SW10X1_out0.in1
net CGRA0.PE_2_2.in2 CGRA0.PE_2_2.SW10X1_in0.in2
net CGRA0.PE_2_2.in2 CGRA0.PE_2_2.SW10X1_in1.in2
net CGRA0.PE_2_2.in2 CGRA0.PE_2_2.SW10X1_in2.in2
net CGRA0.PE_2_2.in2 CGRA0.PE_2_2.SW10X1_out0.in2
net CGRA0.PE_2_2.in3 CGRA0.PE_2_2.SW10X1_in0.in3
net CGRA0.PE_2_2.in3 CGRA0.PE_2_2.SW10X1_in1.in3
net CGRA0.PE_2_2.in3 CGRA0.PE_2_2.SW10X1_in2.in3
net CGRA0.PE_2_2.in3 CGRA0.PE_2_2.SW10X1_out0.in3
net CGRA0.PE_2_2.in4 CGRA0.PE_2_2.SW10X1_in0.in4
net CGRA0.PE_2_2.in4 CGRA0.PE_2_2.SW10X1_in1.in4
net CGRA0.PE_2_2.in4 CGRA0.PE_2_2.SW10X1_in2.in4
net CGRA0.PE_2_2.in4 CGRA0.PE_2_2.SW10X1_out0.in4
net CGRA0.PE_2_2.in5 CGRA0.PE_2_2.SW10X1_in0.in5
net CGRA0.PE_2_2.in5 CGRA0.PE_2_2.SW10X1_in1.in5
net CGRA0.PE_2_2.in5 CGRA0.PE_2_2.SW10X1_in2.in5
net CGRA0.PE_2_2.in5 CGRA0.PE_2_2.SW10X1_out0.in5
net CGRA0.PE_2_2.in6 CGRA0.PE_2_2.SW10X1_in0.in6
net CGRA0.PE_2_2.in6 CGRA0.PE_2_2.SW10X1_in1.in6
net CGRA0.PE_2_2.in6 CGRA0.PE_2_2.SW10X1_in2.in6
net CGRA0.PE_2_2.in6 CGRA0.PE_2_2.SW10X1_out0.in6
net CGRA0.PE_2_2.in7 CGRA0.PE_2_2.SW10X1_in0.in7
net CGRA0.PE_2_2.in7 CGRA0.PE_2_2.SW10X1_in1.in7
net CGRA0.PE_2_2.in7 CGRA0.PE_2_2.SW10X1_in2.in7
net CGRA0.PE_2_2.in7 CGRA0.PE_2_2.SW10X1_out0.in7
net CGRA0.PE_2_2.out0 CGRA0.io2.in2
net CGRA0.PE_2_2.out0 CGRA0.mem2.in2
net CGRA0.PE_2_2.out0 CGRA0.PE_2_3.in0
net CGRA0.PE_2_2.out0 CGRA0.PE_2_1.in1
net CGRA0.PE_2_2.out0 CGRA0.PE_3_2.in2
net CGRA0.PE_2_2.out0 CGRA0.PE_1_2.in3
net CGRA0.PE_2_2.ALU0 CGRA0.PE_2_2.ALU0.out0
net CGRA0.PE_2_2.ALU0.in0 CGRA0.PE_2_2.ALU0
net CGRA0.PE_2_2.ALU0.in1 CGRA0.PE_2_2.ALU0
net CGRA0.PE_2_2.ALU0.in2 CGRA0.PE_2_2.ALU0
net CGRA0.PE_2_2.ALU0.out0 CGRA0.PE_2_2.SW10X1_in0.in8
net CGRA0.PE_2_2.ALU0.out0 CGRA0.PE_2_2.SW10X1_in1.in8
net CGRA0.PE_2_2.ALU0.out0 CGRA0.PE_2_2.SW10X1_in2.in8
net CGRA0.PE_2_2.ALU0.out0 CGRA0.PE_2_2.SW10X1_out0.in8
net CGRA0.PE_2_2.CONST0 CGRA0.PE_2_2.CONST0.out0
net CGRA0.PE_2_2.CONST0.in0 CGRA0.PE_2_2.CONST0
net CGRA0.PE_2_2.CONST0.out0 CGRA0.PE_2_2.SW10X1_in0.in9
net CGRA0.PE_2_2.CONST0.out0 CGRA0.PE_2_2.SW10X1_in1.in9
net CGRA0.PE_2_2.CONST0.out0 CGRA0.PE_2_2.SW10X1_in2.in9
net CGRA0.PE_2_2.SW10X1_in0.in0 CGRA0.PE_2_2.SW10X1_in0.out0
net CGRA0.PE_2_2.SW10X1_in0.in1 CGRA0.PE_2_2.SW10X1_in0.out0
net CGRA0.PE_2_2.SW10X1_in0.in2 CGRA0.PE_2_2.SW10X1_in0.out0
net CGRA0.PE_2_2.SW10X1_in0.in3 CGRA0.PE_2_2.SW10X1_in0.out0
net CGRA0.PE_2_2.SW10X1_in0.in4 CGRA0.PE_2_2.SW10X1_in0.out0
net CGRA0.PE_2_2.SW10X1_in0.in5 CGRA0.PE_2_2.SW10X1_in0.out0
net CGRA0.PE_2_2.SW10X1_in0.in6 CGRA0.PE_2_2.SW10X1_in0.out0
net CGRA0.PE_2_2.SW10X1_in0.in7 CGRA0.PE_2_2.SW10X1_in0.out0
net CGRA0.PE_2_2.SW10X1_in0.in8 CGRA0.PE_2_2.SW10X1_in0.out0
net CGRA0.PE_2_2.SW10X1_in0.in9 CGRA0.PE_2_2.SW10X1_in0.out0
net CGRA0.PE_2_2.SW10X1_in0.out0 CGRA0.PE_2_2.ALU0.in0
net CGRA0.PE_2_2.SW10X1_in1.in0 CGRA0.PE_2_2.SW10X1_in1.out0
net CGRA0.PE_2_2.SW10X1_in1.in1 CGRA0.PE_2_2.SW10X1_in1.out0
net CGRA0.PE_2_2.SW10X1_in1.in2 CGRA0.PE_2_2.SW10X1_in1.out0
net CGRA0.PE_2_2.SW10X1_in1.in3 CGRA0.PE_2_2.SW10X1_in1.out0
net CGRA0.PE_2_2.SW10X1_in1.in4 CGRA0.PE_2_2.SW10X1_in1.out0
net CGRA0.PE_2_2.SW10X1_in1.in5 CGRA0.PE_2_2.SW10X1_in1.out0
net CGRA0.PE_2_2.SW10X1_in1.in6 CGRA0.PE_2_2.SW10X1_in1.out0
net CGRA0.PE_2_2.SW10X1_in1.in7 CGRA0.PE_2_2.SW10X1_in1.out0
net CGRA0.PE_2_2.SW10X1_in1.in8 CGRA0.PE_2_2.SW10X1_in1.out0
net CGRA0.PE_2_2.SW10X1_in1.in9 CGRA0.PE_2_2.SW10X1_in1.out0
net CGRA0.PE_2_2.SW10X1_in1.out0 CGRA0.PE_2_2.ALU0.in1
net CGRA0.PE_2_2.SW10X1_in2.in0 CGRA0.PE_2_2.SW10X1_in2.out0
net CGRA0.PE_2_2.SW10X1_in2.in1 CGRA0.PE_2_2.SW10X1_in2.out0
net CGRA0.PE_2_2.SW10X1_in2.in2 CGRA0.PE_2_2.SW10X1_in2.out0
net CGRA0.PE_2_2.SW10X1_in2.in3 CGRA0.PE_2_2.SW10X1_in2.out0
net CGRA0.PE_2_2.SW10X1_in2.in4 CGRA0.PE_2_2.SW10X1_in2.out0
net CGRA0.PE_2_2.SW10X1_in2.in5 CGRA0.PE_2_2.SW10X1_in2.out0
net CGRA0.PE_2_2.SW10X1_in2.in6 CGRA0.PE_2_2.SW10X1_in2.out0
net CGRA0.PE_2_2.SW10X1_in2.in7 CGRA0.PE_2_2.SW10X1_in2.out0
net CGRA0.PE_2_2.SW10X1_in2.in8 CGRA0.PE_2_2.SW10X1_in2.out0
net CGRA0.PE_2_2.SW10X1_in2.in9 CGRA0.PE_2_2.SW10X1_in2.out0
net CGRA0.PE_2_2.SW10X1_in2.out0 CGRA0.PE_2_2.ALU0.in2
net CGRA0.PE_2_2.SW10X1_out0.in0 CGRA0.PE_2_2.SW10X1_out0.out0
net CGRA0.PE_2_2.SW10X1_out0.in1 CGRA0.PE_2_2.SW10X1_out0.out0
net CGRA0.PE_2_2.SW10X1_out0.in2 CGRA0.PE_2_2.SW10X1_out0.out0
net CGRA0.PE_2_2.SW10X1_out0.in3 CGRA0.PE_2_2.SW10X1_out0.out0
net CGRA0.PE_2_2.SW10X1_out0.in4 CGRA0.PE_2_2.SW10X1_out0.out0
net CGRA0.PE_2_2.SW10X1_out0.in5 CGRA0.PE_2_2.SW10X1_out0.out0
net CGRA0.PE_2_2.SW10X1_out0.in6 CGRA0.PE_2_2.SW10X1_out0.out0
net CGRA0.PE_2_2.SW10X1_out0.in7 CGRA0.PE_2_2.SW10X1_out0.out0
net CGRA0.PE_2_2.SW10X1_out0.in8 CGRA0.PE_2_2.SW10X1_out0.out0
net CGRA0.PE_2_2.SW10X1_out0.in9 CGRA0.PE_2_2.SW10X1_out0.out0
net CGRA0.PE_2_2.SW10X1_out0.out0 CGRA0.PE_2_2.out0
net CGRA0.PE_2_3.in0 CGRA0.PE_2_3.SW10X1_in0.in0
net CGRA0.PE_2_3.in0 CGRA0.PE_2_3.SW10X1_in1.in0
net CGRA0.PE_2_3.in0 CGRA0.PE_2_3.SW10X1_in2.in0
net CGRA0.PE_2_3.in0 CGRA0.PE_2_3.SW10X1_out0.in0
net CGRA0.PE_2_3.in1 CGRA0.PE_2_3.SW10X1_in0.in1
net CGRA0.PE_2_3.in1 CGRA0.PE_2_3.SW10X1_in1.in1
net CGRA0.PE_2_3.in1 CGRA0.PE_2_3.SW10X1_in2.in1
net CGRA0.PE_2_3.in1 CGRA0.PE_2_3.SW10X1_out0.in1
net CGRA0.PE_2_3.in2 CGRA0.PE_2_3.SW10X1_in0.in2
net CGRA0.PE_2_3.in2 CGRA0.PE_2_3.SW10X1_in1.in2
net CGRA0.PE_2_3.in2 CGRA0.PE_2_3.SW10X1_in2.in2
net CGRA0.PE_2_3.in2 CGRA0.PE_2_3.SW10X1_out0.in2
net CGRA0.PE_2_3.in3 CGRA0.PE_2_3.SW10X1_in0.in3
net CGRA0.PE_2_3.in3 CGRA0.PE_2_3.SW10X1_in1.in3
net CGRA0.PE_2_3.in3 CGRA0.PE_2_3.SW10X1_in2.in3
net CGRA0.PE_2_3.in3 CGRA0.PE_2_3.SW10X1_out0.in3
net CGRA0.PE_2_3.in4 CGRA0.PE_2_3.SW10X1_in0.in4
net CGRA0.PE_2_3.in4 CGRA0.PE_2_3.SW10X1_in1.in4
net CGRA0.PE_2_3.in4 CGRA0.PE_2_3.SW10X1_in2.in4
net CGRA0.PE_2_3.in4 CGRA0.PE_2_3.SW10X1_out0.in4
net CGRA0.PE_2_3.in5 CGRA0.PE_2_3.SW10X1_in0.in5
net CGRA0.PE_2_3.in5 CGRA0.PE_2_3.SW10X1_in1.in5
net CGRA0.PE_2_3.in5 CGRA0.PE_2_3.SW10X1_in2.in5
net CGRA0.PE_2_3.in5 CGRA0.PE_2_3.SW10X1_out0.in5
net CGRA0.PE_2_3.in6 CGRA0.PE_2_3.SW10X1_in0.in6
net CGRA0.PE_2_3.in6 CGRA0.PE_2_3.SW10X1_in1.in6
net CGRA0.PE_2_3.in6 CGRA0.PE_2_3.SW10X1_in2.in6
net CGRA0.PE_2_3.in6 CGRA0.PE_2_3.SW10X1_out0.in6
net CGRA0.PE_2_3.in7 CGRA0.PE_2_3.SW10X1_in0.in7
net CGRA0.PE_2_3.in7 CGRA0.PE_2_3.SW10X1_in1.in7
net CGRA0.PE_2_3.in7 CGRA0.PE_2_3.SW10X1_in2.in7
net CGRA0.PE_2_3.in7 CGRA0.PE_2_3.SW10X1_out0.in7
net CGRA0.PE_2_3.out0 CGRA0.io3.in2
net CGRA0.PE_2_3.out0 CGRA0.mem2.in3
net CGRA0.PE_2_3.out0 CGRA0.PE_2_0.in0
net CGRA0.PE_2_3.out0 CGRA0.PE_2_2.in1
net CGRA0.PE_2_3.out0 CGRA0.PE_3_3.in2
net CGRA0.PE_2_3.out0 CGRA0.PE_1_3.in3
net CGRA0.PE_2_3.ALU0 CGRA0.PE_2_3.ALU0.out0
net CGRA0.PE_2_3.ALU0.in0 CGRA0.PE_2_3.ALU0
net CGRA0.PE_2_3.ALU0.in1 CGRA0.PE_2_3.ALU0
net CGRA0.PE_2_3.ALU0.in2 CGRA0.PE_2_3.ALU0
net CGRA0.PE_2_3.ALU0.out0 CGRA0.PE_2_3.SW10X1_in0.in8
net CGRA0.PE_2_3.ALU0.out0 CGRA0.PE_2_3.SW10X1_in1.in8
net CGRA0.PE_2_3.ALU0.out0 CGRA0.PE_2_3.SW10X1_in2.in8
net CGRA0.PE_2_3.ALU0.out0 CGRA0.PE_2_3.SW10X1_out0.in8
net CGRA0.PE_2_3.CONST0 CGRA0.PE_2_3.CONST0.out0
net CGRA0.PE_2_3.CONST0.in0 CGRA0.PE_2_3.CONST0
net CGRA0.PE_2_3.CONST0.out0 CGRA0.PE_2_3.SW10X1_in0.in9
net CGRA0.PE_2_3.CONST0.out0 CGRA0.PE_2_3.SW10X1_in1.in9
net CGRA0.PE_2_3.CONST0.out0 CGRA0.PE_2_3.SW10X1_in2.in9
net CGRA0.PE_2_3.SW10X1_in0.in0 CGRA0.PE_2_3.SW10X1_in0.out0
net CGRA0.PE_2_3.SW10X1_in0.in1 CGRA0.PE_2_3.SW10X1_in0.out0
net CGRA0.PE_2_3.SW10X1_in0.in2 CGRA0.PE_2_3.SW10X1_in0.out0
net CGRA0.PE_2_3.SW10X1_in0.in3 CGRA0.PE_2_3.SW10X1_in0.out0
net CGRA0.PE_2_3.SW10X1_in0.in4 CGRA0.PE_2_3.SW10X1_in0.out0
net CGRA0.PE_2_3.SW10X1_in0.in5 CGRA0.PE_2_3.SW10X1_in0.out0
net CGRA0.PE_2_3.SW10X1_in0.in6 CGRA0.PE_2_3.SW10X1_in0.out0
net CGRA0.PE_2_3.SW10X1_in0.in7 CGRA0.PE_2_3.SW10X1_in0.out0
net CGRA0.PE_2_3.SW10X1_in0.in8 CGRA0.PE_2_3.SW10X1_in0.out0
net CGRA0.PE_2_3.SW10X1_in0.in9 CGRA0.PE_2_3.SW10X1_in0.out0
net CGRA0.PE_2_3.SW10X1_in0.out0 CGRA0.PE_2_3.ALU0.in0
net CGRA0.PE_2_3.SW10X1_in1.in0 CGRA0.PE_2_3.SW10X1_in1.out0
net CGRA0.PE_2_3.SW10X1_in1.in1 CGRA0.PE_2_3.SW10X1_in1.out0
net CGRA0.PE_2_3.SW10X1_in1.in2 CGRA0.PE_2_3.SW10X1_in1.out0
net CGRA0.PE_2_3.SW10X1_in1.in3 CGRA0.PE_2_3.SW10X1_in1.out0
net CGRA0.PE_2_3.SW10X1_in1.in4 CGRA0.PE_2_3.SW10X1_in1.out0
net CGRA0.PE_2_3.SW10X1_in1.in5 CGRA0.PE_2_3.SW10X1_in1.out0
net CGRA0.PE_2_3.SW10X1_in1.in6 CGRA0.PE_2_3.SW10X1_in1.out0
net CGRA0.PE_2_3.SW10X1_in1.in7 CGRA0.PE_2_3.SW10X1_in1.out0
net CGRA0.PE_2_3.SW10X1_in1.in8 CGRA0.PE_2_3.SW10X1_in1.out0
net CGRA0.PE_2_3.SW10X1_in1.in9 CGRA0.PE_2_3.SW10X1_in1.out0
net CGRA0.PE_2_3.SW10X1_in1.out0 CGRA0.PE_2_3.ALU0.in1
net CGRA0.PE_2_3.SW10X1_in2.in0 CGRA0.PE_2_3.SW10X1_in2.out0
net CGRA0.PE_2_3.SW10X1_in2.in1 CGRA0.PE_2_3.SW10X1_in2.out0
net CGRA0.PE_2_3.SW10X1_in2.in2 CGRA0.PE_2_3.SW10X1_in2.out0
net CGRA0.PE_2_3.SW10X1_in2.in3 CGRA0.PE_2_3.SW10X1_in2.out0
net CGRA0.PE_2_3.SW10X1_in2.in4 CGRA0.PE_2_3.SW10X1_in2.out0
net CGRA0.PE_2_3.SW10X1_in2.in5 CGRA0.PE_2_3.SW10X1_in2.out0
net CGRA0.PE_2_3.SW10X1_in2.in6 CGRA0.PE_2_3.SW10X1_in2.out0
net CGRA0.PE_2_3.SW10X1_in2.in7 CGRA0.PE_2_3.SW10X1_in2.out0
net CGRA0.PE_2_3.SW10X1_in2.in8 CGRA0.PE_2_3.SW10X1_in2.out0
net CGRA0.PE_2_3.SW10X1_in2.in9 CGRA0.PE_2_3.SW10X1_in2.out0
net CGRA0.PE_2_3.SW10X1_in2.out0 CGRA0.PE_2_3.ALU0.in2
net CGRA0.PE_2_3.SW10X1_out0.in0 CGRA0.PE_2_3.SW10X1_out0.out0
net CGRA0.PE_2_3.SW10X1_out0.in1 CGRA0.PE_2_3.SW10X1_out0.out0
net CGRA0.PE_2_3.SW10X1_out0.in2 CGRA0.PE_2_3.SW10X1_out0.out0
net CGRA0.PE_2_3.SW10X1_out0.in3 CGRA0.PE_2_3.SW10X1_out0.out0
net CGRA0.PE_2_3.SW10X1_out0.in4 CGRA0.PE_2_3.SW10X1_out0.out0
net CGRA0.PE_2_3.SW10X1_out0.in5 CGRA0.PE_2_3.SW10X1_out0.out0
net CGRA0.PE_2_3.SW10X1_out0.in6 CGRA0.PE_2_3.SW10X1_out0.out0
net CGRA0.PE_2_3.SW10X1_out0.in7 CGRA0.PE_2_3.SW10X1_out0.out0
net CGRA0.PE_2_3.SW10X1_out0.in8 CGRA0.PE_2_3.SW10X1_out0.out0
net CGRA0.PE_2_3.SW10X1_out0.in9 CGRA0.PE_2_3.SW10X1_out0.out0
net CGRA0.PE_2_3.SW10X1_out0.out0 CGRA0.PE_2_3.out0
net CGRA0.PE_3_0.in0 CGRA0.PE_3_0.SW10X1_in0.in0
net CGRA0.PE_3_0.in0 CGRA0.PE_3_0.SW10X1_in1.in0
net CGRA0.PE_3_0.in0 CGRA0.PE_3_0.SW10X1_in2.in0
net CGRA0.PE_3_0.in0 CGRA0.PE_3_0.SW10X1_out0.in0
net CGRA0.PE_3_0.in1 CGRA0.PE_3_0.SW10X1_in0.in1
net CGRA0.PE_3_0.in1 CGRA0.PE_3_0.SW10X1_in1.in1
net CGRA0.PE_3_0.in1 CGRA0.PE_3_0.SW10X1_in2.in1
net CGRA0.PE_3_0.in1 CGRA0.PE_3_0.SW10X1_out0.in1
net CGRA0.PE_3_0.in2 CGRA0.PE_3_0.SW10X1_in0.in2
net CGRA0.PE_3_0.in2 CGRA0.PE_3_0.SW10X1_in1.in2
net CGRA0.PE_3_0.in2 CGRA0.PE_3_0.SW10X1_in2.in2
net CGRA0.PE_3_0.in2 CGRA0.PE_3_0.SW10X1_out0.in2
net CGRA0.PE_3_0.in3 CGRA0.PE_3_0.SW10X1_in0.in3
net CGRA0.PE_3_0.in3 CGRA0.PE_3_0.SW10X1_in1.in3
net CGRA0.PE_3_0.in3 CGRA0.PE_3_0.SW10X1_in2.in3
net CGRA0.PE_3_0.in3 CGRA0.PE_3_0.SW10X1_out0.in3
net CGRA0.PE_3_0.in4 CGRA0.PE_3_0.SW10X1_in0.in4
net CGRA0.PE_3_0.in4 CGRA0.PE_3_0.SW10X1_in1.in4
net CGRA0.PE_3_0.in4 CGRA0.PE_3_0.SW10X1_in2.in4
net CGRA0.PE_3_0.in4 CGRA0.PE_3_0.SW10X1_out0.in4
net CGRA0.PE_3_0.in5 CGRA0.PE_3_0.SW10X1_in0.in5
net CGRA0.PE_3_0.in5 CGRA0.PE_3_0.SW10X1_in1.in5
net CGRA0.PE_3_0.in5 CGRA0.PE_3_0.SW10X1_in2.in5
net CGRA0.PE_3_0.in5 CGRA0.PE_3_0.SW10X1_out0.in5
net CGRA0.PE_3_0.in6 CGRA0.PE_3_0.SW10X1_in0.in6
net CGRA0.PE_3_0.in6 CGRA0.PE_3_0.SW10X1_in1.in6
net CGRA0.PE_3_0.in6 CGRA0.PE_3_0.SW10X1_in2.in6
net CGRA0.PE_3_0.in6 CGRA0.PE_3_0.SW10X1_out0.in6
net CGRA0.PE_3_0.in7 CGRA0.PE_3_0.SW10X1_in0.in7
net CGRA0.PE_3_0.in7 CGRA0.PE_3_0.SW10X1_in1.in7
net CGRA0.PE_3_0.in7 CGRA0.PE_3_0.SW10X1_in2.in7
net CGRA0.PE_3_0.in7 CGRA0.PE_3_0.SW10X1_out0.in7
net CGRA0.PE_3_0.out0 CGRA0.io0.in3
net CGRA0.PE_3_0.out0 CGRA0.mem3.in0
net CGRA0.PE_3_0.out0 CGRA0.PE_3_1.in0
net CGRA0.PE_3_0.out0 CGRA0.PE_3_3.in1
net CGRA0.PE_3_0.out0 CGRA0.PE_0_0.in2
net CGRA0.PE_3_0.out0 CGRA0.PE_2_0.in3
net CGRA0.PE_3_0.ALU0 CGRA0.PE_3_0.ALU0.out0
net CGRA0.PE_3_0.ALU0.in0 CGRA0.PE_3_0.ALU0
net CGRA0.PE_3_0.ALU0.in1 CGRA0.PE_3_0.ALU0
net CGRA0.PE_3_0.ALU0.in2 CGRA0.PE_3_0.ALU0
net CGRA0.PE_3_0.ALU0.out0 CGRA0.PE_3_0.SW10X1_in0.in8
net CGRA0.PE_3_0.ALU0.out0 CGRA0.PE_3_0.SW10X1_in1.in8
net CGRA0.PE_3_0.ALU0.out0 CGRA0.PE_3_0.SW10X1_in2.in8
net CGRA0.PE_3_0.ALU0.out0 CGRA0.PE_3_0.SW10X1_out0.in8
net CGRA0.PE_3_0.CONST0 CGRA0.PE_3_0.CONST0.out0
net CGRA0.PE_3_0.CONST0.in0 CGRA0.PE_3_0.CONST0
net CGRA0.PE_3_0.CONST0.out0 CGRA0.PE_3_0.SW10X1_in0.in9
net CGRA0.PE_3_0.CONST0.out0 CGRA0.PE_3_0.SW10X1_in1.in9
net CGRA0.PE_3_0.CONST0.out0 CGRA0.PE_3_0.SW10X1_in2.in9
net CGRA0.PE_3_0.SW10X1_in0.in0 CGRA0.PE_3_0.SW10X1_in0.out0
net CGRA0.PE_3_0.SW10X1_in0.in1 CGRA0.PE_3_0.SW10X1_in0.out0
net CGRA0.PE_3_0.SW10X1_in0.in2 CGRA0.PE_3_0.SW10X1_in0.out0
net CGRA0.PE_3_0.SW10X1_in0.in3 CGRA0.PE_3_0.SW10X1_in0.out0
net CGRA0.PE_3_0.SW10X1_in0.in4 CGRA0.PE_3_0.SW10X1_in0.out0
net CGRA0.PE_3_0.SW10X1_in0.in5 CGRA0.PE_3_0.SW10X1_in0.out0
net CGRA0.PE_3_0.SW10X1_in0.in6 CGRA0.PE_3_0.SW10X1_in0.out0
net CGRA0.PE_3_0.SW10X1_in0.in7 CGRA0.PE_3_0.SW10X1_in0.out0
net CGRA0.PE_3_0.SW10X1_in0.in8 CGRA0.PE_3_0.SW10X1_in0.out0
net CGRA0.PE_3_0.SW10X1_in0.in9 CGRA0.PE_3_0.SW10X1_in0.out0
net CGRA0.PE_3_0.SW10X1_in0.out0 CGRA0.PE_3_0.ALU0.in0
net CGRA0.PE_3_0.SW10X1_in1.in0 CGRA0.PE_3_0.SW10X1_in1.out0
net CGRA0.PE_3_0.SW10X1_in1.in1 CGRA0.PE_3_0.SW10X1_in1.out0
net CGRA0.PE_3_0.SW10X1_in1.in2 CGRA0.PE_3_0.SW10X1_in1.out0
net CGRA0.PE_3_0.SW10X1_in1.in3 CGRA0.PE_3_0.SW10X1_in1.out0
net CGRA0.PE_3_0.SW10X1_in1.in4 CGRA0.PE_3_0.SW10X1_in1.out0
net CGRA0.PE_3_0.SW10X1_in1.in5 CGRA0.PE_3_0.SW10X1_in1.out0
net CGRA0.PE_3_0.SW10X1_in1.in6 CGRA0.PE_3_0.SW10X1_in1.out0
net CGRA0.PE_3_0.SW10X1_in1.in7 CGRA0.PE_3_0.SW10X1_in1.out0
net CGRA0.PE_3_0.SW10X1_in1.in8 CGRA0.PE_3_0.SW10X1_in1.out0
net CGRA0.PE_3_0.SW10X1_in1.in9 CGRA0.PE_3_0.SW10X1_in1.out0
net CGRA0.PE_3_0.SW10X1_in1.out0 CGRA0.PE_3_0.ALU0.in1
net CGRA0.PE_3_0.SW10X1_in2.in0 CGRA0.PE_3_0.SW10X1_in2.out0
net CGRA0.PE_3_0.SW10X1_in2.in1 CGRA0.PE_3_0.SW10X1_in2.out0
net CGRA0.PE_3_0.SW10X1_in2.in2 CGRA0.PE_3_0.SW10X1_in2.out0
net CGRA0.PE_3_0.SW10X1_in2.in3 CGRA0.PE_3_0.SW10X1_in2.out0
net CGRA0.PE_3_0.SW10X1_in2.in4 CGRA0.PE_3_0.SW10X1_in2.out0
net CGRA0.PE_3_0.SW10X1_in2.in5 CGRA0.PE_3_0.SW10X1_in2.out0
net CGRA0.PE_3_0.SW10X1_in2.in6 CGRA0.PE_3_0.SW10X1_in2.out0
net CGRA0.PE_3_0.SW10X1_in2.in7 CGRA0.PE_3_0.SW10X1_in2.out0
net CGRA0.PE_3_0.SW10X1_in2.in8 CGRA0.PE_3_0.SW10X1_in2.out0
net CGRA0.PE_3_0.SW10X1_in2.in9 CGRA0.PE_3_0.SW10X1_in2.out0
net CGRA0.PE_3_0.SW10X1_in2.out0 CGRA0.PE_3_0.ALU0.in2
net CGRA0.PE_3_0.SW10X1_out0.in0 CGRA0.PE_3_0.SW10X1_out0.out0
net CGRA0.PE_3_0.SW10X1_out0.in1 CGRA0.PE_3_0.SW10X1_out0.out0
net CGRA0.PE_3_0.SW10X1_out0.in2 CGRA0.PE_3_0.SW10X1_out0.out0
net CGRA0.PE_3_0.SW10X1_out0.in3 CGRA0.PE_3_0.SW10X1_out0.out0
net CGRA0.PE_3_0.SW10X1_out0.in4 CGRA0.PE_3_0.SW10X1_out0.out0
net CGRA0.PE_3_0.SW10X1_out0.in5 CGRA0.PE_3_0.SW10X1_out0.out0
net CGRA0.PE_3_0.SW10X1_out0.in6 CGRA0.PE_3_0.SW10X1_out0.out0
net CGRA0.PE_3_0.SW10X1_out0.in7 CGRA0.PE_3_0.SW10X1_out0.out0
net CGRA0.PE_3_0.SW10X1_out0.in8 CGRA0.PE_3_0.SW10X1_out0.out0
net CGRA0.PE_3_0.SW10X1_out0.in9 CGRA0.PE_3_0.SW10X1_out0.out0
net CGRA0.PE_3_0.SW10X1_out0.out0 CGRA0.PE_3_0.out0
net CGRA0.PE_3_1.in0 CGRA0.PE_3_1.SW10X1_in0.in0
net CGRA0.PE_3_1.in0 CGRA0.PE_3_1.SW10X1_in1.in0
net CGRA0.PE_3_1.in0 CGRA0.PE_3_1.SW10X1_in2.in0
net CGRA0.PE_3_1.in0 CGRA0.PE_3_1.SW10X1_out0.in0
net CGRA0.PE_3_1.in1 CGRA0.PE_3_1.SW10X1_in0.in1
net CGRA0.PE_3_1.in1 CGRA0.PE_3_1.SW10X1_in1.in1
net CGRA0.PE_3_1.in1 CGRA0.PE_3_1.SW10X1_in2.in1
net CGRA0.PE_3_1.in1 CGRA0.PE_3_1.SW10X1_out0.in1
net CGRA0.PE_3_1.in2 CGRA0.PE_3_1.SW10X1_in0.in2
net CGRA0.PE_3_1.in2 CGRA0.PE_3_1.SW10X1_in1.in2
net CGRA0.PE_3_1.in2 CGRA0.PE_3_1.SW10X1_in2.in2
net CGRA0.PE_3_1.in2 CGRA0.PE_3_1.SW10X1_out0.in2
net CGRA0.PE_3_1.in3 CGRA0.PE_3_1.SW10X1_in0.in3
net CGRA0.PE_3_1.in3 CGRA0.PE_3_1.SW10X1_in1.in3
net CGRA0.PE_3_1.in3 CGRA0.PE_3_1.SW10X1_in2.in3
net CGRA0.PE_3_1.in3 CGRA0.PE_3_1.SW10X1_out0.in3
net CGRA0.PE_3_1.in4 CGRA0.PE_3_1.SW10X1_in0.in4
net CGRA0.PE_3_1.in4 CGRA0.PE_3_1.SW10X1_in1.in4
net CGRA0.PE_3_1.in4 CGRA0.PE_3_1.SW10X1_in2.in4
net CGRA0.PE_3_1.in4 CGRA0.PE_3_1.SW10X1_out0.in4
net CGRA0.PE_3_1.in5 CGRA0.PE_3_1.SW10X1_in0.in5
net CGRA0.PE_3_1.in5 CGRA0.PE_3_1.SW10X1_in1.in5
net CGRA0.PE_3_1.in5 CGRA0.PE_3_1.SW10X1_in2.in5
net CGRA0.PE_3_1.in5 CGRA0.PE_3_1.SW10X1_out0.in5
net CGRA0.PE_3_1.in6 CGRA0.PE_3_1.SW10X1_in0.in6
net CGRA0.PE_3_1.in6 CGRA0.PE_3_1.SW10X1_in1.in6
net CGRA0.PE_3_1.in6 CGRA0.PE_3_1.SW10X1_in2.in6
net CGRA0.PE_3_1.in6 CGRA0.PE_3_1.SW10X1_out0.in6
net CGRA0.PE_3_1.in7 CGRA0.PE_3_1.SW10X1_in0.in7
net CGRA0.PE_3_1.in7 CGRA0.PE_3_1.SW10X1_in1.in7
net CGRA0.PE_3_1.in7 CGRA0.PE_3_1.SW10X1_in2.in7
net CGRA0.PE_3_1.in7 CGRA0.PE_3_1.SW10X1_out0.in7
net CGRA0.PE_3_1.out0 CGRA0.io1.in3
net CGRA0.PE_3_1.out0 CGRA0.mem3.in1
net CGRA0.PE_3_1.out0 CGRA0.PE_3_2.in0
net CGRA0.PE_3_1.out0 CGRA0.PE_3_0.in1
net CGRA0.PE_3_1.out0 CGRA0.PE_0_1.in2
net CGRA0.PE_3_1.out0 CGRA0.PE_2_1.in3
net CGRA0.PE_3_1.ALU0 CGRA0.PE_3_1.ALU0.out0
net CGRA0.PE_3_1.ALU0.in0 CGRA0.PE_3_1.ALU0
net CGRA0.PE_3_1.ALU0.in1 CGRA0.PE_3_1.ALU0
net CGRA0.PE_3_1.ALU0.in2 CGRA0.PE_3_1.ALU0
net CGRA0.PE_3_1.ALU0.out0 CGRA0.PE_3_1.SW10X1_in0.in8
net CGRA0.PE_3_1.ALU0.out0 CGRA0.PE_3_1.SW10X1_in1.in8
net CGRA0.PE_3_1.ALU0.out0 CGRA0.PE_3_1.SW10X1_in2.in8
net CGRA0.PE_3_1.ALU0.out0 CGRA0.PE_3_1.SW10X1_out0.in8
net CGRA0.PE_3_1.CONST0 CGRA0.PE_3_1.CONST0.out0
net CGRA0.PE_3_1.CONST0.in0 CGRA0.PE_3_1.CONST0
net CGRA0.PE_3_1.CONST0.out0 CGRA0.PE_3_1.SW10X1_in0.in9
net CGRA0.PE_3_1.CONST0.out0 CGRA0.PE_3_1.SW10X1_in1.in9
net CGRA0.PE_3_1.CONST0.out0 CGRA0.PE_3_1.SW10X1_in2.in9
net CGRA0.PE_3_1.SW10X1_in0.in0 CGRA0.PE_3_1.SW10X1_in0.out0
net CGRA0.PE_3_1.SW10X1_in0.in1 CGRA0.PE_3_1.SW10X1_in0.out0
net CGRA0.PE_3_1.SW10X1_in0.in2 CGRA0.PE_3_1.SW10X1_in0.out0
net CGRA0.PE_3_1.SW10X1_in0.in3 CGRA0.PE_3_1.SW10X1_in0.out0
net CGRA0.PE_3_1.SW10X1_in0.in4 CGRA0.PE_3_1.SW10X1_in0.out0
net CGRA0.PE_3_1.SW10X1_in0.in5 CGRA0.PE_3_1.SW10X1_in0.out0
net CGRA0.PE_3_1.SW10X1_in0.in6 CGRA0.PE_3_1.SW10X1_in0.out0
net CGRA0.PE_3_1.SW10X1_in0.in7 CGRA0.PE_3_1.SW10X1_in0.out0
net CGRA0.PE_3_1.SW10X1_in0.in8 CGRA0.PE_3_1.SW10X1_in0.out0
net CGRA0.PE_3_1.SW10X1_in0.in9 CGRA0.PE_3_1.SW10X1_in0.out0
net CGRA0.PE_3_1.SW10X1_in0.out0 CGRA0.PE_3_1.ALU0.in0
net CGRA0.PE_3_1.SW10X1_in1.in0 CGRA0.PE_3_1.SW10X1_in1.out0
net CGRA0.PE_3_1.SW10X1_in1.in1 CGRA0.PE_3_1.SW10X1_in1.out0
net CGRA0.PE_3_1.SW10X1_in1.in2 CGRA0.PE_3_1.SW10X1_in1.out0
net CGRA0.PE_3_1.SW10X1_in1.in3 CGRA0.PE_3_1.SW10X1_in1.out0
net CGRA0.PE_3_1.SW10X1_in1.in4 CGRA0.PE_3_1.SW10X1_in1.out0
net CGRA0.PE_3_1.SW10X1_in1.in5 CGRA0.PE_3_1.SW10X1_in1.out0
net CGRA0.PE_3_1.SW10X1_in1.in6 CGRA0.PE_3_1.SW10X1_in1.out0
net CGRA0.PE_3_1.SW10X1_in1.in7 CGRA0.PE_3_1.SW10X1_in1.out0
net CGRA0.PE_3_1.SW10X1_in1.in8 CGRA0.PE_3_1.SW10X1_in1.out0
net CGRA0.PE_3_1.SW10X1_in1.in9 CGRA0.PE_3_1.SW10X1_in1.out0
net CGRA0.PE_3_1.SW10X1_in1.out0 CGRA0.PE_3_1.ALU0.in1
net CGRA0.PE_3_1.SW10X1_in2.in0 CGRA0.PE_3_1.SW10X1_in2.out0
net CGRA0.PE_3_1.SW10X1_in2.in1 CGRA0.PE_3_1.SW10X1_in2.out0
net CGRA0.PE_3_1.SW10X1_in2.in2 CGRA0.PE_3_1.SW10X1_in2.out0
net CGRA0.PE_3_1.SW10X1_in2.in3 CGRA0.PE_3_1.SW10X1_in2.out0
net CGRA0.PE_3_1.SW10X1_in2.in4 CGRA0.PE_3_1.SW10X1_in2.out0
net CGRA0.PE_3_1.SW10X1_in2.in5 CGRA0.PE_3_1.SW10X1_in2.out0
net CGRA0.PE_3_1.SW10X1_in2.in6 CGRA0.PE_3_1.SW10X1_in2.out0
net CGRA0.PE_3_1.SW10X1_in2.in7 CGRA0.PE_3_1.SW10X1_in2.out0
net CGRA0.PE_3_1.SW10X1_in2.in8 CGRA0.PE_3_1.SW10X1_in2.out0
net CGRA0.PE_3_1.SW10X1_in2.in9 CGRA0.PE_3_1.SW10X1_in2.out0
net CGRA0.PE_3_1.SW10X1_in2.out0 CGRA0.PE_3_1.ALU0.in2
net CGRA0.PE_3_1.SW10X1_out0.in0 CGRA0.PE_3_1.SW10X1_out0.out0
net CGRA0.PE_3_1.SW10X1_out0.in1 CGRA0.PE_3_1.SW10X1_out0.out0
net CGRA0.PE_3_1.SW10X1_out0.in2 CGRA0.PE_3_1.SW10X1_out0.out0
net CGRA0.PE_3_1.SW10X1_out0.in3 CGRA0.PE_3_1.SW10X1_out0.out0
net CGRA0.PE_3_1.SW10X1_out0.in4 CGRA0.PE_3_1.SW10X1_out0.out0
net CGRA0.PE_3_1.SW10X1_out0.in5 CGRA0.PE_3_1.SW10X1_out0.out0
net CGRA0.PE_3_1.SW10X1_out0.in6 CGRA0.PE_3_1.SW10X1_out0.out0
net CGRA0.PE_3_1.SW10X1_out0.in7 CGRA0.PE_3_1.SW10X1_out0.out0
net CGRA0.PE_3_1.SW10X1_out0.in8 CGRA0.PE_3_1.SW10X1_out0.out0
net CGRA0.PE_3_1.SW10X1_out0.in9 CGRA0.PE_3_1.SW10X1_out0.out0
net CGRA0.PE_3_1.SW10X1_out0.out0 CGRA0.PE_3_1.out0
net CGRA0.PE_3_2.in0 CGRA0.PE_3_2.SW10X1_in0.in0
net CGRA0.PE_3_2.in0 CGRA0.PE_3_2.SW10X1_in1.in0
net CGRA0.PE_3_2.in0 CGRA0.PE_3_2.SW10X1_in2.in0
net CGRA0.PE_3_2.in0 CGRA0.PE_3_2.SW10X1_out0.in0
net CGRA0.PE_3_2.in1 CGRA0.PE_3_2.SW10X1_in0.in1
net CGRA0.PE_3_2.in1 CGRA0.PE_3_2.SW10X1_in1.in1
net CGRA0.PE_3_2.in1 CGRA0.PE_3_2.SW10X1_in2.in1
net CGRA0.PE_3_2.in1 CGRA0.PE_3_2.SW10X1_out0.in1
net CGRA0.PE_3_2.in2 CGRA0.PE_3_2.SW10X1_in0.in2
net CGRA0.PE_3_2.in2 CGRA0.PE_3_2.SW10X1_in1.in2
net CGRA0.PE_3_2.in2 CGRA0.PE_3_2.SW10X1_in2.in2
net CGRA0.PE_3_2.in2 CGRA0.PE_3_2.SW10X1_out0.in2
net CGRA0.PE_3_2.in3 CGRA0.PE_3_2.SW10X1_in0.in3
net CGRA0.PE_3_2.in3 CGRA0.PE_3_2.SW10X1_in1.in3
net CGRA0.PE_3_2.in3 CGRA0.PE_3_2.SW10X1_in2.in3
net CGRA0.PE_3_2.in3 CGRA0.PE_3_2.SW10X1_out0.in3
net CGRA0.PE_3_2.in4 CGRA0.PE_3_2.SW10X1_in0.in4
net CGRA0.PE_3_2.in4 CGRA0.PE_3_2.SW10X1_in1.in4
net CGRA0.PE_3_2.in4 CGRA0.PE_3_2.SW10X1_in2.in4
net CGRA0.PE_3_2.in4 CGRA0.PE_3_2.SW10X1_out0.in4
net CGRA0.PE_3_2.in5 CGRA0.PE_3_2.SW10X1_in0.in5
net CGRA0.PE_3_2.in5 CGRA0.PE_3_2.SW10X1_in1.in5
net CGRA0.PE_3_2.in5 CGRA0.PE_3_2.SW10X1_in2.in5
net CGRA0.PE_3_2.in5 CGRA0.PE_3_2.SW10X1_out0.in5
net CGRA0.PE_3_2.in6 CGRA0.PE_3_2.SW10X1_in0.in6
net CGRA0.PE_3_2.in6 CGRA0.PE_3_2.SW10X1_in1.in6
net CGRA0.PE_3_2.in6 CGRA0.PE_3_2.SW10X1_in2.in6
net CGRA0.PE_3_2.in6 CGRA0.PE_3_2.SW10X1_out0.in6
net CGRA0.PE_3_2.in7 CGRA0.PE_3_2.SW10X1_in0.in7
net CGRA0.PE_3_2.in7 CGRA0.PE_3_2.SW10X1_in1.in7
net CGRA0.PE_3_2.in7 CGRA0.PE_3_2.SW10X1_in2.in7
net CGRA0.PE_3_2.in7 CGRA0.PE_3_2.SW10X1_out0.in7
net CGRA0.PE_3_2.out0 CGRA0.io2.in3
net CGRA0.PE_3_2.out0 CGRA0.mem3.in2
net CGRA0.PE_3_2.out0 CGRA0.PE_3_3.in0
net CGRA0.PE_3_2.out0 CGRA0.PE_3_1.in1
net CGRA0.PE_3_2.out0 CGRA0.PE_0_2.in2
net CGRA0.PE_3_2.out0 CGRA0.PE_2_2.in3
net CGRA0.PE_3_2.ALU0 CGRA0.PE_3_2.ALU0.out0
net CGRA0.PE_3_2.ALU0.in0 CGRA0.PE_3_2.ALU0
net CGRA0.PE_3_2.ALU0.in1 CGRA0.PE_3_2.ALU0
net CGRA0.PE_3_2.ALU0.in2 CGRA0.PE_3_2.ALU0
net CGRA0.PE_3_2.ALU0.out0 CGRA0.PE_3_2.SW10X1_in0.in8
net CGRA0.PE_3_2.ALU0.out0 CGRA0.PE_3_2.SW10X1_in1.in8
net CGRA0.PE_3_2.ALU0.out0 CGRA0.PE_3_2.SW10X1_in2.in8
net CGRA0.PE_3_2.ALU0.out0 CGRA0.PE_3_2.SW10X1_out0.in8
net CGRA0.PE_3_2.CONST0 CGRA0.PE_3_2.CONST0.out0
net CGRA0.PE_3_2.CONST0.in0 CGRA0.PE_3_2.CONST0
net CGRA0.PE_3_2.CONST0.out0 CGRA0.PE_3_2.SW10X1_in0.in9
net CGRA0.PE_3_2.CONST0.out0 CGRA0.PE_3_2.SW10X1_in1.in9
net CGRA0.PE_3_2.CONST0.out0 CGRA0.PE_3_2.SW10X1_in2.in9
net CGRA0.PE_3_2.SW10X1_in0.in0 CGRA0.PE_3_2.SW10X1_in0.out0
net CGRA0.PE_3_2.SW10X1_in0.in1 CGRA0.PE_3_2.SW10X1_in0.out0
net CGRA0.PE_3_2.SW10X1_in0.in2 CGRA0.PE_3_2.SW10X1_in0.out0
net CGRA0.PE_3_2.SW10X1_in0.in3 CGRA0.PE_3_2.SW10X1_in0.out0
net CGRA0.PE_3_2.SW10X1_in0.in4 CGRA0.PE_3_2.SW10X1_in0.out0
net CGRA0.PE_3_2.SW10X1_in0.in5 CGRA0.PE_3_2.SW10X1_in0.out0
net CGRA0.PE_3_2.SW10X1_in0.in6 CGRA0.PE_3_2.SW10X1_in0.out0
net CGRA0.PE_3_2.SW10X1_in0.in7 CGRA0.PE_3_2.SW10X1_in0.out0
net CGRA0.PE_3_2.SW10X1_in0.in8 CGRA0.PE_3_2.SW10X1_in0.out0
net CGRA0.PE_3_2.SW10X1_in0.in9 CGRA0.PE_3_2.SW10X1_in0.out0
net CGRA0.PE_3_2.SW10X1_in0.out0 CGRA0.PE_3_2.ALU0.in0
net CGRA0.PE_3_2.SW10X1_in1.in0 CGRA0.PE_3_2.SW10X1_in1.out0
net CGRA0.PE_3_2.SW10X1_in1.in1 CGRA0.PE_3_2.SW10X1_in1.out0
net CGRA0.PE_3_2.SW10X1_in1.in2 CGRA0.PE_3_2.SW10X1_in1.out0
net CGRA0.PE_3_2.SW10X1_in1.in3 CGRA0.PE_3_2.SW10X1_in1.out0
net CGRA0.PE_3_2.SW10X1_in1.in4 CGRA0.PE_3_2.SW10X1_in1.out0
net CGRA0.PE_3_2.SW10X1_in1.in5 CGRA0.PE_3_2.SW10X1_in1.out0
net CGRA0.PE_3_2.SW10X1_in1.in6 CGRA0.PE_3_2.SW10X1_in1.out0
net CGRA0.PE_3_2.SW10X1_in1.in7 CGRA0.PE_3_2.SW10X1_in1.out0
net CGRA0.PE_3_2.SW10X1_in1.in8 CGRA0.PE_3_2.SW10X1_in1.out0
net CGRA0.PE_3_2.SW10X1_in1.in9 CGRA0.PE_3_2.SW10X1_in1.out0
net CGRA0.PE_3_2.SW10X1_in1.out0 CGRA0.PE_3_2.ALU0.in1
net CGRA0.PE_3_2.SW10X1_in2.in0 CGRA0.PE_3_2.SW10X1_in2.out0
net CGRA0.PE_3_2.SW10X1_in2.in1 CGRA0.PE_3_2.SW10X1_in2.out0
net CGRA0.PE_3_2.SW10X1_in2.in2 CGRA0.PE_3_2.SW10X1_in2.out0
net CGRA0.PE_3_2.SW10X1_in2.in3 CGRA0.PE_3_2.SW10X1_in2.out0
net CGRA0.PE_3_2.SW10X1_in2.in4 CGRA0.PE_3_2.SW10X1_in2.out0
net CGRA0.PE_3_2.SW10X1_in2.in5 CGRA0.PE_3_2.SW10X1_in2.out0
net CGRA0.PE_3_2.SW10X1_in2.in6 CGRA0.PE_3_2.SW10X1_in2.out0
net CGRA0.PE_3_2.SW10X1_in2.in7 CGRA0.PE_3_2.SW10X1_in2.out0
net CGRA0.PE_3_2.SW10X1_in2.in8 CGRA0.PE_3_2.SW10X1_in2.out0
net CGRA0.PE_3_2.SW10X1_in2.in9 CGRA0.PE_3_2.SW10X1_in2.out0
net CGRA0.PE_3_2.SW10X1_in2.out0 CGRA0.PE_3_2.ALU0.in2
net CGRA0.PE_3_2.SW10X1_out0.in0 CGRA0.PE_3_2.SW10X1_out0.out0
net CGRA0.PE_3_2.SW10X1_out0.in1 CGRA0.PE_3_2.SW10X1_out0.out0
net CGRA0.PE_3_2.SW10X1_out0.in2 CGRA0.PE_3_2.SW10X1_out0.out0
net CGRA0.PE_3_2.SW10X1_out0.in3 CGRA0.PE_3_2.SW10X1_out0.out0
net CGRA0.PE_3_2.SW10X1_out0.in4 CGRA0.PE_3_2.SW10X1_out0.out0
net CGRA0.PE_3_2.SW10X1_out0.in5 CGRA0.PE_3_2.SW10X1_out0.out0
net CGRA0.PE_3_2.SW10X1_out0.in6 CGRA0.PE_3_2.SW10X1_out0.out0
net CGRA0.PE_3_2.SW10X1_out0.in7 CGRA0.PE_3_2.SW10X1_out0.out0
net CGRA0.PE_3_2.SW10X1_out0.in8 CGRA0.PE_3_2.SW10X1_out0.out0
net CGRA0.PE_3_2.SW10X1_out0.in9 CGRA0.PE_3_2.SW10X1_out0.out0
net CGRA0.PE_3_2.SW10X1_out0.out0 CGRA0.PE_3_2.out0
net CGRA0.PE_3_3.in0 CGRA0.PE_3_3.SW10X1_in0.in0
net CGRA0.PE_3_3.in0 CGRA0.PE_3_3.SW10X1_in1.in0
net CGRA0.PE_3_3.in0 CGRA0.PE_3_3.SW10X1_in2.in0
net CGRA0.PE_3_3.in0 CGRA0.PE_3_3.SW10X1_out0.in0
net CGRA0.PE_3_3.in1 CGRA0.PE_3_3.SW10X1_in0.in1
net CGRA0.PE_3_3.in1 CGRA0.PE_3_3.SW10X1_in1.in1
net CGRA0.PE_3_3.in1 CGRA0.PE_3_3.SW10X1_in2.in1
net CGRA0.PE_3_3.in1 CGRA0.PE_3_3.SW10X1_out0.in1
net CGRA0.PE_3_3.in2 CGRA0.PE_3_3.SW10X1_in0.in2
net CGRA0.PE_3_3.in2 CGRA0.PE_3_3.SW10X1_in1.in2
net CGRA0.PE_3_3.in2 CGRA0.PE_3_3.SW10X1_in2.in2
net CGRA0.PE_3_3.in2 CGRA0.PE_3_3.SW10X1_out0.in2
net CGRA0.PE_3_3.in3 CGRA0.PE_3_3.SW10X1_in0.in3
net CGRA0.PE_3_3.in3 CGRA0.PE_3_3.SW10X1_in1.in3
net CGRA0.PE_3_3.in3 CGRA0.PE_3_3.SW10X1_in2.in3
net CGRA0.PE_3_3.in3 CGRA0.PE_3_3.SW10X1_out0.in3
net CGRA0.PE_3_3.in4 CGRA0.PE_3_3.SW10X1_in0.in4
net CGRA0.PE_3_3.in4 CGRA0.PE_3_3.SW10X1_in1.in4
net CGRA0.PE_3_3.in4 CGRA0.PE_3_3.SW10X1_in2.in4
net CGRA0.PE_3_3.in4 CGRA0.PE_3_3.SW10X1_out0.in4
net CGRA0.PE_3_3.in5 CGRA0.PE_3_3.SW10X1_in0.in5
net CGRA0.PE_3_3.in5 CGRA0.PE_3_3.SW10X1_in1.in5
net CGRA0.PE_3_3.in5 CGRA0.PE_3_3.SW10X1_in2.in5
net CGRA0.PE_3_3.in5 CGRA0.PE_3_3.SW10X1_out0.in5
net CGRA0.PE_3_3.in6 CGRA0.PE_3_3.SW10X1_in0.in6
net CGRA0.PE_3_3.in6 CGRA0.PE_3_3.SW10X1_in1.in6
net CGRA0.PE_3_3.in6 CGRA0.PE_3_3.SW10X1_in2.in6
net CGRA0.PE_3_3.in6 CGRA0.PE_3_3.SW10X1_out0.in6
net CGRA0.PE_3_3.in7 CGRA0.PE_3_3.SW10X1_in0.in7
net CGRA0.PE_3_3.in7 CGRA0.PE_3_3.SW10X1_in1.in7
net CGRA0.PE_3_3.in7 CGRA0.PE_3_3.SW10X1_in2.in7
net CGRA0.PE_3_3.in7 CGRA0.PE_3_3.SW10X1_out0.in7
net CGRA0.PE_3_3.out0 CGRA0.io3.in3
net CGRA0.PE_3_3.out0 CGRA0.mem3.in3
net CGRA0.PE_3_3.out0 CGRA0.PE_3_0.in0
net CGRA0.PE_3_3.out0 CGRA0.PE_3_2.in1
net CGRA0.PE_3_3.out0 CGRA0.PE_0_3.in2
net CGRA0.PE_3_3.out0 CGRA0.PE_2_3.in3
net CGRA0.PE_3_3.ALU0 CGRA0.PE_3_3.ALU0.out0
net CGRA0.PE_3_3.ALU0.in0 CGRA0.PE_3_3.ALU0
net CGRA0.PE_3_3.ALU0.in1 CGRA0.PE_3_3.ALU0
net CGRA0.PE_3_3.ALU0.in2 CGRA0.PE_3_3.ALU0
net CGRA0.PE_3_3.ALU0.out0 CGRA0.PE_3_3.SW10X1_in0.in8
net CGRA0.PE_3_3.ALU0.out0 CGRA0.PE_3_3.SW10X1_in1.in8
net CGRA0.PE_3_3.ALU0.out0 CGRA0.PE_3_3.SW10X1_in2.in8
net CGRA0.PE_3_3.ALU0.out0 CGRA0.PE_3_3.SW10X1_out0.in8
net CGRA0.PE_3_3.CONST0 CGRA0.PE_3_3.CONST0.out0
net CGRA0.PE_3_3.CONST0.in0 CGRA0.PE_3_3.CONST0
net CGRA0.PE_3_3.CONST0.out0 CGRA0.PE_3_3.SW10X1_in0.in9
net CGRA0.PE_3_3.CONST0.out0 CGRA0.PE_3_3.SW10X1_in1.in9
net CGRA0.PE_3_3.CONST0.out0 CGRA0.PE_3_3.SW10X1_in2.in9
net CGRA0.PE_3_3.SW10X1_in0.in0 CGRA0.PE_3_3.SW10X1_in0.out0
net CGRA0.PE_3_3.SW10X1_in0.in1 CGRA0.PE_3_3.SW10X1_in0.out0
net CGRA0.PE_3_3.SW10X1_in0.in2 CGRA0.PE_3_3.SW10X1_in0.out0
net CGRA0.PE_3_3.SW10X1_in0.in3 CGRA0.PE_3_3.SW10X1_in0.out0
net CGRA0.PE_3_3.SW10X1_in0.in4 CGRA0.PE_3_3.SW10X1_in0.out0
net CGRA0.PE_3_3.SW10X1_in0.in5 CGRA0.PE_3_3.SW10X1_in0.out0
net CGRA0.PE_3_3.SW10X1_in0.in6 CGRA0.PE_3_3.SW10X1_in0.out0
net CGRA0.PE_3_3.SW10X1_in0.in7 CGRA0.PE_3_3.SW10X1_in0.out0
net CGRA0.PE_3_3.SW10X1_in0.in8 CGRA0.PE_3_3.SW10X1_in0.out0
net CGRA0.PE_3_3.SW10X1_in0.in9 CGRA0.PE_3_3.SW10X1_in0.out0
net CGRA0.PE_3_3.SW10X1_in0.out0 CGRA0.PE_3_3.ALU0.in0
net CGRA0.PE_3_3.SW10X1_in1.in0 CGRA0.PE_3_3.SW10X1_in1.out0
net CGRA0.PE_3_3.SW10X1_in1.in1 CGRA0.PE_3_3.SW10X1_in1.out0
net CGRA0.PE_3_3.SW10X1_in1.in2 CGRA0.PE_3_3.SW10X1_in1.out0
net CGRA0.PE_3_3.SW10X1_in1.in3 CGRA0.PE_3_3.SW10X1_in1.out0
net CGRA0.PE_3_3.SW10X1_in1.in4 CGRA0.PE_3_3.SW10X1_in1.out0
net CGRA0.PE_3_3.SW10X1_in1.in5 CGRA0.PE_3_3.SW10X1_in1.out0
net CGRA0.PE_3_3.SW10X1_in1.in6 CGRA0.PE_3_3.SW10X1_in1.out0
net CGRA0.PE_3_3.SW10X1_in1.in7 CGRA0.PE_3_3.SW10X1_in1.out0
net CGRA0.PE_3_3.SW10X1_in1.in8 CGRA0.PE_3_3.SW10X1_in1.out0
net CGRA0.PE_3_3.SW10X1_in1.in9 CGRA0.PE_3_3.SW10X1_in1.out0
net CGRA0.PE_3_3.SW10X1_in1.out0 CGRA0.PE_3_3.ALU0.in1
net CGRA0.PE_3_3.SW10X1_in2.in0 CGRA0.PE_3_3.SW10X1_in2.out0
net CGRA0.PE_3_3.SW10X1_in2.in1 CGRA0.PE_3_3.SW10X1_in2.out0
net CGRA0.PE_3_3.SW10X1_in2.in2 CGRA0.PE_3_3.SW10X1_in2.out0
net CGRA0.PE_3_3.SW10X1_in2.in3 CGRA0.PE_3_3.SW10X1_in2.out0
net CGRA0.PE_3_3.SW10X1_in2.in4 CGRA0.PE_3_3.SW10X1_in2.out0
net CGRA0.PE_3_3.SW10X1_in2.in5 CGRA0.PE_3_3.SW10X1_in2.out0
net CGRA0.PE_3_3.SW10X1_in2.in6 CGRA0.PE_3_3.SW10X1_in2.out0
net CGRA0.PE_3_3.SW10X1_in2.in7 CGRA0.PE_3_3.SW10X1_in2.out0
net CGRA0.PE_3_3.SW10X1_in2.in8 CGRA0.PE_3_3.SW10X1_in2.out0
net CGRA0.PE_3_3.SW10X1_in2.in9 CGRA0.PE_3_3.SW10X1_in2.out0
net CGRA0.PE_3_3.SW10X1_in2.out0 CGRA0.PE_3_3.ALU0.in2
net CGRA0.PE_3_3.SW10X1_out0.in0 CGRA0.PE_3_3.SW10X1_out0.out0
net CGRA0.PE_3_3.SW10X1_out0.in1 CGRA0.PE_3_3.SW10X1_out0.out0
net CGRA0.PE_3_3.SW10X1_out0.in2 CGRA0.PE_3_3.SW10X1_out0.out0
net CGRA0.PE_3_3.SW10X1_out0.in3 CGRA0.PE_3_3.SW10X1_out0.out0
net CGRA0.PE_3_3.SW10X1_out0.in4 CGRA0.PE_3_3.SW10X1_out0.out0
net CGRA0.PE_3_3.SW10X1_out0.in5 CGRA0.PE_3_3.SW10X1_out0.out0
net CGRA0.PE_3_3.SW10X1_out0.in6 CGRA0.PE_3_3.SW10X1_out0.out0
net CGRA0.PE_3_3.SW10X1_out0.in7 CGRA0.PE_3_3.SW10X1_out0.out0
net CGRA0.PE_3_3.SW10X1_out0.in8 CGRA0.PE_3_3.SW10X1_out0.out0
net CGRA0.PE_3_3.SW10X1_out0.in9 CGRA0.PE_3_3.SW10X1_out0.out0
net CGRA0.PE_3_3.SW10X1_out0.out0 CGRA0.PE_3_3.out0
net CGRA0.mem0.in0 CGRA0.mem0.SW6X1_addr.in0
net CGRA0.mem0.in0 CGRA0.mem0.SW6X1_din.in0
net CGRA0.mem0.in0 CGRA0.mem0.SW6X1_ctr.in0
net CGRA0.mem0.in1 CGRA0.mem0.SW6X1_addr.in1
net CGRA0.mem0.in1 CGRA0.mem0.SW6X1_din.in1
net CGRA0.mem0.in1 CGRA0.mem0.SW6X1_ctr.in1
net CGRA0.mem0.in2 CGRA0.mem0.SW6X1_addr.in2
net CGRA0.mem0.in2 CGRA0.mem0.SW6X1_din.in2
net CGRA0.mem0.in2 CGRA0.mem0.SW6X1_ctr.in2
net CGRA0.mem0.in3 CGRA0.mem0.SW6X1_addr.in3
net CGRA0.mem0.in3 CGRA0.mem0.SW6X1_din.in3
net CGRA0.mem0.in3 CGRA0.mem0.SW6X1_ctr.in3
net CGRA0.mem0.in4 CGRA0.mem0.SW6X1_addr.in4
net CGRA0.mem0.in4 CGRA0.mem0.SW6X1_din.in4
net CGRA0.mem0.in4 CGRA0.mem0.SW6X1_ctr.in4
net CGRA0.mem0.in5 CGRA0.mem0.SW6X1_addr.in5
net CGRA0.mem0.in5 CGRA0.mem0.SW6X1_din.in5
net CGRA0.mem0.in5 CGRA0.mem0.SW6X1_ctr.in5
net CGRA0.mem0.in5 CGRA0.mem0.SW2X1_out0.in0
net CGRA0.mem0.out0 CGRA0.PE_0_0.in5
net CGRA0.mem0.out0 CGRA0.PE_0_1.in5
net CGRA0.mem0.out0 CGRA0.PE_0_2.in5
net CGRA0.mem0.out0 CGRA0.PE_0_3.in5
net CGRA0.mem0.MEM0 CGRA0.mem0.MEM0.out0
net CGRA0.mem0.MEM0.in0 CGRA0.mem0.MEM0
net CGRA0.mem0.MEM0.in1 CGRA0.mem0.MEM0
net CGRA0.mem0.MEM0.in2 CGRA0.mem0.MEM0
net CGRA0.mem0.MEM0.out0 CGRA0.mem0.SW2X1_out0.in1
net CGRA0.mem0.SW6X1_addr.in0 CGRA0.mem0.SW6X1_addr.out0
net CGRA0.mem0.SW6X1_addr.in1 CGRA0.mem0.SW6X1_addr.out0
net CGRA0.mem0.SW6X1_addr.in2 CGRA0.mem0.SW6X1_addr.out0
net CGRA0.mem0.SW6X1_addr.in3 CGRA0.mem0.SW6X1_addr.out0
net CGRA0.mem0.SW6X1_addr.in4 CGRA0.mem0.SW6X1_addr.out0
net CGRA0.mem0.SW6X1_addr.in5 CGRA0.mem0.SW6X1_addr.out0
net CGRA0.mem0.SW6X1_addr.out0 CGRA0.mem0.MEM0.in0
net CGRA0.mem0.SW6X1_din.in0 CGRA0.mem0.SW6X1_din.out0
net CGRA0.mem0.SW6X1_din.in1 CGRA0.mem0.SW6X1_din.out0
net CGRA0.mem0.SW6X1_din.in2 CGRA0.mem0.SW6X1_din.out0
net CGRA0.mem0.SW6X1_din.in3 CGRA0.mem0.SW6X1_din.out0
net CGRA0.mem0.SW6X1_din.in4 CGRA0.mem0.SW6X1_din.out0
net CGRA0.mem0.SW6X1_din.in5 CGRA0.mem0.SW6X1_din.out0
net CGRA0.mem0.SW6X1_din.out0 CGRA0.mem0.MEM0.in1
net CGRA0.mem0.SW6X1_ctr.in0 CGRA0.mem0.SW6X1_ctr.out0
net CGRA0.mem0.SW6X1_ctr.in1 CGRA0.mem0.SW6X1_ctr.out0
net CGRA0.mem0.SW6X1_ctr.in2 CGRA0.mem0.SW6X1_ctr.out0
net CGRA0.mem0.SW6X1_ctr.in3 CGRA0.mem0.SW6X1_ctr.out0
net CGRA0.mem0.SW6X1_ctr.in4 CGRA0.mem0.SW6X1_ctr.out0
net CGRA0.mem0.SW6X1_ctr.in5 CGRA0.mem0.SW6X1_ctr.out0
net CGRA0.mem0.SW6X1_ctr.out0 CGRA0.mem0.MEM0.in2
net CGRA0.mem0.SW2X1_out0.in0 CGRA0.mem0.SW2X1_out0.out0
net CGRA0.mem0.SW2X1_out0.in1 CGRA0.mem0.SW2X1_out0.out0
net CGRA0.mem0.SW2X1_out0.out0 CGRA0.mem0.out0
net CGRA0.mem1.in0 CGRA0.mem1.SW6X1_addr.in0
net CGRA0.mem1.in0 CGRA0.mem1.SW6X1_din.in0
net CGRA0.mem1.in0 CGRA0.mem1.SW6X1_ctr.in0
net CGRA0.mem1.in1 CGRA0.mem1.SW6X1_addr.in1
net CGRA0.mem1.in1 CGRA0.mem1.SW6X1_din.in1
net CGRA0.mem1.in1 CGRA0.mem1.SW6X1_ctr.in1
net CGRA0.mem1.in2 CGRA0.mem1.SW6X1_addr.in2
net CGRA0.mem1.in2 CGRA0.mem1.SW6X1_din.in2
net CGRA0.mem1.in2 CGRA0.mem1.SW6X1_ctr.in2
net CGRA0.mem1.in3 CGRA0.mem1.SW6X1_addr.in3
net CGRA0.mem1.in3 CGRA0.mem1.SW6X1_din.in3
net CGRA0.mem1.in3 CGRA0.mem1.SW6X1_ctr.in3
net CGRA0.mem1.in4 CGRA0.mem1.SW6X1_addr.in4
net CGRA0.mem1.in4 CGRA0.mem1.SW6X1_din.in4
net CGRA0.mem1.in4 CGRA0.mem1.SW6X1_ctr.in4
net CGRA0.mem1.in5 CGRA0.mem1.SW6X1_addr.in5
net CGRA0.mem1.in5 CGRA0.mem1.SW6X1_din.in5
net CGRA0.mem1.in5 CGRA0.mem1.SW6X1_ctr.in5
net CGRA0.mem1.in5 CGRA0.mem1.SW2X1_out0.in0
net CGRA0.mem1.out0 CGRA0.PE_1_0.in5
net CGRA0.mem1.out0 CGRA0.PE_1_1.in5
net CGRA0.mem1.out0 CGRA0.PE_1_2.in5
net CGRA0.mem1.out0 CGRA0.PE_1_3.in5
net CGRA0.mem1.MEM0 CGRA0.mem1.MEM0.out0
net CGRA0.mem1.MEM0.in0 CGRA0.mem1.MEM0
net CGRA0.mem1.MEM0.in1 CGRA0.mem1.MEM0
net CGRA0.mem1.MEM0.in2 CGRA0.mem1.MEM0
net CGRA0.mem1.MEM0.out0 CGRA0.mem1.SW2X1_out0.in1
net CGRA0.mem1.SW6X1_addr.in0 CGRA0.mem1.SW6X1_addr.out0
net CGRA0.mem1.SW6X1_addr.in1 CGRA0.mem1.SW6X1_addr.out0
net CGRA0.mem1.SW6X1_addr.in2 CGRA0.mem1.SW6X1_addr.out0
net CGRA0.mem1.SW6X1_addr.in3 CGRA0.mem1.SW6X1_addr.out0
net CGRA0.mem1.SW6X1_addr.in4 CGRA0.mem1.SW6X1_addr.out0
net CGRA0.mem1.SW6X1_addr.in5 CGRA0.mem1.SW6X1_addr.out0
net CGRA0.mem1.SW6X1_addr.out0 CGRA0.mem1.MEM0.in0
net CGRA0.mem1.SW6X1_din.in0 CGRA0.mem1.SW6X1_din.out0
net CGRA0.mem1.SW6X1_din.in1 CGRA0.mem1.SW6X1_din.out0
net CGRA0.mem1.SW6X1_din.in2 CGRA0.mem1.SW6X1_din.out0
net CGRA0.mem1.SW6X1_din.in3 CGRA0.mem1.SW6X1_din.out0
net CGRA0.mem1.SW6X1_din.in4 CGRA0.mem1.SW6X1_din.out0
net CGRA0.mem1.SW6X1_din.in5 CGRA0.mem1.SW6X1_din.out0
net CGRA0.mem1.SW6X1_din.out0 CGRA0.mem1.MEM0.in1
net CGRA0.mem1.SW6X1_ctr.in0 CGRA0.mem1.SW6X1_ctr.out0
net CGRA0.mem1.SW6X1_ctr.in1 CGRA0.mem1.SW6X1_ctr.out0
net CGRA0.mem1.SW6X1_ctr.in2 CGRA0.mem1.SW6X1_ctr.out0
net CGRA0.mem1.SW6X1_ctr.in3 CGRA0.mem1.SW6X1_ctr.out0
net CGRA0.mem1.SW6X1_ctr.in4 CGRA0.mem1.SW6X1_ctr.out0
net CGRA0.mem1.SW6X1_ctr.in5 CGRA0.mem1.SW6X1_ctr.out0
net CGRA0.mem1.SW6X1_ctr.out0 CGRA0.mem1.MEM0.in2
net CGRA0.mem1.SW2X1_out0.in0 CGRA0.mem1.SW2X1_out0.out0
net CGRA0.mem1.SW2X1_out0.in1 CGRA0.mem1.SW2X1_out0.out0
net CGRA0.mem1.SW2X1_out0.out0 CGRA0.mem1.out0
net CGRA0.mem2.in0 CGRA0.mem2.SW6X1_addr.in0
net CGRA0.mem2.in0 CGRA0.mem2.SW6X1_din.in0
net CGRA0.mem2.in0 CGRA0.mem2.SW6X1_ctr.in0
net CGRA0.mem2.in1 CGRA0.mem2.SW6X1_addr.in1
net CGRA0.mem2.in1 CGRA0.mem2.SW6X1_din.in1
net CGRA0.mem2.in1 CGRA0.mem2.SW6X1_ctr.in1
net CGRA0.mem2.in2 CGRA0.mem2.SW6X1_addr.in2
net CGRA0.mem2.in2 CGRA0.mem2.SW6X1_din.in2
net CGRA0.mem2.in2 CGRA0.mem2.SW6X1_ctr.in2
net CGRA0.mem2.in3 CGRA0.mem2.SW6X1_addr.in3
net CGRA0.mem2.in3 CGRA0.mem2.SW6X1_din.in3
net CGRA0.mem2.in3 CGRA0.mem2.SW6X1_ctr.in3
net CGRA0.mem2.in4 CGRA0.mem2.SW6X1_addr.in4
net CGRA0.mem2.in4 CGRA0.mem2.SW6X1_din.in4
net CGRA0.mem2.in4 CGRA0.mem2.SW6X1_ctr.in4
net CGRA0.mem2.in5 CGRA0.mem2.SW6X1_addr.in5
net CGRA0.mem2.in5 CGRA0.mem2.SW6X1_din.in5
net CGRA0.mem2.in5 CGRA0.mem2.SW6X1_ctr.in5
net CGRA0.mem2.in5 CGRA0.mem2.SW2X1_out0.in0
net CGRA0.mem2.out0 CGRA0.PE_2_0.in5
net CGRA0.mem2.out0 CGRA0.PE_2_1.in5
net CGRA0.mem2.out0 CGRA0.PE_2_2.in5
net CGRA0.mem2.out0 CGRA0.PE_2_3.in5
net CGRA0.mem2.MEM0 CGRA0.mem2.MEM0.out0
net CGRA0.mem2.MEM0.in0 CGRA0.mem2.MEM0
net CGRA0.mem2.MEM0.in1 CGRA0.mem2.MEM0
net CGRA0.mem2.MEM0.in2 CGRA0.mem2.MEM0
net CGRA0.mem2.MEM0.out0 CGRA0.mem2.SW2X1_out0.in1
net CGRA0.mem2.SW6X1_addr.in0 CGRA0.mem2.SW6X1_addr.out0
net CGRA0.mem2.SW6X1_addr.in1 CGRA0.mem2.SW6X1_addr.out0
net CGRA0.mem2.SW6X1_addr.in2 CGRA0.mem2.SW6X1_addr.out0
net CGRA0.mem2.SW6X1_addr.in3 CGRA0.mem2.SW6X1_addr.out0
net CGRA0.mem2.SW6X1_addr.in4 CGRA0.mem2.SW6X1_addr.out0
net CGRA0.mem2.SW6X1_addr.in5 CGRA0.mem2.SW6X1_addr.out0
net CGRA0.mem2.SW6X1_addr.out0 CGRA0.mem2.MEM0.in0
net CGRA0.mem2.SW6X1_din.in0 CGRA0.mem2.SW6X1_din.out0
net CGRA0.mem2.SW6X1_din.in1 CGRA0.mem2.SW6X1_din.out0
net CGRA0.mem2.SW6X1_din.in2 CGRA0.mem2.SW6X1_din.out0
net CGRA0.mem2.SW6X1_din.in3 CGRA0.mem2.SW6X1_din.out0
net CGRA0.mem2.SW6X1_din.in4 CGRA0.mem2.SW6X1_din.out0
net CGRA0.mem2.SW6X1_din.in5 CGRA0.mem2.SW6X1_din.out0
net CGRA0.mem2.SW6X1_din.out0 CGRA0.mem2.MEM0.in1
net CGRA0.mem2.SW6X1_ctr.in0 CGRA0.mem2.SW6X1_ctr.out0
net CGRA0.mem2.SW6X1_ctr.in1 CGRA0.mem2.SW6X1_ctr.out0
net CGRA0.mem2.SW6X1_ctr.in2 CGRA0.mem2.SW6X1_ctr.out0
net CGRA0.mem2.SW6X1_ctr.in3 CGRA0.mem2.SW6X1_ctr.out0
net CGRA0.mem2.SW6X1_ctr.in4 CGRA0.mem2.SW6X1_ctr.out0
net CGRA0.mem2.SW6X1_ctr.in5 CGRA0.mem2.SW6X1_ctr.out0
net CGRA0.mem2.SW6X1_ctr.out0 CGRA0.mem2.MEM0.in2
net CGRA0.mem2.SW2X1_out0.in0 CGRA0.mem2.SW2X1_out0.out0
net CGRA0.mem2.SW2X1_out0.in1 CGRA0.mem2.SW2X1_out0.out0
net CGRA0.mem2.SW2X1_out0.out0 CGRA0.mem2.out0
net CGRA0.mem3.in0 CGRA0.mem3.SW6X1_addr.in0
net CGRA0.mem3.in0 CGRA0.mem3.SW6X1_din.in0
net CGRA0.mem3.in0 CGRA0.mem3.SW6X1_ctr.in0
net CGRA0.mem3.in1 CGRA0.mem3.SW6X1_addr.in1
net CGRA0.mem3.in1 CGRA0.mem3.SW6X1_din.in1
net CGRA0.mem3.in1 CGRA0.mem3.SW6X1_ctr.in1
net CGRA0.mem3.in2 CGRA0.mem3.SW6X1_addr.in2
net CGRA0.mem3.in2 CGRA0.mem3.SW6X1_din.in2
net CGRA0.mem3.in2 CGRA0.mem3.SW6X1_ctr.in2
net CGRA0.mem3.in3 CGRA0.mem3.SW6X1_addr.in3
net CGRA0.mem3.in3 CGRA0.mem3.SW6X1_din.in3
net CGRA0.mem3.in3 CGRA0.mem3.SW6X1_ctr.in3
net CGRA0.mem3.in4 CGRA0.mem3.SW6X1_addr.in4
net CGRA0.mem3.in4 CGRA0.mem3.SW6X1_din.in4
net CGRA0.mem3.in4 CGRA0.mem3.SW6X1_ctr.in4
net CGRA0.mem3.in5 CGRA0.mem3.SW6X1_addr.in5
net CGRA0.mem3.in5 CGRA0.mem3.SW6X1_din.in5
net CGRA0.mem3.in5 CGRA0.mem3.SW6X1_ctr.in5
net CGRA0.mem3.in5 CGRA0.mem3.SW2X1_out0.in0
net CGRA0.mem3.out0 CGRA0.PE_3_0.in5
net CGRA0.mem3.out0 CGRA0.PE_3_1.in5
net CGRA0.mem3.out0 CGRA0.PE_3_2.in5
net CGRA0.mem3.out0 CGRA0.PE_3_3.in5
net CGRA0.mem3.MEM0 CGRA0.mem3.MEM0.out0
net CGRA0.mem3.MEM0.in0 CGRA0.mem3.MEM0
net CGRA0.mem3.MEM0.in1 CGRA0.mem3.MEM0
net CGRA0.mem3.MEM0.in2 CGRA0.mem3.MEM0
net CGRA0.mem3.MEM0.out0 CGRA0.mem3.SW2X1_out0.in1
net CGRA0.mem3.SW6X1_addr.in0 CGRA0.mem3.SW6X1_addr.out0
net CGRA0.mem3.SW6X1_addr.in1 CGRA0.mem3.SW6X1_addr.out0
net CGRA0.mem3.SW6X1_addr.in2 CGRA0.mem3.SW6X1_addr.out0
net CGRA0.mem3.SW6X1_addr.in3 CGRA0.mem3.SW6X1_addr.out0
net CGRA0.mem3.SW6X1_addr.in4 CGRA0.mem3.SW6X1_addr.out0
net CGRA0.mem3.SW6X1_addr.in5 CGRA0.mem3.SW6X1_addr.out0
net CGRA0.mem3.SW6X1_addr.out0 CGRA0.mem3.MEM0.in0
net CGRA0.mem3.SW6X1_din.in0 CGRA0.mem3.SW6X1_din.out0
net CGRA0.mem3.SW6X1_din.in1 CGRA0.mem3.SW6X1_din.out0
net CGRA0.mem3.SW6X1_din.in2 CGRA0.mem3.SW6X1_din.out0
net CGRA0.mem3.SW6X1_din.in3 CGRA0.mem3.SW6X1_din.out0
net CGRA0.mem3.SW6X1_din.in4 CGRA0.mem3.SW6X1_din.out0
net CGRA0.mem3.SW6X1_din.in5 CGRA0.mem3.SW6X1_din.out0
net CGRA0.mem3.SW6X1_din.out0 CGRA0.mem3.MEM0.in1
net CGRA0.mem3.SW6X1_ctr.in0 CGRA0.mem3.SW6X1_ctr.out0
net CGRA0.mem3.SW6X1_ctr.in1 CGRA0.mem3.SW6X1_ctr.out0
net CGRA0.mem3.SW6X1_ctr.in2 CGRA0.mem3.SW6X1_ctr.out0
net CGRA0.mem3.SW6X1_ctr.in3 CGRA0.mem3.SW6X1_ctr.out0
net CGRA0.mem3.SW6X1_ctr.in4 CGRA0.mem3.SW6X1_ctr.out0
net CGRA0.mem3.SW6X1_ctr.in5 CGRA0.mem3.SW6X1_ctr.out0
net CGRA0.mem3.SW6X1_ctr.out0 CGRA0.mem3.MEM0.in2
net CGRA0.mem3.SW2X1_out0.in0 CGRA0.mem3.SW2X1_out0.out0
net CGRA0.mem3.SW2X1_out0.in1 CGRA0.mem3.SW2X1_out0.out0
net CGRA0.mem3.SW2X1_out0.out0 CGRA0.mem3.out0
net CGRA0.io0.in0 CGRA0.io0.SW6X1_in0.in0
net CGRA0.io0.in1 CGRA0.io0.SW6X1_in0.in1
net CGRA0.io0.in2 CGRA0.io0.SW6X1_in0.in2
net CGRA0.io0.in3 CGRA0.io0.SW6X1_in0.in3
net CGRA0.io0.in4 CGRA0.io0.SW6X1_in0.in4
net CGRA0.io0.in5 CGRA0.io0.SW6X1_in0.in5
net CGRA0.io0.in5 CGRA0.io0.SW2X1_out0.in0
net CGRA0.io0.out0 CGRA0.PE_0_0.in4
net CGRA0.io0.out0 CGRA0.PE_1_0.in4
net CGRA0.io0.out0 CGRA0.PE_2_0.in4
net CGRA0.io0.out0 CGRA0.PE_3_0.in4
net CGRA0.io0.IO0 CGRA0.io0.IO0.out0
net CGRA0.io0.IO0.in0 CGRA0.io0.IO0
net CGRA0.io0.IO0.out0 CGRA0.io0.SW2X1_out0.in1
net CGRA0.io0.SW6X1_in0.in0 CGRA0.io0.SW6X1_in0.out0
net CGRA0.io0.SW6X1_in0.in1 CGRA0.io0.SW6X1_in0.out0
net CGRA0.io0.SW6X1_in0.in2 CGRA0.io0.SW6X1_in0.out0
net CGRA0.io0.SW6X1_in0.in3 CGRA0.io0.SW6X1_in0.out0
net CGRA0.io0.SW6X1_in0.in4 CGRA0.io0.SW6X1_in0.out0
net CGRA0.io0.SW6X1_in0.in5 CGRA0.io0.SW6X1_in0.out0
net CGRA0.io0.SW6X1_in0.out0 CGRA0.io0.IO0.in0
net CGRA0.io0.SW2X1_out0.in0 CGRA0.io0.SW2X1_out0.out0
net CGRA0.io0.SW2X1_out0.in1 CGRA0.io0.SW2X1_out0.out0
net CGRA0.io0.SW2X1_out0.out0 CGRA0.io0.out0
net CGRA0.io1.in0 CGRA0.io1.SW6X1_in0.in0
net CGRA0.io1.in1 CGRA0.io1.SW6X1_in0.in1
net CGRA0.io1.in2 CGRA0.io1.SW6X1_in0.in2
net CGRA0.io1.in3 CGRA0.io1.SW6X1_in0.in3
net CGRA0.io1.in4 CGRA0.io1.SW6X1_in0.in4
net CGRA0.io1.in5 CGRA0.io1.SW6X1_in0.in5
net CGRA0.io1.in5 CGRA0.io1.SW2X1_out0.in0
net CGRA0.io1.out0 CGRA0.PE_0_1.in4
net CGRA0.io1.out0 CGRA0.PE_1_1.in4
net CGRA0.io1.out0 CGRA0.PE_2_1.in4
net CGRA0.io1.out0 CGRA0.PE_3_1.in4
net CGRA0.io1.IO0 CGRA0.io1.IO0.out0
net CGRA0.io1.IO0.in0 CGRA0.io1.IO0
net CGRA0.io1.IO0.out0 CGRA0.io1.SW2X1_out0.in1
net CGRA0.io1.SW6X1_in0.in0 CGRA0.io1.SW6X1_in0.out0
net CGRA0.io1.SW6X1_in0.in1 CGRA0.io1.SW6X1_in0.out0
net CGRA0.io1.SW6X1_in0.in2 CGRA0.io1.SW6X1_in0.out0
net CGRA0.io1.SW6X1_in0.in3 CGRA0.io1.SW6X1_in0.out0
net CGRA0.io1.SW6X1_in0.in4 CGRA0.io1.SW6X1_in0.out0
net CGRA0.io1.SW6X1_in0.in5 CGRA0.io1.SW6X1_in0.out0
net CGRA0.io1.SW6X1_in0.out0 CGRA0.io1.IO0.in0
net CGRA0.io1.SW2X1_out0.in0 CGRA0.io1.SW2X1_out0.out0
net CGRA0.io1.SW2X1_out0.in1 CGRA0.io1.SW2X1_out0.out0
net CGRA0.io1.SW2X1_out0.out0 CGRA0.io1.out0
net CGRA0.io2.in0 CGRA0.io2.SW6X1_in0.in0
net CGRA0.io2.in1 CGRA0.io2.SW6X1_in0.in1
net CGRA0.io2.in2 CGRA0.io2.SW6X1_in0.in2
net CGRA0.io2.in3 CGRA0.io2.SW6X1_in0.in3
net CGRA0.io2.in4 CGRA0.io2.SW6X1_in0.in4
net CGRA0.io2.in5 CGRA0.io2.SW6X1_in0.in5
net CGRA0.io2.in5 CGRA0.io2.SW2X1_out0.in0
net CGRA0.io2.out0 CGRA0.PE_0_2.in4
net CGRA0.io2.out0 CGRA0.PE_1_2.in4
net CGRA0.io2.out0 CGRA0.PE_2_2.in4
net CGRA0.io2.out0 CGRA0.PE_3_2.in4
net CGRA0.io2.IO0 CGRA0.io2.IO0.out0
net CGRA0.io2.IO0.in0 CGRA0.io2.IO0
net CGRA0.io2.IO0.out0 CGRA0.io2.SW2X1_out0.in1
net CGRA0.io2.SW6X1_in0.in0 CGRA0.io2.SW6X1_in0.out0
net CGRA0.io2.SW6X1_in0.in1 CGRA0.io2.SW6X1_in0.out0
net CGRA0.io2.SW6X1_in0.in2 CGRA0.io2.SW6X1_in0.out0
net CGRA0.io2.SW6X1_in0.in3 CGRA0.io2.SW6X1_in0.out0
net CGRA0.io2.SW6X1_in0.in4 CGRA0.io2.SW6X1_in0.out0
net CGRA0.io2.SW6X1_in0.in5 CGRA0.io2.SW6X1_in0.out0
net CGRA0.io2.SW6X1_in0.out0 CGRA0.io2.IO0.in0
net CGRA0.io2.SW2X1_out0.in0 CGRA0.io2.SW2X1_out0.out0
net CGRA0.io2.SW2X1_out0.in1 CGRA0.io2.SW2X1_out0.out0
net CGRA0.io2.SW2X1_out0.out0 CGRA0.io2.out0
net CGRA0.io3.in0 CGRA0.io3.SW6X1_in0.in0
net CGRA0.io3.in1 CGRA0.io3.SW6X1_in0.in1
net CGRA0.io3.in2 CGRA0.io3.SW6X1_in0.in2
net CGRA0.io3.in3 CGRA0.io3.SW6X1_in0.in3
net CGRA0.io3.in4 CGRA0.io3.SW6X1_in0.in4
net CGRA0.io3.in5 CGRA0.io3.SW6X1_in0.in5
net CGRA0.io3.in5 CGRA0.io3.SW2X1_out0.in0
net CGRA0.io3.out0 CGRA0.PE_0_3.in4
net CGRA0.io3.out0 CGRA0.PE_1_3.in4
net CGRA0.io3.out0 CGRA0.PE_2_3.in4
net CGRA0.io3.out0 CGRA0.PE_3_3.in4
net CGRA0.io3.IO0 CGRA0.io3.IO0.out0
net CGRA0.io3.IO0.in0 CGRA0.io3.IO0
net CGRA0.io3.IO0.out0 CGRA0.io3.SW2X1_out0.in1
net CGRA0.io3.SW6X1_in0.in0 CGRA0.io3.SW6X1_in0.out0
net CGRA0.io3.SW6X1_in0.in1 CGRA0.io3.SW6X1_in0.out0
net CGRA0.io3.SW6X1_in0.in2 CGRA0.io3.SW6X1_in0.out0
net CGRA0.io3.SW6X1_in0.in3 CGRA0.io3.SW6X1_in0.out0
net CGRA0.io3.SW6X1_in0.in4 CGRA0.io3.SW6X1_in0.out0
net CGRA0.io3.SW6X1_in0.in5 CGRA0.io3.SW6X1_in0.out0
net CGRA0.io3.SW6X1_in0.out0 CGRA0.io3.IO0.in0
net CGRA0.io3.SW2X1_out0.in0 CGRA0.io3.SW2X1_out0.out0
net CGRA0.io3.SW2X1_out0.in1 CGRA0.io3.SW2X1_out0.out0
net CGRA0.io3.SW2X1_out0.out0 CGRA0.io3.out0
