/*
 * based on arch/arm/plat-mxc/include/mach/iomux-mx6q.h
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License as published by
 * the Free Software Foundation; either version 2 of the License, or
 * (at your option) any later version.

 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.

 * You should have received a copy of the GNU General Public License along
 * with this program; if not, write to the Free Software Foundation, Inc.,
 * 51 Franklin Street, Fifth Floor, Boston, MA 02110-1301 USA.
 *
 * Auto Generate file, please don't edit it
 *
 */

#ifndef __MACH_IOMUX_VF6XX_H__
#define __MACH_IOMUX_VF6XX_H__

#include <mach/iomux-vmvf.h>

#if 0
/*
 * various IOMUX alternate output functions (1-7)
 */
typedef enum iomux_config {
	IOMUX_CONFIG_ALT0,
	IOMUX_CONFIG_ALT1,
	IOMUX_CONFIG_ALT2,
	IOMUX_CONFIG_ALT3,
	IOMUX_CONFIG_ALT4,
	IOMUX_CONFIG_ALT5,
	IOMUX_CONFIG_ALT6,
	IOMUX_CONFIG_ALT7,
	IOMUX_CONFIG_GPIO,      /* added to help user use GPIO mode */
	} iomux_pin_cfg_t;

#define VF6XX_CCM_CLK0_PAD_CTRL	(PAD_CTL_PKE | PAD_CTL_PUE |	\
		PAD_CTL_PUS_47K_UP | PAD_CTL_SPEED_LOW |	\
		PAD_CTL_DSE_80ohm | PAD_CTL_SRE_FAST | PAD_CTL_HYS)

#define VF6XX_HIGH_DRV	(PAD_CTL_DSE_120ohm)

#define VF6XX_MLB150_PAD_CTRL	(PAD_CTL_SPEED_LOW |	\
		PAD_CTL_DSE_40ohm | PAD_CTL_SRE_FAST)	\

#define VF6XX_UART_PAD_CTRL	(PAD_CTL_PKE | PAD_CTL_PUE |	\
		PAD_CTL_PUS_100K_UP | PAD_CTL_SPEED_MED |	\
		PAD_CTL_DSE_40ohm | PAD_CTL_SRE_FAST | PAD_CTL_HYS)

#define VF6XX_USDHC_PAD_CTRL	(PAD_CTL_PKE | PAD_CTL_PUE |	\
		PAD_CTL_PUS_47K_UP | PAD_CTL_SPEED_LOW |	\
		PAD_CTL_DSE_80ohm | PAD_CTL_SRE_FAST | PAD_CTL_HYS)

#define VF6XX_USDHC_PAD_CTRL_50MHZ_40OHM (PAD_CTL_PKE | PAD_CTL_PUE |		\
		PAD_CTL_PUS_47K_UP  | PAD_CTL_SPEED_LOW |		\
		PAD_CTL_DSE_40ohm   | PAD_CTL_SRE_FAST  | PAD_CTL_HYS)

#define VF6XX_USDHC_PAD_CTRL_100MHZ	(PAD_CTL_PKE | PAD_CTL_PUE |	\
		PAD_CTL_PUS_47K_UP | PAD_CTL_SPEED_MED |	\
		PAD_CTL_DSE_40ohm | PAD_CTL_SRE_FAST | PAD_CTL_HYS)

#define VF6XX_USDHC_PAD_CTRL_200MHZ	(PAD_CTL_PKE | PAD_CTL_PUE |	\
		PAD_CTL_PUS_47K_UP | PAD_CTL_SPEED_HIGH |	\
		PAD_CTL_DSE_40ohm | PAD_CTL_SRE_FAST | PAD_CTL_HYS)

#define VF6XX_ENET_PAD_CTRL	(PAD_CTL_PKE | PAD_CTL_PUE |	\
		PAD_CTL_PUS_100K_UP | PAD_CTL_SPEED_MED |	\
		PAD_CTL_DSE_40ohm | PAD_CTL_HYS)

#define VF6XX_GPIO_16_PAD_CTRL (PAD_CTL_PKE | PAD_CTL_PUE |    \
		PAD_CTL_PUS_100K_UP | PAD_CTL_SPEED_MED  |    \
		PAD_CTL_DSE_40ohm | PAD_CTL_HYS)

#define VF6XX_DISP_PAD_CLT	VF6XX_HIGH_DRV

#define VF6XX_I2C_PAD_CTRL      (PAD_CTL_SRE_FAST | PAD_CTL_ODE | \
		PAD_CTL_PKE | PAD_CTL_PUE | PAD_CTL_DSE_40ohm | \
		PAD_CTL_PUS_100K_UP | PAD_CTL_HYS | PAD_CTL_SPEED_MED)

#define VF6XX_ESAI_PAD_CTRL	(PAD_CTL_DSE_40ohm | PAD_CTL_HYS | \
		PAD_CTL_PKE | PAD_CTL_PUE | PAD_CTL_PUS_100K_UP)

#define VF6XX_GPMI_PAD_CTRL0 (PAD_CTL_PKE | PAD_CTL_PUE | PAD_CTL_PUS_100K_UP)
#define VF6XX_GPMI_PAD_CTRL1 (PAD_CTL_DSE_40ohm | PAD_CTL_SPEED_MED | PAD_CTL_SRE_FAST)
#define VF6XX_GPMI_PAD_CTRL2 (VF6XX_GPMI_PAD_CTRL0 | VF6XX_GPMI_PAD_CTRL1)

#define VF6XX_SPDIF_OUT_PAD_CTRL (PAD_CTL_DSE_120ohm | PAD_CTL_SRE_FAST)
#define VF6XX_USB_HSIC_PAD_CTRL	(PAD_CTL_HYS | PAD_CTL_PKE | PAD_CTL_PUE |	\
				PAD_CTL_DSE_40ohm)

#define VF6XX_ECSPI_PAD_CTRL	(PAD_CTL_SRE_FAST | PAD_CTL_SPEED_MED | \
		PAD_CTL_DSE_40ohm | PAD_CTL_HYS)
#endif

#define _VF6XX_PAD_PAD_0__RGPIOC_GPIO0				\
		IOMUX_PAD(0x0000, MUX_CTL_PAD_MUX_MODE_ALT0, 0x000, 0)
#define _VF6XX_PAD_PAD_0__CCM_RMII_CLKOUT				\
		IOMUX_PAD(0x0000, MUX_CTL_PAD_MUX_MODE_ALT1, 0x000, 0)
#define _VF6XX_PAD_PAD_0__CCM_RMII_CLKIN				\
		IOMUX_PAD(0x0000, MUX_CTL_PAD_MUX_MODE_ALT2, 0x2F0, 0)
#define _VF6XX_PAD_PAD_0__TCON1_TCON11				\
		IOMUX_PAD(0x0000, MUX_CTL_PAD_MUX_MODE_ALT4, 0x000, 0)
#define _VF6XX_PAD_PAD_0__TCON1_DATA_OUT20				\
		IOMUX_PAD(0x0000, MUX_CTL_PAD_MUX_MODE_ALT7, 0x000, 0)

#define _VF6XX_PAD_PAD_1__RGPIOC_GPIO1				\
		IOMUX_PAD(0x0004, MUX_CTL_PAD_MUX_MODE_ALT0, 0x000, 0)
#define _VF6XX_PAD_PAD_1__DEBUG_TCLK					\
		IOMUX_PAD(0x0004, MUX_CTL_PAD_MUX_MODE_ALT1, 0x000, 0)
#define _VF6XX_PAD_PAD_1__TCON0_DATA_OUT18				 \
		IOMUX_PAD(0x0004, MUX_CTL_PAD_MUX_MODE_ALT4, 0x000, 0)
#define _VF6XX_PAD_PAD_1__MLB_TOP_MLBCLK				 \
		IOMUX_PAD(0x0004, MUX_CTL_PAD_MUX_MODE_ALT7, 0x354, 0)

#define _VF6XX_PAD_PAD_2__RGPIOC_GPIO2				\
		IOMUX_PAD(0x0008, MUX_CTL_PAD_MUX_MODE_ALT0, 0x000, 0)
#define _VF6XX_PAD_PAD_2__DEBUG_TDI					\
		IOMUX_PAD(0x0008, MUX_CTL_PAD_MUX_MODE_ALT1, 0x000, 0)
#define _VF6XX_PAD_PAD_2__CCM_RMII_CLKOUT				\
		IOMUX_PAD(0x0008, MUX_CTL_PAD_MUX_MODE_ALT2, 0x000, 0)
#define _VF6XX_PAD_PAD_2__CCM_RMII_CLKIN				\
		IOMUX_PAD(0x0008, MUX_CTL_PAD_MUX_MODE_ALT3, 0x2F0, 1)
#define _VF6XX_PAD_PAD_2__TCON0_DATA_OUT19				\
		IOMUX_PAD(0x0008, MUX_CTL_PAD_MUX_MODE_ALT4, 0x000, 0)
#define _VF6XX_PAD_PAD_2__IPP_WDOG_CA5_CM4				\
		IOMUX_PAD(0x0008, MUX_CTL_PAD_MUX_MODE_ALT6, 0x000, 0)

#define _VF6XX_PAD_PAD_3__RGPIOC_GPIO3				\
		IOMUX_PAD(0x000C, MUX_CTL_PAD_MUX_MODE_ALT0, 0x000, 0)	
#define _VF6XX_PAD_PAD_3__DEBUG_TDO					\
		IOMUX_PAD(0x000C, MUX_CTL_PAD_MUX_MODE_ALT1, 0x000, 0)	
#define _VF6XX_PAD_PAD_3__CCM_EXT_AUDIO_MCLK				\
		IOMUX_PAD(0x000C, MUX_CTL_PAD_MUX_MODE_ALT2, 0x2EC, 0)	
#define _VF6XX_PAD_PAD_3__TCON0_DATA_OUT10				\
		IOMUX_PAD(0x000C, MUX_CTL_PAD_MUX_MODE_ALT4, 0x000, 0)	
#define _VF6XX_PAD_PAD_3__CCM_ENET_TS_CLKIN				\
		IOMUX_PAD(0x000C, MUX_CTL_PAD_MUX_MODE_ALT6, 0x2F4, 0)	
#define _VF6XX_PAD_PAD_3__MLB_TOP_MLBSIGNAL				\
		IOMUX_PAD(0x000C, MUX_CTL_PAD_MUX_MODE_ALT7, 0x35C, 0)	

#define _VF6XX_PAD_PAD_4__RGPIOC_GPIO4				\
		IOMUX_PAD(0x0010, MUX_CTL_PAD_MUX_MODE_ALT0, 0x000, 0)	
#define _VF6XX_PAD_PAD_4__DEBUG_TMS					\
		IOMUX_PAD(0x0010, MUX_CTL_PAD_MUX_MODE_ALT1, 0x000, 0)	
#define _VF6XX_PAD_PAD_4__TCON0_DATA_OUT11				\
		IOMUX_PAD(0x0010, MUX_CTL_PAD_MUX_MODE_ALT4, 0x000, 0)	
#define _VF6XX_PAD_PAD_4__MLB_TOP_MLB_DATA				\
		IOMUX_PAD(0x0010, MUX_CTL_PAD_MUX_MODE_ALT7, 0x358, 0)	

#define _VF6XX_PAD_PAD_5__RGPIOC_GPIO5				\
		IOMUX_PAD(0x0014, MUX_CTL_PAD_MUX_MODE_ALT0, 0x000, 0)	
#define _VF6XX_PAD_PAD_5__PLATFORM_TRACECK				\
		IOMUX_PAD(0x0014, MUX_CTL_PAD_MUX_MODE_ALT1, 0x000, 0)	
#define _VF6XX_PAD_PAD_5__CCM_EXT_AUDIO_MCLK				\
		IOMUX_PAD(0x0014, MUX_CTL_PAD_MUX_MODE_ALT2, 0x2EC, 1)	
#define _VF6XX_PAD_PAD_5__VIDEO_IN0_DATA13				\
		IOMUX_PAD(0x0014, MUX_CTL_PAD_MUX_MODE_ALT6, 0x000, 0)	
#define _VF6XX_PAD_PAD_5__I2C0_SCL					\
		IOMUX_PAD(0x0014, MUX_CTL_PAD_MUX_MODE_ALT7, 0x33C, 0)	

#define _VF6XX_PAD_PAD_6__RGPIOC_GPIO6				\
		IOMUX_PAD(0x0018, MUX_CTL_PAD_MUX_MODE_ALT0, 0x000, 0)	
#define _VF6XX_PAD_PAD_6__PLATFORM_TRACED0				\
		IOMUX_PAD(0x0018, MUX_CTL_PAD_MUX_MODE_ALT1, 0x000, 0)	
#define _VF6XX_PAD_PAD_6__USB_VBUS_EN_OTG				\
		IOMUX_PAD(0x0018, MUX_CTL_PAD_MUX_MODE_ALT2, 0x000, 0)	
#define _VF6XX_PAD_PAD_6__ADC1_DA_ADC1SE0				\
		IOMUX_PAD(0x0018, MUX_CTL_PAD_MUX_MODE_ALT3, 0x000, 0)	
#define _VF6XX_PAD_PAD_6__LCD_64F6B_LCD29				\
		IOMUX_PAD(0x0018, MUX_CTL_PAD_MUX_MODE_ALT4, 0x000, 0)	
#define _VF6XX_PAD_PAD_6__SAI2_TX_BCLK				\
		IOMUX_PAD(0x0018, MUX_CTL_PAD_MUX_MODE_ALT5, 0x370, 0)	
#define _VF6XX_PAD_PAD_6__VIDEO_IN0_DATA14				\
		IOMUX_PAD(0x0018, MUX_CTL_PAD_MUX_MODE_ALT6, 0x000, 0)	
#define _VF6XX_PAD_PAD_6__I2C0_SDA					\
		IOMUX_PAD(0x0018, MUX_CTL_PAD_MUX_MODE_ALT7, 0x340, 0)	

#define _VF6XX_PAD_PAD_7__RGPIOC_GPIO7				\
		IOMUX_PAD(0x001C, MUX_CTL_PAD_MUX_MODE_ALT0, 0x000, 0)	
#define _VF6XX_PAD_PAD_7__PLATFORM_TRACED1				\
		IOMUX_PAD(0x001C, MUX_CTL_PAD_MUX_MODE_ALT1, 0x000, 0)	
#define _VF6XX_PAD_PAD_7__USB_VBUS_OC_OTG				\
		IOMUX_PAD(0x001C, MUX_CTL_PAD_MUX_MODE_ALT2, 0x000, 0)	
#define _VF6XX_PAD_PAD_7__ADC1_DA_ADC1SE1				\
		IOMUX_PAD(0x001C, MUX_CTL_PAD_MUX_MODE_ALT3, 0x000, 0)	
#define _VF6XX_PAD_PAD_7__LCD_64F6B_LCD30				\
		IOMUX_PAD(0x001C, MUX_CTL_PAD_MUX_MODE_ALT4, 0x000, 0)	
#define _VF6XX_PAD_PAD_7__USB_USB0_SOF_PULSE				\
		IOMUX_PAD(0x001C, MUX_CTL_PAD_MUX_MODE_ALT5, 0x000, 0)	
#define _VF6XX_PAD_PAD_7__VIDEO_IN0_DATA15				\
		IOMUX_PAD(0x001C, MUX_CTL_PAD_MUX_MODE_ALT6, 0x000, 0)	
#define _VF6XX_PAD_PAD_7__I2C1_SCL					\
		IOMUX_PAD(0x001C, MUX_CTL_PAD_MUX_MODE_ALT7, 0x344, 0)	

#define _VF6XX_PAD_PAD_8__RGPIOC_GPIO8				\
		IOMUX_PAD(0x0020, MUX_CTL_PAD_MUX_MODE_ALT0, 0x000, 0)	
#define _VF6XX_PAD_PAD_8__PLATFORM_TRACED2				\
		IOMUX_PAD(0x0020, MUX_CTL_PAD_MUX_MODE_ALT1, 0x000, 0)	
#define _VF6XX_PAD_PAD_8__ADC0_DA_ADC0SE0				\
		IOMUX_PAD(0x0020, MUX_CTL_PAD_MUX_MODE_ALT2, 0x000, 0)	
#define _VF6XX_PAD_PAD_8__FLEXTIMER1_QD_PHA				\
		IOMUX_PAD(0x0020, MUX_CTL_PAD_MUX_MODE_ALT3, 0x334, 0)	
#define _VF6XX_PAD_PAD_8__LCD_64F6B_LCD31				\
		IOMUX_PAD(0x0020, MUX_CTL_PAD_MUX_MODE_ALT4, 0x000, 0)	
#define _VF6XX_PAD_PAD_8__SAI2_TX_DATA				\
		IOMUX_PAD(0x0020, MUX_CTL_PAD_MUX_MODE_ALT5, 0x000, 0)	
#define _VF6XX_PAD_PAD_8__VIDEO_IN0_DATA16				\
		IOMUX_PAD(0x0020, MUX_CTL_PAD_MUX_MODE_ALT6, 0x000, 0)	
#define _VF6XX_PAD_PAD_8__I2C1_SDA					\
		IOMUX_PAD(0x0020, MUX_CTL_PAD_MUX_MODE_ALT7, 0x348, 0)

#define _VF6XX_PAD_PAD_9__RGPIOC_GPIO9				\
		IOMUX_PAD(0x0024, MUX_CTL_PAD_MUX_MODE_ALT0, 0x000, 0)	
#define _VF6XX_PAD_PAD_9__PLATFORM_TRACED3				\
		IOMUX_PAD(0x0024, MUX_CTL_PAD_MUX_MODE_ALT1, 0x000, 0)	
#define _VF6XX_PAD_PAD_9__ADC0_DA_ADC0SE1				\
		IOMUX_PAD(0x0024, MUX_CTL_PAD_MUX_MODE_ALT2, 0x000, 0)	
#define _VF6XX_PAD_PAD_9__FLEXTIMER1_QD_PHB				\
		IOMUX_PAD(0x0024, MUX_CTL_PAD_MUX_MODE_ALT3, 0x338, 0)	
#define _VF6XX_PAD_PAD_9__LCD_64F6B_LCD32				\
		IOMUX_PAD(0x0024, MUX_CTL_PAD_MUX_MODE_ALT4, 0x000, 0)	
#define _VF6XX_PAD_PAD_9__SAI2_TX_SYNC				\
		IOMUX_PAD(0x0024, MUX_CTL_PAD_MUX_MODE_ALT5, 0x374, 0)	
#define _VF6XX_PAD_PAD_9__VIDEO_IN0_DATA17				\
		IOMUX_PAD(0x0024, MUX_CTL_PAD_MUX_MODE_ALT6, 0x000, 0)	
#define _VF6XX_PAD_PAD_9__QUADSPI1_QSCK_A				\
		IOMUX_PAD(0x0024, MUX_CTL_PAD_MUX_MODE_ALT7, 0x000, 0)	
	
#define _VF6XX_PAD_PAD_10__RGPIOC_GPIO10				\
		IOMUX_PAD(0x0028, MUX_CTL_PAD_MUX_MODE_ALT0, 0x000, 0)	
#define _VF6XX_PAD_PAD_10__PLATFORM_TRACED4				\
		IOMUX_PAD(0x0028, MUX_CTL_PAD_MUX_MODE_ALT1, 0x000, 0)	
#define _VF6XX_PAD_PAD_10__LCD_64F6B_LCD33				\
		IOMUX_PAD(0x0028, MUX_CTL_PAD_MUX_MODE_ALT4, 0x000, 0)	
#define _VF6XX_PAD_PAD_10__SCI_FLX3_TX				\
		IOMUX_PAD(0x0028, MUX_CTL_PAD_MUX_MODE_ALT6, 0x394, 0)	
#define _VF6XX_PAD_PAD_10__TCON1_TCON1				\
		IOMUX_PAD(0x0028, MUX_CTL_PAD_MUX_MODE_ALT7, 0x000, 0)	

#define _VF6XX_PAD_PAD_11__RGPIOC_GPIO11				\
		IOMUX_PAD(0x002C, MUX_CTL_PAD_MUX_MODE_ALT0, 0x000, 0)	
#define _VF6XX_PAD_PAD_11__PLATFORM_TRACED5				\
		IOMUX_PAD(0x002C, MUX_CTL_PAD_MUX_MODE_ALT1, 0x000, 0)	
#define _VF6XX_PAD_PAD_11__SAI2_RX_BCLK				\
		IOMUX_PAD(0x002C, MUX_CTL_PAD_MUX_MODE_ALT5, 0x364, 0)	
#define _VF6XX_PAD_PAD_11__SCI_FLX3_RX				\
		IOMUX_PAD(0x002C, MUX_CTL_PAD_MUX_MODE_ALT6, 0x390, 0)	
#define _VF6XX_PAD_PAD_11__TCON1_TCON2				\
		IOMUX_PAD(0x002C, MUX_CTL_PAD_MUX_MODE_ALT7, 0x000, 0)	

#define _VF6XX_PAD_PAD_12__RGPIOC_GPIO12				\
		IOMUX_PAD(0x0030, MUX_CTL_PAD_MUX_MODE_ALT0, 0x000, 0)	
#define _VF6XX_PAD_PAD_12__PLATFORM_TRACED6				\
		IOMUX_PAD(0x0030, MUX_CTL_PAD_MUX_MODE_ALT1, 0x000, 0)	
#define _VF6XX_PAD_PAD_12__SAI2_RX_DATA				\
		IOMUX_PAD(0x0030, MUX_CTL_PAD_MUX_MODE_ALT5, 0x368, 0)	
#define _VF6XX_PAD_PAD_12__I2C2_SCL					\
		IOMUX_PAD(0x0030, MUX_CTL_PAD_MUX_MODE_ALT6, 0x34C, 0)	
#define _VF6XX_PAD_PAD_12__TCON1_TCON0				\
		IOMUX_PAD(0x0030, MUX_CTL_PAD_MUX_MODE_ALT7, 0x000, 0)	

#define _VF6XX_PAD_PAD_13__RGPIOC_GPIO13				\
		IOMUX_PAD(0x0034, MUX_CTL_PAD_MUX_MODE_ALT0, 0x000, 0)	
#define _VF6XX_PAD_PAD_13__PLATFORM_TRACED7				\
		IOMUX_PAD(0x0034, MUX_CTL_PAD_MUX_MODE_ALT1, 0x000, 0)	
#define _VF6XX_PAD_PAD_13__SAI2_RX_SYNC				\
		IOMUX_PAD(0x0034, MUX_CTL_PAD_MUX_MODE_ALT5, 0x36C, 0)	
#define _VF6XX_PAD_PAD_13__I2C2_SDA					\
		IOMUX_PAD(0x0034, MUX_CTL_PAD_MUX_MODE_ALT6, 0x350, 0)	
#define _VF6XX_PAD_PAD_13__TCON1_TCON3				\
		IOMUX_PAD(0x0034, MUX_CTL_PAD_MUX_MODE_ALT7, 0x000, 0)	

#define _VF6XX_PAD_PAD_14__RGPIOC_GPIO14				\
		IOMUX_PAD(0x0038, MUX_CTL_PAD_MUX_MODE_ALT0, 0x000, 0)	
#define _VF6XX_PAD_PAD_14__PLATFORM_TRACED8				\
		IOMUX_PAD(0x0038, MUX_CTL_PAD_MUX_MODE_ALT1, 0x000, 0)	
#define _VF6XX_PAD_PAD_14__USB_VBUS_EN				\
		IOMUX_PAD(0x0038, MUX_CTL_PAD_MUX_MODE_ALT2, 0x000, 0)	
#define _VF6XX_PAD_PAD_14__ESDHC1_CLK					\
		IOMUX_PAD(0x0038, MUX_CTL_PAD_MUX_MODE_ALT5, 0x000, 0)	
#define _VF6XX_PAD_PAD_14__TCON1_TCON4				\
		IOMUX_PAD(0x0038, MUX_CTL_PAD_MUX_MODE_ALT6, 0x000, 0)	
#define _VF6XX_PAD_PAD_14__DDR_TEST_LOGIC_PAD_CTRL			\
		IOMUX_PAD(0x0038, MUX_CTL_PAD_MUX_MODE_ALT7, 0x000, 0)	

#define _VF6XX_PAD_PAD_15__RGPIOC_GPIO15				\
		IOMUX_PAD(0x003C, MUX_CTL_PAD_MUX_MODE_ALT0, 0x000, 0)	
#define _VF6XX_PAD_PAD_15__PLATFORM_TRACED9				\
		IOMUX_PAD(0x003C, MUX_CTL_PAD_MUX_MODE_ALT1, 0x000, 0)	
#define _VF6XX_PAD_PAD_15__USB_VBUS_OC				\
		IOMUX_PAD(0x003C, MUX_CTL_PAD_MUX_MODE_ALT2, 0x000, 0)	
#define _VF6XX_PAD_PAD_15__ESDHC1_CMD					\
		IOMUX_PAD(0x003C, MUX_CTL_PAD_MUX_MODE_ALT5, 0x000, 0)	
#define _VF6XX_PAD_PAD_15__TCON1_TCON5				\
		IOMUX_PAD(0x003C, MUX_CTL_PAD_MUX_MODE_ALT6, 0x000, 0)	

#define _VF6XX_PAD_PAD_16__RGPIOC_GPIO16				\
		IOMUX_PAD(0x0040, MUX_CTL_PAD_MUX_MODE_ALT0, 0x000, 0)	
#define _VF6XX_PAD_PAD_16__PLATFORM_TRACED10				\
		IOMUX_PAD(0x0040, MUX_CTL_PAD_MUX_MODE_ALT1, 0x000, 0)	
#define _VF6XX_PAD_PAD_16__SAI3_TX_BCLK				\
		IOMUX_PAD(0x0040, MUX_CTL_PAD_MUX_MODE_ALT2, 0x000, 0)	
#define _VF6XX_PAD_PAD_16__ESDHC1_DAT0				\
		IOMUX_PAD(0x0040, MUX_CTL_PAD_MUX_MODE_ALT5, 0x000, 0)	
#define _VF6XX_PAD_PAD_16__TCON1_TCON6				\
		IOMUX_PAD(0x0040, MUX_CTL_PAD_MUX_MODE_ALT6, 0x000, 0)	

#define _VF6XX_PAD_PAD_17__RGPIOC_GPIO17				\
		IOMUX_PAD(0x0044, MUX_CTL_PAD_MUX_MODE_ALT0, 0x000, 0)	
#define _VF6XX_PAD_PAD_17__PLATFORM_TRACED11				\
		IOMUX_PAD(0x0044, MUX_CTL_PAD_MUX_MODE_ALT1, 0x000, 0)	
#define _VF6XX_PAD_PAD_17__SAI3_RX_BCLK				\
		IOMUX_PAD(0x0044, MUX_CTL_PAD_MUX_MODE_ALT2, 0x000, 0)	
#define _VF6XX_PAD_PAD_17__ESDHC1_DAT1				\
		IOMUX_PAD(0x0044, MUX_CTL_PAD_MUX_MODE_ALT5, 0x000, 0)	
#define _VF6XX_PAD_PAD_17__TCON1_TCON7				\
		IOMUX_PAD(0x0044, MUX_CTL_PAD_MUX_MODE_ALT6, 0x000, 0)	

#define _VF6XX_PAD_PAD_18__RGPIOC_GPIO18				\
		IOMUX_PAD(0x0048, MUX_CTL_PAD_MUX_MODE_ALT0, 0x000, 0)	
#define _VF6XX_PAD_PAD_18__PLATFORM_TRACED12				\
		IOMUX_PAD(0x0048, MUX_CTL_PAD_MUX_MODE_ALT1, 0x000, 0)	
#define _VF6XX_PAD_PAD_18__SAI3_RX_DATA				\
		IOMUX_PAD(0x0048, MUX_CTL_PAD_MUX_MODE_ALT2, 0x000, 0)	
#define _VF6XX_PAD_PAD_18__ENET_SWIAHB_MAC1_TMR0			\
		IOMUX_PAD(0x0048, MUX_CTL_PAD_MUX_MODE_ALT3, 0x000, 0)	
#define _VF6XX_PAD_PAD_18__SCI_FLX4_TX					\
		IOMUX_PAD(0x0048, MUX_CTL_PAD_MUX_MODE_ALT4, 0x000, 0)	
#define _VF6XX_PAD_PAD_18__ESDHC1_DAT2				\
		IOMUX_PAD(0x0048, MUX_CTL_PAD_MUX_MODE_ALT5, 0x000, 0)	
#define _VF6XX_PAD_PAD_18__TCON1_TCON8				\
		IOMUX_PAD(0x0048, MUX_CTL_PAD_MUX_MODE_ALT6, 0x000, 0)	

#define _VF6XX_PAD_PAD_19__RGPIOC_GPIO19				\
		IOMUX_PAD(0x004C, MUX_CTL_PAD_MUX_MODE_ALT0, 0x000, 0)	
#define _VF6XX_PAD_PAD_19__PLATFORM_TRACED13				\
		IOMUX_PAD(0x004C, MUX_CTL_PAD_MUX_MODE_ALT1, 0x000, 0)	
#define _VF6XX_PAD_PAD_19__SAI3_TX_DATA				\
		IOMUX_PAD(0x004C, MUX_CTL_PAD_MUX_MODE_ALT2, 0x000, 0)	
#define _VF6XX_PAD_PAD_19__ENET_SWIAHB_MAC1_TMR1			\
		IOMUX_PAD(0x004C, MUX_CTL_PAD_MUX_MODE_ALT3, 0x000, 0)	
#define _VF6XX_PAD_PAD_19__SCI_FLX4_RX				\
		IOMUX_PAD(0x004C, MUX_CTL_PAD_MUX_MODE_ALT4, 0x000, 0)	
#define _VF6XX_PAD_PAD_19__ESDHC1_DAT3				\
		IOMUX_PAD(0x004C, MUX_CTL_PAD_MUX_MODE_ALT5, 0x000, 0)	
#define _VF6XX_PAD_PAD_19__TCON1_TCON9				\
		IOMUX_PAD(0x004C, MUX_CTL_PAD_MUX_MODE_ALT6, 0x000, 0)	

#define _VF6XX_PAD_PAD_20__RGPIOC_GPIO20				\
		IOMUX_PAD(0x0050, MUX_CTL_PAD_MUX_MODE_ALT0, 0x000, 0)	
#define _VF6XX_PAD_PAD_20__PLATFORM_TRACED14				\
		IOMUX_PAD(0x0050, MUX_CTL_PAD_MUX_MODE_ALT1, 0x000, 0)	
#define _VF6XX_PAD_PAD_20__SAI3_RX_SYNC				\
		IOMUX_PAD(0x0050, MUX_CTL_PAD_MUX_MODE_ALT2, 0x000, 0)	
#define _VF6XX_PAD_PAD_20__ENET_SWIAHB_MAC1_TMR2			\
		IOMUX_PAD(0x0050, MUX_CTL_PAD_MUX_MODE_ALT3, 0x000, 0)	
#define _VF6XX_PAD_PAD_20__SCI_FLX4_RTS				\
		IOMUX_PAD(0x0050, MUX_CTL_PAD_MUX_MODE_ALT4, 0x000, 0)	
#define _VF6XX_PAD_PAD_20__I2C3_SCL					\
		IOMUX_PAD(0x0050, MUX_CTL_PAD_MUX_MODE_ALT5, 0x000, 0)	
#define _VF6XX_PAD_PAD_20__SCI_FLX3_RTS				\
		IOMUX_PAD(0x0050, MUX_CTL_PAD_MUX_MODE_ALT7, 0x394, 1)	

#define _VF6XX_PAD_PAD_21__RGPIOC_GPIO21				\
		IOMUX_PAD(0x0054, MUX_CTL_PAD_MUX_MODE_ALT0, 0x000, 0)	
#define _VF6XX_PAD_PAD_21__PLATFORM_TRACED15				\
		IOMUX_PAD(0x0054, MUX_CTL_PAD_MUX_MODE_ALT1, 0x000, 0)	
#define _VF6XX_PAD_PAD_21__SAI3_TX_SYNC				\
		IOMUX_PAD(0x0054, MUX_CTL_PAD_MUX_MODE_ALT2, 0x000, 0)	
#define _VF6XX_PAD_PAD_21__ENET_SWIAHB_MAC1_TMR3			\
		IOMUX_PAD(0x0054, MUX_CTL_PAD_MUX_MODE_ALT3, 0x000, 0)	
#define _VF6XX_PAD_PAD_21__SCI_FLX4_CTS				\
		IOMUX_PAD(0x0054, MUX_CTL_PAD_MUX_MODE_ALT4, 0x000, 0)	
#define _VF6XX_PAD_PAD_21__I2C3_SDA					\
		IOMUX_PAD(0x0054, MUX_CTL_PAD_MUX_MODE_ALT5, 0x000, 0)	
#define _VF6XX_PAD_PAD_21__SCI_FLX3_TX_SYNC				\
		IOMUX_PAD(0x0054, MUX_CTL_PAD_MUX_MODE_ALT7, 0x390, 1)	

#define _VF6XX_PAD_PAD_22__RGPIOC_GPIO22				\
		IOMUX_PAD(0x0058, MUX_CTL_PAD_MUX_MODE_ALT0, 0x000, 0)	
#define _VF6XX_PAD_PAD_22__FLEXTIMER0_CH0				\
		IOMUX_PAD(0x0058, MUX_CTL_PAD_MUX_MODE_ALT1, 0x000, 0)	
#define _VF6XX_PAD_PAD_22__ADC0_DA_ADC0SE2				\
		IOMUX_PAD(0x0058, MUX_CTL_PAD_MUX_MODE_ALT2, 0x000, 0)	
#define _VF6XX_PAD_PAD_22__PLATFORM_TRACECTL				\
		IOMUX_PAD(0x0058, MUX_CTL_PAD_MUX_MODE_ALT3, 0x000, 0)	
#define _VF6XX_PAD_PAD_22__LCD_64F6B_LCD34				\
		IOMUX_PAD(0x0058, MUX_CTL_PAD_MUX_MODE_ALT4, 0x000, 0)	
#define _VF6XX_PAD_PAD_22__SAI2_RX_BCLK				\
		IOMUX_PAD(0x0058, MUX_CTL_PAD_MUX_MODE_ALT5, 0x364, 1)	
#define _VF6XX_PAD_PAD_22__VIDEO_IN0_DATA18				\
		IOMUX_PAD(0x0058, MUX_CTL_PAD_MUX_MODE_ALT6, 0x000, 0)	
#define _VF6XX_PAD_PAD_22__QUADSPI1_QPCS0_A				\
		IOMUX_PAD(0x0058, MUX_CTL_PAD_MUX_MODE_ALT7, 0x000, 0)	

#define _VF6XX_PAD_PAD_23__RGPIOC_GPIO23				\
		IOMUX_PAD(0x005C, MUX_CTL_PAD_MUX_MODE_ALT0, 0x000, 0)	
#define _VF6XX_PAD_PAD_23__FLEXTIMER0_CH1				\
		IOMUX_PAD(0x005C, MUX_CTL_PAD_MUX_MODE_ALT1, 0x000, 0)	
#define _VF6XX_PAD_PAD_23__ADC0_DA_ADC0SE3				\
		IOMUX_PAD(0x005C, MUX_CTL_PAD_MUX_MODE_ALT2, 0x000, 0)	
#define _VF6XX_PAD_PAD_23__SRC_RCON30					\
		IOMUX_PAD(0x005C, MUX_CTL_PAD_MUX_MODE_ALT3, 0x000, 0)	
#define _VF6XX_PAD_PAD_23__LCD_64F6B_LCD35				\
		IOMUX_PAD(0x005C, MUX_CTL_PAD_MUX_MODE_ALT4, 0x000, 0)	
#define _VF6XX_PAD_PAD_23__SAI2_RX_DATA				\
		IOMUX_PAD(0x005C, MUX_CTL_PAD_MUX_MODE_ALT5, 0x368, 1)	
#define _VF6XX_PAD_PAD_23__VIDEO_IN0_DATA19				\
		IOMUX_PAD(0x005C, MUX_CTL_PAD_MUX_MODE_ALT6, 0x000, 0)	
#define _VF6XX_PAD_PAD_23__QUADSPI1_QSPI_IO3				\
		IOMUX_PAD(0x005C, MUX_CTL_PAD_MUX_MODE_ALT7, 0x000, 0)	

#define _VF6XX_PAD_PAD_24__RGPIOC_GPIO24				\
		IOMUX_PAD(0x0060, MUX_CTL_PAD_MUX_MODE_ALT0, 0x000, 0)	
#define _VF6XX_PAD_PAD_24__FLEXTIMER0_CH2				\
		IOMUX_PAD(0x0060, MUX_CTL_PAD_MUX_MODE_ALT1, 0x000, 0)	
#define _VF6XX_PAD_PAD_24__ADC1_DA_ADC1SE2				\
		IOMUX_PAD(0x0060, MUX_CTL_PAD_MUX_MODE_ALT2, 0x000, 0)	
#define _VF6XX_PAD_PAD_24__SRC_RCON31					\
		IOMUX_PAD(0x0060, MUX_CTL_PAD_MUX_MODE_ALT3, 0x000, 0)	
#define _VF6XX_PAD_PAD_24__LCD_64F6B_LCD36				\
		IOMUX_PAD(0x0060, MUX_CTL_PAD_MUX_MODE_ALT4, 0x000, 0)	
#define _VF6XX_PAD_PAD_24__SAI2_RX_SYNC				\
		IOMUX_PAD(0x0060, MUX_CTL_PAD_MUX_MODE_ALT5, 0x36C, 1)	
#define _VF6XX_PAD_PAD_24__VIDEO_IN0_DATA20				\
		IOMUX_PAD(0x0060, MUX_CTL_PAD_MUX_MODE_ALT6, 0x000, 0)	
#define _VF6XX_PAD_PAD_24__QUADSPI1_QSPI_IO2				\
		IOMUX_PAD(0x0060, MUX_CTL_PAD_MUX_MODE_ALT7, 0x000, 0)	

#define _VF6XX_PAD_PAD_25__RGPIOC_GPIO25				\
		IOMUX_PAD(0x0064, MUX_CTL_PAD_MUX_MODE_ALT0, 0x000, 0)	
#define _VF6XX_PAD_PAD_25__FLEXTIMER0_CH3				\
		IOMUX_PAD(0x0064, MUX_CTL_PAD_MUX_MODE_ALT1, 0x000, 0)	
#define _VF6XX_PAD_PAD_25__ADC1_DA_ADC1SE3				\
		IOMUX_PAD(0x0064, MUX_CTL_PAD_MUX_MODE_ALT2, 0x000, 0)	
#define _VF6XX_PAD_PAD_25__PDB_EXTRING				\
		IOMUX_PAD(0x0064, MUX_CTL_PAD_MUX_MODE_ALT3, 0x000, 0)	
#define _VF6XX_PAD_PAD_25__LCD_64F6B_LCD37				\
		IOMUX_PAD(0x0064, MUX_CTL_PAD_MUX_MODE_ALT4, 0x000, 0)	
#define _VF6XX_PAD_PAD_25__VIDEO_IN0_DATA21				\
		IOMUX_PAD(0x0064, MUX_CTL_PAD_MUX_MODE_ALT6, 0x000, 0)	
#define _VF6XX_PAD_PAD_25__QUADSPI1_QSPI_IO1				\
		IOMUX_PAD(0x0064, MUX_CTL_PAD_MUX_MODE_ALT7, 0x000, 0)	

#define _VF6XX_PAD_PAD_26__RGPIOC_GPIO26				\
		IOMUX_PAD(0x0068, MUX_CTL_PAD_MUX_MODE_ALT0, 0x000, 0)	
#define _VF6XX_PAD_PAD_26__FLEXTIMER0_CH4				\
		IOMUX_PAD(0x0068, MUX_CTL_PAD_MUX_MODE_ALT1, 0x000, 0)	
#define _VF6XX_PAD_PAD_26__SCI_FLX1_TX				\
		IOMUX_PAD(0x0068, MUX_CTL_PAD_MUX_MODE_ALT2, 0x380, 0)	
#define _VF6XX_PAD_PAD_26__ADC0_DA_ADC0SE4				\
		IOMUX_PAD(0x0068, MUX_CTL_PAD_MUX_MODE_ALT3, 0x000, 0)	
#define _VF6XX_PAD_PAD_26__LCD_64F6B_LCD38				\
		IOMUX_PAD(0x0068, MUX_CTL_PAD_MUX_MODE_ALT4, 0x000, 0)	
#define _VF6XX_PAD_PAD_26__VIDEO_IN0_VIU_FID				\
		IOMUX_PAD(0x0068, MUX_CTL_PAD_MUX_MODE_ALT5, 0x3A8, 0)	
#define _VF6XX_PAD_PAD_26__VIDEO_IN0_DATA22				\
		IOMUX_PAD(0x0068, MUX_CTL_PAD_MUX_MODE_ALT6, 0x000, 0)	
#define _VF6XX_PAD_PAD_26__QUADSPI1_QSPI_IO0				\
		IOMUX_PAD(0x0068, MUX_CTL_PAD_MUX_MODE_ALT7, 0x000, 0)	

#define _VF6XX_PAD_PAD_27__RGPIOC_GPIO27				\
		IOMUX_PAD(0x006C, MUX_CTL_PAD_MUX_MODE_ALT0, 0x000, 0)	
#define _VF6XX_PAD_PAD_27__FLEXTIMER0_CH5				\
		IOMUX_PAD(0x006C, MUX_CTL_PAD_MUX_MODE_ALT1, 0x000, 0)	
#define _VF6XX_PAD_PAD_27__SCI_FLX1_RX				\
		IOMUX_PAD(0x006C, MUX_CTL_PAD_MUX_MODE_ALT2, 0x37C, 0)	
#define _VF6XX_PAD_PAD_27__ADC1_DA_ADC1SE4				\
		IOMUX_PAD(0x006C, MUX_CTL_PAD_MUX_MODE_ALT3, 0x000, 0)	
#define _VF6XX_PAD_PAD_27__LCD_64F6B_LCD39				\
		IOMUX_PAD(0x006C, MUX_CTL_PAD_MUX_MODE_ALT4, 0x000, 0)	
#define _VF6XX_PAD_PAD_27__VIDEO_IN0_VIU_DE				\
		IOMUX_PAD(0x006C, MUX_CTL_PAD_MUX_MODE_ALT5, 0x3A4, 0)	
#define _VF6XX_PAD_PAD_27__VIDEO_IN0_DATA23				\
		IOMUX_PAD(0x006C, MUX_CTL_PAD_MUX_MODE_ALT6, 0x000, 0)	
#define _VF6XX_PAD_PAD_27__QUADSPI1_DQS_A				\
		IOMUX_PAD(0x006C, MUX_CTL_PAD_MUX_MODE_ALT7, 0x000, 0)	


#define _VF6XX_PAD_PAD_28__RGPIOC_GPIO28				\
		IOMUX_PAD(0x0070, MUX_CTL_PAD_MUX_MODE_ALT0, 0x000, 0)	
#define _VF6XX_PAD_PAD_28__FLEXTIMER0_CH6				\
		IOMUX_PAD(0x0070, MUX_CTL_PAD_MUX_MODE_ALT1, 0x000, 0)	
#define _VF6XX_PAD_PAD_28__SCI_FLX1_RTS				\
		IOMUX_PAD(0x0070, MUX_CTL_PAD_MUX_MODE_ALT2, 0x000, 0)	
#define _VF6XX_PAD_PAD_28__QUADSPI0_QPCS1_A				\
		IOMUX_PAD(0x0070, MUX_CTL_PAD_MUX_MODE_ALT3, 0x000, 0)	
#define _VF6XX_PAD_PAD_28__LCD_64F6B_LCD40				\
		IOMUX_PAD(0x0070, MUX_CTL_PAD_MUX_MODE_ALT4, 0x000, 0)	
#define _VF6XX_PAD_PAD_28__LPCG0_FB_CLKOUT				\
		IOMUX_PAD(0x0070, MUX_CTL_PAD_MUX_MODE_ALT5, 0x000, 0)	
#define _VF6XX_PAD_PAD_28__VIDEO_IN0_HSYNC				\
		IOMUX_PAD(0x0070, MUX_CTL_PAD_MUX_MODE_ALT6, 0x000, 0)	
#define _VF6XX_PAD_PAD_28__SCI_FLX2_TX				\
		IOMUX_PAD(0x0070, MUX_CTL_PAD_MUX_MODE_ALT7, 0x38C, 0)	

#define _VF6XX_PAD_PAD_29__RGPIOC_GPIO29				\
		IOMUX_PAD(0x0074, MUX_CTL_PAD_MUX_MODE_ALT0, 0x000, 0)	
#define _VF6XX_PAD_PAD_29__FLEXTIMER0_CH7				\
		IOMUX_PAD(0x0074, MUX_CTL_PAD_MUX_MODE_ALT1, 0x000, 0)	
#define _VF6XX_PAD_PAD_29__SCI_FLX1_CTS				\
		IOMUX_PAD(0x0074, MUX_CTL_PAD_MUX_MODE_ALT2, 0x378, 0)	
#define _VF6XX_PAD_PAD_29__QUADSPI0_QPCS1_B				\
		IOMUX_PAD(0x0074, MUX_CTL_PAD_MUX_MODE_ALT3, 0x000, 0)	
#define _VF6XX_PAD_PAD_29__LCD_64F6B_LCD41				\
		IOMUX_PAD(0x0074, MUX_CTL_PAD_MUX_MODE_ALT4, 0x000, 0)	
#define _VF6XX_PAD_PAD_29__VIDEO_IN0_VSYNC				\
		IOMUX_PAD(0x0074, MUX_CTL_PAD_MUX_MODE_ALT6, 0x000, 0)	
#define _VF6XX_PAD_PAD_29__SCI_FLX2_RX				\
		IOMUX_PAD(0x0074, MUX_CTL_PAD_MUX_MODE_ALT7, 0x388, 0)	

#define _VF6XX_PAD_PAD_30__RGPIOC_GPIO30				\
		IOMUX_PAD(0x0078, MUX_CTL_PAD_MUX_MODE_ALT0, 0x000, 0)	
#define _VF6XX_PAD_PAD_30__FLEXTIMER1_CH0				\
		IOMUX_PAD(0x0078, MUX_CTL_PAD_MUX_MODE_ALT1, 0x32C, 0)	
#define _VF6XX_PAD_PAD_30__FLEXTIMER0_QD_PHA				\
		IOMUX_PAD(0x0078, MUX_CTL_PAD_MUX_MODE_ALT3, 0x334, 1)	
#define _VF6XX_PAD_PAD_30__VIDEO_IN0_VIU_DE				\
		IOMUX_PAD(0x0078, MUX_CTL_PAD_MUX_MODE_ALT5, 0x3A4, 1)	
#define _VF6XX_PAD_PAD_30__TCON1_DATA_OUT24				\
		IOMUX_PAD(0x0078, MUX_CTL_PAD_MUX_MODE_ALT7, 0x000, 0)	

#define _VF6XX_PAD_PAD_31__RGPIOC_GPIO31				\
		IOMUX_PAD(0x007C, MUX_CTL_PAD_MUX_MODE_ALT0, 0x000, 0)	
#define _VF6XX_PAD_PAD_31__FLEXTIMER1_CH1				\
		IOMUX_PAD(0x007C, MUX_CTL_PAD_MUX_MODE_ALT1, 0x330, 0)	
#define _VF6XX_PAD_PAD_31__FLEXTIMER1_QD_PHB				\
		IOMUX_PAD(0x007C, MUX_CTL_PAD_MUX_MODE_ALT3, 0x338, 1)	
#define _VF6XX_PAD_PAD_31__TCON1_DATA_OUT25				\
		IOMUX_PAD(0x007C, MUX_CTL_PAD_MUX_MODE_ALT7, 0x000, 0)	

#define _VF6XX_PAD_PAD_32__RGPIOC_GPIO32				\
		IOMUX_PAD(0x0080, MUX_CTL_PAD_MUX_MODE_ALT0, 0x000, 0)	
#define _VF6XX_PAD_PAD_32__SCI_FLX0_TX				\
		IOMUX_PAD(0x0080, MUX_CTL_PAD_MUX_MODE_ALT1, 0x000, 0)	
#define _VF6XX_PAD_PAD_32__TCON0_TCON4				\
		IOMUX_PAD(0x0080, MUX_CTL_PAD_MUX_MODE_ALT4, 0x000, 0)	
#define _VF6XX_PAD_PAD_32__VIDEO_IN0_VIU_DE				\
		IOMUX_PAD(0x0080, MUX_CTL_PAD_MUX_MODE_ALT5, 0x3A4, 2)	
#define _VF6XX_PAD_PAD_32__CCM_CKO1					\
		IOMUX_PAD(0x0080, MUX_CTL_PAD_MUX_MODE_ALT6, 0x000, 0)	
#define _VF6XX_PAD_PAD_32__CCM_ENET_TS_CLKIN				\
		IOMUX_PAD(0x0080, MUX_CTL_PAD_MUX_MODE_ALT7, 0x2F4, 1)	

#define _VF6XX_PAD_PAD_33__RGPIOC_GPIO33				\
		IOMUX_PAD(0x0084, MUX_CTL_PAD_MUX_MODE_ALT0, 0x000, 0)	
#define _VF6XX_PAD_PAD_33__SCI_FLX0_RX				\
		IOMUX_PAD(0x0084, MUX_CTL_PAD_MUX_MODE_ALT1, 0x000, 0)	
#define _VF6XX_PAD_PAD_33__TCON0_TCON5				\
		IOMUX_PAD(0x0084, MUX_CTL_PAD_MUX_MODE_ALT4, 0x000, 0)	
#define _VF6XX_PAD_PAD_33__SNVS_LP_WRAPPER_SNVS_ALARM_OUT		\
		IOMUX_PAD(0x0084, MUX_CTL_PAD_MUX_MODE_ALT5, 0x000, 0)	
#define _VF6XX_PAD_PAD_33__CCM_CKO2					\
		IOMUX_PAD(0x0084, MUX_CTL_PAD_MUX_MODE_ALT6, 0x000, 0)	
#define _VF6XX_PAD_PAD_33__ENET_SWIAHB_MAC0_TMR0			\
		IOMUX_PAD(0x0084, MUX_CTL_PAD_MUX_MODE_ALT7, 0x304, 0)	

#define _VF6XX_PAD_PAD_34__RGPIOC_GPIO34				\
		IOMUX_PAD(0x0088, MUX_CTL_PAD_MUX_MODE_ALT0, 0x000, 0)	
#define _VF6XX_PAD_PAD_34__SCI_FLX0_RTS				\
		IOMUX_PAD(0x0088, MUX_CTL_PAD_MUX_MODE_ALT1, 0x000, 0)	
#define _VF6XX_PAD_PAD_34__DSPI0_CS5					\
		IOMUX_PAD(0x0088, MUX_CTL_PAD_MUX_MODE_ALT3, 0x000, 0)	
#define _VF6XX_PAD_PAD_34__TCON0_TCON6				\
		IOMUX_PAD(0x0088, MUX_CTL_PAD_MUX_MODE_ALT4, 0x000, 0)	
#define _VF6XX_PAD_PAD_34__PLATFORM_FB_AD1				\
		IOMUX_PAD(0x0088, MUX_CTL_PAD_MUX_MODE_ALT5, 0x000, 0)	
#define _VF6XX_PAD_PAD_34__ENET_SWIAHB_MAC0_TMR1			\
		IOMUX_PAD(0x0088, MUX_CTL_PAD_MUX_MODE_ALT7, 0x308, 0)	

#define _VF6XX_PAD_PAD_35__RGPIOC_GPIO35				\
		IOMUX_PAD(0x008C, MUX_CTL_PAD_MUX_MODE_ALT0, 0x000, 0)	
#define _VF6XX_PAD_PAD_35__SCI_FLX0_CTS				\
		IOMUX_PAD(0x008C, MUX_CTL_PAD_MUX_MODE_ALT1, 0x000, 0)	
#define _VF6XX_PAD_PAD_35__DSPI0_CS4					\
		IOMUX_PAD(0x008C, MUX_CTL_PAD_MUX_MODE_ALT3, 0x000, 0)	
#define _VF6XX_PAD_PAD_35__TCON0_TCON7				\
		IOMUX_PAD(0x008C, MUX_CTL_PAD_MUX_MODE_ALT4, 0x000, 0)	
#define _VF6XX_PAD_PAD_35__PLATFORM_FB_AD0				\
		IOMUX_PAD(0x008C, MUX_CTL_PAD_MUX_MODE_ALT5, 0x000, 0)	
#define _VF6XX_PAD_PAD_35__PLATFORM_TRACETL				\
		IOMUX_PAD(0x008C, MUX_CTL_PAD_MUX_MODE_ALT6, 0x000, 0)	

#define _VF6XX_PAD_PAD_36__RGPIOC_GPIO36				\
		IOMUX_PAD(0x0090, MUX_CTL_PAD_MUX_MODE_ALT0, 0x000, 0)	
#define _VF6XX_PAD_PAD_36__CAN0_RXD					\
		IOMUX_PAD(0x0090, MUX_CTL_PAD_MUX_MODE_ALT1, 0x000, 0)	
#define _VF6XX_PAD_PAD_36__I2C0_SCL					\
		IOMUX_PAD(0x0090, MUX_CTL_PAD_MUX_MODE_ALT2, 0x33C, 1)	
#define _VF6XX_PAD_PAD_36__TCON0_TCON8				\
		IOMUX_PAD(0x0090, MUX_CTL_PAD_MUX_MODE_ALT4, 0x000, 0)	
#define _VF6XX_PAD_PAD_36__TCON1_DATA_OUT1				\
		IOMUX_PAD(0x0090, MUX_CTL_PAD_MUX_MODE_ALT7, 0x000, 0)	

#define _VF6XX_PAD_PAD_37__RGPIOC_GPIO37				\
		IOMUX_PAD(0x0094, MUX_CTL_PAD_MUX_MODE_ALT0, 0x000, 0)	
#define _VF6XX_PAD_PAD_37__CAN0_TXD					\
		IOMUX_PAD(0x0094, MUX_CTL_PAD_MUX_MODE_ALT1, 0x000, 0)	
#define _VF6XX_PAD_PAD_37__I2C0_SDA					\
		IOMUX_PAD(0x0094, MUX_CTL_PAD_MUX_MODE_ALT2, 0x340, 1)	
#define _VF6XX_PAD_PAD_37__TCON0_TCON9				\
		IOMUX_PAD(0x0094, MUX_CTL_PAD_MUX_MODE_ALT4, 0x000, 0)	
#define _VF6XX_PAD_PAD_37__VIDEO_IN0_PIX_CLK				\
		IOMUX_PAD(0x0094, MUX_CTL_PAD_MUX_MODE_ALT7, 0x3AC, 0)	

#define _VF6XX_PAD_PAD_38__RGPIOC_GPIO38				\
		IOMUX_PAD(0x0098, MUX_CTL_PAD_MUX_MODE_ALT0, 0x000, 0)	
#define _VF6XX_PAD_PAD_38__CAN1_RXD					\
		IOMUX_PAD(0x0098, MUX_CTL_PAD_MUX_MODE_ALT1, 0x000, 0)	
#define _VF6XX_PAD_PAD_38__I2C1_SCL					\
		IOMUX_PAD(0x0098, MUX_CTL_PAD_MUX_MODE_ALT2, 0x344, 1)	
#define _VF6XX_PAD_PAD_38__TCON0_TCON10				\
		IOMUX_PAD(0x0098, MUX_CTL_PAD_MUX_MODE_ALT4, 0x000, 0)	

#define _VF6XX_PAD_PAD_39__RGPIOC_GPIO39				\
		IOMUX_PAD(0x009C, MUX_CTL_PAD_MUX_MODE_ALT0, 0x000, 0)	
#define _VF6XX_PAD_PAD_39__CAN1_TXD					\
		IOMUX_PAD(0x009C, MUX_CTL_PAD_MUX_MODE_ALT1, 0x000, 0)	
#define _VF6XX_PAD_PAD_39__I2C1_SDA					\
		IOMUX_PAD(0x009C, MUX_CTL_PAD_MUX_MODE_ALT2, 0x348, 1)	
#define _VF6XX_PAD_PAD_39__TCON0_TCON11				\
		IOMUX_PAD(0x009C, MUX_CTL_PAD_MUX_MODE_ALT4, 0x000, 0)	

#define _VF6XX_PAD_PAD_40__RGPIOC_GPIO40				\
		IOMUX_PAD(0x00A0, MUX_CTL_PAD_MUX_MODE_ALT0, 0x000, 0)	
#define _VF6XX_PAD_PAD_40__DSPI0_CS1					\
		IOMUX_PAD(0x00A0, MUX_CTL_PAD_MUX_MODE_ALT1, 0x000, 0)	
#define _VF6XX_PAD_PAD_40__CCM_EXT_AUDIO_MCLK				\
		IOMUX_PAD(0x00A0, MUX_CTL_PAD_MUX_MODE_ALT2, 0x2EC, 2)	
#define _VF6XX_PAD_PAD_40__VIDEO_IN0_DATA9				\
		IOMUX_PAD(0x00A0, MUX_CTL_PAD_MUX_MODE_ALT6, 0x000, 0)	
#define _VF6XX_PAD_PAD_40__CCM_CCMOBS0				\
		IOMUX_PAD(0x00A0, MUX_CTL_PAD_MUX_MODE_ALT7, 0x000, 0)	

#define _VF6XX_PAD_PAD_41__RGPIOC_GPIO41				\
		IOMUX_PAD(0x00A4, MUX_CTL_PAD_MUX_MODE_ALT0, 0x000, 0)	
#define _VF6XX_PAD_PAD_41__DSPI0_CS0					\
		IOMUX_PAD(0x00A4, MUX_CTL_PAD_MUX_MODE_ALT1, 0x000, 0)	
#define _VF6XX_PAD_PAD_41__VIDEO_IN0_DATA10				\
		IOMUX_PAD(0x00A4, MUX_CTL_PAD_MUX_MODE_ALT6, 0x000, 0)	
#define _VF6XX_PAD_PAD_41__CCM_CCMOBS1				\
		IOMUX_PAD(0x00A4, MUX_CTL_PAD_MUX_MODE_ALT7, 0x000, 0)	

#define _VF6XX_PAD_PAD_42__RGPIOC_GPIO42				\
		IOMUX_PAD(0x00A8, MUX_CTL_PAD_MUX_MODE_ALT0, 0x000, 0)	
#define _VF6XX_PAD_PAD_42__DSPI0_SIN					\
		IOMUX_PAD(0x00A8, MUX_CTL_PAD_MUX_MODE_ALT1, 0x000, 0)	
#define _VF6XX_PAD_PAD_42__LCD_64F6B_LCD42				\
		IOMUX_PAD(0x00A8, MUX_CTL_PAD_MUX_MODE_ALT4, 0x000, 0)	
#define _VF6XX_PAD_PAD_42__VIDEO_IN0_DATA11				\
		IOMUX_PAD(0x00A8, MUX_CTL_PAD_MUX_MODE_ALT6, 0x000, 0)	
#define _VF6XX_PAD_PAD_42__CCM_CCMOBS2				\
		IOMUX_PAD(0x00A8, MUX_CTL_PAD_MUX_MODE_ALT7, 0x000, 0)	

#define _VF6XX_PAD_PAD_43__RGPIOC_GPIO43				\
		IOMUX_PAD(0x00AC, MUX_CTL_PAD_MUX_MODE_ALT0, 0x000, 0)	
#define _VF6XX_PAD_PAD_43__DSPI0_SOUT					\
		IOMUX_PAD(0x00AC, MUX_CTL_PAD_MUX_MODE_ALT1, 0x000, 0)	
#define _VF6XX_PAD_PAD_43__LCD_64F6B_LCD43				\
		IOMUX_PAD(0x00AC, MUX_CTL_PAD_MUX_MODE_ALT4, 0x000, 0)	
#define _VF6XX_PAD_PAD_43__VIDEO_IN0_DATA2				\
		IOMUX_PAD(0x00AC, MUX_CTL_PAD_MUX_MODE_ALT6, 0x000, 0)	
#define _VF6XX_PAD_PAD_43__TCON1_DATA_OUT1				\
		IOMUX_PAD(0x00AC, MUX_CTL_PAD_MUX_MODE_ALT7, 0x000, 0)	

#define _VF6XX_PAD_PAD_44__RGPIOC_GPIO44				\
		IOMUX_PAD(0x00B0, MUX_CTL_PAD_MUX_MODE_ALT0, 0x000, 0)	
#define _VF6XX_PAD_PAD_44__DSPI0_SCK					\
		IOMUX_PAD(0x00B0, MUX_CTL_PAD_MUX_MODE_ALT1, 0x000, 0)	
#define _VF6XX_PAD_PAD_44__VIDEO_IN0_VIU_FID				\
		IOMUX_PAD(0x00B0, MUX_CTL_PAD_MUX_MODE_ALT5, 0x3A8, 1)	

#define _VF6XX_PAD_PAD_45__RGPIOC_GPIO45				\
		IOMUX_PAD(0x00B4, MUX_CTL_PAD_MUX_MODE_ALT0, 0x000, 0)	
#define _VF6XX_PAD_PAD_45__ENET_SWIAHB_RMII0_MDC			\
		IOMUX_PAD(0x00B4, MUX_CTL_PAD_MUX_MODE_ALT1, 0x000, 0)	
#define _VF6XX_PAD_PAD_45__FLEXTIMER1_CH0				\
		IOMUX_PAD(0x00B4, MUX_CTL_PAD_MUX_MODE_ALT2, 0x32C, 1)	
#define _VF6XX_PAD_PAD_45__DSPI0_CS3					\
		IOMUX_PAD(0x00B4, MUX_CTL_PAD_MUX_MODE_ALT3, 0x000, 0)	
#define _VF6XX_PAD_PAD_45__ESABI_SCKT					\
		IOMUX_PAD(0x00B4, MUX_CTL_PAD_MUX_MODE_ALT4, 0x310, 0)	
#define _VF6XX_PAD_PAD_45__ESDHC0_CLK					\
		IOMUX_PAD(0x00B4, MUX_CTL_PAD_MUX_MODE_ALT5, 0x000, 0)	
#define _VF6XX_PAD_PAD_45__VIDEO_IN0_DATA0				\
		IOMUX_PAD(0x00B4, MUX_CTL_PAD_MUX_MODE_ALT6, 0x000, 0)	
#define _VF6XX_PAD_PAD_45__SRC_RCON18					\
		IOMUX_PAD(0x00B4, MUX_CTL_PAD_MUX_MODE_ALT7, 0x398, 0)	

#define _VF6XX_PAD_PAD_46__RGPIOC_GPIO46				\
		IOMUX_PAD(0x00B8, MUX_CTL_PAD_MUX_MODE_ALT0, 0x000, 0)	
#define _VF6XX_PAD_PAD_46__ENET_SWIAHB_RMII0_MDIO			\
		IOMUX_PAD(0x00B8, MUX_CTL_PAD_MUX_MODE_ALT1, 0x000, 0)	
#define _VF6XX_PAD_PAD_46__FLEXTIMER1_CH1				\
		IOMUX_PAD(0x00B8, MUX_CTL_PAD_MUX_MODE_ALT2, 0x330, 1)	
#define _VF6XX_PAD_PAD_46__DSPI0_CS2					\
		IOMUX_PAD(0x00B8, MUX_CTL_PAD_MUX_MODE_ALT3, 0x000, 0)	
#define _VF6XX_PAD_PAD_46__ESAI_FST					\
		IOMUX_PAD(0x00B8, MUX_CTL_PAD_MUX_MODE_ALT4, 0x30C, 0)	
#define _VF6XX_PAD_PAD_46__ESDHC0_CMD					\
		IOMUX_PAD(0x00B8, MUX_CTL_PAD_MUX_MODE_ALT5, 0x000, 0)	
#define _VF6XX_PAD_PAD_46__VIDEO_IN0_DATA1				\
		IOMUX_PAD(0x00B8, MUX_CTL_PAD_MUX_MODE_ALT6, 0x000, 0)	
#define _VF6XX_PAD_PAD_46__SRC_RCON19					\
		IOMUX_PAD(0x00B8, MUX_CTL_PAD_MUX_MODE_ALT7, 0x39C, 0)	

#define _VF6XX_PAD_PAD_47__RGPIOC_GPIO47				\
		IOMUX_PAD(0x00BC, MUX_CTL_PAD_MUX_MODE_ALT0, 0x000, 0)	
#define _VF6XX_PAD_PAD_47__ENET_SWIAHB_RMII0_CRS_DV			\
		IOMUX_PAD(0x00BC, MUX_CTL_PAD_MUX_MODE_ALT1, 0x000, 0)	
#define _VF6XX_PAD_PAD_47__SCI_FLX1_TX				\
		IOMUX_PAD(0x00BC, MUX_CTL_PAD_MUX_MODE_ALT2, 0x380, 1)	
#define _VF6XX_PAD_PAD_47__ESAI_SDO0					\
		IOMUX_PAD(0x00BC, MUX_CTL_PAD_MUX_MODE_ALT4, 0x314, 0)	
#define _VF6XX_PAD_PAD_47__ESDHC0_DAT0				\
		IOMUX_PAD(0x00BC, MUX_CTL_PAD_MUX_MODE_ALT5, 0x000, 0)	
#define _VF6XX_PAD_PAD_47__VIDEO_IN0_DATA2				\
		IOMUX_PAD(0x00BC, MUX_CTL_PAD_MUX_MODE_ALT6, 0x000, 0)	
#define _VF6XX_PAD_PAD_47__SRC_RCON20					\
		IOMUX_PAD(0x00BC, MUX_CTL_PAD_MUX_MODE_ALT7, 0x3A0, 0)	

#define _VF6XX_PAD_PAD_48__RGPIOC_GPIO48				\
		IOMUX_PAD(0x00C0, MUX_CTL_PAD_MUX_MODE_ALT0, 0x000, 0)	
#define _VF6XX_PAD_PAD_48__ENET_SWIAHB_RMII0_RXD1			\
		IOMUX_PAD(0x00C0, MUX_CTL_PAD_MUX_MODE_ALT1, 0x000, 0)	
#define _VF6XX_PAD_PAD_48__SCI_FLX1_RX				\
		IOMUX_PAD(0x00C0, MUX_CTL_PAD_MUX_MODE_ALT2, 0x37C, 1)	
#define _VF6XX_PAD_PAD_48__ESAI_SDO1					\
		IOMUX_PAD(0x00C0, MUX_CTL_PAD_MUX_MODE_ALT4, 0x318, 0)	
#define _VF6XX_PAD_PAD_48__ESDHC0_DAT1				\
		IOMUX_PAD(0x00C0, MUX_CTL_PAD_MUX_MODE_ALT5, 0x000, 0)	
#define _VF6XX_PAD_PAD_48__VIDEO_IN0_DATA3				\
		IOMUX_PAD(0x00C0, MUX_CTL_PAD_MUX_MODE_ALT6, 0x000, 0)	
#define _VF6XX_PAD_PAD_48__TCON0_DATA_OUT18				\
		IOMUX_PAD(0x00C0, MUX_CTL_PAD_MUX_MODE_ALT7, 0x000, 0)	

#define _VF6XX_PAD_PAD_49__RGPIOC_GPIO49				\
		IOMUX_PAD(0x00C4, MUX_CTL_PAD_MUX_MODE_ALT0, 0x000, 0)	
#define _VF6XX_PAD_PAD_49__ENET_SWIAHB_RMII0_RXD0			\
		IOMUX_PAD(0x00C4, MUX_CTL_PAD_MUX_MODE_ALT1, 0x000, 0)	
#define _VF6XX_PAD_PAD_49__SCI_FLX1_RTS				\
		IOMUX_PAD(0x00C4, MUX_CTL_PAD_MUX_MODE_ALT2, 0x000, 0)	
#define _VF6XX_PAD_PAD_49__DSPI1_CS1					\
		IOMUX_PAD(0x00C4, MUX_CTL_PAD_MUX_MODE_ALT3, 0x000, 0)	
#define _VF6XX_PAD_PAD_49__ESAI_SDO2					\
		IOMUX_PAD(0x00C4, MUX_CTL_PAD_MUX_MODE_ALT4, 0x31C, 0)	
#define _VF6XX_PAD_PAD_49__ESDHC0_DAT2				\
		IOMUX_PAD(0x00C4, MUX_CTL_PAD_MUX_MODE_ALT5, 0x000, 0)	
#define _VF6XX_PAD_PAD_49__VIDEO_IN0_DATA4				\
		IOMUX_PAD(0x00C4, MUX_CTL_PAD_MUX_MODE_ALT6, 0x000, 0)	
#define _VF6XX_PAD_PAD_49__TCON0_DATA_OUT19				\
		IOMUX_PAD(0x00C4, MUX_CTL_PAD_MUX_MODE_ALT7, 0x000, 0)	

#define _VF6XX_PAD_PAD_50__RGPIOC_GPIO50				\
		IOMUX_PAD(0x00C8, MUX_CTL_PAD_MUX_MODE_ALT0, 0x000, 0)	
#define _VF6XX_PAD_PAD_50__ENET_SWIAHB_RMII0_RXER			\
		IOMUX_PAD(0x00C8, MUX_CTL_PAD_MUX_MODE_ALT1, 0x000, 0)	
#define _VF6XX_PAD_PAD_50__SCI_FLX1_CTS				\
		IOMUX_PAD(0x00C8, MUX_CTL_PAD_MUX_MODE_ALT2, 0x378, 1)	
#define _VF6XX_PAD_PAD_50__DSPI1_CS0					\
		IOMUX_PAD(0x00C8, MUX_CTL_PAD_MUX_MODE_ALT3, 0x300, 0)	
#define _VF6XX_PAD_PAD_50__ESAI_SDO3					\
		IOMUX_PAD(0x00C8, MUX_CTL_PAD_MUX_MODE_ALT4, 0x320, 0)	
#define _VF6XX_PAD_PAD_50__ESDHC0_DAT3				\
		IOMUX_PAD(0x00C8, MUX_CTL_PAD_MUX_MODE_ALT5, 0x000, 0)	
#define _VF6XX_PAD_PAD_50__VIDEO_IN0_DATA5				\
		IOMUX_PAD(0x00C8, MUX_CTL_PAD_MUX_MODE_ALT6, 0x000, 0)	
#define _VF6XX_PAD_PAD_50__TCON0_DATA_OUT10				\
		IOMUX_PAD(0x00C8, MUX_CTL_PAD_MUX_MODE_ALT7, 0x000, 0)	

#define _VF6XX_PAD_PAD_51__RGPIOC_GPIO51				\
		IOMUX_PAD(0x00CC, MUX_CTL_PAD_MUX_MODE_ALT0, 0x000, 0)	
#define _VF6XX_PAD_PAD_51__ENET_SWIAHB_RMII0_TXD1			\
		IOMUX_PAD(0x00CC, MUX_CTL_PAD_MUX_MODE_ALT1, 0x000, 0)	
#define _VF6XX_PAD_PAD_51__DSPI1_SIN					\
		IOMUX_PAD(0x00CC, MUX_CTL_PAD_MUX_MODE_ALT3, 0x2FC, 0)	
#define _VF6XX_PAD_PAD_51__ESAI_SDI0					\
		IOMUX_PAD(0x00CC, MUX_CTL_PAD_MUX_MODE_ALT4, 0x328, 0)	
#define _VF6XX_PAD_PAD_51__ESDHC0_WP					\
		IOMUX_PAD(0x00CC, MUX_CTL_PAD_MUX_MODE_ALT5, 0x000, 0)	
#define _VF6XX_PAD_PAD_51__VIDEO_IN0_DATA6				\
		IOMUX_PAD(0x00CC, MUX_CTL_PAD_MUX_MODE_ALT6, 0x000, 0)	
#define _VF6XX_PAD_PAD_51__TCON0_DATA_OUT11				\
		IOMUX_PAD(0x00CC, MUX_CTL_PAD_MUX_MODE_ALT7, 0x000, 0)	

#define _VF6XX_PAD_PAD_52__RGPIOC_GPIO52				\
		IOMUX_PAD(0x00D0, MUX_CTL_PAD_MUX_MODE_ALT0, 0x000, 0)	
#define _VF6XX_PAD_PAD_52__ENET_SWIAHB_RMII0_TXD0			\
		IOMUX_PAD(0x00D0, MUX_CTL_PAD_MUX_MODE_ALT1, 0x000, 0)	
#define _VF6XX_PAD_PAD_52__DSPI1_SOUT					\
		IOMUX_PAD(0x00D0, MUX_CTL_PAD_MUX_MODE_ALT3, 0x000, 0)	
#define _VF6XX_PAD_PAD_52__ESAI_SDI1					\
		IOMUX_PAD(0x00D0, MUX_CTL_PAD_MUX_MODE_ALT4, 0x324, 0)	
#define _VF6XX_PAD_PAD_52__VIDEO_IN0_DATA7				\
		IOMUX_PAD(0x00D0, MUX_CTL_PAD_MUX_MODE_ALT6, 0x000, 0)	
#define _VF6XX_PAD_PAD_52__TCON0_DATA_OUT2				\
		IOMUX_PAD(0x00D0, MUX_CTL_PAD_MUX_MODE_ALT7, 0x000, 0)	

#define _VF6XX_PAD_PAD_53__RGPIOC_GPIO53				\
		IOMUX_PAD(0x00D4, MUX_CTL_PAD_MUX_MODE_ALT0, 0x000, 0)		
#define _VF6XX_PAD_PAD_53__ENET_SWIAHB_RMII0_TXEN			\
		IOMUX_PAD(0x00D4, MUX_CTL_PAD_MUX_MODE_ALT1, 0x000, 0)
#define _VF6XX_PAD_PAD_53__DSPI1_SCK					\
		IOMUX_PAD(0x00D4, MUX_CTL_PAD_MUX_MODE_ALT3, 0x2F8, 0)
#define _VF6XX_PAD_PAD_53__VIDEO_IN0_DATA8				\
		IOMUX_PAD(0x00D4, MUX_CTL_PAD_MUX_MODE_ALT6, 0x000, 0)
#define _VF6XX_PAD_PAD_53__TCON0_DATA_OUT3				\
		IOMUX_PAD(0x00D4, MUX_CTL_PAD_MUX_MODE_ALT7, 0x000, 0)

#define _VF6XX_PAD_PAD_54__RGPIOC_GPIO54				\
		IOMUX_PAD(0x00D8, MUX_CTL_PAD_MUX_MODE_ALT0, 0x000, 0)	
#define _VF6XX_PAD_PAD_54__ENET_SWIAHB_RMII1_MDC			\
		IOMUX_PAD(0x00D8, MUX_CTL_PAD_MUX_MODE_ALT1, 0x000, 0)	
#define _VF6XX_PAD_PAD_54__ESAI_SCKT					\
		IOMUX_PAD(0x00D8, MUX_CTL_PAD_MUX_MODE_ALT3, 0x310, 1)	
#define _VF6XX_PAD_PAD_54__MLB_TOP_MLBCLK				\
		IOMUX_PAD(0x00D8, MUX_CTL_PAD_MUX_MODE_ALT6, 0x354, 1)	
#define _VF6XX_PAD_PAD_54__VIU_MUX_DEBUG_OUT0				\
		IOMUX_PAD(0x00D8, MUX_CTL_PAD_MUX_MODE_ALT7, 0x000, 0)	

#define _VF6XX_PAD_PAD_55__RGPIOC_GPIO55				\
		IOMUX_PAD(0x00DC, MUX_CTL_PAD_MUX_MODE_ALT0, 0x000, 0)	
#define _VF6XX_PAD_PAD_55__ENET_SWIAHB_RMII1_MDIO			\
		IOMUX_PAD(0x00DC, MUX_CTL_PAD_MUX_MODE_ALT1, 0x000, 0)	
#define _VF6XX_PAD_PAD_55__ESAI_FST					\
		IOMUX_PAD(0x00DC, MUX_CTL_PAD_MUX_MODE_ALT3, 0x30C, 1)	
#define _VF6XX_PAD_PAD_55__MLB_TOP_MLBSIGNAL				\
		IOMUX_PAD(0x00DC, MUX_CTL_PAD_MUX_MODE_ALT6, 0x35C, 1)	
#define _VF6XX_PAD_PAD_55__VIU_MUX_DEBUG_OUT1				\
		IOMUX_PAD(0x00DC, MUX_CTL_PAD_MUX_MODE_ALT7, 0x000, 0)	

#define _VF6XX_PAD_PAD_56__RGPIOC_GPIO56				\
		IOMUX_PAD(0x00E0, MUX_CTL_PAD_MUX_MODE_ALT0, 0x000, 0)	
#define _VF6XX_PAD_PAD_56__ENET_SWIAHB_RMII1_CRS_DV			\
		IOMUX_PAD(0x00E0, MUX_CTL_PAD_MUX_MODE_ALT1, 0x000, 0)	
#define _VF6XX_PAD_PAD_56__ESAI_SDO0					\
		IOMUX_PAD(0x00E0, MUX_CTL_PAD_MUX_MODE_ALT3, 0x314, 1)	
#define _VF6XX_PAD_PAD_56__MLB_TOP_MLBDATA				\
		IOMUX_PAD(0x00E0, MUX_CTL_PAD_MUX_MODE_ALT6, 0x358, 1)	
#define _VF6XX_PAD_PAD_56__VIU_MUX_DEBUG_OUT2				\
		IOMUX_PAD(0x00E0, MUX_CTL_PAD_MUX_MODE_ALT7, 0x000, 0)	

#define _VF6XX_PAD_PAD_57__RGPIOC_GPIO57				\
		IOMUX_PAD(0x00E4, MUX_CTL_PAD_MUX_MODE_ALT0, 0x000, 0)	
#define _VF6XX_PAD_PAD_57__ENET_SWIAHB_RMII1_RXD1			\
		IOMUX_PAD(0x00E4, MUX_CTL_PAD_MUX_MODE_ALT1, 0x000, 0)	
#define _VF6XX_PAD_PAD_57__ESAI_SDO1					\
		IOMUX_PAD(0x00E4, MUX_CTL_PAD_MUX_MODE_ALT3, 0x318, 1)	
#define _VF6XX_PAD_PAD_57__SAI2_TX_BCLK				\
		IOMUX_PAD(0x00E4, MUX_CTL_PAD_MUX_MODE_ALT5, 0x370, 1)	
#define _VF6XX_PAD_PAD_57__VIU_MUX_DEBUG_OUT3				\
		IOMUX_PAD(0x00E4, MUX_CTL_PAD_MUX_MODE_ALT7, 0x000, 0)	

#define _VF6XX_PAD_PAD_58__RGPIOC_GPIO58				\
		IOMUX_PAD(0x00E8, MUX_CTL_PAD_MUX_MODE_ALT0, 0x000, 0)	
#define _VF6XX_PAD_PAD_58__ENET_SWIAHB_RMII1_RXD0			\
		IOMUX_PAD(0x00E8, MUX_CTL_PAD_MUX_MODE_ALT1, 0x000, 0)	
#define _VF6XX_PAD_PAD_58__ESAI_SDO2					\
		IOMUX_PAD(0x00E8, MUX_CTL_PAD_MUX_MODE_ALT3, 0x31C, 1)	
#define _VF6XX_PAD_PAD_58__SAI2_RX_BCLK				\
		IOMUX_PAD(0x00E8, MUX_CTL_PAD_MUX_MODE_ALT5, 0x364, 2)	
#define _VF6XX_PAD_PAD_58__VIU_MUX_DEBUG_OUT4				\
		IOMUX_PAD(0x00E8, MUX_CTL_PAD_MUX_MODE_ALT7, 0x000, 0)	

#define _VF6XX_PAD_PAD_59__RGPIOC_GPIO59				\
		IOMUX_PAD(0x00EC, MUX_CTL_PAD_MUX_MODE_ALT0, 0x000, 0)	
#define _VF6XX_PAD_PAD_59__ENET_SWIAHB_RMII1_RXER			\
		IOMUX_PAD(0x00EC, MUX_CTL_PAD_MUX_MODE_ALT1, 0x000, 0)	
#define _VF6XX_PAD_PAD_59__ESAI_SDO3					\
		IOMUX_PAD(0x00EC, MUX_CTL_PAD_MUX_MODE_ALT3, 0x320, 1)	
#define _VF6XX_PAD_PAD_59__SCI_FLX5_TX				\
		IOMUX_PAD(0x00EC, MUX_CTL_PAD_MUX_MODE_ALT4, 0x000, 0)	
#define _VF6XX_PAD_PAD_59__SAI2_RX_DATA				\
		IOMUX_PAD(0x00EC, MUX_CTL_PAD_MUX_MODE_ALT5, 0x368, 2)	
#define _VF6XX_PAD_PAD_59__ADC0_DA_ADC0SE6				\
		IOMUX_PAD(0x00EC, MUX_CTL_PAD_MUX_MODE_ALT6, 0x000, 0)	
#define _VF6XX_PAD_PAD_59__VIU_MUX_DEBUG_OUT5				\
		IOMUX_PAD(0x00EC, MUX_CTL_PAD_MUX_MODE_ALT7, 0x000, 0)	

#define _VF6XX_PAD_PAD_60__RGPIOC_GPIO60				\
		IOMUX_PAD(0x00F0, MUX_CTL_PAD_MUX_MODE_ALT0, 0x000, 0)	
#define _VF6XX_PAD_PAD_60__ENET_SWIAHB_RMII1_TXD1			\
		IOMUX_PAD(0x00F0, MUX_CTL_PAD_MUX_MODE_ALT1, 0x000, 0)	
#define _VF6XX_PAD_PAD_60__ESAI_SDI0					\
		IOMUX_PAD(0x00F0, MUX_CTL_PAD_MUX_MODE_ALT3, 0x328, 1)	
#define _VF6XX_PAD_PAD_60__SCI_FLX5_RX				\
		IOMUX_PAD(0x00F0, MUX_CTL_PAD_MUX_MODE_ALT4, 0x000, 0)	
#define _VF6XX_PAD_PAD_60__SAI2_TX_DATA				\
		IOMUX_PAD(0x00F0, MUX_CTL_PAD_MUX_MODE_ALT5, 0x000, 0)	
#define _VF6XX_PAD_PAD_60__ADC0_DA_ADC0SE7				\
		IOMUX_PAD(0x00F0, MUX_CTL_PAD_MUX_MODE_ALT6, 0x000, 0)	
#define _VF6XX_PAD_PAD_60__VIU_MUX_DEBUG_OUT6				\
		IOMUX_PAD(0x00F0, MUX_CTL_PAD_MUX_MODE_ALT7, 0x000, 0)	

#define _VF6XX_PAD_PAD_61__RGPIOC_GPIO61				\
		IOMUX_PAD(0x00F4, MUX_CTL_PAD_MUX_MODE_ALT0, 0x000, 0)		
#define _VF6XX_PAD_PAD_61__ENET_SWIAHB_RMII1_TXD0			\
		IOMUX_PAD(0x00F4, MUX_CTL_PAD_MUX_MODE_ALT1, 0x000, 0)		
#define _VF6XX_PAD_PAD_61__ESAI_SDI1					\
		IOMUX_PAD(0x00F4, MUX_CTL_PAD_MUX_MODE_ALT3, 0x324, 1)		
#define _VF6XX_PAD_PAD_61__SCI_FLX5_RTS				\
		IOMUX_PAD(0x00F4, MUX_CTL_PAD_MUX_MODE_ALT4, 0x000, 0)		
#define _VF6XX_PAD_PAD_61__SAI2_RX_SYNC				\
		IOMUX_PAD(0x00F4, MUX_CTL_PAD_MUX_MODE_ALT5, 0x36C, 2)		
#define _VF6XX_PAD_PAD_61__ADC1_DA_ADC1SE6				\
		IOMUX_PAD(0x00F4, MUX_CTL_PAD_MUX_MODE_ALT6, 0x000, 0)		
#define _VF6XX_PAD_PAD_61__VIU_MUX_DEBUG_OUT7				\
		IOMUX_PAD(0x00F4, MUX_CTL_PAD_MUX_MODE_ALT7, 0x000, 0)		

#define _VF6XX_PAD_PAD_62__RGPIOC_GPIO62				\
		IOMUX_PAD(0x00F8, MUX_CTL_PAD_MUX_MODE_ALT0, 0x000, 0)		
#define _VF6XX_PAD_PAD_62__ENET_SWIAHB_RMII1_TXEN			\
		IOMUX_PAD(0x00F8, MUX_CTL_PAD_MUX_MODE_ALT1, 0x000, 0)		
#define _VF6XX_PAD_PAD_62__ADC1_DA_ADC1SE7				\
		IOMUX_PAD(0x00F8, MUX_CTL_PAD_MUX_MODE_ALT3, 0x000, 0)		
#define _VF6XX_PAD_PAD_62__SCI_FLX5_CTS				\
		IOMUX_PAD(0x00F8, MUX_CTL_PAD_MUX_MODE_ALT4, 0x000, 0)		
#define _VF6XX_PAD_PAD_62__SAI2_TX_SYNC				\
		IOMUX_PAD(0x00F8, MUX_CTL_PAD_MUX_MODE_ALT5, 0x374, 1)		
#define _VF6XX_PAD_PAD_62__USB_VF6XX_USB1_SOF_PULSE			\
		IOMUX_PAD(0x00F8, MUX_CTL_PAD_MUX_MODE_ALT6, 0x000, 0)		
#define _VF6XX_PAD_PAD_62__VIU_MUX_DEBUG_OUT8				\
		IOMUX_PAD(0x00F8, MUX_CTL_PAD_MUX_MODE_ALT7, 0x000, 0)		

#define _VF6XX_PAD_PAD_63__RGPIOC_GPIO63				\
		IOMUX_PAD(0x00FC, MUX_CTL_PAD_MUX_MODE_ALT0, 0x000, 0)		
#define _VF6XX_PAD_PAD_63__PLATFORM_FB_AD3				\
		IOMUX_PAD(0x00FC, MUX_CTL_PAD_MUX_MODE_ALT1, 0x000, 0)		
#define _VF6XX_PAD_PAD_63__NFC_MLC_NF_IO15				\
		IOMUX_PAD(0x00FC, MUX_CTL_PAD_MUX_MODE_ALT2, 0x000, 0)		
#define _VF6XX_PAD_PAD_63__FLEXTIMER3_CH0				\
		IOMUX_PAD(0x00FC, MUX_CTL_PAD_MUX_MODE_ALT4, 0x000, 0)		
#define _VF6XX_PAD_PAD_63__DSPI2_CS1					\
		IOMUX_PAD(0x00FC, MUX_CTL_PAD_MUX_MODE_ALT5, 0x000, 0)		
#define _VF6XX_PAD_PAD_63__VIU_MUX_DEBUG_OUT9				\
		IOMUX_PAD(0x00FC, MUX_CTL_PAD_MUX_MODE_ALT7, 0x000, 0)		

#define _VF6XX_PAD_PAD_64__RGPIOC_GPIO64				\
		IOMUX_PAD(0x0100, MUX_CTL_PAD_MUX_MODE_ALT0, 0x000, 0)		
#define _VF6XX_PAD_PAD_64__PLATFORM_FB_AD30				\
		IOMUX_PAD(0x0100, MUX_CTL_PAD_MUX_MODE_ALT1, 0x000, 0)		
#define _VF6XX_PAD_PAD_64__NFC_MLC_NF_IO14				\
		IOMUX_PAD(0x0100, MUX_CTL_PAD_MUX_MODE_ALT2, 0x000, 0)		
#define _VF6XX_PAD_PAD_64__FLEXTIMER3_CH1				\
		IOMUX_PAD(0x0100, MUX_CTL_PAD_MUX_MODE_ALT4, 0x000, 0)		
#define _VF6XX_PAD_PAD_64__DSPI2_CS0					\
		IOMUX_PAD(0x0100, MUX_CTL_PAD_MUX_MODE_ALT5, 0x000, 0)		
#define _VF6XX_PAD_PAD_64__VIU_MUX_DEBUG_OUT10			\
		IOMUX_PAD(0x0100, MUX_CTL_PAD_MUX_MODE_ALT7, 0x000, 0)		

#define _VF6XX_PAD_PAD_65__RGPIOC_GPIO65				\
		IOMUX_PAD(0x0104, MUX_CTL_PAD_MUX_MODE_ALT0, 0x000, 0)		
#define _VF6XX_PAD_PAD_65__PLATFORM_FB_AD29				\
		IOMUX_PAD(0x0104, MUX_CTL_PAD_MUX_MODE_ALT1, 0x000, 0)		
#define _VF6XX_PAD_PAD_65__NFC_MLC_NF_IO13				\
		IOMUX_PAD(0x0104, MUX_CTL_PAD_MUX_MODE_ALT2, 0x000, 0)		
#define _VF6XX_PAD_PAD_65__FLEXTIMER3_CH2				\
		IOMUX_PAD(0x0104, MUX_CTL_PAD_MUX_MODE_ALT4, 0x000, 0)		
#define _VF6XX_PAD_PAD_65__DSPI2_SIN					\
		IOMUX_PAD(0x0104, MUX_CTL_PAD_MUX_MODE_ALT5, 0x000, 0)		
#define _VF6XX_PAD_PAD_65__VIU_MUX_DEBUG_OUT11			\
		IOMUX_PAD(0x0104, MUX_CTL_PAD_MUX_MODE_ALT7, 0x000, 0)		

#define _VF6XX_PAD_PAD_66__RGPIOC_GPIO66				\
		IOMUX_PAD(0x0108, MUX_CTL_PAD_MUX_MODE_ALT0, 0x000, 0)		
#define _VF6XX_PAD_PAD_66__PLATFORM_FB_AD28				\
		IOMUX_PAD(0x0108, MUX_CTL_PAD_MUX_MODE_ALT1, 0x000, 0)		
#define _VF6XX_PAD_PAD_66__NFC_MLC_NF_IO12				\
		IOMUX_PAD(0x0108, MUX_CTL_PAD_MUX_MODE_ALT2, 0x000, 0)		
#define _VF6XX_PAD_PAD_66__I2C2_SCL					\
		IOMUX_PAD(0x0108, MUX_CTL_PAD_MUX_MODE_ALT3, 0x34C, 1)		
#define _VF6XX_PAD_PAD_66__FLEXTIMER3_CH3				\
		IOMUX_PAD(0x0108, MUX_CTL_PAD_MUX_MODE_ALT4, 0x000, 0)		
#define _VF6XX_PAD_PAD_66__DSPI2_SOUT					\
		IOMUX_PAD(0x0108, MUX_CTL_PAD_MUX_MODE_ALT5, 0x000, 0)		
#define _VF6XX_PAD_PAD_66__VIU_MUX_DEBUG_OUT12			\
		IOMUX_PAD(0x0108, MUX_CTL_PAD_MUX_MODE_ALT7, 0x000, 0)		

#define _VF6XX_PAD_PAD_67__RGPIOC_GPIO67				\
		IOMUX_PAD(0x010C, MUX_CTL_PAD_MUX_MODE_ALT0, 0x000, 0)		
#define _VF6XX_PAD_PAD_67__PLATFORM_FB_AD27				\
		IOMUX_PAD(0x010C, MUX_CTL_PAD_MUX_MODE_ALT1, 0x000, 0)		
#define _VF6XX_PAD_PAD_67__NFC_MLC_NF_IO11				\
		IOMUX_PAD(0x010C, MUX_CTL_PAD_MUX_MODE_ALT2, 0x000, 0)		
#define _VF6XX_PAD_PAD_67__I2C2_SDA					\
		IOMUX_PAD(0x010C, MUX_CTL_PAD_MUX_MODE_ALT3, 0x350, 1)		
#define _VF6XX_PAD_PAD_67__FLEXTIMER3_CH4				\
		IOMUX_PAD(0x010C, MUX_CTL_PAD_MUX_MODE_ALT4, 0x000, 0)		
#define _VF6XX_PAD_PAD_67__DSPI2_SCK					\
		IOMUX_PAD(0x010C, MUX_CTL_PAD_MUX_MODE_ALT5, 0x000, 0)		
#define _VF6XX_PAD_PAD_67__VIU_MUX_DEBUG_OUT13			\
		IOMUX_PAD(0x010C, MUX_CTL_PAD_MUX_MODE_ALT7, 0x000, 0)		

#define _VF6XX_PAD_PAD_68__RGPIOC_GPIO68				\
		IOMUX_PAD(0x0110, MUX_CTL_PAD_MUX_MODE_ALT0, 0x000, 0)		
#define _VF6XX_PAD_PAD_68__PLATFORM_FB_AD26				\
		IOMUX_PAD(0x0110, MUX_CTL_PAD_MUX_MODE_ALT1, 0x000, 0)		
#define _VF6XX_PAD_PAD_68__NFC_MLC_NF_IO10				\
		IOMUX_PAD(0x0110, MUX_CTL_PAD_MUX_MODE_ALT2, 0x000, 0)		
#define _VF6XX_PAD_PAD_68__FLEXTIMER3_CH5				\
		IOMUX_PAD(0x0110, MUX_CTL_PAD_MUX_MODE_ALT4, 0x000, 0)		
#define _VF6XX_PAD_PAD_68__ESDHC1_WP					\
		IOMUX_PAD(0x0110, MUX_CTL_PAD_MUX_MODE_ALT5, 0x000, 0)		
#define _VF6XX_PAD_PAD_68__VIU_MUX_DEBUG_OUT14			\
		IOMUX_PAD(0x0110, MUX_CTL_PAD_MUX_MODE_ALT7, 0x000, 0)		

#define _VF6XX_PAD_PAD_69__RGPIOC_GPIO69				\
		IOMUX_PAD(0x0114, MUX_CTL_PAD_MUX_MODE_ALT0, 0x000, 0)		
#define _VF6XX_PAD_PAD_69__PLATFORM_FB_AD25				\
		IOMUX_PAD(0x0114, MUX_CTL_PAD_MUX_MODE_ALT1, 0x000, 0)		
#define _VF6XX_PAD_PAD_69__NFC_MLC_NF_IO9				\
		IOMUX_PAD(0x0114, MUX_CTL_PAD_MUX_MODE_ALT2, 0x000, 0)		
#define _VF6XX_PAD_PAD_69__FLEXTIMER3_CH6				\
		IOMUX_PAD(0x0114, MUX_CTL_PAD_MUX_MODE_ALT4, 0x000, 0)		
#define _VF6XX_PAD_PAD_69__VIU_MUX_DEBUG_OUT15			\
		IOMUX_PAD(0x0114, MUX_CTL_PAD_MUX_MODE_ALT7, 0x000, 0)		

#define _VF6XX_PAD_PAD_70__RGPIOC_GPIO70				\
		IOMUX_PAD(0x0118, MUX_CTL_PAD_MUX_MODE_ALT0, 0x000, 0)		
#define _VF6XX_PAD_PAD_70__PLATFORM_FB_AD24				\
		IOMUX_PAD(0x0118, MUX_CTL_PAD_MUX_MODE_ALT1, 0x000, 0)		
#define _VF6XX_PAD_PAD_70__NFC_MLC_NF_IO8				\
		IOMUX_PAD(0x0118, MUX_CTL_PAD_MUX_MODE_ALT2, 0x000, 0)		
#define _VF6XX_PAD_PAD_70__FLEXTIMER3_CH7				\
		IOMUX_PAD(0x0118, MUX_CTL_PAD_MUX_MODE_ALT4, 0x000, 0)		
#define _VF6XX_PAD_PAD_70__VIU_MUX_DEBUG_OUT16			\
		IOMUX_PAD(0x0118, MUX_CTL_PAD_MUX_MODE_ALT7, 0x000, 0)		

#define _VF6XX_PAD_PAD_71__RGPIOC_GPIO71				\
		IOMUX_PAD(0x011C, MUX_CTL_PAD_MUX_MODE_ALT0, 0x000, 0)		
#define _VF6XX_PAD_PAD_71__PLATFORM_FB_AD23				\
		IOMUX_PAD(0x011C, MUX_CTL_PAD_MUX_MODE_ALT1, 0x000, 0)		
#define _VF6XX_PAD_PAD_71__NFC_MLC_NF_IO7				\
		IOMUX_PAD(0x011C, MUX_CTL_PAD_MUX_MODE_ALT2, 0x000, 0)		
#define _VF6XX_PAD_PAD_71__FLEXTIMER2_CH0				\
		IOMUX_PAD(0x011C, MUX_CTL_PAD_MUX_MODE_ALT3, 0x000, 0)		
#define _VF6XX_PAD_PAD_71__ENET_SWIAHB_MAC0_TMR0			\
		IOMUX_PAD(0x011C, MUX_CTL_PAD_MUX_MODE_ALT4, 0x304, 1)		
#define _VF6XX_PAD_PAD_71__ESDHC0_DAT4				\
		IOMUX_PAD(0x011C, MUX_CTL_PAD_MUX_MODE_ALT5, 0x000, 0)		
#define _VF6XX_PAD_PAD_71__SCI_FLX2_TX				\
		IOMUX_PAD(0x011C, MUX_CTL_PAD_MUX_MODE_ALT6, 0x38C, 1)		
#define _VF6XX_PAD_PAD_71__TCON1_DATA_OUT21				\
		IOMUX_PAD(0x011C, MUX_CTL_PAD_MUX_MODE_ALT7, 0x000, 0)		

#define _VF6XX_PAD_PAD_72__RGPIOC_GPIO72				\
		IOMUX_PAD(0x0120, MUX_CTL_PAD_MUX_MODE_ALT0, 0x000, 0)		
#define _VF6XX_PAD_PAD_72__PLATFORM_FB_AD22				\
		IOMUX_PAD(0x0120, MUX_CTL_PAD_MUX_MODE_ALT1, 0x000, 0)		
#define _VF6XX_PAD_PAD_72__NFC_MLC_NF_IO6				\
		IOMUX_PAD(0x0120, MUX_CTL_PAD_MUX_MODE_ALT2, 0x000, 0)		
#define _VF6XX_PAD_PAD_72__FLEXTIMER2_CH1				\
		IOMUX_PAD(0x0120, MUX_CTL_PAD_MUX_MODE_ALT3, 0x000, 0)		
#define _VF6XX_PAD_PAD_72__ENET_SWIAHB_MAC0_TMR1			\
		IOMUX_PAD(0x0120, MUX_CTL_PAD_MUX_MODE_ALT4, 0x308, 1)		
#define _VF6XX_PAD_PAD_72__ESDHC0_DAT5				\
		IOMUX_PAD(0x0120, MUX_CTL_PAD_MUX_MODE_ALT5, 0x000, 0)		
#define _VF6XX_PAD_PAD_72__SCI_FLX2_RX				\
		IOMUX_PAD(0x0120, MUX_CTL_PAD_MUX_MODE_ALT6, 0x388, 1)		
#define _VF6XX_PAD_PAD_72__TCON1_DATA_OUT22				\
		IOMUX_PAD(0x0120, MUX_CTL_PAD_MUX_MODE_ALT7, 0x000, 0)		

#define _VF6XX_PAD_PAD_73__RGPIOC_GPIO73				\
		IOMUX_PAD(0x0124, MUX_CTL_PAD_MUX_MODE_ALT0, 0x000, 0)		
#define _VF6XX_PAD_PAD_73__PLATFORM_FB_AD21				\
		IOMUX_PAD(0x0124, MUX_CTL_PAD_MUX_MODE_ALT1, 0x000, 0)		
#define _VF6XX_PAD_PAD_73__NFC_MLC_NF_IO5				\
		IOMUX_PAD(0x0124, MUX_CTL_PAD_MUX_MODE_ALT2, 0x000, 0)		
#define _VF6XX_PAD_PAD_73__ENET_SWIAHB_MAC0_TMR2			\
		IOMUX_PAD(0x0124, MUX_CTL_PAD_MUX_MODE_ALT4, 0x000, 0)		
#define _VF6XX_PAD_PAD_73__ESDHC0_DAT6				\
		IOMUX_PAD(0x0124, MUX_CTL_PAD_MUX_MODE_ALT5, 0x000, 0)		
#define _VF6XX_PAD_PAD_73__SCI_FLX2_RTS				\
		IOMUX_PAD(0x0124, MUX_CTL_PAD_MUX_MODE_ALT6, 0x000, 0)		
#define _VF6XX_PAD_PAD_73__TCON1_DATA_OUT23				\
		IOMUX_PAD(0x0124, MUX_CTL_PAD_MUX_MODE_ALT7, 0x000, 0)		

#define _VF6XX_PAD_PAD_74__RGPIOC_GPIO74				\
		IOMUX_PAD(0x0128, MUX_CTL_PAD_MUX_MODE_ALT0, 0x000, 0)		
#define _VF6XX_PAD_PAD_74__PLATFORM_FB_AD20				\
		IOMUX_PAD(0x0128, MUX_CTL_PAD_MUX_MODE_ALT1, 0x000, 0)		
#define _VF6XX_PAD_PAD_74__NFC_MLC_NF_IO4				\
		IOMUX_PAD(0x0128, MUX_CTL_PAD_MUX_MODE_ALT2, 0x000, 0)		
#define _VF6XX_PAD_PAD_74__ENET_SWIAHB_MAC0_TMR3			\
		IOMUX_PAD(0x0128, MUX_CTL_PAD_MUX_MODE_ALT4, 0x000, 0)		
#define _VF6XX_PAD_PAD_74__ESDHC0_DAT7				\
		IOMUX_PAD(0x0128, MUX_CTL_PAD_MUX_MODE_ALT5, 0x000, 0)		
#define _VF6XX_PAD_PAD_74__SCI_FLX2_CTS				\
		IOMUX_PAD(0x0128, MUX_CTL_PAD_MUX_MODE_ALT6, 0x384, 0)		
#define _VF6XX_PAD_PAD_74__TCON1_DATA_OUT18				\
		IOMUX_PAD(0x0128, MUX_CTL_PAD_MUX_MODE_ALT7, 0x000, 0)		

#define _VF6XX_PAD_PAD_75__RGPIOC_GPIO75				\
		IOMUX_PAD(0x012C, MUX_CTL_PAD_MUX_MODE_ALT0, 0x000, 0)		
#define _VF6XX_PAD_PAD_75__PLATFORM_FB_AD19				\
		IOMUX_PAD(0x012C, MUX_CTL_PAD_MUX_MODE_ALT1, 0x000, 0)		
#define _VF6XX_PAD_PAD_75__NFC_MLC_NF_IO3				\
		IOMUX_PAD(0x012C, MUX_CTL_PAD_MUX_MODE_ALT2, 0x000, 0)		
#define _VF6XX_PAD_PAD_75__ESAI_SCKR					\
		IOMUX_PAD(0x012C, MUX_CTL_PAD_MUX_MODE_ALT3, 0x000, 0)		
#define _VF6XX_PAD_PAD_75__I2C0_SCL					\
		IOMUX_PAD(0x012C, MUX_CTL_PAD_MUX_MODE_ALT4, 0x33C, 2)		
#define _VF6XX_PAD_PAD_75__FLEXTIMER2_QD_PHA				\
		IOMUX_PAD(0x012C, MUX_CTL_PAD_MUX_MODE_ALT5, 0x000, 0)		
#define _VF6XX_PAD_PAD_75__TCON1_DATA_OUT19				\
		IOMUX_PAD(0x012C, MUX_CTL_PAD_MUX_MODE_ALT7, 0x000, 0)		

#define _VF6XX_PAD_PAD_76__RGPIOC_GPIO76				\
		IOMUX_PAD(0x0130, MUX_CTL_PAD_MUX_MODE_ALT0, 0x000, 0)		
#define _VF6XX_PAD_PAD_76__PLATFORM_FB_AD18				\
		IOMUX_PAD(0x0130, MUX_CTL_PAD_MUX_MODE_ALT1, 0x000, 0)		
#define _VF6XX_PAD_PAD_76__NFC_MLC_NF_IO2				\
		IOMUX_PAD(0x0130, MUX_CTL_PAD_MUX_MODE_ALT2, 0x000, 0)		
#define _VF6XX_PAD_PAD_76__ESAI_FSR					\
		IOMUX_PAD(0x0130, MUX_CTL_PAD_MUX_MODE_ALT3, 0x000, 0)		
#define _VF6XX_PAD_PAD_76__I2C0_SDA					\
		IOMUX_PAD(0x0130, MUX_CTL_PAD_MUX_MODE_ALT4, 0x340, 2)		
#define _VF6XX_PAD_PAD_76__FLEXTIMER2_QD_PHB				\
		IOMUX_PAD(0x0130, MUX_CTL_PAD_MUX_MODE_ALT5, 0x000, 0)		
#define _VF6XX_PAD_PAD_76__TCON1_DATA_OUT10				\
		IOMUX_PAD(0x0130, MUX_CTL_PAD_MUX_MODE_ALT7, 0x000, 0)		

#define _VF6XX_PAD_PAD_77__RGPIOC_GPIO77				\
		IOMUX_PAD(0x0134, MUX_CTL_PAD_MUX_MODE_ALT0, 0x000, 0)		
#define _VF6XX_PAD_PAD_77__PLATFORM_FB_AD17				\
		IOMUX_PAD(0x0134, MUX_CTL_PAD_MUX_MODE_ALT1, 0x000, 0)		
#define _VF6XX_PAD_PAD_77__NFC_MLC_NF_IO1				\
		IOMUX_PAD(0x0134, MUX_CTL_PAD_MUX_MODE_ALT2, 0x000, 0)		
#define _VF6XX_PAD_PAD_77__ESAI_HCKR					\
		IOMUX_PAD(0x0134, MUX_CTL_PAD_MUX_MODE_ALT3, 0x000, 0)		
#define _VF6XX_PAD_PAD_77__I2C1_SCL					\
		IOMUX_PAD(0x0134, MUX_CTL_PAD_MUX_MODE_ALT4, 0x344, 2)		
#define _VF6XX_PAD_PAD_77__TCON1_DATA_OUT11				\
		IOMUX_PAD(0x0134, MUX_CTL_PAD_MUX_MODE_ALT7, 0x000, 0)		

#define _VF6XX_PAD_PAD_78__RGPIOC_GPIO78				\
		IOMUX_PAD(0x0138, MUX_CTL_PAD_MUX_MODE_ALT0, 0x000, 0)		
#define _VF6XX_PAD_PAD_78__PLATFORM_FB_AD16				\
		IOMUX_PAD(0x0138, MUX_CTL_PAD_MUX_MODE_ALT1, 0x000, 0)		
#define _VF6XX_PAD_PAD_78__NFC_MLC_NF_IO0				\
		IOMUX_PAD(0x0138, MUX_CTL_PAD_MUX_MODE_ALT2, 0x000, 0)		
#define _VF6XX_PAD_PAD_78__ESAI_HCKT					\
		IOMUX_PAD(0x0138, MUX_CTL_PAD_MUX_MODE_ALT3, 0x000, 0)		
#define _VF6XX_PAD_PAD_78__I2C1_SDA					\
		IOMUX_PAD(0x0138, MUX_CTL_PAD_MUX_MODE_ALT4, 0x348, 2)		
#define _VF6XX_PAD_PAD_78__TCON1_DATA_OUT12				\
		IOMUX_PAD(0x0138, MUX_CTL_PAD_MUX_MODE_ALT7, 0x000, 0)		

#define _VF6XX_PAD_PAD_79__RGPIOC_GPIO79				\
		IOMUX_PAD(0x013C, MUX_CTL_PAD_MUX_MODE_ALT0, 0x000, 0)		
#define _VF6XX_PAD_PAD_79__QUADSPI0_QSCK_A				\
		IOMUX_PAD(0x013C, MUX_CTL_PAD_MUX_MODE_ALT1, 0x000, 0)		
#define _VF6XX_PAD_PAD_79__SCI_FLX2_TX				\
		IOMUX_PAD(0x013C, MUX_CTL_PAD_MUX_MODE_ALT2, 0x38C, 2)		
#define _VF6XX_PAD_PAD_79__PLATFORM_FB_AD15				\
		IOMUX_PAD(0x013C, MUX_CTL_PAD_MUX_MODE_ALT4, 0x000, 0)		
#define _VF6XX_PAD_PAD_79__SPDIF_EXTCLK				\
		IOMUX_PAD(0x013C, MUX_CTL_PAD_MUX_MODE_ALT5, 0x000, 0)		
#define _VF6XX_PAD_PAD_79__VIU_MUX_DEBUG_OUT17			\
		IOMUX_PAD(0x013C, MUX_CTL_PAD_MUX_MODE_ALT7, 0x000, 0)		

#define _VF6XX_PAD_PAD_80__RGPIOC_GPIO80				\
		IOMUX_PAD(0x0140, MUX_CTL_PAD_MUX_MODE_ALT0, 0x000, 0)		
#define _VF6XX_PAD_PAD_80__QUADSPI0_QPCS0_A				\
		IOMUX_PAD(0x0140, MUX_CTL_PAD_MUX_MODE_ALT1, 0x000, 0)		
#define _VF6XX_PAD_PAD_80__SCI_FLX2_RX				\
		IOMUX_PAD(0x0140, MUX_CTL_PAD_MUX_MODE_ALT2, 0x388, 2)		
#define _VF6XX_PAD_PAD_80__PLATFORM_FB_AD14				\
		IOMUX_PAD(0x0140, MUX_CTL_PAD_MUX_MODE_ALT4, 0x000, 0)		
#define _VF6XX_PAD_PAD_80__SPDIF_IN1					\
		IOMUX_PAD(0x0140, MUX_CTL_PAD_MUX_MODE_ALT5, 0x000, 0)		
#define _VF6XX_PAD_PAD_80__VIU_MUX_DEBUG_OUT18			\
		IOMUX_PAD(0x0140, MUX_CTL_PAD_MUX_MODE_ALT7, 0x000, 0)		

#define _VF6XX_PAD_PAD_81__RGPIOC_GPIO81				\
		IOMUX_PAD(0x0144, MUX_CTL_PAD_MUX_MODE_ALT0, 0x000, 0)		
#define _VF6XX_PAD_PAD_81__QUADSPI0_QSPI_IO3_A			\
		IOMUX_PAD(0x0144, MUX_CTL_PAD_MUX_MODE_ALT1, 0x000, 0)		
#define _VF6XX_PAD_PAD_81__SCI_FLX2_RTS				\
		IOMUX_PAD(0x0144, MUX_CTL_PAD_MUX_MODE_ALT2, 0x000, 0)		
#define _VF6XX_PAD_PAD_81__DSPI1_CS3					\
		IOMUX_PAD(0x0144, MUX_CTL_PAD_MUX_MODE_ALT3, 0x000, 0)		
#define _VF6XX_PAD_PAD_81__PLATFORM_FB_AD13				\
		IOMUX_PAD(0x0144, MUX_CTL_PAD_MUX_MODE_ALT4, 0x000, 0)		
#define _VF6XX_PAD_PAD_81__SPDIF_OUT1					\
		IOMUX_PAD(0x0144, MUX_CTL_PAD_MUX_MODE_ALT5, 0x000, 0)		
#define _VF6XX_PAD_PAD_81__VIU_MUX_DEBUG_OUT19			\
		IOMUX_PAD(0x0144, MUX_CTL_PAD_MUX_MODE_ALT7, 0x000, 0)		

#define _VF6XX_PAD_PAD_82__RGPIOC_GPIO82				\
		IOMUX_PAD(0x0148, MUX_CTL_PAD_MUX_MODE_ALT0, 0x000, 0)		
#define _VF6XX_PAD_PAD_82__QUADSPI0_QSPI_IO2_A			\
		IOMUX_PAD(0x0148, MUX_CTL_PAD_MUX_MODE_ALT1, 0x000, 0)		
#define _VF6XX_PAD_PAD_82__SCI_FLX2_CTS				\
		IOMUX_PAD(0x0148, MUX_CTL_PAD_MUX_MODE_ALT2, 0x384, 1)		
#define _VF6XX_PAD_PAD_82__DSPI1_CS2					\
		IOMUX_PAD(0x0148, MUX_CTL_PAD_MUX_MODE_ALT3, 0x000, 0)		
#define _VF6XX_PAD_PAD_82__PLATFORM_FB_AD12				\
		IOMUX_PAD(0x0148, MUX_CTL_PAD_MUX_MODE_ALT4, 0x000, 0)		
#define _VF6XX_PAD_PAD_82__SPDIF_PLOCK				\
		IOMUX_PAD(0x0148, MUX_CTL_PAD_MUX_MODE_ALT5, 0x000, 0)		
#define _VF6XX_PAD_PAD_82__VIU_MUX_DEBUG_OUT20			\
		IOMUX_PAD(0x0148, MUX_CTL_PAD_MUX_MODE_ALT7, 0x000, 0)		

#define _VF6XX_PAD_PAD_83__RGPIOC_GPIO83				\
		IOMUX_PAD(0x014C, MUX_CTL_PAD_MUX_MODE_ALT0, 0x000, 0)		
#define _VF6XX_PAD_PAD_83__QUADSPI0_QSPI_IO1_A			\
		IOMUX_PAD(0x014C, MUX_CTL_PAD_MUX_MODE_ALT1, 0x000, 0)		
#define _VF6XX_PAD_PAD_83__DSPI1_CS1					\
		IOMUX_PAD(0x014C, MUX_CTL_PAD_MUX_MODE_ALT3, 0x000, 0)		
#define _VF6XX_PAD_PAD_83__PLATFORM_FB_AD11				\
		IOMUX_PAD(0x014C, MUX_CTL_PAD_MUX_MODE_ALT4, 0x000, 0)		
#define _VF6XX_PAD_PAD_83__SPDIF_SRCLK				\
		IOMUX_PAD(0x014C, MUX_CTL_PAD_MUX_MODE_ALT5, 0x000, 0)		
#define _VF6XX_PAD_PAD_83__VIU_MUX_DEBUG_OUT21			\
		IOMUX_PAD(0x014C, MUX_CTL_PAD_MUX_MODE_ALT7, 0x000, 0)		

#define _VF6XX_PAD_PAD_84__RGPIOC_GPIO84				\
		IOMUX_PAD(0x0150, MUX_CTL_PAD_MUX_MODE_ALT0, 0x000, 0)		
#define _VF6XX_PAD_PAD_84__QUADSPI0_QSPI_IO0_A			\
		IOMUX_PAD(0x0150, MUX_CTL_PAD_MUX_MODE_ALT1, 0x000, 0)		
#define _VF6XX_PAD_PAD_84__DSPI1_CS0					\
		IOMUX_PAD(0x0150, MUX_CTL_PAD_MUX_MODE_ALT3, 0x300, 1)		
#define _VF6XX_PAD_PAD_84__PLATFORM_FB_AD10				\
		IOMUX_PAD(0x0150, MUX_CTL_PAD_MUX_MODE_ALT4, 0x000, 0)		
#define _VF6XX_PAD_PAD_84__VIU_MUX_DEBUG_OUT22			\
		IOMUX_PAD(0x0150, MUX_CTL_PAD_MUX_MODE_ALT7, 0x000, 0)		

#define _VF6XX_PAD_PAD_85__RGPIOC_GPIO85				\
		IOMUX_PAD(0x0154, MUX_CTL_PAD_MUX_MODE_ALT0, 0x000, 0)		
#define _VF6XX_PAD_PAD_85__QUADSPI0_DQS_A				\
		IOMUX_PAD(0x0154, MUX_CTL_PAD_MUX_MODE_ALT1, 0x000, 0)		
#define _VF6XX_PAD_PAD_85__DSPI1_SIN					\
		IOMUX_PAD(0x0154, MUX_CTL_PAD_MUX_MODE_ALT3, 0x2FC, 1)		
#define _VF6XX_PAD_PAD_85__PLATFORM_FB_AD9				\
		IOMUX_PAD(0x0154, MUX_CTL_PAD_MUX_MODE_ALT4, 0x000, 0)		
#define _VF6XX_PAD_PAD_85__VIU_MUX_DEBUG_OUT23			\
		IOMUX_PAD(0x0154, MUX_CTL_PAD_MUX_MODE_ALT7, 0x000, 0)		

#define _VF6XX_PAD_PAD_86__RGPIOC_GPIO86				\
		IOMUX_PAD(0x0158, MUX_CTL_PAD_MUX_MODE_ALT0, 0x000, 0)		
#define _VF6XX_PAD_PAD_86__QUADSPI0_QSCK_B				\
		IOMUX_PAD(0x0158, MUX_CTL_PAD_MUX_MODE_ALT1, 0x000, 0)		
#define _VF6XX_PAD_PAD_86__DSPI1_SOUT					\
		IOMUX_PAD(0x0158, MUX_CTL_PAD_MUX_MODE_ALT3, 0x000, 0)		
#define _VF6XX_PAD_PAD_86__PLATFORM_FB_AD8				\
		IOMUX_PAD(0x0158, MUX_CTL_PAD_MUX_MODE_ALT4, 0x000, 0)		
#define _VF6XX_PAD_PAD_86__VIU_MUX_DEBUG_OUT24			\
		IOMUX_PAD(0x0158, MUX_CTL_PAD_MUX_MODE_ALT7, 0x000, 0)		

#define _VF6XX_PAD_PAD_87__RGPIOC_GPIO87				\
		IOMUX_PAD(0x015C, MUX_CTL_PAD_MUX_MODE_ALT0, 0x000, 0)		
#define _VF6XX_PAD_PAD_87__QUADSPI0_QPCS0_B				\
		IOMUX_PAD(0x015C, MUX_CTL_PAD_MUX_MODE_ALT1, 0x000, 0)		
#define _VF6XX_PAD_PAD_87__LPCG0_FB_CLKOUT				\
		IOMUX_PAD(0x015C, MUX_CTL_PAD_MUX_MODE_ALT2, 0x000, 0)		
#define _VF6XX_PAD_PAD_87__DSPI1_SCK					\
		IOMUX_PAD(0x015C, MUX_CTL_PAD_MUX_MODE_ALT3, 0x2F8, 1)		
#define _VF6XX_PAD_PAD_87__PLATFORM_FB_AD7				\
		IOMUX_PAD(0x015C, MUX_CTL_PAD_MUX_MODE_ALT4, 0x000, 0)		
#define _VF6XX_PAD_PAD_87__VIU_MUX_DEBUG_OUT25			\
		IOMUX_PAD(0x015C, MUX_CTL_PAD_MUX_MODE_ALT7, 0x000, 0)		

#define _VF6XX_PAD_PAD_88__RGPIOC_GPIO88				\
		IOMUX_PAD(0x0160, MUX_CTL_PAD_MUX_MODE_ALT0, 0x000, 0)		
#define _VF6XX_PAD_PAD_88__QUADSPI0_QSPI_IO3_B			\
		IOMUX_PAD(0x0160, MUX_CTL_PAD_MUX_MODE_ALT1, 0x000, 0)		
#define _VF6XX_PAD_PAD_88__DSPI3_CS1					\
		IOMUX_PAD(0x0160, MUX_CTL_PAD_MUX_MODE_ALT2, 0x000, 0)		
#define _VF6XX_PAD_PAD_88__PLATFORM_FB_AD6				\
		IOMUX_PAD(0x0160, MUX_CTL_PAD_MUX_MODE_ALT4, 0x000, 0)		
#define _VF6XX_PAD_PAD_88__SAI1_TX_SYNC				\
		IOMUX_PAD(0x0160, MUX_CTL_PAD_MUX_MODE_ALT6, 0x360, 0)		
#define _VF6XX_PAD_PAD_88__TCON1_DATA_OUT2				\
		IOMUX_PAD(0x0160, MUX_CTL_PAD_MUX_MODE_ALT7, 0x000, 0)		

#define _VF6XX_PAD_PAD_89__RGPIOC_GPIO89				\
		IOMUX_PAD(0x0164, MUX_CTL_PAD_MUX_MODE_ALT0, 0x000, 0)		
#define _VF6XX_PAD_PAD_89__QUADSPI0_QSPI_IO2_B			\
		IOMUX_PAD(0x0164, MUX_CTL_PAD_MUX_MODE_ALT1, 0x000, 0)		
#define _VF6XX_PAD_PAD_89__DSPI3_CS0					\
		IOMUX_PAD(0x0164, MUX_CTL_PAD_MUX_MODE_ALT2, 0x000, 0)		
#define _VF6XX_PAD_PAD_89__PLATFORM_FB_AD5				\
		IOMUX_PAD(0x0164, MUX_CTL_PAD_MUX_MODE_ALT4, 0x000, 0)		
#define _VF6XX_PAD_PAD_89__TCON1_DATA_OUT3				\
		IOMUX_PAD(0x0164, MUX_CTL_PAD_MUX_MODE_ALT7, 0x000, 0)		

#define _VF6XX_PAD_PAD_90__RGPIOC_GPIO90				\
		IOMUX_PAD(0x0168, MUX_CTL_PAD_MUX_MODE_ALT0, 0x000, 0)		
#define _VF6XX_PAD_PAD_90__QUADSPI0_QSPI_IO1_B			\
		IOMUX_PAD(0x0168, MUX_CTL_PAD_MUX_MODE_ALT1, 0x000, 0)		
#define _VF6XX_PAD_PAD_90__DSPI3_SIN					\
		IOMUX_PAD(0x0168, MUX_CTL_PAD_MUX_MODE_ALT2, 0x000, 0)		
#define _VF6XX_PAD_PAD_90__PLATFORM_FB_AD4				\
		IOMUX_PAD(0x0168, MUX_CTL_PAD_MUX_MODE_ALT4, 0x000, 0)		
#define _VF6XX_PAD_PAD_90__VIU_MUX_DEBUG_OUT26			\
		IOMUX_PAD(0x0168, MUX_CTL_PAD_MUX_MODE_ALT7, 0x000, 0)		

#define _VF6XX_PAD_PAD_91__RGPIOC_GPIO91				\
		IOMUX_PAD(0x016C, MUX_CTL_PAD_MUX_MODE_ALT0, 0x000, 0)		
#define _VF6XX_PAD_PAD_91__QUADSPI0_QSPI_IO0_B			\
		IOMUX_PAD(0x016C, MUX_CTL_PAD_MUX_MODE_ALT1, 0x000, 0)		
#define _VF6XX_PAD_PAD_91__DSPI3_SOUT					\
		IOMUX_PAD(0x016C, MUX_CTL_PAD_MUX_MODE_ALT2, 0x000, 0)		
#define _VF6XX_PAD_PAD_91__PLATFORM_FB_AD3				\
		IOMUX_PAD(0x016C, MUX_CTL_PAD_MUX_MODE_ALT4, 0x000, 0)		
#define _VF6XX_PAD_PAD_91__VIU_MUX_DEBUG_OUT27			\
		IOMUX_PAD(0x016C, MUX_CTL_PAD_MUX_MODE_ALT7, 0x000, 0)		

#define _VF6XX_PAD_PAD_92__RGPIOC_GPIO92				\
		IOMUX_PAD(0x0170, MUX_CTL_PAD_MUX_MODE_ALT0, 0x000, 0)		
#define _VF6XX_PAD_PAD_92__QUADSPI0_DQS_B				\
		IOMUX_PAD(0x0170, MUX_CTL_PAD_MUX_MODE_ALT1, 0x000, 0)		
#define _VF6XX_PAD_PAD_92__DSPI3_SCK					\
		IOMUX_PAD(0x0170, MUX_CTL_PAD_MUX_MODE_ALT2, 0x000, 0)		
#define _VF6XX_PAD_PAD_92__PLATFORM_FB_AD2				\
		IOMUX_PAD(0x0170, MUX_CTL_PAD_MUX_MODE_ALT4, 0x000, 0)		
#define _VF6XX_PAD_PAD_92__VIU_MUX_DEBUG_OUT28			\
		IOMUX_PAD(0x0170, MUX_CTL_PAD_MUX_MODE_ALT7, 0x000, 0)		

#define _VF6XX_PAD_PAD_93__RGPIOC_GPIO93				\
		IOMUX_PAD(0x0174, MUX_CTL_PAD_MUX_MODE_ALT0, 0x000, 0)		
#define _VF6XX_PAD_PAD_93__SAI0_TX_BCLK				\
		IOMUX_PAD(0x0174, MUX_CTL_PAD_MUX_MODE_ALT1, 0x000, 0)		
#define _VF6XX_PAD_PAD_93__SCI_FLX1_TX				\
		IOMUX_PAD(0x0174, MUX_CTL_PAD_MUX_MODE_ALT2, 0x380, 2)		
#define _VF6XX_PAD_PAD_93__SRC_RCON18					\
		IOMUX_PAD(0x0174, MUX_CTL_PAD_MUX_MODE_ALT3, 0x398, 1)		
#define _VF6XX_PAD_PAD_93__PLATFORM_FB_ALE				\
		IOMUX_PAD(0x0174, MUX_CTL_PAD_MUX_MODE_ALT4, 0x000, 0)		
#define _VF6XX_PAD_PAD_93__PLATFORM_FB_TS_B				\
		IOMUX_PAD(0x0174, MUX_CTL_PAD_MUX_MODE_ALT5, 0x000, 0)		
#define _VF6XX_PAD_PAD_93__SCI_FLX3_RTS				\
		IOMUX_PAD(0x0174, MUX_CTL_PAD_MUX_MODE_ALT6, 0x000, 0)		
#define _VF6XX_PAD_PAD_93__TCON1_DATA_OUT13				\
		IOMUX_PAD(0x0174, MUX_CTL_PAD_MUX_MODE_ALT7, 0x000, 0)		

#define _VF6XX_PAD_PAD_94__RGPIOC_GPIO94				\
		IOMUX_PAD(0x0178, MUX_CTL_PAD_MUX_MODE_ALT0, 0x000, 0)		
#define _VF6XX_PAD_PAD_94__SAI0_RX_BCLK				\
		IOMUX_PAD(0x0178, MUX_CTL_PAD_MUX_MODE_ALT1, 0x000, 0)		
#define _VF6XX_PAD_PAD_94__SCI_FLX1_RX				\
		IOMUX_PAD(0x0178, MUX_CTL_PAD_MUX_MODE_ALT2, 0x37C, 2)		
#define _VF6XX_PAD_PAD_94__SRC_RCON19					\
		IOMUX_PAD(0x0178, MUX_CTL_PAD_MUX_MODE_ALT3, 0x39C, 1)		
#define _VF6XX_PAD_PAD_94__PLATFORM_FB_CS4_B				\
		IOMUX_PAD(0x0178, MUX_CTL_PAD_MUX_MODE_ALT4, 0x000, 0)		
#define _VF6XX_PAD_PAD_94__NFC_MLC_NF_WE_B				\
		IOMUX_PAD(0x0178, MUX_CTL_PAD_MUX_MODE_ALT5, 0x000, 0)		
#define _VF6XX_PAD_PAD_94__SCI_FLX3_CTS				\
		IOMUX_PAD(0x0178, MUX_CTL_PAD_MUX_MODE_ALT6, 0x000, 0)		
#define _VF6XX_PAD_PAD_94__TCON1_DATA_OUT14				\
		IOMUX_PAD(0x0178, MUX_CTL_PAD_MUX_MODE_ALT7, 0x000, 0)		

#define _VF6XX_PAD_PAD_95__RGPIOC_GPIO95				\
		IOMUX_PAD(0x017C, MUX_CTL_PAD_MUX_MODE_ALT0, 0x000, 0)		
#define _VF6XX_PAD_PAD_95__SAI0_RX_DATA				\
		IOMUX_PAD(0x017C, MUX_CTL_PAD_MUX_MODE_ALT1, 0x000, 0)		
#define _VF6XX_PAD_PAD_95__SCI_FLX1_RTS				\
		IOMUX_PAD(0x017C, MUX_CTL_PAD_MUX_MODE_ALT2, 0x000, 0)		
#define _VF6XX_PAD_PAD_95__SRC_RCON20					\
		IOMUX_PAD(0x017C, MUX_CTL_PAD_MUX_MODE_ALT3, 0x3A0, 1)		
#define _VF6XX_PAD_PAD_95__PLATFORM_FB_CS1_B				\
		IOMUX_PAD(0x017C, MUX_CTL_PAD_MUX_MODE_ALT4, 0x000, 0)		
#define _VF6XX_PAD_PAD_95__NFC_MLC_NF_CE0_B				\
		IOMUX_PAD(0x017C, MUX_CTL_PAD_MUX_MODE_ALT5, 0x000, 0)		
#define _VF6XX_PAD_PAD_95__TCON1_DATA_OUT15				\
		IOMUX_PAD(0x017C, MUX_CTL_PAD_MUX_MODE_ALT7, 0x000, 0)		

#define _VF6XX_PAD_PAD_96__RGPIOC_GPIO96				\
		IOMUX_PAD(0x0180, MUX_CTL_PAD_MUX_MODE_ALT0, 0x000, 0)		
#define _VF6XX_PAD_PAD_96__SAI0_TX_DATA				\
		IOMUX_PAD(0x0180, MUX_CTL_PAD_MUX_MODE_ALT1, 0x000, 0)		
#define _VF6XX_PAD_PAD_96__SCI_FLX1_CTS				\
		IOMUX_PAD(0x0180, MUX_CTL_PAD_MUX_MODE_ALT2, 0x378, 2)		
#define _VF6XX_PAD_PAD_96__SRC_RCON21					\
		IOMUX_PAD(0x0180, MUX_CTL_PAD_MUX_MODE_ALT3, 0x000, 0)		
#define _VF6XX_PAD_PAD_96__PLATFORM_FB_CS0_B				\
		IOMUX_PAD(0x0180, MUX_CTL_PAD_MUX_MODE_ALT4, 0x000, 0)		
#define _VF6XX_PAD_PAD_96__NFC_MLC_NF_CE1_B				\
		IOMUX_PAD(0x0180, MUX_CTL_PAD_MUX_MODE_ALT5, 0x000, 0)		
#define _VF6XX_PAD_PAD_96__TCON1_DATA_OUT16				\
		IOMUX_PAD(0x0180, MUX_CTL_PAD_MUX_MODE_ALT7, 0x000, 0)		

#define _VF6XX_PAD_PAD_97__RGPIOC_GPIO97				\
		IOMUX_PAD(0x0184, MUX_CTL_PAD_MUX_MODE_ALT0, 0x000, 0)		
#define _VF6XX_PAD_PAD_97__SAI0_RX_SYNC				\
		IOMUX_PAD(0x0184, MUX_CTL_PAD_MUX_MODE_ALT1, 0x000, 0)		
#define _VF6XX_PAD_PAD_97__SRC_RCON22					\
		IOMUX_PAD(0x0184, MUX_CTL_PAD_MUX_MODE_ALT3, 0x000, 0)		
#define _VF6XX_PAD_PAD_97__PLATFORM_FB_OE_B				\
		IOMUX_PAD(0x0184, MUX_CTL_PAD_MUX_MODE_ALT4, 0x000, 0)		
#define _VF6XX_PAD_PAD_97__PLATFORM_FB_TBST_B				\
		IOMUX_PAD(0x0184, MUX_CTL_PAD_MUX_MODE_ALT5, 0x000, 0)		
#define _VF6XX_PAD_PAD_97__NFC_MLC_NF_RE_B				\
		IOMUX_PAD(0x0184, MUX_CTL_PAD_MUX_MODE_ALT6, 0x000, 0)		
#define _VF6XX_PAD_PAD_97__TCON1_DATA_OUT17				\
		IOMUX_PAD(0x0184, MUX_CTL_PAD_MUX_MODE_ALT7, 0x000, 0)		

#define _VF6XX_PAD_PAD_98__RGPIOC_GPIO98				\
		IOMUX_PAD(0x0188, MUX_CTL_PAD_MUX_MODE_ALT0, 0x000, 0)		
#define _VF6XX_PAD_PAD_98__SAI0_TX_SYNC				\
		IOMUX_PAD(0x0188, MUX_CTL_PAD_MUX_MODE_ALT1, 0x000, 0)		
#define _VF6XX_PAD_PAD_98__SRC_RCON23					\
		IOMUX_PAD(0x0188, MUX_CTL_PAD_MUX_MODE_ALT3, 0x000, 0)		
#define _VF6XX_PAD_PAD_98__PLATFORM_FB_RW_B				\
		IOMUX_PAD(0x0188, MUX_CTL_PAD_MUX_MODE_ALT4, 0x000, 0)		
#define _VF6XX_PAD_PAD_98__TCON1_DATA_OUT8				\
		IOMUX_PAD(0x0188, MUX_CTL_PAD_MUX_MODE_ALT7, 0x000, 0)		

#define _VF6XX_PAD_PAD_99__RGPIOC_GPIO99				\
		IOMUX_PAD(0x018C, MUX_CTL_PAD_MUX_MODE_ALT0, 0x000, 0)		
#define _VF6XX_PAD_PAD_99__SAI1_TX_BCLK				\
		IOMUX_PAD(0x018C, MUX_CTL_PAD_MUX_MODE_ALT1, 0x000, 0)		
#define _VF6XX_PAD_PAD_99__DSPI0_CS5					\
		IOMUX_PAD(0x018C, MUX_CTL_PAD_MUX_MODE_ALT2, 0x000, 0)		
#define _VF6XX_PAD_PAD_99__SRC_RCON24					\
		IOMUX_PAD(0x018C, MUX_CTL_PAD_MUX_MODE_ALT3, 0x000, 0)		
#define _VF6XX_PAD_PAD_99__PLATFORM_FB_TA_B				\
		IOMUX_PAD(0x018C, MUX_CTL_PAD_MUX_MODE_ALT4, 0x000, 0)		
#define _VF6XX_PAD_PAD_99__NFC_MLC_NF_RB_B				\
		IOMUX_PAD(0x018C, MUX_CTL_PAD_MUX_MODE_ALT5, 0x000, 0)		
#define _VF6XX_PAD_PAD_99__TCON1_DATA_OUT9				\
		IOMUX_PAD(0x018C, MUX_CTL_PAD_MUX_MODE_ALT7, 0x000, 0)		

#define _VF6XX_PAD_PAD_100__RGPIOC_GPIO100				\
		IOMUX_PAD(0x0190, MUX_CTL_PAD_MUX_MODE_ALT0, 0x000, 0)		
#define _VF6XX_PAD_PAD_100__SAI1_RX_BCLK				\
		IOMUX_PAD(0x0190, MUX_CTL_PAD_MUX_MODE_ALT1, 0x000, 0)		
#define _VF6XX_PAD_PAD_100__DSPI0_CS4					\
		IOMUX_PAD(0x0190, MUX_CTL_PAD_MUX_MODE_ALT2, 0x000, 0)		
#define _VF6XX_PAD_PAD_100__SRC_RCON25				\
		IOMUX_PAD(0x0190, MUX_CTL_PAD_MUX_MODE_ALT3, 0x000, 0)		
#define _VF6XX_PAD_PAD_100__PLATFORM_FB_BE3_B				\
		IOMUX_PAD(0x0190, MUX_CTL_PAD_MUX_MODE_ALT4, 0x000, 0)		
#define _VF6XX_PAD_PAD_100__PLATFORM_FB_CS3_B				\
		IOMUX_PAD(0x0190, MUX_CTL_PAD_MUX_MODE_ALT5, 0x000, 0)		
#define _VF6XX_PAD_PAD_100__NFC_MLC_NF_ALE				\
		IOMUX_PAD(0x0190, MUX_CTL_PAD_MUX_MODE_ALT6, 0x000, 0)		
#define _VF6XX_PAD_PAD_100__TCON1_DATA_OUT4				\
		IOMUX_PAD(0x0190, MUX_CTL_PAD_MUX_MODE_ALT7, 0x000, 0)		

#define _VF6XX_PAD_PAD_101__RGPIOC_GPIO101				\
		IOMUX_PAD(0x0194, MUX_CTL_PAD_MUX_MODE_ALT0, 0x000, 0)		
#define _VF6XX_PAD_PAD_101__SAI1_RX_DATA				\
		IOMUX_PAD(0x0194, MUX_CTL_PAD_MUX_MODE_ALT1, 0x000, 0)		
#define _VF6XX_PAD_PAD_101__DSPI0_CS3					\
		IOMUX_PAD(0x0194, MUX_CTL_PAD_MUX_MODE_ALT2, 0x000, 0)		
#define _VF6XX_PAD_PAD_101__SRC_RCON26				\
		IOMUX_PAD(0x0194, MUX_CTL_PAD_MUX_MODE_ALT3, 0x000, 0)		
#define _VF6XX_PAD_PAD_101__PLATFORM_FB_BE2_B				\
		IOMUX_PAD(0x0194, MUX_CTL_PAD_MUX_MODE_ALT4, 0x000, 0)		
#define _VF6XX_PAD_PAD_101__PLATFORM_FB_CS2_B				\
		IOMUX_PAD(0x0194, MUX_CTL_PAD_MUX_MODE_ALT5, 0x000, 0)		
#define _VF6XX_PAD_PAD_101__NFC_MLC_NF_CLE				\
		IOMUX_PAD(0x0194, MUX_CTL_PAD_MUX_MODE_ALT6, 0x000, 0)		
#define _VF6XX_PAD_PAD_101__TCON1_DATA_OUT5				\
		IOMUX_PAD(0x0194, MUX_CTL_PAD_MUX_MODE_ALT7, 0x000, 0)		

#define _VF6XX_PAD_PAD_102__RGPIOC_GPIO102				\
		IOMUX_PAD(0x0198, MUX_CTL_PAD_MUX_MODE_ALT0, 0x000, 0)		
#define _VF6XX_PAD_PAD_102__SAI1_TX_DATA				\
		IOMUX_PAD(0x0198, MUX_CTL_PAD_MUX_MODE_ALT1, 0x000, 0)		
#define _VF6XX_PAD_PAD_102__DSPI0_CS2					\
		IOMUX_PAD(0x0198, MUX_CTL_PAD_MUX_MODE_ALT2, 0x000, 0)		
#define _VF6XX_PAD_PAD_102__SRC_RCON27				\
		IOMUX_PAD(0x0198, MUX_CTL_PAD_MUX_MODE_ALT3, 0x000, 0)		
#define _VF6XX_PAD_PAD_102__PLATFORM_FB_BE1_B				\
		IOMUX_PAD(0x0198, MUX_CTL_PAD_MUX_MODE_ALT4, 0x000, 0)		
#define _VF6XX_PAD_PAD_102__PLATFORM_FB_TSIZ1				\
		IOMUX_PAD(0x0198, MUX_CTL_PAD_MUX_MODE_ALT5, 0x000, 0)		
#define _VF6XX_PAD_PAD_102__TCON1_DATA_OUT6				\
		IOMUX_PAD(0x0198, MUX_CTL_PAD_MUX_MODE_ALT7, 0x000, 0)		

#define _VF6XX_PAD_PAD_103__RGPIOC_GPIO103				\
		IOMUX_PAD(0x019C, MUX_CTL_PAD_MUX_MODE_ALT0, 0x000, 0)		
#define _VF6XX_PAD_PAD_103__SAI1_RX_SYNC				\
		IOMUX_PAD(0x019C, MUX_CTL_PAD_MUX_MODE_ALT1, 0x000, 0)		
#define _VF6XX_PAD_PAD_103__DSPI1_CS2					\
		IOMUX_PAD(0x019C, MUX_CTL_PAD_MUX_MODE_ALT2, 0x000, 0)		
#define _VF6XX_PAD_PAD_103__SRC_RCON28				\
		IOMUX_PAD(0x019C, MUX_CTL_PAD_MUX_MODE_ALT3, 0x000, 0)		
#define _VF6XX_PAD_PAD_103__PLATFORM_FB_BE0_B				\
		IOMUX_PAD(0x019C, MUX_CTL_PAD_MUX_MODE_ALT4, 0x000, 0)		
#define _VF6XX_PAD_PAD_103__PLATFORM_FB_TSIZ0				\
		IOMUX_PAD(0x019C, MUX_CTL_PAD_MUX_MODE_ALT5, 0x000, 0)		
#define _VF6XX_PAD_PAD_103__ADC0_DA_ADC0SE5				\
		IOMUX_PAD(0x019C, MUX_CTL_PAD_MUX_MODE_ALT6, 0x000, 0)		
#define _VF6XX_PAD_PAD_103__TCON1_DATA_OUT7				\
		IOMUX_PAD(0x019C, MUX_CTL_PAD_MUX_MODE_ALT7, 0x000, 0)		

#define _VF6XX_PAD_PAD_104__RGPIOC_GPIO104				\
		IOMUX_PAD(0x01A0, MUX_CTL_PAD_MUX_MODE_ALT0, 0x000, 0)		
#define _VF6XX_PAD_PAD_104__SAI1_TX_SYNC				\
		IOMUX_PAD(0x01A0, MUX_CTL_PAD_MUX_MODE_ALT1, 0x360, 1)		
#define _VF6XX_PAD_PAD_104__SRC_RCON29				\
		IOMUX_PAD(0x01A0, MUX_CTL_PAD_MUX_MODE_ALT3, 0x000, 0)		
#define _VF6XX_PAD_PAD_104__ADC1_DA_ADC1SE5				\
		IOMUX_PAD(0x01A0, MUX_CTL_PAD_MUX_MODE_ALT6, 0x000, 0)		
#define _VF6XX_PAD_PAD_104__TCON1_DATA_OUT8				\
		IOMUX_PAD(0x01A0, MUX_CTL_PAD_MUX_MODE_ALT7, 0x000, 0)		

#define _VF6XX_PAD_PAD_105__RGPIOC_GPIO105				\
		IOMUX_PAD(0x01A4, MUX_CTL_PAD_MUX_MODE_ALT0, 0x000, 0)		
#define _VF6XX_PAD_PAD_105__TCON0_TCON1				\
		IOMUX_PAD(0x01A4, MUX_CTL_PAD_MUX_MODE_ALT1, 0x000, 0)		
#define _VF6XX_PAD_PAD_105__SRC_BMODE1				\
		IOMUX_PAD(0x01A4, MUX_CTL_PAD_MUX_MODE_ALT2, 0x000, 0)		
#define _VF6XX_PAD_PAD_105__LCD_64F6B_LCD0				\
		IOMUX_PAD(0x01A4, MUX_CTL_PAD_MUX_MODE_ALT4, 0x000, 0)		
#define _VF6XX_PAD_PAD_105__VIU_MUX_DEBUG_OUT29			\
		IOMUX_PAD(0x01A4, MUX_CTL_PAD_MUX_MODE_ALT7, 0x000, 0)		

#define _VF6XX_PAD_PAD_106__RGPIOC_GPIO106				\
		IOMUX_PAD(0x01A8, MUX_CTL_PAD_MUX_MODE_ALT0, 0x000, 0)		
#define _VF6XX_PAD_PAD_106__TCON0_TCON2				\
		IOMUX_PAD(0x01A8, MUX_CTL_PAD_MUX_MODE_ALT1, 0x000, 0)		
#define _VF6XX_PAD_PAD_106__SRC_BMODE0				\
		IOMUX_PAD(0x01A8, MUX_CTL_PAD_MUX_MODE_ALT2, 0x000, 0)		
#define _VF6XX_PAD_PAD_106__LCD_64F6B_LCD1				\
		IOMUX_PAD(0x01A8, MUX_CTL_PAD_MUX_MODE_ALT4, 0x000, 0)		
#define _VF6XX_PAD_PAD_106__VIU_MUX_DEBUG_OUT30			\
		IOMUX_PAD(0x01A8, MUX_CTL_PAD_MUX_MODE_ALT7, 0x000, 0)		

#define _VF6XX_PAD_PAD_107__RGPIOC_GPIO107				\
		IOMUX_PAD(0x01AC, MUX_CTL_PAD_MUX_MODE_ALT0, 0x000, 0)		
#define _VF6XX_PAD_PAD_107__TCON0_DATA_OUT1				\
		IOMUX_PAD(0x01AC, MUX_CTL_PAD_MUX_MODE_ALT1, 0x000, 0)		
#define _VF6XX_PAD_PAD_107__LCD_64F6B_LCD2				\
		IOMUX_PAD(0x01AC, MUX_CTL_PAD_MUX_MODE_ALT4, 0x000, 0)		
#define _VF6XX_PAD_PAD_107__VIU_MUX_DEBUG_OUT31			\
		IOMUX_PAD(0x01AC, MUX_CTL_PAD_MUX_MODE_ALT7, 0x000, 0)		

#define _VF6XX_PAD_PAD_108__RGPIOC_GPIO108				\
		IOMUX_PAD(0x01B0, MUX_CTL_PAD_MUX_MODE_ALT0, 0x000, 0)		
#define _VF6XX_PAD_PAD_108__TCON0_TCON0				\
		IOMUX_PAD(0x01B0, MUX_CTL_PAD_MUX_MODE_ALT1, 0x000, 0)		
#define _VF6XX_PAD_PAD_108__LCD_64F6B_LCD3				\
		IOMUX_PAD(0x01B0, MUX_CTL_PAD_MUX_MODE_ALT4, 0x000, 0)		
#define _VF6XX_PAD_PAD_108__VIU_MUX_DEBUG_OUT32			\
		IOMUX_PAD(0x01B0, MUX_CTL_PAD_MUX_MODE_ALT7, 0x000, 0)		

#define _VF6XX_PAD_PAD_109__RGPIOC_GPIO109				\
		IOMUX_PAD(0x01B4, MUX_CTL_PAD_MUX_MODE_ALT0, 0x000, 0)		
#define _VF6XX_PAD_PAD_109__TCON0_TCON3				\
		IOMUX_PAD(0x01B4, MUX_CTL_PAD_MUX_MODE_ALT1, 0x000, 0)		
#define _VF6XX_PAD_PAD_109__LCD_64F6B_LCD4				\
		IOMUX_PAD(0x01B4, MUX_CTL_PAD_MUX_MODE_ALT4, 0x000, 0)		
#define _VF6XX_PAD_PAD_109__VIU_MUX_DEBUG_OUT33			\
		IOMUX_PAD(0x01B4, MUX_CTL_PAD_MUX_MODE_ALT7, 0x000, 0)		

#define _VF6XX_PAD_PAD_110__RGPIOC_GPIO110				\
		IOMUX_PAD(0x01B8, MUX_CTL_PAD_MUX_MODE_ALT0, 0x000, 0)		
#define _VF6XX_PAD_PAD_110__TCON0_DATA_OUT18				\
		IOMUX_PAD(0x01B8, MUX_CTL_PAD_MUX_MODE_ALT1, 0x000, 0)		
#define _VF6XX_PAD_PAD_110__LCD_64F6B_LCD5				\
		IOMUX_PAD(0x01B8, MUX_CTL_PAD_MUX_MODE_ALT4, 0x000, 0)		
#define _VF6XX_PAD_PAD_110__VIU_MUX_DEBUG_OUT34			\
		IOMUX_PAD(0x01B8, MUX_CTL_PAD_MUX_MODE_ALT7, 0x000, 0)		

#define _VF6XX_PAD_PAD_111__RGPIOC_GPIO111				\
		IOMUX_PAD(0x01BC, MUX_CTL_PAD_MUX_MODE_ALT0, 0x000, 0)		
#define _VF6XX_PAD_PAD_111__TCON0_DATA_OUT19				\
		IOMUX_PAD(0x01BC, MUX_CTL_PAD_MUX_MODE_ALT1, 0x000, 0)		
#define _VF6XX_PAD_PAD_111__LCD_64F6B_LCD6				\
		IOMUX_PAD(0x01BC, MUX_CTL_PAD_MUX_MODE_ALT4, 0x000, 0)		
#define _VF6XX_PAD_PAD_111__VIU_MUX_DEBUG_OUT35			\
		IOMUX_PAD(0x01BC, MUX_CTL_PAD_MUX_MODE_ALT7, 0x000, 0)		

#define _VF6XX_PAD_PAD_112__RGPIOC_GPIO112				\
		IOMUX_PAD(0x01C0, MUX_CTL_PAD_MUX_MODE_ALT0, 0x000, 0)		
#define _VF6XX_PAD_PAD_112__TCON0_DATA_OUT20				\
		IOMUX_PAD(0x01C0, MUX_CTL_PAD_MUX_MODE_ALT1, 0x000, 0)		
#define _VF6XX_PAD_PAD_112__SRC_RCON0					\
		IOMUX_PAD(0x01C0, MUX_CTL_PAD_MUX_MODE_ALT3, 0x000, 0)		
#define _VF6XX_PAD_PAD_112__LCD_64F6B_LCD7				\
		IOMUX_PAD(0x01C0, MUX_CTL_PAD_MUX_MODE_ALT4, 0x000, 0)		
#define _VF6XX_PAD_PAD_112__VIU_MUX_DEBUG_OUT36			\
		IOMUX_PAD(0x01C0, MUX_CTL_PAD_MUX_MODE_ALT7, 0x000, 0)		

#define _VF6XX_PAD_PAD_113__RGPIOC_GPIO113				\
		IOMUX_PAD(0x01C4, MUX_CTL_PAD_MUX_MODE_ALT0, 0x000, 0)		
#define _VF6XX_PAD_PAD_113__TCON0_DATA_OUT21				\
		IOMUX_PAD(0x01C4, MUX_CTL_PAD_MUX_MODE_ALT1, 0x000, 0)		
#define _VF6XX_PAD_PAD_113__SRC_RCON1					\
		IOMUX_PAD(0x01C4, MUX_CTL_PAD_MUX_MODE_ALT3, 0x000, 0)		
#define _VF6XX_PAD_PAD_113__LCD_64F6B_LCD8				\
		IOMUX_PAD(0x01C4, MUX_CTL_PAD_MUX_MODE_ALT4, 0x000, 0)		
#define _VF6XX_PAD_PAD_113__VIU_MUX_DEBUG_OUT37			\
		IOMUX_PAD(0x01C4, MUX_CTL_PAD_MUX_MODE_ALT7, 0x000, 0)		

#define _VF6XX_PAD_PAD_114__RGPIOC_GPIO114				\
		IOMUX_PAD(0x01C8, MUX_CTL_PAD_MUX_MODE_ALT0, 0x000, 0)		
#define _VF6XX_PAD_PAD_114__TCON0_DATA_OUT22				\
		IOMUX_PAD(0x01C8, MUX_CTL_PAD_MUX_MODE_ALT1, 0x000, 0)		
#define _VF6XX_PAD_PAD_114__SRC_RCON2					\
		IOMUX_PAD(0x01C8, MUX_CTL_PAD_MUX_MODE_ALT3, 0x000, 0)		
#define _VF6XX_PAD_PAD_114__LCD_64F6B_LCD9				\
		IOMUX_PAD(0x01C8, MUX_CTL_PAD_MUX_MODE_ALT4, 0x000, 0)		
#define _VF6XX_PAD_PAD_114__VIU_MUX_DEBUG_OUT38			\
		IOMUX_PAD(0x01C8, MUX_CTL_PAD_MUX_MODE_ALT7, 0x000, 0)		

#define _VF6XX_PAD_PAD_115__RGPIOC_GPIO115				\
		IOMUX_PAD(0x01CC, MUX_CTL_PAD_MUX_MODE_ALT0, 0x000, 0)		
#define _VF6XX_PAD_PAD_115__TCON0_DATA_OUT23				\
		IOMUX_PAD(0x01CC, MUX_CTL_PAD_MUX_MODE_ALT1, 0x000, 0)		
#define _VF6XX_PAD_PAD_115__SRC_RCON3					\
		IOMUX_PAD(0x01CC, MUX_CTL_PAD_MUX_MODE_ALT3, 0x000, 0)		
#define _VF6XX_PAD_PAD_115__LCD_64F6B_LCD10				\
		IOMUX_PAD(0x01CC, MUX_CTL_PAD_MUX_MODE_ALT4, 0x000, 0)		
#define _VF6XX_PAD_PAD_115__VIU_MUX_DEBUG_OUT39			\
		IOMUX_PAD(0x01CC, MUX_CTL_PAD_MUX_MODE_ALT7, 0x000, 0)		

#define _VF6XX_PAD_PAD_116__RGPIOC_GPIO116				\
		IOMUX_PAD(0x01D0, MUX_CTL_PAD_MUX_MODE_ALT0, 0x000, 0)		
#define _VF6XX_PAD_PAD_116__TCON0_DATA_OUT24				\
		IOMUX_PAD(0x01D0, MUX_CTL_PAD_MUX_MODE_ALT1, 0x000, 0)		
#define _VF6XX_PAD_PAD_116__SRC_RCON4					\
		IOMUX_PAD(0x01D0, MUX_CTL_PAD_MUX_MODE_ALT3, 0x000, 0)		
#define _VF6XX_PAD_PAD_116__LCD_64F6B_LCD11				\
		IOMUX_PAD(0x01D0, MUX_CTL_PAD_MUX_MODE_ALT4, 0x000, 0)		
#define _VF6XX_PAD_PAD_116__VIU_MUX_DEBUG_OUT40			\
		IOMUX_PAD(0x01D0, MUX_CTL_PAD_MUX_MODE_ALT7, 0x000, 0)		

#define _VF6XX_PAD_PAD_117__RGPIOC_GPIO117				\
		IOMUX_PAD(0x01D4, MUX_CTL_PAD_MUX_MODE_ALT0, 0x000, 0)		
#define _VF6XX_PAD_PAD_117__TCON0_DATA_OUT25				\
		IOMUX_PAD(0x01D4, MUX_CTL_PAD_MUX_MODE_ALT1, 0x000, 0)		
#define _VF6XX_PAD_PAD_117__DSPI1_CS3					\
		IOMUX_PAD(0x01D4, MUX_CTL_PAD_MUX_MODE_ALT2, 0x000, 0)		
#define _VF6XX_PAD_PAD_117__SRC_RCON5					\
		IOMUX_PAD(0x01D4, MUX_CTL_PAD_MUX_MODE_ALT3, 0x000, 0)		
#define _VF6XX_PAD_PAD_117__LCD_64F6B_LCD12				\
		IOMUX_PAD(0x01D4, MUX_CTL_PAD_MUX_MODE_ALT4, 0x000, 0)		
#define _VF6XX_PAD_PAD_117__LPTIMER_LP_IN				\
		IOMUX_PAD(0x01D4, MUX_CTL_PAD_MUX_MODE_ALT7, 0x000, 0)		

#define _VF6XX_PAD_PAD_118__RGPIOC_GPIO118				\
		IOMUX_PAD(0x01D8, MUX_CTL_PAD_MUX_MODE_ALT0, 0x000, 0)		
#define _VF6XX_PAD_PAD_118__TCON0_DATA_OUT10				\
		IOMUX_PAD(0x01D8, MUX_CTL_PAD_MUX_MODE_ALT1, 0x000, 0)		
#define _VF6XX_PAD_PAD_118__LCD_64F6B_LCD13				\
		IOMUX_PAD(0x01D8, MUX_CTL_PAD_MUX_MODE_ALT4, 0x000, 0)		
#define _VF6XX_PAD_PAD_118__VIU_MUX_DEBUG_OUT41			\
		IOMUX_PAD(0x01D8, MUX_CTL_PAD_MUX_MODE_ALT7, 0x000, 0)		

#define _VF6XX_PAD_PAD_119__RGPIOC_GPIO119				\
		IOMUX_PAD(0x01DC, MUX_CTL_PAD_MUX_MODE_ALT0, 0x000, 0)		
#define _VF6XX_PAD_PAD_119__TCON0_DATA_OUT11				\
		IOMUX_PAD(0x01DC, MUX_CTL_PAD_MUX_MODE_ALT1, 0x000, 0)		
#define _VF6XX_PAD_PAD_119__LCD_64F6B_LCD14				\
		IOMUX_PAD(0x01DC, MUX_CTL_PAD_MUX_MODE_ALT4, 0x000, 0)		
#define _VF6XX_PAD_PAD_119__VIU_MUX_DEBUG_OUT42			\
		IOMUX_PAD(0x01DC, MUX_CTL_PAD_MUX_MODE_ALT7, 0x000, 0)		

#define _VF6XX_PAD_PAD_120__RGPIOC_GPIO120				\
		IOMUX_PAD(0x01E0, MUX_CTL_PAD_MUX_MODE_ALT0, 0x000, 0)		
#define _VF6XX_PAD_PAD_120__TCON0_DATA_OUT12				\
		IOMUX_PAD(0x01E0, MUX_CTL_PAD_MUX_MODE_ALT1, 0x000, 0)		
#define _VF6XX_PAD_PAD_120__SRC_RCON6					\
		IOMUX_PAD(0x01E0, MUX_CTL_PAD_MUX_MODE_ALT3, 0x000, 0)		
#define _VF6XX_PAD_PAD_120__LCD_64F6B_LCD15				\
		IOMUX_PAD(0x01E0, MUX_CTL_PAD_MUX_MODE_ALT4, 0x000, 0)		
#define _VF6XX_PAD_PAD_120__VIU_MUX_DEBUG_OUT43			\
		IOMUX_PAD(0x01E0, MUX_CTL_PAD_MUX_MODE_ALT7, 0x000, 0)		

#define _VF6XX_PAD_PAD_121__RGPIOC_GPIO121				\
		IOMUX_PAD(0x01E4, MUX_CTL_PAD_MUX_MODE_ALT0, 0x000, 0)		
#define _VF6XX_PAD_PAD_121__TCON0_DATA_OUT13				\
		IOMUX_PAD(0x01E4, MUX_CTL_PAD_MUX_MODE_ALT1, 0x000, 0)		
#define _VF6XX_PAD_PAD_121__SRC_RCON7					\
		IOMUX_PAD(0x01E4, MUX_CTL_PAD_MUX_MODE_ALT3, 0x000, 0)		
#define _VF6XX_PAD_PAD_121__LCD_64F6B_LCD16				\
		IOMUX_PAD(0x01E4, MUX_CTL_PAD_MUX_MODE_ALT4, 0x000, 0)		

#define _VF6XX_PAD_PAD_122__RGPIOC_GPIO122				\
		IOMUX_PAD(0x01E8, MUX_CTL_PAD_MUX_MODE_ALT0, 0x000, 0)		
#define _VF6XX_PAD_PAD_122__TCON0_DATA_OUT14				\
		IOMUX_PAD(0x01E8, MUX_CTL_PAD_MUX_MODE_ALT1, 0x000, 0)		
#define _VF6XX_PAD_PAD_122__SRC_RCON8					\
		IOMUX_PAD(0x01E8, MUX_CTL_PAD_MUX_MODE_ALT3, 0x000, 0)		
#define _VF6XX_PAD_PAD_122__LCD_64F6B_LCD17				\
		IOMUX_PAD(0x01E8, MUX_CTL_PAD_MUX_MODE_ALT4, 0x000, 0)		

#define _VF6XX_PAD_PAD_123__RGPIOC_GPIO123				\
		IOMUX_PAD(0x01EC, MUX_CTL_PAD_MUX_MODE_ALT0, 0x000, 0)		
#define _VF6XX_PAD_PAD_123__TCON0_DATA_OUT15				\
		IOMUX_PAD(0x01EC, MUX_CTL_PAD_MUX_MODE_ALT1, 0x000, 0)		
#define _VF6XX_PAD_PAD_123__SRC_RCON9					\
		IOMUX_PAD(0x01EC, MUX_CTL_PAD_MUX_MODE_ALT3, 0x000, 0)		
#define _VF6XX_PAD_PAD_123__LCD_64F6B_LCD18				\
		IOMUX_PAD(0x01EC, MUX_CTL_PAD_MUX_MODE_ALT4, 0x000, 0)		

#define _VF6XX_PAD_PAD_124__RGPIOC_GPIO124				\
		IOMUX_PAD(0x01F0, MUX_CTL_PAD_MUX_MODE_ALT0, 0x000, 0)		
#define _VF6XX_PAD_PAD_124__TCON0_DATA_OUT16				\
		IOMUX_PAD(0x01F0, MUX_CTL_PAD_MUX_MODE_ALT1, 0x000, 0)		
#define _VF6XX_PAD_PAD_124__SRC_RCON10				\
		IOMUX_PAD(0x01F0, MUX_CTL_PAD_MUX_MODE_ALT3, 0x000, 0)		
#define _VF6XX_PAD_PAD_124__LCD_64F6B_LCD19				\
		IOMUX_PAD(0x01F0, MUX_CTL_PAD_MUX_MODE_ALT4, 0x000, 0)		
#define _VF6XX_PAD_PAD_124__I2C0_SCL					\
		IOMUX_PAD(0x01F0, MUX_CTL_PAD_MUX_MODE_ALT5, 0x33C, 3)		

#define _VF6XX_PAD_PAD_125__RGPIOC_GPIO125				\
		IOMUX_PAD(0x01F4, MUX_CTL_PAD_MUX_MODE_ALT0, 0x000, 0)		
#define _VF6XX_PAD_PAD_125__TCON0_DATA_OUT17				\
		IOMUX_PAD(0x01F4, MUX_CTL_PAD_MUX_MODE_ALT1, 0x000, 0)		
#define _VF6XX_PAD_PAD_125__SRC_RCON11				\
		IOMUX_PAD(0x01F4, MUX_CTL_PAD_MUX_MODE_ALT3, 0x000, 0)		
#define _VF6XX_PAD_PAD_125__LCD_64F6B_LCD20				\
		IOMUX_PAD(0x01F4, MUX_CTL_PAD_MUX_MODE_ALT4, 0x000, 0)		
#define _VF6XX_PAD_PAD_125__I2C0_SDA					\
		IOMUX_PAD(0x01F4, MUX_CTL_PAD_MUX_MODE_ALT5, 0x340, 3)		
#define _VF6XX_PAD_PAD_125__EWM_IN					\
		IOMUX_PAD(0x01F4, MUX_CTL_PAD_MUX_MODE_ALT7, 0x000, 0)		

#define _VF6XX_PAD_PAD_126__RGPIOC_GPIO126				\
		IOMUX_PAD(0x01F8, MUX_CTL_PAD_MUX_MODE_ALT0, 0x000, 0)		
#define _VF6XX_PAD_PAD_126__TCON0_DATA_OUT2				\
		IOMUX_PAD(0x01F8, MUX_CTL_PAD_MUX_MODE_ALT1, 0x000, 0)		
#define _VF6XX_PAD_PAD_126__LCD_64F6B_LCD21				\
		IOMUX_PAD(0x01F8, MUX_CTL_PAD_MUX_MODE_ALT4, 0x000, 0)		

#define _VF6XX_PAD_PAD_127__RGPIOC_GPIO127				\
		IOMUX_PAD(0x01FC, MUX_CTL_PAD_MUX_MODE_ALT0, 0x000, 0)		
#define _VF6XX_PAD_PAD_127__TCON0_DATA_OUT3				\
		IOMUX_PAD(0x01FC, MUX_CTL_PAD_MUX_MODE_ALT1, 0x000, 0)		
#define _VF6XX_PAD_PAD_127__LCD_64F6B_LCD22				\
		IOMUX_PAD(0x01FC, MUX_CTL_PAD_MUX_MODE_ALT4, 0x000, 0)		

#define _VF6XX_PAD_PAD_128__RGPIOC_GPIO128				\
		IOMUX_PAD(0x0200, MUX_CTL_PAD_MUX_MODE_ALT0, 0x000, 0)		
#define _VF6XX_PAD_PAD_128__TCON0_DATA_OUT4				\
		IOMUX_PAD(0x0200, MUX_CTL_PAD_MUX_MODE_ALT1, 0x000, 0)		
#define _VF6XX_PAD_PAD_128__SRC_RCON12				\
		IOMUX_PAD(0x0200, MUX_CTL_PAD_MUX_MODE_ALT3, 0x000, 0)		
#define _VF6XX_PAD_PAD_128__LCD_64F6B_LCD23				\
		IOMUX_PAD(0x0200, MUX_CTL_PAD_MUX_MODE_ALT4, 0x000, 0)		

#define _VF6XX_PAD_PAD_129__RGPIOC_GPIO129				\
		IOMUX_PAD(0x0204, MUX_CTL_PAD_MUX_MODE_ALT0, 0x000, 0)		
#define _VF6XX_PAD_PAD_129__TCON0_DATA_OUT5				\
		IOMUX_PAD(0x0204, MUX_CTL_PAD_MUX_MODE_ALT1, 0x000, 0)		
#define _VF6XX_PAD_PAD_129__SRC_RCON13				\
		IOMUX_PAD(0x0204, MUX_CTL_PAD_MUX_MODE_ALT3, 0x000, 0)		
#define _VF6XX_PAD_PAD_129__LCD_64F6B_LCD24				\
		IOMUX_PAD(0x0204, MUX_CTL_PAD_MUX_MODE_ALT4, 0x000, 0)		

#define _VF6XX_PAD_PAD_130__RGPIOC_GPIO130				\
		IOMUX_PAD(0x0208, MUX_CTL_PAD_MUX_MODE_ALT0, 0x000, 0)		
#define _VF6XX_PAD_PAD_130__TCON0_DATA_OUT6				\
		IOMUX_PAD(0x0208, MUX_CTL_PAD_MUX_MODE_ALT1, 0x000, 0)		
#define _VF6XX_PAD_PAD_130__SRC_RCON14				\
		IOMUX_PAD(0x0208, MUX_CTL_PAD_MUX_MODE_ALT3, 0x000, 0)		
#define _VF6XX_PAD_PAD_130__LCD_64F6B_LCD25				\
		IOMUX_PAD(0x0208, MUX_CTL_PAD_MUX_MODE_ALT4, 0x000, 0)		

#define _VF6XX_PAD_PAD_131__RGPIOC_GPIO131				\
		IOMUX_PAD(0x020C, MUX_CTL_PAD_MUX_MODE_ALT0, 0x000, 0)		
#define _VF6XX_PAD_PAD_131__TCON0_DATA_OUT7				\
		IOMUX_PAD(0x020C, MUX_CTL_PAD_MUX_MODE_ALT1, 0x000, 0)		
#define _VF6XX_PAD_PAD_131__SRC_RCON15				\
		IOMUX_PAD(0x020C, MUX_CTL_PAD_MUX_MODE_ALT3, 0x000, 0)		
#define _VF6XX_PAD_PAD_131__LCD_64F6B_LCD26				\
		IOMUX_PAD(0x020C, MUX_CTL_PAD_MUX_MODE_ALT4, 0x000, 0)		

#define _VF6XX_PAD_PAD_132__RGPIOC_GPIO132				\
		IOMUX_PAD(0x0210, MUX_CTL_PAD_MUX_MODE_ALT0, 0x000, 0)		
#define _VF6XX_PAD_PAD_132__TCON0_DATA_OUT8				\
		IOMUX_PAD(0x0210, MUX_CTL_PAD_MUX_MODE_ALT1, 0x000, 0)		
#define _VF6XX_PAD_PAD_132__SRC_RCON16				\
		IOMUX_PAD(0x0210, MUX_CTL_PAD_MUX_MODE_ALT3, 0x000, 0)		
#define _VF6XX_PAD_PAD_132__LCD_64F6B_LCD27				\
		IOMUX_PAD(0x0210, MUX_CTL_PAD_MUX_MODE_ALT4, 0x000, 0)		
#define _VF6XX_PAD_PAD_132__I2C1_SCL					\
		IOMUX_PAD(0x0210, MUX_CTL_PAD_MUX_MODE_ALT5, 0x344, 3)		

#define _VF6XX_PAD_PAD_133__RGPIOC_GPIO133				\
		IOMUX_PAD(0x0214, MUX_CTL_PAD_MUX_MODE_ALT0, 0x000, 0)		
#define _VF6XX_PAD_PAD_133__TCON0_DATA_OUT9				\
		IOMUX_PAD(0x0214, MUX_CTL_PAD_MUX_MODE_ALT1, 0x000, 0)		
#define _VF6XX_PAD_PAD_133__SRC_RCON17				\
		IOMUX_PAD(0x0214, MUX_CTL_PAD_MUX_MODE_ALT3, 0x000, 0)		
#define _VF6XX_PAD_PAD_133__LCD_64F6B_LCD28				\
		IOMUX_PAD(0x0214, MUX_CTL_PAD_MUX_MODE_ALT4, 0x000, 0)		
#define _VF6XX_PAD_PAD_133__I2C1_SDA					\
		IOMUX_PAD(0x0214, MUX_CTL_PAD_MUX_MODE_ALT5, 0x348, 3)		
#define _VF6XX_PAD_PAD_133__EWM_OUT					\
		IOMUX_PAD(0x0214, MUX_CTL_PAD_MUX_MODE_ALT7, 0x000, 0)		

#define _VF6XX_PAD_PAD_134__RGPIOC_GPIO134				\
		IOMUX_PAD(0x0218, MUX_CTL_PAD_MUX_MODE_ALT0, 0x000, 0)		
#define _VF6XX_PAD_PAD_134__VIDEO_IN0_PIX_CLK				\
		IOMUX_PAD(0x0218, MUX_CTL_PAD_MUX_MODE_ALT1, 0x3AC, 1)		

#define	_VF6XX_PAD_DDR_RESETB	IOMUX_PAD(0x21C,0,0x000,0)
#define	_VF6XX_PAD_DDR_A_15	IOMUX_PAD(0x220,0,0x000,0)
#define	_VF6XX_PAD_DDR_A_14	IOMUX_PAD(0x224,0,0x000,0)
#define	_VF6XX_PAD_DDR_A_13	IOMUX_PAD(0x228,0,0x000,0)
#define	_VF6XX_PAD_DDR_A_12	IOMUX_PAD(0x22C,0,0x000,0)
#define	_VF6XX_PAD_DDR_A_11	IOMUX_PAD(0x230,0,0x000,0)
#define	_VF6XX_PAD_DR_A_10	IOMUX_PAD(0x234,0,0x000,0)
#define	_VF6XX_PAD_DDR_A_9	IOMUX_PAD(0x238,0,0x000,0)
#define	_VF6XX_PAD_DDR_A_8	IOMUX_PAD(0x23C,0,0x000,0)
#define	_VF6XX_PAD_DDR_A_7	IOMUX_PAD(0x240,0,0x000,0)
#define	_VF6XX_PAD_DDR_A_6	IOMUX_PAD(0x244,0,0x000,0)
#define	_VF6XX_PAD_DDR_A_5	IOMUX_PAD(0x248,0,0x000,0)
#define	_VF6XX_PAD_DDR_A_4	IOMUX_PAD(0x24C,0,0x000,0)
#define	_VF6XX_PAD_DDR_A_3	IOMUX_PAD(0x250,0,0x000,0)
#define	_VF6XX_PAD_DDR_A_2	IOMUX_PAD(0x254,0,0x000,0)
#define	_VF6XX_PAD_DDR_A_1	IOMUX_PAD(0x258,0,0x000,0)
#define	_VF6XX_PAD_DDR_A_0	IOMUX_PAD(0x25C,0,0x000,0)
#define	_VF6XX_PAD_DDR_BA_2	IOMUX_PAD(0x260,0,0x000,0)
#define	_VF6XX_PAD_DDR_BA_1	IOMUX_PAD(0x264,0,0x000,0)
#define	_VF6XX_PAD_DDR_BA_0	IOMUX_PAD(0x268,0,0x000,0)
#define	_VF6XX_PAD_DDR_CAS_B	IOMUX_PAD(0x26C,0,0x000,0)
#define	_VF6XX_PAD_DDR_CKE_0	IOMUX_PAD(0x270,0,0x000,0)
#define	_VF6XX_PAD_DDR_CLK_0	IOMUX_PAD(0x274,0,0x000,0)
#define	_VF6XX_PAD_DDR_CS_B_0	IOMUX_PAD(0x278,0,0x000,0)
#define	_VF6XX_PAD_DDR_CS_D_15	IOMUX_PAD(0x27C,0,0x000,0)
#define	_VF6XX_PAD_DDR_CS_D_14	IOMUX_PAD(0x280,0,0x000,0)
#define	_VF6XX_PAD_DDR_CS_D_13	IOMUX_PAD(0x284,0,0x000,0)
#define	_VF6XX_PAD_DDR_CS_D_12	IOMUX_PAD(0x288,0,0x000,0)
#define	_VF6XX_PAD_DDR_CS_D_11	IOMUX_PAD(0x28C,0,0x000,0)
#define	_VF6XX_PAD_DDR_CS_D_10	IOMUX_PAD(0x290,0,0x000,0)
#define	_VF6XX_PAD_DDR_CS_D_9	IOMUX_PAD(0x294,0,0x000,0)
#define	_VF6XX_PAD_DDR_CS_D_8	IOMUX_PAD(0x298,0,0x000,0)
#define	_VF6XX_PAD_DDR_CS_D_7	IOMUX_PAD(0x29C,0,0x000,0)
#define	_VF6XX_PAD_DDR_CS_D_6	IOMUX_PAD(0x2A0,0,0x000,0)
#define	_VF6XX_PAD_DDR_CS_D_5	IOMUX_PAD(0x2A4,0,0x000,0)
#define	_VF6XX_PAD_DDR_CS_D_4	IOMUX_PAD(0x2A8,0,0x000,0)
#define	_VF6XX_PAD_DDR_CS_D_3	IOMUX_PAD(0x2AC,0,0x000,0)
#define	_VF6XX_PAD_DDR_CS_D_2	IOMUX_PAD(0x2B0,0,0x000,0)
#define	_VF6XX_PAD_DDR_CS_D_1	IOMUX_PAD(0x2B4,0,0x000,0)
#define	_VF6XX_PAD_DDR_CS_D_0	IOMUX_PAD(0x2B8,0,0x000,0)
#define	_VF6XX_PAD_DDR_DQM_1	IOMUX_PAD(0x2BC,0,0x000,0)
#define	_VF6XX_PAD_DDR_DQM_0	IOMUX_PAD(0x2C0,0,0x000,0)
#define	_VF6XX_PAD_DDR_DQS_1	IOMUX_PAD(0x2C4,0,0x000,0)
#define	_VF6XX_PAD_DDR_DQS_0	IOMUX_PAD(0x2C8,0,0x000,0)
#define	_VF6XX_PAD_DDR_RAS_B	IOMUX_PAD(0x2CC,0,0x000,0)
#define	_VF6XX_PAD_DDR_WE_B	IOMUX_PAD(0x2D0,0,0x000,0)
#define	_VF6XX_PAD_DDR_ODT_0	IOMUX_PAD(0x2D4,0,0x000,0)
#define	_VF6XX_PAD_DDR_ODT_1	IOMUX_PAD(0x2D8,0,0x000,0)
#define	_VF6XX_PAD_DUMMY_DDRBYTE1	IOMUX_PAD(0x2DC,0,0x000,0)
#define	_VF6XX_PAD_DUMMY_DDRBYTE2	IOMUX_PAD(0x2E0,0,0x000,0)
#define	_VF6XX_PAD_DUMMY_SDHC1	IOMUX_PAD(0x2E4,0,0x000,0)
#define	_VF6XX_PAD_DUMMY_SDHC2	IOMUX_PAD(0x2E8,0,0x000,0)


#define  VF6XX_PAD_PAD_0__RGPIOC_GPIO0		\
		(_VF6XX_PAD_PAD_0__RGPIOC_GPIO0 | MUX_CTRL_PAD(NO_PAD_CTRL))
#define  VF6XX_PAD_PAD_0__CCM_RMII_CLKOUT		\
		(_VF6XX_PAD_PAD_0__CCM_RMII_CLKOUT | MUX_CTRL_PAD(NO_PAD_CTRL))
#define  VF6XX_PAD_PAD_0__CCM_RMII_CLKIN		\
		(_VF6XX_PAD_PAD_0__CCM_RMII_CLKIN | MUX_CTRL_PAD(NO_PAD_CTRL))
#define  VF6XX_PAD_PAD_0__TCON1_TCON11		\
		(_VF6XX_PAD_PAD_0__TCON1_TCON11 | MUX_CTRL_PAD(NO_PAD_CTRL))
#define  VF6XX_PAD_PAD_0__TCON1_DATA_OUT20		\
		(_VF6XX_PAD_PAD_0__TCON1_DATA_OUT20 | MUX_CTRL_PAD(NO_PAD_CTRL))

#define VF6XX_PAD_PAD_1__RGPIOC_GPIO1			\
		(_VF6XX_PAD_PAD_1__RGPIOC_GPIO1 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_1__DEBUG_TCLK			\
		(_VF6XX_PAD_PAD_1__DEBUG_TCLK | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_1__TCON_DATA_OUT18			\
		(_VF6XX_PAD_PAD_1__TCON0_DATA_OUT18 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_1__MLB_TOP_MLBCLK			\
		(_VF6XX_PAD_PAD_1__MLB_TOP_MLBCLK | MUX_CTRL_PAD(NO_PAD_CTRL))	

#define VF6XX_PAD_PAD_2__RGPIOC_GPIO2			\
		(_VF6XX_PAD_PAD_2__RGPIOC_GPIO2 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_2__DEBUG_TDI			\
		(_VF6XX_PAD_PAD_2__DEBUG_TDI | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_2__CCM_RMII_CLKOUT			\
		(_VF6XX_PAD_PAD_2__CCM_RMII_CLKOUT | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_2__CCM_RMII_CLKIN			\
		(_VF6XX_PAD_PAD_2__CCM_RMII_CLKIN | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_2__TCON0_DATA_OUT19			\
		(_VF6XX_PAD_PAD_2__TCON0_DATA_OUT19 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_2__IPP_WDOG_CA5_CM4			\
		(_VF6XX_PAD_PAD_2__IPP_WDOG_CA5_CM4 | MUX_CTRL_PAD(NO_PAD_CTRL))	

#define VF6XX_PAD_PAD_3__RGPIOC_GPIO3			\
		(_VF6XX_PAD_PAD_3__RGPIOC_GPIO3 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_3__DEBUG_TDO			\
		(_VF6XX_PAD_PAD_3__DEBUG_TDO | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_3__CCM_EXT_AUDIO_MCLK			\
		(_VF6XX_PAD_PAD_3__CCM_EXT_AUDIO_MCLK | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_3__TCON0_DATA_OUT10			\
		(_VF6XX_PAD_PAD_3__TCON0_DATA_OUT10 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_3__CCM_ENET_TS_CLKIN			\
		(_VF6XX_PAD_PAD_3__CCM_ENET_TS_CLKIN | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_3__MLB_TOP_MLBSIGNAL			\
		(_VF6XX_PAD_PAD_3__MLB_TOP_MLBSIGNAL | MUX_CTRL_PAD(NO_PAD_CTRL))	

#define VF6XX_PAD_PAD_4__RGPIOC_GPIO4			\
		(_VF6XX_PAD_PAD_4__RGPIOC_GPIO4 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_4__DEBUG_TMS			\
		(_VF6XX_PAD_PAD_4__DEBUG_TMS | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_4__TCON0_DATA_OUT11			\
		(_VF6XX_PAD_PAD_4__TCON0_DATA_OUT11 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_4__MLB_TOP_MLB_DATA			\
		(_VF6XX_PAD_PAD_4__MLB_TOP_MLB_DATA | MUX_CTRL_PAD(NO_PAD_CTRL))	

#define VF6XX_PAD_PAD_5__RGPIOC_GPIO5			\
		(_VF6XX_PAD_PAD_5__RGPIOC_GPIO5 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_5__PLATFORM_TRACECK			\
		(_VF6XX_PAD_PAD_5__PLATFORM_TRACECK | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_5__CCM_EXT_AUDIO_MCLK			\
		(_VF6XX_PAD_PAD_5__CCM_EXT_AUDIO_MCLK | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_5__VIDEO_IN0_DATA13			\
		(_VF6XX_PAD_PAD_5__VIDEO_IN0_DATA13 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_5__I2C0_SCL			\
		(_VF6XX_PAD_PAD_5__I2C0_SCL | MUX_CTRL_PAD(NO_PAD_CTRL))	

#define VF6XX_PAD_PAD_6__RGPIOC_GPIO6			\
		(_VF6XX_PAD_PAD_6__RGPIOC_GPIO6 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_6__PLATFORM_TRACED0			\
		(_VF6XX_PAD_PAD_6__PLATFORM_TRACED0 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_6__USB_VBUS_EN_OTG			\
		(_VF6XX_PAD_PAD_6__USB_VBUS_EN_OTG | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_6__ADC1_DA_ADC1SE0			\
		(_VF6XX_PAD_PAD_6__ADC1_DA_ADC1SE0 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_6__LCD_64F6B_LCD29			\
		(_VF6XX_PAD_PAD_6__LCD_64F6B_LCD29 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_6__SAI2_TX_BCLK			\
		(_VF6XX_PAD_PAD_6__SAI2_TX_BCLK | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_6__VIDEO_IN0_DATA14			\
		(_VF6XX_PAD_PAD_6__VIDEO_IN0_DATA14 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_6__I2C0_SDA			\
		(_VF6XX_PAD_PAD_6__I2C0_SDA | MUX_CTRL_PAD(NO_PAD_CTRL))	

#define VF6XX_PAD_PAD_7__RGPIOC_GPIO7			\
		(_VF6XX_PAD_PAD_7__RGPIOC_GPIO7 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_7__PLATFORM_TRACED1			\
		(_VF6XX_PAD_PAD_7__PLATFORM_TRACED1 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_7__USB_VBUS_OC_OTG			\
		(_VF6XX_PAD_PAD_7__USB_VBUS_OC_OTG | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_7__ADC1_DA_ADC1SE1			\
		(_VF6XX_PAD_PAD_7__ADC1_DA_ADC1SE1 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_7__LCD_64F6B_LCD30			\
		(_VF6XX_PAD_PAD_7__LCD_64F6B_LCD30 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_7__USB_USB0_SOF_PULSE			\
		(_VF6XX_PAD_PAD_7__USB_USB0_SOF_PULSE | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_7__VIDEO_IN0_DATA15			\
		(_VF6XX_PAD_PAD_7__VIDEO_IN0_DATA15 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_7__I2C1_SCL			\
		(_VF6XX_PAD_PAD_7__I2C1_SCL | MUX_CTRL_PAD(NO_PAD_CTRL))	

#define VF6XX_PAD_PAD_8__RGPIOC_GPIO7			\
		(_VF6XX_PAD_PAD_8__RGPIOC_GPIO7 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_8__PLATFORM_TRACED2			\
		(_VF6XX_PAD_PAD_8__PLATFORM_TRACED2 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_8__ADC0_DA_ADC0SE0			\
		(_VF6XX_PAD_PAD_8__ADC0_DA_ADC0SE0 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_8__FLEXTIMER1_QD_PHA			\
		(_VF6XX_PAD_PAD_8__FLEXTIMER1_QD_PHA | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_8__LCD_64F6B_LCD31			\
		(_VF6XX_PAD_PAD_8__LCD_64F6B_LCD31 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_8__SAI2_TX_DATA			\
		(_VF6XX_PAD_PAD_8__SAI2_TX_DATA | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_8__VIDEO_IN0_DATA16			\
		(_VF6XX_PAD_PAD_8__VIDEO_IN0_DATA16 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_8__I2C1_SDA			\
		(_VF6XX_PAD_PAD_8__I2C1_SDA | MUX_CTRL_PAD(NO_PAD_CTRL))	

#define VF6XX_PAD_PAD_9__RGPIOC_GPIO9			\
		(_VF6XX_PAD_PAD_9__RGPIOC_GPIO9 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_9__PLATFORM_TRACED3			\
		(_VF6XX_PAD_PAD_9__PLATFORM_TRACED3 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_9__ADC0_DA_ADC0SE1			\
		(_VF6XX_PAD_PAD_9__ADC0_DA_ADC0SE1 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_9__FLEXTIMER1_QD_PHB			\
		(_VF6XX_PAD_PAD_9__FLEXTIMER1_QD_PHB | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_9__LCD_64F6B_LCD32			\
		(_VF6XX_PAD_PAD_9__LCD_64F6B_LCD32 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_9__SAI2_TX_SYNC			\
		(_VF6XX_PAD_PAD_9__SAI2_TX_SYNC | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_9__VIDEO_IN0_DATA17			\
		(_VF6XX_PAD_PAD_9__VIDEO_IN0_DATA17 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_9__QUADSPI1_QSCK_A			\
		(_VF6XX_PAD_PAD_9__QUADSPI1_QSCK_A | MUX_CTRL_PAD(NO_PAD_CTRL))	

#define VF6XX_PAD_PAD_10__RGPIOC_GPIO10			\
		(_VF6XX_PAD_PAD_10__RGPIOC_GPIO10 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_10__PLATFORM_TRACED4			\
		(_VF6XX_PAD_PAD_10__PLATFORM_TRACED4 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_10__LCD_64F6B_LCD33			\
		(_VF6XX_PAD_PAD_10__LCD_64F6B_LCD33 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_10__SCI_FLX3_TX			\
		(_VF6XX_PAD_PAD_10__SCI_FLX3_TX | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_10__TCON1_TCON1			\
		(_VF6XX_PAD_PAD_10__TCON1_TCON1 | MUX_CTRL_PAD(NO_PAD_CTRL))	

#define VF6XX_PAD_PAD_11__RGPIOC_GPIO11			\
		(_VF6XX_PAD_PAD_11__RGPIOC_GPIO11 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_11__PLATFORM_TRACED5			\
		(_VF6XX_PAD_PAD_11__PLATFORM_TRACED5 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_11__SAI2_RX_BCLK			\
		(_VF6XX_PAD_PAD_11__SAI2_RX_BCLK | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_11__SCI_FLX3_RX			\
		(_VF6XX_PAD_PAD_11__SCI_FLX3_RX | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_11__TCON1_TCON2			\
		(_VF6XX_PAD_PAD_11__TCON1_TCON2 | MUX_CTRL_PAD(NO_PAD_CTRL))	

#define VF6XX_PAD_PAD_12__RGPIOC_GPIO12			\
		(_VF6XX_PAD_PAD_12__RGPIOC_GPIO12 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_12__PLATFORM_TRACED6			\
		(_VF6XX_PAD_PAD_12__PLATFORM_TRACED6 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_12__SAI2_RX_DATA			\
		(_VF6XX_PAD_PAD_12__SAI2_RX_DATA | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_12__I2C2_SCL			\
		(_VF6XX_PAD_PAD_12__I2C2_SCL | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_12__TCON1_TCON0			\
		(_VF6XX_PAD_PAD_12__TCON1_TCON0 | MUX_CTRL_PAD(NO_PAD_CTRL))	

#define VF6XX_PAD_PAD_13__RGPIOC_GPIO13			\
		(_VF6XX_PAD_PAD_13__RGPIOC_GPIO13 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_13__PLATFORM_TRACED7			\
		(_VF6XX_PAD_PAD_13__PLATFORM_TRACED7 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_13__SAI2_RX_SYNC			\
		(_VF6XX_PAD_PAD_13__SAI2_RX_SYNC | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_13__I2C2_SDA			\
		(_VF6XX_PAD_PAD_13__I2C2_SDA | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_13__TCON1_TCON3			\

#define VF6XX_PAD_PAD_14__RGPIOC_GPIO14			\
		(_VF6XX_PAD_PAD_14__RGPIOC_GPIO14 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_14__PLATFORM_TRACED8			\
		(_VF6XX_PAD_PAD_14__PLATFORM_TRACED8 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_14__USB_VBUS_EN			\
		(_VF6XX_PAD_PAD_14__USB_VBUS_EN | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_14__ESDHC1_CLK			\
		(_VF6XX_PAD_PAD_14__ESDHC1_CLK | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_14__TCON1_TCON4			\
		(_VF6XX_PAD_PAD_14__TCON1_TCON4 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_14__DDR_TEST_LOGIC_PAD_CTRL			\
		(_VF6XX_PAD_PAD_14__DDR_TEST_LOGIC_PAD_CTRL | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_15__RGPIOC_GPIO15			\
		(_VF6XX_PAD_PAD_15__RGPIOC_GPIO15 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_15__PLATFORM_TRACED9			\
		(_VF6XX_PAD_PAD_15__PLATFORM_TRACED9 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_15__USB_VBUS_OC			\
		(_VF6XX_PAD_PAD_15__USB_VBUS_OC | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_15__ESDHC1_CMD			\
		(_VF6XX_PAD_PAD_15__ESDHC1_CMD | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_15__TCON1_TCON5			\
		(_VF6XX_PAD_PAD_15__TCON1_TCON5 | MUX_CTRL_PAD(NO_PAD_CTRL))	

#define VF6XX_PAD_PAD_16__RGPIOC_GPIO16			\
		(_VF6XX_PAD_PAD_16__RGPIOC_GPIO16 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_16__PLATFORM_TRACED10			\
		(_VF6XX_PAD_PAD_16__PLATFORM_TRACED10 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_16__SAI3_TX_BCLK			\
		(_VF6XX_PAD_PAD_16__SAI3_TX_BCLK | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_16__ESDHC1_DAT0			\
		(_VF6XX_PAD_PAD_16__ESDHC1_DAT0 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_16__TCON1_TCON6			\
		(_VF6XX_PAD_PAD_16__TCON1_TCON6 | MUX_CTRL_PAD(NO_PAD_CTRL))	

#define VF6XX_PAD_PAD_17__RGPIOC_GPIO17			\
		(_VF6XX_PAD_PAD_17__RGPIOC_GPIO17 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_17__PLATFORM_TRACED11			\
		(_VF6XX_PAD_PAD_17__PLATFORM_TRACED11 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_17__SAI3_RX_BCLK			\
		(_VF6XX_PAD_PAD_17__SAI3_RX_BCLK | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_17__ESDHC1_DAT1			\
		(_VF6XX_PAD_PAD_17__ESDHC1_DAT1 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_17__TCON1_TCON7			\
		(_VF6XX_PAD_PAD_17__TCON1_TCON7 | MUX_CTRL_PAD(NO_PAD_CTRL))	

#define VF6XX_PAD_PAD_18__RGPIOC_GPIO18			\
		(_VF6XX_PAD_PAD_18__RGPIOC_GPIO18 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_18__PLATFORM_TRACED12			\
		(_VF6XX_PAD_PAD_18__PLATFORM_TRACED12 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_18__SAI3_RX_DATA			\
		(_VF6XX_PAD_PAD_18__SAI3_RX_DATA | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_18__ENET_SWIAHB_MAC1_TMR0			\
		(_VF6XX_PAD_PAD_18__ENET_SWIAHB_MAC1_TMR0 | 		\
		MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_18__SCI_FLX_TX			\
		(_VF6XX_PAD_PAD_18__SCI_FLX_TX | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_18__ESDHC1_DAT2			\
		(_VF6XX_PAD_PAD_18__ESDHC1_DAT2 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_18__TCON1_TCON8			\
		(_VF6XX_PAD_PAD_18__TCON1_TCON8 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_9__QUADSPI1_QSCK_A			\

#define VF6XX_PAD_PAD_19__RGPIOC_GPIO19			\
		(_VF6XX_PAD_PAD_19__RGPIOC_GPIO19 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_19__PLATFORM_TRACED13			\
		(_VF6XX_PAD_PAD_19__PLATFORM_TRACED13 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_19__SAI3_TX_DATA			\
		(_VF6XX_PAD_PAD_19__SAI3_TX_DATA | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_19__ENET_SWIAHB_MAC1_TMR1			\
		(_VF6XX_PAD_PAD_19__ENET_SWIAHB_MAC1_TMR1 | \
		MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_19__SCI_FLX4_RX			\
		(_VF6XX_PAD_PAD_19__SCI_FLX4_RX | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_19__ESDHC1_DAT3			\
		(_VF6XX_PAD_PAD_19__ESDHC1_DAT3 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_19__TCON1_TCON9			\
		(_VF6XX_PAD_PAD_19__TCON1_TCON9 | MUX_CTRL_PAD(NO_PAD_CTRL))	

#define VF6XX_PAD_PAD_20__RGPIOC_GPIO20			\
		(_VF6XX_PAD_PAD_20__RGPIOC_GPIO20 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_20__PLATFORM_TRACED14			\
		(_VF6XX_PAD_PAD_20__PLATFORM_TRACED14 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_20__SAI3_RX_SYNC			\
		(_VF6XX_PAD_PAD_20__SAI3_RX_SYNC | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_20__ENET_SWIAHB_MAC1_TMR2			\
		(_VF6XX_PAD_PAD_20__ENET_SWIAHB_MAC1_TMR2 | \
		MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_20__SCI_FLX4_RTS			\
		(_VF6XX_PAD_PAD_20__SCI_FLX4_RTS | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_20__I2C3_SCL			\
		(_VF6XX_PAD_PAD_20__I2C3_SCL | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_20__SCI_FLX3_RTS			\
		(_VF6XX_PAD_PAD_20__SCI_FLX3_RTS | MUX_CTRL_PAD(NO_PAD_CTRL))	

#define VF6XX_PAD_PAD_21__RGPIOC_GPIO21			\
		(_VF6XX_PAD_PAD_21__RGPIOC_GPIO21 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_21__PLATFORM_TRACED15			\
		(_VF6XX_PAD_PAD_21__PLATFORM_TRACED15 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_21__SAI3_TX_SYNC			\
		(_VF6XX_PAD_PAD_21__SAI3_TX_SYNC | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_21__ENET_SWIAHB_MAC1_TMR3			\
		(_VF6XX_PAD_PAD_21__ENET_SWIAHB_MAC1_TMR3 | \
		MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_21__SCI_FLX4_CTS			\
		(_VF6XX_PAD_PAD_21__SCI_FLX4_CTS | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_21__I2C3_SDA			\
		(_VF6XX_PAD_PAD_21__I2C3_SDA | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_21__SCI_FLX3_TX_SYNC			\
		(_VF6XX_PAD_PAD_21__SCI_FLX3_TX_SYNC | MUX_CTRL_PAD(NO_PAD_CTRL))	

#define VF6XX_PAD_PAD_22__RGPIOC_GPIO22			\
		(_VF6XX_PAD_PAD_22__RGPIOC_GPIO22 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_22__FLEXTIMER0_CH0			\
		(_VF6XX_PAD_PAD_22__FLEXTIMER0_CH0 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_22__ADC0_DA_ADC0SE2			\
		(_VF6XX_PAD_PAD_22__ADC0_DA_ADC0SE2 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_22__PLATFORM_TRACECTL			\
		(_VF6XX_PAD_PAD_22__PLATFORM_TRACECTL | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_22__LCD_64F6B_LCD34			\
		(_VF6XX_PAD_PAD_22__LCD_64F6B_LCD34 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_22__SAI2_RX_BCLK			\
		(_VF6XX_PAD_PAD_22__SAI2_RX_BCLK | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_22__VIDEO_IN0_DATA18			\
		(_VF6XX_PAD_PAD_22__VIDEO_IN0_DATA18 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_22__QUADSPI1_QPCS0_A			\
		(_VF6XX_PAD_PAD_22__QUADSPI1_QPCS0_A | MUX_CTRL_PAD(NO_PAD_CTRL))	

#define VF6XX_PAD_PAD_23__RGPIOC_GPIO23			\
		(_VF6XX_PAD_PAD_23__RGPIOC_GPIO23 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_23__FLEXTIMER0_CH1			\
		(_VF6XX_PAD_PAD_23__FLEXTIMER0_CH1 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_23__ADC0_DA_ADC0SE3			\
		(_VF6XX_PAD_PAD_23__ADC0_DA_ADC0SE3 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_23__SRC_RCON30			\
		(_VF6XX_PAD_PAD_23__SRC_RCON30 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_23__LCD_64F6B_LCD35			\
		(_VF6XX_PAD_PAD_23__LCD_64F6B_LCD35 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_23__SAI2_RX_DATA			\
		(_VF6XX_PAD_PAD_23__SAI2_RX_DATA | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_23__VIDEO_IN0_DATA19			\
		(_VF6XX_PAD_PAD_23__VIDEO_IN0_DATA19 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_23__QUADSPI1_QSPI_IO3			\
		(_VF6XX_PAD_PAD_23__QUADSPI1_QSPI_IO3 | MUX_CTRL_PAD(NO_PAD_CTRL))	

#define VF6XX_PAD_PAD_24__RGPIOC_GPIO24			\
		(_VF6XX_PAD_PAD_24__RGPIOC_GPIO24 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_24__FLEXTIMER0_CH2			\
		(_VF6XX_PAD_PAD_24__FLEXTIMER0_CH2 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_24__ADC1_DA_ADC1SE2			\
		(_VF6XX_PAD_PAD_24__ADC1_DA_ADC1SE2 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_24__SRC_RCON31			\
		(_VF6XX_PAD_PAD_24__SRC_RCON31 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_24__LCD_64F6B_LCD36			\
		(_VF6XX_PAD_PAD_24__LCD_64F6B_LCD36 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_24__SAI2_RX_SYNC			\
		(_VF6XX_PAD_PAD_24__SAI2_RX_SYNC | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_24__VIDEO_IN0_DATA20			\
		(_VF6XX_PAD_PAD_24__VIDEO_IN0_DATA20 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_24__QUADSPI1_QSPI_IO2			\
		(_VF6XX_PAD_PAD_24__QUADSPI1_QSPI_IO2 | MUX_CTRL_PAD(NO_PAD_CTRL))	

#define VF6XX_PAD_PAD_25__RGPIOC_GPIO25			\
		(_VF6XX_PAD_PAD_25__RGPIOC_GPIO25 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_25__FLEXTIMER0_CH3			\
		(_VF6XX_PAD_PAD_25__FLEXTIMER0_CH3 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_25__ADC1_DA_ADC1SE3			\
		(_VF6XX_PAD_PAD_25__ADC1_DA_ADC1SE3 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_25__PDB_EXTRING			\
		(_VF6XX_PAD_PAD_25__PDB_EXTRING | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_25__LCD_64F6B_LCD37			\
		(_VF6XX_PAD_PAD_25__LCD_64F6B_LCD37 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_25__VIDEO_IN0_DATA21			\
		(_VF6XX_PAD_PAD_25__VIDEO_IN0_DATA21 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_25__QUADSPI1_QSPI_IO1			\
		(_VF6XX_PAD_PAD_25__QUADSPI1_QSPI_IO1 | MUX_CTRL_PAD(NO_PAD_CTRL))	

#define VF6XX_PAD_PAD_26__RGPIOC_GPIO26			\
		(_VF6XX_PAD_PAD_26__RGPIOC_GPIO26 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_26__FLEXTIMER0_CH4			\
		(_VF6XX_PAD_PAD_26__FLEXTIMER0_CH4 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_26__SCI_FLX1_TX			\
		(_VF6XX_PAD_PAD_26__SCI_FLX1_TX | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_26__ADC0_DA_ADC0SE4			\
		(_VF6XX_PAD_PAD_26__ADC0_DA_ADC0SE4 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_26__LCD_64F6B_LCD38			\
		(_VF6XX_PAD_PAD_26__LCD_64F6B_LCD38 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_26__VIDEO_IN0_VIU_FID			\
		(_VF6XX_PAD_PAD_26__VIDEO_IN0_VIU_FID | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_26__VIDEO_IN0_DATA22			\
		(_VF6XX_PAD_PAD_26__VIDEO_IN0_DATA22 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_26__QUADSPI1_QSPI_IO0			\
		(_VF6XX_PAD_PAD_26__QUADSPI1_QSPI_IO0 | MUX_CTRL_PAD(NO_PAD_CTRL))	


#define VF6XX_PAD_PAD_27__RGPIOC_GPIO27			\
		(_VF6XX_PAD_PAD_27__RGPIOC_GPIO27 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_27__FLEXTIMER0_CH5			\
		(_VF6XX_PAD_PAD_27__FLEXTIMER0_CH5 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_27__SCI_FLX1_RX			\
		(_VF6XX_PAD_PAD_27__SCI_FLX1_RX | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_27__ADC1_DA_ADC1SE4			\
		(_VF6XX_PAD_PAD_27__ADC1_DA_ADC1SE4 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_27__LCD_64F6B_LCD39			\
		(_VF6XX_PAD_PAD_27__LCD_64F6B_LCD39 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_27__VIDEO_IN0_VIU_DE			\
		(_VF6XX_PAD_PAD_27__VIDEO_IN0_VIU_DE | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_27__VIDEO_IN0_DATA23			\
		(_VF6XX_PAD_PAD_27__VIDEO_IN0_DATA23 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_27__QUADSPI1_DQS_A			\
		(_VF6XX_PAD_PAD_27__QUADSPI1_DQS_A | MUX_CTRL_PAD(NO_PAD_CTRL))	

#define VF6XX_PAD_PAD_28__RGPIOC_GPIO28			\
		(_VF6XX_PAD_PAD_28__RGPIOC_GPIO28 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_28__FLEXTIMER0_CH6			\
		(_VF6XX_PAD_PAD_28__FLEXTIMER0_CH6 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_28__SCI_FLX1_RTS			\
		(_VF6XX_PAD_PAD_28__SCI_FLX1_RTS | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_28__QUADSPI0_QPCS1_A			\
		(_VF6XX_PAD_PAD_28__QUADSPI0_QPCS1_A | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_28__LCD_64F6B_LCD40			\
		(_VF6XX_PAD_PAD_28__LCD_64F6B_LCD40 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_28__LPCG0_FB_CLKOUT			\
		(_VF6XX_PAD_PAD_28__LPCG0_FB_CLKOUT | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_28__VIDEO_IN0_HSYNC			\
		(_VF6XX_PAD_PAD_28__VIDEO_IN0_HSYNC | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_28__SCI_FLX2_TX			\
		(_VF6XX_PAD_PAD_28__SCI_FLX2_TX | MUX_CTRL_PAD(NO_PAD_CTRL))	

#define VF6XX_PAD_PAD_29__RGPIOC_GPIO29			\
		(_VF6XX_PAD_PAD_29__RGPIOC_GPIO29 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_29__FLEXTIMER0_CH7			\
		(_VF6XX_PAD_PAD_29__FLEXTIMER0_CH7 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_29__SCI_FLX1_CTS			\
		(_VF6XX_PAD_PAD_29__SCI_FLX1_CTS | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_29__QUADSPI0_QPCS1_B			\
		(_VF6XX_PAD_PAD_29__QUADSPI0_QPCS1_B | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_29__LCD_64F6B_LCD41			\
		(_VF6XX_PAD_PAD_29__LCD_64F6B_LCD41 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_29__VIDEO_IN0_VSYNC			\
		(_VF6XX_PAD_PAD_29__VIDEO_IN0_VSYNC | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_29__SCI_FLX2_RX			\
		(_VF6XX_PAD_PAD_29__SCI_FLX2_RX | MUX_CTRL_PAD(NO_PAD_CTRL))	

#define VF6XX_PAD_PAD_30__RGPIOC_GPIO30			\
		(_VF6XX_PAD_PAD_30__RGPIOC_GPIO30 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_30__FLEXTIMER1_CH0			\
		(_VF6XX_PAD_PAD_30__FLEXTIMER1_CH0 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_30__FLEXTIMER0_QD_PHA			\
		(_VF6XX_PAD_PAD_30__FLEXTIMER0_QD_PHA | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_30__VIDEO_IN0_VIU_DE			\
		(_VF6XX_PAD_PAD_30__VIDEO_IN0_VIU_DE | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_30__TCON1_DATA_OUT24			\
		(_VF6XX_PAD_PAD_30__TCON1_DATA_OUT24 | MUX_CTRL_PAD(NO_PAD_CTRL))	

#define VF6XX_PAD_PAD_31__RGPIOC_GPIO31			\
		(_VF6XX_PAD_PAD_31__RGPIOC_GPIO31 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_31__FLEXTIMER1_CH1			\
		(_VF6XX_PAD_PAD_31__FLEXTIMER1_CH1 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_31__FLEXTIMER1_QD_PHB			\
		(_VF6XX_PAD_PAD_31__FLEXTIMER1_QD_PHB | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_31__TCON1_DATA_OUT25			\
		(_VF6XX_PAD_PAD_31__TCON1_DATA_OUT25 | MUX_CTRL_PAD(NO_PAD_CTRL))	

#define VF6XX_PAD_PAD_32__RGPIOC_GPIO32			\
		(_VF6XX_PAD_PAD_32__RGPIOC_GPIO32 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_32__SCI_FLX0_TX			\
		(_VF6XX_PAD_PAD_32__SCI_FLX0_TX | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_32__TCON0_TCON4			\
		(_VF6XX_PAD_PAD_32__TCON0_TCON4 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_32__VIDEO_IN0_VIU_DE			\
		(_VF6XX_PAD_PAD_32__VIDEO_IN0_VIU_DE | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_32__CCM_CKO1			\
		(_VF6XX_PAD_PAD_32__CCM_CKO1 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_32__CCM_ENET_TS_CLKIN			\
		(_VF6XX_PAD_PAD_32__CCM_ENET_TS_CLKIN | MUX_CTRL_PAD(NO_PAD_CTRL))	

#define VF6XX_PAD_PAD_33__RGPIOC_GPIO33			\
		(_VF6XX_PAD_PAD_33__RGPIOC_GPIO33 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_33__SCI_FLX0_RX			\
		(_VF6XX_PAD_PAD_33__SCI_FLX0_RX | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_33__TCON0_TCON5			\
		(_VF6XX_PAD_PAD_33__TCON0_TCON5 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_33__SNVS_LP_WRAPPER_SNVS_ALARM_OUT			\
		(_VF6XX_PAD_PAD_33__SNVS_LP_WRAPPER_SNVS_ALARM_OUT | \
		MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_33__CCM_CKO2			\
		(_VF6XX_PAD_PAD_33__CCM_CKO2 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_33__ENET_SWIAHB_MAC0_TMR0			\
		(_VF6XX_PAD_PAD_33__ENET_SWIAHB_MAC0_TMR0 | \
		MUX_CTRL_PAD(NO_PAD_CTRL))	

#define VF6XX_PAD_PAD_34__RGPIOC_GPIO34			\
		(_VF6XX_PAD_PAD_34__RGPIOC_GPIO34 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_34__SCI_FLX0_RTS			\
		(_VF6XX_PAD_PAD_34__SCI_FLX0_RTS | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_34__DSPI0_CS5			\
		(_VF6XX_PAD_PAD_34__DSPI0_CS5 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_34__TCON0_TCON6			\
		(_VF6XX_PAD_PAD_34__TCON0_TCON6 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_34__PLATFORM_FB_AD1			\
		(_VF6XX_PAD_PAD_34__PLATFORM_FB_AD1 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_34__ENET_SWIAHB_MAC0_TMR1			\
		(_VF6XX_PAD_PAD_34__ENET_SWIAHB_MAC0_TMR1 | \
		MUX_CTRL_PAD(NO_PAD_CTRL))	

#define VF6XX_PAD_PAD_35__RGPIOC_GPIO35			\
		(_VF6XX_PAD_PAD_35__RGPIOC_GPIO35 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_35__SCI_FLX0_CTS			\
		(_VF6XX_PAD_PAD_35__SCI_FLX0_CTS | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_35__DSPI0_CS4			\
		(_VF6XX_PAD_PAD_35__DSPI0_CS4 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_35__TCON0_TCON7			\
		(_VF6XX_PAD_PAD_35__TCON0_TCON7 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_35__PLATFORM_FB_AD0			\
		(_VF6XX_PAD_PAD_35__PLATFORM_FB_AD0 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_35__PLATFORM_TRACETL			\
		(_VF6XX_PAD_PAD_35__PLATFORM_TRACETL | MUX_CTRL_PAD(NO_PAD_CTRL))	

#define VF6XX_PAD_PAD_36__RGPIOC_GPIO36			\
		(_VF6XX_PAD_PAD_36__RGPIOC_GPIO36 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_36__CAN0_RXD			\
		(_VF6XX_PAD_PAD_36__CAN0_RXD | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_36__I2C0_SCL			\
		(_VF6XX_PAD_PAD_36__I2C0_SCL | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_36__TCON0_TCON8			\
		(_VF6XX_PAD_PAD_36__TCON0_TCON8 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_36__TCON1_DATA_OUT1			\
		(_VF6XX_PAD_PAD_36__TCON1_DATA_OUT1 | MUX_CTRL_PAD(NO_PAD_CTRL))	

#define VF6XX_PAD_PAD_37__RGPIOC_GPIO37			\
		(_VF6XX_PAD_PAD_37__RGPIOC_GPIO37 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_37__CAN0_TXD			\
		(_VF6XX_PAD_PAD_37__CAN0_TXD | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_37__I2C0_SDA			\
		(_VF6XX_PAD_PAD_37__I2C0_SDA | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_37__TCON0_TCON9			\
		(_VF6XX_PAD_PAD_37__TCON0_TCON9 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_37__VIDEO_IN0_PIX_CLK			\
		(_VF6XX_PAD_PAD_37__VIDEO_IN0_PIX_CLK | MUX_CTRL_PAD(NO_PAD_CTRL))	

#define VF6XX_PAD_PAD_38__RGPIOC_GPIO38			\
		(_VF6XX_PAD_PAD_38__RGPIOC_GPIO38 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_38__CAN1_RXD			\
		(_VF6XX_PAD_PAD_38__CAN1_RXD | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_38__I2C1_SCL			\
		(_VF6XX_PAD_PAD_38__I2C1_SCL | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_38__TCON0_TCON10			\
		(_VF6XX_PAD_PAD_38__TCON0_TCON10 | MUX_CTRL_PAD(NO_PAD_CTRL))	

#define VF6XX_PAD_PAD_39__RGPIOC_GPIO39			\
		(_VF6XX_PAD_PAD_39__RGPIOC_GPIO39 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_39__CAN1_TXD			\
		(_VF6XX_PAD_PAD_39__CAN1_TXD | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_39__I2C1_SDA			\
		(_VF6XX_PAD_PAD_39__I2C1_SDA | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_39__TCON0_TCON11			\
		(_VF6XX_PAD_PAD_39__TCON0_TCON11 | MUX_CTRL_PAD(NO_PAD_CTRL))	

#define VF6XX_PAD_PAD_40__RGPIOC_GPIO40			\
		(_VF6XX_PAD_PAD_40__RGPIOC_GPIO40 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_40__DSPI0_CS1			\
		(_VF6XX_PAD_PAD_40__DSPI0_CS1 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_40__CCM_EXT_AUDIO_MCLK			\
		(_VF6XX_PAD_PAD_40__CCM_EXT_AUDIO_MCLK | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_40__VIDEO_IN0_DATA9			\
		(_VF6XX_PAD_PAD_40__VIDEO_IN0_DATA9 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_40__CCM_CCMOBS0			\
		(_VF6XX_PAD_PAD_40__CCM_CCMOBS0 | MUX_CTRL_PAD(NO_PAD_CTRL))	

#define VF6XX_PAD_PAD_41__RGPIOC_GPIO41			\
		(_VF6XX_PAD_PAD_41__RGPIOC_GPIO41 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_41__DSPI0_CS0			\
		(_VF6XX_PAD_PAD_41__DSPI0_CS0 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_41__VIDEO_IN0_DATA10			\
		(_VF6XX_PAD_PAD_41__VIDEO_IN0_DATA10 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_41__CCM_CCMOBS1			\
		(_VF6XX_PAD_PAD_41__CCM_CCMOBS1 | MUX_CTRL_PAD(NO_PAD_CTRL))	

#define VF6XX_PAD_PAD_42__RGPIOC_GPIO42			\
		(_VF6XX_PAD_PAD_42__RGPIOC_GPIO42 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_42__DSPI0_SIN			\
		(_VF6XX_PAD_PAD_42__DSPI0_SIN | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_42__LCD_64F6B_LCD42			\
		(_VF6XX_PAD_PAD_42__LCD_64F6B_LCD42 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_42__VIDEO_IN0_DATA11			\
		(_VF6XX_PAD_PAD_42__VIDEO_IN0_DATA11 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_42__CCM_CCMOBS2			\
		(_VF6XX_PAD_PAD_42__CCM_CCMOBS2 | MUX_CTRL_PAD(NO_PAD_CTRL))	

#define VF6XX_PAD_PAD_43__RGPIOC_GPIO43			\
		(_VF6XX_PAD_PAD_43__RGPIOC_GPIO43 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_43__DSPI0_SOUT			\
		(_VF6XX_PAD_PAD_43__DSPI0_SOUT | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_43__LCD_64F6B_LCD43			\
		(_VF6XX_PAD_PAD_43__LCD_64F6B_LCD43 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_43__VIDEO_IN0_DATA2			\
		(_VF6XX_PAD_PAD_43__VIDEO_IN0_DATA2 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_43__TCON1_DATA_OUT1			\
		(_VF6XX_PAD_PAD_43__TCON1_DATA_OUT1 | MUX_CTRL_PAD(NO_PAD_CTRL))	

#define VF6XX_PAD_PAD_44__RGPIOC_GPIO44			\
		(_VF6XX_PAD_PAD_44__RGPIOC_GPIO44 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_44__DSPI0_SCK			\
		(_VF6XX_PAD_PAD_44__DSPI0_SCK | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_44__VIDEO_IN0_VIU_FID			\
		(_VF6XX_PAD_PAD_44__VIDEO_IN0_VIU_FID | MUX_CTRL_PAD(NO_PAD_CTRL))	

#define VF6XX_PAD_PAD_45__RGPIOC_GPIO45			\
		(_VF6XX_PAD_PAD_45__RGPIOC_GPIO45 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_45__ENET_SWIAHB_RMII0_MDC			\
		(_VF6XX_PAD_PAD_45__ENET_SWIAHB_RMII0_MDC | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_45__FLEXTIMER1_CH0			\
		(_VF6XX_PAD_PAD_45__FLEXTIMER1_CH0 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_45__DSPI0_CS3			\
		(_VF6XX_PAD_PAD_45__DSPI0_CS3 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_45__ESABI_SCKT			\
		(_VF6XX_PAD_PAD_45__ESABI_SCKT | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_45__ESDHC0_CLK			\
		(_VF6XX_PAD_PAD_45__ESDHC0_CLK | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_45__VIDEO_IN0_DATA0			\
		(_VF6XX_PAD_PAD_45__VIDEO_IN0_DATA0 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_45__SRC_RCON18			\
		(_VF6XX_PAD_PAD_45__SRC_RCON18 | MUX_CTRL_PAD(NO_PAD_CTRL))	

#define VF6XX_PAD_PAD_46__RGPIOC_GPIO46			\
		(_VF6XX_PAD_PAD_46__RGPIOC_GPIO46 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_46__ENET_SWIAHB_RMII0_MDIO			\
		(_VF6XX_PAD_PAD_46__ENET_SWIAHB_RMII0_MDIO | \
		MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_46__FLEXTIMER1_CH1			\
		(_VF6XX_PAD_PAD_46__FLEXTIMER1_CH1 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_46__DSPI0_CS2			\
		(_VF6XX_PAD_PAD_46__DSPI0_CS2 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_46__ESAI_FST			\
		(_VF6XX_PAD_PAD_46__ESAI_FST | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_46__ESDHC0_CMD			\
		(_VF6XX_PAD_PAD_46__ESDHC0_CMD | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_46__VIDEO_IN0_DATA1			\
		(_VF6XX_PAD_PAD_46__VIDEO_IN0_DATA1 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_46__SRC_RCON19			\
		(_VF6XX_PAD_PAD_46__SRC_RCON19 | MUX_CTRL_PAD(NO_PAD_CTRL))	

#define VF6XX_PAD_PAD_47__RGPIOC_GPIO47			\
		(_VF6XX_PAD_PAD_47__RGPIOC_GPIO47 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_47__ENET_SWIAHB_RMII0_CRS_DV			\
		(_VF6XX_PAD_PAD_47__ENET_SWIAHB_RMII0_CRS_DV | \
		MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_47__SCI_FLX1_TX			\
		(_VF6XX_PAD_PAD_47__SCI_FLX1_TX | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_47__ESAI_SDO0			\
		(_VF6XX_PAD_PAD_47__ESAI_SDO0 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_47__ESDHC0_DAT0			\
		(_VF6XX_PAD_PAD_47__ESDHC0_DAT0 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_47__VIDEO_IN0_DATA2			\
		(_VF6XX_PAD_PAD_47__VIDEO_IN0_DATA2 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_47__SRC_RCON20			\
		(_VF6XX_PAD_PAD_47__SRC_RCON20 | MUX_CTRL_PAD(NO_PAD_CTRL))	

#define VF6XX_PAD_PAD_48__RGPIOC_GPIO48			\
		(_VF6XX_PAD_PAD_48__RGPIOC_GPIO48 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_48__ENET_SWIAHB_RMII0_RXD1			\
		(_VF6XX_PAD_PAD_48__ENET_SWIAHB_RMII0_RXD1 | \
		MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_48__SCI_FLX1_RX			\
		(_VF6XX_PAD_PAD_48__SCI_FLX1_RX | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_48__ESAI_SDO1			\
		(_VF6XX_PAD_PAD_48__ESAI_SDO1 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_48__ESDHC0_DAT1			\
		(_VF6XX_PAD_PAD_48__ESDHC0_DAT1 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_48__VIDEO_IN0_DATA3			\
		(_VF6XX_PAD_PAD_48__VIDEO_IN0_DATA3 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_48__TCON0_DATA_OUT18			\
		(_VF6XX_PAD_PAD_48__TCON0_DATA_OUT18 | MUX_CTRL_PAD(NO_PAD_CTRL))	

#define VF6XX_PAD_PAD_49__RGPIOC_GPIO49			\
		(_VF6XX_PAD_PAD_49__RGPIOC_GPIO49 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_49__ENET_SWIAHB_RMII0_RXD0			\
		(_VF6XX_PAD_PAD_49__ENET_SWIAHB_RMII0_RXD0 | \
		MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_49__SCI_FLX1_RTS			\
		(_VF6XX_PAD_PAD_49__SCI_FLX1_RTS | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_49__DSPI1_CS1			\
		(_VF6XX_PAD_PAD_49__DSPI1_CS1 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_49__ESAI_SDO2			\
		(_VF6XX_PAD_PAD_49__ESAI_SDO2 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_49__ESDHC0_DAT2			\
		(_VF6XX_PAD_PAD_49__ESDHC0_DAT2 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_49__VIDEO_IN0_DATA4			\
		(_VF6XX_PAD_PAD_49__VIDEO_IN0_DATA4 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_49__TCON0_DATA_OUT19			\
		(_VF6XX_PAD_PAD_49__TCON0_DATA_OUT19 | MUX_CTRL_PAD(NO_PAD_CTRL))	

#define VF6XX_PAD_PAD_50__RGPIOC_GPIO50			\
		(_VF6XX_PAD_PAD_50__RGPIOC_GPIO50 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_50__ENET_SWIAHB_RMII0_RXER			\
		(_VF6XX_PAD_PAD_50__ENET_SWIAHB_RMII0_RXER | \
		MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_50__SCI_FLX1_CTS			\
		(_VF6XX_PAD_PAD_50__SCI_FLX1_CTS | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_50__DSPI1_CS0			\
		(_VF6XX_PAD_PAD_50__DSPI1_CS0 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_50__ESAI_SDO3			\
		(_VF6XX_PAD_PAD_50__ESAI_SDO3 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_50__ESDHC0_DAT3			\
		(_VF6XX_PAD_PAD_50__ESDHC0_DAT3 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_50__VIDEO_IN0_DATA5			\
		(_VF6XX_PAD_PAD_50__VIDEO_IN0_DATA5 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_50__TCON0_DATA_OUT10			\
		(_VF6XX_PAD_PAD_50__TCON0_DATA_OUT10 | MUX_CTRL_PAD(NO_PAD_CTRL))	

#define VF6XX_PAD_PAD_51__RGPIOC_GPIO51			\
		(_VF6XX_PAD_PAD_51__RGPIOC_GPIO51 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_51__ENET_SWIAHB_RMII0_TXD1			\
		(_VF6XX_PAD_PAD_51__ENET_SWIAHB_RMII0_TXD1 | \
		MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_51__DSPI1_SIN			\
		(_VF6XX_PAD_PAD_51__DSPI1_SIN | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_51__ESAI_SDI0			\
		(_VF6XX_PAD_PAD_51__ESAI_SDI0 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_51__ESDHC0_WP			\
		(_VF6XX_PAD_PAD_51__ESDHC0_WP | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_51__VIDEO_IN0_DATA6			\
		(_VF6XX_PAD_PAD_51__VIDEO_IN0_DATA6 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_51__TCON0_DATA_OUT11			\
		(_VF6XX_PAD_PAD_51__TCON0_DATA_OUT11 | MUX_CTRL_PAD(NO_PAD_CTRL))	

#define VF6XX_PAD_PAD_52__RGPIOC_GPIO52			\
		(_VF6XX_PAD_PAD_52__RGPIOC_GPIO52 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_52__ENET_SWIAHB_RMII0_TXD0			\
		(_VF6XX_PAD_PAD_52__ENET_SWIAHB_RMII0_TXD0 | \
		MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_52__DSPI1_SOUT			\
		(_VF6XX_PAD_PAD_52__DSPI1_SOUT | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_52__ESAI_SDI1			\
		(_VF6XX_PAD_PAD_52__ESAI_SDI1 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_52__VIDEO_IN0_DATA7			\
		(_VF6XX_PAD_PAD_52__VIDEO_IN0_DATA7 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_52__TCON0_DATA_OUT2			\
		(_VF6XX_PAD_PAD_52__TCON0_DATA_OUT2 | MUX_CTRL_PAD(NO_PAD_CTRL))	

#define VF6XX_PAD_PAD_53__RGPIOC_GPIO53			\
		(_VF6XX_PAD_PAD_53__RGPIOC_GPIO53 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_53__ENET_SWIAHB_RMII0_TXEN			\
		(_VF6XX_PAD_PAD_53__ENET_SWIAHB_RMII0_TXEN | \
		MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_53__DSPI1_SCK			\
		(_VF6XX_PAD_PAD_53__DSPI1_SCK | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_53__VIDEO_IN0_DATA8			\
		(_VF6XX_PAD_PAD_53__VIDEO_IN0_DATA8 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_53__TCON0_DATA_OUT3			\
		(_VF6XX_PAD_PAD_53__TCON0_DATA_OUT3 | MUX_CTRL_PAD(NO_PAD_CTRL))	

#define VF6XX_PAD_PAD_54__RGPIOC_GPIO54			\
		(_VF6XX_PAD_PAD_54__RGPIOC_GPIO54 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_54__ENET_SWIAHB_RMII1_MDC		\
		(_VF6XX_PAD_PAD_54__ENET_SWIAHB_RMII1_MDC | \
		MUX_CTRL_PAD(NO_PAD_CTRL))
#define VF6XX_PAD_PAD_54__ESAI_SCKT			\
		(_VF6XX_PAD_PAD_54__ESAI_SCKT | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_54__MLB_TOP_MLBCLK			\
		(_VF6XX_PAD_PAD_54__MLB_TOP_MLBCLK | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_54__VIU_MUX_DEBUG_OUT			\
		(_VF6XX_PAD_PAD_54__VIU_MUX_DEBUG_OUT | MUX_CTRL_PAD(NO_PAD_CTRL))	

#define VF6XX_PAD_PAD_55__RGPIOC_GPIO55			\
		(_VF6XX_PAD_PAD_55__RGPIOC_GPIO55 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_55__ENET_SWIAHB_RMII1_MDIO			\
		(_VF6XX_PAD_PAD_55__ENET_SWIAHB_RMII1_MDIO | \
		MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_55__ESAI_FST			\
		(_VF6XX_PAD_PAD_55__ESAI_FST | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_55__MLB_TOP_MLBSIGNAL			\
		(_VF6XX_PAD_PAD_55__MLB_TOP_MLBSIGNAL | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_55__VIU_MUX_DEBUG_OUT1			\
		(_VF6XX_PAD_PAD_55__VIU_MUX_DEBUG_OUT1 | MUX_CTRL_PAD(NO_PAD_CTRL))	

#define VF6XX_PAD_PAD_56__RGPIOC_GPIO56			\
		(_VF6XX_PAD_PAD_56__RGPIOC_GPIO56 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_56__ENET_SWIAHB_RMII1_CRS_DV			\
		(_VF6XX_PAD_PAD_56__ENET_SWIAHB_RMII1_CRS_DV | \
		MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_56__ESAI_SDO0			\
		(_VF6XX_PAD_PAD_56__ESAI_SDO0 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_56__MLB_TOP_MLBDATA			\
		(_VF6XX_PAD_PAD_56__MLB_TOP_MLBDATA | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_56__VIU_MUX_DEBUG_OUT2			\
		(_VF6XX_PAD_PAD_56__VIU_MUX_DEBUG_OUT2 | MUX_CTRL_PAD(NO_PAD_CTRL))	

#define VF6XX_PAD_PAD_57__RGPIOC_GPIO57			\
		(_VF6XX_PAD_PAD_57__RGPIOC_GPIO57 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_57__ENET_SWIAHB_RMII1_RXD1			\
		(_VF6XX_PAD_PAD_57__ENET_SWIAHB_RMII1_RXD1 | \
		MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_57__ESAI_SDO1			\
		(_VF6XX_PAD_PAD_57__ESAI_SDO1 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_57__SAI2_TX_BCLK			\
		(_VF6XX_PAD_PAD_57__SAI2_TX_BCLK | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_57__VIU_MUX_DEBUG_OUT3			\
		(_VF6XX_PAD_PAD_57__VIU_MUX_DEBUG_OUT3 | MUX_CTRL_PAD(NO_PAD_CTRL))	

#define VF6XX_PAD_PAD_58__RGPIOC_GPIO58			\
		(_VF6XX_PAD_PAD_58__RGPIOC_GPIO58 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_58__ENET_SWIAHB_RMII1_RXD0			\
		(_VF6XX_PAD_PAD_58__ENET_SWIAHB_RMII1_RXD0 | \
		MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_58__ESAI_SDO2			\
		(_VF6XX_PAD_PAD_58__ESAI_SDO2 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_58__SAI2_RX_BCLK			\
		(_VF6XX_PAD_PAD_58__SAI2_RX_BCLK | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_58__VIU_MUX_DEBUG_OUT4			\
		(_VF6XX_PAD_PAD_58__VIU_MUX_DEBUG_OUT4 | MUX_CTRL_PAD(NO_PAD_CTRL))	

#define VF6XX_PAD_PAD_59__RGPIOC_GPIO59			\
		(_VF6XX_PAD_PAD_59__RGPIOC_GPIO59 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_59__ENET_SWIAHB_RMII1_RXER			\
		(_VF6XX_PAD_PAD_59__ENET_SWIAHB_RMII1_RXER | \
		MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_59__ESAI_SDO3			\
		(_VF6XX_PAD_PAD_59__ESAI_SDO3 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_59__SCI_FLX5_TX			\
		(_VF6XX_PAD_PAD_59__SCI_FLX5_TX | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_59__SAI2_RX_DATA			\
		(_VF6XX_PAD_PAD_59__SAI2_RX_DATA | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_59__ADC0_DA_ADC0SE6			\
		(_VF6XX_PAD_PAD_59__ADC0_DA_ADC0SE6 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_59__VIU_MUX_DEBUG_OUT5			\
		(_VF6XX_PAD_PAD_59__VIU_MUX_DEBUG_OUT5 | MUX_CTRL_PAD(NO_PAD_CTRL))	

#define VF6XX_PAD_PAD_60__RGPIOC_GPIO60			\
		(_VF6XX_PAD_PAD_60__RGPIOC_GPIO60 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_60__ENET_SWIAHB_RMII1_TXD1			\
		(_VF6XX_PAD_PAD_60__ENET_SWIAHB_RMII1_TXD1 | \
		MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_60__ESAI_SDI0			\
		(_VF6XX_PAD_PAD_60__ESAI_SDI0 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_60__SCI_FLX5_RX			\
		(_VF6XX_PAD_PAD_60__SCI_FLX5_RX | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_60__SAI2_TX_DATA			\
		(_VF6XX_PAD_PAD_60__SAI2_TX_DATA | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_60__ADC0_DA_ADC0SE7			\
		(_VF6XX_PAD_PAD_60__ADC0_DA_ADC0SE7 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_60__VIU_MUX_DEBUG_OUT6			\
		(_VF6XX_PAD_PAD_60__VIU_MUX_DEBUG_OUT6 | MUX_CTRL_PAD(NO_PAD_CTRL))	

#define VF6XX_PAD_PAD_61__RGPIOC_GPIO61			\
		(_VF6XX_PAD_PAD_61__RGPIOC_GPIO61 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_61__ENET_SWIAHB_RMII1_TXD0			\
		(_VF6XX_PAD_PAD_61__ENET_SWIAHB_RMII1_TXD0 | \
		MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_61__ESAI_SDI1			\
		(_VF6XX_PAD_PAD_61__ESAI_SDI1 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_61__SCI_FLX5_RTS			\
		(_VF6XX_PAD_PAD_61__SCI_FLX5_RTS | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_61__SAI2_RX_SYNC			\
		(_VF6XX_PAD_PAD_61__SAI2_RX_SYNC | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_61__ADC1_DA_ADC1SE6			\
		(_VF6XX_PAD_PAD_61__ADC1_DA_ADC1SE6 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_61__VIU_MUX_DEBUG_OUT7			\
		(_VF6XX_PAD_PAD_61__VIU_MUX_DEBUG_OUT7 | MUX_CTRL_PAD(NO_PAD_CTRL))	

#define VF6XX_PAD_PAD_62__RGPIOC_GPIO62			\
		(_VF6XX_PAD_PAD_62__RGPIOC_GPIO62 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_62__ENET_SWIAHB_RMII1_TXEN			\
		(_VF6XX_PAD_PAD_62__ENET_SWIAHB_RMII1_TXEN | \
		MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_62__ADC1_DA_ADC1SE7			\
		(_VF6XX_PAD_PAD_62__ADC1_DA_ADC1SE7 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_62__SCI_FLX5_CTS			\
		(_VF6XX_PAD_PAD_62__SCI_FLX5_CTS | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_62__SAI2_TX_SYNC			\
		(_VF6XX_PAD_PAD_62__SAI2_TX_SYNC | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_62__USB_VF6XX_USB1_SOF_PULSE			\
		(_VF6XX_PAD_PAD_62__USB_VF6XX_USB1_SOF_PULSE | \
		MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_62__VIU_MUX_DEBUG_OUT8			\
		(_VF6XX_PAD_PAD_62__VIU_MUX_DEBUG_OUT8 | MUX_CTRL_PAD(NO_PAD_CTRL))	

#define VF6XX_PAD_PAD_63__RGPIOC_GPIO63			\
		(_VF6XX_PAD_PAD_63__RGPIOC_GPIO63 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_63__PLATFORM_FB_AD3			\
		(_VF6XX_PAD_PAD_63__PLATFORM_FB_AD3 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_63__NFC_MLC_NF_IO15			\
		(_VF6XX_PAD_PAD_63__NFC_MLC_NF_IO15 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_63__FLEXTIMER3_CH0			\
		(_VF6XX_PAD_PAD_63__FLEXTIMER3_CH0 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_63__DSPI2_CS1			\
		(_VF6XX_PAD_PAD_63__DSPI2_CS1 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_63__VIU_MUX_DEBUG_OUT9			\
		(_VF6XX_PAD_PAD_63__VIU_MUX_DEBUG_OUT9 | MUX_CTRL_PAD(NO_PAD_CTRL))	

#define VF6XX_PAD_PAD_64__RGPIOC_GPIO64			\
		(_VF6XX_PAD_PAD_64__RGPIOC_GPIO64 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_64__PLATFORM_FB_AD30			\
		(_VF6XX_PAD_PAD_64__PLATFORM_FB_AD30 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_64__NFC_MLC_NF_IO14			\
		(_VF6XX_PAD_PAD_64__NFC_MLC_NF_IO14 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_64__FLEXTIMER3_CH1			\
		(_VF6XX_PAD_PAD_64__FLEXTIMER3_CH1 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_64__DSPI2_CS0			\
		(_VF6XX_PAD_PAD_64__DSPI2_CS0 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_64__VIU_MUX_DEBUG_OUT10			\
		(_VF6XX_PAD_PAD_64__VIU_MUX_DEBUG_OUT10 | MUX_CTRL_PAD(NO_PAD_CTRL))	

#define VF6XX_PAD_PAD_65__RGPIOC_GPIO65			\
		(_VF6XX_PAD_PAD_65__RGPIOC_GPIO65 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_65__PLATFORM_FB_AD29			\
		(_VF6XX_PAD_PAD_65__PLATFORM_FB_AD29 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_65__NFC_MLC_NF_IO13			\
		(_VF6XX_PAD_PAD_65__NFC_MLC_NF_IO13 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_65__FLEXTIMER3_CH2			\
		(_VF6XX_PAD_PAD_65__FLEXTIMER3_CH2 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_65__DSPI2_SIN			\
		(_VF6XX_PAD_PAD_65__DSPI2_SIN | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_65__VIU_MUX_DEBUG_OUT11			\
		(_VF6XX_PAD_PAD_65__VIU_MUX_DEBUG_OUT11 | MUX_CTRL_PAD(NO_PAD_CTRL))	

#define VF6XX_PAD_PAD_66__RGPIOC_GPIO66			\
		(_VF6XX_PAD_PAD_66__RGPIOC_GPIO66 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_66__PLATFORM_FB_AD28			\
		(_VF6XX_PAD_PAD_66__PLATFORM_FB_AD28 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_66__NFC_MLC_NF_IO12			\
		(_VF6XX_PAD_PAD_66__NFC_MLC_NF_IO12 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_66__I2C2_SCL			\
		(_VF6XX_PAD_PAD_66__I2C2_SCL | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_66__FLEXTIMER3_CH3			\
		(_VF6XX_PAD_PAD_66__FLEXTIMER3_CH3 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_66__DSPI2_SOUT			\
		(_VF6XX_PAD_PAD_66__DSPI2_SOUT | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_66__VIU_MUX_DEBUG_OUT12			\
		(_VF6XX_PAD_PAD_66__VIU_MUX_DEBUG_OUT12 | MUX_CTRL_PAD(NO_PAD_CTRL))	

#define VF6XX_PAD_PAD_67__RGPIOC_GPIO67			\
		(_VF6XX_PAD_PAD_67__RGPIOC_GPIO67 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_67__PLATFORM_FB_AD27			\
		(_VF6XX_PAD_PAD_67__PLATFORM_FB_AD27 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_67__NFC_MLC_NF_IO11			\
		(_VF6XX_PAD_PAD_67__NFC_MLC_NF_IO11 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_67__I2C2_SDA			\
		(_VF6XX_PAD_PAD_67__I2C2_SDA | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_67__FLEXTIMER3_CH4			\
		(_VF6XX_PAD_PAD_67__FLEXTIMER3_CH4 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_67__DSPI2_SCK			\
		(_VF6XX_PAD_PAD_67__DSPI2_SCK | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_67__VIU_MUX_DEBUG_OUT13			\
		(_VF6XX_PAD_PAD_67__VIU_MUX_DEBUG_OUT13 | MUX_CTRL_PAD(NO_PAD_CTRL))	

#define VF6XX_PAD_PAD_68__RGPIOC_GPIO68			\
		(_VF6XX_PAD_PAD_68__RGPIOC_GPIO68 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_68__PLATFORM_FB_AD26			\
		(_VF6XX_PAD_PAD_68__PLATFORM_FB_AD26 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_68__NFC_MLC_NF_IO10			\
		(_VF6XX_PAD_PAD_68__NFC_MLC_NF_IO10 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_68__FLEXTIMER3_CH5			\
		(_VF6XX_PAD_PAD_68__FLEXTIMER3_CH5 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_68__ESDHC1_WP			\
		(_VF6XX_PAD_PAD_68__ESDHC1_WP | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_68__VIU_MUX_DEBUG_OUT14			\
		(_VF6XX_PAD_PAD_68__VIU_MUX_DEBUG_OUT14 | MUX_CTRL_PAD(NO_PAD_CTRL))	

#define VF6XX_PAD_PAD_69__RGPIOC_GPIO69			\
		(_VF6XX_PAD_PAD_69__RGPIOC_GPIO69 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_69__PLATFORM_FB_AD25			\
		(_VF6XX_PAD_PAD_69__PLATFORM_FB_AD25 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_69__NFC_MLC_NF_IO9			\
		(_VF6XX_PAD_PAD_69__NFC_MLC_NF_IO9 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_69__FLEXTIMER3_CH6			\
		(_VF6XX_PAD_PAD_69__FLEXTIMER3_CH6 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_69__VIU_MUX_DEBUG_OUT15			\
		(_VF6XX_PAD_PAD_69__VIU_MUX_DEBUG_OUT15 | MUX_CTRL_PAD(NO_PAD_CTRL))	

#define VF6XX_PAD_PAD_70__RGPIOC_GPIO70			\
		(_VF6XX_PAD_PAD_70__RGPIOC_GPIO70 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_70__PLATFORM_FB_AD24			\
		(_VF6XX_PAD_PAD_70__PLATFORM_FB_AD24 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_70__NFC_MLC_NF_IO8			\
		(_VF6XX_PAD_PAD_70__NFC_MLC_NF_IO8 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_70__FLEXTIMER3_CH7			\
		(_VF6XX_PAD_PAD_70__FLEXTIMER3_CH7 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_70__VIU_MUX_DEBUG_OUT16			\
		(_VF6XX_PAD_PAD_70__VIU_MUX_DEBUG_OUT16 | MUX_CTRL_PAD(NO_PAD_CTRL))	

#define VF6XX_PAD_PAD_71__RGPIOC_GPIO71			\
		(_VF6XX_PAD_PAD_71__RGPIOC_GPIO71 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_71__PLATFORM_FB_AD23			\
		(_VF6XX_PAD_PAD_71__PLATFORM_FB_AD23 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_71__NFC_MLC_NF_IO7			\
		(_VF6XX_PAD_PAD_71__NFC_MLC_NF_IO7 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_71__FLEXTIMER2_CH0			\
		(_VF6XX_PAD_PAD_71__FLEXTIMER2_CH0 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_71__ENET_SWIAHB_MAC0_TMR0			\
		(_VF6XX_PAD_PAD_71__ENET_SWIAHB_MAC0_TMR0 | \
		MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_71__ESDHC0_DAT4			\
		(_VF6XX_PAD_PAD_71__ESDHC0_DAT4 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_71__SCI_FLX2_TX			\
		(_VF6XX_PAD_PAD_71__SCI_FLX2_TX | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_71__TCON1_DATA_OUT21			\
		(_VF6XX_PAD_PAD_71__TCON1_DATA_OUT21 | MUX_CTRL_PAD(NO_PAD_CTRL))	

#define VF6XX_PAD_PAD_72__RGPIOC_GPIO72			\
		(_VF6XX_PAD_PAD_72__RGPIOC_GPIO72 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_72__PLATFORM_FB_AD22			\
		(_VF6XX_PAD_PAD_72__PLATFORM_FB_AD22 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_72__NFC_MLC_NF_IO6			\
		(_VF6XX_PAD_PAD_72__NFC_MLC_NF_IO6 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_72__FLEXTIMER2_CH1			\
		(_VF6XX_PAD_PAD_72__FLEXTIMER2_CH1 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_72__ENET_SWIAHB_MAC0_TMR1			\
		(_VF6XX_PAD_PAD_72__ENET_SWIAHB_MAC0_TMR1 | \
		MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_72__ESDHC0_DAT5			\
		(_VF6XX_PAD_PAD_72__ESDHC0_DAT5 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_72__SCI_FLX2_RX			\
		(_VF6XX_PAD_PAD_72__SCI_FLX2_RX | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_72__TCON1_DATA_OUT22			\
		(_VF6XX_PAD_PAD_72__TCON1_DATA_OUT22 | MUX_CTRL_PAD(NO_PAD_CTRL))

#define VF6XX_PAD_PAD_73__RGPIOC_GPIO73			\
		(_VF6XX_PAD_PAD_73__RGPIOC_GPIO73 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_73__PLATFORM_FB_AD21			\
		(_VF6XX_PAD_PAD_73__PLATFORM_FB_AD21 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_73__NFC_MLC_NF_IO5			\
		(_VF6XX_PAD_PAD_73__NFC_MLC_NF_IO5 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_73__ENET_SWIAHB_MAC0_TMR2			\
		(_VF6XX_PAD_PAD_73__ENET_SWIAHB_MAC0_TMR2 | \
		MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_73__ESDHC0_DAT6			\
		(_VF6XX_PAD_PAD_73__ESDHC0_DAT6 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_73__SCI_FLX2_RTS			\
		(_VF6XX_PAD_PAD_73__SCI_FLX2_RTS | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_73__TCON1_DATA_OUT23			\
		(_VF6XX_PAD_PAD_73__TCON1_DATA_OUT23 | MUX_CTRL_PAD(NO_PAD_CTRL))	

#define VF6XX_PAD_PAD_74__RGPIOC_GPIO74			\
		(_VF6XX_PAD_PAD_74__RGPIOC_GPIO74 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_74__PLATFORM_FB_AD20			\
		(_VF6XX_PAD_PAD_74__PLATFORM_FB_AD20 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_74__NFC_MLC_NF_IO4			\
		(_VF6XX_PAD_PAD_74__NFC_MLC_NF_IO4 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_74__ENET_SWIAHB_MAC0_TMR3			\
		(_VF6XX_PAD_PAD_74__ENET_SWIAHB_MAC0_TMR3 | \
		MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_74__ESDHC0_DAT7			\
		(_VF6XX_PAD_PAD_74__ESDHC0_DAT7 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_74__SCI_FLX2_CTS			\
		(_VF6XX_PAD_PAD_74__SCI_FLX2_CTS | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_74__TCON1_DATA_OUT18			\
		(_VF6XX_PAD_PAD_74__TCON1_DATA_OUT18 | MUX_CTRL_PAD(NO_PAD_CTRL))	

#define VF6XX_PAD_PAD_75__RGPIOC_GPIO75			\
		(_VF6XX_PAD_PAD_75__RGPIOC_GPIO75 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_75__PLATFORM_FB_AD19			\
		(_VF6XX_PAD_PAD_75__PLATFORM_FB_AD19 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_75__NFC_MLC_NF_IO3			\
		(_VF6XX_PAD_PAD_75__NFC_MLC_NF_IO3 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_75__ESAI_SCKR			\
		(_VF6XX_PAD_PAD_75__ESAI_SCKR | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_75__I2C0_SCL			\
		(_VF6XX_PAD_PAD_75__I2C0_SCL | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_75__FLEXTIMER2_QD_PHA			\
		(_VF6XX_PAD_PAD_75__FLEXTIMER2_QD_PHA | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_75__TCON1_DATA_OUT19			\
		(_VF6XX_PAD_PAD_75__TCON1_DATA_OUT19 | MUX_CTRL_PAD(NO_PAD_CTRL))	

#define VF6XX_PAD_PAD_76__RGPIOC_GPIO76			\
		(_VF6XX_PAD_PAD_76__RGPIOC_GPIO76 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_76__PLATFORM_FB_AD18			\
		(_VF6XX_PAD_PAD_76__PLATFORM_FB_AD18 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_76__NFC_MLC_NF_IO2			\
		(_VF6XX_PAD_PAD_76__NFC_MLC_NF_IO2 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_76__ESAI_FSR			\
		(_VF6XX_PAD_PAD_76__ESAI_FSR | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_76__I2C0_SDA			\
		(_VF6XX_PAD_PAD_76__I2C0_SDA | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_76__FLEXTIMER2_QD_PHB			\
		(_VF6XX_PAD_PAD_76__FLEXTIMER2_QD_PHB | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_76__TCON1_DATA_OUT10			\
		(_VF6XX_PAD_PAD_76__TCON1_DATA_OUT10 | MUX_CTRL_PAD(NO_PAD_CTRL))	

#define VF6XX_PAD_PAD_77__RGPIOC_GPIO77			\
		(_VF6XX_PAD_PAD_77__RGPIOC_GPIO77 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_77__PLATFORM_FB_AD17			\
		(_VF6XX_PAD_PAD_77__PLATFORM_FB_AD17 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_77__NFC_MLC_NF_IO1			\
		(_VF6XX_PAD_PAD_77__NFC_MLC_NF_IO1 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_77__ESAI_HCKR			\
		(_VF6XX_PAD_PAD_77__ESAI_HCKR | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_77__I2C1_SCL			\
		(_VF6XX_PAD_PAD_77__I2C1_SCL | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_77__TCON1_DATA_OUT11			\
		(_VF6XX_PAD_PAD_77__TCON1_DATA_OUT11 | MUX_CTRL_PAD(NO_PAD_CTRL))	

#define VF6XX_PAD_PAD_78__RGPIOC_GPIO78			\
		(_VF6XX_PAD_PAD_78__RGPIOC_GPIO78 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_78__PLATFORM_FB_AD16			\
		(_VF6XX_PAD_PAD_78__PLATFORM_FB_AD16 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_78__NFC_MLC_NF_IO0			\
		(_VF6XX_PAD_PAD_78__NFC_MLC_NF_IO0 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_78__ESAI_HCKT			\
		(_VF6XX_PAD_PAD_78__ESAI_HCKT | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_78__I2C1_SDA			\
		(_VF6XX_PAD_PAD_78__I2C1_SDA | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_78__TCON1_DATA_OUT12			\
		(_VF6XX_PAD_PAD_78__TCON1_DATA_OUT12 | MUX_CTRL_PAD(NO_PAD_CTRL))	

#define VF6XX_PAD_PAD_79__RGPIOC_GPIO79			\
		(_VF6XX_PAD_PAD_79__RGPIOC_GPIO79 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_79__QUADSPI0_QSCK_A			\
		(_VF6XX_PAD_PAD_79__QUADSPI0_QSCK_A | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_79__SCI_FLX2_TX			\
		(_VF6XX_PAD_PAD_79__SCI_FLX2_TX | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_79__PLATFORM_FB_AD15			\
		(_VF6XX_PAD_PAD_79__PLATFORM_FB_AD15 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_79__SPDIF_EXTCLK			\
		(_VF6XX_PAD_PAD_79__SPDIF_EXTCLK | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_79__VIU_MUX_DEBUG_OUT17			\
		(_VF6XX_PAD_PAD_79__VIU_MUX_DEBUG_OUT17 | MUX_CTRL_PAD(NO_PAD_CTRL))	

#define VF6XX_PAD_PAD_80__RGPIOC_GPIO80			\
		(_VF6XX_PAD_PAD_80__RGPIOC_GPIO80 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_80__QUADSPI0_QPCS0_A			\
		(_VF6XX_PAD_PAD_80__QUADSPI0_QPCS0_A | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_80__SCI_FLX2_RX			\
		(_VF6XX_PAD_PAD_80__SCI_FLX2_RX | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_80__PLATFORM_FB_AD14			\
		(_VF6XX_PAD_PAD_80__PLATFORM_FB_AD14 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_80__SPDIF_IN1			\
		(_VF6XX_PAD_PAD_80__SPDIF_IN1 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_80__VIU_MUX_DEBUG_OUT18			\
		(_VF6XX_PAD_PAD_80__VIU_MUX_DEBUG_OUT18 | MUX_CTRL_PAD(NO_PAD_CTRL))	

#define VF6XX_PAD_PAD_81__RGPIOC_GPIO81			\
		(_VF6XX_PAD_PAD_81__RGPIOC_GPIO81 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_81__QUADSPI0_QSPI_IO3_A			\
		(_VF6XX_PAD_PAD_81__QUADSPI0_QSPI_IO3_A | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_81__SCI_FLX2_RTS			\
		(_VF6XX_PAD_PAD_81__SCI_FLX2_RTS | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_81__DSPI1_CS3			\
		(_VF6XX_PAD_PAD_81__DSPI1_CS3 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_81__PLATFORM_FB_AD13			\
		(_VF6XX_PAD_PAD_81__PLATFORM_FB_AD13 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_81__SPDIF_OUT1			\
		(_VF6XX_PAD_PAD_81__SPDIF_OUT1 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_81__VIU_MUX_DEBUG_OUT19			\
		(_VF6XX_PAD_PAD_81__VIU_MUX_DEBUG_OUT19 | MUX_CTRL_PAD(NO_PAD_CTRL))	

#define VF6XX_PAD_PAD_82__RGPIOC_GPIO82			\
		(_VF6XX_PAD_PAD_82__RGPIOC_GPIO82 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_82__QUADSPI0_QSPI_IO2_A			\
		(_VF6XX_PAD_PAD_82__QUADSPI0_QSPI_IO2_A | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_82__SCI_FLX2_CTS			\
		(_VF6XX_PAD_PAD_82__SCI_FLX2_CTS | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_82__DSPI1_CS2			\
		(_VF6XX_PAD_PAD_82__DSPI1_CS2 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_82__PLATFORM_FB_AD12			\
		(_VF6XX_PAD_PAD_82__PLATFORM_FB_AD12 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_82__SPDIF_PLOCK			\
		(_VF6XX_PAD_PAD_82__SPDIF_PLOCK | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_82__VIU_MUX_DEBUG_OUT20			\
		(_VF6XX_PAD_PAD_82__VIU_MUX_DEBUG_OUT20 | MUX_CTRL_PAD(NO_PAD_CTRL))	

#define VF6XX_PAD_PAD_83__RGPIOC_GPIO83			\
		(_VF6XX_PAD_PAD_83__RGPIOC_GPIO83 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_83__QUADSPI0_QSPI_IO1_A			\
		(_VF6XX_PAD_PAD_83__QUADSPI0_QSPI_IO1_A | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_83__DSPI1_CS1			\
		(_VF6XX_PAD_PAD_83__DSPI1_CS1 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_83__PLATFORM_FB_AD11			\
		(_VF6XX_PAD_PAD_83__PLATFORM_FB_AD11 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_83__SPDIF_SRCLK			\
		(_VF6XX_PAD_PAD_83__SPDIF_SRCLK | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_83__VIU_MUX_DEBUG_OUT21			\
		(_VF6XX_PAD_PAD_83__VIU_MUX_DEBUG_OUT21 | MUX_CTRL_PAD(NO_PAD_CTRL))	

#define VF6XX_PAD_PAD_84__RGPIOC_GPIO84			\
		(_VF6XX_PAD_PAD_84__RGPIOC_GPIO84 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_84__QUADSPI0_QSPI_IO0_A			\
		(_VF6XX_PAD_PAD_84__QUADSPI0_QSPI_IO0_A | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_84__DSPI1_CS0			\
		(_VF6XX_PAD_PAD_84__DSPI1_CS0 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_84__PLATFORM_FB_AD10			\
		(_VF6XX_PAD_PAD_84__PLATFORM_FB_AD10 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_84__VIU_MUX_DEBUG_OUT22			\
		(_VF6XX_PAD_PAD_84__VIU_MUX_DEBUG_OUT22 | MUX_CTRL_PAD(NO_PAD_CTRL))	

#define VF6XX_PAD_PAD_85__RGPIOC_GPIO85			\
		(_VF6XX_PAD_PAD_85__RGPIOC_GPIO85 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_85__QUADSPI0_DQS_A			\
		(_VF6XX_PAD_PAD_85__QUADSPI0_DQS_A | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_85__DSPI1_SIN			\
		(_VF6XX_PAD_PAD_85__DSPI1_SIN | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_85__PLATFORM_FB_AD9			\
		(_VF6XX_PAD_PAD_85__PLATFORM_FB_AD9 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_85__VIU_MUX_DEBUG_OUT23			\
		(_VF6XX_PAD_PAD_85__VIU_MUX_DEBUG_OUT23 | MUX_CTRL_PAD(NO_PAD_CTRL))	

#define VF6XX_PAD_PAD_86__RGPIOC_GPIO86			\
		(_VF6XX_PAD_PAD_86__RGPIOC_GPIO86 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_86__QUADSPI0_QSCK_B			\
		(_VF6XX_PAD_PAD_86__QUADSPI0_QSCK_B | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_86__DSPI1_SOUT			\
		(_VF6XX_PAD_PAD_86__DSPI1_SOUT | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_86__PLATFORM_FB_AD8			\
		(_VF6XX_PAD_PAD_86__PLATFORM_FB_AD8 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_86__VIU_MUX_DEBUG_OUT24			\
		(_VF6XX_PAD_PAD_86__VIU_MUX_DEBUG_OUT24 | MUX_CTRL_PAD(NO_PAD_CTRL))	

#define VF6XX_PAD_PAD_87__RGPIOC_GPIO87			\
		(_VF6XX_PAD_PAD_87__RGPIOC_GPIO87 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_87__QUADSPI0_QPCS0_B			\
		(_VF6XX_PAD_PAD_87__QUADSPI0_QPCS0_B | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_87__LPCG0_FB_CLKOUT			\
		(_VF6XX_PAD_PAD_87__LPCG0_FB_CLKOUT | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_87__DSPI1_SCK			\
		(_VF6XX_PAD_PAD_87__DSPI1_SCK | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_87__PLATFORM_FB_AD7			\
		(_VF6XX_PAD_PAD_87__PLATFORM_FB_AD7 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_87__VIU_MUX_DEBUG_OUT25			\
		(_VF6XX_PAD_PAD_87__VIU_MUX_DEBUG_OUT25 | MUX_CTRL_PAD(NO_PAD_CTRL))	

#define VF6XX_PAD_PAD_88__RGPIOC_GPIO88			\
		(_VF6XX_PAD_PAD_88__RGPIOC_GPIO88 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_88__QUADSPI0_QSPI_IO3_B			\
		(_VF6XX_PAD_PAD_88__QUADSPI0_QSPI_IO3_B | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_88__DSPI3_CS1			\
		(_VF6XX_PAD_PAD_88__DSPI3_CS1 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_88__PLATFORM_FB_AD6			\
		(_VF6XX_PAD_PAD_88__PLATFORM_FB_AD6 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_88__SAI1_TX_SYNC			\
		(_VF6XX_PAD_PAD_88__SAI1_TX_SYNC | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_88__TCON1_DATA_OUT2			\
		(_VF6XX_PAD_PAD_88__TCON1_DATA_OUT2 | MUX_CTRL_PAD(NO_PAD_CTRL))	

#define VF6XX_PAD_PAD_89__RGPIOC_GPIO89			\
		(_VF6XX_PAD_PAD_89__RGPIOC_GPIO89 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_89__QUADSPI0_QSPI_IO2_B			\
		(_VF6XX_PAD_PAD_89__QUADSPI0_QSPI_IO2_B | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_89__DSPI3_CS0			\
		(_VF6XX_PAD_PAD_89__DSPI3_CS0 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_89__PLATFORM_FB_AD5			\
		(_VF6XX_PAD_PAD_89__PLATFORM_FB_AD5 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_89__TCON1_DATA_OUT3			\
		(_VF6XX_PAD_PAD_89__TCON1_DATA_OUT3 | MUX_CTRL_PAD(NO_PAD_CTRL))	

#define VF6XX_PAD_PAD_90__RGPIOC_GPIO90			\
		(_VF6XX_PAD_PAD_90__RGPIOC_GPIO90 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_90__QUADSPI0_QSPI_IO1_B			\
		(_VF6XX_PAD_PAD_90__QUADSPI0_QSPI_IO1_B | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_90__DSPI3_SIN			\
		(_VF6XX_PAD_PAD_90__DSPI3_SIN | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_90__PLATFORM_FB_AD4			\
		(_VF6XX_PAD_PAD_90__PLATFORM_FB_AD4 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_90__VIU_MUX_DEBUG_OUT26			\
		(_VF6XX_PAD_PAD_90__VIU_MUX_DEBUG_OUT26 | MUX_CTRL_PAD(NO_PAD_CTRL))	

#define VF6XX_PAD_PAD_91__RGPIOC_GPIO91			\
		(_VF6XX_PAD_PAD_91__RGPIOC_GPIO91 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_91__QUADSPI0_QSPI_IO0_B			\
		(_VF6XX_PAD_PAD_91__QUADSPI0_QSPI_IO0_B | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_91__DSPI3_SOUT			\
		(_VF6XX_PAD_PAD_91__DSPI3_SOUT | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_91__PLATFORM_FB_AD3			\
		(_VF6XX_PAD_PAD_91__PLATFORM_FB_AD3 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_91__VIU_MUX_DEBUG_OUT27			\
		(_VF6XX_PAD_PAD_91__VIU_MUX_DEBUG_OUT27 | MUX_CTRL_PAD(NO_PAD_CTRL))	

#define VF6XX_PAD_PAD_92__RGPIOC_GPIO92			\
		(_VF6XX_PAD_PAD_92__RGPIOC_GPIO92 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_92__QUADSPI0_DQS_B			\
		(_VF6XX_PAD_PAD_92__QUADSPI0_DQS_B | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_92__DSPI3_SCK			\
		(_VF6XX_PAD_PAD_92__DSPI3_SCK | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_92__PLATFORM_FB_AD2			\
		(_VF6XX_PAD_PAD_92__PLATFORM_FB_AD2 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_92__VIU_MUX_DEBUG_OUT28			\
		(_VF6XX_PAD_PAD_92__VIU_MUX_DEBUG_OUT28 | MUX_CTRL_PAD(NO_PAD_CTRL))	

#define VF6XX_PAD_PAD_93__RGPIOC_GPIO93			\
		(_VF6XX_PAD_PAD_93__RGPIOC_GPIO93 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_93__SAI0_TX_BCLK			\
		(_VF6XX_PAD_PAD_93__SAI0_TX_BCLK | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_93__SCI_FLX1_TX			\
		(_VF6XX_PAD_PAD_93__SCI_FLX1_TX | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_93__SRC_RCON18			\
		(_VF6XX_PAD_PAD_93__SRC_RCON18 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_93__PLATFORM_FB_ALE			\
		(_VF6XX_PAD_PAD_93__PLATFORM_FB_ALE | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_93__PLATFORM_FB_TS_B			\
		(_VF6XX_PAD_PAD_93__PLATFORM_FB_TS_B | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_93__SCI_FLX3_RTS			\
		(_VF6XX_PAD_PAD_93__SCI_FLX3_RTS | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_93__TCON1_DATA_OUT13			\
		(_VF6XX_PAD_PAD_93__TCON1_DATA_OUT13 | MUX_CTRL_PAD(NO_PAD_CTRL))	

#define VF6XX_PAD_PAD_94__RGPIOC_GPIO94			\
		(_VF6XX_PAD_PAD_94__RGPIOC_GPIO94 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_94__SAI0_RX_BCLK			\
		(_VF6XX_PAD_PAD_94__SAI0_RX_BCLK | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_94__SCI_FLX1_RX			\
		(_VF6XX_PAD_PAD_94__SCI_FLX1_RX | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_94__SRC_RCON19			\
		(_VF6XX_PAD_PAD_94__SRC_RCON19 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_94__PLATFORM_FB_CS4_B			\
		(_VF6XX_PAD_PAD_94__PLATFORM_FB_CS4_B | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_94__NFC_MLC_NF_WE_B			\
		(_VF6XX_PAD_PAD_94__NFC_MLC_NF_WE_B | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_94__SCI_FLX3_CTS			\
		(_VF6XX_PAD_PAD_94__SCI_FLX3_CTS | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_94__TCON1_DATA_OUT14			\
		(_VF6XX_PAD_PAD_94__TCON1_DATA_OUT14 | MUX_CTRL_PAD(NO_PAD_CTRL))	

#define VF6XX_PAD_PAD_95__RGPIOC_GPIO95			\
		(_VF6XX_PAD_PAD_95__RGPIOC_GPIO95 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_95__SAI0_RX_DATA			\
		(_VF6XX_PAD_PAD_95__SAI0_RX_DATA | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_95__SCI_FLX1_RTS			\
		(_VF6XX_PAD_PAD_95__SCI_FLX1_RTS | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_95__SRC_RCON20			\
		(_VF6XX_PAD_PAD_95__SRC_RCON20 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_95__PLATFORM_FB_CS1_B			\
		(_VF6XX_PAD_PAD_95__PLATFORM_FB_CS1_B | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_95__NFC_MLC_NF_CE0_B			\
		(_VF6XX_PAD_PAD_95__NFC_MLC_NF_CE0_B | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_95__TCON1_DATA_OUT15			\
		(_VF6XX_PAD_PAD_95__TCON1_DATA_OUT15 | MUX_CTRL_PAD(NO_PAD_CTRL))	

#define VF6XX_PAD_PAD_96__RGPIOC_GPIO96			\
		(_VF6XX_PAD_PAD_96__RGPIOC_GPIO96 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_96__SAI0_TX_DATA			\
		(_VF6XX_PAD_PAD_96__SAI0_TX_DATA | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_96__SCI_FLX1_CTS			\
		(_VF6XX_PAD_PAD_96__SCI_FLX1_CTS | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_96__SRC_RCON21			\
		(_VF6XX_PAD_PAD_96__SRC_RCON21 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_96__PLATFORM_FB_CS0_B			\
		(_VF6XX_PAD_PAD_96__PLATFORM_FB_CS0_B | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_96__NFC_MLC_NF_CE1_B			\
		(_VF6XX_PAD_PAD_96__NFC_MLC_NF_CE1_B | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_96__TCON1_DATA_OUT16			\
		(_VF6XX_PAD_PAD_96__TCON1_DATA_OUT16 | MUX_CTRL_PAD(NO_PAD_CTRL))	

#define VF6XX_PAD_PAD_97__RGPIOC_GPIO97			\
		(_VF6XX_PAD_PAD_97__RGPIOC_GPIO97 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_97__SAI0_RX_SYNC			\
		(_VF6XX_PAD_PAD_97__SAI0_RX_SYNC | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_97__SRC_RCON22			\
		(_VF6XX_PAD_PAD_97__SRC_RCON22 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_97__PLATFORM_FB_OE_B			\
		(_VF6XX_PAD_PAD_97__PLATFORM_FB_OE_B | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_97__PLATFORM_FB_TBST_B			\
		(_VF6XX_PAD_PAD_97__PLATFORM_FB_TBST_B | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_97__NFC_MLC_NF_RE_B			\
		(_VF6XX_PAD_PAD_97__NFC_MLC_NF_RE_B | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_97__TCON1_DATA_OUT17			\
		(_VF6XX_PAD_PAD_97__TCON1_DATA_OUT17 | MUX_CTRL_PAD(NO_PAD_CTRL))	

#define VF6XX_PAD_PAD_98__RGPIOC_GPIO98			\
		(_VF6XX_PAD_PAD_98__RGPIOC_GPIO98 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_98__SAI0_TX_SYNC			\
		(_VF6XX_PAD_PAD_98__SAI0_TX_SYNC | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_98__SRC_RCON23			\
		(_VF6XX_PAD_PAD_98__SRC_RCON23 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_98__PLATFORM_FB_RW_B			\
		(_VF6XX_PAD_PAD_98__PLATFORM_FB_RW_B | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_98__TCON1_DATA_OUT8			\
		(_VF6XX_PAD_PAD_98__TCON1_DATA_OUT8 | MUX_CTRL_PAD(NO_PAD_CTRL))	

#define VF6XX_PAD_PAD_99__RGPIOC_GPIO99			\
		(_VF6XX_PAD_PAD_99__RGPIOC_GPIO99 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_99__SAI1_TX_BCLK			\
		(_VF6XX_PAD_PAD_99__SAI1_TX_BCLK | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_99__DSPI0_CS5			\
		(_VF6XX_PAD_PAD_99__DSPI0_CS5 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_99__SRC_RCON24			\
		(_VF6XX_PAD_PAD_99__SRC_RCON24 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_99__PLATFORM_FB_TA_B			\
		(_VF6XX_PAD_PAD_99__PLATFORM_FB_TA_B | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_99__NFC_MLC_NF_RB_B			\
		(_VF6XX_PAD_PAD_99__NFC_MLC_NF_RB_B | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_99__TCON1_DATA_OUT9			\
		(_VF6XX_PAD_PAD_99__TCON1_DATA_OUT9 | MUX_CTRL_PAD(NO_PAD_CTRL))	

#define VF6XX_PAD_PAD_100__RGPIOC_GPIO100			\
		(_VF6XX_PAD_PAD_100__RGPIOC_GPIO100 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_100__SAI1_RX_BCLK			\
		(_VF6XX_PAD_PAD_100__SAI1_RX_BCLK | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_100__DSPI0_CS4			\
		(_VF6XX_PAD_PAD_100__DSPI0_CS4 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_100__SRC_RCON25			\
		(_VF6XX_PAD_PAD_100__SRC_RCON25 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_100__PLATFORM_FB_BE3_B			\
		(_VF6XX_PAD_PAD_100__PLATFORM_FB_BE3_B | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_100__PLATFORM_FB_CS3_B			\
		(_VF6XX_PAD_PAD_100__PLATFORM_FB_CS3_B | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_100__NFC_MLC_NF_ALE			\
		(_VF6XX_PAD_PAD_100__NFC_MLC_NF_ALE | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_100__TCON1_DATA_OUT4			\
		(_VF6XX_PAD_PAD_100__TCON1_DATA_OUT4 | MUX_CTRL_PAD(NO_PAD_CTRL))	

#define VF6XX_PAD_PAD_101__RGPIOC_GPIO101			\
		(_VF6XX_PAD_PAD_101__RGPIOC_GPIO101 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_101__SAI1_RX_DATA			\
		(_VF6XX_PAD_PAD_101__SAI1_RX_DATA | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_101__DSPI0_CS3			\
		(_VF6XX_PAD_PAD_101__DSPI0_CS3 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_101__SRC_RCON26			\
		(_VF6XX_PAD_PAD_101__SRC_RCON26 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_101__PLATFORM_FB_BE2_B			\
		(_VF6XX_PAD_PAD_101__PLATFORM_FB_BE2_B | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_101__PLATFORM_FB_CS2_B			\
		(_VF6XX_PAD_PAD_101__PLATFORM_FB_CS2_B | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_101__NFC_MLC_NF_CLE			\
		(_VF6XX_PAD_PAD_101__NFC_MLC_NF_CLE | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_101__TCON1_DATA_OUT5			\
		(_VF6XX_PAD_PAD_101__TCON1_DATA_OUT5 | MUX_CTRL_PAD(NO_PAD_CTRL))	

#define VF6XX_PAD_PAD_102__RGPIOC_GPIO102			\
		(_VF6XX_PAD_PAD_102__RGPIOC_GPIO102 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_102__SAI1_TX_DATA			\
		(_VF6XX_PAD_PAD_102__SAI1_TX_DATA | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_102__DSPI0_CS2			\
		(_VF6XX_PAD_PAD_102__DSPI0_CS2 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_102__SRC_RCON27			\
		(_VF6XX_PAD_PAD_102__SRC_RCON27 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_102__PLATFORM_FB_BE1_B			\
		(_VF6XX_PAD_PAD_102__PLATFORM_FB_BE1_B | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_102__PLATFORM_FB_TSIZ1			\
		(_VF6XX_PAD_PAD_102__PLATFORM_FB_TSIZ1 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_102__TCON1_DATA_OUT6			\
		(_VF6XX_PAD_PAD_102__TCON1_DATA_OUT6 | MUX_CTRL_PAD(NO_PAD_CTRL))	

#define VF6XX_PAD_PAD_103__RGPIOC_GPIO103			\
		(_VF6XX_PAD_PAD_103__RGPIOC_GPIO103 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_103__SAI1_RX_SYNC			\
		(_VF6XX_PAD_PAD_103__SAI1_RX_SYNC | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_103__DSPI1_CS2			\
		(_VF6XX_PAD_PAD_103__DSPI1_CS2 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_103__SRC_RCON28			\
		(_VF6XX_PAD_PAD_103__SRC_RCON28 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_103__PLATFORM_FB_BE0_B			\
		(_VF6XX_PAD_PAD_103__PLATFORM_FB_BE0_B | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_103__PLATFORM_FB_TSIZ0			\
		(_VF6XX_PAD_PAD_103__PLATFORM_FB_TSIZ0 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_103__ADC0_DA_ADC0SE5			\
		(_VF6XX_PAD_PAD_103__ADC0_DA_ADC0SE5 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_103__TCON1_DATA_OUT7			\
		(_VF6XX_PAD_PAD_103__TCON1_DATA_OUT7 | MUX_CTRL_PAD(NO_PAD_CTRL))	

#define VF6XX_PAD_PAD_104__RGPIOC_GPIO104			\
		(_VF6XX_PAD_PAD_104__RGPIOC_GPIO104 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_104__SAI1_TX_SYNC			\
		(_VF6XX_PAD_PAD_104__SAI1_TX_SYNC | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_104__SRC_RCON29			\
		(_VF6XX_PAD_PAD_104__SRC_RCON29 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_104__ADC1_DA_ADC1SE5			\
		(_VF6XX_PAD_PAD_104__ADC1_DA_ADC1SE5 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_104__TCON1_DATA_OUT8			\
		(_VF6XX_PAD_PAD_104__TCON1_DATA_OUT8 | MUX_CTRL_PAD(NO_PAD_CTRL))	

#define VF6XX_PAD_PAD_105__RGPIOC_GPIO105			\
		(_VF6XX_PAD_PAD_105__RGPIOC_GPIO105 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_105__TCON0_TCON1			\
		(_VF6XX_PAD_PAD_105__TCON0_TCON1 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_105__SRC_BMODE1			\
		(_VF6XX_PAD_PAD_105__SRC_BMODE1 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_105__LCD_64F6B_LCD0			\
		(_VF6XX_PAD_PAD_105__LCD_64F6B_LCD0 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_105__VIU_MUX_DEBUG_OUT29			\
		(_VF6XX_PAD_PAD_105__VIU_MUX_DEBUG_OUT29 | MUX_CTRL_PAD(NO_PAD_CTRL))	

#define VF6XX_PAD_PAD_106__RGPIOC_GPIO106			\
		(_VF6XX_PAD_PAD_106__RGPIOC_GPIO106 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_106__TCON0_TCON2			\
		(_VF6XX_PAD_PAD_106__TCON0_TCON2 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_106__SRC_BMODE0			\
		(_VF6XX_PAD_PAD_106__SRC_BMODE0 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_106__LCD_64F6B_LCD1			\
		(_VF6XX_PAD_PAD_106__LCD_64F6B_LCD1 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_106__VIU_MUX_DEBUG_OUT30			\
		(_VF6XX_PAD_PAD_106__VIU_MUX_DEBUG_OUT30 | MUX_CTRL_PAD(NO_PAD_CTRL))	

#define VF6XX_PAD_PAD_107__RGPIOC_GPIO107			\
		(_VF6XX_PAD_PAD_107__RGPIOC_GPIO107 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_107__TCON0_DATA_OUT1			\
		(_VF6XX_PAD_PAD_107__TCON0_DATA_OUT1 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_107__LCD_64F6B_LCD2			\
		(_VF6XX_PAD_PAD_107__LCD_64F6B_LCD2 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_107__VIU_MUX_DEBUG_OUT31			\
		(_VF6XX_PAD_PAD_107__VIU_MUX_DEBUG_OUT31 | MUX_CTRL_PAD(NO_PAD_CTRL))	

#define VF6XX_PAD_PAD_108__RGPIOC_GPIO108			\
		(_VF6XX_PAD_PAD_108__RGPIOC_GPIO108 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_108__TCON0_TCON0			\
		(_VF6XX_PAD_PAD_108__TCON0_TCON0 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_108__LCD_64F6B_LCD3			\
		(_VF6XX_PAD_PAD_108__LCD_64F6B_LCD3 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_108__VIU_MUX_DEBUG_OUT32			\
		(_VF6XX_PAD_PAD_108__VIU_MUX_DEBUG_OUT32 | MUX_CTRL_PAD(NO_PAD_CTRL))	

#define VF6XX_PAD_PAD_109__RGPIOC_GPIO109			\
		(_VF6XX_PAD_PAD_109__RGPIOC_GPIO109 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_109__TCON0_TCON3			\
		(_VF6XX_PAD_PAD_109__TCON0_TCON3 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_109__LCD_64F6B_LCD4			\
		(_VF6XX_PAD_PAD_109__LCD_64F6B_LCD4 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_109__VIU_MUX_DEBUG_OUT33			\
		(_VF6XX_PAD_PAD_109__VIU_MUX_DEBUG_OUT33 | MUX_CTRL_PAD(NO_PAD_CTRL))	

#define VF6XX_PAD_PAD_110__RGPIOC_GPIO110			\
		(_VF6XX_PAD_PAD_110__RGPIOC_GPIO110 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_110__TCON0_DATA_OUT18			\
		(_VF6XX_PAD_PAD_110__TCON0_DATA_OUT18 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_110__LCD_64F6B_LCD5			\
		(_VF6XX_PAD_PAD_110__LCD_64F6B_LCD5 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_110__VIU_MUX_DEBUG_OUT34			\
		(_VF6XX_PAD_PAD_110__VIU_MUX_DEBUG_OUT34 | MUX_CTRL_PAD(NO_PAD_CTRL))	

#define VF6XX_PAD_PAD_111__RGPIOC_GPIO111			\
		(_VF6XX_PAD_PAD_111__RGPIOC_GPIO111 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_111__TCON0_DATA_OUT19			\
		(_VF6XX_PAD_PAD_111__TCON0_DATA_OUT19 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_111__LCD_64F6B_LCD6			\
		(_VF6XX_PAD_PAD_111__LCD_64F6B_LCD6 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_111__VIU_MUX_DEBUG_OUT35			\
		(_VF6XX_PAD_PAD_111__VIU_MUX_DEBUG_OUT35 | MUX_CTRL_PAD(NO_PAD_CTRL))	

#define VF6XX_PAD_PAD_112__RGPIOC_GPIO112			\
		(_VF6XX_PAD_PAD_112__RGPIOC_GPIO112 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_112__TCON0_DATA_OUT20			\
		(_VF6XX_PAD_PAD_112__TCON0_DATA_OUT20 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_112__SRC_RCON0			\
		(_VF6XX_PAD_PAD_112__SRC_RCON0 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_112__LCD_64F6B_LCD7			\
		(_VF6XX_PAD_PAD_112__LCD_64F6B_LCD7 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_112__VIU_MUX_DEBUG_OUT36			\
		(_VF6XX_PAD_PAD_112__VIU_MUX_DEBUG_OUT36 | MUX_CTRL_PAD(NO_PAD_CTRL))	

#define VF6XX_PAD_PAD_113__RGPIOC_GPIO113			\
		(_VF6XX_PAD_PAD_113__RGPIOC_GPIO113 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_113__TCON0_DATA_OUT21			\
		(_VF6XX_PAD_PAD_113__TCON0_DATA_OUT21 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_113__SRC_RCON1			\
		(_VF6XX_PAD_PAD_113__SRC_RCON1 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_113__LCD_64F6B_LCD8			\
		(_VF6XX_PAD_PAD_113__LCD_64F6B_LCD8 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_113__VIU_MUX_DEBUG_OUT37			\
		(_VF6XX_PAD_PAD_113__VIU_MUX_DEBUG_OUT37 | MUX_CTRL_PAD(NO_PAD_CTRL))	

#define VF6XX_PAD_PAD_114__RGPIOC_GPIO114			\
		(_VF6XX_PAD_PAD_114__RGPIOC_GPIO114 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_114__TCON0_DATA_OUT22			\
		(_VF6XX_PAD_PAD_114__TCON0_DATA_OUT22 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_114__SRC_RCON2			\
		(_VF6XX_PAD_PAD_114__SRC_RCON2 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_114__LCD_64F6B_LCD9			\
		(_VF6XX_PAD_PAD_114__LCD_64F6B_LCD9 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_114__VIU_MUX_DEBUG_OUT38			\
		(_VF6XX_PAD_PAD_114__VIU_MUX_DEBUG_OUT38 | MUX_CTRL_PAD(NO_PAD_CTRL))	

#define VF6XX_PAD_PAD_115__RGPIOC_GPIO115			\
		(_VF6XX_PAD_PAD_115__RGPIOC_GPIO115 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_115__TCON0_DATA_OUT23			\
		(_VF6XX_PAD_PAD_115__TCON0_DATA_OUT23 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_115__SRC_RCON3			\
		(_VF6XX_PAD_PAD_115__SRC_RCON3 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_115__LCD_64F6B_LCD10			\
		(_VF6XX_PAD_PAD_115__LCD_64F6B_LCD10 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_115__VIU_MUX_DEBUG_OUT39			\
		(_VF6XX_PAD_PAD_115__VIU_MUX_DEBUG_OUT39 | MUX_CTRL_PAD(NO_PAD_CTRL))	

#define VF6XX_PAD_PAD_116__RGPIOC_GPIO116			\
		(_VF6XX_PAD_PAD_116__RGPIOC_GPIO116 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_116__TCON0_DATA_OUT24			\
		(_VF6XX_PAD_PAD_116__TCON0_DATA_OUT24 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_116__SRC_RCON4			\
		(_VF6XX_PAD_PAD_116__SRC_RCON4 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_116__LCD_64F6B_LCD11			\
		(_VF6XX_PAD_PAD_116__LCD_64F6B_LCD11 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_116__VIU_MUX_DEBUG_OUT40			\
		(_VF6XX_PAD_PAD_116__VIU_MUX_DEBUG_OUT40 | MUX_CTRL_PAD(NO_PAD_CTRL))	

#define VF6XX_PAD_PAD_117__RGPIOC_GPIO117			\
		(_VF6XX_PAD_PAD_117__RGPIOC_GPIO117 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_117__TCON0_DATA_OUT25			\
		(_VF6XX_PAD_PAD_117__TCON0_DATA_OUT25 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_117__DSPI1_CS3			\
		(_VF6XX_PAD_PAD_117__DSPI1_CS3 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_117__SRC_RCON5			\
		(_VF6XX_PAD_PAD_117__SRC_RCON5 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_117__LCD_64F6B_LCD12			\
		(_VF6XX_PAD_PAD_117__LCD_64F6B_LCD12 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_117__LPTIMER_LP_IN			\
		(_VF6XX_PAD_PAD_117__LPTIMER_LP_IN | MUX_CTRL_PAD(NO_PAD_CTRL))	

#define VF6XX_PAD_PAD_118__RGPIOC_GPIO118			\
		(_VF6XX_PAD_PAD_118__RGPIOC_GPIO118 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_118__TCON0_DATA_OUT10			\
		(_VF6XX_PAD_PAD_118__TCON0_DATA_OUT10 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_118__LCD_64F6B_LCD13			\
		(_VF6XX_PAD_PAD_118__LCD_64F6B_LCD13 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_118__VIU_MUX_DEBUG_OUT41			\
		(_VF6XX_PAD_PAD_118__VIU_MUX_DEBUG_OUT41 | MUX_CTRL_PAD(NO_PAD_CTRL))	

#define VF6XX_PAD_PAD_119__RGPIOC_GPIO119			\
		(_VF6XX_PAD_PAD_119__RGPIOC_GPIO119 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_119__TCON0_DATA_OUT11			\
		(_VF6XX_PAD_PAD_119__TCON0_DATA_OUT11 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_119__LCD_64F6B_LCD14			\
		(_VF6XX_PAD_PAD_119__LCD_64F6B_LCD14 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_119__VIU_MUX_DEBUG_OUT42			\
		(_VF6XX_PAD_PAD_119__VIU_MUX_DEBUG_OUT42 | MUX_CTRL_PAD(NO_PAD_CTRL))	

#define VF6XX_PAD_PAD_120__RGPIOC_GPIO120			\
		(_VF6XX_PAD_PAD_120__RGPIOC_GPIO120 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_120__TCON0_DATA_OUT12			\
		(_VF6XX_PAD_PAD_120__TCON0_DATA_OUT12 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_120__SRC_RCON6			\
		(_VF6XX_PAD_PAD_120__SRC_RCON6 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_120__LCD_64F6B_LCD15			\
		(_VF6XX_PAD_PAD_120__LCD_64F6B_LCD15 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_120__VIU_MUX_DEBUG_OUT43			\
		(_VF6XX_PAD_PAD_120__VIU_MUX_DEBUG_OUT43 | MUX_CTRL_PAD(NO_PAD_CTRL))	

#define VF6XX_PAD_PAD_121__RGPIOC_GPIO121			\
		(_VF6XX_PAD_PAD_121__RGPIOC_GPIO121 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_121__TCON0_DATA_OUT13			\
		(_VF6XX_PAD_PAD_121__TCON0_DATA_OUT13 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_121__SRC_RCON7			\
		(_VF6XX_PAD_PAD_121__SRC_RCON7 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_121__LCD_64F6B_LCD16			\
		(_VF6XX_PAD_PAD_121__LCD_64F6B_LCD16 | MUX_CTRL_PAD(NO_PAD_CTRL))	

#define VF6XX_PAD_PAD_122__RGPIOC_GPIO122			\
		(_VF6XX_PAD_PAD_122__RGPIOC_GPIO122 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_122__TCON0_DATA_OUT14			\
		(_VF6XX_PAD_PAD_122__TCON0_DATA_OUT14 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_122__SRC_RCON8			\
		(_VF6XX_PAD_PAD_122__SRC_RCON8 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_122__LCD_64F6B_LCD17			\
		(_VF6XX_PAD_PAD_122__LCD_64F6B_LCD17 | MUX_CTRL_PAD(NO_PAD_CTRL))	

#define VF6XX_PAD_PAD_123__RGPIOC_GPIO123			\
		(_VF6XX_PAD_PAD_123__RGPIOC_GPIO123 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_123__TCON0_DATA_OUT15			\
		(_VF6XX_PAD_PAD_123__TCON0_DATA_OUT15 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_123__SRC_RCON9			\
		(_VF6XX_PAD_PAD_123__SRC_RCON9 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_123__LCD_64F6B_LCD18			\
		(_VF6XX_PAD_PAD_123__LCD_64F6B_LCD18 | MUX_CTRL_PAD(NO_PAD_CTRL))	

#define VF6XX_PAD_PAD_124__RGPIOC_GPIO124			\
		(_VF6XX_PAD_PAD_124__RGPIOC_GPIO124 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_124__TCON0_DATA_OUT16			\
		(_VF6XX_PAD_PAD_124__TCON0_DATA_OUT16 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_124__SRC_RCON10			\
		(_VF6XX_PAD_PAD_124__SRC_RCON10 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_124__LCD_64F6B_LCD19			\
		(_VF6XX_PAD_PAD_124__LCD_64F6B_LCD19 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_124__I2C0_SCL			\
		(_VF6XX_PAD_PAD_124__I2C0_SCL | MUX_CTRL_PAD(NO_PAD_CTRL))	

#define VF6XX_PAD_PAD_125__RGPIOC_GPIO125			\
		(_VF6XX_PAD_PAD_125__RGPIOC_GPIO125 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_125__TCON0_DATA_OUT17			\
		(_VF6XX_PAD_PAD_125__TCON0_DATA_OUT17 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_125__SRC_RCON11			\
		(_VF6XX_PAD_PAD_125__SRC_RCON11 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_125__LCD_64F6B_LCD20			\
		(_VF6XX_PAD_PAD_125__LCD_64F6B_LCD20 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_125__I2C0_SDA			\
		(_VF6XX_PAD_PAD_125__I2C0_SDA | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_125__EWM_IN			\
		(_VF6XX_PAD_PAD_125__EWM_IN | MUX_CTRL_PAD(NO_PAD_CTRL))	

#define VF6XX_PAD_PAD_126__RGPIOC_GPIO126			\
		(_VF6XX_PAD_PAD_126__RGPIOC_GPIO126 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_126__TCON0_DATA_OUT2			\
		(_VF6XX_PAD_PAD_126__TCON0_DATA_OUT2 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_126__LCD_64F6B_LCD21			\
		(_VF6XX_PAD_PAD_126__LCD_64F6B_LCD21 | MUX_CTRL_PAD(NO_PAD_CTRL))	

#define VF6XX_PAD_PAD_127__RGPIOC_GPIO127			\
		(_VF6XX_PAD_PAD_127__RGPIOC_GPIO127 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_127__TCON0_DATA_OUT3			\
		(_VF6XX_PAD_PAD_127__TCON0_DATA_OUT3 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_127__LCD_64F6B_LCD22			\
		(_VF6XX_PAD_PAD_127__LCD_64F6B_LCD22 | MUX_CTRL_PAD(NO_PAD_CTRL))	

#define VF6XX_PAD_PAD_128__RGPIOC_GPIO128			\
		(_VF6XX_PAD_PAD_128__RGPIOC_GPIO128 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_128__TCON0_DATA_OUT4			\
		(_VF6XX_PAD_PAD_128__TCON0_DATA_OUT4 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_128__SRC_RCON12			\
		(_VF6XX_PAD_PAD_128__SRC_RCON12 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_128__LCD_64F6B_LCD23			\
		(_VF6XX_PAD_PAD_128__LCD_64F6B_LCD23 | MUX_CTRL_PAD(NO_PAD_CTRL))	

#define VF6XX_PAD_PAD_129__RGPIOC_GPIO129			\
		(_VF6XX_PAD_PAD_129__RGPIOC_GPIO129 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_129__TCON0_DATA_OUT5			\
		(_VF6XX_PAD_PAD_129__TCON0_DATA_OUT5 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_129__SRC_RCON13			\
		(_VF6XX_PAD_PAD_129__SRC_RCON13 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_129__LCD_64F6B_LCD24			\
		(_VF6XX_PAD_PAD_129__LCD_64F6B_LCD24 | MUX_CTRL_PAD(NO_PAD_CTRL))	

#define VF6XX_PAD_PAD_130__RGPIOC_GPIO130			\
		(_VF6XX_PAD_PAD_130__RGPIOC_GPIO130 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_130__TCON0_DATA_OUT6			\
		(_VF6XX_PAD_PAD_130__TCON0_DATA_OUT6 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_130__SRC_RCON14			\
		(_VF6XX_PAD_PAD_130__SRC_RCON14 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_130__LCD_64F6B_LCD25			\
		(_VF6XX_PAD_PAD_130__LCD_64F6B_LCD25 | MUX_CTRL_PAD(NO_PAD_CTRL))	

#define VF6XX_PAD_PAD_131__RGPIOC_GPIO131			\
		(_VF6XX_PAD_PAD_131__RGPIOC_GPIO131 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_131__TCON0_DATA_OUT7			\
		(_VF6XX_PAD_PAD_131__TCON0_DATA_OUT7 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_131__SRC_RCON15			\
		(_VF6XX_PAD_PAD_131__SRC_RCON15 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_131__LCD_64F6B_LCD26			\
		(_VF6XX_PAD_PAD_131__LCD_64F6B_LCD26 | MUX_CTRL_PAD(NO_PAD_CTRL))	

#define VF6XX_PAD_PAD_132__RGPIOC_GPIO132			\
		(_VF6XX_PAD_PAD_132__RGPIOC_GPIO132 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_132__TCON0_DATA_OUT8			\
		(_VF6XX_PAD_PAD_132__TCON0_DATA_OUT8 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_132__SRC_RCON16			\
		(_VF6XX_PAD_PAD_132__SRC_RCON16 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_132__LCD_64F6B_LCD27			\
		(_VF6XX_PAD_PAD_132__LCD_64F6B_LCD27 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_132__I2C1_SCL			\
		(_VF6XX_PAD_PAD_132__I2C1_SCL | MUX_CTRL_PAD(NO_PAD_CTRL))	

#define VF6XX_PAD_PAD_133__RGPIOC_GPIO133			\
		(_VF6XX_PAD_PAD_133__RGPIOC_GPIO133 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_133__TCON0_DATA_OUT9			\
		(_VF6XX_PAD_PAD_133__TCON0_DATA_OUT9 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_133__SRC_RCON17			\
		(_VF6XX_PAD_PAD_133__SRC_RCON17 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_133__LCD_64F6B_LCD28			\
		(_VF6XX_PAD_PAD_133__LCD_64F6B_LCD28 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_133__I2C1_SDA			\
		(_VF6XX_PAD_PAD_133__I2C1_SDA | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_133__EWM_OUT			\
		(_VF6XX_PAD_PAD_133__EWM_OUT | MUX_CTRL_PAD(NO_PAD_CTRL))	

#define VF6XX_PAD_PAD_134__RGPIOC_GPIO134			\
		(_VF6XX_PAD_PAD_134__RGPIOC_GPIO134 | MUX_CTRL_PAD(NO_PAD_CTRL))	
#define VF6XX_PAD_PAD_134__VIDEO_IN0_PIX_CLK			\
		(_VF6XX_PAD_PAD_134__VIDEO_IN0_PIX_CLK | MUX_CTRL_PAD(NO_PAD_CTRL))	

#define	VF6XX_PAD_DDR_RESETB			\
		(_VF6XX_PAD_DDR_RESETB | MUX_CTRL_PAD(NO_PAD_CTRL))		
#define	VF6XX_PAD_DDR_A_15			\
		(_VF6XX_PAD_DDR_A_15 | MUX_CTRL_PAD(NO_PAD_CTRL))		
#define	VF6XX_PAD_DDR_A_14			\
		(_VF6XX_PAD_DDR_A_14 | MUX_CTRL_PAD(NO_PAD_CTRL))		
#define	VF6XX_PAD_DDR_A_13			\
		(_VF6XX_PAD_DDR_A_13 | MUX_CTRL_PAD(NO_PAD_CTRL))		
#define	VF6XX_PAD_DDR_A_12			\
		(_VF6XX_PAD_DDR_A_12 | MUX_CTRL_PAD(NO_PAD_CTRL))		
#define	VF6XX_PAD_DDR_A_11			\
		(_VF6XX_PAD_DDR_A_11 | MUX_CTRL_PAD(NO_PAD_CTRL))		
#define	VF6XX_PAD_DR_A_10			\
		(_VF6XX_PAD_DR_A_10 | MUX_CTRL_PAD(NO_PAD_CTRL))		
#define	VF6XX_PAD_DDR_A_9			\
		(_VF6XX_PAD_DDR_A_9 | MUX_CTRL_PAD(NO_PAD_CTRL))		
#define	VF6XX_PAD_DDR_A_8			\
		(_VF6XX_PAD_DDR_A_8 | MUX_CTRL_PAD(NO_PAD_CTRL))		
#define	VF6XX_PAD_DDR_A_7			\
		(_VF6XX_PAD_DDR_A_7 | MUX_CTRL_PAD(NO_PAD_CTRL))		
#define	VF6XX_PAD_DDR_A_6			\
		(_VF6XX_PAD_DDR_A_6 | MUX_CTRL_PAD(NO_PAD_CTRL))		
#define	VF6XX_PAD_DDR_A_5			\
		(_VF6XX_PAD_DDR_A_5 | MUX_CTRL_PAD(NO_PAD_CTRL))		
#define	VF6XX_PAD_DDR_A_4			\
		(_VF6XX_PAD_DDR_A_4 | MUX_CTRL_PAD(NO_PAD_CTRL))		
#define	VF6XX_PAD_DDR_A_3			\
		(_VF6XX_PAD_DDR_A_3 | MUX_CTRL_PAD(NO_PAD_CTRL))		
#define	VF6XX_PAD_DDR_A_2			\
		(_VF6XX_PAD_DDR_A_2 | MUX_CTRL_PAD(NO_PAD_CTRL))		
#define	VF6XX_PAD_DDR_A_1			\
		(_VF6XX_PAD_DDR_A_1 | MUX_CTRL_PAD(NO_PAD_CTRL))		
#define	VF6XX_PAD_DDR_A_0			\
		(_VF6XX_PAD_DDR_A_0 | MUX_CTRL_PAD(NO_PAD_CTRL))		
#define	VF6XX_PAD_DDR_BA_2			\
		(_VF6XX_PAD_DDR_BA_2 | MUX_CTRL_PAD(NO_PAD_CTRL))		
#define	VF6XX_PAD_DDR_BA_1			\
		(_VF6XX_PAD_DDR_BA_1 | MUX_CTRL_PAD(NO_PAD_CTRL))		
#define	VF6XX_PAD_DDR_BA_0			\
		(_VF6XX_PAD_DDR_BA_0 | MUX_CTRL_PAD(NO_PAD_CTRL))		
#define	VF6XX_PAD_DDR_CAS_B			\
		(_VF6XX_PAD_DDR_CAS_B | MUX_CTRL_PAD(NO_PAD_CTRL))		
#define	VF6XX_PAD_DDR_CKE_0			\
		(_VF6XX_PAD_DDR_CKE_0 | MUX_CTRL_PAD(NO_PAD_CTRL))		
#define	VF6XX_PAD_DDR_CLK_0			\
		(_VF6XX_PAD_DDR_CLK_0 | MUX_CTRL_PAD(NO_PAD_CTRL))		
#define	VF6XX_PAD_DDR_CS_B_0			\
		(_VF6XX_PAD_DDR_CS_B_0 | MUX_CTRL_PAD(NO_PAD_CTRL))		
#define	VF6XX_PAD_DDR_CS_D_15			\
		(_VF6XX_PAD_DDR_CS_D_15 | MUX_CTRL_PAD(NO_PAD_CTRL))		
#define	VF6XX_PAD_DDR_CS_D_14			\
		(_VF6XX_PAD_DDR_CS_D_14 | MUX_CTRL_PAD(NO_PAD_CTRL))		
#define	VF6XX_PAD_DDR_CS_D_13			\
		(_VF6XX_PAD_DDR_CS_D_13 | MUX_CTRL_PAD(NO_PAD_CTRL))		
#define	VF6XX_PAD_DDR_CS_D_12			\
		(_VF6XX_PAD_DDR_CS_D_12 | MUX_CTRL_PAD(NO_PAD_CTRL))		
#define	VF6XX_PAD_DDR_CS_D_11			\
		(_VF6XX_PAD_DDR_CS_D_11 | MUX_CTRL_PAD(NO_PAD_CTRL))		
#define	VF6XX_PAD_DDR_CS_D_10			\
		(_VF6XX_PAD_DDR_CS_D_10 | MUX_CTRL_PAD(NO_PAD_CTRL))		
#define	VF6XX_PAD_DDR_CS_D_9			\
		(_VF6XX_PAD_DDR_CS_D_9 | MUX_CTRL_PAD(NO_PAD_CTRL))		
#define	VF6XX_PAD_DDR_CS_D_8			\
		(_VF6XX_PAD_DDR_CS_D_8 | MUX_CTRL_PAD(NO_PAD_CTRL))		
#define	VF6XX_PAD_DDR_CS_D_7			\
		(_VF6XX_PAD_DDR_CS_D_7 | MUX_CTRL_PAD(NO_PAD_CTRL))		
#define	VF6XX_PAD_DDR_CS_D_6			\
		(_VF6XX_PAD_DDR_CS_D_6 | MUX_CTRL_PAD(NO_PAD_CTRL))		
#define	VF6XX_PAD_DDR_CS_D_5			\
		(_VF6XX_PAD_DDR_CS_D_5 | MUX_CTRL_PAD(NO_PAD_CTRL))		
#define	VF6XX_PAD_DDR_CS_D_4			\
		(_VF6XX_PAD_DDR_CS_D_4 | MUX_CTRL_PAD(NO_PAD_CTRL))		
#define	VF6XX_PAD_DDR_CS_D_3			\
		(_VF6XX_PAD_DDR_CS_D_3 | MUX_CTRL_PAD(NO_PAD_CTRL))		
#define	VF6XX_PAD_DDR_CS_D_2			\
		(_VF6XX_PAD_DDR_CS_D_2 | MUX_CTRL_PAD(NO_PAD_CTRL))		
#define	VF6XX_PAD_DDR_CS_D_1			\
		(_VF6XX_PAD_DDR_CS_D_1 | MUX_CTRL_PAD(NO_PAD_CTRL))		
#define	VF6XX_PAD_DDR_CS_D_0			\
		(_VF6XX_PAD_DDR_CS_D_0 | MUX_CTRL_PAD(NO_PAD_CTRL))		
#define	VF6XX_PAD_DDR_DQM_1			\
		(_VF6XX_PAD_DDR_DQM_1 | MUX_CTRL_PAD(NO_PAD_CTRL))		
#define	VF6XX_PAD_DDR_DQM_0			\
		(_VF6XX_PAD_DDR_DQM_0 | MUX_CTRL_PAD(NO_PAD_CTRL))		
#define	VF6XX_PAD_DDR_DQS_1			\
		(_VF6XX_PAD_DDR_DQS_1 | MUX_CTRL_PAD(NO_PAD_CTRL))		
#define	VF6XX_PAD_DDR_DQS_0			\
		(_VF6XX_PAD_DDR_DQS_0 | MUX_CTRL_PAD(NO_PAD_CTRL))		
#define	VF6XX_PAD_DDR_RAS_B			\
		(_VF6XX_PAD_DDR_RAS_B | MUX_CTRL_PAD(NO_PAD_CTRL))		
#define	VF6XX_PAD_DDR_WE_B			\
		(_VF6XX_PAD_DDR_WE_B | MUX_CTRL_PAD(NO_PAD_CTRL))		
#define	VF6XX_PAD_DDR_ODT_0			\
		(_VF6XX_PAD_DDR_ODT_0 | MUX_CTRL_PAD(NO_PAD_CTRL))		
#define	VF6XX_PAD_DDR_ODT_1			\
		(_VF6XX_PAD_DDR_ODT_1 | MUX_CTRL_PAD(NO_PAD_CTRL))		
#define	VF6XX_PAD_DUMMY_DDRBYTE1			\
		(_VF6XX_PAD_DUMMY_DDRBYTE1 | MUX_CTRL_PAD(NO_PAD_CTRL))		
#define	VF6XX_PAD_DUMMY_DDRBYTE2			\
		(_VF6XX_PAD_DUMMY_DDRBYTE2 | MUX_CTRL_PAD(NO_PAD_CTRL))		
#define	VF6XX_PAD_DUMMY_SDHC1			\
		(_VF6XX_PAD_DUMMY_SDHC1 | MUX_CTRL_PAD(NO_PAD_CTRL))		
#define	VF6XX_PAD_DUMMY_SDHC2			\
		(_VF6XX_PAD_DUMMY_SDHC2 | MUX_CTRL_PAD(NO_PAD_CTRL))		

#endif
