
*** Running vivado
    with args -log vend.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source vend.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source vend.tcl -notrace
Command: synth_design -top vend -part xc7a35tftg256-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 16408 
WARNING: [Synth 8-2611] redeclaration of ansi port Q is not allowed [C:/Users/Ziyueshi/vivado/vend_machine/vend_machine.srcs/sources_1/new/D.sv:28]
WARNING: [Synth 8-2611] redeclaration of ansi port open is not allowed [C:/Users/Ziyueshi/vivado/vend_machine/vend_machine.srcs/sources_1/new/Stater.sv:62]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 375.383 ; gain = 110.180
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'vend' [C:/Users/Ziyueshi/vivado/vend_machine/vend_machine.srcs/sources_1/new/vend.sv:3]
INFO: [Synth 8-6157] synthesizing module 'Stater' [C:/Users/Ziyueshi/vivado/vend_machine/vend_machine.srcs/sources_1/new/Stater.sv:23]
INFO: [Synth 8-6157] synthesizing module 'Edge_Test' [C:/Users/Ziyueshi/vivado/vend_machine/vend_machine.srcs/sources_1/new/Edge_Test.sv:23]
INFO: [Synth 8-6157] synthesizing module 'D' [C:/Users/Ziyueshi/vivado/vend_machine/vend_machine.srcs/sources_1/new/D.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'D' (1#1) [C:/Users/Ziyueshi/vivado/vend_machine/vend_machine.srcs/sources_1/new/D.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'Edge_Test' (2#1) [C:/Users/Ziyueshi/vivado/vend_machine/vend_machine.srcs/sources_1/new/Edge_Test.sv:23]
INFO: [Synth 8-6157] synthesizing module 'Countdown' [C:/Users/Ziyueshi/vivado/vend_machine/vend_machine.srcs/sources_1/new/Countdown.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'Countdown' (3#1) [C:/Users/Ziyueshi/vivado/vend_machine/vend_machine.srcs/sources_1/new/Countdown.sv:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Ziyueshi/vivado/vend_machine/vend_machine.srcs/sources_1/new/Stater.sv:64]
INFO: [Synth 8-6157] synthesizing module 'bin2bcd_0' [c:/Users/Ziyueshi/vivado/vend_machine/vend_machine.srcs/sources_1/ip/bin2bcd_0/synth/bin2bcd_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bin2bcd' [c:/Users/Ziyueshi/vivado/vend_machine/vend_machine.srcs/sources_1/ip/bin2bcd_0/bin2bcd.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'bin2bcd' (4#1) [c:/Users/Ziyueshi/vivado/vend_machine/vend_machine.srcs/sources_1/ip/bin2bcd_0/bin2bcd.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'bin2bcd_0' (5#1) [c:/Users/Ziyueshi/vivado/vend_machine/vend_machine.srcs/sources_1/ip/bin2bcd_0/synth/bin2bcd_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'Stater' (6#1) [C:/Users/Ziyueshi/vivado/vend_machine/vend_machine.srcs/sources_1/new/Stater.sv:23]
INFO: [Synth 8-6157] synthesizing module 'x7seg' [C:/Users/Ziyueshi/vivado/vend_machine/vend_machine.srcs/sources_1/new/x7seg.sv:23]
INFO: [Synth 8-6157] synthesizing module 'Enableclock' [C:/Users/Ziyueshi/vivado/vend_machine/vend_machine.srcs/sources_1/new/Enableclock.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'Enableclock' (7#1) [C:/Users/Ziyueshi/vivado/vend_machine/vend_machine.srcs/sources_1/new/Enableclock.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'x7seg' (8#1) [C:/Users/Ziyueshi/vivado/vend_machine/vend_machine.srcs/sources_1/new/x7seg.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'vend' (9#1) [C:/Users/Ziyueshi/vivado/vend_machine/vend_machine.srcs/sources_1/new/vend.sv:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 409.316 ; gain = 144.113
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 409.316 ; gain = 144.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 409.316 ; gain = 144.113
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tftg256-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Ziyueshi/vivado/vend_machine/vend_machine.srcs/constrs_1/new/pin.xdc]
Finished Parsing XDC File [C:/Users/Ziyueshi/vivado/vend_machine/vend_machine.srcs/constrs_1/new/pin.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Ziyueshi/vivado/vend_machine/vend_machine.srcs/constrs_1/new/pin.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/vend_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/vend_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/Ziyueshi/vivado/vend_machine/vend_machine.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/Ziyueshi/vivado/vend_machine/vend_machine.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 743.199 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 743.199 ; gain = 477.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tftg256-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 743.199 ; gain = 477.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for Machine/bcdchange. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Machine/bcdprice. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 743.199 ; gain = 477.996
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "m" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-802] inferred FSM for state register 'cstate_reg' in module 'Stater'
INFO: [Synth 8-5544] ROM "nstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "res" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "res" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              000 |                              000
                 iSTATE0 |                              001 |                              001
                 iSTATE3 |                              010 |                              101
                 iSTATE1 |                              011 |                              010
                 iSTATE4 |                              100 |                              011
                 iSTATE2 |                              101 |                              100
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cstate_reg' using encoding 'sequential' in module 'Stater'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 743.199 ; gain = 477.996
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input      4 Bit       Adders := 18    
+---Registers : 
	               32 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   7 Input      8 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 28    
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 9     
	   3 Input      3 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module D 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module Countdown 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module bin2bcd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 9     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 14    
Module Stater 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   7 Input      8 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 9     
	   3 Input      3 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 2     
Module Enableclock 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module x7seg 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      4 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5545] ROM "Machine/Se10/m" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Light/enclock/counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Light/enclock/res" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Light/enclock/res" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3917] design vend has port a_to_g[7] driven by constant 0
INFO: [Synth 8-3886] merging instance 'Machine/binprice_reg[1]' (FDE) to 'Machine/binprice_reg[3]'
INFO: [Synth 8-3886] merging instance 'Machine/binchange_reg[0]' (FDE) to 'Machine/binchange_reg[2]'
INFO: [Synth 8-3886] merging instance 'Machine/binchange_reg[1]' (FDE) to 'Machine/binchange_reg[3]'
INFO: [Synth 8-3886] merging instance 'Machine/binchange_reg[3]' (FDE) to 'Machine/binchange_reg[4]'
INFO: [Synth 8-3886] merging instance 'Machine/binchange_reg[4]' (FDE) to 'Machine/binchange_reg[5]'
INFO: [Synth 8-3886] merging instance 'Machine/binchange_reg[5]' (FDE) to 'Machine/binchange_reg[6]'
INFO: [Synth 8-3886] merging instance 'Machine/binchange_reg[6]' (FDE) to 'Machine/binchange_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Machine/binchange_reg[7] )
WARNING: [Synth 8-3332] Sequential element (Machine/binchange_reg[7]) is unused and will be removed from module vend.
INFO: [Synth 8-3886] merging instance 'Machine/binprice_reg[4]' (FDE) to 'Machine/binchange_reg[2]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 743.199 ; gain = 477.996
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 743.199 ; gain = 477.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 743.199 ; gain = 477.996
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 753.156 ; gain = 487.953
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 753.156 ; gain = 487.953
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 753.156 ; gain = 487.953
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 753.156 ; gain = 487.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 753.156 ; gain = 487.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 753.156 ; gain = 487.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 753.156 ; gain = 487.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    27|
|3     |LUT1   |     2|
|4     |LUT2   |     8|
|5     |LUT3   |    44|
|6     |LUT4   |    26|
|7     |LUT5   |    37|
|8     |LUT6   |    62|
|9     |FDRE   |   108|
|10    |IBUF   |     4|
|11    |OBUF   |    13|
+------+-------+------+

Report Instance Areas: 
+------+--------------+-------------+------+
|      |Instance      |Module       |Cells |
+------+--------------+-------------+------+
|1     |top           |             |   332|
|2     |  Light       |x7seg        |   165|
|3     |    enclock   |Enableclock  |   165|
|4     |  Machine     |Stater       |   149|
|5     |    bcdchange |bin2bcd_0__1 |    10|
|6     |    bcdprice  |bin2bcd_0    |    10|
|7     |    Coin10    |Edge_Test    |    12|
|8     |      d1      |D_2          |     9|
|9     |      d2      |D_3          |     3|
|10    |    Coin5     |Edge_Test_0  |     4|
|11    |      d1      |D            |     2|
|12    |      d2      |D_1          |     2|
|13    |    Se10      |Countdown    |    91|
+------+--------------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 753.156 ; gain = 487.953
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 753.156 ; gain = 154.070
Synthesis Optimization Complete : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 753.156 ; gain = 487.953
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 31 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
54 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 762.035 ; gain = 508.340
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Ziyueshi/vivado/vend_machine/vend_machine.runs/synth_1/vend.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file vend_utilization_synth.rpt -pb vend_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 762.035 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Jun  3 12:17:16 2022...
