MemoryHierarchy
numberOfCacheLevels:1
Cache1
S:256
L:32
M:4
writePolicyHit:writeThrough
writePolicyMiss:writeAllocate
cacheCycles:5
mainMemoryCycles:6
HardwareOrganization
simultaneousIssuesOfInstructions:
sizeInstructionBuffer:
sizeOfROB:
addRS:
addCycles:
multiplyRS:
multiplyCycles:
ldRS:
ldCycles:
AssemblyProgram
.org 
---
---
---
ProgramData
"memAdd;Value"

