<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="cv02schematic.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="bullshit.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="bullshit.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="bullshit.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="bullshit.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="bullshit.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_JHD" xil_pn:name="bullshit.jhd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="bullshit.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="bullshit.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="bullshit.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="bullshit.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="bullshit.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="bullshit.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="bullshit.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="bullshit.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="bullshit.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="bullshit.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="bullshit.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="bullshit.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="bullshit.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="bullshit.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="bullshit.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="bullshit.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="bullshit.vhf"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="bullshit.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="bullshit.xst"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="bullshit_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="bullshit_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="bullshit_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="bullshit_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="bullshit_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="bullshit_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="bullshit_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="bullshit_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="bullshit_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="bullshit_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="bullshit_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="bullshit_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="bullshit_usage.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="bullshit_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="bullshit_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_1"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1424794632" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1424794632">
      <status xil_pn:value="SuccessfullyRun"/>
    </transform>
    <transform xil_pn:end_ts="1424794634" xil_pn:in_ck="5137490551749525491" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="9149060436370017135" xil_pn:start_ts="1424794632">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="bullshit.vhf"/>
    </transform>
    <transform xil_pn:end_ts="1424794634" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="1028110327649978623" xil_pn:start_ts="1424794634">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1424794634" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1424794634">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1424794634" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="8190885465151808365" xil_pn:start_ts="1424794634">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1424794784" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="2988080280822507185" xil_pn:start_ts="1424794784">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1424794784" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-6637061668748987831" xil_pn:start_ts="1424794784">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1424794791" xil_pn:in_ck="5137490551749528921" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="183684593852789961" xil_pn:start_ts="1424794784">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="bullshit.jhd"/>
      <outfile xil_pn:name="bullshit.lso"/>
      <outfile xil_pn:name="bullshit.ngc"/>
      <outfile xil_pn:name="bullshit.ngr"/>
      <outfile xil_pn:name="bullshit.prj"/>
      <outfile xil_pn:name="bullshit.stx"/>
      <outfile xil_pn:name="bullshit.syr"/>
      <outfile xil_pn:name="bullshit.xst"/>
      <outfile xil_pn:name="bullshit_vhdl.prj"/>
      <outfile xil_pn:name="bullshit_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1424795191" xil_pn:in_ck="5137490551749527667" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="4784893472838413865" xil_pn:start_ts="1424795191">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1424795196" xil_pn:in_ck="2209187398082273056" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="7226763522375323820" xil_pn:start_ts="1424795191">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="bullshit.bld"/>
      <outfile xil_pn:name="bullshit.ngd"/>
      <outfile xil_pn:name="bullshit_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1424795207" xil_pn:in_ck="3877076913035258017" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="-1303429204059397298" xil_pn:start_ts="1424795196">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="bullshit.pcf"/>
      <outfile xil_pn:name="bullshit_map.map"/>
      <outfile xil_pn:name="bullshit_map.mrp"/>
      <outfile xil_pn:name="bullshit_map.ncd"/>
      <outfile xil_pn:name="bullshit_map.ngm"/>
      <outfile xil_pn:name="bullshit_map.xrpt"/>
      <outfile xil_pn:name="bullshit_summary.xml"/>
      <outfile xil_pn:name="bullshit_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1424795227" xil_pn:in_ck="3678561549436104634" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="-4078461964484670437" xil_pn:start_ts="1424795207">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="bullshit.ncd"/>
      <outfile xil_pn:name="bullshit.pad"/>
      <outfile xil_pn:name="bullshit.par"/>
      <outfile xil_pn:name="bullshit.ptwx"/>
      <outfile xil_pn:name="bullshit.unroutes"/>
      <outfile xil_pn:name="bullshit.xpi"/>
      <outfile xil_pn:name="bullshit_pad.csv"/>
      <outfile xil_pn:name="bullshit_pad.txt"/>
      <outfile xil_pn:name="bullshit_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1424795239" xil_pn:in_ck="5137490551749520042" xil_pn:name="TRANEXT_bitFile_spartan3e" xil_pn:prop_ck="287829442711806529" xil_pn:start_ts="1424795227">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="bullshit.bgn"/>
      <outfile xil_pn:name="bullshit.bit"/>
      <outfile xil_pn:name="bullshit.drc"/>
      <outfile xil_pn:name="bullshit.ut"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1424795227" xil_pn:in_ck="5076589823755862557" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416186" xil_pn:start_ts="1424795223">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="bullshit.twr"/>
      <outfile xil_pn:name="bullshit.twx"/>
    </transform>
  </transforms>

</generated_project>
