{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 01 20:59:38 2023 " "Info: Processing started: Tue Aug 01 20:59:38 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mux4to1ifelse -c mux4to1ifelse " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off mux4to1ifelse -c mux4to1ifelse" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4to1ifelse.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux4to1ifelse.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux4to1ifelse " "Info: Found entity 1: mux4to1ifelse" {  } { { "mux4to1ifelse.v" "" { Text "F:/Verilog Codes/exp3/mux4to1ifelse/mux4to1ifelse.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux16to1.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux16to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux16to1 " "Info: Found entity 1: mux16to1" {  } { { "mux16to1.v" "" { Text "F:/Verilog Codes/exp3/mux4to1ifelse/mux16to1.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "mux16to1 " "Info: Elaborating entity \"mux16to1\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 0}
{ "Error" "EVRFX_VERI_OPPOSITE_DIRECTION" "mux16to1.v(10) " "Error (10198): Verilog HDL error at mux16to1.v(10): part-select direction is opposite from prefix index direction" {  } { { "mux16to1.v" "" { Text "F:/Verilog Codes/exp3/mux4to1ifelse/mux16to1.v" 10 0 0 } }  } 0 10198 "Verilog HDL error at %1!s!: part-select direction is opposite from prefix index direction" 0 0 "" 0 0}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "M mux16to1.v(5) " "Info (10499): HDL info at mux16to1.v(5): see declaration for object \"M\"" {  } { { "mux16to1.v" "" { Text "F:/Verilog Codes/exp3/mux4to1ifelse/mux16to1.v" 5 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "" 0 0}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Error: Can't elaborate top-level user hierarchy" {  } {  } 0 0 "Can't elaborate top-level user hierarchy" 0 0 "" 0 0}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 0 s Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 2 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "214 " "Error: Peak virtual memory: 214 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Error" "EQEXE_END_BANNER_TIME" "Tue Aug 01 20:59:38 2023 " "Error: Processing ended: Tue Aug 01 20:59:38 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Error" "EQEXE_ELAPSED_TIME" "00:00:00 " "Error: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Error: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
