$date
	Fri Mar 28 21:15:50 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var wire 1 ! o_vld $end
$var wire 32 " o_data [31:0] $end
$var reg 1 # arstn $end
$var reg 1 $ clk $end
$var reg 32 % i_data [31:0] $end
$var reg 1 & i_vld $end
$scope module m $end
$var wire 1 $ clk $end
$var wire 32 ' i_data [31:0] $end
$var wire 1 & i_vld $end
$var wire 1 # rstn $end
$var wire 1 ( rstn_sum $end
$var wire 32 ) o_data [31:0] $end
$var wire 1 * enable $end
$var reg 1 + cnt $end
$var reg 1 ! o_vld $end
$var reg 33 , sum [32:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx ,
x+
x*
bx )
x(
bx '
0&
bx %
0$
0#
bx "
x!
$end
#10000
0*
0(
0+
0!
1$
#20000
0$
#30000
b0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx "
b0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx )
b0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx ,
1$
#40000
0$
#50000
1#
1$
#60000
0$
#70000
1$
#80000
0$
#90000
b1 %
b1 '
1&
1$
#100000
0$
#110000
b0 "
b0 )
b1 ,
1*
1(
1+
b10 %
b10 '
1$
#120000
0$
#130000
b1 "
b1 )
b11 %
b11 '
0*
0(
0+
b11 ,
1!
1$
#140000
0$
#150000
0!
1*
1(
1+
b100 %
b100 '
1$
#160000
0$
#170000
b11 "
b11 )
0*
0(
0+
b111 ,
1!
1$
#180000
0$
#190000
b10 "
b10 )
0!
b100 ,
1*
1(
1+
1$
#200000
0$
#210000
b100 "
b100 )
0*
0(
0+
b1000 ,
1!
1$
#220000
0$
#230000
b10 "
b10 )
0!
b100 ,
1*
1(
1+
1$
#240000
0$
#250000
b100 "
b100 )
0*
0(
0+
b1000 ,
1!
1$
