Authors,Title,Year,Source title,Volume,Issue,Art. No.,Page start,Page end,Page count,Cited by,DOI,Link,Document Type,Source,EID
"Wang, J.-P., Sapatnekar, S.S., Kim, C.H., Crowell, P., Koester, S., Datta, S., Roy, K., Raghunathan, A., Hu, X.S., Niemier, M., Naeemi, A., Chien, C.-L., Ross, C., Kawakami, R.","A Pathway to Enable Exponential Scaling for the Beyond-CMOS Era: Invited",2017,"Proceedings - Design Automation Conference","Part 128280",, 16,"","",,,10.1145/3061639.3072942,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85023639883&doi=10.1145%2f3061639.3072942&partnerID=40&md5=b4bc59a3c597f6aff0490c495428297b",Conference Paper,Scopus,2-s2.0-85023639883
"Tang, Q., Kim, C.H.","Characterizing the Impact of RTN on Logic and SRAM Operation Using a Dual Ring Oscillator Array Circuit",2017,"IEEE Journal of Solid-State Circuits","52","6", 7892967,"1655","1663",,,10.1109/JSSC.2017.2681809,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85017161240&doi=10.1109%2fJSSC.2017.2681809&partnerID=40&md5=465bae835eaef51c4f53b8de623928f1",Article,Scopus,2-s2.0-85017161240
"Tang, Q., Kumar, S., Kim, C.H., Fulkerson, D.E.","A compact high-sensitivity 2-Transistor radiation sensor array",2017,"IEEE International Reliability Physics Symposium Proceedings",,, 7936408,"SE7.1","SE7.4",,,10.1109/IRPS.2017.7936408,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85025147482&doi=10.1109%2fIRPS.2017.7936408&partnerID=40&md5=cb69ab7a39925bce0caf48fe56c0bddf",Conference Paper,Scopus,2-s2.0-85025147482
"Perricone, R., Ahmed, I., Liang, Z., Mankalale, M.G., Hu, X.S., Kim, C.H., Niemier, M., Sapatnekar, S.S., Wang, J.-P.","Advanced spintronic memory and logic for non-volatile processors",2017,"Proceedings of the 2017 Design, Automation and Test in Europe, DATE 2017",,, 7927132,"972","977",,2,10.23919/DATE.2017.7927132,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85020163973&doi=10.23919%2fDATE.2017.7927132&partnerID=40&md5=d4bd5da783161e4b7d59d28dca07380b",Conference Paper,Scopus,2-s2.0-85020163973
"Kundu, S., Kim, B., Kim, C.H.","A 0.2-1.45-GHz subsampling fractional-N digital MDLL with zero-offset aperture PD-based spur cancellation and in situ static phase offset detection",2017,"IEEE Journal of Solid-State Circuits","52","3",,"799","811",,,10.1109/JSSC.2016.2638432,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85008444987&doi=10.1109%2fJSSC.2016.2638432&partnerID=40&md5=a1f44d9e525368f1b972397afd0c60d5",Article,Scopus,2-s2.0-85008444987
"Lao, Y., Yuan, B., Kim, C.H., Parhi, K.K.","Reliable PUF-Based Local Authentication With Self-Correction",2017,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","36","2", 7470631,"201","213",,,10.1109/TCAD.2016.2569581,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85010310600&doi=10.1109%2fTCAD.2016.2569581&partnerID=40&md5=1ecac5e9f97d04fa444a51ab7cf44ca0",Article,Scopus,2-s2.0-85010310600
"Paul, A., Park, S.P., Somasekhar, D., Kim, Y.M., Borkar, N., Karpuzcu, U.R., Kim, C.H.","System-Level Power Analysis of a Multicore Multipower Domain Processor with ON-Chip Voltage Regulators",2016,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","24","12", 7468580,"3468","3476",,1,10.1109/TVLSI.2016.2555954,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84968862685&doi=10.1109%2fTVLSI.2016.2555954&partnerID=40&md5=4419e420e9e7486a6b2f229823da108d",Article,Scopus,2-s2.0-84968862685
"Kshirsagar, C.U., Xu, W., Su, Y., Robbins, M.C., Kim, C.H., Koester, S.J.","Dynamic Memory Cells Using MoS<inf>2</inf> Field-Effect Transistors Demonstrating Femtoampere Leakage Currents",2016,"ACS Nano","10","9",,"8457","8464",,3,10.1021/acsnano.6b03440,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84989162867&doi=10.1021%2facsnano.6b03440&partnerID=40&md5=285138deb686ac79add03b267f29903a",Article,Scopus,2-s2.0-84989162867
"Kundu, S., Kim, C.H.","A 0.0054-mm2 Frequency-to-Current Conversion-Based Fractional Frequency Synthesizer in 32 nm Utilizing Deep Trench Capacitor",2016,"IEEE Transactions on Circuits and Systems II: Express Briefs","63","5", 7339458,"413","417",,,10.1109/TCSII.2015.2504263,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84969963347&doi=10.1109%2fTCSII.2015.2504263&partnerID=40&md5=6c7b6f63bee99a3e6c36a10749a1dc35",Article,Scopus,2-s2.0-84969963347
"Avvaru, S.V.S., Zhou, C., Satapathy, S., Lao, Y., Kim, C.H., Parhi, K.K.","Estimating delay differences of arbiter PUFs using silicon data",2016,"Proceedings of the 2016 Design, Automation and Test in Europe Conference and Exhibition, DATE 2016",,, 7459370,"543","546",,3,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84973621766&partnerID=40&md5=8a57dd190d9dee99c7e42022e6435e0a",Conference Paper,Scopus,2-s2.0-84973621766
"Lao, Y., Tang, Q., Kim, C.H., Parhi, K.K.","Beat frequency detector-based high-speed true random number generators: Statistical modeling and analysis",2016,"ACM Journal on Emerging Technologies in Computing Systems","13","1", 2866574,"","",,,10.1145/2866574,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84971474336&doi=10.1145%2f2866574&partnerID=40&md5=6e3677fb3ee68d3e44dc14d0839bcea1",Article,Scopus,2-s2.0-84971474336
"Kundu, S., Kim, B., Kim, C.H.","A 0.2-to-1.45GHz subsampling fractional-N all-digital MDLL with zero-offset aperture PD-based spur cancellation and in-situ timing mismatch detection",2016,"Digest of Technical Papers - IEEE International Solid-State Circuits Conference","59",, 7418039,"326","327",,5,10.1109/ISSCC.2016.7418039,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84962832663&doi=10.1109%2fISSCC.2016.7418039&partnerID=40&md5=38d1f04d84cedb5c64a3069cfceeef4a",Conference Paper,Scopus,2-s2.0-84962832663
"Tang, Q., Kim, C.H.","Assessing the impact of RTN on logic timing margin using a 32nm dual ring oscillator array",2016,"Technical Digest - International Electron Devices Meeting, IEDM","2016-February",, 7409745,"20.7.1","20.7.4",,3,10.1109/IEDM.2015.7409745,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84964049742&doi=10.1109%2fIEDM.2015.7409745&partnerID=40&md5=ae25754cf504a79b210bcd417f6d3032",Conference Paper,Scopus,2-s2.0-84964049742
"Koteshwara, S., Kim, C.H., Parhi, K.K.","Mode-based obfuscation using control-flow modifications",2016,"ACM International Conference Proceeding Series","20-January-2016",,,"19","24",,,10.1145/2858930.2858934,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84961185598&doi=10.1145%2f2858930.2858934&partnerID=40&md5=3f1e4e5d7cc19002ddf763767035e009",Conference Paper,Scopus,2-s2.0-84961185598
"Zhang, H., Ramm, A., Lim, S., Xie, W., Ahn, B.Y., Xu, W., Mahajan, A., Suszynski, W.J., Kim, C., Lewis, J.A., Frisbie, C.D., Francis, L.F.","Wettability Contrast Gravure Printing",2015,"Advanced Materials","27","45",,"7420","7425",,5,10.1002/adma.201502639,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84949255777&doi=10.1002%2fadma.201502639&partnerID=40&md5=4426dca22021c050e549be91b25cb4a3",Article,Scopus,2-s2.0-84949255777
"Song, S.-H., Kim, J., Kim, C.H.","Overstress-free 4 × VDD switch in a generic logic process supporting high and low voltage modes",2015,"Journal of Semiconductor Technology and Science","15","6",,"664","670",,,10.5573/JSTS.2015.15.6.664,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84951124038&doi=10.5573%2fJSTS.2015.15.6.664&partnerID=40&md5=bad15a229dacdad3cc40c4da7f78c5ee",Article,Scopus,2-s2.0-84951124038
"Kim, B., Kim, H., Kim, C.H.","An 8bit, 2.6ps two-step TDC in 65nm CMOS employing a switched ring-oscillator based time amplifier",2015,"Proceedings of the Custom Integrated Circuits Conference","2015-November",, 7338425,"","",,1,10.1109/CICC.2015.7338425,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84959190766&doi=10.1109%2fCICC.2015.7338425&partnerID=40&md5=0bf0452ad4056298d8ddce82c3c172d4",Conference Paper,Scopus,2-s2.0-84959190766
"Kundu, S., Kim, B., Kim, C.H.","Two-step beat frequency quantizer based ADC with adaptive reference control for low swing bio-potential signals",2015,"Proceedings of the Custom Integrated Circuits Conference","2015-November",, 7338382,"","",,,10.1109/CICC.2015.7338382,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84959186327&doi=10.1109%2fCICC.2015.7338382&partnerID=40&md5=4fe1832f9052c76b1583325d8f8510e8",Conference Paper,Scopus,2-s2.0-84959186327
"Choi, W.H., Kim, H., Kim, C.H.","Circuit techniques for mitigating short-term vth instability issues in successive approximation register (SAR) ADCs",2015,"Proceedings of the Custom Integrated Circuits Conference","2015-November",, 7338417,"","",,,10.1109/CICC.2015.7338417,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84959186720&doi=10.1109%2fCICC.2015.7338417&partnerID=40&md5=a1e329f020cf3b5cd89441a644bc29c3",Conference Paper,Scopus,2-s2.0-84959186720
"Kim, J., Chen, A., Behin-Aein, B., Kumar, S., Wang, J.-P., Kim, C.H.","A technology-agnostic MTJ SPICE model with user-defined dimensions for STT-MRAM scalability studies",2015,"Proceedings of the Custom Integrated Circuits Conference","2015-November",, 7338407,"","",,7,10.1109/CICC.2015.7338407,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84959238214&doi=10.1109%2fCICC.2015.7338407&partnerID=40&md5=db073b1b48797a3d34d4c49c865a3078",Conference Paper,Scopus,2-s2.0-84959238214
"Kundu, S., Kireev, V., Kim, C.H.","A 8-14 GHz varactorless current controlled LC oscillator in 16nm CMOS technology",2015,"Midwest Symposium on Circuits and Systems","2015-September",, 7282096,"","",,,10.1109/MWSCAS.2015.7282096,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84962110838&doi=10.1109%2fMWSCAS.2015.7282096&partnerID=40&md5=4deca16877326547a30c362d58e29745",Conference Paper,Scopus,2-s2.0-84962110838
"Kim, B., Kundu, S., Kim, C.H.","A 0.4-1.6GHz spur-free bang-bang digital PLL in 65nm with a D-flip-flop based frequency subtractor circuit",2015,"IEEE Symposium on VLSI Circuits, Digest of Technical Papers","2015-August",, 7231355,"C140","C141",,,10.1109/VLSIC.2015.7231355,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84957889253&doi=10.1109%2fVLSIC.2015.7231355&partnerID=40&md5=f4f5651d6898bd172cc1297ab28e4f6b",Conference Paper,Scopus,2-s2.0-84957889253
"Choi, W.H., Lv, Y., Kim, H., Wang, J.-P., Kim, C.H.","An 8-bit Analog-to-Digital Converter based on the voltage-dependent switching probability of a Magnetic Tunnel Junction",2015,"Digest of Technical Papers - Symposium on VLSI Technology","2015-August",, 7223662,"T162","T163",,,10.1109/VLSIT.2015.7223662,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84951003998&doi=10.1109%2fVLSIT.2015.7223662&partnerID=40&md5=4acbd98b35d1318e63f9c3c95bba84ff",Conference Paper,Scopus,2-s2.0-84951003998
"Zhou, C., Wang, X., Fung, R., Wen, S.-J., Wong, R., Kim, C.H.","High frequency AC electromigration lifetime measurements from a 32nm test chip",2015,"Digest of Technical Papers - Symposium on VLSI Technology","2015-August",, 7223696,"T42","T43",,1,10.1109/VLSIT.2015.7223696,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84950983999&doi=10.1109%2fVLSIT.2015.7223696&partnerID=40&md5=47e99bc9fbd985871b15cdfa9f2a86fd",Conference Paper,Scopus,2-s2.0-84950983999
"Choi, W.H., Kim, J., Ahmed, I., Kim, C.H.","A comprehensive study on interface perpendicular MTJ variability",2015,"Device Research Conference - Conference Digest, DRC","2015-August",, 7175569,"89","90",,,10.1109/DRC.2015.7175569,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84957681652&doi=10.1109%2fDRC.2015.7175569&partnerID=40&md5=090c34cac918aa3d5c56260d6b512b30",Conference Paper,Scopus,2-s2.0-84957681652
"Kim, J., Tuohy, B., Ma, C., Choi, W.H., Ahmed, I., Lilja, D., Kim, C.H.","Spin-Hall effect MRAM based cache memory: A feasibility study",2015,"Device Research Conference - Conference Digest, DRC","2015-August",, 7175583,"117","118",,,10.1109/DRC.2015.7175583,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84957707575&doi=10.1109%2fDRC.2015.7175583&partnerID=40&md5=926f2ddc5ce988bc4b8f97159024c528",Conference Paper,Scopus,2-s2.0-84957707575
"Kim, T.T.-H., Lu, P.-F., Jenkins, K.A., Kim, C.H.","A Ring-Oscillator-Based Reliability Monitor for Isolated Measurement of NBTI and PBTI in High-k/Metal Gate Technology",2015,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","23","7", 6872552,"1360","1364",,1,10.1109/TVLSI.2014.2339364,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84934294534&doi=10.1109%2fTVLSI.2014.2339364&partnerID=40&md5=77ec0ecde414a3959794273fbabeaed9",Article,Scopus,2-s2.0-84934294534
"Wang, X., Tang, Q., Jain, P., Jiao, D., Kim, C.H.","The dependence of BTI and HCI-induced frequency degradation on interconnect length and its circuit level implications",2015,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","23","2",,"280","291",,3,10.1109/TVLSI.2014.2307589,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84922526430&doi=10.1109%2fTVLSI.2014.2307589&partnerID=40&md5=80f564a1dcd7f3a280fec0ec8e8aff7f",Article,Scopus,2-s2.0-84922526430
"Jariwala, D., Sangwan, V.K., Seo, J.-W.T., Xu, W., Smith, J., Kim, C.H., Lauhon, L.J., Marks, T.J., Hersam, M.C.","Large-area, low-voltage, antiambipolar heterojunctions from solution-processed semiconductors",2015,"Nano Letters","15","1",,"416","421",,21,10.1021/nl5037484,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84920972433&doi=10.1021%2fnl5037484&partnerID=40&md5=4b0b2e70c283bf13e35ef77cd818171b",Article,Scopus,2-s2.0-84920972433
"Parhi, R., Kim, C.H., Parhi, K.K.","Fault-tolerant ripple-carry binary adder using partial triple modular redundancy (PTMR)",2015,"Proceedings - IEEE International Symposium on Circuits and Systems","2015-July",, 7168565,"41","44",,3,10.1109/ISCAS.2015.7168565,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84946217205&doi=10.1109%2fISCAS.2015.7168565&partnerID=40&md5=1a33a26e04afaad151d568fdefde54d0",Conference Paper,Scopus,2-s2.0-84946217205
"Satapathy, S., Choi, W.H., Wang, X., Kim, C.H.","A revolving reference odometer circuit for BTI-induced frequency fluctuation measurements under fast DVFS transients",2015,"IEEE International Reliability Physics Symposium Proceedings","2015-May",, 7112757,"6A31","6A35",,2,10.1109/IRPS.2015.7112757,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84942887015&doi=10.1109%2fIRPS.2015.7112757&partnerID=40&md5=60af3912ba5b2c52f33907d759781f69",Conference Paper,Scopus,2-s2.0-84942887015
"Choi, W.H., Lv, Y., Kim, J., Deshpande, A., Kang, G., Wang, J.-P., Kim, C.H.","A Magnetic Tunnel Junction based True Random Number Generator with conditional perturb and real-time output probability tracking",2015,"Technical Digest - International Electron Devices Meeting, IEDM","2015-February","February", 7047039,"12.5.1","12.5.4",,5,10.1109/IEDM.2014.7047039,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84938227236&doi=10.1109%2fIEDM.2014.7047039&partnerID=40&md5=a98a4bf7e5e7057961a6e8d79fe92779",Conference Paper,Scopus,2-s2.0-84938227236
"Geier, M.L., McMorrow, J.J., Xu, W., Zhu, J., Kim, C.H., Marks, T.J., Hersam, M.C.","Solution-processed carbon nanotube thin-film complementary static random access memory",2015,"Nature Nanotechnology","10","11",,"944","948",,44,10.1038/nnano.2015.197,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84947030091&doi=10.1038%2fnnano.2015.197&partnerID=40&md5=8b503c9c85f05dfb7d359ea55cd0cb1b",Article,Scopus,2-s2.0-84947030091
"Kim, J., Paul, A., Crowell, P.A., Koester, S.J., Sapatnekar, S.S., Wang, J.-P., Kim, C.H.","Spin-based computing: Device concepts, current status, and a case study on a high-performance microprocessor",2015,"Proceedings of the IEEE","103","1", 6967696,"106","130",,39,10.1109/JPROC.2014.2361767,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84919903694&doi=10.1109%2fJPROC.2014.2361767&partnerID=40&md5=c6ad28bcd2754cb543cc68e8525a8579",Article,Scopus,2-s2.0-84919903694
"Song, S.-H., Kim, J., Kim, C.H.","A comparative study of single-poly embedded flash memory disturbance, program/erase speed, endurance, and retention characteristic",2014,"IEEE Transactions on Electron Devices","61","11", 6918412,"3737","3743",,4,10.1109/TED.2014.2359388,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84908402109&doi=10.1109%2fTED.2014.2359388&partnerID=40&md5=61d77e89ea6c17c9cb4d01dcfcae0457",Article,Scopus,2-s2.0-84908402109
"Wang, X., Keane, J., Kim, T.T.-H., Jain, P., Tang, Q., Kim, C.H.","Silicon odometers: Compact in situ aging sensors for robust system design",2014,"IEEE Micro","34","6", 6728928,"74","85",,4,10.1109/MM.2014.2,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84919652837&doi=10.1109%2fMM.2014.2&partnerID=40&md5=0bd39f501e254422a33ad92b85212da9",Review,Scopus,2-s2.0-84919652837
"Kim, T.T.-H., Lu, P.-F., Jenkins, K.A., Kim, C.H.","A Ring-Oscillator-Based Reliability Monitor for Isolated Measurement of NBTI and PBTI in High-k/Metal Gate Technology",2014,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems",,,,"","",,,10.1109/TVLSI.2014.2339364,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84905636524&doi=10.1109%2fTVLSI.2014.2339364&partnerID=40&md5=b6fe59141fa386038a54eaa46ec165c6",Article in Press,Scopus,2-s2.0-84905636524
"Keane, J., Wang, X., Jain, P., Kim, C.H.","On-chip silicon odometers for circuit aging characterization",2014,"Bias Temperature Instability for Devices and Circuits",,,,"679","717",,1,10.1007/978-1-4614-7909-3_27,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84929629317&doi=10.1007%2f978-1-4614-7909-3_27&partnerID=40&md5=8379af69068addeafcd383876a1c9ae8",Book Chapter,Scopus,2-s2.0-84929629317
"Sutaria, K.B., Velamala, J.B., Kim, C.H., Sato, T., Cao, Y.","Aging statistics based on trapping/detrapping: Compact modeling and silicon validation",2014,"IEEE Transactions on Device and Materials Reliability","14","2", 6747313,"607","615",,10,10.1109/TDMR.2014.2308140,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84902187186&doi=10.1109%2fTDMR.2014.2308140&partnerID=40&md5=b548d5fadb1672768f40b7521ad5842a",Article,Scopus,2-s2.0-84902187186
"Wang, X., Tang, Q., Jain, P., Jiao, D., Kim, C.H.","The Dependence of BTI and HCI-Induced Frequency Degradation on Interconnect Length and Its Circuit Level Implications",2014,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems",,,,"","",,,10.1109/TVLSI.2014.2307589,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84897362568&doi=10.1109%2fTVLSI.2014.2307589&partnerID=40&md5=68d7bf0c29d061e27f9346db3590350a",Article in Press,Scopus,2-s2.0-84897362568
"Paul, A., Kshirsagar, C., Sapatnekar, S.S., Koester, S., Kim, C.H.","Leakage modeling for devices with steep sub-threshold slope considering random threshold variations",2014,"Proceedings of the IEEE International Conference on VLSI Design",,, 6733164,"399","404",,,10.1109/VLSID.2014.75,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84894551457&doi=10.1109%2fVLSID.2014.75&partnerID=40&md5=f956cc4cee66b3cb243394a4b4f2a103",Conference Paper,Scopus,2-s2.0-84894551457
"Kim, C.","Contracting an axially symmetric torus by its harmonic mean curvature",2014,"Pacific Journal of Mathematics","268","1",,"117","133",,,10.2140/pjm.2014.268.117,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84901377906&doi=10.2140%2fpjm.2014.268.117&partnerID=40&md5=009a61ccb89e512983db1f4aa9f32c47",Article,Scopus,2-s2.0-84901377906
"Del Bel, B., Kim, J., Kim, C.H., Sapatnekar, S.S.","Improving STT-MRAM density through multibit error correction",2014,"Proceedings -Design, Automation and Test in Europe, DATE",,, 6800396,"","",,16,10.7873/DATE2014.195,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84903852848&doi=10.7873%2fDATE2014.195&partnerID=40&md5=f95a1f3886962de3caeac0f7f85133f1",Conference Paper,Scopus,2-s2.0-84903852848
"Choi, W.H., Satapathy, S., Keane, J., Kim, C.H.","A test circuit based on a ring oscillator array for statistical characterization of Plasma-Induced Damage",2014,"Proceedings of the IEEE 2014 Custom Integrated Circuits Conference, CICC 2014",,, 6945996,"","",,2,10.1109/CICC.2014.6945996,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84928139399&doi=10.1109%2fCICC.2014.6945996&partnerID=40&md5=5dd20bfc62d23ff25f68e6adb29ce15d",Conference Paper,Scopus,2-s2.0-84928139399
"Wang, X., Xu, W., Kim, C.H.","SRAM read performance degradation under asymmetric NBTI and PBTI stress: Characterization vehicle and statistical aging data",2014,"Proceedings of the IEEE 2014 Custom Integrated Circuits Conference, CICC 2014",,, 6946132,"","",,1,10.1109/CICC.2014.6946132,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84928138051&doi=10.1109%2fCICC.2014.6946132&partnerID=40&md5=c8ad06edc627be0351dccfc2297b3c7b",Conference Paper,Scopus,2-s2.0-84928138051
"Kim, B., Xu, W., Kim, C.H.","A supply-noise sensitivity tracking PLL in 32 nm SOI featuring a deep trench capacitor based loop filter",2014,"IEEE Journal of Solid-State Circuits","49","4", 6698402,"1017","1026",,1,10.1109/JSSC.2013.2294323,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84897518644&doi=10.1109%2fJSSC.2013.2294323&partnerID=40&md5=aef2568d7ed85dbb3b03b4d01adf11d1",Article,Scopus,2-s2.0-84897518644
"Zhou, P., Paul, A., Kim, C.H., Sapatnekar, S.S.","Distributed on-chip switched-capacitor DC-DC converters supporting DVFS in multicore systems",2014,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","22","9", 6609141,"1954","1967",,4,10.1109/TVLSI.2013.2280139,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84906948663&doi=10.1109%2fTVLSI.2013.2280139&partnerID=40&md5=f69f819968603d6d7bdbd2c086df4901",Article,Scopus,2-s2.0-84906948663
"Song, S.-H., Chun, K.C., Kim, C.H.","A bit-by-bit re-writable eflash in a generic 65 nm logic process for moderate-density nonvolatile memory applications",2014,"IEEE Journal of Solid-State Circuits","49","8", 6799274,"1861","1871",,5,10.1109/JSSC.2014.2314445,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84905244112&doi=10.1109%2fJSSC.2014.2314445&partnerID=40&md5=6f7aa543aa3a897e258616677a0143c1",Article,Scopus,2-s2.0-84905244112
"Kshirsagar, C., Xu, W., Kim, C.H., Koester, S.J.","Design and analysis of MoS<inf>2</inf>-based MOSFETs for ultra-low-leakage dynamic memory applications",2014,"Device Research Conference - Conference Digest, DRC",,, 6872360,"187","188",,4,10.1109/DRC.2014.6872360,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84906544761&doi=10.1109%2fDRC.2014.6872360&partnerID=40&md5=2466db092f6b5870b00a5c45d07dedf2",Conference Paper,Scopus,2-s2.0-84906544761
"Wang, X., Song, S.-H., Paul, A., Kim, C.H.","Fast characterization of PBTI and NBTI induced frequency shifts under a realistic recovery bias using a ring oscillator based circuit",2014,"IEEE International Reliability Physics Symposium Proceedings",,, 6861104,"6B.2.1","6B.2.6",,2,10.1109/IRPS.2014.6861104,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84905673520&doi=10.1109%2fIRPS.2014.6861104&partnerID=40&md5=31966c87774207242531aaba95b1aa8c",Conference Paper,Scopus,2-s2.0-84905673520
"Tang, Q., Kim, B., Lao, Y., Parhi, K.K., Kim, C.H.","True Random Number Generator circuits based on single- and multi-phase beat frequency detection",2014,"Proceedings of the IEEE 2014 Custom Integrated Circuits Conference, CICC 2014",,, 6946136,"","",,12,10.1109/CICC.2014.6946136,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84928137332&doi=10.1109%2fCICC.2014.6946136&partnerID=40&md5=856a1ce49d4407a45bd8c2f3cd10c630",Conference Paper,Scopus,2-s2.0-84928137332
"Zhou, C., Wang, X., Xu, W., Zhu, Y., Reddi, V.J., Kim, C.H.","Estimation of instantaneous frequency fluctuation in a fast DVFS environment using an empirical BTI stress-relaxation model",2014,"IEEE International Reliability Physics Symposium Proceedings",,, 6860593,"2D.2.1","2D.2.6",,2,10.1109/IRPS.2014.6860593,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84905658048&doi=10.1109%2fIRPS.2014.6860593&partnerID=40&md5=40bacbe0cdf50adf7b15fbc85ea2fe81",Conference Paper,Scopus,2-s2.0-84905658048
"Kim, J., Zhao, H., Jiang, Y., Klemm, A., Wang, J.-P., Kim, C.H.","Scaling analysis of in-plane and perpendicular anisotropy magnetic tunnel junctions using a physics-based model",2014,"Device Research Conference - Conference Digest, DRC",,, 6872344,"155","156",,7,10.1109/DRC.2014.6872344,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84906567089&doi=10.1109%2fDRC.2014.6872344&partnerID=40&md5=1837a2ae091477948ed08ba1c78bcef7",Conference Paper,Scopus,2-s2.0-84906567089
"Hong, K., Kim, Y.H., Kim, S.H., Xie, W., Xu, W.D., Kim, C.H., Frisbie, C.D.","Aerosol jet printed, Sub-2 v complementary circuits constructed from P-and N-type electrolyte gated transistors",2014,"Advanced Materials","26","41",,"7032","7037",,22,10.1002/adma.201401330,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84915789558&doi=10.1002%2fadma.201401330&partnerID=40&md5=205923045415c67ed83a09ac3330a2e5",Article,Scopus,2-s2.0-84915789558
"Ha, M., Zhang, W., Braga, D., Renn, M.J., Kim, C.H., Frisbie, C.D.","Aerosol-jet-printed, 1 volt h-bridge drive circuit on plastic with integrated electrochromic pixel",2013,"ACS Applied Materials and Interfaces","5","24",,"13198","13206",,6,10.1021/am404204q,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84891426027&doi=10.1021%2fam404204q&partnerID=40&md5=485ca3bc1f06a912a9a6b85086568c75",Article,Scopus,2-s2.0-84891426027
"Paul, A., Jiao, D., Sapatnekar, S., Kim, C.H.","Deep trench capacitor based step-up and step-down DC/DC converters in 32nm SOI with opportunistic current borrowing and fast DVFS capabilities",2013,"Proceedings of the 2013 IEEE Asian Solid-State Circuits Conference, A-SSCC 2013",,, 6690979,"49","52",,7,10.1109/ASSCC.2013.6690979,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84893533670&doi=10.1109%2fASSCC.2013.6690979&partnerID=40&md5=25ab5b2a9556141217883e43dc702758",Conference Paper,Scopus,2-s2.0-84893533670
"Kim, B., Xu, W., Kim, C.H.","A fully-digital beat-frequency based ADC achieving 39dB SNDR for a 1.6mV<inf>pp</inf> input signal",2013,"Proceedings of the Custom Integrated Circuits Conference",,, 6658553,"","",,5,10.1109/CICC.2013.6658553,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84892665309&doi=10.1109%2fCICC.2013.6658553&partnerID=40&md5=a58262c58a9511acc2552fb02fcc235c",Conference Paper,Scopus,2-s2.0-84892665309
"Song, S.-H., Chun, K.C., Kim, C.H.","A bit-by-bit re-writable Eflash in a generic logic process for moderate-density embedded non-volatile memory applications",2013,"Proceedings of the Custom Integrated Circuits Conference",,, 6658453,"","",,1,10.1109/CICC.2013.6658453,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84892664337&doi=10.1109%2fCICC.2013.6658453&partnerID=40&md5=17db717696801c8d922839f107408055",Conference Paper,Scopus,2-s2.0-84892664337
"Geier, M.L., Prabhumirashi, P.L., McMorrow, J.J., Xu, W., Seo, J.-W.T., Everaerts, K., Kim, C.H., Marks, T.J., Hersam, M.C.","Subnanowatt carbon nanotube complementary logic enabled by threshold voltage control",2013,"Nano Letters","13","10",,"4810","4814",,50,10.1021/nl402478p,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84885459247&doi=10.1021%2fnl402478p&partnerID=40&md5=9715854efd9f192bf5ad4bc8deea0543",Article,Scopus,2-s2.0-84885459247
"Kim, B., Xu, W., Kim, C.H.","A 32nm, 0.9V Supply-noise sensitivity tracking PLL for improved clock data compensation featuring a deep trench capacitor based loop filter",2013,"IEEE Symposium on VLSI Circuits, Digest of Technical Papers",,, 6578648,"C162","C163",,2,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84883801020&partnerID=40&md5=acb78b72661ce959e09883ae7b19a8ae",Conference Paper,Scopus,2-s2.0-84883801020
"Tang, Q., Wang, X., Keane, J., Kim, C.H.","RTN induced frequency shift measurements using a ring oscillator based circuit",2013,"Digest of Technical Papers - Symposium on VLSI Technology",,, 6576647,"T188","T189",,6,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84883328391&partnerID=40&md5=4a167ed848e737e2bfdcef0931196294",Conference Paper,Scopus,2-s2.0-84883328391
"Song, S.-H., Kim, J., Kim, C.H.","Program/erase speed, endurance, retention, and disturbance characteristics of single-poly embedded flash cells",2013,"IEEE International Reliability Physics Symposium Proceedings",,, 6532095,"MY.4.1","MY.4.6",,2,10.1109/IRPS.2013.6532095,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84880999183&doi=10.1109%2fIRPS.2013.6532095&partnerID=40&md5=fd3721024d0ab93ade6e14ed34b42133",Conference Paper,Scopus,2-s2.0-84880999183
"Choi, W.H., Jain, P., Kim, C.H.","An array-based circuit for characterizing latent Plasma-Induced Damage",2013,"IEEE International Reliability Physics Symposium Proceedings",,, 6532005,"4A.3.1","4A.3.4",,3,10.1109/IRPS.2013.6532005,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84881015031&doi=10.1109%2fIRPS.2013.6532005&partnerID=40&md5=382dbab95a41d402efa9abac54f9f236",Conference Paper,Scopus,2-s2.0-84881015031
"Wang, X., Keane, J., Jain, P., Reddy, V., Kim, C.H.","Duty-cycle shift under asymmetric BTI aging: A simple characterization method and its application to SRAM timing",2013,"IEEE International Reliability Physics Symposium Proceedings",,, 6532007,"4A.5.1","4A.5.5",,4,10.1109/IRPS.2013.6532007,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84881018834&doi=10.1109%2fIRPS.2013.6532007&partnerID=40&md5=25144e69ec472a75508c3cd41ca62eb4",Conference Paper,Scopus,2-s2.0-84881018834
"Zhang, W., Chun, K.C., Kim, C.H.","A write-back-free 2T1D embedded DRAM with local voltage sensing and a dual-row-access low power mode",2013,"IEEE Transactions on Circuits and Systems I: Regular Papers","60","8", 6522141,"2030","2038",,5,10.1109/TCSI.2013.2252652,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84881097189&doi=10.1109%2fTCSI.2013.2252652&partnerID=40&md5=5ce0a04843dda932a441a8265cf7395a",Article,Scopus,2-s2.0-84881097189
"Song, S.-H., Chun, K.C., Kim, C.H.","A logic-compatible embedded flash memory for zero-standby power system-on-chips featuring a multi-story high voltage switch and a selective refresh scheme",2013,"IEEE Journal of Solid-State Circuits","48","5",,"1302","1314",,15,10.1109/JSSC.2013.2247691,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84892955163&doi=10.1109%2fJSSC.2013.2247691&partnerID=40&md5=cd195285e7b2813d8e7dde7fbf0778db",Article,Scopus,2-s2.0-84892955163
"Ha, M., Seo, J.-W.T., Prabhumirashi, P.L., Zhang, W., Geier, M.L., Renn, M.J., Kim, C.H., Hersam, M.C., Frisbie, C.D.","Aerosol jet printed, low voltage, electrolyte gated carbon nanotube ring oscillators with sub-5 μs stage delays",2013,"Nano Letters","13","3",,"954","960",,96,10.1021/nl3038773,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84874972552&doi=10.1021%2fnl3038773&partnerID=40&md5=82b782c1dabbe0a1b1594da5968523b9",Article,Scopus,2-s2.0-84874972552
"Chun, K.C., Zhao, H., Harms, J.D., Kim, T.-H., Wang, J.-P., Kim, C.H.","A scaling roadmap and performance evaluation of in-plane and perpendicular MTJ based STT-MRAMs for high-density cache memory",2013,"IEEE Journal of Solid-State Circuits","48","2", 6374706,"598","610",,104,10.1109/JSSC.2012.2224256,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84873322812&doi=10.1109%2fJSSC.2012.2224256&partnerID=40&md5=1fd12dce8af837ce40d58a0146978f0f",Article,Scopus,2-s2.0-84873322812
"Jain, P., Keane, J., Kim, C.H.","An array-based Chip Lifetime Predictor macro for gate dielectric failures in core and IO FETs",2012,"European Solid-State Device Research Conference",,, 6343383,"262","265",,1,10.1109/ESSDERC.2012.6343383,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84870579528&doi=10.1109%2fESSDERC.2012.6343383&partnerID=40&md5=7ed9482c85a8e2dfcac865c08f53abdc",Conference Paper,Scopus,2-s2.0-84870579528
"Keane, J.P., Kim, C.H., Liu, Q., Sapatnekar, S.S.","Process and reliability sensors for Nanoscale CMOS",2012,"IEEE Design and Test of Computers","29","5", 6266774,"8","17",,1,10.1109/MDT.2012.2211561,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84873039107&doi=10.1109%2fMDT.2012.2211561&partnerID=40&md5=cb62678c855ffc1465868bea74bae2d1",Article,Scopus,2-s2.0-84873039107
"Jain, P., Paul, A., Wang, X., Kim, C.H.","A 32nm SRAM reliability macro for recovery free evaluation of NBTI and PBTI",2012,"Technical Digest - International Electron Devices Meeting, IEDM",,, 6479014,"9.7.1","9.7.4",,1,10.1109/IEDM.2012.6479014,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84876159822&doi=10.1109%2fIEDM.2012.6479014&partnerID=40&md5=28d6d2fae86f41a2a8af7596c714c4ca",Conference Paper,Scopus,2-s2.0-84876159822
"Zhou, P., Choi, W.H., Kim, B., Kim, C.H., Sapatnekar, S.S.","Optimization of on-chip switched-capacitor DC-DC converters for high-performance applications",2012,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD",,, 6386619,"263","270",,8,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84872302022&partnerID=40&md5=f1dbcfd9b86b0a546c270790242f6881",Conference Paper,Scopus,2-s2.0-84872302022
"Zhang, W., Chun, K.C., Kim, C.H.","A write-back-free 2T1D embedded DRAM with local voltage sensing and a dual-row-access low power mode",2012,"Proceedings of the Custom Integrated Circuits Conference",,, 6330623,"","",,1,10.1109/CICC.2012.6330623,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84869481037&doi=10.1109%2fCICC.2012.6330623&partnerID=40&md5=2f6e019b562cea3609cf585d4b20c93c",Conference Paper,Scopus,2-s2.0-84869481037
"Paul, A., Amrein, M., Gupta, S., Vinod, A., Arun, A., Sapatnekar, S., Kim, C.H.","Staggered core activation: A circuit/architectural approach for mitigating resonant supply noise issues in multi-core multi-power domain processors",2012,"Proceedings of the Custom Integrated Circuits Conference",,, 6330673,"","",,1,10.1109/CICC.2012.6330673,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84869387621&doi=10.1109%2fCICC.2012.6330673&partnerID=40&md5=bf50657e66c3524ac025c1a9b5f24f62",Conference Paper,Scopus,2-s2.0-84869387621
"Chun, K.C., Zhang, W., Jain, P., Kim, C.H.","A 2T1C embedded DRAM macro with no boosted supplies featuring a 7T SRAM based repair and a cell storage monitor",2012,"IEEE Journal of Solid-State Circuits","47","10", 6320714,"2517","2526",,14,10.1109/JSSC.2012.2206685,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84867352733&doi=10.1109%2fJSSC.2012.2206685&partnerID=40&md5=94618fe1d51e9134ef10833ed28a998b",Article,Scopus,2-s2.0-84867352733
"Keane, J., Kim, C.H.","On-chip silicon odometers and their potential use in medical electronics",2012,"IEEE International Reliability Physics Symposium Proceedings",,, 6241835,"4C.1.1","4C.1.8",,1,10.1109/IRPS.2012.6241835,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84866619106&doi=10.1109%2fIRPS.2012.6241835&partnerID=40&md5=c6a6fad0983f730a1136b44debe4eb77",Conference Paper,Scopus,2-s2.0-84866619106
"Song, S.-H., Chun, K.C., Kim, C.H.","A logic-compatible embedded flash memory featuring a multi-story high voltage switch and a selective refresh scheme",2012,"IEEE Symposium on VLSI Circuits, Digest of Technical Papers",,, 6243824,"130","131",,4,10.1109/VLSIC.2012.6243824,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84866618592&doi=10.1109%2fVLSIC.2012.6243824&partnerID=40&md5=2ba2dc408b5ecf9c2a2f1689e0276482",Conference Paper,Scopus,2-s2.0-84866618592
"Wang, X., Jain, P., Jiao, D., Kim, C.H.","Impact of interconnect length on BTI and HCI induced frequency degradation",2012,"IEEE International Reliability Physics Symposium Proceedings",,, 6241798,"2F.5.1","2F.5.6",,5,10.1109/IRPS.2012.6241798,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84866607992&doi=10.1109%2fIRPS.2012.6241798&partnerID=40&md5=3bf57dc3a37464ac92fb2451e07a7960",Conference Paper,Scopus,2-s2.0-84866607992
"Kim, T.T., Lu, P.-F., Kim, C.H.","Design of ring oscillator structures for measuring isolated NBTI and PBTI",2012,"ISCAS 2012 - 2012 IEEE International Symposium on Circuits and Systems",,, 6271555,"1580","1583",,8,10.1109/ISCAS.2012.6271555,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84866621730&doi=10.1109%2fISCAS.2012.6271555&partnerID=40&md5=78e8300070a80709fdfe54ffbf52d0fd",Conference Paper,Scopus,2-s2.0-84866621730
"Jiao, D., Kim, B., Kim, C.H.","Design, modeling, and test of a programmable adaptive phase-shifting PLL for enhancing clock data compensation",2012,"IEEE Journal of Solid-State Circuits","47","10", 6294469,"2505","2516",,5,10.1109/JSSC.2012.2211171,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84867405304&doi=10.1109%2fJSSC.2012.2211171&partnerID=40&md5=1719109223a943f48a573b82103f93da",Article,Scopus,2-s2.0-84867405304
"Chun, K.C., Jain, P., Kim, T.-H., Kim, C.H.","A 667 MHz logic-compatible embedded DRAM featuring an asymmetric 2T gain cell for high speed on-die caches",2012,"IEEE Journal of Solid-State Circuits","47","2", 6081952,"547","559",,22,10.1109/JSSC.2011.2168729,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84856481357&doi=10.1109%2fJSSC.2011.2168729&partnerID=40&md5=f0651657e18fc8e8ed4e17cfcd8f9dbc",Article,Scopus,2-s2.0-84856481357
"Kim, T.T.-H., Zhang, W., Kim, C.H.","An SRAM reliability test macro for fully automated statistical measurements of V<inf>MIN</inf> degradation",2012,"IEEE Transactions on Circuits and Systems I: Regular Papers","59","3", 2167264,"584","593",,4,10.1109/TCSI.2011.2167264,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84899477112&doi=10.1109%2fTCSI.2011.2167264&partnerID=40&md5=f4dfc903c275201092a762bd8f5ab925",Article,Scopus,2-s2.0-84899477112
"Zhou, P., Jiao, D., Kim, C.H., Sapatnekar, S.S.","Exploration of on-chip switched-capacitor DC-DC converter for multicore processors using a distributed power delivery network",2011,"Proceedings of the Custom Integrated Circuits Conference",,, 6055333,"","",,16,10.1109/CICC.2011.6055333,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-80455150153&doi=10.1109%2fCICC.2011.6055333&partnerID=40&md5=155dfc6e2a29584ca77523b30da7f125",Conference Paper,Scopus,2-s2.0-80455150153
"Keane, J., Zhang, W., Kim, C.H.","An array-based odometer system for statistically significant circuit aging characterization",2011,"IEEE Journal of Solid-State Circuits","46","10", 5959997,"2374","2385",,17,10.1109/JSSC.2011.2160813,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-80053630539&doi=10.1109%2fJSSC.2011.2160813&partnerID=40&md5=59008973a502e747f54708620d77d763",Conference Paper,Scopus,2-s2.0-80053630539
"Jain, P., Jiao, D., Wang, X., Kim, C.H.","Measurement, analysis and improvement of supply noise in 3D ICs",2011,"IEEE Symposium on VLSI Circuits, Digest of Technical Papers",,, 5986417,"46","47",,9,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-80052647818&partnerID=40&md5=17c4237487f74748937976c9255e3e0c",Conference Paper,Scopus,2-s2.0-80052647818
"Kim, J.-J., Linder, B.P., Rao, R.M., Kim, T.-H., Lu, P.-F., Jenkins, K.A., Kim, C.H., Bansal, A., Mukhopadhyay, S., Chuang, C.-T.","Reliability monitoring ring oscillator structures for isolated/combined NBTI and PBTI measurement in high-k metal gate technologies",2011,"IEEE International Reliability Physics Symposium Proceedings",,, 5784450,"2B.4.1","2B.4.4",,14,10.1109/IRPS.2011.5784450,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79959311779&doi=10.1109%2fIRPS.2011.5784450&partnerID=40&md5=ffe97d8b1300eee096466ab58fb41511",Conference Paper,Scopus,2-s2.0-79959311779
"Chun, K.C., Jain, P., Lee, J.H., Kim, C.H.","A 3T gain cell embedded DRAM utilizing preferential boosting for high density and low power on-die caches",2011,"IEEE Journal of Solid-State Circuits","46","6", 5763722,"1495","1505",,38,10.1109/JSSC.2011.2128150,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79957668134&doi=10.1109%2fJSSC.2011.2128150&partnerID=40&md5=09ca05b9e9a4bd2d8ff1683b9653fbfe",Article,Scopus,2-s2.0-79957668134
"Jiao, D., Kim, C.H.","A programmable adaptive phase-shifting PLL for clock data compensation under resonant supply noise",2011,"Digest of Technical Papers - IEEE International Solid-State Circuits Conference",,, 5746315,"272","273",,10,10.1109/ISSCC.2011.5746315,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79955707800&doi=10.1109%2fISSCC.2011.5746315&partnerID=40&md5=20efb4f3d039b9c1f079715e641bb266",Conference Paper,Scopus,2-s2.0-79955707800
"Chun, K.C., Zhang, W., Jain, P., Kim, C.H.","A 700MHz 2T1C embedded DRAM macro in a generic logic process with no boosted supplies",2011,"Digest of Technical Papers - IEEE International Solid-State Circuits Conference",,, 5746418,"506","507",,10,10.1109/ISSCC.2011.5746418,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79955742201&doi=10.1109%2fISSCC.2011.5746418&partnerID=40&md5=f01c06ebca1389ba80285400f3ab01dd",Conference Paper,Scopus,2-s2.0-79955742201
"Zhang, W., Ha, M., Braga, D., Renn, M.J., Frisbie, C.D., Kim, C.H.","A 1V printed organic DRAM cell based on ion-gel gated transistors with a sub-10nW-per-cell refresh power",2011,"Digest of Technical Papers - IEEE International Solid-State Circuits Conference",,, 5746339,"326","327",,8,10.1109/ISSCC.2011.5746339,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79955733957&doi=10.1109%2fISSCC.2011.5746339&partnerID=40&md5=465f4d101906f1a1c978689238bcc568",Conference Paper,Scopus,2-s2.0-79955733957
"Keane, J., Kim, C.H.","An odomoeter for Cpus",2011,"IEEE Spectrum","48","5", 5753241,"28","33",,6,10.1109/MSPEC.2011.5753241,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79955592310&doi=10.1109%2fMSPEC.2011.5753241&partnerID=40&md5=0d5906c4c054baf73c4c8dade8fa0fc2",Article,Scopus,2-s2.0-79955592310
"Keane, J., Venkatraman, S., Butzen, P., Kim, C.H.","An array-based test circuit for fully automated gate dielectric breakdown characterization",2011,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","19","5", 5418862,"787","795",,4,10.1109/TVLSI.2010.2041258,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79955561254&doi=10.1109%2fTVLSI.2010.2041258&partnerID=40&md5=3c287c09f3f6482d120d14c3a38bc751",Article,Scopus,2-s2.0-79955561254
"Kumar, S.V., Kim, C.H., Sapatnekar, S.S.","Adaptive techniques for overcoming performance degradation due to aging in CMOS circuits",2011,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","19","4", 5371864,"603","614",,40,10.1109/TVLSI.2009.2036628,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79953092815&doi=10.1109%2fTVLSI.2009.2036628&partnerID=40&md5=cf6687c4a99ca31eddb6223916c43da8",Article,Scopus,2-s2.0-79953092815
"Kim, C.H., Chang, L.","Guest editors' introduction: Nanoscale memories pose unique challenges",2011,"IEEE Design and Test of Computers","28","1", 5708256,"6","8",,1,10.1109/MDT.2011.21,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79951569889&doi=10.1109%2fMDT.2011.21&partnerID=40&md5=81d16d37d38b9f4331b3a16aaaaebebd",Editorial,Scopus,2-s2.0-79951569889
"Keane, J., Zhang, W., Kim, C.H.","An on-chip monitor for statistically significant circuit aging characterization",2010,"Technical Digest - International Electron Devices Meeting, IEDM",,, 5703293,"4.2.1","4.2.4",,5,10.1109/IEDM.2010.5703293,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79951834999&doi=10.1109%2fIEDM.2010.5703293&partnerID=40&md5=1ce828651dc376a38b267d0839a55536",Conference Paper,Scopus,2-s2.0-79951834999
"Chun, K.C., Jain, P., Kim, T.-H., Kim, C.H.","A 1.1V, 667MHz random cycle, asymmetric 2T gain cell embedded DRAM with a 99.9 percentile retention time of 110μsec",2010,"IEEE Symposium on VLSI Circuits, Digest of Technical Papers",,, 5560303,"191","192",,14,10.1109/VLSIC.2010.5560303,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77958002044&doi=10.1109%2fVLSIC.2010.5560303&partnerID=40&md5=5a50afe8b9205e5cb151c501d48b4c18",Conference Paper,Scopus,2-s2.0-77958002044
"Kim, C., Shanbhag, N.","Proceedings of the International Symposium on Low Power Electronics and Design: Message from the Technical Program Chairs",2010,"Proceedings of the International Symposium on Low Power Electronics and Design",,,,"iv","v",,,10.1145/1840845.1840847,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77957963525&doi=10.1145%2f1840845.1840847&partnerID=40&md5=6b6029b5db36f25a5b08c1a3b9715008",Editorial,Scopus,2-s2.0-77957963525
"Zhang, W., Chun, K.C., Kim, C.H.","Variation aware performance analysis of gain cell embedded DRAMs",2010,"Proceedings of the International Symposium on Low Power Electronics and Design",,,,"19","24",,7,10.1145/1840845.1840850,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77957942223&doi=10.1145%2f1840845.1840850&partnerID=40&md5=2d2eb6e2917376d3b676e8342d77131b",Conference Paper,Scopus,2-s2.0-77957942223
"Jiao, D., Gu, J., Kim, C.H.","Circuit design and modeling techniques for enhancing the clock-data compensation effect under resonant supply noise",2010,"IEEE Journal of Solid-State Circuits","45","10", 5584967,"2130","2141",,11,10.1109/JSSC.2010.2063931,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77957597686&doi=10.1109%2fJSSC.2010.2063931&partnerID=40&md5=a84ba6c80a6846bc0f7630b33a80578c",Conference Paper,Scopus,2-s2.0-77957597686
"Chun, K.C., Jain, P., Kim, C.H.","Logic-compatible embedded DRAM design for memory intensive low power systems",2010,"ISCAS 2010 - 2010 IEEE International Symposium on Circuits and Systems: Nano-Bio Circuit Fabrics and Systems",,, 5537877,"277","280",,7,10.1109/ISCAS.2010.5537877,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77955987266&doi=10.1109%2fISCAS.2010.5537877&partnerID=40&md5=885230d7f1c19a32cb6ea223d06ce3e4",Conference Paper,Scopus,2-s2.0-77955987266
"Ha, M., Xia, Y., Green, A.A., Zhang, W., Renn, M.J., Kim, C.H., Hersam, M.C., Frisbie, C.D.","Printed, sub-3V digital circuits on plastic from aqueous carbon nanotube inks",2010,"ACS Nano","4","8",,"4388","4395",,211,10.1021/nn100966s,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-78549240699&doi=10.1021%2fnn100966s&partnerID=40&md5=723cb3aa13addc111ec00e117348df8e",Article,Scopus,2-s2.0-78549240699
"Keane, J., Wang, X., Persaud, D., Kim, C.H.","A high resolution on-chip beat frequency detection system for measuring BTI, HCI, and TDDB",2010,"2010 IEEE International Conference on Integrated Circuit Design and Technology, ICICDT 2010",,, 5510268,"142","145",,,10.1109/ICICDT.2010.5510268,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77955640608&doi=10.1109%2fICICDT.2010.5510268&partnerID=40&md5=70dd01cba6008446ff26a7726124d32d",Conference Paper,Scopus,2-s2.0-77955640608
"Keane, J., Kim, T.-H., Wang, X., Kim, C.H.","On-chip reliability monitors for measuring circuit degradation",2010,"Microelectronics Reliability","50","8",,"1039","1053",,19,10.1016/j.microrel.2010.04.024,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77955470313&doi=10.1016%2fj.microrel.2010.04.024&partnerID=40&md5=d9e423c9d4675b356ef4a482ea566f13",Article,Scopus,2-s2.0-77955470313
"Keane, J., Kim, T.-H., Kim, C.H.","An on-chip NBTI sensor for measuring pMOS threshold voltage degradation",2010,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","18","6", 5299235,"947","956",,40,10.1109/TVLSI.2009.2017751,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77952950939&doi=10.1109%2fTVLSI.2009.2017751&partnerID=40&md5=85d50dcd9feda4f587579a91ca703773",Article,Scopus,2-s2.0-77952950939
"Keane, J., Wang, X., Persaud, D., Kim, C.H.","An all-in-one silicon odometer for separately monitoring HCI, BTI, and TDDB",2010,"IEEE Journal of Solid-State Circuits","45","4", 5437493,"817","829",,86,10.1109/JSSC.2010.2040125,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77950248203&doi=10.1109%2fJSSC.2010.2040125&partnerID=40&md5=3e254a5281f9ebf5ee78a493ea8ddfa4",Conference Paper,Scopus,2-s2.0-77950248203
"Xia, Y., Zhang, W., Ha, M., Cho, J.H., Renn, M.J., Kim, C.H., Frisbie, C.D.","Printed sub-2 V Gel-electrolyte-gated polymer transistors and circuits",2010,"Advanced Functional Materials","20","4",,"587","594",,92,10.1002/adfm.200901845,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77249168725&doi=10.1002%2fadfm.200901845&partnerID=40&md5=d91f8286780db221b20987b25cea0eb6",Article,Scopus,2-s2.0-77249168725
"Kumar, S.V., Kim, C.H., Sapatnekar, S.S.","A finite-oxide thickness-based analytical model for negative bias temperature instability",2009,"IEEE Transactions on Device and Materials Reliability","9","4", 5184870,"537","556",,19,10.1109/TDMR.2009.2028578,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-72649088516&doi=10.1109%2fTDMR.2009.2028578&partnerID=40&md5=cb6e7174479a4adb0722618fb2a31796",Conference Paper,Scopus,2-s2.0-72649088516
"Jiao, D., Gu, J., Kim, C.H.","Circuit techniques for enhancing the clock data compensation effect under resonant supply noise",2009,"Proceedings of the Custom Integrated Circuits Conference",,, 5280918,"29","32",,4,10.1109/CICC.2009.5280918,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-74049083298&doi=10.1109%2fCICC.2009.5280918&partnerID=40&md5=d8b4709258bad4f5945b31d433b7bc05",Conference Paper,Scopus,2-s2.0-74049083298
"Kim, T.-H., Zhang, W., Kim, C.H.","An SRAM reliability test macro for fully-automated statistical measurements of V<inf>min</inf> degradation",2009,"Proceedings of the Custom Integrated Circuits Conference",,, 5280846,"231","234",,5,10.1109/CICC.2009.5280846,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-74049099757&doi=10.1109%2fCICC.2009.5280846&partnerID=40&md5=c0b1d1e3d80dcd4d75a942af7d872e8d",Conference Paper,Scopus,2-s2.0-74049099757
"Keane, J., Persaud, D., Kim, C.H.","An all-in-one silicon odometer for separately monitoring HCI, BTI, and TDDB",2009,"IEEE Symposium on VLSI Circuits, Digest of Technical Papers",,, 5205408,"108","109",,14,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-70449348020&partnerID=40&md5=5dbce632447bfc50cf6b0b2f01eebe65",Conference Paper,Scopus,2-s2.0-70449348020
"Chun, K.C., Jain, P., Lee, J.H., Kim, C.H.","A sub-0.9V logic-compatible embedded DRAM with boosted 3T gain cell, regulated bit-line write scheme and PVT-tracking read reference bias",2009,"IEEE Symposium on VLSI Circuits, Digest of Technical Papers",,, 5205419,"134","135",,24,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-70449435054&partnerID=40&md5=e2745b09a4048f462091e8a406685c48",Conference Paper,Scopus,2-s2.0-70449435054
"Gu, J., Eom, H., Keane, J., Kim, C.H.","Sleep transistor sizing and adaptive control for supply noise minimization considering resonance",2009,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","17","9", 4801591,"1203","1211",,6,10.1109/TVLSI.2008.2003516,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-69649096832&doi=10.1109%2fTVLSI.2008.2003516&partnerID=40&md5=ddeceb36a2314627972598b085cfe871",Article,Scopus,2-s2.0-69649096832
"Kim, T.-H., Liu, J., Kim, C.H.","A voltage scalable 0.26 V, 64 kb 8T SRAM with vjnin lowering techniques and deep sleep mode",2009,"IEEE Journal of Solid-State Circuits","44","6", 4982884,"1785","1795",,72,10.1109/JSSC.2009.2020201,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-67649651691&doi=10.1109%2fJSSC.2009.2020201&partnerID=40&md5=cc8f124771c0be95f8e85bd0e1572168",Article,Scopus,2-s2.0-67649651691
"Gu, J., Eom, H., Kim, C.H.","On-chip supply noise regulation using a low-power digital switched decoupling capacitor circuit",2009,"IEEE Journal of Solid-State Circuits","44","6", 4982870,"1765","1775",,22,10.1109/JSSC.2009.2020454,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-67649666674&doi=10.1109%2fJSSC.2009.2020454&partnerID=40&md5=0008246509fa1dec09c2c3cd14c5fc45",Article,Scopus,2-s2.0-67649666674
"Kumar, S.V., Kim, C.H., Sapatnekar, S.S.","Adaptive techniques for overcoming performance degradation due to aging in digital circuits",2009,"Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC",,, 4796494,"284","289",,69,10.1109/ASPDAC.2009.4796494,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-64549131250&doi=10.1109%2fASPDAC.2009.4796494&partnerID=40&md5=68ecc91f7907abfa39c070ccf79de0c4",Conference Paper,Scopus,2-s2.0-64549131250
"Gu, J., Harjani, R., Kim, C.H.","Design and implementation of active decoupling capacitor circuits for power supply regulation in digital ICs",2009,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","17","2",,"292","301",,25,10.1109/TVLSI.2008.2004543,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-58849113571&doi=10.1109%2fTVLSI.2008.2004543&partnerID=40&md5=14153cb8ec068ebccfd479eab3953f14",Article,Scopus,2-s2.0-58849113571
"Gu, J., Keane, J., Kim, C.H.","Modeling, analysis, and application of leakage induced damping effect for power supply integrity",2009,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","17","1", 4703195,"128","136",,1,10.1109/TVLSI.2008.2001300,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-58849121046&doi=10.1109%2fTVLSI.2008.2001300&partnerID=40&md5=8ad5039069ff24db7fbd89e95fba89cc",Article,Scopus,2-s2.0-58849121046
"Keane, J., Venkatraman, S., Butzen, P., Kim, C.H.","An array-based test circuit for fully automated gate dielectric breakdown characterization",2008,"Proceedings of the Custom Integrated Circuits Conference",,, 4672036,"121","124",,16,10.1109/CICC.2008.4672036,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-57849161523&doi=10.1109%2fCICC.2008.4672036&partnerID=40&md5=b390886a8a1d82fd5d5f339823767450",Conference Paper,Scopus,2-s2.0-57849161523
"Kim, T.-H., Liu, J., Kim, C.H.","A voltage scalable 0.26V, 64kb 8T SRAM with v<inf>min</inf> lowering techniques and deep sleep mode",2008,"Proceedings of the Custom Integrated Circuits Conference",,, 4672106,"407","410",,9,10.1109/CICC.2008.4672106,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-57849085783&doi=10.1109%2fCICC.2008.4672106&partnerID=40&md5=fa097f0ab8ab0fb79dbdd483d4c34d68",Conference Paper,Scopus,2-s2.0-57849085783
"Jain, P., Kim, T.-H., Keane, J., Kim, C.H.","A multi-story power delivery technique for 3D integrated circuits",2008,"Proceedings of the International Symposium on Low Power Electronics and Design",,,,"57","62",,37,10.1145/1393921.1393940,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-57549119325&doi=10.1145%2f1393921.1393940&partnerID=40&md5=fdc4ab17469bb8541c6fbfa27bbc3987",Conference Paper,Scopus,2-s2.0-57549119325
"Jiao, D., Gu, J., Jain, P., Kim, C.H.","Enhancing beneficial jitter using phase-shifted clock distribution",2008,"Proceedings of the International Symposium on Low Power Electronics and Design",,,,"21","26",,5,10.1145/1393921.1393932,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-57549087226&doi=10.1145%2f1393921.1393932&partnerID=40&md5=afc355c57757334a4fa7d79f3ecb9bdb",Conference Paper,Scopus,2-s2.0-57549087226
"Kim, T.-H., Liu, J., Keane, J., Kim, C.H.","Circuit techniques for ultra-low power subthreshold SRAMs",2008,"Proceedings - IEEE International Symposium on Circuits and Systems",,, 4541982,"2574","2577",,16,10.1109/ISCAS.2008.4541982,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-51749121207&doi=10.1109%2fISCAS.2008.4541982&partnerID=40&md5=67c7b079849734dec48012a79b243651",Conference Paper,Scopus,2-s2.0-51749121207
"Keane, J., Eom, H., Kim, T.-H., Sapatnekar, S., Kim, C.","Stack sizing for optimal current drivability in subthreshold circuits",2008,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","16","5", 4469919,"598","602",,11,10.1109/TVLSI.2008.917571,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-42649108070&doi=10.1109%2fTVLSI.2008.917571&partnerID=40&md5=267299847dcad49a5ac19cc1706571d5",Article,Scopus,2-s2.0-42649108070
"Kil, J., Gu, J., Kim, C.H.","A high-speed variation-tolerant interconnect technique for sub-threshold circuits using capacitive boosting",2008,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","16","4", 4459695,"456","465",,27,10.1109/TVLSI.2007.915455,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-41549094625&doi=10.1109%2fTVLSI.2007.915455&partnerID=40&md5=99b58b19e8e8dedeba5ca6b1c0675a26",Article,Scopus,2-s2.0-41549094625
"Kumar, S.V., Kim, C.H., Sapatnekar, S.S.","Body bias voltage computations for process and temperature compensation",2008,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","16","3", 4444165,"249","262",,30,10.1109/TVLSI.2007.912137,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-39749184704&doi=10.1109%2fTVLSI.2007.912137&partnerID=40&md5=df08617101409378f8da1c39c82dfbbe",Article,Scopus,2-s2.0-39749184704
"Kim, T.-H., Liu, J., Kim, C.H.","An 8T subthreshold SRAM cell utilizing reverse short channel effect for write margin and read performance improvement",2008,"Proceedings of the Custom Integrated Circuits Conference",,, 4405723,"241","244",,7,10.1109/CICC.2007.4405723,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-39549123263&doi=10.1109%2fCICC.2007.4405723&partnerID=40&md5=60b05f80e8ec54520264d81a8f7382e6",Conference Paper,Scopus,2-s2.0-39549123263
"Gu, J., Keane, J., Sapatnekar, S., Kim, C.H.","Statistical leakage estimation of double gate FinFET devices considering the width quantization property",2008,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","16","2",,"206","209",,13,10.1109/TVLSI.2007.909809,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-38349114770&doi=10.1109%2fTVLSI.2007.909809&partnerID=40&md5=424ef57499fa5e00cedecf41c739d985",Article,Scopus,2-s2.0-38349114770
"Kim, T.-H., Liu, J., Keane, J., Kim, C.H.","A 0.2 V, 480 kb subthreshold SRAM with 1 k cells per bitline for ultra-low-voltage computing",2008,"IEEE Journal of Solid-State Circuits","43","2",,"518","529",,115,10.1109/JSSC.2007.914328,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-38849084539&doi=10.1109%2fJSSC.2007.914328&partnerID=40&md5=38805f78f353d2e6724cadf6f3bad5dd",Article,Scopus,2-s2.0-38849084539
"Kim, T.-H., Persaud, R., Kim, C.H.","Silicon odometer: An on-chip reliability monitor for measuring frequency degradation of digital circuits",2008,"IEEE Journal of Solid-State Circuits","43","4",,"874","880",,130,10.1109/JSSC.2008.917502,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-41549122836&doi=10.1109%2fJSSC.2008.917502&partnerID=40&md5=d459ec5f8cc6c0df66f38b5838bf9ef6",Conference Paper,Scopus,2-s2.0-41549122836
"Gu, J., Eom, H., Kim, C.H.","Sleep transistor sizing and control for resonant supply noise damping",2007,"Proceedings of the International Symposium on Low Power Electronics and Design",,,,"80","85",,1,10.1145/1283780.1283798,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-36949009409&doi=10.1145%2f1283780.1283798&partnerID=40&md5=675f9ec2a5df784941f1081d72a9f622",Conference Paper,Scopus,2-s2.0-36949009409
"Keane, J., Kim, T.-H., Kim, C.H.","An on-chip NBTI sensor for measuring PMOS threshold voltage degradation",2007,"Proceedings of the International Symposium on Low Power Electronics and Design",,,,"189","194",,41,10.1145/1283780.1283821,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-36949022867&doi=10.1145%2f1283780.1283821&partnerID=40&md5=ab38a22c696e80f4438fbe08308bdfa4",Conference Paper,Scopus,2-s2.0-36949022867
"Kim, T.-H., Persaud, R., Kim, C.H.","Silicon odometer: An on-chip reliability monitor for measuring frequency degradation of digital circuits",2007,"IEEE Symposium on VLSI Circuits, Digest of Technical Papers",,, 4342682,"122","123",,29,10.1109/VLSIC.2007.4342682,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-36949017858&doi=10.1109%2fVLSIC.2007.4342682&partnerID=40&md5=9a70493cd86badceb81ef488ba452256",Conference Paper,Scopus,2-s2.0-36949017858
"Gu, J., Eom, H., Kim, C.H.","A switched decoupling capacitor circuit for on-chip supply resonance damping",2007,"IEEE Symposium on VLSI Circuits, Digest of Technical Papers",,, 4342684,"126","127",,18,10.1109/VLSIC.2007.4342684,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-39749130476&doi=10.1109%2fVLSIC.2007.4342684&partnerID=40&md5=6ac37466eb1b17a42335d39bb1bf8e6b",Conference Paper,Scopus,2-s2.0-39749130476
"Butzen, P.F., Reis, A.I., Kim, C.H., Ribas, R.P.","Subthreshold leakage modeling and estimation of general CMOS complex gates",2007,"Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)","4644 LNCS",,,"474","484",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-37849054056&partnerID=40&md5=c8e6c7a8470c899542d100527eb496d9",Conference Paper,Scopus,2-s2.0-37849054056
"Butzen, P.F., Reis, A.I., Kim, C.H., Ribas, R.P.","Modeling subthreshold leakage current in general transistor networks",2007,"Proceedings - IEEE Computer Society Annual Symposium on VLSI: Emerging VLSI Technologies and Architectures",,, 4208976,"512","513",,1,10.1109/ISVLSI.2007.68,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-36348958942&doi=10.1109%2fISVLSI.2007.68&partnerID=40&md5=041cb0281edc5005d62f5cba56d5531c",Conference Paper,Scopus,2-s2.0-36348958942
"Butzen, P.F., Reis, A.I., Kim, C.H., Ribas, R.P.","Modeling and estimating leakage current in series-parallel CMOS networks",2007,"Proceedings of the ACM Great Lakes Symposium on VLSI, GLSVLSI",,, 1228852,"269","274",,2,10.1145/1228784.1228852,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34748892014&doi=10.1145%2f1228784.1228852&partnerID=40&md5=9a7527f796b9ff98f073bafc5877088b",Conference Paper,Scopus,2-s2.0-34748892014
"Kim, T.-H., Liu, J., Keane, J., Kim, C.H.","A high-density subthreshold SRAM with data-independent bitline leakage and virtual ground replica scheme",2007,"Digest of Technical Papers - IEEE International Solid-State Circuits Conference",,, 4242399,"330","331+606+321",,80,10.1109/ISSCC.2007.373428,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34548813602&doi=10.1109%2fISSCC.2007.373428&partnerID=40&md5=d65996096b23c3b9d4c71dfdc363f112",Conference Paper,Scopus,2-s2.0-34548813602
"Kumar, S.V., Kim, C.H., Sapatnekar, S.S.","NBTI-aware synthesis of digital circuits",2007,"Proceedings - Design Automation Conference",,, 4261208,"370","375",,132,10.1109/DAC.2007.375189,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34547358150&doi=10.1109%2fDAC.2007.375189&partnerID=40&md5=4fc6861c1f6c6d0bb78677aec8872888",Conference Paper,Scopus,2-s2.0-34547358150
"Gu, J., Sapatnekar, S.S., Kim, C.","Width-dependent statistical leakage modeling for random dopant induced threshold voltage shift",2007,"Proceedings - Design Automation Conference",,, 4261149,"87","92",,12,10.1109/DAC.2007.375130,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34547328040&doi=10.1109%2fDAC.2007.375130&partnerID=40&md5=7195a2a48f22da1468665b9da2e96e8c",Conference Paper,Scopus,2-s2.0-34547328040
"Kim, T.-H., Keane, J., Eom, H., Kim, C.H.","Utilizing reverse short-channel effect for optimal subthreshold circuit design",2007,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","15","7",,"821","828",,44,10.1109/TVLSI.2007.899239,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34347237842&doi=10.1109%2fTVLSI.2007.899239&partnerID=40&md5=79d3fb1c1b9b2312b990d1306d029b5b",Article,Scopus,2-s2.0-34347237842
"Suzuki, H., Kim, C.H., Roy, K.","Fast tag comparator using diode partitioned domino for 64-bit microprocessors",2007,"IEEE Transactions on Circuits and Systems I: Regular Papers","54","2",,"322","328",,20,10.1109/TCSI.2006.885998,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33947381036&doi=10.1109%2fTCSI.2006.885998&partnerID=40&md5=d553b6b4e98bfdc653f8dcfc328bad4c",Article,Scopus,2-s2.0-33947381036
"Kim, T.-H., Liu, J., Kim, C.H.","An 8T Subthreshold SRAM Cell Utilizing Reverse Short Channel Effect for Write Margin and Read Performance Improvement",2007,"Proceedings of the IEEE 2007 Custom Integrated Circuits Conference, CICC 2007",,, 4405723,"241","244",,31,10.1109/CICC.2007.4405723,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-57849151111&doi=10.1109%2fCICC.2007.4405723&partnerID=40&md5=5e9654d982394ab1ca01d3ae517a4f9c",Conference Paper,Scopus,2-s2.0-57849151111
"Kim, T.-H., Eom, H., Keane, J., Kim, C.","Utilizing reverse short channel effect for optimal subthreshold circuit design",2006,"Proceedings of the International Symposium on Low Power Electronics and Design","2006",,,"127","130",,32,10.1145/1165573.1165603,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34247199942&doi=10.1145%2f1165573.1165603&partnerID=40&md5=36333fff9fe39f952735545cd3ff6b62",Conference Paper,Scopus,2-s2.0-34247199942
"Kumar, S.V., Kim, C.H., Sapatnekar, S.S.","Impact of NBTI on SRAM read stability and design for reliability",2006,"Proceedings - International Symposium on Quality Electronic Design, ISQED",,, 1613138,"210","218",,190,10.1109/ISQED.2006.73,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84886738276&doi=10.1109%2fISQED.2006.73&partnerID=40&md5=45ba62035b1bf713aaa51b87fd753246",Conference Paper,Scopus,2-s2.0-84886738276
"Kumar, S.V., Kim, C.H., Sapatnekar, S.S.","An analytical model for negative bias temperature instability",2006,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD",,, 4110220,"493","496",,150,10.1109/ICCAD.2006.320163,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-46149102717&doi=10.1109%2fICCAD.2006.320163&partnerID=40&md5=9cc88f11454b553f48fed7ae2caf035d",Conference Paper,Scopus,2-s2.0-46149102717
"Gu, J., Keane, J., Sapatnekar, S., Kim, C.","Width quantization aware FinFET circuit design",2006,"Proceedings of the Custom Integrated Circuits Conference",,, 4114973,"337","340",,19,10.1109/CICC.2006.320916,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34547350738&doi=10.1109%2fCICC.2006.320916&partnerID=40&md5=bcbe81d3b53de07637db4eb9656edc0f",Conference Paper,Scopus,2-s2.0-34547350738
"Jie, G., Keane, J., Kim, C.","Modeling and analysis of leakage induced damping effect in low voltage LSIs",2006,"Proceedings of the International Symposium on Low Power Electronics and Design","2006",,,"382","387",,2,10.1145/1165573.1165668,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34247226038&doi=10.1145%2f1165573.1165668&partnerID=40&md5=514b05d7379989540a0aa8c5acda0610",Conference Paper,Scopus,2-s2.0-34247226038
"Kil, J., Gu, J., Kim, C.H.","A high-speed variation-tolerant interconnect technique for sub-threshold circuits using capacitive boosting",2006,"Proceedings of the International Symposium on Low Power Electronics and Design","2006",,,"67","72",,8,10.1145/1165573.1165590,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34247226623&doi=10.1145%2f1165573.1165590&partnerID=40&md5=c5e81bc3fe23d5a9475a6228f4c7b139",Conference Paper,Scopus,2-s2.0-34247226623
"Gu, J., Harjani, R., Kim, C.","Distributed active decoupling capacitors for on-chip supply noise cancellation in digital VLSI circuits",2006,"IEEE Symposium on VLSI Circuits, Digest of Technical Papers",,, 1705387,"216","217",,20,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34547608061&partnerID=40&md5=9143aef944f81531c5b9d018f59eddf8",Conference Paper,Scopus,2-s2.0-34547608061
"Keane, J., Eom, H., Kim, T.-H., Sapatnekar, S., Kim, C.","Subthreshold logical effort: A systematic framework for optimal subthreshold device sizing",2006,"Proceedings - Design Automation Conference",,,,"425","428",,42,10.1145/1146909.1147022,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34347222026&doi=10.1145%2f1146909.1147022&partnerID=40&md5=634cf737e3321cc17c350000bf7bdbc6",Conference Paper,Scopus,2-s2.0-34347222026
"Kumar, S.V., Kim, C.H., Sapatnekar, S.S.","Mathematically assisted adaptive body bias (ABB) for temperature compensation in gigascale LSI systems",2006,"Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC","2006",, 1594744,"559","564",,18,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33748584309&partnerID=40&md5=5201c169d2aee9c5e4c4ceef7e2cac84",Conference Paper,Scopus,2-s2.0-33748584309
"Kim, C.H., Roy, K., Hsu, S., Krishnamurthy, R., Borkar, S.","A process variation compensating technique with an on-die leakage current sensor for nanometer scale dynamic circuits",2006,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","14","6", 1661606,"646","649",,55,10.1109/TVLSI.2006.878226,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33746884333&doi=10.1109%2fTVLSI.2006.878226&partnerID=40&md5=43b56bc8267c4888d80b13c7c42c170e",Article,Scopus,2-s2.0-33746884333
"Agarwal, A., Mukhopadhyay, S., Raychowdhury, A., Roy, K., Kim, C.H.","Leakage power analysis and reduction for nanoscale circuits",2006,"IEEE Micro","26","2",,"68","80",,88,10.1109/MM.2006.39,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33646013886&doi=10.1109%2fMM.2006.39&partnerID=40&md5=3d10afbce31db87d3c57ffdaa2517219",Article,Scopus,2-s2.0-33646013886
"Kim, Ch., Kim, J.-J., Chang, I.-J., Roy, K.","PVT-aware leakage reduction for on-die caches with improved read stability",2006,"IEEE Journal of Solid-State Circuits","41","1",,"170","178",,24,10.1109/JSSC.2005.859315,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-31344463249&doi=10.1109%2fJSSC.2005.859315&partnerID=40&md5=040e84e3d2cca68401020d8ede362168",Article,Scopus,2-s2.0-31344463249
"Agarwal, A., Mukhopadhyay, S., Kim, C.H., Raychowdhury, A., Roy, K.","Leakage power analysis and reduction for nano-scale circuits",2006,"System-on-Chip: Next Generation Electronics",,,,"415","448",,,10.1049/PBCS018E_ch13,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85013361012&doi=10.1049%2fPBCS018E_ch13&partnerID=40&md5=f114a6c95990f111da938808e4cd4185",Book Chapter,Scopus,2-s2.0-85013361012
"Gu, J., Kim, C.H.","Multi-story power delivery for supply noise reduction and low voltage operation",2005,"Proceedings of the International Symposium on Low Power Electronics and Design",,,,"192","197",,18,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-28444477434&partnerID=40&md5=bbccbd837d1d058c73edc18975632811",Conference Paper,Scopus,2-s2.0-28444477434
"Kim, C.H., Kim, J.-J., Chang, I.-J., Roy, K.","PVT-aware leakage reduction for on-die caches with improved read stability",2005,"Digest of Technical Papers - IEEE International Solid-State Circuits Conference","48",, 26.5,"482","483+611",,6,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-28144458003&partnerID=40&md5=bf7fcfe54ed0fc5ca658afb060e19e90",Conference Paper,Scopus,2-s2.0-28144458003
"Kim, C.H., Kim, J.-J., Chang, I.-J., Roy, K.","PVT-aware leakage reduction for on-die caches with improved read stability",2005,"Digest of Technical Papers - IEEE International Solid-State Circuits Conference","48",, 26.5,"398","399+702",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-28144432333&partnerID=40&md5=6aeb184b4ee8039ea11227c5fea52a66",Conference Paper,Scopus,2-s2.0-28144432333
"Kim, K.-J., Kim, C.H., Roy, K.","TFT-LCD application specific low power SRAM using charge-recycling technique",2005,"Proceedings - International Symposium on Quality Electronic Design, ISQED",,, 1410558,"59","64",,7,10.1109/ISQED.2005.121,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-37849040880&doi=10.1109%2fISQED.2005.121&partnerID=40&md5=9af2c2a53fcbfe0523c7cd484f85b106",Conference Paper,Scopus,2-s2.0-37849040880
"Kim, C.H., Hsu, S., Krishnamurthy, R., Borkar, S., Roy, K.","Self calibrating circuit design for variation tolerant VLSI systems",2005,"Proceedings - 11th IEEE International On-Line Testing Symposium, IOLTS 2005","2005",, 1498139,"100","105",,25,10.1109/IOLTS.2005.63,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33745484581&doi=10.1109%2fIOLTS.2005.63&partnerID=40&md5=2f9e6998bc4d1992fba655124b5b55a8",Conference Paper,Scopus,2-s2.0-33745484581
"Chang, I.J., Kang, K., Mukhopadhyay, S., Kim, C.H., Roy, K.","Fast and accurate estimation of nano-scaled SRAM read failure probability using Critical Point Sampling",2005,"Proceedings of the Custom Integrated Circuits Conference","2005",, 1568700,"432","435",,14,10.1109/CICC.2005.1568700,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33847100084&doi=10.1109%2fCICC.2005.1568700&partnerID=40&md5=5019bb77ee229494145efcb6a96cabb3",Conference Paper,Scopus,2-s2.0-33847100084
"Kim, C.H., Roy, K., Hsu, S., Krishnamurthy, R.K., Borkar, S.","An on-die CMOS leakage current sensor for measuring process variation in sub-90nm generations",2005,"2005 International Conference on Integrated Circuit Design and Technology, ICICDT",,,,"221","222",,7,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-25844460067&partnerID=40&md5=0ea0c5e3ed8b44b8f135c76074199f0c",Conference Paper,Scopus,2-s2.0-25844460067
"Agarwal, A., Mukhopadhyay, S., Kim, C.H., Raychowdhury, A., Roy, K.","Leakage power analysis and reduction: Models, estimation and tools",2005,"IEE Proceedings: Computers and Digital Techniques","152","3",,"353","368",,47,10.1049/ip-cdt:20045084,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-22944460764&doi=10.1049%2fip-cdt%3a20045084&partnerID=40&md5=83ceb4314a32433245c2dba29b0d08f4",Conference Paper,Scopus,2-s2.0-22944460764
"Kim, C.H.-I., Kim, J.-J., Mukhopadhyay, S., Roy, K.","A forward body-biased low-leakage SRAM cache: Device, circuit and architecture considerations",2005,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","13","3",,"349","357",,59,10.1109/TVLSI.2004.842903,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-15844361963&doi=10.1109%2fTVLSI.2004.842903&partnerID=40&md5=b67650f507939c73f5685cf4616ce208",Article,Scopus,2-s2.0-15844361963
"Ananthan, H., Kim, C.H., Roy, K.","Larger-than-Vdd forward body bias in sub-0.5V nanoscale CMOS",2004,"Proceedings of the 2004 International Symposium on Lower Power Electronics and Design, ISLPED'04",,,,"8","13",,11,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-16244401645&partnerID=40&md5=661eb8bb66524da2120edbdd42d97f74",Conference Paper,Scopus,2-s2.0-16244401645
"Kim, C.H., Ananthan, H., Kim, J.-J., Roy, K.","Effectiveness of using supply voltage as back-gate bias in ground plane SOI MOSFET's",2004,"Proceedings - IEEE International SOI Conference",,, P5.2,"69","70",,3,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-16244389276&partnerID=40&md5=a0f616f0d0233eba88576f365bea9ff4",Conference Paper,Scopus,2-s2.0-16244389276
"Kim, C.H., Roy, K., Hsu, S., Krishnamurthy, R.K., Borkar, S.","An oil-die CMOS leakage current sensor for measuring process variation in sub-90nm generations",2004,"IEEE Symposium on VLSI Circuits, Digest of Technical Papers",,"CIRCUITS SYMP.",,"250","251",,27,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-4544298463&partnerID=40&md5=a32cb75c5aef4e5b11da3d3f6ef80d3d",Conference Paper,Scopus,2-s2.0-4544298463
"Agarwal, A., Kim, C.H., Mukhopadhyay, S., Roy, K.","Leakage in nano-scale technologies: Mechanisms, impact and design considerations",2004,"Proceedings - Design Automation Conference",,,,"6","11",,42,10.1109/DAC.2004.240177,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-4444277473&doi=10.1109%2fDAC.2004.240177&partnerID=40&md5=fd057edb4766a7f3c27f889e49fef345",Conference Paper,Scopus,2-s2.0-4444277473
"Ananthan, H., Kim, C.H., Roy, K.","Larger-than-Vdd Forward Body Bias in Sub-0.5V Nanoscale CMOS",2004,"Proceedings of the International Symposium on Low Power Electronics and Design","2004-January","January", 1349299,"8","13",,4,10.1109/LPE.2004.240695,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84932130886&doi=10.1109%2fLPE.2004.240695&partnerID=40&md5=52165bb87f7309ea4c813c84f50acaa5",Conference Paper,Scopus,2-s2.0-84932130886
"Kim, C.H., Kim, J.-J., Mukhopadhyay, S., Roy, K.","A Forward Body-Biased Low-Leakage SRAM Cache: Device and Architecture Considerations",2003,"Proceedings of the International Symposium on Low Power Electronics and Design",,,,"6","9",,39,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-1542329526&partnerID=40&md5=19b0e6ac4933a82149443ea0c5a55acb",Conference Paper,Scopus,2-s2.0-1542329526
"Kim, C.H.-I., Soeleman, H., Roy, K.","Ultra-low-power DLMS adaptive filter for hearing aid applications",2003,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","11","6",,"1058","1067",,92,10.1109/TVLSI.2003.819573,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0742286681&doi=10.1109%2fTVLSI.2003.819573&partnerID=40&md5=f634df5e6daca148de167da0440bd361",Article,Scopus,2-s2.0-0742286681
"Kim, C.H., Roy, K., Hsu, S., Alvandpour, A., Krishnamurthy, R.K., Borkar, S.","A Process Variation Compensating Technique for Sub-90nm Dynamic Circuits",2003,"IEEE Symposium on VLSI Circuits, Digest of Technical Papers",,,,"205","206",,33,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0141538193&partnerID=40&md5=9887dd5f0d2cc8160d1ad22204a9f6e1",Conference Paper,Scopus,2-s2.0-0141538193
"Mukhopadhyay, S., Neau, C., Cakici, R.T., Agarwal, A., Kim, C.H., Roy, K.","Gate Leakage Reduction for Scaled Devices Using Transistor Stacking",2003,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","11","4",,"716","730",,107,10.1109/TVLSI.2003.816145,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0141527465&doi=10.1109%2fTVLSI.2003.816145&partnerID=40&md5=2c6c39c666d3367fc003431ab0ff26d9",Article,Scopus,2-s2.0-0141527465
"Kim, C.H., Roy, K.","Dynamic Vt SRAM: A leakage tolerant cache memory for low voltage microprocessors",2002,"Proceedings of the International Symposium on Low Power Electronics and Design, Digest of Technical Papers",,,,"251","254",,40,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0036949567&partnerID=40&md5=e936a39de30e2de8d21a9b5e8455ef7b",Conference Paper,Scopus,2-s2.0-0036949567
"Kim, C.H., Roy, K.","Dynamic VTH scaling scheme for active leakage power reduction",2002,"Proceedings -Design, Automation and Test in Europe, DATE",,, 998265,"163","167",,82,10.1109/DATE.2002.998265,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84893738755&doi=10.1109%2fDATE.2002.998265&partnerID=40&md5=ed0d63177533d98e60f7c26e528f17a2",Conference Paper,Scopus,2-s2.0-84893738755
