TimeQuest Timing Analyzer report for vv
Thu Apr 02 09:38:27 2015
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'avconf:avc|mI2C_CTRL_CLK'
 12. Slow Model Setup: 'CLOCK_27'
 13. Slow Model Setup: 'avconf:avc|LUT_INDEX[1]'
 14. Slow Model Setup: 'CLOCK_50'
 15. Slow Model Setup: 'pll|altpll_component|pll|clk[0]'
 16. Slow Model Hold: 'avconf:avc|LUT_INDEX[1]'
 17. Slow Model Hold: 'CLOCK_50'
 18. Slow Model Hold: 'CLOCK_27'
 19. Slow Model Hold: 'avconf:avc|mI2C_CTRL_CLK'
 20. Slow Model Hold: 'pll|altpll_component|pll|clk[0]'
 21. Slow Model Recovery: 'CLOCK_50'
 22. Slow Model Removal: 'CLOCK_50'
 23. Slow Model Minimum Pulse Width: 'CLOCK_27'
 24. Slow Model Minimum Pulse Width: 'avconf:avc|mI2C_CTRL_CLK'
 25. Slow Model Minimum Pulse Width: 'avconf:avc|LUT_INDEX[1]'
 26. Slow Model Minimum Pulse Width: 'CLOCK_50'
 27. Slow Model Minimum Pulse Width: 'pll|altpll_component|pll|clk[0]'
 28. Setup Times
 29. Hold Times
 30. Clock to Output Times
 31. Minimum Clock to Output Times
 32. Fast Model Setup Summary
 33. Fast Model Hold Summary
 34. Fast Model Recovery Summary
 35. Fast Model Removal Summary
 36. Fast Model Minimum Pulse Width Summary
 37. Fast Model Setup: 'avconf:avc|mI2C_CTRL_CLK'
 38. Fast Model Setup: 'CLOCK_27'
 39. Fast Model Setup: 'avconf:avc|LUT_INDEX[1]'
 40. Fast Model Setup: 'CLOCK_50'
 41. Fast Model Setup: 'pll|altpll_component|pll|clk[0]'
 42. Fast Model Hold: 'avconf:avc|LUT_INDEX[1]'
 43. Fast Model Hold: 'CLOCK_50'
 44. Fast Model Hold: 'avconf:avc|mI2C_CTRL_CLK'
 45. Fast Model Hold: 'CLOCK_27'
 46. Fast Model Hold: 'pll|altpll_component|pll|clk[0]'
 47. Fast Model Recovery: 'CLOCK_50'
 48. Fast Model Removal: 'CLOCK_50'
 49. Fast Model Minimum Pulse Width: 'CLOCK_27'
 50. Fast Model Minimum Pulse Width: 'avconf:avc|mI2C_CTRL_CLK'
 51. Fast Model Minimum Pulse Width: 'avconf:avc|LUT_INDEX[1]'
 52. Fast Model Minimum Pulse Width: 'CLOCK_50'
 53. Fast Model Minimum Pulse Width: 'pll|altpll_component|pll|clk[0]'
 54. Setup Times
 55. Hold Times
 56. Clock to Output Times
 57. Minimum Clock to Output Times
 58. Multicorner Timing Analysis Summary
 59. Setup Times
 60. Hold Times
 61. Clock to Output Times
 62. Minimum Clock to Output Times
 63. Setup Transfers
 64. Hold Transfers
 65. Recovery Transfers
 66. Removal Transfers
 67. Report TCCS
 68. Report RSKM
 69. Unconstrained Paths
 70. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; vv                                                                ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C35F672C6                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                              ;
+---------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-----------------------------------+-------------------------------------+
; Clock Name                      ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                            ; Targets                             ;
+---------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-----------------------------------+-------------------------------------+
; avconf:avc|LUT_INDEX[1]         ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                   ; { avconf:avc|LUT_INDEX[1] }         ;
; avconf:avc|mI2C_CTRL_CLK        ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                   ; { avconf:avc|mI2C_CTRL_CLK }        ;
; CLOCK_27                        ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                   ; { CLOCK_27 }                        ;
; CLOCK_50                        ; Base      ; 20.000 ; 50.0 MHz   ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                   ; { CLOCK_50 }                        ;
; pll|altpll_component|pll|clk[0] ; Generated ; 40.000 ; 25.0 MHz   ; 0.000 ; 20.000 ; 50.00      ; 2         ; 1           ;       ;        ;           ;            ; false    ; CLOCK_50 ; pll|altpll_component|pll|inclk[0] ; { pll|altpll_component|pll|clk[0] } ;
+---------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-----------------------------------+-------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                                                 ;
+-------------+-----------------+---------------------------------+-------------------------------------------------------+
; Fmax        ; Restricted Fmax ; Clock Name                      ; Note                                                  ;
+-------------+-----------------+---------------------------------+-------------------------------------------------------+
; 108.72 MHz  ; 108.72 MHz      ; pll|altpll_component|pll|clk[0] ;                                                       ;
; 110.94 MHz  ; 110.94 MHz      ; CLOCK_50                        ;                                                       ;
; 169.58 MHz  ; 169.58 MHz      ; avconf:avc|mI2C_CTRL_CLK        ;                                                       ;
; 267.59 MHz  ; 210.08 MHz      ; CLOCK_27                        ; limit due to high minimum pulse width violation (tch) ;
; 1886.79 MHz ; 311.14 MHz      ; avconf:avc|LUT_INDEX[1]         ; limit due to hold check                               ;
+-------------+-----------------+---------------------------------+-------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------+
; Slow Model Setup Summary                                 ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; avconf:avc|mI2C_CTRL_CLK        ; -4.897 ; -151.395      ;
; CLOCK_27                        ; -2.737 ; -177.180      ;
; avconf:avc|LUT_INDEX[1]         ; -1.226 ; -17.125       ;
; CLOCK_50                        ; 0.084  ; 0.000         ;
; pll|altpll_component|pll|clk[0] ; 30.802 ; 0.000         ;
+---------------------------------+--------+---------------+


+----------------------------------------------------------+
; Slow Model Hold Summary                                  ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; avconf:avc|LUT_INDEX[1]         ; -1.607 ; -16.973       ;
; CLOCK_50                        ; 0.186  ; 0.000         ;
; CLOCK_27                        ; 0.391  ; 0.000         ;
; avconf:avc|mI2C_CTRL_CLK        ; 0.391  ; 0.000         ;
; pll|altpll_component|pll|clk[0] ; 0.391  ; 0.000         ;
+---------------------------------+--------+---------------+


+----------------------------------+
; Slow Model Recovery Summary      ;
+----------+-------+---------------+
; Clock    ; Slack ; End Point TNS ;
+----------+-------+---------------+
; CLOCK_50 ; 8.300 ; 0.000         ;
+----------+-------+---------------+


+-----------------------------------+
; Slow Model Removal Summary        ;
+----------+--------+---------------+
; Clock    ; Slack  ; End Point TNS ;
+----------+--------+---------------+
; CLOCK_50 ; 11.460 ; 0.000         ;
+----------+--------+---------------+


+----------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                   ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; CLOCK_27                        ; -1.880 ; -282.580      ;
; avconf:avc|mI2C_CTRL_CLK        ; -0.500 ; -57.000       ;
; avconf:avc|LUT_INDEX[1]         ; 0.500  ; 0.000         ;
; CLOCK_50                        ; 7.620  ; 0.000         ;
; pll|altpll_component|pll|clk[0] ; 17.873 ; 0.000         ;
+---------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'avconf:avc|mI2C_CTRL_CLK'                                                                                                                                                          ;
+--------+-----------------------------------------------+-----------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack  ; From Node                                     ; To Node                                       ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------+-----------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; -4.897 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SDO              ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.006     ; 5.813      ;
; -4.860 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1]    ; avconf:avc|I2C_Controller:u0|SDO              ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.006     ; 5.776      ;
; -4.816 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[0]    ; avconf:avc|I2C_Controller:u0|SDO              ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.006     ; 5.732      ;
; -4.632 ; avconf:avc|I2C_Controller:u0|SDO~_Duplicate_1 ; avconf:avc|I2C_Controller:u0|SDO              ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.005     ; 5.549      ;
; -4.628 ; avconf:avc|I2C_Controller:u0|SD[22]           ; avconf:avc|I2C_Controller:u0|SDO              ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.006     ; 5.544      ;
; -4.523 ; avconf:avc|I2C_Controller:u0|SD[6]            ; avconf:avc|I2C_Controller:u0|SDO              ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.005     ; 5.440      ;
; -4.519 ; avconf:avc|I2C_Controller:u0|SD[4]            ; avconf:avc|I2C_Controller:u0|SDO              ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.006     ; 5.435      ;
; -4.358 ; avconf:avc|I2C_Controller:u0|SD[13]           ; avconf:avc|I2C_Controller:u0|SDO              ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.005     ; 5.275      ;
; -4.353 ; avconf:avc|I2C_Controller:u0|SD[9]            ; avconf:avc|I2C_Controller:u0|SDO              ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.006     ; 5.269      ;
; -4.285 ; avconf:avc|I2C_Controller:u0|SD[7]            ; avconf:avc|I2C_Controller:u0|SDO              ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.006     ; 5.201      ;
; -4.121 ; avconf:avc|I2C_Controller:u0|SD[3]            ; avconf:avc|I2C_Controller:u0|SDO              ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.006     ; 5.037      ;
; -4.115 ; avconf:avc|I2C_Controller:u0|SD[11]           ; avconf:avc|I2C_Controller:u0|SDO              ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.006     ; 5.031      ;
; -4.071 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2]    ; avconf:avc|I2C_Controller:u0|SDO              ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.006     ; 4.987      ;
; -4.027 ; avconf:avc|mSetup_ST.0010                     ; avconf:avc|LUT_INDEX[0]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.004     ; 5.059      ;
; -4.010 ; avconf:avc|I2C_Controller:u0|SD[1]            ; avconf:avc|I2C_Controller:u0|SDO              ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.006     ; 4.926      ;
; -4.000 ; avconf:avc|I2C_Controller:u0|SD[14]           ; avconf:avc|I2C_Controller:u0|SDO              ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.006     ; 4.916      ;
; -3.978 ; avconf:avc|mSetup_ST.0010                     ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.003     ; 5.011      ;
; -3.960 ; avconf:avc|I2C_Controller:u0|SD[8]            ; avconf:avc|I2C_Controller:u0|SDO              ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.006     ; 4.876      ;
; -3.951 ; avconf:avc|I2C_Controller:u0|SD[15]           ; avconf:avc|I2C_Controller:u0|SDO              ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.005     ; 4.868      ;
; -3.880 ; avconf:avc|I2C_Controller:u0|SD[0]            ; avconf:avc|I2C_Controller:u0|SDO              ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.006     ; 4.796      ;
; -3.862 ; avconf:avc|mSetup_ST.0010                     ; avconf:avc|LUT_INDEX[4]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -2.363     ; 2.535      ;
; -3.862 ; avconf:avc|mSetup_ST.0010                     ; avconf:avc|LUT_INDEX[5]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -2.363     ; 2.535      ;
; -3.862 ; avconf:avc|mSetup_ST.0010                     ; avconf:avc|LUT_INDEX[3]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -2.363     ; 2.535      ;
; -3.862 ; avconf:avc|mSetup_ST.0010                     ; avconf:avc|LUT_INDEX[2]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -2.363     ; 2.535      ;
; -3.721 ; avconf:avc|I2C_Controller:u0|SD[10]           ; avconf:avc|I2C_Controller:u0|SDO              ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.006     ; 4.637      ;
; -3.703 ; avconf:avc|LUT_INDEX[0]                       ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.001      ; 4.740      ;
; -3.678 ; avconf:avc|I2C_Controller:u0|SD[5]            ; avconf:avc|I2C_Controller:u0|SDO              ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.005     ; 4.595      ;
; -3.608 ; avconf:avc|I2C_Controller:u0|SD[12]           ; avconf:avc|I2C_Controller:u0|SDO              ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.006     ; 4.524      ;
; -3.567 ; avconf:avc|I2C_Controller:u0|SD[2]            ; avconf:avc|I2C_Controller:u0|SDO              ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.006     ; 4.483      ;
; -3.453 ; avconf:avc|LUT_INDEX[0]                       ; avconf:avc|LUT_INDEX[5]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -2.359     ; 2.130      ;
; -3.402 ; avconf:avc|mSetup_ST.0000                     ; avconf:avc|mI2C_DATA[8]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.003     ; 4.435      ;
; -3.402 ; avconf:avc|mSetup_ST.0000                     ; avconf:avc|mI2C_DATA[14]                      ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.003     ; 4.435      ;
; -3.391 ; avconf:avc|mSetup_ST.0000                     ; avconf:avc|mI2C_DATA[5]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.003     ; 4.424      ;
; -3.391 ; avconf:avc|mSetup_ST.0000                     ; avconf:avc|mI2C_DATA[15]                      ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.003     ; 4.424      ;
; -3.382 ; avconf:avc|LUT_INDEX[0]                       ; avconf:avc|LUT_INDEX[4]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -2.359     ; 2.059      ;
; -3.370 ; avconf:avc|mSetup_ST.0000                     ; avconf:avc|mI2C_DATA[0]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.007     ; 4.399      ;
; -3.370 ; avconf:avc|mSetup_ST.0000                     ; avconf:avc|mI2C_DATA[9]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.007     ; 4.399      ;
; -3.364 ; avconf:avc|mSetup_ST.0000                     ; avconf:avc|mI2C_DATA[1]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.008     ; 4.392      ;
; -3.324 ; avconf:avc|mSetup_ST.0000                     ; avconf:avc|mI2C_DATA[11]                      ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.004     ; 4.356      ;
; -3.324 ; avconf:avc|mSetup_ST.0000                     ; avconf:avc|mI2C_DATA[6]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.004     ; 4.356      ;
; -3.311 ; avconf:avc|LUT_INDEX[0]                       ; avconf:avc|LUT_INDEX[3]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -2.359     ; 1.988      ;
; -3.311 ; avconf:avc|mSetup_ST.0000                     ; avconf:avc|mI2C_DATA[3]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.003     ; 4.344      ;
; -3.311 ; avconf:avc|mSetup_ST.0000                     ; avconf:avc|mI2C_DATA[2]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.003     ; 4.344      ;
; -3.311 ; avconf:avc|mSetup_ST.0000                     ; avconf:avc|mI2C_DATA[13]                      ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.003     ; 4.344      ;
; -3.310 ; avconf:avc|mSetup_ST.0000                     ; avconf:avc|mI2C_DATA[4]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.004     ; 4.342      ;
; -3.310 ; avconf:avc|mSetup_ST.0000                     ; avconf:avc|mI2C_DATA[7]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.004     ; 4.342      ;
; -3.302 ; avconf:avc|mSetup_ST.0000                     ; avconf:avc|mI2C_DATA[10]                      ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.003     ; 4.335      ;
; -3.302 ; avconf:avc|mSetup_ST.0000                     ; avconf:avc|mI2C_DATA[12]                      ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.003     ; 4.335      ;
; -3.296 ; avconf:avc|mSetup_ST.0000                     ; avconf:avc|mI2C_DATA[22]                      ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 4.332      ;
; -3.240 ; avconf:avc|LUT_INDEX[0]                       ; avconf:avc|LUT_INDEX[2]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -2.359     ; 1.917      ;
; -3.225 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4]    ; avconf:avc|I2C_Controller:u0|SDO              ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.006     ; 4.141      ;
; -3.209 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[5]    ; avconf:avc|I2C_Controller:u0|SDO              ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.006     ; 4.125      ;
; -2.954 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SDO~_Duplicate_1 ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.001     ; 3.989      ;
; -2.917 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1]    ; avconf:avc|I2C_Controller:u0|SDO~_Duplicate_1 ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.001     ; 3.952      ;
; -2.873 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[0]    ; avconf:avc|I2C_Controller:u0|SDO~_Duplicate_1 ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.001     ; 3.908      ;
; -2.837 ; avconf:avc|LUT_INDEX[3]                       ; avconf:avc|LUT_INDEX[0]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 2.359      ; 6.232      ;
; -2.833 ; avconf:avc|LUT_INDEX[3]                       ; avconf:avc|mI2C_DATA[8]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 2.360      ; 6.229      ;
; -2.833 ; avconf:avc|LUT_INDEX[3]                       ; avconf:avc|mI2C_DATA[14]                      ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 2.360      ; 6.229      ;
; -2.822 ; avconf:avc|LUT_INDEX[3]                       ; avconf:avc|mI2C_DATA[5]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 2.360      ; 6.218      ;
; -2.822 ; avconf:avc|LUT_INDEX[3]                       ; avconf:avc|mI2C_DATA[15]                      ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 2.360      ; 6.218      ;
; -2.801 ; avconf:avc|LUT_INDEX[3]                       ; avconf:avc|mI2C_DATA[0]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 2.356      ; 6.193      ;
; -2.801 ; avconf:avc|LUT_INDEX[3]                       ; avconf:avc|mI2C_DATA[9]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 2.356      ; 6.193      ;
; -2.795 ; avconf:avc|LUT_INDEX[3]                       ; avconf:avc|mI2C_DATA[1]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 2.355      ; 6.186      ;
; -2.788 ; avconf:avc|LUT_INDEX[3]                       ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 2.360      ; 6.184      ;
; -2.755 ; avconf:avc|LUT_INDEX[3]                       ; avconf:avc|mI2C_DATA[11]                      ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 2.359      ; 6.150      ;
; -2.755 ; avconf:avc|LUT_INDEX[3]                       ; avconf:avc|mI2C_DATA[6]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 2.359      ; 6.150      ;
; -2.742 ; avconf:avc|LUT_INDEX[3]                       ; avconf:avc|mI2C_DATA[3]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 2.360      ; 6.138      ;
; -2.742 ; avconf:avc|LUT_INDEX[3]                       ; avconf:avc|mI2C_DATA[2]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 2.360      ; 6.138      ;
; -2.742 ; avconf:avc|LUT_INDEX[3]                       ; avconf:avc|mI2C_DATA[13]                      ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 2.360      ; 6.138      ;
; -2.741 ; avconf:avc|LUT_INDEX[3]                       ; avconf:avc|mI2C_DATA[4]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 2.359      ; 6.136      ;
; -2.741 ; avconf:avc|LUT_INDEX[3]                       ; avconf:avc|mI2C_DATA[7]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 2.359      ; 6.136      ;
; -2.733 ; avconf:avc|LUT_INDEX[3]                       ; avconf:avc|mI2C_DATA[10]                      ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 2.360      ; 6.129      ;
; -2.733 ; avconf:avc|LUT_INDEX[3]                       ; avconf:avc|mI2C_DATA[12]                      ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 2.360      ; 6.129      ;
; -2.727 ; avconf:avc|LUT_INDEX[3]                       ; avconf:avc|mI2C_DATA[22]                      ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 2.363      ; 6.126      ;
; -2.689 ; avconf:avc|I2C_Controller:u0|SDO~_Duplicate_1 ; avconf:avc|I2C_Controller:u0|SDO~_Duplicate_1 ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 3.725      ;
; -2.685 ; avconf:avc|I2C_Controller:u0|SD[22]           ; avconf:avc|I2C_Controller:u0|SDO~_Duplicate_1 ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.001     ; 3.720      ;
; -2.672 ; avconf:avc|LUT_INDEX[3]                       ; avconf:avc|LUT_INDEX[4]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 3.708      ;
; -2.672 ; avconf:avc|LUT_INDEX[3]                       ; avconf:avc|LUT_INDEX[5]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 3.708      ;
; -2.672 ; avconf:avc|LUT_INDEX[3]                       ; avconf:avc|LUT_INDEX[3]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 3.708      ;
; -2.672 ; avconf:avc|LUT_INDEX[3]                       ; avconf:avc|LUT_INDEX[2]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 3.708      ;
; -2.635 ; avconf:avc|LUT_INDEX[3]                       ; avconf:avc|mSetup_ST.0001                     ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 2.363      ; 6.034      ;
; -2.635 ; avconf:avc|LUT_INDEX[3]                       ; avconf:avc|mSetup_ST.0000                     ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 2.363      ; 6.034      ;
; -2.635 ; avconf:avc|LUT_INDEX[3]                       ; avconf:avc|mSetup_ST.0010                     ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 2.363      ; 6.034      ;
; -2.635 ; avconf:avc|LUT_INDEX[3]                       ; avconf:avc|mI2C_GO                            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 2.363      ; 6.034      ;
; -2.580 ; avconf:avc|I2C_Controller:u0|SD[6]            ; avconf:avc|I2C_Controller:u0|SDO~_Duplicate_1 ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 3.616      ;
; -2.576 ; avconf:avc|I2C_Controller:u0|SD[4]            ; avconf:avc|I2C_Controller:u0|SDO~_Duplicate_1 ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.001     ; 3.611      ;
; -2.415 ; avconf:avc|I2C_Controller:u0|SD[13]           ; avconf:avc|I2C_Controller:u0|SDO~_Duplicate_1 ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 3.451      ;
; -2.410 ; avconf:avc|I2C_Controller:u0|SD[9]            ; avconf:avc|I2C_Controller:u0|SDO~_Duplicate_1 ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.001     ; 3.445      ;
; -2.381 ; avconf:avc|LUT_INDEX[2]                       ; avconf:avc|LUT_INDEX[0]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 2.359      ; 5.776      ;
; -2.377 ; avconf:avc|LUT_INDEX[2]                       ; avconf:avc|mI2C_DATA[8]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 2.360      ; 5.773      ;
; -2.377 ; avconf:avc|LUT_INDEX[2]                       ; avconf:avc|mI2C_DATA[14]                      ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 2.360      ; 5.773      ;
; -2.366 ; avconf:avc|LUT_INDEX[2]                       ; avconf:avc|mI2C_DATA[5]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 2.360      ; 5.762      ;
; -2.366 ; avconf:avc|LUT_INDEX[2]                       ; avconf:avc|mI2C_DATA[15]                      ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 2.360      ; 5.762      ;
; -2.357 ; avconf:avc|LUT_INDEX[4]                       ; avconf:avc|LUT_INDEX[0]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 2.359      ; 5.752      ;
; -2.345 ; avconf:avc|LUT_INDEX[2]                       ; avconf:avc|mI2C_DATA[0]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 2.356      ; 5.737      ;
; -2.345 ; avconf:avc|LUT_INDEX[2]                       ; avconf:avc|mI2C_DATA[9]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 2.356      ; 5.737      ;
; -2.342 ; avconf:avc|I2C_Controller:u0|SD[7]            ; avconf:avc|I2C_Controller:u0|SDO~_Duplicate_1 ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.001     ; 3.377      ;
; -2.339 ; avconf:avc|LUT_INDEX[2]                       ; avconf:avc|mI2C_DATA[1]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 2.355      ; 5.730      ;
; -2.332 ; avconf:avc|LUT_INDEX[2]                       ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 2.360      ; 5.728      ;
; -2.308 ; avconf:avc|LUT_INDEX[4]                       ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 2.360      ; 5.704      ;
+--------+-----------------------------------------------+-----------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLOCK_27'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                  ; To Node                                                                                                                                                                                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.737 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[5]                    ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_datain_reg17 ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.067      ; 3.769      ;
; -2.737 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[5]                    ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_datain_reg16 ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.067      ; 3.769      ;
; -2.737 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[5]                    ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_datain_reg15 ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.067      ; 3.769      ;
; -2.737 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[5]                    ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_datain_reg14 ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.067      ; 3.769      ;
; -2.737 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[5]                    ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_datain_reg13 ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.067      ; 3.769      ;
; -2.737 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[5]                    ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_datain_reg12 ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.067      ; 3.769      ;
; -2.737 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[5]                    ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_datain_reg11 ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.067      ; 3.769      ;
; -2.737 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[5]                    ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_datain_reg10 ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.067      ; 3.769      ;
; -2.737 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[5]                    ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_datain_reg9  ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.067      ; 3.769      ;
; -2.737 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[5]                    ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_datain_reg8  ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.067      ; 3.769      ;
; -2.737 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[5]                    ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_datain_reg7  ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.067      ; 3.769      ;
; -2.737 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[5]                    ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_datain_reg6  ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.067      ; 3.769      ;
; -2.737 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[5]                    ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_datain_reg5  ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.067      ; 3.769      ;
; -2.737 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[5]                    ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_datain_reg4  ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.067      ; 3.769      ;
; -2.737 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[5]                    ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_datain_reg3  ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.067      ; 3.769      ;
; -2.737 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[5]                    ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_datain_reg2  ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.067      ; 3.769      ;
; -2.737 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[5]                    ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_datain_reg1  ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.067      ; 3.769      ;
; -2.737 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[5]                    ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_address_reg7 ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.083      ; 3.785      ;
; -2.737 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[5]                    ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_address_reg6 ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.083      ; 3.785      ;
; -2.737 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[5]                    ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_address_reg5 ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.083      ; 3.785      ;
; -2.737 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[5]                    ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_address_reg4 ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.083      ; 3.785      ;
; -2.737 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[5]                    ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_address_reg3 ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.083      ; 3.785      ;
; -2.737 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[5]                    ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_address_reg2 ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.083      ; 3.785      ;
; -2.737 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[5]                    ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_address_reg1 ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.083      ; 3.785      ;
; -2.737 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[5]                    ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_address_reg0 ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.083      ; 3.785      ;
; -2.737 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[5]                    ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_datain_reg0  ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.067      ; 3.769      ;
; -2.737 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[5]                    ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_we_reg       ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.083      ; 3.785      ;
; -2.697 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[2]                    ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_datain_reg17 ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.067      ; 3.729      ;
; -2.697 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[2]                    ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_datain_reg16 ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.067      ; 3.729      ;
; -2.697 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[2]                    ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_datain_reg15 ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.067      ; 3.729      ;
; -2.697 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[2]                    ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_datain_reg14 ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.067      ; 3.729      ;
; -2.697 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[2]                    ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_datain_reg13 ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.067      ; 3.729      ;
; -2.697 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[2]                    ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_datain_reg12 ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.067      ; 3.729      ;
; -2.697 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[2]                    ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_datain_reg11 ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.067      ; 3.729      ;
; -2.697 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[2]                    ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_datain_reg10 ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.067      ; 3.729      ;
; -2.697 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[2]                    ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_datain_reg9  ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.067      ; 3.729      ;
; -2.697 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[2]                    ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_datain_reg8  ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.067      ; 3.729      ;
; -2.697 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[2]                    ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_datain_reg7  ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.067      ; 3.729      ;
; -2.697 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[2]                    ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_datain_reg6  ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.067      ; 3.729      ;
; -2.697 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[2]                    ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_datain_reg5  ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.067      ; 3.729      ;
; -2.697 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[2]                    ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_datain_reg4  ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.067      ; 3.729      ;
; -2.697 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[2]                    ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_datain_reg3  ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.067      ; 3.729      ;
; -2.697 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[2]                    ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_datain_reg2  ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.067      ; 3.729      ;
; -2.697 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[2]                    ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_datain_reg1  ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.067      ; 3.729      ;
; -2.697 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[2]                    ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_address_reg7 ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.083      ; 3.745      ;
; -2.697 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[2]                    ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_address_reg6 ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.083      ; 3.745      ;
; -2.697 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[2]                    ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_address_reg5 ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.083      ; 3.745      ;
; -2.697 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[2]                    ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_address_reg4 ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.083      ; 3.745      ;
; -2.697 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[2]                    ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_address_reg3 ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.083      ; 3.745      ;
; -2.697 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[2]                    ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_address_reg2 ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.083      ; 3.745      ;
; -2.697 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[2]                    ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_address_reg1 ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.083      ; 3.745      ;
; -2.697 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[2]                    ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_address_reg0 ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.083      ; 3.745      ;
; -2.697 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[2]                    ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_datain_reg0  ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.067      ; 3.729      ;
; -2.697 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[2]                    ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_we_reg       ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.083      ; 3.745      ;
; -2.527 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[4]                    ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_datain_reg17 ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.067      ; 3.559      ;
; -2.527 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[4]                    ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_datain_reg16 ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.067      ; 3.559      ;
; -2.527 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[4]                    ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_datain_reg15 ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.067      ; 3.559      ;
; -2.527 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[4]                    ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_datain_reg14 ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.067      ; 3.559      ;
; -2.527 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[4]                    ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_datain_reg13 ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.067      ; 3.559      ;
; -2.527 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[4]                    ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_datain_reg12 ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.067      ; 3.559      ;
; -2.527 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[4]                    ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_datain_reg11 ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.067      ; 3.559      ;
; -2.527 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[4]                    ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_datain_reg10 ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.067      ; 3.559      ;
; -2.527 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[4]                    ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_datain_reg9  ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.067      ; 3.559      ;
; -2.527 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[4]                    ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_datain_reg8  ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.067      ; 3.559      ;
; -2.527 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[4]                    ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_datain_reg7  ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.067      ; 3.559      ;
; -2.527 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[4]                    ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_datain_reg6  ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.067      ; 3.559      ;
; -2.527 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[4]                    ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_datain_reg5  ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.067      ; 3.559      ;
; -2.527 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[4]                    ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_datain_reg4  ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.067      ; 3.559      ;
; -2.527 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[4]                    ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_datain_reg3  ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.067      ; 3.559      ;
; -2.527 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[4]                    ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_datain_reg2  ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.067      ; 3.559      ;
; -2.527 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[4]                    ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_datain_reg1  ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.067      ; 3.559      ;
; -2.527 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[4]                    ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_address_reg7 ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.083      ; 3.575      ;
; -2.527 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[4]                    ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_address_reg6 ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.083      ; 3.575      ;
; -2.527 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[4]                    ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_address_reg5 ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.083      ; 3.575      ;
; -2.527 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[4]                    ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_address_reg4 ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.083      ; 3.575      ;
; -2.527 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[4]                    ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_address_reg3 ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.083      ; 3.575      ;
; -2.527 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[4]                    ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_address_reg2 ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.083      ; 3.575      ;
; -2.527 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[4]                    ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_address_reg1 ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.083      ; 3.575      ;
; -2.527 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[4]                    ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_address_reg0 ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.083      ; 3.575      ;
; -2.527 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[4]                    ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_datain_reg0  ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.067      ; 3.559      ;
; -2.527 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[4]                    ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_we_reg       ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.083      ; 3.575      ;
; -2.477 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|alt_synch_pipe_9u7:ws_dgrp|dffpipe_3v8:dffpipe21|dffe23a[7] ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_datain_reg17 ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.067      ; 3.509      ;
; -2.477 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|alt_synch_pipe_9u7:ws_dgrp|dffpipe_3v8:dffpipe21|dffe23a[7] ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_datain_reg16 ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.067      ; 3.509      ;
; -2.477 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|alt_synch_pipe_9u7:ws_dgrp|dffpipe_3v8:dffpipe21|dffe23a[7] ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_datain_reg15 ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.067      ; 3.509      ;
; -2.477 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|alt_synch_pipe_9u7:ws_dgrp|dffpipe_3v8:dffpipe21|dffe23a[7] ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_datain_reg14 ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.067      ; 3.509      ;
; -2.477 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|alt_synch_pipe_9u7:ws_dgrp|dffpipe_3v8:dffpipe21|dffe23a[7] ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_datain_reg13 ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.067      ; 3.509      ;
; -2.477 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|alt_synch_pipe_9u7:ws_dgrp|dffpipe_3v8:dffpipe21|dffe23a[7] ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_datain_reg12 ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.067      ; 3.509      ;
; -2.477 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|alt_synch_pipe_9u7:ws_dgrp|dffpipe_3v8:dffpipe21|dffe23a[7] ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_datain_reg11 ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.067      ; 3.509      ;
; -2.477 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|alt_synch_pipe_9u7:ws_dgrp|dffpipe_3v8:dffpipe21|dffe23a[7] ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_datain_reg10 ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.067      ; 3.509      ;
; -2.477 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|alt_synch_pipe_9u7:ws_dgrp|dffpipe_3v8:dffpipe21|dffe23a[7] ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_datain_reg9  ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.067      ; 3.509      ;
; -2.477 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|alt_synch_pipe_9u7:ws_dgrp|dffpipe_3v8:dffpipe21|dffe23a[7] ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_datain_reg8  ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.067      ; 3.509      ;
; -2.477 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|alt_synch_pipe_9u7:ws_dgrp|dffpipe_3v8:dffpipe21|dffe23a[7] ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_datain_reg7  ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.067      ; 3.509      ;
; -2.477 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|alt_synch_pipe_9u7:ws_dgrp|dffpipe_3v8:dffpipe21|dffe23a[7] ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_datain_reg6  ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.067      ; 3.509      ;
; -2.477 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|alt_synch_pipe_9u7:ws_dgrp|dffpipe_3v8:dffpipe21|dffe23a[7] ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_datain_reg5  ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.067      ; 3.509      ;
; -2.477 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|alt_synch_pipe_9u7:ws_dgrp|dffpipe_3v8:dffpipe21|dffe23a[7] ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_datain_reg4  ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.067      ; 3.509      ;
; -2.477 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|alt_synch_pipe_9u7:ws_dgrp|dffpipe_3v8:dffpipe21|dffe23a[7] ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_datain_reg3  ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.067      ; 3.509      ;
; -2.477 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|alt_synch_pipe_9u7:ws_dgrp|dffpipe_3v8:dffpipe21|dffe23a[7] ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_datain_reg2  ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.067      ; 3.509      ;
; -2.477 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|alt_synch_pipe_9u7:ws_dgrp|dffpipe_3v8:dffpipe21|dffe23a[7] ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_datain_reg1  ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.067      ; 3.509      ;
; -2.477 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|alt_synch_pipe_9u7:ws_dgrp|dffpipe_3v8:dffpipe21|dffe23a[7] ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_address_reg7 ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.083      ; 3.525      ;
; -2.477 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|alt_synch_pipe_9u7:ws_dgrp|dffpipe_3v8:dffpipe21|dffe23a[7] ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_address_reg6 ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.083      ; 3.525      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'avconf:avc|LUT_INDEX[1]'                                                                                                              ;
+--------+-------------------------+-------------------------+--------------------------+-------------------------+--------------+------------+------------+
; Slack  ; From Node               ; To Node                 ; Launch Clock             ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------+-------------------------+--------------------------+-------------------------+--------------+------------+------------+
; -1.226 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[11] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 3.800      ; 5.215      ;
; -1.202 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 3.796      ; 5.176      ;
; -1.201 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[10] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 3.784      ; 5.168      ;
; -1.198 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 3.909      ; 5.142      ;
; -1.173 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 3.919      ; 5.121      ;
; -1.148 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[11] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 3.800      ; 5.137      ;
; -1.133 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 3.892      ; 5.080      ;
; -1.109 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 3.951      ; 5.118      ;
; -1.099 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[10] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 3.784      ; 5.066      ;
; -1.096 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 3.911      ; 5.070      ;
; -1.091 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 3.951      ; 5.104      ;
; -1.090 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 3.909      ; 5.034      ;
; -1.089 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[11] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 3.800      ; 5.078      ;
; -1.086 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 3.951      ; 5.095      ;
; -1.068 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 3.796      ; 5.042      ;
; -1.061 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[10] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.425      ; 2.669      ;
; -1.034 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 3.919      ; 4.982      ;
; -1.023 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 3.796      ; 4.997      ;
; -1.017 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[11] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.441      ; 2.647      ;
; -1.010 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 3.911      ; 4.984      ;
; -0.997 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 3.905      ; 4.928      ;
; -0.995 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[12] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 3.783      ; 4.934      ;
; -0.984 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 3.911      ; 4.958      ;
; -0.976 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 3.905      ; 4.907      ;
; -0.974 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.592      ; 2.624      ;
; -0.972 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[13] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.440      ; 2.561      ;
; -0.970 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 3.905      ; 4.901      ;
; -0.969 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[15] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 3.777      ; 4.925      ;
; -0.960 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 3.892      ; 4.907      ;
; -0.959 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 3.909      ; 4.903      ;
; -0.957 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[13] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 3.799      ; 4.905      ;
; -0.956 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.560      ; 2.545      ;
; -0.951 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[11] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 3.800      ; 4.940      ;
; -0.951 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[13] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 3.799      ; 4.899      ;
; -0.950 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 3.951      ; 4.963      ;
; -0.949 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[10] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 3.784      ; 4.916      ;
; -0.947 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 3.909      ; 4.891      ;
; -0.945 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.546      ; 2.517      ;
; -0.944 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.437      ; 2.559      ;
; -0.943 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[12] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 3.783      ; 4.882      ;
; -0.942 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 3.919      ; 4.890      ;
; -0.934 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[12] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 3.783      ; 4.873      ;
; -0.933 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[14] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 3.921      ; 4.889      ;
; -0.932 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[12] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.424      ; 2.512      ;
; -0.922 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 3.911      ; 4.896      ;
; -0.921 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 3.801      ; 4.911      ;
; -0.909 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.438      ; 2.536      ;
; -0.906 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 3.796      ; 4.880      ;
; -0.897 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 3.951      ; 4.906      ;
; -0.894 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.592      ; 2.548      ;
; -0.890 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[10] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 3.784      ; 4.857      ;
; -0.888 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.550      ; 2.473      ;
; -0.888 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[15] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.418      ; 2.485      ;
; -0.886 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 3.905      ; 4.817      ;
; -0.879 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[14] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.562      ; 2.476      ;
; -0.872 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.552      ; 2.487      ;
; -0.868 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 3.801      ; 4.858      ;
; -0.862 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 3.951      ; 4.871      ;
; -0.856 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 3.919      ; 4.804      ;
; -0.850 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 3.797      ; 4.836      ;
; -0.848 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[14] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 3.921      ; 4.804      ;
; -0.842 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[14] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 3.921      ; 4.798      ;
; -0.831 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[15] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 3.777      ; 4.787      ;
; -0.825 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[13] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 3.799      ; 4.773      ;
; -0.820 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 3.892      ; 4.767      ;
; -0.820 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[15] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 3.777      ; 4.776      ;
; -0.807 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 3.797      ; 4.793      ;
; -0.801 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[12] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 3.783      ; 4.740      ;
; -0.795 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 3.801      ; 4.785      ;
; -0.789 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.533      ; 2.377      ;
; -0.786 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 3.892      ; 4.733      ;
; -0.782 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[14] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 3.921      ; 4.738      ;
; -0.772 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 3.951      ; 4.785      ;
; -0.769 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[13] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 3.799      ; 4.717      ;
; -0.761 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 3.797      ; 4.747      ;
; -0.761 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 3.797      ; 4.747      ;
; -0.756 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[15] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 3.777      ; 4.712      ;
; -0.741 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 3.951      ; 4.754      ;
; -0.739 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 3.801      ; 4.729      ;
; -0.723 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.442      ; 2.354      ;
; 0.235  ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[11] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 4.823      ; 4.527      ;
; 0.294  ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 4.819      ; 4.453      ;
; 0.302  ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[10] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 4.807      ; 4.438      ;
; 0.374  ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 4.820      ; 4.385      ;
; 0.379  ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 4.928      ; 4.325      ;
; 0.422  ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[12] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 4.806      ; 4.290      ;
; 0.468  ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 4.974      ; 4.314      ;
; 0.474  ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[13] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 4.822      ; 4.247      ;
; 0.486  ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[14] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 4.944      ; 4.243      ;
; 0.487  ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 4.942      ; 4.234      ;
; 0.543  ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 4.824      ; 4.220      ;
; 0.554  ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[15] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 4.800      ; 4.175      ;
; 0.555  ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 4.932      ; 4.162      ;
; 0.587  ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 4.934      ; 4.160      ;
; 0.614  ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 4.974      ; 4.172      ;
; 0.645  ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 4.915      ; 4.075      ;
; 0.735  ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[11] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 4.823      ; 4.527      ;
; 0.794  ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 4.819      ; 4.453      ;
; 0.802  ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[10] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 4.807      ; 4.438      ;
; 0.874  ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 4.820      ; 4.385      ;
+--------+-------------------------+-------------------------+--------------------------+-------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                     ;
+--------+---------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                       ; To Node                                                                                                                             ; Launch Clock             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-------------+--------------+------------+------------+
; 0.084  ; avconf:avc|mI2C_CTRL_CLK                                                        ; avconf:avc|mI2C_CTRL_CLK                                                                                                            ; avconf:avc|mI2C_CTRL_CLK ; CLOCK_50    ; 0.500        ; 2.691      ; 3.393      ;
; 0.584  ; avconf:avc|mI2C_CTRL_CLK                                                        ; avconf:avc|mI2C_CTRL_CLK                                                                                                            ; avconf:avc|mI2C_CTRL_CLK ; CLOCK_50    ; 1.000        ; 2.691      ; 3.393      ;
; 10.986 ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|y_address[1] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a10~portb_we_reg        ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.077      ; 9.056      ;
; 11.001 ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|y_address[1] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a9~portb_we_reg         ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.076      ; 9.040      ;
; 11.168 ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|y_address[0] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a10~portb_we_reg        ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.077      ; 8.874      ;
; 11.174 ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|y_address[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a10~portb_we_reg        ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.077      ; 8.868      ;
; 11.183 ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|y_address[0] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a9~portb_we_reg         ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.076      ; 8.858      ;
; 11.189 ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|y_address[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a9~portb_we_reg         ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.076      ; 8.852      ;
; 11.207 ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|y_address[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a10~portb_we_reg        ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.077      ; 8.835      ;
; 11.210 ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|y_address[1] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a3~portb_we_reg         ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.054      ; 8.809      ;
; 11.222 ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|y_address[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a9~portb_we_reg         ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.076      ; 8.819      ;
; 11.245 ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|y_address[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a10~portb_we_reg        ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.077      ; 8.797      ;
; 11.260 ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|y_address[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a9~portb_we_reg         ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.076      ; 8.781      ;
; 11.264 ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|y_address[1] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a11~portb_we_reg        ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.074      ; 8.775      ;
; 11.341 ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|y_address[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a10~portb_we_reg        ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.077      ; 8.701      ;
; 11.356 ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|y_address[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a9~portb_we_reg         ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.076      ; 8.685      ;
; 11.377 ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|y_address[1] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a17~portb_address_reg11 ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.074      ; 8.662      ;
; 11.377 ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|y_address[1] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a17~portb_address_reg10 ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.074      ; 8.662      ;
; 11.377 ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|y_address[1] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a17~portb_address_reg9  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.074      ; 8.662      ;
; 11.377 ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|y_address[1] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a17~portb_address_reg8  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.074      ; 8.662      ;
; 11.377 ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|y_address[1] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a17~portb_address_reg7  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.074      ; 8.662      ;
; 11.377 ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|y_address[1] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a17~portb_address_reg6  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.074      ; 8.662      ;
; 11.377 ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|y_address[1] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a17~portb_address_reg5  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.074      ; 8.662      ;
; 11.377 ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|y_address[1] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a17~portb_address_reg4  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.074      ; 8.662      ;
; 11.377 ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|y_address[1] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a17~portb_address_reg3  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.074      ; 8.662      ;
; 11.377 ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|y_address[1] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a17~portb_address_reg2  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.074      ; 8.662      ;
; 11.377 ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|y_address[1] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a17~portb_address_reg1  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.074      ; 8.662      ;
; 11.377 ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|y_address[1] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a17~portb_address_reg0  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.074      ; 8.662      ;
; 11.377 ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|y_address[1] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a17~portb_datain_reg0   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.058      ; 8.646      ;
; 11.377 ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|y_address[1] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a17~portb_we_reg        ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.074      ; 8.662      ;
; 11.392 ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|y_address[0] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a3~portb_we_reg         ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.054      ; 8.627      ;
; 11.398 ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|y_address[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a3~portb_we_reg         ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.054      ; 8.621      ;
; 11.431 ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|y_address[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a3~portb_we_reg         ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.054      ; 8.588      ;
; 11.446 ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|y_address[0] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a11~portb_we_reg        ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.074      ; 8.593      ;
; 11.452 ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|y_address[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a11~portb_we_reg        ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.074      ; 8.587      ;
; 11.459 ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|y_address[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a10~portb_we_reg        ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.077      ; 8.583      ;
; 11.469 ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|y_address[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a3~portb_we_reg         ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.054      ; 8.550      ;
; 11.474 ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|y_address[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a9~portb_we_reg         ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.076      ; 8.567      ;
; 11.479 ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|y_address[1] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a33~portb_we_reg        ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.061      ; 8.547      ;
; 11.482 ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|y_address[1] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a5~portb_we_reg         ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.047      ; 8.530      ;
; 11.485 ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|y_address[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a11~portb_we_reg        ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.074      ; 8.554      ;
; 11.521 ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|y_address[7] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a10~portb_we_reg        ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.077      ; 8.521      ;
; 11.523 ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|y_address[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a11~portb_we_reg        ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.074      ; 8.516      ;
; 11.532 ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|y_address[1] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a34~portb_we_reg        ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.070      ; 8.503      ;
; 11.536 ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|y_address[7] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a9~portb_we_reg         ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.076      ; 8.505      ;
; 11.559 ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|y_address[0] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a17~portb_address_reg11 ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.074      ; 8.480      ;
; 11.559 ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|y_address[0] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a17~portb_address_reg10 ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.074      ; 8.480      ;
; 11.559 ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|y_address[0] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a17~portb_address_reg9  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.074      ; 8.480      ;
; 11.559 ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|y_address[0] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a17~portb_address_reg8  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.074      ; 8.480      ;
; 11.559 ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|y_address[0] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a17~portb_address_reg7  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.074      ; 8.480      ;
; 11.559 ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|y_address[0] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a17~portb_address_reg6  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.074      ; 8.480      ;
; 11.559 ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|y_address[0] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a17~portb_address_reg5  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.074      ; 8.480      ;
; 11.559 ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|y_address[0] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a17~portb_address_reg4  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.074      ; 8.480      ;
; 11.559 ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|y_address[0] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a17~portb_address_reg3  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.074      ; 8.480      ;
; 11.559 ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|y_address[0] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a17~portb_address_reg2  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.074      ; 8.480      ;
; 11.559 ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|y_address[0] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a17~portb_address_reg1  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.074      ; 8.480      ;
; 11.559 ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|y_address[0] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a17~portb_address_reg0  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.074      ; 8.480      ;
; 11.559 ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|y_address[0] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a17~portb_datain_reg0   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.058      ; 8.464      ;
; 11.559 ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|y_address[0] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a17~portb_we_reg        ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.074      ; 8.480      ;
; 11.565 ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|y_address[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a3~portb_we_reg         ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.054      ; 8.454      ;
; 11.565 ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|y_address[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a17~portb_address_reg11 ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.074      ; 8.474      ;
; 11.565 ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|y_address[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a17~portb_address_reg10 ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.074      ; 8.474      ;
; 11.565 ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|y_address[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a17~portb_address_reg9  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.074      ; 8.474      ;
; 11.565 ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|y_address[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a17~portb_address_reg8  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.074      ; 8.474      ;
; 11.565 ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|y_address[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a17~portb_address_reg7  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.074      ; 8.474      ;
; 11.565 ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|y_address[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a17~portb_address_reg6  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.074      ; 8.474      ;
; 11.565 ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|y_address[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a17~portb_address_reg5  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.074      ; 8.474      ;
; 11.565 ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|y_address[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a17~portb_address_reg4  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.074      ; 8.474      ;
; 11.565 ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|y_address[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a17~portb_address_reg3  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.074      ; 8.474      ;
; 11.565 ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|y_address[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a17~portb_address_reg2  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.074      ; 8.474      ;
; 11.565 ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|y_address[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a17~portb_address_reg1  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.074      ; 8.474      ;
; 11.565 ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|y_address[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a17~portb_address_reg0  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.074      ; 8.474      ;
; 11.565 ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|y_address[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a17~portb_datain_reg0   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.058      ; 8.458      ;
; 11.565 ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|y_address[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a17~portb_we_reg        ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.074      ; 8.474      ;
; 11.619 ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|y_address[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a11~portb_we_reg        ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.074      ; 8.420      ;
; 11.631 ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|y_address[1] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a15~portb_address_reg11 ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.076      ; 8.410      ;
; 11.631 ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|y_address[1] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a15~portb_address_reg10 ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.076      ; 8.410      ;
; 11.631 ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|y_address[1] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a15~portb_address_reg9  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.076      ; 8.410      ;
; 11.631 ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|y_address[1] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a15~portb_address_reg8  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.076      ; 8.410      ;
; 11.631 ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|y_address[1] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a15~portb_address_reg7  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.076      ; 8.410      ;
; 11.631 ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|y_address[1] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a15~portb_address_reg6  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.076      ; 8.410      ;
; 11.631 ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|y_address[1] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a15~portb_address_reg5  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.076      ; 8.410      ;
; 11.631 ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|y_address[1] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a15~portb_address_reg4  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.076      ; 8.410      ;
; 11.631 ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|y_address[1] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a15~portb_address_reg3  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.076      ; 8.410      ;
; 11.631 ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|y_address[1] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a15~portb_address_reg2  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.076      ; 8.410      ;
; 11.631 ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|y_address[1] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a15~portb_address_reg1  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.076      ; 8.410      ;
; 11.631 ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|y_address[1] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a15~portb_address_reg0  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.076      ; 8.410      ;
; 11.631 ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|y_address[1] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a15~portb_datain_reg0   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.060      ; 8.394      ;
; 11.631 ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|y_address[1] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a15~portb_we_reg        ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.076      ; 8.410      ;
; 11.632 ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|y_address[1] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a32~portb_address_reg11 ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.056      ; 8.389      ;
; 11.632 ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|y_address[1] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a32~portb_address_reg10 ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.056      ; 8.389      ;
; 11.632 ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|y_address[1] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a32~portb_address_reg9  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.056      ; 8.389      ;
; 11.632 ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|y_address[1] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a32~portb_address_reg8  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.056      ; 8.389      ;
; 11.632 ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|y_address[1] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a32~portb_address_reg7  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.056      ; 8.389      ;
; 11.632 ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|y_address[1] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a32~portb_address_reg6  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.056      ; 8.389      ;
; 11.632 ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|y_address[1] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a32~portb_address_reg5  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.056      ; 8.389      ;
; 11.632 ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|y_address[1] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a32~portb_address_reg4  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.056      ; 8.389      ;
; 11.632 ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|y_address[1] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a32~portb_address_reg3  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.056      ; 8.389      ;
; 11.632 ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|y_address[1] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a32~portb_address_reg2  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.056      ; 8.389      ;
; 11.632 ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|y_address[1] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a32~portb_address_reg1  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.056      ; 8.389      ;
+--------+---------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'pll|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                              ;
+--------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                                             ; To Node                                                                                                                            ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; 30.802 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a3~porta_address_reg11 ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; 0.034      ; 9.197      ;
; 30.802 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a3~porta_address_reg10 ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; 0.034      ; 9.197      ;
; 30.802 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a3~porta_address_reg9  ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; 0.034      ; 9.197      ;
; 30.802 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a3~porta_address_reg8  ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; 0.034      ; 9.197      ;
; 30.802 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a3~porta_address_reg7  ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; 0.034      ; 9.197      ;
; 30.802 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a3~porta_address_reg6  ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; 0.034      ; 9.197      ;
; 30.802 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a3~porta_address_reg5  ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; 0.034      ; 9.197      ;
; 30.802 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a3~porta_address_reg4  ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; 0.034      ; 9.197      ;
; 30.802 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a3~porta_address_reg3  ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; 0.034      ; 9.197      ;
; 30.802 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a3~porta_address_reg2  ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; 0.034      ; 9.197      ;
; 30.802 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a3~porta_address_reg1  ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; 0.034      ; 9.197      ;
; 30.802 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a3~porta_address_reg0  ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; 0.034      ; 9.197      ;
; 30.807 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a5~porta_address_reg11 ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; 0.027      ; 9.185      ;
; 30.807 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a5~porta_address_reg10 ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; 0.027      ; 9.185      ;
; 30.807 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a5~porta_address_reg9  ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; 0.027      ; 9.185      ;
; 30.807 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a5~porta_address_reg8  ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; 0.027      ; 9.185      ;
; 30.807 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a5~porta_address_reg7  ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; 0.027      ; 9.185      ;
; 30.807 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a5~porta_address_reg6  ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; 0.027      ; 9.185      ;
; 30.807 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a5~porta_address_reg5  ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; 0.027      ; 9.185      ;
; 30.807 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a5~porta_address_reg4  ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; 0.027      ; 9.185      ;
; 30.807 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a5~porta_address_reg3  ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; 0.027      ; 9.185      ;
; 30.807 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a5~porta_address_reg2  ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; 0.027      ; 9.185      ;
; 30.807 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a5~porta_address_reg1  ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; 0.027      ; 9.185      ;
; 30.807 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a5~porta_address_reg0  ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; 0.027      ; 9.185      ;
; 30.831 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a3~porta_address_reg11 ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; 0.034      ; 9.168      ;
; 30.831 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a3~porta_address_reg10 ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; 0.034      ; 9.168      ;
; 30.831 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a3~porta_address_reg9  ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; 0.034      ; 9.168      ;
; 30.831 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a3~porta_address_reg8  ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; 0.034      ; 9.168      ;
; 30.831 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a3~porta_address_reg7  ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; 0.034      ; 9.168      ;
; 30.831 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a3~porta_address_reg6  ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; 0.034      ; 9.168      ;
; 30.831 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a3~porta_address_reg5  ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; 0.034      ; 9.168      ;
; 30.831 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a3~porta_address_reg4  ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; 0.034      ; 9.168      ;
; 30.831 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a3~porta_address_reg3  ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; 0.034      ; 9.168      ;
; 30.831 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a3~porta_address_reg2  ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; 0.034      ; 9.168      ;
; 30.831 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a3~porta_address_reg1  ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; 0.034      ; 9.168      ;
; 30.831 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a3~porta_address_reg0  ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; 0.034      ; 9.168      ;
; 30.836 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a5~porta_address_reg11 ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; 0.027      ; 9.156      ;
; 30.836 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a5~porta_address_reg10 ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; 0.027      ; 9.156      ;
; 30.836 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a5~porta_address_reg9  ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; 0.027      ; 9.156      ;
; 30.836 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a5~porta_address_reg8  ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; 0.027      ; 9.156      ;
; 30.836 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a5~porta_address_reg7  ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; 0.027      ; 9.156      ;
; 30.836 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a5~porta_address_reg6  ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; 0.027      ; 9.156      ;
; 30.836 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a5~porta_address_reg5  ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; 0.027      ; 9.156      ;
; 30.836 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a5~porta_address_reg4  ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; 0.027      ; 9.156      ;
; 30.836 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a5~porta_address_reg3  ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; 0.027      ; 9.156      ;
; 30.836 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a5~porta_address_reg2  ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; 0.027      ; 9.156      ;
; 30.836 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a5~porta_address_reg1  ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; 0.027      ; 9.156      ;
; 30.836 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a5~porta_address_reg0  ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; 0.027      ; 9.156      ;
; 30.863 ; vga_adapter:VGA|vga_controller:controller|yCounter[1] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a3~porta_address_reg11 ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; 0.034      ; 9.136      ;
; 30.863 ; vga_adapter:VGA|vga_controller:controller|yCounter[1] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a3~porta_address_reg10 ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; 0.034      ; 9.136      ;
; 30.863 ; vga_adapter:VGA|vga_controller:controller|yCounter[1] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a3~porta_address_reg9  ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; 0.034      ; 9.136      ;
; 30.863 ; vga_adapter:VGA|vga_controller:controller|yCounter[1] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a3~porta_address_reg8  ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; 0.034      ; 9.136      ;
; 30.863 ; vga_adapter:VGA|vga_controller:controller|yCounter[1] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a3~porta_address_reg7  ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; 0.034      ; 9.136      ;
; 30.863 ; vga_adapter:VGA|vga_controller:controller|yCounter[1] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a3~porta_address_reg6  ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; 0.034      ; 9.136      ;
; 30.863 ; vga_adapter:VGA|vga_controller:controller|yCounter[1] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a3~porta_address_reg5  ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; 0.034      ; 9.136      ;
; 30.863 ; vga_adapter:VGA|vga_controller:controller|yCounter[1] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a3~porta_address_reg4  ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; 0.034      ; 9.136      ;
; 30.863 ; vga_adapter:VGA|vga_controller:controller|yCounter[1] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a3~porta_address_reg3  ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; 0.034      ; 9.136      ;
; 30.863 ; vga_adapter:VGA|vga_controller:controller|yCounter[1] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a3~porta_address_reg2  ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; 0.034      ; 9.136      ;
; 30.863 ; vga_adapter:VGA|vga_controller:controller|yCounter[1] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a3~porta_address_reg1  ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; 0.034      ; 9.136      ;
; 30.863 ; vga_adapter:VGA|vga_controller:controller|yCounter[1] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a3~porta_address_reg0  ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; 0.034      ; 9.136      ;
; 30.868 ; vga_adapter:VGA|vga_controller:controller|yCounter[1] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a5~porta_address_reg11 ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; 0.027      ; 9.124      ;
; 30.868 ; vga_adapter:VGA|vga_controller:controller|yCounter[1] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a5~porta_address_reg10 ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; 0.027      ; 9.124      ;
; 30.868 ; vga_adapter:VGA|vga_controller:controller|yCounter[1] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a5~porta_address_reg9  ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; 0.027      ; 9.124      ;
; 30.868 ; vga_adapter:VGA|vga_controller:controller|yCounter[1] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a5~porta_address_reg8  ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; 0.027      ; 9.124      ;
; 30.868 ; vga_adapter:VGA|vga_controller:controller|yCounter[1] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a5~porta_address_reg7  ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; 0.027      ; 9.124      ;
; 30.868 ; vga_adapter:VGA|vga_controller:controller|yCounter[1] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a5~porta_address_reg6  ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; 0.027      ; 9.124      ;
; 30.868 ; vga_adapter:VGA|vga_controller:controller|yCounter[1] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a5~porta_address_reg5  ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; 0.027      ; 9.124      ;
; 30.868 ; vga_adapter:VGA|vga_controller:controller|yCounter[1] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a5~porta_address_reg4  ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; 0.027      ; 9.124      ;
; 30.868 ; vga_adapter:VGA|vga_controller:controller|yCounter[1] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a5~porta_address_reg3  ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; 0.027      ; 9.124      ;
; 30.868 ; vga_adapter:VGA|vga_controller:controller|yCounter[1] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a5~porta_address_reg2  ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; 0.027      ; 9.124      ;
; 30.868 ; vga_adapter:VGA|vga_controller:controller|yCounter[1] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a5~porta_address_reg1  ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; 0.027      ; 9.124      ;
; 30.868 ; vga_adapter:VGA|vga_controller:controller|yCounter[1] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a5~porta_address_reg0  ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; 0.027      ; 9.124      ;
; 30.904 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a3~porta_address_reg11 ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; 0.034      ; 9.095      ;
; 30.904 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a3~porta_address_reg10 ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; 0.034      ; 9.095      ;
; 30.904 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a3~porta_address_reg9  ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; 0.034      ; 9.095      ;
; 30.904 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a3~porta_address_reg8  ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; 0.034      ; 9.095      ;
; 30.904 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a3~porta_address_reg7  ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; 0.034      ; 9.095      ;
; 30.904 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a3~porta_address_reg6  ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; 0.034      ; 9.095      ;
; 30.904 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a3~porta_address_reg5  ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; 0.034      ; 9.095      ;
; 30.904 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a3~porta_address_reg4  ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; 0.034      ; 9.095      ;
; 30.904 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a3~porta_address_reg3  ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; 0.034      ; 9.095      ;
; 30.904 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a3~porta_address_reg2  ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; 0.034      ; 9.095      ;
; 30.904 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a3~porta_address_reg1  ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; 0.034      ; 9.095      ;
; 30.904 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a3~porta_address_reg0  ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; 0.034      ; 9.095      ;
; 30.909 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a5~porta_address_reg11 ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; 0.027      ; 9.083      ;
; 30.909 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a5~porta_address_reg10 ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; 0.027      ; 9.083      ;
; 30.909 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a5~porta_address_reg9  ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; 0.027      ; 9.083      ;
; 30.909 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a5~porta_address_reg8  ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; 0.027      ; 9.083      ;
; 30.909 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a5~porta_address_reg7  ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; 0.027      ; 9.083      ;
; 30.909 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a5~porta_address_reg6  ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; 0.027      ; 9.083      ;
; 30.909 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a5~porta_address_reg5  ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; 0.027      ; 9.083      ;
; 30.909 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a5~porta_address_reg4  ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; 0.027      ; 9.083      ;
; 30.909 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a5~porta_address_reg3  ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; 0.027      ; 9.083      ;
; 30.909 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a5~porta_address_reg2  ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; 0.027      ; 9.083      ;
; 30.909 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a5~porta_address_reg1  ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; 0.027      ; 9.083      ;
; 30.909 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a5~porta_address_reg0  ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; 0.027      ; 9.083      ;
; 30.946 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a3~porta_address_reg11 ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; 0.034      ; 9.053      ;
; 30.946 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a3~porta_address_reg10 ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; 0.034      ; 9.053      ;
; 30.946 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a3~porta_address_reg9  ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; 0.034      ; 9.053      ;
; 30.946 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a3~porta_address_reg8  ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; 0.034      ; 9.053      ;
+--------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'avconf:avc|LUT_INDEX[1]'                                                                                                               ;
+--------+-------------------------+-------------------------+--------------------------+-------------------------+--------------+------------+------------+
; Slack  ; From Node               ; To Node                 ; Launch Clock             ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------+-------------------------+--------------------------+-------------------------+--------------+------------+------------+
; -1.607 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 4.934      ; 3.577      ;
; -1.176 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 4.928      ; 4.002      ;
; -1.152 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 4.974      ; 4.072      ;
; -1.135 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 4.974      ; 4.089      ;
; -1.107 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 4.934      ; 3.577      ;
; -1.090 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 4.915      ; 4.075      ;
; -1.089 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 4.932      ; 4.093      ;
; -1.055 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 4.942      ; 4.137      ;
; -1.055 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[12] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 4.806      ; 4.001      ;
; -1.021 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[14] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 4.944      ; 4.173      ;
; -0.994 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[10] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 4.807      ; 4.063      ;
; -0.989 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 4.824      ; 4.085      ;
; -0.947 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 4.819      ; 4.122      ;
; -0.947 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 4.820      ; 4.123      ;
; -0.947 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[13] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 4.822      ; 4.125      ;
; -0.927 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[15] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 4.800      ; 4.123      ;
; -0.842 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[11] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 4.823      ; 4.231      ;
; -0.676 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 4.928      ; 4.002      ;
; -0.652 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 4.974      ; 4.072      ;
; -0.635 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 4.974      ; 4.089      ;
; -0.590 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 4.915      ; 4.075      ;
; -0.589 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 4.932      ; 4.093      ;
; -0.555 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 4.942      ; 4.137      ;
; -0.555 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[12] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 4.806      ; 4.001      ;
; -0.521 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[14] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 4.944      ; 4.173      ;
; -0.494 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[10] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 4.807      ; 4.063      ;
; -0.489 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 4.824      ; 4.085      ;
; -0.447 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 4.819      ; 4.122      ;
; -0.447 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 4.820      ; 4.123      ;
; -0.447 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[13] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 4.822      ; 4.125      ;
; -0.427 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[15] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 4.800      ; 4.123      ;
; -0.342 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[11] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 4.823      ; 4.231      ;
; 0.267  ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.552      ; 1.819      ;
; 0.547  ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.909      ; 4.456      ;
; 0.560  ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.909      ; 4.469      ;
; 0.584  ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.911      ; 4.495      ;
; 0.595  ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.911      ; 4.506      ;
; 0.605  ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.892      ; 4.497      ;
; 0.605  ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.909      ; 4.514      ;
; 0.629  ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.801      ; 4.430      ;
; 0.644  ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.911      ; 4.555      ;
; 0.668  ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.905      ; 4.573      ;
; 0.669  ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.801      ; 4.470      ;
; 0.679  ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.919      ; 4.598      ;
; 0.684  ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.919      ; 4.603      ;
; 0.689  ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.951      ; 4.640      ;
; 0.701  ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.801      ; 4.502      ;
; 0.703  ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.951      ; 4.654      ;
; 0.705  ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.892      ; 4.597      ;
; 0.720  ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.533      ; 2.253      ;
; 0.729  ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.438      ; 2.167      ;
; 0.735  ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[12] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.783      ; 4.518      ;
; 0.747  ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[14] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.921      ; 4.668      ;
; 0.754  ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.797      ; 4.551      ;
; 0.762  ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.905      ; 4.667      ;
; 0.766  ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.592      ; 2.358      ;
; 0.773  ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.560      ; 2.333      ;
; 0.776  ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.546      ; 2.322      ;
; 0.803  ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.951      ; 4.754      ;
; 0.807  ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[14] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.921      ; 4.728      ;
; 0.809  ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.801      ; 4.610      ;
; 0.812  ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.951      ; 4.763      ;
; 0.812  ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.592      ; 2.404      ;
; 0.813  ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.797      ; 4.610      ;
; 0.818  ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[14] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.921      ; 4.739      ;
; 0.819  ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[13] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.799      ; 4.618      ;
; 0.819  ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.951      ; 4.770      ;
; 0.820  ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.909      ; 4.729      ;
; 0.824  ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.437      ; 2.261      ;
; 0.826  ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.796      ; 4.622      ;
; 0.826  ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.796      ; 4.622      ;
; 0.830  ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.892      ; 4.722      ;
; 0.834  ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[12] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.424      ; 2.258      ;
; 0.843  ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[14] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.562      ; 2.405      ;
; 0.847  ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[14] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.921      ; 4.768      ;
; 0.855  ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.797      ; 4.652      ;
; 0.866  ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[12] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.783      ; 4.649      ;
; 0.869  ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.919      ; 4.788      ;
; 0.879  ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.951      ; 4.830      ;
; 0.902  ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[10] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.784      ; 4.686      ;
; 0.908  ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.905      ; 4.813      ;
; 0.912  ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.442      ; 2.354      ;
; 0.918  ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[13] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.799      ; 4.717      ;
; 0.920  ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.951      ; 4.871      ;
; 0.923  ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[15] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.777      ; 4.700      ;
; 0.923  ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.550      ; 2.473      ;
; 0.955  ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.892      ; 4.847      ;
; 0.957  ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[12] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.783      ; 4.740      ;
; 0.962  ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[11] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.800      ; 4.762      ;
; 0.971  ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.919      ; 4.890      ;
; 0.978  ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[13] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.799      ; 4.777      ;
; 0.980  ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[15] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.777      ; 4.757      ;
; 0.984  ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[13] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.799      ; 4.783      ;
; 0.984  ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.796      ; 4.780      ;
; 0.994  ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[15] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.418      ; 2.412      ;
; 0.996  ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.797      ; 4.793      ;
; 0.999  ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[15] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.777      ; 4.776      ;
; 1.002  ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.905      ; 4.907      ;
; 1.006  ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[10] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.784      ; 4.790      ;
; 1.009  ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[10] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.425      ; 2.434      ;
+--------+-------------------------+-------------------------+--------------------------+-------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                  ; To Node                                                                                                                                                                                                                        ; Launch Clock             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-------------+--------------+------------+------------+
; 0.186 ; avconf:avc|mI2C_CTRL_CLK                                                                                                                                                                                   ; avconf:avc|mI2C_CTRL_CLK                                                                                                                                                                                                       ; avconf:avc|mI2C_CTRL_CLK ; CLOCK_50    ; 0.000        ; 2.691      ; 3.393      ;
; 0.391 ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|Video_In_FIFO:Video_In_FIFO|scfifo:scfifo_component|scfifo_tb31:auto_generated|a_dpfifo_g331:dpfifo|full_dff                            ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|Video_In_FIFO:Video_In_FIFO|scfifo:scfifo_component|scfifo_tb31:auto_generated|a_dpfifo_g331:dpfifo|full_dff                                                ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[2]                    ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[2]                                        ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[3]                    ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[3]                                        ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[5]                    ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[5]                                        ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[6]                    ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[6]                                        ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[7]                    ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[7]                                        ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[8]                    ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[8]                                        ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[0]                    ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[0]                                        ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[1]                    ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[1]                                        ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[4]                    ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[4]                                        ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Video_In:vin|Altera_UP_Video_In_Resize:Video_In_Resize|keep_pixel                                                                                                                                          ; Video_In:vin|Altera_UP_Video_In_Resize:Video_In_Resize|keep_pixel                                                                                                                                                              ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|Video_In_FIFO:Video_In_FIFO|scfifo:scfifo_component|scfifo_tb31:auto_generated|a_dpfifo_g331:dpfifo|usedw_is_2_dff                      ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|Video_In_FIFO:Video_In_FIFO|scfifo:scfifo_component|scfifo_tb31:auto_generated|a_dpfifo_g331:dpfifo|usedw_is_2_dff                                          ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Video_In:vin|Altera_UP_YCrCb_422_to_444_Converter:YCrCb_422_to_444_Converter|CrCb_select                                                                                                                   ; Video_In:vin|Altera_UP_YCrCb_422_to_444_Converter:YCrCb_422_to_444_Converter|CrCb_select                                                                                                                                       ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|Video_In_FIFO:Video_In_FIFO|scfifo:scfifo_component|scfifo_tb31:auto_generated|a_dpfifo_g331:dpfifo|rd_ptr_lsb                          ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|Video_In_FIFO:Video_In_FIFO|scfifo:scfifo_component|scfifo_tb31:auto_generated|a_dpfifo_g331:dpfifo|rd_ptr_lsb                                              ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|Video_In_FIFO:Video_In_FIFO|scfifo:scfifo_component|scfifo_tb31:auto_generated|a_dpfifo_g331:dpfifo|low_addressa[7]                     ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|Video_In_FIFO:Video_In_FIFO|scfifo:scfifo_component|scfifo_tb31:auto_generated|a_dpfifo_g331:dpfifo|low_addressa[7]                                         ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|Video_In_FIFO:Video_In_FIFO|scfifo:scfifo_component|scfifo_tb31:auto_generated|a_dpfifo_g331:dpfifo|low_addressa[6]                     ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|Video_In_FIFO:Video_In_FIFO|scfifo:scfifo_component|scfifo_tb31:auto_generated|a_dpfifo_g331:dpfifo|low_addressa[6]                                         ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|Video_In_FIFO:Video_In_FIFO|scfifo:scfifo_component|scfifo_tb31:auto_generated|a_dpfifo_g331:dpfifo|low_addressa[5]                     ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|Video_In_FIFO:Video_In_FIFO|scfifo:scfifo_component|scfifo_tb31:auto_generated|a_dpfifo_g331:dpfifo|low_addressa[5]                                         ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|Video_In_FIFO:Video_In_FIFO|scfifo:scfifo_component|scfifo_tb31:auto_generated|a_dpfifo_g331:dpfifo|low_addressa[4]                     ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|Video_In_FIFO:Video_In_FIFO|scfifo:scfifo_component|scfifo_tb31:auto_generated|a_dpfifo_g331:dpfifo|low_addressa[4]                                         ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|Video_In_FIFO:Video_In_FIFO|scfifo:scfifo_component|scfifo_tb31:auto_generated|a_dpfifo_g331:dpfifo|low_addressa[3]                     ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|Video_In_FIFO:Video_In_FIFO|scfifo:scfifo_component|scfifo_tb31:auto_generated|a_dpfifo_g331:dpfifo|low_addressa[3]                                         ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|Video_In_FIFO:Video_In_FIFO|scfifo:scfifo_component|scfifo_tb31:auto_generated|a_dpfifo_g331:dpfifo|low_addressa[2]                     ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|Video_In_FIFO:Video_In_FIFO|scfifo:scfifo_component|scfifo_tb31:auto_generated|a_dpfifo_g331:dpfifo|low_addressa[2]                                         ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|Video_In_FIFO:Video_In_FIFO|scfifo:scfifo_component|scfifo_tb31:auto_generated|a_dpfifo_g331:dpfifo|low_addressa[1]                     ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|Video_In_FIFO:Video_In_FIFO|scfifo:scfifo_component|scfifo_tb31:auto_generated|a_dpfifo_g331:dpfifo|low_addressa[1]                                         ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|Video_In_FIFO:Video_In_FIFO|scfifo:scfifo_component|scfifo_tb31:auto_generated|a_dpfifo_g331:dpfifo|low_addressa[0]                     ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|Video_In_FIFO:Video_In_FIFO|scfifo:scfifo_component|scfifo_tb31:auto_generated|a_dpfifo_g331:dpfifo|low_addressa[0]                                         ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|line_type                                                                                                                               ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|line_type                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.514 ; Video_In:vin|Altera_UP_YCrCb_422_to_444_Converter:YCrCb_422_to_444_Converter|pixel_info_shift_reg[2][0]                                                                                                    ; Video_In:vin|Altera_UP_YCrCb_422_to_444_Converter:YCrCb_422_to_444_Converter|pixel_info_out[0]                                                                                                                                 ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.780      ;
; 0.516 ; Video_In:vin|Altera_UP_YCrCb_to_RGB_Converter:YCrCb_to_RGB_Converter|pixel_info_shift_reg[2][1]                                                                                                            ; Video_In:vin|Altera_UP_YCrCb_to_RGB_Converter:YCrCb_to_RGB_Converter|pixel_info_out[1]                                                                                                                                         ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.782      ;
; 0.517 ; Video_In:vin|Altera_UP_YCrCb_to_RGB_Converter:YCrCb_to_RGB_Converter|pixel_info_out[0]                                                                                                                     ; Video_In:vin|Altera_UP_Video_In_Resize:Video_In_Resize|pixel_info_out[0]                                                                                                                                                       ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.783      ;
; 0.521 ; Video_In:vin|Altera_UP_YCrCb_to_RGB_Converter:YCrCb_to_RGB_Converter|pixel_en_shift_reg[2]                                                                                                                 ; Video_In:vin|Altera_UP_YCrCb_to_RGB_Converter:YCrCb_to_RGB_Converter|pixel_en_out                                                                                                                                              ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.787      ;
; 0.523 ; Video_In:vin|Altera_UP_YCrCb_422_to_444_Converter:YCrCb_422_to_444_Converter|CrCb_shift_reg[3][4]                                                                                                          ; Video_In:vin|Altera_UP_YCrCb_422_to_444_Converter:YCrCb_422_to_444_Converter|Cb_out[4]                                                                                                                                         ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.789      ;
; 0.524 ; Video_In:vin|Altera_UP_YCrCb_422_to_444_Converter:YCrCb_422_to_444_Converter|pixel_info_shift_reg[1][1]                                                                                                    ; Video_In:vin|Altera_UP_YCrCb_422_to_444_Converter:YCrCb_422_to_444_Converter|Cb_out[7]                                                                                                                                         ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.790      ;
; 0.526 ; Video_In:vin|Altera_UP_YCrCb_422_to_444_Converter:YCrCb_422_to_444_Converter|CrCb_shift_reg[3][0]                                                                                                          ; Video_In:vin|Altera_UP_YCrCb_422_to_444_Converter:YCrCb_422_to_444_Converter|Cb_out[0]                                                                                                                                         ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.792      ;
; 0.527 ; Video_In:vin|Altera_UP_YCrCb_422_to_444_Converter:YCrCb_422_to_444_Converter|CrCb_shift_reg[3][5]                                                                                                          ; Video_In:vin|Altera_UP_YCrCb_422_to_444_Converter:YCrCb_422_to_444_Converter|Cb_out[5]                                                                                                                                         ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.793      ;
; 0.529 ; Video_In:vin|Altera_UP_YCrCb_to_RGB_Converter:YCrCb_to_RGB_Converter|pixel_info_out[1]                                                                                                                     ; Video_In:vin|Altera_UP_Video_In_Resize:Video_In_Resize|pixel_en_out                                                                                                                                                            ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.795      ;
; 0.529 ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|Video_In_FIFO:Video_In_FIFO|scfifo:scfifo_component|scfifo_tb31:auto_generated|a_dpfifo_g331:dpfifo|cntr_e5b:rd_ptr_msb|safe_q[6]       ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|Video_In_FIFO:Video_In_FIFO|scfifo:scfifo_component|scfifo_tb31:auto_generated|a_dpfifo_g331:dpfifo|cntr_e5b:rd_ptr_msb|safe_q[6]                           ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.795      ;
; 0.531 ; avconf:avc|mI2C_CLK_DIV[15]                                                                                                                                                                                ; avconf:avc|mI2C_CLK_DIV[15]                                                                                                                                                                                                    ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.797      ;
; 0.532 ; Video_In:vin|Altera_UP_YCrCb_to_RGB_Converter:YCrCb_to_RGB_Converter|pixel_info_out[1]                                                                                                                     ; Video_In:vin|Altera_UP_Video_In_Resize:Video_In_Resize|keep_pixel                                                                                                                                                              ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.798      ;
; 0.533 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|alt_synch_pipe_8u7:rs_dgwp|dffpipe_2v8:dffpipe18|dffe19a[1] ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|alt_synch_pipe_8u7:rs_dgwp|dffpipe_2v8:dffpipe18|dffe20a[1]                     ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.799      ;
; 0.534 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|alt_synch_pipe_8u7:rs_dgwp|dffpipe_2v8:dffpipe18|dffe20a[3] ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|dffpipe_1v8:rs_bwp|dffe17a[3]                                                   ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.800      ;
; 0.545 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|rdptr_g[8]                                                  ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|dffpipe_1v8:rs_brp|dffe17a[6]                                                   ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.811      ;
; 0.547 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|rdptr_g[8]                                                  ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|dffpipe_1v8:rs_brp|dffe17a[7]                                                   ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.813      ;
; 0.548 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[5]                    ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_g86:rdptr_g1p|sub_parity6a1                                       ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.814      ;
; 0.549 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[5]                    ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[6]                                        ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.815      ;
; 0.549 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[5]                    ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[7]                                        ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.815      ;
; 0.558 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_g86:rdptr_g1p|sub_parity6a1                   ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_g86:rdptr_g1p|parity5                                             ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.824      ;
; 0.649 ; Video_In:vin|Altera_UP_YCrCb_to_RGB_Converter:YCrCb_to_RGB_Converter|pixel_en_shift_reg[1]                                                                                                                 ; Video_In:vin|Altera_UP_YCrCb_to_RGB_Converter:YCrCb_to_RGB_Converter|pixel_en_shift_reg[2]                                                                                                                                     ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.915      ;
; 0.649 ; Video_In:vin|Altera_UP_YCrCb_422_to_444_Converter:YCrCb_422_to_444_Converter|Y_shift_reg[2][7]                                                                                                             ; Video_In:vin|Altera_UP_YCrCb_422_to_444_Converter:YCrCb_422_to_444_Converter|Y_out[7]                                                                                                                                          ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.915      ;
; 0.655 ; Video_In:vin|Altera_UP_YCrCb_422_to_444_Converter:YCrCb_422_to_444_Converter|pixel_info_shift_reg[1][0]                                                                                                    ; Video_In:vin|Altera_UP_YCrCb_422_to_444_Converter:YCrCb_422_to_444_Converter|pixel_info_shift_reg[2][0]                                                                                                                        ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.921      ;
; 0.655 ; Video_In:vin|Altera_UP_Video_In_Resize:Video_In_Resize|keep_pixel                                                                                                                                          ; Video_In:vin|Altera_UP_Video_In_Resize:Video_In_Resize|pixel_en_out                                                                                                                                                            ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.921      ;
; 0.658 ; Video_In:vin|Altera_UP_YCrCb_422_to_444_Converter:YCrCb_422_to_444_Converter|Y_shift_reg[2][1]                                                                                                             ; Video_In:vin|Altera_UP_YCrCb_422_to_444_Converter:YCrCb_422_to_444_Converter|Y_out[1]                                                                                                                                          ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.924      ;
; 0.659 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|alt_synch_pipe_8u7:rs_dgwp|dffpipe_2v8:dffpipe18|dffe19a[2] ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|alt_synch_pipe_8u7:rs_dgwp|dffpipe_2v8:dffpipe18|dffe20a[2]                     ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.925      ;
; 0.660 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|alt_synch_pipe_8u7:rs_dgwp|dffpipe_2v8:dffpipe18|dffe19a[0] ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|alt_synch_pipe_8u7:rs_dgwp|dffpipe_2v8:dffpipe18|dffe20a[0]                     ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.926      ;
; 0.660 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|alt_synch_pipe_8u7:rs_dgwp|dffpipe_2v8:dffpipe18|dffe19a[8] ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|alt_synch_pipe_8u7:rs_dgwp|dffpipe_2v8:dffpipe18|dffe20a[8]                     ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.926      ;
; 0.660 ; Video_In:vin|Altera_UP_YCrCb_422_to_444_Converter:YCrCb_422_to_444_Converter|Y_shift_reg[2][2]                                                                                                             ; Video_In:vin|Altera_UP_YCrCb_422_to_444_Converter:YCrCb_422_to_444_Converter|Y_out[2]                                                                                                                                          ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.926      ;
; 0.664 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[6]                    ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_g86:rdptr_g1p|sub_parity6a1                                       ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.930      ;
; 0.665 ; Video_In:vin|Altera_UP_YCrCb_422_to_444_Converter:YCrCb_422_to_444_Converter|CrCb_shift_reg[2][1]                                                                                                          ; Video_In:vin|Altera_UP_YCrCb_422_to_444_Converter:YCrCb_422_to_444_Converter|Cr_out[1]                                                                                                                                         ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.931      ;
; 0.667 ; Video_In:vin|Altera_UP_YCrCb_422_to_444_Converter:YCrCb_422_to_444_Converter|CrCb_shift_reg[2][2]                                                                                                          ; Video_In:vin|Altera_UP_YCrCb_422_to_444_Converter:YCrCb_422_to_444_Converter|Cr_out[2]                                                                                                                                         ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.933      ;
; 0.671 ; Video_In:vin|Altera_UP_YCrCb_422_to_444_Converter:YCrCb_422_to_444_Converter|CrCb_shift_reg[2][0]                                                                                                          ; Video_In:vin|Altera_UP_YCrCb_422_to_444_Converter:YCrCb_422_to_444_Converter|Cr_out[0]                                                                                                                                         ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.937      ;
; 0.674 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[8]                    ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_g86:rdptr_g1p|sub_parity6a2                                       ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.940      ;
; 0.678 ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|Video_In_FIFO:Video_In_FIFO|scfifo:scfifo_component|scfifo_tb31:auto_generated|a_dpfifo_g331:dpfifo|cntr_f5b:wr_ptr|safe_q[3]           ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|Video_In_FIFO:Video_In_FIFO|scfifo:scfifo_component|scfifo_tb31:auto_generated|a_dpfifo_g331:dpfifo|altsyncram_9d81:FIFOram|ram_block1a4~porta_address_reg3 ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.056      ; 0.968      ;
; 0.682 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|alt_synch_pipe_8u7:rs_dgwp|dffpipe_2v8:dffpipe18|dffe20a[8] ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|dffpipe_1v8:rs_bwp|dffe17a[6]                                                   ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.948      ;
; 0.683 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|alt_synch_pipe_8u7:rs_dgwp|dffpipe_2v8:dffpipe18|dffe20a[8] ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|dffpipe_1v8:rs_bwp|dffe17a[7]                                                   ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.949      ;
; 0.684 ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|Video_In_FIFO:Video_In_FIFO|scfifo:scfifo_component|scfifo_tb31:auto_generated|a_dpfifo_g331:dpfifo|cntr_f5b:wr_ptr|safe_q[7]           ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|Video_In_FIFO:Video_In_FIFO|scfifo:scfifo_component|scfifo_tb31:auto_generated|a_dpfifo_g331:dpfifo|altsyncram_9d81:FIFOram|ram_block1a4~porta_address_reg7 ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.056      ; 0.974      ;
; 0.686 ; avconf:avc|mI2C_CTRL_CLK                                                                                                                                                                                   ; avconf:avc|mI2C_CTRL_CLK                                                                                                                                                                                                       ; avconf:avc|mI2C_CTRL_CLK ; CLOCK_50    ; -0.500       ; 2.691      ; 3.393      ;
; 0.687 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|rdptr_g[7]                                                  ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|dffpipe_1v8:rs_brp|dffe17a[6]                                                   ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.953      ;
; 0.690 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|rdptr_g[7]                                                  ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|dffpipe_1v8:rs_brp|dffe17a[7]                                                   ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.956      ;
; 0.694 ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|Video_In_FIFO:Video_In_FIFO|scfifo:scfifo_component|scfifo_tb31:auto_generated|a_dpfifo_g331:dpfifo|cntr_f5b:wr_ptr|safe_q[6]           ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|Video_In_FIFO:Video_In_FIFO|scfifo:scfifo_component|scfifo_tb31:auto_generated|a_dpfifo_g331:dpfifo|altsyncram_9d81:FIFOram|ram_block1a4~porta_address_reg6 ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.056      ; 0.984      ;
; 0.695 ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|Video_In_FIFO:Video_In_FIFO|scfifo:scfifo_component|scfifo_tb31:auto_generated|a_dpfifo_g331:dpfifo|cntr_f5b:wr_ptr|safe_q[5]           ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|Video_In_FIFO:Video_In_FIFO|scfifo:scfifo_component|scfifo_tb31:auto_generated|a_dpfifo_g331:dpfifo|altsyncram_9d81:FIFOram|ram_block1a4~porta_address_reg5 ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.056      ; 0.985      ;
; 0.695 ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|Video_In_FIFO:Video_In_FIFO|scfifo:scfifo_component|scfifo_tb31:auto_generated|a_dpfifo_g331:dpfifo|cntr_f5b:wr_ptr|safe_q[4]           ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|Video_In_FIFO:Video_In_FIFO|scfifo:scfifo_component|scfifo_tb31:auto_generated|a_dpfifo_g331:dpfifo|altsyncram_9d81:FIFOram|ram_block1a4~porta_address_reg4 ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.056      ; 0.985      ;
; 0.696 ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|Video_In_FIFO:Video_In_FIFO|scfifo:scfifo_component|scfifo_tb31:auto_generated|a_dpfifo_g331:dpfifo|cntr_f5b:wr_ptr|safe_q[1]           ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|Video_In_FIFO:Video_In_FIFO|scfifo:scfifo_component|scfifo_tb31:auto_generated|a_dpfifo_g331:dpfifo|altsyncram_9d81:FIFOram|ram_block1a4~porta_address_reg1 ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.056      ; 0.986      ;
; 0.697 ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|Video_In_FIFO:Video_In_FIFO|scfifo:scfifo_component|scfifo_tb31:auto_generated|a_dpfifo_g331:dpfifo|cntr_f5b:wr_ptr|safe_q[2]           ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|Video_In_FIFO:Video_In_FIFO|scfifo:scfifo_component|scfifo_tb31:auto_generated|a_dpfifo_g331:dpfifo|altsyncram_9d81:FIFOram|ram_block1a4~porta_address_reg2 ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.056      ; 0.987      ;
; 0.701 ; Video_In:vin|Altera_UP_YCrCb_422_to_444_Converter:YCrCb_422_to_444_Converter|Y_shift_reg[1][3]                                                                                                             ; Video_In:vin|Altera_UP_YCrCb_422_to_444_Converter:YCrCb_422_to_444_Converter|Y_shift_reg[2][3]                                                                                                                                 ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.002      ; 0.969      ;
; 0.710 ; Video_In:vin|Altera_UP_YCrCb_422_to_444_Converter:YCrCb_422_to_444_Converter|CrCb_shift_reg[3][2]                                                                                                          ; Video_In:vin|Altera_UP_YCrCb_422_to_444_Converter:YCrCb_422_to_444_Converter|Cb_out[2]                                                                                                                                         ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.976      ;
; 0.726 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[1]                    ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|rdptr_g[1]                                                                      ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.992      ;
; 0.730 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[1]                    ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_g86:rdptr_g1p|sub_parity6a0                                       ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.996      ;
; 0.744 ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|Video_In_FIFO:Video_In_FIFO|scfifo:scfifo_component|scfifo_tb31:auto_generated|a_dpfifo_g331:dpfifo|empty_dff                           ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|Video_In_FIFO:Video_In_FIFO|scfifo:scfifo_component|scfifo_tb31:auto_generated|a_dpfifo_g331:dpfifo|usedw_is_0_dff                                          ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 1.010      ;
; 0.764 ; Video_In:vin|Altera_UP_YCrCb_to_RGB_Converter:YCrCb_to_RGB_Converter|pixel_info_shift_reg[1][0]                                                                                                            ; Video_In:vin|Altera_UP_YCrCb_to_RGB_Converter:YCrCb_to_RGB_Converter|pixel_info_shift_reg[2][0]                                                                                                                                ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 1.030      ;
; 0.768 ; Video_In:vin|Altera_UP_YCrCb_to_RGB_Converter:YCrCb_to_RGB_Converter|pixel_info_shift_reg[1][1]                                                                                                            ; Video_In:vin|Altera_UP_YCrCb_to_RGB_Converter:YCrCb_to_RGB_Converter|pixel_info_shift_reg[2][1]                                                                                                                                ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 1.034      ;
; 0.773 ; Video_In:vin|Altera_UP_YCrCb_422_to_444_Converter:YCrCb_422_to_444_Converter|CrCb_shift_reg[1][5]                                                                                                          ; Video_In:vin|Altera_UP_YCrCb_422_to_444_Converter:YCrCb_422_to_444_Converter|CrCb_shift_reg[2][5]                                                                                                                              ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 1.039      ;
; 0.784 ; Video_In:vin|Altera_UP_YCrCb_422_to_444_Converter:YCrCb_422_to_444_Converter|pixel_info_shift_reg[2][1]                                                                                                    ; Video_In:vin|Altera_UP_YCrCb_422_to_444_Converter:YCrCb_422_to_444_Converter|Cr_out[7]                                                                                                                                         ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 1.050      ;
; 0.787 ; Video_In:vin|Altera_UP_YCrCb_422_to_444_Converter:YCrCb_422_to_444_Converter|Y_shift_reg[1][6]                                                                                                             ; Video_In:vin|Altera_UP_YCrCb_422_to_444_Converter:YCrCb_422_to_444_Converter|Y_shift_reg[2][6]                                                                                                                                 ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.002      ; 1.055      ;
; 0.788 ; avconf:avc|mI2C_CLK_DIV[0]                                                                                                                                                                                 ; avconf:avc|mI2C_CLK_DIV[0]                                                                                                                                                                                                     ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 1.054      ;
; 0.792 ; Video_In:vin|Altera_UP_YCrCb_422_to_444_Converter:YCrCb_422_to_444_Converter|Y_shift_reg[2][0]                                                                                                             ; Video_In:vin|Altera_UP_YCrCb_422_to_444_Converter:YCrCb_422_to_444_Converter|Y_out[0]                                                                                                                                          ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 1.058      ;
; 0.792 ; Video_In:vin|Altera_UP_YCrCb_422_to_444_Converter:YCrCb_422_to_444_Converter|pixel_info_shift_reg[2][1]                                                                                                    ; Video_In:vin|Altera_UP_YCrCb_422_to_444_Converter:YCrCb_422_to_444_Converter|Cr_out[3]                                                                                                                                         ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 1.058      ;
; 0.793 ; Video_In:vin|Altera_UP_YCrCb_422_to_444_Converter:YCrCb_422_to_444_Converter|pixel_info_shift_reg[2][1]                                                                                                    ; Video_In:vin|Altera_UP_YCrCb_422_to_444_Converter:YCrCb_422_to_444_Converter|Cr_out[1]                                                                                                                                         ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 1.059      ;
; 0.795 ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|Video_In_FIFO:Video_In_FIFO|scfifo:scfifo_component|scfifo_tb31:auto_generated|a_dpfifo_g331:dpfifo|cntr_f5b:wr_ptr|safe_q[0]           ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|Video_In_FIFO:Video_In_FIFO|scfifo:scfifo_component|scfifo_tb31:auto_generated|a_dpfifo_g331:dpfifo|cntr_f5b:wr_ptr|safe_q[0]                               ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 1.061      ;
; 0.795 ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|Video_In_FIFO:Video_In_FIFO|scfifo:scfifo_component|scfifo_tb31:auto_generated|a_dpfifo_g331:dpfifo|cntr_f5b:wr_ptr|safe_q[1]           ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|Video_In_FIFO:Video_In_FIFO|scfifo:scfifo_component|scfifo_tb31:auto_generated|a_dpfifo_g331:dpfifo|cntr_f5b:wr_ptr|safe_q[1]                               ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 1.061      ;
; 0.796 ; Video_In:vin|Altera_UP_YCrCb_422_to_444_Converter:YCrCb_422_to_444_Converter|Y_shift_reg[2][3]                                                                                                             ; Video_In:vin|Altera_UP_YCrCb_422_to_444_Converter:YCrCb_422_to_444_Converter|Y_out[3]                                                                                                                                          ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 1.062      ;
; 0.798 ; avconf:avc|mI2C_CLK_DIV[1]                                                                                                                                                                                 ; avconf:avc|mI2C_CLK_DIV[1]                                                                                                                                                                                                     ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 1.064      ;
; 0.798 ; Video_In:vin|Altera_UP_YCrCb_to_RGB_Converter:YCrCb_to_RGB_Converter|pixel_en_out                                                                                                                          ; Video_In:vin|Altera_UP_Video_In_Resize:Video_In_Resize|pixel_en_out                                                                                                                                                            ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 1.064      ;
; 0.801 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_g86:rdptr_g1p|sub_parity6a0                   ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_g86:rdptr_g1p|parity5                                             ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 1.067      ;
; 0.802 ; Video_In:vin|Altera_UP_YCrCb_to_RGB_Converter:YCrCb_to_RGB_Converter|pixel_en_out                                                                                                                          ; Video_In:vin|Altera_UP_Video_In_Resize:Video_In_Resize|keep_pixel                                                                                                                                                              ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 1.068      ;
; 0.803 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|alt_synch_pipe_8u7:rs_dgwp|dffpipe_2v8:dffpipe18|dffe20a[4] ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|dffpipe_1v8:rs_bwp|dffe17a[4]                                                   ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 1.069      ;
; 0.803 ; Video_In:vin|Altera_UP_YCrCb_422_to_444_Converter:YCrCb_422_to_444_Converter|CrCb_shift_reg[3][3]                                                                                                          ; Video_In:vin|Altera_UP_YCrCb_422_to_444_Converter:YCrCb_422_to_444_Converter|Cb_out[3]                                                                                                                                         ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 1.069      ;
; 0.803 ; Video_In:vin|Altera_UP_YCrCb_422_to_444_Converter:YCrCb_422_to_444_Converter|CrCb_shift_reg[3][1]                                                                                                          ; Video_In:vin|Altera_UP_YCrCb_422_to_444_Converter:YCrCb_422_to_444_Converter|Cb_out[1]                                                                                                                                         ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 1.069      ;
; 0.804 ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|x_address[7]                                                                                                                            ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|x_address[7]                                                                                                                                                ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 1.070      ;
; 0.805 ; Video_In:vin|Altera_UP_YCrCb_422_to_444_Converter:YCrCb_422_to_444_Converter|CrCb_shift_reg[1][7]                                                                                                          ; Video_In:vin|Altera_UP_YCrCb_422_to_444_Converter:YCrCb_422_to_444_Converter|CrCb_shift_reg[2][7]                                                                                                                              ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 1.071      ;
; 0.806 ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|Video_In_FIFO:Video_In_FIFO|scfifo:scfifo_component|scfifo_tb31:auto_generated|a_dpfifo_g331:dpfifo|cntr_e5b:rd_ptr_msb|safe_q[1]       ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|Video_In_FIFO:Video_In_FIFO|scfifo:scfifo_component|scfifo_tb31:auto_generated|a_dpfifo_g331:dpfifo|cntr_e5b:rd_ptr_msb|safe_q[1]                           ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|Video_In_FIFO:Video_In_FIFO|scfifo:scfifo_component|scfifo_tb31:auto_generated|a_dpfifo_g331:dpfifo|cntr_f5b:wr_ptr|safe_q[2]           ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|Video_In_FIFO:Video_In_FIFO|scfifo:scfifo_component|scfifo_tb31:auto_generated|a_dpfifo_g331:dpfifo|cntr_f5b:wr_ptr|safe_q[2]                               ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|Video_In_FIFO:Video_In_FIFO|scfifo:scfifo_component|scfifo_tb31:auto_generated|a_dpfifo_g331:dpfifo|cntr_f5b:wr_ptr|safe_q[4]           ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|Video_In_FIFO:Video_In_FIFO|scfifo:scfifo_component|scfifo_tb31:auto_generated|a_dpfifo_g331:dpfifo|cntr_f5b:wr_ptr|safe_q[4]                               ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|Video_In_FIFO:Video_In_FIFO|scfifo:scfifo_component|scfifo_tb31:auto_generated|a_dpfifo_g331:dpfifo|cntr_f5b:wr_ptr|safe_q[7]           ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|Video_In_FIFO:Video_In_FIFO|scfifo:scfifo_component|scfifo_tb31:auto_generated|a_dpfifo_g331:dpfifo|cntr_f5b:wr_ptr|safe_q[7]                               ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLOCK_27'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                  ; To Node                                                                                                                                                                                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.391 ; Video_In:vin|Altera_UP_ITU_R_656_Decoder:ITU_R_656_Decoder|active_even_line[1]                                                                                                                             ; Video_In:vin|Altera_UP_ITU_R_656_Decoder:ITU_R_656_Decoder|active_even_line[1]                                                                                                                                                       ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Video_In:vin|Altera_UP_ITU_R_656_Decoder:ITU_R_656_Decoder|active_odd_line[1]                                                                                                                              ; Video_In:vin|Altera_UP_ITU_R_656_Decoder:ITU_R_656_Decoder|active_odd_line[1]                                                                                                                                                        ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[2]                    ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[2]                                              ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[4]                    ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[4]                                              ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[5]                    ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[5]                                              ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[7]                    ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[7]                                              ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[8]                    ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[8]                                              ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[0]                    ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[0]                                              ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[1]                    ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[1]                                              ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[6]                    ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[6]                                              ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[3]                    ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[3]                                              ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.000      ; 0.657      ;
; 0.516 ; Video_In:vin|Altera_UP_ITU_R_656_Decoder:ITU_R_656_Decoder|video_shift_reg[4][1]                                                                                                                           ; Video_In:vin|Altera_UP_ITU_R_656_Decoder:ITU_R_656_Decoder|Y[1]                                                                                                                                                                      ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.000      ; 0.782      ;
; 0.518 ; Video_In:vin|Altera_UP_ITU_R_656_Decoder:ITU_R_656_Decoder|video_shift_reg[4][6]                                                                                                                           ; Video_In:vin|Altera_UP_ITU_R_656_Decoder:ITU_R_656_Decoder|Y[6]                                                                                                                                                                      ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.000      ; 0.784      ;
; 0.523 ; Video_In:vin|Altera_UP_ITU_R_656_Decoder:ITU_R_656_Decoder|Y[5]                                                                                                                                            ; Video_In:vin|Altera_UP_ITU_R_656_Decoder:ITU_R_656_Decoder|CrCb[5]                                                                                                                                                                   ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.000      ; 0.789      ;
; 0.523 ; Video_In:vin|Altera_UP_ITU_R_656_Decoder:ITU_R_656_Decoder|Y[3]                                                                                                                                            ; Video_In:vin|Altera_UP_ITU_R_656_Decoder:ITU_R_656_Decoder|CrCb[3]                                                                                                                                                                   ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.000      ; 0.789      ;
; 0.525 ; Video_In:vin|Altera_UP_ITU_R_656_Decoder:ITU_R_656_Decoder|video_shift_reg[3][3]                                                                                                                           ; Video_In:vin|Altera_UP_ITU_R_656_Decoder:ITU_R_656_Decoder|video_shift_reg[4][3]                                                                                                                                                     ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.000      ; 0.791      ;
; 0.528 ; Video_In:vin|Altera_UP_ITU_R_656_Decoder:ITU_R_656_Decoder|video_shift_reg[2][2]                                                                                                                           ; Video_In:vin|Altera_UP_ITU_R_656_Decoder:ITU_R_656_Decoder|video_shift_reg[3][2]                                                                                                                                                     ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.000      ; 0.794      ;
; 0.528 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[7]                    ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|delayed_wrptr_g[7]                                                                    ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.000      ; 0.794      ;
; 0.528 ; Video_In:vin|Altera_UP_ITU_R_656_Decoder:ITU_R_656_Decoder|Y[0]                                                                                                                                            ; Video_In:vin|Altera_UP_ITU_R_656_Decoder:ITU_R_656_Decoder|CrCb[0]                                                                                                                                                                   ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.000      ; 0.794      ;
; 0.529 ; Video_In:vin|Altera_UP_ITU_R_656_Decoder:ITU_R_656_Decoder|video_shift_reg[2][1]                                                                                                                           ; Video_In:vin|Altera_UP_ITU_R_656_Decoder:ITU_R_656_Decoder|video_shift_reg[3][1]                                                                                                                                                     ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.000      ; 0.795      ;
; 0.532 ; Video_In:vin|Altera_UP_ITU_R_656_Decoder:ITU_R_656_Decoder|video_shift_reg[1][7]                                                                                                                           ; Video_In:vin|Altera_UP_ITU_R_656_Decoder:ITU_R_656_Decoder|video_shift_reg[2][7]                                                                                                                                                     ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.000      ; 0.798      ;
; 0.532 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[7]                    ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_41c:wrptr_gp|sub_parity12a1                                             ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.000      ; 0.798      ;
; 0.561 ; Video_In:vin|Altera_UP_ITU_R_656_Decoder:ITU_R_656_Decoder|active_odd_line[5]                                                                                                                              ; Video_In:vin|Altera_UP_ITU_R_656_Decoder:ITU_R_656_Decoder|pixel_info[1]                                                                                                                                                             ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.000      ; 0.827      ;
; 0.622 ; Video_In:vin|Altera_UP_ITU_R_656_Decoder:ITU_R_656_Decoder|CrCb[6]                                                                                                                                         ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_datain_reg14 ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.070      ; 0.926      ;
; 0.623 ; Video_In:vin|Altera_UP_ITU_R_656_Decoder:ITU_R_656_Decoder|CrCb[5]                                                                                                                                         ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_datain_reg13 ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.070      ; 0.927      ;
; 0.629 ; Video_In:vin|Altera_UP_ITU_R_656_Decoder:ITU_R_656_Decoder|Y[4]                                                                                                                                            ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_datain_reg4  ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.070      ; 0.933      ;
; 0.630 ; Video_In:vin|Altera_UP_ITU_R_656_Decoder:ITU_R_656_Decoder|Y[6]                                                                                                                                            ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_datain_reg6  ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.070      ; 0.934      ;
; 0.630 ; Video_In:vin|Altera_UP_ITU_R_656_Decoder:ITU_R_656_Decoder|Y[3]                                                                                                                                            ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_datain_reg3  ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.070      ; 0.934      ;
; 0.631 ; Video_In:vin|Altera_UP_ITU_R_656_Decoder:ITU_R_656_Decoder|CrCb[3]                                                                                                                                         ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_datain_reg11 ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.070      ; 0.935      ;
; 0.632 ; Video_In:vin|Altera_UP_ITU_R_656_Decoder:ITU_R_656_Decoder|CrCb[0]                                                                                                                                         ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_datain_reg8  ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.070      ; 0.936      ;
; 0.633 ; Video_In:vin|Altera_UP_ITU_R_656_Decoder:ITU_R_656_Decoder|CrCb[7]                                                                                                                                         ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_datain_reg15 ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.070      ; 0.937      ;
; 0.640 ; Video_In:vin|Altera_UP_ITU_R_656_Decoder:ITU_R_656_Decoder|Y[5]                                                                                                                                            ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_datain_reg5  ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.070      ; 0.944      ;
; 0.642 ; Video_In:vin|Altera_UP_ITU_R_656_Decoder:ITU_R_656_Decoder|CrCb[4]                                                                                                                                         ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_datain_reg12 ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.070      ; 0.946      ;
; 0.642 ; Video_In:vin|Altera_UP_ITU_R_656_Decoder:ITU_R_656_Decoder|CrCb[2]                                                                                                                                         ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_datain_reg10 ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.070      ; 0.946      ;
; 0.642 ; Video_In:vin|Altera_UP_ITU_R_656_Decoder:ITU_R_656_Decoder|CrCb[1]                                                                                                                                         ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_datain_reg9  ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.070      ; 0.946      ;
; 0.648 ; Video_In:vin|Altera_UP_ITU_R_656_Decoder:ITU_R_656_Decoder|Y[0]                                                                                                                                            ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_datain_reg0  ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.070      ; 0.952      ;
; 0.649 ; Video_In:vin|Altera_UP_ITU_R_656_Decoder:ITU_R_656_Decoder|Y[2]                                                                                                                                            ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_datain_reg2  ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.070      ; 0.953      ;
; 0.650 ; Video_In:vin|Altera_UP_ITU_R_656_Decoder:ITU_R_656_Decoder|active_even_line[2]                                                                                                                             ; Video_In:vin|Altera_UP_ITU_R_656_Decoder:ITU_R_656_Decoder|active_even_line[3]                                                                                                                                                       ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.000      ; 0.916      ;
; 0.650 ; Video_In:vin|Altera_UP_ITU_R_656_Decoder:ITU_R_656_Decoder|active_odd_line[3]                                                                                                                              ; Video_In:vin|Altera_UP_ITU_R_656_Decoder:ITU_R_656_Decoder|active_odd_line[4]                                                                                                                                                        ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.000      ; 0.916      ;
; 0.659 ; Video_In:vin|Altera_UP_ITU_R_656_Decoder:ITU_R_656_Decoder|video_shift_reg[4][5]                                                                                                                           ; Video_In:vin|Altera_UP_ITU_R_656_Decoder:ITU_R_656_Decoder|Y[5]                                                                                                                                                                      ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.001      ; 0.926      ;
; 0.666 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[1]                    ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_41c:wrptr_gp|sub_parity12a0                                             ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.000      ; 0.932      ;
; 0.667 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[4]                    ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_address_reg4 ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.083      ; 0.984      ;
; 0.672 ; Video_In:vin|Altera_UP_ITU_R_656_Decoder:ITU_R_656_Decoder|Y[4]                                                                                                                                            ; Video_In:vin|Altera_UP_ITU_R_656_Decoder:ITU_R_656_Decoder|CrCb[4]                                                                                                                                                                   ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.000      ; 0.938      ;
; 0.673 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[1]                    ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|delayed_wrptr_g[1]                                                                    ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.000      ; 0.939      ;
; 0.673 ; Video_In:vin|Altera_UP_ITU_R_656_Decoder:ITU_R_656_Decoder|Y[6]                                                                                                                                            ; Video_In:vin|Altera_UP_ITU_R_656_Decoder:ITU_R_656_Decoder|CrCb[6]                                                                                                                                                                   ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.000      ; 0.939      ;
; 0.673 ; Video_In:vin|Altera_UP_ITU_R_656_Decoder:ITU_R_656_Decoder|Y[2]                                                                                                                                            ; Video_In:vin|Altera_UP_ITU_R_656_Decoder:ITU_R_656_Decoder|CrCb[2]                                                                                                                                                                   ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.000      ; 0.939      ;
; 0.675 ; Video_In:vin|Altera_UP_ITU_R_656_Decoder:ITU_R_656_Decoder|video_shift_reg[2][0]                                                                                                                           ; Video_In:vin|Altera_UP_ITU_R_656_Decoder:ITU_R_656_Decoder|video_shift_reg[3][0]                                                                                                                                                     ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.000      ; 0.941      ;
; 0.675 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[5]                    ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_address_reg5 ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.083      ; 0.992      ;
; 0.675 ; Video_In:vin|Altera_UP_ITU_R_656_Decoder:ITU_R_656_Decoder|video_shift_reg[3][1]                                                                                                                           ; Video_In:vin|Altera_UP_ITU_R_656_Decoder:ITU_R_656_Decoder|video_shift_reg[4][1]                                                                                                                                                     ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.000      ; 0.941      ;
; 0.676 ; Video_In:vin|Altera_UP_ITU_R_656_Decoder:ITU_R_656_Decoder|active_even_line[5]                                                                                                                             ; Video_In:vin|Altera_UP_ITU_R_656_Decoder:ITU_R_656_Decoder|active_even_line[6]                                                                                                                                                       ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.000      ; 0.942      ;
; 0.676 ; Video_In:vin|Altera_UP_ITU_R_656_Decoder:ITU_R_656_Decoder|active_even_line[6]                                                                                                                             ; Video_In:vin|Altera_UP_ITU_R_656_Decoder:ITU_R_656_Decoder|pixel_info[0]                                                                                                                                                             ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.000      ; 0.942      ;
; 0.677 ; Video_In:vin|Altera_UP_ITU_R_656_Decoder:ITU_R_656_Decoder|video_shift_reg[3][2]                                                                                                                           ; Video_In:vin|Altera_UP_ITU_R_656_Decoder:ITU_R_656_Decoder|video_shift_reg[4][2]                                                                                                                                                     ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.000      ; 0.943      ;
; 0.677 ; Video_In:vin|Altera_UP_ITU_R_656_Decoder:ITU_R_656_Decoder|active_even_line[6]                                                                                                                             ; Video_In:vin|Altera_UP_ITU_R_656_Decoder:ITU_R_656_Decoder|pixel_info[1]                                                                                                                                                             ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.000      ; 0.943      ;
; 0.698 ; Video_In:vin|Altera_UP_ITU_R_656_Decoder:ITU_R_656_Decoder|video_shift_reg[2][4]                                                                                                                           ; Video_In:vin|Altera_UP_ITU_R_656_Decoder:ITU_R_656_Decoder|video_shift_reg[3][4]                                                                                                                                                     ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.002      ; 0.966      ;
; 0.700 ; Video_In:vin|Altera_UP_ITU_R_656_Decoder:ITU_R_656_Decoder|video_shift_reg[1][6]                                                                                                                           ; Video_In:vin|Altera_UP_ITU_R_656_Decoder:ITU_R_656_Decoder|video_shift_reg[2][6]                                                                                                                                                     ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.000      ; 0.966      ;
; 0.700 ; Video_In:vin|Altera_UP_ITU_R_656_Decoder:ITU_R_656_Decoder|video_shift_reg[2][5]                                                                                                                           ; Video_In:vin|Altera_UP_ITU_R_656_Decoder:ITU_R_656_Decoder|video_shift_reg[3][5]                                                                                                                                                     ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.002      ; 0.968      ;
; 0.700 ; Video_In:vin|Altera_UP_ITU_R_656_Decoder:ITU_R_656_Decoder|video_shift_reg[3][0]                                                                                                                           ; Video_In:vin|Altera_UP_ITU_R_656_Decoder:ITU_R_656_Decoder|video_shift_reg[4][0]                                                                                                                                                     ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.002      ; 0.968      ;
; 0.701 ; Video_In:vin|Altera_UP_ITU_R_656_Decoder:ITU_R_656_Decoder|video_shift_reg[3][6]                                                                                                                           ; Video_In:vin|Altera_UP_ITU_R_656_Decoder:ITU_R_656_Decoder|video_shift_reg[4][6]                                                                                                                                                     ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.001      ; 0.968      ;
; 0.703 ; Video_In:vin|Altera_UP_ITU_R_656_Decoder:ITU_R_656_Decoder|video_shift_reg[1][3]                                                                                                                           ; Video_In:vin|Altera_UP_ITU_R_656_Decoder:ITU_R_656_Decoder|video_shift_reg[2][3]                                                                                                                                                     ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.001      ; 0.970      ;
; 0.703 ; Video_In:vin|Altera_UP_ITU_R_656_Decoder:ITU_R_656_Decoder|video_shift_reg[3][7]                                                                                                                           ; Video_In:vin|Altera_UP_ITU_R_656_Decoder:ITU_R_656_Decoder|video_shift_reg[4][7]                                                                                                                                                     ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.001      ; 0.970      ;
; 0.703 ; Video_In:vin|Altera_UP_ITU_R_656_Decoder:ITU_R_656_Decoder|video_shift_reg[4][4]                                                                                                                           ; Video_In:vin|Altera_UP_ITU_R_656_Decoder:ITU_R_656_Decoder|Y[4]                                                                                                                                                                      ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.001      ; 0.970      ;
; 0.703 ; Video_In:vin|Altera_UP_ITU_R_656_Decoder:ITU_R_656_Decoder|video_shift_reg[4][3]                                                                                                                           ; Video_In:vin|Altera_UP_ITU_R_656_Decoder:ITU_R_656_Decoder|Y[3]                                                                                                                                                                      ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.001      ; 0.970      ;
; 0.705 ; Video_In:vin|Altera_UP_ITU_R_656_Decoder:ITU_R_656_Decoder|video_shift_reg[1][5]                                                                                                                           ; Video_In:vin|Altera_UP_ITU_R_656_Decoder:ITU_R_656_Decoder|video_shift_reg[2][5]                                                                                                                                                     ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.001      ; 0.972      ;
; 0.708 ; Video_In:vin|Altera_UP_ITU_R_656_Decoder:ITU_R_656_Decoder|video_shift_reg[1][2]                                                                                                                           ; Video_In:vin|Altera_UP_ITU_R_656_Decoder:ITU_R_656_Decoder|video_shift_reg[2][2]                                                                                                                                                     ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.001      ; 0.975      ;
; 0.708 ; Video_In:vin|Altera_UP_ITU_R_656_Decoder:ITU_R_656_Decoder|video_shift_reg[3][4]                                                                                                                           ; Video_In:vin|Altera_UP_ITU_R_656_Decoder:ITU_R_656_Decoder|video_shift_reg[4][4]                                                                                                                                                     ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.001      ; 0.975      ;
; 0.734 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[0]                    ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_41c:wrptr_gp|sub_parity12a0                                             ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.001      ; 1.001      ;
; 0.761 ; Video_In:vin|Altera_UP_ITU_R_656_Decoder:ITU_R_656_Decoder|video_shift_reg[1][6]                                                                                                                           ; Video_In:vin|Altera_UP_ITU_R_656_Decoder:ITU_R_656_Decoder|active_even_line[2]                                                                                                                                                       ; CLOCK_27     ; CLOCK_27    ; 0.000        ; -0.001     ; 1.026      ;
; 0.767 ; Video_In:vin|Altera_UP_ITU_R_656_Decoder:ITU_R_656_Decoder|active_odd_line[4]                                                                                                                              ; Video_In:vin|Altera_UP_ITU_R_656_Decoder:ITU_R_656_Decoder|active_odd_line[5]                                                                                                                                                        ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.000      ; 1.033      ;
; 0.774 ; Video_In:vin|Altera_UP_ITU_R_656_Decoder:ITU_R_656_Decoder|active_even_line[3]                                                                                                                             ; Video_In:vin|Altera_UP_ITU_R_656_Decoder:ITU_R_656_Decoder|active_even_line[4]                                                                                                                                                       ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.000      ; 1.040      ;
; 0.774 ; Video_In:vin|Altera_UP_ITU_R_656_Decoder:ITU_R_656_Decoder|active_odd_line[2]                                                                                                                              ; Video_In:vin|Altera_UP_ITU_R_656_Decoder:ITU_R_656_Decoder|active_odd_line[3]                                                                                                                                                        ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.000      ; 1.040      ;
; 0.801 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_41c:wrptr_gp|parity11                         ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[3]                                              ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.000      ; 1.067      ;
; 0.801 ; Video_In:vin|Altera_UP_ITU_R_656_Decoder:ITU_R_656_Decoder|active_odd_line[6]                                                                                                                              ; Video_In:vin|Altera_UP_ITU_R_656_Decoder:ITU_R_656_Decoder|pixel_info[1]                                                                                                                                                             ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.000      ; 1.067      ;
; 0.803 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_41c:wrptr_gp|parity11                         ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[5]                                              ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.000      ; 1.069      ;
; 0.805 ; Video_In:vin|Altera_UP_ITU_R_656_Decoder:ITU_R_656_Decoder|video_shift_reg[3][5]                                                                                                                           ; Video_In:vin|Altera_UP_ITU_R_656_Decoder:ITU_R_656_Decoder|video_shift_reg[4][5]                                                                                                                                                     ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.001      ; 1.072      ;
; 0.805 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_41c:wrptr_gp|parity11                         ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[4]                                              ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.000      ; 1.071      ;
; 0.807 ; Video_In:vin|Altera_UP_ITU_R_656_Decoder:ITU_R_656_Decoder|video_shift_reg[1][1]                                                                                                                           ; Video_In:vin|Altera_UP_ITU_R_656_Decoder:ITU_R_656_Decoder|video_shift_reg[2][1]                                                                                                                                                     ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.001      ; 1.074      ;
; 0.807 ; Video_In:vin|Altera_UP_ITU_R_656_Decoder:ITU_R_656_Decoder|active_odd_line[5]                                                                                                                              ; Video_In:vin|Altera_UP_ITU_R_656_Decoder:ITU_R_656_Decoder|active_odd_line[6]                                                                                                                                                        ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.000      ; 1.073      ;
; 0.816 ; Video_In:vin|Altera_UP_ITU_R_656_Decoder:ITU_R_656_Decoder|active_even_line[4]                                                                                                                             ; Video_In:vin|Altera_UP_ITU_R_656_Decoder:ITU_R_656_Decoder|active_even_line[5]                                                                                                                                                       ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.000      ; 1.082      ;
; 0.818 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|alt_synch_pipe_9u7:ws_dgrp|dffpipe_3v8:dffpipe21|dffe22a[6] ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|alt_synch_pipe_9u7:ws_dgrp|dffpipe_3v8:dffpipe21|dffe23a[6]                           ; CLOCK_27     ; CLOCK_27    ; 0.000        ; -0.001     ; 1.083      ;
; 0.822 ; Video_In:vin|Altera_UP_ITU_R_656_Decoder:ITU_R_656_Decoder|active_odd_line[1]                                                                                                                              ; Video_In:vin|Altera_UP_ITU_R_656_Decoder:ITU_R_656_Decoder|active_odd_line[2]                                                                                                                                                        ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.000      ; 1.088      ;
; 0.825 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[6]                    ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[8]                                              ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.000      ; 1.091      ;
; 0.827 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[6]                    ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[7]                                              ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.000      ; 1.093      ;
; 0.833 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|alt_synch_pipe_9u7:ws_dgrp|dffpipe_3v8:dffpipe21|dffe22a[1] ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|alt_synch_pipe_9u7:ws_dgrp|dffpipe_3v8:dffpipe21|dffe23a[1]                           ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.000      ; 1.099      ;
; 0.835 ; Video_In:vin|Altera_UP_ITU_R_656_Decoder:ITU_R_656_Decoder|active_odd_line[5]                                                                                                                              ; Video_In:vin|Altera_UP_ITU_R_656_Decoder:ITU_R_656_Decoder|pixel_info[0]                                                                                                                                                             ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.000      ; 1.101      ;
; 0.839 ; Video_In:vin|Altera_UP_ITU_R_656_Decoder:ITU_R_656_Decoder|video_shift_reg[4][7]                                                                                                                           ; Video_In:vin|Altera_UP_ITU_R_656_Decoder:ITU_R_656_Decoder|Y[7]                                                                                                                                                                      ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.002      ; 1.107      ;
; 0.847 ; Video_In:vin|Altera_UP_ITU_R_656_Decoder:ITU_R_656_Decoder|active_even_line[1]                                                                                                                             ; Video_In:vin|Altera_UP_ITU_R_656_Decoder:ITU_R_656_Decoder|active_even_line[2]                                                                                                                                                       ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.000      ; 1.113      ;
; 0.848 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|alt_synch_pipe_9u7:ws_dgrp|dffpipe_3v8:dffpipe21|dffe22a[3] ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|alt_synch_pipe_9u7:ws_dgrp|dffpipe_3v8:dffpipe21|dffe23a[3]                           ; CLOCK_27     ; CLOCK_27    ; 0.000        ; -0.001     ; 1.113      ;
; 0.853 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|alt_synch_pipe_9u7:ws_dgrp|dffpipe_3v8:dffpipe21|dffe22a[0] ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|alt_synch_pipe_9u7:ws_dgrp|dffpipe_3v8:dffpipe21|dffe23a[0]                           ; CLOCK_27     ; CLOCK_27    ; 0.000        ; -0.001     ; 1.118      ;
; 0.856 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|alt_synch_pipe_9u7:ws_dgrp|dffpipe_3v8:dffpipe21|dffe22a[2] ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|alt_synch_pipe_9u7:ws_dgrp|dffpipe_3v8:dffpipe21|dffe23a[2]                           ; CLOCK_27     ; CLOCK_27    ; 0.000        ; -0.001     ; 1.121      ;
; 0.857 ; Video_In:vin|Altera_UP_ITU_R_656_Decoder:ITU_R_656_Decoder|video_shift_reg[1][0]                                                                                                                           ; Video_In:vin|Altera_UP_ITU_R_656_Decoder:ITU_R_656_Decoder|video_shift_reg[2][0]                                                                                                                                                     ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.001      ; 1.124      ;
; 0.860 ; Video_In:vin|Altera_UP_ITU_R_656_Decoder:ITU_R_656_Decoder|active_even_line[5]                                                                                                                             ; Video_In:vin|Altera_UP_ITU_R_656_Decoder:ITU_R_656_Decoder|pixel_info[0]                                                                                                                                                             ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.000      ; 1.126      ;
; 0.861 ; Video_In:vin|Altera_UP_ITU_R_656_Decoder:ITU_R_656_Decoder|active_even_line[5]                                                                                                                             ; Video_In:vin|Altera_UP_ITU_R_656_Decoder:ITU_R_656_Decoder|pixel_info[1]                                                                                                                                                             ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.000      ; 1.127      ;
; 0.889 ; Video_In:vin|Altera_UP_ITU_R_656_Decoder:ITU_R_656_Decoder|Y[7]                                                                                                                                            ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_datain_reg7  ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.072      ; 1.195      ;
; 0.898 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[3]                    ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|delayed_wrptr_g[3]                                                                    ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.001      ; 1.165      ;
; 0.899 ; Video_In:vin|Altera_UP_ITU_R_656_Decoder:ITU_R_656_Decoder|Y[1]                                                                                                                                            ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_datain_reg1  ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.074      ; 1.207      ;
; 0.919 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[1]                    ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_address_reg1 ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.082      ; 1.235      ;
; 0.920 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[3]                    ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_address_reg3 ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.083      ; 1.237      ;
; 0.924 ; Video_In:vin|Altera_UP_ITU_R_656_Decoder:ITU_R_656_Decoder|video_shift_reg[4][2]                                                                                                                           ; Video_In:vin|Altera_UP_ITU_R_656_Decoder:ITU_R_656_Decoder|Y[2]                                                                                                                                                                      ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.004      ; 1.194      ;
; 0.925 ; Video_In:vin|Altera_UP_ITU_R_656_Decoder:ITU_R_656_Decoder|video_shift_reg[2][6]                                                                                                                           ; Video_In:vin|Altera_UP_ITU_R_656_Decoder:ITU_R_656_Decoder|video_shift_reg[3][6]                                                                                                                                                     ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.004      ; 1.195      ;
; 0.925 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[0]                    ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_address_reg0 ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.083      ; 1.242      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'avconf:avc|mI2C_CTRL_CLK'                                                                                                                                                          ;
+-------+-----------------------------------------------+-----------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                                     ; To Node                                       ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------+-----------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; 0.391 ; avconf:avc|LUT_INDEX[0]                       ; avconf:avc|LUT_INDEX[0]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; avconf:avc|I2C_Controller:u0|END              ; avconf:avc|I2C_Controller:u0|END              ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; avconf:avc|mSetup_ST.0001                     ; avconf:avc|mSetup_ST.0001                     ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; avconf:avc|I2C_Controller:u0|ACK3             ; avconf:avc|I2C_Controller:u0|ACK3             ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; avconf:avc|I2C_Controller:u0|ACK2             ; avconf:avc|I2C_Controller:u0|ACK2             ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; avconf:avc|I2C_Controller:u0|ACK1             ; avconf:avc|I2C_Controller:u0|ACK1             ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; avconf:avc|mI2C_GO                            ; avconf:avc|mI2C_GO                            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; avconf:avc|I2C_Controller:u0|SCLK             ; avconf:avc|I2C_Controller:u0|SCLK             ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.657      ;
; 0.605 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|LUT_INDEX[2]                       ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.023      ; 2.144      ;
; 0.627 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_DATA[22]                      ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 3.386      ; 4.529      ;
; 0.664 ; avconf:avc|mI2C_DATA[22]                      ; avconf:avc|I2C_Controller:u0|SD[22]           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.930      ;
; 0.676 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|LUT_INDEX[3]                       ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.023      ; 2.215      ;
; 0.725 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mSetup_ST.0001                     ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 3.386      ; 4.627      ;
; 0.725 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mSetup_ST.0000                     ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 3.386      ; 4.627      ;
; 0.725 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mSetup_ST.0010                     ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 3.386      ; 4.627      ;
; 0.725 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_GO                            ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 3.386      ; 4.627      ;
; 0.728 ; avconf:avc|I2C_Controller:u0|END              ; avconf:avc|mI2C_GO                            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.994      ;
; 0.732 ; avconf:avc|I2C_Controller:u0|END              ; avconf:avc|mSetup_ST.0000                     ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.998      ;
; 0.734 ; avconf:avc|I2C_Controller:u0|END              ; avconf:avc|mSetup_ST.0010                     ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.000      ;
; 0.747 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|LUT_INDEX[4]                       ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.023      ; 2.286      ;
; 0.762 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|LUT_INDEX[5]                       ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.023      ; 2.301      ;
; 0.764 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4]    ; avconf:avc|I2C_Controller:u0|ACK3             ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.030      ;
; 0.764 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4]    ; avconf:avc|I2C_Controller:u0|ACK2             ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.030      ;
; 0.783 ; avconf:avc|mSetup_ST.0001                     ; avconf:avc|mI2C_GO                            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.049      ;
; 0.799 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[5]    ; avconf:avc|I2C_Controller:u0|SCLK             ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.065      ;
; 0.799 ; avconf:avc|mSetup_ST.0010                     ; avconf:avc|mSetup_ST.0000                     ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.065      ;
; 0.803 ; avconf:avc|mSetup_ST.0001                     ; avconf:avc|mSetup_ST.0000                     ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.069      ;
; 0.805 ; avconf:avc|mSetup_ST.0001                     ; avconf:avc|mSetup_ST.0010                     ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.071      ;
; 0.808 ; avconf:avc|LUT_INDEX[2]                       ; avconf:avc|LUT_INDEX[2]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.074      ;
; 0.816 ; avconf:avc|LUT_INDEX[5]                       ; avconf:avc|LUT_INDEX[5]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.082      ;
; 0.817 ; avconf:avc|LUT_INDEX[4]                       ; avconf:avc|LUT_INDEX[4]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.083      ;
; 0.823 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_DATA[10]                      ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 3.383      ; 4.722      ;
; 0.823 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_DATA[12]                      ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 3.383      ; 4.722      ;
; 0.831 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[5]    ; avconf:avc|I2C_Controller:u0|SD_COUNTER[5]    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.097      ;
; 0.831 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_DATA[4]                       ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 3.382      ; 4.729      ;
; 0.831 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_DATA[7]                       ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 3.382      ; 4.729      ;
; 0.832 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_DATA[3]                       ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 3.383      ; 4.731      ;
; 0.832 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_DATA[2]                       ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 3.383      ; 4.731      ;
; 0.832 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_DATA[13]                      ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 3.383      ; 4.731      ;
; 0.841 ; avconf:avc|LUT_INDEX[3]                       ; avconf:avc|LUT_INDEX[3]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.107      ;
; 0.841 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1]    ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1]    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.107      ;
; 0.841 ; avconf:avc|mSetup_ST.0010                     ; avconf:avc|mI2C_GO                            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.107      ;
; 0.842 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.108      ;
; 0.845 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[0]    ; avconf:avc|I2C_Controller:u0|SD_COUNTER[0]    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.111      ;
; 0.845 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_DATA[11]                      ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 3.382      ; 4.743      ;
; 0.845 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_DATA[6]                       ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 3.382      ; 4.743      ;
; 0.863 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2]    ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2]    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.129      ;
; 0.878 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 3.383      ; 4.777      ;
; 0.885 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_DATA[1]                       ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 3.378      ; 4.779      ;
; 0.891 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_DATA[0]                       ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 3.379      ; 4.786      ;
; 0.891 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_DATA[9]                       ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 3.379      ; 4.786      ;
; 0.912 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_DATA[5]                       ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 3.383      ; 4.811      ;
; 0.912 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_DATA[15]                      ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 3.383      ; 4.811      ;
; 0.923 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_DATA[8]                       ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 3.383      ; 4.822      ;
; 0.923 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_DATA[14]                      ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 3.383      ; 4.822      ;
; 0.927 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|LUT_INDEX[0]                       ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 3.382      ; 4.825      ;
; 0.979 ; avconf:avc|mI2C_DATA[4]                       ; avconf:avc|I2C_Controller:u0|SD[4]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.004      ; 1.249      ;
; 0.986 ; avconf:avc|mI2C_DATA[3]                       ; avconf:avc|I2C_Controller:u0|SD[3]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.003      ; 1.255      ;
; 0.986 ; avconf:avc|mI2C_DATA[7]                       ; avconf:avc|I2C_Controller:u0|SD[7]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.004      ; 1.256      ;
; 0.987 ; avconf:avc|mI2C_DATA[6]                       ; avconf:avc|I2C_Controller:u0|SD[6]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.003      ; 1.256      ;
; 0.995 ; avconf:avc|mI2C_DATA[1]                       ; avconf:avc|I2C_Controller:u0|SD[1]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.008      ; 1.269      ;
; 1.001 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4]    ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4]    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.267      ;
; 1.005 ; avconf:avc|mSetup_ST.0000                     ; avconf:avc|mSetup_ST.0001                     ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.271      ;
; 1.008 ; avconf:avc|I2C_Controller:u0|END              ; avconf:avc|mSetup_ST.0001                     ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.274      ;
; 1.067 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4]    ; avconf:avc|I2C_Controller:u0|ACK1             ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.333      ;
; 1.072 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[5]    ; avconf:avc|I2C_Controller:u0|END              ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.338      ;
; 1.105 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|LUT_INDEX[2]                       ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; -0.500       ; 1.023      ; 2.144      ;
; 1.126 ; avconf:avc|mI2C_DATA[10]                      ; avconf:avc|I2C_Controller:u0|SD[10]           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.003      ; 1.395      ;
; 1.127 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_DATA[22]                      ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; -0.500       ; 3.386      ; 4.529      ;
; 1.135 ; avconf:avc|mI2C_DATA[0]                       ; avconf:avc|I2C_Controller:u0|SD[0]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.007      ; 1.408      ;
; 1.159 ; avconf:avc|mI2C_DATA[2]                       ; avconf:avc|I2C_Controller:u0|SD[2]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.003      ; 1.428      ;
; 1.176 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|LUT_INDEX[3]                       ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; -0.500       ; 1.023      ; 2.215      ;
; 1.188 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[5]    ; avconf:avc|I2C_Controller:u0|ACK1             ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.454      ;
; 1.191 ; avconf:avc|LUT_INDEX[2]                       ; avconf:avc|LUT_INDEX[3]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.457      ;
; 1.200 ; avconf:avc|LUT_INDEX[4]                       ; avconf:avc|LUT_INDEX[5]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.466      ;
; 1.206 ; avconf:avc|mI2C_DATA[13]                      ; avconf:avc|I2C_Controller:u0|SD[13]           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.002      ; 1.474      ;
; 1.216 ; avconf:avc|mI2C_DATA[9]                       ; avconf:avc|I2C_Controller:u0|SD[9]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.007      ; 1.489      ;
; 1.224 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1]    ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2]    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.490      ;
; 1.225 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4]    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.491      ;
; 1.225 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mSetup_ST.0001                     ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; -0.500       ; 3.386      ; 4.627      ;
; 1.225 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mSetup_ST.0000                     ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; -0.500       ; 3.386      ; 4.627      ;
; 1.225 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mSetup_ST.0010                     ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; -0.500       ; 3.386      ; 4.627      ;
; 1.225 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_GO                            ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; -0.500       ; 3.386      ; 4.627      ;
; 1.227 ; avconf:avc|LUT_INDEX[3]                       ; avconf:avc|LUT_INDEX[4]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.493      ;
; 1.235 ; avconf:avc|LUT_DATA[15]                       ; avconf:avc|mI2C_DATA[15]                      ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; -1.417     ; 0.084      ;
; 1.241 ; avconf:avc|LUT_DATA[12]                       ; avconf:avc|mI2C_DATA[12]                      ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; -1.423     ; 0.084      ;
; 1.242 ; avconf:avc|LUT_DATA[10]                       ; avconf:avc|mI2C_DATA[10]                      ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; -1.424     ; 0.084      ;
; 1.247 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|LUT_INDEX[4]                       ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; -0.500       ; 1.023      ; 2.286      ;
; 1.255 ; avconf:avc|I2C_Controller:u0|SDO~_Duplicate_1 ; avconf:avc|I2C_Controller:u0|SDO~_Duplicate_1 ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.521      ;
; 1.255 ; avconf:avc|LUT_DATA[4]                        ; avconf:avc|mI2C_DATA[4]                       ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; -1.437     ; 0.084      ;
; 1.256 ; avconf:avc|LUT_DATA[7]                        ; avconf:avc|mI2C_DATA[7]                       ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; -1.438     ; 0.084      ;
; 1.257 ; avconf:avc|LUT_DATA[13]                       ; avconf:avc|mI2C_DATA[13]                      ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; -1.439     ; 0.084      ;
; 1.259 ; avconf:avc|LUT_DATA[11]                       ; avconf:avc|mI2C_DATA[11]                      ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; -1.441     ; 0.084      ;
; 1.260 ; avconf:avc|LUT_DATA[6]                        ; avconf:avc|mI2C_DATA[6]                       ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; -1.442     ; 0.084      ;
; 1.262 ; avconf:avc|LUT_INDEX[2]                       ; avconf:avc|LUT_INDEX[4]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.528      ;
; 1.262 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|LUT_INDEX[5]                       ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; -0.500       ; 1.023      ; 2.301      ;
; 1.271 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[0]    ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1]    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.537      ;
; 1.274 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2]    ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.540      ;
; 1.295 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1]    ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.561      ;
; 1.296 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SD_COUNTER[5]    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.562      ;
+-------+-----------------------------------------------+-----------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'pll|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                           ;
+-------+--------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                          ; To Node                                                                                                                            ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; 0.391 ; vga_adapter:VGA|vga_controller:controller|yCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[0]                                                                              ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; vga_adapter:VGA|vga_controller:controller|yCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[2]                                                                              ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; vga_adapter:VGA|vga_controller:controller|yCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[3]                                                                              ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                                              ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                                              ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                                              ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; vga_adapter:VGA|vga_controller:controller|yCounter[7]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[7]                                                                              ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; vga_adapter:VGA|vga_controller:controller|yCounter[8]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[8]                                                                              ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; vga_adapter:VGA|vga_controller:controller|yCounter[9]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[9]                                                                              ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; vga_adapter:VGA|vga_controller:controller|yCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[1]                                                                              ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.811 ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                                              ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.077      ;
; 0.815 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|address_reg_a[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|out_address_reg_a[4]             ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.081      ;
; 0.821 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                                              ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.087      ;
; 0.825 ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                                              ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.091      ;
; 0.838 ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                                              ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.104      ;
; 0.862 ; vga_adapter:VGA|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[0]                                                                              ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.128      ;
; 0.865 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                                              ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.131      ;
; 0.865 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                                              ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.131      ;
; 0.931 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|address_reg_a[0] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|out_address_reg_a[0]             ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; -0.004     ; 1.193      ;
; 0.969 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|address_reg_a[1] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|out_address_reg_a[1]             ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; -0.004     ; 1.231      ;
; 0.978 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[9]                                                                              ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.244      ;
; 0.979 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                                              ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.245      ;
; 1.072 ; vga_adapter:VGA|vga_controller:controller|xCounter[9]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[9]                                                                              ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.338      ;
; 1.085 ; vga_adapter:VGA|vga_controller:controller|xCounter[9]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_HS1                                                                                  ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.350      ;
; 1.130 ; vga_adapter:VGA|vga_controller:controller|yCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                                  ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.395      ;
; 1.186 ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a46~porta_address_reg5 ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.056      ; 1.476      ;
; 1.194 ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                                              ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.460      ;
; 1.208 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                                              ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.474      ;
; 1.208 ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                                              ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.474      ;
; 1.248 ; vga_adapter:VGA|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                                              ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.514      ;
; 1.251 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                                              ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.517      ;
; 1.251 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                                              ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.517      ;
; 1.251 ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_HS1                                                                                  ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.516      ;
; 1.257 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[9]                                                                              ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.523      ;
; 1.258 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                                              ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.524      ;
; 1.272 ; vga_adapter:VGA|vga_controller:controller|yCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                                  ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.537      ;
; 1.279 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                                              ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.545      ;
; 1.279 ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                                              ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.545      ;
; 1.296 ; vga_adapter:VGA|vga_controller:controller|xCounter[8]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_HS1                                                                                  ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.561      ;
; 1.316 ; vga_adapter:VGA|vga_controller:controller|yCounter[7]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_BLANK1                                                                               ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.581      ;
; 1.319 ; vga_adapter:VGA|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                                              ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.585      ;
; 1.322 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                                              ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.588      ;
; 1.331 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a46~porta_address_reg3 ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.056      ; 1.621      ;
; 1.350 ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                                              ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.616      ;
; 1.357 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                                              ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.623      ;
; 1.367 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                                              ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.633      ;
; 1.373 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_HS1                                                                                  ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.638      ;
; 1.390 ; vga_adapter:VGA|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                                              ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.656      ;
; 1.400 ; vga_adapter:VGA|vga_controller:controller|yCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                                  ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.665      ;
; 1.407 ; vga_adapter:VGA|vga_controller:controller|yCounter[7]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                                  ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.672      ;
; 1.412 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|address_reg_a[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|out_address_reg_a[2]             ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.009      ; 1.687      ;
; 1.435 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a21~porta_address_reg2 ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.062      ; 1.731      ;
; 1.437 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[8]                                                                              ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.703      ;
; 1.438 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                                              ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.704      ;
; 1.444 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                                              ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.710      ;
; 1.445 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                                              ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.711      ;
; 1.461 ; vga_adapter:VGA|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                                              ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.727      ;
; 1.475 ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a31~porta_address_reg5 ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.050      ; 1.759      ;
; 1.475 ; vga_adapter:VGA|vga_controller:controller|yCounter[8]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_BLANK1                                                                               ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.740      ;
; 1.481 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                                              ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.747      ;
; 1.500 ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_BLANK1                                                                               ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.765      ;
; 1.503 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_HS1                                                                                  ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.768      ;
; 1.509 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|address_reg_a[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|out_address_reg_a[3]             ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.009      ; 1.784      ;
; 1.512 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[9]                                                                              ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.778      ;
; 1.522 ; vga_adapter:VGA|vga_controller:controller|yCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                                  ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.787      ;
; 1.543 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[8]                                                                              ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.809      ;
; 1.552 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                                              ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.818      ;
; 1.552 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                                              ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.818      ;
; 1.566 ; vga_adapter:VGA|vga_controller:controller|yCounter[8]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                                  ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.831      ;
; 1.580 ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                                              ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.846      ;
; 1.593 ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_BLANK1                                                                               ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.858      ;
; 1.600 ; vga_adapter:VGA|vga_controller:controller|xCounter[8]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[8]                                                                              ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.866      ;
; 1.609 ; vga_adapter:VGA|vga_controller:controller|xCounter[9]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_BLANK1                                                                               ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.874      ;
; 1.612 ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_HS1                                                                                  ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.877      ;
; 1.623 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                                              ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.889      ;
; 1.636 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a2~porta_address_reg3  ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.070      ; 1.940      ;
; 1.638 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[2]                                                                              ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.904      ;
; 1.640 ; vga_adapter:VGA|vga_controller:controller|yCounter[9]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                                  ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.905      ;
; 1.645 ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[9]                                                                              ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.911      ;
; 1.646 ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                                              ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.912      ;
; 1.651 ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                                              ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.917      ;
; 1.684 ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                                  ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.949      ;
; 1.690 ; vga_adapter:VGA|vga_controller:controller|yCounter[9]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_BLANK1                                                                               ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.955      ;
; 1.691 ; vga_adapter:VGA|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                                              ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.957      ;
; 1.696 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a49~porta_address_reg3 ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.044      ; 1.974      ;
; 1.704 ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                                  ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.969      ;
; 1.711 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                                              ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.977      ;
; 1.712 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[7]                                                                              ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.978      ;
; 1.715 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[0]                                                                              ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.981      ;
; 1.716 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[8]                                                                              ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.982      ;
; 1.717 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[1]                                                                              ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.983      ;
; 1.718 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[3]                                                                              ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.984      ;
; 1.720 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[9]                                                                              ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.986      ;
; 1.723 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                                              ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.989      ;
; 1.724 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                                              ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.990      ;
; 1.737 ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[9]                                                                              ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.003      ;
; 1.738 ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                                              ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.004      ;
; 1.762 ; vga_adapter:VGA|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                                              ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.028      ;
; 1.778 ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a49~porta_address_reg5 ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.044      ; 2.056      ;
; 1.800 ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[8]                                                                              ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.066      ;
+-------+--------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                    ; To Node                                                                                                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 8.300 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|dffpipe_c2e:rdaclr|dffe16a[0] ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[3]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.004      ; 1.740      ;
; 8.300 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|dffpipe_c2e:rdaclr|dffe16a[0] ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[5]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.004      ; 1.740      ;
; 8.300 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|dffpipe_c2e:rdaclr|dffe16a[0] ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[6]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.004      ; 1.740      ;
; 8.300 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|dffpipe_c2e:rdaclr|dffe16a[0] ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[7]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.004      ; 1.740      ;
; 8.300 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|dffpipe_c2e:rdaclr|dffe16a[0] ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_g86:rdptr_g1p|sub_parity6a1 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.004      ; 1.740      ;
; 8.300 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|dffpipe_c2e:rdaclr|dffe16a[0] ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_g86:rdptr_g1p|sub_parity6a0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.004      ; 1.740      ;
; 8.300 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|dffpipe_c2e:rdaclr|dffe16a[0] ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[8]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.004      ; 1.740      ;
; 8.300 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|dffpipe_c2e:rdaclr|dffe16a[0] ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_g86:rdptr_g1p|sub_parity6a2 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.004      ; 1.740      ;
; 8.300 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|dffpipe_c2e:rdaclr|dffe16a[0] ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_g86:rdptr_g1p|parity5       ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.004      ; 1.740      ;
; 8.300 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|dffpipe_c2e:rdaclr|dffe16a[0] ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[0]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.004      ; 1.740      ;
; 8.300 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|dffpipe_c2e:rdaclr|dffe16a[0] ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[4]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.004      ; 1.740      ;
; 8.310 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|dffpipe_c2e:rdaclr|dffe16a[0] ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|p0addr                                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.004      ; 1.730      ;
; 8.310 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|dffpipe_c2e:rdaclr|dffe16a[0] ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[2]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.004      ; 1.730      ;
; 8.310 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|dffpipe_c2e:rdaclr|dffe16a[0] ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[1]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.004      ; 1.730      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                    ; To Node                                                                                                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 11.460 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|dffpipe_c2e:rdaclr|dffe16a[0] ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|p0addr                                    ; CLOCK_50     ; CLOCK_50    ; -10.000      ; 0.004      ; 1.730      ;
; 11.460 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|dffpipe_c2e:rdaclr|dffe16a[0] ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[2]  ; CLOCK_50     ; CLOCK_50    ; -10.000      ; 0.004      ; 1.730      ;
; 11.460 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|dffpipe_c2e:rdaclr|dffe16a[0] ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[1]  ; CLOCK_50     ; CLOCK_50    ; -10.000      ; 0.004      ; 1.730      ;
; 11.470 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|dffpipe_c2e:rdaclr|dffe16a[0] ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[3]  ; CLOCK_50     ; CLOCK_50    ; -10.000      ; 0.004      ; 1.740      ;
; 11.470 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|dffpipe_c2e:rdaclr|dffe16a[0] ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[5]  ; CLOCK_50     ; CLOCK_50    ; -10.000      ; 0.004      ; 1.740      ;
; 11.470 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|dffpipe_c2e:rdaclr|dffe16a[0] ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[6]  ; CLOCK_50     ; CLOCK_50    ; -10.000      ; 0.004      ; 1.740      ;
; 11.470 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|dffpipe_c2e:rdaclr|dffe16a[0] ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[7]  ; CLOCK_50     ; CLOCK_50    ; -10.000      ; 0.004      ; 1.740      ;
; 11.470 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|dffpipe_c2e:rdaclr|dffe16a[0] ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_g86:rdptr_g1p|sub_parity6a1 ; CLOCK_50     ; CLOCK_50    ; -10.000      ; 0.004      ; 1.740      ;
; 11.470 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|dffpipe_c2e:rdaclr|dffe16a[0] ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_g86:rdptr_g1p|sub_parity6a0 ; CLOCK_50     ; CLOCK_50    ; -10.000      ; 0.004      ; 1.740      ;
; 11.470 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|dffpipe_c2e:rdaclr|dffe16a[0] ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[8]  ; CLOCK_50     ; CLOCK_50    ; -10.000      ; 0.004      ; 1.740      ;
; 11.470 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|dffpipe_c2e:rdaclr|dffe16a[0] ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_g86:rdptr_g1p|sub_parity6a2 ; CLOCK_50     ; CLOCK_50    ; -10.000      ; 0.004      ; 1.740      ;
; 11.470 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|dffpipe_c2e:rdaclr|dffe16a[0] ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_g86:rdptr_g1p|parity5       ; CLOCK_50     ; CLOCK_50    ; -10.000      ; 0.004      ; 1.740      ;
; 11.470 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|dffpipe_c2e:rdaclr|dffe16a[0] ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[0]  ; CLOCK_50     ; CLOCK_50    ; -10.000      ; 0.004      ; 1.740      ;
; 11.470 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|dffpipe_c2e:rdaclr|dffe16a[0] ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[4]  ; CLOCK_50     ; CLOCK_50    ; -10.000      ; 0.004      ; 1.740      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLOCK_27'                                                                                                                                                                                                                                                                               ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                                                                                                                                               ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_27 ; Rise       ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_address_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_address_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_27 ; Rise       ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_address_reg1 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_address_reg1 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_27 ; Rise       ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_address_reg2 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_address_reg2 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_27 ; Rise       ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_address_reg3 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_address_reg3 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_27 ; Rise       ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_address_reg4 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_address_reg4 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_27 ; Rise       ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_address_reg5 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_address_reg5 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_27 ; Rise       ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_address_reg6 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_address_reg6 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_27 ; Rise       ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_address_reg7 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_address_reg7 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_27 ; Rise       ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_datain_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_datain_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_27 ; Rise       ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_datain_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_datain_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_27 ; Rise       ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_datain_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_datain_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_27 ; Rise       ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_datain_reg11 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_datain_reg11 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_27 ; Rise       ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_datain_reg12 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_datain_reg12 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_27 ; Rise       ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_datain_reg13 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_datain_reg13 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_27 ; Rise       ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_datain_reg14 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_datain_reg14 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_27 ; Rise       ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_datain_reg15 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_datain_reg15 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_27 ; Rise       ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_datain_reg16 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_datain_reg16 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_27 ; Rise       ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_datain_reg17 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_datain_reg17 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_27 ; Rise       ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_datain_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_datain_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_27 ; Rise       ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_datain_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_datain_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_27 ; Rise       ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_datain_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_datain_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_27 ; Rise       ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_datain_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_datain_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_27 ; Rise       ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_datain_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_datain_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_27 ; Rise       ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_datain_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_datain_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_27 ; Rise       ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_datain_reg8  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_datain_reg8  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_27 ; Rise       ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_datain_reg9  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_datain_reg9  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_27 ; Rise       ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_27 ; Rise       ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_we_reg       ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_we_reg       ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_27 ; Rise       ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a10~portb_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a10~portb_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_27 ; Rise       ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a11~portb_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a11~portb_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_27 ; Rise       ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a12~portb_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a12~portb_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_27 ; Rise       ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a13~portb_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a13~portb_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_27 ; Rise       ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a14~portb_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a14~portb_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_27 ; Rise       ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a15~portb_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a15~portb_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_27 ; Rise       ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a16~portb_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a16~portb_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_27 ; Rise       ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a17~portb_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a17~portb_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_27 ; Rise       ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a1~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a1~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_27 ; Rise       ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a2~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a2~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_27 ; Rise       ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a3~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a3~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_27 ; Rise       ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a4~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a4~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_27 ; Rise       ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a5~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a5~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_27 ; Rise       ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a6~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a6~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_27 ; Rise       ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a7~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a7~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_27 ; Rise       ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a8~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a8~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_27 ; Rise       ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a9~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a9~portb_memory_reg0  ;
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; CLOCK_27 ; Rise       ; CLOCK_27                                                                                                                                                                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_27 ; Rise       ; Video_In:vin|Altera_UP_ITU_R_656_Decoder:ITU_R_656_Decoder|CrCb[0]                                                                                                                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; Video_In:vin|Altera_UP_ITU_R_656_Decoder:ITU_R_656_Decoder|CrCb[0]                                                                                                                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_27 ; Rise       ; Video_In:vin|Altera_UP_ITU_R_656_Decoder:ITU_R_656_Decoder|CrCb[1]                                                                                                                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; Video_In:vin|Altera_UP_ITU_R_656_Decoder:ITU_R_656_Decoder|CrCb[1]                                                                                                                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_27 ; Rise       ; Video_In:vin|Altera_UP_ITU_R_656_Decoder:ITU_R_656_Decoder|CrCb[2]                                                                                                                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; Video_In:vin|Altera_UP_ITU_R_656_Decoder:ITU_R_656_Decoder|CrCb[2]                                                                                                                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_27 ; Rise       ; Video_In:vin|Altera_UP_ITU_R_656_Decoder:ITU_R_656_Decoder|CrCb[3]                                                                                                                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; Video_In:vin|Altera_UP_ITU_R_656_Decoder:ITU_R_656_Decoder|CrCb[3]                                                                                                                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_27 ; Rise       ; Video_In:vin|Altera_UP_ITU_R_656_Decoder:ITU_R_656_Decoder|CrCb[4]                                                                                                                                                                   ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'avconf:avc|mI2C_CTRL_CLK'                                                                                        ;
+--------+--------------+----------------+------------------+--------------------------+------------+-----------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                    ; Clock Edge ; Target                                        ;
+--------+--------------+----------------+------------------+--------------------------+------------+-----------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|ACK1             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|ACK1             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|ACK2             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|ACK2             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|ACK3             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|ACK3             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|END              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|END              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SCLK             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SCLK             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SDO              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SDO              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SDO~_Duplicate_1 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SDO~_Duplicate_1 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[0]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[0]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[10]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[10]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[11]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[11]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[12]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[12]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[13]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[13]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[14]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[14]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[15]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[15]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[1]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[1]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[22]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[22]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[2]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[2]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[3]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[3]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[4]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[4]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[5]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[5]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[6]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[6]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[7]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[7]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[8]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[8]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[9]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[9]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD_COUNTER[0]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD_COUNTER[0]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD_COUNTER[5]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD_COUNTER[5]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|LUT_INDEX[0]                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|LUT_INDEX[0]                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|LUT_INDEX[1]                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|LUT_INDEX[1]                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|LUT_INDEX[2]                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|LUT_INDEX[2]                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|LUT_INDEX[3]                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|LUT_INDEX[3]                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|LUT_INDEX[4]                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|LUT_INDEX[4]                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|LUT_INDEX[5]                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|LUT_INDEX[5]                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|mI2C_DATA[0]                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|mI2C_DATA[0]                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|mI2C_DATA[10]                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|mI2C_DATA[10]                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|mI2C_DATA[11]                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|mI2C_DATA[11]                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|mI2C_DATA[12]                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|mI2C_DATA[12]                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|mI2C_DATA[13]                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|mI2C_DATA[13]                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|mI2C_DATA[14]                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|mI2C_DATA[14]                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|mI2C_DATA[15]                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|mI2C_DATA[15]                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|mI2C_DATA[1]                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|mI2C_DATA[1]                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|mI2C_DATA[22]                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|mI2C_DATA[22]                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|mI2C_DATA[2]                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|mI2C_DATA[2]                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|mI2C_DATA[3]                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|mI2C_DATA[3]                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|mI2C_DATA[4]                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|mI2C_DATA[4]                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|mI2C_DATA[5]                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|mI2C_DATA[5]                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|mI2C_DATA[6]                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|mI2C_DATA[6]                       ;
+--------+--------------+----------------+------------------+--------------------------+------------+-----------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'avconf:avc|LUT_INDEX[1]'                                                                    ;
+-------+--------------+----------------+------------------+-------------------------+------------+----------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                   ; Clock Edge ; Target                     ;
+-------+--------------+----------------+------------------+-------------------------+------------+----------------------------+
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Rise       ; avconf:avc|LUT_DATA[0]     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Rise       ; avconf:avc|LUT_DATA[0]     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Rise       ; avconf:avc|LUT_DATA[10]    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Rise       ; avconf:avc|LUT_DATA[10]    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Rise       ; avconf:avc|LUT_DATA[11]    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Rise       ; avconf:avc|LUT_DATA[11]    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Rise       ; avconf:avc|LUT_DATA[12]    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Rise       ; avconf:avc|LUT_DATA[12]    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Rise       ; avconf:avc|LUT_DATA[13]    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Rise       ; avconf:avc|LUT_DATA[13]    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Rise       ; avconf:avc|LUT_DATA[14]    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Rise       ; avconf:avc|LUT_DATA[14]    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Rise       ; avconf:avc|LUT_DATA[15]    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Rise       ; avconf:avc|LUT_DATA[15]    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Rise       ; avconf:avc|LUT_DATA[1]     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Rise       ; avconf:avc|LUT_DATA[1]     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Rise       ; avconf:avc|LUT_DATA[2]     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Rise       ; avconf:avc|LUT_DATA[2]     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Rise       ; avconf:avc|LUT_DATA[3]     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Rise       ; avconf:avc|LUT_DATA[3]     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Rise       ; avconf:avc|LUT_DATA[4]     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Rise       ; avconf:avc|LUT_DATA[4]     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Rise       ; avconf:avc|LUT_DATA[5]     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Rise       ; avconf:avc|LUT_DATA[5]     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Rise       ; avconf:avc|LUT_DATA[6]     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Rise       ; avconf:avc|LUT_DATA[6]     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Rise       ; avconf:avc|LUT_DATA[7]     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Rise       ; avconf:avc|LUT_DATA[7]     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Rise       ; avconf:avc|LUT_DATA[8]     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Rise       ; avconf:avc|LUT_DATA[8]     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Rise       ; avconf:avc|LUT_DATA[9]     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Rise       ; avconf:avc|LUT_DATA[9]     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|LUT_DATA[0]|datac      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|LUT_DATA[0]|datac      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|LUT_DATA[10]|datad     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|LUT_DATA[10]|datad     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|LUT_DATA[11]|datad     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|LUT_DATA[11]|datad     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|LUT_DATA[12]|datad     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|LUT_DATA[12]|datad     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|LUT_DATA[13]|datad     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|LUT_DATA[13]|datad     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|LUT_DATA[14]|datac     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|LUT_DATA[14]|datac     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|LUT_DATA[15]|datad     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|LUT_DATA[15]|datad     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|LUT_DATA[1]|datac      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|LUT_DATA[1]|datac      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|LUT_DATA[2]|datac      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|LUT_DATA[2]|datac      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|LUT_DATA[3]|datac      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|LUT_DATA[3]|datac      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|LUT_DATA[4]|datad      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|LUT_DATA[4]|datad      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|LUT_DATA[5]|datac      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|LUT_DATA[5]|datac      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|LUT_DATA[6]|datad      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|LUT_DATA[6]|datad      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|LUT_DATA[7]|datad      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|LUT_DATA[7]|datad      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|LUT_DATA[8]|datac      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|LUT_DATA[8]|datac      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|LUT_DATA[9]|datac      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|LUT_DATA[9]|datac      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Rise       ; avc|LUT_INDEX[1]|regout    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Rise       ; avc|LUT_INDEX[1]|regout    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Rise       ; avc|Mux2~0|combout         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Rise       ; avc|Mux2~0|combout         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Rise       ; avc|Mux2~0|datac           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Rise       ; avc|Mux2~0|datac           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|Mux2~1clkctrl|inclk[0] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|Mux2~1clkctrl|inclk[0] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|Mux2~1clkctrl|outclk   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|Mux2~1clkctrl|outclk   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|Mux2~1|combout         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|Mux2~1|combout         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Rise       ; avc|Mux2~1|datac           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Rise       ; avc|Mux2~1|datac           ;
+-------+--------------+----------------+------------------+-------------------------+------------+----------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                                                                                                                              ;
+-------+--------------+----------------+------------------+----------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                                                                                                                                               ;
+-------+--------------+----------------+------------------+----------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~porta_address_reg0 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~porta_address_reg0 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~porta_address_reg1 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~porta_address_reg1 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~porta_address_reg2 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~porta_address_reg2 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~porta_address_reg3 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~porta_address_reg3 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~porta_address_reg4 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~porta_address_reg4 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~porta_address_reg5 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~porta_address_reg5 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~porta_address_reg6 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~porta_address_reg6 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~porta_address_reg7 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~porta_address_reg7 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~portb_address_reg0                                                                                                    ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~portb_address_reg0                                                                                                    ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~portb_address_reg1                                                                                                    ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~portb_address_reg1                                                                                                    ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~portb_address_reg10                                                                                                   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~portb_address_reg10                                                                                                   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~portb_address_reg11                                                                                                   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~portb_address_reg11                                                                                                   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~portb_address_reg2                                                                                                    ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~portb_address_reg2                                                                                                    ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~portb_address_reg3                                                                                                    ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~portb_address_reg3                                                                                                    ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~portb_address_reg4                                                                                                    ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~portb_address_reg4                                                                                                    ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~portb_address_reg5                                                                                                    ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~portb_address_reg5                                                                                                    ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~portb_address_reg6                                                                                                    ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~portb_address_reg6                                                                                                    ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~portb_address_reg7                                                                                                    ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~portb_address_reg7                                                                                                    ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~portb_address_reg8                                                                                                    ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~portb_address_reg8                                                                                                    ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~portb_address_reg9                                                                                                    ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~portb_address_reg9                                                                                                    ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~portb_datain_reg0                                                                                                     ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~portb_datain_reg0                                                                                                     ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~portb_memory_reg0                                                                                                     ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~portb_memory_reg0                                                                                                     ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~portb_we_reg                                                                                                          ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~portb_we_reg                                                                                                          ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a10~portb_address_reg0                                                                                                   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a10~portb_address_reg0                                                                                                   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a10~portb_address_reg1                                                                                                   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a10~portb_address_reg1                                                                                                   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a10~portb_address_reg10                                                                                                  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a10~portb_address_reg10                                                                                                  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a10~portb_address_reg11                                                                                                  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a10~portb_address_reg11                                                                                                  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a10~portb_address_reg2                                                                                                   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a10~portb_address_reg2                                                                                                   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a10~portb_address_reg3                                                                                                   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a10~portb_address_reg3                                                                                                   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a10~portb_address_reg4                                                                                                   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a10~portb_address_reg4                                                                                                   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a10~portb_address_reg5                                                                                                   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a10~portb_address_reg5                                                                                                   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a10~portb_address_reg6                                                                                                   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a10~portb_address_reg6                                                                                                   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a10~portb_address_reg7                                                                                                   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a10~portb_address_reg7                                                                                                   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a10~portb_address_reg8                                                                                                   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a10~portb_address_reg8                                                                                                   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a10~portb_address_reg9                                                                                                   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a10~portb_address_reg9                                                                                                   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a10~portb_datain_reg0                                                                                                    ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a10~portb_datain_reg0                                                                                                    ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a10~portb_memory_reg0                                                                                                    ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a10~portb_memory_reg0                                                                                                    ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a10~portb_we_reg                                                                                                         ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a10~portb_we_reg                                                                                                         ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a11~portb_address_reg0                                                                                                   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a11~portb_address_reg0                                                                                                   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a11~portb_address_reg1                                                                                                   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a11~portb_address_reg1                                                                                                   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a11~portb_address_reg10                                                                                                  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a11~portb_address_reg10                                                                                                  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a11~portb_address_reg11                                                                                                  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a11~portb_address_reg11                                                                                                  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a11~portb_address_reg2                                                                                                   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a11~portb_address_reg2                                                                                                   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a11~portb_address_reg3                                                                                                   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a11~portb_address_reg3                                                                                                   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a11~portb_address_reg4                                                                                                   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a11~portb_address_reg4                                                                                                   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a11~portb_address_reg5                                                                                                   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a11~portb_address_reg5                                                                                                   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a11~portb_address_reg6                                                                                                   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a11~portb_address_reg6                                                                                                   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a11~portb_address_reg7                                                                                                   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a11~portb_address_reg7                                                                                                   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a11~portb_address_reg8                                                                                                   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a11~portb_address_reg8                                                                                                   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a11~portb_address_reg9                                                                                                   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a11~portb_address_reg9                                                                                                   ;
+-------+--------------+----------------+------------------+----------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'pll|altpll_component|pll|clk[0]'                                                                                                                                                                              ;
+--------+--------------+----------------+------------------+---------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                           ; Clock Edge ; Target                                                                                                                              ;
+--------+--------------+----------------+------------------+---------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------+
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0                      ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0                      ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~porta_address_reg0   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~porta_address_reg0   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~porta_address_reg1   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~porta_address_reg1   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~porta_address_reg10  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~porta_address_reg10  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~porta_address_reg11  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~porta_address_reg11  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~porta_address_reg2   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~porta_address_reg2   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~porta_address_reg3   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~porta_address_reg3   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~porta_address_reg4   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~porta_address_reg4   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~porta_address_reg5   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~porta_address_reg5   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~porta_address_reg6   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~porta_address_reg6   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~porta_address_reg7   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~porta_address_reg7   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~porta_address_reg8   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~porta_address_reg8   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~porta_address_reg9   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~porta_address_reg9   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a1                      ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a1                      ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a10                     ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a10                     ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a10~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a10~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a10~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a10~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a10~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a10~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a10~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a10~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a10~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a10~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a10~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a10~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a10~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a10~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a10~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a10~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a10~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a10~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a10~porta_address_reg7  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a10~porta_address_reg7  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a10~porta_address_reg8  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a10~porta_address_reg8  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a10~porta_address_reg9  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a10~porta_address_reg9  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a11                     ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a11                     ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a11~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a11~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a11~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a11~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a11~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a11~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a11~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a11~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a11~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a11~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a11~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a11~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a11~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a11~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a11~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a11~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a11~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a11~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a11~porta_address_reg7  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a11~porta_address_reg7  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a11~porta_address_reg8  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a11~porta_address_reg8  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a11~porta_address_reg9  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a11~porta_address_reg9  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a12                     ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a12                     ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a12~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a12~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a12~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a12~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a12~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a12~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a12~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a12~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a12~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a12~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a12~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a12~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a12~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a12~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a12~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a12~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a12~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a12~porta_address_reg6  ;
+--------+--------------+----------------+------------------+---------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Setup Times                                                                                      ;
+-------------+--------------------------+--------+--------+------------+--------------------------+
; Data Port   ; Clock Port               ; Rise   ; Fall   ; Clock Edge ; Clock Reference          ;
+-------------+--------------------------+--------+--------+------------+--------------------------+
; KEY[*]      ; CLOCK_27                 ; 5.670  ; 5.670  ; Rise       ; CLOCK_27                 ;
;  KEY[0]     ; CLOCK_27                 ; 5.670  ; 5.670  ; Rise       ; CLOCK_27                 ;
; TD_DATA[*]  ; CLOCK_27                 ; -1.221 ; -1.221 ; Rise       ; CLOCK_27                 ;
;  TD_DATA[0] ; CLOCK_27                 ; -1.242 ; -1.242 ; Rise       ; CLOCK_27                 ;
;  TD_DATA[1] ; CLOCK_27                 ; -1.261 ; -1.261 ; Rise       ; CLOCK_27                 ;
;  TD_DATA[2] ; CLOCK_27                 ; -1.221 ; -1.221 ; Rise       ; CLOCK_27                 ;
;  TD_DATA[3] ; CLOCK_27                 ; -1.261 ; -1.261 ; Rise       ; CLOCK_27                 ;
;  TD_DATA[4] ; CLOCK_27                 ; -1.261 ; -1.261 ; Rise       ; CLOCK_27                 ;
;  TD_DATA[5] ; CLOCK_27                 ; -1.259 ; -1.259 ; Rise       ; CLOCK_27                 ;
;  TD_DATA[6] ; CLOCK_27                 ; -1.239 ; -1.239 ; Rise       ; CLOCK_27                 ;
;  TD_DATA[7] ; CLOCK_27                 ; -1.239 ; -1.239 ; Rise       ; CLOCK_27                 ;
; KEY[*]      ; CLOCK_50                 ; 6.639  ; 6.639  ; Rise       ; CLOCK_50                 ;
;  KEY[0]     ; CLOCK_50                 ; 6.639  ; 6.639  ; Rise       ; CLOCK_50                 ;
; I2C_SDAT    ; avconf:avc|mI2C_CTRL_CLK ; 4.948  ; 4.948  ; Rise       ; avconf:avc|mI2C_CTRL_CLK ;
; KEY[*]      ; avconf:avc|mI2C_CTRL_CLK ; 7.647  ; 7.647  ; Rise       ; avconf:avc|mI2C_CTRL_CLK ;
;  KEY[0]     ; avconf:avc|mI2C_CTRL_CLK ; 7.647  ; 7.647  ; Rise       ; avconf:avc|mI2C_CTRL_CLK ;
+-------------+--------------------------+--------+--------+------------+--------------------------+


+--------------------------------------------------------------------------------------------------+
; Hold Times                                                                                       ;
+-------------+--------------------------+--------+--------+------------+--------------------------+
; Data Port   ; Clock Port               ; Rise   ; Fall   ; Clock Edge ; Clock Reference          ;
+-------------+--------------------------+--------+--------+------------+--------------------------+
; KEY[*]      ; CLOCK_27                 ; -4.961 ; -4.961 ; Rise       ; CLOCK_27                 ;
;  KEY[0]     ; CLOCK_27                 ; -4.961 ; -4.961 ; Rise       ; CLOCK_27                 ;
; TD_DATA[*]  ; CLOCK_27                 ; 1.442  ; 1.442  ; Rise       ; CLOCK_27                 ;
;  TD_DATA[0] ; CLOCK_27                 ; 1.423  ; 1.423  ; Rise       ; CLOCK_27                 ;
;  TD_DATA[1] ; CLOCK_27                 ; 1.442  ; 1.442  ; Rise       ; CLOCK_27                 ;
;  TD_DATA[2] ; CLOCK_27                 ; 1.402  ; 1.402  ; Rise       ; CLOCK_27                 ;
;  TD_DATA[3] ; CLOCK_27                 ; 1.442  ; 1.442  ; Rise       ; CLOCK_27                 ;
;  TD_DATA[4] ; CLOCK_27                 ; 1.442  ; 1.442  ; Rise       ; CLOCK_27                 ;
;  TD_DATA[5] ; CLOCK_27                 ; 1.440  ; 1.440  ; Rise       ; CLOCK_27                 ;
;  TD_DATA[6] ; CLOCK_27                 ; 1.420  ; 1.420  ; Rise       ; CLOCK_27                 ;
;  TD_DATA[7] ; CLOCK_27                 ; 1.420  ; 1.420  ; Rise       ; CLOCK_27                 ;
; KEY[*]      ; CLOCK_50                 ; -3.837 ; -3.837 ; Rise       ; CLOCK_50                 ;
;  KEY[0]     ; CLOCK_50                 ; -3.837 ; -3.837 ; Rise       ; CLOCK_50                 ;
; I2C_SDAT    ; avconf:avc|mI2C_CTRL_CLK ; -3.877 ; -3.877 ; Rise       ; avconf:avc|mI2C_CTRL_CLK ;
; KEY[*]      ; avconf:avc|mI2C_CTRL_CLK ; -4.901 ; -4.901 ; Rise       ; avconf:avc|mI2C_CTRL_CLK ;
;  KEY[0]     ; avconf:avc|mI2C_CTRL_CLK ; -4.901 ; -4.901 ; Rise       ; avconf:avc|mI2C_CTRL_CLK ;
+-------------+--------------------------+--------+--------+------------+--------------------------+


+-------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                 ;
+-----------+--------------------------+--------+--------+------------+---------------------------------+
; Data Port ; Clock Port               ; Rise   ; Fall   ; Clock Edge ; Clock Reference                 ;
+-----------+--------------------------+--------+--------+------------+---------------------------------+
; I2C_SCLK  ; avconf:avc|mI2C_CTRL_CLK ; 12.798 ; 12.798 ; Rise       ; avconf:avc|mI2C_CTRL_CLK        ;
; I2C_SDAT  ; avconf:avc|mI2C_CTRL_CLK ; 6.536  ; 6.536  ; Rise       ; avconf:avc|mI2C_CTRL_CLK        ;
; I2C_SCLK  ; avconf:avc|mI2C_CTRL_CLK ; 8.578  ;        ; Fall       ; avconf:avc|mI2C_CTRL_CLK        ;
; VGA_B[*]  ; CLOCK_50                 ; 11.416 ; 11.416 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  VGA_B[0] ; CLOCK_50                 ; 10.930 ; 10.930 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  VGA_B[1] ; CLOCK_50                 ; 10.930 ; 10.930 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  VGA_B[2] ; CLOCK_50                 ; 11.186 ; 11.186 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  VGA_B[3] ; CLOCK_50                 ; 11.176 ; 11.176 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  VGA_B[4] ; CLOCK_50                 ; 11.246 ; 11.246 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  VGA_B[5] ; CLOCK_50                 ; 11.236 ; 11.236 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  VGA_B[6] ; CLOCK_50                 ; 11.416 ; 11.416 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  VGA_B[7] ; CLOCK_50                 ; 11.416 ; 11.416 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  VGA_B[8] ; CLOCK_50                 ; 11.412 ; 11.412 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  VGA_B[9] ; CLOCK_50                 ; 11.412 ; 11.412 ; Rise       ; pll|altpll_component|pll|clk[0] ;
; VGA_BLANK ; CLOCK_50                 ; 3.447  ; 3.447  ; Rise       ; pll|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50                 ; 3.388  ;        ; Rise       ; pll|altpll_component|pll|clk[0] ;
; VGA_G[*]  ; CLOCK_50                 ; 10.872 ; 10.872 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  VGA_G[0] ; CLOCK_50                 ; 10.650 ; 10.650 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  VGA_G[1] ; CLOCK_50                 ; 10.650 ; 10.650 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  VGA_G[2] ; CLOCK_50                 ; 10.640 ; 10.640 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  VGA_G[3] ; CLOCK_50                 ; 10.640 ; 10.640 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  VGA_G[4] ; CLOCK_50                 ; 10.872 ; 10.872 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  VGA_G[5] ; CLOCK_50                 ; 10.872 ; 10.872 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  VGA_G[6] ; CLOCK_50                 ; 10.836 ; 10.836 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  VGA_G[7] ; CLOCK_50                 ; 10.856 ; 10.856 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  VGA_G[8] ; CLOCK_50                 ; 10.868 ; 10.868 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  VGA_G[9] ; CLOCK_50                 ; 10.868 ; 10.868 ; Rise       ; pll|altpll_component|pll|clk[0] ;
; VGA_HS    ; CLOCK_50                 ; 3.457  ; 3.457  ; Rise       ; pll|altpll_component|pll|clk[0] ;
; VGA_R[*]  ; CLOCK_50                 ; 10.987 ; 10.987 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  VGA_R[0] ; CLOCK_50                 ; 10.801 ; 10.801 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  VGA_R[1] ; CLOCK_50                 ; 10.781 ; 10.781 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  VGA_R[2] ; CLOCK_50                 ; 10.781 ; 10.781 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  VGA_R[3] ; CLOCK_50                 ; 10.563 ; 10.563 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  VGA_R[4] ; CLOCK_50                 ; 10.563 ; 10.563 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  VGA_R[5] ; CLOCK_50                 ; 10.573 ; 10.573 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  VGA_R[6] ; CLOCK_50                 ; 10.750 ; 10.750 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  VGA_R[7] ; CLOCK_50                 ; 10.760 ; 10.760 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  VGA_R[8] ; CLOCK_50                 ; 10.987 ; 10.987 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  VGA_R[9] ; CLOCK_50                 ; 10.987 ; 10.987 ; Rise       ; pll|altpll_component|pll|clk[0] ;
; VGA_VS    ; CLOCK_50                 ; 3.436  ; 3.436  ; Rise       ; pll|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50                 ;        ; 3.388  ; Fall       ; pll|altpll_component|pll|clk[0] ;
+-----------+--------------------------+--------+--------+------------+---------------------------------+


+------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                        ;
+-----------+--------------------------+--------+-------+------------+---------------------------------+
; Data Port ; Clock Port               ; Rise   ; Fall  ; Clock Edge ; Clock Reference                 ;
+-----------+--------------------------+--------+-------+------------+---------------------------------+
; I2C_SCLK  ; avconf:avc|mI2C_CTRL_CLK ; 11.356 ; 8.578 ; Rise       ; avconf:avc|mI2C_CTRL_CLK        ;
; I2C_SDAT  ; avconf:avc|mI2C_CTRL_CLK ; 6.536  ; 6.536 ; Rise       ; avconf:avc|mI2C_CTRL_CLK        ;
; I2C_SCLK  ; avconf:avc|mI2C_CTRL_CLK ; 8.578  ;       ; Fall       ; avconf:avc|mI2C_CTRL_CLK        ;
; VGA_B[*]  ; CLOCK_50                 ; 6.912  ; 6.912 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  VGA_B[0] ; CLOCK_50                 ; 6.912  ; 6.912 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  VGA_B[1] ; CLOCK_50                 ; 6.912  ; 6.912 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  VGA_B[2] ; CLOCK_50                 ; 7.168  ; 7.168 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  VGA_B[3] ; CLOCK_50                 ; 7.158  ; 7.158 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  VGA_B[4] ; CLOCK_50                 ; 7.228  ; 7.228 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  VGA_B[5] ; CLOCK_50                 ; 7.218  ; 7.218 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  VGA_B[6] ; CLOCK_50                 ; 7.398  ; 7.398 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  VGA_B[7] ; CLOCK_50                 ; 7.398  ; 7.398 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  VGA_B[8] ; CLOCK_50                 ; 7.394  ; 7.394 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  VGA_B[9] ; CLOCK_50                 ; 7.394  ; 7.394 ; Rise       ; pll|altpll_component|pll|clk[0] ;
; VGA_BLANK ; CLOCK_50                 ; 3.447  ; 3.447 ; Rise       ; pll|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50                 ; 3.388  ;       ; Rise       ; pll|altpll_component|pll|clk[0] ;
; VGA_G[*]  ; CLOCK_50                 ; 6.952  ; 6.952 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  VGA_G[0] ; CLOCK_50                 ; 6.962  ; 6.962 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  VGA_G[1] ; CLOCK_50                 ; 6.962  ; 6.962 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  VGA_G[2] ; CLOCK_50                 ; 6.952  ; 6.952 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  VGA_G[3] ; CLOCK_50                 ; 6.952  ; 6.952 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  VGA_G[4] ; CLOCK_50                 ; 7.184  ; 7.184 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  VGA_G[5] ; CLOCK_50                 ; 7.184  ; 7.184 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  VGA_G[6] ; CLOCK_50                 ; 7.148  ; 7.148 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  VGA_G[7] ; CLOCK_50                 ; 7.168  ; 7.168 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  VGA_G[8] ; CLOCK_50                 ; 7.180  ; 7.180 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  VGA_G[9] ; CLOCK_50                 ; 7.180  ; 7.180 ; Rise       ; pll|altpll_component|pll|clk[0] ;
; VGA_HS    ; CLOCK_50                 ; 3.457  ; 3.457 ; Rise       ; pll|altpll_component|pll|clk[0] ;
; VGA_R[*]  ; CLOCK_50                 ; 6.664  ; 6.664 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  VGA_R[0] ; CLOCK_50                 ; 6.902  ; 6.902 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  VGA_R[1] ; CLOCK_50                 ; 6.882  ; 6.882 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  VGA_R[2] ; CLOCK_50                 ; 6.882  ; 6.882 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  VGA_R[3] ; CLOCK_50                 ; 6.664  ; 6.664 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  VGA_R[4] ; CLOCK_50                 ; 6.664  ; 6.664 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  VGA_R[5] ; CLOCK_50                 ; 6.674  ; 6.674 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  VGA_R[6] ; CLOCK_50                 ; 6.851  ; 6.851 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  VGA_R[7] ; CLOCK_50                 ; 6.861  ; 6.861 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  VGA_R[8] ; CLOCK_50                 ; 7.088  ; 7.088 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  VGA_R[9] ; CLOCK_50                 ; 7.088  ; 7.088 ; Rise       ; pll|altpll_component|pll|clk[0] ;
; VGA_VS    ; CLOCK_50                 ; 3.436  ; 3.436 ; Rise       ; pll|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50                 ;        ; 3.388 ; Fall       ; pll|altpll_component|pll|clk[0] ;
+-----------+--------------------------+--------+-------+------------+---------------------------------+


+----------------------------------------------------------+
; Fast Model Setup Summary                                 ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; avconf:avc|mI2C_CTRL_CLK        ; -1.804 ; -42.907       ;
; CLOCK_27                        ; -1.457 ; -54.758       ;
; avconf:avc|LUT_INDEX[1]         ; -0.032 ; -0.055        ;
; CLOCK_50                        ; 0.749  ; 0.000         ;
; pll|altpll_component|pll|clk[0] ; 35.713 ; 0.000         ;
+---------------------------------+--------+---------------+


+----------------------------------------------------------+
; Fast Model Hold Summary                                  ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; avconf:avc|LUT_INDEX[1]         ; -1.045 ; -12.406       ;
; CLOCK_50                        ; -0.369 ; -0.369        ;
; avconf:avc|mI2C_CTRL_CLK        ; -0.140 ; -0.380        ;
; CLOCK_27                        ; 0.215  ; 0.000         ;
; pll|altpll_component|pll|clk[0] ; 0.215  ; 0.000         ;
+---------------------------------+--------+---------------+


+----------------------------------+
; Fast Model Recovery Summary      ;
+----------+-------+---------------+
; Clock    ; Slack ; End Point TNS ;
+----------+-------+---------------+
; CLOCK_50 ; 9.096 ; 0.000         ;
+----------+-------+---------------+


+-----------------------------------+
; Fast Model Removal Summary        ;
+----------+--------+---------------+
; Clock    ; Slack  ; End Point TNS ;
+----------+--------+---------------+
; CLOCK_50 ; 10.780 ; 0.000         ;
+----------+--------+---------------+


+----------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                   ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; CLOCK_27                        ; -1.880 ; -282.580      ;
; avconf:avc|mI2C_CTRL_CLK        ; -0.500 ; -57.000       ;
; avconf:avc|LUT_INDEX[1]         ; 0.500  ; 0.000         ;
; CLOCK_50                        ; 7.620  ; 0.000         ;
; pll|altpll_component|pll|clk[0] ; 17.873 ; 0.000         ;
+---------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'avconf:avc|mI2C_CTRL_CLK'                                                                                                                                                          ;
+--------+-----------------------------------------------+-----------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack  ; From Node                                     ; To Node                                       ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------+-----------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; -1.804 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SDO              ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.055     ; 2.711      ;
; -1.796 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1]    ; avconf:avc|I2C_Controller:u0|SDO              ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.055     ; 2.703      ;
; -1.789 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[0]    ; avconf:avc|I2C_Controller:u0|SDO              ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.055     ; 2.696      ;
; -1.693 ; avconf:avc|I2C_Controller:u0|SDO~_Duplicate_1 ; avconf:avc|I2C_Controller:u0|SDO              ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.055     ; 2.600      ;
; -1.686 ; avconf:avc|I2C_Controller:u0|SD[22]           ; avconf:avc|I2C_Controller:u0|SDO              ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.055     ; 2.593      ;
; -1.654 ; avconf:avc|I2C_Controller:u0|SD[6]            ; avconf:avc|I2C_Controller:u0|SDO              ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.055     ; 2.561      ;
; -1.649 ; avconf:avc|I2C_Controller:u0|SD[4]            ; avconf:avc|I2C_Controller:u0|SDO              ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.055     ; 2.556      ;
; -1.623 ; avconf:avc|mSetup_ST.0010                     ; avconf:avc|LUT_INDEX[4]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -1.405     ; 1.250      ;
; -1.623 ; avconf:avc|mSetup_ST.0010                     ; avconf:avc|LUT_INDEX[5]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -1.405     ; 1.250      ;
; -1.623 ; avconf:avc|mSetup_ST.0010                     ; avconf:avc|LUT_INDEX[3]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -1.405     ; 1.250      ;
; -1.623 ; avconf:avc|mSetup_ST.0010                     ; avconf:avc|LUT_INDEX[2]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -1.405     ; 1.250      ;
; -1.579 ; avconf:avc|I2C_Controller:u0|SD[9]            ; avconf:avc|I2C_Controller:u0|SDO              ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.055     ; 2.486      ;
; -1.572 ; avconf:avc|I2C_Controller:u0|SD[13]           ; avconf:avc|I2C_Controller:u0|SDO              ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.055     ; 2.479      ;
; -1.543 ; avconf:avc|I2C_Controller:u0|SD[7]            ; avconf:avc|I2C_Controller:u0|SDO              ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.055     ; 2.450      ;
; -1.505 ; avconf:avc|I2C_Controller:u0|SD[11]           ; avconf:avc|I2C_Controller:u0|SDO              ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.055     ; 2.412      ;
; -1.487 ; avconf:avc|I2C_Controller:u0|SD[3]            ; avconf:avc|I2C_Controller:u0|SDO              ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.055     ; 2.394      ;
; -1.449 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2]    ; avconf:avc|I2C_Controller:u0|SDO              ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.055     ; 2.356      ;
; -1.440 ; avconf:avc|I2C_Controller:u0|SD[8]            ; avconf:avc|I2C_Controller:u0|SDO              ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.055     ; 2.347      ;
; -1.438 ; avconf:avc|I2C_Controller:u0|SD[14]           ; avconf:avc|I2C_Controller:u0|SDO              ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.055     ; 2.345      ;
; -1.434 ; avconf:avc|I2C_Controller:u0|SD[1]            ; avconf:avc|I2C_Controller:u0|SDO              ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.055     ; 2.341      ;
; -1.428 ; avconf:avc|mSetup_ST.0010                     ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.003     ; 2.457      ;
; -1.423 ; avconf:avc|I2C_Controller:u0|SD[15]           ; avconf:avc|I2C_Controller:u0|SDO              ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.055     ; 2.330      ;
; -1.396 ; avconf:avc|I2C_Controller:u0|SD[0]            ; avconf:avc|I2C_Controller:u0|SDO              ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.055     ; 2.303      ;
; -1.379 ; avconf:avc|mSetup_ST.0010                     ; avconf:avc|LUT_INDEX[0]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.004     ; 2.407      ;
; -1.341 ; avconf:avc|I2C_Controller:u0|SD[10]           ; avconf:avc|I2C_Controller:u0|SDO              ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.055     ; 2.248      ;
; -1.337 ; avconf:avc|LUT_INDEX[0]                       ; avconf:avc|LUT_INDEX[5]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -1.401     ; 0.968      ;
; -1.308 ; avconf:avc|I2C_Controller:u0|SD[5]            ; avconf:avc|I2C_Controller:u0|SDO              ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.055     ; 2.215      ;
; -1.302 ; avconf:avc|LUT_INDEX[0]                       ; avconf:avc|LUT_INDEX[4]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -1.401     ; 0.933      ;
; -1.277 ; avconf:avc|I2C_Controller:u0|SD[2]            ; avconf:avc|I2C_Controller:u0|SDO              ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.055     ; 2.184      ;
; -1.275 ; avconf:avc|I2C_Controller:u0|SD[12]           ; avconf:avc|I2C_Controller:u0|SDO              ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.055     ; 2.182      ;
; -1.267 ; avconf:avc|LUT_INDEX[0]                       ; avconf:avc|LUT_INDEX[3]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -1.401     ; 0.898      ;
; -1.237 ; avconf:avc|LUT_INDEX[0]                       ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.001      ; 2.270      ;
; -1.232 ; avconf:avc|LUT_INDEX[0]                       ; avconf:avc|LUT_INDEX[2]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -1.401     ; 0.863      ;
; -1.138 ; avconf:avc|mSetup_ST.0000                     ; avconf:avc|mI2C_DATA[8]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.003     ; 2.167      ;
; -1.138 ; avconf:avc|mSetup_ST.0000                     ; avconf:avc|mI2C_DATA[14]                      ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.003     ; 2.167      ;
; -1.133 ; avconf:avc|mSetup_ST.0000                     ; avconf:avc|mI2C_DATA[5]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.003     ; 2.162      ;
; -1.133 ; avconf:avc|mSetup_ST.0000                     ; avconf:avc|mI2C_DATA[15]                      ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.003     ; 2.162      ;
; -1.119 ; avconf:avc|mSetup_ST.0000                     ; avconf:avc|mI2C_DATA[1]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.008     ; 2.143      ;
; -1.115 ; avconf:avc|mSetup_ST.0000                     ; avconf:avc|mI2C_DATA[0]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.008     ; 2.139      ;
; -1.115 ; avconf:avc|mSetup_ST.0000                     ; avconf:avc|mI2C_DATA[9]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.008     ; 2.139      ;
; -1.106 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4]    ; avconf:avc|I2C_Controller:u0|SDO              ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.055     ; 2.013      ;
; -1.100 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[5]    ; avconf:avc|I2C_Controller:u0|SDO              ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.055     ; 2.007      ;
; -1.089 ; avconf:avc|mSetup_ST.0000                     ; avconf:avc|mI2C_DATA[11]                      ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.004     ; 2.117      ;
; -1.089 ; avconf:avc|mSetup_ST.0000                     ; avconf:avc|mI2C_DATA[6]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.004     ; 2.117      ;
; -1.081 ; avconf:avc|mSetup_ST.0000                     ; avconf:avc|mI2C_DATA[4]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.004     ; 2.109      ;
; -1.081 ; avconf:avc|mSetup_ST.0000                     ; avconf:avc|mI2C_DATA[7]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.004     ; 2.109      ;
; -1.079 ; avconf:avc|mSetup_ST.0000                     ; avconf:avc|mI2C_DATA[3]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.003     ; 2.108      ;
; -1.079 ; avconf:avc|mSetup_ST.0000                     ; avconf:avc|mI2C_DATA[2]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.003     ; 2.108      ;
; -1.079 ; avconf:avc|mSetup_ST.0000                     ; avconf:avc|mI2C_DATA[13]                      ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.003     ; 2.108      ;
; -1.073 ; avconf:avc|mSetup_ST.0000                     ; avconf:avc|mI2C_DATA[10]                      ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.004     ; 2.101      ;
; -1.073 ; avconf:avc|mSetup_ST.0000                     ; avconf:avc|mI2C_DATA[12]                      ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.004     ; 2.101      ;
; -1.070 ; avconf:avc|mSetup_ST.0000                     ; avconf:avc|mI2C_DATA[22]                      ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.001     ; 2.101      ;
; -0.794 ; avconf:avc|LUT_INDEX[3]                       ; avconf:avc|LUT_INDEX[4]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 1.826      ;
; -0.794 ; avconf:avc|LUT_INDEX[3]                       ; avconf:avc|LUT_INDEX[5]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 1.826      ;
; -0.794 ; avconf:avc|LUT_INDEX[3]                       ; avconf:avc|LUT_INDEX[3]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 1.826      ;
; -0.794 ; avconf:avc|LUT_INDEX[3]                       ; avconf:avc|LUT_INDEX[2]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 1.826      ;
; -0.709 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SDO~_Duplicate_1 ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 1.741      ;
; -0.701 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1]    ; avconf:avc|I2C_Controller:u0|SDO~_Duplicate_1 ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 1.733      ;
; -0.694 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[0]    ; avconf:avc|I2C_Controller:u0|SDO~_Duplicate_1 ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 1.726      ;
; -0.599 ; avconf:avc|LUT_INDEX[3]                       ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 1.402      ; 3.033      ;
; -0.598 ; avconf:avc|I2C_Controller:u0|SDO~_Duplicate_1 ; avconf:avc|I2C_Controller:u0|SDO~_Duplicate_1 ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 1.630      ;
; -0.591 ; avconf:avc|I2C_Controller:u0|SD[22]           ; avconf:avc|I2C_Controller:u0|SDO~_Duplicate_1 ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 1.623      ;
; -0.589 ; avconf:avc|LUT_INDEX[3]                       ; avconf:avc|mI2C_DATA[8]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 1.402      ; 3.023      ;
; -0.589 ; avconf:avc|LUT_INDEX[3]                       ; avconf:avc|mI2C_DATA[14]                      ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 1.402      ; 3.023      ;
; -0.584 ; avconf:avc|LUT_INDEX[3]                       ; avconf:avc|mI2C_DATA[5]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 1.402      ; 3.018      ;
; -0.584 ; avconf:avc|LUT_INDEX[3]                       ; avconf:avc|mI2C_DATA[15]                      ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 1.402      ; 3.018      ;
; -0.570 ; avconf:avc|LUT_INDEX[3]                       ; avconf:avc|mI2C_DATA[1]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 1.397      ; 2.999      ;
; -0.566 ; avconf:avc|LUT_INDEX[4]                       ; avconf:avc|LUT_INDEX[4]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 1.598      ;
; -0.566 ; avconf:avc|LUT_INDEX[4]                       ; avconf:avc|LUT_INDEX[5]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 1.598      ;
; -0.566 ; avconf:avc|LUT_INDEX[4]                       ; avconf:avc|LUT_INDEX[3]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 1.598      ;
; -0.566 ; avconf:avc|LUT_INDEX[4]                       ; avconf:avc|LUT_INDEX[2]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 1.598      ;
; -0.566 ; avconf:avc|LUT_INDEX[3]                       ; avconf:avc|mI2C_DATA[0]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 1.397      ; 2.995      ;
; -0.566 ; avconf:avc|LUT_INDEX[3]                       ; avconf:avc|mI2C_DATA[9]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 1.397      ; 2.995      ;
; -0.559 ; avconf:avc|I2C_Controller:u0|SD[6]            ; avconf:avc|I2C_Controller:u0|SDO~_Duplicate_1 ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 1.591      ;
; -0.555 ; avconf:avc|LUT_INDEX[2]                       ; avconf:avc|LUT_INDEX[4]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 1.587      ;
; -0.555 ; avconf:avc|LUT_INDEX[2]                       ; avconf:avc|LUT_INDEX[5]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 1.587      ;
; -0.555 ; avconf:avc|LUT_INDEX[2]                       ; avconf:avc|LUT_INDEX[3]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 1.587      ;
; -0.555 ; avconf:avc|LUT_INDEX[2]                       ; avconf:avc|LUT_INDEX[2]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 1.587      ;
; -0.554 ; avconf:avc|I2C_Controller:u0|SD[4]            ; avconf:avc|I2C_Controller:u0|SDO~_Duplicate_1 ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 1.586      ;
; -0.550 ; avconf:avc|LUT_INDEX[3]                       ; avconf:avc|LUT_INDEX[0]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 1.401      ; 2.983      ;
; -0.540 ; avconf:avc|LUT_INDEX[3]                       ; avconf:avc|mI2C_DATA[11]                      ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 1.401      ; 2.973      ;
; -0.540 ; avconf:avc|LUT_INDEX[3]                       ; avconf:avc|mI2C_DATA[6]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 1.401      ; 2.973      ;
; -0.532 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SD[11]           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 1.564      ;
; -0.532 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SD[4]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 1.564      ;
; -0.532 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SD[10]           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 1.564      ;
; -0.532 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SD[3]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 1.564      ;
; -0.532 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SD[0]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 1.564      ;
; -0.532 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SD[7]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 1.564      ;
; -0.532 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SD[8]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 1.564      ;
; -0.532 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SD[9]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 1.564      ;
; -0.532 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SD[2]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 1.564      ;
; -0.532 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SD[1]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 1.564      ;
; -0.532 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SD[22]           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 1.564      ;
; -0.532 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SD[14]           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 1.564      ;
; -0.532 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SD[12]           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 1.564      ;
; -0.532 ; avconf:avc|LUT_INDEX[3]                       ; avconf:avc|mI2C_DATA[4]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 1.401      ; 2.965      ;
; -0.532 ; avconf:avc|LUT_INDEX[3]                       ; avconf:avc|mI2C_DATA[7]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 1.401      ; 2.965      ;
; -0.530 ; avconf:avc|LUT_INDEX[3]                       ; avconf:avc|mI2C_DATA[3]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 1.402      ; 2.964      ;
; -0.530 ; avconf:avc|LUT_INDEX[3]                       ; avconf:avc|mI2C_DATA[2]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 1.402      ; 2.964      ;
; -0.530 ; avconf:avc|LUT_INDEX[3]                       ; avconf:avc|mI2C_DATA[13]                      ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 1.402      ; 2.964      ;
+--------+-----------------------------------------------+-----------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLOCK_27'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                            ; To Node                                                                                                                                                                                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.457 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_datain_reg0  ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_memory_reg0  ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_datain_reg1  ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a1~portb_memory_reg0  ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_datain_reg2  ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a2~portb_memory_reg0  ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_datain_reg3  ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a3~portb_memory_reg0  ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_datain_reg4  ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a4~portb_memory_reg0  ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_datain_reg5  ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a5~portb_memory_reg0  ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_datain_reg6  ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a6~portb_memory_reg0  ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_datain_reg7  ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a7~portb_memory_reg0  ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_datain_reg8  ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a8~portb_memory_reg0  ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_datain_reg9  ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a9~portb_memory_reg0  ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_datain_reg10 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a10~portb_memory_reg0 ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_datain_reg11 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a11~portb_memory_reg0 ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_datain_reg12 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a12~portb_memory_reg0 ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_datain_reg13 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a13~portb_memory_reg0 ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_datain_reg14 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a14~portb_memory_reg0 ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_datain_reg15 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a15~portb_memory_reg0 ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_datain_reg16 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a16~portb_memory_reg0 ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_datain_reg17 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a17~portb_memory_reg0 ; CLOCK_27     ; CLOCK_27    ; 1.000        ; -0.018     ; 2.438      ;
; -0.702 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[5]                                              ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_datain_reg17 ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.064      ; 1.765      ;
; -0.702 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[5]                                              ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_datain_reg16 ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.064      ; 1.765      ;
; -0.702 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[5]                                              ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_datain_reg15 ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.064      ; 1.765      ;
; -0.702 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[5]                                              ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_datain_reg14 ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.064      ; 1.765      ;
; -0.702 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[5]                                              ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_datain_reg13 ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.064      ; 1.765      ;
; -0.702 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[5]                                              ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_datain_reg12 ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.064      ; 1.765      ;
; -0.702 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[5]                                              ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_datain_reg11 ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.064      ; 1.765      ;
; -0.702 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[5]                                              ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_datain_reg10 ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.064      ; 1.765      ;
; -0.702 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[5]                                              ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_datain_reg9  ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.064      ; 1.765      ;
; -0.702 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[5]                                              ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_datain_reg8  ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.064      ; 1.765      ;
; -0.702 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[5]                                              ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_datain_reg7  ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.064      ; 1.765      ;
; -0.702 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[5]                                              ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_datain_reg6  ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.064      ; 1.765      ;
; -0.702 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[5]                                              ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_datain_reg5  ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.064      ; 1.765      ;
; -0.702 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[5]                                              ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_datain_reg4  ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.064      ; 1.765      ;
; -0.702 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[5]                                              ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_datain_reg3  ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.064      ; 1.765      ;
; -0.702 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[5]                                              ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_datain_reg2  ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.064      ; 1.765      ;
; -0.702 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[5]                                              ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_datain_reg1  ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.064      ; 1.765      ;
; -0.702 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[5]                                              ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_address_reg7 ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.066      ; 1.767      ;
; -0.702 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[5]                                              ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_address_reg6 ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.066      ; 1.767      ;
; -0.702 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[5]                                              ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_address_reg5 ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.066      ; 1.767      ;
; -0.702 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[5]                                              ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_address_reg4 ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.066      ; 1.767      ;
; -0.702 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[5]                                              ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_address_reg3 ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.066      ; 1.767      ;
; -0.702 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[5]                                              ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_address_reg2 ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.066      ; 1.767      ;
; -0.702 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[5]                                              ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_address_reg1 ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.066      ; 1.767      ;
; -0.702 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[5]                                              ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_address_reg0 ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.066      ; 1.767      ;
; -0.702 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[5]                                              ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_datain_reg0  ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.064      ; 1.765      ;
; -0.702 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[5]                                              ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_we_reg       ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.066      ; 1.767      ;
; -0.689 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[2]                                              ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_datain_reg17 ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.064      ; 1.752      ;
; -0.689 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[2]                                              ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_datain_reg16 ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.064      ; 1.752      ;
; -0.689 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[2]                                              ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_datain_reg15 ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.064      ; 1.752      ;
; -0.689 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[2]                                              ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_datain_reg14 ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.064      ; 1.752      ;
; -0.689 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[2]                                              ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_datain_reg13 ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.064      ; 1.752      ;
; -0.689 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[2]                                              ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_datain_reg12 ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.064      ; 1.752      ;
; -0.689 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[2]                                              ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_datain_reg11 ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.064      ; 1.752      ;
; -0.689 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[2]                                              ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_datain_reg10 ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.064      ; 1.752      ;
; -0.689 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[2]                                              ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_datain_reg9  ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.064      ; 1.752      ;
; -0.689 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[2]                                              ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_datain_reg8  ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.064      ; 1.752      ;
; -0.689 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[2]                                              ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_datain_reg7  ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.064      ; 1.752      ;
; -0.689 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[2]                                              ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_datain_reg6  ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.064      ; 1.752      ;
; -0.689 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[2]                                              ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_datain_reg5  ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.064      ; 1.752      ;
; -0.689 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[2]                                              ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_datain_reg4  ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.064      ; 1.752      ;
; -0.689 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[2]                                              ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_datain_reg3  ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.064      ; 1.752      ;
; -0.689 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[2]                                              ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_datain_reg2  ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.064      ; 1.752      ;
; -0.689 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[2]                                              ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_datain_reg1  ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.064      ; 1.752      ;
; -0.689 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[2]                                              ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_address_reg7 ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.066      ; 1.754      ;
; -0.689 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[2]                                              ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_address_reg6 ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.066      ; 1.754      ;
; -0.689 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[2]                                              ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_address_reg5 ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.066      ; 1.754      ;
; -0.689 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[2]                                              ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_address_reg4 ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.066      ; 1.754      ;
; -0.689 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[2]                                              ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_address_reg3 ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.066      ; 1.754      ;
; -0.689 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[2]                                              ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_address_reg2 ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.066      ; 1.754      ;
; -0.689 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[2]                                              ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_address_reg1 ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.066      ; 1.754      ;
; -0.689 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[2]                                              ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_address_reg0 ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.066      ; 1.754      ;
; -0.689 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[2]                                              ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_datain_reg0  ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.064      ; 1.752      ;
; -0.689 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[2]                                              ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_we_reg       ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.066      ; 1.754      ;
; -0.614 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[4]                                              ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_datain_reg17 ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.064      ; 1.677      ;
; -0.614 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[4]                                              ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_datain_reg16 ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.064      ; 1.677      ;
; -0.614 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[4]                                              ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_datain_reg15 ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.064      ; 1.677      ;
; -0.614 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[4]                                              ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_datain_reg14 ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.064      ; 1.677      ;
; -0.614 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[4]                                              ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_datain_reg13 ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.064      ; 1.677      ;
; -0.614 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[4]                                              ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_datain_reg12 ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.064      ; 1.677      ;
; -0.614 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[4]                                              ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_datain_reg11 ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.064      ; 1.677      ;
; -0.614 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[4]                                              ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_datain_reg10 ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.064      ; 1.677      ;
; -0.614 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[4]                                              ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_datain_reg9  ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.064      ; 1.677      ;
; -0.614 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[4]                                              ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_datain_reg8  ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.064      ; 1.677      ;
; -0.614 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[4]                                              ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_datain_reg7  ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.064      ; 1.677      ;
; -0.614 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[4]                                              ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_datain_reg6  ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.064      ; 1.677      ;
; -0.614 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[4]                                              ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_datain_reg5  ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.064      ; 1.677      ;
; -0.614 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[4]                                              ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_datain_reg4  ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.064      ; 1.677      ;
; -0.614 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[4]                                              ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_datain_reg3  ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.064      ; 1.677      ;
; -0.614 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[4]                                              ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_datain_reg2  ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.064      ; 1.677      ;
; -0.614 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[4]                                              ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_datain_reg1  ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.064      ; 1.677      ;
; -0.614 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[4]                                              ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_address_reg7 ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.066      ; 1.679      ;
; -0.614 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[4]                                              ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_address_reg6 ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.066      ; 1.679      ;
; -0.614 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[4]                                              ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_address_reg5 ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.066      ; 1.679      ;
; -0.614 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[4]                                              ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_address_reg4 ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.066      ; 1.679      ;
; -0.614 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[4]                                              ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_address_reg3 ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.066      ; 1.679      ;
; -0.614 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[4]                                              ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_address_reg2 ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.066      ; 1.679      ;
; -0.614 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[4]                                              ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_address_reg1 ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.066      ; 1.679      ;
; -0.614 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[4]                                              ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_address_reg0 ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.066      ; 1.679      ;
; -0.614 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[4]                                              ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_datain_reg0  ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.064      ; 1.677      ;
; -0.614 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[4]                                              ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_we_reg       ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.066      ; 1.679      ;
; -0.596 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|alt_synch_pipe_9u7:ws_dgrp|dffpipe_3v8:dffpipe21|dffe23a[7]                           ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_datain_reg17 ; CLOCK_27     ; CLOCK_27    ; 1.000        ; 0.064      ; 1.659      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'avconf:avc|LUT_INDEX[1]'                                                                                                              ;
+--------+-------------------------+-------------------------+--------------------------+-------------------------+--------------+------------+------------+
; Slack  ; From Node               ; To Node                 ; Launch Clock             ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------+-------------------------+--------------------------+-------------------------+--------------+------------+------------+
; -0.032 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[10] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 0.505      ; 1.198      ;
; -0.018 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[11] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 0.515      ; 1.195      ;
; -0.005 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[13] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 0.515      ; 1.170      ;
; 0.014  ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 0.551      ; 1.138      ;
; 0.020  ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 0.559      ; 1.141      ;
; 0.022  ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[12] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 0.504      ; 1.134      ;
; 0.026  ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 0.579      ; 1.164      ;
; 0.026  ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 0.552      ; 1.130      ;
; 0.030  ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 0.512      ; 1.140      ;
; 0.037  ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[15] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 0.501      ; 1.124      ;
; 0.038  ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 0.579      ; 1.154      ;
; 0.043  ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 0.554      ; 1.125      ;
; 0.046  ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[14] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 0.562      ; 1.120      ;
; 0.055  ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 0.513      ; 1.122      ;
; 0.082  ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 0.541      ; 1.069      ;
; 0.094  ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[11] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.916      ; 2.484      ;
; 0.125  ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 0.515      ; 1.053      ;
; 0.130  ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.953      ; 2.427      ;
; 0.136  ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.942      ; 2.416      ;
; 0.140  ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.980      ; 2.451      ;
; 0.142  ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.955      ; 2.427      ;
; 0.151  ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.960      ; 2.411      ;
; 0.164  ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[10] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.906      ; 2.403      ;
; 0.168  ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.952      ; 2.385      ;
; 0.176  ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.913      ; 2.395      ;
; 0.183  ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[10] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.906      ; 2.384      ;
; 0.188  ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.953      ; 2.369      ;
; 0.191  ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.913      ; 2.380      ;
; 0.192  ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[11] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.916      ; 2.386      ;
; 0.196  ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[11] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.916      ; 2.382      ;
; 0.206  ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[11] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.916      ; 2.372      ;
; 0.208  ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.980      ; 2.383      ;
; 0.214  ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.942      ; 2.338      ;
; 0.219  ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.980      ; 2.372      ;
; 0.228  ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.980      ; 2.365      ;
; 0.229  ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[12] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.905      ; 2.328      ;
; 0.230  ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.952      ; 2.323      ;
; 0.230  ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[14] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.963      ; 2.337      ;
; 0.241  ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[15] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.902      ; 2.321      ;
; 0.247  ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.960      ; 2.315      ;
; 0.250  ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[14] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.963      ; 2.317      ;
; 0.255  ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[13] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.916      ; 2.311      ;
; 0.256  ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.955      ; 2.313      ;
; 0.261  ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.952      ; 2.292      ;
; 0.263  ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[15] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.902      ; 2.299      ;
; 0.270  ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.913      ; 2.301      ;
; 0.270  ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.955      ; 2.299      ;
; 0.273  ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.960      ; 2.289      ;
; 0.276  ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.914      ; 2.302      ;
; 0.278  ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[12] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.905      ; 2.279      ;
; 0.283  ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.960      ; 2.279      ;
; 0.287  ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[12] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.905      ; 2.270      ;
; 0.288  ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[15] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.902      ; 2.274      ;
; 0.290  ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[14] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.963      ; 2.277      ;
; 0.295  ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.980      ; 2.298      ;
; 0.298  ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.955      ; 2.271      ;
; 0.302  ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.914      ; 2.276      ;
; 0.308  ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.953      ; 2.249      ;
; 0.311  ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.980      ; 2.282      ;
; 0.313  ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[10] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.906      ; 2.254      ;
; 0.313  ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.913      ; 2.258      ;
; 0.316  ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[10] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.906      ; 2.251      ;
; 0.316  ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.916      ; 2.263      ;
; 0.317  ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[13] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.916      ; 2.249      ;
; 0.335  ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.952      ; 2.218      ;
; 0.338  ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.916      ; 2.241      ;
; 0.341  ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.980      ; 2.250      ;
; 0.342  ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.953      ; 2.215      ;
; 0.344  ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[13] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.916      ; 2.222      ;
; 0.347  ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.942      ; 2.205      ;
; 0.351  ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[12] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.905      ; 2.206      ;
; 0.359  ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.942      ; 2.193      ;
; 0.372  ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.980      ; 2.221      ;
; 0.382  ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[14] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.963      ; 2.185      ;
; 0.386  ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[13] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.916      ; 2.180      ;
; 0.386  ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[15] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.902      ; 2.176      ;
; 0.388  ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.914      ; 2.190      ;
; 0.407  ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.914      ; 2.171      ;
; 0.407  ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.916      ; 2.172      ;
; 0.419  ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.916      ; 2.160      ;
; 0.694  ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[11] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 2.476      ; 2.085      ;
; 0.734  ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[10] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 2.466      ; 2.034      ;
; 0.754  ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 2.473      ; 2.018      ;
; 0.777  ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 2.474      ; 2.002      ;
; 0.778  ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 2.540      ; 2.014      ;
; 0.779  ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 2.512      ; 1.975      ;
; 0.782  ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[12] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 2.465      ; 1.976      ;
; 0.816  ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 2.520      ; 1.947      ;
; 0.820  ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 2.513      ; 1.938      ;
; 0.821  ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[14] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 2.523      ; 1.947      ;
; 0.835  ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[15] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 2.462      ; 1.928      ;
; 0.861  ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 2.515      ; 1.909      ;
; 0.868  ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 2.540      ; 1.926      ;
; 0.871  ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 2.502      ; 1.882      ;
; 0.872  ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[13] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 2.476      ; 1.895      ;
; 0.908  ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 2.476      ; 1.872      ;
; 1.194  ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[11] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.476      ; 2.085      ;
; 1.234  ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[10] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.466      ; 2.034      ;
; 1.254  ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.473      ; 2.018      ;
; 1.277  ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.474      ; 2.002      ;
+--------+-------------------------+-------------------------+--------------------------+-------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                      ; To Node                                                                                                                             ; Launch Clock             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-------------+--------------+------------+------------+
; 0.749  ; avconf:avc|mI2C_CTRL_CLK                                                                                                                                                                                                       ; avconf:avc|mI2C_CTRL_CLK                                                                                                            ; avconf:avc|mI2C_CTRL_CLK ; CLOCK_50    ; 0.500        ; 1.666      ; 1.590      ;
; 1.249  ; avconf:avc|mI2C_CTRL_CLK                                                                                                                                                                                                       ; avconf:avc|mI2C_CTRL_CLK                                                                                                            ; avconf:avc|mI2C_CTRL_CLK ; CLOCK_50    ; 1.000        ; 1.666      ; 1.590      ;
; 15.889 ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|y_address[1]                                                                                                                                                ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a10~portb_we_reg        ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.062      ; 4.172      ;
; 15.902 ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|y_address[1]                                                                                                                                                ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a9~portb_we_reg         ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.061      ; 4.158      ;
; 15.943 ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|y_address[1]                                                                                                                                                ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a3~portb_we_reg         ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.041      ; 4.097      ;
; 15.961 ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|y_address[2]                                                                                                                                                ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a10~portb_we_reg        ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.062      ; 4.100      ;
; 15.963 ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|y_address[0]                                                                                                                                                ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a10~portb_we_reg        ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.062      ; 4.098      ;
; 15.974 ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|y_address[2]                                                                                                                                                ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a9~portb_we_reg         ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.061      ; 4.086      ;
; 15.976 ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|y_address[0]                                                                                                                                                ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a9~portb_we_reg         ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.061      ; 4.084      ;
; 15.985 ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|y_address[4]                                                                                                                                                ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a10~portb_we_reg        ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.062      ; 4.076      ;
; 15.998 ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|y_address[4]                                                                                                                                                ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a9~portb_we_reg         ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.061      ; 4.062      ;
; 16.001 ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|y_address[3]                                                                                                                                                ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a10~portb_we_reg        ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.062      ; 4.060      ;
; 16.011 ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|y_address[1]                                                                                                                                                ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a11~portb_we_reg        ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.059      ; 4.047      ;
; 16.014 ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|y_address[3]                                                                                                                                                ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a9~portb_we_reg         ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.061      ; 4.046      ;
; 16.015 ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|y_address[2]                                                                                                                                                ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a3~portb_we_reg         ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.041      ; 4.025      ;
; 16.017 ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|y_address[0]                                                                                                                                                ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a3~portb_we_reg         ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.041      ; 4.023      ;
; 16.039 ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|y_address[4]                                                                                                                                                ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a3~portb_we_reg         ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.041      ; 4.001      ;
; 16.051 ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|y_address[5]                                                                                                                                                ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a10~portb_we_reg        ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.062      ; 4.010      ;
; 16.053 ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|y_address[1]                                                                                                                                                ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a33~portb_we_reg        ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.048      ; 3.994      ;
; 16.055 ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|y_address[3]                                                                                                                                                ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a3~portb_we_reg         ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.041      ; 3.985      ;
; 16.062 ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|y_address[1]                                                                                                                                                ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a5~portb_we_reg         ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.034      ; 3.971      ;
; 16.064 ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|y_address[5]                                                                                                                                                ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a9~portb_we_reg         ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.061      ; 3.996      ;
; 16.067 ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|y_address[1]                                                                                                                                                ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a17~portb_address_reg11 ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.060      ; 3.992      ;
; 16.067 ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|y_address[1]                                                                                                                                                ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a17~portb_address_reg10 ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.060      ; 3.992      ;
; 16.067 ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|y_address[1]                                                                                                                                                ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a17~portb_address_reg9  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.060      ; 3.992      ;
; 16.067 ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|y_address[1]                                                                                                                                                ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a17~portb_address_reg8  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.060      ; 3.992      ;
; 16.067 ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|y_address[1]                                                                                                                                                ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a17~portb_address_reg7  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.060      ; 3.992      ;
; 16.067 ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|y_address[1]                                                                                                                                                ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a17~portb_address_reg6  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.060      ; 3.992      ;
; 16.067 ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|y_address[1]                                                                                                                                                ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a17~portb_address_reg5  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.060      ; 3.992      ;
; 16.067 ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|y_address[1]                                                                                                                                                ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a17~portb_address_reg4  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.060      ; 3.992      ;
; 16.067 ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|y_address[1]                                                                                                                                                ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a17~portb_address_reg3  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.060      ; 3.992      ;
; 16.067 ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|y_address[1]                                                                                                                                                ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a17~portb_address_reg2  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.060      ; 3.992      ;
; 16.067 ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|y_address[1]                                                                                                                                                ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a17~portb_address_reg1  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.060      ; 3.992      ;
; 16.067 ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|y_address[1]                                                                                                                                                ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a17~portb_address_reg0  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.060      ; 3.992      ;
; 16.067 ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|y_address[1]                                                                                                                                                ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a17~portb_datain_reg0   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.058      ; 3.990      ;
; 16.067 ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|y_address[1]                                                                                                                                                ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a17~portb_we_reg        ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.060      ; 3.992      ;
; 16.083 ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|y_address[2]                                                                                                                                                ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a11~portb_we_reg        ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.059      ; 3.975      ;
; 16.085 ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|y_address[0]                                                                                                                                                ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a11~portb_we_reg        ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.059      ; 3.973      ;
; 16.092 ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|Video_In_FIFO:Video_In_FIFO|scfifo:scfifo_component|scfifo_tb31:auto_generated|a_dpfifo_g331:dpfifo|altsyncram_9d81:FIFOram|ram_block1a4~portb_address_reg0 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a49~portb_datain_reg0   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.022     ; 3.885      ;
; 16.092 ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|Video_In_FIFO:Video_In_FIFO|scfifo:scfifo_component|scfifo_tb31:auto_generated|a_dpfifo_g331:dpfifo|altsyncram_9d81:FIFOram|ram_block1a4~portb_address_reg1 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a49~portb_datain_reg0   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.022     ; 3.885      ;
; 16.092 ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|Video_In_FIFO:Video_In_FIFO|scfifo:scfifo_component|scfifo_tb31:auto_generated|a_dpfifo_g331:dpfifo|altsyncram_9d81:FIFOram|ram_block1a4~portb_address_reg2 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a49~portb_datain_reg0   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.022     ; 3.885      ;
; 16.092 ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|Video_In_FIFO:Video_In_FIFO|scfifo:scfifo_component|scfifo_tb31:auto_generated|a_dpfifo_g331:dpfifo|altsyncram_9d81:FIFOram|ram_block1a4~portb_address_reg3 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a49~portb_datain_reg0   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.022     ; 3.885      ;
; 16.092 ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|Video_In_FIFO:Video_In_FIFO|scfifo:scfifo_component|scfifo_tb31:auto_generated|a_dpfifo_g331:dpfifo|altsyncram_9d81:FIFOram|ram_block1a4~portb_address_reg4 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a49~portb_datain_reg0   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.022     ; 3.885      ;
; 16.092 ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|Video_In_FIFO:Video_In_FIFO|scfifo:scfifo_component|scfifo_tb31:auto_generated|a_dpfifo_g331:dpfifo|altsyncram_9d81:FIFOram|ram_block1a4~portb_address_reg5 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a49~portb_datain_reg0   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.022     ; 3.885      ;
; 16.092 ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|Video_In_FIFO:Video_In_FIFO|scfifo:scfifo_component|scfifo_tb31:auto_generated|a_dpfifo_g331:dpfifo|altsyncram_9d81:FIFOram|ram_block1a4~portb_address_reg6 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a49~portb_datain_reg0   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.022     ; 3.885      ;
; 16.092 ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|Video_In_FIFO:Video_In_FIFO|scfifo:scfifo_component|scfifo_tb31:auto_generated|a_dpfifo_g331:dpfifo|altsyncram_9d81:FIFOram|ram_block1a4~portb_address_reg7 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a49~portb_datain_reg0   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.022     ; 3.885      ;
; 16.093 ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|y_address[6]                                                                                                                                                ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a10~portb_we_reg        ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.062      ; 3.968      ;
; 16.104 ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|y_address[1]                                                                                                                                                ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a34~portb_we_reg        ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.056      ; 3.951      ;
; 16.105 ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|y_address[5]                                                                                                                                                ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a3~portb_we_reg         ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.041      ; 3.935      ;
; 16.106 ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|y_address[6]                                                                                                                                                ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a9~portb_we_reg         ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.061      ; 3.954      ;
; 16.107 ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|y_address[4]                                                                                                                                                ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a11~portb_we_reg        ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.059      ; 3.951      ;
; 16.123 ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|y_address[3]                                                                                                                                                ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a11~portb_we_reg        ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.059      ; 3.935      ;
; 16.125 ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|y_address[2]                                                                                                                                                ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a33~portb_we_reg        ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.048      ; 3.922      ;
; 16.127 ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|y_address[0]                                                                                                                                                ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a33~portb_we_reg        ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.048      ; 3.920      ;
; 16.129 ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|x_address[6]                                                                                                                                                ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a10~portb_we_reg        ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.066      ; 3.936      ;
; 16.131 ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|Video_In_FIFO:Video_In_FIFO|scfifo:scfifo_component|scfifo_tb31:auto_generated|a_dpfifo_g331:dpfifo|altsyncram_9d81:FIFOram|ram_block1a4~portb_address_reg0 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a52~portb_datain_reg0   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.000      ; 3.868      ;
; 16.131 ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|y_address[7]                                                                                                                                                ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a10~portb_we_reg        ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.062      ; 3.930      ;
; 16.131 ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|Video_In_FIFO:Video_In_FIFO|scfifo:scfifo_component|scfifo_tb31:auto_generated|a_dpfifo_g331:dpfifo|altsyncram_9d81:FIFOram|ram_block1a4~portb_address_reg1 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a52~portb_datain_reg0   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.000      ; 3.868      ;
; 16.131 ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|Video_In_FIFO:Video_In_FIFO|scfifo:scfifo_component|scfifo_tb31:auto_generated|a_dpfifo_g331:dpfifo|altsyncram_9d81:FIFOram|ram_block1a4~portb_address_reg2 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a52~portb_datain_reg0   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.000      ; 3.868      ;
; 16.131 ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|Video_In_FIFO:Video_In_FIFO|scfifo:scfifo_component|scfifo_tb31:auto_generated|a_dpfifo_g331:dpfifo|altsyncram_9d81:FIFOram|ram_block1a4~portb_address_reg3 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a52~portb_datain_reg0   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.000      ; 3.868      ;
; 16.131 ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|Video_In_FIFO:Video_In_FIFO|scfifo:scfifo_component|scfifo_tb31:auto_generated|a_dpfifo_g331:dpfifo|altsyncram_9d81:FIFOram|ram_block1a4~portb_address_reg4 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a52~portb_datain_reg0   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.000      ; 3.868      ;
; 16.131 ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|Video_In_FIFO:Video_In_FIFO|scfifo:scfifo_component|scfifo_tb31:auto_generated|a_dpfifo_g331:dpfifo|altsyncram_9d81:FIFOram|ram_block1a4~portb_address_reg5 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a52~portb_datain_reg0   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.000      ; 3.868      ;
; 16.131 ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|Video_In_FIFO:Video_In_FIFO|scfifo:scfifo_component|scfifo_tb31:auto_generated|a_dpfifo_g331:dpfifo|altsyncram_9d81:FIFOram|ram_block1a4~portb_address_reg6 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a52~portb_datain_reg0   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.000      ; 3.868      ;
; 16.131 ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|Video_In_FIFO:Video_In_FIFO|scfifo:scfifo_component|scfifo_tb31:auto_generated|a_dpfifo_g331:dpfifo|altsyncram_9d81:FIFOram|ram_block1a4~portb_address_reg7 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a52~portb_datain_reg0   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.000      ; 3.868      ;
; 16.134 ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|y_address[2]                                                                                                                                                ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a5~portb_we_reg         ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.034      ; 3.899      ;
; 16.136 ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|y_address[0]                                                                                                                                                ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a5~portb_we_reg         ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.034      ; 3.897      ;
; 16.139 ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|y_address[2]                                                                                                                                                ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a17~portb_address_reg11 ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.060      ; 3.920      ;
; 16.139 ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|y_address[2]                                                                                                                                                ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a17~portb_address_reg10 ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.060      ; 3.920      ;
; 16.139 ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|y_address[2]                                                                                                                                                ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a17~portb_address_reg9  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.060      ; 3.920      ;
; 16.139 ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|y_address[2]                                                                                                                                                ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a17~portb_address_reg8  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.060      ; 3.920      ;
; 16.139 ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|y_address[2]                                                                                                                                                ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a17~portb_address_reg7  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.060      ; 3.920      ;
; 16.139 ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|y_address[2]                                                                                                                                                ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a17~portb_address_reg6  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.060      ; 3.920      ;
; 16.139 ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|y_address[2]                                                                                                                                                ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a17~portb_address_reg5  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.060      ; 3.920      ;
; 16.139 ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|y_address[2]                                                                                                                                                ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a17~portb_address_reg4  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.060      ; 3.920      ;
; 16.139 ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|y_address[2]                                                                                                                                                ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a17~portb_address_reg3  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.060      ; 3.920      ;
; 16.139 ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|y_address[2]                                                                                                                                                ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a17~portb_address_reg2  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.060      ; 3.920      ;
; 16.139 ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|y_address[2]                                                                                                                                                ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a17~portb_address_reg1  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.060      ; 3.920      ;
; 16.139 ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|y_address[2]                                                                                                                                                ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a17~portb_address_reg0  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.060      ; 3.920      ;
; 16.139 ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|y_address[2]                                                                                                                                                ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a17~portb_datain_reg0   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.058      ; 3.918      ;
; 16.139 ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|y_address[2]                                                                                                                                                ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a17~portb_we_reg        ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.060      ; 3.920      ;
; 16.141 ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|y_address[0]                                                                                                                                                ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a17~portb_address_reg11 ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.060      ; 3.918      ;
; 16.141 ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|y_address[0]                                                                                                                                                ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a17~portb_address_reg10 ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.060      ; 3.918      ;
; 16.141 ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|y_address[0]                                                                                                                                                ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a17~portb_address_reg9  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.060      ; 3.918      ;
; 16.141 ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|y_address[0]                                                                                                                                                ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a17~portb_address_reg8  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.060      ; 3.918      ;
; 16.141 ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|y_address[0]                                                                                                                                                ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a17~portb_address_reg7  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.060      ; 3.918      ;
; 16.141 ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|y_address[0]                                                                                                                                                ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a17~portb_address_reg6  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.060      ; 3.918      ;
; 16.141 ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|y_address[0]                                                                                                                                                ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a17~portb_address_reg5  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.060      ; 3.918      ;
; 16.141 ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|y_address[0]                                                                                                                                                ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a17~portb_address_reg4  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.060      ; 3.918      ;
; 16.141 ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|y_address[0]                                                                                                                                                ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a17~portb_address_reg3  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.060      ; 3.918      ;
; 16.141 ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|y_address[0]                                                                                                                                                ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a17~portb_address_reg2  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.060      ; 3.918      ;
; 16.141 ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|y_address[0]                                                                                                                                                ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a17~portb_address_reg1  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.060      ; 3.918      ;
; 16.141 ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|y_address[0]                                                                                                                                                ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a17~portb_address_reg0  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.060      ; 3.918      ;
; 16.141 ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|y_address[0]                                                                                                                                                ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a17~portb_datain_reg0   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.058      ; 3.916      ;
; 16.141 ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|y_address[0]                                                                                                                                                ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a17~portb_we_reg        ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.060      ; 3.918      ;
; 16.142 ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|x_address[6]                                                                                                                                                ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a9~portb_we_reg         ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.065      ; 3.922      ;
; 16.144 ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|y_address[7]                                                                                                                                                ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a9~portb_we_reg         ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.061      ; 3.916      ;
; 16.147 ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|y_address[6]                                                                                                                                                ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a3~portb_we_reg         ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.041      ; 3.893      ;
; 16.149 ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|y_address[4]                                                                                                                                                ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a33~portb_we_reg        ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.048      ; 3.898      ;
; 16.156 ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|x_address[7]                                                                                                                                                ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a10~portb_we_reg        ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.066      ; 3.909      ;
; 16.158 ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|y_address[4]                                                                                                                                                ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a5~portb_we_reg         ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.034      ; 3.875      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'pll|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                              ;
+--------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                                             ; To Node                                                                                                                            ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; 35.713 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a3~porta_address_reg11 ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; 0.042      ; 4.328      ;
; 35.713 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a3~porta_address_reg10 ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; 0.042      ; 4.328      ;
; 35.713 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a3~porta_address_reg9  ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; 0.042      ; 4.328      ;
; 35.713 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a3~porta_address_reg8  ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; 0.042      ; 4.328      ;
; 35.713 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a3~porta_address_reg7  ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; 0.042      ; 4.328      ;
; 35.713 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a3~porta_address_reg6  ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; 0.042      ; 4.328      ;
; 35.713 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a3~porta_address_reg5  ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; 0.042      ; 4.328      ;
; 35.713 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a3~porta_address_reg4  ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; 0.042      ; 4.328      ;
; 35.713 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a3~porta_address_reg3  ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; 0.042      ; 4.328      ;
; 35.713 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a3~porta_address_reg2  ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; 0.042      ; 4.328      ;
; 35.713 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a3~porta_address_reg1  ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; 0.042      ; 4.328      ;
; 35.713 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a3~porta_address_reg0  ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; 0.042      ; 4.328      ;
; 35.716 ; vga_adapter:VGA|vga_controller:controller|yCounter[1] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a3~porta_address_reg11 ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; 0.042      ; 4.325      ;
; 35.716 ; vga_adapter:VGA|vga_controller:controller|yCounter[1] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a3~porta_address_reg10 ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; 0.042      ; 4.325      ;
; 35.716 ; vga_adapter:VGA|vga_controller:controller|yCounter[1] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a3~porta_address_reg9  ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; 0.042      ; 4.325      ;
; 35.716 ; vga_adapter:VGA|vga_controller:controller|yCounter[1] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a3~porta_address_reg8  ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; 0.042      ; 4.325      ;
; 35.716 ; vga_adapter:VGA|vga_controller:controller|yCounter[1] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a3~porta_address_reg7  ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; 0.042      ; 4.325      ;
; 35.716 ; vga_adapter:VGA|vga_controller:controller|yCounter[1] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a3~porta_address_reg6  ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; 0.042      ; 4.325      ;
; 35.716 ; vga_adapter:VGA|vga_controller:controller|yCounter[1] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a3~porta_address_reg5  ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; 0.042      ; 4.325      ;
; 35.716 ; vga_adapter:VGA|vga_controller:controller|yCounter[1] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a3~porta_address_reg4  ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; 0.042      ; 4.325      ;
; 35.716 ; vga_adapter:VGA|vga_controller:controller|yCounter[1] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a3~porta_address_reg3  ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; 0.042      ; 4.325      ;
; 35.716 ; vga_adapter:VGA|vga_controller:controller|yCounter[1] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a3~porta_address_reg2  ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; 0.042      ; 4.325      ;
; 35.716 ; vga_adapter:VGA|vga_controller:controller|yCounter[1] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a3~porta_address_reg1  ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; 0.042      ; 4.325      ;
; 35.716 ; vga_adapter:VGA|vga_controller:controller|yCounter[1] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a3~porta_address_reg0  ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; 0.042      ; 4.325      ;
; 35.718 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a5~porta_address_reg11 ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; 0.035      ; 4.316      ;
; 35.718 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a5~porta_address_reg10 ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; 0.035      ; 4.316      ;
; 35.718 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a5~porta_address_reg9  ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; 0.035      ; 4.316      ;
; 35.718 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a5~porta_address_reg8  ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; 0.035      ; 4.316      ;
; 35.718 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a5~porta_address_reg7  ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; 0.035      ; 4.316      ;
; 35.718 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a5~porta_address_reg6  ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; 0.035      ; 4.316      ;
; 35.718 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a5~porta_address_reg5  ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; 0.035      ; 4.316      ;
; 35.718 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a5~porta_address_reg4  ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; 0.035      ; 4.316      ;
; 35.718 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a5~porta_address_reg3  ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; 0.035      ; 4.316      ;
; 35.718 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a5~porta_address_reg2  ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; 0.035      ; 4.316      ;
; 35.718 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a5~porta_address_reg1  ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; 0.035      ; 4.316      ;
; 35.718 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a5~porta_address_reg0  ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; 0.035      ; 4.316      ;
; 35.721 ; vga_adapter:VGA|vga_controller:controller|yCounter[1] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a5~porta_address_reg11 ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; 0.035      ; 4.313      ;
; 35.721 ; vga_adapter:VGA|vga_controller:controller|yCounter[1] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a5~porta_address_reg10 ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; 0.035      ; 4.313      ;
; 35.721 ; vga_adapter:VGA|vga_controller:controller|yCounter[1] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a5~porta_address_reg9  ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; 0.035      ; 4.313      ;
; 35.721 ; vga_adapter:VGA|vga_controller:controller|yCounter[1] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a5~porta_address_reg8  ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; 0.035      ; 4.313      ;
; 35.721 ; vga_adapter:VGA|vga_controller:controller|yCounter[1] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a5~porta_address_reg7  ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; 0.035      ; 4.313      ;
; 35.721 ; vga_adapter:VGA|vga_controller:controller|yCounter[1] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a5~porta_address_reg6  ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; 0.035      ; 4.313      ;
; 35.721 ; vga_adapter:VGA|vga_controller:controller|yCounter[1] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a5~porta_address_reg5  ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; 0.035      ; 4.313      ;
; 35.721 ; vga_adapter:VGA|vga_controller:controller|yCounter[1] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a5~porta_address_reg4  ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; 0.035      ; 4.313      ;
; 35.721 ; vga_adapter:VGA|vga_controller:controller|yCounter[1] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a5~porta_address_reg3  ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; 0.035      ; 4.313      ;
; 35.721 ; vga_adapter:VGA|vga_controller:controller|yCounter[1] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a5~porta_address_reg2  ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; 0.035      ; 4.313      ;
; 35.721 ; vga_adapter:VGA|vga_controller:controller|yCounter[1] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a5~porta_address_reg1  ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; 0.035      ; 4.313      ;
; 35.721 ; vga_adapter:VGA|vga_controller:controller|yCounter[1] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a5~porta_address_reg0  ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; 0.035      ; 4.313      ;
; 35.732 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a3~porta_address_reg11 ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; 0.042      ; 4.309      ;
; 35.732 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a3~porta_address_reg10 ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; 0.042      ; 4.309      ;
; 35.732 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a3~porta_address_reg9  ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; 0.042      ; 4.309      ;
; 35.732 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a3~porta_address_reg8  ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; 0.042      ; 4.309      ;
; 35.732 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a3~porta_address_reg7  ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; 0.042      ; 4.309      ;
; 35.732 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a3~porta_address_reg6  ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; 0.042      ; 4.309      ;
; 35.732 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a3~porta_address_reg5  ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; 0.042      ; 4.309      ;
; 35.732 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a3~porta_address_reg4  ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; 0.042      ; 4.309      ;
; 35.732 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a3~porta_address_reg3  ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; 0.042      ; 4.309      ;
; 35.732 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a3~porta_address_reg2  ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; 0.042      ; 4.309      ;
; 35.732 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a3~porta_address_reg1  ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; 0.042      ; 4.309      ;
; 35.732 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a3~porta_address_reg0  ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; 0.042      ; 4.309      ;
; 35.737 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a5~porta_address_reg11 ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; 0.035      ; 4.297      ;
; 35.737 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a5~porta_address_reg10 ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; 0.035      ; 4.297      ;
; 35.737 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a5~porta_address_reg9  ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; 0.035      ; 4.297      ;
; 35.737 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a5~porta_address_reg8  ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; 0.035      ; 4.297      ;
; 35.737 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a5~porta_address_reg7  ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; 0.035      ; 4.297      ;
; 35.737 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a5~porta_address_reg6  ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; 0.035      ; 4.297      ;
; 35.737 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a5~porta_address_reg5  ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; 0.035      ; 4.297      ;
; 35.737 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a5~porta_address_reg4  ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; 0.035      ; 4.297      ;
; 35.737 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a5~porta_address_reg3  ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; 0.035      ; 4.297      ;
; 35.737 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a5~porta_address_reg2  ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; 0.035      ; 4.297      ;
; 35.737 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a5~porta_address_reg1  ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; 0.035      ; 4.297      ;
; 35.737 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a5~porta_address_reg0  ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; 0.035      ; 4.297      ;
; 35.748 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a3~porta_address_reg11 ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; 0.042      ; 4.293      ;
; 35.748 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a3~porta_address_reg10 ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; 0.042      ; 4.293      ;
; 35.748 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a3~porta_address_reg9  ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; 0.042      ; 4.293      ;
; 35.748 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a3~porta_address_reg8  ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; 0.042      ; 4.293      ;
; 35.748 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a3~porta_address_reg7  ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; 0.042      ; 4.293      ;
; 35.748 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a3~porta_address_reg6  ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; 0.042      ; 4.293      ;
; 35.748 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a3~porta_address_reg5  ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; 0.042      ; 4.293      ;
; 35.748 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a3~porta_address_reg4  ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; 0.042      ; 4.293      ;
; 35.748 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a3~porta_address_reg3  ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; 0.042      ; 4.293      ;
; 35.748 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a3~porta_address_reg2  ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; 0.042      ; 4.293      ;
; 35.748 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a3~porta_address_reg1  ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; 0.042      ; 4.293      ;
; 35.748 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a3~porta_address_reg0  ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; 0.042      ; 4.293      ;
; 35.753 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a5~porta_address_reg11 ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; 0.035      ; 4.281      ;
; 35.753 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a5~porta_address_reg10 ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; 0.035      ; 4.281      ;
; 35.753 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a5~porta_address_reg9  ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; 0.035      ; 4.281      ;
; 35.753 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a5~porta_address_reg8  ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; 0.035      ; 4.281      ;
; 35.753 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a5~porta_address_reg7  ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; 0.035      ; 4.281      ;
; 35.753 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a5~porta_address_reg6  ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; 0.035      ; 4.281      ;
; 35.753 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a5~porta_address_reg5  ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; 0.035      ; 4.281      ;
; 35.753 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a5~porta_address_reg4  ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; 0.035      ; 4.281      ;
; 35.753 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a5~porta_address_reg3  ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; 0.035      ; 4.281      ;
; 35.753 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a5~porta_address_reg2  ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; 0.035      ; 4.281      ;
; 35.753 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a5~porta_address_reg1  ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; 0.035      ; 4.281      ;
; 35.753 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a5~porta_address_reg0  ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; 0.035      ; 4.281      ;
; 35.758 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a3~porta_address_reg11 ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; 0.042      ; 4.283      ;
; 35.758 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a3~porta_address_reg10 ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; 0.042      ; 4.283      ;
; 35.758 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a3~porta_address_reg9  ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; 0.042      ; 4.283      ;
; 35.758 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a3~porta_address_reg8  ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 40.000       ; 0.042      ; 4.283      ;
+--------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'avconf:avc|LUT_INDEX[1]'                                                                                                               ;
+--------+-------------------------+-------------------------+--------------------------+-------------------------+--------------+------------+------------+
; Slack  ; From Node               ; To Node                 ; Launch Clock             ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------+-------------------------+--------------------------+-------------------------+--------------+------------+------------+
; -1.045 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.515      ; 1.611      ;
; -0.824 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.476      ; 1.793      ;
; -0.805 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.512      ; 1.848      ;
; -0.799 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[12] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.465      ; 1.807      ;
; -0.793 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.540      ; 1.888      ;
; -0.767 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.513      ; 1.887      ;
; -0.761 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.502      ; 1.882      ;
; -0.756 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[13] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.476      ; 1.861      ;
; -0.753 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[14] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.523      ; 1.911      ;
; -0.751 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.540      ; 1.930      ;
; -0.746 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.520      ; 1.915      ;
; -0.732 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[10] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.466      ; 1.875      ;
; -0.730 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[15] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.462      ; 1.873      ;
; -0.726 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.473      ; 1.888      ;
; -0.719 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.474      ; 1.896      ;
; -0.699 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[11] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.476      ; 1.918      ;
; -0.545 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 2.515      ; 1.611      ;
; -0.324 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 2.476      ; 1.793      ;
; -0.305 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 2.512      ; 1.848      ;
; -0.299 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[12] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 2.465      ; 1.807      ;
; -0.293 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 2.540      ; 1.888      ;
; -0.267 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 2.513      ; 1.887      ;
; -0.261 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 2.502      ; 1.882      ;
; -0.256 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[13] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 2.476      ; 1.861      ;
; -0.253 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[14] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 2.523      ; 1.911      ;
; -0.251 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 2.540      ; 1.930      ;
; -0.246 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 2.520      ; 1.915      ;
; -0.232 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[10] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 2.466      ; 1.875      ;
; -0.230 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[15] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 2.462      ; 1.873      ;
; -0.226 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 2.473      ; 1.888      ;
; -0.219 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 2.474      ; 1.896      ;
; -0.199 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[11] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 2.476      ; 1.918      ;
; 0.074  ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.955      ; 2.029      ;
; 0.096  ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.953      ; 2.049      ;
; 0.107  ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.955      ; 2.062      ;
; 0.116  ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.916      ; 2.032      ;
; 0.118  ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.942      ; 2.060      ;
; 0.124  ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.916      ; 2.040      ;
; 0.129  ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.953      ; 2.082      ;
; 0.141  ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.955      ; 2.096      ;
; 0.157  ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.980      ; 2.137      ;
; 0.158  ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[12] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.905      ; 2.063      ;
; 0.163  ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.953      ; 2.116      ;
; 0.165  ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.980      ; 2.145      ;
; 0.167  ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.916      ; 2.083      ;
; 0.179  ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[12] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.905      ; 2.084      ;
; 0.182  ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.942      ; 2.124      ;
; 0.185  ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[14] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.963      ; 2.148      ;
; 0.191  ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.960      ; 2.151      ;
; 0.196  ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.952      ; 2.148      ;
; 0.211  ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.913      ; 2.124      ;
; 0.215  ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.914      ; 2.129      ;
; 0.216  ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.916      ; 2.132      ;
; 0.230  ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.913      ; 2.143      ;
; 0.230  ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.914      ; 2.144      ;
; 0.236  ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[13] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.916      ; 2.152      ;
; 0.241  ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.980      ; 2.221      ;
; 0.246  ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.980      ; 2.226      ;
; 0.248  ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.942      ; 2.190      ;
; 0.248  ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[14] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.963      ; 2.211      ;
; 0.253  ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.960      ; 2.213      ;
; 0.264  ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[10] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.906      ; 2.170      ;
; 0.264  ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[13] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.916      ; 2.180      ;
; 0.267  ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.952      ; 2.219      ;
; 0.271  ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[15] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.902      ; 2.173      ;
; 0.274  ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.914      ; 2.188      ;
; 0.276  ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[13] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.916      ; 2.192      ;
; 0.278  ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.980      ; 2.258      ;
; 0.278  ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[14] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.963      ; 2.241      ;
; 0.287  ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[11] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.916      ; 2.203      ;
; 0.287  ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.960      ; 2.247      ;
; 0.288  ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 0.554      ; 0.842      ;
; 0.297  ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[13] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.916      ; 2.213      ;
; 0.300  ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.980      ; 2.280      ;
; 0.301  ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[12] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.905      ; 2.206      ;
; 0.329  ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.953      ; 2.282      ;
; 0.340  ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[14] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.963      ; 2.303      ;
; 0.345  ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.913      ; 2.258      ;
; 0.348  ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[10] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.906      ; 2.254      ;
; 0.350  ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[15] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.902      ; 2.252      ;
; 0.351  ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.952      ; 2.303      ;
; 0.354  ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[10] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.906      ; 2.260      ;
; 0.355  ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.960      ; 2.315      ;
; 0.362  ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.914      ; 2.276      ;
; 0.366  ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.942      ; 2.308      ;
; 0.371  ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.952      ; 2.323      ;
; 0.375  ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[11] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.916      ; 2.291      ;
; 0.395  ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.913      ; 2.308      ;
; 0.397  ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[15] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.902      ; 2.299      ;
; 0.403  ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.980      ; 2.383      ;
; 0.419  ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.980      ; 2.399      ;
; 0.419  ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[15] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.902      ; 2.321      ;
; 0.422  ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[12] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.905      ; 2.327      ;
; 0.428  ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[10] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.906      ; 2.334      ;
; 0.464  ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 0.513      ; 0.977      ;
; 0.470  ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[11] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.916      ; 2.386      ;
; 0.472  ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.955      ; 2.427      ;
; 0.478  ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 0.579      ; 1.057      ;
; 0.480  ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 0.541      ; 1.021      ;
; 0.499  ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 0.559      ; 1.058      ;
+--------+-------------------------+-------------------------+--------------------------+-------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                  ; To Node                                                                                                                                                                                                                        ; Launch Clock             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-------------+--------------+------------+------------+
; -0.369 ; avconf:avc|mI2C_CTRL_CLK                                                                                                                                                                                   ; avconf:avc|mI2C_CTRL_CLK                                                                                                                                                                                                       ; avconf:avc|mI2C_CTRL_CLK ; CLOCK_50    ; 0.000        ; 1.666      ; 1.590      ;
; 0.131  ; avconf:avc|mI2C_CTRL_CLK                                                                                                                                                                                   ; avconf:avc|mI2C_CTRL_CLK                                                                                                                                                                                                       ; avconf:avc|mI2C_CTRL_CLK ; CLOCK_50    ; -0.500       ; 1.666      ; 1.590      ;
; 0.215  ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|Video_In_FIFO:Video_In_FIFO|scfifo:scfifo_component|scfifo_tb31:auto_generated|a_dpfifo_g331:dpfifo|full_dff                            ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|Video_In_FIFO:Video_In_FIFO|scfifo:scfifo_component|scfifo_tb31:auto_generated|a_dpfifo_g331:dpfifo|full_dff                                                ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[2]                    ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[2]                                        ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[3]                    ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[3]                                        ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[5]                    ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[5]                                        ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[6]                    ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[6]                                        ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[7]                    ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[7]                                        ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[8]                    ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[8]                                        ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[0]                    ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[0]                                        ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[1]                    ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[1]                                        ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[4]                    ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[4]                                        ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Video_In:vin|Altera_UP_Video_In_Resize:Video_In_Resize|keep_pixel                                                                                                                                          ; Video_In:vin|Altera_UP_Video_In_Resize:Video_In_Resize|keep_pixel                                                                                                                                                              ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|Video_In_FIFO:Video_In_FIFO|scfifo:scfifo_component|scfifo_tb31:auto_generated|a_dpfifo_g331:dpfifo|usedw_is_2_dff                      ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|Video_In_FIFO:Video_In_FIFO|scfifo:scfifo_component|scfifo_tb31:auto_generated|a_dpfifo_g331:dpfifo|usedw_is_2_dff                                          ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Video_In:vin|Altera_UP_YCrCb_422_to_444_Converter:YCrCb_422_to_444_Converter|CrCb_select                                                                                                                   ; Video_In:vin|Altera_UP_YCrCb_422_to_444_Converter:YCrCb_422_to_444_Converter|CrCb_select                                                                                                                                       ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|Video_In_FIFO:Video_In_FIFO|scfifo:scfifo_component|scfifo_tb31:auto_generated|a_dpfifo_g331:dpfifo|rd_ptr_lsb                          ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|Video_In_FIFO:Video_In_FIFO|scfifo:scfifo_component|scfifo_tb31:auto_generated|a_dpfifo_g331:dpfifo|rd_ptr_lsb                                              ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|Video_In_FIFO:Video_In_FIFO|scfifo:scfifo_component|scfifo_tb31:auto_generated|a_dpfifo_g331:dpfifo|low_addressa[7]                     ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|Video_In_FIFO:Video_In_FIFO|scfifo:scfifo_component|scfifo_tb31:auto_generated|a_dpfifo_g331:dpfifo|low_addressa[7]                                         ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|Video_In_FIFO:Video_In_FIFO|scfifo:scfifo_component|scfifo_tb31:auto_generated|a_dpfifo_g331:dpfifo|low_addressa[6]                     ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|Video_In_FIFO:Video_In_FIFO|scfifo:scfifo_component|scfifo_tb31:auto_generated|a_dpfifo_g331:dpfifo|low_addressa[6]                                         ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|Video_In_FIFO:Video_In_FIFO|scfifo:scfifo_component|scfifo_tb31:auto_generated|a_dpfifo_g331:dpfifo|low_addressa[5]                     ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|Video_In_FIFO:Video_In_FIFO|scfifo:scfifo_component|scfifo_tb31:auto_generated|a_dpfifo_g331:dpfifo|low_addressa[5]                                         ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|Video_In_FIFO:Video_In_FIFO|scfifo:scfifo_component|scfifo_tb31:auto_generated|a_dpfifo_g331:dpfifo|low_addressa[4]                     ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|Video_In_FIFO:Video_In_FIFO|scfifo:scfifo_component|scfifo_tb31:auto_generated|a_dpfifo_g331:dpfifo|low_addressa[4]                                         ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|Video_In_FIFO:Video_In_FIFO|scfifo:scfifo_component|scfifo_tb31:auto_generated|a_dpfifo_g331:dpfifo|low_addressa[3]                     ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|Video_In_FIFO:Video_In_FIFO|scfifo:scfifo_component|scfifo_tb31:auto_generated|a_dpfifo_g331:dpfifo|low_addressa[3]                                         ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|Video_In_FIFO:Video_In_FIFO|scfifo:scfifo_component|scfifo_tb31:auto_generated|a_dpfifo_g331:dpfifo|low_addressa[2]                     ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|Video_In_FIFO:Video_In_FIFO|scfifo:scfifo_component|scfifo_tb31:auto_generated|a_dpfifo_g331:dpfifo|low_addressa[2]                                         ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|Video_In_FIFO:Video_In_FIFO|scfifo:scfifo_component|scfifo_tb31:auto_generated|a_dpfifo_g331:dpfifo|low_addressa[1]                     ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|Video_In_FIFO:Video_In_FIFO|scfifo:scfifo_component|scfifo_tb31:auto_generated|a_dpfifo_g331:dpfifo|low_addressa[1]                                         ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|Video_In_FIFO:Video_In_FIFO|scfifo:scfifo_component|scfifo_tb31:auto_generated|a_dpfifo_g331:dpfifo|low_addressa[0]                     ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|Video_In_FIFO:Video_In_FIFO|scfifo:scfifo_component|scfifo_tb31:auto_generated|a_dpfifo_g331:dpfifo|low_addressa[0]                                         ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|line_type                                                                                                                               ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|line_type                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.236  ; Video_In:vin|Altera_UP_YCrCb_422_to_444_Converter:YCrCb_422_to_444_Converter|pixel_info_shift_reg[2][0]                                                                                                    ; Video_In:vin|Altera_UP_YCrCb_422_to_444_Converter:YCrCb_422_to_444_Converter|pixel_info_out[0]                                                                                                                                 ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.388      ;
; 0.238  ; Video_In:vin|Altera_UP_YCrCb_to_RGB_Converter:YCrCb_to_RGB_Converter|pixel_info_shift_reg[2][1]                                                                                                            ; Video_In:vin|Altera_UP_YCrCb_to_RGB_Converter:YCrCb_to_RGB_Converter|pixel_info_out[1]                                                                                                                                         ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.390      ;
; 0.238  ; Video_In:vin|Altera_UP_YCrCb_422_to_444_Converter:YCrCb_422_to_444_Converter|CrCb_shift_reg[3][4]                                                                                                          ; Video_In:vin|Altera_UP_YCrCb_422_to_444_Converter:YCrCb_422_to_444_Converter|Cb_out[4]                                                                                                                                         ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.390      ;
; 0.239  ; Video_In:vin|Altera_UP_YCrCb_to_RGB_Converter:YCrCb_to_RGB_Converter|pixel_info_out[0]                                                                                                                     ; Video_In:vin|Altera_UP_Video_In_Resize:Video_In_Resize|pixel_info_out[0]                                                                                                                                                       ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.391      ;
; 0.239  ; Video_In:vin|Altera_UP_YCrCb_422_to_444_Converter:YCrCb_422_to_444_Converter|pixel_info_shift_reg[1][1]                                                                                                    ; Video_In:vin|Altera_UP_YCrCb_422_to_444_Converter:YCrCb_422_to_444_Converter|Cb_out[7]                                                                                                                                         ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.391      ;
; 0.240  ; Video_In:vin|Altera_UP_YCrCb_422_to_444_Converter:YCrCb_422_to_444_Converter|CrCb_shift_reg[3][0]                                                                                                          ; Video_In:vin|Altera_UP_YCrCb_422_to_444_Converter:YCrCb_422_to_444_Converter|Cb_out[0]                                                                                                                                         ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.392      ;
; 0.241  ; Video_In:vin|Altera_UP_YCrCb_to_RGB_Converter:YCrCb_to_RGB_Converter|pixel_en_shift_reg[2]                                                                                                                 ; Video_In:vin|Altera_UP_YCrCb_to_RGB_Converter:YCrCb_to_RGB_Converter|pixel_en_out                                                                                                                                              ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.393      ;
; 0.241  ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|Video_In_FIFO:Video_In_FIFO|scfifo:scfifo_component|scfifo_tb31:auto_generated|a_dpfifo_g331:dpfifo|cntr_e5b:rd_ptr_msb|safe_q[6]       ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|Video_In_FIFO:Video_In_FIFO|scfifo:scfifo_component|scfifo_tb31:auto_generated|a_dpfifo_g331:dpfifo|cntr_e5b:rd_ptr_msb|safe_q[6]                           ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.393      ;
; 0.242  ; Video_In:vin|Altera_UP_YCrCb_to_RGB_Converter:YCrCb_to_RGB_Converter|pixel_info_out[1]                                                                                                                     ; Video_In:vin|Altera_UP_Video_In_Resize:Video_In_Resize|pixel_en_out                                                                                                                                                            ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.394      ;
; 0.242  ; Video_In:vin|Altera_UP_YCrCb_422_to_444_Converter:YCrCb_422_to_444_Converter|CrCb_shift_reg[3][5]                                                                                                          ; Video_In:vin|Altera_UP_YCrCb_422_to_444_Converter:YCrCb_422_to_444_Converter|Cb_out[5]                                                                                                                                         ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.394      ;
; 0.243  ; avconf:avc|mI2C_CLK_DIV[15]                                                                                                                                                                                ; avconf:avc|mI2C_CLK_DIV[15]                                                                                                                                                                                                    ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.395      ;
; 0.245  ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|alt_synch_pipe_8u7:rs_dgwp|dffpipe_2v8:dffpipe18|dffe20a[3] ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|dffpipe_1v8:rs_bwp|dffe17a[3]                                                   ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.397      ;
; 0.246  ; Video_In:vin|Altera_UP_YCrCb_to_RGB_Converter:YCrCb_to_RGB_Converter|pixel_info_out[1]                                                                                                                     ; Video_In:vin|Altera_UP_Video_In_Resize:Video_In_Resize|keep_pixel                                                                                                                                                              ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.398      ;
; 0.249  ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|alt_synch_pipe_8u7:rs_dgwp|dffpipe_2v8:dffpipe18|dffe19a[1] ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|alt_synch_pipe_8u7:rs_dgwp|dffpipe_2v8:dffpipe18|dffe20a[1]                     ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.401      ;
; 0.251  ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|rdptr_g[8]                                                  ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|dffpipe_1v8:rs_brp|dffe17a[6]                                                   ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.403      ;
; 0.254  ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|rdptr_g[8]                                                  ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|dffpipe_1v8:rs_brp|dffe17a[7]                                                   ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.406      ;
; 0.255  ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[5]                    ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_g86:rdptr_g1p|sub_parity6a1                                       ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.407      ;
; 0.255  ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[5]                    ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[6]                                        ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.407      ;
; 0.256  ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[5]                    ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[7]                                        ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.408      ;
; 0.262  ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_g86:rdptr_g1p|sub_parity6a1                   ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_g86:rdptr_g1p|parity5                                             ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.414      ;
; 0.282  ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|Video_In_FIFO:Video_In_FIFO|scfifo:scfifo_component|scfifo_tb31:auto_generated|a_dpfifo_g331:dpfifo|cntr_f5b:wr_ptr|safe_q[3]           ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|Video_In_FIFO:Video_In_FIFO|scfifo:scfifo_component|scfifo_tb31:auto_generated|a_dpfifo_g331:dpfifo|altsyncram_9d81:FIFOram|ram_block1a4~porta_address_reg3 ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.062      ; 0.482      ;
; 0.285  ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|Video_In_FIFO:Video_In_FIFO|scfifo:scfifo_component|scfifo_tb31:auto_generated|a_dpfifo_g331:dpfifo|cntr_f5b:wr_ptr|safe_q[7]           ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|Video_In_FIFO:Video_In_FIFO|scfifo:scfifo_component|scfifo_tb31:auto_generated|a_dpfifo_g331:dpfifo|altsyncram_9d81:FIFOram|ram_block1a4~porta_address_reg7 ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.062      ; 0.485      ;
; 0.291  ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|Video_In_FIFO:Video_In_FIFO|scfifo:scfifo_component|scfifo_tb31:auto_generated|a_dpfifo_g331:dpfifo|cntr_f5b:wr_ptr|safe_q[6]           ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|Video_In_FIFO:Video_In_FIFO|scfifo:scfifo_component|scfifo_tb31:auto_generated|a_dpfifo_g331:dpfifo|altsyncram_9d81:FIFOram|ram_block1a4~porta_address_reg6 ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.062      ; 0.491      ;
; 0.291  ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|Video_In_FIFO:Video_In_FIFO|scfifo:scfifo_component|scfifo_tb31:auto_generated|a_dpfifo_g331:dpfifo|cntr_f5b:wr_ptr|safe_q[5]           ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|Video_In_FIFO:Video_In_FIFO|scfifo:scfifo_component|scfifo_tb31:auto_generated|a_dpfifo_g331:dpfifo|altsyncram_9d81:FIFOram|ram_block1a4~porta_address_reg5 ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.062      ; 0.491      ;
; 0.291  ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|Video_In_FIFO:Video_In_FIFO|scfifo:scfifo_component|scfifo_tb31:auto_generated|a_dpfifo_g331:dpfifo|cntr_f5b:wr_ptr|safe_q[4]           ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|Video_In_FIFO:Video_In_FIFO|scfifo:scfifo_component|scfifo_tb31:auto_generated|a_dpfifo_g331:dpfifo|altsyncram_9d81:FIFOram|ram_block1a4~porta_address_reg4 ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.062      ; 0.491      ;
; 0.291  ; Video_In:vin|Altera_UP_Video_In_Resize:Video_In_Resize|keep_pixel                                                                                                                                          ; Video_In:vin|Altera_UP_Video_In_Resize:Video_In_Resize|pixel_en_out                                                                                                                                                            ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.443      ;
; 0.292  ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|Video_In_FIFO:Video_In_FIFO|scfifo:scfifo_component|scfifo_tb31:auto_generated|a_dpfifo_g331:dpfifo|cntr_f5b:wr_ptr|safe_q[2]           ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|Video_In_FIFO:Video_In_FIFO|scfifo:scfifo_component|scfifo_tb31:auto_generated|a_dpfifo_g331:dpfifo|altsyncram_9d81:FIFOram|ram_block1a4~porta_address_reg2 ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.062      ; 0.492      ;
; 0.292  ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|Video_In_FIFO:Video_In_FIFO|scfifo:scfifo_component|scfifo_tb31:auto_generated|a_dpfifo_g331:dpfifo|cntr_f5b:wr_ptr|safe_q[1]           ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|Video_In_FIFO:Video_In_FIFO|scfifo:scfifo_component|scfifo_tb31:auto_generated|a_dpfifo_g331:dpfifo|altsyncram_9d81:FIFOram|ram_block1a4~porta_address_reg1 ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.062      ; 0.492      ;
; 0.293  ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[6]                    ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_g86:rdptr_g1p|sub_parity6a1                                       ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.445      ;
; 0.309  ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|rdptr_g[7]                                                  ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|dffpipe_1v8:rs_brp|dffe17a[6]                                                   ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.461      ;
; 0.311  ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|rdptr_g[7]                                                  ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|dffpipe_1v8:rs_brp|dffe17a[7]                                                   ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.463      ;
; 0.314  ; Video_In:vin|Altera_UP_YCrCb_422_to_444_Converter:YCrCb_422_to_444_Converter|Y_shift_reg[2][7]                                                                                                             ; Video_In:vin|Altera_UP_YCrCb_422_to_444_Converter:YCrCb_422_to_444_Converter|Y_out[7]                                                                                                                                          ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.466      ;
; 0.315  ; Video_In:vin|Altera_UP_YCrCb_to_RGB_Converter:YCrCb_to_RGB_Converter|pixel_en_shift_reg[1]                                                                                                                 ; Video_In:vin|Altera_UP_YCrCb_to_RGB_Converter:YCrCb_to_RGB_Converter|pixel_en_shift_reg[2]                                                                                                                                     ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.467      ;
; 0.317  ; Video_In:vin|Altera_UP_YCrCb_422_to_444_Converter:YCrCb_422_to_444_Converter|pixel_info_shift_reg[1][0]                                                                                                    ; Video_In:vin|Altera_UP_YCrCb_422_to_444_Converter:YCrCb_422_to_444_Converter|pixel_info_shift_reg[2][0]                                                                                                                        ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.469      ;
; 0.319  ; Video_In:vin|Altera_UP_YCrCb_422_to_444_Converter:YCrCb_422_to_444_Converter|Y_shift_reg[2][1]                                                                                                             ; Video_In:vin|Altera_UP_YCrCb_422_to_444_Converter:YCrCb_422_to_444_Converter|Y_out[1]                                                                                                                                          ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.471      ;
; 0.321  ; Video_In:vin|Altera_UP_YCrCb_422_to_444_Converter:YCrCb_422_to_444_Converter|Y_shift_reg[1][3]                                                                                                             ; Video_In:vin|Altera_UP_YCrCb_422_to_444_Converter:YCrCb_422_to_444_Converter|Y_shift_reg[2][3]                                                                                                                                 ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.001      ; 0.474      ;
; 0.322  ; Video_In:vin|Altera_UP_YCrCb_422_to_444_Converter:YCrCb_422_to_444_Converter|Y_shift_reg[2][2]                                                                                                             ; Video_In:vin|Altera_UP_YCrCb_422_to_444_Converter:YCrCb_422_to_444_Converter|Y_out[2]                                                                                                                                          ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.474      ;
; 0.323  ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|alt_synch_pipe_8u7:rs_dgwp|dffpipe_2v8:dffpipe18|dffe20a[8] ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|dffpipe_1v8:rs_bwp|dffe17a[6]                                                   ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.475      ;
; 0.324  ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|alt_synch_pipe_8u7:rs_dgwp|dffpipe_2v8:dffpipe18|dffe19a[2] ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|alt_synch_pipe_8u7:rs_dgwp|dffpipe_2v8:dffpipe18|dffe20a[2]                     ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.476      ;
; 0.324  ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|alt_synch_pipe_8u7:rs_dgwp|dffpipe_2v8:dffpipe18|dffe20a[8] ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|dffpipe_1v8:rs_bwp|dffe17a[7]                                                   ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.476      ;
; 0.325  ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|alt_synch_pipe_8u7:rs_dgwp|dffpipe_2v8:dffpipe18|dffe19a[0] ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|alt_synch_pipe_8u7:rs_dgwp|dffpipe_2v8:dffpipe18|dffe20a[0]                     ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.477      ;
; 0.325  ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|alt_synch_pipe_8u7:rs_dgwp|dffpipe_2v8:dffpipe18|dffe19a[8] ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|alt_synch_pipe_8u7:rs_dgwp|dffpipe_2v8:dffpipe18|dffe20a[8]                     ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.477      ;
; 0.325  ; Video_In:vin|Altera_UP_YCrCb_422_to_444_Converter:YCrCb_422_to_444_Converter|CrCb_shift_reg[3][2]                                                                                                          ; Video_In:vin|Altera_UP_YCrCb_422_to_444_Converter:YCrCb_422_to_444_Converter|Cb_out[2]                                                                                                                                         ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.477      ;
; 0.327  ; Video_In:vin|Altera_UP_YCrCb_422_to_444_Converter:YCrCb_422_to_444_Converter|CrCb_shift_reg[2][2]                                                                                                          ; Video_In:vin|Altera_UP_YCrCb_422_to_444_Converter:YCrCb_422_to_444_Converter|Cr_out[2]                                                                                                                                         ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.479      ;
; 0.327  ; Video_In:vin|Altera_UP_YCrCb_422_to_444_Converter:YCrCb_422_to_444_Converter|CrCb_shift_reg[2][1]                                                                                                          ; Video_In:vin|Altera_UP_YCrCb_422_to_444_Converter:YCrCb_422_to_444_Converter|Cr_out[1]                                                                                                                                         ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.479      ;
; 0.330  ; Video_In:vin|Altera_UP_YCrCb_422_to_444_Converter:YCrCb_422_to_444_Converter|CrCb_shift_reg[2][0]                                                                                                          ; Video_In:vin|Altera_UP_YCrCb_422_to_444_Converter:YCrCb_422_to_444_Converter|Cr_out[0]                                                                                                                                         ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.482      ;
; 0.332  ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[8]                    ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_g86:rdptr_g1p|sub_parity6a2                                       ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.484      ;
; 0.332  ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[1]                    ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|rdptr_g[1]                                                                      ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.484      ;
; 0.336  ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[1]                    ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_g86:rdptr_g1p|sub_parity6a0                                       ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; -0.001     ; 0.487      ;
; 0.342  ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|Video_In_FIFO:Video_In_FIFO|scfifo:scfifo_component|scfifo_tb31:auto_generated|a_dpfifo_g331:dpfifo|empty_dff                           ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|Video_In_FIFO:Video_In_FIFO|scfifo:scfifo_component|scfifo_tb31:auto_generated|a_dpfifo_g331:dpfifo|usedw_is_0_dff                                          ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.494      ;
; 0.353  ; avconf:avc|mI2C_CLK_DIV[0]                                                                                                                                                                                 ; avconf:avc|mI2C_CLK_DIV[0]                                                                                                                                                                                                     ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.505      ;
; 0.355  ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|Video_In_FIFO:Video_In_FIFO|scfifo:scfifo_component|scfifo_tb31:auto_generated|a_dpfifo_g331:dpfifo|cntr_f5b:wr_ptr|safe_q[0]           ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|Video_In_FIFO:Video_In_FIFO|scfifo:scfifo_component|scfifo_tb31:auto_generated|a_dpfifo_g331:dpfifo|cntr_f5b:wr_ptr|safe_q[0]                               ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.507      ;
; 0.355  ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|Video_In_FIFO:Video_In_FIFO|scfifo:scfifo_component|scfifo_tb31:auto_generated|a_dpfifo_g331:dpfifo|cntr_f5b:wr_ptr|safe_q[1]           ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|Video_In_FIFO:Video_In_FIFO|scfifo:scfifo_component|scfifo_tb31:auto_generated|a_dpfifo_g331:dpfifo|cntr_f5b:wr_ptr|safe_q[1]                               ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.507      ;
; 0.357  ; avconf:avc|mI2C_CLK_DIV[1]                                                                                                                                                                                 ; avconf:avc|mI2C_CLK_DIV[1]                                                                                                                                                                                                     ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.509      ;
; 0.359  ; Video_In:vin|Altera_UP_YCrCb_422_to_444_Converter:YCrCb_422_to_444_Converter|CrCb_shift_reg[3][3]                                                                                                          ; Video_In:vin|Altera_UP_YCrCb_422_to_444_Converter:YCrCb_422_to_444_Converter|Cb_out[3]                                                                                                                                         ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.511      ;
; 0.360  ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|alt_synch_pipe_8u7:rs_dgwp|dffpipe_2v8:dffpipe18|dffe20a[4] ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|dffpipe_1v8:rs_bwp|dffe17a[4]                                                   ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.512      ;
; 0.360  ; Video_In:vin|Altera_UP_YCrCb_to_RGB_Converter:YCrCb_to_RGB_Converter|pixel_info_shift_reg[1][0]                                                                                                            ; Video_In:vin|Altera_UP_YCrCb_to_RGB_Converter:YCrCb_to_RGB_Converter|pixel_info_shift_reg[2][0]                                                                                                                                ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.512      ;
; 0.360  ; Video_In:vin|Altera_UP_YCrCb_422_to_444_Converter:YCrCb_422_to_444_Converter|CrCb_shift_reg[3][1]                                                                                                          ; Video_In:vin|Altera_UP_YCrCb_422_to_444_Converter:YCrCb_422_to_444_Converter|Cb_out[1]                                                                                                                                         ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.512      ;
; 0.360  ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|Video_In_FIFO:Video_In_FIFO|scfifo:scfifo_component|scfifo_tb31:auto_generated|a_dpfifo_g331:dpfifo|cntr_f5b:wr_ptr|safe_q[2]           ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|Video_In_FIFO:Video_In_FIFO|scfifo:scfifo_component|scfifo_tb31:auto_generated|a_dpfifo_g331:dpfifo|cntr_f5b:wr_ptr|safe_q[2]                               ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.512      ;
; 0.360  ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|x_address[0]                                                                                                                            ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|x_address[0]                                                                                                                                                ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.512      ;
; 0.360  ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|x_address[7]                                                                                                                            ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|x_address[7]                                                                                                                                                ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.512      ;
; 0.360  ; avconf:avc|mI2C_CLK_DIV[2]                                                                                                                                                                                 ; avconf:avc|mI2C_CLK_DIV[2]                                                                                                                                                                                                     ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.512      ;
; 0.360  ; avconf:avc|mI2C_CLK_DIV[9]                                                                                                                                                                                 ; avconf:avc|mI2C_CLK_DIV[9]                                                                                                                                                                                                     ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.512      ;
; 0.360  ; avconf:avc|mI2C_CLK_DIV[11]                                                                                                                                                                                ; avconf:avc|mI2C_CLK_DIV[11]                                                                                                                                                                                                    ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.512      ;
; 0.361  ; Video_In:vin|Altera_UP_YCrCb_to_RGB_Converter:YCrCb_to_RGB_Converter|pixel_info_shift_reg[1][1]                                                                                                            ; Video_In:vin|Altera_UP_YCrCb_to_RGB_Converter:YCrCb_to_RGB_Converter|pixel_info_shift_reg[2][1]                                                                                                                                ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; Video_In:vin|Altera_UP_YCrCb_422_to_444_Converter:YCrCb_422_to_444_Converter|Y_shift_reg[2][0]                                                                                                             ; Video_In:vin|Altera_UP_YCrCb_422_to_444_Converter:YCrCb_422_to_444_Converter|Y_out[0]                                                                                                                                          ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|Video_In_FIFO:Video_In_FIFO|scfifo:scfifo_component|scfifo_tb31:auto_generated|a_dpfifo_g331:dpfifo|cntr_e5b:rd_ptr_msb|safe_q[1]       ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|Video_In_FIFO:Video_In_FIFO|scfifo:scfifo_component|scfifo_tb31:auto_generated|a_dpfifo_g331:dpfifo|cntr_e5b:rd_ptr_msb|safe_q[1]                           ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|Video_In_FIFO:Video_In_FIFO|scfifo:scfifo_component|scfifo_tb31:auto_generated|a_dpfifo_g331:dpfifo|cntr_f5b:wr_ptr|safe_q[4]           ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|Video_In_FIFO:Video_In_FIFO|scfifo:scfifo_component|scfifo_tb31:auto_generated|a_dpfifo_g331:dpfifo|cntr_f5b:wr_ptr|safe_q[4]                               ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|Video_In_FIFO:Video_In_FIFO|scfifo:scfifo_component|scfifo_tb31:auto_generated|a_dpfifo_g331:dpfifo|cntr_f5b:wr_ptr|safe_q[7]           ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|Video_In_FIFO:Video_In_FIFO|scfifo:scfifo_component|scfifo_tb31:auto_generated|a_dpfifo_g331:dpfifo|cntr_f5b:wr_ptr|safe_q[7]                               ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|x_address[2]                                                                                                                            ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|x_address[2]                                                                                                                                                ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|x_address[5]                                                                                                                            ; Video_In:vin|Altera_UP_Video_In_Deinterlacer:Video_In_Deinterlacer|x_address[5]                                                                                                                                                ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; avconf:avc|mI2C_CLK_DIV[4]                                                                                                                                                                                 ; avconf:avc|mI2C_CLK_DIV[4]                                                                                                                                                                                                     ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; avconf:avc|mI2C_CLK_DIV[7]                                                                                                                                                                                 ; avconf:avc|mI2C_CLK_DIV[7]                                                                                                                                                                                                     ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; avconf:avc|mI2C_CLK_DIV[13]                                                                                                                                                                                ; avconf:avc|mI2C_CLK_DIV[13]                                                                                                                                                                                                    ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; avconf:avc|mI2C_CLK_DIV[14]                                                                                                                                                                                ; avconf:avc|mI2C_CLK_DIV[14]                                                                                                                                                                                                    ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'avconf:avc|mI2C_CTRL_CLK'                                                                                                                                                     ;
+--------+--------------------------------------------+--------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                    ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+--------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; -0.140 ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mI2C_DATA[22]                   ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.964      ; 2.117      ;
; -0.060 ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mSetup_ST.0001                  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.965      ; 2.198      ;
; -0.060 ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mSetup_ST.0000                  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.965      ; 2.198      ;
; -0.060 ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mSetup_ST.0010                  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.965      ; 2.198      ;
; -0.060 ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mI2C_GO                         ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.965      ; 2.198      ;
; 0.015  ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mI2C_DATA[10]                   ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.961      ; 2.269      ;
; 0.015  ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mI2C_DATA[12]                   ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.961      ; 2.269      ;
; 0.021  ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mI2C_DATA[3]                    ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.962      ; 2.276      ;
; 0.021  ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mI2C_DATA[2]                    ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.962      ; 2.276      ;
; 0.021  ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mI2C_DATA[13]                   ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.962      ; 2.276      ;
; 0.023  ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mI2C_DATA[4]                    ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.961      ; 2.277      ;
; 0.023  ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mI2C_DATA[7]                    ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.961      ; 2.277      ;
; 0.031  ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mI2C_DATA[11]                   ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.961      ; 2.285      ;
; 0.031  ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mI2C_DATA[6]                    ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.961      ; 2.285      ;
; 0.041  ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|LUT_INDEX[0]                    ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.961      ; 2.295      ;
; 0.057  ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mI2C_DATA[0]                    ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.957      ; 2.307      ;
; 0.057  ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mI2C_DATA[9]                    ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.957      ; 2.307      ;
; 0.061  ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mI2C_DATA[1]                    ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.957      ; 2.311      ;
; 0.075  ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mI2C_DATA[5]                    ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.962      ; 2.330      ;
; 0.075  ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mI2C_DATA[15]                   ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.962      ; 2.330      ;
; 0.080  ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mI2C_DATA[8]                    ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.962      ; 2.335      ;
; 0.080  ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mI2C_DATA[14]                   ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.962      ; 2.335      ;
; 0.090  ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.962      ; 2.345      ;
; 0.099  ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|LUT_INDEX[2]                    ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.560      ; 0.952      ;
; 0.134  ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|LUT_INDEX[3]                    ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.560      ; 0.987      ;
; 0.169  ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|LUT_INDEX[4]                    ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.560      ; 1.022      ;
; 0.204  ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|LUT_INDEX[5]                    ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.560      ; 1.057      ;
; 0.215  ; avconf:avc|LUT_INDEX[0]                    ; avconf:avc|LUT_INDEX[0]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; avconf:avc|I2C_Controller:u0|END           ; avconf:avc|I2C_Controller:u0|END           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; avconf:avc|mSetup_ST.0001                  ; avconf:avc|mSetup_ST.0001                  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; avconf:avc|I2C_Controller:u0|ACK3          ; avconf:avc|I2C_Controller:u0|ACK3          ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; avconf:avc|I2C_Controller:u0|ACK2          ; avconf:avc|I2C_Controller:u0|ACK2          ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; avconf:avc|I2C_Controller:u0|ACK1          ; avconf:avc|I2C_Controller:u0|ACK1          ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; avconf:avc|mI2C_GO                         ; avconf:avc|mI2C_GO                         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; avconf:avc|I2C_Controller:u0|SCLK          ; avconf:avc|I2C_Controller:u0|SCLK          ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.367      ;
; 0.327  ; avconf:avc|mI2C_DATA[22]                   ; avconf:avc|I2C_Controller:u0|SD[22]        ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.479      ;
; 0.333  ; avconf:avc|I2C_Controller:u0|END           ; avconf:avc|mI2C_GO                         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.485      ;
; 0.336  ; avconf:avc|I2C_Controller:u0|END           ; avconf:avc|mSetup_ST.0000                  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.488      ;
; 0.339  ; avconf:avc|I2C_Controller:u0|END           ; avconf:avc|mSetup_ST.0010                  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.491      ;
; 0.355  ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4] ; avconf:avc|I2C_Controller:u0|ACK3          ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.507      ;
; 0.356  ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4] ; avconf:avc|I2C_Controller:u0|ACK2          ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.508      ;
; 0.360  ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mI2C_DATA[22]                   ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; -0.500       ; 1.964      ; 2.117      ;
; 0.362  ; avconf:avc|LUT_INDEX[2]                    ; avconf:avc|LUT_INDEX[2]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.514      ;
; 0.365  ; avconf:avc|mSetup_ST.0001                  ; avconf:avc|mSetup_ST.0000                  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.517      ;
; 0.367  ; avconf:avc|LUT_INDEX[4]                    ; avconf:avc|LUT_INDEX[4]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.519      ;
; 0.367  ; avconf:avc|LUT_INDEX[5]                    ; avconf:avc|LUT_INDEX[5]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.519      ;
; 0.367  ; avconf:avc|mSetup_ST.0001                  ; avconf:avc|mI2C_GO                         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.519      ;
; 0.368  ; avconf:avc|mSetup_ST.0001                  ; avconf:avc|mSetup_ST.0010                  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.520      ;
; 0.371  ; avconf:avc|I2C_Controller:u0|SD_COUNTER[5] ; avconf:avc|I2C_Controller:u0|SCLK          ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.001      ; 0.524      ;
; 0.372  ; avconf:avc|mSetup_ST.0010                  ; avconf:avc|mSetup_ST.0000                  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.524      ;
; 0.373  ; avconf:avc|LUT_INDEX[3]                    ; avconf:avc|LUT_INDEX[3]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.525      ;
; 0.374  ; avconf:avc|I2C_Controller:u0|SD_COUNTER[5] ; avconf:avc|I2C_Controller:u0|SD_COUNTER[5] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.526      ;
; 0.374  ; avconf:avc|mSetup_ST.0010                  ; avconf:avc|mI2C_GO                         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.526      ;
; 0.379  ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1] ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.531      ;
; 0.380  ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3] ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.532      ;
; 0.390  ; avconf:avc|LUT_DATA[15]                    ; avconf:avc|mI2C_DATA[15]                   ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; -0.500     ; 0.042      ;
; 0.394  ; avconf:avc|LUT_DATA[12]                    ; avconf:avc|mI2C_DATA[12]                   ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; -0.504     ; 0.042      ;
; 0.395  ; avconf:avc|I2C_Controller:u0|SD_COUNTER[0] ; avconf:avc|I2C_Controller:u0|SD_COUNTER[0] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.547      ;
; 0.395  ; avconf:avc|LUT_DATA[10]                    ; avconf:avc|mI2C_DATA[10]                   ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; -0.505     ; 0.042      ;
; 0.399  ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2] ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.551      ;
; 0.402  ; avconf:avc|LUT_DATA[4]                     ; avconf:avc|mI2C_DATA[4]                    ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; -0.512     ; 0.042      ;
; 0.403  ; avconf:avc|LUT_DATA[7]                     ; avconf:avc|mI2C_DATA[7]                    ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; -0.513     ; 0.042      ;
; 0.404  ; avconf:avc|LUT_DATA[13]                    ; avconf:avc|mI2C_DATA[13]                   ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; -0.514     ; 0.042      ;
; 0.405  ; avconf:avc|LUT_DATA[11]                    ; avconf:avc|mI2C_DATA[11]                   ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; -0.515     ; 0.042      ;
; 0.405  ; avconf:avc|LUT_DATA[6]                     ; avconf:avc|mI2C_DATA[6]                    ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; -0.515     ; 0.042      ;
; 0.435  ; avconf:avc|LUT_DATA[1]                     ; avconf:avc|mI2C_DATA[1]                    ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; -0.545     ; 0.042      ;
; 0.440  ; avconf:avc|LUT_DATA[5]                     ; avconf:avc|mI2C_DATA[5]                    ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; -0.550     ; 0.042      ;
; 0.440  ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mSetup_ST.0001                  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; -0.500       ; 1.965      ; 2.198      ;
; 0.440  ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mSetup_ST.0000                  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; -0.500       ; 1.965      ; 2.198      ;
; 0.440  ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mSetup_ST.0010                  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; -0.500       ; 1.965      ; 2.198      ;
; 0.440  ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mI2C_GO                         ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; -0.500       ; 1.965      ; 2.198      ;
; 0.442  ; avconf:avc|mI2C_DATA[4]                    ; avconf:avc|I2C_Controller:u0|SD[4]         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.003      ; 0.597      ;
; 0.445  ; avconf:avc|mI2C_DATA[6]                    ; avconf:avc|I2C_Controller:u0|SD[6]         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.003      ; 0.600      ;
; 0.446  ; avconf:avc|mI2C_DATA[3]                    ; avconf:avc|I2C_Controller:u0|SD[3]         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.002      ; 0.600      ;
; 0.446  ; avconf:avc|LUT_DATA[9]                     ; avconf:avc|mI2C_DATA[9]                    ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; -0.556     ; 0.042      ;
; 0.447  ; avconf:avc|mI2C_DATA[7]                    ; avconf:avc|I2C_Controller:u0|SD[7]         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.003      ; 0.602      ;
; 0.448  ; avconf:avc|LUT_DATA[0]                     ; avconf:avc|mI2C_DATA[0]                    ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; -0.558     ; 0.042      ;
; 0.448  ; avconf:avc|LUT_DATA[8]                     ; avconf:avc|mI2C_DATA[8]                    ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; -0.558     ; 0.042      ;
; 0.451  ; avconf:avc|LUT_DATA[14]                    ; avconf:avc|mI2C_DATA[14]                   ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; -0.561     ; 0.042      ;
; 0.457  ; avconf:avc|I2C_Controller:u0|END           ; avconf:avc|mSetup_ST.0001                  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.609      ;
; 0.459  ; avconf:avc|mI2C_DATA[1]                    ; avconf:avc|I2C_Controller:u0|SD[1]         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.007      ; 0.618      ;
; 0.461  ; avconf:avc|mSetup_ST.0000                  ; avconf:avc|mSetup_ST.0001                  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.613      ;
; 0.467  ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4] ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.619      ;
; 0.468  ; avconf:avc|LUT_DATA[3]                     ; avconf:avc|mI2C_DATA[3]                    ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; -0.578     ; 0.042      ;
; 0.468  ; avconf:avc|LUT_DATA[2]                     ; avconf:avc|mI2C_DATA[2]                    ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; -0.578     ; 0.042      ;
; 0.481  ; avconf:avc|LUT_INDEX[4]                    ; avconf:avc|mSetup_ST.0001                  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.405      ; 2.038      ;
; 0.481  ; avconf:avc|LUT_INDEX[4]                    ; avconf:avc|mSetup_ST.0000                  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.405      ; 2.038      ;
; 0.481  ; avconf:avc|LUT_INDEX[4]                    ; avconf:avc|mSetup_ST.0010                  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.405      ; 2.038      ;
; 0.481  ; avconf:avc|LUT_INDEX[4]                    ; avconf:avc|mI2C_GO                         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.405      ; 2.038      ;
; 0.489  ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4] ; avconf:avc|I2C_Controller:u0|ACK1          ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.001      ; 0.642      ;
; 0.494  ; avconf:avc|I2C_Controller:u0|SD_COUNTER[5] ; avconf:avc|I2C_Controller:u0|END           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.001      ; 0.647      ;
; 0.500  ; avconf:avc|LUT_INDEX[2]                    ; avconf:avc|LUT_INDEX[3]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.652      ;
; 0.505  ; avconf:avc|LUT_INDEX[4]                    ; avconf:avc|LUT_INDEX[5]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.657      ;
; 0.513  ; avconf:avc|LUT_INDEX[3]                    ; avconf:avc|LUT_INDEX[4]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.665      ;
; 0.515  ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mI2C_DATA[10]                   ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; -0.500       ; 1.961      ; 2.269      ;
; 0.515  ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mI2C_DATA[12]                   ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; -0.500       ; 1.961      ; 2.269      ;
; 0.517  ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1] ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.669      ;
; 0.518  ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3] ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.670      ;
; 0.521  ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mI2C_DATA[3]                    ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; -0.500       ; 1.962      ; 2.276      ;
; 0.521  ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mI2C_DATA[2]                    ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; -0.500       ; 1.962      ; 2.276      ;
+--------+--------------------------------------------+--------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLOCK_27'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                  ; To Node                                                                                                                                                                                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.215 ; Video_In:vin|Altera_UP_ITU_R_656_Decoder:ITU_R_656_Decoder|active_even_line[1]                                                                                                                             ; Video_In:vin|Altera_UP_ITU_R_656_Decoder:ITU_R_656_Decoder|active_even_line[1]                                                                                                                                                       ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Video_In:vin|Altera_UP_ITU_R_656_Decoder:ITU_R_656_Decoder|active_odd_line[1]                                                                                                                              ; Video_In:vin|Altera_UP_ITU_R_656_Decoder:ITU_R_656_Decoder|active_odd_line[1]                                                                                                                                                        ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[2]                    ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[2]                                              ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[4]                    ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[4]                                              ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[5]                    ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[5]                                              ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[7]                    ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[7]                                              ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[8]                    ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[8]                                              ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[0]                    ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[0]                                              ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[1]                    ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[1]                                              ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[6]                    ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[6]                                              ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[3]                    ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[3]                                              ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.000      ; 0.367      ;
; 0.237 ; Video_In:vin|Altera_UP_ITU_R_656_Decoder:ITU_R_656_Decoder|video_shift_reg[4][1]                                                                                                                           ; Video_In:vin|Altera_UP_ITU_R_656_Decoder:ITU_R_656_Decoder|Y[1]                                                                                                                                                                      ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.000      ; 0.389      ;
; 0.238 ; Video_In:vin|Altera_UP_ITU_R_656_Decoder:ITU_R_656_Decoder|video_shift_reg[4][6]                                                                                                                           ; Video_In:vin|Altera_UP_ITU_R_656_Decoder:ITU_R_656_Decoder|Y[6]                                                                                                                                                                      ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.000      ; 0.390      ;
; 0.239 ; Video_In:vin|Altera_UP_ITU_R_656_Decoder:ITU_R_656_Decoder|Y[5]                                                                                                                                            ; Video_In:vin|Altera_UP_ITU_R_656_Decoder:ITU_R_656_Decoder|CrCb[5]                                                                                                                                                                   ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; Video_In:vin|Altera_UP_ITU_R_656_Decoder:ITU_R_656_Decoder|Y[3]                                                                                                                                            ; Video_In:vin|Altera_UP_ITU_R_656_Decoder:ITU_R_656_Decoder|CrCb[3]                                                                                                                                                                   ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.000      ; 0.391      ;
; 0.242 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[7]                    ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|delayed_wrptr_g[7]                                                                    ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.000      ; 0.394      ;
; 0.243 ; Video_In:vin|Altera_UP_ITU_R_656_Decoder:ITU_R_656_Decoder|video_shift_reg[3][3]                                                                                                                           ; Video_In:vin|Altera_UP_ITU_R_656_Decoder:ITU_R_656_Decoder|video_shift_reg[4][3]                                                                                                                                                     ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.000      ; 0.395      ;
; 0.244 ; Video_In:vin|Altera_UP_ITU_R_656_Decoder:ITU_R_656_Decoder|Y[0]                                                                                                                                            ; Video_In:vin|Altera_UP_ITU_R_656_Decoder:ITU_R_656_Decoder|CrCb[0]                                                                                                                                                                   ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.000      ; 0.396      ;
; 0.245 ; Video_In:vin|Altera_UP_ITU_R_656_Decoder:ITU_R_656_Decoder|video_shift_reg[2][2]                                                                                                                           ; Video_In:vin|Altera_UP_ITU_R_656_Decoder:ITU_R_656_Decoder|video_shift_reg[3][2]                                                                                                                                                     ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.000      ; 0.397      ;
; 0.245 ; Video_In:vin|Altera_UP_ITU_R_656_Decoder:ITU_R_656_Decoder|video_shift_reg[2][1]                                                                                                                           ; Video_In:vin|Altera_UP_ITU_R_656_Decoder:ITU_R_656_Decoder|video_shift_reg[3][1]                                                                                                                                                     ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.000      ; 0.397      ;
; 0.245 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[7]                    ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_41c:wrptr_gp|sub_parity12a1                                             ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.000      ; 0.397      ;
; 0.246 ; Video_In:vin|Altera_UP_ITU_R_656_Decoder:ITU_R_656_Decoder|CrCb[6]                                                                                                                                         ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_datain_reg14 ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.068      ; 0.452      ;
; 0.247 ; Video_In:vin|Altera_UP_ITU_R_656_Decoder:ITU_R_656_Decoder|CrCb[5]                                                                                                                                         ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_datain_reg13 ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.068      ; 0.453      ;
; 0.248 ; Video_In:vin|Altera_UP_ITU_R_656_Decoder:ITU_R_656_Decoder|video_shift_reg[1][7]                                                                                                                           ; Video_In:vin|Altera_UP_ITU_R_656_Decoder:ITU_R_656_Decoder|video_shift_reg[2][7]                                                                                                                                                     ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.000      ; 0.400      ;
; 0.248 ; Video_In:vin|Altera_UP_ITU_R_656_Decoder:ITU_R_656_Decoder|Y[4]                                                                                                                                            ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_datain_reg4  ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.068      ; 0.454      ;
; 0.249 ; Video_In:vin|Altera_UP_ITU_R_656_Decoder:ITU_R_656_Decoder|Y[6]                                                                                                                                            ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_datain_reg6  ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.068      ; 0.455      ;
; 0.249 ; Video_In:vin|Altera_UP_ITU_R_656_Decoder:ITU_R_656_Decoder|Y[3]                                                                                                                                            ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_datain_reg3  ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.068      ; 0.455      ;
; 0.251 ; Video_In:vin|Altera_UP_ITU_R_656_Decoder:ITU_R_656_Decoder|CrCb[3]                                                                                                                                         ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_datain_reg11 ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.068      ; 0.457      ;
; 0.251 ; Video_In:vin|Altera_UP_ITU_R_656_Decoder:ITU_R_656_Decoder|CrCb[0]                                                                                                                                         ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_datain_reg8  ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.068      ; 0.457      ;
; 0.252 ; Video_In:vin|Altera_UP_ITU_R_656_Decoder:ITU_R_656_Decoder|CrCb[7]                                                                                                                                         ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_datain_reg15 ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.068      ; 0.458      ;
; 0.254 ; Video_In:vin|Altera_UP_ITU_R_656_Decoder:ITU_R_656_Decoder|Y[5]                                                                                                                                            ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_datain_reg5  ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.068      ; 0.460      ;
; 0.257 ; Video_In:vin|Altera_UP_ITU_R_656_Decoder:ITU_R_656_Decoder|CrCb[4]                                                                                                                                         ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_datain_reg12 ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.068      ; 0.463      ;
; 0.257 ; Video_In:vin|Altera_UP_ITU_R_656_Decoder:ITU_R_656_Decoder|CrCb[2]                                                                                                                                         ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_datain_reg10 ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.068      ; 0.463      ;
; 0.257 ; Video_In:vin|Altera_UP_ITU_R_656_Decoder:ITU_R_656_Decoder|CrCb[1]                                                                                                                                         ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_datain_reg9  ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.068      ; 0.463      ;
; 0.258 ; Video_In:vin|Altera_UP_ITU_R_656_Decoder:ITU_R_656_Decoder|Y[0]                                                                                                                                            ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_datain_reg0  ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.068      ; 0.464      ;
; 0.259 ; Video_In:vin|Altera_UP_ITU_R_656_Decoder:ITU_R_656_Decoder|Y[2]                                                                                                                                            ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_datain_reg2  ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.068      ; 0.465      ;
; 0.263 ; Video_In:vin|Altera_UP_ITU_R_656_Decoder:ITU_R_656_Decoder|active_odd_line[5]                                                                                                                              ; Video_In:vin|Altera_UP_ITU_R_656_Decoder:ITU_R_656_Decoder|pixel_info[1]                                                                                                                                                             ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.000      ; 0.415      ;
; 0.285 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[4]                    ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_address_reg4 ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.066      ; 0.489      ;
; 0.290 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[5]                    ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_address_reg5 ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.066      ; 0.494      ;
; 0.296 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[1]                    ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_41c:wrptr_gp|sub_parity12a0                                             ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.000      ; 0.448      ;
; 0.306 ; Video_In:vin|Altera_UP_ITU_R_656_Decoder:ITU_R_656_Decoder|active_even_line[6]                                                                                                                             ; Video_In:vin|Altera_UP_ITU_R_656_Decoder:ITU_R_656_Decoder|pixel_info[0]                                                                                                                                                             ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.000      ; 0.458      ;
; 0.306 ; Video_In:vin|Altera_UP_ITU_R_656_Decoder:ITU_R_656_Decoder|active_even_line[6]                                                                                                                             ; Video_In:vin|Altera_UP_ITU_R_656_Decoder:ITU_R_656_Decoder|pixel_info[1]                                                                                                                                                             ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.000      ; 0.458      ;
; 0.309 ; Video_In:vin|Altera_UP_ITU_R_656_Decoder:ITU_R_656_Decoder|video_shift_reg[4][5]                                                                                                                           ; Video_In:vin|Altera_UP_ITU_R_656_Decoder:ITU_R_656_Decoder|Y[5]                                                                                                                                                                      ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.001      ; 0.462      ;
; 0.315 ; Video_In:vin|Altera_UP_ITU_R_656_Decoder:ITU_R_656_Decoder|active_odd_line[3]                                                                                                                              ; Video_In:vin|Altera_UP_ITU_R_656_Decoder:ITU_R_656_Decoder|active_odd_line[4]                                                                                                                                                        ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.000      ; 0.467      ;
; 0.316 ; Video_In:vin|Altera_UP_ITU_R_656_Decoder:ITU_R_656_Decoder|active_even_line[2]                                                                                                                             ; Video_In:vin|Altera_UP_ITU_R_656_Decoder:ITU_R_656_Decoder|active_even_line[3]                                                                                                                                                       ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.000      ; 0.468      ;
; 0.316 ; Video_In:vin|Altera_UP_ITU_R_656_Decoder:ITU_R_656_Decoder|video_shift_reg[3][0]                                                                                                                           ; Video_In:vin|Altera_UP_ITU_R_656_Decoder:ITU_R_656_Decoder|video_shift_reg[4][0]                                                                                                                                                     ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.001      ; 0.469      ;
; 0.318 ; Video_In:vin|Altera_UP_ITU_R_656_Decoder:ITU_R_656_Decoder|video_shift_reg[2][4]                                                                                                                           ; Video_In:vin|Altera_UP_ITU_R_656_Decoder:ITU_R_656_Decoder|video_shift_reg[3][4]                                                                                                                                                     ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.001      ; 0.471      ;
; 0.318 ; Video_In:vin|Altera_UP_ITU_R_656_Decoder:ITU_R_656_Decoder|video_shift_reg[1][3]                                                                                                                           ; Video_In:vin|Altera_UP_ITU_R_656_Decoder:ITU_R_656_Decoder|video_shift_reg[2][3]                                                                                                                                                     ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.002      ; 0.472      ;
; 0.318 ; Video_In:vin|Altera_UP_ITU_R_656_Decoder:ITU_R_656_Decoder|video_shift_reg[3][7]                                                                                                                           ; Video_In:vin|Altera_UP_ITU_R_656_Decoder:ITU_R_656_Decoder|video_shift_reg[4][7]                                                                                                                                                     ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.002      ; 0.472      ;
; 0.319 ; Video_In:vin|Altera_UP_ITU_R_656_Decoder:ITU_R_656_Decoder|video_shift_reg[1][5]                                                                                                                           ; Video_In:vin|Altera_UP_ITU_R_656_Decoder:ITU_R_656_Decoder|video_shift_reg[2][5]                                                                                                                                                     ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.002      ; 0.473      ;
; 0.320 ; Video_In:vin|Altera_UP_ITU_R_656_Decoder:ITU_R_656_Decoder|video_shift_reg[2][5]                                                                                                                           ; Video_In:vin|Altera_UP_ITU_R_656_Decoder:ITU_R_656_Decoder|video_shift_reg[3][5]                                                                                                                                                     ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.001      ; 0.473      ;
; 0.320 ; Video_In:vin|Altera_UP_ITU_R_656_Decoder:ITU_R_656_Decoder|video_shift_reg[3][6]                                                                                                                           ; Video_In:vin|Altera_UP_ITU_R_656_Decoder:ITU_R_656_Decoder|video_shift_reg[4][6]                                                                                                                                                     ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.001      ; 0.473      ;
; 0.320 ; Video_In:vin|Altera_UP_ITU_R_656_Decoder:ITU_R_656_Decoder|video_shift_reg[4][3]                                                                                                                           ; Video_In:vin|Altera_UP_ITU_R_656_Decoder:ITU_R_656_Decoder|Y[3]                                                                                                                                                                      ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.001      ; 0.473      ;
; 0.321 ; Video_In:vin|Altera_UP_ITU_R_656_Decoder:ITU_R_656_Decoder|video_shift_reg[1][2]                                                                                                                           ; Video_In:vin|Altera_UP_ITU_R_656_Decoder:ITU_R_656_Decoder|video_shift_reg[2][2]                                                                                                                                                     ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.002      ; 0.475      ;
; 0.322 ; Video_In:vin|Altera_UP_ITU_R_656_Decoder:ITU_R_656_Decoder|video_shift_reg[4][4]                                                                                                                           ; Video_In:vin|Altera_UP_ITU_R_656_Decoder:ITU_R_656_Decoder|Y[4]                                                                                                                                                                      ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.001      ; 0.475      ;
; 0.323 ; Video_In:vin|Altera_UP_ITU_R_656_Decoder:ITU_R_656_Decoder|video_shift_reg[3][4]                                                                                                                           ; Video_In:vin|Altera_UP_ITU_R_656_Decoder:ITU_R_656_Decoder|video_shift_reg[4][4]                                                                                                                                                     ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.001      ; 0.476      ;
; 0.328 ; Video_In:vin|Altera_UP_ITU_R_656_Decoder:ITU_R_656_Decoder|active_even_line[5]                                                                                                                             ; Video_In:vin|Altera_UP_ITU_R_656_Decoder:ITU_R_656_Decoder|active_even_line[6]                                                                                                                                                       ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.000      ; 0.480      ;
; 0.330 ; Video_In:vin|Altera_UP_ITU_R_656_Decoder:ITU_R_656_Decoder|Y[4]                                                                                                                                            ; Video_In:vin|Altera_UP_ITU_R_656_Decoder:ITU_R_656_Decoder|CrCb[4]                                                                                                                                                                   ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.000      ; 0.482      ;
; 0.331 ; Video_In:vin|Altera_UP_ITU_R_656_Decoder:ITU_R_656_Decoder|Y[2]                                                                                                                                            ; Video_In:vin|Altera_UP_ITU_R_656_Decoder:ITU_R_656_Decoder|CrCb[2]                                                                                                                                                                   ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.000      ; 0.483      ;
; 0.332 ; Video_In:vin|Altera_UP_ITU_R_656_Decoder:ITU_R_656_Decoder|Y[6]                                                                                                                                            ; Video_In:vin|Altera_UP_ITU_R_656_Decoder:ITU_R_656_Decoder|CrCb[6]                                                                                                                                                                   ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.000      ; 0.484      ;
; 0.333 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[1]                    ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|delayed_wrptr_g[1]                                                                    ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.000      ; 0.485      ;
; 0.334 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[0]                    ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_41c:wrptr_gp|sub_parity12a0                                             ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.001      ; 0.487      ;
; 0.335 ; Video_In:vin|Altera_UP_ITU_R_656_Decoder:ITU_R_656_Decoder|video_shift_reg[3][1]                                                                                                                           ; Video_In:vin|Altera_UP_ITU_R_656_Decoder:ITU_R_656_Decoder|video_shift_reg[4][1]                                                                                                                                                     ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.000      ; 0.487      ;
; 0.336 ; Video_In:vin|Altera_UP_ITU_R_656_Decoder:ITU_R_656_Decoder|video_shift_reg[2][0]                                                                                                                           ; Video_In:vin|Altera_UP_ITU_R_656_Decoder:ITU_R_656_Decoder|video_shift_reg[3][0]                                                                                                                                                     ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.000      ; 0.488      ;
; 0.337 ; Video_In:vin|Altera_UP_ITU_R_656_Decoder:ITU_R_656_Decoder|video_shift_reg[3][2]                                                                                                                           ; Video_In:vin|Altera_UP_ITU_R_656_Decoder:ITU_R_656_Decoder|video_shift_reg[4][2]                                                                                                                                                     ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.000      ; 0.489      ;
; 0.351 ; Video_In:vin|Altera_UP_ITU_R_656_Decoder:ITU_R_656_Decoder|video_shift_reg[1][6]                                                                                                                           ; Video_In:vin|Altera_UP_ITU_R_656_Decoder:ITU_R_656_Decoder|video_shift_reg[2][6]                                                                                                                                                     ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.000      ; 0.503      ;
; 0.352 ; Video_In:vin|Altera_UP_ITU_R_656_Decoder:ITU_R_656_Decoder|video_shift_reg[1][6]                                                                                                                           ; Video_In:vin|Altera_UP_ITU_R_656_Decoder:ITU_R_656_Decoder|active_even_line[2]                                                                                                                                                       ; CLOCK_27     ; CLOCK_27    ; 0.000        ; -0.001     ; 0.503      ;
; 0.360 ; Video_In:vin|Altera_UP_ITU_R_656_Decoder:ITU_R_656_Decoder|active_odd_line[6]                                                                                                                              ; Video_In:vin|Altera_UP_ITU_R_656_Decoder:ITU_R_656_Decoder|pixel_info[1]                                                                                                                                                             ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.000      ; 0.512      ;
; 0.362 ; Video_In:vin|Altera_UP_ITU_R_656_Decoder:ITU_R_656_Decoder|active_odd_line[4]                                                                                                                              ; Video_In:vin|Altera_UP_ITU_R_656_Decoder:ITU_R_656_Decoder|active_odd_line[5]                                                                                                                                                        ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.000      ; 0.514      ;
; 0.365 ; Video_In:vin|Altera_UP_ITU_R_656_Decoder:ITU_R_656_Decoder|active_even_line[3]                                                                                                                             ; Video_In:vin|Altera_UP_ITU_R_656_Decoder:ITU_R_656_Decoder|active_even_line[4]                                                                                                                                                       ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.000      ; 0.517      ;
; 0.365 ; Video_In:vin|Altera_UP_ITU_R_656_Decoder:ITU_R_656_Decoder|active_odd_line[2]                                                                                                                              ; Video_In:vin|Altera_UP_ITU_R_656_Decoder:ITU_R_656_Decoder|active_odd_line[3]                                                                                                                                                        ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.000      ; 0.517      ;
; 0.371 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[6]                    ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[8]                                              ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.000      ; 0.523      ;
; 0.374 ; Video_In:vin|Altera_UP_ITU_R_656_Decoder:ITU_R_656_Decoder|Y[7]                                                                                                                                            ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_datain_reg7  ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.070      ; 0.582      ;
; 0.374 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[6]                    ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[7]                                              ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.000      ; 0.526      ;
; 0.379 ; Video_In:vin|Altera_UP_ITU_R_656_Decoder:ITU_R_656_Decoder|active_odd_line[1]                                                                                                                              ; Video_In:vin|Altera_UP_ITU_R_656_Decoder:ITU_R_656_Decoder|active_odd_line[2]                                                                                                                                                        ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.000      ; 0.531      ;
; 0.380 ; Video_In:vin|Altera_UP_ITU_R_656_Decoder:ITU_R_656_Decoder|Y[1]                                                                                                                                            ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_datain_reg1  ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.071      ; 0.589      ;
; 0.383 ; Video_In:vin|Altera_UP_ITU_R_656_Decoder:ITU_R_656_Decoder|active_even_line[4]                                                                                                                             ; Video_In:vin|Altera_UP_ITU_R_656_Decoder:ITU_R_656_Decoder|active_even_line[5]                                                                                                                                                       ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.000      ; 0.535      ;
; 0.383 ; Video_In:vin|Altera_UP_ITU_R_656_Decoder:ITU_R_656_Decoder|active_odd_line[5]                                                                                                                              ; Video_In:vin|Altera_UP_ITU_R_656_Decoder:ITU_R_656_Decoder|active_odd_line[6]                                                                                                                                                        ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.000      ; 0.535      ;
; 0.385 ; Video_In:vin|Altera_UP_ITU_R_656_Decoder:ITU_R_656_Decoder|active_odd_line[5]                                                                                                                              ; Video_In:vin|Altera_UP_ITU_R_656_Decoder:ITU_R_656_Decoder|pixel_info[0]                                                                                                                                                             ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.000      ; 0.537      ;
; 0.388 ; Video_In:vin|Altera_UP_ITU_R_656_Decoder:ITU_R_656_Decoder|active_even_line[5]                                                                                                                             ; Video_In:vin|Altera_UP_ITU_R_656_Decoder:ITU_R_656_Decoder|pixel_info[1]                                                                                                                                                             ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.000      ; 0.540      ;
; 0.388 ; Video_In:vin|Altera_UP_ITU_R_656_Decoder:ITU_R_656_Decoder|active_even_line[5]                                                                                                                             ; Video_In:vin|Altera_UP_ITU_R_656_Decoder:ITU_R_656_Decoder|pixel_info[0]                                                                                                                                                             ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.000      ; 0.540      ;
; 0.388 ; Video_In:vin|Altera_UP_ITU_R_656_Decoder:ITU_R_656_Decoder|active_even_line[1]                                                                                                                             ; Video_In:vin|Altera_UP_ITU_R_656_Decoder:ITU_R_656_Decoder|active_even_line[2]                                                                                                                                                       ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.000      ; 0.540      ;
; 0.389 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_41c:wrptr_gp|parity11                         ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[3]                                              ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.000      ; 0.541      ;
; 0.391 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_41c:wrptr_gp|parity11                         ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[5]                                              ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.000      ; 0.543      ;
; 0.393 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_41c:wrptr_gp|parity11                         ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[4]                                              ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.000      ; 0.545      ;
; 0.396 ; Video_In:vin|Altera_UP_ITU_R_656_Decoder:ITU_R_656_Decoder|video_shift_reg[1][1]                                                                                                                           ; Video_In:vin|Altera_UP_ITU_R_656_Decoder:ITU_R_656_Decoder|video_shift_reg[2][1]                                                                                                                                                     ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.002      ; 0.550      ;
; 0.398 ; Video_In:vin|Altera_UP_ITU_R_656_Decoder:ITU_R_656_Decoder|video_shift_reg[3][5]                                                                                                                           ; Video_In:vin|Altera_UP_ITU_R_656_Decoder:ITU_R_656_Decoder|video_shift_reg[4][5]                                                                                                                                                     ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.001      ; 0.551      ;
; 0.405 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|alt_synch_pipe_9u7:ws_dgrp|dffpipe_3v8:dffpipe21|dffe22a[6] ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|alt_synch_pipe_9u7:ws_dgrp|dffpipe_3v8:dffpipe21|dffe23a[6]                           ; CLOCK_27     ; CLOCK_27    ; 0.000        ; -0.001     ; 0.556      ;
; 0.406 ; Video_In:vin|Altera_UP_ITU_R_656_Decoder:ITU_R_656_Decoder|video_shift_reg[4][7]                                                                                                                           ; Video_In:vin|Altera_UP_ITU_R_656_Decoder:ITU_R_656_Decoder|Y[7]                                                                                                                                                                      ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.001      ; 0.559      ;
; 0.407 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[3]                    ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_address_reg3 ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.066      ; 0.611      ;
; 0.407 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[0]                    ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_address_reg0 ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.066      ; 0.611      ;
; 0.408 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[1]                    ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_address_reg1 ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.065      ; 0.611      ;
; 0.410 ; Video_In:vin|Altera_UP_ITU_R_656_Decoder:ITU_R_656_Decoder|video_shift_reg[1][0]                                                                                                                           ; Video_In:vin|Altera_UP_ITU_R_656_Decoder:ITU_R_656_Decoder|video_shift_reg[2][0]                                                                                                                                                     ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.002      ; 0.564      ;
; 0.411 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|alt_synch_pipe_9u7:ws_dgrp|dffpipe_3v8:dffpipe21|dffe22a[3] ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|alt_synch_pipe_9u7:ws_dgrp|dffpipe_3v8:dffpipe21|dffe23a[3]                           ; CLOCK_27     ; CLOCK_27    ; 0.000        ; -0.001     ; 0.562      ;
; 0.414 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|alt_synch_pipe_9u7:ws_dgrp|dffpipe_3v8:dffpipe21|dffe22a[1] ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|alt_synch_pipe_9u7:ws_dgrp|dffpipe_3v8:dffpipe21|dffe23a[1]                           ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.000      ; 0.566      ;
; 0.414 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|alt_synch_pipe_9u7:ws_dgrp|dffpipe_3v8:dffpipe21|dffe22a[0] ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|alt_synch_pipe_9u7:ws_dgrp|dffpipe_3v8:dffpipe21|dffe23a[0]                           ; CLOCK_27     ; CLOCK_27    ; 0.000        ; -0.001     ; 0.565      ;
; 0.416 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|alt_synch_pipe_9u7:ws_dgrp|dffpipe_3v8:dffpipe21|dffe22a[2] ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|alt_synch_pipe_9u7:ws_dgrp|dffpipe_3v8:dffpipe21|dffe23a[2]                           ; CLOCK_27     ; CLOCK_27    ; 0.000        ; -0.001     ; 0.567      ;
; 0.417 ; Video_In:vin|Altera_UP_ITU_R_656_Decoder:ITU_R_656_Decoder|video_shift_reg[2][6]                                                                                                                           ; Video_In:vin|Altera_UP_ITU_R_656_Decoder:ITU_R_656_Decoder|video_shift_reg[3][6]                                                                                                                                                     ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.004      ; 0.573      ;
; 0.418 ; Video_In:vin|Altera_UP_ITU_R_656_Decoder:ITU_R_656_Decoder|video_shift_reg[4][2]                                                                                                                           ; Video_In:vin|Altera_UP_ITU_R_656_Decoder:ITU_R_656_Decoder|Y[2]                                                                                                                                                                      ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.003      ; 0.573      ;
; 0.420 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_41c:wrptr_gp|counter13a[6]                    ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_address_reg6 ; CLOCK_27     ; CLOCK_27    ; 0.000        ; 0.065      ; 0.623      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'pll|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                           ;
+-------+--------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                          ; To Node                                                                                                                            ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; 0.215 ; vga_adapter:VGA|vga_controller:controller|yCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[0]                                                                              ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vga_adapter:VGA|vga_controller:controller|yCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[2]                                                                              ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vga_adapter:VGA|vga_controller:controller|yCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[3]                                                                              ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                                              ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                                              ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                                              ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vga_adapter:VGA|vga_controller:controller|yCounter[7]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[7]                                                                              ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vga_adapter:VGA|vga_controller:controller|yCounter[8]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[8]                                                                              ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vga_adapter:VGA|vga_controller:controller|yCounter[9]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[9]                                                                              ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vga_adapter:VGA|vga_controller:controller|yCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[1]                                                                              ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.362 ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                                              ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.514      ;
; 0.370 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                                              ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.522      ;
; 0.371 ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                                              ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.523      ;
; 0.373 ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                                              ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.525      ;
; 0.385 ; vga_adapter:VGA|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[0]                                                                              ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.537      ;
; 0.387 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                                              ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.539      ;
; 0.387 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                                              ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.539      ;
; 0.405 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|address_reg_a[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|out_address_reg_a[4]             ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.557      ;
; 0.436 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[9]                                                                              ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.588      ;
; 0.438 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                                              ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.590      ;
; 0.441 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|address_reg_a[0] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|out_address_reg_a[0]             ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; -0.004     ; 0.589      ;
; 0.448 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|address_reg_a[1] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|out_address_reg_a[1]             ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; -0.004     ; 0.596      ;
; 0.490 ; vga_adapter:VGA|vga_controller:controller|xCounter[9]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_HS1                                                                                  ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 0.640      ;
; 0.493 ; vga_adapter:VGA|vga_controller:controller|xCounter[9]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[9]                                                                              ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.645      ;
; 0.500 ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                                              ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.652      ;
; 0.511 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                                              ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.663      ;
; 0.511 ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                                              ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.663      ;
; 0.513 ; vga_adapter:VGA|vga_controller:controller|yCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                                  ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.665      ;
; 0.522 ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a46~porta_address_reg5 ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.060      ; 0.720      ;
; 0.525 ; vga_adapter:VGA|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                                              ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.677      ;
; 0.527 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                                              ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.679      ;
; 0.527 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                                              ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.679      ;
; 0.546 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                                              ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.698      ;
; 0.546 ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                                              ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.698      ;
; 0.560 ; vga_adapter:VGA|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                                              ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.712      ;
; 0.562 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                                              ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.714      ;
; 0.567 ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_HS1                                                                                  ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 0.717      ;
; 0.570 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[9]                                                                              ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.722      ;
; 0.570 ; vga_adapter:VGA|vga_controller:controller|yCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                                  ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.722      ;
; 0.572 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                                              ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.724      ;
; 0.580 ; vga_adapter:VGA|vga_controller:controller|xCounter[8]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_HS1                                                                                  ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 0.731      ;
; 0.581 ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                                              ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.733      ;
; 0.592 ; vga_adapter:VGA|vga_controller:controller|yCounter[7]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_BLANK1                                                                               ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 0.743      ;
; 0.595 ; vga_adapter:VGA|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                                              ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.747      ;
; 0.598 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                                              ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.750      ;
; 0.612 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_HS1                                                                                  ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 0.762      ;
; 0.615 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a46~porta_address_reg3 ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.060      ; 0.813      ;
; 0.618 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                                              ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.770      ;
; 0.625 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a21~porta_address_reg2 ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.065      ; 0.828      ;
; 0.629 ; vga_adapter:VGA|vga_controller:controller|yCounter[7]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                                  ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.781      ;
; 0.630 ; vga_adapter:VGA|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                                              ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.782      ;
; 0.633 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                                              ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.785      ;
; 0.645 ; vga_adapter:VGA|vga_controller:controller|yCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                                  ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.797      ;
; 0.649 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[8]                                                                              ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 0.800      ;
; 0.652 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                                              ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 0.803      ;
; 0.652 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                                              ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 0.803      ;
; 0.655 ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a31~porta_address_reg5 ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.054      ; 0.847      ;
; 0.656 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                                              ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.808      ;
; 0.663 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_HS1                                                                                  ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 0.813      ;
; 0.676 ; vga_adapter:VGA|vga_controller:controller|yCounter[8]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_BLANK1                                                                               ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 0.827      ;
; 0.676 ; vga_adapter:VGA|vga_controller:controller|yCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                                  ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.828      ;
; 0.678 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|address_reg_a[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|out_address_reg_a[2]             ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.008      ; 0.838      ;
; 0.681 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[9]                                                                              ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.833      ;
; 0.683 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[8]                                                                              ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 0.834      ;
; 0.687 ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_BLANK1                                                                               ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 0.837      ;
; 0.691 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                                              ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.843      ;
; 0.691 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                                              ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.843      ;
; 0.697 ; vga_adapter:VGA|vga_controller:controller|xCounter[8]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[8]                                                                              ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.849      ;
; 0.710 ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                                              ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.862      ;
; 0.713 ; vga_adapter:VGA|vga_controller:controller|yCounter[8]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                                  ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.865      ;
; 0.721 ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_BLANK1                                                                               ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 0.872      ;
; 0.726 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                                              ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.878      ;
; 0.727 ; vga_adapter:VGA|vga_controller:controller|xCounter[9]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_BLANK1                                                                               ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 0.877      ;
; 0.731 ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_HS1                                                                                  ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 0.881      ;
; 0.731 ; vga_adapter:VGA|vga_controller:controller|yCounter[9]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                                  ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.883      ;
; 0.738 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[2]                                                                              ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 0.889      ;
; 0.745 ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                                              ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.897      ;
; 0.747 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|address_reg_a[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|out_address_reg_a[3]             ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.008      ; 0.907      ;
; 0.753 ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                                  ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.905      ;
; 0.755 ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[8]                                                                              ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 0.906      ;
; 0.758 ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                                  ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.910      ;
; 0.759 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a2~porta_address_reg3  ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.970      ;
; 0.759 ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[9]                                                                              ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.911      ;
; 0.759 ; vga_adapter:VGA|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                                              ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.911      ;
; 0.761 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[0]                                                                              ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 0.912      ;
; 0.761 ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                                              ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.913      ;
; 0.763 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[1]                                                                              ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 0.914      ;
; 0.764 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[9]                                                                              ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 0.915      ;
; 0.767 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                                              ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 0.918      ;
; 0.767 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[7]                                                                              ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 0.918      ;
; 0.770 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[3]                                                                              ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 0.921      ;
; 0.779 ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[8]                                                                              ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 0.930      ;
; 0.781 ; vga_adapter:VGA|vga_controller:controller|yCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                                              ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.933      ;
; 0.783 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[8]                                                                              ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 0.934      ;
; 0.785 ; vga_adapter:VGA|vga_controller:controller|yCounter[9]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_BLANK1                                                                               ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 0.936      ;
; 0.786 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                                              ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 0.937      ;
; 0.786 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                                              ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 0.937      ;
; 0.788 ; vga_adapter:VGA|vga_controller:controller|yCounter[7]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[8]                                                                              ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.940      ;
; 0.789 ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[9]                                                                              ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.941      ;
; 0.791 ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                                              ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.943      ;
+-------+--------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                    ; To Node                                                                                                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 9.096 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|dffpipe_c2e:rdaclr|dffe16a[0] ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[3]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.004      ; 0.940      ;
; 9.096 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|dffpipe_c2e:rdaclr|dffe16a[0] ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[5]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.004      ; 0.940      ;
; 9.096 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|dffpipe_c2e:rdaclr|dffe16a[0] ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[6]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.004      ; 0.940      ;
; 9.096 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|dffpipe_c2e:rdaclr|dffe16a[0] ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[7]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.004      ; 0.940      ;
; 9.096 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|dffpipe_c2e:rdaclr|dffe16a[0] ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_g86:rdptr_g1p|sub_parity6a1 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.004      ; 0.940      ;
; 9.096 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|dffpipe_c2e:rdaclr|dffe16a[0] ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_g86:rdptr_g1p|sub_parity6a0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.004      ; 0.940      ;
; 9.096 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|dffpipe_c2e:rdaclr|dffe16a[0] ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[8]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.004      ; 0.940      ;
; 9.096 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|dffpipe_c2e:rdaclr|dffe16a[0] ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_g86:rdptr_g1p|sub_parity6a2 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.004      ; 0.940      ;
; 9.096 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|dffpipe_c2e:rdaclr|dffe16a[0] ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_g86:rdptr_g1p|parity5       ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.004      ; 0.940      ;
; 9.096 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|dffpipe_c2e:rdaclr|dffe16a[0] ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[0]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.004      ; 0.940      ;
; 9.096 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|dffpipe_c2e:rdaclr|dffe16a[0] ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[4]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.004      ; 0.940      ;
; 9.100 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|dffpipe_c2e:rdaclr|dffe16a[0] ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|p0addr                                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.005      ; 0.937      ;
; 9.100 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|dffpipe_c2e:rdaclr|dffe16a[0] ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[2]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.005      ; 0.937      ;
; 9.100 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|dffpipe_c2e:rdaclr|dffe16a[0] ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[1]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.005      ; 0.937      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                    ; To Node                                                                                                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 10.780 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|dffpipe_c2e:rdaclr|dffe16a[0] ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|p0addr                                    ; CLOCK_50     ; CLOCK_50    ; -10.000      ; 0.005      ; 0.937      ;
; 10.780 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|dffpipe_c2e:rdaclr|dffe16a[0] ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[2]  ; CLOCK_50     ; CLOCK_50    ; -10.000      ; 0.005      ; 0.937      ;
; 10.780 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|dffpipe_c2e:rdaclr|dffe16a[0] ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[1]  ; CLOCK_50     ; CLOCK_50    ; -10.000      ; 0.005      ; 0.937      ;
; 10.784 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|dffpipe_c2e:rdaclr|dffe16a[0] ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[3]  ; CLOCK_50     ; CLOCK_50    ; -10.000      ; 0.004      ; 0.940      ;
; 10.784 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|dffpipe_c2e:rdaclr|dffe16a[0] ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[5]  ; CLOCK_50     ; CLOCK_50    ; -10.000      ; 0.004      ; 0.940      ;
; 10.784 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|dffpipe_c2e:rdaclr|dffe16a[0] ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[6]  ; CLOCK_50     ; CLOCK_50    ; -10.000      ; 0.004      ; 0.940      ;
; 10.784 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|dffpipe_c2e:rdaclr|dffe16a[0] ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[7]  ; CLOCK_50     ; CLOCK_50    ; -10.000      ; 0.004      ; 0.940      ;
; 10.784 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|dffpipe_c2e:rdaclr|dffe16a[0] ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_g86:rdptr_g1p|sub_parity6a1 ; CLOCK_50     ; CLOCK_50    ; -10.000      ; 0.004      ; 0.940      ;
; 10.784 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|dffpipe_c2e:rdaclr|dffe16a[0] ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_g86:rdptr_g1p|sub_parity6a0 ; CLOCK_50     ; CLOCK_50    ; -10.000      ; 0.004      ; 0.940      ;
; 10.784 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|dffpipe_c2e:rdaclr|dffe16a[0] ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[8]  ; CLOCK_50     ; CLOCK_50    ; -10.000      ; 0.004      ; 0.940      ;
; 10.784 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|dffpipe_c2e:rdaclr|dffe16a[0] ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_g86:rdptr_g1p|sub_parity6a2 ; CLOCK_50     ; CLOCK_50    ; -10.000      ; 0.004      ; 0.940      ;
; 10.784 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|dffpipe_c2e:rdaclr|dffe16a[0] ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_g86:rdptr_g1p|parity5       ; CLOCK_50     ; CLOCK_50    ; -10.000      ; 0.004      ; 0.940      ;
; 10.784 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|dffpipe_c2e:rdaclr|dffe16a[0] ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[0]  ; CLOCK_50     ; CLOCK_50    ; -10.000      ; 0.004      ; 0.940      ;
; 10.784 ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|dffpipe_c2e:rdaclr|dffe16a[0] ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|a_graycounter_g86:rdptr_g1p|counter7a[4]  ; CLOCK_50     ; CLOCK_50    ; -10.000      ; 0.004      ; 0.940      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLOCK_27'                                                                                                                                                                                                                                                                               ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                                                                                                                                               ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_27 ; Rise       ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_address_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_address_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_27 ; Rise       ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_address_reg1 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_address_reg1 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_27 ; Rise       ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_address_reg2 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_address_reg2 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_27 ; Rise       ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_address_reg3 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_address_reg3 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_27 ; Rise       ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_address_reg4 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_address_reg4 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_27 ; Rise       ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_address_reg5 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_address_reg5 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_27 ; Rise       ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_address_reg6 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_address_reg6 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_27 ; Rise       ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_address_reg7 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_address_reg7 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_27 ; Rise       ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_datain_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_datain_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_27 ; Rise       ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_datain_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_datain_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_27 ; Rise       ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_datain_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_datain_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_27 ; Rise       ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_datain_reg11 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_datain_reg11 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_27 ; Rise       ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_datain_reg12 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_datain_reg12 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_27 ; Rise       ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_datain_reg13 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_datain_reg13 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_27 ; Rise       ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_datain_reg14 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_datain_reg14 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_27 ; Rise       ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_datain_reg15 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_datain_reg15 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_27 ; Rise       ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_datain_reg16 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_datain_reg16 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_27 ; Rise       ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_datain_reg17 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_datain_reg17 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_27 ; Rise       ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_datain_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_datain_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_27 ; Rise       ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_datain_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_datain_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_27 ; Rise       ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_datain_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_datain_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_27 ; Rise       ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_datain_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_datain_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_27 ; Rise       ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_datain_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_datain_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_27 ; Rise       ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_datain_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_datain_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_27 ; Rise       ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_datain_reg8  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_datain_reg8  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_27 ; Rise       ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_datain_reg9  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_datain_reg9  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_27 ; Rise       ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_27 ; Rise       ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_we_reg       ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~portb_we_reg       ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_27 ; Rise       ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a10~portb_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a10~portb_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_27 ; Rise       ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a11~portb_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a11~portb_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_27 ; Rise       ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a12~portb_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a12~portb_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_27 ; Rise       ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a13~portb_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a13~portb_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_27 ; Rise       ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a14~portb_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a14~portb_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_27 ; Rise       ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a15~portb_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a15~portb_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_27 ; Rise       ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a16~portb_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a16~portb_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_27 ; Rise       ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a17~portb_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a17~portb_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_27 ; Rise       ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a1~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a1~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_27 ; Rise       ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a2~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a2~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_27 ; Rise       ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a3~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a3~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_27 ; Rise       ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a4~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a4~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_27 ; Rise       ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a5~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a5~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_27 ; Rise       ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a6~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a6~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_27 ; Rise       ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a7~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a7~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_27 ; Rise       ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a8~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a8~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_27 ; Rise       ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a9~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a9~portb_memory_reg0  ;
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; CLOCK_27 ; Rise       ; CLOCK_27                                                                                                                                                                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_27 ; Rise       ; Video_In:vin|Altera_UP_ITU_R_656_Decoder:ITU_R_656_Decoder|CrCb[0]                                                                                                                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; Video_In:vin|Altera_UP_ITU_R_656_Decoder:ITU_R_656_Decoder|CrCb[0]                                                                                                                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_27 ; Rise       ; Video_In:vin|Altera_UP_ITU_R_656_Decoder:ITU_R_656_Decoder|CrCb[1]                                                                                                                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; Video_In:vin|Altera_UP_ITU_R_656_Decoder:ITU_R_656_Decoder|CrCb[1]                                                                                                                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_27 ; Rise       ; Video_In:vin|Altera_UP_ITU_R_656_Decoder:ITU_R_656_Decoder|CrCb[2]                                                                                                                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; Video_In:vin|Altera_UP_ITU_R_656_Decoder:ITU_R_656_Decoder|CrCb[2]                                                                                                                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_27 ; Rise       ; Video_In:vin|Altera_UP_ITU_R_656_Decoder:ITU_R_656_Decoder|CrCb[3]                                                                                                                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; Video_In:vin|Altera_UP_ITU_R_656_Decoder:ITU_R_656_Decoder|CrCb[3]                                                                                                                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_27 ; Rise       ; Video_In:vin|Altera_UP_ITU_R_656_Decoder:ITU_R_656_Decoder|CrCb[4]                                                                                                                                                                   ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'avconf:avc|mI2C_CTRL_CLK'                                                                                        ;
+--------+--------------+----------------+------------------+--------------------------+------------+-----------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                    ; Clock Edge ; Target                                        ;
+--------+--------------+----------------+------------------+--------------------------+------------+-----------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|ACK1             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|ACK1             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|ACK2             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|ACK2             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|ACK3             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|ACK3             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|END              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|END              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SCLK             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SCLK             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SDO              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SDO              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SDO~_Duplicate_1 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SDO~_Duplicate_1 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[0]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[0]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[10]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[10]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[11]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[11]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[12]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[12]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[13]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[13]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[14]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[14]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[15]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[15]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[1]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[1]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[22]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[22]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[2]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[2]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[3]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[3]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[4]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[4]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[5]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[5]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[6]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[6]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[7]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[7]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[8]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[8]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[9]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[9]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD_COUNTER[0]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD_COUNTER[0]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD_COUNTER[5]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD_COUNTER[5]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|LUT_INDEX[0]                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|LUT_INDEX[0]                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|LUT_INDEX[1]                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|LUT_INDEX[1]                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|LUT_INDEX[2]                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|LUT_INDEX[2]                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|LUT_INDEX[3]                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|LUT_INDEX[3]                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|LUT_INDEX[4]                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|LUT_INDEX[4]                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|LUT_INDEX[5]                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|LUT_INDEX[5]                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|mI2C_DATA[0]                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|mI2C_DATA[0]                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|mI2C_DATA[10]                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|mI2C_DATA[10]                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|mI2C_DATA[11]                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|mI2C_DATA[11]                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|mI2C_DATA[12]                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|mI2C_DATA[12]                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|mI2C_DATA[13]                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|mI2C_DATA[13]                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|mI2C_DATA[14]                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|mI2C_DATA[14]                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|mI2C_DATA[15]                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|mI2C_DATA[15]                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|mI2C_DATA[1]                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|mI2C_DATA[1]                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|mI2C_DATA[22]                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|mI2C_DATA[22]                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|mI2C_DATA[2]                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|mI2C_DATA[2]                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|mI2C_DATA[3]                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|mI2C_DATA[3]                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|mI2C_DATA[4]                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|mI2C_DATA[4]                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|mI2C_DATA[5]                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|mI2C_DATA[5]                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|mI2C_DATA[6]                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|mI2C_DATA[6]                       ;
+--------+--------------+----------------+------------------+--------------------------+------------+-----------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'avconf:avc|LUT_INDEX[1]'                                                                    ;
+-------+--------------+----------------+------------------+-------------------------+------------+----------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                   ; Clock Edge ; Target                     ;
+-------+--------------+----------------+------------------+-------------------------+------------+----------------------------+
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Rise       ; avconf:avc|LUT_DATA[0]     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Rise       ; avconf:avc|LUT_DATA[0]     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Rise       ; avconf:avc|LUT_DATA[10]    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Rise       ; avconf:avc|LUT_DATA[10]    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Rise       ; avconf:avc|LUT_DATA[11]    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Rise       ; avconf:avc|LUT_DATA[11]    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Rise       ; avconf:avc|LUT_DATA[12]    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Rise       ; avconf:avc|LUT_DATA[12]    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Rise       ; avconf:avc|LUT_DATA[13]    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Rise       ; avconf:avc|LUT_DATA[13]    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Rise       ; avconf:avc|LUT_DATA[14]    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Rise       ; avconf:avc|LUT_DATA[14]    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Rise       ; avconf:avc|LUT_DATA[15]    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Rise       ; avconf:avc|LUT_DATA[15]    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Rise       ; avconf:avc|LUT_DATA[1]     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Rise       ; avconf:avc|LUT_DATA[1]     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Rise       ; avconf:avc|LUT_DATA[2]     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Rise       ; avconf:avc|LUT_DATA[2]     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Rise       ; avconf:avc|LUT_DATA[3]     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Rise       ; avconf:avc|LUT_DATA[3]     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Rise       ; avconf:avc|LUT_DATA[4]     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Rise       ; avconf:avc|LUT_DATA[4]     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Rise       ; avconf:avc|LUT_DATA[5]     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Rise       ; avconf:avc|LUT_DATA[5]     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Rise       ; avconf:avc|LUT_DATA[6]     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Rise       ; avconf:avc|LUT_DATA[6]     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Rise       ; avconf:avc|LUT_DATA[7]     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Rise       ; avconf:avc|LUT_DATA[7]     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Rise       ; avconf:avc|LUT_DATA[8]     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Rise       ; avconf:avc|LUT_DATA[8]     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Rise       ; avconf:avc|LUT_DATA[9]     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Rise       ; avconf:avc|LUT_DATA[9]     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|LUT_DATA[0]|datac      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|LUT_DATA[0]|datac      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|LUT_DATA[10]|datad     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|LUT_DATA[10]|datad     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|LUT_DATA[11]|datad     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|LUT_DATA[11]|datad     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|LUT_DATA[12]|datad     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|LUT_DATA[12]|datad     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|LUT_DATA[13]|datad     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|LUT_DATA[13]|datad     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|LUT_DATA[14]|datac     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|LUT_DATA[14]|datac     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|LUT_DATA[15]|datad     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|LUT_DATA[15]|datad     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|LUT_DATA[1]|datac      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|LUT_DATA[1]|datac      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|LUT_DATA[2]|datac      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|LUT_DATA[2]|datac      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|LUT_DATA[3]|datac      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|LUT_DATA[3]|datac      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|LUT_DATA[4]|datad      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|LUT_DATA[4]|datad      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|LUT_DATA[5]|datac      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|LUT_DATA[5]|datac      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|LUT_DATA[6]|datad      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|LUT_DATA[6]|datad      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|LUT_DATA[7]|datad      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|LUT_DATA[7]|datad      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|LUT_DATA[8]|datac      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|LUT_DATA[8]|datac      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|LUT_DATA[9]|datac      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|LUT_DATA[9]|datac      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Rise       ; avc|LUT_INDEX[1]|regout    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Rise       ; avc|LUT_INDEX[1]|regout    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Rise       ; avc|Mux2~0|combout         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Rise       ; avc|Mux2~0|combout         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Rise       ; avc|Mux2~0|datac           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Rise       ; avc|Mux2~0|datac           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|Mux2~1clkctrl|inclk[0] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|Mux2~1clkctrl|inclk[0] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|Mux2~1clkctrl|outclk   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|Mux2~1clkctrl|outclk   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|Mux2~1|combout         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|Mux2~1|combout         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Rise       ; avc|Mux2~1|datac           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Rise       ; avc|Mux2~1|datac           ;
+-------+--------------+----------------+------------------+-------------------------+------------+----------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                                                                                                                              ;
+-------+--------------+----------------+------------------+----------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                                                                                                                                               ;
+-------+--------------+----------------+------------------+----------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~porta_address_reg0 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~porta_address_reg0 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~porta_address_reg1 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~porta_address_reg1 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~porta_address_reg2 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~porta_address_reg2 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~porta_address_reg3 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~porta_address_reg3 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~porta_address_reg4 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~porta_address_reg4 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~porta_address_reg5 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~porta_address_reg5 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~porta_address_reg6 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~porta_address_reg6 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~porta_address_reg7 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Video_In:vin|Altera_UP_Video_In_Buffer:Video_In_Data_Buffer|Dual_Clock_FIFO:Video_In_Buffer|dcfifo:dcfifo_component|dcfifo_fje1:auto_generated|altsyncram_hku:fifo_ram|altsyncram_tg91:altsyncram14|ram_block15a0~porta_address_reg7 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~portb_address_reg0                                                                                                    ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~portb_address_reg0                                                                                                    ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~portb_address_reg1                                                                                                    ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~portb_address_reg1                                                                                                    ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~portb_address_reg10                                                                                                   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~portb_address_reg10                                                                                                   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~portb_address_reg11                                                                                                   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~portb_address_reg11                                                                                                   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~portb_address_reg2                                                                                                    ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~portb_address_reg2                                                                                                    ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~portb_address_reg3                                                                                                    ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~portb_address_reg3                                                                                                    ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~portb_address_reg4                                                                                                    ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~portb_address_reg4                                                                                                    ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~portb_address_reg5                                                                                                    ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~portb_address_reg5                                                                                                    ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~portb_address_reg6                                                                                                    ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~portb_address_reg6                                                                                                    ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~portb_address_reg7                                                                                                    ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~portb_address_reg7                                                                                                    ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~portb_address_reg8                                                                                                    ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~portb_address_reg8                                                                                                    ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~portb_address_reg9                                                                                                    ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~portb_address_reg9                                                                                                    ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~portb_datain_reg0                                                                                                     ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~portb_datain_reg0                                                                                                     ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~portb_memory_reg0                                                                                                     ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~portb_memory_reg0                                                                                                     ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~portb_we_reg                                                                                                          ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~portb_we_reg                                                                                                          ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a10~portb_address_reg0                                                                                                   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a10~portb_address_reg0                                                                                                   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a10~portb_address_reg1                                                                                                   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a10~portb_address_reg1                                                                                                   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a10~portb_address_reg10                                                                                                  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a10~portb_address_reg10                                                                                                  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a10~portb_address_reg11                                                                                                  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a10~portb_address_reg11                                                                                                  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a10~portb_address_reg2                                                                                                   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a10~portb_address_reg2                                                                                                   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a10~portb_address_reg3                                                                                                   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a10~portb_address_reg3                                                                                                   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a10~portb_address_reg4                                                                                                   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a10~portb_address_reg4                                                                                                   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a10~portb_address_reg5                                                                                                   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a10~portb_address_reg5                                                                                                   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a10~portb_address_reg6                                                                                                   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a10~portb_address_reg6                                                                                                   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a10~portb_address_reg7                                                                                                   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a10~portb_address_reg7                                                                                                   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a10~portb_address_reg8                                                                                                   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a10~portb_address_reg8                                                                                                   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a10~portb_address_reg9                                                                                                   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a10~portb_address_reg9                                                                                                   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a10~portb_datain_reg0                                                                                                    ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a10~portb_datain_reg0                                                                                                    ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a10~portb_memory_reg0                                                                                                    ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a10~portb_memory_reg0                                                                                                    ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a10~portb_we_reg                                                                                                         ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a10~portb_we_reg                                                                                                         ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a11~portb_address_reg0                                                                                                   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a11~portb_address_reg0                                                                                                   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a11~portb_address_reg1                                                                                                   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a11~portb_address_reg1                                                                                                   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a11~portb_address_reg10                                                                                                  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a11~portb_address_reg10                                                                                                  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a11~portb_address_reg11                                                                                                  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a11~portb_address_reg11                                                                                                  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a11~portb_address_reg2                                                                                                   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a11~portb_address_reg2                                                                                                   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a11~portb_address_reg3                                                                                                   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a11~portb_address_reg3                                                                                                   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a11~portb_address_reg4                                                                                                   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a11~portb_address_reg4                                                                                                   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a11~portb_address_reg5                                                                                                   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a11~portb_address_reg5                                                                                                   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a11~portb_address_reg6                                                                                                   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a11~portb_address_reg6                                                                                                   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a11~portb_address_reg7                                                                                                   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a11~portb_address_reg7                                                                                                   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a11~portb_address_reg8                                                                                                   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a11~portb_address_reg8                                                                                                   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a11~portb_address_reg9                                                                                                   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a11~portb_address_reg9                                                                                                   ;
+-------+--------------+----------------+------------------+----------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'pll|altpll_component|pll|clk[0]'                                                                                                                                                                              ;
+--------+--------------+----------------+------------------+---------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                           ; Clock Edge ; Target                                                                                                                              ;
+--------+--------------+----------------+------------------+---------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------+
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0                      ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0                      ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~porta_address_reg0   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~porta_address_reg0   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~porta_address_reg1   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~porta_address_reg1   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~porta_address_reg10  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~porta_address_reg10  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~porta_address_reg11  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~porta_address_reg11  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~porta_address_reg2   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~porta_address_reg2   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~porta_address_reg3   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~porta_address_reg3   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~porta_address_reg4   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~porta_address_reg4   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~porta_address_reg5   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~porta_address_reg5   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~porta_address_reg6   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~porta_address_reg6   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~porta_address_reg7   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~porta_address_reg7   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~porta_address_reg8   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~porta_address_reg8   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~porta_address_reg9   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~porta_address_reg9   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a1                      ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a1                      ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a10                     ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a10                     ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a10~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a10~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a10~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a10~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a10~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a10~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a10~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a10~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a10~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a10~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a10~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a10~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a10~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a10~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a10~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a10~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a10~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a10~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a10~porta_address_reg7  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a10~porta_address_reg7  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a10~porta_address_reg8  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a10~porta_address_reg8  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a10~porta_address_reg9  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a10~porta_address_reg9  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a11                     ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a11                     ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a11~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a11~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a11~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a11~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a11~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a11~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a11~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a11~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a11~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a11~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a11~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a11~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a11~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a11~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a11~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a11~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a11~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a11~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a11~porta_address_reg7  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a11~porta_address_reg7  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a11~porta_address_reg8  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a11~porta_address_reg8  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a11~porta_address_reg9  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a11~porta_address_reg9  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a12                     ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a12                     ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a12~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a12~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a12~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a12~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a12~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a12~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a12~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a12~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a12~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a12~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a12~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a12~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a12~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a12~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a12~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a12~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a12~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a12~porta_address_reg6  ;
+--------+--------------+----------------+------------------+---------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Setup Times                                                                                      ;
+-------------+--------------------------+--------+--------+------------+--------------------------+
; Data Port   ; Clock Port               ; Rise   ; Fall   ; Clock Edge ; Clock Reference          ;
+-------------+--------------------------+--------+--------+------------+--------------------------+
; KEY[*]      ; CLOCK_27                 ; 3.014  ; 3.014  ; Rise       ; CLOCK_27                 ;
;  KEY[0]     ; CLOCK_27                 ; 3.014  ; 3.014  ; Rise       ; CLOCK_27                 ;
; TD_DATA[*]  ; CLOCK_27                 ; -0.819 ; -0.819 ; Rise       ; CLOCK_27                 ;
;  TD_DATA[0] ; CLOCK_27                 ; -0.840 ; -0.840 ; Rise       ; CLOCK_27                 ;
;  TD_DATA[1] ; CLOCK_27                 ; -0.859 ; -0.859 ; Rise       ; CLOCK_27                 ;
;  TD_DATA[2] ; CLOCK_27                 ; -0.819 ; -0.819 ; Rise       ; CLOCK_27                 ;
;  TD_DATA[3] ; CLOCK_27                 ; -0.859 ; -0.859 ; Rise       ; CLOCK_27                 ;
;  TD_DATA[4] ; CLOCK_27                 ; -0.859 ; -0.859 ; Rise       ; CLOCK_27                 ;
;  TD_DATA[5] ; CLOCK_27                 ; -0.857 ; -0.857 ; Rise       ; CLOCK_27                 ;
;  TD_DATA[6] ; CLOCK_27                 ; -0.837 ; -0.837 ; Rise       ; CLOCK_27                 ;
;  TD_DATA[7] ; CLOCK_27                 ; -0.837 ; -0.837 ; Rise       ; CLOCK_27                 ;
; KEY[*]      ; CLOCK_50                 ; 3.380  ; 3.380  ; Rise       ; CLOCK_50                 ;
;  KEY[0]     ; CLOCK_50                 ; 3.380  ; 3.380  ; Rise       ; CLOCK_50                 ;
; I2C_SDAT    ; avconf:avc|mI2C_CTRL_CLK ; 2.643  ; 2.643  ; Rise       ; avconf:avc|mI2C_CTRL_CLK ;
; KEY[*]      ; avconf:avc|mI2C_CTRL_CLK ; 4.041  ; 4.041  ; Rise       ; avconf:avc|mI2C_CTRL_CLK ;
;  KEY[0]     ; avconf:avc|mI2C_CTRL_CLK ; 4.041  ; 4.041  ; Rise       ; avconf:avc|mI2C_CTRL_CLK ;
+-------------+--------------------------+--------+--------+------------+--------------------------+


+--------------------------------------------------------------------------------------------------+
; Hold Times                                                                                       ;
+-------------+--------------------------+--------+--------+------------+--------------------------+
; Data Port   ; Clock Port               ; Rise   ; Fall   ; Clock Edge ; Clock Reference          ;
+-------------+--------------------------+--------+--------+------------+--------------------------+
; KEY[*]      ; CLOCK_27                 ; -2.753 ; -2.753 ; Rise       ; CLOCK_27                 ;
;  KEY[0]     ; CLOCK_27                 ; -2.753 ; -2.753 ; Rise       ; CLOCK_27                 ;
; TD_DATA[*]  ; CLOCK_27                 ; 0.960  ; 0.960  ; Rise       ; CLOCK_27                 ;
;  TD_DATA[0] ; CLOCK_27                 ; 0.941  ; 0.941  ; Rise       ; CLOCK_27                 ;
;  TD_DATA[1] ; CLOCK_27                 ; 0.960  ; 0.960  ; Rise       ; CLOCK_27                 ;
;  TD_DATA[2] ; CLOCK_27                 ; 0.920  ; 0.920  ; Rise       ; CLOCK_27                 ;
;  TD_DATA[3] ; CLOCK_27                 ; 0.960  ; 0.960  ; Rise       ; CLOCK_27                 ;
;  TD_DATA[4] ; CLOCK_27                 ; 0.960  ; 0.960  ; Rise       ; CLOCK_27                 ;
;  TD_DATA[5] ; CLOCK_27                 ; 0.958  ; 0.958  ; Rise       ; CLOCK_27                 ;
;  TD_DATA[6] ; CLOCK_27                 ; 0.938  ; 0.938  ; Rise       ; CLOCK_27                 ;
;  TD_DATA[7] ; CLOCK_27                 ; 0.938  ; 0.938  ; Rise       ; CLOCK_27                 ;
; KEY[*]      ; CLOCK_50                 ; -2.113 ; -2.113 ; Rise       ; CLOCK_50                 ;
;  KEY[0]     ; CLOCK_50                 ; -2.113 ; -2.113 ; Rise       ; CLOCK_50                 ;
; I2C_SDAT    ; avconf:avc|mI2C_CTRL_CLK ; -2.163 ; -2.163 ; Rise       ; avconf:avc|mI2C_CTRL_CLK ;
; KEY[*]      ; avconf:avc|mI2C_CTRL_CLK ; -2.760 ; -2.760 ; Rise       ; avconf:avc|mI2C_CTRL_CLK ;
;  KEY[0]     ; avconf:avc|mI2C_CTRL_CLK ; -2.760 ; -2.760 ; Rise       ; avconf:avc|mI2C_CTRL_CLK ;
+-------------+--------------------------+--------+--------+------------+--------------------------+


+-----------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                               ;
+-----------+--------------------------+-------+-------+------------+---------------------------------+
; Data Port ; Clock Port               ; Rise  ; Fall  ; Clock Edge ; Clock Reference                 ;
+-----------+--------------------------+-------+-------+------------+---------------------------------+
; I2C_SCLK  ; avconf:avc|mI2C_CTRL_CLK ; 6.709 ; 6.709 ; Rise       ; avconf:avc|mI2C_CTRL_CLK        ;
; I2C_SDAT  ; avconf:avc|mI2C_CTRL_CLK ; 3.706 ; 3.706 ; Rise       ; avconf:avc|mI2C_CTRL_CLK        ;
; I2C_SCLK  ; avconf:avc|mI2C_CTRL_CLK ; 4.374 ;       ; Fall       ; avconf:avc|mI2C_CTRL_CLK        ;
; VGA_B[*]  ; CLOCK_50                 ; 5.650 ; 5.650 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  VGA_B[0] ; CLOCK_50                 ; 5.405 ; 5.405 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  VGA_B[1] ; CLOCK_50                 ; 5.405 ; 5.405 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  VGA_B[2] ; CLOCK_50                 ; 5.524 ; 5.524 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  VGA_B[3] ; CLOCK_50                 ; 5.514 ; 5.514 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  VGA_B[4] ; CLOCK_50                 ; 5.584 ; 5.584 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  VGA_B[5] ; CLOCK_50                 ; 5.574 ; 5.574 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  VGA_B[6] ; CLOCK_50                 ; 5.650 ; 5.650 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  VGA_B[7] ; CLOCK_50                 ; 5.650 ; 5.650 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  VGA_B[8] ; CLOCK_50                 ; 5.644 ; 5.644 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  VGA_B[9] ; CLOCK_50                 ; 5.644 ; 5.644 ; Rise       ; pll|altpll_component|pll|clk[0] ;
; VGA_BLANK ; CLOCK_50                 ; 1.789 ; 1.789 ; Rise       ; pll|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50                 ; 1.793 ;       ; Rise       ; pll|altpll_component|pll|clk[0] ;
; VGA_G[*]  ; CLOCK_50                 ; 5.299 ; 5.299 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  VGA_G[0] ; CLOCK_50                 ; 5.201 ; 5.201 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  VGA_G[1] ; CLOCK_50                 ; 5.201 ; 5.201 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  VGA_G[2] ; CLOCK_50                 ; 5.191 ; 5.191 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  VGA_G[3] ; CLOCK_50                 ; 5.191 ; 5.191 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  VGA_G[4] ; CLOCK_50                 ; 5.299 ; 5.299 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  VGA_G[5] ; CLOCK_50                 ; 5.299 ; 5.299 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  VGA_G[6] ; CLOCK_50                 ; 5.262 ; 5.262 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  VGA_G[7] ; CLOCK_50                 ; 5.282 ; 5.282 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  VGA_G[8] ; CLOCK_50                 ; 5.293 ; 5.293 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  VGA_G[9] ; CLOCK_50                 ; 5.293 ; 5.293 ; Rise       ; pll|altpll_component|pll|clk[0] ;
; VGA_HS    ; CLOCK_50                 ; 1.799 ; 1.799 ; Rise       ; pll|altpll_component|pll|clk[0] ;
; VGA_R[*]  ; CLOCK_50                 ; 5.400 ; 5.400 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  VGA_R[0] ; CLOCK_50                 ; 5.342 ; 5.342 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  VGA_R[1] ; CLOCK_50                 ; 5.322 ; 5.322 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  VGA_R[2] ; CLOCK_50                 ; 5.322 ; 5.322 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  VGA_R[3] ; CLOCK_50                 ; 5.228 ; 5.228 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  VGA_R[4] ; CLOCK_50                 ; 5.228 ; 5.228 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  VGA_R[5] ; CLOCK_50                 ; 5.238 ; 5.238 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  VGA_R[6] ; CLOCK_50                 ; 5.303 ; 5.303 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  VGA_R[7] ; CLOCK_50                 ; 5.313 ; 5.313 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  VGA_R[8] ; CLOCK_50                 ; 5.400 ; 5.400 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  VGA_R[9] ; CLOCK_50                 ; 5.400 ; 5.400 ; Rise       ; pll|altpll_component|pll|clk[0] ;
; VGA_VS    ; CLOCK_50                 ; 1.778 ; 1.778 ; Rise       ; pll|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50                 ;       ; 1.793 ; Fall       ; pll|altpll_component|pll|clk[0] ;
+-----------+--------------------------+-------+-------+------------+---------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                       ;
+-----------+--------------------------+-------+-------+------------+---------------------------------+
; Data Port ; Clock Port               ; Rise  ; Fall  ; Clock Edge ; Clock Reference                 ;
+-----------+--------------------------+-------+-------+------------+---------------------------------+
; I2C_SCLK  ; avconf:avc|mI2C_CTRL_CLK ; 6.108 ; 4.374 ; Rise       ; avconf:avc|mI2C_CTRL_CLK        ;
; I2C_SDAT  ; avconf:avc|mI2C_CTRL_CLK ; 3.706 ; 3.706 ; Rise       ; avconf:avc|mI2C_CTRL_CLK        ;
; I2C_SCLK  ; avconf:avc|mI2C_CTRL_CLK ; 4.374 ;       ; Fall       ; avconf:avc|mI2C_CTRL_CLK        ;
; VGA_B[*]  ; CLOCK_50                 ; 3.496 ; 3.496 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  VGA_B[0] ; CLOCK_50                 ; 3.496 ; 3.496 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  VGA_B[1] ; CLOCK_50                 ; 3.496 ; 3.496 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  VGA_B[2] ; CLOCK_50                 ; 3.615 ; 3.615 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  VGA_B[3] ; CLOCK_50                 ; 3.605 ; 3.605 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  VGA_B[4] ; CLOCK_50                 ; 3.675 ; 3.675 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  VGA_B[5] ; CLOCK_50                 ; 3.665 ; 3.665 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  VGA_B[6] ; CLOCK_50                 ; 3.741 ; 3.741 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  VGA_B[7] ; CLOCK_50                 ; 3.741 ; 3.741 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  VGA_B[8] ; CLOCK_50                 ; 3.735 ; 3.735 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  VGA_B[9] ; CLOCK_50                 ; 3.735 ; 3.735 ; Rise       ; pll|altpll_component|pll|clk[0] ;
; VGA_BLANK ; CLOCK_50                 ; 1.789 ; 1.789 ; Rise       ; pll|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50                 ; 1.793 ;       ; Rise       ; pll|altpll_component|pll|clk[0] ;
; VGA_G[*]  ; CLOCK_50                 ; 3.521 ; 3.521 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  VGA_G[0] ; CLOCK_50                 ; 3.531 ; 3.531 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  VGA_G[1] ; CLOCK_50                 ; 3.531 ; 3.531 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  VGA_G[2] ; CLOCK_50                 ; 3.521 ; 3.521 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  VGA_G[3] ; CLOCK_50                 ; 3.521 ; 3.521 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  VGA_G[4] ; CLOCK_50                 ; 3.629 ; 3.629 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  VGA_G[5] ; CLOCK_50                 ; 3.629 ; 3.629 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  VGA_G[6] ; CLOCK_50                 ; 3.592 ; 3.592 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  VGA_G[7] ; CLOCK_50                 ; 3.612 ; 3.612 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  VGA_G[8] ; CLOCK_50                 ; 3.623 ; 3.623 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  VGA_G[9] ; CLOCK_50                 ; 3.623 ; 3.623 ; Rise       ; pll|altpll_component|pll|clk[0] ;
; VGA_HS    ; CLOCK_50                 ; 1.799 ; 1.799 ; Rise       ; pll|altpll_component|pll|clk[0] ;
; VGA_R[*]  ; CLOCK_50                 ; 3.440 ; 3.440 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  VGA_R[0] ; CLOCK_50                 ; 3.554 ; 3.554 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  VGA_R[1] ; CLOCK_50                 ; 3.534 ; 3.534 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  VGA_R[2] ; CLOCK_50                 ; 3.534 ; 3.534 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  VGA_R[3] ; CLOCK_50                 ; 3.440 ; 3.440 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  VGA_R[4] ; CLOCK_50                 ; 3.440 ; 3.440 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  VGA_R[5] ; CLOCK_50                 ; 3.450 ; 3.450 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  VGA_R[6] ; CLOCK_50                 ; 3.515 ; 3.515 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  VGA_R[7] ; CLOCK_50                 ; 3.525 ; 3.525 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  VGA_R[8] ; CLOCK_50                 ; 3.612 ; 3.612 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  VGA_R[9] ; CLOCK_50                 ; 3.612 ; 3.612 ; Rise       ; pll|altpll_component|pll|clk[0] ;
; VGA_VS    ; CLOCK_50                 ; 1.778 ; 1.778 ; Rise       ; pll|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50                 ;       ; 1.793 ; Fall       ; pll|altpll_component|pll|clk[0] ;
+-----------+--------------------------+-------+-------+------------+---------------------------------+


+--------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                              ;
+----------------------------------+----------+---------+----------+---------+---------------------+
; Clock                            ; Setup    ; Hold    ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------+----------+---------+----------+---------+---------------------+
; Worst-case Slack                 ; -4.897   ; -1.607  ; 8.300    ; 10.780  ; -1.880              ;
;  CLOCK_27                        ; -2.737   ; 0.215   ; N/A      ; N/A     ; -1.880              ;
;  CLOCK_50                        ; 0.084    ; -0.369  ; 8.300    ; 10.780  ; 7.620               ;
;  avconf:avc|LUT_INDEX[1]         ; -1.226   ; -1.607  ; N/A      ; N/A     ; 0.500               ;
;  avconf:avc|mI2C_CTRL_CLK        ; -4.897   ; -0.140  ; N/A      ; N/A     ; -0.500              ;
;  pll|altpll_component|pll|clk[0] ; 30.802   ; 0.215   ; N/A      ; N/A     ; 17.873              ;
; Design-wide TNS                  ; -345.7   ; -16.973 ; 0.0      ; 0.0     ; -339.58             ;
;  CLOCK_27                        ; -177.180 ; 0.000   ; N/A      ; N/A     ; -282.580            ;
;  CLOCK_50                        ; 0.000    ; -0.369  ; 0.000    ; 0.000   ; 0.000               ;
;  avconf:avc|LUT_INDEX[1]         ; -17.125  ; -16.973 ; N/A      ; N/A     ; 0.000               ;
;  avconf:avc|mI2C_CTRL_CLK        ; -151.395 ; -0.380  ; N/A      ; N/A     ; -57.000             ;
;  pll|altpll_component|pll|clk[0] ; 0.000    ; 0.000   ; N/A      ; N/A     ; 0.000               ;
+----------------------------------+----------+---------+----------+---------+---------------------+


+--------------------------------------------------------------------------------------------------+
; Setup Times                                                                                      ;
+-------------+--------------------------+--------+--------+------------+--------------------------+
; Data Port   ; Clock Port               ; Rise   ; Fall   ; Clock Edge ; Clock Reference          ;
+-------------+--------------------------+--------+--------+------------+--------------------------+
; KEY[*]      ; CLOCK_27                 ; 5.670  ; 5.670  ; Rise       ; CLOCK_27                 ;
;  KEY[0]     ; CLOCK_27                 ; 5.670  ; 5.670  ; Rise       ; CLOCK_27                 ;
; TD_DATA[*]  ; CLOCK_27                 ; -0.819 ; -0.819 ; Rise       ; CLOCK_27                 ;
;  TD_DATA[0] ; CLOCK_27                 ; -0.840 ; -0.840 ; Rise       ; CLOCK_27                 ;
;  TD_DATA[1] ; CLOCK_27                 ; -0.859 ; -0.859 ; Rise       ; CLOCK_27                 ;
;  TD_DATA[2] ; CLOCK_27                 ; -0.819 ; -0.819 ; Rise       ; CLOCK_27                 ;
;  TD_DATA[3] ; CLOCK_27                 ; -0.859 ; -0.859 ; Rise       ; CLOCK_27                 ;
;  TD_DATA[4] ; CLOCK_27                 ; -0.859 ; -0.859 ; Rise       ; CLOCK_27                 ;
;  TD_DATA[5] ; CLOCK_27                 ; -0.857 ; -0.857 ; Rise       ; CLOCK_27                 ;
;  TD_DATA[6] ; CLOCK_27                 ; -0.837 ; -0.837 ; Rise       ; CLOCK_27                 ;
;  TD_DATA[7] ; CLOCK_27                 ; -0.837 ; -0.837 ; Rise       ; CLOCK_27                 ;
; KEY[*]      ; CLOCK_50                 ; 6.639  ; 6.639  ; Rise       ; CLOCK_50                 ;
;  KEY[0]     ; CLOCK_50                 ; 6.639  ; 6.639  ; Rise       ; CLOCK_50                 ;
; I2C_SDAT    ; avconf:avc|mI2C_CTRL_CLK ; 4.948  ; 4.948  ; Rise       ; avconf:avc|mI2C_CTRL_CLK ;
; KEY[*]      ; avconf:avc|mI2C_CTRL_CLK ; 7.647  ; 7.647  ; Rise       ; avconf:avc|mI2C_CTRL_CLK ;
;  KEY[0]     ; avconf:avc|mI2C_CTRL_CLK ; 7.647  ; 7.647  ; Rise       ; avconf:avc|mI2C_CTRL_CLK ;
+-------------+--------------------------+--------+--------+------------+--------------------------+


+--------------------------------------------------------------------------------------------------+
; Hold Times                                                                                       ;
+-------------+--------------------------+--------+--------+------------+--------------------------+
; Data Port   ; Clock Port               ; Rise   ; Fall   ; Clock Edge ; Clock Reference          ;
+-------------+--------------------------+--------+--------+------------+--------------------------+
; KEY[*]      ; CLOCK_27                 ; -2.753 ; -2.753 ; Rise       ; CLOCK_27                 ;
;  KEY[0]     ; CLOCK_27                 ; -2.753 ; -2.753 ; Rise       ; CLOCK_27                 ;
; TD_DATA[*]  ; CLOCK_27                 ; 1.442  ; 1.442  ; Rise       ; CLOCK_27                 ;
;  TD_DATA[0] ; CLOCK_27                 ; 1.423  ; 1.423  ; Rise       ; CLOCK_27                 ;
;  TD_DATA[1] ; CLOCK_27                 ; 1.442  ; 1.442  ; Rise       ; CLOCK_27                 ;
;  TD_DATA[2] ; CLOCK_27                 ; 1.402  ; 1.402  ; Rise       ; CLOCK_27                 ;
;  TD_DATA[3] ; CLOCK_27                 ; 1.442  ; 1.442  ; Rise       ; CLOCK_27                 ;
;  TD_DATA[4] ; CLOCK_27                 ; 1.442  ; 1.442  ; Rise       ; CLOCK_27                 ;
;  TD_DATA[5] ; CLOCK_27                 ; 1.440  ; 1.440  ; Rise       ; CLOCK_27                 ;
;  TD_DATA[6] ; CLOCK_27                 ; 1.420  ; 1.420  ; Rise       ; CLOCK_27                 ;
;  TD_DATA[7] ; CLOCK_27                 ; 1.420  ; 1.420  ; Rise       ; CLOCK_27                 ;
; KEY[*]      ; CLOCK_50                 ; -2.113 ; -2.113 ; Rise       ; CLOCK_50                 ;
;  KEY[0]     ; CLOCK_50                 ; -2.113 ; -2.113 ; Rise       ; CLOCK_50                 ;
; I2C_SDAT    ; avconf:avc|mI2C_CTRL_CLK ; -2.163 ; -2.163 ; Rise       ; avconf:avc|mI2C_CTRL_CLK ;
; KEY[*]      ; avconf:avc|mI2C_CTRL_CLK ; -2.760 ; -2.760 ; Rise       ; avconf:avc|mI2C_CTRL_CLK ;
;  KEY[0]     ; avconf:avc|mI2C_CTRL_CLK ; -2.760 ; -2.760 ; Rise       ; avconf:avc|mI2C_CTRL_CLK ;
+-------------+--------------------------+--------+--------+------------+--------------------------+


+-------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                 ;
+-----------+--------------------------+--------+--------+------------+---------------------------------+
; Data Port ; Clock Port               ; Rise   ; Fall   ; Clock Edge ; Clock Reference                 ;
+-----------+--------------------------+--------+--------+------------+---------------------------------+
; I2C_SCLK  ; avconf:avc|mI2C_CTRL_CLK ; 12.798 ; 12.798 ; Rise       ; avconf:avc|mI2C_CTRL_CLK        ;
; I2C_SDAT  ; avconf:avc|mI2C_CTRL_CLK ; 6.536  ; 6.536  ; Rise       ; avconf:avc|mI2C_CTRL_CLK        ;
; I2C_SCLK  ; avconf:avc|mI2C_CTRL_CLK ; 8.578  ;        ; Fall       ; avconf:avc|mI2C_CTRL_CLK        ;
; VGA_B[*]  ; CLOCK_50                 ; 11.416 ; 11.416 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  VGA_B[0] ; CLOCK_50                 ; 10.930 ; 10.930 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  VGA_B[1] ; CLOCK_50                 ; 10.930 ; 10.930 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  VGA_B[2] ; CLOCK_50                 ; 11.186 ; 11.186 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  VGA_B[3] ; CLOCK_50                 ; 11.176 ; 11.176 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  VGA_B[4] ; CLOCK_50                 ; 11.246 ; 11.246 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  VGA_B[5] ; CLOCK_50                 ; 11.236 ; 11.236 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  VGA_B[6] ; CLOCK_50                 ; 11.416 ; 11.416 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  VGA_B[7] ; CLOCK_50                 ; 11.416 ; 11.416 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  VGA_B[8] ; CLOCK_50                 ; 11.412 ; 11.412 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  VGA_B[9] ; CLOCK_50                 ; 11.412 ; 11.412 ; Rise       ; pll|altpll_component|pll|clk[0] ;
; VGA_BLANK ; CLOCK_50                 ; 3.447  ; 3.447  ; Rise       ; pll|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50                 ; 3.388  ;        ; Rise       ; pll|altpll_component|pll|clk[0] ;
; VGA_G[*]  ; CLOCK_50                 ; 10.872 ; 10.872 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  VGA_G[0] ; CLOCK_50                 ; 10.650 ; 10.650 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  VGA_G[1] ; CLOCK_50                 ; 10.650 ; 10.650 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  VGA_G[2] ; CLOCK_50                 ; 10.640 ; 10.640 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  VGA_G[3] ; CLOCK_50                 ; 10.640 ; 10.640 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  VGA_G[4] ; CLOCK_50                 ; 10.872 ; 10.872 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  VGA_G[5] ; CLOCK_50                 ; 10.872 ; 10.872 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  VGA_G[6] ; CLOCK_50                 ; 10.836 ; 10.836 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  VGA_G[7] ; CLOCK_50                 ; 10.856 ; 10.856 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  VGA_G[8] ; CLOCK_50                 ; 10.868 ; 10.868 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  VGA_G[9] ; CLOCK_50                 ; 10.868 ; 10.868 ; Rise       ; pll|altpll_component|pll|clk[0] ;
; VGA_HS    ; CLOCK_50                 ; 3.457  ; 3.457  ; Rise       ; pll|altpll_component|pll|clk[0] ;
; VGA_R[*]  ; CLOCK_50                 ; 10.987 ; 10.987 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  VGA_R[0] ; CLOCK_50                 ; 10.801 ; 10.801 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  VGA_R[1] ; CLOCK_50                 ; 10.781 ; 10.781 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  VGA_R[2] ; CLOCK_50                 ; 10.781 ; 10.781 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  VGA_R[3] ; CLOCK_50                 ; 10.563 ; 10.563 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  VGA_R[4] ; CLOCK_50                 ; 10.563 ; 10.563 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  VGA_R[5] ; CLOCK_50                 ; 10.573 ; 10.573 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  VGA_R[6] ; CLOCK_50                 ; 10.750 ; 10.750 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  VGA_R[7] ; CLOCK_50                 ; 10.760 ; 10.760 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  VGA_R[8] ; CLOCK_50                 ; 10.987 ; 10.987 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  VGA_R[9] ; CLOCK_50                 ; 10.987 ; 10.987 ; Rise       ; pll|altpll_component|pll|clk[0] ;
; VGA_VS    ; CLOCK_50                 ; 3.436  ; 3.436  ; Rise       ; pll|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50                 ;        ; 3.388  ; Fall       ; pll|altpll_component|pll|clk[0] ;
+-----------+--------------------------+--------+--------+------------+---------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                       ;
+-----------+--------------------------+-------+-------+------------+---------------------------------+
; Data Port ; Clock Port               ; Rise  ; Fall  ; Clock Edge ; Clock Reference                 ;
+-----------+--------------------------+-------+-------+------------+---------------------------------+
; I2C_SCLK  ; avconf:avc|mI2C_CTRL_CLK ; 6.108 ; 4.374 ; Rise       ; avconf:avc|mI2C_CTRL_CLK        ;
; I2C_SDAT  ; avconf:avc|mI2C_CTRL_CLK ; 3.706 ; 3.706 ; Rise       ; avconf:avc|mI2C_CTRL_CLK        ;
; I2C_SCLK  ; avconf:avc|mI2C_CTRL_CLK ; 4.374 ;       ; Fall       ; avconf:avc|mI2C_CTRL_CLK        ;
; VGA_B[*]  ; CLOCK_50                 ; 3.496 ; 3.496 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  VGA_B[0] ; CLOCK_50                 ; 3.496 ; 3.496 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  VGA_B[1] ; CLOCK_50                 ; 3.496 ; 3.496 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  VGA_B[2] ; CLOCK_50                 ; 3.615 ; 3.615 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  VGA_B[3] ; CLOCK_50                 ; 3.605 ; 3.605 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  VGA_B[4] ; CLOCK_50                 ; 3.675 ; 3.675 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  VGA_B[5] ; CLOCK_50                 ; 3.665 ; 3.665 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  VGA_B[6] ; CLOCK_50                 ; 3.741 ; 3.741 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  VGA_B[7] ; CLOCK_50                 ; 3.741 ; 3.741 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  VGA_B[8] ; CLOCK_50                 ; 3.735 ; 3.735 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  VGA_B[9] ; CLOCK_50                 ; 3.735 ; 3.735 ; Rise       ; pll|altpll_component|pll|clk[0] ;
; VGA_BLANK ; CLOCK_50                 ; 1.789 ; 1.789 ; Rise       ; pll|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50                 ; 1.793 ;       ; Rise       ; pll|altpll_component|pll|clk[0] ;
; VGA_G[*]  ; CLOCK_50                 ; 3.521 ; 3.521 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  VGA_G[0] ; CLOCK_50                 ; 3.531 ; 3.531 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  VGA_G[1] ; CLOCK_50                 ; 3.531 ; 3.531 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  VGA_G[2] ; CLOCK_50                 ; 3.521 ; 3.521 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  VGA_G[3] ; CLOCK_50                 ; 3.521 ; 3.521 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  VGA_G[4] ; CLOCK_50                 ; 3.629 ; 3.629 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  VGA_G[5] ; CLOCK_50                 ; 3.629 ; 3.629 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  VGA_G[6] ; CLOCK_50                 ; 3.592 ; 3.592 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  VGA_G[7] ; CLOCK_50                 ; 3.612 ; 3.612 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  VGA_G[8] ; CLOCK_50                 ; 3.623 ; 3.623 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  VGA_G[9] ; CLOCK_50                 ; 3.623 ; 3.623 ; Rise       ; pll|altpll_component|pll|clk[0] ;
; VGA_HS    ; CLOCK_50                 ; 1.799 ; 1.799 ; Rise       ; pll|altpll_component|pll|clk[0] ;
; VGA_R[*]  ; CLOCK_50                 ; 3.440 ; 3.440 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  VGA_R[0] ; CLOCK_50                 ; 3.554 ; 3.554 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  VGA_R[1] ; CLOCK_50                 ; 3.534 ; 3.534 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  VGA_R[2] ; CLOCK_50                 ; 3.534 ; 3.534 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  VGA_R[3] ; CLOCK_50                 ; 3.440 ; 3.440 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  VGA_R[4] ; CLOCK_50                 ; 3.440 ; 3.440 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  VGA_R[5] ; CLOCK_50                 ; 3.450 ; 3.450 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  VGA_R[6] ; CLOCK_50                 ; 3.515 ; 3.515 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  VGA_R[7] ; CLOCK_50                 ; 3.525 ; 3.525 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  VGA_R[8] ; CLOCK_50                 ; 3.612 ; 3.612 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  VGA_R[9] ; CLOCK_50                 ; 3.612 ; 3.612 ; Rise       ; pll|altpll_component|pll|clk[0] ;
; VGA_VS    ; CLOCK_50                 ; 1.778 ; 1.778 ; Rise       ; pll|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50                 ;       ; 1.793 ; Fall       ; pll|altpll_component|pll|clk[0] ;
+-----------+--------------------------+-------+-------+------------+---------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                               ;
+---------------------------------+---------------------------------+----------+----------+----------+----------+
; From Clock                      ; To Clock                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------+---------------------------------+----------+----------+----------+----------+
; avconf:avc|LUT_INDEX[1]         ; avconf:avc|LUT_INDEX[1]         ; 52       ; 52       ; 0        ; 0        ;
; avconf:avc|mI2C_CTRL_CLK        ; avconf:avc|LUT_INDEX[1]         ; 229      ; 0        ; 0        ; 0        ;
; avconf:avc|LUT_INDEX[1]         ; avconf:avc|mI2C_CTRL_CLK        ; 49       ; 33       ; 0        ; 0        ;
; avconf:avc|mI2C_CTRL_CLK        ; avconf:avc|mI2C_CTRL_CLK        ; 529      ; 0        ; 0        ; 0        ;
; CLOCK_27                        ; CLOCK_27                        ; 1202     ; 0        ; 0        ; 0        ;
; CLOCK_50                        ; CLOCK_27                        ; 9        ; 0        ; 0        ; 0        ;
; avconf:avc|mI2C_CTRL_CLK        ; CLOCK_50                        ; 1        ; 1        ; 0        ; 0        ;
; CLOCK_27                        ; CLOCK_50                        ; 9        ; 0        ; 0        ; 0        ;
; CLOCK_50                        ; CLOCK_50                        ; 274893   ; 0        ; 0        ; 0        ;
; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 213514   ; 0        ; 0        ; 0        ;
+---------------------------------+---------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                ;
+---------------------------------+---------------------------------+----------+----------+----------+----------+
; From Clock                      ; To Clock                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------+---------------------------------+----------+----------+----------+----------+
; avconf:avc|LUT_INDEX[1]         ; avconf:avc|LUT_INDEX[1]         ; 52       ; 52       ; 0        ; 0        ;
; avconf:avc|mI2C_CTRL_CLK        ; avconf:avc|LUT_INDEX[1]         ; 229      ; 0        ; 0        ; 0        ;
; avconf:avc|LUT_INDEX[1]         ; avconf:avc|mI2C_CTRL_CLK        ; 49       ; 33       ; 0        ; 0        ;
; avconf:avc|mI2C_CTRL_CLK        ; avconf:avc|mI2C_CTRL_CLK        ; 529      ; 0        ; 0        ; 0        ;
; CLOCK_27                        ; CLOCK_27                        ; 1202     ; 0        ; 0        ; 0        ;
; CLOCK_50                        ; CLOCK_27                        ; 9        ; 0        ; 0        ; 0        ;
; avconf:avc|mI2C_CTRL_CLK        ; CLOCK_50                        ; 1        ; 1        ; 0        ; 0        ;
; CLOCK_27                        ; CLOCK_50                        ; 9        ; 0        ; 0        ; 0        ;
; CLOCK_50                        ; CLOCK_50                        ; 274893   ; 0        ; 0        ; 0        ;
; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 213514   ; 0        ; 0        ; 0        ;
+---------------------------------+---------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Recovery Transfers                                                ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLOCK_50   ; CLOCK_50 ; 0        ; 14       ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Removal Transfers                                                 ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLOCK_50   ; CLOCK_50 ; 0        ; 14       ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 10    ; 10   ;
; Unconstrained Input Port Paths  ; 399   ; 399  ;
; Unconstrained Output Ports      ; 36    ; 36   ;
; Unconstrained Output Port Paths ; 733   ; 733  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Thu Apr 02 09:38:18 2015
Info: Command: quartus_sta vv -c vv
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Warning (335093): TimeQuest Timing Analyzer is analyzing 16 combinational loops as latches.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_fje1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_3v8:dffpipe21|dffe22a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_2v8:dffpipe18|dffe19a* 
Critical Warning (332012): Synopsys Design Constraints File file not found: 'vv.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name CLOCK_50 CLOCK_50
    Info (332110): create_generated_clock -source {pll|altpll_component|pll|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {pll|altpll_component|pll|clk[0]} {pll|altpll_component|pll|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name CLOCK_27 CLOCK_27
    Info (332105): create_clock -period 1.000 -name avconf:avc|mI2C_CTRL_CLK avconf:avc|mI2C_CTRL_CLK
    Info (332105): create_clock -period 1.000 -name avconf:avc|LUT_INDEX[1] avconf:avc|LUT_INDEX[1]
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -4.897
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -4.897      -151.395 avconf:avc|mI2C_CTRL_CLK 
    Info (332119):    -2.737      -177.180 CLOCK_27 
    Info (332119):    -1.226       -17.125 avconf:avc|LUT_INDEX[1] 
    Info (332119):     0.084         0.000 CLOCK_50 
    Info (332119):    30.802         0.000 pll|altpll_component|pll|clk[0] 
Info (332146): Worst-case hold slack is -1.607
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.607       -16.973 avconf:avc|LUT_INDEX[1] 
    Info (332119):     0.186         0.000 CLOCK_50 
    Info (332119):     0.391         0.000 CLOCK_27 
    Info (332119):     0.391         0.000 avconf:avc|mI2C_CTRL_CLK 
    Info (332119):     0.391         0.000 pll|altpll_component|pll|clk[0] 
Info (332146): Worst-case recovery slack is 8.300
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     8.300         0.000 CLOCK_50 
Info (332146): Worst-case removal slack is 11.460
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    11.460         0.000 CLOCK_50 
Info (332146): Worst-case minimum pulse width slack is -1.880
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.880      -282.580 CLOCK_27 
    Info (332119):    -0.500       -57.000 avconf:avc|mI2C_CTRL_CLK 
    Info (332119):     0.500         0.000 avconf:avc|LUT_INDEX[1] 
    Info (332119):     7.620         0.000 CLOCK_50 
    Info (332119):    17.873         0.000 pll|altpll_component|pll|clk[0] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -1.804
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.804       -42.907 avconf:avc|mI2C_CTRL_CLK 
    Info (332119):    -1.457       -54.758 CLOCK_27 
    Info (332119):    -0.032        -0.055 avconf:avc|LUT_INDEX[1] 
    Info (332119):     0.749         0.000 CLOCK_50 
    Info (332119):    35.713         0.000 pll|altpll_component|pll|clk[0] 
Info (332146): Worst-case hold slack is -1.045
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.045       -12.406 avconf:avc|LUT_INDEX[1] 
    Info (332119):    -0.369        -0.369 CLOCK_50 
    Info (332119):    -0.140        -0.380 avconf:avc|mI2C_CTRL_CLK 
    Info (332119):     0.215         0.000 CLOCK_27 
    Info (332119):     0.215         0.000 pll|altpll_component|pll|clk[0] 
Info (332146): Worst-case recovery slack is 9.096
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     9.096         0.000 CLOCK_50 
Info (332146): Worst-case removal slack is 10.780
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    10.780         0.000 CLOCK_50 
Info (332146): Worst-case minimum pulse width slack is -1.880
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.880      -282.580 CLOCK_27 
    Info (332119):    -0.500       -57.000 avconf:avc|mI2C_CTRL_CLK 
    Info (332119):     0.500         0.000 avconf:avc|LUT_INDEX[1] 
    Info (332119):     7.620         0.000 CLOCK_50 
    Info (332119):    17.873         0.000 pll|altpll_component|pll|clk[0] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 425 megabytes
    Info: Processing ended: Thu Apr 02 09:38:27 2015
    Info: Elapsed time: 00:00:09
    Info: Total CPU time (on all processors): 00:00:09


