
ADC.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000068b8  08000200  08000200  00001200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003a0  08006ab8  08006ab8  00007ab8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006e58  08006e58  000081d4  2**0
                  CONTENTS
  4 .ARM          00000008  08006e58  08006e58  00007e58  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006e60  08006e60  000081d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006e60  08006e60  00007e60  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08006e64  08006e64  00007e64  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  08006e68  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002a4  200001d4  0800703c  000081d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000478  0800703c  00008478  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  000081d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000b8e3  00000000  00000000  00008202  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001d40  00000000  00000000  00013ae5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000930  00000000  00000000  00015828  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000703  00000000  00000000  00016158  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00028204  00000000  00000000  0001685b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000c89b  00000000  00000000  0003ea5f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f81c6  00000000  00000000  0004b2fa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001434c0  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000032f0  00000000  00000000  00143504  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000060  00000000  00000000  001467f4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000200 <__do_global_dtors_aux>:
 8000200:	b510      	push	{r4, lr}
 8000202:	4c05      	ldr	r4, [pc, #20]	@ (8000218 <__do_global_dtors_aux+0x18>)
 8000204:	7823      	ldrb	r3, [r4, #0]
 8000206:	b933      	cbnz	r3, 8000216 <__do_global_dtors_aux+0x16>
 8000208:	4b04      	ldr	r3, [pc, #16]	@ (800021c <__do_global_dtors_aux+0x1c>)
 800020a:	b113      	cbz	r3, 8000212 <__do_global_dtors_aux+0x12>
 800020c:	4804      	ldr	r0, [pc, #16]	@ (8000220 <__do_global_dtors_aux+0x20>)
 800020e:	f3af 8000 	nop.w
 8000212:	2301      	movs	r3, #1
 8000214:	7023      	strb	r3, [r4, #0]
 8000216:	bd10      	pop	{r4, pc}
 8000218:	200001d4 	.word	0x200001d4
 800021c:	00000000 	.word	0x00000000
 8000220:	08006aa0 	.word	0x08006aa0

08000224 <frame_dummy>:
 8000224:	b508      	push	{r3, lr}
 8000226:	4b03      	ldr	r3, [pc, #12]	@ (8000234 <frame_dummy+0x10>)
 8000228:	b11b      	cbz	r3, 8000232 <frame_dummy+0xe>
 800022a:	4903      	ldr	r1, [pc, #12]	@ (8000238 <frame_dummy+0x14>)
 800022c:	4803      	ldr	r0, [pc, #12]	@ (800023c <frame_dummy+0x18>)
 800022e:	f3af 8000 	nop.w
 8000232:	bd08      	pop	{r3, pc}
 8000234:	00000000 	.word	0x00000000
 8000238:	200001d8 	.word	0x200001d8
 800023c:	08006aa0 	.word	0x08006aa0

08000240 <memchr>:
 8000240:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000244:	2a10      	cmp	r2, #16
 8000246:	db2b      	blt.n	80002a0 <memchr+0x60>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	d008      	beq.n	8000260 <memchr+0x20>
 800024e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000252:	3a01      	subs	r2, #1
 8000254:	428b      	cmp	r3, r1
 8000256:	d02d      	beq.n	80002b4 <memchr+0x74>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	b342      	cbz	r2, 80002b0 <memchr+0x70>
 800025e:	d1f6      	bne.n	800024e <memchr+0xe>
 8000260:	b4f0      	push	{r4, r5, r6, r7}
 8000262:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000266:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800026a:	f022 0407 	bic.w	r4, r2, #7
 800026e:	f07f 0700 	mvns.w	r7, #0
 8000272:	2300      	movs	r3, #0
 8000274:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000278:	3c08      	subs	r4, #8
 800027a:	ea85 0501 	eor.w	r5, r5, r1
 800027e:	ea86 0601 	eor.w	r6, r6, r1
 8000282:	fa85 f547 	uadd8	r5, r5, r7
 8000286:	faa3 f587 	sel	r5, r3, r7
 800028a:	fa86 f647 	uadd8	r6, r6, r7
 800028e:	faa5 f687 	sel	r6, r5, r7
 8000292:	b98e      	cbnz	r6, 80002b8 <memchr+0x78>
 8000294:	d1ee      	bne.n	8000274 <memchr+0x34>
 8000296:	bcf0      	pop	{r4, r5, r6, r7}
 8000298:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800029c:	f002 0207 	and.w	r2, r2, #7
 80002a0:	b132      	cbz	r2, 80002b0 <memchr+0x70>
 80002a2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002a6:	3a01      	subs	r2, #1
 80002a8:	ea83 0301 	eor.w	r3, r3, r1
 80002ac:	b113      	cbz	r3, 80002b4 <memchr+0x74>
 80002ae:	d1f8      	bne.n	80002a2 <memchr+0x62>
 80002b0:	2000      	movs	r0, #0
 80002b2:	4770      	bx	lr
 80002b4:	3801      	subs	r0, #1
 80002b6:	4770      	bx	lr
 80002b8:	2d00      	cmp	r5, #0
 80002ba:	bf06      	itte	eq
 80002bc:	4635      	moveq	r5, r6
 80002be:	3803      	subeq	r0, #3
 80002c0:	3807      	subne	r0, #7
 80002c2:	f015 0f01 	tst.w	r5, #1
 80002c6:	d107      	bne.n	80002d8 <memchr+0x98>
 80002c8:	3001      	adds	r0, #1
 80002ca:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ce:	bf02      	ittt	eq
 80002d0:	3001      	addeq	r0, #1
 80002d2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002d6:	3001      	addeq	r0, #1
 80002d8:	bcf0      	pop	{r4, r5, r6, r7}
 80002da:	3801      	subs	r0, #1
 80002dc:	4770      	bx	lr
 80002de:	bf00      	nop

080002e0 <strlen>:
 80002e0:	4603      	mov	r3, r0
 80002e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002e6:	2a00      	cmp	r2, #0
 80002e8:	d1fb      	bne.n	80002e2 <strlen+0x2>
 80002ea:	1a18      	subs	r0, r3, r0
 80002ec:	3801      	subs	r0, #1
 80002ee:	4770      	bx	lr

080002f0 <__aeabi_uldivmod>:
 80002f0:	b953      	cbnz	r3, 8000308 <__aeabi_uldivmod+0x18>
 80002f2:	b94a      	cbnz	r2, 8000308 <__aeabi_uldivmod+0x18>
 80002f4:	2900      	cmp	r1, #0
 80002f6:	bf08      	it	eq
 80002f8:	2800      	cmpeq	r0, #0
 80002fa:	bf1c      	itt	ne
 80002fc:	f04f 31ff 	movne.w	r1, #4294967295
 8000300:	f04f 30ff 	movne.w	r0, #4294967295
 8000304:	f000 b96a 	b.w	80005dc <__aeabi_idiv0>
 8000308:	f1ad 0c08 	sub.w	ip, sp, #8
 800030c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000310:	f000 f806 	bl	8000320 <__udivmoddi4>
 8000314:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000318:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800031c:	b004      	add	sp, #16
 800031e:	4770      	bx	lr

08000320 <__udivmoddi4>:
 8000320:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000324:	9d08      	ldr	r5, [sp, #32]
 8000326:	460c      	mov	r4, r1
 8000328:	2b00      	cmp	r3, #0
 800032a:	d14e      	bne.n	80003ca <__udivmoddi4+0xaa>
 800032c:	4694      	mov	ip, r2
 800032e:	458c      	cmp	ip, r1
 8000330:	4686      	mov	lr, r0
 8000332:	fab2 f282 	clz	r2, r2
 8000336:	d962      	bls.n	80003fe <__udivmoddi4+0xde>
 8000338:	b14a      	cbz	r2, 800034e <__udivmoddi4+0x2e>
 800033a:	f1c2 0320 	rsb	r3, r2, #32
 800033e:	4091      	lsls	r1, r2
 8000340:	fa20 f303 	lsr.w	r3, r0, r3
 8000344:	fa0c fc02 	lsl.w	ip, ip, r2
 8000348:	4319      	orrs	r1, r3
 800034a:	fa00 fe02 	lsl.w	lr, r0, r2
 800034e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000352:	fa1f f68c 	uxth.w	r6, ip
 8000356:	fbb1 f4f7 	udiv	r4, r1, r7
 800035a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800035e:	fb07 1114 	mls	r1, r7, r4, r1
 8000362:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000366:	fb04 f106 	mul.w	r1, r4, r6
 800036a:	4299      	cmp	r1, r3
 800036c:	d90a      	bls.n	8000384 <__udivmoddi4+0x64>
 800036e:	eb1c 0303 	adds.w	r3, ip, r3
 8000372:	f104 30ff 	add.w	r0, r4, #4294967295
 8000376:	f080 8112 	bcs.w	800059e <__udivmoddi4+0x27e>
 800037a:	4299      	cmp	r1, r3
 800037c:	f240 810f 	bls.w	800059e <__udivmoddi4+0x27e>
 8000380:	3c02      	subs	r4, #2
 8000382:	4463      	add	r3, ip
 8000384:	1a59      	subs	r1, r3, r1
 8000386:	fa1f f38e 	uxth.w	r3, lr
 800038a:	fbb1 f0f7 	udiv	r0, r1, r7
 800038e:	fb07 1110 	mls	r1, r7, r0, r1
 8000392:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000396:	fb00 f606 	mul.w	r6, r0, r6
 800039a:	429e      	cmp	r6, r3
 800039c:	d90a      	bls.n	80003b4 <__udivmoddi4+0x94>
 800039e:	eb1c 0303 	adds.w	r3, ip, r3
 80003a2:	f100 31ff 	add.w	r1, r0, #4294967295
 80003a6:	f080 80fc 	bcs.w	80005a2 <__udivmoddi4+0x282>
 80003aa:	429e      	cmp	r6, r3
 80003ac:	f240 80f9 	bls.w	80005a2 <__udivmoddi4+0x282>
 80003b0:	4463      	add	r3, ip
 80003b2:	3802      	subs	r0, #2
 80003b4:	1b9b      	subs	r3, r3, r6
 80003b6:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 80003ba:	2100      	movs	r1, #0
 80003bc:	b11d      	cbz	r5, 80003c6 <__udivmoddi4+0xa6>
 80003be:	40d3      	lsrs	r3, r2
 80003c0:	2200      	movs	r2, #0
 80003c2:	e9c5 3200 	strd	r3, r2, [r5]
 80003c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003ca:	428b      	cmp	r3, r1
 80003cc:	d905      	bls.n	80003da <__udivmoddi4+0xba>
 80003ce:	b10d      	cbz	r5, 80003d4 <__udivmoddi4+0xb4>
 80003d0:	e9c5 0100 	strd	r0, r1, [r5]
 80003d4:	2100      	movs	r1, #0
 80003d6:	4608      	mov	r0, r1
 80003d8:	e7f5      	b.n	80003c6 <__udivmoddi4+0xa6>
 80003da:	fab3 f183 	clz	r1, r3
 80003de:	2900      	cmp	r1, #0
 80003e0:	d146      	bne.n	8000470 <__udivmoddi4+0x150>
 80003e2:	42a3      	cmp	r3, r4
 80003e4:	d302      	bcc.n	80003ec <__udivmoddi4+0xcc>
 80003e6:	4290      	cmp	r0, r2
 80003e8:	f0c0 80f0 	bcc.w	80005cc <__udivmoddi4+0x2ac>
 80003ec:	1a86      	subs	r6, r0, r2
 80003ee:	eb64 0303 	sbc.w	r3, r4, r3
 80003f2:	2001      	movs	r0, #1
 80003f4:	2d00      	cmp	r5, #0
 80003f6:	d0e6      	beq.n	80003c6 <__udivmoddi4+0xa6>
 80003f8:	e9c5 6300 	strd	r6, r3, [r5]
 80003fc:	e7e3      	b.n	80003c6 <__udivmoddi4+0xa6>
 80003fe:	2a00      	cmp	r2, #0
 8000400:	f040 8090 	bne.w	8000524 <__udivmoddi4+0x204>
 8000404:	eba1 040c 	sub.w	r4, r1, ip
 8000408:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800040c:	fa1f f78c 	uxth.w	r7, ip
 8000410:	2101      	movs	r1, #1
 8000412:	fbb4 f6f8 	udiv	r6, r4, r8
 8000416:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800041a:	fb08 4416 	mls	r4, r8, r6, r4
 800041e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000422:	fb07 f006 	mul.w	r0, r7, r6
 8000426:	4298      	cmp	r0, r3
 8000428:	d908      	bls.n	800043c <__udivmoddi4+0x11c>
 800042a:	eb1c 0303 	adds.w	r3, ip, r3
 800042e:	f106 34ff 	add.w	r4, r6, #4294967295
 8000432:	d202      	bcs.n	800043a <__udivmoddi4+0x11a>
 8000434:	4298      	cmp	r0, r3
 8000436:	f200 80cd 	bhi.w	80005d4 <__udivmoddi4+0x2b4>
 800043a:	4626      	mov	r6, r4
 800043c:	1a1c      	subs	r4, r3, r0
 800043e:	fa1f f38e 	uxth.w	r3, lr
 8000442:	fbb4 f0f8 	udiv	r0, r4, r8
 8000446:	fb08 4410 	mls	r4, r8, r0, r4
 800044a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800044e:	fb00 f707 	mul.w	r7, r0, r7
 8000452:	429f      	cmp	r7, r3
 8000454:	d908      	bls.n	8000468 <__udivmoddi4+0x148>
 8000456:	eb1c 0303 	adds.w	r3, ip, r3
 800045a:	f100 34ff 	add.w	r4, r0, #4294967295
 800045e:	d202      	bcs.n	8000466 <__udivmoddi4+0x146>
 8000460:	429f      	cmp	r7, r3
 8000462:	f200 80b0 	bhi.w	80005c6 <__udivmoddi4+0x2a6>
 8000466:	4620      	mov	r0, r4
 8000468:	1bdb      	subs	r3, r3, r7
 800046a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800046e:	e7a5      	b.n	80003bc <__udivmoddi4+0x9c>
 8000470:	f1c1 0620 	rsb	r6, r1, #32
 8000474:	408b      	lsls	r3, r1
 8000476:	fa22 f706 	lsr.w	r7, r2, r6
 800047a:	431f      	orrs	r7, r3
 800047c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000480:	fa04 f301 	lsl.w	r3, r4, r1
 8000484:	ea43 030c 	orr.w	r3, r3, ip
 8000488:	40f4      	lsrs	r4, r6
 800048a:	fa00 f801 	lsl.w	r8, r0, r1
 800048e:	0c38      	lsrs	r0, r7, #16
 8000490:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000494:	fbb4 fef0 	udiv	lr, r4, r0
 8000498:	fa1f fc87 	uxth.w	ip, r7
 800049c:	fb00 441e 	mls	r4, r0, lr, r4
 80004a0:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80004a4:	fb0e f90c 	mul.w	r9, lr, ip
 80004a8:	45a1      	cmp	r9, r4
 80004aa:	fa02 f201 	lsl.w	r2, r2, r1
 80004ae:	d90a      	bls.n	80004c6 <__udivmoddi4+0x1a6>
 80004b0:	193c      	adds	r4, r7, r4
 80004b2:	f10e 3aff 	add.w	sl, lr, #4294967295
 80004b6:	f080 8084 	bcs.w	80005c2 <__udivmoddi4+0x2a2>
 80004ba:	45a1      	cmp	r9, r4
 80004bc:	f240 8081 	bls.w	80005c2 <__udivmoddi4+0x2a2>
 80004c0:	f1ae 0e02 	sub.w	lr, lr, #2
 80004c4:	443c      	add	r4, r7
 80004c6:	eba4 0409 	sub.w	r4, r4, r9
 80004ca:	fa1f f983 	uxth.w	r9, r3
 80004ce:	fbb4 f3f0 	udiv	r3, r4, r0
 80004d2:	fb00 4413 	mls	r4, r0, r3, r4
 80004d6:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80004da:	fb03 fc0c 	mul.w	ip, r3, ip
 80004de:	45a4      	cmp	ip, r4
 80004e0:	d907      	bls.n	80004f2 <__udivmoddi4+0x1d2>
 80004e2:	193c      	adds	r4, r7, r4
 80004e4:	f103 30ff 	add.w	r0, r3, #4294967295
 80004e8:	d267      	bcs.n	80005ba <__udivmoddi4+0x29a>
 80004ea:	45a4      	cmp	ip, r4
 80004ec:	d965      	bls.n	80005ba <__udivmoddi4+0x29a>
 80004ee:	3b02      	subs	r3, #2
 80004f0:	443c      	add	r4, r7
 80004f2:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80004f6:	fba0 9302 	umull	r9, r3, r0, r2
 80004fa:	eba4 040c 	sub.w	r4, r4, ip
 80004fe:	429c      	cmp	r4, r3
 8000500:	46ce      	mov	lr, r9
 8000502:	469c      	mov	ip, r3
 8000504:	d351      	bcc.n	80005aa <__udivmoddi4+0x28a>
 8000506:	d04e      	beq.n	80005a6 <__udivmoddi4+0x286>
 8000508:	b155      	cbz	r5, 8000520 <__udivmoddi4+0x200>
 800050a:	ebb8 030e 	subs.w	r3, r8, lr
 800050e:	eb64 040c 	sbc.w	r4, r4, ip
 8000512:	fa04 f606 	lsl.w	r6, r4, r6
 8000516:	40cb      	lsrs	r3, r1
 8000518:	431e      	orrs	r6, r3
 800051a:	40cc      	lsrs	r4, r1
 800051c:	e9c5 6400 	strd	r6, r4, [r5]
 8000520:	2100      	movs	r1, #0
 8000522:	e750      	b.n	80003c6 <__udivmoddi4+0xa6>
 8000524:	f1c2 0320 	rsb	r3, r2, #32
 8000528:	fa20 f103 	lsr.w	r1, r0, r3
 800052c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000530:	fa24 f303 	lsr.w	r3, r4, r3
 8000534:	4094      	lsls	r4, r2
 8000536:	430c      	orrs	r4, r1
 8000538:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800053c:	fa00 fe02 	lsl.w	lr, r0, r2
 8000540:	fa1f f78c 	uxth.w	r7, ip
 8000544:	fbb3 f0f8 	udiv	r0, r3, r8
 8000548:	fb08 3110 	mls	r1, r8, r0, r3
 800054c:	0c23      	lsrs	r3, r4, #16
 800054e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000552:	fb00 f107 	mul.w	r1, r0, r7
 8000556:	4299      	cmp	r1, r3
 8000558:	d908      	bls.n	800056c <__udivmoddi4+0x24c>
 800055a:	eb1c 0303 	adds.w	r3, ip, r3
 800055e:	f100 36ff 	add.w	r6, r0, #4294967295
 8000562:	d22c      	bcs.n	80005be <__udivmoddi4+0x29e>
 8000564:	4299      	cmp	r1, r3
 8000566:	d92a      	bls.n	80005be <__udivmoddi4+0x29e>
 8000568:	3802      	subs	r0, #2
 800056a:	4463      	add	r3, ip
 800056c:	1a5b      	subs	r3, r3, r1
 800056e:	b2a4      	uxth	r4, r4
 8000570:	fbb3 f1f8 	udiv	r1, r3, r8
 8000574:	fb08 3311 	mls	r3, r8, r1, r3
 8000578:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800057c:	fb01 f307 	mul.w	r3, r1, r7
 8000580:	42a3      	cmp	r3, r4
 8000582:	d908      	bls.n	8000596 <__udivmoddi4+0x276>
 8000584:	eb1c 0404 	adds.w	r4, ip, r4
 8000588:	f101 36ff 	add.w	r6, r1, #4294967295
 800058c:	d213      	bcs.n	80005b6 <__udivmoddi4+0x296>
 800058e:	42a3      	cmp	r3, r4
 8000590:	d911      	bls.n	80005b6 <__udivmoddi4+0x296>
 8000592:	3902      	subs	r1, #2
 8000594:	4464      	add	r4, ip
 8000596:	1ae4      	subs	r4, r4, r3
 8000598:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800059c:	e739      	b.n	8000412 <__udivmoddi4+0xf2>
 800059e:	4604      	mov	r4, r0
 80005a0:	e6f0      	b.n	8000384 <__udivmoddi4+0x64>
 80005a2:	4608      	mov	r0, r1
 80005a4:	e706      	b.n	80003b4 <__udivmoddi4+0x94>
 80005a6:	45c8      	cmp	r8, r9
 80005a8:	d2ae      	bcs.n	8000508 <__udivmoddi4+0x1e8>
 80005aa:	ebb9 0e02 	subs.w	lr, r9, r2
 80005ae:	eb63 0c07 	sbc.w	ip, r3, r7
 80005b2:	3801      	subs	r0, #1
 80005b4:	e7a8      	b.n	8000508 <__udivmoddi4+0x1e8>
 80005b6:	4631      	mov	r1, r6
 80005b8:	e7ed      	b.n	8000596 <__udivmoddi4+0x276>
 80005ba:	4603      	mov	r3, r0
 80005bc:	e799      	b.n	80004f2 <__udivmoddi4+0x1d2>
 80005be:	4630      	mov	r0, r6
 80005c0:	e7d4      	b.n	800056c <__udivmoddi4+0x24c>
 80005c2:	46d6      	mov	lr, sl
 80005c4:	e77f      	b.n	80004c6 <__udivmoddi4+0x1a6>
 80005c6:	4463      	add	r3, ip
 80005c8:	3802      	subs	r0, #2
 80005ca:	e74d      	b.n	8000468 <__udivmoddi4+0x148>
 80005cc:	4606      	mov	r6, r0
 80005ce:	4623      	mov	r3, r4
 80005d0:	4608      	mov	r0, r1
 80005d2:	e70f      	b.n	80003f4 <__udivmoddi4+0xd4>
 80005d4:	3e02      	subs	r6, #2
 80005d6:	4463      	add	r3, ip
 80005d8:	e730      	b.n	800043c <__udivmoddi4+0x11c>
 80005da:	bf00      	nop

080005dc <__aeabi_idiv0>:
 80005dc:	4770      	bx	lr
 80005de:	bf00      	nop

080005e0 <__io_putchar>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int __io_putchar(int ch)
{
 80005e0:	b580      	push	{r7, lr}
 80005e2:	b082      	sub	sp, #8
 80005e4:	af00      	add	r7, sp, #0
 80005e6:	6078      	str	r0, [r7, #4]
  if (ch == '\n') {
 80005e8:	687b      	ldr	r3, [r7, #4]
 80005ea:	2b0a      	cmp	r3, #10
 80005ec:	d102      	bne.n	80005f4 <__io_putchar+0x14>
    __io_putchar('\r');
 80005ee:	200d      	movs	r0, #13
 80005f0:	f7ff fff6 	bl	80005e0 <__io_putchar>
  }
  HAL_UART_Transmit(&huart3, (uint8_t*)&ch, 1, HAL_MAX_DELAY);
 80005f4:	1d39      	adds	r1, r7, #4
 80005f6:	f04f 33ff 	mov.w	r3, #4294967295
 80005fa:	2201      	movs	r2, #1
 80005fc:	4803      	ldr	r0, [pc, #12]	@ (800060c <__io_putchar+0x2c>)
 80005fe:	f003 f943 	bl	8003888 <HAL_UART_Transmit>
  return 1;
 8000602:	2301      	movs	r3, #1
}
 8000604:	4618      	mov	r0, r3
 8000606:	3708      	adds	r7, #8
 8000608:	46bd      	mov	sp, r7
 800060a:	bd80      	pop	{r7, pc}
 800060c:	20000298 	.word	0x20000298

08000610 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000610:	b580      	push	{r7, lr}
 8000612:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */

  /* USER CODE END 1 */

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 8000614:	f000 f984 	bl	8000920 <MPU_Config>

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000618:	f000 fbe7 	bl	8000dea <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800061c:	f000 f822 	bl	8000664 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000620:	f000 f928 	bl	8000874 <MX_GPIO_Init>
  MX_DMA_Init();
 8000624:	f000 f908 	bl	8000838 <MX_DMA_Init>
  MX_USART3_UART_Init();
 8000628:	f000 f8d6 	bl	80007d8 <MX_USART3_UART_Init>
  MX_ADC1_Init();
 800062c:	f000 f882 	bl	8000734 <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */
  HAL_ADC_Start(&hadc1);
 8000630:	4809      	ldr	r0, [pc, #36]	@ (8000658 <main+0x48>)
 8000632:	f000 fc9f 	bl	8000f74 <HAL_ADC_Start>
  volatile static uint16_t value[1];
  HAL_ADC_Start_DMA(&hadc1, (uint32_t*)value, 2);
 8000636:	2202      	movs	r2, #2
 8000638:	4908      	ldr	r1, [pc, #32]	@ (800065c <main+0x4c>)
 800063a:	4807      	ldr	r0, [pc, #28]	@ (8000658 <main+0x48>)
 800063c:	f000 fd68 	bl	8001110 <HAL_ADC_Start_DMA>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	    printf("value=%u\n", value[0]);
 8000640:	4b06      	ldr	r3, [pc, #24]	@ (800065c <main+0x4c>)
 8000642:	881b      	ldrh	r3, [r3, #0]
 8000644:	b29b      	uxth	r3, r3
 8000646:	4619      	mov	r1, r3
 8000648:	4805      	ldr	r0, [pc, #20]	@ (8000660 <main+0x50>)
 800064a:	f004 fb1f 	bl	8004c8c <iprintf>
	    HAL_Delay(250);
 800064e:	20fa      	movs	r0, #250	@ 0xfa
 8000650:	f000 fc28 	bl	8000ea4 <HAL_Delay>
	    printf("value=%u\n", value[0]);
 8000654:	bf00      	nop
 8000656:	e7f3      	b.n	8000640 <main+0x30>
 8000658:	200001f0 	.word	0x200001f0
 800065c:	20000320 	.word	0x20000320
 8000660:	08006ab8 	.word	0x08006ab8

08000664 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000664:	b580      	push	{r7, lr}
 8000666:	b094      	sub	sp, #80	@ 0x50
 8000668:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800066a:	f107 031c 	add.w	r3, r7, #28
 800066e:	2234      	movs	r2, #52	@ 0x34
 8000670:	2100      	movs	r1, #0
 8000672:	4618      	mov	r0, r3
 8000674:	f004 fb5f 	bl	8004d36 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000678:	f107 0308 	add.w	r3, r7, #8
 800067c:	2200      	movs	r2, #0
 800067e:	601a      	str	r2, [r3, #0]
 8000680:	605a      	str	r2, [r3, #4]
 8000682:	609a      	str	r2, [r3, #8]
 8000684:	60da      	str	r2, [r3, #12]
 8000686:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000688:	4b28      	ldr	r3, [pc, #160]	@ (800072c <SystemClock_Config+0xc8>)
 800068a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800068c:	4a27      	ldr	r2, [pc, #156]	@ (800072c <SystemClock_Config+0xc8>)
 800068e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000692:	6413      	str	r3, [r2, #64]	@ 0x40
 8000694:	4b25      	ldr	r3, [pc, #148]	@ (800072c <SystemClock_Config+0xc8>)
 8000696:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000698:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800069c:	607b      	str	r3, [r7, #4]
 800069e:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80006a0:	4b23      	ldr	r3, [pc, #140]	@ (8000730 <SystemClock_Config+0xcc>)
 80006a2:	681b      	ldr	r3, [r3, #0]
 80006a4:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80006a8:	4a21      	ldr	r2, [pc, #132]	@ (8000730 <SystemClock_Config+0xcc>)
 80006aa:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80006ae:	6013      	str	r3, [r2, #0]
 80006b0:	4b1f      	ldr	r3, [pc, #124]	@ (8000730 <SystemClock_Config+0xcc>)
 80006b2:	681b      	ldr	r3, [r3, #0]
 80006b4:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80006b8:	603b      	str	r3, [r7, #0]
 80006ba:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80006bc:	2302      	movs	r3, #2
 80006be:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80006c0:	2301      	movs	r3, #1
 80006c2:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80006c4:	2310      	movs	r3, #16
 80006c6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80006c8:	2302      	movs	r3, #2
 80006ca:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80006cc:	2300      	movs	r3, #0
 80006ce:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 8;
 80006d0:	2308      	movs	r3, #8
 80006d2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 160;
 80006d4:	23a0      	movs	r3, #160	@ 0xa0
 80006d6:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80006d8:	2302      	movs	r3, #2
 80006da:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 80006dc:	2302      	movs	r3, #2
 80006de:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 80006e0:	2302      	movs	r3, #2
 80006e2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006e4:	f107 031c 	add.w	r3, r7, #28
 80006e8:	4618      	mov	r0, r3
 80006ea:	f001 ffc3 	bl	8002674 <HAL_RCC_OscConfig>
 80006ee:	4603      	mov	r3, r0
 80006f0:	2b00      	cmp	r3, #0
 80006f2:	d001      	beq.n	80006f8 <SystemClock_Config+0x94>
  {
    Error_Handler();
 80006f4:	f000 f940 	bl	8000978 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80006f8:	230f      	movs	r3, #15
 80006fa:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80006fc:	2302      	movs	r3, #2
 80006fe:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV2;
 8000700:	2380      	movs	r3, #128	@ 0x80
 8000702:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000704:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000708:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800070a:	2300      	movs	r3, #0
 800070c:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800070e:	f107 0308 	add.w	r3, r7, #8
 8000712:	2102      	movs	r1, #2
 8000714:	4618      	mov	r0, r3
 8000716:	f002 fa5b 	bl	8002bd0 <HAL_RCC_ClockConfig>
 800071a:	4603      	mov	r3, r0
 800071c:	2b00      	cmp	r3, #0
 800071e:	d001      	beq.n	8000724 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8000720:	f000 f92a 	bl	8000978 <Error_Handler>
  }
}
 8000724:	bf00      	nop
 8000726:	3750      	adds	r7, #80	@ 0x50
 8000728:	46bd      	mov	sp, r7
 800072a:	bd80      	pop	{r7, pc}
 800072c:	40023800 	.word	0x40023800
 8000730:	40007000 	.word	0x40007000

08000734 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000734:	b580      	push	{r7, lr}
 8000736:	b084      	sub	sp, #16
 8000738:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800073a:	463b      	mov	r3, r7
 800073c:	2200      	movs	r2, #0
 800073e:	601a      	str	r2, [r3, #0]
 8000740:	605a      	str	r2, [r3, #4]
 8000742:	609a      	str	r2, [r3, #8]
 8000744:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8000746:	4b21      	ldr	r3, [pc, #132]	@ (80007cc <MX_ADC1_Init+0x98>)
 8000748:	4a21      	ldr	r2, [pc, #132]	@ (80007d0 <MX_ADC1_Init+0x9c>)
 800074a:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 800074c:	4b1f      	ldr	r3, [pc, #124]	@ (80007cc <MX_ADC1_Init+0x98>)
 800074e:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8000752:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000754:	4b1d      	ldr	r3, [pc, #116]	@ (80007cc <MX_ADC1_Init+0x98>)
 8000756:	2200      	movs	r2, #0
 8000758:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 800075a:	4b1c      	ldr	r3, [pc, #112]	@ (80007cc <MX_ADC1_Init+0x98>)
 800075c:	2201      	movs	r2, #1
 800075e:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000760:	4b1a      	ldr	r3, [pc, #104]	@ (80007cc <MX_ADC1_Init+0x98>)
 8000762:	2200      	movs	r2, #0
 8000764:	619a      	str	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000766:	4b19      	ldr	r3, [pc, #100]	@ (80007cc <MX_ADC1_Init+0x98>)
 8000768:	2200      	movs	r2, #0
 800076a:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800076e:	4b17      	ldr	r3, [pc, #92]	@ (80007cc <MX_ADC1_Init+0x98>)
 8000770:	2200      	movs	r2, #0
 8000772:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000774:	4b15      	ldr	r3, [pc, #84]	@ (80007cc <MX_ADC1_Init+0x98>)
 8000776:	4a17      	ldr	r2, [pc, #92]	@ (80007d4 <MX_ADC1_Init+0xa0>)
 8000778:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800077a:	4b14      	ldr	r3, [pc, #80]	@ (80007cc <MX_ADC1_Init+0x98>)
 800077c:	2200      	movs	r2, #0
 800077e:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8000780:	4b12      	ldr	r3, [pc, #72]	@ (80007cc <MX_ADC1_Init+0x98>)
 8000782:	2201      	movs	r2, #1
 8000784:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8000786:	4b11      	ldr	r3, [pc, #68]	@ (80007cc <MX_ADC1_Init+0x98>)
 8000788:	2201      	movs	r2, #1
 800078a:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800078e:	4b0f      	ldr	r3, [pc, #60]	@ (80007cc <MX_ADC1_Init+0x98>)
 8000790:	2201      	movs	r2, #1
 8000792:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000794:	480d      	ldr	r0, [pc, #52]	@ (80007cc <MX_ADC1_Init+0x98>)
 8000796:	f000 fba9 	bl	8000eec <HAL_ADC_Init>
 800079a:	4603      	mov	r3, r0
 800079c:	2b00      	cmp	r3, #0
 800079e:	d001      	beq.n	80007a4 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 80007a0:	f000 f8ea 	bl	8000978 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_10;
 80007a4:	230a      	movs	r3, #10
 80007a6:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80007a8:	2301      	movs	r3, #1
 80007aa:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;
 80007ac:	2307      	movs	r3, #7
 80007ae:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80007b0:	463b      	mov	r3, r7
 80007b2:	4619      	mov	r1, r3
 80007b4:	4805      	ldr	r0, [pc, #20]	@ (80007cc <MX_ADC1_Init+0x98>)
 80007b6:	f000 fdc3 	bl	8001340 <HAL_ADC_ConfigChannel>
 80007ba:	4603      	mov	r3, r0
 80007bc:	2b00      	cmp	r3, #0
 80007be:	d001      	beq.n	80007c4 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 80007c0:	f000 f8da 	bl	8000978 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80007c4:	bf00      	nop
 80007c6:	3710      	adds	r7, #16
 80007c8:	46bd      	mov	sp, r7
 80007ca:	bd80      	pop	{r7, pc}
 80007cc:	200001f0 	.word	0x200001f0
 80007d0:	40012000 	.word	0x40012000
 80007d4:	0f000001 	.word	0x0f000001

080007d8 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 80007d8:	b580      	push	{r7, lr}
 80007da:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80007dc:	4b14      	ldr	r3, [pc, #80]	@ (8000830 <MX_USART3_UART_Init+0x58>)
 80007de:	4a15      	ldr	r2, [pc, #84]	@ (8000834 <MX_USART3_UART_Init+0x5c>)
 80007e0:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80007e2:	4b13      	ldr	r3, [pc, #76]	@ (8000830 <MX_USART3_UART_Init+0x58>)
 80007e4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80007e8:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80007ea:	4b11      	ldr	r3, [pc, #68]	@ (8000830 <MX_USART3_UART_Init+0x58>)
 80007ec:	2200      	movs	r2, #0
 80007ee:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80007f0:	4b0f      	ldr	r3, [pc, #60]	@ (8000830 <MX_USART3_UART_Init+0x58>)
 80007f2:	2200      	movs	r2, #0
 80007f4:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80007f6:	4b0e      	ldr	r3, [pc, #56]	@ (8000830 <MX_USART3_UART_Init+0x58>)
 80007f8:	2200      	movs	r2, #0
 80007fa:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80007fc:	4b0c      	ldr	r3, [pc, #48]	@ (8000830 <MX_USART3_UART_Init+0x58>)
 80007fe:	220c      	movs	r2, #12
 8000800:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000802:	4b0b      	ldr	r3, [pc, #44]	@ (8000830 <MX_USART3_UART_Init+0x58>)
 8000804:	2200      	movs	r2, #0
 8000806:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000808:	4b09      	ldr	r3, [pc, #36]	@ (8000830 <MX_USART3_UART_Init+0x58>)
 800080a:	2200      	movs	r2, #0
 800080c:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800080e:	4b08      	ldr	r3, [pc, #32]	@ (8000830 <MX_USART3_UART_Init+0x58>)
 8000810:	2200      	movs	r2, #0
 8000812:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000814:	4b06      	ldr	r3, [pc, #24]	@ (8000830 <MX_USART3_UART_Init+0x58>)
 8000816:	2200      	movs	r2, #0
 8000818:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800081a:	4805      	ldr	r0, [pc, #20]	@ (8000830 <MX_USART3_UART_Init+0x58>)
 800081c:	f002 ffe6 	bl	80037ec <HAL_UART_Init>
 8000820:	4603      	mov	r3, r0
 8000822:	2b00      	cmp	r3, #0
 8000824:	d001      	beq.n	800082a <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 8000826:	f000 f8a7 	bl	8000978 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 800082a:	bf00      	nop
 800082c:	bd80      	pop	{r7, pc}
 800082e:	bf00      	nop
 8000830:	20000298 	.word	0x20000298
 8000834:	40004800 	.word	0x40004800

08000838 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000838:	b580      	push	{r7, lr}
 800083a:	b082      	sub	sp, #8
 800083c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 800083e:	4b0c      	ldr	r3, [pc, #48]	@ (8000870 <MX_DMA_Init+0x38>)
 8000840:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000842:	4a0b      	ldr	r2, [pc, #44]	@ (8000870 <MX_DMA_Init+0x38>)
 8000844:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000848:	6313      	str	r3, [r2, #48]	@ 0x30
 800084a:	4b09      	ldr	r3, [pc, #36]	@ (8000870 <MX_DMA_Init+0x38>)
 800084c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800084e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8000852:	607b      	str	r3, [r7, #4]
 8000854:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 2, 0);
 8000856:	2200      	movs	r2, #0
 8000858:	2102      	movs	r1, #2
 800085a:	2038      	movs	r0, #56	@ 0x38
 800085c:	f001 f91d 	bl	8001a9a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8000860:	2038      	movs	r0, #56	@ 0x38
 8000862:	f001 f936 	bl	8001ad2 <HAL_NVIC_EnableIRQ>

}
 8000866:	bf00      	nop
 8000868:	3708      	adds	r7, #8
 800086a:	46bd      	mov	sp, r7
 800086c:	bd80      	pop	{r7, pc}
 800086e:	bf00      	nop
 8000870:	40023800 	.word	0x40023800

08000874 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000874:	b580      	push	{r7, lr}
 8000876:	b08a      	sub	sp, #40	@ 0x28
 8000878:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800087a:	f107 0314 	add.w	r3, r7, #20
 800087e:	2200      	movs	r2, #0
 8000880:	601a      	str	r2, [r3, #0]
 8000882:	605a      	str	r2, [r3, #4]
 8000884:	609a      	str	r2, [r3, #8]
 8000886:	60da      	str	r2, [r3, #12]
 8000888:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800088a:	4b23      	ldr	r3, [pc, #140]	@ (8000918 <MX_GPIO_Init+0xa4>)
 800088c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800088e:	4a22      	ldr	r2, [pc, #136]	@ (8000918 <MX_GPIO_Init+0xa4>)
 8000890:	f043 0304 	orr.w	r3, r3, #4
 8000894:	6313      	str	r3, [r2, #48]	@ 0x30
 8000896:	4b20      	ldr	r3, [pc, #128]	@ (8000918 <MX_GPIO_Init+0xa4>)
 8000898:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800089a:	f003 0304 	and.w	r3, r3, #4
 800089e:	613b      	str	r3, [r7, #16]
 80008a0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80008a2:	4b1d      	ldr	r3, [pc, #116]	@ (8000918 <MX_GPIO_Init+0xa4>)
 80008a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008a6:	4a1c      	ldr	r2, [pc, #112]	@ (8000918 <MX_GPIO_Init+0xa4>)
 80008a8:	f043 0308 	orr.w	r3, r3, #8
 80008ac:	6313      	str	r3, [r2, #48]	@ 0x30
 80008ae:	4b1a      	ldr	r3, [pc, #104]	@ (8000918 <MX_GPIO_Init+0xa4>)
 80008b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008b2:	f003 0308 	and.w	r3, r3, #8
 80008b6:	60fb      	str	r3, [r7, #12]
 80008b8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80008ba:	4b17      	ldr	r3, [pc, #92]	@ (8000918 <MX_GPIO_Init+0xa4>)
 80008bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008be:	4a16      	ldr	r2, [pc, #88]	@ (8000918 <MX_GPIO_Init+0xa4>)
 80008c0:	f043 0301 	orr.w	r3, r3, #1
 80008c4:	6313      	str	r3, [r2, #48]	@ 0x30
 80008c6:	4b14      	ldr	r3, [pc, #80]	@ (8000918 <MX_GPIO_Init+0xa4>)
 80008c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008ca:	f003 0301 	and.w	r3, r3, #1
 80008ce:	60bb      	str	r3, [r7, #8]
 80008d0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80008d2:	4b11      	ldr	r3, [pc, #68]	@ (8000918 <MX_GPIO_Init+0xa4>)
 80008d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008d6:	4a10      	ldr	r2, [pc, #64]	@ (8000918 <MX_GPIO_Init+0xa4>)
 80008d8:	f043 0302 	orr.w	r3, r3, #2
 80008dc:	6313      	str	r3, [r2, #48]	@ 0x30
 80008de:	4b0e      	ldr	r3, [pc, #56]	@ (8000918 <MX_GPIO_Init+0xa4>)
 80008e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008e2:	f003 0302 	and.w	r3, r3, #2
 80008e6:	607b      	str	r3, [r7, #4]
 80008e8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80008ea:	2200      	movs	r2, #0
 80008ec:	2180      	movs	r1, #128	@ 0x80
 80008ee:	480b      	ldr	r0, [pc, #44]	@ (800091c <MX_GPIO_Init+0xa8>)
 80008f0:	f001 fea6 	bl	8002640 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80008f4:	2380      	movs	r3, #128	@ 0x80
 80008f6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008f8:	2301      	movs	r3, #1
 80008fa:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008fc:	2300      	movs	r3, #0
 80008fe:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000900:	2300      	movs	r3, #0
 8000902:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000904:	f107 0314 	add.w	r3, r7, #20
 8000908:	4619      	mov	r1, r3
 800090a:	4804      	ldr	r0, [pc, #16]	@ (800091c <MX_GPIO_Init+0xa8>)
 800090c:	f001 fcec 	bl	80022e8 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000910:	bf00      	nop
 8000912:	3728      	adds	r7, #40	@ 0x28
 8000914:	46bd      	mov	sp, r7
 8000916:	bd80      	pop	{r7, pc}
 8000918:	40023800 	.word	0x40023800
 800091c:	40020400 	.word	0x40020400

08000920 <MPU_Config>:
/* USER CODE END 4 */

 /* MPU Configuration */

void MPU_Config(void)
{
 8000920:	b580      	push	{r7, lr}
 8000922:	b084      	sub	sp, #16
 8000924:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 8000926:	463b      	mov	r3, r7
 8000928:	2200      	movs	r2, #0
 800092a:	601a      	str	r2, [r3, #0]
 800092c:	605a      	str	r2, [r3, #4]
 800092e:	609a      	str	r2, [r3, #8]
 8000930:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 8000932:	f001 f8e9 	bl	8001b08 <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 8000936:	2301      	movs	r3, #1
 8000938:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 800093a:	2300      	movs	r3, #0
 800093c:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x0;
 800093e:	2300      	movs	r3, #0
 8000940:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 8000942:	231f      	movs	r3, #31
 8000944:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x87;
 8000946:	2387      	movs	r3, #135	@ 0x87
 8000948:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 800094a:	2300      	movs	r3, #0
 800094c:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 800094e:	2300      	movs	r3, #0
 8000950:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 8000952:	2301      	movs	r3, #1
 8000954:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 8000956:	2301      	movs	r3, #1
 8000958:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 800095a:	2300      	movs	r3, #0
 800095c:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 800095e:	2300      	movs	r3, #0
 8000960:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8000962:	463b      	mov	r3, r7
 8000964:	4618      	mov	r0, r3
 8000966:	f001 f907 	bl	8001b78 <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 800096a:	2004      	movs	r0, #4
 800096c:	f001 f8e4 	bl	8001b38 <HAL_MPU_Enable>

}
 8000970:	bf00      	nop
 8000972:	3710      	adds	r7, #16
 8000974:	46bd      	mov	sp, r7
 8000976:	bd80      	pop	{r7, pc}

08000978 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000978:	b480      	push	{r7}
 800097a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800097c:	b672      	cpsid	i
}
 800097e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000980:	bf00      	nop
 8000982:	e7fd      	b.n	8000980 <Error_Handler+0x8>

08000984 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000984:	b480      	push	{r7}
 8000986:	b083      	sub	sp, #12
 8000988:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 800098a:	4b0f      	ldr	r3, [pc, #60]	@ (80009c8 <HAL_MspInit+0x44>)
 800098c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800098e:	4a0e      	ldr	r2, [pc, #56]	@ (80009c8 <HAL_MspInit+0x44>)
 8000990:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000994:	6413      	str	r3, [r2, #64]	@ 0x40
 8000996:	4b0c      	ldr	r3, [pc, #48]	@ (80009c8 <HAL_MspInit+0x44>)
 8000998:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800099a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800099e:	607b      	str	r3, [r7, #4]
 80009a0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80009a2:	4b09      	ldr	r3, [pc, #36]	@ (80009c8 <HAL_MspInit+0x44>)
 80009a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80009a6:	4a08      	ldr	r2, [pc, #32]	@ (80009c8 <HAL_MspInit+0x44>)
 80009a8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80009ac:	6453      	str	r3, [r2, #68]	@ 0x44
 80009ae:	4b06      	ldr	r3, [pc, #24]	@ (80009c8 <HAL_MspInit+0x44>)
 80009b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80009b2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80009b6:	603b      	str	r3, [r7, #0]
 80009b8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80009ba:	bf00      	nop
 80009bc:	370c      	adds	r7, #12
 80009be:	46bd      	mov	sp, r7
 80009c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009c4:	4770      	bx	lr
 80009c6:	bf00      	nop
 80009c8:	40023800 	.word	0x40023800

080009cc <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80009cc:	b580      	push	{r7, lr}
 80009ce:	b08a      	sub	sp, #40	@ 0x28
 80009d0:	af00      	add	r7, sp, #0
 80009d2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80009d4:	f107 0314 	add.w	r3, r7, #20
 80009d8:	2200      	movs	r2, #0
 80009da:	601a      	str	r2, [r3, #0]
 80009dc:	605a      	str	r2, [r3, #4]
 80009de:	609a      	str	r2, [r3, #8]
 80009e0:	60da      	str	r2, [r3, #12]
 80009e2:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 80009e4:	687b      	ldr	r3, [r7, #4]
 80009e6:	681b      	ldr	r3, [r3, #0]
 80009e8:	4a2d      	ldr	r2, [pc, #180]	@ (8000aa0 <HAL_ADC_MspInit+0xd4>)
 80009ea:	4293      	cmp	r3, r2
 80009ec:	d153      	bne.n	8000a96 <HAL_ADC_MspInit+0xca>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80009ee:	4b2d      	ldr	r3, [pc, #180]	@ (8000aa4 <HAL_ADC_MspInit+0xd8>)
 80009f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80009f2:	4a2c      	ldr	r2, [pc, #176]	@ (8000aa4 <HAL_ADC_MspInit+0xd8>)
 80009f4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80009f8:	6453      	str	r3, [r2, #68]	@ 0x44
 80009fa:	4b2a      	ldr	r3, [pc, #168]	@ (8000aa4 <HAL_ADC_MspInit+0xd8>)
 80009fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80009fe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000a02:	613b      	str	r3, [r7, #16]
 8000a04:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000a06:	4b27      	ldr	r3, [pc, #156]	@ (8000aa4 <HAL_ADC_MspInit+0xd8>)
 8000a08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a0a:	4a26      	ldr	r2, [pc, #152]	@ (8000aa4 <HAL_ADC_MspInit+0xd8>)
 8000a0c:	f043 0304 	orr.w	r3, r3, #4
 8000a10:	6313      	str	r3, [r2, #48]	@ 0x30
 8000a12:	4b24      	ldr	r3, [pc, #144]	@ (8000aa4 <HAL_ADC_MspInit+0xd8>)
 8000a14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a16:	f003 0304 	and.w	r3, r3, #4
 8000a1a:	60fb      	str	r3, [r7, #12]
 8000a1c:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PC0     ------> ADC1_IN10
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000a1e:	2301      	movs	r3, #1
 8000a20:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000a22:	2303      	movs	r3, #3
 8000a24:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a26:	2300      	movs	r3, #0
 8000a28:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000a2a:	f107 0314 	add.w	r3, r7, #20
 8000a2e:	4619      	mov	r1, r3
 8000a30:	481d      	ldr	r0, [pc, #116]	@ (8000aa8 <HAL_ADC_MspInit+0xdc>)
 8000a32:	f001 fc59 	bl	80022e8 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 8000a36:	4b1d      	ldr	r3, [pc, #116]	@ (8000aac <HAL_ADC_MspInit+0xe0>)
 8000a38:	4a1d      	ldr	r2, [pc, #116]	@ (8000ab0 <HAL_ADC_MspInit+0xe4>)
 8000a3a:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8000a3c:	4b1b      	ldr	r3, [pc, #108]	@ (8000aac <HAL_ADC_MspInit+0xe0>)
 8000a3e:	2200      	movs	r2, #0
 8000a40:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000a42:	4b1a      	ldr	r3, [pc, #104]	@ (8000aac <HAL_ADC_MspInit+0xe0>)
 8000a44:	2200      	movs	r2, #0
 8000a46:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8000a48:	4b18      	ldr	r3, [pc, #96]	@ (8000aac <HAL_ADC_MspInit+0xe0>)
 8000a4a:	2200      	movs	r2, #0
 8000a4c:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8000a4e:	4b17      	ldr	r3, [pc, #92]	@ (8000aac <HAL_ADC_MspInit+0xe0>)
 8000a50:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000a54:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000a56:	4b15      	ldr	r3, [pc, #84]	@ (8000aac <HAL_ADC_MspInit+0xe0>)
 8000a58:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8000a5c:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000a5e:	4b13      	ldr	r3, [pc, #76]	@ (8000aac <HAL_ADC_MspInit+0xe0>)
 8000a60:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000a64:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8000a66:	4b11      	ldr	r3, [pc, #68]	@ (8000aac <HAL_ADC_MspInit+0xe0>)
 8000a68:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000a6c:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8000a6e:	4b0f      	ldr	r3, [pc, #60]	@ (8000aac <HAL_ADC_MspInit+0xe0>)
 8000a70:	2200      	movs	r2, #0
 8000a72:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8000a74:	4b0d      	ldr	r3, [pc, #52]	@ (8000aac <HAL_ADC_MspInit+0xe0>)
 8000a76:	2200      	movs	r2, #0
 8000a78:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8000a7a:	480c      	ldr	r0, [pc, #48]	@ (8000aac <HAL_ADC_MspInit+0xe0>)
 8000a7c:	f001 f8bc 	bl	8001bf8 <HAL_DMA_Init>
 8000a80:	4603      	mov	r3, r0
 8000a82:	2b00      	cmp	r3, #0
 8000a84:	d001      	beq.n	8000a8a <HAL_ADC_MspInit+0xbe>
    {
      Error_Handler();
 8000a86:	f7ff ff77 	bl	8000978 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8000a8a:	687b      	ldr	r3, [r7, #4]
 8000a8c:	4a07      	ldr	r2, [pc, #28]	@ (8000aac <HAL_ADC_MspInit+0xe0>)
 8000a8e:	639a      	str	r2, [r3, #56]	@ 0x38
 8000a90:	4a06      	ldr	r2, [pc, #24]	@ (8000aac <HAL_ADC_MspInit+0xe0>)
 8000a92:	687b      	ldr	r3, [r7, #4]
 8000a94:	6393      	str	r3, [r2, #56]	@ 0x38

  /* USER CODE END ADC1_MspInit 1 */

  }

}
 8000a96:	bf00      	nop
 8000a98:	3728      	adds	r7, #40	@ 0x28
 8000a9a:	46bd      	mov	sp, r7
 8000a9c:	bd80      	pop	{r7, pc}
 8000a9e:	bf00      	nop
 8000aa0:	40012000 	.word	0x40012000
 8000aa4:	40023800 	.word	0x40023800
 8000aa8:	40020800 	.word	0x40020800
 8000aac:	20000238 	.word	0x20000238
 8000ab0:	40026410 	.word	0x40026410

08000ab4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000ab4:	b580      	push	{r7, lr}
 8000ab6:	b0ae      	sub	sp, #184	@ 0xb8
 8000ab8:	af00      	add	r7, sp, #0
 8000aba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000abc:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8000ac0:	2200      	movs	r2, #0
 8000ac2:	601a      	str	r2, [r3, #0]
 8000ac4:	605a      	str	r2, [r3, #4]
 8000ac6:	609a      	str	r2, [r3, #8]
 8000ac8:	60da      	str	r2, [r3, #12]
 8000aca:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000acc:	f107 0314 	add.w	r3, r7, #20
 8000ad0:	2290      	movs	r2, #144	@ 0x90
 8000ad2:	2100      	movs	r1, #0
 8000ad4:	4618      	mov	r0, r3
 8000ad6:	f004 f92e 	bl	8004d36 <memset>
  if(huart->Instance==USART3)
 8000ada:	687b      	ldr	r3, [r7, #4]
 8000adc:	681b      	ldr	r3, [r3, #0]
 8000ade:	4a22      	ldr	r2, [pc, #136]	@ (8000b68 <HAL_UART_MspInit+0xb4>)
 8000ae0:	4293      	cmp	r3, r2
 8000ae2:	d13c      	bne.n	8000b5e <HAL_UART_MspInit+0xaa>

  /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8000ae4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000ae8:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8000aea:	2300      	movs	r3, #0
 8000aec:	663b      	str	r3, [r7, #96]	@ 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000aee:	f107 0314 	add.w	r3, r7, #20
 8000af2:	4618      	mov	r0, r3
 8000af4:	f002 fa52 	bl	8002f9c <HAL_RCCEx_PeriphCLKConfig>
 8000af8:	4603      	mov	r3, r0
 8000afa:	2b00      	cmp	r3, #0
 8000afc:	d001      	beq.n	8000b02 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8000afe:	f7ff ff3b 	bl	8000978 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8000b02:	4b1a      	ldr	r3, [pc, #104]	@ (8000b6c <HAL_UART_MspInit+0xb8>)
 8000b04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b06:	4a19      	ldr	r2, [pc, #100]	@ (8000b6c <HAL_UART_MspInit+0xb8>)
 8000b08:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000b0c:	6413      	str	r3, [r2, #64]	@ 0x40
 8000b0e:	4b17      	ldr	r3, [pc, #92]	@ (8000b6c <HAL_UART_MspInit+0xb8>)
 8000b10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b12:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8000b16:	613b      	str	r3, [r7, #16]
 8000b18:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000b1a:	4b14      	ldr	r3, [pc, #80]	@ (8000b6c <HAL_UART_MspInit+0xb8>)
 8000b1c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b1e:	4a13      	ldr	r2, [pc, #76]	@ (8000b6c <HAL_UART_MspInit+0xb8>)
 8000b20:	f043 0308 	orr.w	r3, r3, #8
 8000b24:	6313      	str	r3, [r2, #48]	@ 0x30
 8000b26:	4b11      	ldr	r3, [pc, #68]	@ (8000b6c <HAL_UART_MspInit+0xb8>)
 8000b28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b2a:	f003 0308 	and.w	r3, r3, #8
 8000b2e:	60fb      	str	r3, [r7, #12]
 8000b30:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8000b32:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8000b36:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b3a:	2302      	movs	r3, #2
 8000b3c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b40:	2300      	movs	r3, #0
 8000b42:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000b46:	2303      	movs	r3, #3
 8000b48:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8000b4c:	2307      	movs	r3, #7
 8000b4e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000b52:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8000b56:	4619      	mov	r1, r3
 8000b58:	4805      	ldr	r0, [pc, #20]	@ (8000b70 <HAL_UART_MspInit+0xbc>)
 8000b5a:	f001 fbc5 	bl	80022e8 <HAL_GPIO_Init>

  /* USER CODE END USART3_MspInit 1 */

  }

}
 8000b5e:	bf00      	nop
 8000b60:	37b8      	adds	r7, #184	@ 0xb8
 8000b62:	46bd      	mov	sp, r7
 8000b64:	bd80      	pop	{r7, pc}
 8000b66:	bf00      	nop
 8000b68:	40004800 	.word	0x40004800
 8000b6c:	40023800 	.word	0x40023800
 8000b70:	40020c00 	.word	0x40020c00

08000b74 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000b74:	b480      	push	{r7}
 8000b76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000b78:	bf00      	nop
 8000b7a:	e7fd      	b.n	8000b78 <NMI_Handler+0x4>

08000b7c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000b7c:	b480      	push	{r7}
 8000b7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000b80:	bf00      	nop
 8000b82:	e7fd      	b.n	8000b80 <HardFault_Handler+0x4>

08000b84 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000b84:	b480      	push	{r7}
 8000b86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000b88:	bf00      	nop
 8000b8a:	e7fd      	b.n	8000b88 <MemManage_Handler+0x4>

08000b8c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000b8c:	b480      	push	{r7}
 8000b8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000b90:	bf00      	nop
 8000b92:	e7fd      	b.n	8000b90 <BusFault_Handler+0x4>

08000b94 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000b94:	b480      	push	{r7}
 8000b96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000b98:	bf00      	nop
 8000b9a:	e7fd      	b.n	8000b98 <UsageFault_Handler+0x4>

08000b9c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000b9c:	b480      	push	{r7}
 8000b9e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000ba0:	bf00      	nop
 8000ba2:	46bd      	mov	sp, r7
 8000ba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ba8:	4770      	bx	lr

08000baa <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000baa:	b480      	push	{r7}
 8000bac:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000bae:	bf00      	nop
 8000bb0:	46bd      	mov	sp, r7
 8000bb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bb6:	4770      	bx	lr

08000bb8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000bb8:	b480      	push	{r7}
 8000bba:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000bbc:	bf00      	nop
 8000bbe:	46bd      	mov	sp, r7
 8000bc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bc4:	4770      	bx	lr

08000bc6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000bc6:	b580      	push	{r7, lr}
 8000bc8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000bca:	f000 f94b 	bl	8000e64 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000bce:	bf00      	nop
 8000bd0:	bd80      	pop	{r7, pc}
	...

08000bd4 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8000bd4:	b580      	push	{r7, lr}
 8000bd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8000bd8:	4802      	ldr	r0, [pc, #8]	@ (8000be4 <DMA2_Stream0_IRQHandler+0x10>)
 8000bda:	f001 f91b 	bl	8001e14 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8000bde:	bf00      	nop
 8000be0:	bd80      	pop	{r7, pc}
 8000be2:	bf00      	nop
 8000be4:	20000238 	.word	0x20000238

08000be8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8000be8:	b480      	push	{r7}
 8000bea:	af00      	add	r7, sp, #0
  return 1;
 8000bec:	2301      	movs	r3, #1
}
 8000bee:	4618      	mov	r0, r3
 8000bf0:	46bd      	mov	sp, r7
 8000bf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bf6:	4770      	bx	lr

08000bf8 <_kill>:

int _kill(int pid, int sig)
{
 8000bf8:	b580      	push	{r7, lr}
 8000bfa:	b082      	sub	sp, #8
 8000bfc:	af00      	add	r7, sp, #0
 8000bfe:	6078      	str	r0, [r7, #4]
 8000c00:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8000c02:	f004 f8eb 	bl	8004ddc <__errno>
 8000c06:	4603      	mov	r3, r0
 8000c08:	2216      	movs	r2, #22
 8000c0a:	601a      	str	r2, [r3, #0]
  return -1;
 8000c0c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000c10:	4618      	mov	r0, r3
 8000c12:	3708      	adds	r7, #8
 8000c14:	46bd      	mov	sp, r7
 8000c16:	bd80      	pop	{r7, pc}

08000c18 <_exit>:

void _exit (int status)
{
 8000c18:	b580      	push	{r7, lr}
 8000c1a:	b082      	sub	sp, #8
 8000c1c:	af00      	add	r7, sp, #0
 8000c1e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8000c20:	f04f 31ff 	mov.w	r1, #4294967295
 8000c24:	6878      	ldr	r0, [r7, #4]
 8000c26:	f7ff ffe7 	bl	8000bf8 <_kill>
  while (1) {}    /* Make sure we hang here */
 8000c2a:	bf00      	nop
 8000c2c:	e7fd      	b.n	8000c2a <_exit+0x12>

08000c2e <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000c2e:	b580      	push	{r7, lr}
 8000c30:	b086      	sub	sp, #24
 8000c32:	af00      	add	r7, sp, #0
 8000c34:	60f8      	str	r0, [r7, #12]
 8000c36:	60b9      	str	r1, [r7, #8]
 8000c38:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000c3a:	2300      	movs	r3, #0
 8000c3c:	617b      	str	r3, [r7, #20]
 8000c3e:	e00a      	b.n	8000c56 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000c40:	f3af 8000 	nop.w
 8000c44:	4601      	mov	r1, r0
 8000c46:	68bb      	ldr	r3, [r7, #8]
 8000c48:	1c5a      	adds	r2, r3, #1
 8000c4a:	60ba      	str	r2, [r7, #8]
 8000c4c:	b2ca      	uxtb	r2, r1
 8000c4e:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000c50:	697b      	ldr	r3, [r7, #20]
 8000c52:	3301      	adds	r3, #1
 8000c54:	617b      	str	r3, [r7, #20]
 8000c56:	697a      	ldr	r2, [r7, #20]
 8000c58:	687b      	ldr	r3, [r7, #4]
 8000c5a:	429a      	cmp	r2, r3
 8000c5c:	dbf0      	blt.n	8000c40 <_read+0x12>
  }

  return len;
 8000c5e:	687b      	ldr	r3, [r7, #4]
}
 8000c60:	4618      	mov	r0, r3
 8000c62:	3718      	adds	r7, #24
 8000c64:	46bd      	mov	sp, r7
 8000c66:	bd80      	pop	{r7, pc}

08000c68 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000c68:	b580      	push	{r7, lr}
 8000c6a:	b086      	sub	sp, #24
 8000c6c:	af00      	add	r7, sp, #0
 8000c6e:	60f8      	str	r0, [r7, #12]
 8000c70:	60b9      	str	r1, [r7, #8]
 8000c72:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000c74:	2300      	movs	r3, #0
 8000c76:	617b      	str	r3, [r7, #20]
 8000c78:	e009      	b.n	8000c8e <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000c7a:	68bb      	ldr	r3, [r7, #8]
 8000c7c:	1c5a      	adds	r2, r3, #1
 8000c7e:	60ba      	str	r2, [r7, #8]
 8000c80:	781b      	ldrb	r3, [r3, #0]
 8000c82:	4618      	mov	r0, r3
 8000c84:	f7ff fcac 	bl	80005e0 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000c88:	697b      	ldr	r3, [r7, #20]
 8000c8a:	3301      	adds	r3, #1
 8000c8c:	617b      	str	r3, [r7, #20]
 8000c8e:	697a      	ldr	r2, [r7, #20]
 8000c90:	687b      	ldr	r3, [r7, #4]
 8000c92:	429a      	cmp	r2, r3
 8000c94:	dbf1      	blt.n	8000c7a <_write+0x12>
  }
  return len;
 8000c96:	687b      	ldr	r3, [r7, #4]
}
 8000c98:	4618      	mov	r0, r3
 8000c9a:	3718      	adds	r7, #24
 8000c9c:	46bd      	mov	sp, r7
 8000c9e:	bd80      	pop	{r7, pc}

08000ca0 <_close>:

int _close(int file)
{
 8000ca0:	b480      	push	{r7}
 8000ca2:	b083      	sub	sp, #12
 8000ca4:	af00      	add	r7, sp, #0
 8000ca6:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000ca8:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000cac:	4618      	mov	r0, r3
 8000cae:	370c      	adds	r7, #12
 8000cb0:	46bd      	mov	sp, r7
 8000cb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cb6:	4770      	bx	lr

08000cb8 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000cb8:	b480      	push	{r7}
 8000cba:	b083      	sub	sp, #12
 8000cbc:	af00      	add	r7, sp, #0
 8000cbe:	6078      	str	r0, [r7, #4]
 8000cc0:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000cc2:	683b      	ldr	r3, [r7, #0]
 8000cc4:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000cc8:	605a      	str	r2, [r3, #4]
  return 0;
 8000cca:	2300      	movs	r3, #0
}
 8000ccc:	4618      	mov	r0, r3
 8000cce:	370c      	adds	r7, #12
 8000cd0:	46bd      	mov	sp, r7
 8000cd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cd6:	4770      	bx	lr

08000cd8 <_isatty>:

int _isatty(int file)
{
 8000cd8:	b480      	push	{r7}
 8000cda:	b083      	sub	sp, #12
 8000cdc:	af00      	add	r7, sp, #0
 8000cde:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000ce0:	2301      	movs	r3, #1
}
 8000ce2:	4618      	mov	r0, r3
 8000ce4:	370c      	adds	r7, #12
 8000ce6:	46bd      	mov	sp, r7
 8000ce8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cec:	4770      	bx	lr

08000cee <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000cee:	b480      	push	{r7}
 8000cf0:	b085      	sub	sp, #20
 8000cf2:	af00      	add	r7, sp, #0
 8000cf4:	60f8      	str	r0, [r7, #12]
 8000cf6:	60b9      	str	r1, [r7, #8]
 8000cf8:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000cfa:	2300      	movs	r3, #0
}
 8000cfc:	4618      	mov	r0, r3
 8000cfe:	3714      	adds	r7, #20
 8000d00:	46bd      	mov	sp, r7
 8000d02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d06:	4770      	bx	lr

08000d08 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000d08:	b580      	push	{r7, lr}
 8000d0a:	b086      	sub	sp, #24
 8000d0c:	af00      	add	r7, sp, #0
 8000d0e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000d10:	4a14      	ldr	r2, [pc, #80]	@ (8000d64 <_sbrk+0x5c>)
 8000d12:	4b15      	ldr	r3, [pc, #84]	@ (8000d68 <_sbrk+0x60>)
 8000d14:	1ad3      	subs	r3, r2, r3
 8000d16:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000d18:	697b      	ldr	r3, [r7, #20]
 8000d1a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000d1c:	4b13      	ldr	r3, [pc, #76]	@ (8000d6c <_sbrk+0x64>)
 8000d1e:	681b      	ldr	r3, [r3, #0]
 8000d20:	2b00      	cmp	r3, #0
 8000d22:	d102      	bne.n	8000d2a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000d24:	4b11      	ldr	r3, [pc, #68]	@ (8000d6c <_sbrk+0x64>)
 8000d26:	4a12      	ldr	r2, [pc, #72]	@ (8000d70 <_sbrk+0x68>)
 8000d28:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000d2a:	4b10      	ldr	r3, [pc, #64]	@ (8000d6c <_sbrk+0x64>)
 8000d2c:	681a      	ldr	r2, [r3, #0]
 8000d2e:	687b      	ldr	r3, [r7, #4]
 8000d30:	4413      	add	r3, r2
 8000d32:	693a      	ldr	r2, [r7, #16]
 8000d34:	429a      	cmp	r2, r3
 8000d36:	d207      	bcs.n	8000d48 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000d38:	f004 f850 	bl	8004ddc <__errno>
 8000d3c:	4603      	mov	r3, r0
 8000d3e:	220c      	movs	r2, #12
 8000d40:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000d42:	f04f 33ff 	mov.w	r3, #4294967295
 8000d46:	e009      	b.n	8000d5c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000d48:	4b08      	ldr	r3, [pc, #32]	@ (8000d6c <_sbrk+0x64>)
 8000d4a:	681b      	ldr	r3, [r3, #0]
 8000d4c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000d4e:	4b07      	ldr	r3, [pc, #28]	@ (8000d6c <_sbrk+0x64>)
 8000d50:	681a      	ldr	r2, [r3, #0]
 8000d52:	687b      	ldr	r3, [r7, #4]
 8000d54:	4413      	add	r3, r2
 8000d56:	4a05      	ldr	r2, [pc, #20]	@ (8000d6c <_sbrk+0x64>)
 8000d58:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000d5a:	68fb      	ldr	r3, [r7, #12]
}
 8000d5c:	4618      	mov	r0, r3
 8000d5e:	3718      	adds	r7, #24
 8000d60:	46bd      	mov	sp, r7
 8000d62:	bd80      	pop	{r7, pc}
 8000d64:	20080000 	.word	0x20080000
 8000d68:	00000400 	.word	0x00000400
 8000d6c:	20000324 	.word	0x20000324
 8000d70:	20000478 	.word	0x20000478

08000d74 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000d74:	b480      	push	{r7}
 8000d76:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000d78:	4b06      	ldr	r3, [pc, #24]	@ (8000d94 <SystemInit+0x20>)
 8000d7a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000d7e:	4a05      	ldr	r2, [pc, #20]	@ (8000d94 <SystemInit+0x20>)
 8000d80:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000d84:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000d88:	bf00      	nop
 8000d8a:	46bd      	mov	sp, r7
 8000d8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d90:	4770      	bx	lr
 8000d92:	bf00      	nop
 8000d94:	e000ed00 	.word	0xe000ed00

08000d98 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8000d98:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000dd0 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8000d9c:	f7ff ffea 	bl	8000d74 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000da0:	480c      	ldr	r0, [pc, #48]	@ (8000dd4 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000da2:	490d      	ldr	r1, [pc, #52]	@ (8000dd8 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000da4:	4a0d      	ldr	r2, [pc, #52]	@ (8000ddc <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000da6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000da8:	e002      	b.n	8000db0 <LoopCopyDataInit>

08000daa <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000daa:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000dac:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000dae:	3304      	adds	r3, #4

08000db0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000db0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000db2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000db4:	d3f9      	bcc.n	8000daa <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000db6:	4a0a      	ldr	r2, [pc, #40]	@ (8000de0 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000db8:	4c0a      	ldr	r4, [pc, #40]	@ (8000de4 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000dba:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000dbc:	e001      	b.n	8000dc2 <LoopFillZerobss>

08000dbe <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000dbe:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000dc0:	3204      	adds	r2, #4

08000dc2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000dc2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000dc4:	d3fb      	bcc.n	8000dbe <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8000dc6:	f004 f80f 	bl	8004de8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000dca:	f7ff fc21 	bl	8000610 <main>
  bx  lr    
 8000dce:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000dd0:	20080000 	.word	0x20080000
  ldr r0, =_sdata
 8000dd4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000dd8:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 8000ddc:	08006e68 	.word	0x08006e68
  ldr r2, =_sbss
 8000de0:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 8000de4:	20000478 	.word	0x20000478

08000de8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000de8:	e7fe      	b.n	8000de8 <ADC_IRQHandler>

08000dea <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000dea:	b580      	push	{r7, lr}
 8000dec:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000dee:	2003      	movs	r0, #3
 8000df0:	f000 fe48 	bl	8001a84 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000df4:	200f      	movs	r0, #15
 8000df6:	f000 f805 	bl	8000e04 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000dfa:	f7ff fdc3 	bl	8000984 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000dfe:	2300      	movs	r3, #0
}
 8000e00:	4618      	mov	r0, r3
 8000e02:	bd80      	pop	{r7, pc}

08000e04 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000e04:	b580      	push	{r7, lr}
 8000e06:	b082      	sub	sp, #8
 8000e08:	af00      	add	r7, sp, #0
 8000e0a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000e0c:	4b12      	ldr	r3, [pc, #72]	@ (8000e58 <HAL_InitTick+0x54>)
 8000e0e:	681a      	ldr	r2, [r3, #0]
 8000e10:	4b12      	ldr	r3, [pc, #72]	@ (8000e5c <HAL_InitTick+0x58>)
 8000e12:	781b      	ldrb	r3, [r3, #0]
 8000e14:	4619      	mov	r1, r3
 8000e16:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000e1a:	fbb3 f3f1 	udiv	r3, r3, r1
 8000e1e:	fbb2 f3f3 	udiv	r3, r2, r3
 8000e22:	4618      	mov	r0, r3
 8000e24:	f000 fe63 	bl	8001aee <HAL_SYSTICK_Config>
 8000e28:	4603      	mov	r3, r0
 8000e2a:	2b00      	cmp	r3, #0
 8000e2c:	d001      	beq.n	8000e32 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000e2e:	2301      	movs	r3, #1
 8000e30:	e00e      	b.n	8000e50 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000e32:	687b      	ldr	r3, [r7, #4]
 8000e34:	2b0f      	cmp	r3, #15
 8000e36:	d80a      	bhi.n	8000e4e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000e38:	2200      	movs	r2, #0
 8000e3a:	6879      	ldr	r1, [r7, #4]
 8000e3c:	f04f 30ff 	mov.w	r0, #4294967295
 8000e40:	f000 fe2b 	bl	8001a9a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000e44:	4a06      	ldr	r2, [pc, #24]	@ (8000e60 <HAL_InitTick+0x5c>)
 8000e46:	687b      	ldr	r3, [r7, #4]
 8000e48:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000e4a:	2300      	movs	r3, #0
 8000e4c:	e000      	b.n	8000e50 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000e4e:	2301      	movs	r3, #1
}
 8000e50:	4618      	mov	r0, r3
 8000e52:	3708      	adds	r7, #8
 8000e54:	46bd      	mov	sp, r7
 8000e56:	bd80      	pop	{r7, pc}
 8000e58:	20000000 	.word	0x20000000
 8000e5c:	20000008 	.word	0x20000008
 8000e60:	20000004 	.word	0x20000004

08000e64 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000e64:	b480      	push	{r7}
 8000e66:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000e68:	4b06      	ldr	r3, [pc, #24]	@ (8000e84 <HAL_IncTick+0x20>)
 8000e6a:	781b      	ldrb	r3, [r3, #0]
 8000e6c:	461a      	mov	r2, r3
 8000e6e:	4b06      	ldr	r3, [pc, #24]	@ (8000e88 <HAL_IncTick+0x24>)
 8000e70:	681b      	ldr	r3, [r3, #0]
 8000e72:	4413      	add	r3, r2
 8000e74:	4a04      	ldr	r2, [pc, #16]	@ (8000e88 <HAL_IncTick+0x24>)
 8000e76:	6013      	str	r3, [r2, #0]
}
 8000e78:	bf00      	nop
 8000e7a:	46bd      	mov	sp, r7
 8000e7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e80:	4770      	bx	lr
 8000e82:	bf00      	nop
 8000e84:	20000008 	.word	0x20000008
 8000e88:	20000328 	.word	0x20000328

08000e8c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000e8c:	b480      	push	{r7}
 8000e8e:	af00      	add	r7, sp, #0
  return uwTick;
 8000e90:	4b03      	ldr	r3, [pc, #12]	@ (8000ea0 <HAL_GetTick+0x14>)
 8000e92:	681b      	ldr	r3, [r3, #0]
}
 8000e94:	4618      	mov	r0, r3
 8000e96:	46bd      	mov	sp, r7
 8000e98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e9c:	4770      	bx	lr
 8000e9e:	bf00      	nop
 8000ea0:	20000328 	.word	0x20000328

08000ea4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000ea4:	b580      	push	{r7, lr}
 8000ea6:	b084      	sub	sp, #16
 8000ea8:	af00      	add	r7, sp, #0
 8000eaa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000eac:	f7ff ffee 	bl	8000e8c <HAL_GetTick>
 8000eb0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000eb2:	687b      	ldr	r3, [r7, #4]
 8000eb4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000eb6:	68fb      	ldr	r3, [r7, #12]
 8000eb8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000ebc:	d005      	beq.n	8000eca <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000ebe:	4b0a      	ldr	r3, [pc, #40]	@ (8000ee8 <HAL_Delay+0x44>)
 8000ec0:	781b      	ldrb	r3, [r3, #0]
 8000ec2:	461a      	mov	r2, r3
 8000ec4:	68fb      	ldr	r3, [r7, #12]
 8000ec6:	4413      	add	r3, r2
 8000ec8:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000eca:	bf00      	nop
 8000ecc:	f7ff ffde 	bl	8000e8c <HAL_GetTick>
 8000ed0:	4602      	mov	r2, r0
 8000ed2:	68bb      	ldr	r3, [r7, #8]
 8000ed4:	1ad3      	subs	r3, r2, r3
 8000ed6:	68fa      	ldr	r2, [r7, #12]
 8000ed8:	429a      	cmp	r2, r3
 8000eda:	d8f7      	bhi.n	8000ecc <HAL_Delay+0x28>
  {
  }
}
 8000edc:	bf00      	nop
 8000ede:	bf00      	nop
 8000ee0:	3710      	adds	r7, #16
 8000ee2:	46bd      	mov	sp, r7
 8000ee4:	bd80      	pop	{r7, pc}
 8000ee6:	bf00      	nop
 8000ee8:	20000008 	.word	0x20000008

08000eec <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8000eec:	b580      	push	{r7, lr}
 8000eee:	b084      	sub	sp, #16
 8000ef0:	af00      	add	r7, sp, #0
 8000ef2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000ef4:	2300      	movs	r3, #0
 8000ef6:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8000ef8:	687b      	ldr	r3, [r7, #4]
 8000efa:	2b00      	cmp	r3, #0
 8000efc:	d101      	bne.n	8000f02 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8000efe:	2301      	movs	r3, #1
 8000f00:	e031      	b.n	8000f66 <HAL_ADC_Init+0x7a>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if(hadc->State == HAL_ADC_STATE_RESET)
 8000f02:	687b      	ldr	r3, [r7, #4]
 8000f04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f06:	2b00      	cmp	r3, #0
 8000f08:	d109      	bne.n	8000f1e <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8000f0a:	6878      	ldr	r0, [r7, #4]
 8000f0c:	f7ff fd5e 	bl	80009cc <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8000f10:	687b      	ldr	r3, [r7, #4]
 8000f12:	2200      	movs	r2, #0
 8000f14:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8000f16:	687b      	ldr	r3, [r7, #4]
 8000f18:	2200      	movs	r2, #0
 8000f1a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8000f1e:	687b      	ldr	r3, [r7, #4]
 8000f20:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f22:	f003 0310 	and.w	r3, r3, #16
 8000f26:	2b00      	cmp	r3, #0
 8000f28:	d116      	bne.n	8000f58 <HAL_ADC_Init+0x6c>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000f2a:	687b      	ldr	r3, [r7, #4]
 8000f2c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000f2e:	4b10      	ldr	r3, [pc, #64]	@ (8000f70 <HAL_ADC_Init+0x84>)
 8000f30:	4013      	ands	r3, r2
 8000f32:	f043 0202 	orr.w	r2, r3, #2
 8000f36:	687b      	ldr	r3, [r7, #4]
 8000f38:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8000f3a:	6878      	ldr	r0, [r7, #4]
 8000f3c:	f000 fb56 	bl	80015ec <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8000f40:	687b      	ldr	r3, [r7, #4]
 8000f42:	2200      	movs	r2, #0
 8000f44:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000f46:	687b      	ldr	r3, [r7, #4]
 8000f48:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f4a:	f023 0303 	bic.w	r3, r3, #3
 8000f4e:	f043 0201 	orr.w	r2, r3, #1
 8000f52:	687b      	ldr	r3, [r7, #4]
 8000f54:	641a      	str	r2, [r3, #64]	@ 0x40
 8000f56:	e001      	b.n	8000f5c <HAL_ADC_Init+0x70>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8000f58:	2301      	movs	r3, #1
 8000f5a:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8000f5c:	687b      	ldr	r3, [r7, #4]
 8000f5e:	2200      	movs	r2, #0
 8000f60:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8000f64:	7bfb      	ldrb	r3, [r7, #15]
}
 8000f66:	4618      	mov	r0, r3
 8000f68:	3710      	adds	r7, #16
 8000f6a:	46bd      	mov	sp, r7
 8000f6c:	bd80      	pop	{r7, pc}
 8000f6e:	bf00      	nop
 8000f70:	ffffeefd 	.word	0xffffeefd

08000f74 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8000f74:	b480      	push	{r7}
 8000f76:	b085      	sub	sp, #20
 8000f78:	af00      	add	r7, sp, #0
 8000f7a:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0;
 8000f7c:	2300      	movs	r3, #0
 8000f7e:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8000f80:	687b      	ldr	r3, [r7, #4]
 8000f82:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8000f86:	2b01      	cmp	r3, #1
 8000f88:	d101      	bne.n	8000f8e <HAL_ADC_Start+0x1a>
 8000f8a:	2302      	movs	r3, #2
 8000f8c:	e0ad      	b.n	80010ea <HAL_ADC_Start+0x176>
 8000f8e:	687b      	ldr	r3, [r7, #4]
 8000f90:	2201      	movs	r2, #1
 8000f92:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8000f96:	687b      	ldr	r3, [r7, #4]
 8000f98:	681b      	ldr	r3, [r3, #0]
 8000f9a:	689b      	ldr	r3, [r3, #8]
 8000f9c:	f003 0301 	and.w	r3, r3, #1
 8000fa0:	2b01      	cmp	r3, #1
 8000fa2:	d018      	beq.n	8000fd6 <HAL_ADC_Start+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8000fa4:	687b      	ldr	r3, [r7, #4]
 8000fa6:	681b      	ldr	r3, [r3, #0]
 8000fa8:	689a      	ldr	r2, [r3, #8]
 8000faa:	687b      	ldr	r3, [r7, #4]
 8000fac:	681b      	ldr	r3, [r3, #0]
 8000fae:	f042 0201 	orr.w	r2, r2, #1
 8000fb2:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000));
 8000fb4:	4b50      	ldr	r3, [pc, #320]	@ (80010f8 <HAL_ADC_Start+0x184>)
 8000fb6:	681b      	ldr	r3, [r3, #0]
 8000fb8:	4a50      	ldr	r2, [pc, #320]	@ (80010fc <HAL_ADC_Start+0x188>)
 8000fba:	fba2 2303 	umull	r2, r3, r2, r3
 8000fbe:	0c9a      	lsrs	r2, r3, #18
 8000fc0:	4613      	mov	r3, r2
 8000fc2:	005b      	lsls	r3, r3, #1
 8000fc4:	4413      	add	r3, r2
 8000fc6:	60fb      	str	r3, [r7, #12]
    while(counter != 0)
 8000fc8:	e002      	b.n	8000fd0 <HAL_ADC_Start+0x5c>
    {
      counter--;
 8000fca:	68fb      	ldr	r3, [r7, #12]
 8000fcc:	3b01      	subs	r3, #1
 8000fce:	60fb      	str	r3, [r7, #12]
    while(counter != 0)
 8000fd0:	68fb      	ldr	r3, [r7, #12]
 8000fd2:	2b00      	cmp	r3, #0
 8000fd4:	d1f9      	bne.n	8000fca <HAL_ADC_Start+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8000fd6:	687b      	ldr	r3, [r7, #4]
 8000fd8:	681b      	ldr	r3, [r3, #0]
 8000fda:	689b      	ldr	r3, [r3, #8]
 8000fdc:	f003 0301 	and.w	r3, r3, #1
 8000fe0:	2b01      	cmp	r3, #1
 8000fe2:	d175      	bne.n	80010d0 <HAL_ADC_Start+0x15c>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8000fe4:	687b      	ldr	r3, [r7, #4]
 8000fe6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000fe8:	4b45      	ldr	r3, [pc, #276]	@ (8001100 <HAL_ADC_Start+0x18c>)
 8000fea:	4013      	ands	r3, r2
 8000fec:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8000ff0:	687b      	ldr	r3, [r7, #4]
 8000ff2:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8000ff4:	687b      	ldr	r3, [r7, #4]
 8000ff6:	681b      	ldr	r3, [r3, #0]
 8000ff8:	685b      	ldr	r3, [r3, #4]
 8000ffa:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8000ffe:	2b00      	cmp	r3, #0
 8001000:	d007      	beq.n	8001012 <HAL_ADC_Start+0x9e>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8001002:	687b      	ldr	r3, [r7, #4]
 8001004:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001006:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 800100a:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 800100e:	687b      	ldr	r3, [r7, #4]
 8001010:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001012:	687b      	ldr	r3, [r7, #4]
 8001014:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001016:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800101a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800101e:	d106      	bne.n	800102e <HAL_ADC_Start+0xba>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8001020:	687b      	ldr	r3, [r7, #4]
 8001022:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001024:	f023 0206 	bic.w	r2, r3, #6
 8001028:	687b      	ldr	r3, [r7, #4]
 800102a:	645a      	str	r2, [r3, #68]	@ 0x44
 800102c:	e002      	b.n	8001034 <HAL_ADC_Start+0xc0>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 800102e:	687b      	ldr	r3, [r7, #4]
 8001030:	2200      	movs	r2, #0
 8001032:	645a      	str	r2, [r3, #68]	@ 0x44
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8001034:	687b      	ldr	r3, [r7, #4]
 8001036:	2200      	movs	r2, #0
 8001038:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 800103c:	687b      	ldr	r3, [r7, #4]
 800103e:	681b      	ldr	r3, [r3, #0]
 8001040:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 8001044:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI))
 8001046:	4b2f      	ldr	r3, [pc, #188]	@ (8001104 <HAL_ADC_Start+0x190>)
 8001048:	685b      	ldr	r3, [r3, #4]
 800104a:	f003 031f 	and.w	r3, r3, #31
 800104e:	2b00      	cmp	r3, #0
 8001050:	d10f      	bne.n	8001072 <HAL_ADC_Start+0xfe>
    {
      /* if no external trigger present enable software conversion of regular channels */
      if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8001052:	687b      	ldr	r3, [r7, #4]
 8001054:	681b      	ldr	r3, [r3, #0]
 8001056:	689b      	ldr	r3, [r3, #8]
 8001058:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800105c:	2b00      	cmp	r3, #0
 800105e:	d143      	bne.n	80010e8 <HAL_ADC_Start+0x174>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001060:	687b      	ldr	r3, [r7, #4]
 8001062:	681b      	ldr	r3, [r3, #0]
 8001064:	689a      	ldr	r2, [r3, #8]
 8001066:	687b      	ldr	r3, [r7, #4]
 8001068:	681b      	ldr	r3, [r3, #0]
 800106a:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 800106e:	609a      	str	r2, [r3, #8]
 8001070:	e03a      	b.n	80010e8 <HAL_ADC_Start+0x174>
      }
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8001072:	687b      	ldr	r3, [r7, #4]
 8001074:	681b      	ldr	r3, [r3, #0]
 8001076:	4a24      	ldr	r2, [pc, #144]	@ (8001108 <HAL_ADC_Start+0x194>)
 8001078:	4293      	cmp	r3, r2
 800107a:	d10e      	bne.n	800109a <HAL_ADC_Start+0x126>
 800107c:	687b      	ldr	r3, [r7, #4]
 800107e:	681b      	ldr	r3, [r3, #0]
 8001080:	689b      	ldr	r3, [r3, #8]
 8001082:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8001086:	2b00      	cmp	r3, #0
 8001088:	d107      	bne.n	800109a <HAL_ADC_Start+0x126>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800108a:	687b      	ldr	r3, [r7, #4]
 800108c:	681b      	ldr	r3, [r3, #0]
 800108e:	689a      	ldr	r2, [r3, #8]
 8001090:	687b      	ldr	r3, [r7, #4]
 8001092:	681b      	ldr	r3, [r3, #0]
 8001094:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8001098:	609a      	str	r2, [r3, #8]
      }

      /* if dual mode is selected, ADC3 works independently. */
      /* check if the mode selected is not triple */
      if( HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI_4) )
 800109a:	4b1a      	ldr	r3, [pc, #104]	@ (8001104 <HAL_ADC_Start+0x190>)
 800109c:	685b      	ldr	r3, [r3, #4]
 800109e:	f003 0310 	and.w	r3, r3, #16
 80010a2:	2b00      	cmp	r3, #0
 80010a4:	d120      	bne.n	80010e8 <HAL_ADC_Start+0x174>
      {
        /* if instance of handle correspond to ADC3 and no external trigger present enable software conversion of regular channels */
        if((hadc->Instance == ADC3) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80010a6:	687b      	ldr	r3, [r7, #4]
 80010a8:	681b      	ldr	r3, [r3, #0]
 80010aa:	4a18      	ldr	r2, [pc, #96]	@ (800110c <HAL_ADC_Start+0x198>)
 80010ac:	4293      	cmp	r3, r2
 80010ae:	d11b      	bne.n	80010e8 <HAL_ADC_Start+0x174>
 80010b0:	687b      	ldr	r3, [r7, #4]
 80010b2:	681b      	ldr	r3, [r3, #0]
 80010b4:	689b      	ldr	r3, [r3, #8]
 80010b6:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80010ba:	2b00      	cmp	r3, #0
 80010bc:	d114      	bne.n	80010e8 <HAL_ADC_Start+0x174>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80010be:	687b      	ldr	r3, [r7, #4]
 80010c0:	681b      	ldr	r3, [r3, #0]
 80010c2:	689a      	ldr	r2, [r3, #8]
 80010c4:	687b      	ldr	r3, [r7, #4]
 80010c6:	681b      	ldr	r3, [r3, #0]
 80010c8:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 80010cc:	609a      	str	r2, [r3, #8]
 80010ce:	e00b      	b.n	80010e8 <HAL_ADC_Start+0x174>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80010d0:	687b      	ldr	r3, [r7, #4]
 80010d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80010d4:	f043 0210 	orr.w	r2, r3, #16
 80010d8:	687b      	ldr	r3, [r7, #4]
 80010da:	641a      	str	r2, [r3, #64]	@ 0x40
    
    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80010dc:	687b      	ldr	r3, [r7, #4]
 80010de:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80010e0:	f043 0201 	orr.w	r2, r3, #1
 80010e4:	687b      	ldr	r3, [r7, #4]
 80010e6:	645a      	str	r2, [r3, #68]	@ 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 80010e8:	2300      	movs	r3, #0
}
 80010ea:	4618      	mov	r0, r3
 80010ec:	3714      	adds	r7, #20
 80010ee:	46bd      	mov	sp, r7
 80010f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010f4:	4770      	bx	lr
 80010f6:	bf00      	nop
 80010f8:	20000000 	.word	0x20000000
 80010fc:	431bde83 	.word	0x431bde83
 8001100:	fffff8fe 	.word	0xfffff8fe
 8001104:	40012300 	.word	0x40012300
 8001108:	40012000 	.word	0x40012000
 800110c:	40012200 	.word	0x40012200

08001110 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8001110:	b580      	push	{r7, lr}
 8001112:	b086      	sub	sp, #24
 8001114:	af00      	add	r7, sp, #0
 8001116:	60f8      	str	r0, [r7, #12]
 8001118:	60b9      	str	r1, [r7, #8]
 800111a:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0;
 800111c:	2300      	movs	r3, #0
 800111e:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001120:	68fb      	ldr	r3, [r7, #12]
 8001122:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001126:	2b01      	cmp	r3, #1
 8001128:	d101      	bne.n	800112e <HAL_ADC_Start_DMA+0x1e>
 800112a:	2302      	movs	r3, #2
 800112c:	e0d4      	b.n	80012d8 <HAL_ADC_Start_DMA+0x1c8>
 800112e:	68fb      	ldr	r3, [r7, #12]
 8001130:	2201      	movs	r2, #1
 8001132:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
     Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8001136:	68fb      	ldr	r3, [r7, #12]
 8001138:	681b      	ldr	r3, [r3, #0]
 800113a:	689b      	ldr	r3, [r3, #8]
 800113c:	f003 0301 	and.w	r3, r3, #1
 8001140:	2b01      	cmp	r3, #1
 8001142:	d018      	beq.n	8001176 <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001144:	68fb      	ldr	r3, [r7, #12]
 8001146:	681b      	ldr	r3, [r3, #0]
 8001148:	689a      	ldr	r2, [r3, #8]
 800114a:	68fb      	ldr	r3, [r7, #12]
 800114c:	681b      	ldr	r3, [r3, #0]
 800114e:	f042 0201 	orr.w	r2, r2, #1
 8001152:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000));
 8001154:	4b62      	ldr	r3, [pc, #392]	@ (80012e0 <HAL_ADC_Start_DMA+0x1d0>)
 8001156:	681b      	ldr	r3, [r3, #0]
 8001158:	4a62      	ldr	r2, [pc, #392]	@ (80012e4 <HAL_ADC_Start_DMA+0x1d4>)
 800115a:	fba2 2303 	umull	r2, r3, r2, r3
 800115e:	0c9a      	lsrs	r2, r3, #18
 8001160:	4613      	mov	r3, r2
 8001162:	005b      	lsls	r3, r3, #1
 8001164:	4413      	add	r3, r2
 8001166:	617b      	str	r3, [r7, #20]
    while(counter != 0)
 8001168:	e002      	b.n	8001170 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 800116a:	697b      	ldr	r3, [r7, #20]
 800116c:	3b01      	subs	r3, #1
 800116e:	617b      	str	r3, [r7, #20]
    while(counter != 0)
 8001170:	697b      	ldr	r3, [r7, #20]
 8001172:	2b00      	cmp	r3, #0
 8001174:	d1f9      	bne.n	800116a <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8001176:	68fb      	ldr	r3, [r7, #12]
 8001178:	681b      	ldr	r3, [r3, #0]
 800117a:	689b      	ldr	r3, [r3, #8]
 800117c:	f003 0301 	and.w	r3, r3, #1
 8001180:	2b01      	cmp	r3, #1
 8001182:	f040 809c 	bne.w	80012be <HAL_ADC_Start_DMA+0x1ae>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8001186:	68fb      	ldr	r3, [r7, #12]
 8001188:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800118a:	4b57      	ldr	r3, [pc, #348]	@ (80012e8 <HAL_ADC_Start_DMA+0x1d8>)
 800118c:	4013      	ands	r3, r2
 800118e:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8001192:	68fb      	ldr	r3, [r7, #12]
 8001194:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001196:	68fb      	ldr	r3, [r7, #12]
 8001198:	681b      	ldr	r3, [r3, #0]
 800119a:	685b      	ldr	r3, [r3, #4]
 800119c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80011a0:	2b00      	cmp	r3, #0
 80011a2:	d007      	beq.n	80011b4 <HAL_ADC_Start_DMA+0xa4>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80011a4:	68fb      	ldr	r3, [r7, #12]
 80011a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80011a8:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80011ac:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80011b0:	68fb      	ldr	r3, [r7, #12]
 80011b2:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80011b4:	68fb      	ldr	r3, [r7, #12]
 80011b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80011b8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80011bc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80011c0:	d106      	bne.n	80011d0 <HAL_ADC_Start_DMA+0xc0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80011c2:	68fb      	ldr	r3, [r7, #12]
 80011c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80011c6:	f023 0206 	bic.w	r2, r3, #6
 80011ca:	68fb      	ldr	r3, [r7, #12]
 80011cc:	645a      	str	r2, [r3, #68]	@ 0x44
 80011ce:	e002      	b.n	80011d6 <HAL_ADC_Start_DMA+0xc6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80011d0:	68fb      	ldr	r3, [r7, #12]
 80011d2:	2200      	movs	r2, #0
 80011d4:	645a      	str	r2, [r3, #68]	@ 0x44
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 80011d6:	68fb      	ldr	r3, [r7, #12]
 80011d8:	2200      	movs	r2, #0
 80011da:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80011de:	68fb      	ldr	r3, [r7, #12]
 80011e0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80011e2:	4a42      	ldr	r2, [pc, #264]	@ (80012ec <HAL_ADC_Start_DMA+0x1dc>)
 80011e4:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80011e6:	68fb      	ldr	r3, [r7, #12]
 80011e8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80011ea:	4a41      	ldr	r2, [pc, #260]	@ (80012f0 <HAL_ADC_Start_DMA+0x1e0>)
 80011ec:	641a      	str	r2, [r3, #64]	@ 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80011ee:	68fb      	ldr	r3, [r7, #12]
 80011f0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80011f2:	4a40      	ldr	r2, [pc, #256]	@ (80012f4 <HAL_ADC_Start_DMA+0x1e4>)
 80011f4:	64da      	str	r2, [r3, #76]	@ 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 80011f6:	68fb      	ldr	r3, [r7, #12]
 80011f8:	681b      	ldr	r3, [r3, #0]
 80011fa:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 80011fe:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8001200:	68fb      	ldr	r3, [r7, #12]
 8001202:	681b      	ldr	r3, [r3, #0]
 8001204:	685a      	ldr	r2, [r3, #4]
 8001206:	68fb      	ldr	r3, [r7, #12]
 8001208:	681b      	ldr	r3, [r3, #0]
 800120a:	f042 6280 	orr.w	r2, r2, #67108864	@ 0x4000000
 800120e:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8001210:	68fb      	ldr	r3, [r7, #12]
 8001212:	681b      	ldr	r3, [r3, #0]
 8001214:	689a      	ldr	r2, [r3, #8]
 8001216:	68fb      	ldr	r3, [r7, #12]
 8001218:	681b      	ldr	r3, [r3, #0]
 800121a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800121e:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8001220:	68fb      	ldr	r3, [r7, #12]
 8001222:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8001224:	68fb      	ldr	r3, [r7, #12]
 8001226:	681b      	ldr	r3, [r3, #0]
 8001228:	334c      	adds	r3, #76	@ 0x4c
 800122a:	4619      	mov	r1, r3
 800122c:	68ba      	ldr	r2, [r7, #8]
 800122e:	687b      	ldr	r3, [r7, #4]
 8001230:	f000 fd90 	bl	8001d54 <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI))
 8001234:	4b30      	ldr	r3, [pc, #192]	@ (80012f8 <HAL_ADC_Start_DMA+0x1e8>)
 8001236:	685b      	ldr	r3, [r3, #4]
 8001238:	f003 031f 	and.w	r3, r3, #31
 800123c:	2b00      	cmp	r3, #0
 800123e:	d10f      	bne.n	8001260 <HAL_ADC_Start_DMA+0x150>
    {
      /* if no external trigger present enable software conversion of regular channels */
      if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8001240:	68fb      	ldr	r3, [r7, #12]
 8001242:	681b      	ldr	r3, [r3, #0]
 8001244:	689b      	ldr	r3, [r3, #8]
 8001246:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800124a:	2b00      	cmp	r3, #0
 800124c:	d143      	bne.n	80012d6 <HAL_ADC_Start_DMA+0x1c6>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800124e:	68fb      	ldr	r3, [r7, #12]
 8001250:	681b      	ldr	r3, [r3, #0]
 8001252:	689a      	ldr	r2, [r3, #8]
 8001254:	68fb      	ldr	r3, [r7, #12]
 8001256:	681b      	ldr	r3, [r3, #0]
 8001258:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 800125c:	609a      	str	r2, [r3, #8]
 800125e:	e03a      	b.n	80012d6 <HAL_ADC_Start_DMA+0x1c6>
      }
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8001260:	68fb      	ldr	r3, [r7, #12]
 8001262:	681b      	ldr	r3, [r3, #0]
 8001264:	4a25      	ldr	r2, [pc, #148]	@ (80012fc <HAL_ADC_Start_DMA+0x1ec>)
 8001266:	4293      	cmp	r3, r2
 8001268:	d10e      	bne.n	8001288 <HAL_ADC_Start_DMA+0x178>
 800126a:	68fb      	ldr	r3, [r7, #12]
 800126c:	681b      	ldr	r3, [r3, #0]
 800126e:	689b      	ldr	r3, [r3, #8]
 8001270:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8001274:	2b00      	cmp	r3, #0
 8001276:	d107      	bne.n	8001288 <HAL_ADC_Start_DMA+0x178>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001278:	68fb      	ldr	r3, [r7, #12]
 800127a:	681b      	ldr	r3, [r3, #0]
 800127c:	689a      	ldr	r2, [r3, #8]
 800127e:	68fb      	ldr	r3, [r7, #12]
 8001280:	681b      	ldr	r3, [r3, #0]
 8001282:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8001286:	609a      	str	r2, [r3, #8]
      }
      /* if dual mode is selected, ADC3 works independently. */
      /* check if the mode selected is not triple */
      if( HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI_4) )
 8001288:	4b1b      	ldr	r3, [pc, #108]	@ (80012f8 <HAL_ADC_Start_DMA+0x1e8>)
 800128a:	685b      	ldr	r3, [r3, #4]
 800128c:	f003 0310 	and.w	r3, r3, #16
 8001290:	2b00      	cmp	r3, #0
 8001292:	d120      	bne.n	80012d6 <HAL_ADC_Start_DMA+0x1c6>
      {
        /* if instance of handle correspond to ADC3 and  no external trigger present enable software conversion of regular channels */
        if((hadc->Instance == ADC3) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8001294:	68fb      	ldr	r3, [r7, #12]
 8001296:	681b      	ldr	r3, [r3, #0]
 8001298:	4a19      	ldr	r2, [pc, #100]	@ (8001300 <HAL_ADC_Start_DMA+0x1f0>)
 800129a:	4293      	cmp	r3, r2
 800129c:	d11b      	bne.n	80012d6 <HAL_ADC_Start_DMA+0x1c6>
 800129e:	68fb      	ldr	r3, [r7, #12]
 80012a0:	681b      	ldr	r3, [r3, #0]
 80012a2:	689b      	ldr	r3, [r3, #8]
 80012a4:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80012a8:	2b00      	cmp	r3, #0
 80012aa:	d114      	bne.n	80012d6 <HAL_ADC_Start_DMA+0x1c6>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80012ac:	68fb      	ldr	r3, [r7, #12]
 80012ae:	681b      	ldr	r3, [r3, #0]
 80012b0:	689a      	ldr	r2, [r3, #8]
 80012b2:	68fb      	ldr	r3, [r7, #12]
 80012b4:	681b      	ldr	r3, [r3, #0]
 80012b6:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 80012ba:	609a      	str	r2, [r3, #8]
 80012bc:	e00b      	b.n	80012d6 <HAL_ADC_Start_DMA+0x1c6>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80012be:	68fb      	ldr	r3, [r7, #12]
 80012c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80012c2:	f043 0210 	orr.w	r2, r3, #16
 80012c6:	68fb      	ldr	r3, [r7, #12]
 80012c8:	641a      	str	r2, [r3, #64]	@ 0x40
    
    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80012ca:	68fb      	ldr	r3, [r7, #12]
 80012cc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80012ce:	f043 0201 	orr.w	r2, r3, #1
 80012d2:	68fb      	ldr	r3, [r7, #12]
 80012d4:	645a      	str	r2, [r3, #68]	@ 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 80012d6:	2300      	movs	r3, #0
}
 80012d8:	4618      	mov	r0, r3
 80012da:	3718      	adds	r7, #24
 80012dc:	46bd      	mov	sp, r7
 80012de:	bd80      	pop	{r7, pc}
 80012e0:	20000000 	.word	0x20000000
 80012e4:	431bde83 	.word	0x431bde83
 80012e8:	fffff8fe 	.word	0xfffff8fe
 80012ec:	080017e1 	.word	0x080017e1
 80012f0:	0800189b 	.word	0x0800189b
 80012f4:	080018b7 	.word	0x080018b7
 80012f8:	40012300 	.word	0x40012300
 80012fc:	40012000 	.word	0x40012000
 8001300:	40012200 	.word	0x40012200

08001304 <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001304:	b480      	push	{r7}
 8001306:	b083      	sub	sp, #12
 8001308:	af00      	add	r7, sp, #0
 800130a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 800130c:	bf00      	nop
 800130e:	370c      	adds	r7, #12
 8001310:	46bd      	mov	sp, r7
 8001312:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001316:	4770      	bx	lr

08001318 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001318:	b480      	push	{r7}
 800131a:	b083      	sub	sp, #12
 800131c:	af00      	add	r7, sp, #0
 800131e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 8001320:	bf00      	nop
 8001322:	370c      	adds	r7, #12
 8001324:	46bd      	mov	sp, r7
 8001326:	f85d 7b04 	ldr.w	r7, [sp], #4
 800132a:	4770      	bx	lr

0800132c <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 800132c:	b480      	push	{r7}
 800132e:	b083      	sub	sp, #12
 8001330:	af00      	add	r7, sp, #0
 8001332:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8001334:	bf00      	nop
 8001336:	370c      	adds	r7, #12
 8001338:	46bd      	mov	sp, r7
 800133a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800133e:	4770      	bx	lr

08001340 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8001340:	b480      	push	{r7}
 8001342:	b085      	sub	sp, #20
 8001344:	af00      	add	r7, sp, #0
 8001346:	6078      	str	r0, [r7, #4]
 8001348:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0;
 800134a:	2300      	movs	r3, #0
 800134c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800134e:	687b      	ldr	r3, [r7, #4]
 8001350:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001354:	2b01      	cmp	r3, #1
 8001356:	d101      	bne.n	800135c <HAL_ADC_ConfigChannel+0x1c>
 8001358:	2302      	movs	r3, #2
 800135a:	e136      	b.n	80015ca <HAL_ADC_ConfigChannel+0x28a>
 800135c:	687b      	ldr	r3, [r7, #4]
 800135e:	2201      	movs	r2, #1
 8001360:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if ((sConfig->Channel > ADC_CHANNEL_9) && (sConfig->Channel != ADC_INTERNAL_NONE))
 8001364:	683b      	ldr	r3, [r7, #0]
 8001366:	681b      	ldr	r3, [r3, #0]
 8001368:	2b09      	cmp	r3, #9
 800136a:	d93a      	bls.n	80013e2 <HAL_ADC_ConfigChannel+0xa2>
 800136c:	683b      	ldr	r3, [r7, #0]
 800136e:	681b      	ldr	r3, [r3, #0]
 8001370:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8001374:	d035      	beq.n	80013e2 <HAL_ADC_ConfigChannel+0xa2>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	681b      	ldr	r3, [r3, #0]
 800137a:	68d9      	ldr	r1, [r3, #12]
 800137c:	683b      	ldr	r3, [r7, #0]
 800137e:	681b      	ldr	r3, [r3, #0]
 8001380:	b29b      	uxth	r3, r3
 8001382:	461a      	mov	r2, r3
 8001384:	4613      	mov	r3, r2
 8001386:	005b      	lsls	r3, r3, #1
 8001388:	4413      	add	r3, r2
 800138a:	3b1e      	subs	r3, #30
 800138c:	2207      	movs	r2, #7
 800138e:	fa02 f303 	lsl.w	r3, r2, r3
 8001392:	43da      	mvns	r2, r3
 8001394:	687b      	ldr	r3, [r7, #4]
 8001396:	681b      	ldr	r3, [r3, #0]
 8001398:	400a      	ands	r2, r1
 800139a:	60da      	str	r2, [r3, #12]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800139c:	683b      	ldr	r3, [r7, #0]
 800139e:	681b      	ldr	r3, [r3, #0]
 80013a0:	4a8d      	ldr	r2, [pc, #564]	@ (80015d8 <HAL_ADC_ConfigChannel+0x298>)
 80013a2:	4293      	cmp	r3, r2
 80013a4:	d10a      	bne.n	80013bc <HAL_ADC_ConfigChannel+0x7c>
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, ADC_CHANNEL_18);
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	681b      	ldr	r3, [r3, #0]
 80013aa:	68d9      	ldr	r1, [r3, #12]
 80013ac:	683b      	ldr	r3, [r7, #0]
 80013ae:	689b      	ldr	r3, [r3, #8]
 80013b0:	061a      	lsls	r2, r3, #24
 80013b2:	687b      	ldr	r3, [r7, #4]
 80013b4:	681b      	ldr	r3, [r3, #0]
 80013b6:	430a      	orrs	r2, r1
 80013b8:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80013ba:	e035      	b.n	8001428 <HAL_ADC_ConfigChannel+0xe8>
    }
    else
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80013bc:	687b      	ldr	r3, [r7, #4]
 80013be:	681b      	ldr	r3, [r3, #0]
 80013c0:	68d9      	ldr	r1, [r3, #12]
 80013c2:	683b      	ldr	r3, [r7, #0]
 80013c4:	689a      	ldr	r2, [r3, #8]
 80013c6:	683b      	ldr	r3, [r7, #0]
 80013c8:	681b      	ldr	r3, [r3, #0]
 80013ca:	b29b      	uxth	r3, r3
 80013cc:	4618      	mov	r0, r3
 80013ce:	4603      	mov	r3, r0
 80013d0:	005b      	lsls	r3, r3, #1
 80013d2:	4403      	add	r3, r0
 80013d4:	3b1e      	subs	r3, #30
 80013d6:	409a      	lsls	r2, r3
 80013d8:	687b      	ldr	r3, [r7, #4]
 80013da:	681b      	ldr	r3, [r3, #0]
 80013dc:	430a      	orrs	r2, r1
 80013de:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80013e0:	e022      	b.n	8001428 <HAL_ADC_ConfigChannel+0xe8>
    }
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80013e2:	687b      	ldr	r3, [r7, #4]
 80013e4:	681b      	ldr	r3, [r3, #0]
 80013e6:	6919      	ldr	r1, [r3, #16]
 80013e8:	683b      	ldr	r3, [r7, #0]
 80013ea:	681b      	ldr	r3, [r3, #0]
 80013ec:	b29b      	uxth	r3, r3
 80013ee:	461a      	mov	r2, r3
 80013f0:	4613      	mov	r3, r2
 80013f2:	005b      	lsls	r3, r3, #1
 80013f4:	4413      	add	r3, r2
 80013f6:	2207      	movs	r2, #7
 80013f8:	fa02 f303 	lsl.w	r3, r2, r3
 80013fc:	43da      	mvns	r2, r3
 80013fe:	687b      	ldr	r3, [r7, #4]
 8001400:	681b      	ldr	r3, [r3, #0]
 8001402:	400a      	ands	r2, r1
 8001404:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8001406:	687b      	ldr	r3, [r7, #4]
 8001408:	681b      	ldr	r3, [r3, #0]
 800140a:	6919      	ldr	r1, [r3, #16]
 800140c:	683b      	ldr	r3, [r7, #0]
 800140e:	689a      	ldr	r2, [r3, #8]
 8001410:	683b      	ldr	r3, [r7, #0]
 8001412:	681b      	ldr	r3, [r3, #0]
 8001414:	b29b      	uxth	r3, r3
 8001416:	4618      	mov	r0, r3
 8001418:	4603      	mov	r3, r0
 800141a:	005b      	lsls	r3, r3, #1
 800141c:	4403      	add	r3, r0
 800141e:	409a      	lsls	r2, r3
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	681b      	ldr	r3, [r3, #0]
 8001424:	430a      	orrs	r2, r1
 8001426:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7)
 8001428:	683b      	ldr	r3, [r7, #0]
 800142a:	685b      	ldr	r3, [r3, #4]
 800142c:	2b06      	cmp	r3, #6
 800142e:	d824      	bhi.n	800147a <HAL_ADC_ConfigChannel+0x13a>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8001430:	687b      	ldr	r3, [r7, #4]
 8001432:	681b      	ldr	r3, [r3, #0]
 8001434:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8001436:	683b      	ldr	r3, [r7, #0]
 8001438:	685a      	ldr	r2, [r3, #4]
 800143a:	4613      	mov	r3, r2
 800143c:	009b      	lsls	r3, r3, #2
 800143e:	4413      	add	r3, r2
 8001440:	3b05      	subs	r3, #5
 8001442:	221f      	movs	r2, #31
 8001444:	fa02 f303 	lsl.w	r3, r2, r3
 8001448:	43da      	mvns	r2, r3
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	681b      	ldr	r3, [r3, #0]
 800144e:	400a      	ands	r2, r1
 8001450:	635a      	str	r2, [r3, #52]	@ 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8001452:	687b      	ldr	r3, [r7, #4]
 8001454:	681b      	ldr	r3, [r3, #0]
 8001456:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8001458:	683b      	ldr	r3, [r7, #0]
 800145a:	681b      	ldr	r3, [r3, #0]
 800145c:	b29b      	uxth	r3, r3
 800145e:	4618      	mov	r0, r3
 8001460:	683b      	ldr	r3, [r7, #0]
 8001462:	685a      	ldr	r2, [r3, #4]
 8001464:	4613      	mov	r3, r2
 8001466:	009b      	lsls	r3, r3, #2
 8001468:	4413      	add	r3, r2
 800146a:	3b05      	subs	r3, #5
 800146c:	fa00 f203 	lsl.w	r2, r0, r3
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	681b      	ldr	r3, [r3, #0]
 8001474:	430a      	orrs	r2, r1
 8001476:	635a      	str	r2, [r3, #52]	@ 0x34
 8001478:	e04c      	b.n	8001514 <HAL_ADC_ConfigChannel+0x1d4>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13)
 800147a:	683b      	ldr	r3, [r7, #0]
 800147c:	685b      	ldr	r3, [r3, #4]
 800147e:	2b0c      	cmp	r3, #12
 8001480:	d824      	bhi.n	80014cc <HAL_ADC_ConfigChannel+0x18c>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	681b      	ldr	r3, [r3, #0]
 8001486:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8001488:	683b      	ldr	r3, [r7, #0]
 800148a:	685a      	ldr	r2, [r3, #4]
 800148c:	4613      	mov	r3, r2
 800148e:	009b      	lsls	r3, r3, #2
 8001490:	4413      	add	r3, r2
 8001492:	3b23      	subs	r3, #35	@ 0x23
 8001494:	221f      	movs	r2, #31
 8001496:	fa02 f303 	lsl.w	r3, r2, r3
 800149a:	43da      	mvns	r2, r3
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	681b      	ldr	r3, [r3, #0]
 80014a0:	400a      	ands	r2, r1
 80014a2:	631a      	str	r2, [r3, #48]	@ 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	681b      	ldr	r3, [r3, #0]
 80014a8:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80014aa:	683b      	ldr	r3, [r7, #0]
 80014ac:	681b      	ldr	r3, [r3, #0]
 80014ae:	b29b      	uxth	r3, r3
 80014b0:	4618      	mov	r0, r3
 80014b2:	683b      	ldr	r3, [r7, #0]
 80014b4:	685a      	ldr	r2, [r3, #4]
 80014b6:	4613      	mov	r3, r2
 80014b8:	009b      	lsls	r3, r3, #2
 80014ba:	4413      	add	r3, r2
 80014bc:	3b23      	subs	r3, #35	@ 0x23
 80014be:	fa00 f203 	lsl.w	r2, r0, r3
 80014c2:	687b      	ldr	r3, [r7, #4]
 80014c4:	681b      	ldr	r3, [r3, #0]
 80014c6:	430a      	orrs	r2, r1
 80014c8:	631a      	str	r2, [r3, #48]	@ 0x30
 80014ca:	e023      	b.n	8001514 <HAL_ADC_ConfigChannel+0x1d4>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80014cc:	687b      	ldr	r3, [r7, #4]
 80014ce:	681b      	ldr	r3, [r3, #0]
 80014d0:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80014d2:	683b      	ldr	r3, [r7, #0]
 80014d4:	685a      	ldr	r2, [r3, #4]
 80014d6:	4613      	mov	r3, r2
 80014d8:	009b      	lsls	r3, r3, #2
 80014da:	4413      	add	r3, r2
 80014dc:	3b41      	subs	r3, #65	@ 0x41
 80014de:	221f      	movs	r2, #31
 80014e0:	fa02 f303 	lsl.w	r3, r2, r3
 80014e4:	43da      	mvns	r2, r3
 80014e6:	687b      	ldr	r3, [r7, #4]
 80014e8:	681b      	ldr	r3, [r3, #0]
 80014ea:	400a      	ands	r2, r1
 80014ec:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80014ee:	687b      	ldr	r3, [r7, #4]
 80014f0:	681b      	ldr	r3, [r3, #0]
 80014f2:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80014f4:	683b      	ldr	r3, [r7, #0]
 80014f6:	681b      	ldr	r3, [r3, #0]
 80014f8:	b29b      	uxth	r3, r3
 80014fa:	4618      	mov	r0, r3
 80014fc:	683b      	ldr	r3, [r7, #0]
 80014fe:	685a      	ldr	r2, [r3, #4]
 8001500:	4613      	mov	r3, r2
 8001502:	009b      	lsls	r3, r3, #2
 8001504:	4413      	add	r3, r2
 8001506:	3b41      	subs	r3, #65	@ 0x41
 8001508:	fa00 f203 	lsl.w	r2, r0, r3
 800150c:	687b      	ldr	r3, [r7, #4]
 800150e:	681b      	ldr	r3, [r3, #0]
 8001510:	430a      	orrs	r2, r1
 8001512:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  /* if no internal channel selected */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_INTERNAL_NONE))
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	681b      	ldr	r3, [r3, #0]
 8001518:	4a30      	ldr	r2, [pc, #192]	@ (80015dc <HAL_ADC_ConfigChannel+0x29c>)
 800151a:	4293      	cmp	r3, r2
 800151c:	d10a      	bne.n	8001534 <HAL_ADC_ConfigChannel+0x1f4>
 800151e:	683b      	ldr	r3, [r7, #0]
 8001520:	681b      	ldr	r3, [r3, #0]
 8001522:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8001526:	d105      	bne.n	8001534 <HAL_ADC_ConfigChannel+0x1f4>
  {
    /* Disable the VBAT & TSVREFE channel*/
    ADC->CCR &= ~(ADC_CCR_VBATE | ADC_CCR_TSVREFE);
 8001528:	4b2d      	ldr	r3, [pc, #180]	@ (80015e0 <HAL_ADC_ConfigChannel+0x2a0>)
 800152a:	685b      	ldr	r3, [r3, #4]
 800152c:	4a2c      	ldr	r2, [pc, #176]	@ (80015e0 <HAL_ADC_ConfigChannel+0x2a0>)
 800152e:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 8001532:	6053      	str	r3, [r2, #4]
  }

  /* if ADC1 Channel_18 is selected enable VBAT Channel */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	681b      	ldr	r3, [r3, #0]
 8001538:	4a28      	ldr	r2, [pc, #160]	@ (80015dc <HAL_ADC_ConfigChannel+0x29c>)
 800153a:	4293      	cmp	r3, r2
 800153c:	d10f      	bne.n	800155e <HAL_ADC_ConfigChannel+0x21e>
 800153e:	683b      	ldr	r3, [r7, #0]
 8001540:	681b      	ldr	r3, [r3, #0]
 8001542:	2b12      	cmp	r3, #18
 8001544:	d10b      	bne.n	800155e <HAL_ADC_ConfigChannel+0x21e>
  {
    /* Disable the TEMPSENSOR channel as it is multiplixed with the VBAT channel */
    ADC->CCR &= ~ADC_CCR_TSVREFE;
 8001546:	4b26      	ldr	r3, [pc, #152]	@ (80015e0 <HAL_ADC_ConfigChannel+0x2a0>)
 8001548:	685b      	ldr	r3, [r3, #4]
 800154a:	4a25      	ldr	r2, [pc, #148]	@ (80015e0 <HAL_ADC_ConfigChannel+0x2a0>)
 800154c:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8001550:	6053      	str	r3, [r2, #4]

    /* Enable the VBAT channel*/
    ADC->CCR |= ADC_CCR_VBATE;
 8001552:	4b23      	ldr	r3, [pc, #140]	@ (80015e0 <HAL_ADC_ConfigChannel+0x2a0>)
 8001554:	685b      	ldr	r3, [r3, #4]
 8001556:	4a22      	ldr	r2, [pc, #136]	@ (80015e0 <HAL_ADC_ConfigChannel+0x2a0>)
 8001558:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800155c:	6053      	str	r3, [r2, #4]
  }
  
  /* if ADC1 Channel_18 or Channel_17 is selected enable TSVREFE Channel(Temperature sensor and VREFINT) */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 800155e:	687b      	ldr	r3, [r7, #4]
 8001560:	681b      	ldr	r3, [r3, #0]
 8001562:	4a1e      	ldr	r2, [pc, #120]	@ (80015dc <HAL_ADC_ConfigChannel+0x29c>)
 8001564:	4293      	cmp	r3, r2
 8001566:	d12b      	bne.n	80015c0 <HAL_ADC_ConfigChannel+0x280>
 8001568:	683b      	ldr	r3, [r7, #0]
 800156a:	681b      	ldr	r3, [r3, #0]
 800156c:	4a1a      	ldr	r2, [pc, #104]	@ (80015d8 <HAL_ADC_ConfigChannel+0x298>)
 800156e:	4293      	cmp	r3, r2
 8001570:	d003      	beq.n	800157a <HAL_ADC_ConfigChannel+0x23a>
 8001572:	683b      	ldr	r3, [r7, #0]
 8001574:	681b      	ldr	r3, [r3, #0]
 8001576:	2b11      	cmp	r3, #17
 8001578:	d122      	bne.n	80015c0 <HAL_ADC_ConfigChannel+0x280>
  {
    /* Disable the VBAT channel as it is multiplixed with TEMPSENSOR channel */
    ADC->CCR &= ~ADC_CCR_VBATE;
 800157a:	4b19      	ldr	r3, [pc, #100]	@ (80015e0 <HAL_ADC_ConfigChannel+0x2a0>)
 800157c:	685b      	ldr	r3, [r3, #4]
 800157e:	4a18      	ldr	r2, [pc, #96]	@ (80015e0 <HAL_ADC_ConfigChannel+0x2a0>)
 8001580:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
 8001584:	6053      	str	r3, [r2, #4]

    /* Enable the TSVREFE channel*/
    ADC->CCR |= ADC_CCR_TSVREFE;
 8001586:	4b16      	ldr	r3, [pc, #88]	@ (80015e0 <HAL_ADC_ConfigChannel+0x2a0>)
 8001588:	685b      	ldr	r3, [r3, #4]
 800158a:	4a15      	ldr	r2, [pc, #84]	@ (80015e0 <HAL_ADC_ConfigChannel+0x2a0>)
 800158c:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8001590:	6053      	str	r3, [r2, #4]

    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001592:	683b      	ldr	r3, [r7, #0]
 8001594:	681b      	ldr	r3, [r3, #0]
 8001596:	4a10      	ldr	r2, [pc, #64]	@ (80015d8 <HAL_ADC_ConfigChannel+0x298>)
 8001598:	4293      	cmp	r3, r2
 800159a:	d111      	bne.n	80015c0 <HAL_ADC_ConfigChannel+0x280>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000));
 800159c:	4b11      	ldr	r3, [pc, #68]	@ (80015e4 <HAL_ADC_ConfigChannel+0x2a4>)
 800159e:	681b      	ldr	r3, [r3, #0]
 80015a0:	4a11      	ldr	r2, [pc, #68]	@ (80015e8 <HAL_ADC_ConfigChannel+0x2a8>)
 80015a2:	fba2 2303 	umull	r2, r3, r2, r3
 80015a6:	0c9a      	lsrs	r2, r3, #18
 80015a8:	4613      	mov	r3, r2
 80015aa:	009b      	lsls	r3, r3, #2
 80015ac:	4413      	add	r3, r2
 80015ae:	005b      	lsls	r3, r3, #1
 80015b0:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 80015b2:	e002      	b.n	80015ba <HAL_ADC_ConfigChannel+0x27a>
      {
        counter--;
 80015b4:	68fb      	ldr	r3, [r7, #12]
 80015b6:	3b01      	subs	r3, #1
 80015b8:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 80015ba:	68fb      	ldr	r3, [r7, #12]
 80015bc:	2b00      	cmp	r3, #0
 80015be:	d1f9      	bne.n	80015b4 <HAL_ADC_ConfigChannel+0x274>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	2200      	movs	r2, #0
 80015c4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Return function status */
  return HAL_OK;
 80015c8:	2300      	movs	r3, #0
}
 80015ca:	4618      	mov	r0, r3
 80015cc:	3714      	adds	r7, #20
 80015ce:	46bd      	mov	sp, r7
 80015d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015d4:	4770      	bx	lr
 80015d6:	bf00      	nop
 80015d8:	10000012 	.word	0x10000012
 80015dc:	40012000 	.word	0x40012000
 80015e0:	40012300 	.word	0x40012300
 80015e4:	20000000 	.word	0x20000000
 80015e8:	431bde83 	.word	0x431bde83

080015ec <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 80015ec:	b480      	push	{r7}
 80015ee:	b083      	sub	sp, #12
 80015f0:	af00      	add	r7, sp, #0
 80015f2:	6078      	str	r0, [r7, #4]
  /* Set ADC parameters */
  /* Set the ADC clock prescaler */
  ADC->CCR &= ~(ADC_CCR_ADCPRE);
 80015f4:	4b78      	ldr	r3, [pc, #480]	@ (80017d8 <ADC_Init+0x1ec>)
 80015f6:	685b      	ldr	r3, [r3, #4]
 80015f8:	4a77      	ldr	r2, [pc, #476]	@ (80017d8 <ADC_Init+0x1ec>)
 80015fa:	f423 3340 	bic.w	r3, r3, #196608	@ 0x30000
 80015fe:	6053      	str	r3, [r2, #4]
  ADC->CCR |=  hadc->Init.ClockPrescaler;
 8001600:	4b75      	ldr	r3, [pc, #468]	@ (80017d8 <ADC_Init+0x1ec>)
 8001602:	685a      	ldr	r2, [r3, #4]
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	685b      	ldr	r3, [r3, #4]
 8001608:	4973      	ldr	r1, [pc, #460]	@ (80017d8 <ADC_Init+0x1ec>)
 800160a:	4313      	orrs	r3, r2
 800160c:	604b      	str	r3, [r1, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800160e:	687b      	ldr	r3, [r7, #4]
 8001610:	681b      	ldr	r3, [r3, #0]
 8001612:	685a      	ldr	r2, [r3, #4]
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	681b      	ldr	r3, [r3, #0]
 8001618:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800161c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	681b      	ldr	r3, [r3, #0]
 8001622:	6859      	ldr	r1, [r3, #4]
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	691b      	ldr	r3, [r3, #16]
 8001628:	021a      	lsls	r2, r3, #8
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	681b      	ldr	r3, [r3, #0]
 800162e:	430a      	orrs	r2, r1
 8001630:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	681b      	ldr	r3, [r3, #0]
 8001636:	685a      	ldr	r2, [r3, #4]
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	681b      	ldr	r3, [r3, #0]
 800163c:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8001640:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8001642:	687b      	ldr	r3, [r7, #4]
 8001644:	681b      	ldr	r3, [r3, #0]
 8001646:	6859      	ldr	r1, [r3, #4]
 8001648:	687b      	ldr	r3, [r7, #4]
 800164a:	689a      	ldr	r2, [r3, #8]
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	681b      	ldr	r3, [r3, #0]
 8001650:	430a      	orrs	r2, r1
 8001652:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	681b      	ldr	r3, [r3, #0]
 8001658:	689a      	ldr	r2, [r3, #8]
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	681b      	ldr	r3, [r3, #0]
 800165e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001662:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	681b      	ldr	r3, [r3, #0]
 8001668:	6899      	ldr	r1, [r3, #8]
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	68da      	ldr	r2, [r3, #12]
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	681b      	ldr	r3, [r3, #0]
 8001672:	430a      	orrs	r2, r1
 8001674:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800167a:	4a58      	ldr	r2, [pc, #352]	@ (80017dc <ADC_Init+0x1f0>)
 800167c:	4293      	cmp	r3, r2
 800167e:	d022      	beq.n	80016c6 <ADC_Init+0xda>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	681b      	ldr	r3, [r3, #0]
 8001684:	689a      	ldr	r2, [r3, #8]
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	681b      	ldr	r3, [r3, #0]
 800168a:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800168e:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	681b      	ldr	r3, [r3, #0]
 8001694:	6899      	ldr	r1, [r3, #8]
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	681b      	ldr	r3, [r3, #0]
 800169e:	430a      	orrs	r2, r1
 80016a0:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	681b      	ldr	r3, [r3, #0]
 80016a6:	689a      	ldr	r2, [r3, #8]
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	681b      	ldr	r3, [r3, #0]
 80016ac:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80016b0:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	681b      	ldr	r3, [r3, #0]
 80016b6:	6899      	ldr	r1, [r3, #8]
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	681b      	ldr	r3, [r3, #0]
 80016c0:	430a      	orrs	r2, r1
 80016c2:	609a      	str	r2, [r3, #8]
 80016c4:	e00f      	b.n	80016e6 <ADC_Init+0xfa>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	681b      	ldr	r3, [r3, #0]
 80016ca:	689a      	ldr	r2, [r3, #8]
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	681b      	ldr	r3, [r3, #0]
 80016d0:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80016d4:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	681b      	ldr	r3, [r3, #0]
 80016da:	689a      	ldr	r2, [r3, #8]
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	681b      	ldr	r3, [r3, #0]
 80016e0:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80016e4:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	681b      	ldr	r3, [r3, #0]
 80016ea:	689a      	ldr	r2, [r3, #8]
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	681b      	ldr	r3, [r3, #0]
 80016f0:	f022 0202 	bic.w	r2, r2, #2
 80016f4:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	681b      	ldr	r3, [r3, #0]
 80016fa:	6899      	ldr	r1, [r3, #8]
 80016fc:	687b      	ldr	r3, [r7, #4]
 80016fe:	699b      	ldr	r3, [r3, #24]
 8001700:	005a      	lsls	r2, r3, #1
 8001702:	687b      	ldr	r3, [r7, #4]
 8001704:	681b      	ldr	r3, [r3, #0]
 8001706:	430a      	orrs	r2, r1
 8001708:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001710:	2b00      	cmp	r3, #0
 8001712:	d01b      	beq.n	800174c <ADC_Init+0x160>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	681b      	ldr	r3, [r3, #0]
 8001718:	685a      	ldr	r2, [r3, #4]
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	681b      	ldr	r3, [r3, #0]
 800171e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8001722:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	681b      	ldr	r3, [r3, #0]
 8001728:	685a      	ldr	r2, [r3, #4]
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	681b      	ldr	r3, [r3, #0]
 800172e:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8001732:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	681b      	ldr	r3, [r3, #0]
 8001738:	6859      	ldr	r1, [r3, #4]
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800173e:	3b01      	subs	r3, #1
 8001740:	035a      	lsls	r2, r3, #13
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	681b      	ldr	r3, [r3, #0]
 8001746:	430a      	orrs	r2, r1
 8001748:	605a      	str	r2, [r3, #4]
 800174a:	e007      	b.n	800175c <ADC_Init+0x170>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	681b      	ldr	r3, [r3, #0]
 8001750:	685a      	ldr	r2, [r3, #4]
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	681b      	ldr	r3, [r3, #0]
 8001756:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800175a:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	681b      	ldr	r3, [r3, #0]
 8001760:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	681b      	ldr	r3, [r3, #0]
 8001766:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 800176a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	681b      	ldr	r3, [r3, #0]
 8001770:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	69db      	ldr	r3, [r3, #28]
 8001776:	3b01      	subs	r3, #1
 8001778:	051a      	lsls	r2, r3, #20
 800177a:	687b      	ldr	r3, [r7, #4]
 800177c:	681b      	ldr	r3, [r3, #0]
 800177e:	430a      	orrs	r2, r1
 8001780:	62da      	str	r2, [r3, #44]	@ 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	681b      	ldr	r3, [r3, #0]
 8001786:	689a      	ldr	r2, [r3, #8]
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	681b      	ldr	r3, [r3, #0]
 800178c:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8001790:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	681b      	ldr	r3, [r3, #0]
 8001796:	6899      	ldr	r1, [r3, #8]
 8001798:	687b      	ldr	r3, [r7, #4]
 800179a:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800179e:	025a      	lsls	r2, r3, #9
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	681b      	ldr	r3, [r3, #0]
 80017a4:	430a      	orrs	r2, r1
 80017a6:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	681b      	ldr	r3, [r3, #0]
 80017ac:	689a      	ldr	r2, [r3, #8]
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	681b      	ldr	r3, [r3, #0]
 80017b2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80017b6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	681b      	ldr	r3, [r3, #0]
 80017bc:	6899      	ldr	r1, [r3, #8]
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	695b      	ldr	r3, [r3, #20]
 80017c2:	029a      	lsls	r2, r3, #10
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	681b      	ldr	r3, [r3, #0]
 80017c8:	430a      	orrs	r2, r1
 80017ca:	609a      	str	r2, [r3, #8]
}
 80017cc:	bf00      	nop
 80017ce:	370c      	adds	r7, #12
 80017d0:	46bd      	mov	sp, r7
 80017d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017d6:	4770      	bx	lr
 80017d8:	40012300 	.word	0x40012300
 80017dc:	0f000001 	.word	0x0f000001

080017e0 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 80017e0:	b580      	push	{r7, lr}
 80017e2:	b084      	sub	sp, #16
 80017e4:	af00      	add	r7, sp, #0
 80017e6:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80017ec:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 80017ee:	68fb      	ldr	r3, [r7, #12]
 80017f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80017f2:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 80017f6:	2b00      	cmp	r3, #0
 80017f8:	d13c      	bne.n	8001874 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80017fa:	68fb      	ldr	r3, [r7, #12]
 80017fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80017fe:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8001802:	68fb      	ldr	r3, [r7, #12]
 8001804:	641a      	str	r2, [r3, #64]	@ 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F7, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001806:	68fb      	ldr	r3, [r7, #12]
 8001808:	681b      	ldr	r3, [r3, #0]
 800180a:	689b      	ldr	r3, [r3, #8]
 800180c:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8001810:	2b00      	cmp	r3, #0
 8001812:	d12b      	bne.n	800186c <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001814:	68fb      	ldr	r3, [r7, #12]
 8001816:	699b      	ldr	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001818:	2b00      	cmp	r3, #0
 800181a:	d127      	bne.n	800186c <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 800181c:	68fb      	ldr	r3, [r7, #12]
 800181e:	681b      	ldr	r3, [r3, #0]
 8001820:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001822:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001826:	2b00      	cmp	r3, #0
 8001828:	d006      	beq.n	8001838 <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 800182a:	68fb      	ldr	r3, [r7, #12]
 800182c:	681b      	ldr	r3, [r3, #0]
 800182e:	689b      	ldr	r3, [r3, #8]
 8001830:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8001834:	2b00      	cmp	r3, #0
 8001836:	d119      	bne.n	800186c <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8001838:	68fb      	ldr	r3, [r7, #12]
 800183a:	681b      	ldr	r3, [r3, #0]
 800183c:	685a      	ldr	r2, [r3, #4]
 800183e:	68fb      	ldr	r3, [r7, #12]
 8001840:	681b      	ldr	r3, [r3, #0]
 8001842:	f022 0220 	bic.w	r2, r2, #32
 8001846:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8001848:	68fb      	ldr	r3, [r7, #12]
 800184a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800184c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8001850:	68fb      	ldr	r3, [r7, #12]
 8001852:	641a      	str	r2, [r3, #64]	@ 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001854:	68fb      	ldr	r3, [r7, #12]
 8001856:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001858:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800185c:	2b00      	cmp	r3, #0
 800185e:	d105      	bne.n	800186c <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001860:	68fb      	ldr	r3, [r7, #12]
 8001862:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001864:	f043 0201 	orr.w	r2, r3, #1
 8001868:	68fb      	ldr	r3, [r7, #12]
 800186a:	641a      	str	r2, [r3, #64]	@ 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 800186c:	68f8      	ldr	r0, [r7, #12]
 800186e:	f7ff fd49 	bl	8001304 <HAL_ADC_ConvCpltCallback>
    {
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8001872:	e00e      	b.n	8001892 <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8001874:	68fb      	ldr	r3, [r7, #12]
 8001876:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001878:	f003 0310 	and.w	r3, r3, #16
 800187c:	2b00      	cmp	r3, #0
 800187e:	d003      	beq.n	8001888 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8001880:	68f8      	ldr	r0, [r7, #12]
 8001882:	f7ff fd53 	bl	800132c <HAL_ADC_ErrorCallback>
}
 8001886:	e004      	b.n	8001892 <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8001888:	68fb      	ldr	r3, [r7, #12]
 800188a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800188c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800188e:	6878      	ldr	r0, [r7, #4]
 8001890:	4798      	blx	r3
}
 8001892:	bf00      	nop
 8001894:	3710      	adds	r7, #16
 8001896:	46bd      	mov	sp, r7
 8001898:	bd80      	pop	{r7, pc}

0800189a <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 800189a:	b580      	push	{r7, lr}
 800189c:	b084      	sub	sp, #16
 800189e:	af00      	add	r7, sp, #0
 80018a0:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80018a6:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 80018a8:	68f8      	ldr	r0, [r7, #12]
 80018aa:	f7ff fd35 	bl	8001318 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80018ae:	bf00      	nop
 80018b0:	3710      	adds	r7, #16
 80018b2:	46bd      	mov	sp, r7
 80018b4:	bd80      	pop	{r7, pc}

080018b6 <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 80018b6:	b580      	push	{r7, lr}
 80018b8:	b084      	sub	sp, #16
 80018ba:	af00      	add	r7, sp, #0
 80018bc:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80018c2:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 80018c4:	68fb      	ldr	r3, [r7, #12]
 80018c6:	2240      	movs	r2, #64	@ 0x40
 80018c8:	641a      	str	r2, [r3, #64]	@ 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 80018ca:	68fb      	ldr	r3, [r7, #12]
 80018cc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80018ce:	f043 0204 	orr.w	r2, r3, #4
 80018d2:	68fb      	ldr	r3, [r7, #12]
 80018d4:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 80018d6:	68f8      	ldr	r0, [r7, #12]
 80018d8:	f7ff fd28 	bl	800132c <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80018dc:	bf00      	nop
 80018de:	3710      	adds	r7, #16
 80018e0:	46bd      	mov	sp, r7
 80018e2:	bd80      	pop	{r7, pc}

080018e4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80018e4:	b480      	push	{r7}
 80018e6:	b085      	sub	sp, #20
 80018e8:	af00      	add	r7, sp, #0
 80018ea:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	f003 0307 	and.w	r3, r3, #7
 80018f2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80018f4:	4b0b      	ldr	r3, [pc, #44]	@ (8001924 <__NVIC_SetPriorityGrouping+0x40>)
 80018f6:	68db      	ldr	r3, [r3, #12]
 80018f8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80018fa:	68ba      	ldr	r2, [r7, #8]
 80018fc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001900:	4013      	ands	r3, r2
 8001902:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001904:	68fb      	ldr	r3, [r7, #12]
 8001906:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001908:	68bb      	ldr	r3, [r7, #8]
 800190a:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 800190c:	4b06      	ldr	r3, [pc, #24]	@ (8001928 <__NVIC_SetPriorityGrouping+0x44>)
 800190e:	4313      	orrs	r3, r2
 8001910:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001912:	4a04      	ldr	r2, [pc, #16]	@ (8001924 <__NVIC_SetPriorityGrouping+0x40>)
 8001914:	68bb      	ldr	r3, [r7, #8]
 8001916:	60d3      	str	r3, [r2, #12]
}
 8001918:	bf00      	nop
 800191a:	3714      	adds	r7, #20
 800191c:	46bd      	mov	sp, r7
 800191e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001922:	4770      	bx	lr
 8001924:	e000ed00 	.word	0xe000ed00
 8001928:	05fa0000 	.word	0x05fa0000

0800192c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800192c:	b480      	push	{r7}
 800192e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001930:	4b04      	ldr	r3, [pc, #16]	@ (8001944 <__NVIC_GetPriorityGrouping+0x18>)
 8001932:	68db      	ldr	r3, [r3, #12]
 8001934:	0a1b      	lsrs	r3, r3, #8
 8001936:	f003 0307 	and.w	r3, r3, #7
}
 800193a:	4618      	mov	r0, r3
 800193c:	46bd      	mov	sp, r7
 800193e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001942:	4770      	bx	lr
 8001944:	e000ed00 	.word	0xe000ed00

08001948 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001948:	b480      	push	{r7}
 800194a:	b083      	sub	sp, #12
 800194c:	af00      	add	r7, sp, #0
 800194e:	4603      	mov	r3, r0
 8001950:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001952:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001956:	2b00      	cmp	r3, #0
 8001958:	db0b      	blt.n	8001972 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800195a:	79fb      	ldrb	r3, [r7, #7]
 800195c:	f003 021f 	and.w	r2, r3, #31
 8001960:	4907      	ldr	r1, [pc, #28]	@ (8001980 <__NVIC_EnableIRQ+0x38>)
 8001962:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001966:	095b      	lsrs	r3, r3, #5
 8001968:	2001      	movs	r0, #1
 800196a:	fa00 f202 	lsl.w	r2, r0, r2
 800196e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001972:	bf00      	nop
 8001974:	370c      	adds	r7, #12
 8001976:	46bd      	mov	sp, r7
 8001978:	f85d 7b04 	ldr.w	r7, [sp], #4
 800197c:	4770      	bx	lr
 800197e:	bf00      	nop
 8001980:	e000e100 	.word	0xe000e100

08001984 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001984:	b480      	push	{r7}
 8001986:	b083      	sub	sp, #12
 8001988:	af00      	add	r7, sp, #0
 800198a:	4603      	mov	r3, r0
 800198c:	6039      	str	r1, [r7, #0]
 800198e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001990:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001994:	2b00      	cmp	r3, #0
 8001996:	db0a      	blt.n	80019ae <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001998:	683b      	ldr	r3, [r7, #0]
 800199a:	b2da      	uxtb	r2, r3
 800199c:	490c      	ldr	r1, [pc, #48]	@ (80019d0 <__NVIC_SetPriority+0x4c>)
 800199e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019a2:	0112      	lsls	r2, r2, #4
 80019a4:	b2d2      	uxtb	r2, r2
 80019a6:	440b      	add	r3, r1
 80019a8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80019ac:	e00a      	b.n	80019c4 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80019ae:	683b      	ldr	r3, [r7, #0]
 80019b0:	b2da      	uxtb	r2, r3
 80019b2:	4908      	ldr	r1, [pc, #32]	@ (80019d4 <__NVIC_SetPriority+0x50>)
 80019b4:	79fb      	ldrb	r3, [r7, #7]
 80019b6:	f003 030f 	and.w	r3, r3, #15
 80019ba:	3b04      	subs	r3, #4
 80019bc:	0112      	lsls	r2, r2, #4
 80019be:	b2d2      	uxtb	r2, r2
 80019c0:	440b      	add	r3, r1
 80019c2:	761a      	strb	r2, [r3, #24]
}
 80019c4:	bf00      	nop
 80019c6:	370c      	adds	r7, #12
 80019c8:	46bd      	mov	sp, r7
 80019ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ce:	4770      	bx	lr
 80019d0:	e000e100 	.word	0xe000e100
 80019d4:	e000ed00 	.word	0xe000ed00

080019d8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80019d8:	b480      	push	{r7}
 80019da:	b089      	sub	sp, #36	@ 0x24
 80019dc:	af00      	add	r7, sp, #0
 80019de:	60f8      	str	r0, [r7, #12]
 80019e0:	60b9      	str	r1, [r7, #8]
 80019e2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80019e4:	68fb      	ldr	r3, [r7, #12]
 80019e6:	f003 0307 	and.w	r3, r3, #7
 80019ea:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80019ec:	69fb      	ldr	r3, [r7, #28]
 80019ee:	f1c3 0307 	rsb	r3, r3, #7
 80019f2:	2b04      	cmp	r3, #4
 80019f4:	bf28      	it	cs
 80019f6:	2304      	movcs	r3, #4
 80019f8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80019fa:	69fb      	ldr	r3, [r7, #28]
 80019fc:	3304      	adds	r3, #4
 80019fe:	2b06      	cmp	r3, #6
 8001a00:	d902      	bls.n	8001a08 <NVIC_EncodePriority+0x30>
 8001a02:	69fb      	ldr	r3, [r7, #28]
 8001a04:	3b03      	subs	r3, #3
 8001a06:	e000      	b.n	8001a0a <NVIC_EncodePriority+0x32>
 8001a08:	2300      	movs	r3, #0
 8001a0a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001a0c:	f04f 32ff 	mov.w	r2, #4294967295
 8001a10:	69bb      	ldr	r3, [r7, #24]
 8001a12:	fa02 f303 	lsl.w	r3, r2, r3
 8001a16:	43da      	mvns	r2, r3
 8001a18:	68bb      	ldr	r3, [r7, #8]
 8001a1a:	401a      	ands	r2, r3
 8001a1c:	697b      	ldr	r3, [r7, #20]
 8001a1e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001a20:	f04f 31ff 	mov.w	r1, #4294967295
 8001a24:	697b      	ldr	r3, [r7, #20]
 8001a26:	fa01 f303 	lsl.w	r3, r1, r3
 8001a2a:	43d9      	mvns	r1, r3
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001a30:	4313      	orrs	r3, r2
         );
}
 8001a32:	4618      	mov	r0, r3
 8001a34:	3724      	adds	r7, #36	@ 0x24
 8001a36:	46bd      	mov	sp, r7
 8001a38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a3c:	4770      	bx	lr
	...

08001a40 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001a40:	b580      	push	{r7, lr}
 8001a42:	b082      	sub	sp, #8
 8001a44:	af00      	add	r7, sp, #0
 8001a46:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	3b01      	subs	r3, #1
 8001a4c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001a50:	d301      	bcc.n	8001a56 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001a52:	2301      	movs	r3, #1
 8001a54:	e00f      	b.n	8001a76 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001a56:	4a0a      	ldr	r2, [pc, #40]	@ (8001a80 <SysTick_Config+0x40>)
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	3b01      	subs	r3, #1
 8001a5c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001a5e:	210f      	movs	r1, #15
 8001a60:	f04f 30ff 	mov.w	r0, #4294967295
 8001a64:	f7ff ff8e 	bl	8001984 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001a68:	4b05      	ldr	r3, [pc, #20]	@ (8001a80 <SysTick_Config+0x40>)
 8001a6a:	2200      	movs	r2, #0
 8001a6c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001a6e:	4b04      	ldr	r3, [pc, #16]	@ (8001a80 <SysTick_Config+0x40>)
 8001a70:	2207      	movs	r2, #7
 8001a72:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001a74:	2300      	movs	r3, #0
}
 8001a76:	4618      	mov	r0, r3
 8001a78:	3708      	adds	r7, #8
 8001a7a:	46bd      	mov	sp, r7
 8001a7c:	bd80      	pop	{r7, pc}
 8001a7e:	bf00      	nop
 8001a80:	e000e010 	.word	0xe000e010

08001a84 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001a84:	b580      	push	{r7, lr}
 8001a86:	b082      	sub	sp, #8
 8001a88:	af00      	add	r7, sp, #0
 8001a8a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001a8c:	6878      	ldr	r0, [r7, #4]
 8001a8e:	f7ff ff29 	bl	80018e4 <__NVIC_SetPriorityGrouping>
}
 8001a92:	bf00      	nop
 8001a94:	3708      	adds	r7, #8
 8001a96:	46bd      	mov	sp, r7
 8001a98:	bd80      	pop	{r7, pc}

08001a9a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001a9a:	b580      	push	{r7, lr}
 8001a9c:	b086      	sub	sp, #24
 8001a9e:	af00      	add	r7, sp, #0
 8001aa0:	4603      	mov	r3, r0
 8001aa2:	60b9      	str	r1, [r7, #8]
 8001aa4:	607a      	str	r2, [r7, #4]
 8001aa6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001aa8:	2300      	movs	r3, #0
 8001aaa:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001aac:	f7ff ff3e 	bl	800192c <__NVIC_GetPriorityGrouping>
 8001ab0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001ab2:	687a      	ldr	r2, [r7, #4]
 8001ab4:	68b9      	ldr	r1, [r7, #8]
 8001ab6:	6978      	ldr	r0, [r7, #20]
 8001ab8:	f7ff ff8e 	bl	80019d8 <NVIC_EncodePriority>
 8001abc:	4602      	mov	r2, r0
 8001abe:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001ac2:	4611      	mov	r1, r2
 8001ac4:	4618      	mov	r0, r3
 8001ac6:	f7ff ff5d 	bl	8001984 <__NVIC_SetPriority>
}
 8001aca:	bf00      	nop
 8001acc:	3718      	adds	r7, #24
 8001ace:	46bd      	mov	sp, r7
 8001ad0:	bd80      	pop	{r7, pc}

08001ad2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001ad2:	b580      	push	{r7, lr}
 8001ad4:	b082      	sub	sp, #8
 8001ad6:	af00      	add	r7, sp, #0
 8001ad8:	4603      	mov	r3, r0
 8001ada:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001adc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ae0:	4618      	mov	r0, r3
 8001ae2:	f7ff ff31 	bl	8001948 <__NVIC_EnableIRQ>
}
 8001ae6:	bf00      	nop
 8001ae8:	3708      	adds	r7, #8
 8001aea:	46bd      	mov	sp, r7
 8001aec:	bd80      	pop	{r7, pc}

08001aee <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001aee:	b580      	push	{r7, lr}
 8001af0:	b082      	sub	sp, #8
 8001af2:	af00      	add	r7, sp, #0
 8001af4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001af6:	6878      	ldr	r0, [r7, #4]
 8001af8:	f7ff ffa2 	bl	8001a40 <SysTick_Config>
 8001afc:	4603      	mov	r3, r0
}
 8001afe:	4618      	mov	r0, r3
 8001b00:	3708      	adds	r7, #8
 8001b02:	46bd      	mov	sp, r7
 8001b04:	bd80      	pop	{r7, pc}
	...

08001b08 <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 8001b08:	b480      	push	{r7}
 8001b0a:	af00      	add	r7, sp, #0
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 8001b0c:	f3bf 8f5f 	dmb	sy
}
 8001b10:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 8001b12:	4b07      	ldr	r3, [pc, #28]	@ (8001b30 <HAL_MPU_Disable+0x28>)
 8001b14:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b16:	4a06      	ldr	r2, [pc, #24]	@ (8001b30 <HAL_MPU_Disable+0x28>)
 8001b18:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001b1c:	6253      	str	r3, [r2, #36]	@ 0x24
  
  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 8001b1e:	4b05      	ldr	r3, [pc, #20]	@ (8001b34 <HAL_MPU_Disable+0x2c>)
 8001b20:	2200      	movs	r2, #0
 8001b22:	605a      	str	r2, [r3, #4]
}
 8001b24:	bf00      	nop
 8001b26:	46bd      	mov	sp, r7
 8001b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b2c:	4770      	bx	lr
 8001b2e:	bf00      	nop
 8001b30:	e000ed00 	.word	0xe000ed00
 8001b34:	e000ed90 	.word	0xe000ed90

08001b38 <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 8001b38:	b480      	push	{r7}
 8001b3a:	b083      	sub	sp, #12
 8001b3c:	af00      	add	r7, sp, #0
 8001b3e:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8001b40:	4a0b      	ldr	r2, [pc, #44]	@ (8001b70 <HAL_MPU_Enable+0x38>)
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	f043 0301 	orr.w	r3, r3, #1
 8001b48:	6053      	str	r3, [r2, #4]
  
  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 8001b4a:	4b0a      	ldr	r3, [pc, #40]	@ (8001b74 <HAL_MPU_Enable+0x3c>)
 8001b4c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b4e:	4a09      	ldr	r2, [pc, #36]	@ (8001b74 <HAL_MPU_Enable+0x3c>)
 8001b50:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001b54:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 8001b56:	f3bf 8f4f 	dsb	sy
}
 8001b5a:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001b5c:	f3bf 8f6f 	isb	sy
}
 8001b60:	bf00      	nop
  
  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 8001b62:	bf00      	nop
 8001b64:	370c      	adds	r7, #12
 8001b66:	46bd      	mov	sp, r7
 8001b68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b6c:	4770      	bx	lr
 8001b6e:	bf00      	nop
 8001b70:	e000ed90 	.word	0xe000ed90
 8001b74:	e000ed00 	.word	0xe000ed00

08001b78 <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(MPU_Region_InitTypeDef *MPU_Init)
{
 8001b78:	b480      	push	{r7}
 8001b7a:	b083      	sub	sp, #12
 8001b7c:	af00      	add	r7, sp, #0
 8001b7e:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	785a      	ldrb	r2, [r3, #1]
 8001b84:	4b1b      	ldr	r3, [pc, #108]	@ (8001bf4 <HAL_MPU_ConfigRegion+0x7c>)
 8001b86:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 8001b88:	4b1a      	ldr	r3, [pc, #104]	@ (8001bf4 <HAL_MPU_ConfigRegion+0x7c>)
 8001b8a:	691b      	ldr	r3, [r3, #16]
 8001b8c:	4a19      	ldr	r2, [pc, #100]	@ (8001bf4 <HAL_MPU_ConfigRegion+0x7c>)
 8001b8e:	f023 0301 	bic.w	r3, r3, #1
 8001b92:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 8001b94:	4a17      	ldr	r2, [pc, #92]	@ (8001bf4 <HAL_MPU_ConfigRegion+0x7c>)
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	685b      	ldr	r3, [r3, #4]
 8001b9a:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	7b1b      	ldrb	r3, [r3, #12]
 8001ba0:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	7adb      	ldrb	r3, [r3, #11]
 8001ba6:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001ba8:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	7a9b      	ldrb	r3, [r3, #10]
 8001bae:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8001bb0:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	7b5b      	ldrb	r3, [r3, #13]
 8001bb6:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8001bb8:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	7b9b      	ldrb	r3, [r3, #14]
 8001bbe:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8001bc0:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	7bdb      	ldrb	r3, [r3, #15]
 8001bc6:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8001bc8:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	7a5b      	ldrb	r3, [r3, #9]
 8001bce:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8001bd0:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	7a1b      	ldrb	r3, [r3, #8]
 8001bd6:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8001bd8:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 8001bda:	687a      	ldr	r2, [r7, #4]
 8001bdc:	7812      	ldrb	r2, [r2, #0]
 8001bde:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001be0:	4a04      	ldr	r2, [pc, #16]	@ (8001bf4 <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8001be2:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001be4:	6113      	str	r3, [r2, #16]
}
 8001be6:	bf00      	nop
 8001be8:	370c      	adds	r7, #12
 8001bea:	46bd      	mov	sp, r7
 8001bec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bf0:	4770      	bx	lr
 8001bf2:	bf00      	nop
 8001bf4:	e000ed90 	.word	0xe000ed90

08001bf8 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001bf8:	b580      	push	{r7, lr}
 8001bfa:	b086      	sub	sp, #24
 8001bfc:	af00      	add	r7, sp, #0
 8001bfe:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001c00:	2300      	movs	r3, #0
 8001c02:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8001c04:	f7ff f942 	bl	8000e8c <HAL_GetTick>
 8001c08:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	2b00      	cmp	r3, #0
 8001c0e:	d101      	bne.n	8001c14 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8001c10:	2301      	movs	r3, #1
 8001c12:	e099      	b.n	8001d48 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	2202      	movs	r2, #2
 8001c18:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	2200      	movs	r2, #0
 8001c20:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	681b      	ldr	r3, [r3, #0]
 8001c28:	681a      	ldr	r2, [r3, #0]
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	681b      	ldr	r3, [r3, #0]
 8001c2e:	f022 0201 	bic.w	r2, r2, #1
 8001c32:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001c34:	e00f      	b.n	8001c56 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001c36:	f7ff f929 	bl	8000e8c <HAL_GetTick>
 8001c3a:	4602      	mov	r2, r0
 8001c3c:	693b      	ldr	r3, [r7, #16]
 8001c3e:	1ad3      	subs	r3, r2, r3
 8001c40:	2b05      	cmp	r3, #5
 8001c42:	d908      	bls.n	8001c56 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	2220      	movs	r2, #32
 8001c48:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	2203      	movs	r2, #3
 8001c4e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8001c52:	2303      	movs	r3, #3
 8001c54:	e078      	b.n	8001d48 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	681b      	ldr	r3, [r3, #0]
 8001c5a:	681b      	ldr	r3, [r3, #0]
 8001c5c:	f003 0301 	and.w	r3, r3, #1
 8001c60:	2b00      	cmp	r3, #0
 8001c62:	d1e8      	bne.n	8001c36 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	681b      	ldr	r3, [r3, #0]
 8001c68:	681b      	ldr	r3, [r3, #0]
 8001c6a:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8001c6c:	697a      	ldr	r2, [r7, #20]
 8001c6e:	4b38      	ldr	r3, [pc, #224]	@ (8001d50 <HAL_DMA_Init+0x158>)
 8001c70:	4013      	ands	r3, r2
 8001c72:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	685a      	ldr	r2, [r3, #4]
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	689b      	ldr	r3, [r3, #8]
 8001c7c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001c82:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	691b      	ldr	r3, [r3, #16]
 8001c88:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001c8e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	699b      	ldr	r3, [r3, #24]
 8001c94:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001c9a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	6a1b      	ldr	r3, [r3, #32]
 8001ca0:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001ca2:	697a      	ldr	r2, [r7, #20]
 8001ca4:	4313      	orrs	r3, r2
 8001ca6:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001cac:	2b04      	cmp	r3, #4
 8001cae:	d107      	bne.n	8001cc0 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cb8:	4313      	orrs	r3, r2
 8001cba:	697a      	ldr	r2, [r7, #20]
 8001cbc:	4313      	orrs	r3, r2
 8001cbe:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	681b      	ldr	r3, [r3, #0]
 8001cc4:	697a      	ldr	r2, [r7, #20]
 8001cc6:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	681b      	ldr	r3, [r3, #0]
 8001ccc:	695b      	ldr	r3, [r3, #20]
 8001cce:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8001cd0:	697b      	ldr	r3, [r7, #20]
 8001cd2:	f023 0307 	bic.w	r3, r3, #7
 8001cd6:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001cdc:	697a      	ldr	r2, [r7, #20]
 8001cde:	4313      	orrs	r3, r2
 8001ce0:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001ce6:	2b04      	cmp	r3, #4
 8001ce8:	d117      	bne.n	8001d1a <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001cee:	697a      	ldr	r2, [r7, #20]
 8001cf0:	4313      	orrs	r3, r2
 8001cf2:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001cf8:	2b00      	cmp	r3, #0
 8001cfa:	d00e      	beq.n	8001d1a <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8001cfc:	6878      	ldr	r0, [r7, #4]
 8001cfe:	f000 fa77 	bl	80021f0 <DMA_CheckFifoParam>
 8001d02:	4603      	mov	r3, r0
 8001d04:	2b00      	cmp	r3, #0
 8001d06:	d008      	beq.n	8001d1a <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	2240      	movs	r2, #64	@ 0x40
 8001d0c:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_RESET;
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	2200      	movs	r2, #0
 8001d12:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8001d16:	2301      	movs	r3, #1
 8001d18:	e016      	b.n	8001d48 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	681b      	ldr	r3, [r3, #0]
 8001d1e:	697a      	ldr	r2, [r7, #20]
 8001d20:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8001d22:	6878      	ldr	r0, [r7, #4]
 8001d24:	f000 fa2e 	bl	8002184 <DMA_CalcBaseAndBitshift>
 8001d28:	4603      	mov	r3, r0
 8001d2a:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001d30:	223f      	movs	r2, #63	@ 0x3f
 8001d32:	409a      	lsls	r2, r3
 8001d34:	68fb      	ldr	r3, [r7, #12]
 8001d36:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	2200      	movs	r2, #0
 8001d3c:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	2201      	movs	r2, #1
 8001d42:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8001d46:	2300      	movs	r3, #0
}
 8001d48:	4618      	mov	r0, r3
 8001d4a:	3718      	adds	r7, #24
 8001d4c:	46bd      	mov	sp, r7
 8001d4e:	bd80      	pop	{r7, pc}
 8001d50:	e010803f 	.word	0xe010803f

08001d54 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001d54:	b580      	push	{r7, lr}
 8001d56:	b086      	sub	sp, #24
 8001d58:	af00      	add	r7, sp, #0
 8001d5a:	60f8      	str	r0, [r7, #12]
 8001d5c:	60b9      	str	r1, [r7, #8]
 8001d5e:	607a      	str	r2, [r7, #4]
 8001d60:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001d62:	2300      	movs	r3, #0
 8001d64:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001d66:	68fb      	ldr	r3, [r7, #12]
 8001d68:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001d6a:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8001d6c:	68fb      	ldr	r3, [r7, #12]
 8001d6e:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8001d72:	2b01      	cmp	r3, #1
 8001d74:	d101      	bne.n	8001d7a <HAL_DMA_Start_IT+0x26>
 8001d76:	2302      	movs	r3, #2
 8001d78:	e048      	b.n	8001e0c <HAL_DMA_Start_IT+0xb8>
 8001d7a:	68fb      	ldr	r3, [r7, #12]
 8001d7c:	2201      	movs	r2, #1
 8001d7e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8001d82:	68fb      	ldr	r3, [r7, #12]
 8001d84:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001d88:	b2db      	uxtb	r3, r3
 8001d8a:	2b01      	cmp	r3, #1
 8001d8c:	d137      	bne.n	8001dfe <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001d8e:	68fb      	ldr	r3, [r7, #12]
 8001d90:	2202      	movs	r2, #2
 8001d92:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001d96:	68fb      	ldr	r3, [r7, #12]
 8001d98:	2200      	movs	r2, #0
 8001d9a:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001d9c:	683b      	ldr	r3, [r7, #0]
 8001d9e:	687a      	ldr	r2, [r7, #4]
 8001da0:	68b9      	ldr	r1, [r7, #8]
 8001da2:	68f8      	ldr	r0, [r7, #12]
 8001da4:	f000 f9c0 	bl	8002128 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001da8:	68fb      	ldr	r3, [r7, #12]
 8001daa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001dac:	223f      	movs	r2, #63	@ 0x3f
 8001dae:	409a      	lsls	r2, r3
 8001db0:	693b      	ldr	r3, [r7, #16]
 8001db2:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8001db4:	68fb      	ldr	r3, [r7, #12]
 8001db6:	681b      	ldr	r3, [r3, #0]
 8001db8:	681a      	ldr	r2, [r3, #0]
 8001dba:	68fb      	ldr	r3, [r7, #12]
 8001dbc:	681b      	ldr	r3, [r3, #0]
 8001dbe:	f042 0216 	orr.w	r2, r2, #22
 8001dc2:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR |= DMA_IT_FE;
 8001dc4:	68fb      	ldr	r3, [r7, #12]
 8001dc6:	681b      	ldr	r3, [r3, #0]
 8001dc8:	695a      	ldr	r2, [r3, #20]
 8001dca:	68fb      	ldr	r3, [r7, #12]
 8001dcc:	681b      	ldr	r3, [r3, #0]
 8001dce:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8001dd2:	615a      	str	r2, [r3, #20]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8001dd4:	68fb      	ldr	r3, [r7, #12]
 8001dd6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001dd8:	2b00      	cmp	r3, #0
 8001dda:	d007      	beq.n	8001dec <HAL_DMA_Start_IT+0x98>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8001ddc:	68fb      	ldr	r3, [r7, #12]
 8001dde:	681b      	ldr	r3, [r3, #0]
 8001de0:	681a      	ldr	r2, [r3, #0]
 8001de2:	68fb      	ldr	r3, [r7, #12]
 8001de4:	681b      	ldr	r3, [r3, #0]
 8001de6:	f042 0208 	orr.w	r2, r2, #8
 8001dea:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8001dec:	68fb      	ldr	r3, [r7, #12]
 8001dee:	681b      	ldr	r3, [r3, #0]
 8001df0:	681a      	ldr	r2, [r3, #0]
 8001df2:	68fb      	ldr	r3, [r7, #12]
 8001df4:	681b      	ldr	r3, [r3, #0]
 8001df6:	f042 0201 	orr.w	r2, r2, #1
 8001dfa:	601a      	str	r2, [r3, #0]
 8001dfc:	e005      	b.n	8001e0a <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8001dfe:	68fb      	ldr	r3, [r7, #12]
 8001e00:	2200      	movs	r2, #0
 8001e02:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8001e06:	2302      	movs	r3, #2
 8001e08:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8001e0a:	7dfb      	ldrb	r3, [r7, #23]
}
 8001e0c:	4618      	mov	r0, r3
 8001e0e:	3718      	adds	r7, #24
 8001e10:	46bd      	mov	sp, r7
 8001e12:	bd80      	pop	{r7, pc}

08001e14 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001e14:	b580      	push	{r7, lr}
 8001e16:	b086      	sub	sp, #24
 8001e18:	af00      	add	r7, sp, #0
 8001e1a:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0;
 8001e1c:	2300      	movs	r3, #0
 8001e1e:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600;
 8001e20:	4b8e      	ldr	r3, [pc, #568]	@ (800205c <HAL_DMA_IRQHandler+0x248>)
 8001e22:	681b      	ldr	r3, [r3, #0]
 8001e24:	4a8e      	ldr	r2, [pc, #568]	@ (8002060 <HAL_DMA_IRQHandler+0x24c>)
 8001e26:	fba2 2303 	umull	r2, r3, r2, r3
 8001e2a:	0a9b      	lsrs	r3, r3, #10
 8001e2c:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001e32:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8001e34:	693b      	ldr	r3, [r7, #16]
 8001e36:	681b      	ldr	r3, [r3, #0]
 8001e38:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001e3e:	2208      	movs	r2, #8
 8001e40:	409a      	lsls	r2, r3
 8001e42:	68fb      	ldr	r3, [r7, #12]
 8001e44:	4013      	ands	r3, r2
 8001e46:	2b00      	cmp	r3, #0
 8001e48:	d01a      	beq.n	8001e80 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	681b      	ldr	r3, [r3, #0]
 8001e4e:	681b      	ldr	r3, [r3, #0]
 8001e50:	f003 0304 	and.w	r3, r3, #4
 8001e54:	2b00      	cmp	r3, #0
 8001e56:	d013      	beq.n	8001e80 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	681b      	ldr	r3, [r3, #0]
 8001e5c:	681a      	ldr	r2, [r3, #0]
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	681b      	ldr	r3, [r3, #0]
 8001e62:	f022 0204 	bic.w	r2, r2, #4
 8001e66:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001e6c:	2208      	movs	r2, #8
 8001e6e:	409a      	lsls	r2, r3
 8001e70:	693b      	ldr	r3, [r7, #16]
 8001e72:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001e78:	f043 0201 	orr.w	r2, r3, #1
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001e84:	2201      	movs	r2, #1
 8001e86:	409a      	lsls	r2, r3
 8001e88:	68fb      	ldr	r3, [r7, #12]
 8001e8a:	4013      	ands	r3, r2
 8001e8c:	2b00      	cmp	r3, #0
 8001e8e:	d012      	beq.n	8001eb6 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	681b      	ldr	r3, [r3, #0]
 8001e94:	695b      	ldr	r3, [r3, #20]
 8001e96:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001e9a:	2b00      	cmp	r3, #0
 8001e9c:	d00b      	beq.n	8001eb6 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001ea2:	2201      	movs	r2, #1
 8001ea4:	409a      	lsls	r2, r3
 8001ea6:	693b      	ldr	r3, [r7, #16]
 8001ea8:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001eae:	f043 0202 	orr.w	r2, r3, #2
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001eba:	2204      	movs	r2, #4
 8001ebc:	409a      	lsls	r2, r3
 8001ebe:	68fb      	ldr	r3, [r7, #12]
 8001ec0:	4013      	ands	r3, r2
 8001ec2:	2b00      	cmp	r3, #0
 8001ec4:	d012      	beq.n	8001eec <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	681b      	ldr	r3, [r3, #0]
 8001eca:	681b      	ldr	r3, [r3, #0]
 8001ecc:	f003 0302 	and.w	r3, r3, #2
 8001ed0:	2b00      	cmp	r3, #0
 8001ed2:	d00b      	beq.n	8001eec <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001ed8:	2204      	movs	r2, #4
 8001eda:	409a      	lsls	r2, r3
 8001edc:	693b      	ldr	r3, [r7, #16]
 8001ede:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001ee4:	f043 0204 	orr.w	r2, r3, #4
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001ef0:	2210      	movs	r2, #16
 8001ef2:	409a      	lsls	r2, r3
 8001ef4:	68fb      	ldr	r3, [r7, #12]
 8001ef6:	4013      	ands	r3, r2
 8001ef8:	2b00      	cmp	r3, #0
 8001efa:	d043      	beq.n	8001f84 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	681b      	ldr	r3, [r3, #0]
 8001f00:	681b      	ldr	r3, [r3, #0]
 8001f02:	f003 0308 	and.w	r3, r3, #8
 8001f06:	2b00      	cmp	r3, #0
 8001f08:	d03c      	beq.n	8001f84 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001f0e:	2210      	movs	r2, #16
 8001f10:	409a      	lsls	r2, r3
 8001f12:	693b      	ldr	r3, [r7, #16]
 8001f14:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	681b      	ldr	r3, [r3, #0]
 8001f1a:	681b      	ldr	r3, [r3, #0]
 8001f1c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001f20:	2b00      	cmp	r3, #0
 8001f22:	d018      	beq.n	8001f56 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	681b      	ldr	r3, [r3, #0]
 8001f28:	681b      	ldr	r3, [r3, #0]
 8001f2a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001f2e:	2b00      	cmp	r3, #0
 8001f30:	d108      	bne.n	8001f44 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f36:	2b00      	cmp	r3, #0
 8001f38:	d024      	beq.n	8001f84 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f3e:	6878      	ldr	r0, [r7, #4]
 8001f40:	4798      	blx	r3
 8001f42:	e01f      	b.n	8001f84 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001f48:	2b00      	cmp	r3, #0
 8001f4a:	d01b      	beq.n	8001f84 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001f50:	6878      	ldr	r0, [r7, #4]
 8001f52:	4798      	blx	r3
 8001f54:	e016      	b.n	8001f84 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	681b      	ldr	r3, [r3, #0]
 8001f5a:	681b      	ldr	r3, [r3, #0]
 8001f5c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001f60:	2b00      	cmp	r3, #0
 8001f62:	d107      	bne.n	8001f74 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	681b      	ldr	r3, [r3, #0]
 8001f68:	681a      	ldr	r2, [r3, #0]
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	681b      	ldr	r3, [r3, #0]
 8001f6e:	f022 0208 	bic.w	r2, r2, #8
 8001f72:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f78:	2b00      	cmp	r3, #0
 8001f7a:	d003      	beq.n	8001f84 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f80:	6878      	ldr	r0, [r7, #4]
 8001f82:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001f88:	2220      	movs	r2, #32
 8001f8a:	409a      	lsls	r2, r3
 8001f8c:	68fb      	ldr	r3, [r7, #12]
 8001f8e:	4013      	ands	r3, r2
 8001f90:	2b00      	cmp	r3, #0
 8001f92:	f000 808f 	beq.w	80020b4 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	681b      	ldr	r3, [r3, #0]
 8001f9a:	681b      	ldr	r3, [r3, #0]
 8001f9c:	f003 0310 	and.w	r3, r3, #16
 8001fa0:	2b00      	cmp	r3, #0
 8001fa2:	f000 8087 	beq.w	80020b4 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001faa:	2220      	movs	r2, #32
 8001fac:	409a      	lsls	r2, r3
 8001fae:	693b      	ldr	r3, [r7, #16]
 8001fb0:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001fb8:	b2db      	uxtb	r3, r3
 8001fba:	2b05      	cmp	r3, #5
 8001fbc:	d136      	bne.n	800202c <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	681b      	ldr	r3, [r3, #0]
 8001fc2:	681a      	ldr	r2, [r3, #0]
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	681b      	ldr	r3, [r3, #0]
 8001fc8:	f022 0216 	bic.w	r2, r2, #22
 8001fcc:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	681b      	ldr	r3, [r3, #0]
 8001fd2:	695a      	ldr	r2, [r3, #20]
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	681b      	ldr	r3, [r3, #0]
 8001fd8:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8001fdc:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001fe2:	2b00      	cmp	r3, #0
 8001fe4:	d103      	bne.n	8001fee <HAL_DMA_IRQHandler+0x1da>
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001fea:	2b00      	cmp	r3, #0
 8001fec:	d007      	beq.n	8001ffe <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	681b      	ldr	r3, [r3, #0]
 8001ff2:	681a      	ldr	r2, [r3, #0]
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	681b      	ldr	r3, [r3, #0]
 8001ff8:	f022 0208 	bic.w	r2, r2, #8
 8001ffc:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002002:	223f      	movs	r2, #63	@ 0x3f
 8002004:	409a      	lsls	r2, r3
 8002006:	693b      	ldr	r3, [r7, #16]
 8002008:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	2201      	movs	r2, #1
 800200e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	2200      	movs	r2, #0
 8002016:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800201e:	2b00      	cmp	r3, #0
 8002020:	d07e      	beq.n	8002120 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002026:	6878      	ldr	r0, [r7, #4]
 8002028:	4798      	blx	r3
        }
        return;
 800202a:	e079      	b.n	8002120 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	681b      	ldr	r3, [r3, #0]
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002036:	2b00      	cmp	r3, #0
 8002038:	d01d      	beq.n	8002076 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	681b      	ldr	r3, [r3, #0]
 800203e:	681b      	ldr	r3, [r3, #0]
 8002040:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002044:	2b00      	cmp	r3, #0
 8002046:	d10d      	bne.n	8002064 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800204c:	2b00      	cmp	r3, #0
 800204e:	d031      	beq.n	80020b4 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002054:	6878      	ldr	r0, [r7, #4]
 8002056:	4798      	blx	r3
 8002058:	e02c      	b.n	80020b4 <HAL_DMA_IRQHandler+0x2a0>
 800205a:	bf00      	nop
 800205c:	20000000 	.word	0x20000000
 8002060:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002068:	2b00      	cmp	r3, #0
 800206a:	d023      	beq.n	80020b4 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002070:	6878      	ldr	r0, [r7, #4]
 8002072:	4798      	blx	r3
 8002074:	e01e      	b.n	80020b4 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	681b      	ldr	r3, [r3, #0]
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002080:	2b00      	cmp	r3, #0
 8002082:	d10f      	bne.n	80020a4 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	681b      	ldr	r3, [r3, #0]
 8002088:	681a      	ldr	r2, [r3, #0]
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	681b      	ldr	r3, [r3, #0]
 800208e:	f022 0210 	bic.w	r2, r2, #16
 8002092:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	2201      	movs	r2, #1
 8002098:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	2200      	movs	r2, #0
 80020a0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        }

        if(hdma->XferCpltCallback != NULL)
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80020a8:	2b00      	cmp	r3, #0
 80020aa:	d003      	beq.n	80020b4 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80020b0:	6878      	ldr	r0, [r7, #4]
 80020b2:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80020b8:	2b00      	cmp	r3, #0
 80020ba:	d032      	beq.n	8002122 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80020c0:	f003 0301 	and.w	r3, r3, #1
 80020c4:	2b00      	cmp	r3, #0
 80020c6:	d022      	beq.n	800210e <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	2205      	movs	r2, #5
 80020cc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	681b      	ldr	r3, [r3, #0]
 80020d4:	681a      	ldr	r2, [r3, #0]
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	681b      	ldr	r3, [r3, #0]
 80020da:	f022 0201 	bic.w	r2, r2, #1
 80020de:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80020e0:	68bb      	ldr	r3, [r7, #8]
 80020e2:	3301      	adds	r3, #1
 80020e4:	60bb      	str	r3, [r7, #8]
 80020e6:	697a      	ldr	r2, [r7, #20]
 80020e8:	429a      	cmp	r2, r3
 80020ea:	d307      	bcc.n	80020fc <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	681b      	ldr	r3, [r3, #0]
 80020f0:	681b      	ldr	r3, [r3, #0]
 80020f2:	f003 0301 	and.w	r3, r3, #1
 80020f6:	2b00      	cmp	r3, #0
 80020f8:	d1f2      	bne.n	80020e0 <HAL_DMA_IRQHandler+0x2cc>
 80020fa:	e000      	b.n	80020fe <HAL_DMA_IRQHandler+0x2ea>
          break;
 80020fc:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	2201      	movs	r2, #1
 8002102:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	2200      	movs	r2, #0
 800210a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    }

    if(hdma->XferErrorCallback != NULL)
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002112:	2b00      	cmp	r3, #0
 8002114:	d005      	beq.n	8002122 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800211a:	6878      	ldr	r0, [r7, #4]
 800211c:	4798      	blx	r3
 800211e:	e000      	b.n	8002122 <HAL_DMA_IRQHandler+0x30e>
        return;
 8002120:	bf00      	nop
    }
  }
}
 8002122:	3718      	adds	r7, #24
 8002124:	46bd      	mov	sp, r7
 8002126:	bd80      	pop	{r7, pc}

08002128 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002128:	b480      	push	{r7}
 800212a:	b085      	sub	sp, #20
 800212c:	af00      	add	r7, sp, #0
 800212e:	60f8      	str	r0, [r7, #12]
 8002130:	60b9      	str	r1, [r7, #8]
 8002132:	607a      	str	r2, [r7, #4]
 8002134:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8002136:	68fb      	ldr	r3, [r7, #12]
 8002138:	681b      	ldr	r3, [r3, #0]
 800213a:	681a      	ldr	r2, [r3, #0]
 800213c:	68fb      	ldr	r3, [r7, #12]
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8002144:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8002146:	68fb      	ldr	r3, [r7, #12]
 8002148:	681b      	ldr	r3, [r3, #0]
 800214a:	683a      	ldr	r2, [r7, #0]
 800214c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800214e:	68fb      	ldr	r3, [r7, #12]
 8002150:	689b      	ldr	r3, [r3, #8]
 8002152:	2b40      	cmp	r3, #64	@ 0x40
 8002154:	d108      	bne.n	8002168 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8002156:	68fb      	ldr	r3, [r7, #12]
 8002158:	681b      	ldr	r3, [r3, #0]
 800215a:	687a      	ldr	r2, [r7, #4]
 800215c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800215e:	68fb      	ldr	r3, [r7, #12]
 8002160:	681b      	ldr	r3, [r3, #0]
 8002162:	68ba      	ldr	r2, [r7, #8]
 8002164:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8002166:	e007      	b.n	8002178 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8002168:	68fb      	ldr	r3, [r7, #12]
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	68ba      	ldr	r2, [r7, #8]
 800216e:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8002170:	68fb      	ldr	r3, [r7, #12]
 8002172:	681b      	ldr	r3, [r3, #0]
 8002174:	687a      	ldr	r2, [r7, #4]
 8002176:	60da      	str	r2, [r3, #12]
}
 8002178:	bf00      	nop
 800217a:	3714      	adds	r7, #20
 800217c:	46bd      	mov	sp, r7
 800217e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002182:	4770      	bx	lr

08002184 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002184:	b480      	push	{r7}
 8002186:	b085      	sub	sp, #20
 8002188:	af00      	add	r7, sp, #0
 800218a:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	681b      	ldr	r3, [r3, #0]
 8002190:	b2db      	uxtb	r3, r3
 8002192:	3b10      	subs	r3, #16
 8002194:	4a13      	ldr	r2, [pc, #76]	@ (80021e4 <DMA_CalcBaseAndBitshift+0x60>)
 8002196:	fba2 2303 	umull	r2, r3, r2, r3
 800219a:	091b      	lsrs	r3, r3, #4
 800219c:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800219e:	4a12      	ldr	r2, [pc, #72]	@ (80021e8 <DMA_CalcBaseAndBitshift+0x64>)
 80021a0:	68fb      	ldr	r3, [r7, #12]
 80021a2:	4413      	add	r3, r2
 80021a4:	781b      	ldrb	r3, [r3, #0]
 80021a6:	461a      	mov	r2, r3
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 80021ac:	68fb      	ldr	r3, [r7, #12]
 80021ae:	2b03      	cmp	r3, #3
 80021b0:	d908      	bls.n	80021c4 <DMA_CalcBaseAndBitshift+0x40>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	681b      	ldr	r3, [r3, #0]
 80021b6:	461a      	mov	r2, r3
 80021b8:	4b0c      	ldr	r3, [pc, #48]	@ (80021ec <DMA_CalcBaseAndBitshift+0x68>)
 80021ba:	4013      	ands	r3, r2
 80021bc:	1d1a      	adds	r2, r3, #4
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	659a      	str	r2, [r3, #88]	@ 0x58
 80021c2:	e006      	b.n	80021d2 <DMA_CalcBaseAndBitshift+0x4e>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	681b      	ldr	r3, [r3, #0]
 80021c8:	461a      	mov	r2, r3
 80021ca:	4b08      	ldr	r3, [pc, #32]	@ (80021ec <DMA_CalcBaseAndBitshift+0x68>)
 80021cc:	4013      	ands	r3, r2
 80021ce:	687a      	ldr	r2, [r7, #4]
 80021d0:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 80021d6:	4618      	mov	r0, r3
 80021d8:	3714      	adds	r7, #20
 80021da:	46bd      	mov	sp, r7
 80021dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021e0:	4770      	bx	lr
 80021e2:	bf00      	nop
 80021e4:	aaaaaaab 	.word	0xaaaaaaab
 80021e8:	08006adc 	.word	0x08006adc
 80021ec:	fffffc00 	.word	0xfffffc00

080021f0 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80021f0:	b480      	push	{r7}
 80021f2:	b085      	sub	sp, #20
 80021f4:	af00      	add	r7, sp, #0
 80021f6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80021f8:	2300      	movs	r3, #0
 80021fa:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002200:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	699b      	ldr	r3, [r3, #24]
 8002206:	2b00      	cmp	r3, #0
 8002208:	d11f      	bne.n	800224a <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800220a:	68bb      	ldr	r3, [r7, #8]
 800220c:	2b03      	cmp	r3, #3
 800220e:	d856      	bhi.n	80022be <DMA_CheckFifoParam+0xce>
 8002210:	a201      	add	r2, pc, #4	@ (adr r2, 8002218 <DMA_CheckFifoParam+0x28>)
 8002212:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002216:	bf00      	nop
 8002218:	08002229 	.word	0x08002229
 800221c:	0800223b 	.word	0x0800223b
 8002220:	08002229 	.word	0x08002229
 8002224:	080022bf 	.word	0x080022bf
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800222c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002230:	2b00      	cmp	r3, #0
 8002232:	d046      	beq.n	80022c2 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8002234:	2301      	movs	r3, #1
 8002236:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002238:	e043      	b.n	80022c2 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800223e:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8002242:	d140      	bne.n	80022c6 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8002244:	2301      	movs	r3, #1
 8002246:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002248:	e03d      	b.n	80022c6 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	699b      	ldr	r3, [r3, #24]
 800224e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002252:	d121      	bne.n	8002298 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8002254:	68bb      	ldr	r3, [r7, #8]
 8002256:	2b03      	cmp	r3, #3
 8002258:	d837      	bhi.n	80022ca <DMA_CheckFifoParam+0xda>
 800225a:	a201      	add	r2, pc, #4	@ (adr r2, 8002260 <DMA_CheckFifoParam+0x70>)
 800225c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002260:	08002271 	.word	0x08002271
 8002264:	08002277 	.word	0x08002277
 8002268:	08002271 	.word	0x08002271
 800226c:	08002289 	.word	0x08002289
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8002270:	2301      	movs	r3, #1
 8002272:	73fb      	strb	r3, [r7, #15]
      break;
 8002274:	e030      	b.n	80022d8 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800227a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800227e:	2b00      	cmp	r3, #0
 8002280:	d025      	beq.n	80022ce <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8002282:	2301      	movs	r3, #1
 8002284:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002286:	e022      	b.n	80022ce <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800228c:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8002290:	d11f      	bne.n	80022d2 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8002292:	2301      	movs	r3, #1
 8002294:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8002296:	e01c      	b.n	80022d2 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8002298:	68bb      	ldr	r3, [r7, #8]
 800229a:	2b02      	cmp	r3, #2
 800229c:	d903      	bls.n	80022a6 <DMA_CheckFifoParam+0xb6>
 800229e:	68bb      	ldr	r3, [r7, #8]
 80022a0:	2b03      	cmp	r3, #3
 80022a2:	d003      	beq.n	80022ac <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80022a4:	e018      	b.n	80022d8 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80022a6:	2301      	movs	r3, #1
 80022a8:	73fb      	strb	r3, [r7, #15]
      break;
 80022aa:	e015      	b.n	80022d8 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80022b0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80022b4:	2b00      	cmp	r3, #0
 80022b6:	d00e      	beq.n	80022d6 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80022b8:	2301      	movs	r3, #1
 80022ba:	73fb      	strb	r3, [r7, #15]
      break;
 80022bc:	e00b      	b.n	80022d6 <DMA_CheckFifoParam+0xe6>
      break;
 80022be:	bf00      	nop
 80022c0:	e00a      	b.n	80022d8 <DMA_CheckFifoParam+0xe8>
      break;
 80022c2:	bf00      	nop
 80022c4:	e008      	b.n	80022d8 <DMA_CheckFifoParam+0xe8>
      break;
 80022c6:	bf00      	nop
 80022c8:	e006      	b.n	80022d8 <DMA_CheckFifoParam+0xe8>
      break;
 80022ca:	bf00      	nop
 80022cc:	e004      	b.n	80022d8 <DMA_CheckFifoParam+0xe8>
      break;
 80022ce:	bf00      	nop
 80022d0:	e002      	b.n	80022d8 <DMA_CheckFifoParam+0xe8>
      break;   
 80022d2:	bf00      	nop
 80022d4:	e000      	b.n	80022d8 <DMA_CheckFifoParam+0xe8>
      break;
 80022d6:	bf00      	nop
    }
  } 
  
  return status; 
 80022d8:	7bfb      	ldrb	r3, [r7, #15]
}
 80022da:	4618      	mov	r0, r3
 80022dc:	3714      	adds	r7, #20
 80022de:	46bd      	mov	sp, r7
 80022e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022e4:	4770      	bx	lr
 80022e6:	bf00      	nop

080022e8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80022e8:	b480      	push	{r7}
 80022ea:	b089      	sub	sp, #36	@ 0x24
 80022ec:	af00      	add	r7, sp, #0
 80022ee:	6078      	str	r0, [r7, #4]
 80022f0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 80022f2:	2300      	movs	r3, #0
 80022f4:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 80022f6:	2300      	movs	r3, #0
 80022f8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 80022fa:	2300      	movs	r3, #0
 80022fc:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 80022fe:	2300      	movs	r3, #0
 8002300:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
 8002302:	2300      	movs	r3, #0
 8002304:	61fb      	str	r3, [r7, #28]
 8002306:	e175      	b.n	80025f4 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8002308:	2201      	movs	r2, #1
 800230a:	69fb      	ldr	r3, [r7, #28]
 800230c:	fa02 f303 	lsl.w	r3, r2, r3
 8002310:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002312:	683b      	ldr	r3, [r7, #0]
 8002314:	681b      	ldr	r3, [r3, #0]
 8002316:	697a      	ldr	r2, [r7, #20]
 8002318:	4013      	ands	r3, r2
 800231a:	613b      	str	r3, [r7, #16]

    if (iocurrent == ioposition)
 800231c:	693a      	ldr	r2, [r7, #16]
 800231e:	697b      	ldr	r3, [r7, #20]
 8002320:	429a      	cmp	r2, r3
 8002322:	f040 8164 	bne.w	80025ee <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002326:	683b      	ldr	r3, [r7, #0]
 8002328:	685b      	ldr	r3, [r3, #4]
 800232a:	f003 0303 	and.w	r3, r3, #3
 800232e:	2b01      	cmp	r3, #1
 8002330:	d005      	beq.n	800233e <HAL_GPIO_Init+0x56>
 8002332:	683b      	ldr	r3, [r7, #0]
 8002334:	685b      	ldr	r3, [r3, #4]
 8002336:	f003 0303 	and.w	r3, r3, #3
 800233a:	2b02      	cmp	r3, #2
 800233c:	d130      	bne.n	80023a0 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	689b      	ldr	r3, [r3, #8]
 8002342:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8002344:	69fb      	ldr	r3, [r7, #28]
 8002346:	005b      	lsls	r3, r3, #1
 8002348:	2203      	movs	r2, #3
 800234a:	fa02 f303 	lsl.w	r3, r2, r3
 800234e:	43db      	mvns	r3, r3
 8002350:	69ba      	ldr	r2, [r7, #24]
 8002352:	4013      	ands	r3, r2
 8002354:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8002356:	683b      	ldr	r3, [r7, #0]
 8002358:	68da      	ldr	r2, [r3, #12]
 800235a:	69fb      	ldr	r3, [r7, #28]
 800235c:	005b      	lsls	r3, r3, #1
 800235e:	fa02 f303 	lsl.w	r3, r2, r3
 8002362:	69ba      	ldr	r2, [r7, #24]
 8002364:	4313      	orrs	r3, r2
 8002366:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	69ba      	ldr	r2, [r7, #24]
 800236c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	685b      	ldr	r3, [r3, #4]
 8002372:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002374:	2201      	movs	r2, #1
 8002376:	69fb      	ldr	r3, [r7, #28]
 8002378:	fa02 f303 	lsl.w	r3, r2, r3
 800237c:	43db      	mvns	r3, r3
 800237e:	69ba      	ldr	r2, [r7, #24]
 8002380:	4013      	ands	r3, r2
 8002382:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002384:	683b      	ldr	r3, [r7, #0]
 8002386:	685b      	ldr	r3, [r3, #4]
 8002388:	091b      	lsrs	r3, r3, #4
 800238a:	f003 0201 	and.w	r2, r3, #1
 800238e:	69fb      	ldr	r3, [r7, #28]
 8002390:	fa02 f303 	lsl.w	r3, r2, r3
 8002394:	69ba      	ldr	r2, [r7, #24]
 8002396:	4313      	orrs	r3, r2
 8002398:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	69ba      	ldr	r2, [r7, #24]
 800239e:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80023a0:	683b      	ldr	r3, [r7, #0]
 80023a2:	685b      	ldr	r3, [r3, #4]
 80023a4:	f003 0303 	and.w	r3, r3, #3
 80023a8:	2b03      	cmp	r3, #3
 80023aa:	d017      	beq.n	80023dc <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	68db      	ldr	r3, [r3, #12]
 80023b0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 80023b2:	69fb      	ldr	r3, [r7, #28]
 80023b4:	005b      	lsls	r3, r3, #1
 80023b6:	2203      	movs	r2, #3
 80023b8:	fa02 f303 	lsl.w	r3, r2, r3
 80023bc:	43db      	mvns	r3, r3
 80023be:	69ba      	ldr	r2, [r7, #24]
 80023c0:	4013      	ands	r3, r2
 80023c2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 80023c4:	683b      	ldr	r3, [r7, #0]
 80023c6:	689a      	ldr	r2, [r3, #8]
 80023c8:	69fb      	ldr	r3, [r7, #28]
 80023ca:	005b      	lsls	r3, r3, #1
 80023cc:	fa02 f303 	lsl.w	r3, r2, r3
 80023d0:	69ba      	ldr	r2, [r7, #24]
 80023d2:	4313      	orrs	r3, r2
 80023d4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	69ba      	ldr	r2, [r7, #24]
 80023da:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80023dc:	683b      	ldr	r3, [r7, #0]
 80023de:	685b      	ldr	r3, [r3, #4]
 80023e0:	f003 0303 	and.w	r3, r3, #3
 80023e4:	2b02      	cmp	r3, #2
 80023e6:	d123      	bne.n	8002430 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 80023e8:	69fb      	ldr	r3, [r7, #28]
 80023ea:	08da      	lsrs	r2, r3, #3
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	3208      	adds	r2, #8
 80023f0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80023f4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 80023f6:	69fb      	ldr	r3, [r7, #28]
 80023f8:	f003 0307 	and.w	r3, r3, #7
 80023fc:	009b      	lsls	r3, r3, #2
 80023fe:	220f      	movs	r2, #15
 8002400:	fa02 f303 	lsl.w	r3, r2, r3
 8002404:	43db      	mvns	r3, r3
 8002406:	69ba      	ldr	r2, [r7, #24]
 8002408:	4013      	ands	r3, r2
 800240a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 800240c:	683b      	ldr	r3, [r7, #0]
 800240e:	691a      	ldr	r2, [r3, #16]
 8002410:	69fb      	ldr	r3, [r7, #28]
 8002412:	f003 0307 	and.w	r3, r3, #7
 8002416:	009b      	lsls	r3, r3, #2
 8002418:	fa02 f303 	lsl.w	r3, r2, r3
 800241c:	69ba      	ldr	r2, [r7, #24]
 800241e:	4313      	orrs	r3, r2
 8002420:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8002422:	69fb      	ldr	r3, [r7, #28]
 8002424:	08da      	lsrs	r2, r3, #3
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	3208      	adds	r2, #8
 800242a:	69b9      	ldr	r1, [r7, #24]
 800242c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8002436:	69fb      	ldr	r3, [r7, #28]
 8002438:	005b      	lsls	r3, r3, #1
 800243a:	2203      	movs	r2, #3
 800243c:	fa02 f303 	lsl.w	r3, r2, r3
 8002440:	43db      	mvns	r3, r3
 8002442:	69ba      	ldr	r2, [r7, #24]
 8002444:	4013      	ands	r3, r2
 8002446:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8002448:	683b      	ldr	r3, [r7, #0]
 800244a:	685b      	ldr	r3, [r3, #4]
 800244c:	f003 0203 	and.w	r2, r3, #3
 8002450:	69fb      	ldr	r3, [r7, #28]
 8002452:	005b      	lsls	r3, r3, #1
 8002454:	fa02 f303 	lsl.w	r3, r2, r3
 8002458:	69ba      	ldr	r2, [r7, #24]
 800245a:	4313      	orrs	r3, r2
 800245c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	69ba      	ldr	r2, [r7, #24]
 8002462:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002464:	683b      	ldr	r3, [r7, #0]
 8002466:	685b      	ldr	r3, [r3, #4]
 8002468:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800246c:	2b00      	cmp	r3, #0
 800246e:	f000 80be 	beq.w	80025ee <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002472:	4b66      	ldr	r3, [pc, #408]	@ (800260c <HAL_GPIO_Init+0x324>)
 8002474:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002476:	4a65      	ldr	r2, [pc, #404]	@ (800260c <HAL_GPIO_Init+0x324>)
 8002478:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800247c:	6453      	str	r3, [r2, #68]	@ 0x44
 800247e:	4b63      	ldr	r3, [pc, #396]	@ (800260c <HAL_GPIO_Init+0x324>)
 8002480:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002482:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002486:	60fb      	str	r3, [r7, #12]
 8002488:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 800248a:	4a61      	ldr	r2, [pc, #388]	@ (8002610 <HAL_GPIO_Init+0x328>)
 800248c:	69fb      	ldr	r3, [r7, #28]
 800248e:	089b      	lsrs	r3, r3, #2
 8002490:	3302      	adds	r3, #2
 8002492:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002496:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8002498:	69fb      	ldr	r3, [r7, #28]
 800249a:	f003 0303 	and.w	r3, r3, #3
 800249e:	009b      	lsls	r3, r3, #2
 80024a0:	220f      	movs	r2, #15
 80024a2:	fa02 f303 	lsl.w	r3, r2, r3
 80024a6:	43db      	mvns	r3, r3
 80024a8:	69ba      	ldr	r2, [r7, #24]
 80024aa:	4013      	ands	r3, r2
 80024ac:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	4a58      	ldr	r2, [pc, #352]	@ (8002614 <HAL_GPIO_Init+0x32c>)
 80024b2:	4293      	cmp	r3, r2
 80024b4:	d037      	beq.n	8002526 <HAL_GPIO_Init+0x23e>
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	4a57      	ldr	r2, [pc, #348]	@ (8002618 <HAL_GPIO_Init+0x330>)
 80024ba:	4293      	cmp	r3, r2
 80024bc:	d031      	beq.n	8002522 <HAL_GPIO_Init+0x23a>
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	4a56      	ldr	r2, [pc, #344]	@ (800261c <HAL_GPIO_Init+0x334>)
 80024c2:	4293      	cmp	r3, r2
 80024c4:	d02b      	beq.n	800251e <HAL_GPIO_Init+0x236>
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	4a55      	ldr	r2, [pc, #340]	@ (8002620 <HAL_GPIO_Init+0x338>)
 80024ca:	4293      	cmp	r3, r2
 80024cc:	d025      	beq.n	800251a <HAL_GPIO_Init+0x232>
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	4a54      	ldr	r2, [pc, #336]	@ (8002624 <HAL_GPIO_Init+0x33c>)
 80024d2:	4293      	cmp	r3, r2
 80024d4:	d01f      	beq.n	8002516 <HAL_GPIO_Init+0x22e>
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	4a53      	ldr	r2, [pc, #332]	@ (8002628 <HAL_GPIO_Init+0x340>)
 80024da:	4293      	cmp	r3, r2
 80024dc:	d019      	beq.n	8002512 <HAL_GPIO_Init+0x22a>
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	4a52      	ldr	r2, [pc, #328]	@ (800262c <HAL_GPIO_Init+0x344>)
 80024e2:	4293      	cmp	r3, r2
 80024e4:	d013      	beq.n	800250e <HAL_GPIO_Init+0x226>
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	4a51      	ldr	r2, [pc, #324]	@ (8002630 <HAL_GPIO_Init+0x348>)
 80024ea:	4293      	cmp	r3, r2
 80024ec:	d00d      	beq.n	800250a <HAL_GPIO_Init+0x222>
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	4a50      	ldr	r2, [pc, #320]	@ (8002634 <HAL_GPIO_Init+0x34c>)
 80024f2:	4293      	cmp	r3, r2
 80024f4:	d007      	beq.n	8002506 <HAL_GPIO_Init+0x21e>
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	4a4f      	ldr	r2, [pc, #316]	@ (8002638 <HAL_GPIO_Init+0x350>)
 80024fa:	4293      	cmp	r3, r2
 80024fc:	d101      	bne.n	8002502 <HAL_GPIO_Init+0x21a>
 80024fe:	2309      	movs	r3, #9
 8002500:	e012      	b.n	8002528 <HAL_GPIO_Init+0x240>
 8002502:	230a      	movs	r3, #10
 8002504:	e010      	b.n	8002528 <HAL_GPIO_Init+0x240>
 8002506:	2308      	movs	r3, #8
 8002508:	e00e      	b.n	8002528 <HAL_GPIO_Init+0x240>
 800250a:	2307      	movs	r3, #7
 800250c:	e00c      	b.n	8002528 <HAL_GPIO_Init+0x240>
 800250e:	2306      	movs	r3, #6
 8002510:	e00a      	b.n	8002528 <HAL_GPIO_Init+0x240>
 8002512:	2305      	movs	r3, #5
 8002514:	e008      	b.n	8002528 <HAL_GPIO_Init+0x240>
 8002516:	2304      	movs	r3, #4
 8002518:	e006      	b.n	8002528 <HAL_GPIO_Init+0x240>
 800251a:	2303      	movs	r3, #3
 800251c:	e004      	b.n	8002528 <HAL_GPIO_Init+0x240>
 800251e:	2302      	movs	r3, #2
 8002520:	e002      	b.n	8002528 <HAL_GPIO_Init+0x240>
 8002522:	2301      	movs	r3, #1
 8002524:	e000      	b.n	8002528 <HAL_GPIO_Init+0x240>
 8002526:	2300      	movs	r3, #0
 8002528:	69fa      	ldr	r2, [r7, #28]
 800252a:	f002 0203 	and.w	r2, r2, #3
 800252e:	0092      	lsls	r2, r2, #2
 8002530:	4093      	lsls	r3, r2
 8002532:	69ba      	ldr	r2, [r7, #24]
 8002534:	4313      	orrs	r3, r2
 8002536:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8002538:	4935      	ldr	r1, [pc, #212]	@ (8002610 <HAL_GPIO_Init+0x328>)
 800253a:	69fb      	ldr	r3, [r7, #28]
 800253c:	089b      	lsrs	r3, r3, #2
 800253e:	3302      	adds	r3, #2
 8002540:	69ba      	ldr	r2, [r7, #24]
 8002542:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002546:	4b3d      	ldr	r3, [pc, #244]	@ (800263c <HAL_GPIO_Init+0x354>)
 8002548:	689b      	ldr	r3, [r3, #8]
 800254a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800254c:	693b      	ldr	r3, [r7, #16]
 800254e:	43db      	mvns	r3, r3
 8002550:	69ba      	ldr	r2, [r7, #24]
 8002552:	4013      	ands	r3, r2
 8002554:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002556:	683b      	ldr	r3, [r7, #0]
 8002558:	685b      	ldr	r3, [r3, #4]
 800255a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800255e:	2b00      	cmp	r3, #0
 8002560:	d003      	beq.n	800256a <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8002562:	69ba      	ldr	r2, [r7, #24]
 8002564:	693b      	ldr	r3, [r7, #16]
 8002566:	4313      	orrs	r3, r2
 8002568:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800256a:	4a34      	ldr	r2, [pc, #208]	@ (800263c <HAL_GPIO_Init+0x354>)
 800256c:	69bb      	ldr	r3, [r7, #24]
 800256e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002570:	4b32      	ldr	r3, [pc, #200]	@ (800263c <HAL_GPIO_Init+0x354>)
 8002572:	68db      	ldr	r3, [r3, #12]
 8002574:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002576:	693b      	ldr	r3, [r7, #16]
 8002578:	43db      	mvns	r3, r3
 800257a:	69ba      	ldr	r2, [r7, #24]
 800257c:	4013      	ands	r3, r2
 800257e:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002580:	683b      	ldr	r3, [r7, #0]
 8002582:	685b      	ldr	r3, [r3, #4]
 8002584:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002588:	2b00      	cmp	r3, #0
 800258a:	d003      	beq.n	8002594 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 800258c:	69ba      	ldr	r2, [r7, #24]
 800258e:	693b      	ldr	r3, [r7, #16]
 8002590:	4313      	orrs	r3, r2
 8002592:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002594:	4a29      	ldr	r2, [pc, #164]	@ (800263c <HAL_GPIO_Init+0x354>)
 8002596:	69bb      	ldr	r3, [r7, #24]
 8002598:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800259a:	4b28      	ldr	r3, [pc, #160]	@ (800263c <HAL_GPIO_Init+0x354>)
 800259c:	685b      	ldr	r3, [r3, #4]
 800259e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80025a0:	693b      	ldr	r3, [r7, #16]
 80025a2:	43db      	mvns	r3, r3
 80025a4:	69ba      	ldr	r2, [r7, #24]
 80025a6:	4013      	ands	r3, r2
 80025a8:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80025aa:	683b      	ldr	r3, [r7, #0]
 80025ac:	685b      	ldr	r3, [r3, #4]
 80025ae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80025b2:	2b00      	cmp	r3, #0
 80025b4:	d003      	beq.n	80025be <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 80025b6:	69ba      	ldr	r2, [r7, #24]
 80025b8:	693b      	ldr	r3, [r7, #16]
 80025ba:	4313      	orrs	r3, r2
 80025bc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80025be:	4a1f      	ldr	r2, [pc, #124]	@ (800263c <HAL_GPIO_Init+0x354>)
 80025c0:	69bb      	ldr	r3, [r7, #24]
 80025c2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80025c4:	4b1d      	ldr	r3, [pc, #116]	@ (800263c <HAL_GPIO_Init+0x354>)
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80025ca:	693b      	ldr	r3, [r7, #16]
 80025cc:	43db      	mvns	r3, r3
 80025ce:	69ba      	ldr	r2, [r7, #24]
 80025d0:	4013      	ands	r3, r2
 80025d2:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80025d4:	683b      	ldr	r3, [r7, #0]
 80025d6:	685b      	ldr	r3, [r3, #4]
 80025d8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80025dc:	2b00      	cmp	r3, #0
 80025de:	d003      	beq.n	80025e8 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 80025e0:	69ba      	ldr	r2, [r7, #24]
 80025e2:	693b      	ldr	r3, [r7, #16]
 80025e4:	4313      	orrs	r3, r2
 80025e6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80025e8:	4a14      	ldr	r2, [pc, #80]	@ (800263c <HAL_GPIO_Init+0x354>)
 80025ea:	69bb      	ldr	r3, [r7, #24]
 80025ec:	6013      	str	r3, [r2, #0]
  for (position = 0; position < GPIO_NUMBER; position++)
 80025ee:	69fb      	ldr	r3, [r7, #28]
 80025f0:	3301      	adds	r3, #1
 80025f2:	61fb      	str	r3, [r7, #28]
 80025f4:	69fb      	ldr	r3, [r7, #28]
 80025f6:	2b0f      	cmp	r3, #15
 80025f8:	f67f ae86 	bls.w	8002308 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 80025fc:	bf00      	nop
 80025fe:	bf00      	nop
 8002600:	3724      	adds	r7, #36	@ 0x24
 8002602:	46bd      	mov	sp, r7
 8002604:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002608:	4770      	bx	lr
 800260a:	bf00      	nop
 800260c:	40023800 	.word	0x40023800
 8002610:	40013800 	.word	0x40013800
 8002614:	40020000 	.word	0x40020000
 8002618:	40020400 	.word	0x40020400
 800261c:	40020800 	.word	0x40020800
 8002620:	40020c00 	.word	0x40020c00
 8002624:	40021000 	.word	0x40021000
 8002628:	40021400 	.word	0x40021400
 800262c:	40021800 	.word	0x40021800
 8002630:	40021c00 	.word	0x40021c00
 8002634:	40022000 	.word	0x40022000
 8002638:	40022400 	.word	0x40022400
 800263c:	40013c00 	.word	0x40013c00

08002640 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002640:	b480      	push	{r7}
 8002642:	b083      	sub	sp, #12
 8002644:	af00      	add	r7, sp, #0
 8002646:	6078      	str	r0, [r7, #4]
 8002648:	460b      	mov	r3, r1
 800264a:	807b      	strh	r3, [r7, #2]
 800264c:	4613      	mov	r3, r2
 800264e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002650:	787b      	ldrb	r3, [r7, #1]
 8002652:	2b00      	cmp	r3, #0
 8002654:	d003      	beq.n	800265e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002656:	887a      	ldrh	r2, [r7, #2]
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 800265c:	e003      	b.n	8002666 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 800265e:	887b      	ldrh	r3, [r7, #2]
 8002660:	041a      	lsls	r2, r3, #16
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	619a      	str	r2, [r3, #24]
}
 8002666:	bf00      	nop
 8002668:	370c      	adds	r7, #12
 800266a:	46bd      	mov	sp, r7
 800266c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002670:	4770      	bx	lr
	...

08002674 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002674:	b580      	push	{r7, lr}
 8002676:	b086      	sub	sp, #24
 8002678:	af00      	add	r7, sp, #0
 800267a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 800267c:	2300      	movs	r3, #0
 800267e:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	2b00      	cmp	r3, #0
 8002684:	d101      	bne.n	800268a <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8002686:	2301      	movs	r3, #1
 8002688:	e29b      	b.n	8002bc2 <HAL_RCC_OscConfig+0x54e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	681b      	ldr	r3, [r3, #0]
 800268e:	f003 0301 	and.w	r3, r3, #1
 8002692:	2b00      	cmp	r3, #0
 8002694:	f000 8087 	beq.w	80027a6 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002698:	4b96      	ldr	r3, [pc, #600]	@ (80028f4 <HAL_RCC_OscConfig+0x280>)
 800269a:	689b      	ldr	r3, [r3, #8]
 800269c:	f003 030c 	and.w	r3, r3, #12
 80026a0:	2b04      	cmp	r3, #4
 80026a2:	d00c      	beq.n	80026be <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80026a4:	4b93      	ldr	r3, [pc, #588]	@ (80028f4 <HAL_RCC_OscConfig+0x280>)
 80026a6:	689b      	ldr	r3, [r3, #8]
 80026a8:	f003 030c 	and.w	r3, r3, #12
 80026ac:	2b08      	cmp	r3, #8
 80026ae:	d112      	bne.n	80026d6 <HAL_RCC_OscConfig+0x62>
 80026b0:	4b90      	ldr	r3, [pc, #576]	@ (80028f4 <HAL_RCC_OscConfig+0x280>)
 80026b2:	685b      	ldr	r3, [r3, #4]
 80026b4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80026b8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80026bc:	d10b      	bne.n	80026d6 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80026be:	4b8d      	ldr	r3, [pc, #564]	@ (80028f4 <HAL_RCC_OscConfig+0x280>)
 80026c0:	681b      	ldr	r3, [r3, #0]
 80026c2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80026c6:	2b00      	cmp	r3, #0
 80026c8:	d06c      	beq.n	80027a4 <HAL_RCC_OscConfig+0x130>
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	685b      	ldr	r3, [r3, #4]
 80026ce:	2b00      	cmp	r3, #0
 80026d0:	d168      	bne.n	80027a4 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 80026d2:	2301      	movs	r3, #1
 80026d4:	e275      	b.n	8002bc2 <HAL_RCC_OscConfig+0x54e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	685b      	ldr	r3, [r3, #4]
 80026da:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80026de:	d106      	bne.n	80026ee <HAL_RCC_OscConfig+0x7a>
 80026e0:	4b84      	ldr	r3, [pc, #528]	@ (80028f4 <HAL_RCC_OscConfig+0x280>)
 80026e2:	681b      	ldr	r3, [r3, #0]
 80026e4:	4a83      	ldr	r2, [pc, #524]	@ (80028f4 <HAL_RCC_OscConfig+0x280>)
 80026e6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80026ea:	6013      	str	r3, [r2, #0]
 80026ec:	e02e      	b.n	800274c <HAL_RCC_OscConfig+0xd8>
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	685b      	ldr	r3, [r3, #4]
 80026f2:	2b00      	cmp	r3, #0
 80026f4:	d10c      	bne.n	8002710 <HAL_RCC_OscConfig+0x9c>
 80026f6:	4b7f      	ldr	r3, [pc, #508]	@ (80028f4 <HAL_RCC_OscConfig+0x280>)
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	4a7e      	ldr	r2, [pc, #504]	@ (80028f4 <HAL_RCC_OscConfig+0x280>)
 80026fc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002700:	6013      	str	r3, [r2, #0]
 8002702:	4b7c      	ldr	r3, [pc, #496]	@ (80028f4 <HAL_RCC_OscConfig+0x280>)
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	4a7b      	ldr	r2, [pc, #492]	@ (80028f4 <HAL_RCC_OscConfig+0x280>)
 8002708:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800270c:	6013      	str	r3, [r2, #0]
 800270e:	e01d      	b.n	800274c <HAL_RCC_OscConfig+0xd8>
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	685b      	ldr	r3, [r3, #4]
 8002714:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002718:	d10c      	bne.n	8002734 <HAL_RCC_OscConfig+0xc0>
 800271a:	4b76      	ldr	r3, [pc, #472]	@ (80028f4 <HAL_RCC_OscConfig+0x280>)
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	4a75      	ldr	r2, [pc, #468]	@ (80028f4 <HAL_RCC_OscConfig+0x280>)
 8002720:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002724:	6013      	str	r3, [r2, #0]
 8002726:	4b73      	ldr	r3, [pc, #460]	@ (80028f4 <HAL_RCC_OscConfig+0x280>)
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	4a72      	ldr	r2, [pc, #456]	@ (80028f4 <HAL_RCC_OscConfig+0x280>)
 800272c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002730:	6013      	str	r3, [r2, #0]
 8002732:	e00b      	b.n	800274c <HAL_RCC_OscConfig+0xd8>
 8002734:	4b6f      	ldr	r3, [pc, #444]	@ (80028f4 <HAL_RCC_OscConfig+0x280>)
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	4a6e      	ldr	r2, [pc, #440]	@ (80028f4 <HAL_RCC_OscConfig+0x280>)
 800273a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800273e:	6013      	str	r3, [r2, #0]
 8002740:	4b6c      	ldr	r3, [pc, #432]	@ (80028f4 <HAL_RCC_OscConfig+0x280>)
 8002742:	681b      	ldr	r3, [r3, #0]
 8002744:	4a6b      	ldr	r2, [pc, #428]	@ (80028f4 <HAL_RCC_OscConfig+0x280>)
 8002746:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800274a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	685b      	ldr	r3, [r3, #4]
 8002750:	2b00      	cmp	r3, #0
 8002752:	d013      	beq.n	800277c <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002754:	f7fe fb9a 	bl	8000e8c <HAL_GetTick>
 8002758:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800275a:	e008      	b.n	800276e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800275c:	f7fe fb96 	bl	8000e8c <HAL_GetTick>
 8002760:	4602      	mov	r2, r0
 8002762:	693b      	ldr	r3, [r7, #16]
 8002764:	1ad3      	subs	r3, r2, r3
 8002766:	2b64      	cmp	r3, #100	@ 0x64
 8002768:	d901      	bls.n	800276e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800276a:	2303      	movs	r3, #3
 800276c:	e229      	b.n	8002bc2 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800276e:	4b61      	ldr	r3, [pc, #388]	@ (80028f4 <HAL_RCC_OscConfig+0x280>)
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002776:	2b00      	cmp	r3, #0
 8002778:	d0f0      	beq.n	800275c <HAL_RCC_OscConfig+0xe8>
 800277a:	e014      	b.n	80027a6 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800277c:	f7fe fb86 	bl	8000e8c <HAL_GetTick>
 8002780:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002782:	e008      	b.n	8002796 <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002784:	f7fe fb82 	bl	8000e8c <HAL_GetTick>
 8002788:	4602      	mov	r2, r0
 800278a:	693b      	ldr	r3, [r7, #16]
 800278c:	1ad3      	subs	r3, r2, r3
 800278e:	2b64      	cmp	r3, #100	@ 0x64
 8002790:	d901      	bls.n	8002796 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8002792:	2303      	movs	r3, #3
 8002794:	e215      	b.n	8002bc2 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002796:	4b57      	ldr	r3, [pc, #348]	@ (80028f4 <HAL_RCC_OscConfig+0x280>)
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800279e:	2b00      	cmp	r3, #0
 80027a0:	d1f0      	bne.n	8002784 <HAL_RCC_OscConfig+0x110>
 80027a2:	e000      	b.n	80027a6 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80027a4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	f003 0302 	and.w	r3, r3, #2
 80027ae:	2b00      	cmp	r3, #0
 80027b0:	d069      	beq.n	8002886 <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80027b2:	4b50      	ldr	r3, [pc, #320]	@ (80028f4 <HAL_RCC_OscConfig+0x280>)
 80027b4:	689b      	ldr	r3, [r3, #8]
 80027b6:	f003 030c 	and.w	r3, r3, #12
 80027ba:	2b00      	cmp	r3, #0
 80027bc:	d00b      	beq.n	80027d6 <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80027be:	4b4d      	ldr	r3, [pc, #308]	@ (80028f4 <HAL_RCC_OscConfig+0x280>)
 80027c0:	689b      	ldr	r3, [r3, #8]
 80027c2:	f003 030c 	and.w	r3, r3, #12
 80027c6:	2b08      	cmp	r3, #8
 80027c8:	d11c      	bne.n	8002804 <HAL_RCC_OscConfig+0x190>
 80027ca:	4b4a      	ldr	r3, [pc, #296]	@ (80028f4 <HAL_RCC_OscConfig+0x280>)
 80027cc:	685b      	ldr	r3, [r3, #4]
 80027ce:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80027d2:	2b00      	cmp	r3, #0
 80027d4:	d116      	bne.n	8002804 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80027d6:	4b47      	ldr	r3, [pc, #284]	@ (80028f4 <HAL_RCC_OscConfig+0x280>)
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	f003 0302 	and.w	r3, r3, #2
 80027de:	2b00      	cmp	r3, #0
 80027e0:	d005      	beq.n	80027ee <HAL_RCC_OscConfig+0x17a>
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	68db      	ldr	r3, [r3, #12]
 80027e6:	2b01      	cmp	r3, #1
 80027e8:	d001      	beq.n	80027ee <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 80027ea:	2301      	movs	r3, #1
 80027ec:	e1e9      	b.n	8002bc2 <HAL_RCC_OscConfig+0x54e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80027ee:	4b41      	ldr	r3, [pc, #260]	@ (80028f4 <HAL_RCC_OscConfig+0x280>)
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	691b      	ldr	r3, [r3, #16]
 80027fa:	00db      	lsls	r3, r3, #3
 80027fc:	493d      	ldr	r1, [pc, #244]	@ (80028f4 <HAL_RCC_OscConfig+0x280>)
 80027fe:	4313      	orrs	r3, r2
 8002800:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002802:	e040      	b.n	8002886 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	68db      	ldr	r3, [r3, #12]
 8002808:	2b00      	cmp	r3, #0
 800280a:	d023      	beq.n	8002854 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800280c:	4b39      	ldr	r3, [pc, #228]	@ (80028f4 <HAL_RCC_OscConfig+0x280>)
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	4a38      	ldr	r2, [pc, #224]	@ (80028f4 <HAL_RCC_OscConfig+0x280>)
 8002812:	f043 0301 	orr.w	r3, r3, #1
 8002816:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002818:	f7fe fb38 	bl	8000e8c <HAL_GetTick>
 800281c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800281e:	e008      	b.n	8002832 <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002820:	f7fe fb34 	bl	8000e8c <HAL_GetTick>
 8002824:	4602      	mov	r2, r0
 8002826:	693b      	ldr	r3, [r7, #16]
 8002828:	1ad3      	subs	r3, r2, r3
 800282a:	2b02      	cmp	r3, #2
 800282c:	d901      	bls.n	8002832 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 800282e:	2303      	movs	r3, #3
 8002830:	e1c7      	b.n	8002bc2 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002832:	4b30      	ldr	r3, [pc, #192]	@ (80028f4 <HAL_RCC_OscConfig+0x280>)
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	f003 0302 	and.w	r3, r3, #2
 800283a:	2b00      	cmp	r3, #0
 800283c:	d0f0      	beq.n	8002820 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800283e:	4b2d      	ldr	r3, [pc, #180]	@ (80028f4 <HAL_RCC_OscConfig+0x280>)
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	691b      	ldr	r3, [r3, #16]
 800284a:	00db      	lsls	r3, r3, #3
 800284c:	4929      	ldr	r1, [pc, #164]	@ (80028f4 <HAL_RCC_OscConfig+0x280>)
 800284e:	4313      	orrs	r3, r2
 8002850:	600b      	str	r3, [r1, #0]
 8002852:	e018      	b.n	8002886 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002854:	4b27      	ldr	r3, [pc, #156]	@ (80028f4 <HAL_RCC_OscConfig+0x280>)
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	4a26      	ldr	r2, [pc, #152]	@ (80028f4 <HAL_RCC_OscConfig+0x280>)
 800285a:	f023 0301 	bic.w	r3, r3, #1
 800285e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002860:	f7fe fb14 	bl	8000e8c <HAL_GetTick>
 8002864:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002866:	e008      	b.n	800287a <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002868:	f7fe fb10 	bl	8000e8c <HAL_GetTick>
 800286c:	4602      	mov	r2, r0
 800286e:	693b      	ldr	r3, [r7, #16]
 8002870:	1ad3      	subs	r3, r2, r3
 8002872:	2b02      	cmp	r3, #2
 8002874:	d901      	bls.n	800287a <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8002876:	2303      	movs	r3, #3
 8002878:	e1a3      	b.n	8002bc2 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800287a:	4b1e      	ldr	r3, [pc, #120]	@ (80028f4 <HAL_RCC_OscConfig+0x280>)
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	f003 0302 	and.w	r3, r3, #2
 8002882:	2b00      	cmp	r3, #0
 8002884:	d1f0      	bne.n	8002868 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	f003 0308 	and.w	r3, r3, #8
 800288e:	2b00      	cmp	r3, #0
 8002890:	d038      	beq.n	8002904 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	695b      	ldr	r3, [r3, #20]
 8002896:	2b00      	cmp	r3, #0
 8002898:	d019      	beq.n	80028ce <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800289a:	4b16      	ldr	r3, [pc, #88]	@ (80028f4 <HAL_RCC_OscConfig+0x280>)
 800289c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800289e:	4a15      	ldr	r2, [pc, #84]	@ (80028f4 <HAL_RCC_OscConfig+0x280>)
 80028a0:	f043 0301 	orr.w	r3, r3, #1
 80028a4:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80028a6:	f7fe faf1 	bl	8000e8c <HAL_GetTick>
 80028aa:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80028ac:	e008      	b.n	80028c0 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80028ae:	f7fe faed 	bl	8000e8c <HAL_GetTick>
 80028b2:	4602      	mov	r2, r0
 80028b4:	693b      	ldr	r3, [r7, #16]
 80028b6:	1ad3      	subs	r3, r2, r3
 80028b8:	2b02      	cmp	r3, #2
 80028ba:	d901      	bls.n	80028c0 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80028bc:	2303      	movs	r3, #3
 80028be:	e180      	b.n	8002bc2 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80028c0:	4b0c      	ldr	r3, [pc, #48]	@ (80028f4 <HAL_RCC_OscConfig+0x280>)
 80028c2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80028c4:	f003 0302 	and.w	r3, r3, #2
 80028c8:	2b00      	cmp	r3, #0
 80028ca:	d0f0      	beq.n	80028ae <HAL_RCC_OscConfig+0x23a>
 80028cc:	e01a      	b.n	8002904 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80028ce:	4b09      	ldr	r3, [pc, #36]	@ (80028f4 <HAL_RCC_OscConfig+0x280>)
 80028d0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80028d2:	4a08      	ldr	r2, [pc, #32]	@ (80028f4 <HAL_RCC_OscConfig+0x280>)
 80028d4:	f023 0301 	bic.w	r3, r3, #1
 80028d8:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80028da:	f7fe fad7 	bl	8000e8c <HAL_GetTick>
 80028de:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80028e0:	e00a      	b.n	80028f8 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80028e2:	f7fe fad3 	bl	8000e8c <HAL_GetTick>
 80028e6:	4602      	mov	r2, r0
 80028e8:	693b      	ldr	r3, [r7, #16]
 80028ea:	1ad3      	subs	r3, r2, r3
 80028ec:	2b02      	cmp	r3, #2
 80028ee:	d903      	bls.n	80028f8 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 80028f0:	2303      	movs	r3, #3
 80028f2:	e166      	b.n	8002bc2 <HAL_RCC_OscConfig+0x54e>
 80028f4:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80028f8:	4b92      	ldr	r3, [pc, #584]	@ (8002b44 <HAL_RCC_OscConfig+0x4d0>)
 80028fa:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80028fc:	f003 0302 	and.w	r3, r3, #2
 8002900:	2b00      	cmp	r3, #0
 8002902:	d1ee      	bne.n	80028e2 <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	681b      	ldr	r3, [r3, #0]
 8002908:	f003 0304 	and.w	r3, r3, #4
 800290c:	2b00      	cmp	r3, #0
 800290e:	f000 80a4 	beq.w	8002a5a <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002912:	4b8c      	ldr	r3, [pc, #560]	@ (8002b44 <HAL_RCC_OscConfig+0x4d0>)
 8002914:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002916:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800291a:	2b00      	cmp	r3, #0
 800291c:	d10d      	bne.n	800293a <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 800291e:	4b89      	ldr	r3, [pc, #548]	@ (8002b44 <HAL_RCC_OscConfig+0x4d0>)
 8002920:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002922:	4a88      	ldr	r2, [pc, #544]	@ (8002b44 <HAL_RCC_OscConfig+0x4d0>)
 8002924:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002928:	6413      	str	r3, [r2, #64]	@ 0x40
 800292a:	4b86      	ldr	r3, [pc, #536]	@ (8002b44 <HAL_RCC_OscConfig+0x4d0>)
 800292c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800292e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002932:	60bb      	str	r3, [r7, #8]
 8002934:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002936:	2301      	movs	r3, #1
 8002938:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800293a:	4b83      	ldr	r3, [pc, #524]	@ (8002b48 <HAL_RCC_OscConfig+0x4d4>)
 800293c:	681b      	ldr	r3, [r3, #0]
 800293e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002942:	2b00      	cmp	r3, #0
 8002944:	d118      	bne.n	8002978 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8002946:	4b80      	ldr	r3, [pc, #512]	@ (8002b48 <HAL_RCC_OscConfig+0x4d4>)
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	4a7f      	ldr	r2, [pc, #508]	@ (8002b48 <HAL_RCC_OscConfig+0x4d4>)
 800294c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002950:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002952:	f7fe fa9b 	bl	8000e8c <HAL_GetTick>
 8002956:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002958:	e008      	b.n	800296c <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800295a:	f7fe fa97 	bl	8000e8c <HAL_GetTick>
 800295e:	4602      	mov	r2, r0
 8002960:	693b      	ldr	r3, [r7, #16]
 8002962:	1ad3      	subs	r3, r2, r3
 8002964:	2b64      	cmp	r3, #100	@ 0x64
 8002966:	d901      	bls.n	800296c <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8002968:	2303      	movs	r3, #3
 800296a:	e12a      	b.n	8002bc2 <HAL_RCC_OscConfig+0x54e>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800296c:	4b76      	ldr	r3, [pc, #472]	@ (8002b48 <HAL_RCC_OscConfig+0x4d4>)
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002974:	2b00      	cmp	r3, #0
 8002976:	d0f0      	beq.n	800295a <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	689b      	ldr	r3, [r3, #8]
 800297c:	2b01      	cmp	r3, #1
 800297e:	d106      	bne.n	800298e <HAL_RCC_OscConfig+0x31a>
 8002980:	4b70      	ldr	r3, [pc, #448]	@ (8002b44 <HAL_RCC_OscConfig+0x4d0>)
 8002982:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002984:	4a6f      	ldr	r2, [pc, #444]	@ (8002b44 <HAL_RCC_OscConfig+0x4d0>)
 8002986:	f043 0301 	orr.w	r3, r3, #1
 800298a:	6713      	str	r3, [r2, #112]	@ 0x70
 800298c:	e02d      	b.n	80029ea <HAL_RCC_OscConfig+0x376>
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	689b      	ldr	r3, [r3, #8]
 8002992:	2b00      	cmp	r3, #0
 8002994:	d10c      	bne.n	80029b0 <HAL_RCC_OscConfig+0x33c>
 8002996:	4b6b      	ldr	r3, [pc, #428]	@ (8002b44 <HAL_RCC_OscConfig+0x4d0>)
 8002998:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800299a:	4a6a      	ldr	r2, [pc, #424]	@ (8002b44 <HAL_RCC_OscConfig+0x4d0>)
 800299c:	f023 0301 	bic.w	r3, r3, #1
 80029a0:	6713      	str	r3, [r2, #112]	@ 0x70
 80029a2:	4b68      	ldr	r3, [pc, #416]	@ (8002b44 <HAL_RCC_OscConfig+0x4d0>)
 80029a4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80029a6:	4a67      	ldr	r2, [pc, #412]	@ (8002b44 <HAL_RCC_OscConfig+0x4d0>)
 80029a8:	f023 0304 	bic.w	r3, r3, #4
 80029ac:	6713      	str	r3, [r2, #112]	@ 0x70
 80029ae:	e01c      	b.n	80029ea <HAL_RCC_OscConfig+0x376>
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	689b      	ldr	r3, [r3, #8]
 80029b4:	2b05      	cmp	r3, #5
 80029b6:	d10c      	bne.n	80029d2 <HAL_RCC_OscConfig+0x35e>
 80029b8:	4b62      	ldr	r3, [pc, #392]	@ (8002b44 <HAL_RCC_OscConfig+0x4d0>)
 80029ba:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80029bc:	4a61      	ldr	r2, [pc, #388]	@ (8002b44 <HAL_RCC_OscConfig+0x4d0>)
 80029be:	f043 0304 	orr.w	r3, r3, #4
 80029c2:	6713      	str	r3, [r2, #112]	@ 0x70
 80029c4:	4b5f      	ldr	r3, [pc, #380]	@ (8002b44 <HAL_RCC_OscConfig+0x4d0>)
 80029c6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80029c8:	4a5e      	ldr	r2, [pc, #376]	@ (8002b44 <HAL_RCC_OscConfig+0x4d0>)
 80029ca:	f043 0301 	orr.w	r3, r3, #1
 80029ce:	6713      	str	r3, [r2, #112]	@ 0x70
 80029d0:	e00b      	b.n	80029ea <HAL_RCC_OscConfig+0x376>
 80029d2:	4b5c      	ldr	r3, [pc, #368]	@ (8002b44 <HAL_RCC_OscConfig+0x4d0>)
 80029d4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80029d6:	4a5b      	ldr	r2, [pc, #364]	@ (8002b44 <HAL_RCC_OscConfig+0x4d0>)
 80029d8:	f023 0301 	bic.w	r3, r3, #1
 80029dc:	6713      	str	r3, [r2, #112]	@ 0x70
 80029de:	4b59      	ldr	r3, [pc, #356]	@ (8002b44 <HAL_RCC_OscConfig+0x4d0>)
 80029e0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80029e2:	4a58      	ldr	r2, [pc, #352]	@ (8002b44 <HAL_RCC_OscConfig+0x4d0>)
 80029e4:	f023 0304 	bic.w	r3, r3, #4
 80029e8:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	689b      	ldr	r3, [r3, #8]
 80029ee:	2b00      	cmp	r3, #0
 80029f0:	d015      	beq.n	8002a1e <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80029f2:	f7fe fa4b 	bl	8000e8c <HAL_GetTick>
 80029f6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80029f8:	e00a      	b.n	8002a10 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80029fa:	f7fe fa47 	bl	8000e8c <HAL_GetTick>
 80029fe:	4602      	mov	r2, r0
 8002a00:	693b      	ldr	r3, [r7, #16]
 8002a02:	1ad3      	subs	r3, r2, r3
 8002a04:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002a08:	4293      	cmp	r3, r2
 8002a0a:	d901      	bls.n	8002a10 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8002a0c:	2303      	movs	r3, #3
 8002a0e:	e0d8      	b.n	8002bc2 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002a10:	4b4c      	ldr	r3, [pc, #304]	@ (8002b44 <HAL_RCC_OscConfig+0x4d0>)
 8002a12:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002a14:	f003 0302 	and.w	r3, r3, #2
 8002a18:	2b00      	cmp	r3, #0
 8002a1a:	d0ee      	beq.n	80029fa <HAL_RCC_OscConfig+0x386>
 8002a1c:	e014      	b.n	8002a48 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002a1e:	f7fe fa35 	bl	8000e8c <HAL_GetTick>
 8002a22:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002a24:	e00a      	b.n	8002a3c <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002a26:	f7fe fa31 	bl	8000e8c <HAL_GetTick>
 8002a2a:	4602      	mov	r2, r0
 8002a2c:	693b      	ldr	r3, [r7, #16]
 8002a2e:	1ad3      	subs	r3, r2, r3
 8002a30:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002a34:	4293      	cmp	r3, r2
 8002a36:	d901      	bls.n	8002a3c <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8002a38:	2303      	movs	r3, #3
 8002a3a:	e0c2      	b.n	8002bc2 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002a3c:	4b41      	ldr	r3, [pc, #260]	@ (8002b44 <HAL_RCC_OscConfig+0x4d0>)
 8002a3e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002a40:	f003 0302 	and.w	r3, r3, #2
 8002a44:	2b00      	cmp	r3, #0
 8002a46:	d1ee      	bne.n	8002a26 <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002a48:	7dfb      	ldrb	r3, [r7, #23]
 8002a4a:	2b01      	cmp	r3, #1
 8002a4c:	d105      	bne.n	8002a5a <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002a4e:	4b3d      	ldr	r3, [pc, #244]	@ (8002b44 <HAL_RCC_OscConfig+0x4d0>)
 8002a50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a52:	4a3c      	ldr	r2, [pc, #240]	@ (8002b44 <HAL_RCC_OscConfig+0x4d0>)
 8002a54:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002a58:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	699b      	ldr	r3, [r3, #24]
 8002a5e:	2b00      	cmp	r3, #0
 8002a60:	f000 80ae 	beq.w	8002bc0 <HAL_RCC_OscConfig+0x54c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002a64:	4b37      	ldr	r3, [pc, #220]	@ (8002b44 <HAL_RCC_OscConfig+0x4d0>)
 8002a66:	689b      	ldr	r3, [r3, #8]
 8002a68:	f003 030c 	and.w	r3, r3, #12
 8002a6c:	2b08      	cmp	r3, #8
 8002a6e:	d06d      	beq.n	8002b4c <HAL_RCC_OscConfig+0x4d8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	699b      	ldr	r3, [r3, #24]
 8002a74:	2b02      	cmp	r3, #2
 8002a76:	d14b      	bne.n	8002b10 <HAL_RCC_OscConfig+0x49c>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002a78:	4b32      	ldr	r3, [pc, #200]	@ (8002b44 <HAL_RCC_OscConfig+0x4d0>)
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	4a31      	ldr	r2, [pc, #196]	@ (8002b44 <HAL_RCC_OscConfig+0x4d0>)
 8002a7e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002a82:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a84:	f7fe fa02 	bl	8000e8c <HAL_GetTick>
 8002a88:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002a8a:	e008      	b.n	8002a9e <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002a8c:	f7fe f9fe 	bl	8000e8c <HAL_GetTick>
 8002a90:	4602      	mov	r2, r0
 8002a92:	693b      	ldr	r3, [r7, #16]
 8002a94:	1ad3      	subs	r3, r2, r3
 8002a96:	2b02      	cmp	r3, #2
 8002a98:	d901      	bls.n	8002a9e <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 8002a9a:	2303      	movs	r3, #3
 8002a9c:	e091      	b.n	8002bc2 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002a9e:	4b29      	ldr	r3, [pc, #164]	@ (8002b44 <HAL_RCC_OscConfig+0x4d0>)
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002aa6:	2b00      	cmp	r3, #0
 8002aa8:	d1f0      	bne.n	8002a8c <HAL_RCC_OscConfig+0x418>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	69da      	ldr	r2, [r3, #28]
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	6a1b      	ldr	r3, [r3, #32]
 8002ab2:	431a      	orrs	r2, r3
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ab8:	019b      	lsls	r3, r3, #6
 8002aba:	431a      	orrs	r2, r3
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ac0:	085b      	lsrs	r3, r3, #1
 8002ac2:	3b01      	subs	r3, #1
 8002ac4:	041b      	lsls	r3, r3, #16
 8002ac6:	431a      	orrs	r2, r3
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002acc:	061b      	lsls	r3, r3, #24
 8002ace:	431a      	orrs	r2, r3
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ad4:	071b      	lsls	r3, r3, #28
 8002ad6:	491b      	ldr	r1, [pc, #108]	@ (8002b44 <HAL_RCC_OscConfig+0x4d0>)
 8002ad8:	4313      	orrs	r3, r2
 8002ada:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002adc:	4b19      	ldr	r3, [pc, #100]	@ (8002b44 <HAL_RCC_OscConfig+0x4d0>)
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	4a18      	ldr	r2, [pc, #96]	@ (8002b44 <HAL_RCC_OscConfig+0x4d0>)
 8002ae2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002ae6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ae8:	f7fe f9d0 	bl	8000e8c <HAL_GetTick>
 8002aec:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002aee:	e008      	b.n	8002b02 <HAL_RCC_OscConfig+0x48e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002af0:	f7fe f9cc 	bl	8000e8c <HAL_GetTick>
 8002af4:	4602      	mov	r2, r0
 8002af6:	693b      	ldr	r3, [r7, #16]
 8002af8:	1ad3      	subs	r3, r2, r3
 8002afa:	2b02      	cmp	r3, #2
 8002afc:	d901      	bls.n	8002b02 <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 8002afe:	2303      	movs	r3, #3
 8002b00:	e05f      	b.n	8002bc2 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002b02:	4b10      	ldr	r3, [pc, #64]	@ (8002b44 <HAL_RCC_OscConfig+0x4d0>)
 8002b04:	681b      	ldr	r3, [r3, #0]
 8002b06:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002b0a:	2b00      	cmp	r3, #0
 8002b0c:	d0f0      	beq.n	8002af0 <HAL_RCC_OscConfig+0x47c>
 8002b0e:	e057      	b.n	8002bc0 <HAL_RCC_OscConfig+0x54c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002b10:	4b0c      	ldr	r3, [pc, #48]	@ (8002b44 <HAL_RCC_OscConfig+0x4d0>)
 8002b12:	681b      	ldr	r3, [r3, #0]
 8002b14:	4a0b      	ldr	r2, [pc, #44]	@ (8002b44 <HAL_RCC_OscConfig+0x4d0>)
 8002b16:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002b1a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b1c:	f7fe f9b6 	bl	8000e8c <HAL_GetTick>
 8002b20:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002b22:	e008      	b.n	8002b36 <HAL_RCC_OscConfig+0x4c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002b24:	f7fe f9b2 	bl	8000e8c <HAL_GetTick>
 8002b28:	4602      	mov	r2, r0
 8002b2a:	693b      	ldr	r3, [r7, #16]
 8002b2c:	1ad3      	subs	r3, r2, r3
 8002b2e:	2b02      	cmp	r3, #2
 8002b30:	d901      	bls.n	8002b36 <HAL_RCC_OscConfig+0x4c2>
          {
            return HAL_TIMEOUT;
 8002b32:	2303      	movs	r3, #3
 8002b34:	e045      	b.n	8002bc2 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002b36:	4b03      	ldr	r3, [pc, #12]	@ (8002b44 <HAL_RCC_OscConfig+0x4d0>)
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002b3e:	2b00      	cmp	r3, #0
 8002b40:	d1f0      	bne.n	8002b24 <HAL_RCC_OscConfig+0x4b0>
 8002b42:	e03d      	b.n	8002bc0 <HAL_RCC_OscConfig+0x54c>
 8002b44:	40023800 	.word	0x40023800
 8002b48:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8002b4c:	4b1f      	ldr	r3, [pc, #124]	@ (8002bcc <HAL_RCC_OscConfig+0x558>)
 8002b4e:	685b      	ldr	r3, [r3, #4]
 8002b50:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	699b      	ldr	r3, [r3, #24]
 8002b56:	2b01      	cmp	r3, #1
 8002b58:	d030      	beq.n	8002bbc <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002b5a:	68fb      	ldr	r3, [r7, #12]
 8002b5c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002b64:	429a      	cmp	r2, r3
 8002b66:	d129      	bne.n	8002bbc <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002b68:	68fb      	ldr	r3, [r7, #12]
 8002b6a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002b72:	429a      	cmp	r2, r3
 8002b74:	d122      	bne.n	8002bbc <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002b76:	68fa      	ldr	r2, [r7, #12]
 8002b78:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8002b7c:	4013      	ands	r3, r2
 8002b7e:	687a      	ldr	r2, [r7, #4]
 8002b80:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8002b82:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002b84:	4293      	cmp	r3, r2
 8002b86:	d119      	bne.n	8002bbc <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8002b88:	68fb      	ldr	r3, [r7, #12]
 8002b8a:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b92:	085b      	lsrs	r3, r3, #1
 8002b94:	3b01      	subs	r3, #1
 8002b96:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002b98:	429a      	cmp	r2, r3
 8002b9a:	d10f      	bne.n	8002bbc <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002b9c:	68fb      	ldr	r3, [r7, #12]
 8002b9e:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ba6:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8002ba8:	429a      	cmp	r2, r3
 8002baa:	d107      	bne.n	8002bbc <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8002bac:	68fb      	ldr	r3, [r7, #12]
 8002bae:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002bb6:	071b      	lsls	r3, r3, #28
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002bb8:	429a      	cmp	r2, r3
 8002bba:	d001      	beq.n	8002bc0 <HAL_RCC_OscConfig+0x54c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
      {
        return HAL_ERROR;
 8002bbc:	2301      	movs	r3, #1
 8002bbe:	e000      	b.n	8002bc2 <HAL_RCC_OscConfig+0x54e>
      }
    }
  }
  return HAL_OK;
 8002bc0:	2300      	movs	r3, #0
}
 8002bc2:	4618      	mov	r0, r3
 8002bc4:	3718      	adds	r7, #24
 8002bc6:	46bd      	mov	sp, r7
 8002bc8:	bd80      	pop	{r7, pc}
 8002bca:	bf00      	nop
 8002bcc:	40023800 	.word	0x40023800

08002bd0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002bd0:	b580      	push	{r7, lr}
 8002bd2:	b084      	sub	sp, #16
 8002bd4:	af00      	add	r7, sp, #0
 8002bd6:	6078      	str	r0, [r7, #4]
 8002bd8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8002bda:	2300      	movs	r3, #0
 8002bdc:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	2b00      	cmp	r3, #0
 8002be2:	d101      	bne.n	8002be8 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8002be4:	2301      	movs	r3, #1
 8002be6:	e0d0      	b.n	8002d8a <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002be8:	4b6a      	ldr	r3, [pc, #424]	@ (8002d94 <HAL_RCC_ClockConfig+0x1c4>)
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	f003 030f 	and.w	r3, r3, #15
 8002bf0:	683a      	ldr	r2, [r7, #0]
 8002bf2:	429a      	cmp	r2, r3
 8002bf4:	d910      	bls.n	8002c18 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002bf6:	4b67      	ldr	r3, [pc, #412]	@ (8002d94 <HAL_RCC_ClockConfig+0x1c4>)
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	f023 020f 	bic.w	r2, r3, #15
 8002bfe:	4965      	ldr	r1, [pc, #404]	@ (8002d94 <HAL_RCC_ClockConfig+0x1c4>)
 8002c00:	683b      	ldr	r3, [r7, #0]
 8002c02:	4313      	orrs	r3, r2
 8002c04:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002c06:	4b63      	ldr	r3, [pc, #396]	@ (8002d94 <HAL_RCC_ClockConfig+0x1c4>)
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	f003 030f 	and.w	r3, r3, #15
 8002c0e:	683a      	ldr	r2, [r7, #0]
 8002c10:	429a      	cmp	r2, r3
 8002c12:	d001      	beq.n	8002c18 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8002c14:	2301      	movs	r3, #1
 8002c16:	e0b8      	b.n	8002d8a <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	f003 0302 	and.w	r3, r3, #2
 8002c20:	2b00      	cmp	r3, #0
 8002c22:	d020      	beq.n	8002c66 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	f003 0304 	and.w	r3, r3, #4
 8002c2c:	2b00      	cmp	r3, #0
 8002c2e:	d005      	beq.n	8002c3c <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002c30:	4b59      	ldr	r3, [pc, #356]	@ (8002d98 <HAL_RCC_ClockConfig+0x1c8>)
 8002c32:	689b      	ldr	r3, [r3, #8]
 8002c34:	4a58      	ldr	r2, [pc, #352]	@ (8002d98 <HAL_RCC_ClockConfig+0x1c8>)
 8002c36:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8002c3a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	f003 0308 	and.w	r3, r3, #8
 8002c44:	2b00      	cmp	r3, #0
 8002c46:	d005      	beq.n	8002c54 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002c48:	4b53      	ldr	r3, [pc, #332]	@ (8002d98 <HAL_RCC_ClockConfig+0x1c8>)
 8002c4a:	689b      	ldr	r3, [r3, #8]
 8002c4c:	4a52      	ldr	r2, [pc, #328]	@ (8002d98 <HAL_RCC_ClockConfig+0x1c8>)
 8002c4e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8002c52:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002c54:	4b50      	ldr	r3, [pc, #320]	@ (8002d98 <HAL_RCC_ClockConfig+0x1c8>)
 8002c56:	689b      	ldr	r3, [r3, #8]
 8002c58:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	689b      	ldr	r3, [r3, #8]
 8002c60:	494d      	ldr	r1, [pc, #308]	@ (8002d98 <HAL_RCC_ClockConfig+0x1c8>)
 8002c62:	4313      	orrs	r3, r2
 8002c64:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	f003 0301 	and.w	r3, r3, #1
 8002c6e:	2b00      	cmp	r3, #0
 8002c70:	d040      	beq.n	8002cf4 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	685b      	ldr	r3, [r3, #4]
 8002c76:	2b01      	cmp	r3, #1
 8002c78:	d107      	bne.n	8002c8a <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002c7a:	4b47      	ldr	r3, [pc, #284]	@ (8002d98 <HAL_RCC_ClockConfig+0x1c8>)
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002c82:	2b00      	cmp	r3, #0
 8002c84:	d115      	bne.n	8002cb2 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8002c86:	2301      	movs	r3, #1
 8002c88:	e07f      	b.n	8002d8a <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	685b      	ldr	r3, [r3, #4]
 8002c8e:	2b02      	cmp	r3, #2
 8002c90:	d107      	bne.n	8002ca2 <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002c92:	4b41      	ldr	r3, [pc, #260]	@ (8002d98 <HAL_RCC_ClockConfig+0x1c8>)
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002c9a:	2b00      	cmp	r3, #0
 8002c9c:	d109      	bne.n	8002cb2 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8002c9e:	2301      	movs	r3, #1
 8002ca0:	e073      	b.n	8002d8a <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002ca2:	4b3d      	ldr	r3, [pc, #244]	@ (8002d98 <HAL_RCC_ClockConfig+0x1c8>)
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	f003 0302 	and.w	r3, r3, #2
 8002caa:	2b00      	cmp	r3, #0
 8002cac:	d101      	bne.n	8002cb2 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8002cae:	2301      	movs	r3, #1
 8002cb0:	e06b      	b.n	8002d8a <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002cb2:	4b39      	ldr	r3, [pc, #228]	@ (8002d98 <HAL_RCC_ClockConfig+0x1c8>)
 8002cb4:	689b      	ldr	r3, [r3, #8]
 8002cb6:	f023 0203 	bic.w	r2, r3, #3
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	685b      	ldr	r3, [r3, #4]
 8002cbe:	4936      	ldr	r1, [pc, #216]	@ (8002d98 <HAL_RCC_ClockConfig+0x1c8>)
 8002cc0:	4313      	orrs	r3, r2
 8002cc2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002cc4:	f7fe f8e2 	bl	8000e8c <HAL_GetTick>
 8002cc8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002cca:	e00a      	b.n	8002ce2 <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002ccc:	f7fe f8de 	bl	8000e8c <HAL_GetTick>
 8002cd0:	4602      	mov	r2, r0
 8002cd2:	68fb      	ldr	r3, [r7, #12]
 8002cd4:	1ad3      	subs	r3, r2, r3
 8002cd6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002cda:	4293      	cmp	r3, r2
 8002cdc:	d901      	bls.n	8002ce2 <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8002cde:	2303      	movs	r3, #3
 8002ce0:	e053      	b.n	8002d8a <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002ce2:	4b2d      	ldr	r3, [pc, #180]	@ (8002d98 <HAL_RCC_ClockConfig+0x1c8>)
 8002ce4:	689b      	ldr	r3, [r3, #8]
 8002ce6:	f003 020c 	and.w	r2, r3, #12
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	685b      	ldr	r3, [r3, #4]
 8002cee:	009b      	lsls	r3, r3, #2
 8002cf0:	429a      	cmp	r2, r3
 8002cf2:	d1eb      	bne.n	8002ccc <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002cf4:	4b27      	ldr	r3, [pc, #156]	@ (8002d94 <HAL_RCC_ClockConfig+0x1c4>)
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	f003 030f 	and.w	r3, r3, #15
 8002cfc:	683a      	ldr	r2, [r7, #0]
 8002cfe:	429a      	cmp	r2, r3
 8002d00:	d210      	bcs.n	8002d24 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002d02:	4b24      	ldr	r3, [pc, #144]	@ (8002d94 <HAL_RCC_ClockConfig+0x1c4>)
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	f023 020f 	bic.w	r2, r3, #15
 8002d0a:	4922      	ldr	r1, [pc, #136]	@ (8002d94 <HAL_RCC_ClockConfig+0x1c4>)
 8002d0c:	683b      	ldr	r3, [r7, #0]
 8002d0e:	4313      	orrs	r3, r2
 8002d10:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002d12:	4b20      	ldr	r3, [pc, #128]	@ (8002d94 <HAL_RCC_ClockConfig+0x1c4>)
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	f003 030f 	and.w	r3, r3, #15
 8002d1a:	683a      	ldr	r2, [r7, #0]
 8002d1c:	429a      	cmp	r2, r3
 8002d1e:	d001      	beq.n	8002d24 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8002d20:	2301      	movs	r3, #1
 8002d22:	e032      	b.n	8002d8a <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	f003 0304 	and.w	r3, r3, #4
 8002d2c:	2b00      	cmp	r3, #0
 8002d2e:	d008      	beq.n	8002d42 <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002d30:	4b19      	ldr	r3, [pc, #100]	@ (8002d98 <HAL_RCC_ClockConfig+0x1c8>)
 8002d32:	689b      	ldr	r3, [r3, #8]
 8002d34:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	68db      	ldr	r3, [r3, #12]
 8002d3c:	4916      	ldr	r1, [pc, #88]	@ (8002d98 <HAL_RCC_ClockConfig+0x1c8>)
 8002d3e:	4313      	orrs	r3, r2
 8002d40:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	f003 0308 	and.w	r3, r3, #8
 8002d4a:	2b00      	cmp	r3, #0
 8002d4c:	d009      	beq.n	8002d62 <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002d4e:	4b12      	ldr	r3, [pc, #72]	@ (8002d98 <HAL_RCC_ClockConfig+0x1c8>)
 8002d50:	689b      	ldr	r3, [r3, #8]
 8002d52:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	691b      	ldr	r3, [r3, #16]
 8002d5a:	00db      	lsls	r3, r3, #3
 8002d5c:	490e      	ldr	r1, [pc, #56]	@ (8002d98 <HAL_RCC_ClockConfig+0x1c8>)
 8002d5e:	4313      	orrs	r3, r2
 8002d60:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002d62:	f000 f821 	bl	8002da8 <HAL_RCC_GetSysClockFreq>
 8002d66:	4602      	mov	r2, r0
 8002d68:	4b0b      	ldr	r3, [pc, #44]	@ (8002d98 <HAL_RCC_ClockConfig+0x1c8>)
 8002d6a:	689b      	ldr	r3, [r3, #8]
 8002d6c:	091b      	lsrs	r3, r3, #4
 8002d6e:	f003 030f 	and.w	r3, r3, #15
 8002d72:	490a      	ldr	r1, [pc, #40]	@ (8002d9c <HAL_RCC_ClockConfig+0x1cc>)
 8002d74:	5ccb      	ldrb	r3, [r1, r3]
 8002d76:	fa22 f303 	lsr.w	r3, r2, r3
 8002d7a:	4a09      	ldr	r2, [pc, #36]	@ (8002da0 <HAL_RCC_ClockConfig+0x1d0>)
 8002d7c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002d7e:	4b09      	ldr	r3, [pc, #36]	@ (8002da4 <HAL_RCC_ClockConfig+0x1d4>)
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	4618      	mov	r0, r3
 8002d84:	f7fe f83e 	bl	8000e04 <HAL_InitTick>

  return HAL_OK;
 8002d88:	2300      	movs	r3, #0
}
 8002d8a:	4618      	mov	r0, r3
 8002d8c:	3710      	adds	r7, #16
 8002d8e:	46bd      	mov	sp, r7
 8002d90:	bd80      	pop	{r7, pc}
 8002d92:	bf00      	nop
 8002d94:	40023c00 	.word	0x40023c00
 8002d98:	40023800 	.word	0x40023800
 8002d9c:	08006ac4 	.word	0x08006ac4
 8002da0:	20000000 	.word	0x20000000
 8002da4:	20000004 	.word	0x20000004

08002da8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002da8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002dac:	b090      	sub	sp, #64	@ 0x40
 8002dae:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8002db0:	2300      	movs	r3, #0
 8002db2:	637b      	str	r3, [r7, #52]	@ 0x34
 8002db4:	2300      	movs	r3, #0
 8002db6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002db8:	2300      	movs	r3, #0
 8002dba:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0;
 8002dbc:	2300      	movs	r3, #0
 8002dbe:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002dc0:	4b59      	ldr	r3, [pc, #356]	@ (8002f28 <HAL_RCC_GetSysClockFreq+0x180>)
 8002dc2:	689b      	ldr	r3, [r3, #8]
 8002dc4:	f003 030c 	and.w	r3, r3, #12
 8002dc8:	2b08      	cmp	r3, #8
 8002dca:	d00d      	beq.n	8002de8 <HAL_RCC_GetSysClockFreq+0x40>
 8002dcc:	2b08      	cmp	r3, #8
 8002dce:	f200 80a1 	bhi.w	8002f14 <HAL_RCC_GetSysClockFreq+0x16c>
 8002dd2:	2b00      	cmp	r3, #0
 8002dd4:	d002      	beq.n	8002ddc <HAL_RCC_GetSysClockFreq+0x34>
 8002dd6:	2b04      	cmp	r3, #4
 8002dd8:	d003      	beq.n	8002de2 <HAL_RCC_GetSysClockFreq+0x3a>
 8002dda:	e09b      	b.n	8002f14 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002ddc:	4b53      	ldr	r3, [pc, #332]	@ (8002f2c <HAL_RCC_GetSysClockFreq+0x184>)
 8002dde:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8002de0:	e09b      	b.n	8002f1a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002de2:	4b53      	ldr	r3, [pc, #332]	@ (8002f30 <HAL_RCC_GetSysClockFreq+0x188>)
 8002de4:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8002de6:	e098      	b.n	8002f1a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002de8:	4b4f      	ldr	r3, [pc, #316]	@ (8002f28 <HAL_RCC_GetSysClockFreq+0x180>)
 8002dea:	685b      	ldr	r3, [r3, #4]
 8002dec:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002df0:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8002df2:	4b4d      	ldr	r3, [pc, #308]	@ (8002f28 <HAL_RCC_GetSysClockFreq+0x180>)
 8002df4:	685b      	ldr	r3, [r3, #4]
 8002df6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002dfa:	2b00      	cmp	r3, #0
 8002dfc:	d028      	beq.n	8002e50 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002dfe:	4b4a      	ldr	r3, [pc, #296]	@ (8002f28 <HAL_RCC_GetSysClockFreq+0x180>)
 8002e00:	685b      	ldr	r3, [r3, #4]
 8002e02:	099b      	lsrs	r3, r3, #6
 8002e04:	2200      	movs	r2, #0
 8002e06:	623b      	str	r3, [r7, #32]
 8002e08:	627a      	str	r2, [r7, #36]	@ 0x24
 8002e0a:	6a3b      	ldr	r3, [r7, #32]
 8002e0c:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8002e10:	2100      	movs	r1, #0
 8002e12:	4b47      	ldr	r3, [pc, #284]	@ (8002f30 <HAL_RCC_GetSysClockFreq+0x188>)
 8002e14:	fb03 f201 	mul.w	r2, r3, r1
 8002e18:	2300      	movs	r3, #0
 8002e1a:	fb00 f303 	mul.w	r3, r0, r3
 8002e1e:	4413      	add	r3, r2
 8002e20:	4a43      	ldr	r2, [pc, #268]	@ (8002f30 <HAL_RCC_GetSysClockFreq+0x188>)
 8002e22:	fba0 1202 	umull	r1, r2, r0, r2
 8002e26:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002e28:	460a      	mov	r2, r1
 8002e2a:	62ba      	str	r2, [r7, #40]	@ 0x28
 8002e2c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002e2e:	4413      	add	r3, r2
 8002e30:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002e32:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002e34:	2200      	movs	r2, #0
 8002e36:	61bb      	str	r3, [r7, #24]
 8002e38:	61fa      	str	r2, [r7, #28]
 8002e3a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002e3e:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8002e42:	f7fd fa55 	bl	80002f0 <__aeabi_uldivmod>
 8002e46:	4602      	mov	r2, r0
 8002e48:	460b      	mov	r3, r1
 8002e4a:	4613      	mov	r3, r2
 8002e4c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002e4e:	e053      	b.n	8002ef8 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002e50:	4b35      	ldr	r3, [pc, #212]	@ (8002f28 <HAL_RCC_GetSysClockFreq+0x180>)
 8002e52:	685b      	ldr	r3, [r3, #4]
 8002e54:	099b      	lsrs	r3, r3, #6
 8002e56:	2200      	movs	r2, #0
 8002e58:	613b      	str	r3, [r7, #16]
 8002e5a:	617a      	str	r2, [r7, #20]
 8002e5c:	693b      	ldr	r3, [r7, #16]
 8002e5e:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8002e62:	f04f 0b00 	mov.w	fp, #0
 8002e66:	4652      	mov	r2, sl
 8002e68:	465b      	mov	r3, fp
 8002e6a:	f04f 0000 	mov.w	r0, #0
 8002e6e:	f04f 0100 	mov.w	r1, #0
 8002e72:	0159      	lsls	r1, r3, #5
 8002e74:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002e78:	0150      	lsls	r0, r2, #5
 8002e7a:	4602      	mov	r2, r0
 8002e7c:	460b      	mov	r3, r1
 8002e7e:	ebb2 080a 	subs.w	r8, r2, sl
 8002e82:	eb63 090b 	sbc.w	r9, r3, fp
 8002e86:	f04f 0200 	mov.w	r2, #0
 8002e8a:	f04f 0300 	mov.w	r3, #0
 8002e8e:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8002e92:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8002e96:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8002e9a:	ebb2 0408 	subs.w	r4, r2, r8
 8002e9e:	eb63 0509 	sbc.w	r5, r3, r9
 8002ea2:	f04f 0200 	mov.w	r2, #0
 8002ea6:	f04f 0300 	mov.w	r3, #0
 8002eaa:	00eb      	lsls	r3, r5, #3
 8002eac:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002eb0:	00e2      	lsls	r2, r4, #3
 8002eb2:	4614      	mov	r4, r2
 8002eb4:	461d      	mov	r5, r3
 8002eb6:	eb14 030a 	adds.w	r3, r4, sl
 8002eba:	603b      	str	r3, [r7, #0]
 8002ebc:	eb45 030b 	adc.w	r3, r5, fp
 8002ec0:	607b      	str	r3, [r7, #4]
 8002ec2:	f04f 0200 	mov.w	r2, #0
 8002ec6:	f04f 0300 	mov.w	r3, #0
 8002eca:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002ece:	4629      	mov	r1, r5
 8002ed0:	028b      	lsls	r3, r1, #10
 8002ed2:	4621      	mov	r1, r4
 8002ed4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002ed8:	4621      	mov	r1, r4
 8002eda:	028a      	lsls	r2, r1, #10
 8002edc:	4610      	mov	r0, r2
 8002ede:	4619      	mov	r1, r3
 8002ee0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002ee2:	2200      	movs	r2, #0
 8002ee4:	60bb      	str	r3, [r7, #8]
 8002ee6:	60fa      	str	r2, [r7, #12]
 8002ee8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002eec:	f7fd fa00 	bl	80002f0 <__aeabi_uldivmod>
 8002ef0:	4602      	mov	r2, r0
 8002ef2:	460b      	mov	r3, r1
 8002ef4:	4613      	mov	r3, r2
 8002ef6:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8002ef8:	4b0b      	ldr	r3, [pc, #44]	@ (8002f28 <HAL_RCC_GetSysClockFreq+0x180>)
 8002efa:	685b      	ldr	r3, [r3, #4]
 8002efc:	0c1b      	lsrs	r3, r3, #16
 8002efe:	f003 0303 	and.w	r3, r3, #3
 8002f02:	3301      	adds	r3, #1
 8002f04:	005b      	lsls	r3, r3, #1
 8002f06:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8002f08:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8002f0a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002f0c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002f10:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8002f12:	e002      	b.n	8002f1a <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002f14:	4b05      	ldr	r3, [pc, #20]	@ (8002f2c <HAL_RCC_GetSysClockFreq+0x184>)
 8002f16:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8002f18:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002f1a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8002f1c:	4618      	mov	r0, r3
 8002f1e:	3740      	adds	r7, #64	@ 0x40
 8002f20:	46bd      	mov	sp, r7
 8002f22:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002f26:	bf00      	nop
 8002f28:	40023800 	.word	0x40023800
 8002f2c:	00f42400 	.word	0x00f42400
 8002f30:	017d7840 	.word	0x017d7840

08002f34 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002f34:	b480      	push	{r7}
 8002f36:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002f38:	4b03      	ldr	r3, [pc, #12]	@ (8002f48 <HAL_RCC_GetHCLKFreq+0x14>)
 8002f3a:	681b      	ldr	r3, [r3, #0]
}
 8002f3c:	4618      	mov	r0, r3
 8002f3e:	46bd      	mov	sp, r7
 8002f40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f44:	4770      	bx	lr
 8002f46:	bf00      	nop
 8002f48:	20000000 	.word	0x20000000

08002f4c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002f4c:	b580      	push	{r7, lr}
 8002f4e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002f50:	f7ff fff0 	bl	8002f34 <HAL_RCC_GetHCLKFreq>
 8002f54:	4602      	mov	r2, r0
 8002f56:	4b05      	ldr	r3, [pc, #20]	@ (8002f6c <HAL_RCC_GetPCLK1Freq+0x20>)
 8002f58:	689b      	ldr	r3, [r3, #8]
 8002f5a:	0a9b      	lsrs	r3, r3, #10
 8002f5c:	f003 0307 	and.w	r3, r3, #7
 8002f60:	4903      	ldr	r1, [pc, #12]	@ (8002f70 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002f62:	5ccb      	ldrb	r3, [r1, r3]
 8002f64:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002f68:	4618      	mov	r0, r3
 8002f6a:	bd80      	pop	{r7, pc}
 8002f6c:	40023800 	.word	0x40023800
 8002f70:	08006ad4 	.word	0x08006ad4

08002f74 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002f74:	b580      	push	{r7, lr}
 8002f76:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002f78:	f7ff ffdc 	bl	8002f34 <HAL_RCC_GetHCLKFreq>
 8002f7c:	4602      	mov	r2, r0
 8002f7e:	4b05      	ldr	r3, [pc, #20]	@ (8002f94 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002f80:	689b      	ldr	r3, [r3, #8]
 8002f82:	0b5b      	lsrs	r3, r3, #13
 8002f84:	f003 0307 	and.w	r3, r3, #7
 8002f88:	4903      	ldr	r1, [pc, #12]	@ (8002f98 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002f8a:	5ccb      	ldrb	r3, [r1, r3]
 8002f8c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002f90:	4618      	mov	r0, r3
 8002f92:	bd80      	pop	{r7, pc}
 8002f94:	40023800 	.word	0x40023800
 8002f98:	08006ad4 	.word	0x08006ad4

08002f9c <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002f9c:	b580      	push	{r7, lr}
 8002f9e:	b088      	sub	sp, #32
 8002fa0:	af00      	add	r7, sp, #0
 8002fa2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8002fa4:	2300      	movs	r3, #0
 8002fa6:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8002fa8:	2300      	movs	r3, #0
 8002faa:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8002fac:	2300      	movs	r3, #0
 8002fae:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8002fb0:	2300      	movs	r3, #0
 8002fb2:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8002fb4:	2300      	movs	r3, #0
 8002fb6:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	f003 0301 	and.w	r3, r3, #1
 8002fc0:	2b00      	cmp	r3, #0
 8002fc2:	d012      	beq.n	8002fea <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8002fc4:	4b69      	ldr	r3, [pc, #420]	@ (800316c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002fc6:	689b      	ldr	r3, [r3, #8]
 8002fc8:	4a68      	ldr	r2, [pc, #416]	@ (800316c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002fca:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8002fce:	6093      	str	r3, [r2, #8]
 8002fd0:	4b66      	ldr	r3, [pc, #408]	@ (800316c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002fd2:	689a      	ldr	r2, [r3, #8]
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002fd8:	4964      	ldr	r1, [pc, #400]	@ (800316c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002fda:	4313      	orrs	r3, r2
 8002fdc:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002fe2:	2b00      	cmp	r3, #0
 8002fe4:	d101      	bne.n	8002fea <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 8002fe6:	2301      	movs	r3, #1
 8002fe8:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002ff2:	2b00      	cmp	r3, #0
 8002ff4:	d017      	beq.n	8003026 <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002ff6:	4b5d      	ldr	r3, [pc, #372]	@ (800316c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002ff8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002ffc:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003004:	4959      	ldr	r1, [pc, #356]	@ (800316c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003006:	4313      	orrs	r3, r2
 8003008:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003010:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003014:	d101      	bne.n	800301a <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 8003016:	2301      	movs	r3, #1
 8003018:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800301e:	2b00      	cmp	r3, #0
 8003020:	d101      	bne.n	8003026 <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 8003022:	2301      	movs	r3, #1
 8003024:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800302e:	2b00      	cmp	r3, #0
 8003030:	d017      	beq.n	8003062 <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8003032:	4b4e      	ldr	r3, [pc, #312]	@ (800316c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003034:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003038:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003040:	494a      	ldr	r1, [pc, #296]	@ (800316c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003042:	4313      	orrs	r3, r2
 8003044:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800304c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003050:	d101      	bne.n	8003056 <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 8003052:	2301      	movs	r3, #1
 8003054:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800305a:	2b00      	cmp	r3, #0
 800305c:	d101      	bne.n	8003062 <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 800305e:	2301      	movs	r3, #1
 8003060:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800306a:	2b00      	cmp	r3, #0
 800306c:	d001      	beq.n	8003072 <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 800306e:	2301      	movs	r3, #1
 8003070:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	f003 0320 	and.w	r3, r3, #32
 800307a:	2b00      	cmp	r3, #0
 800307c:	f000 808b 	beq.w	8003196 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8003080:	4b3a      	ldr	r3, [pc, #232]	@ (800316c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003082:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003084:	4a39      	ldr	r2, [pc, #228]	@ (800316c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003086:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800308a:	6413      	str	r3, [r2, #64]	@ 0x40
 800308c:	4b37      	ldr	r3, [pc, #220]	@ (800316c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800308e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003090:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003094:	60bb      	str	r3, [r7, #8]
 8003096:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8003098:	4b35      	ldr	r3, [pc, #212]	@ (8003170 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	4a34      	ldr	r2, [pc, #208]	@ (8003170 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800309e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80030a2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80030a4:	f7fd fef2 	bl	8000e8c <HAL_GetTick>
 80030a8:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 80030aa:	e008      	b.n	80030be <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80030ac:	f7fd feee 	bl	8000e8c <HAL_GetTick>
 80030b0:	4602      	mov	r2, r0
 80030b2:	697b      	ldr	r3, [r7, #20]
 80030b4:	1ad3      	subs	r3, r2, r3
 80030b6:	2b64      	cmp	r3, #100	@ 0x64
 80030b8:	d901      	bls.n	80030be <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 80030ba:	2303      	movs	r3, #3
 80030bc:	e38f      	b.n	80037de <HAL_RCCEx_PeriphCLKConfig+0x842>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 80030be:	4b2c      	ldr	r3, [pc, #176]	@ (8003170 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80030c0:	681b      	ldr	r3, [r3, #0]
 80030c2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80030c6:	2b00      	cmp	r3, #0
 80030c8:	d0f0      	beq.n	80030ac <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80030ca:	4b28      	ldr	r3, [pc, #160]	@ (800316c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80030cc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80030ce:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80030d2:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80030d4:	693b      	ldr	r3, [r7, #16]
 80030d6:	2b00      	cmp	r3, #0
 80030d8:	d035      	beq.n	8003146 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80030de:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80030e2:	693a      	ldr	r2, [r7, #16]
 80030e4:	429a      	cmp	r2, r3
 80030e6:	d02e      	beq.n	8003146 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80030e8:	4b20      	ldr	r3, [pc, #128]	@ (800316c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80030ea:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80030ec:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80030f0:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80030f2:	4b1e      	ldr	r3, [pc, #120]	@ (800316c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80030f4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80030f6:	4a1d      	ldr	r2, [pc, #116]	@ (800316c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80030f8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80030fc:	6713      	str	r3, [r2, #112]	@ 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 80030fe:	4b1b      	ldr	r3, [pc, #108]	@ (800316c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003100:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003102:	4a1a      	ldr	r2, [pc, #104]	@ (800316c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003104:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003108:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 800310a:	4a18      	ldr	r2, [pc, #96]	@ (800316c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800310c:	693b      	ldr	r3, [r7, #16]
 800310e:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8003110:	4b16      	ldr	r3, [pc, #88]	@ (800316c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003112:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003114:	f003 0301 	and.w	r3, r3, #1
 8003118:	2b01      	cmp	r3, #1
 800311a:	d114      	bne.n	8003146 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800311c:	f7fd feb6 	bl	8000e8c <HAL_GetTick>
 8003120:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003122:	e00a      	b.n	800313a <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003124:	f7fd feb2 	bl	8000e8c <HAL_GetTick>
 8003128:	4602      	mov	r2, r0
 800312a:	697b      	ldr	r3, [r7, #20]
 800312c:	1ad3      	subs	r3, r2, r3
 800312e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003132:	4293      	cmp	r3, r2
 8003134:	d901      	bls.n	800313a <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8003136:	2303      	movs	r3, #3
 8003138:	e351      	b.n	80037de <HAL_RCCEx_PeriphCLKConfig+0x842>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800313a:	4b0c      	ldr	r3, [pc, #48]	@ (800316c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800313c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800313e:	f003 0302 	and.w	r3, r3, #2
 8003142:	2b00      	cmp	r3, #0
 8003144:	d0ee      	beq.n	8003124 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800314a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800314e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003152:	d111      	bne.n	8003178 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8003154:	4b05      	ldr	r3, [pc, #20]	@ (800316c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003156:	689b      	ldr	r3, [r3, #8]
 8003158:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8003160:	4b04      	ldr	r3, [pc, #16]	@ (8003174 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8003162:	400b      	ands	r3, r1
 8003164:	4901      	ldr	r1, [pc, #4]	@ (800316c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003166:	4313      	orrs	r3, r2
 8003168:	608b      	str	r3, [r1, #8]
 800316a:	e00b      	b.n	8003184 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 800316c:	40023800 	.word	0x40023800
 8003170:	40007000 	.word	0x40007000
 8003174:	0ffffcff 	.word	0x0ffffcff
 8003178:	4bac      	ldr	r3, [pc, #688]	@ (800342c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800317a:	689b      	ldr	r3, [r3, #8]
 800317c:	4aab      	ldr	r2, [pc, #684]	@ (800342c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800317e:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8003182:	6093      	str	r3, [r2, #8]
 8003184:	4ba9      	ldr	r3, [pc, #676]	@ (800342c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003186:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800318c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003190:	49a6      	ldr	r1, [pc, #664]	@ (800342c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003192:	4313      	orrs	r3, r2
 8003194:	670b      	str	r3, [r1, #112]	@ 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	f003 0310 	and.w	r3, r3, #16
 800319e:	2b00      	cmp	r3, #0
 80031a0:	d010      	beq.n	80031c4 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80031a2:	4ba2      	ldr	r3, [pc, #648]	@ (800342c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80031a4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80031a8:	4aa0      	ldr	r2, [pc, #640]	@ (800342c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80031aa:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80031ae:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80031b2:	4b9e      	ldr	r3, [pc, #632]	@ (800342c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80031b4:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80031bc:	499b      	ldr	r1, [pc, #620]	@ (800342c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80031be:	4313      	orrs	r3, r2
 80031c0:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80031cc:	2b00      	cmp	r3, #0
 80031ce:	d00a      	beq.n	80031e6 <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80031d0:	4b96      	ldr	r3, [pc, #600]	@ (800342c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80031d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80031d6:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80031de:	4993      	ldr	r1, [pc, #588]	@ (800342c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80031e0:	4313      	orrs	r3, r2
 80031e2:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	681b      	ldr	r3, [r3, #0]
 80031ea:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80031ee:	2b00      	cmp	r3, #0
 80031f0:	d00a      	beq.n	8003208 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80031f2:	4b8e      	ldr	r3, [pc, #568]	@ (800342c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80031f4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80031f8:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003200:	498a      	ldr	r1, [pc, #552]	@ (800342c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003202:	4313      	orrs	r3, r2
 8003204:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003210:	2b00      	cmp	r3, #0
 8003212:	d00a      	beq.n	800322a <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003214:	4b85      	ldr	r3, [pc, #532]	@ (800342c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003216:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800321a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003222:	4982      	ldr	r1, [pc, #520]	@ (800342c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003224:	4313      	orrs	r3, r2
 8003226:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003232:	2b00      	cmp	r3, #0
 8003234:	d00a      	beq.n	800324c <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8003236:	4b7d      	ldr	r3, [pc, #500]	@ (800342c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003238:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800323c:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003244:	4979      	ldr	r1, [pc, #484]	@ (800342c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003246:	4313      	orrs	r3, r2
 8003248:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003254:	2b00      	cmp	r3, #0
 8003256:	d00a      	beq.n	800326e <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003258:	4b74      	ldr	r3, [pc, #464]	@ (800342c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800325a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800325e:	f023 0203 	bic.w	r2, r3, #3
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003266:	4971      	ldr	r1, [pc, #452]	@ (800342c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003268:	4313      	orrs	r3, r2
 800326a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003276:	2b00      	cmp	r3, #0
 8003278:	d00a      	beq.n	8003290 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800327a:	4b6c      	ldr	r3, [pc, #432]	@ (800342c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800327c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003280:	f023 020c 	bic.w	r2, r3, #12
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003288:	4968      	ldr	r1, [pc, #416]	@ (800342c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800328a:	4313      	orrs	r3, r2
 800328c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003298:	2b00      	cmp	r3, #0
 800329a:	d00a      	beq.n	80032b2 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800329c:	4b63      	ldr	r3, [pc, #396]	@ (800342c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800329e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80032a2:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80032aa:	4960      	ldr	r1, [pc, #384]	@ (800342c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80032ac:	4313      	orrs	r3, r2
 80032ae:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80032ba:	2b00      	cmp	r3, #0
 80032bc:	d00a      	beq.n	80032d4 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80032be:	4b5b      	ldr	r3, [pc, #364]	@ (800342c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80032c0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80032c4:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80032cc:	4957      	ldr	r1, [pc, #348]	@ (800342c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80032ce:	4313      	orrs	r3, r2
 80032d0:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80032dc:	2b00      	cmp	r3, #0
 80032de:	d00a      	beq.n	80032f6 <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80032e0:	4b52      	ldr	r3, [pc, #328]	@ (800342c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80032e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80032e6:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80032ee:	494f      	ldr	r1, [pc, #316]	@ (800342c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80032f0:	4313      	orrs	r3, r2
 80032f2:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80032fe:	2b00      	cmp	r3, #0
 8003300:	d00a      	beq.n	8003318 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8003302:	4b4a      	ldr	r3, [pc, #296]	@ (800342c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003304:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003308:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003310:	4946      	ldr	r1, [pc, #280]	@ (800342c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003312:	4313      	orrs	r3, r2
 8003314:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003320:	2b00      	cmp	r3, #0
 8003322:	d00a      	beq.n	800333a <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8003324:	4b41      	ldr	r3, [pc, #260]	@ (800342c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003326:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800332a:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003332:	493e      	ldr	r1, [pc, #248]	@ (800342c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003334:	4313      	orrs	r3, r2
 8003336:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003342:	2b00      	cmp	r3, #0
 8003344:	d00a      	beq.n	800335c <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8003346:	4b39      	ldr	r3, [pc, #228]	@ (800342c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003348:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800334c:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003354:	4935      	ldr	r1, [pc, #212]	@ (800342c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003356:	4313      	orrs	r3, r2
 8003358:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003364:	2b00      	cmp	r3, #0
 8003366:	d00a      	beq.n	800337e <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8003368:	4b30      	ldr	r3, [pc, #192]	@ (800342c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800336a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800336e:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003376:	492d      	ldr	r1, [pc, #180]	@ (800342c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003378:	4313      	orrs	r3, r2
 800337a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003386:	2b00      	cmp	r3, #0
 8003388:	d011      	beq.n	80033ae <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 800338a:	4b28      	ldr	r3, [pc, #160]	@ (800342c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800338c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003390:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003398:	4924      	ldr	r1, [pc, #144]	@ (800342c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800339a:	4313      	orrs	r3, r2
 800339c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80033a4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80033a8:	d101      	bne.n	80033ae <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 80033aa:	2301      	movs	r3, #1
 80033ac:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	f003 0308 	and.w	r3, r3, #8
 80033b6:	2b00      	cmp	r3, #0
 80033b8:	d001      	beq.n	80033be <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 80033ba:	2301      	movs	r3, #1
 80033bc:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80033c6:	2b00      	cmp	r3, #0
 80033c8:	d00a      	beq.n	80033e0 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80033ca:	4b18      	ldr	r3, [pc, #96]	@ (800342c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80033cc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80033d0:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80033d8:	4914      	ldr	r1, [pc, #80]	@ (800342c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80033da:	4313      	orrs	r3, r2
 80033dc:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80033e8:	2b00      	cmp	r3, #0
 80033ea:	d00b      	beq.n	8003404 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80033ec:	4b0f      	ldr	r3, [pc, #60]	@ (800342c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80033ee:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80033f2:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80033fc:	490b      	ldr	r1, [pc, #44]	@ (800342c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80033fe:	4313      	orrs	r3, r2
 8003400:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800340c:	2b00      	cmp	r3, #0
 800340e:	d00f      	beq.n	8003430 <HAL_RCCEx_PeriphCLKConfig+0x494>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 8003410:	4b06      	ldr	r3, [pc, #24]	@ (800342c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003412:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003416:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003420:	4902      	ldr	r1, [pc, #8]	@ (800342c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003422:	4313      	orrs	r3, r2
 8003424:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8003428:	e002      	b.n	8003430 <HAL_RCCEx_PeriphCLKConfig+0x494>
 800342a:	bf00      	nop
 800342c:	40023800 	.word	0x40023800
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003438:	2b00      	cmp	r3, #0
 800343a:	d00b      	beq.n	8003454 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800343c:	4b8a      	ldr	r3, [pc, #552]	@ (8003668 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800343e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003442:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800344c:	4986      	ldr	r1, [pc, #536]	@ (8003668 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800344e:	4313      	orrs	r3, r2
 8003450:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800345c:	2b00      	cmp	r3, #0
 800345e:	d00b      	beq.n	8003478 <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8003460:	4b81      	ldr	r3, [pc, #516]	@ (8003668 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003462:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003466:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003470:	497d      	ldr	r1, [pc, #500]	@ (8003668 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003472:	4313      	orrs	r3, r2
 8003474:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8003478:	69fb      	ldr	r3, [r7, #28]
 800347a:	2b01      	cmp	r3, #1
 800347c:	d006      	beq.n	800348c <HAL_RCCEx_PeriphCLKConfig+0x4f0>
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003486:	2b00      	cmp	r3, #0
 8003488:	f000 80d6 	beq.w	8003638 <HAL_RCCEx_PeriphCLKConfig+0x69c>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 800348c:	4b76      	ldr	r3, [pc, #472]	@ (8003668 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	4a75      	ldr	r2, [pc, #468]	@ (8003668 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003492:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8003496:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003498:	f7fd fcf8 	bl	8000e8c <HAL_GetTick>
 800349c:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800349e:	e008      	b.n	80034b2 <HAL_RCCEx_PeriphCLKConfig+0x516>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80034a0:	f7fd fcf4 	bl	8000e8c <HAL_GetTick>
 80034a4:	4602      	mov	r2, r0
 80034a6:	697b      	ldr	r3, [r7, #20]
 80034a8:	1ad3      	subs	r3, r2, r3
 80034aa:	2b64      	cmp	r3, #100	@ 0x64
 80034ac:	d901      	bls.n	80034b2 <HAL_RCCEx_PeriphCLKConfig+0x516>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80034ae:	2303      	movs	r3, #3
 80034b0:	e195      	b.n	80037de <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80034b2:	4b6d      	ldr	r3, [pc, #436]	@ (8003668 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80034ba:	2b00      	cmp	r3, #0
 80034bc:	d1f0      	bne.n	80034a0 <HAL_RCCEx_PeriphCLKConfig+0x504>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	f003 0301 	and.w	r3, r3, #1
 80034c6:	2b00      	cmp	r3, #0
 80034c8:	d021      	beq.n	800350e <HAL_RCCEx_PeriphCLKConfig+0x572>
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80034ce:	2b00      	cmp	r3, #0
 80034d0:	d11d      	bne.n	800350e <HAL_RCCEx_PeriphCLKConfig+0x572>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 80034d2:	4b65      	ldr	r3, [pc, #404]	@ (8003668 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80034d4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80034d8:	0c1b      	lsrs	r3, r3, #16
 80034da:	f003 0303 	and.w	r3, r3, #3
 80034de:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 80034e0:	4b61      	ldr	r3, [pc, #388]	@ (8003668 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80034e2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80034e6:	0e1b      	lsrs	r3, r3, #24
 80034e8:	f003 030f 	and.w	r3, r3, #15
 80034ec:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	685b      	ldr	r3, [r3, #4]
 80034f2:	019a      	lsls	r2, r3, #6
 80034f4:	693b      	ldr	r3, [r7, #16]
 80034f6:	041b      	lsls	r3, r3, #16
 80034f8:	431a      	orrs	r2, r3
 80034fa:	68fb      	ldr	r3, [r7, #12]
 80034fc:	061b      	lsls	r3, r3, #24
 80034fe:	431a      	orrs	r2, r3
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	689b      	ldr	r3, [r3, #8]
 8003504:	071b      	lsls	r3, r3, #28
 8003506:	4958      	ldr	r1, [pc, #352]	@ (8003668 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003508:	4313      	orrs	r3, r2
 800350a:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003516:	2b00      	cmp	r3, #0
 8003518:	d004      	beq.n	8003524 <HAL_RCCEx_PeriphCLKConfig+0x588>
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800351e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003522:	d00a      	beq.n	800353a <HAL_RCCEx_PeriphCLKConfig+0x59e>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 800352c:	2b00      	cmp	r3, #0
 800352e:	d02e      	beq.n	800358e <HAL_RCCEx_PeriphCLKConfig+0x5f2>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003534:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003538:	d129      	bne.n	800358e <HAL_RCCEx_PeriphCLKConfig+0x5f2>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 800353a:	4b4b      	ldr	r3, [pc, #300]	@ (8003668 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800353c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003540:	0c1b      	lsrs	r3, r3, #16
 8003542:	f003 0303 	and.w	r3, r3, #3
 8003546:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8003548:	4b47      	ldr	r3, [pc, #284]	@ (8003668 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800354a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800354e:	0f1b      	lsrs	r3, r3, #28
 8003550:	f003 0307 	and.w	r3, r3, #7
 8003554:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	685b      	ldr	r3, [r3, #4]
 800355a:	019a      	lsls	r2, r3, #6
 800355c:	693b      	ldr	r3, [r7, #16]
 800355e:	041b      	lsls	r3, r3, #16
 8003560:	431a      	orrs	r2, r3
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	68db      	ldr	r3, [r3, #12]
 8003566:	061b      	lsls	r3, r3, #24
 8003568:	431a      	orrs	r2, r3
 800356a:	68fb      	ldr	r3, [r7, #12]
 800356c:	071b      	lsls	r3, r3, #28
 800356e:	493e      	ldr	r1, [pc, #248]	@ (8003668 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003570:	4313      	orrs	r3, r2
 8003572:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8003576:	4b3c      	ldr	r3, [pc, #240]	@ (8003668 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003578:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800357c:	f023 021f 	bic.w	r2, r3, #31
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003584:	3b01      	subs	r3, #1
 8003586:	4938      	ldr	r1, [pc, #224]	@ (8003668 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003588:	4313      	orrs	r3, r2
 800358a:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003596:	2b00      	cmp	r3, #0
 8003598:	d01d      	beq.n	80035d6 <HAL_RCCEx_PeriphCLKConfig+0x63a>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 800359a:	4b33      	ldr	r3, [pc, #204]	@ (8003668 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800359c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80035a0:	0e1b      	lsrs	r3, r3, #24
 80035a2:	f003 030f 	and.w	r3, r3, #15
 80035a6:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80035a8:	4b2f      	ldr	r3, [pc, #188]	@ (8003668 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80035aa:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80035ae:	0f1b      	lsrs	r3, r3, #28
 80035b0:	f003 0307 	and.w	r3, r3, #7
 80035b4:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	685b      	ldr	r3, [r3, #4]
 80035ba:	019a      	lsls	r2, r3, #6
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	691b      	ldr	r3, [r3, #16]
 80035c0:	041b      	lsls	r3, r3, #16
 80035c2:	431a      	orrs	r2, r3
 80035c4:	693b      	ldr	r3, [r7, #16]
 80035c6:	061b      	lsls	r3, r3, #24
 80035c8:	431a      	orrs	r2, r3
 80035ca:	68fb      	ldr	r3, [r7, #12]
 80035cc:	071b      	lsls	r3, r3, #28
 80035ce:	4926      	ldr	r1, [pc, #152]	@ (8003668 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80035d0:	4313      	orrs	r3, r2
 80035d2:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80035de:	2b00      	cmp	r3, #0
 80035e0:	d011      	beq.n	8003606 <HAL_RCCEx_PeriphCLKConfig+0x66a>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	685b      	ldr	r3, [r3, #4]
 80035e6:	019a      	lsls	r2, r3, #6
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	691b      	ldr	r3, [r3, #16]
 80035ec:	041b      	lsls	r3, r3, #16
 80035ee:	431a      	orrs	r2, r3
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	68db      	ldr	r3, [r3, #12]
 80035f4:	061b      	lsls	r3, r3, #24
 80035f6:	431a      	orrs	r2, r3
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	689b      	ldr	r3, [r3, #8]
 80035fc:	071b      	lsls	r3, r3, #28
 80035fe:	491a      	ldr	r1, [pc, #104]	@ (8003668 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003600:	4313      	orrs	r3, r2
 8003602:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8003606:	4b18      	ldr	r3, [pc, #96]	@ (8003668 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003608:	681b      	ldr	r3, [r3, #0]
 800360a:	4a17      	ldr	r2, [pc, #92]	@ (8003668 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800360c:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8003610:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003612:	f7fd fc3b 	bl	8000e8c <HAL_GetTick>
 8003616:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8003618:	e008      	b.n	800362c <HAL_RCCEx_PeriphCLKConfig+0x690>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800361a:	f7fd fc37 	bl	8000e8c <HAL_GetTick>
 800361e:	4602      	mov	r2, r0
 8003620:	697b      	ldr	r3, [r7, #20]
 8003622:	1ad3      	subs	r3, r2, r3
 8003624:	2b64      	cmp	r3, #100	@ 0x64
 8003626:	d901      	bls.n	800362c <HAL_RCCEx_PeriphCLKConfig+0x690>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003628:	2303      	movs	r3, #3
 800362a:	e0d8      	b.n	80037de <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800362c:	4b0e      	ldr	r3, [pc, #56]	@ (8003668 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003634:	2b00      	cmp	r3, #0
 8003636:	d0f0      	beq.n	800361a <HAL_RCCEx_PeriphCLKConfig+0x67e>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8003638:	69bb      	ldr	r3, [r7, #24]
 800363a:	2b01      	cmp	r3, #1
 800363c:	f040 80ce 	bne.w	80037dc <HAL_RCCEx_PeriphCLKConfig+0x840>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8003640:	4b09      	ldr	r3, [pc, #36]	@ (8003668 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	4a08      	ldr	r2, [pc, #32]	@ (8003668 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003646:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800364a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800364c:	f7fd fc1e 	bl	8000e8c <HAL_GetTick>
 8003650:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8003652:	e00b      	b.n	800366c <HAL_RCCEx_PeriphCLKConfig+0x6d0>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8003654:	f7fd fc1a 	bl	8000e8c <HAL_GetTick>
 8003658:	4602      	mov	r2, r0
 800365a:	697b      	ldr	r3, [r7, #20]
 800365c:	1ad3      	subs	r3, r2, r3
 800365e:	2b64      	cmp	r3, #100	@ 0x64
 8003660:	d904      	bls.n	800366c <HAL_RCCEx_PeriphCLKConfig+0x6d0>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003662:	2303      	movs	r3, #3
 8003664:	e0bb      	b.n	80037de <HAL_RCCEx_PeriphCLKConfig+0x842>
 8003666:	bf00      	nop
 8003668:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800366c:	4b5e      	ldr	r3, [pc, #376]	@ (80037e8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003674:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003678:	d0ec      	beq.n	8003654 <HAL_RCCEx_PeriphCLKConfig+0x6b8>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003682:	2b00      	cmp	r3, #0
 8003684:	d003      	beq.n	800368e <HAL_RCCEx_PeriphCLKConfig+0x6f2>
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800368a:	2b00      	cmp	r3, #0
 800368c:	d009      	beq.n	80036a2 <HAL_RCCEx_PeriphCLKConfig+0x706>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8003696:	2b00      	cmp	r3, #0
 8003698:	d02e      	beq.n	80036f8 <HAL_RCCEx_PeriphCLKConfig+0x75c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800369e:	2b00      	cmp	r3, #0
 80036a0:	d12a      	bne.n	80036f8 <HAL_RCCEx_PeriphCLKConfig+0x75c>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 80036a2:	4b51      	ldr	r3, [pc, #324]	@ (80037e8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80036a4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80036a8:	0c1b      	lsrs	r3, r3, #16
 80036aa:	f003 0303 	and.w	r3, r3, #3
 80036ae:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 80036b0:	4b4d      	ldr	r3, [pc, #308]	@ (80037e8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80036b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80036b6:	0f1b      	lsrs	r3, r3, #28
 80036b8:	f003 0307 	and.w	r3, r3, #7
 80036bc:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	695b      	ldr	r3, [r3, #20]
 80036c2:	019a      	lsls	r2, r3, #6
 80036c4:	693b      	ldr	r3, [r7, #16]
 80036c6:	041b      	lsls	r3, r3, #16
 80036c8:	431a      	orrs	r2, r3
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	699b      	ldr	r3, [r3, #24]
 80036ce:	061b      	lsls	r3, r3, #24
 80036d0:	431a      	orrs	r2, r3
 80036d2:	68fb      	ldr	r3, [r7, #12]
 80036d4:	071b      	lsls	r3, r3, #28
 80036d6:	4944      	ldr	r1, [pc, #272]	@ (80037e8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80036d8:	4313      	orrs	r3, r2
 80036da:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 80036de:	4b42      	ldr	r3, [pc, #264]	@ (80037e8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80036e0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80036e4:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80036ec:	3b01      	subs	r3, #1
 80036ee:	021b      	lsls	r3, r3, #8
 80036f0:	493d      	ldr	r1, [pc, #244]	@ (80037e8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80036f2:	4313      	orrs	r3, r2
 80036f4:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003700:	2b00      	cmp	r3, #0
 8003702:	d022      	beq.n	800374a <HAL_RCCEx_PeriphCLKConfig+0x7ae>
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003708:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800370c:	d11d      	bne.n	800374a <HAL_RCCEx_PeriphCLKConfig+0x7ae>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800370e:	4b36      	ldr	r3, [pc, #216]	@ (80037e8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003710:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003714:	0e1b      	lsrs	r3, r3, #24
 8003716:	f003 030f 	and.w	r3, r3, #15
 800371a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 800371c:	4b32      	ldr	r3, [pc, #200]	@ (80037e8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800371e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003722:	0f1b      	lsrs	r3, r3, #28
 8003724:	f003 0307 	and.w	r3, r3, #7
 8003728:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	695b      	ldr	r3, [r3, #20]
 800372e:	019a      	lsls	r2, r3, #6
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	6a1b      	ldr	r3, [r3, #32]
 8003734:	041b      	lsls	r3, r3, #16
 8003736:	431a      	orrs	r2, r3
 8003738:	693b      	ldr	r3, [r7, #16]
 800373a:	061b      	lsls	r3, r3, #24
 800373c:	431a      	orrs	r2, r3
 800373e:	68fb      	ldr	r3, [r7, #12]
 8003740:	071b      	lsls	r3, r3, #28
 8003742:	4929      	ldr	r1, [pc, #164]	@ (80037e8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003744:	4313      	orrs	r3, r2
 8003746:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	f003 0308 	and.w	r3, r3, #8
 8003752:	2b00      	cmp	r3, #0
 8003754:	d028      	beq.n	80037a8 <HAL_RCCEx_PeriphCLKConfig+0x80c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8003756:	4b24      	ldr	r3, [pc, #144]	@ (80037e8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003758:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800375c:	0e1b      	lsrs	r3, r3, #24
 800375e:	f003 030f 	and.w	r3, r3, #15
 8003762:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8003764:	4b20      	ldr	r3, [pc, #128]	@ (80037e8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003766:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800376a:	0c1b      	lsrs	r3, r3, #16
 800376c:	f003 0303 	and.w	r3, r3, #3
 8003770:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	695b      	ldr	r3, [r3, #20]
 8003776:	019a      	lsls	r2, r3, #6
 8003778:	68fb      	ldr	r3, [r7, #12]
 800377a:	041b      	lsls	r3, r3, #16
 800377c:	431a      	orrs	r2, r3
 800377e:	693b      	ldr	r3, [r7, #16]
 8003780:	061b      	lsls	r3, r3, #24
 8003782:	431a      	orrs	r2, r3
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	69db      	ldr	r3, [r3, #28]
 8003788:	071b      	lsls	r3, r3, #28
 800378a:	4917      	ldr	r1, [pc, #92]	@ (80037e8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800378c:	4313      	orrs	r3, r2
 800378e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8003792:	4b15      	ldr	r3, [pc, #84]	@ (80037e8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003794:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003798:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80037a0:	4911      	ldr	r1, [pc, #68]	@ (80037e8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80037a2:	4313      	orrs	r3, r2
 80037a4:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 80037a8:	4b0f      	ldr	r3, [pc, #60]	@ (80037e8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	4a0e      	ldr	r2, [pc, #56]	@ (80037e8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80037ae:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80037b2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80037b4:	f7fd fb6a 	bl	8000e8c <HAL_GetTick>
 80037b8:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80037ba:	e008      	b.n	80037ce <HAL_RCCEx_PeriphCLKConfig+0x832>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80037bc:	f7fd fb66 	bl	8000e8c <HAL_GetTick>
 80037c0:	4602      	mov	r2, r0
 80037c2:	697b      	ldr	r3, [r7, #20]
 80037c4:	1ad3      	subs	r3, r2, r3
 80037c6:	2b64      	cmp	r3, #100	@ 0x64
 80037c8:	d901      	bls.n	80037ce <HAL_RCCEx_PeriphCLKConfig+0x832>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80037ca:	2303      	movs	r3, #3
 80037cc:	e007      	b.n	80037de <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80037ce:	4b06      	ldr	r3, [pc, #24]	@ (80037e8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80037d6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80037da:	d1ef      	bne.n	80037bc <HAL_RCCEx_PeriphCLKConfig+0x820>
      }
    }
  }
  return HAL_OK;
 80037dc:	2300      	movs	r3, #0
}
 80037de:	4618      	mov	r0, r3
 80037e0:	3720      	adds	r7, #32
 80037e2:	46bd      	mov	sp, r7
 80037e4:	bd80      	pop	{r7, pc}
 80037e6:	bf00      	nop
 80037e8:	40023800 	.word	0x40023800

080037ec <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80037ec:	b580      	push	{r7, lr}
 80037ee:	b082      	sub	sp, #8
 80037f0:	af00      	add	r7, sp, #0
 80037f2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	2b00      	cmp	r3, #0
 80037f8:	d101      	bne.n	80037fe <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80037fa:	2301      	movs	r3, #1
 80037fc:	e040      	b.n	8003880 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003802:	2b00      	cmp	r3, #0
 8003804:	d106      	bne.n	8003814 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	2200      	movs	r2, #0
 800380a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800380e:	6878      	ldr	r0, [r7, #4]
 8003810:	f7fd f950 	bl	8000ab4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	2224      	movs	r2, #36	@ 0x24
 8003818:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	681a      	ldr	r2, [r3, #0]
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	f022 0201 	bic.w	r2, r2, #1
 8003828:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800382e:	2b00      	cmp	r3, #0
 8003830:	d002      	beq.n	8003838 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8003832:	6878      	ldr	r0, [r7, #4]
 8003834:	f000 fb16 	bl	8003e64 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003838:	6878      	ldr	r0, [r7, #4]
 800383a:	f000 f8af 	bl	800399c <UART_SetConfig>
 800383e:	4603      	mov	r3, r0
 8003840:	2b01      	cmp	r3, #1
 8003842:	d101      	bne.n	8003848 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8003844:	2301      	movs	r3, #1
 8003846:	e01b      	b.n	8003880 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	685a      	ldr	r2, [r3, #4]
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003856:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	689a      	ldr	r2, [r3, #8]
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	681b      	ldr	r3, [r3, #0]
 8003862:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003866:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	681a      	ldr	r2, [r3, #0]
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	f042 0201 	orr.w	r2, r2, #1
 8003876:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003878:	6878      	ldr	r0, [r7, #4]
 800387a:	f000 fb95 	bl	8003fa8 <UART_CheckIdleState>
 800387e:	4603      	mov	r3, r0
}
 8003880:	4618      	mov	r0, r3
 8003882:	3708      	adds	r7, #8
 8003884:	46bd      	mov	sp, r7
 8003886:	bd80      	pop	{r7, pc}

08003888 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003888:	b580      	push	{r7, lr}
 800388a:	b08a      	sub	sp, #40	@ 0x28
 800388c:	af02      	add	r7, sp, #8
 800388e:	60f8      	str	r0, [r7, #12]
 8003890:	60b9      	str	r1, [r7, #8]
 8003892:	603b      	str	r3, [r7, #0]
 8003894:	4613      	mov	r3, r2
 8003896:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003898:	68fb      	ldr	r3, [r7, #12]
 800389a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800389c:	2b20      	cmp	r3, #32
 800389e:	d177      	bne.n	8003990 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 80038a0:	68bb      	ldr	r3, [r7, #8]
 80038a2:	2b00      	cmp	r3, #0
 80038a4:	d002      	beq.n	80038ac <HAL_UART_Transmit+0x24>
 80038a6:	88fb      	ldrh	r3, [r7, #6]
 80038a8:	2b00      	cmp	r3, #0
 80038aa:	d101      	bne.n	80038b0 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 80038ac:	2301      	movs	r3, #1
 80038ae:	e070      	b.n	8003992 <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80038b0:	68fb      	ldr	r3, [r7, #12]
 80038b2:	2200      	movs	r2, #0
 80038b4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80038b8:	68fb      	ldr	r3, [r7, #12]
 80038ba:	2221      	movs	r2, #33	@ 0x21
 80038bc:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80038be:	f7fd fae5 	bl	8000e8c <HAL_GetTick>
 80038c2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80038c4:	68fb      	ldr	r3, [r7, #12]
 80038c6:	88fa      	ldrh	r2, [r7, #6]
 80038c8:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 80038cc:	68fb      	ldr	r3, [r7, #12]
 80038ce:	88fa      	ldrh	r2, [r7, #6]
 80038d0:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80038d4:	68fb      	ldr	r3, [r7, #12]
 80038d6:	689b      	ldr	r3, [r3, #8]
 80038d8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80038dc:	d108      	bne.n	80038f0 <HAL_UART_Transmit+0x68>
 80038de:	68fb      	ldr	r3, [r7, #12]
 80038e0:	691b      	ldr	r3, [r3, #16]
 80038e2:	2b00      	cmp	r3, #0
 80038e4:	d104      	bne.n	80038f0 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 80038e6:	2300      	movs	r3, #0
 80038e8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80038ea:	68bb      	ldr	r3, [r7, #8]
 80038ec:	61bb      	str	r3, [r7, #24]
 80038ee:	e003      	b.n	80038f8 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 80038f0:	68bb      	ldr	r3, [r7, #8]
 80038f2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80038f4:	2300      	movs	r3, #0
 80038f6:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80038f8:	e02f      	b.n	800395a <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80038fa:	683b      	ldr	r3, [r7, #0]
 80038fc:	9300      	str	r3, [sp, #0]
 80038fe:	697b      	ldr	r3, [r7, #20]
 8003900:	2200      	movs	r2, #0
 8003902:	2180      	movs	r1, #128	@ 0x80
 8003904:	68f8      	ldr	r0, [r7, #12]
 8003906:	f000 fbf7 	bl	80040f8 <UART_WaitOnFlagUntilTimeout>
 800390a:	4603      	mov	r3, r0
 800390c:	2b00      	cmp	r3, #0
 800390e:	d004      	beq.n	800391a <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8003910:	68fb      	ldr	r3, [r7, #12]
 8003912:	2220      	movs	r2, #32
 8003914:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8003916:	2303      	movs	r3, #3
 8003918:	e03b      	b.n	8003992 <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 800391a:	69fb      	ldr	r3, [r7, #28]
 800391c:	2b00      	cmp	r3, #0
 800391e:	d10b      	bne.n	8003938 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003920:	69bb      	ldr	r3, [r7, #24]
 8003922:	881b      	ldrh	r3, [r3, #0]
 8003924:	461a      	mov	r2, r3
 8003926:	68fb      	ldr	r3, [r7, #12]
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800392e:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8003930:	69bb      	ldr	r3, [r7, #24]
 8003932:	3302      	adds	r3, #2
 8003934:	61bb      	str	r3, [r7, #24]
 8003936:	e007      	b.n	8003948 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8003938:	69fb      	ldr	r3, [r7, #28]
 800393a:	781a      	ldrb	r2, [r3, #0]
 800393c:	68fb      	ldr	r3, [r7, #12]
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8003942:	69fb      	ldr	r3, [r7, #28]
 8003944:	3301      	adds	r3, #1
 8003946:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003948:	68fb      	ldr	r3, [r7, #12]
 800394a:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 800394e:	b29b      	uxth	r3, r3
 8003950:	3b01      	subs	r3, #1
 8003952:	b29a      	uxth	r2, r3
 8003954:	68fb      	ldr	r3, [r7, #12]
 8003956:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 800395a:	68fb      	ldr	r3, [r7, #12]
 800395c:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8003960:	b29b      	uxth	r3, r3
 8003962:	2b00      	cmp	r3, #0
 8003964:	d1c9      	bne.n	80038fa <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003966:	683b      	ldr	r3, [r7, #0]
 8003968:	9300      	str	r3, [sp, #0]
 800396a:	697b      	ldr	r3, [r7, #20]
 800396c:	2200      	movs	r2, #0
 800396e:	2140      	movs	r1, #64	@ 0x40
 8003970:	68f8      	ldr	r0, [r7, #12]
 8003972:	f000 fbc1 	bl	80040f8 <UART_WaitOnFlagUntilTimeout>
 8003976:	4603      	mov	r3, r0
 8003978:	2b00      	cmp	r3, #0
 800397a:	d004      	beq.n	8003986 <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 800397c:	68fb      	ldr	r3, [r7, #12]
 800397e:	2220      	movs	r2, #32
 8003980:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8003982:	2303      	movs	r3, #3
 8003984:	e005      	b.n	8003992 <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003986:	68fb      	ldr	r3, [r7, #12]
 8003988:	2220      	movs	r2, #32
 800398a:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 800398c:	2300      	movs	r3, #0
 800398e:	e000      	b.n	8003992 <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8003990:	2302      	movs	r3, #2
  }
}
 8003992:	4618      	mov	r0, r3
 8003994:	3720      	adds	r7, #32
 8003996:	46bd      	mov	sp, r7
 8003998:	bd80      	pop	{r7, pc}
	...

0800399c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800399c:	b580      	push	{r7, lr}
 800399e:	b088      	sub	sp, #32
 80039a0:	af00      	add	r7, sp, #0
 80039a2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80039a4:	2300      	movs	r3, #0
 80039a6:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	689a      	ldr	r2, [r3, #8]
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	691b      	ldr	r3, [r3, #16]
 80039b0:	431a      	orrs	r2, r3
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	695b      	ldr	r3, [r3, #20]
 80039b6:	431a      	orrs	r2, r3
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	69db      	ldr	r3, [r3, #28]
 80039bc:	4313      	orrs	r3, r2
 80039be:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	681a      	ldr	r2, [r3, #0]
 80039c6:	4ba6      	ldr	r3, [pc, #664]	@ (8003c60 <UART_SetConfig+0x2c4>)
 80039c8:	4013      	ands	r3, r2
 80039ca:	687a      	ldr	r2, [r7, #4]
 80039cc:	6812      	ldr	r2, [r2, #0]
 80039ce:	6979      	ldr	r1, [r7, #20]
 80039d0:	430b      	orrs	r3, r1
 80039d2:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	685b      	ldr	r3, [r3, #4]
 80039da:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	68da      	ldr	r2, [r3, #12]
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	430a      	orrs	r2, r1
 80039e8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	699b      	ldr	r3, [r3, #24]
 80039ee:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	6a1b      	ldr	r3, [r3, #32]
 80039f4:	697a      	ldr	r2, [r7, #20]
 80039f6:	4313      	orrs	r3, r2
 80039f8:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	689b      	ldr	r3, [r3, #8]
 8003a00:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	697a      	ldr	r2, [r7, #20]
 8003a0a:	430a      	orrs	r2, r1
 8003a0c:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	4a94      	ldr	r2, [pc, #592]	@ (8003c64 <UART_SetConfig+0x2c8>)
 8003a14:	4293      	cmp	r3, r2
 8003a16:	d120      	bne.n	8003a5a <UART_SetConfig+0xbe>
 8003a18:	4b93      	ldr	r3, [pc, #588]	@ (8003c68 <UART_SetConfig+0x2cc>)
 8003a1a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003a1e:	f003 0303 	and.w	r3, r3, #3
 8003a22:	2b03      	cmp	r3, #3
 8003a24:	d816      	bhi.n	8003a54 <UART_SetConfig+0xb8>
 8003a26:	a201      	add	r2, pc, #4	@ (adr r2, 8003a2c <UART_SetConfig+0x90>)
 8003a28:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003a2c:	08003a3d 	.word	0x08003a3d
 8003a30:	08003a49 	.word	0x08003a49
 8003a34:	08003a43 	.word	0x08003a43
 8003a38:	08003a4f 	.word	0x08003a4f
 8003a3c:	2301      	movs	r3, #1
 8003a3e:	77fb      	strb	r3, [r7, #31]
 8003a40:	e150      	b.n	8003ce4 <UART_SetConfig+0x348>
 8003a42:	2302      	movs	r3, #2
 8003a44:	77fb      	strb	r3, [r7, #31]
 8003a46:	e14d      	b.n	8003ce4 <UART_SetConfig+0x348>
 8003a48:	2304      	movs	r3, #4
 8003a4a:	77fb      	strb	r3, [r7, #31]
 8003a4c:	e14a      	b.n	8003ce4 <UART_SetConfig+0x348>
 8003a4e:	2308      	movs	r3, #8
 8003a50:	77fb      	strb	r3, [r7, #31]
 8003a52:	e147      	b.n	8003ce4 <UART_SetConfig+0x348>
 8003a54:	2310      	movs	r3, #16
 8003a56:	77fb      	strb	r3, [r7, #31]
 8003a58:	e144      	b.n	8003ce4 <UART_SetConfig+0x348>
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	681b      	ldr	r3, [r3, #0]
 8003a5e:	4a83      	ldr	r2, [pc, #524]	@ (8003c6c <UART_SetConfig+0x2d0>)
 8003a60:	4293      	cmp	r3, r2
 8003a62:	d132      	bne.n	8003aca <UART_SetConfig+0x12e>
 8003a64:	4b80      	ldr	r3, [pc, #512]	@ (8003c68 <UART_SetConfig+0x2cc>)
 8003a66:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003a6a:	f003 030c 	and.w	r3, r3, #12
 8003a6e:	2b0c      	cmp	r3, #12
 8003a70:	d828      	bhi.n	8003ac4 <UART_SetConfig+0x128>
 8003a72:	a201      	add	r2, pc, #4	@ (adr r2, 8003a78 <UART_SetConfig+0xdc>)
 8003a74:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003a78:	08003aad 	.word	0x08003aad
 8003a7c:	08003ac5 	.word	0x08003ac5
 8003a80:	08003ac5 	.word	0x08003ac5
 8003a84:	08003ac5 	.word	0x08003ac5
 8003a88:	08003ab9 	.word	0x08003ab9
 8003a8c:	08003ac5 	.word	0x08003ac5
 8003a90:	08003ac5 	.word	0x08003ac5
 8003a94:	08003ac5 	.word	0x08003ac5
 8003a98:	08003ab3 	.word	0x08003ab3
 8003a9c:	08003ac5 	.word	0x08003ac5
 8003aa0:	08003ac5 	.word	0x08003ac5
 8003aa4:	08003ac5 	.word	0x08003ac5
 8003aa8:	08003abf 	.word	0x08003abf
 8003aac:	2300      	movs	r3, #0
 8003aae:	77fb      	strb	r3, [r7, #31]
 8003ab0:	e118      	b.n	8003ce4 <UART_SetConfig+0x348>
 8003ab2:	2302      	movs	r3, #2
 8003ab4:	77fb      	strb	r3, [r7, #31]
 8003ab6:	e115      	b.n	8003ce4 <UART_SetConfig+0x348>
 8003ab8:	2304      	movs	r3, #4
 8003aba:	77fb      	strb	r3, [r7, #31]
 8003abc:	e112      	b.n	8003ce4 <UART_SetConfig+0x348>
 8003abe:	2308      	movs	r3, #8
 8003ac0:	77fb      	strb	r3, [r7, #31]
 8003ac2:	e10f      	b.n	8003ce4 <UART_SetConfig+0x348>
 8003ac4:	2310      	movs	r3, #16
 8003ac6:	77fb      	strb	r3, [r7, #31]
 8003ac8:	e10c      	b.n	8003ce4 <UART_SetConfig+0x348>
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	4a68      	ldr	r2, [pc, #416]	@ (8003c70 <UART_SetConfig+0x2d4>)
 8003ad0:	4293      	cmp	r3, r2
 8003ad2:	d120      	bne.n	8003b16 <UART_SetConfig+0x17a>
 8003ad4:	4b64      	ldr	r3, [pc, #400]	@ (8003c68 <UART_SetConfig+0x2cc>)
 8003ad6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003ada:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8003ade:	2b30      	cmp	r3, #48	@ 0x30
 8003ae0:	d013      	beq.n	8003b0a <UART_SetConfig+0x16e>
 8003ae2:	2b30      	cmp	r3, #48	@ 0x30
 8003ae4:	d814      	bhi.n	8003b10 <UART_SetConfig+0x174>
 8003ae6:	2b20      	cmp	r3, #32
 8003ae8:	d009      	beq.n	8003afe <UART_SetConfig+0x162>
 8003aea:	2b20      	cmp	r3, #32
 8003aec:	d810      	bhi.n	8003b10 <UART_SetConfig+0x174>
 8003aee:	2b00      	cmp	r3, #0
 8003af0:	d002      	beq.n	8003af8 <UART_SetConfig+0x15c>
 8003af2:	2b10      	cmp	r3, #16
 8003af4:	d006      	beq.n	8003b04 <UART_SetConfig+0x168>
 8003af6:	e00b      	b.n	8003b10 <UART_SetConfig+0x174>
 8003af8:	2300      	movs	r3, #0
 8003afa:	77fb      	strb	r3, [r7, #31]
 8003afc:	e0f2      	b.n	8003ce4 <UART_SetConfig+0x348>
 8003afe:	2302      	movs	r3, #2
 8003b00:	77fb      	strb	r3, [r7, #31]
 8003b02:	e0ef      	b.n	8003ce4 <UART_SetConfig+0x348>
 8003b04:	2304      	movs	r3, #4
 8003b06:	77fb      	strb	r3, [r7, #31]
 8003b08:	e0ec      	b.n	8003ce4 <UART_SetConfig+0x348>
 8003b0a:	2308      	movs	r3, #8
 8003b0c:	77fb      	strb	r3, [r7, #31]
 8003b0e:	e0e9      	b.n	8003ce4 <UART_SetConfig+0x348>
 8003b10:	2310      	movs	r3, #16
 8003b12:	77fb      	strb	r3, [r7, #31]
 8003b14:	e0e6      	b.n	8003ce4 <UART_SetConfig+0x348>
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	4a56      	ldr	r2, [pc, #344]	@ (8003c74 <UART_SetConfig+0x2d8>)
 8003b1c:	4293      	cmp	r3, r2
 8003b1e:	d120      	bne.n	8003b62 <UART_SetConfig+0x1c6>
 8003b20:	4b51      	ldr	r3, [pc, #324]	@ (8003c68 <UART_SetConfig+0x2cc>)
 8003b22:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003b26:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8003b2a:	2bc0      	cmp	r3, #192	@ 0xc0
 8003b2c:	d013      	beq.n	8003b56 <UART_SetConfig+0x1ba>
 8003b2e:	2bc0      	cmp	r3, #192	@ 0xc0
 8003b30:	d814      	bhi.n	8003b5c <UART_SetConfig+0x1c0>
 8003b32:	2b80      	cmp	r3, #128	@ 0x80
 8003b34:	d009      	beq.n	8003b4a <UART_SetConfig+0x1ae>
 8003b36:	2b80      	cmp	r3, #128	@ 0x80
 8003b38:	d810      	bhi.n	8003b5c <UART_SetConfig+0x1c0>
 8003b3a:	2b00      	cmp	r3, #0
 8003b3c:	d002      	beq.n	8003b44 <UART_SetConfig+0x1a8>
 8003b3e:	2b40      	cmp	r3, #64	@ 0x40
 8003b40:	d006      	beq.n	8003b50 <UART_SetConfig+0x1b4>
 8003b42:	e00b      	b.n	8003b5c <UART_SetConfig+0x1c0>
 8003b44:	2300      	movs	r3, #0
 8003b46:	77fb      	strb	r3, [r7, #31]
 8003b48:	e0cc      	b.n	8003ce4 <UART_SetConfig+0x348>
 8003b4a:	2302      	movs	r3, #2
 8003b4c:	77fb      	strb	r3, [r7, #31]
 8003b4e:	e0c9      	b.n	8003ce4 <UART_SetConfig+0x348>
 8003b50:	2304      	movs	r3, #4
 8003b52:	77fb      	strb	r3, [r7, #31]
 8003b54:	e0c6      	b.n	8003ce4 <UART_SetConfig+0x348>
 8003b56:	2308      	movs	r3, #8
 8003b58:	77fb      	strb	r3, [r7, #31]
 8003b5a:	e0c3      	b.n	8003ce4 <UART_SetConfig+0x348>
 8003b5c:	2310      	movs	r3, #16
 8003b5e:	77fb      	strb	r3, [r7, #31]
 8003b60:	e0c0      	b.n	8003ce4 <UART_SetConfig+0x348>
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	4a44      	ldr	r2, [pc, #272]	@ (8003c78 <UART_SetConfig+0x2dc>)
 8003b68:	4293      	cmp	r3, r2
 8003b6a:	d125      	bne.n	8003bb8 <UART_SetConfig+0x21c>
 8003b6c:	4b3e      	ldr	r3, [pc, #248]	@ (8003c68 <UART_SetConfig+0x2cc>)
 8003b6e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003b72:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003b76:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003b7a:	d017      	beq.n	8003bac <UART_SetConfig+0x210>
 8003b7c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003b80:	d817      	bhi.n	8003bb2 <UART_SetConfig+0x216>
 8003b82:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003b86:	d00b      	beq.n	8003ba0 <UART_SetConfig+0x204>
 8003b88:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003b8c:	d811      	bhi.n	8003bb2 <UART_SetConfig+0x216>
 8003b8e:	2b00      	cmp	r3, #0
 8003b90:	d003      	beq.n	8003b9a <UART_SetConfig+0x1fe>
 8003b92:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003b96:	d006      	beq.n	8003ba6 <UART_SetConfig+0x20a>
 8003b98:	e00b      	b.n	8003bb2 <UART_SetConfig+0x216>
 8003b9a:	2300      	movs	r3, #0
 8003b9c:	77fb      	strb	r3, [r7, #31]
 8003b9e:	e0a1      	b.n	8003ce4 <UART_SetConfig+0x348>
 8003ba0:	2302      	movs	r3, #2
 8003ba2:	77fb      	strb	r3, [r7, #31]
 8003ba4:	e09e      	b.n	8003ce4 <UART_SetConfig+0x348>
 8003ba6:	2304      	movs	r3, #4
 8003ba8:	77fb      	strb	r3, [r7, #31]
 8003baa:	e09b      	b.n	8003ce4 <UART_SetConfig+0x348>
 8003bac:	2308      	movs	r3, #8
 8003bae:	77fb      	strb	r3, [r7, #31]
 8003bb0:	e098      	b.n	8003ce4 <UART_SetConfig+0x348>
 8003bb2:	2310      	movs	r3, #16
 8003bb4:	77fb      	strb	r3, [r7, #31]
 8003bb6:	e095      	b.n	8003ce4 <UART_SetConfig+0x348>
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	4a2f      	ldr	r2, [pc, #188]	@ (8003c7c <UART_SetConfig+0x2e0>)
 8003bbe:	4293      	cmp	r3, r2
 8003bc0:	d125      	bne.n	8003c0e <UART_SetConfig+0x272>
 8003bc2:	4b29      	ldr	r3, [pc, #164]	@ (8003c68 <UART_SetConfig+0x2cc>)
 8003bc4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003bc8:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8003bcc:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8003bd0:	d017      	beq.n	8003c02 <UART_SetConfig+0x266>
 8003bd2:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8003bd6:	d817      	bhi.n	8003c08 <UART_SetConfig+0x26c>
 8003bd8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003bdc:	d00b      	beq.n	8003bf6 <UART_SetConfig+0x25a>
 8003bde:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003be2:	d811      	bhi.n	8003c08 <UART_SetConfig+0x26c>
 8003be4:	2b00      	cmp	r3, #0
 8003be6:	d003      	beq.n	8003bf0 <UART_SetConfig+0x254>
 8003be8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003bec:	d006      	beq.n	8003bfc <UART_SetConfig+0x260>
 8003bee:	e00b      	b.n	8003c08 <UART_SetConfig+0x26c>
 8003bf0:	2301      	movs	r3, #1
 8003bf2:	77fb      	strb	r3, [r7, #31]
 8003bf4:	e076      	b.n	8003ce4 <UART_SetConfig+0x348>
 8003bf6:	2302      	movs	r3, #2
 8003bf8:	77fb      	strb	r3, [r7, #31]
 8003bfa:	e073      	b.n	8003ce4 <UART_SetConfig+0x348>
 8003bfc:	2304      	movs	r3, #4
 8003bfe:	77fb      	strb	r3, [r7, #31]
 8003c00:	e070      	b.n	8003ce4 <UART_SetConfig+0x348>
 8003c02:	2308      	movs	r3, #8
 8003c04:	77fb      	strb	r3, [r7, #31]
 8003c06:	e06d      	b.n	8003ce4 <UART_SetConfig+0x348>
 8003c08:	2310      	movs	r3, #16
 8003c0a:	77fb      	strb	r3, [r7, #31]
 8003c0c:	e06a      	b.n	8003ce4 <UART_SetConfig+0x348>
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	4a1b      	ldr	r2, [pc, #108]	@ (8003c80 <UART_SetConfig+0x2e4>)
 8003c14:	4293      	cmp	r3, r2
 8003c16:	d138      	bne.n	8003c8a <UART_SetConfig+0x2ee>
 8003c18:	4b13      	ldr	r3, [pc, #76]	@ (8003c68 <UART_SetConfig+0x2cc>)
 8003c1a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003c1e:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 8003c22:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8003c26:	d017      	beq.n	8003c58 <UART_SetConfig+0x2bc>
 8003c28:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8003c2c:	d82a      	bhi.n	8003c84 <UART_SetConfig+0x2e8>
 8003c2e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003c32:	d00b      	beq.n	8003c4c <UART_SetConfig+0x2b0>
 8003c34:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003c38:	d824      	bhi.n	8003c84 <UART_SetConfig+0x2e8>
 8003c3a:	2b00      	cmp	r3, #0
 8003c3c:	d003      	beq.n	8003c46 <UART_SetConfig+0x2aa>
 8003c3e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003c42:	d006      	beq.n	8003c52 <UART_SetConfig+0x2b6>
 8003c44:	e01e      	b.n	8003c84 <UART_SetConfig+0x2e8>
 8003c46:	2300      	movs	r3, #0
 8003c48:	77fb      	strb	r3, [r7, #31]
 8003c4a:	e04b      	b.n	8003ce4 <UART_SetConfig+0x348>
 8003c4c:	2302      	movs	r3, #2
 8003c4e:	77fb      	strb	r3, [r7, #31]
 8003c50:	e048      	b.n	8003ce4 <UART_SetConfig+0x348>
 8003c52:	2304      	movs	r3, #4
 8003c54:	77fb      	strb	r3, [r7, #31]
 8003c56:	e045      	b.n	8003ce4 <UART_SetConfig+0x348>
 8003c58:	2308      	movs	r3, #8
 8003c5a:	77fb      	strb	r3, [r7, #31]
 8003c5c:	e042      	b.n	8003ce4 <UART_SetConfig+0x348>
 8003c5e:	bf00      	nop
 8003c60:	efff69f3 	.word	0xefff69f3
 8003c64:	40011000 	.word	0x40011000
 8003c68:	40023800 	.word	0x40023800
 8003c6c:	40004400 	.word	0x40004400
 8003c70:	40004800 	.word	0x40004800
 8003c74:	40004c00 	.word	0x40004c00
 8003c78:	40005000 	.word	0x40005000
 8003c7c:	40011400 	.word	0x40011400
 8003c80:	40007800 	.word	0x40007800
 8003c84:	2310      	movs	r3, #16
 8003c86:	77fb      	strb	r3, [r7, #31]
 8003c88:	e02c      	b.n	8003ce4 <UART_SetConfig+0x348>
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	4a72      	ldr	r2, [pc, #456]	@ (8003e58 <UART_SetConfig+0x4bc>)
 8003c90:	4293      	cmp	r3, r2
 8003c92:	d125      	bne.n	8003ce0 <UART_SetConfig+0x344>
 8003c94:	4b71      	ldr	r3, [pc, #452]	@ (8003e5c <UART_SetConfig+0x4c0>)
 8003c96:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003c9a:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8003c9e:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8003ca2:	d017      	beq.n	8003cd4 <UART_SetConfig+0x338>
 8003ca4:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8003ca8:	d817      	bhi.n	8003cda <UART_SetConfig+0x33e>
 8003caa:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003cae:	d00b      	beq.n	8003cc8 <UART_SetConfig+0x32c>
 8003cb0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003cb4:	d811      	bhi.n	8003cda <UART_SetConfig+0x33e>
 8003cb6:	2b00      	cmp	r3, #0
 8003cb8:	d003      	beq.n	8003cc2 <UART_SetConfig+0x326>
 8003cba:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003cbe:	d006      	beq.n	8003cce <UART_SetConfig+0x332>
 8003cc0:	e00b      	b.n	8003cda <UART_SetConfig+0x33e>
 8003cc2:	2300      	movs	r3, #0
 8003cc4:	77fb      	strb	r3, [r7, #31]
 8003cc6:	e00d      	b.n	8003ce4 <UART_SetConfig+0x348>
 8003cc8:	2302      	movs	r3, #2
 8003cca:	77fb      	strb	r3, [r7, #31]
 8003ccc:	e00a      	b.n	8003ce4 <UART_SetConfig+0x348>
 8003cce:	2304      	movs	r3, #4
 8003cd0:	77fb      	strb	r3, [r7, #31]
 8003cd2:	e007      	b.n	8003ce4 <UART_SetConfig+0x348>
 8003cd4:	2308      	movs	r3, #8
 8003cd6:	77fb      	strb	r3, [r7, #31]
 8003cd8:	e004      	b.n	8003ce4 <UART_SetConfig+0x348>
 8003cda:	2310      	movs	r3, #16
 8003cdc:	77fb      	strb	r3, [r7, #31]
 8003cde:	e001      	b.n	8003ce4 <UART_SetConfig+0x348>
 8003ce0:	2310      	movs	r3, #16
 8003ce2:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	69db      	ldr	r3, [r3, #28]
 8003ce8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003cec:	d15b      	bne.n	8003da6 <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 8003cee:	7ffb      	ldrb	r3, [r7, #31]
 8003cf0:	2b08      	cmp	r3, #8
 8003cf2:	d828      	bhi.n	8003d46 <UART_SetConfig+0x3aa>
 8003cf4:	a201      	add	r2, pc, #4	@ (adr r2, 8003cfc <UART_SetConfig+0x360>)
 8003cf6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003cfa:	bf00      	nop
 8003cfc:	08003d21 	.word	0x08003d21
 8003d00:	08003d29 	.word	0x08003d29
 8003d04:	08003d31 	.word	0x08003d31
 8003d08:	08003d47 	.word	0x08003d47
 8003d0c:	08003d37 	.word	0x08003d37
 8003d10:	08003d47 	.word	0x08003d47
 8003d14:	08003d47 	.word	0x08003d47
 8003d18:	08003d47 	.word	0x08003d47
 8003d1c:	08003d3f 	.word	0x08003d3f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003d20:	f7ff f914 	bl	8002f4c <HAL_RCC_GetPCLK1Freq>
 8003d24:	61b8      	str	r0, [r7, #24]
        break;
 8003d26:	e013      	b.n	8003d50 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003d28:	f7ff f924 	bl	8002f74 <HAL_RCC_GetPCLK2Freq>
 8003d2c:	61b8      	str	r0, [r7, #24]
        break;
 8003d2e:	e00f      	b.n	8003d50 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003d30:	4b4b      	ldr	r3, [pc, #300]	@ (8003e60 <UART_SetConfig+0x4c4>)
 8003d32:	61bb      	str	r3, [r7, #24]
        break;
 8003d34:	e00c      	b.n	8003d50 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003d36:	f7ff f837 	bl	8002da8 <HAL_RCC_GetSysClockFreq>
 8003d3a:	61b8      	str	r0, [r7, #24]
        break;
 8003d3c:	e008      	b.n	8003d50 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003d3e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003d42:	61bb      	str	r3, [r7, #24]
        break;
 8003d44:	e004      	b.n	8003d50 <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 8003d46:	2300      	movs	r3, #0
 8003d48:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8003d4a:	2301      	movs	r3, #1
 8003d4c:	77bb      	strb	r3, [r7, #30]
        break;
 8003d4e:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8003d50:	69bb      	ldr	r3, [r7, #24]
 8003d52:	2b00      	cmp	r3, #0
 8003d54:	d074      	beq.n	8003e40 <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8003d56:	69bb      	ldr	r3, [r7, #24]
 8003d58:	005a      	lsls	r2, r3, #1
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	685b      	ldr	r3, [r3, #4]
 8003d5e:	085b      	lsrs	r3, r3, #1
 8003d60:	441a      	add	r2, r3
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	685b      	ldr	r3, [r3, #4]
 8003d66:	fbb2 f3f3 	udiv	r3, r2, r3
 8003d6a:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003d6c:	693b      	ldr	r3, [r7, #16]
 8003d6e:	2b0f      	cmp	r3, #15
 8003d70:	d916      	bls.n	8003da0 <UART_SetConfig+0x404>
 8003d72:	693b      	ldr	r3, [r7, #16]
 8003d74:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003d78:	d212      	bcs.n	8003da0 <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003d7a:	693b      	ldr	r3, [r7, #16]
 8003d7c:	b29b      	uxth	r3, r3
 8003d7e:	f023 030f 	bic.w	r3, r3, #15
 8003d82:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003d84:	693b      	ldr	r3, [r7, #16]
 8003d86:	085b      	lsrs	r3, r3, #1
 8003d88:	b29b      	uxth	r3, r3
 8003d8a:	f003 0307 	and.w	r3, r3, #7
 8003d8e:	b29a      	uxth	r2, r3
 8003d90:	89fb      	ldrh	r3, [r7, #14]
 8003d92:	4313      	orrs	r3, r2
 8003d94:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	89fa      	ldrh	r2, [r7, #14]
 8003d9c:	60da      	str	r2, [r3, #12]
 8003d9e:	e04f      	b.n	8003e40 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8003da0:	2301      	movs	r3, #1
 8003da2:	77bb      	strb	r3, [r7, #30]
 8003da4:	e04c      	b.n	8003e40 <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 8003da6:	7ffb      	ldrb	r3, [r7, #31]
 8003da8:	2b08      	cmp	r3, #8
 8003daa:	d828      	bhi.n	8003dfe <UART_SetConfig+0x462>
 8003dac:	a201      	add	r2, pc, #4	@ (adr r2, 8003db4 <UART_SetConfig+0x418>)
 8003dae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003db2:	bf00      	nop
 8003db4:	08003dd9 	.word	0x08003dd9
 8003db8:	08003de1 	.word	0x08003de1
 8003dbc:	08003de9 	.word	0x08003de9
 8003dc0:	08003dff 	.word	0x08003dff
 8003dc4:	08003def 	.word	0x08003def
 8003dc8:	08003dff 	.word	0x08003dff
 8003dcc:	08003dff 	.word	0x08003dff
 8003dd0:	08003dff 	.word	0x08003dff
 8003dd4:	08003df7 	.word	0x08003df7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003dd8:	f7ff f8b8 	bl	8002f4c <HAL_RCC_GetPCLK1Freq>
 8003ddc:	61b8      	str	r0, [r7, #24]
        break;
 8003dde:	e013      	b.n	8003e08 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003de0:	f7ff f8c8 	bl	8002f74 <HAL_RCC_GetPCLK2Freq>
 8003de4:	61b8      	str	r0, [r7, #24]
        break;
 8003de6:	e00f      	b.n	8003e08 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003de8:	4b1d      	ldr	r3, [pc, #116]	@ (8003e60 <UART_SetConfig+0x4c4>)
 8003dea:	61bb      	str	r3, [r7, #24]
        break;
 8003dec:	e00c      	b.n	8003e08 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003dee:	f7fe ffdb 	bl	8002da8 <HAL_RCC_GetSysClockFreq>
 8003df2:	61b8      	str	r0, [r7, #24]
        break;
 8003df4:	e008      	b.n	8003e08 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003df6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003dfa:	61bb      	str	r3, [r7, #24]
        break;
 8003dfc:	e004      	b.n	8003e08 <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 8003dfe:	2300      	movs	r3, #0
 8003e00:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8003e02:	2301      	movs	r3, #1
 8003e04:	77bb      	strb	r3, [r7, #30]
        break;
 8003e06:	bf00      	nop
    }

    if (pclk != 0U)
 8003e08:	69bb      	ldr	r3, [r7, #24]
 8003e0a:	2b00      	cmp	r3, #0
 8003e0c:	d018      	beq.n	8003e40 <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	685b      	ldr	r3, [r3, #4]
 8003e12:	085a      	lsrs	r2, r3, #1
 8003e14:	69bb      	ldr	r3, [r7, #24]
 8003e16:	441a      	add	r2, r3
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	685b      	ldr	r3, [r3, #4]
 8003e1c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003e20:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003e22:	693b      	ldr	r3, [r7, #16]
 8003e24:	2b0f      	cmp	r3, #15
 8003e26:	d909      	bls.n	8003e3c <UART_SetConfig+0x4a0>
 8003e28:	693b      	ldr	r3, [r7, #16]
 8003e2a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003e2e:	d205      	bcs.n	8003e3c <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8003e30:	693b      	ldr	r3, [r7, #16]
 8003e32:	b29a      	uxth	r2, r3
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	60da      	str	r2, [r3, #12]
 8003e3a:	e001      	b.n	8003e40 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8003e3c:	2301      	movs	r3, #1
 8003e3e:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	2200      	movs	r2, #0
 8003e44:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	2200      	movs	r2, #0
 8003e4a:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8003e4c:	7fbb      	ldrb	r3, [r7, #30]
}
 8003e4e:	4618      	mov	r0, r3
 8003e50:	3720      	adds	r7, #32
 8003e52:	46bd      	mov	sp, r7
 8003e54:	bd80      	pop	{r7, pc}
 8003e56:	bf00      	nop
 8003e58:	40007c00 	.word	0x40007c00
 8003e5c:	40023800 	.word	0x40023800
 8003e60:	00f42400 	.word	0x00f42400

08003e64 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003e64:	b480      	push	{r7}
 8003e66:	b083      	sub	sp, #12
 8003e68:	af00      	add	r7, sp, #0
 8003e6a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e70:	f003 0308 	and.w	r3, r3, #8
 8003e74:	2b00      	cmp	r3, #0
 8003e76:	d00a      	beq.n	8003e8e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	685b      	ldr	r3, [r3, #4]
 8003e7e:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	681b      	ldr	r3, [r3, #0]
 8003e8a:	430a      	orrs	r2, r1
 8003e8c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e92:	f003 0301 	and.w	r3, r3, #1
 8003e96:	2b00      	cmp	r3, #0
 8003e98:	d00a      	beq.n	8003eb0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	685b      	ldr	r3, [r3, #4]
 8003ea0:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	681b      	ldr	r3, [r3, #0]
 8003eac:	430a      	orrs	r2, r1
 8003eae:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003eb4:	f003 0302 	and.w	r3, r3, #2
 8003eb8:	2b00      	cmp	r3, #0
 8003eba:	d00a      	beq.n	8003ed2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	685b      	ldr	r3, [r3, #4]
 8003ec2:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	430a      	orrs	r2, r1
 8003ed0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ed6:	f003 0304 	and.w	r3, r3, #4
 8003eda:	2b00      	cmp	r3, #0
 8003edc:	d00a      	beq.n	8003ef4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	681b      	ldr	r3, [r3, #0]
 8003ee2:	685b      	ldr	r3, [r3, #4]
 8003ee4:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	681b      	ldr	r3, [r3, #0]
 8003ef0:	430a      	orrs	r2, r1
 8003ef2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ef8:	f003 0310 	and.w	r3, r3, #16
 8003efc:	2b00      	cmp	r3, #0
 8003efe:	d00a      	beq.n	8003f16 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	681b      	ldr	r3, [r3, #0]
 8003f04:	689b      	ldr	r3, [r3, #8]
 8003f06:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	681b      	ldr	r3, [r3, #0]
 8003f12:	430a      	orrs	r2, r1
 8003f14:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f1a:	f003 0320 	and.w	r3, r3, #32
 8003f1e:	2b00      	cmp	r3, #0
 8003f20:	d00a      	beq.n	8003f38 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	689b      	ldr	r3, [r3, #8]
 8003f28:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	430a      	orrs	r2, r1
 8003f36:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f3c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003f40:	2b00      	cmp	r3, #0
 8003f42:	d01a      	beq.n	8003f7a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	685b      	ldr	r3, [r3, #4]
 8003f4a:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	681b      	ldr	r3, [r3, #0]
 8003f56:	430a      	orrs	r2, r1
 8003f58:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f5e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003f62:	d10a      	bne.n	8003f7a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	685b      	ldr	r3, [r3, #4]
 8003f6a:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	430a      	orrs	r2, r1
 8003f78:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f7e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003f82:	2b00      	cmp	r3, #0
 8003f84:	d00a      	beq.n	8003f9c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	685b      	ldr	r3, [r3, #4]
 8003f8c:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	430a      	orrs	r2, r1
 8003f9a:	605a      	str	r2, [r3, #4]
  }
}
 8003f9c:	bf00      	nop
 8003f9e:	370c      	adds	r7, #12
 8003fa0:	46bd      	mov	sp, r7
 8003fa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fa6:	4770      	bx	lr

08003fa8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003fa8:	b580      	push	{r7, lr}
 8003faa:	b098      	sub	sp, #96	@ 0x60
 8003fac:	af02      	add	r7, sp, #8
 8003fae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	2200      	movs	r2, #0
 8003fb4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8003fb8:	f7fc ff68 	bl	8000e8c <HAL_GetTick>
 8003fbc:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	681b      	ldr	r3, [r3, #0]
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	f003 0308 	and.w	r3, r3, #8
 8003fc8:	2b08      	cmp	r3, #8
 8003fca:	d12e      	bne.n	800402a <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003fcc:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8003fd0:	9300      	str	r3, [sp, #0]
 8003fd2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003fd4:	2200      	movs	r2, #0
 8003fd6:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8003fda:	6878      	ldr	r0, [r7, #4]
 8003fdc:	f000 f88c 	bl	80040f8 <UART_WaitOnFlagUntilTimeout>
 8003fe0:	4603      	mov	r3, r0
 8003fe2:	2b00      	cmp	r3, #0
 8003fe4:	d021      	beq.n	800402a <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003fec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003fee:	e853 3f00 	ldrex	r3, [r3]
 8003ff2:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8003ff4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003ff6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003ffa:	653b      	str	r3, [r7, #80]	@ 0x50
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	461a      	mov	r2, r3
 8004002:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004004:	647b      	str	r3, [r7, #68]	@ 0x44
 8004006:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004008:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800400a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800400c:	e841 2300 	strex	r3, r2, [r1]
 8004010:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8004012:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004014:	2b00      	cmp	r3, #0
 8004016:	d1e6      	bne.n	8003fe6 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	2220      	movs	r2, #32
 800401c:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	2200      	movs	r2, #0
 8004022:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004026:	2303      	movs	r3, #3
 8004028:	e062      	b.n	80040f0 <UART_CheckIdleState+0x148>
    }
  }
#if defined(USART_ISR_REACK)

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	681b      	ldr	r3, [r3, #0]
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	f003 0304 	and.w	r3, r3, #4
 8004034:	2b04      	cmp	r3, #4
 8004036:	d149      	bne.n	80040cc <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004038:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800403c:	9300      	str	r3, [sp, #0]
 800403e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004040:	2200      	movs	r2, #0
 8004042:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8004046:	6878      	ldr	r0, [r7, #4]
 8004048:	f000 f856 	bl	80040f8 <UART_WaitOnFlagUntilTimeout>
 800404c:	4603      	mov	r3, r0
 800404e:	2b00      	cmp	r3, #0
 8004050:	d03c      	beq.n	80040cc <UART_CheckIdleState+0x124>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	681b      	ldr	r3, [r3, #0]
 8004056:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004058:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800405a:	e853 3f00 	ldrex	r3, [r3]
 800405e:	623b      	str	r3, [r7, #32]
   return(result);
 8004060:	6a3b      	ldr	r3, [r7, #32]
 8004062:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004066:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	461a      	mov	r2, r3
 800406e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004070:	633b      	str	r3, [r7, #48]	@ 0x30
 8004072:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004074:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004076:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004078:	e841 2300 	strex	r3, r2, [r1]
 800407c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800407e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004080:	2b00      	cmp	r3, #0
 8004082:	d1e6      	bne.n	8004052 <UART_CheckIdleState+0xaa>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	3308      	adds	r3, #8
 800408a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800408c:	693b      	ldr	r3, [r7, #16]
 800408e:	e853 3f00 	ldrex	r3, [r3]
 8004092:	60fb      	str	r3, [r7, #12]
   return(result);
 8004094:	68fb      	ldr	r3, [r7, #12]
 8004096:	f023 0301 	bic.w	r3, r3, #1
 800409a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	3308      	adds	r3, #8
 80040a2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80040a4:	61fa      	str	r2, [r7, #28]
 80040a6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80040a8:	69b9      	ldr	r1, [r7, #24]
 80040aa:	69fa      	ldr	r2, [r7, #28]
 80040ac:	e841 2300 	strex	r3, r2, [r1]
 80040b0:	617b      	str	r3, [r7, #20]
   return(result);
 80040b2:	697b      	ldr	r3, [r7, #20]
 80040b4:	2b00      	cmp	r3, #0
 80040b6:	d1e5      	bne.n	8004084 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	2220      	movs	r2, #32
 80040bc:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	2200      	movs	r2, #0
 80040c4:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80040c8:	2303      	movs	r3, #3
 80040ca:	e011      	b.n	80040f0 <UART_CheckIdleState+0x148>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	2220      	movs	r2, #32
 80040d0:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	2220      	movs	r2, #32
 80040d6:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	2200      	movs	r2, #0
 80040de:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	2200      	movs	r2, #0
 80040e4:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	2200      	movs	r2, #0
 80040ea:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 80040ee:	2300      	movs	r3, #0
}
 80040f0:	4618      	mov	r0, r3
 80040f2:	3758      	adds	r7, #88	@ 0x58
 80040f4:	46bd      	mov	sp, r7
 80040f6:	bd80      	pop	{r7, pc}

080040f8 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80040f8:	b580      	push	{r7, lr}
 80040fa:	b084      	sub	sp, #16
 80040fc:	af00      	add	r7, sp, #0
 80040fe:	60f8      	str	r0, [r7, #12]
 8004100:	60b9      	str	r1, [r7, #8]
 8004102:	603b      	str	r3, [r7, #0]
 8004104:	4613      	mov	r3, r2
 8004106:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004108:	e04f      	b.n	80041aa <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800410a:	69bb      	ldr	r3, [r7, #24]
 800410c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004110:	d04b      	beq.n	80041aa <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004112:	f7fc febb 	bl	8000e8c <HAL_GetTick>
 8004116:	4602      	mov	r2, r0
 8004118:	683b      	ldr	r3, [r7, #0]
 800411a:	1ad3      	subs	r3, r2, r3
 800411c:	69ba      	ldr	r2, [r7, #24]
 800411e:	429a      	cmp	r2, r3
 8004120:	d302      	bcc.n	8004128 <UART_WaitOnFlagUntilTimeout+0x30>
 8004122:	69bb      	ldr	r3, [r7, #24]
 8004124:	2b00      	cmp	r3, #0
 8004126:	d101      	bne.n	800412c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8004128:	2303      	movs	r3, #3
 800412a:	e04e      	b.n	80041ca <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800412c:	68fb      	ldr	r3, [r7, #12]
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	f003 0304 	and.w	r3, r3, #4
 8004136:	2b00      	cmp	r3, #0
 8004138:	d037      	beq.n	80041aa <UART_WaitOnFlagUntilTimeout+0xb2>
 800413a:	68bb      	ldr	r3, [r7, #8]
 800413c:	2b80      	cmp	r3, #128	@ 0x80
 800413e:	d034      	beq.n	80041aa <UART_WaitOnFlagUntilTimeout+0xb2>
 8004140:	68bb      	ldr	r3, [r7, #8]
 8004142:	2b40      	cmp	r3, #64	@ 0x40
 8004144:	d031      	beq.n	80041aa <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004146:	68fb      	ldr	r3, [r7, #12]
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	69db      	ldr	r3, [r3, #28]
 800414c:	f003 0308 	and.w	r3, r3, #8
 8004150:	2b08      	cmp	r3, #8
 8004152:	d110      	bne.n	8004176 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004154:	68fb      	ldr	r3, [r7, #12]
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	2208      	movs	r2, #8
 800415a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800415c:	68f8      	ldr	r0, [r7, #12]
 800415e:	f000 f838 	bl	80041d2 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004162:	68fb      	ldr	r3, [r7, #12]
 8004164:	2208      	movs	r2, #8
 8004166:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800416a:	68fb      	ldr	r3, [r7, #12]
 800416c:	2200      	movs	r2, #0
 800416e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8004172:	2301      	movs	r3, #1
 8004174:	e029      	b.n	80041ca <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004176:	68fb      	ldr	r3, [r7, #12]
 8004178:	681b      	ldr	r3, [r3, #0]
 800417a:	69db      	ldr	r3, [r3, #28]
 800417c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004180:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004184:	d111      	bne.n	80041aa <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004186:	68fb      	ldr	r3, [r7, #12]
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800418e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004190:	68f8      	ldr	r0, [r7, #12]
 8004192:	f000 f81e 	bl	80041d2 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004196:	68fb      	ldr	r3, [r7, #12]
 8004198:	2220      	movs	r2, #32
 800419a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800419e:	68fb      	ldr	r3, [r7, #12]
 80041a0:	2200      	movs	r2, #0
 80041a2:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 80041a6:	2303      	movs	r3, #3
 80041a8:	e00f      	b.n	80041ca <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80041aa:	68fb      	ldr	r3, [r7, #12]
 80041ac:	681b      	ldr	r3, [r3, #0]
 80041ae:	69da      	ldr	r2, [r3, #28]
 80041b0:	68bb      	ldr	r3, [r7, #8]
 80041b2:	4013      	ands	r3, r2
 80041b4:	68ba      	ldr	r2, [r7, #8]
 80041b6:	429a      	cmp	r2, r3
 80041b8:	bf0c      	ite	eq
 80041ba:	2301      	moveq	r3, #1
 80041bc:	2300      	movne	r3, #0
 80041be:	b2db      	uxtb	r3, r3
 80041c0:	461a      	mov	r2, r3
 80041c2:	79fb      	ldrb	r3, [r7, #7]
 80041c4:	429a      	cmp	r2, r3
 80041c6:	d0a0      	beq.n	800410a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80041c8:	2300      	movs	r3, #0
}
 80041ca:	4618      	mov	r0, r3
 80041cc:	3710      	adds	r7, #16
 80041ce:	46bd      	mov	sp, r7
 80041d0:	bd80      	pop	{r7, pc}

080041d2 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80041d2:	b480      	push	{r7}
 80041d4:	b095      	sub	sp, #84	@ 0x54
 80041d6:	af00      	add	r7, sp, #0
 80041d8:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80041e0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80041e2:	e853 3f00 	ldrex	r3, [r3]
 80041e6:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80041e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80041ea:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80041ee:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	461a      	mov	r2, r3
 80041f6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80041f8:	643b      	str	r3, [r7, #64]	@ 0x40
 80041fa:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80041fc:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80041fe:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004200:	e841 2300 	strex	r3, r2, [r1]
 8004204:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8004206:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004208:	2b00      	cmp	r3, #0
 800420a:	d1e6      	bne.n	80041da <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	3308      	adds	r3, #8
 8004212:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004214:	6a3b      	ldr	r3, [r7, #32]
 8004216:	e853 3f00 	ldrex	r3, [r3]
 800421a:	61fb      	str	r3, [r7, #28]
   return(result);
 800421c:	69fb      	ldr	r3, [r7, #28]
 800421e:	f023 0301 	bic.w	r3, r3, #1
 8004222:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	681b      	ldr	r3, [r3, #0]
 8004228:	3308      	adds	r3, #8
 800422a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800422c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800422e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004230:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004232:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004234:	e841 2300 	strex	r3, r2, [r1]
 8004238:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800423a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800423c:	2b00      	cmp	r3, #0
 800423e:	d1e5      	bne.n	800420c <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004244:	2b01      	cmp	r3, #1
 8004246:	d118      	bne.n	800427a <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800424e:	68fb      	ldr	r3, [r7, #12]
 8004250:	e853 3f00 	ldrex	r3, [r3]
 8004254:	60bb      	str	r3, [r7, #8]
   return(result);
 8004256:	68bb      	ldr	r3, [r7, #8]
 8004258:	f023 0310 	bic.w	r3, r3, #16
 800425c:	647b      	str	r3, [r7, #68]	@ 0x44
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	461a      	mov	r2, r3
 8004264:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004266:	61bb      	str	r3, [r7, #24]
 8004268:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800426a:	6979      	ldr	r1, [r7, #20]
 800426c:	69ba      	ldr	r2, [r7, #24]
 800426e:	e841 2300 	strex	r3, r2, [r1]
 8004272:	613b      	str	r3, [r7, #16]
   return(result);
 8004274:	693b      	ldr	r3, [r7, #16]
 8004276:	2b00      	cmp	r3, #0
 8004278:	d1e6      	bne.n	8004248 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	2220      	movs	r2, #32
 800427e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	2200      	movs	r2, #0
 8004286:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	2200      	movs	r2, #0
 800428c:	669a      	str	r2, [r3, #104]	@ 0x68
}
 800428e:	bf00      	nop
 8004290:	3754      	adds	r7, #84	@ 0x54
 8004292:	46bd      	mov	sp, r7
 8004294:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004298:	4770      	bx	lr

0800429a <__cvt>:
 800429a:	b5f0      	push	{r4, r5, r6, r7, lr}
 800429c:	ed2d 8b02 	vpush	{d8}
 80042a0:	eeb0 8b40 	vmov.f64	d8, d0
 80042a4:	b085      	sub	sp, #20
 80042a6:	4617      	mov	r7, r2
 80042a8:	9d0d      	ldr	r5, [sp, #52]	@ 0x34
 80042aa:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80042ac:	ee18 2a90 	vmov	r2, s17
 80042b0:	f025 0520 	bic.w	r5, r5, #32
 80042b4:	2a00      	cmp	r2, #0
 80042b6:	bfb6      	itet	lt
 80042b8:	222d      	movlt	r2, #45	@ 0x2d
 80042ba:	2200      	movge	r2, #0
 80042bc:	eeb1 8b40 	vneglt.f64	d8, d0
 80042c0:	2d46      	cmp	r5, #70	@ 0x46
 80042c2:	460c      	mov	r4, r1
 80042c4:	701a      	strb	r2, [r3, #0]
 80042c6:	d004      	beq.n	80042d2 <__cvt+0x38>
 80042c8:	2d45      	cmp	r5, #69	@ 0x45
 80042ca:	d100      	bne.n	80042ce <__cvt+0x34>
 80042cc:	3401      	adds	r4, #1
 80042ce:	2102      	movs	r1, #2
 80042d0:	e000      	b.n	80042d4 <__cvt+0x3a>
 80042d2:	2103      	movs	r1, #3
 80042d4:	ab03      	add	r3, sp, #12
 80042d6:	9301      	str	r3, [sp, #4]
 80042d8:	ab02      	add	r3, sp, #8
 80042da:	9300      	str	r3, [sp, #0]
 80042dc:	4622      	mov	r2, r4
 80042de:	4633      	mov	r3, r6
 80042e0:	eeb0 0b48 	vmov.f64	d0, d8
 80042e4:	f000 fe30 	bl	8004f48 <_dtoa_r>
 80042e8:	2d47      	cmp	r5, #71	@ 0x47
 80042ea:	d114      	bne.n	8004316 <__cvt+0x7c>
 80042ec:	07fb      	lsls	r3, r7, #31
 80042ee:	d50a      	bpl.n	8004306 <__cvt+0x6c>
 80042f0:	1902      	adds	r2, r0, r4
 80042f2:	eeb5 8b40 	vcmp.f64	d8, #0.0
 80042f6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80042fa:	bf08      	it	eq
 80042fc:	9203      	streq	r2, [sp, #12]
 80042fe:	2130      	movs	r1, #48	@ 0x30
 8004300:	9b03      	ldr	r3, [sp, #12]
 8004302:	4293      	cmp	r3, r2
 8004304:	d319      	bcc.n	800433a <__cvt+0xa0>
 8004306:	9b03      	ldr	r3, [sp, #12]
 8004308:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800430a:	1a1b      	subs	r3, r3, r0
 800430c:	6013      	str	r3, [r2, #0]
 800430e:	b005      	add	sp, #20
 8004310:	ecbd 8b02 	vpop	{d8}
 8004314:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004316:	2d46      	cmp	r5, #70	@ 0x46
 8004318:	eb00 0204 	add.w	r2, r0, r4
 800431c:	d1e9      	bne.n	80042f2 <__cvt+0x58>
 800431e:	7803      	ldrb	r3, [r0, #0]
 8004320:	2b30      	cmp	r3, #48	@ 0x30
 8004322:	d107      	bne.n	8004334 <__cvt+0x9a>
 8004324:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8004328:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800432c:	bf1c      	itt	ne
 800432e:	f1c4 0401 	rsbne	r4, r4, #1
 8004332:	6034      	strne	r4, [r6, #0]
 8004334:	6833      	ldr	r3, [r6, #0]
 8004336:	441a      	add	r2, r3
 8004338:	e7db      	b.n	80042f2 <__cvt+0x58>
 800433a:	1c5c      	adds	r4, r3, #1
 800433c:	9403      	str	r4, [sp, #12]
 800433e:	7019      	strb	r1, [r3, #0]
 8004340:	e7de      	b.n	8004300 <__cvt+0x66>

08004342 <__exponent>:
 8004342:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004344:	2900      	cmp	r1, #0
 8004346:	bfba      	itte	lt
 8004348:	4249      	neglt	r1, r1
 800434a:	232d      	movlt	r3, #45	@ 0x2d
 800434c:	232b      	movge	r3, #43	@ 0x2b
 800434e:	2909      	cmp	r1, #9
 8004350:	7002      	strb	r2, [r0, #0]
 8004352:	7043      	strb	r3, [r0, #1]
 8004354:	dd29      	ble.n	80043aa <__exponent+0x68>
 8004356:	f10d 0307 	add.w	r3, sp, #7
 800435a:	461d      	mov	r5, r3
 800435c:	270a      	movs	r7, #10
 800435e:	461a      	mov	r2, r3
 8004360:	fbb1 f6f7 	udiv	r6, r1, r7
 8004364:	fb07 1416 	mls	r4, r7, r6, r1
 8004368:	3430      	adds	r4, #48	@ 0x30
 800436a:	f802 4c01 	strb.w	r4, [r2, #-1]
 800436e:	460c      	mov	r4, r1
 8004370:	2c63      	cmp	r4, #99	@ 0x63
 8004372:	f103 33ff 	add.w	r3, r3, #4294967295
 8004376:	4631      	mov	r1, r6
 8004378:	dcf1      	bgt.n	800435e <__exponent+0x1c>
 800437a:	3130      	adds	r1, #48	@ 0x30
 800437c:	1e94      	subs	r4, r2, #2
 800437e:	f803 1c01 	strb.w	r1, [r3, #-1]
 8004382:	1c41      	adds	r1, r0, #1
 8004384:	4623      	mov	r3, r4
 8004386:	42ab      	cmp	r3, r5
 8004388:	d30a      	bcc.n	80043a0 <__exponent+0x5e>
 800438a:	f10d 0309 	add.w	r3, sp, #9
 800438e:	1a9b      	subs	r3, r3, r2
 8004390:	42ac      	cmp	r4, r5
 8004392:	bf88      	it	hi
 8004394:	2300      	movhi	r3, #0
 8004396:	3302      	adds	r3, #2
 8004398:	4403      	add	r3, r0
 800439a:	1a18      	subs	r0, r3, r0
 800439c:	b003      	add	sp, #12
 800439e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80043a0:	f813 6b01 	ldrb.w	r6, [r3], #1
 80043a4:	f801 6f01 	strb.w	r6, [r1, #1]!
 80043a8:	e7ed      	b.n	8004386 <__exponent+0x44>
 80043aa:	2330      	movs	r3, #48	@ 0x30
 80043ac:	3130      	adds	r1, #48	@ 0x30
 80043ae:	7083      	strb	r3, [r0, #2]
 80043b0:	70c1      	strb	r1, [r0, #3]
 80043b2:	1d03      	adds	r3, r0, #4
 80043b4:	e7f1      	b.n	800439a <__exponent+0x58>
	...

080043b8 <_printf_float>:
 80043b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80043bc:	b08d      	sub	sp, #52	@ 0x34
 80043be:	460c      	mov	r4, r1
 80043c0:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 80043c4:	4616      	mov	r6, r2
 80043c6:	461f      	mov	r7, r3
 80043c8:	4605      	mov	r5, r0
 80043ca:	f000 fcbd 	bl	8004d48 <_localeconv_r>
 80043ce:	f8d0 b000 	ldr.w	fp, [r0]
 80043d2:	4658      	mov	r0, fp
 80043d4:	f7fb ff84 	bl	80002e0 <strlen>
 80043d8:	2300      	movs	r3, #0
 80043da:	930a      	str	r3, [sp, #40]	@ 0x28
 80043dc:	f8d8 3000 	ldr.w	r3, [r8]
 80043e0:	f894 9018 	ldrb.w	r9, [r4, #24]
 80043e4:	6822      	ldr	r2, [r4, #0]
 80043e6:	9005      	str	r0, [sp, #20]
 80043e8:	3307      	adds	r3, #7
 80043ea:	f023 0307 	bic.w	r3, r3, #7
 80043ee:	f103 0108 	add.w	r1, r3, #8
 80043f2:	f8c8 1000 	str.w	r1, [r8]
 80043f6:	ed93 0b00 	vldr	d0, [r3]
 80043fa:	ed9f 6b97 	vldr	d6, [pc, #604]	@ 8004658 <_printf_float+0x2a0>
 80043fe:	eeb0 7bc0 	vabs.f64	d7, d0
 8004402:	eeb4 7b46 	vcmp.f64	d7, d6
 8004406:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800440a:	ed84 0b12 	vstr	d0, [r4, #72]	@ 0x48
 800440e:	dd24      	ble.n	800445a <_printf_float+0xa2>
 8004410:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 8004414:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004418:	d502      	bpl.n	8004420 <_printf_float+0x68>
 800441a:	232d      	movs	r3, #45	@ 0x2d
 800441c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004420:	498f      	ldr	r1, [pc, #572]	@ (8004660 <_printf_float+0x2a8>)
 8004422:	4b90      	ldr	r3, [pc, #576]	@ (8004664 <_printf_float+0x2ac>)
 8004424:	f1b9 0f47 	cmp.w	r9, #71	@ 0x47
 8004428:	bf94      	ite	ls
 800442a:	4688      	movls	r8, r1
 800442c:	4698      	movhi	r8, r3
 800442e:	f022 0204 	bic.w	r2, r2, #4
 8004432:	2303      	movs	r3, #3
 8004434:	6123      	str	r3, [r4, #16]
 8004436:	6022      	str	r2, [r4, #0]
 8004438:	f04f 0a00 	mov.w	sl, #0
 800443c:	9700      	str	r7, [sp, #0]
 800443e:	4633      	mov	r3, r6
 8004440:	aa0b      	add	r2, sp, #44	@ 0x2c
 8004442:	4621      	mov	r1, r4
 8004444:	4628      	mov	r0, r5
 8004446:	f000 f9d1 	bl	80047ec <_printf_common>
 800444a:	3001      	adds	r0, #1
 800444c:	f040 8089 	bne.w	8004562 <_printf_float+0x1aa>
 8004450:	f04f 30ff 	mov.w	r0, #4294967295
 8004454:	b00d      	add	sp, #52	@ 0x34
 8004456:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800445a:	eeb4 0b40 	vcmp.f64	d0, d0
 800445e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004462:	d709      	bvc.n	8004478 <_printf_float+0xc0>
 8004464:	ee10 3a90 	vmov	r3, s1
 8004468:	2b00      	cmp	r3, #0
 800446a:	bfbc      	itt	lt
 800446c:	232d      	movlt	r3, #45	@ 0x2d
 800446e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8004472:	497d      	ldr	r1, [pc, #500]	@ (8004668 <_printf_float+0x2b0>)
 8004474:	4b7d      	ldr	r3, [pc, #500]	@ (800466c <_printf_float+0x2b4>)
 8004476:	e7d5      	b.n	8004424 <_printf_float+0x6c>
 8004478:	6863      	ldr	r3, [r4, #4]
 800447a:	1c59      	adds	r1, r3, #1
 800447c:	f009 0adf 	and.w	sl, r9, #223	@ 0xdf
 8004480:	d139      	bne.n	80044f6 <_printf_float+0x13e>
 8004482:	2306      	movs	r3, #6
 8004484:	6063      	str	r3, [r4, #4]
 8004486:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800448a:	2300      	movs	r3, #0
 800448c:	6022      	str	r2, [r4, #0]
 800448e:	9303      	str	r3, [sp, #12]
 8004490:	ab0a      	add	r3, sp, #40	@ 0x28
 8004492:	e9cd 9301 	strd	r9, r3, [sp, #4]
 8004496:	ab09      	add	r3, sp, #36	@ 0x24
 8004498:	9300      	str	r3, [sp, #0]
 800449a:	6861      	ldr	r1, [r4, #4]
 800449c:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 80044a0:	4628      	mov	r0, r5
 80044a2:	f7ff fefa 	bl	800429a <__cvt>
 80044a6:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80044aa:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80044ac:	4680      	mov	r8, r0
 80044ae:	d129      	bne.n	8004504 <_printf_float+0x14c>
 80044b0:	1cc8      	adds	r0, r1, #3
 80044b2:	db02      	blt.n	80044ba <_printf_float+0x102>
 80044b4:	6863      	ldr	r3, [r4, #4]
 80044b6:	4299      	cmp	r1, r3
 80044b8:	dd41      	ble.n	800453e <_printf_float+0x186>
 80044ba:	f1a9 0902 	sub.w	r9, r9, #2
 80044be:	fa5f f989 	uxtb.w	r9, r9
 80044c2:	3901      	subs	r1, #1
 80044c4:	464a      	mov	r2, r9
 80044c6:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 80044ca:	9109      	str	r1, [sp, #36]	@ 0x24
 80044cc:	f7ff ff39 	bl	8004342 <__exponent>
 80044d0:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80044d2:	1813      	adds	r3, r2, r0
 80044d4:	2a01      	cmp	r2, #1
 80044d6:	4682      	mov	sl, r0
 80044d8:	6123      	str	r3, [r4, #16]
 80044da:	dc02      	bgt.n	80044e2 <_printf_float+0x12a>
 80044dc:	6822      	ldr	r2, [r4, #0]
 80044de:	07d2      	lsls	r2, r2, #31
 80044e0:	d501      	bpl.n	80044e6 <_printf_float+0x12e>
 80044e2:	3301      	adds	r3, #1
 80044e4:	6123      	str	r3, [r4, #16]
 80044e6:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 80044ea:	2b00      	cmp	r3, #0
 80044ec:	d0a6      	beq.n	800443c <_printf_float+0x84>
 80044ee:	232d      	movs	r3, #45	@ 0x2d
 80044f0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80044f4:	e7a2      	b.n	800443c <_printf_float+0x84>
 80044f6:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80044fa:	d1c4      	bne.n	8004486 <_printf_float+0xce>
 80044fc:	2b00      	cmp	r3, #0
 80044fe:	d1c2      	bne.n	8004486 <_printf_float+0xce>
 8004500:	2301      	movs	r3, #1
 8004502:	e7bf      	b.n	8004484 <_printf_float+0xcc>
 8004504:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 8004508:	d9db      	bls.n	80044c2 <_printf_float+0x10a>
 800450a:	f1b9 0f66 	cmp.w	r9, #102	@ 0x66
 800450e:	d118      	bne.n	8004542 <_printf_float+0x18a>
 8004510:	2900      	cmp	r1, #0
 8004512:	6863      	ldr	r3, [r4, #4]
 8004514:	dd0b      	ble.n	800452e <_printf_float+0x176>
 8004516:	6121      	str	r1, [r4, #16]
 8004518:	b913      	cbnz	r3, 8004520 <_printf_float+0x168>
 800451a:	6822      	ldr	r2, [r4, #0]
 800451c:	07d0      	lsls	r0, r2, #31
 800451e:	d502      	bpl.n	8004526 <_printf_float+0x16e>
 8004520:	3301      	adds	r3, #1
 8004522:	440b      	add	r3, r1
 8004524:	6123      	str	r3, [r4, #16]
 8004526:	65a1      	str	r1, [r4, #88]	@ 0x58
 8004528:	f04f 0a00 	mov.w	sl, #0
 800452c:	e7db      	b.n	80044e6 <_printf_float+0x12e>
 800452e:	b913      	cbnz	r3, 8004536 <_printf_float+0x17e>
 8004530:	6822      	ldr	r2, [r4, #0]
 8004532:	07d2      	lsls	r2, r2, #31
 8004534:	d501      	bpl.n	800453a <_printf_float+0x182>
 8004536:	3302      	adds	r3, #2
 8004538:	e7f4      	b.n	8004524 <_printf_float+0x16c>
 800453a:	2301      	movs	r3, #1
 800453c:	e7f2      	b.n	8004524 <_printf_float+0x16c>
 800453e:	f04f 0967 	mov.w	r9, #103	@ 0x67
 8004542:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8004544:	4299      	cmp	r1, r3
 8004546:	db05      	blt.n	8004554 <_printf_float+0x19c>
 8004548:	6823      	ldr	r3, [r4, #0]
 800454a:	6121      	str	r1, [r4, #16]
 800454c:	07d8      	lsls	r0, r3, #31
 800454e:	d5ea      	bpl.n	8004526 <_printf_float+0x16e>
 8004550:	1c4b      	adds	r3, r1, #1
 8004552:	e7e7      	b.n	8004524 <_printf_float+0x16c>
 8004554:	2900      	cmp	r1, #0
 8004556:	bfd4      	ite	le
 8004558:	f1c1 0202 	rsble	r2, r1, #2
 800455c:	2201      	movgt	r2, #1
 800455e:	4413      	add	r3, r2
 8004560:	e7e0      	b.n	8004524 <_printf_float+0x16c>
 8004562:	6823      	ldr	r3, [r4, #0]
 8004564:	055a      	lsls	r2, r3, #21
 8004566:	d407      	bmi.n	8004578 <_printf_float+0x1c0>
 8004568:	6923      	ldr	r3, [r4, #16]
 800456a:	4642      	mov	r2, r8
 800456c:	4631      	mov	r1, r6
 800456e:	4628      	mov	r0, r5
 8004570:	47b8      	blx	r7
 8004572:	3001      	adds	r0, #1
 8004574:	d12a      	bne.n	80045cc <_printf_float+0x214>
 8004576:	e76b      	b.n	8004450 <_printf_float+0x98>
 8004578:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 800457c:	f240 80e0 	bls.w	8004740 <_printf_float+0x388>
 8004580:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 8004584:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8004588:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800458c:	d133      	bne.n	80045f6 <_printf_float+0x23e>
 800458e:	4a38      	ldr	r2, [pc, #224]	@ (8004670 <_printf_float+0x2b8>)
 8004590:	2301      	movs	r3, #1
 8004592:	4631      	mov	r1, r6
 8004594:	4628      	mov	r0, r5
 8004596:	47b8      	blx	r7
 8004598:	3001      	adds	r0, #1
 800459a:	f43f af59 	beq.w	8004450 <_printf_float+0x98>
 800459e:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 80045a2:	4543      	cmp	r3, r8
 80045a4:	db02      	blt.n	80045ac <_printf_float+0x1f4>
 80045a6:	6823      	ldr	r3, [r4, #0]
 80045a8:	07d8      	lsls	r0, r3, #31
 80045aa:	d50f      	bpl.n	80045cc <_printf_float+0x214>
 80045ac:	9b05      	ldr	r3, [sp, #20]
 80045ae:	465a      	mov	r2, fp
 80045b0:	4631      	mov	r1, r6
 80045b2:	4628      	mov	r0, r5
 80045b4:	47b8      	blx	r7
 80045b6:	3001      	adds	r0, #1
 80045b8:	f43f af4a 	beq.w	8004450 <_printf_float+0x98>
 80045bc:	f04f 0900 	mov.w	r9, #0
 80045c0:	f108 38ff 	add.w	r8, r8, #4294967295
 80045c4:	f104 0a1a 	add.w	sl, r4, #26
 80045c8:	45c8      	cmp	r8, r9
 80045ca:	dc09      	bgt.n	80045e0 <_printf_float+0x228>
 80045cc:	6823      	ldr	r3, [r4, #0]
 80045ce:	079b      	lsls	r3, r3, #30
 80045d0:	f100 8107 	bmi.w	80047e2 <_printf_float+0x42a>
 80045d4:	68e0      	ldr	r0, [r4, #12]
 80045d6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80045d8:	4298      	cmp	r0, r3
 80045da:	bfb8      	it	lt
 80045dc:	4618      	movlt	r0, r3
 80045de:	e739      	b.n	8004454 <_printf_float+0x9c>
 80045e0:	2301      	movs	r3, #1
 80045e2:	4652      	mov	r2, sl
 80045e4:	4631      	mov	r1, r6
 80045e6:	4628      	mov	r0, r5
 80045e8:	47b8      	blx	r7
 80045ea:	3001      	adds	r0, #1
 80045ec:	f43f af30 	beq.w	8004450 <_printf_float+0x98>
 80045f0:	f109 0901 	add.w	r9, r9, #1
 80045f4:	e7e8      	b.n	80045c8 <_printf_float+0x210>
 80045f6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80045f8:	2b00      	cmp	r3, #0
 80045fa:	dc3b      	bgt.n	8004674 <_printf_float+0x2bc>
 80045fc:	4a1c      	ldr	r2, [pc, #112]	@ (8004670 <_printf_float+0x2b8>)
 80045fe:	2301      	movs	r3, #1
 8004600:	4631      	mov	r1, r6
 8004602:	4628      	mov	r0, r5
 8004604:	47b8      	blx	r7
 8004606:	3001      	adds	r0, #1
 8004608:	f43f af22 	beq.w	8004450 <_printf_float+0x98>
 800460c:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8004610:	ea59 0303 	orrs.w	r3, r9, r3
 8004614:	d102      	bne.n	800461c <_printf_float+0x264>
 8004616:	6823      	ldr	r3, [r4, #0]
 8004618:	07d9      	lsls	r1, r3, #31
 800461a:	d5d7      	bpl.n	80045cc <_printf_float+0x214>
 800461c:	9b05      	ldr	r3, [sp, #20]
 800461e:	465a      	mov	r2, fp
 8004620:	4631      	mov	r1, r6
 8004622:	4628      	mov	r0, r5
 8004624:	47b8      	blx	r7
 8004626:	3001      	adds	r0, #1
 8004628:	f43f af12 	beq.w	8004450 <_printf_float+0x98>
 800462c:	f04f 0a00 	mov.w	sl, #0
 8004630:	f104 0b1a 	add.w	fp, r4, #26
 8004634:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004636:	425b      	negs	r3, r3
 8004638:	4553      	cmp	r3, sl
 800463a:	dc01      	bgt.n	8004640 <_printf_float+0x288>
 800463c:	464b      	mov	r3, r9
 800463e:	e794      	b.n	800456a <_printf_float+0x1b2>
 8004640:	2301      	movs	r3, #1
 8004642:	465a      	mov	r2, fp
 8004644:	4631      	mov	r1, r6
 8004646:	4628      	mov	r0, r5
 8004648:	47b8      	blx	r7
 800464a:	3001      	adds	r0, #1
 800464c:	f43f af00 	beq.w	8004450 <_printf_float+0x98>
 8004650:	f10a 0a01 	add.w	sl, sl, #1
 8004654:	e7ee      	b.n	8004634 <_printf_float+0x27c>
 8004656:	bf00      	nop
 8004658:	ffffffff 	.word	0xffffffff
 800465c:	7fefffff 	.word	0x7fefffff
 8004660:	08006ae4 	.word	0x08006ae4
 8004664:	08006ae8 	.word	0x08006ae8
 8004668:	08006aec 	.word	0x08006aec
 800466c:	08006af0 	.word	0x08006af0
 8004670:	08006af4 	.word	0x08006af4
 8004674:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8004676:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800467a:	4553      	cmp	r3, sl
 800467c:	bfa8      	it	ge
 800467e:	4653      	movge	r3, sl
 8004680:	2b00      	cmp	r3, #0
 8004682:	4699      	mov	r9, r3
 8004684:	dc37      	bgt.n	80046f6 <_printf_float+0x33e>
 8004686:	2300      	movs	r3, #0
 8004688:	9307      	str	r3, [sp, #28]
 800468a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800468e:	f104 021a 	add.w	r2, r4, #26
 8004692:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8004694:	9907      	ldr	r1, [sp, #28]
 8004696:	9306      	str	r3, [sp, #24]
 8004698:	eba3 0309 	sub.w	r3, r3, r9
 800469c:	428b      	cmp	r3, r1
 800469e:	dc31      	bgt.n	8004704 <_printf_float+0x34c>
 80046a0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80046a2:	459a      	cmp	sl, r3
 80046a4:	dc3b      	bgt.n	800471e <_printf_float+0x366>
 80046a6:	6823      	ldr	r3, [r4, #0]
 80046a8:	07da      	lsls	r2, r3, #31
 80046aa:	d438      	bmi.n	800471e <_printf_float+0x366>
 80046ac:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80046ae:	ebaa 0903 	sub.w	r9, sl, r3
 80046b2:	9b06      	ldr	r3, [sp, #24]
 80046b4:	ebaa 0303 	sub.w	r3, sl, r3
 80046b8:	4599      	cmp	r9, r3
 80046ba:	bfa8      	it	ge
 80046bc:	4699      	movge	r9, r3
 80046be:	f1b9 0f00 	cmp.w	r9, #0
 80046c2:	dc34      	bgt.n	800472e <_printf_float+0x376>
 80046c4:	f04f 0800 	mov.w	r8, #0
 80046c8:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80046cc:	f104 0b1a 	add.w	fp, r4, #26
 80046d0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80046d2:	ebaa 0303 	sub.w	r3, sl, r3
 80046d6:	eba3 0309 	sub.w	r3, r3, r9
 80046da:	4543      	cmp	r3, r8
 80046dc:	f77f af76 	ble.w	80045cc <_printf_float+0x214>
 80046e0:	2301      	movs	r3, #1
 80046e2:	465a      	mov	r2, fp
 80046e4:	4631      	mov	r1, r6
 80046e6:	4628      	mov	r0, r5
 80046e8:	47b8      	blx	r7
 80046ea:	3001      	adds	r0, #1
 80046ec:	f43f aeb0 	beq.w	8004450 <_printf_float+0x98>
 80046f0:	f108 0801 	add.w	r8, r8, #1
 80046f4:	e7ec      	b.n	80046d0 <_printf_float+0x318>
 80046f6:	4642      	mov	r2, r8
 80046f8:	4631      	mov	r1, r6
 80046fa:	4628      	mov	r0, r5
 80046fc:	47b8      	blx	r7
 80046fe:	3001      	adds	r0, #1
 8004700:	d1c1      	bne.n	8004686 <_printf_float+0x2ce>
 8004702:	e6a5      	b.n	8004450 <_printf_float+0x98>
 8004704:	2301      	movs	r3, #1
 8004706:	4631      	mov	r1, r6
 8004708:	4628      	mov	r0, r5
 800470a:	9206      	str	r2, [sp, #24]
 800470c:	47b8      	blx	r7
 800470e:	3001      	adds	r0, #1
 8004710:	f43f ae9e 	beq.w	8004450 <_printf_float+0x98>
 8004714:	9b07      	ldr	r3, [sp, #28]
 8004716:	9a06      	ldr	r2, [sp, #24]
 8004718:	3301      	adds	r3, #1
 800471a:	9307      	str	r3, [sp, #28]
 800471c:	e7b9      	b.n	8004692 <_printf_float+0x2da>
 800471e:	9b05      	ldr	r3, [sp, #20]
 8004720:	465a      	mov	r2, fp
 8004722:	4631      	mov	r1, r6
 8004724:	4628      	mov	r0, r5
 8004726:	47b8      	blx	r7
 8004728:	3001      	adds	r0, #1
 800472a:	d1bf      	bne.n	80046ac <_printf_float+0x2f4>
 800472c:	e690      	b.n	8004450 <_printf_float+0x98>
 800472e:	9a06      	ldr	r2, [sp, #24]
 8004730:	464b      	mov	r3, r9
 8004732:	4442      	add	r2, r8
 8004734:	4631      	mov	r1, r6
 8004736:	4628      	mov	r0, r5
 8004738:	47b8      	blx	r7
 800473a:	3001      	adds	r0, #1
 800473c:	d1c2      	bne.n	80046c4 <_printf_float+0x30c>
 800473e:	e687      	b.n	8004450 <_printf_float+0x98>
 8004740:	f8dd 9028 	ldr.w	r9, [sp, #40]	@ 0x28
 8004744:	f1b9 0f01 	cmp.w	r9, #1
 8004748:	dc01      	bgt.n	800474e <_printf_float+0x396>
 800474a:	07db      	lsls	r3, r3, #31
 800474c:	d536      	bpl.n	80047bc <_printf_float+0x404>
 800474e:	2301      	movs	r3, #1
 8004750:	4642      	mov	r2, r8
 8004752:	4631      	mov	r1, r6
 8004754:	4628      	mov	r0, r5
 8004756:	47b8      	blx	r7
 8004758:	3001      	adds	r0, #1
 800475a:	f43f ae79 	beq.w	8004450 <_printf_float+0x98>
 800475e:	9b05      	ldr	r3, [sp, #20]
 8004760:	465a      	mov	r2, fp
 8004762:	4631      	mov	r1, r6
 8004764:	4628      	mov	r0, r5
 8004766:	47b8      	blx	r7
 8004768:	3001      	adds	r0, #1
 800476a:	f43f ae71 	beq.w	8004450 <_printf_float+0x98>
 800476e:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 8004772:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8004776:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800477a:	f109 39ff 	add.w	r9, r9, #4294967295
 800477e:	d018      	beq.n	80047b2 <_printf_float+0x3fa>
 8004780:	464b      	mov	r3, r9
 8004782:	f108 0201 	add.w	r2, r8, #1
 8004786:	4631      	mov	r1, r6
 8004788:	4628      	mov	r0, r5
 800478a:	47b8      	blx	r7
 800478c:	3001      	adds	r0, #1
 800478e:	d10c      	bne.n	80047aa <_printf_float+0x3f2>
 8004790:	e65e      	b.n	8004450 <_printf_float+0x98>
 8004792:	2301      	movs	r3, #1
 8004794:	465a      	mov	r2, fp
 8004796:	4631      	mov	r1, r6
 8004798:	4628      	mov	r0, r5
 800479a:	47b8      	blx	r7
 800479c:	3001      	adds	r0, #1
 800479e:	f43f ae57 	beq.w	8004450 <_printf_float+0x98>
 80047a2:	f108 0801 	add.w	r8, r8, #1
 80047a6:	45c8      	cmp	r8, r9
 80047a8:	dbf3      	blt.n	8004792 <_printf_float+0x3da>
 80047aa:	4653      	mov	r3, sl
 80047ac:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 80047b0:	e6dc      	b.n	800456c <_printf_float+0x1b4>
 80047b2:	f04f 0800 	mov.w	r8, #0
 80047b6:	f104 0b1a 	add.w	fp, r4, #26
 80047ba:	e7f4      	b.n	80047a6 <_printf_float+0x3ee>
 80047bc:	2301      	movs	r3, #1
 80047be:	4642      	mov	r2, r8
 80047c0:	e7e1      	b.n	8004786 <_printf_float+0x3ce>
 80047c2:	2301      	movs	r3, #1
 80047c4:	464a      	mov	r2, r9
 80047c6:	4631      	mov	r1, r6
 80047c8:	4628      	mov	r0, r5
 80047ca:	47b8      	blx	r7
 80047cc:	3001      	adds	r0, #1
 80047ce:	f43f ae3f 	beq.w	8004450 <_printf_float+0x98>
 80047d2:	f108 0801 	add.w	r8, r8, #1
 80047d6:	68e3      	ldr	r3, [r4, #12]
 80047d8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80047da:	1a5b      	subs	r3, r3, r1
 80047dc:	4543      	cmp	r3, r8
 80047de:	dcf0      	bgt.n	80047c2 <_printf_float+0x40a>
 80047e0:	e6f8      	b.n	80045d4 <_printf_float+0x21c>
 80047e2:	f04f 0800 	mov.w	r8, #0
 80047e6:	f104 0919 	add.w	r9, r4, #25
 80047ea:	e7f4      	b.n	80047d6 <_printf_float+0x41e>

080047ec <_printf_common>:
 80047ec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80047f0:	4616      	mov	r6, r2
 80047f2:	4698      	mov	r8, r3
 80047f4:	688a      	ldr	r2, [r1, #8]
 80047f6:	690b      	ldr	r3, [r1, #16]
 80047f8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80047fc:	4293      	cmp	r3, r2
 80047fe:	bfb8      	it	lt
 8004800:	4613      	movlt	r3, r2
 8004802:	6033      	str	r3, [r6, #0]
 8004804:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8004808:	4607      	mov	r7, r0
 800480a:	460c      	mov	r4, r1
 800480c:	b10a      	cbz	r2, 8004812 <_printf_common+0x26>
 800480e:	3301      	adds	r3, #1
 8004810:	6033      	str	r3, [r6, #0]
 8004812:	6823      	ldr	r3, [r4, #0]
 8004814:	0699      	lsls	r1, r3, #26
 8004816:	bf42      	ittt	mi
 8004818:	6833      	ldrmi	r3, [r6, #0]
 800481a:	3302      	addmi	r3, #2
 800481c:	6033      	strmi	r3, [r6, #0]
 800481e:	6825      	ldr	r5, [r4, #0]
 8004820:	f015 0506 	ands.w	r5, r5, #6
 8004824:	d106      	bne.n	8004834 <_printf_common+0x48>
 8004826:	f104 0a19 	add.w	sl, r4, #25
 800482a:	68e3      	ldr	r3, [r4, #12]
 800482c:	6832      	ldr	r2, [r6, #0]
 800482e:	1a9b      	subs	r3, r3, r2
 8004830:	42ab      	cmp	r3, r5
 8004832:	dc26      	bgt.n	8004882 <_printf_common+0x96>
 8004834:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8004838:	6822      	ldr	r2, [r4, #0]
 800483a:	3b00      	subs	r3, #0
 800483c:	bf18      	it	ne
 800483e:	2301      	movne	r3, #1
 8004840:	0692      	lsls	r2, r2, #26
 8004842:	d42b      	bmi.n	800489c <_printf_common+0xb0>
 8004844:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8004848:	4641      	mov	r1, r8
 800484a:	4638      	mov	r0, r7
 800484c:	47c8      	blx	r9
 800484e:	3001      	adds	r0, #1
 8004850:	d01e      	beq.n	8004890 <_printf_common+0xa4>
 8004852:	6823      	ldr	r3, [r4, #0]
 8004854:	6922      	ldr	r2, [r4, #16]
 8004856:	f003 0306 	and.w	r3, r3, #6
 800485a:	2b04      	cmp	r3, #4
 800485c:	bf02      	ittt	eq
 800485e:	68e5      	ldreq	r5, [r4, #12]
 8004860:	6833      	ldreq	r3, [r6, #0]
 8004862:	1aed      	subeq	r5, r5, r3
 8004864:	68a3      	ldr	r3, [r4, #8]
 8004866:	bf0c      	ite	eq
 8004868:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800486c:	2500      	movne	r5, #0
 800486e:	4293      	cmp	r3, r2
 8004870:	bfc4      	itt	gt
 8004872:	1a9b      	subgt	r3, r3, r2
 8004874:	18ed      	addgt	r5, r5, r3
 8004876:	2600      	movs	r6, #0
 8004878:	341a      	adds	r4, #26
 800487a:	42b5      	cmp	r5, r6
 800487c:	d11a      	bne.n	80048b4 <_printf_common+0xc8>
 800487e:	2000      	movs	r0, #0
 8004880:	e008      	b.n	8004894 <_printf_common+0xa8>
 8004882:	2301      	movs	r3, #1
 8004884:	4652      	mov	r2, sl
 8004886:	4641      	mov	r1, r8
 8004888:	4638      	mov	r0, r7
 800488a:	47c8      	blx	r9
 800488c:	3001      	adds	r0, #1
 800488e:	d103      	bne.n	8004898 <_printf_common+0xac>
 8004890:	f04f 30ff 	mov.w	r0, #4294967295
 8004894:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004898:	3501      	adds	r5, #1
 800489a:	e7c6      	b.n	800482a <_printf_common+0x3e>
 800489c:	18e1      	adds	r1, r4, r3
 800489e:	1c5a      	adds	r2, r3, #1
 80048a0:	2030      	movs	r0, #48	@ 0x30
 80048a2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80048a6:	4422      	add	r2, r4
 80048a8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80048ac:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80048b0:	3302      	adds	r3, #2
 80048b2:	e7c7      	b.n	8004844 <_printf_common+0x58>
 80048b4:	2301      	movs	r3, #1
 80048b6:	4622      	mov	r2, r4
 80048b8:	4641      	mov	r1, r8
 80048ba:	4638      	mov	r0, r7
 80048bc:	47c8      	blx	r9
 80048be:	3001      	adds	r0, #1
 80048c0:	d0e6      	beq.n	8004890 <_printf_common+0xa4>
 80048c2:	3601      	adds	r6, #1
 80048c4:	e7d9      	b.n	800487a <_printf_common+0x8e>
	...

080048c8 <_printf_i>:
 80048c8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80048cc:	7e0f      	ldrb	r7, [r1, #24]
 80048ce:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80048d0:	2f78      	cmp	r7, #120	@ 0x78
 80048d2:	4691      	mov	r9, r2
 80048d4:	4680      	mov	r8, r0
 80048d6:	460c      	mov	r4, r1
 80048d8:	469a      	mov	sl, r3
 80048da:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80048de:	d807      	bhi.n	80048f0 <_printf_i+0x28>
 80048e0:	2f62      	cmp	r7, #98	@ 0x62
 80048e2:	d80a      	bhi.n	80048fa <_printf_i+0x32>
 80048e4:	2f00      	cmp	r7, #0
 80048e6:	f000 80d2 	beq.w	8004a8e <_printf_i+0x1c6>
 80048ea:	2f58      	cmp	r7, #88	@ 0x58
 80048ec:	f000 80b9 	beq.w	8004a62 <_printf_i+0x19a>
 80048f0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80048f4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80048f8:	e03a      	b.n	8004970 <_printf_i+0xa8>
 80048fa:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80048fe:	2b15      	cmp	r3, #21
 8004900:	d8f6      	bhi.n	80048f0 <_printf_i+0x28>
 8004902:	a101      	add	r1, pc, #4	@ (adr r1, 8004908 <_printf_i+0x40>)
 8004904:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004908:	08004961 	.word	0x08004961
 800490c:	08004975 	.word	0x08004975
 8004910:	080048f1 	.word	0x080048f1
 8004914:	080048f1 	.word	0x080048f1
 8004918:	080048f1 	.word	0x080048f1
 800491c:	080048f1 	.word	0x080048f1
 8004920:	08004975 	.word	0x08004975
 8004924:	080048f1 	.word	0x080048f1
 8004928:	080048f1 	.word	0x080048f1
 800492c:	080048f1 	.word	0x080048f1
 8004930:	080048f1 	.word	0x080048f1
 8004934:	08004a75 	.word	0x08004a75
 8004938:	0800499f 	.word	0x0800499f
 800493c:	08004a2f 	.word	0x08004a2f
 8004940:	080048f1 	.word	0x080048f1
 8004944:	080048f1 	.word	0x080048f1
 8004948:	08004a97 	.word	0x08004a97
 800494c:	080048f1 	.word	0x080048f1
 8004950:	0800499f 	.word	0x0800499f
 8004954:	080048f1 	.word	0x080048f1
 8004958:	080048f1 	.word	0x080048f1
 800495c:	08004a37 	.word	0x08004a37
 8004960:	6833      	ldr	r3, [r6, #0]
 8004962:	1d1a      	adds	r2, r3, #4
 8004964:	681b      	ldr	r3, [r3, #0]
 8004966:	6032      	str	r2, [r6, #0]
 8004968:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800496c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8004970:	2301      	movs	r3, #1
 8004972:	e09d      	b.n	8004ab0 <_printf_i+0x1e8>
 8004974:	6833      	ldr	r3, [r6, #0]
 8004976:	6820      	ldr	r0, [r4, #0]
 8004978:	1d19      	adds	r1, r3, #4
 800497a:	6031      	str	r1, [r6, #0]
 800497c:	0606      	lsls	r6, r0, #24
 800497e:	d501      	bpl.n	8004984 <_printf_i+0xbc>
 8004980:	681d      	ldr	r5, [r3, #0]
 8004982:	e003      	b.n	800498c <_printf_i+0xc4>
 8004984:	0645      	lsls	r5, r0, #25
 8004986:	d5fb      	bpl.n	8004980 <_printf_i+0xb8>
 8004988:	f9b3 5000 	ldrsh.w	r5, [r3]
 800498c:	2d00      	cmp	r5, #0
 800498e:	da03      	bge.n	8004998 <_printf_i+0xd0>
 8004990:	232d      	movs	r3, #45	@ 0x2d
 8004992:	426d      	negs	r5, r5
 8004994:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004998:	4859      	ldr	r0, [pc, #356]	@ (8004b00 <_printf_i+0x238>)
 800499a:	230a      	movs	r3, #10
 800499c:	e011      	b.n	80049c2 <_printf_i+0xfa>
 800499e:	6821      	ldr	r1, [r4, #0]
 80049a0:	6833      	ldr	r3, [r6, #0]
 80049a2:	0608      	lsls	r0, r1, #24
 80049a4:	f853 5b04 	ldr.w	r5, [r3], #4
 80049a8:	d402      	bmi.n	80049b0 <_printf_i+0xe8>
 80049aa:	0649      	lsls	r1, r1, #25
 80049ac:	bf48      	it	mi
 80049ae:	b2ad      	uxthmi	r5, r5
 80049b0:	2f6f      	cmp	r7, #111	@ 0x6f
 80049b2:	4853      	ldr	r0, [pc, #332]	@ (8004b00 <_printf_i+0x238>)
 80049b4:	6033      	str	r3, [r6, #0]
 80049b6:	bf14      	ite	ne
 80049b8:	230a      	movne	r3, #10
 80049ba:	2308      	moveq	r3, #8
 80049bc:	2100      	movs	r1, #0
 80049be:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80049c2:	6866      	ldr	r6, [r4, #4]
 80049c4:	60a6      	str	r6, [r4, #8]
 80049c6:	2e00      	cmp	r6, #0
 80049c8:	bfa2      	ittt	ge
 80049ca:	6821      	ldrge	r1, [r4, #0]
 80049cc:	f021 0104 	bicge.w	r1, r1, #4
 80049d0:	6021      	strge	r1, [r4, #0]
 80049d2:	b90d      	cbnz	r5, 80049d8 <_printf_i+0x110>
 80049d4:	2e00      	cmp	r6, #0
 80049d6:	d04b      	beq.n	8004a70 <_printf_i+0x1a8>
 80049d8:	4616      	mov	r6, r2
 80049da:	fbb5 f1f3 	udiv	r1, r5, r3
 80049de:	fb03 5711 	mls	r7, r3, r1, r5
 80049e2:	5dc7      	ldrb	r7, [r0, r7]
 80049e4:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80049e8:	462f      	mov	r7, r5
 80049ea:	42bb      	cmp	r3, r7
 80049ec:	460d      	mov	r5, r1
 80049ee:	d9f4      	bls.n	80049da <_printf_i+0x112>
 80049f0:	2b08      	cmp	r3, #8
 80049f2:	d10b      	bne.n	8004a0c <_printf_i+0x144>
 80049f4:	6823      	ldr	r3, [r4, #0]
 80049f6:	07df      	lsls	r7, r3, #31
 80049f8:	d508      	bpl.n	8004a0c <_printf_i+0x144>
 80049fa:	6923      	ldr	r3, [r4, #16]
 80049fc:	6861      	ldr	r1, [r4, #4]
 80049fe:	4299      	cmp	r1, r3
 8004a00:	bfde      	ittt	le
 8004a02:	2330      	movle	r3, #48	@ 0x30
 8004a04:	f806 3c01 	strble.w	r3, [r6, #-1]
 8004a08:	f106 36ff 	addle.w	r6, r6, #4294967295
 8004a0c:	1b92      	subs	r2, r2, r6
 8004a0e:	6122      	str	r2, [r4, #16]
 8004a10:	f8cd a000 	str.w	sl, [sp]
 8004a14:	464b      	mov	r3, r9
 8004a16:	aa03      	add	r2, sp, #12
 8004a18:	4621      	mov	r1, r4
 8004a1a:	4640      	mov	r0, r8
 8004a1c:	f7ff fee6 	bl	80047ec <_printf_common>
 8004a20:	3001      	adds	r0, #1
 8004a22:	d14a      	bne.n	8004aba <_printf_i+0x1f2>
 8004a24:	f04f 30ff 	mov.w	r0, #4294967295
 8004a28:	b004      	add	sp, #16
 8004a2a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004a2e:	6823      	ldr	r3, [r4, #0]
 8004a30:	f043 0320 	orr.w	r3, r3, #32
 8004a34:	6023      	str	r3, [r4, #0]
 8004a36:	4833      	ldr	r0, [pc, #204]	@ (8004b04 <_printf_i+0x23c>)
 8004a38:	2778      	movs	r7, #120	@ 0x78
 8004a3a:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8004a3e:	6823      	ldr	r3, [r4, #0]
 8004a40:	6831      	ldr	r1, [r6, #0]
 8004a42:	061f      	lsls	r7, r3, #24
 8004a44:	f851 5b04 	ldr.w	r5, [r1], #4
 8004a48:	d402      	bmi.n	8004a50 <_printf_i+0x188>
 8004a4a:	065f      	lsls	r7, r3, #25
 8004a4c:	bf48      	it	mi
 8004a4e:	b2ad      	uxthmi	r5, r5
 8004a50:	6031      	str	r1, [r6, #0]
 8004a52:	07d9      	lsls	r1, r3, #31
 8004a54:	bf44      	itt	mi
 8004a56:	f043 0320 	orrmi.w	r3, r3, #32
 8004a5a:	6023      	strmi	r3, [r4, #0]
 8004a5c:	b11d      	cbz	r5, 8004a66 <_printf_i+0x19e>
 8004a5e:	2310      	movs	r3, #16
 8004a60:	e7ac      	b.n	80049bc <_printf_i+0xf4>
 8004a62:	4827      	ldr	r0, [pc, #156]	@ (8004b00 <_printf_i+0x238>)
 8004a64:	e7e9      	b.n	8004a3a <_printf_i+0x172>
 8004a66:	6823      	ldr	r3, [r4, #0]
 8004a68:	f023 0320 	bic.w	r3, r3, #32
 8004a6c:	6023      	str	r3, [r4, #0]
 8004a6e:	e7f6      	b.n	8004a5e <_printf_i+0x196>
 8004a70:	4616      	mov	r6, r2
 8004a72:	e7bd      	b.n	80049f0 <_printf_i+0x128>
 8004a74:	6833      	ldr	r3, [r6, #0]
 8004a76:	6825      	ldr	r5, [r4, #0]
 8004a78:	6961      	ldr	r1, [r4, #20]
 8004a7a:	1d18      	adds	r0, r3, #4
 8004a7c:	6030      	str	r0, [r6, #0]
 8004a7e:	062e      	lsls	r6, r5, #24
 8004a80:	681b      	ldr	r3, [r3, #0]
 8004a82:	d501      	bpl.n	8004a88 <_printf_i+0x1c0>
 8004a84:	6019      	str	r1, [r3, #0]
 8004a86:	e002      	b.n	8004a8e <_printf_i+0x1c6>
 8004a88:	0668      	lsls	r0, r5, #25
 8004a8a:	d5fb      	bpl.n	8004a84 <_printf_i+0x1bc>
 8004a8c:	8019      	strh	r1, [r3, #0]
 8004a8e:	2300      	movs	r3, #0
 8004a90:	6123      	str	r3, [r4, #16]
 8004a92:	4616      	mov	r6, r2
 8004a94:	e7bc      	b.n	8004a10 <_printf_i+0x148>
 8004a96:	6833      	ldr	r3, [r6, #0]
 8004a98:	1d1a      	adds	r2, r3, #4
 8004a9a:	6032      	str	r2, [r6, #0]
 8004a9c:	681e      	ldr	r6, [r3, #0]
 8004a9e:	6862      	ldr	r2, [r4, #4]
 8004aa0:	2100      	movs	r1, #0
 8004aa2:	4630      	mov	r0, r6
 8004aa4:	f7fb fbcc 	bl	8000240 <memchr>
 8004aa8:	b108      	cbz	r0, 8004aae <_printf_i+0x1e6>
 8004aaa:	1b80      	subs	r0, r0, r6
 8004aac:	6060      	str	r0, [r4, #4]
 8004aae:	6863      	ldr	r3, [r4, #4]
 8004ab0:	6123      	str	r3, [r4, #16]
 8004ab2:	2300      	movs	r3, #0
 8004ab4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004ab8:	e7aa      	b.n	8004a10 <_printf_i+0x148>
 8004aba:	6923      	ldr	r3, [r4, #16]
 8004abc:	4632      	mov	r2, r6
 8004abe:	4649      	mov	r1, r9
 8004ac0:	4640      	mov	r0, r8
 8004ac2:	47d0      	blx	sl
 8004ac4:	3001      	adds	r0, #1
 8004ac6:	d0ad      	beq.n	8004a24 <_printf_i+0x15c>
 8004ac8:	6823      	ldr	r3, [r4, #0]
 8004aca:	079b      	lsls	r3, r3, #30
 8004acc:	d413      	bmi.n	8004af6 <_printf_i+0x22e>
 8004ace:	68e0      	ldr	r0, [r4, #12]
 8004ad0:	9b03      	ldr	r3, [sp, #12]
 8004ad2:	4298      	cmp	r0, r3
 8004ad4:	bfb8      	it	lt
 8004ad6:	4618      	movlt	r0, r3
 8004ad8:	e7a6      	b.n	8004a28 <_printf_i+0x160>
 8004ada:	2301      	movs	r3, #1
 8004adc:	4632      	mov	r2, r6
 8004ade:	4649      	mov	r1, r9
 8004ae0:	4640      	mov	r0, r8
 8004ae2:	47d0      	blx	sl
 8004ae4:	3001      	adds	r0, #1
 8004ae6:	d09d      	beq.n	8004a24 <_printf_i+0x15c>
 8004ae8:	3501      	adds	r5, #1
 8004aea:	68e3      	ldr	r3, [r4, #12]
 8004aec:	9903      	ldr	r1, [sp, #12]
 8004aee:	1a5b      	subs	r3, r3, r1
 8004af0:	42ab      	cmp	r3, r5
 8004af2:	dcf2      	bgt.n	8004ada <_printf_i+0x212>
 8004af4:	e7eb      	b.n	8004ace <_printf_i+0x206>
 8004af6:	2500      	movs	r5, #0
 8004af8:	f104 0619 	add.w	r6, r4, #25
 8004afc:	e7f5      	b.n	8004aea <_printf_i+0x222>
 8004afe:	bf00      	nop
 8004b00:	08006af6 	.word	0x08006af6
 8004b04:	08006b07 	.word	0x08006b07

08004b08 <std>:
 8004b08:	2300      	movs	r3, #0
 8004b0a:	b510      	push	{r4, lr}
 8004b0c:	4604      	mov	r4, r0
 8004b0e:	e9c0 3300 	strd	r3, r3, [r0]
 8004b12:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8004b16:	6083      	str	r3, [r0, #8]
 8004b18:	8181      	strh	r1, [r0, #12]
 8004b1a:	6643      	str	r3, [r0, #100]	@ 0x64
 8004b1c:	81c2      	strh	r2, [r0, #14]
 8004b1e:	6183      	str	r3, [r0, #24]
 8004b20:	4619      	mov	r1, r3
 8004b22:	2208      	movs	r2, #8
 8004b24:	305c      	adds	r0, #92	@ 0x5c
 8004b26:	f000 f906 	bl	8004d36 <memset>
 8004b2a:	4b0d      	ldr	r3, [pc, #52]	@ (8004b60 <std+0x58>)
 8004b2c:	6263      	str	r3, [r4, #36]	@ 0x24
 8004b2e:	4b0d      	ldr	r3, [pc, #52]	@ (8004b64 <std+0x5c>)
 8004b30:	62a3      	str	r3, [r4, #40]	@ 0x28
 8004b32:	4b0d      	ldr	r3, [pc, #52]	@ (8004b68 <std+0x60>)
 8004b34:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8004b36:	4b0d      	ldr	r3, [pc, #52]	@ (8004b6c <std+0x64>)
 8004b38:	6323      	str	r3, [r4, #48]	@ 0x30
 8004b3a:	4b0d      	ldr	r3, [pc, #52]	@ (8004b70 <std+0x68>)
 8004b3c:	6224      	str	r4, [r4, #32]
 8004b3e:	429c      	cmp	r4, r3
 8004b40:	d006      	beq.n	8004b50 <std+0x48>
 8004b42:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8004b46:	4294      	cmp	r4, r2
 8004b48:	d002      	beq.n	8004b50 <std+0x48>
 8004b4a:	33d0      	adds	r3, #208	@ 0xd0
 8004b4c:	429c      	cmp	r4, r3
 8004b4e:	d105      	bne.n	8004b5c <std+0x54>
 8004b50:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8004b54:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004b58:	f000 b96a 	b.w	8004e30 <__retarget_lock_init_recursive>
 8004b5c:	bd10      	pop	{r4, pc}
 8004b5e:	bf00      	nop
 8004b60:	08004cb1 	.word	0x08004cb1
 8004b64:	08004cd3 	.word	0x08004cd3
 8004b68:	08004d0b 	.word	0x08004d0b
 8004b6c:	08004d2f 	.word	0x08004d2f
 8004b70:	2000032c 	.word	0x2000032c

08004b74 <stdio_exit_handler>:
 8004b74:	4a02      	ldr	r2, [pc, #8]	@ (8004b80 <stdio_exit_handler+0xc>)
 8004b76:	4903      	ldr	r1, [pc, #12]	@ (8004b84 <stdio_exit_handler+0x10>)
 8004b78:	4803      	ldr	r0, [pc, #12]	@ (8004b88 <stdio_exit_handler+0x14>)
 8004b7a:	f000 b869 	b.w	8004c50 <_fwalk_sglue>
 8004b7e:	bf00      	nop
 8004b80:	2000000c 	.word	0x2000000c
 8004b84:	08006685 	.word	0x08006685
 8004b88:	2000001c 	.word	0x2000001c

08004b8c <cleanup_stdio>:
 8004b8c:	6841      	ldr	r1, [r0, #4]
 8004b8e:	4b0c      	ldr	r3, [pc, #48]	@ (8004bc0 <cleanup_stdio+0x34>)
 8004b90:	4299      	cmp	r1, r3
 8004b92:	b510      	push	{r4, lr}
 8004b94:	4604      	mov	r4, r0
 8004b96:	d001      	beq.n	8004b9c <cleanup_stdio+0x10>
 8004b98:	f001 fd74 	bl	8006684 <_fflush_r>
 8004b9c:	68a1      	ldr	r1, [r4, #8]
 8004b9e:	4b09      	ldr	r3, [pc, #36]	@ (8004bc4 <cleanup_stdio+0x38>)
 8004ba0:	4299      	cmp	r1, r3
 8004ba2:	d002      	beq.n	8004baa <cleanup_stdio+0x1e>
 8004ba4:	4620      	mov	r0, r4
 8004ba6:	f001 fd6d 	bl	8006684 <_fflush_r>
 8004baa:	68e1      	ldr	r1, [r4, #12]
 8004bac:	4b06      	ldr	r3, [pc, #24]	@ (8004bc8 <cleanup_stdio+0x3c>)
 8004bae:	4299      	cmp	r1, r3
 8004bb0:	d004      	beq.n	8004bbc <cleanup_stdio+0x30>
 8004bb2:	4620      	mov	r0, r4
 8004bb4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004bb8:	f001 bd64 	b.w	8006684 <_fflush_r>
 8004bbc:	bd10      	pop	{r4, pc}
 8004bbe:	bf00      	nop
 8004bc0:	2000032c 	.word	0x2000032c
 8004bc4:	20000394 	.word	0x20000394
 8004bc8:	200003fc 	.word	0x200003fc

08004bcc <global_stdio_init.part.0>:
 8004bcc:	b510      	push	{r4, lr}
 8004bce:	4b0b      	ldr	r3, [pc, #44]	@ (8004bfc <global_stdio_init.part.0+0x30>)
 8004bd0:	4c0b      	ldr	r4, [pc, #44]	@ (8004c00 <global_stdio_init.part.0+0x34>)
 8004bd2:	4a0c      	ldr	r2, [pc, #48]	@ (8004c04 <global_stdio_init.part.0+0x38>)
 8004bd4:	601a      	str	r2, [r3, #0]
 8004bd6:	4620      	mov	r0, r4
 8004bd8:	2200      	movs	r2, #0
 8004bda:	2104      	movs	r1, #4
 8004bdc:	f7ff ff94 	bl	8004b08 <std>
 8004be0:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8004be4:	2201      	movs	r2, #1
 8004be6:	2109      	movs	r1, #9
 8004be8:	f7ff ff8e 	bl	8004b08 <std>
 8004bec:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8004bf0:	2202      	movs	r2, #2
 8004bf2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004bf6:	2112      	movs	r1, #18
 8004bf8:	f7ff bf86 	b.w	8004b08 <std>
 8004bfc:	20000464 	.word	0x20000464
 8004c00:	2000032c 	.word	0x2000032c
 8004c04:	08004b75 	.word	0x08004b75

08004c08 <__sfp_lock_acquire>:
 8004c08:	4801      	ldr	r0, [pc, #4]	@ (8004c10 <__sfp_lock_acquire+0x8>)
 8004c0a:	f000 b912 	b.w	8004e32 <__retarget_lock_acquire_recursive>
 8004c0e:	bf00      	nop
 8004c10:	2000046d 	.word	0x2000046d

08004c14 <__sfp_lock_release>:
 8004c14:	4801      	ldr	r0, [pc, #4]	@ (8004c1c <__sfp_lock_release+0x8>)
 8004c16:	f000 b90d 	b.w	8004e34 <__retarget_lock_release_recursive>
 8004c1a:	bf00      	nop
 8004c1c:	2000046d 	.word	0x2000046d

08004c20 <__sinit>:
 8004c20:	b510      	push	{r4, lr}
 8004c22:	4604      	mov	r4, r0
 8004c24:	f7ff fff0 	bl	8004c08 <__sfp_lock_acquire>
 8004c28:	6a23      	ldr	r3, [r4, #32]
 8004c2a:	b11b      	cbz	r3, 8004c34 <__sinit+0x14>
 8004c2c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004c30:	f7ff bff0 	b.w	8004c14 <__sfp_lock_release>
 8004c34:	4b04      	ldr	r3, [pc, #16]	@ (8004c48 <__sinit+0x28>)
 8004c36:	6223      	str	r3, [r4, #32]
 8004c38:	4b04      	ldr	r3, [pc, #16]	@ (8004c4c <__sinit+0x2c>)
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	2b00      	cmp	r3, #0
 8004c3e:	d1f5      	bne.n	8004c2c <__sinit+0xc>
 8004c40:	f7ff ffc4 	bl	8004bcc <global_stdio_init.part.0>
 8004c44:	e7f2      	b.n	8004c2c <__sinit+0xc>
 8004c46:	bf00      	nop
 8004c48:	08004b8d 	.word	0x08004b8d
 8004c4c:	20000464 	.word	0x20000464

08004c50 <_fwalk_sglue>:
 8004c50:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004c54:	4607      	mov	r7, r0
 8004c56:	4688      	mov	r8, r1
 8004c58:	4614      	mov	r4, r2
 8004c5a:	2600      	movs	r6, #0
 8004c5c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8004c60:	f1b9 0901 	subs.w	r9, r9, #1
 8004c64:	d505      	bpl.n	8004c72 <_fwalk_sglue+0x22>
 8004c66:	6824      	ldr	r4, [r4, #0]
 8004c68:	2c00      	cmp	r4, #0
 8004c6a:	d1f7      	bne.n	8004c5c <_fwalk_sglue+0xc>
 8004c6c:	4630      	mov	r0, r6
 8004c6e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004c72:	89ab      	ldrh	r3, [r5, #12]
 8004c74:	2b01      	cmp	r3, #1
 8004c76:	d907      	bls.n	8004c88 <_fwalk_sglue+0x38>
 8004c78:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8004c7c:	3301      	adds	r3, #1
 8004c7e:	d003      	beq.n	8004c88 <_fwalk_sglue+0x38>
 8004c80:	4629      	mov	r1, r5
 8004c82:	4638      	mov	r0, r7
 8004c84:	47c0      	blx	r8
 8004c86:	4306      	orrs	r6, r0
 8004c88:	3568      	adds	r5, #104	@ 0x68
 8004c8a:	e7e9      	b.n	8004c60 <_fwalk_sglue+0x10>

08004c8c <iprintf>:
 8004c8c:	b40f      	push	{r0, r1, r2, r3}
 8004c8e:	b507      	push	{r0, r1, r2, lr}
 8004c90:	4906      	ldr	r1, [pc, #24]	@ (8004cac <iprintf+0x20>)
 8004c92:	ab04      	add	r3, sp, #16
 8004c94:	6808      	ldr	r0, [r1, #0]
 8004c96:	f853 2b04 	ldr.w	r2, [r3], #4
 8004c9a:	6881      	ldr	r1, [r0, #8]
 8004c9c:	9301      	str	r3, [sp, #4]
 8004c9e:	f001 fb55 	bl	800634c <_vfiprintf_r>
 8004ca2:	b003      	add	sp, #12
 8004ca4:	f85d eb04 	ldr.w	lr, [sp], #4
 8004ca8:	b004      	add	sp, #16
 8004caa:	4770      	bx	lr
 8004cac:	20000018 	.word	0x20000018

08004cb0 <__sread>:
 8004cb0:	b510      	push	{r4, lr}
 8004cb2:	460c      	mov	r4, r1
 8004cb4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004cb8:	f000 f86c 	bl	8004d94 <_read_r>
 8004cbc:	2800      	cmp	r0, #0
 8004cbe:	bfab      	itete	ge
 8004cc0:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8004cc2:	89a3      	ldrhlt	r3, [r4, #12]
 8004cc4:	181b      	addge	r3, r3, r0
 8004cc6:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8004cca:	bfac      	ite	ge
 8004ccc:	6563      	strge	r3, [r4, #84]	@ 0x54
 8004cce:	81a3      	strhlt	r3, [r4, #12]
 8004cd0:	bd10      	pop	{r4, pc}

08004cd2 <__swrite>:
 8004cd2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004cd6:	461f      	mov	r7, r3
 8004cd8:	898b      	ldrh	r3, [r1, #12]
 8004cda:	05db      	lsls	r3, r3, #23
 8004cdc:	4605      	mov	r5, r0
 8004cde:	460c      	mov	r4, r1
 8004ce0:	4616      	mov	r6, r2
 8004ce2:	d505      	bpl.n	8004cf0 <__swrite+0x1e>
 8004ce4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004ce8:	2302      	movs	r3, #2
 8004cea:	2200      	movs	r2, #0
 8004cec:	f000 f840 	bl	8004d70 <_lseek_r>
 8004cf0:	89a3      	ldrh	r3, [r4, #12]
 8004cf2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004cf6:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004cfa:	81a3      	strh	r3, [r4, #12]
 8004cfc:	4632      	mov	r2, r6
 8004cfe:	463b      	mov	r3, r7
 8004d00:	4628      	mov	r0, r5
 8004d02:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004d06:	f000 b857 	b.w	8004db8 <_write_r>

08004d0a <__sseek>:
 8004d0a:	b510      	push	{r4, lr}
 8004d0c:	460c      	mov	r4, r1
 8004d0e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004d12:	f000 f82d 	bl	8004d70 <_lseek_r>
 8004d16:	1c43      	adds	r3, r0, #1
 8004d18:	89a3      	ldrh	r3, [r4, #12]
 8004d1a:	bf15      	itete	ne
 8004d1c:	6560      	strne	r0, [r4, #84]	@ 0x54
 8004d1e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8004d22:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8004d26:	81a3      	strheq	r3, [r4, #12]
 8004d28:	bf18      	it	ne
 8004d2a:	81a3      	strhne	r3, [r4, #12]
 8004d2c:	bd10      	pop	{r4, pc}

08004d2e <__sclose>:
 8004d2e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004d32:	f000 b80d 	b.w	8004d50 <_close_r>

08004d36 <memset>:
 8004d36:	4402      	add	r2, r0
 8004d38:	4603      	mov	r3, r0
 8004d3a:	4293      	cmp	r3, r2
 8004d3c:	d100      	bne.n	8004d40 <memset+0xa>
 8004d3e:	4770      	bx	lr
 8004d40:	f803 1b01 	strb.w	r1, [r3], #1
 8004d44:	e7f9      	b.n	8004d3a <memset+0x4>
	...

08004d48 <_localeconv_r>:
 8004d48:	4800      	ldr	r0, [pc, #0]	@ (8004d4c <_localeconv_r+0x4>)
 8004d4a:	4770      	bx	lr
 8004d4c:	20000158 	.word	0x20000158

08004d50 <_close_r>:
 8004d50:	b538      	push	{r3, r4, r5, lr}
 8004d52:	4d06      	ldr	r5, [pc, #24]	@ (8004d6c <_close_r+0x1c>)
 8004d54:	2300      	movs	r3, #0
 8004d56:	4604      	mov	r4, r0
 8004d58:	4608      	mov	r0, r1
 8004d5a:	602b      	str	r3, [r5, #0]
 8004d5c:	f7fb ffa0 	bl	8000ca0 <_close>
 8004d60:	1c43      	adds	r3, r0, #1
 8004d62:	d102      	bne.n	8004d6a <_close_r+0x1a>
 8004d64:	682b      	ldr	r3, [r5, #0]
 8004d66:	b103      	cbz	r3, 8004d6a <_close_r+0x1a>
 8004d68:	6023      	str	r3, [r4, #0]
 8004d6a:	bd38      	pop	{r3, r4, r5, pc}
 8004d6c:	20000468 	.word	0x20000468

08004d70 <_lseek_r>:
 8004d70:	b538      	push	{r3, r4, r5, lr}
 8004d72:	4d07      	ldr	r5, [pc, #28]	@ (8004d90 <_lseek_r+0x20>)
 8004d74:	4604      	mov	r4, r0
 8004d76:	4608      	mov	r0, r1
 8004d78:	4611      	mov	r1, r2
 8004d7a:	2200      	movs	r2, #0
 8004d7c:	602a      	str	r2, [r5, #0]
 8004d7e:	461a      	mov	r2, r3
 8004d80:	f7fb ffb5 	bl	8000cee <_lseek>
 8004d84:	1c43      	adds	r3, r0, #1
 8004d86:	d102      	bne.n	8004d8e <_lseek_r+0x1e>
 8004d88:	682b      	ldr	r3, [r5, #0]
 8004d8a:	b103      	cbz	r3, 8004d8e <_lseek_r+0x1e>
 8004d8c:	6023      	str	r3, [r4, #0]
 8004d8e:	bd38      	pop	{r3, r4, r5, pc}
 8004d90:	20000468 	.word	0x20000468

08004d94 <_read_r>:
 8004d94:	b538      	push	{r3, r4, r5, lr}
 8004d96:	4d07      	ldr	r5, [pc, #28]	@ (8004db4 <_read_r+0x20>)
 8004d98:	4604      	mov	r4, r0
 8004d9a:	4608      	mov	r0, r1
 8004d9c:	4611      	mov	r1, r2
 8004d9e:	2200      	movs	r2, #0
 8004da0:	602a      	str	r2, [r5, #0]
 8004da2:	461a      	mov	r2, r3
 8004da4:	f7fb ff43 	bl	8000c2e <_read>
 8004da8:	1c43      	adds	r3, r0, #1
 8004daa:	d102      	bne.n	8004db2 <_read_r+0x1e>
 8004dac:	682b      	ldr	r3, [r5, #0]
 8004dae:	b103      	cbz	r3, 8004db2 <_read_r+0x1e>
 8004db0:	6023      	str	r3, [r4, #0]
 8004db2:	bd38      	pop	{r3, r4, r5, pc}
 8004db4:	20000468 	.word	0x20000468

08004db8 <_write_r>:
 8004db8:	b538      	push	{r3, r4, r5, lr}
 8004dba:	4d07      	ldr	r5, [pc, #28]	@ (8004dd8 <_write_r+0x20>)
 8004dbc:	4604      	mov	r4, r0
 8004dbe:	4608      	mov	r0, r1
 8004dc0:	4611      	mov	r1, r2
 8004dc2:	2200      	movs	r2, #0
 8004dc4:	602a      	str	r2, [r5, #0]
 8004dc6:	461a      	mov	r2, r3
 8004dc8:	f7fb ff4e 	bl	8000c68 <_write>
 8004dcc:	1c43      	adds	r3, r0, #1
 8004dce:	d102      	bne.n	8004dd6 <_write_r+0x1e>
 8004dd0:	682b      	ldr	r3, [r5, #0]
 8004dd2:	b103      	cbz	r3, 8004dd6 <_write_r+0x1e>
 8004dd4:	6023      	str	r3, [r4, #0]
 8004dd6:	bd38      	pop	{r3, r4, r5, pc}
 8004dd8:	20000468 	.word	0x20000468

08004ddc <__errno>:
 8004ddc:	4b01      	ldr	r3, [pc, #4]	@ (8004de4 <__errno+0x8>)
 8004dde:	6818      	ldr	r0, [r3, #0]
 8004de0:	4770      	bx	lr
 8004de2:	bf00      	nop
 8004de4:	20000018 	.word	0x20000018

08004de8 <__libc_init_array>:
 8004de8:	b570      	push	{r4, r5, r6, lr}
 8004dea:	4d0d      	ldr	r5, [pc, #52]	@ (8004e20 <__libc_init_array+0x38>)
 8004dec:	4c0d      	ldr	r4, [pc, #52]	@ (8004e24 <__libc_init_array+0x3c>)
 8004dee:	1b64      	subs	r4, r4, r5
 8004df0:	10a4      	asrs	r4, r4, #2
 8004df2:	2600      	movs	r6, #0
 8004df4:	42a6      	cmp	r6, r4
 8004df6:	d109      	bne.n	8004e0c <__libc_init_array+0x24>
 8004df8:	4d0b      	ldr	r5, [pc, #44]	@ (8004e28 <__libc_init_array+0x40>)
 8004dfa:	4c0c      	ldr	r4, [pc, #48]	@ (8004e2c <__libc_init_array+0x44>)
 8004dfc:	f001 fe50 	bl	8006aa0 <_init>
 8004e00:	1b64      	subs	r4, r4, r5
 8004e02:	10a4      	asrs	r4, r4, #2
 8004e04:	2600      	movs	r6, #0
 8004e06:	42a6      	cmp	r6, r4
 8004e08:	d105      	bne.n	8004e16 <__libc_init_array+0x2e>
 8004e0a:	bd70      	pop	{r4, r5, r6, pc}
 8004e0c:	f855 3b04 	ldr.w	r3, [r5], #4
 8004e10:	4798      	blx	r3
 8004e12:	3601      	adds	r6, #1
 8004e14:	e7ee      	b.n	8004df4 <__libc_init_array+0xc>
 8004e16:	f855 3b04 	ldr.w	r3, [r5], #4
 8004e1a:	4798      	blx	r3
 8004e1c:	3601      	adds	r6, #1
 8004e1e:	e7f2      	b.n	8004e06 <__libc_init_array+0x1e>
 8004e20:	08006e60 	.word	0x08006e60
 8004e24:	08006e60 	.word	0x08006e60
 8004e28:	08006e60 	.word	0x08006e60
 8004e2c:	08006e64 	.word	0x08006e64

08004e30 <__retarget_lock_init_recursive>:
 8004e30:	4770      	bx	lr

08004e32 <__retarget_lock_acquire_recursive>:
 8004e32:	4770      	bx	lr

08004e34 <__retarget_lock_release_recursive>:
 8004e34:	4770      	bx	lr

08004e36 <quorem>:
 8004e36:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004e3a:	6903      	ldr	r3, [r0, #16]
 8004e3c:	690c      	ldr	r4, [r1, #16]
 8004e3e:	42a3      	cmp	r3, r4
 8004e40:	4607      	mov	r7, r0
 8004e42:	db7e      	blt.n	8004f42 <quorem+0x10c>
 8004e44:	3c01      	subs	r4, #1
 8004e46:	f101 0814 	add.w	r8, r1, #20
 8004e4a:	00a3      	lsls	r3, r4, #2
 8004e4c:	f100 0514 	add.w	r5, r0, #20
 8004e50:	9300      	str	r3, [sp, #0]
 8004e52:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8004e56:	9301      	str	r3, [sp, #4]
 8004e58:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8004e5c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8004e60:	3301      	adds	r3, #1
 8004e62:	429a      	cmp	r2, r3
 8004e64:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8004e68:	fbb2 f6f3 	udiv	r6, r2, r3
 8004e6c:	d32e      	bcc.n	8004ecc <quorem+0x96>
 8004e6e:	f04f 0a00 	mov.w	sl, #0
 8004e72:	46c4      	mov	ip, r8
 8004e74:	46ae      	mov	lr, r5
 8004e76:	46d3      	mov	fp, sl
 8004e78:	f85c 3b04 	ldr.w	r3, [ip], #4
 8004e7c:	b298      	uxth	r0, r3
 8004e7e:	fb06 a000 	mla	r0, r6, r0, sl
 8004e82:	0c02      	lsrs	r2, r0, #16
 8004e84:	0c1b      	lsrs	r3, r3, #16
 8004e86:	fb06 2303 	mla	r3, r6, r3, r2
 8004e8a:	f8de 2000 	ldr.w	r2, [lr]
 8004e8e:	b280      	uxth	r0, r0
 8004e90:	b292      	uxth	r2, r2
 8004e92:	1a12      	subs	r2, r2, r0
 8004e94:	445a      	add	r2, fp
 8004e96:	f8de 0000 	ldr.w	r0, [lr]
 8004e9a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8004e9e:	b29b      	uxth	r3, r3
 8004ea0:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8004ea4:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8004ea8:	b292      	uxth	r2, r2
 8004eaa:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8004eae:	45e1      	cmp	r9, ip
 8004eb0:	f84e 2b04 	str.w	r2, [lr], #4
 8004eb4:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8004eb8:	d2de      	bcs.n	8004e78 <quorem+0x42>
 8004eba:	9b00      	ldr	r3, [sp, #0]
 8004ebc:	58eb      	ldr	r3, [r5, r3]
 8004ebe:	b92b      	cbnz	r3, 8004ecc <quorem+0x96>
 8004ec0:	9b01      	ldr	r3, [sp, #4]
 8004ec2:	3b04      	subs	r3, #4
 8004ec4:	429d      	cmp	r5, r3
 8004ec6:	461a      	mov	r2, r3
 8004ec8:	d32f      	bcc.n	8004f2a <quorem+0xf4>
 8004eca:	613c      	str	r4, [r7, #16]
 8004ecc:	4638      	mov	r0, r7
 8004ece:	f001 f90b 	bl	80060e8 <__mcmp>
 8004ed2:	2800      	cmp	r0, #0
 8004ed4:	db25      	blt.n	8004f22 <quorem+0xec>
 8004ed6:	4629      	mov	r1, r5
 8004ed8:	2000      	movs	r0, #0
 8004eda:	f858 2b04 	ldr.w	r2, [r8], #4
 8004ede:	f8d1 c000 	ldr.w	ip, [r1]
 8004ee2:	fa1f fe82 	uxth.w	lr, r2
 8004ee6:	fa1f f38c 	uxth.w	r3, ip
 8004eea:	eba3 030e 	sub.w	r3, r3, lr
 8004eee:	4403      	add	r3, r0
 8004ef0:	0c12      	lsrs	r2, r2, #16
 8004ef2:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8004ef6:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8004efa:	b29b      	uxth	r3, r3
 8004efc:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8004f00:	45c1      	cmp	r9, r8
 8004f02:	f841 3b04 	str.w	r3, [r1], #4
 8004f06:	ea4f 4022 	mov.w	r0, r2, asr #16
 8004f0a:	d2e6      	bcs.n	8004eda <quorem+0xa4>
 8004f0c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8004f10:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8004f14:	b922      	cbnz	r2, 8004f20 <quorem+0xea>
 8004f16:	3b04      	subs	r3, #4
 8004f18:	429d      	cmp	r5, r3
 8004f1a:	461a      	mov	r2, r3
 8004f1c:	d30b      	bcc.n	8004f36 <quorem+0x100>
 8004f1e:	613c      	str	r4, [r7, #16]
 8004f20:	3601      	adds	r6, #1
 8004f22:	4630      	mov	r0, r6
 8004f24:	b003      	add	sp, #12
 8004f26:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004f2a:	6812      	ldr	r2, [r2, #0]
 8004f2c:	3b04      	subs	r3, #4
 8004f2e:	2a00      	cmp	r2, #0
 8004f30:	d1cb      	bne.n	8004eca <quorem+0x94>
 8004f32:	3c01      	subs	r4, #1
 8004f34:	e7c6      	b.n	8004ec4 <quorem+0x8e>
 8004f36:	6812      	ldr	r2, [r2, #0]
 8004f38:	3b04      	subs	r3, #4
 8004f3a:	2a00      	cmp	r2, #0
 8004f3c:	d1ef      	bne.n	8004f1e <quorem+0xe8>
 8004f3e:	3c01      	subs	r4, #1
 8004f40:	e7ea      	b.n	8004f18 <quorem+0xe2>
 8004f42:	2000      	movs	r0, #0
 8004f44:	e7ee      	b.n	8004f24 <quorem+0xee>
	...

08004f48 <_dtoa_r>:
 8004f48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004f4c:	ed2d 8b02 	vpush	{d8}
 8004f50:	69c7      	ldr	r7, [r0, #28]
 8004f52:	b091      	sub	sp, #68	@ 0x44
 8004f54:	ed8d 0b02 	vstr	d0, [sp, #8]
 8004f58:	ec55 4b10 	vmov	r4, r5, d0
 8004f5c:	9e1c      	ldr	r6, [sp, #112]	@ 0x70
 8004f5e:	9107      	str	r1, [sp, #28]
 8004f60:	4681      	mov	r9, r0
 8004f62:	9209      	str	r2, [sp, #36]	@ 0x24
 8004f64:	930d      	str	r3, [sp, #52]	@ 0x34
 8004f66:	b97f      	cbnz	r7, 8004f88 <_dtoa_r+0x40>
 8004f68:	2010      	movs	r0, #16
 8004f6a:	f000 fd8d 	bl	8005a88 <malloc>
 8004f6e:	4602      	mov	r2, r0
 8004f70:	f8c9 001c 	str.w	r0, [r9, #28]
 8004f74:	b920      	cbnz	r0, 8004f80 <_dtoa_r+0x38>
 8004f76:	4ba0      	ldr	r3, [pc, #640]	@ (80051f8 <_dtoa_r+0x2b0>)
 8004f78:	21ef      	movs	r1, #239	@ 0xef
 8004f7a:	48a0      	ldr	r0, [pc, #640]	@ (80051fc <_dtoa_r+0x2b4>)
 8004f7c:	f001 fc5c 	bl	8006838 <__assert_func>
 8004f80:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8004f84:	6007      	str	r7, [r0, #0]
 8004f86:	60c7      	str	r7, [r0, #12]
 8004f88:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8004f8c:	6819      	ldr	r1, [r3, #0]
 8004f8e:	b159      	cbz	r1, 8004fa8 <_dtoa_r+0x60>
 8004f90:	685a      	ldr	r2, [r3, #4]
 8004f92:	604a      	str	r2, [r1, #4]
 8004f94:	2301      	movs	r3, #1
 8004f96:	4093      	lsls	r3, r2
 8004f98:	608b      	str	r3, [r1, #8]
 8004f9a:	4648      	mov	r0, r9
 8004f9c:	f000 fe6a 	bl	8005c74 <_Bfree>
 8004fa0:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8004fa4:	2200      	movs	r2, #0
 8004fa6:	601a      	str	r2, [r3, #0]
 8004fa8:	1e2b      	subs	r3, r5, #0
 8004faa:	bfbb      	ittet	lt
 8004fac:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8004fb0:	9303      	strlt	r3, [sp, #12]
 8004fb2:	2300      	movge	r3, #0
 8004fb4:	2201      	movlt	r2, #1
 8004fb6:	bfac      	ite	ge
 8004fb8:	6033      	strge	r3, [r6, #0]
 8004fba:	6032      	strlt	r2, [r6, #0]
 8004fbc:	4b90      	ldr	r3, [pc, #576]	@ (8005200 <_dtoa_r+0x2b8>)
 8004fbe:	9e03      	ldr	r6, [sp, #12]
 8004fc0:	43b3      	bics	r3, r6
 8004fc2:	d110      	bne.n	8004fe6 <_dtoa_r+0x9e>
 8004fc4:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8004fc6:	f242 730f 	movw	r3, #9999	@ 0x270f
 8004fca:	6013      	str	r3, [r2, #0]
 8004fcc:	f3c6 0313 	ubfx	r3, r6, #0, #20
 8004fd0:	4323      	orrs	r3, r4
 8004fd2:	f000 84de 	beq.w	8005992 <_dtoa_r+0xa4a>
 8004fd6:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8004fd8:	4f8a      	ldr	r7, [pc, #552]	@ (8005204 <_dtoa_r+0x2bc>)
 8004fda:	2b00      	cmp	r3, #0
 8004fdc:	f000 84e0 	beq.w	80059a0 <_dtoa_r+0xa58>
 8004fe0:	1cfb      	adds	r3, r7, #3
 8004fe2:	f000 bcdb 	b.w	800599c <_dtoa_r+0xa54>
 8004fe6:	ed9d 8b02 	vldr	d8, [sp, #8]
 8004fea:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8004fee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004ff2:	d10a      	bne.n	800500a <_dtoa_r+0xc2>
 8004ff4:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8004ff6:	2301      	movs	r3, #1
 8004ff8:	6013      	str	r3, [r2, #0]
 8004ffa:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8004ffc:	b113      	cbz	r3, 8005004 <_dtoa_r+0xbc>
 8004ffe:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 8005000:	4b81      	ldr	r3, [pc, #516]	@ (8005208 <_dtoa_r+0x2c0>)
 8005002:	6013      	str	r3, [r2, #0]
 8005004:	4f81      	ldr	r7, [pc, #516]	@ (800520c <_dtoa_r+0x2c4>)
 8005006:	f000 bccb 	b.w	80059a0 <_dtoa_r+0xa58>
 800500a:	aa0e      	add	r2, sp, #56	@ 0x38
 800500c:	a90f      	add	r1, sp, #60	@ 0x3c
 800500e:	4648      	mov	r0, r9
 8005010:	eeb0 0b48 	vmov.f64	d0, d8
 8005014:	f001 f918 	bl	8006248 <__d2b>
 8005018:	f3c6 530a 	ubfx	r3, r6, #20, #11
 800501c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800501e:	9001      	str	r0, [sp, #4]
 8005020:	2b00      	cmp	r3, #0
 8005022:	d045      	beq.n	80050b0 <_dtoa_r+0x168>
 8005024:	eeb0 7b48 	vmov.f64	d7, d8
 8005028:	ee18 1a90 	vmov	r1, s17
 800502c:	f3c1 0113 	ubfx	r1, r1, #0, #20
 8005030:	f041 517f 	orr.w	r1, r1, #1069547520	@ 0x3fc00000
 8005034:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 8005038:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
 800503c:	2500      	movs	r5, #0
 800503e:	ee07 1a90 	vmov	s15, r1
 8005042:	eeb7 6b08 	vmov.f64	d6, #120	@ 0x3fc00000  1.5
 8005046:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 80051e0 <_dtoa_r+0x298>
 800504a:	ee37 7b46 	vsub.f64	d7, d7, d6
 800504e:	ed9f 6b66 	vldr	d6, [pc, #408]	@ 80051e8 <_dtoa_r+0x2a0>
 8005052:	eea7 6b05 	vfma.f64	d6, d7, d5
 8005056:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 80051f0 <_dtoa_r+0x2a8>
 800505a:	ee07 3a90 	vmov	s15, r3
 800505e:	eeb8 4be7 	vcvt.f64.s32	d4, s15
 8005062:	eeb0 7b46 	vmov.f64	d7, d6
 8005066:	eea4 7b05 	vfma.f64	d7, d4, d5
 800506a:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 800506e:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8005072:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005076:	ee16 8a90 	vmov	r8, s13
 800507a:	d508      	bpl.n	800508e <_dtoa_r+0x146>
 800507c:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 8005080:	eeb4 6b47 	vcmp.f64	d6, d7
 8005084:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005088:	bf18      	it	ne
 800508a:	f108 38ff 	addne.w	r8, r8, #4294967295
 800508e:	f1b8 0f16 	cmp.w	r8, #22
 8005092:	d82b      	bhi.n	80050ec <_dtoa_r+0x1a4>
 8005094:	495e      	ldr	r1, [pc, #376]	@ (8005210 <_dtoa_r+0x2c8>)
 8005096:	eb01 01c8 	add.w	r1, r1, r8, lsl #3
 800509a:	ed91 7b00 	vldr	d7, [r1]
 800509e:	eeb4 8bc7 	vcmpe.f64	d8, d7
 80050a2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80050a6:	d501      	bpl.n	80050ac <_dtoa_r+0x164>
 80050a8:	f108 38ff 	add.w	r8, r8, #4294967295
 80050ac:	2100      	movs	r1, #0
 80050ae:	e01e      	b.n	80050ee <_dtoa_r+0x1a6>
 80050b0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80050b2:	4413      	add	r3, r2
 80050b4:	f203 4132 	addw	r1, r3, #1074	@ 0x432
 80050b8:	2920      	cmp	r1, #32
 80050ba:	bfc1      	itttt	gt
 80050bc:	f1c1 0140 	rsbgt	r1, r1, #64	@ 0x40
 80050c0:	408e      	lslgt	r6, r1
 80050c2:	f203 4112 	addwgt	r1, r3, #1042	@ 0x412
 80050c6:	fa24 f101 	lsrgt.w	r1, r4, r1
 80050ca:	bfd6      	itet	le
 80050cc:	f1c1 0120 	rsble	r1, r1, #32
 80050d0:	4331      	orrgt	r1, r6
 80050d2:	fa04 f101 	lslle.w	r1, r4, r1
 80050d6:	ee07 1a90 	vmov	s15, r1
 80050da:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 80050de:	3b01      	subs	r3, #1
 80050e0:	ee17 1a90 	vmov	r1, s15
 80050e4:	2501      	movs	r5, #1
 80050e6:	f1a1 71f8 	sub.w	r1, r1, #32505856	@ 0x1f00000
 80050ea:	e7a8      	b.n	800503e <_dtoa_r+0xf6>
 80050ec:	2101      	movs	r1, #1
 80050ee:	1ad2      	subs	r2, r2, r3
 80050f0:	1e53      	subs	r3, r2, #1
 80050f2:	9306      	str	r3, [sp, #24]
 80050f4:	bf45      	ittet	mi
 80050f6:	f1c2 0301 	rsbmi	r3, r2, #1
 80050fa:	9305      	strmi	r3, [sp, #20]
 80050fc:	2300      	movpl	r3, #0
 80050fe:	2300      	movmi	r3, #0
 8005100:	bf4c      	ite	mi
 8005102:	9306      	strmi	r3, [sp, #24]
 8005104:	9305      	strpl	r3, [sp, #20]
 8005106:	f1b8 0f00 	cmp.w	r8, #0
 800510a:	910c      	str	r1, [sp, #48]	@ 0x30
 800510c:	db18      	blt.n	8005140 <_dtoa_r+0x1f8>
 800510e:	9b06      	ldr	r3, [sp, #24]
 8005110:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 8005114:	4443      	add	r3, r8
 8005116:	9306      	str	r3, [sp, #24]
 8005118:	2300      	movs	r3, #0
 800511a:	9a07      	ldr	r2, [sp, #28]
 800511c:	2a09      	cmp	r2, #9
 800511e:	d849      	bhi.n	80051b4 <_dtoa_r+0x26c>
 8005120:	2a05      	cmp	r2, #5
 8005122:	bfc4      	itt	gt
 8005124:	3a04      	subgt	r2, #4
 8005126:	9207      	strgt	r2, [sp, #28]
 8005128:	9a07      	ldr	r2, [sp, #28]
 800512a:	f1a2 0202 	sub.w	r2, r2, #2
 800512e:	bfcc      	ite	gt
 8005130:	2400      	movgt	r4, #0
 8005132:	2401      	movle	r4, #1
 8005134:	2a03      	cmp	r2, #3
 8005136:	d848      	bhi.n	80051ca <_dtoa_r+0x282>
 8005138:	e8df f002 	tbb	[pc, r2]
 800513c:	3a2c2e0b 	.word	0x3a2c2e0b
 8005140:	9b05      	ldr	r3, [sp, #20]
 8005142:	2200      	movs	r2, #0
 8005144:	eba3 0308 	sub.w	r3, r3, r8
 8005148:	9305      	str	r3, [sp, #20]
 800514a:	920a      	str	r2, [sp, #40]	@ 0x28
 800514c:	f1c8 0300 	rsb	r3, r8, #0
 8005150:	e7e3      	b.n	800511a <_dtoa_r+0x1d2>
 8005152:	2200      	movs	r2, #0
 8005154:	9208      	str	r2, [sp, #32]
 8005156:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005158:	2a00      	cmp	r2, #0
 800515a:	dc39      	bgt.n	80051d0 <_dtoa_r+0x288>
 800515c:	f04f 0b01 	mov.w	fp, #1
 8005160:	46da      	mov	sl, fp
 8005162:	465a      	mov	r2, fp
 8005164:	f8cd b024 	str.w	fp, [sp, #36]	@ 0x24
 8005168:	f8d9 701c 	ldr.w	r7, [r9, #28]
 800516c:	2100      	movs	r1, #0
 800516e:	2004      	movs	r0, #4
 8005170:	f100 0614 	add.w	r6, r0, #20
 8005174:	4296      	cmp	r6, r2
 8005176:	d930      	bls.n	80051da <_dtoa_r+0x292>
 8005178:	6079      	str	r1, [r7, #4]
 800517a:	4648      	mov	r0, r9
 800517c:	9304      	str	r3, [sp, #16]
 800517e:	f000 fd39 	bl	8005bf4 <_Balloc>
 8005182:	9b04      	ldr	r3, [sp, #16]
 8005184:	4607      	mov	r7, r0
 8005186:	2800      	cmp	r0, #0
 8005188:	d146      	bne.n	8005218 <_dtoa_r+0x2d0>
 800518a:	4b22      	ldr	r3, [pc, #136]	@ (8005214 <_dtoa_r+0x2cc>)
 800518c:	4602      	mov	r2, r0
 800518e:	f240 11af 	movw	r1, #431	@ 0x1af
 8005192:	e6f2      	b.n	8004f7a <_dtoa_r+0x32>
 8005194:	2201      	movs	r2, #1
 8005196:	e7dd      	b.n	8005154 <_dtoa_r+0x20c>
 8005198:	2200      	movs	r2, #0
 800519a:	9208      	str	r2, [sp, #32]
 800519c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800519e:	eb08 0b02 	add.w	fp, r8, r2
 80051a2:	f10b 0a01 	add.w	sl, fp, #1
 80051a6:	4652      	mov	r2, sl
 80051a8:	2a01      	cmp	r2, #1
 80051aa:	bfb8      	it	lt
 80051ac:	2201      	movlt	r2, #1
 80051ae:	e7db      	b.n	8005168 <_dtoa_r+0x220>
 80051b0:	2201      	movs	r2, #1
 80051b2:	e7f2      	b.n	800519a <_dtoa_r+0x252>
 80051b4:	2401      	movs	r4, #1
 80051b6:	2200      	movs	r2, #0
 80051b8:	e9cd 2407 	strd	r2, r4, [sp, #28]
 80051bc:	f04f 3bff 	mov.w	fp, #4294967295
 80051c0:	2100      	movs	r1, #0
 80051c2:	46da      	mov	sl, fp
 80051c4:	2212      	movs	r2, #18
 80051c6:	9109      	str	r1, [sp, #36]	@ 0x24
 80051c8:	e7ce      	b.n	8005168 <_dtoa_r+0x220>
 80051ca:	2201      	movs	r2, #1
 80051cc:	9208      	str	r2, [sp, #32]
 80051ce:	e7f5      	b.n	80051bc <_dtoa_r+0x274>
 80051d0:	f8dd b024 	ldr.w	fp, [sp, #36]	@ 0x24
 80051d4:	46da      	mov	sl, fp
 80051d6:	465a      	mov	r2, fp
 80051d8:	e7c6      	b.n	8005168 <_dtoa_r+0x220>
 80051da:	3101      	adds	r1, #1
 80051dc:	0040      	lsls	r0, r0, #1
 80051de:	e7c7      	b.n	8005170 <_dtoa_r+0x228>
 80051e0:	636f4361 	.word	0x636f4361
 80051e4:	3fd287a7 	.word	0x3fd287a7
 80051e8:	8b60c8b3 	.word	0x8b60c8b3
 80051ec:	3fc68a28 	.word	0x3fc68a28
 80051f0:	509f79fb 	.word	0x509f79fb
 80051f4:	3fd34413 	.word	0x3fd34413
 80051f8:	08006b25 	.word	0x08006b25
 80051fc:	08006b3c 	.word	0x08006b3c
 8005200:	7ff00000 	.word	0x7ff00000
 8005204:	08006b21 	.word	0x08006b21
 8005208:	08006af5 	.word	0x08006af5
 800520c:	08006af4 	.word	0x08006af4
 8005210:	08006c38 	.word	0x08006c38
 8005214:	08006b94 	.word	0x08006b94
 8005218:	f8d9 201c 	ldr.w	r2, [r9, #28]
 800521c:	f1ba 0f0e 	cmp.w	sl, #14
 8005220:	6010      	str	r0, [r2, #0]
 8005222:	d86f      	bhi.n	8005304 <_dtoa_r+0x3bc>
 8005224:	2c00      	cmp	r4, #0
 8005226:	d06d      	beq.n	8005304 <_dtoa_r+0x3bc>
 8005228:	f1b8 0f00 	cmp.w	r8, #0
 800522c:	f340 80c2 	ble.w	80053b4 <_dtoa_r+0x46c>
 8005230:	4aca      	ldr	r2, [pc, #808]	@ (800555c <_dtoa_r+0x614>)
 8005232:	f008 010f 	and.w	r1, r8, #15
 8005236:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 800523a:	f418 7f80 	tst.w	r8, #256	@ 0x100
 800523e:	ed92 7b00 	vldr	d7, [r2]
 8005242:	ea4f 1128 	mov.w	r1, r8, asr #4
 8005246:	f000 80a9 	beq.w	800539c <_dtoa_r+0x454>
 800524a:	4ac5      	ldr	r2, [pc, #788]	@ (8005560 <_dtoa_r+0x618>)
 800524c:	ed92 6b08 	vldr	d6, [r2, #32]
 8005250:	ee88 6b06 	vdiv.f64	d6, d8, d6
 8005254:	ed8d 6b02 	vstr	d6, [sp, #8]
 8005258:	f001 010f 	and.w	r1, r1, #15
 800525c:	2203      	movs	r2, #3
 800525e:	48c0      	ldr	r0, [pc, #768]	@ (8005560 <_dtoa_r+0x618>)
 8005260:	2900      	cmp	r1, #0
 8005262:	f040 809d 	bne.w	80053a0 <_dtoa_r+0x458>
 8005266:	ed9d 6b02 	vldr	d6, [sp, #8]
 800526a:	ee86 7b07 	vdiv.f64	d7, d6, d7
 800526e:	ed8d 7b02 	vstr	d7, [sp, #8]
 8005272:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8005274:	ed9d 7b02 	vldr	d7, [sp, #8]
 8005278:	2900      	cmp	r1, #0
 800527a:	f000 80c1 	beq.w	8005400 <_dtoa_r+0x4b8>
 800527e:	eeb7 6b00 	vmov.f64	d6, #112	@ 0x3f800000  1.0
 8005282:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8005286:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800528a:	f140 80b9 	bpl.w	8005400 <_dtoa_r+0x4b8>
 800528e:	f1ba 0f00 	cmp.w	sl, #0
 8005292:	f000 80b5 	beq.w	8005400 <_dtoa_r+0x4b8>
 8005296:	f1bb 0f00 	cmp.w	fp, #0
 800529a:	dd31      	ble.n	8005300 <_dtoa_r+0x3b8>
 800529c:	eeb2 6b04 	vmov.f64	d6, #36	@ 0x41200000  10.0
 80052a0:	ee27 7b06 	vmul.f64	d7, d7, d6
 80052a4:	ed8d 7b02 	vstr	d7, [sp, #8]
 80052a8:	f108 31ff 	add.w	r1, r8, #4294967295
 80052ac:	9104      	str	r1, [sp, #16]
 80052ae:	3201      	adds	r2, #1
 80052b0:	465c      	mov	r4, fp
 80052b2:	ed9d 6b02 	vldr	d6, [sp, #8]
 80052b6:	eeb1 5b0c 	vmov.f64	d5, #28	@ 0x40e00000  7.0
 80052ba:	ee07 2a90 	vmov	s15, r2
 80052be:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 80052c2:	eea7 5b06 	vfma.f64	d5, d7, d6
 80052c6:	ee15 2a90 	vmov	r2, s11
 80052ca:	ec51 0b15 	vmov	r0, r1, d5
 80052ce:	f1a2 7150 	sub.w	r1, r2, #54525952	@ 0x3400000
 80052d2:	2c00      	cmp	r4, #0
 80052d4:	f040 8098 	bne.w	8005408 <_dtoa_r+0x4c0>
 80052d8:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 80052dc:	ee36 6b47 	vsub.f64	d6, d6, d7
 80052e0:	ec41 0b17 	vmov	d7, r0, r1
 80052e4:	eeb4 6bc7 	vcmpe.f64	d6, d7
 80052e8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80052ec:	f300 8261 	bgt.w	80057b2 <_dtoa_r+0x86a>
 80052f0:	eeb1 7b47 	vneg.f64	d7, d7
 80052f4:	eeb4 6bc7 	vcmpe.f64	d6, d7
 80052f8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80052fc:	f100 80f5 	bmi.w	80054ea <_dtoa_r+0x5a2>
 8005300:	ed8d 8b02 	vstr	d8, [sp, #8]
 8005304:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8005306:	2a00      	cmp	r2, #0
 8005308:	f2c0 812c 	blt.w	8005564 <_dtoa_r+0x61c>
 800530c:	f1b8 0f0e 	cmp.w	r8, #14
 8005310:	f300 8128 	bgt.w	8005564 <_dtoa_r+0x61c>
 8005314:	4b91      	ldr	r3, [pc, #580]	@ (800555c <_dtoa_r+0x614>)
 8005316:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800531a:	ed93 6b00 	vldr	d6, [r3]
 800531e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005320:	2b00      	cmp	r3, #0
 8005322:	da03      	bge.n	800532c <_dtoa_r+0x3e4>
 8005324:	f1ba 0f00 	cmp.w	sl, #0
 8005328:	f340 80d2 	ble.w	80054d0 <_dtoa_r+0x588>
 800532c:	eeb2 4b04 	vmov.f64	d4, #36	@ 0x41200000  10.0
 8005330:	ed9d 7b02 	vldr	d7, [sp, #8]
 8005334:	463e      	mov	r6, r7
 8005336:	ee87 5b06 	vdiv.f64	d5, d7, d6
 800533a:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 800533e:	ee15 3a10 	vmov	r3, s10
 8005342:	3330      	adds	r3, #48	@ 0x30
 8005344:	f806 3b01 	strb.w	r3, [r6], #1
 8005348:	1bf3      	subs	r3, r6, r7
 800534a:	459a      	cmp	sl, r3
 800534c:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 8005350:	eea3 7b46 	vfms.f64	d7, d3, d6
 8005354:	f040 80f8 	bne.w	8005548 <_dtoa_r+0x600>
 8005358:	ee37 7b07 	vadd.f64	d7, d7, d7
 800535c:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8005360:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005364:	f300 80dd 	bgt.w	8005522 <_dtoa_r+0x5da>
 8005368:	eeb4 7b46 	vcmp.f64	d7, d6
 800536c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005370:	d104      	bne.n	800537c <_dtoa_r+0x434>
 8005372:	ee15 3a10 	vmov	r3, s10
 8005376:	07db      	lsls	r3, r3, #31
 8005378:	f100 80d3 	bmi.w	8005522 <_dtoa_r+0x5da>
 800537c:	9901      	ldr	r1, [sp, #4]
 800537e:	4648      	mov	r0, r9
 8005380:	f000 fc78 	bl	8005c74 <_Bfree>
 8005384:	2300      	movs	r3, #0
 8005386:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8005388:	7033      	strb	r3, [r6, #0]
 800538a:	f108 0301 	add.w	r3, r8, #1
 800538e:	6013      	str	r3, [r2, #0]
 8005390:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8005392:	2b00      	cmp	r3, #0
 8005394:	f000 8304 	beq.w	80059a0 <_dtoa_r+0xa58>
 8005398:	601e      	str	r6, [r3, #0]
 800539a:	e301      	b.n	80059a0 <_dtoa_r+0xa58>
 800539c:	2202      	movs	r2, #2
 800539e:	e75e      	b.n	800525e <_dtoa_r+0x316>
 80053a0:	07cc      	lsls	r4, r1, #31
 80053a2:	d504      	bpl.n	80053ae <_dtoa_r+0x466>
 80053a4:	ed90 6b00 	vldr	d6, [r0]
 80053a8:	3201      	adds	r2, #1
 80053aa:	ee27 7b06 	vmul.f64	d7, d7, d6
 80053ae:	1049      	asrs	r1, r1, #1
 80053b0:	3008      	adds	r0, #8
 80053b2:	e755      	b.n	8005260 <_dtoa_r+0x318>
 80053b4:	d022      	beq.n	80053fc <_dtoa_r+0x4b4>
 80053b6:	f1c8 0100 	rsb	r1, r8, #0
 80053ba:	4a68      	ldr	r2, [pc, #416]	@ (800555c <_dtoa_r+0x614>)
 80053bc:	f001 000f 	and.w	r0, r1, #15
 80053c0:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 80053c4:	ed92 7b00 	vldr	d7, [r2]
 80053c8:	ee28 7b07 	vmul.f64	d7, d8, d7
 80053cc:	ed8d 7b02 	vstr	d7, [sp, #8]
 80053d0:	4863      	ldr	r0, [pc, #396]	@ (8005560 <_dtoa_r+0x618>)
 80053d2:	1109      	asrs	r1, r1, #4
 80053d4:	2400      	movs	r4, #0
 80053d6:	2202      	movs	r2, #2
 80053d8:	b929      	cbnz	r1, 80053e6 <_dtoa_r+0x49e>
 80053da:	2c00      	cmp	r4, #0
 80053dc:	f43f af49 	beq.w	8005272 <_dtoa_r+0x32a>
 80053e0:	ed8d 7b02 	vstr	d7, [sp, #8]
 80053e4:	e745      	b.n	8005272 <_dtoa_r+0x32a>
 80053e6:	07ce      	lsls	r6, r1, #31
 80053e8:	d505      	bpl.n	80053f6 <_dtoa_r+0x4ae>
 80053ea:	ed90 6b00 	vldr	d6, [r0]
 80053ee:	3201      	adds	r2, #1
 80053f0:	2401      	movs	r4, #1
 80053f2:	ee27 7b06 	vmul.f64	d7, d7, d6
 80053f6:	1049      	asrs	r1, r1, #1
 80053f8:	3008      	adds	r0, #8
 80053fa:	e7ed      	b.n	80053d8 <_dtoa_r+0x490>
 80053fc:	2202      	movs	r2, #2
 80053fe:	e738      	b.n	8005272 <_dtoa_r+0x32a>
 8005400:	f8cd 8010 	str.w	r8, [sp, #16]
 8005404:	4654      	mov	r4, sl
 8005406:	e754      	b.n	80052b2 <_dtoa_r+0x36a>
 8005408:	4a54      	ldr	r2, [pc, #336]	@ (800555c <_dtoa_r+0x614>)
 800540a:	eb02 02c4 	add.w	r2, r2, r4, lsl #3
 800540e:	ed12 4b02 	vldr	d4, [r2, #-8]
 8005412:	9a08      	ldr	r2, [sp, #32]
 8005414:	ec41 0b17 	vmov	d7, r0, r1
 8005418:	443c      	add	r4, r7
 800541a:	b34a      	cbz	r2, 8005470 <_dtoa_r+0x528>
 800541c:	eeb6 3b00 	vmov.f64	d3, #96	@ 0x3f000000  0.5
 8005420:	eeb7 2b00 	vmov.f64	d2, #112	@ 0x3f800000  1.0
 8005424:	463e      	mov	r6, r7
 8005426:	ee83 5b04 	vdiv.f64	d5, d3, d4
 800542a:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 800542e:	ee35 7b47 	vsub.f64	d7, d5, d7
 8005432:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 8005436:	ee14 2a90 	vmov	r2, s9
 800543a:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 800543e:	3230      	adds	r2, #48	@ 0x30
 8005440:	ee36 6b45 	vsub.f64	d6, d6, d5
 8005444:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8005448:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800544c:	f806 2b01 	strb.w	r2, [r6], #1
 8005450:	d438      	bmi.n	80054c4 <_dtoa_r+0x57c>
 8005452:	ee32 5b46 	vsub.f64	d5, d2, d6
 8005456:	eeb4 5bc7 	vcmpe.f64	d5, d7
 800545a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800545e:	d462      	bmi.n	8005526 <_dtoa_r+0x5de>
 8005460:	42a6      	cmp	r6, r4
 8005462:	f43f af4d 	beq.w	8005300 <_dtoa_r+0x3b8>
 8005466:	ee27 7b03 	vmul.f64	d7, d7, d3
 800546a:	ee26 6b03 	vmul.f64	d6, d6, d3
 800546e:	e7e0      	b.n	8005432 <_dtoa_r+0x4ea>
 8005470:	4621      	mov	r1, r4
 8005472:	463e      	mov	r6, r7
 8005474:	ee27 7b04 	vmul.f64	d7, d7, d4
 8005478:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 800547c:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 8005480:	ee14 2a90 	vmov	r2, s9
 8005484:	3230      	adds	r2, #48	@ 0x30
 8005486:	f806 2b01 	strb.w	r2, [r6], #1
 800548a:	42a6      	cmp	r6, r4
 800548c:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 8005490:	ee36 6b45 	vsub.f64	d6, d6, d5
 8005494:	d119      	bne.n	80054ca <_dtoa_r+0x582>
 8005496:	eeb6 5b00 	vmov.f64	d5, #96	@ 0x3f000000  0.5
 800549a:	ee37 4b05 	vadd.f64	d4, d7, d5
 800549e:	eeb4 6bc4 	vcmpe.f64	d6, d4
 80054a2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80054a6:	dc3e      	bgt.n	8005526 <_dtoa_r+0x5de>
 80054a8:	ee35 5b47 	vsub.f64	d5, d5, d7
 80054ac:	eeb4 6bc5 	vcmpe.f64	d6, d5
 80054b0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80054b4:	f57f af24 	bpl.w	8005300 <_dtoa_r+0x3b8>
 80054b8:	460e      	mov	r6, r1
 80054ba:	3901      	subs	r1, #1
 80054bc:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80054c0:	2b30      	cmp	r3, #48	@ 0x30
 80054c2:	d0f9      	beq.n	80054b8 <_dtoa_r+0x570>
 80054c4:	f8dd 8010 	ldr.w	r8, [sp, #16]
 80054c8:	e758      	b.n	800537c <_dtoa_r+0x434>
 80054ca:	ee26 6b03 	vmul.f64	d6, d6, d3
 80054ce:	e7d5      	b.n	800547c <_dtoa_r+0x534>
 80054d0:	d10b      	bne.n	80054ea <_dtoa_r+0x5a2>
 80054d2:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 80054d6:	ee26 6b07 	vmul.f64	d6, d6, d7
 80054da:	ed9d 7b02 	vldr	d7, [sp, #8]
 80054de:	eeb4 6bc7 	vcmpe.f64	d6, d7
 80054e2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80054e6:	f2c0 8161 	blt.w	80057ac <_dtoa_r+0x864>
 80054ea:	2400      	movs	r4, #0
 80054ec:	4625      	mov	r5, r4
 80054ee:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80054f0:	43db      	mvns	r3, r3
 80054f2:	9304      	str	r3, [sp, #16]
 80054f4:	463e      	mov	r6, r7
 80054f6:	f04f 0800 	mov.w	r8, #0
 80054fa:	4621      	mov	r1, r4
 80054fc:	4648      	mov	r0, r9
 80054fe:	f000 fbb9 	bl	8005c74 <_Bfree>
 8005502:	2d00      	cmp	r5, #0
 8005504:	d0de      	beq.n	80054c4 <_dtoa_r+0x57c>
 8005506:	f1b8 0f00 	cmp.w	r8, #0
 800550a:	d005      	beq.n	8005518 <_dtoa_r+0x5d0>
 800550c:	45a8      	cmp	r8, r5
 800550e:	d003      	beq.n	8005518 <_dtoa_r+0x5d0>
 8005510:	4641      	mov	r1, r8
 8005512:	4648      	mov	r0, r9
 8005514:	f000 fbae 	bl	8005c74 <_Bfree>
 8005518:	4629      	mov	r1, r5
 800551a:	4648      	mov	r0, r9
 800551c:	f000 fbaa 	bl	8005c74 <_Bfree>
 8005520:	e7d0      	b.n	80054c4 <_dtoa_r+0x57c>
 8005522:	f8cd 8010 	str.w	r8, [sp, #16]
 8005526:	4633      	mov	r3, r6
 8005528:	461e      	mov	r6, r3
 800552a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800552e:	2a39      	cmp	r2, #57	@ 0x39
 8005530:	d106      	bne.n	8005540 <_dtoa_r+0x5f8>
 8005532:	429f      	cmp	r7, r3
 8005534:	d1f8      	bne.n	8005528 <_dtoa_r+0x5e0>
 8005536:	9a04      	ldr	r2, [sp, #16]
 8005538:	3201      	adds	r2, #1
 800553a:	9204      	str	r2, [sp, #16]
 800553c:	2230      	movs	r2, #48	@ 0x30
 800553e:	703a      	strb	r2, [r7, #0]
 8005540:	781a      	ldrb	r2, [r3, #0]
 8005542:	3201      	adds	r2, #1
 8005544:	701a      	strb	r2, [r3, #0]
 8005546:	e7bd      	b.n	80054c4 <_dtoa_r+0x57c>
 8005548:	ee27 7b04 	vmul.f64	d7, d7, d4
 800554c:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8005550:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005554:	f47f aeef 	bne.w	8005336 <_dtoa_r+0x3ee>
 8005558:	e710      	b.n	800537c <_dtoa_r+0x434>
 800555a:	bf00      	nop
 800555c:	08006c38 	.word	0x08006c38
 8005560:	08006c10 	.word	0x08006c10
 8005564:	9908      	ldr	r1, [sp, #32]
 8005566:	2900      	cmp	r1, #0
 8005568:	f000 80e3 	beq.w	8005732 <_dtoa_r+0x7ea>
 800556c:	9907      	ldr	r1, [sp, #28]
 800556e:	2901      	cmp	r1, #1
 8005570:	f300 80c8 	bgt.w	8005704 <_dtoa_r+0x7bc>
 8005574:	2d00      	cmp	r5, #0
 8005576:	f000 80c1 	beq.w	80056fc <_dtoa_r+0x7b4>
 800557a:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800557e:	9e05      	ldr	r6, [sp, #20]
 8005580:	461c      	mov	r4, r3
 8005582:	9304      	str	r3, [sp, #16]
 8005584:	9b05      	ldr	r3, [sp, #20]
 8005586:	4413      	add	r3, r2
 8005588:	9305      	str	r3, [sp, #20]
 800558a:	9b06      	ldr	r3, [sp, #24]
 800558c:	2101      	movs	r1, #1
 800558e:	4413      	add	r3, r2
 8005590:	4648      	mov	r0, r9
 8005592:	9306      	str	r3, [sp, #24]
 8005594:	f000 fc22 	bl	8005ddc <__i2b>
 8005598:	9b04      	ldr	r3, [sp, #16]
 800559a:	4605      	mov	r5, r0
 800559c:	b166      	cbz	r6, 80055b8 <_dtoa_r+0x670>
 800559e:	9a06      	ldr	r2, [sp, #24]
 80055a0:	2a00      	cmp	r2, #0
 80055a2:	dd09      	ble.n	80055b8 <_dtoa_r+0x670>
 80055a4:	42b2      	cmp	r2, r6
 80055a6:	9905      	ldr	r1, [sp, #20]
 80055a8:	bfa8      	it	ge
 80055aa:	4632      	movge	r2, r6
 80055ac:	1a89      	subs	r1, r1, r2
 80055ae:	9105      	str	r1, [sp, #20]
 80055b0:	9906      	ldr	r1, [sp, #24]
 80055b2:	1ab6      	subs	r6, r6, r2
 80055b4:	1a8a      	subs	r2, r1, r2
 80055b6:	9206      	str	r2, [sp, #24]
 80055b8:	b1fb      	cbz	r3, 80055fa <_dtoa_r+0x6b2>
 80055ba:	9a08      	ldr	r2, [sp, #32]
 80055bc:	2a00      	cmp	r2, #0
 80055be:	f000 80bc 	beq.w	800573a <_dtoa_r+0x7f2>
 80055c2:	b19c      	cbz	r4, 80055ec <_dtoa_r+0x6a4>
 80055c4:	4629      	mov	r1, r5
 80055c6:	4622      	mov	r2, r4
 80055c8:	4648      	mov	r0, r9
 80055ca:	930b      	str	r3, [sp, #44]	@ 0x2c
 80055cc:	f000 fcc6 	bl	8005f5c <__pow5mult>
 80055d0:	9a01      	ldr	r2, [sp, #4]
 80055d2:	4601      	mov	r1, r0
 80055d4:	4605      	mov	r5, r0
 80055d6:	4648      	mov	r0, r9
 80055d8:	f000 fc16 	bl	8005e08 <__multiply>
 80055dc:	9901      	ldr	r1, [sp, #4]
 80055de:	9004      	str	r0, [sp, #16]
 80055e0:	4648      	mov	r0, r9
 80055e2:	f000 fb47 	bl	8005c74 <_Bfree>
 80055e6:	9a04      	ldr	r2, [sp, #16]
 80055e8:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80055ea:	9201      	str	r2, [sp, #4]
 80055ec:	1b1a      	subs	r2, r3, r4
 80055ee:	d004      	beq.n	80055fa <_dtoa_r+0x6b2>
 80055f0:	9901      	ldr	r1, [sp, #4]
 80055f2:	4648      	mov	r0, r9
 80055f4:	f000 fcb2 	bl	8005f5c <__pow5mult>
 80055f8:	9001      	str	r0, [sp, #4]
 80055fa:	2101      	movs	r1, #1
 80055fc:	4648      	mov	r0, r9
 80055fe:	f000 fbed 	bl	8005ddc <__i2b>
 8005602:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005604:	4604      	mov	r4, r0
 8005606:	2b00      	cmp	r3, #0
 8005608:	f000 81d0 	beq.w	80059ac <_dtoa_r+0xa64>
 800560c:	461a      	mov	r2, r3
 800560e:	4601      	mov	r1, r0
 8005610:	4648      	mov	r0, r9
 8005612:	f000 fca3 	bl	8005f5c <__pow5mult>
 8005616:	9b07      	ldr	r3, [sp, #28]
 8005618:	2b01      	cmp	r3, #1
 800561a:	4604      	mov	r4, r0
 800561c:	f300 8095 	bgt.w	800574a <_dtoa_r+0x802>
 8005620:	9b02      	ldr	r3, [sp, #8]
 8005622:	2b00      	cmp	r3, #0
 8005624:	f040 808b 	bne.w	800573e <_dtoa_r+0x7f6>
 8005628:	9b03      	ldr	r3, [sp, #12]
 800562a:	f3c3 0213 	ubfx	r2, r3, #0, #20
 800562e:	2a00      	cmp	r2, #0
 8005630:	f040 8087 	bne.w	8005742 <_dtoa_r+0x7fa>
 8005634:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8005638:	0d12      	lsrs	r2, r2, #20
 800563a:	0512      	lsls	r2, r2, #20
 800563c:	2a00      	cmp	r2, #0
 800563e:	f000 8082 	beq.w	8005746 <_dtoa_r+0x7fe>
 8005642:	9b05      	ldr	r3, [sp, #20]
 8005644:	3301      	adds	r3, #1
 8005646:	9305      	str	r3, [sp, #20]
 8005648:	9b06      	ldr	r3, [sp, #24]
 800564a:	3301      	adds	r3, #1
 800564c:	9306      	str	r3, [sp, #24]
 800564e:	2301      	movs	r3, #1
 8005650:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005652:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005654:	2b00      	cmp	r3, #0
 8005656:	f000 81af 	beq.w	80059b8 <_dtoa_r+0xa70>
 800565a:	6922      	ldr	r2, [r4, #16]
 800565c:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 8005660:	6910      	ldr	r0, [r2, #16]
 8005662:	f000 fb6f 	bl	8005d44 <__hi0bits>
 8005666:	f1c0 0020 	rsb	r0, r0, #32
 800566a:	9b06      	ldr	r3, [sp, #24]
 800566c:	4418      	add	r0, r3
 800566e:	f010 001f 	ands.w	r0, r0, #31
 8005672:	d076      	beq.n	8005762 <_dtoa_r+0x81a>
 8005674:	f1c0 0220 	rsb	r2, r0, #32
 8005678:	2a04      	cmp	r2, #4
 800567a:	dd69      	ble.n	8005750 <_dtoa_r+0x808>
 800567c:	9b05      	ldr	r3, [sp, #20]
 800567e:	f1c0 001c 	rsb	r0, r0, #28
 8005682:	4403      	add	r3, r0
 8005684:	9305      	str	r3, [sp, #20]
 8005686:	9b06      	ldr	r3, [sp, #24]
 8005688:	4406      	add	r6, r0
 800568a:	4403      	add	r3, r0
 800568c:	9306      	str	r3, [sp, #24]
 800568e:	9b05      	ldr	r3, [sp, #20]
 8005690:	2b00      	cmp	r3, #0
 8005692:	dd05      	ble.n	80056a0 <_dtoa_r+0x758>
 8005694:	9901      	ldr	r1, [sp, #4]
 8005696:	461a      	mov	r2, r3
 8005698:	4648      	mov	r0, r9
 800569a:	f000 fcb9 	bl	8006010 <__lshift>
 800569e:	9001      	str	r0, [sp, #4]
 80056a0:	9b06      	ldr	r3, [sp, #24]
 80056a2:	2b00      	cmp	r3, #0
 80056a4:	dd05      	ble.n	80056b2 <_dtoa_r+0x76a>
 80056a6:	4621      	mov	r1, r4
 80056a8:	461a      	mov	r2, r3
 80056aa:	4648      	mov	r0, r9
 80056ac:	f000 fcb0 	bl	8006010 <__lshift>
 80056b0:	4604      	mov	r4, r0
 80056b2:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80056b4:	2b00      	cmp	r3, #0
 80056b6:	d056      	beq.n	8005766 <_dtoa_r+0x81e>
 80056b8:	9801      	ldr	r0, [sp, #4]
 80056ba:	4621      	mov	r1, r4
 80056bc:	f000 fd14 	bl	80060e8 <__mcmp>
 80056c0:	2800      	cmp	r0, #0
 80056c2:	da50      	bge.n	8005766 <_dtoa_r+0x81e>
 80056c4:	f108 33ff 	add.w	r3, r8, #4294967295
 80056c8:	9304      	str	r3, [sp, #16]
 80056ca:	9901      	ldr	r1, [sp, #4]
 80056cc:	2300      	movs	r3, #0
 80056ce:	220a      	movs	r2, #10
 80056d0:	4648      	mov	r0, r9
 80056d2:	f000 faf1 	bl	8005cb8 <__multadd>
 80056d6:	9b08      	ldr	r3, [sp, #32]
 80056d8:	9001      	str	r0, [sp, #4]
 80056da:	2b00      	cmp	r3, #0
 80056dc:	f000 816e 	beq.w	80059bc <_dtoa_r+0xa74>
 80056e0:	4629      	mov	r1, r5
 80056e2:	2300      	movs	r3, #0
 80056e4:	220a      	movs	r2, #10
 80056e6:	4648      	mov	r0, r9
 80056e8:	f000 fae6 	bl	8005cb8 <__multadd>
 80056ec:	f1bb 0f00 	cmp.w	fp, #0
 80056f0:	4605      	mov	r5, r0
 80056f2:	dc64      	bgt.n	80057be <_dtoa_r+0x876>
 80056f4:	9b07      	ldr	r3, [sp, #28]
 80056f6:	2b02      	cmp	r3, #2
 80056f8:	dc3e      	bgt.n	8005778 <_dtoa_r+0x830>
 80056fa:	e060      	b.n	80057be <_dtoa_r+0x876>
 80056fc:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80056fe:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8005702:	e73c      	b.n	800557e <_dtoa_r+0x636>
 8005704:	f10a 34ff 	add.w	r4, sl, #4294967295
 8005708:	42a3      	cmp	r3, r4
 800570a:	bfbf      	itttt	lt
 800570c:	1ae2      	sublt	r2, r4, r3
 800570e:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8005710:	189b      	addlt	r3, r3, r2
 8005712:	930a      	strlt	r3, [sp, #40]	@ 0x28
 8005714:	bfae      	itee	ge
 8005716:	1b1c      	subge	r4, r3, r4
 8005718:	4623      	movlt	r3, r4
 800571a:	2400      	movlt	r4, #0
 800571c:	f1ba 0f00 	cmp.w	sl, #0
 8005720:	bfb5      	itete	lt
 8005722:	9a05      	ldrlt	r2, [sp, #20]
 8005724:	9e05      	ldrge	r6, [sp, #20]
 8005726:	eba2 060a 	sublt.w	r6, r2, sl
 800572a:	4652      	movge	r2, sl
 800572c:	bfb8      	it	lt
 800572e:	2200      	movlt	r2, #0
 8005730:	e727      	b.n	8005582 <_dtoa_r+0x63a>
 8005732:	9e05      	ldr	r6, [sp, #20]
 8005734:	9d08      	ldr	r5, [sp, #32]
 8005736:	461c      	mov	r4, r3
 8005738:	e730      	b.n	800559c <_dtoa_r+0x654>
 800573a:	461a      	mov	r2, r3
 800573c:	e758      	b.n	80055f0 <_dtoa_r+0x6a8>
 800573e:	2300      	movs	r3, #0
 8005740:	e786      	b.n	8005650 <_dtoa_r+0x708>
 8005742:	9b02      	ldr	r3, [sp, #8]
 8005744:	e784      	b.n	8005650 <_dtoa_r+0x708>
 8005746:	920b      	str	r2, [sp, #44]	@ 0x2c
 8005748:	e783      	b.n	8005652 <_dtoa_r+0x70a>
 800574a:	2300      	movs	r3, #0
 800574c:	930b      	str	r3, [sp, #44]	@ 0x2c
 800574e:	e784      	b.n	800565a <_dtoa_r+0x712>
 8005750:	d09d      	beq.n	800568e <_dtoa_r+0x746>
 8005752:	9b05      	ldr	r3, [sp, #20]
 8005754:	321c      	adds	r2, #28
 8005756:	4413      	add	r3, r2
 8005758:	9305      	str	r3, [sp, #20]
 800575a:	9b06      	ldr	r3, [sp, #24]
 800575c:	4416      	add	r6, r2
 800575e:	4413      	add	r3, r2
 8005760:	e794      	b.n	800568c <_dtoa_r+0x744>
 8005762:	4602      	mov	r2, r0
 8005764:	e7f5      	b.n	8005752 <_dtoa_r+0x80a>
 8005766:	f1ba 0f00 	cmp.w	sl, #0
 800576a:	f8cd 8010 	str.w	r8, [sp, #16]
 800576e:	46d3      	mov	fp, sl
 8005770:	dc21      	bgt.n	80057b6 <_dtoa_r+0x86e>
 8005772:	9b07      	ldr	r3, [sp, #28]
 8005774:	2b02      	cmp	r3, #2
 8005776:	dd1e      	ble.n	80057b6 <_dtoa_r+0x86e>
 8005778:	f1bb 0f00 	cmp.w	fp, #0
 800577c:	f47f aeb7 	bne.w	80054ee <_dtoa_r+0x5a6>
 8005780:	4621      	mov	r1, r4
 8005782:	465b      	mov	r3, fp
 8005784:	2205      	movs	r2, #5
 8005786:	4648      	mov	r0, r9
 8005788:	f000 fa96 	bl	8005cb8 <__multadd>
 800578c:	4601      	mov	r1, r0
 800578e:	4604      	mov	r4, r0
 8005790:	9801      	ldr	r0, [sp, #4]
 8005792:	f000 fca9 	bl	80060e8 <__mcmp>
 8005796:	2800      	cmp	r0, #0
 8005798:	f77f aea9 	ble.w	80054ee <_dtoa_r+0x5a6>
 800579c:	463e      	mov	r6, r7
 800579e:	2331      	movs	r3, #49	@ 0x31
 80057a0:	f806 3b01 	strb.w	r3, [r6], #1
 80057a4:	9b04      	ldr	r3, [sp, #16]
 80057a6:	3301      	adds	r3, #1
 80057a8:	9304      	str	r3, [sp, #16]
 80057aa:	e6a4      	b.n	80054f6 <_dtoa_r+0x5ae>
 80057ac:	f8cd 8010 	str.w	r8, [sp, #16]
 80057b0:	4654      	mov	r4, sl
 80057b2:	4625      	mov	r5, r4
 80057b4:	e7f2      	b.n	800579c <_dtoa_r+0x854>
 80057b6:	9b08      	ldr	r3, [sp, #32]
 80057b8:	2b00      	cmp	r3, #0
 80057ba:	f000 8103 	beq.w	80059c4 <_dtoa_r+0xa7c>
 80057be:	2e00      	cmp	r6, #0
 80057c0:	dd05      	ble.n	80057ce <_dtoa_r+0x886>
 80057c2:	4629      	mov	r1, r5
 80057c4:	4632      	mov	r2, r6
 80057c6:	4648      	mov	r0, r9
 80057c8:	f000 fc22 	bl	8006010 <__lshift>
 80057cc:	4605      	mov	r5, r0
 80057ce:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80057d0:	2b00      	cmp	r3, #0
 80057d2:	d058      	beq.n	8005886 <_dtoa_r+0x93e>
 80057d4:	6869      	ldr	r1, [r5, #4]
 80057d6:	4648      	mov	r0, r9
 80057d8:	f000 fa0c 	bl	8005bf4 <_Balloc>
 80057dc:	4606      	mov	r6, r0
 80057de:	b928      	cbnz	r0, 80057ec <_dtoa_r+0x8a4>
 80057e0:	4b82      	ldr	r3, [pc, #520]	@ (80059ec <_dtoa_r+0xaa4>)
 80057e2:	4602      	mov	r2, r0
 80057e4:	f240 21ef 	movw	r1, #751	@ 0x2ef
 80057e8:	f7ff bbc7 	b.w	8004f7a <_dtoa_r+0x32>
 80057ec:	692a      	ldr	r2, [r5, #16]
 80057ee:	3202      	adds	r2, #2
 80057f0:	0092      	lsls	r2, r2, #2
 80057f2:	f105 010c 	add.w	r1, r5, #12
 80057f6:	300c      	adds	r0, #12
 80057f8:	f001 f810 	bl	800681c <memcpy>
 80057fc:	2201      	movs	r2, #1
 80057fe:	4631      	mov	r1, r6
 8005800:	4648      	mov	r0, r9
 8005802:	f000 fc05 	bl	8006010 <__lshift>
 8005806:	1c7b      	adds	r3, r7, #1
 8005808:	9305      	str	r3, [sp, #20]
 800580a:	eb07 030b 	add.w	r3, r7, fp
 800580e:	9309      	str	r3, [sp, #36]	@ 0x24
 8005810:	9b02      	ldr	r3, [sp, #8]
 8005812:	f003 0301 	and.w	r3, r3, #1
 8005816:	46a8      	mov	r8, r5
 8005818:	9308      	str	r3, [sp, #32]
 800581a:	4605      	mov	r5, r0
 800581c:	9b05      	ldr	r3, [sp, #20]
 800581e:	9801      	ldr	r0, [sp, #4]
 8005820:	4621      	mov	r1, r4
 8005822:	f103 3bff 	add.w	fp, r3, #4294967295
 8005826:	f7ff fb06 	bl	8004e36 <quorem>
 800582a:	4641      	mov	r1, r8
 800582c:	9002      	str	r0, [sp, #8]
 800582e:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 8005832:	9801      	ldr	r0, [sp, #4]
 8005834:	f000 fc58 	bl	80060e8 <__mcmp>
 8005838:	462a      	mov	r2, r5
 800583a:	9006      	str	r0, [sp, #24]
 800583c:	4621      	mov	r1, r4
 800583e:	4648      	mov	r0, r9
 8005840:	f000 fc6e 	bl	8006120 <__mdiff>
 8005844:	68c2      	ldr	r2, [r0, #12]
 8005846:	4606      	mov	r6, r0
 8005848:	b9fa      	cbnz	r2, 800588a <_dtoa_r+0x942>
 800584a:	4601      	mov	r1, r0
 800584c:	9801      	ldr	r0, [sp, #4]
 800584e:	f000 fc4b 	bl	80060e8 <__mcmp>
 8005852:	4602      	mov	r2, r0
 8005854:	4631      	mov	r1, r6
 8005856:	4648      	mov	r0, r9
 8005858:	920a      	str	r2, [sp, #40]	@ 0x28
 800585a:	f000 fa0b 	bl	8005c74 <_Bfree>
 800585e:	9b07      	ldr	r3, [sp, #28]
 8005860:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8005862:	9e05      	ldr	r6, [sp, #20]
 8005864:	ea43 0102 	orr.w	r1, r3, r2
 8005868:	9b08      	ldr	r3, [sp, #32]
 800586a:	4319      	orrs	r1, r3
 800586c:	d10f      	bne.n	800588e <_dtoa_r+0x946>
 800586e:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 8005872:	d028      	beq.n	80058c6 <_dtoa_r+0x97e>
 8005874:	9b06      	ldr	r3, [sp, #24]
 8005876:	2b00      	cmp	r3, #0
 8005878:	dd02      	ble.n	8005880 <_dtoa_r+0x938>
 800587a:	9b02      	ldr	r3, [sp, #8]
 800587c:	f103 0a31 	add.w	sl, r3, #49	@ 0x31
 8005880:	f88b a000 	strb.w	sl, [fp]
 8005884:	e639      	b.n	80054fa <_dtoa_r+0x5b2>
 8005886:	4628      	mov	r0, r5
 8005888:	e7bd      	b.n	8005806 <_dtoa_r+0x8be>
 800588a:	2201      	movs	r2, #1
 800588c:	e7e2      	b.n	8005854 <_dtoa_r+0x90c>
 800588e:	9b06      	ldr	r3, [sp, #24]
 8005890:	2b00      	cmp	r3, #0
 8005892:	db04      	blt.n	800589e <_dtoa_r+0x956>
 8005894:	9907      	ldr	r1, [sp, #28]
 8005896:	430b      	orrs	r3, r1
 8005898:	9908      	ldr	r1, [sp, #32]
 800589a:	430b      	orrs	r3, r1
 800589c:	d120      	bne.n	80058e0 <_dtoa_r+0x998>
 800589e:	2a00      	cmp	r2, #0
 80058a0:	ddee      	ble.n	8005880 <_dtoa_r+0x938>
 80058a2:	9901      	ldr	r1, [sp, #4]
 80058a4:	2201      	movs	r2, #1
 80058a6:	4648      	mov	r0, r9
 80058a8:	f000 fbb2 	bl	8006010 <__lshift>
 80058ac:	4621      	mov	r1, r4
 80058ae:	9001      	str	r0, [sp, #4]
 80058b0:	f000 fc1a 	bl	80060e8 <__mcmp>
 80058b4:	2800      	cmp	r0, #0
 80058b6:	dc03      	bgt.n	80058c0 <_dtoa_r+0x978>
 80058b8:	d1e2      	bne.n	8005880 <_dtoa_r+0x938>
 80058ba:	f01a 0f01 	tst.w	sl, #1
 80058be:	d0df      	beq.n	8005880 <_dtoa_r+0x938>
 80058c0:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 80058c4:	d1d9      	bne.n	800587a <_dtoa_r+0x932>
 80058c6:	2339      	movs	r3, #57	@ 0x39
 80058c8:	f88b 3000 	strb.w	r3, [fp]
 80058cc:	4633      	mov	r3, r6
 80058ce:	461e      	mov	r6, r3
 80058d0:	3b01      	subs	r3, #1
 80058d2:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 80058d6:	2a39      	cmp	r2, #57	@ 0x39
 80058d8:	d053      	beq.n	8005982 <_dtoa_r+0xa3a>
 80058da:	3201      	adds	r2, #1
 80058dc:	701a      	strb	r2, [r3, #0]
 80058de:	e60c      	b.n	80054fa <_dtoa_r+0x5b2>
 80058e0:	2a00      	cmp	r2, #0
 80058e2:	dd07      	ble.n	80058f4 <_dtoa_r+0x9ac>
 80058e4:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 80058e8:	d0ed      	beq.n	80058c6 <_dtoa_r+0x97e>
 80058ea:	f10a 0301 	add.w	r3, sl, #1
 80058ee:	f88b 3000 	strb.w	r3, [fp]
 80058f2:	e602      	b.n	80054fa <_dtoa_r+0x5b2>
 80058f4:	9b05      	ldr	r3, [sp, #20]
 80058f6:	9a05      	ldr	r2, [sp, #20]
 80058f8:	f803 ac01 	strb.w	sl, [r3, #-1]
 80058fc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80058fe:	4293      	cmp	r3, r2
 8005900:	d029      	beq.n	8005956 <_dtoa_r+0xa0e>
 8005902:	9901      	ldr	r1, [sp, #4]
 8005904:	2300      	movs	r3, #0
 8005906:	220a      	movs	r2, #10
 8005908:	4648      	mov	r0, r9
 800590a:	f000 f9d5 	bl	8005cb8 <__multadd>
 800590e:	45a8      	cmp	r8, r5
 8005910:	9001      	str	r0, [sp, #4]
 8005912:	f04f 0300 	mov.w	r3, #0
 8005916:	f04f 020a 	mov.w	r2, #10
 800591a:	4641      	mov	r1, r8
 800591c:	4648      	mov	r0, r9
 800591e:	d107      	bne.n	8005930 <_dtoa_r+0x9e8>
 8005920:	f000 f9ca 	bl	8005cb8 <__multadd>
 8005924:	4680      	mov	r8, r0
 8005926:	4605      	mov	r5, r0
 8005928:	9b05      	ldr	r3, [sp, #20]
 800592a:	3301      	adds	r3, #1
 800592c:	9305      	str	r3, [sp, #20]
 800592e:	e775      	b.n	800581c <_dtoa_r+0x8d4>
 8005930:	f000 f9c2 	bl	8005cb8 <__multadd>
 8005934:	4629      	mov	r1, r5
 8005936:	4680      	mov	r8, r0
 8005938:	2300      	movs	r3, #0
 800593a:	220a      	movs	r2, #10
 800593c:	4648      	mov	r0, r9
 800593e:	f000 f9bb 	bl	8005cb8 <__multadd>
 8005942:	4605      	mov	r5, r0
 8005944:	e7f0      	b.n	8005928 <_dtoa_r+0x9e0>
 8005946:	f1bb 0f00 	cmp.w	fp, #0
 800594a:	bfcc      	ite	gt
 800594c:	465e      	movgt	r6, fp
 800594e:	2601      	movle	r6, #1
 8005950:	443e      	add	r6, r7
 8005952:	f04f 0800 	mov.w	r8, #0
 8005956:	9901      	ldr	r1, [sp, #4]
 8005958:	2201      	movs	r2, #1
 800595a:	4648      	mov	r0, r9
 800595c:	f000 fb58 	bl	8006010 <__lshift>
 8005960:	4621      	mov	r1, r4
 8005962:	9001      	str	r0, [sp, #4]
 8005964:	f000 fbc0 	bl	80060e8 <__mcmp>
 8005968:	2800      	cmp	r0, #0
 800596a:	dcaf      	bgt.n	80058cc <_dtoa_r+0x984>
 800596c:	d102      	bne.n	8005974 <_dtoa_r+0xa2c>
 800596e:	f01a 0f01 	tst.w	sl, #1
 8005972:	d1ab      	bne.n	80058cc <_dtoa_r+0x984>
 8005974:	4633      	mov	r3, r6
 8005976:	461e      	mov	r6, r3
 8005978:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800597c:	2a30      	cmp	r2, #48	@ 0x30
 800597e:	d0fa      	beq.n	8005976 <_dtoa_r+0xa2e>
 8005980:	e5bb      	b.n	80054fa <_dtoa_r+0x5b2>
 8005982:	429f      	cmp	r7, r3
 8005984:	d1a3      	bne.n	80058ce <_dtoa_r+0x986>
 8005986:	9b04      	ldr	r3, [sp, #16]
 8005988:	3301      	adds	r3, #1
 800598a:	9304      	str	r3, [sp, #16]
 800598c:	2331      	movs	r3, #49	@ 0x31
 800598e:	703b      	strb	r3, [r7, #0]
 8005990:	e5b3      	b.n	80054fa <_dtoa_r+0x5b2>
 8005992:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8005994:	4f16      	ldr	r7, [pc, #88]	@ (80059f0 <_dtoa_r+0xaa8>)
 8005996:	b11b      	cbz	r3, 80059a0 <_dtoa_r+0xa58>
 8005998:	f107 0308 	add.w	r3, r7, #8
 800599c:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 800599e:	6013      	str	r3, [r2, #0]
 80059a0:	4638      	mov	r0, r7
 80059a2:	b011      	add	sp, #68	@ 0x44
 80059a4:	ecbd 8b02 	vpop	{d8}
 80059a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80059ac:	9b07      	ldr	r3, [sp, #28]
 80059ae:	2b01      	cmp	r3, #1
 80059b0:	f77f ae36 	ble.w	8005620 <_dtoa_r+0x6d8>
 80059b4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80059b6:	930b      	str	r3, [sp, #44]	@ 0x2c
 80059b8:	2001      	movs	r0, #1
 80059ba:	e656      	b.n	800566a <_dtoa_r+0x722>
 80059bc:	f1bb 0f00 	cmp.w	fp, #0
 80059c0:	f77f aed7 	ble.w	8005772 <_dtoa_r+0x82a>
 80059c4:	463e      	mov	r6, r7
 80059c6:	9801      	ldr	r0, [sp, #4]
 80059c8:	4621      	mov	r1, r4
 80059ca:	f7ff fa34 	bl	8004e36 <quorem>
 80059ce:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 80059d2:	f806 ab01 	strb.w	sl, [r6], #1
 80059d6:	1bf2      	subs	r2, r6, r7
 80059d8:	4593      	cmp	fp, r2
 80059da:	ddb4      	ble.n	8005946 <_dtoa_r+0x9fe>
 80059dc:	9901      	ldr	r1, [sp, #4]
 80059de:	2300      	movs	r3, #0
 80059e0:	220a      	movs	r2, #10
 80059e2:	4648      	mov	r0, r9
 80059e4:	f000 f968 	bl	8005cb8 <__multadd>
 80059e8:	9001      	str	r0, [sp, #4]
 80059ea:	e7ec      	b.n	80059c6 <_dtoa_r+0xa7e>
 80059ec:	08006b94 	.word	0x08006b94
 80059f0:	08006b18 	.word	0x08006b18

080059f4 <_free_r>:
 80059f4:	b538      	push	{r3, r4, r5, lr}
 80059f6:	4605      	mov	r5, r0
 80059f8:	2900      	cmp	r1, #0
 80059fa:	d041      	beq.n	8005a80 <_free_r+0x8c>
 80059fc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005a00:	1f0c      	subs	r4, r1, #4
 8005a02:	2b00      	cmp	r3, #0
 8005a04:	bfb8      	it	lt
 8005a06:	18e4      	addlt	r4, r4, r3
 8005a08:	f000 f8e8 	bl	8005bdc <__malloc_lock>
 8005a0c:	4a1d      	ldr	r2, [pc, #116]	@ (8005a84 <_free_r+0x90>)
 8005a0e:	6813      	ldr	r3, [r2, #0]
 8005a10:	b933      	cbnz	r3, 8005a20 <_free_r+0x2c>
 8005a12:	6063      	str	r3, [r4, #4]
 8005a14:	6014      	str	r4, [r2, #0]
 8005a16:	4628      	mov	r0, r5
 8005a18:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005a1c:	f000 b8e4 	b.w	8005be8 <__malloc_unlock>
 8005a20:	42a3      	cmp	r3, r4
 8005a22:	d908      	bls.n	8005a36 <_free_r+0x42>
 8005a24:	6820      	ldr	r0, [r4, #0]
 8005a26:	1821      	adds	r1, r4, r0
 8005a28:	428b      	cmp	r3, r1
 8005a2a:	bf01      	itttt	eq
 8005a2c:	6819      	ldreq	r1, [r3, #0]
 8005a2e:	685b      	ldreq	r3, [r3, #4]
 8005a30:	1809      	addeq	r1, r1, r0
 8005a32:	6021      	streq	r1, [r4, #0]
 8005a34:	e7ed      	b.n	8005a12 <_free_r+0x1e>
 8005a36:	461a      	mov	r2, r3
 8005a38:	685b      	ldr	r3, [r3, #4]
 8005a3a:	b10b      	cbz	r3, 8005a40 <_free_r+0x4c>
 8005a3c:	42a3      	cmp	r3, r4
 8005a3e:	d9fa      	bls.n	8005a36 <_free_r+0x42>
 8005a40:	6811      	ldr	r1, [r2, #0]
 8005a42:	1850      	adds	r0, r2, r1
 8005a44:	42a0      	cmp	r0, r4
 8005a46:	d10b      	bne.n	8005a60 <_free_r+0x6c>
 8005a48:	6820      	ldr	r0, [r4, #0]
 8005a4a:	4401      	add	r1, r0
 8005a4c:	1850      	adds	r0, r2, r1
 8005a4e:	4283      	cmp	r3, r0
 8005a50:	6011      	str	r1, [r2, #0]
 8005a52:	d1e0      	bne.n	8005a16 <_free_r+0x22>
 8005a54:	6818      	ldr	r0, [r3, #0]
 8005a56:	685b      	ldr	r3, [r3, #4]
 8005a58:	6053      	str	r3, [r2, #4]
 8005a5a:	4408      	add	r0, r1
 8005a5c:	6010      	str	r0, [r2, #0]
 8005a5e:	e7da      	b.n	8005a16 <_free_r+0x22>
 8005a60:	d902      	bls.n	8005a68 <_free_r+0x74>
 8005a62:	230c      	movs	r3, #12
 8005a64:	602b      	str	r3, [r5, #0]
 8005a66:	e7d6      	b.n	8005a16 <_free_r+0x22>
 8005a68:	6820      	ldr	r0, [r4, #0]
 8005a6a:	1821      	adds	r1, r4, r0
 8005a6c:	428b      	cmp	r3, r1
 8005a6e:	bf04      	itt	eq
 8005a70:	6819      	ldreq	r1, [r3, #0]
 8005a72:	685b      	ldreq	r3, [r3, #4]
 8005a74:	6063      	str	r3, [r4, #4]
 8005a76:	bf04      	itt	eq
 8005a78:	1809      	addeq	r1, r1, r0
 8005a7a:	6021      	streq	r1, [r4, #0]
 8005a7c:	6054      	str	r4, [r2, #4]
 8005a7e:	e7ca      	b.n	8005a16 <_free_r+0x22>
 8005a80:	bd38      	pop	{r3, r4, r5, pc}
 8005a82:	bf00      	nop
 8005a84:	20000474 	.word	0x20000474

08005a88 <malloc>:
 8005a88:	4b02      	ldr	r3, [pc, #8]	@ (8005a94 <malloc+0xc>)
 8005a8a:	4601      	mov	r1, r0
 8005a8c:	6818      	ldr	r0, [r3, #0]
 8005a8e:	f000 b825 	b.w	8005adc <_malloc_r>
 8005a92:	bf00      	nop
 8005a94:	20000018 	.word	0x20000018

08005a98 <sbrk_aligned>:
 8005a98:	b570      	push	{r4, r5, r6, lr}
 8005a9a:	4e0f      	ldr	r6, [pc, #60]	@ (8005ad8 <sbrk_aligned+0x40>)
 8005a9c:	460c      	mov	r4, r1
 8005a9e:	6831      	ldr	r1, [r6, #0]
 8005aa0:	4605      	mov	r5, r0
 8005aa2:	b911      	cbnz	r1, 8005aaa <sbrk_aligned+0x12>
 8005aa4:	f000 feaa 	bl	80067fc <_sbrk_r>
 8005aa8:	6030      	str	r0, [r6, #0]
 8005aaa:	4621      	mov	r1, r4
 8005aac:	4628      	mov	r0, r5
 8005aae:	f000 fea5 	bl	80067fc <_sbrk_r>
 8005ab2:	1c43      	adds	r3, r0, #1
 8005ab4:	d103      	bne.n	8005abe <sbrk_aligned+0x26>
 8005ab6:	f04f 34ff 	mov.w	r4, #4294967295
 8005aba:	4620      	mov	r0, r4
 8005abc:	bd70      	pop	{r4, r5, r6, pc}
 8005abe:	1cc4      	adds	r4, r0, #3
 8005ac0:	f024 0403 	bic.w	r4, r4, #3
 8005ac4:	42a0      	cmp	r0, r4
 8005ac6:	d0f8      	beq.n	8005aba <sbrk_aligned+0x22>
 8005ac8:	1a21      	subs	r1, r4, r0
 8005aca:	4628      	mov	r0, r5
 8005acc:	f000 fe96 	bl	80067fc <_sbrk_r>
 8005ad0:	3001      	adds	r0, #1
 8005ad2:	d1f2      	bne.n	8005aba <sbrk_aligned+0x22>
 8005ad4:	e7ef      	b.n	8005ab6 <sbrk_aligned+0x1e>
 8005ad6:	bf00      	nop
 8005ad8:	20000470 	.word	0x20000470

08005adc <_malloc_r>:
 8005adc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005ae0:	1ccd      	adds	r5, r1, #3
 8005ae2:	f025 0503 	bic.w	r5, r5, #3
 8005ae6:	3508      	adds	r5, #8
 8005ae8:	2d0c      	cmp	r5, #12
 8005aea:	bf38      	it	cc
 8005aec:	250c      	movcc	r5, #12
 8005aee:	2d00      	cmp	r5, #0
 8005af0:	4606      	mov	r6, r0
 8005af2:	db01      	blt.n	8005af8 <_malloc_r+0x1c>
 8005af4:	42a9      	cmp	r1, r5
 8005af6:	d904      	bls.n	8005b02 <_malloc_r+0x26>
 8005af8:	230c      	movs	r3, #12
 8005afa:	6033      	str	r3, [r6, #0]
 8005afc:	2000      	movs	r0, #0
 8005afe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005b02:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8005bd8 <_malloc_r+0xfc>
 8005b06:	f000 f869 	bl	8005bdc <__malloc_lock>
 8005b0a:	f8d8 3000 	ldr.w	r3, [r8]
 8005b0e:	461c      	mov	r4, r3
 8005b10:	bb44      	cbnz	r4, 8005b64 <_malloc_r+0x88>
 8005b12:	4629      	mov	r1, r5
 8005b14:	4630      	mov	r0, r6
 8005b16:	f7ff ffbf 	bl	8005a98 <sbrk_aligned>
 8005b1a:	1c43      	adds	r3, r0, #1
 8005b1c:	4604      	mov	r4, r0
 8005b1e:	d158      	bne.n	8005bd2 <_malloc_r+0xf6>
 8005b20:	f8d8 4000 	ldr.w	r4, [r8]
 8005b24:	4627      	mov	r7, r4
 8005b26:	2f00      	cmp	r7, #0
 8005b28:	d143      	bne.n	8005bb2 <_malloc_r+0xd6>
 8005b2a:	2c00      	cmp	r4, #0
 8005b2c:	d04b      	beq.n	8005bc6 <_malloc_r+0xea>
 8005b2e:	6823      	ldr	r3, [r4, #0]
 8005b30:	4639      	mov	r1, r7
 8005b32:	4630      	mov	r0, r6
 8005b34:	eb04 0903 	add.w	r9, r4, r3
 8005b38:	f000 fe60 	bl	80067fc <_sbrk_r>
 8005b3c:	4581      	cmp	r9, r0
 8005b3e:	d142      	bne.n	8005bc6 <_malloc_r+0xea>
 8005b40:	6821      	ldr	r1, [r4, #0]
 8005b42:	1a6d      	subs	r5, r5, r1
 8005b44:	4629      	mov	r1, r5
 8005b46:	4630      	mov	r0, r6
 8005b48:	f7ff ffa6 	bl	8005a98 <sbrk_aligned>
 8005b4c:	3001      	adds	r0, #1
 8005b4e:	d03a      	beq.n	8005bc6 <_malloc_r+0xea>
 8005b50:	6823      	ldr	r3, [r4, #0]
 8005b52:	442b      	add	r3, r5
 8005b54:	6023      	str	r3, [r4, #0]
 8005b56:	f8d8 3000 	ldr.w	r3, [r8]
 8005b5a:	685a      	ldr	r2, [r3, #4]
 8005b5c:	bb62      	cbnz	r2, 8005bb8 <_malloc_r+0xdc>
 8005b5e:	f8c8 7000 	str.w	r7, [r8]
 8005b62:	e00f      	b.n	8005b84 <_malloc_r+0xa8>
 8005b64:	6822      	ldr	r2, [r4, #0]
 8005b66:	1b52      	subs	r2, r2, r5
 8005b68:	d420      	bmi.n	8005bac <_malloc_r+0xd0>
 8005b6a:	2a0b      	cmp	r2, #11
 8005b6c:	d917      	bls.n	8005b9e <_malloc_r+0xc2>
 8005b6e:	1961      	adds	r1, r4, r5
 8005b70:	42a3      	cmp	r3, r4
 8005b72:	6025      	str	r5, [r4, #0]
 8005b74:	bf18      	it	ne
 8005b76:	6059      	strne	r1, [r3, #4]
 8005b78:	6863      	ldr	r3, [r4, #4]
 8005b7a:	bf08      	it	eq
 8005b7c:	f8c8 1000 	streq.w	r1, [r8]
 8005b80:	5162      	str	r2, [r4, r5]
 8005b82:	604b      	str	r3, [r1, #4]
 8005b84:	4630      	mov	r0, r6
 8005b86:	f000 f82f 	bl	8005be8 <__malloc_unlock>
 8005b8a:	f104 000b 	add.w	r0, r4, #11
 8005b8e:	1d23      	adds	r3, r4, #4
 8005b90:	f020 0007 	bic.w	r0, r0, #7
 8005b94:	1ac2      	subs	r2, r0, r3
 8005b96:	bf1c      	itt	ne
 8005b98:	1a1b      	subne	r3, r3, r0
 8005b9a:	50a3      	strne	r3, [r4, r2]
 8005b9c:	e7af      	b.n	8005afe <_malloc_r+0x22>
 8005b9e:	6862      	ldr	r2, [r4, #4]
 8005ba0:	42a3      	cmp	r3, r4
 8005ba2:	bf0c      	ite	eq
 8005ba4:	f8c8 2000 	streq.w	r2, [r8]
 8005ba8:	605a      	strne	r2, [r3, #4]
 8005baa:	e7eb      	b.n	8005b84 <_malloc_r+0xa8>
 8005bac:	4623      	mov	r3, r4
 8005bae:	6864      	ldr	r4, [r4, #4]
 8005bb0:	e7ae      	b.n	8005b10 <_malloc_r+0x34>
 8005bb2:	463c      	mov	r4, r7
 8005bb4:	687f      	ldr	r7, [r7, #4]
 8005bb6:	e7b6      	b.n	8005b26 <_malloc_r+0x4a>
 8005bb8:	461a      	mov	r2, r3
 8005bba:	685b      	ldr	r3, [r3, #4]
 8005bbc:	42a3      	cmp	r3, r4
 8005bbe:	d1fb      	bne.n	8005bb8 <_malloc_r+0xdc>
 8005bc0:	2300      	movs	r3, #0
 8005bc2:	6053      	str	r3, [r2, #4]
 8005bc4:	e7de      	b.n	8005b84 <_malloc_r+0xa8>
 8005bc6:	230c      	movs	r3, #12
 8005bc8:	6033      	str	r3, [r6, #0]
 8005bca:	4630      	mov	r0, r6
 8005bcc:	f000 f80c 	bl	8005be8 <__malloc_unlock>
 8005bd0:	e794      	b.n	8005afc <_malloc_r+0x20>
 8005bd2:	6005      	str	r5, [r0, #0]
 8005bd4:	e7d6      	b.n	8005b84 <_malloc_r+0xa8>
 8005bd6:	bf00      	nop
 8005bd8:	20000474 	.word	0x20000474

08005bdc <__malloc_lock>:
 8005bdc:	4801      	ldr	r0, [pc, #4]	@ (8005be4 <__malloc_lock+0x8>)
 8005bde:	f7ff b928 	b.w	8004e32 <__retarget_lock_acquire_recursive>
 8005be2:	bf00      	nop
 8005be4:	2000046c 	.word	0x2000046c

08005be8 <__malloc_unlock>:
 8005be8:	4801      	ldr	r0, [pc, #4]	@ (8005bf0 <__malloc_unlock+0x8>)
 8005bea:	f7ff b923 	b.w	8004e34 <__retarget_lock_release_recursive>
 8005bee:	bf00      	nop
 8005bf0:	2000046c 	.word	0x2000046c

08005bf4 <_Balloc>:
 8005bf4:	b570      	push	{r4, r5, r6, lr}
 8005bf6:	69c6      	ldr	r6, [r0, #28]
 8005bf8:	4604      	mov	r4, r0
 8005bfa:	460d      	mov	r5, r1
 8005bfc:	b976      	cbnz	r6, 8005c1c <_Balloc+0x28>
 8005bfe:	2010      	movs	r0, #16
 8005c00:	f7ff ff42 	bl	8005a88 <malloc>
 8005c04:	4602      	mov	r2, r0
 8005c06:	61e0      	str	r0, [r4, #28]
 8005c08:	b920      	cbnz	r0, 8005c14 <_Balloc+0x20>
 8005c0a:	4b18      	ldr	r3, [pc, #96]	@ (8005c6c <_Balloc+0x78>)
 8005c0c:	4818      	ldr	r0, [pc, #96]	@ (8005c70 <_Balloc+0x7c>)
 8005c0e:	216b      	movs	r1, #107	@ 0x6b
 8005c10:	f000 fe12 	bl	8006838 <__assert_func>
 8005c14:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8005c18:	6006      	str	r6, [r0, #0]
 8005c1a:	60c6      	str	r6, [r0, #12]
 8005c1c:	69e6      	ldr	r6, [r4, #28]
 8005c1e:	68f3      	ldr	r3, [r6, #12]
 8005c20:	b183      	cbz	r3, 8005c44 <_Balloc+0x50>
 8005c22:	69e3      	ldr	r3, [r4, #28]
 8005c24:	68db      	ldr	r3, [r3, #12]
 8005c26:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8005c2a:	b9b8      	cbnz	r0, 8005c5c <_Balloc+0x68>
 8005c2c:	2101      	movs	r1, #1
 8005c2e:	fa01 f605 	lsl.w	r6, r1, r5
 8005c32:	1d72      	adds	r2, r6, #5
 8005c34:	0092      	lsls	r2, r2, #2
 8005c36:	4620      	mov	r0, r4
 8005c38:	f000 fe1c 	bl	8006874 <_calloc_r>
 8005c3c:	b160      	cbz	r0, 8005c58 <_Balloc+0x64>
 8005c3e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8005c42:	e00e      	b.n	8005c62 <_Balloc+0x6e>
 8005c44:	2221      	movs	r2, #33	@ 0x21
 8005c46:	2104      	movs	r1, #4
 8005c48:	4620      	mov	r0, r4
 8005c4a:	f000 fe13 	bl	8006874 <_calloc_r>
 8005c4e:	69e3      	ldr	r3, [r4, #28]
 8005c50:	60f0      	str	r0, [r6, #12]
 8005c52:	68db      	ldr	r3, [r3, #12]
 8005c54:	2b00      	cmp	r3, #0
 8005c56:	d1e4      	bne.n	8005c22 <_Balloc+0x2e>
 8005c58:	2000      	movs	r0, #0
 8005c5a:	bd70      	pop	{r4, r5, r6, pc}
 8005c5c:	6802      	ldr	r2, [r0, #0]
 8005c5e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8005c62:	2300      	movs	r3, #0
 8005c64:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8005c68:	e7f7      	b.n	8005c5a <_Balloc+0x66>
 8005c6a:	bf00      	nop
 8005c6c:	08006b25 	.word	0x08006b25
 8005c70:	08006ba5 	.word	0x08006ba5

08005c74 <_Bfree>:
 8005c74:	b570      	push	{r4, r5, r6, lr}
 8005c76:	69c6      	ldr	r6, [r0, #28]
 8005c78:	4605      	mov	r5, r0
 8005c7a:	460c      	mov	r4, r1
 8005c7c:	b976      	cbnz	r6, 8005c9c <_Bfree+0x28>
 8005c7e:	2010      	movs	r0, #16
 8005c80:	f7ff ff02 	bl	8005a88 <malloc>
 8005c84:	4602      	mov	r2, r0
 8005c86:	61e8      	str	r0, [r5, #28]
 8005c88:	b920      	cbnz	r0, 8005c94 <_Bfree+0x20>
 8005c8a:	4b09      	ldr	r3, [pc, #36]	@ (8005cb0 <_Bfree+0x3c>)
 8005c8c:	4809      	ldr	r0, [pc, #36]	@ (8005cb4 <_Bfree+0x40>)
 8005c8e:	218f      	movs	r1, #143	@ 0x8f
 8005c90:	f000 fdd2 	bl	8006838 <__assert_func>
 8005c94:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8005c98:	6006      	str	r6, [r0, #0]
 8005c9a:	60c6      	str	r6, [r0, #12]
 8005c9c:	b13c      	cbz	r4, 8005cae <_Bfree+0x3a>
 8005c9e:	69eb      	ldr	r3, [r5, #28]
 8005ca0:	6862      	ldr	r2, [r4, #4]
 8005ca2:	68db      	ldr	r3, [r3, #12]
 8005ca4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8005ca8:	6021      	str	r1, [r4, #0]
 8005caa:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8005cae:	bd70      	pop	{r4, r5, r6, pc}
 8005cb0:	08006b25 	.word	0x08006b25
 8005cb4:	08006ba5 	.word	0x08006ba5

08005cb8 <__multadd>:
 8005cb8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005cbc:	690d      	ldr	r5, [r1, #16]
 8005cbe:	4607      	mov	r7, r0
 8005cc0:	460c      	mov	r4, r1
 8005cc2:	461e      	mov	r6, r3
 8005cc4:	f101 0c14 	add.w	ip, r1, #20
 8005cc8:	2000      	movs	r0, #0
 8005cca:	f8dc 3000 	ldr.w	r3, [ip]
 8005cce:	b299      	uxth	r1, r3
 8005cd0:	fb02 6101 	mla	r1, r2, r1, r6
 8005cd4:	0c1e      	lsrs	r6, r3, #16
 8005cd6:	0c0b      	lsrs	r3, r1, #16
 8005cd8:	fb02 3306 	mla	r3, r2, r6, r3
 8005cdc:	b289      	uxth	r1, r1
 8005cde:	3001      	adds	r0, #1
 8005ce0:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8005ce4:	4285      	cmp	r5, r0
 8005ce6:	f84c 1b04 	str.w	r1, [ip], #4
 8005cea:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8005cee:	dcec      	bgt.n	8005cca <__multadd+0x12>
 8005cf0:	b30e      	cbz	r6, 8005d36 <__multadd+0x7e>
 8005cf2:	68a3      	ldr	r3, [r4, #8]
 8005cf4:	42ab      	cmp	r3, r5
 8005cf6:	dc19      	bgt.n	8005d2c <__multadd+0x74>
 8005cf8:	6861      	ldr	r1, [r4, #4]
 8005cfa:	4638      	mov	r0, r7
 8005cfc:	3101      	adds	r1, #1
 8005cfe:	f7ff ff79 	bl	8005bf4 <_Balloc>
 8005d02:	4680      	mov	r8, r0
 8005d04:	b928      	cbnz	r0, 8005d12 <__multadd+0x5a>
 8005d06:	4602      	mov	r2, r0
 8005d08:	4b0c      	ldr	r3, [pc, #48]	@ (8005d3c <__multadd+0x84>)
 8005d0a:	480d      	ldr	r0, [pc, #52]	@ (8005d40 <__multadd+0x88>)
 8005d0c:	21ba      	movs	r1, #186	@ 0xba
 8005d0e:	f000 fd93 	bl	8006838 <__assert_func>
 8005d12:	6922      	ldr	r2, [r4, #16]
 8005d14:	3202      	adds	r2, #2
 8005d16:	f104 010c 	add.w	r1, r4, #12
 8005d1a:	0092      	lsls	r2, r2, #2
 8005d1c:	300c      	adds	r0, #12
 8005d1e:	f000 fd7d 	bl	800681c <memcpy>
 8005d22:	4621      	mov	r1, r4
 8005d24:	4638      	mov	r0, r7
 8005d26:	f7ff ffa5 	bl	8005c74 <_Bfree>
 8005d2a:	4644      	mov	r4, r8
 8005d2c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8005d30:	3501      	adds	r5, #1
 8005d32:	615e      	str	r6, [r3, #20]
 8005d34:	6125      	str	r5, [r4, #16]
 8005d36:	4620      	mov	r0, r4
 8005d38:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005d3c:	08006b94 	.word	0x08006b94
 8005d40:	08006ba5 	.word	0x08006ba5

08005d44 <__hi0bits>:
 8005d44:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8005d48:	4603      	mov	r3, r0
 8005d4a:	bf36      	itet	cc
 8005d4c:	0403      	lslcc	r3, r0, #16
 8005d4e:	2000      	movcs	r0, #0
 8005d50:	2010      	movcc	r0, #16
 8005d52:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005d56:	bf3c      	itt	cc
 8005d58:	021b      	lslcc	r3, r3, #8
 8005d5a:	3008      	addcc	r0, #8
 8005d5c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005d60:	bf3c      	itt	cc
 8005d62:	011b      	lslcc	r3, r3, #4
 8005d64:	3004      	addcc	r0, #4
 8005d66:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005d6a:	bf3c      	itt	cc
 8005d6c:	009b      	lslcc	r3, r3, #2
 8005d6e:	3002      	addcc	r0, #2
 8005d70:	2b00      	cmp	r3, #0
 8005d72:	db05      	blt.n	8005d80 <__hi0bits+0x3c>
 8005d74:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8005d78:	f100 0001 	add.w	r0, r0, #1
 8005d7c:	bf08      	it	eq
 8005d7e:	2020      	moveq	r0, #32
 8005d80:	4770      	bx	lr

08005d82 <__lo0bits>:
 8005d82:	6803      	ldr	r3, [r0, #0]
 8005d84:	4602      	mov	r2, r0
 8005d86:	f013 0007 	ands.w	r0, r3, #7
 8005d8a:	d00b      	beq.n	8005da4 <__lo0bits+0x22>
 8005d8c:	07d9      	lsls	r1, r3, #31
 8005d8e:	d421      	bmi.n	8005dd4 <__lo0bits+0x52>
 8005d90:	0798      	lsls	r0, r3, #30
 8005d92:	bf49      	itett	mi
 8005d94:	085b      	lsrmi	r3, r3, #1
 8005d96:	089b      	lsrpl	r3, r3, #2
 8005d98:	2001      	movmi	r0, #1
 8005d9a:	6013      	strmi	r3, [r2, #0]
 8005d9c:	bf5c      	itt	pl
 8005d9e:	6013      	strpl	r3, [r2, #0]
 8005da0:	2002      	movpl	r0, #2
 8005da2:	4770      	bx	lr
 8005da4:	b299      	uxth	r1, r3
 8005da6:	b909      	cbnz	r1, 8005dac <__lo0bits+0x2a>
 8005da8:	0c1b      	lsrs	r3, r3, #16
 8005daa:	2010      	movs	r0, #16
 8005dac:	b2d9      	uxtb	r1, r3
 8005dae:	b909      	cbnz	r1, 8005db4 <__lo0bits+0x32>
 8005db0:	3008      	adds	r0, #8
 8005db2:	0a1b      	lsrs	r3, r3, #8
 8005db4:	0719      	lsls	r1, r3, #28
 8005db6:	bf04      	itt	eq
 8005db8:	091b      	lsreq	r3, r3, #4
 8005dba:	3004      	addeq	r0, #4
 8005dbc:	0799      	lsls	r1, r3, #30
 8005dbe:	bf04      	itt	eq
 8005dc0:	089b      	lsreq	r3, r3, #2
 8005dc2:	3002      	addeq	r0, #2
 8005dc4:	07d9      	lsls	r1, r3, #31
 8005dc6:	d403      	bmi.n	8005dd0 <__lo0bits+0x4e>
 8005dc8:	085b      	lsrs	r3, r3, #1
 8005dca:	f100 0001 	add.w	r0, r0, #1
 8005dce:	d003      	beq.n	8005dd8 <__lo0bits+0x56>
 8005dd0:	6013      	str	r3, [r2, #0]
 8005dd2:	4770      	bx	lr
 8005dd4:	2000      	movs	r0, #0
 8005dd6:	4770      	bx	lr
 8005dd8:	2020      	movs	r0, #32
 8005dda:	4770      	bx	lr

08005ddc <__i2b>:
 8005ddc:	b510      	push	{r4, lr}
 8005dde:	460c      	mov	r4, r1
 8005de0:	2101      	movs	r1, #1
 8005de2:	f7ff ff07 	bl	8005bf4 <_Balloc>
 8005de6:	4602      	mov	r2, r0
 8005de8:	b928      	cbnz	r0, 8005df6 <__i2b+0x1a>
 8005dea:	4b05      	ldr	r3, [pc, #20]	@ (8005e00 <__i2b+0x24>)
 8005dec:	4805      	ldr	r0, [pc, #20]	@ (8005e04 <__i2b+0x28>)
 8005dee:	f240 1145 	movw	r1, #325	@ 0x145
 8005df2:	f000 fd21 	bl	8006838 <__assert_func>
 8005df6:	2301      	movs	r3, #1
 8005df8:	6144      	str	r4, [r0, #20]
 8005dfa:	6103      	str	r3, [r0, #16]
 8005dfc:	bd10      	pop	{r4, pc}
 8005dfe:	bf00      	nop
 8005e00:	08006b94 	.word	0x08006b94
 8005e04:	08006ba5 	.word	0x08006ba5

08005e08 <__multiply>:
 8005e08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005e0c:	4614      	mov	r4, r2
 8005e0e:	690a      	ldr	r2, [r1, #16]
 8005e10:	6923      	ldr	r3, [r4, #16]
 8005e12:	429a      	cmp	r2, r3
 8005e14:	bfa8      	it	ge
 8005e16:	4623      	movge	r3, r4
 8005e18:	460f      	mov	r7, r1
 8005e1a:	bfa4      	itt	ge
 8005e1c:	460c      	movge	r4, r1
 8005e1e:	461f      	movge	r7, r3
 8005e20:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8005e24:	f8d7 9010 	ldr.w	r9, [r7, #16]
 8005e28:	68a3      	ldr	r3, [r4, #8]
 8005e2a:	6861      	ldr	r1, [r4, #4]
 8005e2c:	eb0a 0609 	add.w	r6, sl, r9
 8005e30:	42b3      	cmp	r3, r6
 8005e32:	b085      	sub	sp, #20
 8005e34:	bfb8      	it	lt
 8005e36:	3101      	addlt	r1, #1
 8005e38:	f7ff fedc 	bl	8005bf4 <_Balloc>
 8005e3c:	b930      	cbnz	r0, 8005e4c <__multiply+0x44>
 8005e3e:	4602      	mov	r2, r0
 8005e40:	4b44      	ldr	r3, [pc, #272]	@ (8005f54 <__multiply+0x14c>)
 8005e42:	4845      	ldr	r0, [pc, #276]	@ (8005f58 <__multiply+0x150>)
 8005e44:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8005e48:	f000 fcf6 	bl	8006838 <__assert_func>
 8005e4c:	f100 0514 	add.w	r5, r0, #20
 8005e50:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8005e54:	462b      	mov	r3, r5
 8005e56:	2200      	movs	r2, #0
 8005e58:	4543      	cmp	r3, r8
 8005e5a:	d321      	bcc.n	8005ea0 <__multiply+0x98>
 8005e5c:	f107 0114 	add.w	r1, r7, #20
 8005e60:	f104 0214 	add.w	r2, r4, #20
 8005e64:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 8005e68:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 8005e6c:	9302      	str	r3, [sp, #8]
 8005e6e:	1b13      	subs	r3, r2, r4
 8005e70:	3b15      	subs	r3, #21
 8005e72:	f023 0303 	bic.w	r3, r3, #3
 8005e76:	3304      	adds	r3, #4
 8005e78:	f104 0715 	add.w	r7, r4, #21
 8005e7c:	42ba      	cmp	r2, r7
 8005e7e:	bf38      	it	cc
 8005e80:	2304      	movcc	r3, #4
 8005e82:	9301      	str	r3, [sp, #4]
 8005e84:	9b02      	ldr	r3, [sp, #8]
 8005e86:	9103      	str	r1, [sp, #12]
 8005e88:	428b      	cmp	r3, r1
 8005e8a:	d80c      	bhi.n	8005ea6 <__multiply+0x9e>
 8005e8c:	2e00      	cmp	r6, #0
 8005e8e:	dd03      	ble.n	8005e98 <__multiply+0x90>
 8005e90:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8005e94:	2b00      	cmp	r3, #0
 8005e96:	d05b      	beq.n	8005f50 <__multiply+0x148>
 8005e98:	6106      	str	r6, [r0, #16]
 8005e9a:	b005      	add	sp, #20
 8005e9c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005ea0:	f843 2b04 	str.w	r2, [r3], #4
 8005ea4:	e7d8      	b.n	8005e58 <__multiply+0x50>
 8005ea6:	f8b1 a000 	ldrh.w	sl, [r1]
 8005eaa:	f1ba 0f00 	cmp.w	sl, #0
 8005eae:	d024      	beq.n	8005efa <__multiply+0xf2>
 8005eb0:	f104 0e14 	add.w	lr, r4, #20
 8005eb4:	46a9      	mov	r9, r5
 8005eb6:	f04f 0c00 	mov.w	ip, #0
 8005eba:	f85e 7b04 	ldr.w	r7, [lr], #4
 8005ebe:	f8d9 3000 	ldr.w	r3, [r9]
 8005ec2:	fa1f fb87 	uxth.w	fp, r7
 8005ec6:	b29b      	uxth	r3, r3
 8005ec8:	fb0a 330b 	mla	r3, sl, fp, r3
 8005ecc:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 8005ed0:	f8d9 7000 	ldr.w	r7, [r9]
 8005ed4:	4463      	add	r3, ip
 8005ed6:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8005eda:	fb0a c70b 	mla	r7, sl, fp, ip
 8005ede:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 8005ee2:	b29b      	uxth	r3, r3
 8005ee4:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8005ee8:	4572      	cmp	r2, lr
 8005eea:	f849 3b04 	str.w	r3, [r9], #4
 8005eee:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8005ef2:	d8e2      	bhi.n	8005eba <__multiply+0xb2>
 8005ef4:	9b01      	ldr	r3, [sp, #4]
 8005ef6:	f845 c003 	str.w	ip, [r5, r3]
 8005efa:	9b03      	ldr	r3, [sp, #12]
 8005efc:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8005f00:	3104      	adds	r1, #4
 8005f02:	f1b9 0f00 	cmp.w	r9, #0
 8005f06:	d021      	beq.n	8005f4c <__multiply+0x144>
 8005f08:	682b      	ldr	r3, [r5, #0]
 8005f0a:	f104 0c14 	add.w	ip, r4, #20
 8005f0e:	46ae      	mov	lr, r5
 8005f10:	f04f 0a00 	mov.w	sl, #0
 8005f14:	f8bc b000 	ldrh.w	fp, [ip]
 8005f18:	f8be 7002 	ldrh.w	r7, [lr, #2]
 8005f1c:	fb09 770b 	mla	r7, r9, fp, r7
 8005f20:	4457      	add	r7, sl
 8005f22:	b29b      	uxth	r3, r3
 8005f24:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8005f28:	f84e 3b04 	str.w	r3, [lr], #4
 8005f2c:	f85c 3b04 	ldr.w	r3, [ip], #4
 8005f30:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8005f34:	f8be 3000 	ldrh.w	r3, [lr]
 8005f38:	fb09 330a 	mla	r3, r9, sl, r3
 8005f3c:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 8005f40:	4562      	cmp	r2, ip
 8005f42:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8005f46:	d8e5      	bhi.n	8005f14 <__multiply+0x10c>
 8005f48:	9f01      	ldr	r7, [sp, #4]
 8005f4a:	51eb      	str	r3, [r5, r7]
 8005f4c:	3504      	adds	r5, #4
 8005f4e:	e799      	b.n	8005e84 <__multiply+0x7c>
 8005f50:	3e01      	subs	r6, #1
 8005f52:	e79b      	b.n	8005e8c <__multiply+0x84>
 8005f54:	08006b94 	.word	0x08006b94
 8005f58:	08006ba5 	.word	0x08006ba5

08005f5c <__pow5mult>:
 8005f5c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005f60:	4615      	mov	r5, r2
 8005f62:	f012 0203 	ands.w	r2, r2, #3
 8005f66:	4607      	mov	r7, r0
 8005f68:	460e      	mov	r6, r1
 8005f6a:	d007      	beq.n	8005f7c <__pow5mult+0x20>
 8005f6c:	4c25      	ldr	r4, [pc, #148]	@ (8006004 <__pow5mult+0xa8>)
 8005f6e:	3a01      	subs	r2, #1
 8005f70:	2300      	movs	r3, #0
 8005f72:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8005f76:	f7ff fe9f 	bl	8005cb8 <__multadd>
 8005f7a:	4606      	mov	r6, r0
 8005f7c:	10ad      	asrs	r5, r5, #2
 8005f7e:	d03d      	beq.n	8005ffc <__pow5mult+0xa0>
 8005f80:	69fc      	ldr	r4, [r7, #28]
 8005f82:	b97c      	cbnz	r4, 8005fa4 <__pow5mult+0x48>
 8005f84:	2010      	movs	r0, #16
 8005f86:	f7ff fd7f 	bl	8005a88 <malloc>
 8005f8a:	4602      	mov	r2, r0
 8005f8c:	61f8      	str	r0, [r7, #28]
 8005f8e:	b928      	cbnz	r0, 8005f9c <__pow5mult+0x40>
 8005f90:	4b1d      	ldr	r3, [pc, #116]	@ (8006008 <__pow5mult+0xac>)
 8005f92:	481e      	ldr	r0, [pc, #120]	@ (800600c <__pow5mult+0xb0>)
 8005f94:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8005f98:	f000 fc4e 	bl	8006838 <__assert_func>
 8005f9c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8005fa0:	6004      	str	r4, [r0, #0]
 8005fa2:	60c4      	str	r4, [r0, #12]
 8005fa4:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8005fa8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8005fac:	b94c      	cbnz	r4, 8005fc2 <__pow5mult+0x66>
 8005fae:	f240 2171 	movw	r1, #625	@ 0x271
 8005fb2:	4638      	mov	r0, r7
 8005fb4:	f7ff ff12 	bl	8005ddc <__i2b>
 8005fb8:	2300      	movs	r3, #0
 8005fba:	f8c8 0008 	str.w	r0, [r8, #8]
 8005fbe:	4604      	mov	r4, r0
 8005fc0:	6003      	str	r3, [r0, #0]
 8005fc2:	f04f 0900 	mov.w	r9, #0
 8005fc6:	07eb      	lsls	r3, r5, #31
 8005fc8:	d50a      	bpl.n	8005fe0 <__pow5mult+0x84>
 8005fca:	4631      	mov	r1, r6
 8005fcc:	4622      	mov	r2, r4
 8005fce:	4638      	mov	r0, r7
 8005fd0:	f7ff ff1a 	bl	8005e08 <__multiply>
 8005fd4:	4631      	mov	r1, r6
 8005fd6:	4680      	mov	r8, r0
 8005fd8:	4638      	mov	r0, r7
 8005fda:	f7ff fe4b 	bl	8005c74 <_Bfree>
 8005fde:	4646      	mov	r6, r8
 8005fe0:	106d      	asrs	r5, r5, #1
 8005fe2:	d00b      	beq.n	8005ffc <__pow5mult+0xa0>
 8005fe4:	6820      	ldr	r0, [r4, #0]
 8005fe6:	b938      	cbnz	r0, 8005ff8 <__pow5mult+0x9c>
 8005fe8:	4622      	mov	r2, r4
 8005fea:	4621      	mov	r1, r4
 8005fec:	4638      	mov	r0, r7
 8005fee:	f7ff ff0b 	bl	8005e08 <__multiply>
 8005ff2:	6020      	str	r0, [r4, #0]
 8005ff4:	f8c0 9000 	str.w	r9, [r0]
 8005ff8:	4604      	mov	r4, r0
 8005ffa:	e7e4      	b.n	8005fc6 <__pow5mult+0x6a>
 8005ffc:	4630      	mov	r0, r6
 8005ffe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006002:	bf00      	nop
 8006004:	08006c00 	.word	0x08006c00
 8006008:	08006b25 	.word	0x08006b25
 800600c:	08006ba5 	.word	0x08006ba5

08006010 <__lshift>:
 8006010:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006014:	460c      	mov	r4, r1
 8006016:	6849      	ldr	r1, [r1, #4]
 8006018:	6923      	ldr	r3, [r4, #16]
 800601a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800601e:	68a3      	ldr	r3, [r4, #8]
 8006020:	4607      	mov	r7, r0
 8006022:	4691      	mov	r9, r2
 8006024:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8006028:	f108 0601 	add.w	r6, r8, #1
 800602c:	42b3      	cmp	r3, r6
 800602e:	db0b      	blt.n	8006048 <__lshift+0x38>
 8006030:	4638      	mov	r0, r7
 8006032:	f7ff fddf 	bl	8005bf4 <_Balloc>
 8006036:	4605      	mov	r5, r0
 8006038:	b948      	cbnz	r0, 800604e <__lshift+0x3e>
 800603a:	4602      	mov	r2, r0
 800603c:	4b28      	ldr	r3, [pc, #160]	@ (80060e0 <__lshift+0xd0>)
 800603e:	4829      	ldr	r0, [pc, #164]	@ (80060e4 <__lshift+0xd4>)
 8006040:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8006044:	f000 fbf8 	bl	8006838 <__assert_func>
 8006048:	3101      	adds	r1, #1
 800604a:	005b      	lsls	r3, r3, #1
 800604c:	e7ee      	b.n	800602c <__lshift+0x1c>
 800604e:	2300      	movs	r3, #0
 8006050:	f100 0114 	add.w	r1, r0, #20
 8006054:	f100 0210 	add.w	r2, r0, #16
 8006058:	4618      	mov	r0, r3
 800605a:	4553      	cmp	r3, sl
 800605c:	db33      	blt.n	80060c6 <__lshift+0xb6>
 800605e:	6920      	ldr	r0, [r4, #16]
 8006060:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8006064:	f104 0314 	add.w	r3, r4, #20
 8006068:	f019 091f 	ands.w	r9, r9, #31
 800606c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8006070:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8006074:	d02b      	beq.n	80060ce <__lshift+0xbe>
 8006076:	f1c9 0e20 	rsb	lr, r9, #32
 800607a:	468a      	mov	sl, r1
 800607c:	2200      	movs	r2, #0
 800607e:	6818      	ldr	r0, [r3, #0]
 8006080:	fa00 f009 	lsl.w	r0, r0, r9
 8006084:	4310      	orrs	r0, r2
 8006086:	f84a 0b04 	str.w	r0, [sl], #4
 800608a:	f853 2b04 	ldr.w	r2, [r3], #4
 800608e:	459c      	cmp	ip, r3
 8006090:	fa22 f20e 	lsr.w	r2, r2, lr
 8006094:	d8f3      	bhi.n	800607e <__lshift+0x6e>
 8006096:	ebac 0304 	sub.w	r3, ip, r4
 800609a:	3b15      	subs	r3, #21
 800609c:	f023 0303 	bic.w	r3, r3, #3
 80060a0:	3304      	adds	r3, #4
 80060a2:	f104 0015 	add.w	r0, r4, #21
 80060a6:	4584      	cmp	ip, r0
 80060a8:	bf38      	it	cc
 80060aa:	2304      	movcc	r3, #4
 80060ac:	50ca      	str	r2, [r1, r3]
 80060ae:	b10a      	cbz	r2, 80060b4 <__lshift+0xa4>
 80060b0:	f108 0602 	add.w	r6, r8, #2
 80060b4:	3e01      	subs	r6, #1
 80060b6:	4638      	mov	r0, r7
 80060b8:	612e      	str	r6, [r5, #16]
 80060ba:	4621      	mov	r1, r4
 80060bc:	f7ff fdda 	bl	8005c74 <_Bfree>
 80060c0:	4628      	mov	r0, r5
 80060c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80060c6:	f842 0f04 	str.w	r0, [r2, #4]!
 80060ca:	3301      	adds	r3, #1
 80060cc:	e7c5      	b.n	800605a <__lshift+0x4a>
 80060ce:	3904      	subs	r1, #4
 80060d0:	f853 2b04 	ldr.w	r2, [r3], #4
 80060d4:	f841 2f04 	str.w	r2, [r1, #4]!
 80060d8:	459c      	cmp	ip, r3
 80060da:	d8f9      	bhi.n	80060d0 <__lshift+0xc0>
 80060dc:	e7ea      	b.n	80060b4 <__lshift+0xa4>
 80060de:	bf00      	nop
 80060e0:	08006b94 	.word	0x08006b94
 80060e4:	08006ba5 	.word	0x08006ba5

080060e8 <__mcmp>:
 80060e8:	690a      	ldr	r2, [r1, #16]
 80060ea:	4603      	mov	r3, r0
 80060ec:	6900      	ldr	r0, [r0, #16]
 80060ee:	1a80      	subs	r0, r0, r2
 80060f0:	b530      	push	{r4, r5, lr}
 80060f2:	d10e      	bne.n	8006112 <__mcmp+0x2a>
 80060f4:	3314      	adds	r3, #20
 80060f6:	3114      	adds	r1, #20
 80060f8:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80060fc:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8006100:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8006104:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8006108:	4295      	cmp	r5, r2
 800610a:	d003      	beq.n	8006114 <__mcmp+0x2c>
 800610c:	d205      	bcs.n	800611a <__mcmp+0x32>
 800610e:	f04f 30ff 	mov.w	r0, #4294967295
 8006112:	bd30      	pop	{r4, r5, pc}
 8006114:	42a3      	cmp	r3, r4
 8006116:	d3f3      	bcc.n	8006100 <__mcmp+0x18>
 8006118:	e7fb      	b.n	8006112 <__mcmp+0x2a>
 800611a:	2001      	movs	r0, #1
 800611c:	e7f9      	b.n	8006112 <__mcmp+0x2a>
	...

08006120 <__mdiff>:
 8006120:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006124:	4689      	mov	r9, r1
 8006126:	4606      	mov	r6, r0
 8006128:	4611      	mov	r1, r2
 800612a:	4648      	mov	r0, r9
 800612c:	4614      	mov	r4, r2
 800612e:	f7ff ffdb 	bl	80060e8 <__mcmp>
 8006132:	1e05      	subs	r5, r0, #0
 8006134:	d112      	bne.n	800615c <__mdiff+0x3c>
 8006136:	4629      	mov	r1, r5
 8006138:	4630      	mov	r0, r6
 800613a:	f7ff fd5b 	bl	8005bf4 <_Balloc>
 800613e:	4602      	mov	r2, r0
 8006140:	b928      	cbnz	r0, 800614e <__mdiff+0x2e>
 8006142:	4b3f      	ldr	r3, [pc, #252]	@ (8006240 <__mdiff+0x120>)
 8006144:	f240 2137 	movw	r1, #567	@ 0x237
 8006148:	483e      	ldr	r0, [pc, #248]	@ (8006244 <__mdiff+0x124>)
 800614a:	f000 fb75 	bl	8006838 <__assert_func>
 800614e:	2301      	movs	r3, #1
 8006150:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8006154:	4610      	mov	r0, r2
 8006156:	b003      	add	sp, #12
 8006158:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800615c:	bfbc      	itt	lt
 800615e:	464b      	movlt	r3, r9
 8006160:	46a1      	movlt	r9, r4
 8006162:	4630      	mov	r0, r6
 8006164:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8006168:	bfba      	itte	lt
 800616a:	461c      	movlt	r4, r3
 800616c:	2501      	movlt	r5, #1
 800616e:	2500      	movge	r5, #0
 8006170:	f7ff fd40 	bl	8005bf4 <_Balloc>
 8006174:	4602      	mov	r2, r0
 8006176:	b918      	cbnz	r0, 8006180 <__mdiff+0x60>
 8006178:	4b31      	ldr	r3, [pc, #196]	@ (8006240 <__mdiff+0x120>)
 800617a:	f240 2145 	movw	r1, #581	@ 0x245
 800617e:	e7e3      	b.n	8006148 <__mdiff+0x28>
 8006180:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8006184:	6926      	ldr	r6, [r4, #16]
 8006186:	60c5      	str	r5, [r0, #12]
 8006188:	f109 0310 	add.w	r3, r9, #16
 800618c:	f109 0514 	add.w	r5, r9, #20
 8006190:	f104 0e14 	add.w	lr, r4, #20
 8006194:	f100 0b14 	add.w	fp, r0, #20
 8006198:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800619c:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 80061a0:	9301      	str	r3, [sp, #4]
 80061a2:	46d9      	mov	r9, fp
 80061a4:	f04f 0c00 	mov.w	ip, #0
 80061a8:	9b01      	ldr	r3, [sp, #4]
 80061aa:	f85e 0b04 	ldr.w	r0, [lr], #4
 80061ae:	f853 af04 	ldr.w	sl, [r3, #4]!
 80061b2:	9301      	str	r3, [sp, #4]
 80061b4:	fa1f f38a 	uxth.w	r3, sl
 80061b8:	4619      	mov	r1, r3
 80061ba:	b283      	uxth	r3, r0
 80061bc:	1acb      	subs	r3, r1, r3
 80061be:	0c00      	lsrs	r0, r0, #16
 80061c0:	4463      	add	r3, ip
 80061c2:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 80061c6:	eb00 4023 	add.w	r0, r0, r3, asr #16
 80061ca:	b29b      	uxth	r3, r3
 80061cc:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 80061d0:	4576      	cmp	r6, lr
 80061d2:	f849 3b04 	str.w	r3, [r9], #4
 80061d6:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80061da:	d8e5      	bhi.n	80061a8 <__mdiff+0x88>
 80061dc:	1b33      	subs	r3, r6, r4
 80061de:	3b15      	subs	r3, #21
 80061e0:	f023 0303 	bic.w	r3, r3, #3
 80061e4:	3415      	adds	r4, #21
 80061e6:	3304      	adds	r3, #4
 80061e8:	42a6      	cmp	r6, r4
 80061ea:	bf38      	it	cc
 80061ec:	2304      	movcc	r3, #4
 80061ee:	441d      	add	r5, r3
 80061f0:	445b      	add	r3, fp
 80061f2:	461e      	mov	r6, r3
 80061f4:	462c      	mov	r4, r5
 80061f6:	4544      	cmp	r4, r8
 80061f8:	d30e      	bcc.n	8006218 <__mdiff+0xf8>
 80061fa:	f108 0103 	add.w	r1, r8, #3
 80061fe:	1b49      	subs	r1, r1, r5
 8006200:	f021 0103 	bic.w	r1, r1, #3
 8006204:	3d03      	subs	r5, #3
 8006206:	45a8      	cmp	r8, r5
 8006208:	bf38      	it	cc
 800620a:	2100      	movcc	r1, #0
 800620c:	440b      	add	r3, r1
 800620e:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8006212:	b191      	cbz	r1, 800623a <__mdiff+0x11a>
 8006214:	6117      	str	r7, [r2, #16]
 8006216:	e79d      	b.n	8006154 <__mdiff+0x34>
 8006218:	f854 1b04 	ldr.w	r1, [r4], #4
 800621c:	46e6      	mov	lr, ip
 800621e:	0c08      	lsrs	r0, r1, #16
 8006220:	fa1c fc81 	uxtah	ip, ip, r1
 8006224:	4471      	add	r1, lr
 8006226:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800622a:	b289      	uxth	r1, r1
 800622c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8006230:	f846 1b04 	str.w	r1, [r6], #4
 8006234:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8006238:	e7dd      	b.n	80061f6 <__mdiff+0xd6>
 800623a:	3f01      	subs	r7, #1
 800623c:	e7e7      	b.n	800620e <__mdiff+0xee>
 800623e:	bf00      	nop
 8006240:	08006b94 	.word	0x08006b94
 8006244:	08006ba5 	.word	0x08006ba5

08006248 <__d2b>:
 8006248:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800624c:	460f      	mov	r7, r1
 800624e:	2101      	movs	r1, #1
 8006250:	ec59 8b10 	vmov	r8, r9, d0
 8006254:	4616      	mov	r6, r2
 8006256:	f7ff fccd 	bl	8005bf4 <_Balloc>
 800625a:	4604      	mov	r4, r0
 800625c:	b930      	cbnz	r0, 800626c <__d2b+0x24>
 800625e:	4602      	mov	r2, r0
 8006260:	4b23      	ldr	r3, [pc, #140]	@ (80062f0 <__d2b+0xa8>)
 8006262:	4824      	ldr	r0, [pc, #144]	@ (80062f4 <__d2b+0xac>)
 8006264:	f240 310f 	movw	r1, #783	@ 0x30f
 8006268:	f000 fae6 	bl	8006838 <__assert_func>
 800626c:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8006270:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8006274:	b10d      	cbz	r5, 800627a <__d2b+0x32>
 8006276:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800627a:	9301      	str	r3, [sp, #4]
 800627c:	f1b8 0300 	subs.w	r3, r8, #0
 8006280:	d023      	beq.n	80062ca <__d2b+0x82>
 8006282:	4668      	mov	r0, sp
 8006284:	9300      	str	r3, [sp, #0]
 8006286:	f7ff fd7c 	bl	8005d82 <__lo0bits>
 800628a:	e9dd 1200 	ldrd	r1, r2, [sp]
 800628e:	b1d0      	cbz	r0, 80062c6 <__d2b+0x7e>
 8006290:	f1c0 0320 	rsb	r3, r0, #32
 8006294:	fa02 f303 	lsl.w	r3, r2, r3
 8006298:	430b      	orrs	r3, r1
 800629a:	40c2      	lsrs	r2, r0
 800629c:	6163      	str	r3, [r4, #20]
 800629e:	9201      	str	r2, [sp, #4]
 80062a0:	9b01      	ldr	r3, [sp, #4]
 80062a2:	61a3      	str	r3, [r4, #24]
 80062a4:	2b00      	cmp	r3, #0
 80062a6:	bf0c      	ite	eq
 80062a8:	2201      	moveq	r2, #1
 80062aa:	2202      	movne	r2, #2
 80062ac:	6122      	str	r2, [r4, #16]
 80062ae:	b1a5      	cbz	r5, 80062da <__d2b+0x92>
 80062b0:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 80062b4:	4405      	add	r5, r0
 80062b6:	603d      	str	r5, [r7, #0]
 80062b8:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 80062bc:	6030      	str	r0, [r6, #0]
 80062be:	4620      	mov	r0, r4
 80062c0:	b003      	add	sp, #12
 80062c2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80062c6:	6161      	str	r1, [r4, #20]
 80062c8:	e7ea      	b.n	80062a0 <__d2b+0x58>
 80062ca:	a801      	add	r0, sp, #4
 80062cc:	f7ff fd59 	bl	8005d82 <__lo0bits>
 80062d0:	9b01      	ldr	r3, [sp, #4]
 80062d2:	6163      	str	r3, [r4, #20]
 80062d4:	3020      	adds	r0, #32
 80062d6:	2201      	movs	r2, #1
 80062d8:	e7e8      	b.n	80062ac <__d2b+0x64>
 80062da:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80062de:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 80062e2:	6038      	str	r0, [r7, #0]
 80062e4:	6918      	ldr	r0, [r3, #16]
 80062e6:	f7ff fd2d 	bl	8005d44 <__hi0bits>
 80062ea:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80062ee:	e7e5      	b.n	80062bc <__d2b+0x74>
 80062f0:	08006b94 	.word	0x08006b94
 80062f4:	08006ba5 	.word	0x08006ba5

080062f8 <__sfputc_r>:
 80062f8:	6893      	ldr	r3, [r2, #8]
 80062fa:	3b01      	subs	r3, #1
 80062fc:	2b00      	cmp	r3, #0
 80062fe:	b410      	push	{r4}
 8006300:	6093      	str	r3, [r2, #8]
 8006302:	da08      	bge.n	8006316 <__sfputc_r+0x1e>
 8006304:	6994      	ldr	r4, [r2, #24]
 8006306:	42a3      	cmp	r3, r4
 8006308:	db01      	blt.n	800630e <__sfputc_r+0x16>
 800630a:	290a      	cmp	r1, #10
 800630c:	d103      	bne.n	8006316 <__sfputc_r+0x1e>
 800630e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006312:	f000 b9df 	b.w	80066d4 <__swbuf_r>
 8006316:	6813      	ldr	r3, [r2, #0]
 8006318:	1c58      	adds	r0, r3, #1
 800631a:	6010      	str	r0, [r2, #0]
 800631c:	7019      	strb	r1, [r3, #0]
 800631e:	4608      	mov	r0, r1
 8006320:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006324:	4770      	bx	lr

08006326 <__sfputs_r>:
 8006326:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006328:	4606      	mov	r6, r0
 800632a:	460f      	mov	r7, r1
 800632c:	4614      	mov	r4, r2
 800632e:	18d5      	adds	r5, r2, r3
 8006330:	42ac      	cmp	r4, r5
 8006332:	d101      	bne.n	8006338 <__sfputs_r+0x12>
 8006334:	2000      	movs	r0, #0
 8006336:	e007      	b.n	8006348 <__sfputs_r+0x22>
 8006338:	f814 1b01 	ldrb.w	r1, [r4], #1
 800633c:	463a      	mov	r2, r7
 800633e:	4630      	mov	r0, r6
 8006340:	f7ff ffda 	bl	80062f8 <__sfputc_r>
 8006344:	1c43      	adds	r3, r0, #1
 8006346:	d1f3      	bne.n	8006330 <__sfputs_r+0xa>
 8006348:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800634c <_vfiprintf_r>:
 800634c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006350:	460d      	mov	r5, r1
 8006352:	b09d      	sub	sp, #116	@ 0x74
 8006354:	4614      	mov	r4, r2
 8006356:	4698      	mov	r8, r3
 8006358:	4606      	mov	r6, r0
 800635a:	b118      	cbz	r0, 8006364 <_vfiprintf_r+0x18>
 800635c:	6a03      	ldr	r3, [r0, #32]
 800635e:	b90b      	cbnz	r3, 8006364 <_vfiprintf_r+0x18>
 8006360:	f7fe fc5e 	bl	8004c20 <__sinit>
 8006364:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006366:	07d9      	lsls	r1, r3, #31
 8006368:	d405      	bmi.n	8006376 <_vfiprintf_r+0x2a>
 800636a:	89ab      	ldrh	r3, [r5, #12]
 800636c:	059a      	lsls	r2, r3, #22
 800636e:	d402      	bmi.n	8006376 <_vfiprintf_r+0x2a>
 8006370:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8006372:	f7fe fd5e 	bl	8004e32 <__retarget_lock_acquire_recursive>
 8006376:	89ab      	ldrh	r3, [r5, #12]
 8006378:	071b      	lsls	r3, r3, #28
 800637a:	d501      	bpl.n	8006380 <_vfiprintf_r+0x34>
 800637c:	692b      	ldr	r3, [r5, #16]
 800637e:	b99b      	cbnz	r3, 80063a8 <_vfiprintf_r+0x5c>
 8006380:	4629      	mov	r1, r5
 8006382:	4630      	mov	r0, r6
 8006384:	f000 f9e4 	bl	8006750 <__swsetup_r>
 8006388:	b170      	cbz	r0, 80063a8 <_vfiprintf_r+0x5c>
 800638a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800638c:	07dc      	lsls	r4, r3, #31
 800638e:	d504      	bpl.n	800639a <_vfiprintf_r+0x4e>
 8006390:	f04f 30ff 	mov.w	r0, #4294967295
 8006394:	b01d      	add	sp, #116	@ 0x74
 8006396:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800639a:	89ab      	ldrh	r3, [r5, #12]
 800639c:	0598      	lsls	r0, r3, #22
 800639e:	d4f7      	bmi.n	8006390 <_vfiprintf_r+0x44>
 80063a0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80063a2:	f7fe fd47 	bl	8004e34 <__retarget_lock_release_recursive>
 80063a6:	e7f3      	b.n	8006390 <_vfiprintf_r+0x44>
 80063a8:	2300      	movs	r3, #0
 80063aa:	9309      	str	r3, [sp, #36]	@ 0x24
 80063ac:	2320      	movs	r3, #32
 80063ae:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80063b2:	f8cd 800c 	str.w	r8, [sp, #12]
 80063b6:	2330      	movs	r3, #48	@ 0x30
 80063b8:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8006568 <_vfiprintf_r+0x21c>
 80063bc:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80063c0:	f04f 0901 	mov.w	r9, #1
 80063c4:	4623      	mov	r3, r4
 80063c6:	469a      	mov	sl, r3
 80063c8:	f813 2b01 	ldrb.w	r2, [r3], #1
 80063cc:	b10a      	cbz	r2, 80063d2 <_vfiprintf_r+0x86>
 80063ce:	2a25      	cmp	r2, #37	@ 0x25
 80063d0:	d1f9      	bne.n	80063c6 <_vfiprintf_r+0x7a>
 80063d2:	ebba 0b04 	subs.w	fp, sl, r4
 80063d6:	d00b      	beq.n	80063f0 <_vfiprintf_r+0xa4>
 80063d8:	465b      	mov	r3, fp
 80063da:	4622      	mov	r2, r4
 80063dc:	4629      	mov	r1, r5
 80063de:	4630      	mov	r0, r6
 80063e0:	f7ff ffa1 	bl	8006326 <__sfputs_r>
 80063e4:	3001      	adds	r0, #1
 80063e6:	f000 80a7 	beq.w	8006538 <_vfiprintf_r+0x1ec>
 80063ea:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80063ec:	445a      	add	r2, fp
 80063ee:	9209      	str	r2, [sp, #36]	@ 0x24
 80063f0:	f89a 3000 	ldrb.w	r3, [sl]
 80063f4:	2b00      	cmp	r3, #0
 80063f6:	f000 809f 	beq.w	8006538 <_vfiprintf_r+0x1ec>
 80063fa:	2300      	movs	r3, #0
 80063fc:	f04f 32ff 	mov.w	r2, #4294967295
 8006400:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006404:	f10a 0a01 	add.w	sl, sl, #1
 8006408:	9304      	str	r3, [sp, #16]
 800640a:	9307      	str	r3, [sp, #28]
 800640c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8006410:	931a      	str	r3, [sp, #104]	@ 0x68
 8006412:	4654      	mov	r4, sl
 8006414:	2205      	movs	r2, #5
 8006416:	f814 1b01 	ldrb.w	r1, [r4], #1
 800641a:	4853      	ldr	r0, [pc, #332]	@ (8006568 <_vfiprintf_r+0x21c>)
 800641c:	f7f9 ff10 	bl	8000240 <memchr>
 8006420:	9a04      	ldr	r2, [sp, #16]
 8006422:	b9d8      	cbnz	r0, 800645c <_vfiprintf_r+0x110>
 8006424:	06d1      	lsls	r1, r2, #27
 8006426:	bf44      	itt	mi
 8006428:	2320      	movmi	r3, #32
 800642a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800642e:	0713      	lsls	r3, r2, #28
 8006430:	bf44      	itt	mi
 8006432:	232b      	movmi	r3, #43	@ 0x2b
 8006434:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006438:	f89a 3000 	ldrb.w	r3, [sl]
 800643c:	2b2a      	cmp	r3, #42	@ 0x2a
 800643e:	d015      	beq.n	800646c <_vfiprintf_r+0x120>
 8006440:	9a07      	ldr	r2, [sp, #28]
 8006442:	4654      	mov	r4, sl
 8006444:	2000      	movs	r0, #0
 8006446:	f04f 0c0a 	mov.w	ip, #10
 800644a:	4621      	mov	r1, r4
 800644c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006450:	3b30      	subs	r3, #48	@ 0x30
 8006452:	2b09      	cmp	r3, #9
 8006454:	d94b      	bls.n	80064ee <_vfiprintf_r+0x1a2>
 8006456:	b1b0      	cbz	r0, 8006486 <_vfiprintf_r+0x13a>
 8006458:	9207      	str	r2, [sp, #28]
 800645a:	e014      	b.n	8006486 <_vfiprintf_r+0x13a>
 800645c:	eba0 0308 	sub.w	r3, r0, r8
 8006460:	fa09 f303 	lsl.w	r3, r9, r3
 8006464:	4313      	orrs	r3, r2
 8006466:	9304      	str	r3, [sp, #16]
 8006468:	46a2      	mov	sl, r4
 800646a:	e7d2      	b.n	8006412 <_vfiprintf_r+0xc6>
 800646c:	9b03      	ldr	r3, [sp, #12]
 800646e:	1d19      	adds	r1, r3, #4
 8006470:	681b      	ldr	r3, [r3, #0]
 8006472:	9103      	str	r1, [sp, #12]
 8006474:	2b00      	cmp	r3, #0
 8006476:	bfbb      	ittet	lt
 8006478:	425b      	neglt	r3, r3
 800647a:	f042 0202 	orrlt.w	r2, r2, #2
 800647e:	9307      	strge	r3, [sp, #28]
 8006480:	9307      	strlt	r3, [sp, #28]
 8006482:	bfb8      	it	lt
 8006484:	9204      	strlt	r2, [sp, #16]
 8006486:	7823      	ldrb	r3, [r4, #0]
 8006488:	2b2e      	cmp	r3, #46	@ 0x2e
 800648a:	d10a      	bne.n	80064a2 <_vfiprintf_r+0x156>
 800648c:	7863      	ldrb	r3, [r4, #1]
 800648e:	2b2a      	cmp	r3, #42	@ 0x2a
 8006490:	d132      	bne.n	80064f8 <_vfiprintf_r+0x1ac>
 8006492:	9b03      	ldr	r3, [sp, #12]
 8006494:	1d1a      	adds	r2, r3, #4
 8006496:	681b      	ldr	r3, [r3, #0]
 8006498:	9203      	str	r2, [sp, #12]
 800649a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800649e:	3402      	adds	r4, #2
 80064a0:	9305      	str	r3, [sp, #20]
 80064a2:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8006578 <_vfiprintf_r+0x22c>
 80064a6:	7821      	ldrb	r1, [r4, #0]
 80064a8:	2203      	movs	r2, #3
 80064aa:	4650      	mov	r0, sl
 80064ac:	f7f9 fec8 	bl	8000240 <memchr>
 80064b0:	b138      	cbz	r0, 80064c2 <_vfiprintf_r+0x176>
 80064b2:	9b04      	ldr	r3, [sp, #16]
 80064b4:	eba0 000a 	sub.w	r0, r0, sl
 80064b8:	2240      	movs	r2, #64	@ 0x40
 80064ba:	4082      	lsls	r2, r0
 80064bc:	4313      	orrs	r3, r2
 80064be:	3401      	adds	r4, #1
 80064c0:	9304      	str	r3, [sp, #16]
 80064c2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80064c6:	4829      	ldr	r0, [pc, #164]	@ (800656c <_vfiprintf_r+0x220>)
 80064c8:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80064cc:	2206      	movs	r2, #6
 80064ce:	f7f9 feb7 	bl	8000240 <memchr>
 80064d2:	2800      	cmp	r0, #0
 80064d4:	d03f      	beq.n	8006556 <_vfiprintf_r+0x20a>
 80064d6:	4b26      	ldr	r3, [pc, #152]	@ (8006570 <_vfiprintf_r+0x224>)
 80064d8:	bb1b      	cbnz	r3, 8006522 <_vfiprintf_r+0x1d6>
 80064da:	9b03      	ldr	r3, [sp, #12]
 80064dc:	3307      	adds	r3, #7
 80064de:	f023 0307 	bic.w	r3, r3, #7
 80064e2:	3308      	adds	r3, #8
 80064e4:	9303      	str	r3, [sp, #12]
 80064e6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80064e8:	443b      	add	r3, r7
 80064ea:	9309      	str	r3, [sp, #36]	@ 0x24
 80064ec:	e76a      	b.n	80063c4 <_vfiprintf_r+0x78>
 80064ee:	fb0c 3202 	mla	r2, ip, r2, r3
 80064f2:	460c      	mov	r4, r1
 80064f4:	2001      	movs	r0, #1
 80064f6:	e7a8      	b.n	800644a <_vfiprintf_r+0xfe>
 80064f8:	2300      	movs	r3, #0
 80064fa:	3401      	adds	r4, #1
 80064fc:	9305      	str	r3, [sp, #20]
 80064fe:	4619      	mov	r1, r3
 8006500:	f04f 0c0a 	mov.w	ip, #10
 8006504:	4620      	mov	r0, r4
 8006506:	f810 2b01 	ldrb.w	r2, [r0], #1
 800650a:	3a30      	subs	r2, #48	@ 0x30
 800650c:	2a09      	cmp	r2, #9
 800650e:	d903      	bls.n	8006518 <_vfiprintf_r+0x1cc>
 8006510:	2b00      	cmp	r3, #0
 8006512:	d0c6      	beq.n	80064a2 <_vfiprintf_r+0x156>
 8006514:	9105      	str	r1, [sp, #20]
 8006516:	e7c4      	b.n	80064a2 <_vfiprintf_r+0x156>
 8006518:	fb0c 2101 	mla	r1, ip, r1, r2
 800651c:	4604      	mov	r4, r0
 800651e:	2301      	movs	r3, #1
 8006520:	e7f0      	b.n	8006504 <_vfiprintf_r+0x1b8>
 8006522:	ab03      	add	r3, sp, #12
 8006524:	9300      	str	r3, [sp, #0]
 8006526:	462a      	mov	r2, r5
 8006528:	4b12      	ldr	r3, [pc, #72]	@ (8006574 <_vfiprintf_r+0x228>)
 800652a:	a904      	add	r1, sp, #16
 800652c:	4630      	mov	r0, r6
 800652e:	f7fd ff43 	bl	80043b8 <_printf_float>
 8006532:	4607      	mov	r7, r0
 8006534:	1c78      	adds	r0, r7, #1
 8006536:	d1d6      	bne.n	80064e6 <_vfiprintf_r+0x19a>
 8006538:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800653a:	07d9      	lsls	r1, r3, #31
 800653c:	d405      	bmi.n	800654a <_vfiprintf_r+0x1fe>
 800653e:	89ab      	ldrh	r3, [r5, #12]
 8006540:	059a      	lsls	r2, r3, #22
 8006542:	d402      	bmi.n	800654a <_vfiprintf_r+0x1fe>
 8006544:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8006546:	f7fe fc75 	bl	8004e34 <__retarget_lock_release_recursive>
 800654a:	89ab      	ldrh	r3, [r5, #12]
 800654c:	065b      	lsls	r3, r3, #25
 800654e:	f53f af1f 	bmi.w	8006390 <_vfiprintf_r+0x44>
 8006552:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006554:	e71e      	b.n	8006394 <_vfiprintf_r+0x48>
 8006556:	ab03      	add	r3, sp, #12
 8006558:	9300      	str	r3, [sp, #0]
 800655a:	462a      	mov	r2, r5
 800655c:	4b05      	ldr	r3, [pc, #20]	@ (8006574 <_vfiprintf_r+0x228>)
 800655e:	a904      	add	r1, sp, #16
 8006560:	4630      	mov	r0, r6
 8006562:	f7fe f9b1 	bl	80048c8 <_printf_i>
 8006566:	e7e4      	b.n	8006532 <_vfiprintf_r+0x1e6>
 8006568:	08006d00 	.word	0x08006d00
 800656c:	08006d0a 	.word	0x08006d0a
 8006570:	080043b9 	.word	0x080043b9
 8006574:	08006327 	.word	0x08006327
 8006578:	08006d06 	.word	0x08006d06

0800657c <__sflush_r>:
 800657c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8006580:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006584:	0716      	lsls	r6, r2, #28
 8006586:	4605      	mov	r5, r0
 8006588:	460c      	mov	r4, r1
 800658a:	d454      	bmi.n	8006636 <__sflush_r+0xba>
 800658c:	684b      	ldr	r3, [r1, #4]
 800658e:	2b00      	cmp	r3, #0
 8006590:	dc02      	bgt.n	8006598 <__sflush_r+0x1c>
 8006592:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8006594:	2b00      	cmp	r3, #0
 8006596:	dd48      	ble.n	800662a <__sflush_r+0xae>
 8006598:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800659a:	2e00      	cmp	r6, #0
 800659c:	d045      	beq.n	800662a <__sflush_r+0xae>
 800659e:	2300      	movs	r3, #0
 80065a0:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80065a4:	682f      	ldr	r7, [r5, #0]
 80065a6:	6a21      	ldr	r1, [r4, #32]
 80065a8:	602b      	str	r3, [r5, #0]
 80065aa:	d030      	beq.n	800660e <__sflush_r+0x92>
 80065ac:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80065ae:	89a3      	ldrh	r3, [r4, #12]
 80065b0:	0759      	lsls	r1, r3, #29
 80065b2:	d505      	bpl.n	80065c0 <__sflush_r+0x44>
 80065b4:	6863      	ldr	r3, [r4, #4]
 80065b6:	1ad2      	subs	r2, r2, r3
 80065b8:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80065ba:	b10b      	cbz	r3, 80065c0 <__sflush_r+0x44>
 80065bc:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80065be:	1ad2      	subs	r2, r2, r3
 80065c0:	2300      	movs	r3, #0
 80065c2:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80065c4:	6a21      	ldr	r1, [r4, #32]
 80065c6:	4628      	mov	r0, r5
 80065c8:	47b0      	blx	r6
 80065ca:	1c43      	adds	r3, r0, #1
 80065cc:	89a3      	ldrh	r3, [r4, #12]
 80065ce:	d106      	bne.n	80065de <__sflush_r+0x62>
 80065d0:	6829      	ldr	r1, [r5, #0]
 80065d2:	291d      	cmp	r1, #29
 80065d4:	d82b      	bhi.n	800662e <__sflush_r+0xb2>
 80065d6:	4a2a      	ldr	r2, [pc, #168]	@ (8006680 <__sflush_r+0x104>)
 80065d8:	410a      	asrs	r2, r1
 80065da:	07d6      	lsls	r6, r2, #31
 80065dc:	d427      	bmi.n	800662e <__sflush_r+0xb2>
 80065de:	2200      	movs	r2, #0
 80065e0:	6062      	str	r2, [r4, #4]
 80065e2:	04d9      	lsls	r1, r3, #19
 80065e4:	6922      	ldr	r2, [r4, #16]
 80065e6:	6022      	str	r2, [r4, #0]
 80065e8:	d504      	bpl.n	80065f4 <__sflush_r+0x78>
 80065ea:	1c42      	adds	r2, r0, #1
 80065ec:	d101      	bne.n	80065f2 <__sflush_r+0x76>
 80065ee:	682b      	ldr	r3, [r5, #0]
 80065f0:	b903      	cbnz	r3, 80065f4 <__sflush_r+0x78>
 80065f2:	6560      	str	r0, [r4, #84]	@ 0x54
 80065f4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80065f6:	602f      	str	r7, [r5, #0]
 80065f8:	b1b9      	cbz	r1, 800662a <__sflush_r+0xae>
 80065fa:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80065fe:	4299      	cmp	r1, r3
 8006600:	d002      	beq.n	8006608 <__sflush_r+0x8c>
 8006602:	4628      	mov	r0, r5
 8006604:	f7ff f9f6 	bl	80059f4 <_free_r>
 8006608:	2300      	movs	r3, #0
 800660a:	6363      	str	r3, [r4, #52]	@ 0x34
 800660c:	e00d      	b.n	800662a <__sflush_r+0xae>
 800660e:	2301      	movs	r3, #1
 8006610:	4628      	mov	r0, r5
 8006612:	47b0      	blx	r6
 8006614:	4602      	mov	r2, r0
 8006616:	1c50      	adds	r0, r2, #1
 8006618:	d1c9      	bne.n	80065ae <__sflush_r+0x32>
 800661a:	682b      	ldr	r3, [r5, #0]
 800661c:	2b00      	cmp	r3, #0
 800661e:	d0c6      	beq.n	80065ae <__sflush_r+0x32>
 8006620:	2b1d      	cmp	r3, #29
 8006622:	d001      	beq.n	8006628 <__sflush_r+0xac>
 8006624:	2b16      	cmp	r3, #22
 8006626:	d11e      	bne.n	8006666 <__sflush_r+0xea>
 8006628:	602f      	str	r7, [r5, #0]
 800662a:	2000      	movs	r0, #0
 800662c:	e022      	b.n	8006674 <__sflush_r+0xf8>
 800662e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006632:	b21b      	sxth	r3, r3
 8006634:	e01b      	b.n	800666e <__sflush_r+0xf2>
 8006636:	690f      	ldr	r7, [r1, #16]
 8006638:	2f00      	cmp	r7, #0
 800663a:	d0f6      	beq.n	800662a <__sflush_r+0xae>
 800663c:	0793      	lsls	r3, r2, #30
 800663e:	680e      	ldr	r6, [r1, #0]
 8006640:	bf08      	it	eq
 8006642:	694b      	ldreq	r3, [r1, #20]
 8006644:	600f      	str	r7, [r1, #0]
 8006646:	bf18      	it	ne
 8006648:	2300      	movne	r3, #0
 800664a:	eba6 0807 	sub.w	r8, r6, r7
 800664e:	608b      	str	r3, [r1, #8]
 8006650:	f1b8 0f00 	cmp.w	r8, #0
 8006654:	dde9      	ble.n	800662a <__sflush_r+0xae>
 8006656:	6a21      	ldr	r1, [r4, #32]
 8006658:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800665a:	4643      	mov	r3, r8
 800665c:	463a      	mov	r2, r7
 800665e:	4628      	mov	r0, r5
 8006660:	47b0      	blx	r6
 8006662:	2800      	cmp	r0, #0
 8006664:	dc08      	bgt.n	8006678 <__sflush_r+0xfc>
 8006666:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800666a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800666e:	81a3      	strh	r3, [r4, #12]
 8006670:	f04f 30ff 	mov.w	r0, #4294967295
 8006674:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006678:	4407      	add	r7, r0
 800667a:	eba8 0800 	sub.w	r8, r8, r0
 800667e:	e7e7      	b.n	8006650 <__sflush_r+0xd4>
 8006680:	dfbffffe 	.word	0xdfbffffe

08006684 <_fflush_r>:
 8006684:	b538      	push	{r3, r4, r5, lr}
 8006686:	690b      	ldr	r3, [r1, #16]
 8006688:	4605      	mov	r5, r0
 800668a:	460c      	mov	r4, r1
 800668c:	b913      	cbnz	r3, 8006694 <_fflush_r+0x10>
 800668e:	2500      	movs	r5, #0
 8006690:	4628      	mov	r0, r5
 8006692:	bd38      	pop	{r3, r4, r5, pc}
 8006694:	b118      	cbz	r0, 800669e <_fflush_r+0x1a>
 8006696:	6a03      	ldr	r3, [r0, #32]
 8006698:	b90b      	cbnz	r3, 800669e <_fflush_r+0x1a>
 800669a:	f7fe fac1 	bl	8004c20 <__sinit>
 800669e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80066a2:	2b00      	cmp	r3, #0
 80066a4:	d0f3      	beq.n	800668e <_fflush_r+0xa>
 80066a6:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80066a8:	07d0      	lsls	r0, r2, #31
 80066aa:	d404      	bmi.n	80066b6 <_fflush_r+0x32>
 80066ac:	0599      	lsls	r1, r3, #22
 80066ae:	d402      	bmi.n	80066b6 <_fflush_r+0x32>
 80066b0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80066b2:	f7fe fbbe 	bl	8004e32 <__retarget_lock_acquire_recursive>
 80066b6:	4628      	mov	r0, r5
 80066b8:	4621      	mov	r1, r4
 80066ba:	f7ff ff5f 	bl	800657c <__sflush_r>
 80066be:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80066c0:	07da      	lsls	r2, r3, #31
 80066c2:	4605      	mov	r5, r0
 80066c4:	d4e4      	bmi.n	8006690 <_fflush_r+0xc>
 80066c6:	89a3      	ldrh	r3, [r4, #12]
 80066c8:	059b      	lsls	r3, r3, #22
 80066ca:	d4e1      	bmi.n	8006690 <_fflush_r+0xc>
 80066cc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80066ce:	f7fe fbb1 	bl	8004e34 <__retarget_lock_release_recursive>
 80066d2:	e7dd      	b.n	8006690 <_fflush_r+0xc>

080066d4 <__swbuf_r>:
 80066d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80066d6:	460e      	mov	r6, r1
 80066d8:	4614      	mov	r4, r2
 80066da:	4605      	mov	r5, r0
 80066dc:	b118      	cbz	r0, 80066e6 <__swbuf_r+0x12>
 80066de:	6a03      	ldr	r3, [r0, #32]
 80066e0:	b90b      	cbnz	r3, 80066e6 <__swbuf_r+0x12>
 80066e2:	f7fe fa9d 	bl	8004c20 <__sinit>
 80066e6:	69a3      	ldr	r3, [r4, #24]
 80066e8:	60a3      	str	r3, [r4, #8]
 80066ea:	89a3      	ldrh	r3, [r4, #12]
 80066ec:	071a      	lsls	r2, r3, #28
 80066ee:	d501      	bpl.n	80066f4 <__swbuf_r+0x20>
 80066f0:	6923      	ldr	r3, [r4, #16]
 80066f2:	b943      	cbnz	r3, 8006706 <__swbuf_r+0x32>
 80066f4:	4621      	mov	r1, r4
 80066f6:	4628      	mov	r0, r5
 80066f8:	f000 f82a 	bl	8006750 <__swsetup_r>
 80066fc:	b118      	cbz	r0, 8006706 <__swbuf_r+0x32>
 80066fe:	f04f 37ff 	mov.w	r7, #4294967295
 8006702:	4638      	mov	r0, r7
 8006704:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006706:	6823      	ldr	r3, [r4, #0]
 8006708:	6922      	ldr	r2, [r4, #16]
 800670a:	1a98      	subs	r0, r3, r2
 800670c:	6963      	ldr	r3, [r4, #20]
 800670e:	b2f6      	uxtb	r6, r6
 8006710:	4283      	cmp	r3, r0
 8006712:	4637      	mov	r7, r6
 8006714:	dc05      	bgt.n	8006722 <__swbuf_r+0x4e>
 8006716:	4621      	mov	r1, r4
 8006718:	4628      	mov	r0, r5
 800671a:	f7ff ffb3 	bl	8006684 <_fflush_r>
 800671e:	2800      	cmp	r0, #0
 8006720:	d1ed      	bne.n	80066fe <__swbuf_r+0x2a>
 8006722:	68a3      	ldr	r3, [r4, #8]
 8006724:	3b01      	subs	r3, #1
 8006726:	60a3      	str	r3, [r4, #8]
 8006728:	6823      	ldr	r3, [r4, #0]
 800672a:	1c5a      	adds	r2, r3, #1
 800672c:	6022      	str	r2, [r4, #0]
 800672e:	701e      	strb	r6, [r3, #0]
 8006730:	6962      	ldr	r2, [r4, #20]
 8006732:	1c43      	adds	r3, r0, #1
 8006734:	429a      	cmp	r2, r3
 8006736:	d004      	beq.n	8006742 <__swbuf_r+0x6e>
 8006738:	89a3      	ldrh	r3, [r4, #12]
 800673a:	07db      	lsls	r3, r3, #31
 800673c:	d5e1      	bpl.n	8006702 <__swbuf_r+0x2e>
 800673e:	2e0a      	cmp	r6, #10
 8006740:	d1df      	bne.n	8006702 <__swbuf_r+0x2e>
 8006742:	4621      	mov	r1, r4
 8006744:	4628      	mov	r0, r5
 8006746:	f7ff ff9d 	bl	8006684 <_fflush_r>
 800674a:	2800      	cmp	r0, #0
 800674c:	d0d9      	beq.n	8006702 <__swbuf_r+0x2e>
 800674e:	e7d6      	b.n	80066fe <__swbuf_r+0x2a>

08006750 <__swsetup_r>:
 8006750:	b538      	push	{r3, r4, r5, lr}
 8006752:	4b29      	ldr	r3, [pc, #164]	@ (80067f8 <__swsetup_r+0xa8>)
 8006754:	4605      	mov	r5, r0
 8006756:	6818      	ldr	r0, [r3, #0]
 8006758:	460c      	mov	r4, r1
 800675a:	b118      	cbz	r0, 8006764 <__swsetup_r+0x14>
 800675c:	6a03      	ldr	r3, [r0, #32]
 800675e:	b90b      	cbnz	r3, 8006764 <__swsetup_r+0x14>
 8006760:	f7fe fa5e 	bl	8004c20 <__sinit>
 8006764:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006768:	0719      	lsls	r1, r3, #28
 800676a:	d422      	bmi.n	80067b2 <__swsetup_r+0x62>
 800676c:	06da      	lsls	r2, r3, #27
 800676e:	d407      	bmi.n	8006780 <__swsetup_r+0x30>
 8006770:	2209      	movs	r2, #9
 8006772:	602a      	str	r2, [r5, #0]
 8006774:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006778:	81a3      	strh	r3, [r4, #12]
 800677a:	f04f 30ff 	mov.w	r0, #4294967295
 800677e:	e033      	b.n	80067e8 <__swsetup_r+0x98>
 8006780:	0758      	lsls	r0, r3, #29
 8006782:	d512      	bpl.n	80067aa <__swsetup_r+0x5a>
 8006784:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006786:	b141      	cbz	r1, 800679a <__swsetup_r+0x4a>
 8006788:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800678c:	4299      	cmp	r1, r3
 800678e:	d002      	beq.n	8006796 <__swsetup_r+0x46>
 8006790:	4628      	mov	r0, r5
 8006792:	f7ff f92f 	bl	80059f4 <_free_r>
 8006796:	2300      	movs	r3, #0
 8006798:	6363      	str	r3, [r4, #52]	@ 0x34
 800679a:	89a3      	ldrh	r3, [r4, #12]
 800679c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80067a0:	81a3      	strh	r3, [r4, #12]
 80067a2:	2300      	movs	r3, #0
 80067a4:	6063      	str	r3, [r4, #4]
 80067a6:	6923      	ldr	r3, [r4, #16]
 80067a8:	6023      	str	r3, [r4, #0]
 80067aa:	89a3      	ldrh	r3, [r4, #12]
 80067ac:	f043 0308 	orr.w	r3, r3, #8
 80067b0:	81a3      	strh	r3, [r4, #12]
 80067b2:	6923      	ldr	r3, [r4, #16]
 80067b4:	b94b      	cbnz	r3, 80067ca <__swsetup_r+0x7a>
 80067b6:	89a3      	ldrh	r3, [r4, #12]
 80067b8:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80067bc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80067c0:	d003      	beq.n	80067ca <__swsetup_r+0x7a>
 80067c2:	4621      	mov	r1, r4
 80067c4:	4628      	mov	r0, r5
 80067c6:	f000 f8c1 	bl	800694c <__smakebuf_r>
 80067ca:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80067ce:	f013 0201 	ands.w	r2, r3, #1
 80067d2:	d00a      	beq.n	80067ea <__swsetup_r+0x9a>
 80067d4:	2200      	movs	r2, #0
 80067d6:	60a2      	str	r2, [r4, #8]
 80067d8:	6962      	ldr	r2, [r4, #20]
 80067da:	4252      	negs	r2, r2
 80067dc:	61a2      	str	r2, [r4, #24]
 80067de:	6922      	ldr	r2, [r4, #16]
 80067e0:	b942      	cbnz	r2, 80067f4 <__swsetup_r+0xa4>
 80067e2:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80067e6:	d1c5      	bne.n	8006774 <__swsetup_r+0x24>
 80067e8:	bd38      	pop	{r3, r4, r5, pc}
 80067ea:	0799      	lsls	r1, r3, #30
 80067ec:	bf58      	it	pl
 80067ee:	6962      	ldrpl	r2, [r4, #20]
 80067f0:	60a2      	str	r2, [r4, #8]
 80067f2:	e7f4      	b.n	80067de <__swsetup_r+0x8e>
 80067f4:	2000      	movs	r0, #0
 80067f6:	e7f7      	b.n	80067e8 <__swsetup_r+0x98>
 80067f8:	20000018 	.word	0x20000018

080067fc <_sbrk_r>:
 80067fc:	b538      	push	{r3, r4, r5, lr}
 80067fe:	4d06      	ldr	r5, [pc, #24]	@ (8006818 <_sbrk_r+0x1c>)
 8006800:	2300      	movs	r3, #0
 8006802:	4604      	mov	r4, r0
 8006804:	4608      	mov	r0, r1
 8006806:	602b      	str	r3, [r5, #0]
 8006808:	f7fa fa7e 	bl	8000d08 <_sbrk>
 800680c:	1c43      	adds	r3, r0, #1
 800680e:	d102      	bne.n	8006816 <_sbrk_r+0x1a>
 8006810:	682b      	ldr	r3, [r5, #0]
 8006812:	b103      	cbz	r3, 8006816 <_sbrk_r+0x1a>
 8006814:	6023      	str	r3, [r4, #0]
 8006816:	bd38      	pop	{r3, r4, r5, pc}
 8006818:	20000468 	.word	0x20000468

0800681c <memcpy>:
 800681c:	440a      	add	r2, r1
 800681e:	4291      	cmp	r1, r2
 8006820:	f100 33ff 	add.w	r3, r0, #4294967295
 8006824:	d100      	bne.n	8006828 <memcpy+0xc>
 8006826:	4770      	bx	lr
 8006828:	b510      	push	{r4, lr}
 800682a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800682e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006832:	4291      	cmp	r1, r2
 8006834:	d1f9      	bne.n	800682a <memcpy+0xe>
 8006836:	bd10      	pop	{r4, pc}

08006838 <__assert_func>:
 8006838:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800683a:	4614      	mov	r4, r2
 800683c:	461a      	mov	r2, r3
 800683e:	4b09      	ldr	r3, [pc, #36]	@ (8006864 <__assert_func+0x2c>)
 8006840:	681b      	ldr	r3, [r3, #0]
 8006842:	4605      	mov	r5, r0
 8006844:	68d8      	ldr	r0, [r3, #12]
 8006846:	b954      	cbnz	r4, 800685e <__assert_func+0x26>
 8006848:	4b07      	ldr	r3, [pc, #28]	@ (8006868 <__assert_func+0x30>)
 800684a:	461c      	mov	r4, r3
 800684c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8006850:	9100      	str	r1, [sp, #0]
 8006852:	462b      	mov	r3, r5
 8006854:	4905      	ldr	r1, [pc, #20]	@ (800686c <__assert_func+0x34>)
 8006856:	f000 f841 	bl	80068dc <fiprintf>
 800685a:	f000 f8d5 	bl	8006a08 <abort>
 800685e:	4b04      	ldr	r3, [pc, #16]	@ (8006870 <__assert_func+0x38>)
 8006860:	e7f4      	b.n	800684c <__assert_func+0x14>
 8006862:	bf00      	nop
 8006864:	20000018 	.word	0x20000018
 8006868:	08006d56 	.word	0x08006d56
 800686c:	08006d28 	.word	0x08006d28
 8006870:	08006d1b 	.word	0x08006d1b

08006874 <_calloc_r>:
 8006874:	b570      	push	{r4, r5, r6, lr}
 8006876:	fba1 5402 	umull	r5, r4, r1, r2
 800687a:	b93c      	cbnz	r4, 800688c <_calloc_r+0x18>
 800687c:	4629      	mov	r1, r5
 800687e:	f7ff f92d 	bl	8005adc <_malloc_r>
 8006882:	4606      	mov	r6, r0
 8006884:	b928      	cbnz	r0, 8006892 <_calloc_r+0x1e>
 8006886:	2600      	movs	r6, #0
 8006888:	4630      	mov	r0, r6
 800688a:	bd70      	pop	{r4, r5, r6, pc}
 800688c:	220c      	movs	r2, #12
 800688e:	6002      	str	r2, [r0, #0]
 8006890:	e7f9      	b.n	8006886 <_calloc_r+0x12>
 8006892:	462a      	mov	r2, r5
 8006894:	4621      	mov	r1, r4
 8006896:	f7fe fa4e 	bl	8004d36 <memset>
 800689a:	e7f5      	b.n	8006888 <_calloc_r+0x14>

0800689c <__ascii_mbtowc>:
 800689c:	b082      	sub	sp, #8
 800689e:	b901      	cbnz	r1, 80068a2 <__ascii_mbtowc+0x6>
 80068a0:	a901      	add	r1, sp, #4
 80068a2:	b142      	cbz	r2, 80068b6 <__ascii_mbtowc+0x1a>
 80068a4:	b14b      	cbz	r3, 80068ba <__ascii_mbtowc+0x1e>
 80068a6:	7813      	ldrb	r3, [r2, #0]
 80068a8:	600b      	str	r3, [r1, #0]
 80068aa:	7812      	ldrb	r2, [r2, #0]
 80068ac:	1e10      	subs	r0, r2, #0
 80068ae:	bf18      	it	ne
 80068b0:	2001      	movne	r0, #1
 80068b2:	b002      	add	sp, #8
 80068b4:	4770      	bx	lr
 80068b6:	4610      	mov	r0, r2
 80068b8:	e7fb      	b.n	80068b2 <__ascii_mbtowc+0x16>
 80068ba:	f06f 0001 	mvn.w	r0, #1
 80068be:	e7f8      	b.n	80068b2 <__ascii_mbtowc+0x16>

080068c0 <__ascii_wctomb>:
 80068c0:	4603      	mov	r3, r0
 80068c2:	4608      	mov	r0, r1
 80068c4:	b141      	cbz	r1, 80068d8 <__ascii_wctomb+0x18>
 80068c6:	2aff      	cmp	r2, #255	@ 0xff
 80068c8:	d904      	bls.n	80068d4 <__ascii_wctomb+0x14>
 80068ca:	228a      	movs	r2, #138	@ 0x8a
 80068cc:	601a      	str	r2, [r3, #0]
 80068ce:	f04f 30ff 	mov.w	r0, #4294967295
 80068d2:	4770      	bx	lr
 80068d4:	700a      	strb	r2, [r1, #0]
 80068d6:	2001      	movs	r0, #1
 80068d8:	4770      	bx	lr
	...

080068dc <fiprintf>:
 80068dc:	b40e      	push	{r1, r2, r3}
 80068de:	b503      	push	{r0, r1, lr}
 80068e0:	4601      	mov	r1, r0
 80068e2:	ab03      	add	r3, sp, #12
 80068e4:	4805      	ldr	r0, [pc, #20]	@ (80068fc <fiprintf+0x20>)
 80068e6:	f853 2b04 	ldr.w	r2, [r3], #4
 80068ea:	6800      	ldr	r0, [r0, #0]
 80068ec:	9301      	str	r3, [sp, #4]
 80068ee:	f7ff fd2d 	bl	800634c <_vfiprintf_r>
 80068f2:	b002      	add	sp, #8
 80068f4:	f85d eb04 	ldr.w	lr, [sp], #4
 80068f8:	b003      	add	sp, #12
 80068fa:	4770      	bx	lr
 80068fc:	20000018 	.word	0x20000018

08006900 <__swhatbuf_r>:
 8006900:	b570      	push	{r4, r5, r6, lr}
 8006902:	460c      	mov	r4, r1
 8006904:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006908:	2900      	cmp	r1, #0
 800690a:	b096      	sub	sp, #88	@ 0x58
 800690c:	4615      	mov	r5, r2
 800690e:	461e      	mov	r6, r3
 8006910:	da0d      	bge.n	800692e <__swhatbuf_r+0x2e>
 8006912:	89a3      	ldrh	r3, [r4, #12]
 8006914:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8006918:	f04f 0100 	mov.w	r1, #0
 800691c:	bf14      	ite	ne
 800691e:	2340      	movne	r3, #64	@ 0x40
 8006920:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8006924:	2000      	movs	r0, #0
 8006926:	6031      	str	r1, [r6, #0]
 8006928:	602b      	str	r3, [r5, #0]
 800692a:	b016      	add	sp, #88	@ 0x58
 800692c:	bd70      	pop	{r4, r5, r6, pc}
 800692e:	466a      	mov	r2, sp
 8006930:	f000 f848 	bl	80069c4 <_fstat_r>
 8006934:	2800      	cmp	r0, #0
 8006936:	dbec      	blt.n	8006912 <__swhatbuf_r+0x12>
 8006938:	9901      	ldr	r1, [sp, #4]
 800693a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800693e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8006942:	4259      	negs	r1, r3
 8006944:	4159      	adcs	r1, r3
 8006946:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800694a:	e7eb      	b.n	8006924 <__swhatbuf_r+0x24>

0800694c <__smakebuf_r>:
 800694c:	898b      	ldrh	r3, [r1, #12]
 800694e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006950:	079d      	lsls	r5, r3, #30
 8006952:	4606      	mov	r6, r0
 8006954:	460c      	mov	r4, r1
 8006956:	d507      	bpl.n	8006968 <__smakebuf_r+0x1c>
 8006958:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800695c:	6023      	str	r3, [r4, #0]
 800695e:	6123      	str	r3, [r4, #16]
 8006960:	2301      	movs	r3, #1
 8006962:	6163      	str	r3, [r4, #20]
 8006964:	b003      	add	sp, #12
 8006966:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006968:	ab01      	add	r3, sp, #4
 800696a:	466a      	mov	r2, sp
 800696c:	f7ff ffc8 	bl	8006900 <__swhatbuf_r>
 8006970:	9f00      	ldr	r7, [sp, #0]
 8006972:	4605      	mov	r5, r0
 8006974:	4639      	mov	r1, r7
 8006976:	4630      	mov	r0, r6
 8006978:	f7ff f8b0 	bl	8005adc <_malloc_r>
 800697c:	b948      	cbnz	r0, 8006992 <__smakebuf_r+0x46>
 800697e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006982:	059a      	lsls	r2, r3, #22
 8006984:	d4ee      	bmi.n	8006964 <__smakebuf_r+0x18>
 8006986:	f023 0303 	bic.w	r3, r3, #3
 800698a:	f043 0302 	orr.w	r3, r3, #2
 800698e:	81a3      	strh	r3, [r4, #12]
 8006990:	e7e2      	b.n	8006958 <__smakebuf_r+0xc>
 8006992:	89a3      	ldrh	r3, [r4, #12]
 8006994:	6020      	str	r0, [r4, #0]
 8006996:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800699a:	81a3      	strh	r3, [r4, #12]
 800699c:	9b01      	ldr	r3, [sp, #4]
 800699e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80069a2:	b15b      	cbz	r3, 80069bc <__smakebuf_r+0x70>
 80069a4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80069a8:	4630      	mov	r0, r6
 80069aa:	f000 f81d 	bl	80069e8 <_isatty_r>
 80069ae:	b128      	cbz	r0, 80069bc <__smakebuf_r+0x70>
 80069b0:	89a3      	ldrh	r3, [r4, #12]
 80069b2:	f023 0303 	bic.w	r3, r3, #3
 80069b6:	f043 0301 	orr.w	r3, r3, #1
 80069ba:	81a3      	strh	r3, [r4, #12]
 80069bc:	89a3      	ldrh	r3, [r4, #12]
 80069be:	431d      	orrs	r5, r3
 80069c0:	81a5      	strh	r5, [r4, #12]
 80069c2:	e7cf      	b.n	8006964 <__smakebuf_r+0x18>

080069c4 <_fstat_r>:
 80069c4:	b538      	push	{r3, r4, r5, lr}
 80069c6:	4d07      	ldr	r5, [pc, #28]	@ (80069e4 <_fstat_r+0x20>)
 80069c8:	2300      	movs	r3, #0
 80069ca:	4604      	mov	r4, r0
 80069cc:	4608      	mov	r0, r1
 80069ce:	4611      	mov	r1, r2
 80069d0:	602b      	str	r3, [r5, #0]
 80069d2:	f7fa f971 	bl	8000cb8 <_fstat>
 80069d6:	1c43      	adds	r3, r0, #1
 80069d8:	d102      	bne.n	80069e0 <_fstat_r+0x1c>
 80069da:	682b      	ldr	r3, [r5, #0]
 80069dc:	b103      	cbz	r3, 80069e0 <_fstat_r+0x1c>
 80069de:	6023      	str	r3, [r4, #0]
 80069e0:	bd38      	pop	{r3, r4, r5, pc}
 80069e2:	bf00      	nop
 80069e4:	20000468 	.word	0x20000468

080069e8 <_isatty_r>:
 80069e8:	b538      	push	{r3, r4, r5, lr}
 80069ea:	4d06      	ldr	r5, [pc, #24]	@ (8006a04 <_isatty_r+0x1c>)
 80069ec:	2300      	movs	r3, #0
 80069ee:	4604      	mov	r4, r0
 80069f0:	4608      	mov	r0, r1
 80069f2:	602b      	str	r3, [r5, #0]
 80069f4:	f7fa f970 	bl	8000cd8 <_isatty>
 80069f8:	1c43      	adds	r3, r0, #1
 80069fa:	d102      	bne.n	8006a02 <_isatty_r+0x1a>
 80069fc:	682b      	ldr	r3, [r5, #0]
 80069fe:	b103      	cbz	r3, 8006a02 <_isatty_r+0x1a>
 8006a00:	6023      	str	r3, [r4, #0]
 8006a02:	bd38      	pop	{r3, r4, r5, pc}
 8006a04:	20000468 	.word	0x20000468

08006a08 <abort>:
 8006a08:	b508      	push	{r3, lr}
 8006a0a:	2006      	movs	r0, #6
 8006a0c:	f000 f82c 	bl	8006a68 <raise>
 8006a10:	2001      	movs	r0, #1
 8006a12:	f7fa f901 	bl	8000c18 <_exit>

08006a16 <_raise_r>:
 8006a16:	291f      	cmp	r1, #31
 8006a18:	b538      	push	{r3, r4, r5, lr}
 8006a1a:	4605      	mov	r5, r0
 8006a1c:	460c      	mov	r4, r1
 8006a1e:	d904      	bls.n	8006a2a <_raise_r+0x14>
 8006a20:	2316      	movs	r3, #22
 8006a22:	6003      	str	r3, [r0, #0]
 8006a24:	f04f 30ff 	mov.w	r0, #4294967295
 8006a28:	bd38      	pop	{r3, r4, r5, pc}
 8006a2a:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8006a2c:	b112      	cbz	r2, 8006a34 <_raise_r+0x1e>
 8006a2e:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8006a32:	b94b      	cbnz	r3, 8006a48 <_raise_r+0x32>
 8006a34:	4628      	mov	r0, r5
 8006a36:	f000 f831 	bl	8006a9c <_getpid_r>
 8006a3a:	4622      	mov	r2, r4
 8006a3c:	4601      	mov	r1, r0
 8006a3e:	4628      	mov	r0, r5
 8006a40:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006a44:	f000 b818 	b.w	8006a78 <_kill_r>
 8006a48:	2b01      	cmp	r3, #1
 8006a4a:	d00a      	beq.n	8006a62 <_raise_r+0x4c>
 8006a4c:	1c59      	adds	r1, r3, #1
 8006a4e:	d103      	bne.n	8006a58 <_raise_r+0x42>
 8006a50:	2316      	movs	r3, #22
 8006a52:	6003      	str	r3, [r0, #0]
 8006a54:	2001      	movs	r0, #1
 8006a56:	e7e7      	b.n	8006a28 <_raise_r+0x12>
 8006a58:	2100      	movs	r1, #0
 8006a5a:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8006a5e:	4620      	mov	r0, r4
 8006a60:	4798      	blx	r3
 8006a62:	2000      	movs	r0, #0
 8006a64:	e7e0      	b.n	8006a28 <_raise_r+0x12>
	...

08006a68 <raise>:
 8006a68:	4b02      	ldr	r3, [pc, #8]	@ (8006a74 <raise+0xc>)
 8006a6a:	4601      	mov	r1, r0
 8006a6c:	6818      	ldr	r0, [r3, #0]
 8006a6e:	f7ff bfd2 	b.w	8006a16 <_raise_r>
 8006a72:	bf00      	nop
 8006a74:	20000018 	.word	0x20000018

08006a78 <_kill_r>:
 8006a78:	b538      	push	{r3, r4, r5, lr}
 8006a7a:	4d07      	ldr	r5, [pc, #28]	@ (8006a98 <_kill_r+0x20>)
 8006a7c:	2300      	movs	r3, #0
 8006a7e:	4604      	mov	r4, r0
 8006a80:	4608      	mov	r0, r1
 8006a82:	4611      	mov	r1, r2
 8006a84:	602b      	str	r3, [r5, #0]
 8006a86:	f7fa f8b7 	bl	8000bf8 <_kill>
 8006a8a:	1c43      	adds	r3, r0, #1
 8006a8c:	d102      	bne.n	8006a94 <_kill_r+0x1c>
 8006a8e:	682b      	ldr	r3, [r5, #0]
 8006a90:	b103      	cbz	r3, 8006a94 <_kill_r+0x1c>
 8006a92:	6023      	str	r3, [r4, #0]
 8006a94:	bd38      	pop	{r3, r4, r5, pc}
 8006a96:	bf00      	nop
 8006a98:	20000468 	.word	0x20000468

08006a9c <_getpid_r>:
 8006a9c:	f7fa b8a4 	b.w	8000be8 <_getpid>

08006aa0 <_init>:
 8006aa0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006aa2:	bf00      	nop
 8006aa4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006aa6:	bc08      	pop	{r3}
 8006aa8:	469e      	mov	lr, r3
 8006aaa:	4770      	bx	lr

08006aac <_fini>:
 8006aac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006aae:	bf00      	nop
 8006ab0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006ab2:	bc08      	pop	{r3}
 8006ab4:	469e      	mov	lr, r3
 8006ab6:	4770      	bx	lr
