module mips_for_test_tb();
	reg clock = 1'b1;
	reg[31:0] Instruction;
	mips_for_test mips(Instruction, clock);
	
	always begin	
		#10
		clock = ~clock;
	end 
	
	initial begin
		Instruction = 32'b000000 0000 0001 0000000000001001 00 // addi $1 $0 9
		
		Instruction = 32'b000000 0000 0010 0000000000001100 00 // addi $2 $0 12
		
		Instruction = 32'b000000 0001 0010 0011 0000 100000 0000 // add $3 $1 $2
	
	end


endmodule