{'a_FF': {'CDeps': [[[], ['rstn']], [[], ['rstn'], ['valid']]],
          'CLines': [[None, '267:C'], [None, '267:C', '268:C']],
          'Clocked': False,
          'DDeps': [[], ['a']],
          'DLines': ['267:D', '268:D'],
          'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f9d5c774350>,
                          <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f9d5c774650>]},
 'b_FF': {'CDeps': [[[], ['rstn']], [[], ['rstn'], ['valid']]],
          'CLines': [[None, '272:C'], [None, '272:C', '273:C']],
          'Clocked': False,
          'DDeps': [[], ['b']],
          'DLines': ['272:D', '273:D'],
          'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f9d5c774b50>,
                          <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f9d5c774e50>]},
 'c': {'CDeps': [],
       'CLines': [],
       'Clocked': False,
       'DDeps': [['rca_N', 'a_FF', 'b_FF']],
       'DLines': ['275:D'],
       'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f9d5c774f90>]},
 'd': {'CDeps': [],
       'CLines': [],
       'Clocked': False,
       'DDeps': [['rca_N', 'a_FF', 'twos_complement', 'b_FF']],
       'DLines': ['276:D'],
       'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f9d5c78d310>]}}
