{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1677782477780 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1677782477780 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 02 13:41:17 2023 " "Processing started: Thu Mar 02 13:41:17 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1677782477780 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1677782477780 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1677782477781 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1677782478061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg32.v 1 1 " "Found 1 design units, including 1 entities, in source file reg32.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reg32 " "Found entity 1: Reg32" {  } { { "Reg32.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677782478100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677782478100 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Register32.v " "Can't analyze file -- file Register32.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1677782478104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg64.v 1 1 " "Found 1 design units, including 1 entities, in source file reg64.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reg64 " "Found entity 1: Reg64" {  } { { "Reg64.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg64.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677782478106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677782478106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cpu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.bdf" "" { Schematic "C:/altera/13.0sp1/ELEC 374/CPUProject/CPU.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677782478108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677782478108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mybusmux.v 1 1 " "Found 1 design units, including 1 entities, in source file mybusmux.v" { { "Info" "ISGN_ENTITY_NAME" "1 mybusmux " "Found entity 1: mybusmux" {  } { { "mybusmux.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/mybusmux.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677782478110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677782478110 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "bus_encoder.v(35) " "Verilog HDL warning at bus_encoder.v(35): extended using \"x\" or \"z\"" {  } { { "bus_encoder.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/bus_encoder.v" 35 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1677782478112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bus_encoder.v 1 1 " "Found 1 design units, including 1 entities, in source file bus_encoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 bus_encoder " "Found entity 1: bus_encoder" {  } { { "bus_encoder.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/bus_encoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677782478112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677782478112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mdmux.v 1 1 " "Found 1 design units, including 1 entities, in source file mdmux.v" { { "Info" "ISGN_ENTITY_NAME" "1 MDMux " "Found entity 1: MDMux" {  } { { "MDMux.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/MDMux.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677782478114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677782478114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_or.v 1 1 " "Found 1 design units, including 1 entities, in source file and_or.v" { { "Info" "ISGN_ENTITY_NAME" "1 and_or " "Found entity 1: and_or" {  } { { "and_or.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/and_or.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677782478116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677782478116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677782478117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677782478117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_tb " "Found entity 1: ALU_tb" {  } { { "ALU_tb.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/ALU_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677782478119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677782478119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_half.v 1 1 " "Found 1 design units, including 1 entities, in source file add_half.v" { { "Info" "ISGN_ENTITY_NAME" "1 Add_half " "Found entity 1: Add_half" {  } { { "Add_half.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Add_half.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677782478121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677782478121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_full.v 1 1 " "Found 1 design units, including 1 entities, in source file add_full.v" { { "Info" "ISGN_ENTITY_NAME" "1 Add_full " "Found entity 1: Add_full" {  } { { "Add_full.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Add_full.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677782478123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677782478123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_rca_4.v 1 1 " "Found 1 design units, including 1 entities, in source file add_rca_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 Add_rca_4 " "Found entity 1: Add_rca_4" {  } { { "Add_rca_4.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Add_rca_4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677782478125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677782478125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_rca_16.v 1 1 " "Found 1 design units, including 1 entities, in source file add_rca_16.v" { { "Info" "ISGN_ENTITY_NAME" "1 Add_rca_16 " "Found entity 1: Add_rca_16" {  } { { "Add_rca_16.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Add_rca_16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677782478126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677782478126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_rca_32.v 1 1 " "Found 1 design units, including 1 entities, in source file add_rca_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 Add_rca_32 " "Found entity 1: Add_rca_32" {  } { { "Add_rca_32.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Add_rca_32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677782478128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677782478128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "negate.v 1 1 " "Found 1 design units, including 1 entities, in source file negate.v" { { "Info" "ISGN_ENTITY_NAME" "1 negate " "Found entity 1: negate" {  } { { "negate.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/negate.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677782478130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677782478130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_rca_32.v 1 1 " "Found 1 design units, including 1 entities, in source file sub_rca_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sub_rca_32 " "Found entity 1: Sub_rca_32" {  } { { "Sub_rca_32.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Sub_rca_32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677782478132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677782478132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_right.v 1 1 " "Found 1 design units, including 1 entities, in source file shift_right.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_right " "Found entity 1: shift_right" {  } { { "shift_right.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/shift_right.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677782478133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677782478133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_left.v 1 1 " "Found 1 design units, including 1 entities, in source file shift_left.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_left " "Found entity 1: shift_left" {  } { { "shift_left.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/shift_left.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677782478135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677782478135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ror.v 1 1 " "Found 1 design units, including 1 entities, in source file ror.v" { { "Info" "ISGN_ENTITY_NAME" "1 ror " "Found entity 1: ror" {  } { { "ror.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/ror.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677782478137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677782478137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rol.v 1 1 " "Found 1 design units, including 1 entities, in source file rol.v" { { "Info" "ISGN_ENTITY_NAME" "1 rol " "Found entity 1: rol" {  } { { "rol.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/rol.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677782478139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677782478139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shra.v 1 1 " "Found 1 design units, including 1 entities, in source file shra.v" { { "Info" "ISGN_ENTITY_NAME" "1 shra " "Found entity 1: shra" {  } { { "shra.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/shra.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677782478141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677782478141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mult.v 1 1 " "Found 1 design units, including 1 entities, in source file mult.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult " "Found entity 1: mult" {  } { { "mult.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/mult.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677782478143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677782478143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div.v 1 1 " "Found 1 design units, including 1 entities, in source file div.v" { { "Info" "ISGN_ENTITY_NAME" "1 div " "Found entity 1: div" {  } { { "div.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/div.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677782478144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677782478144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 Datapath " "Found entity 1: Datapath" {  } { { "Datapath.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Datapath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677782478146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677782478146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mdmuxvhdl.v 1 1 " "Found 1 design units, including 1 entities, in source file mdmuxvhdl.v" { { "Info" "ISGN_ENTITY_NAME" "1 MdMultiplexer " "Found entity 1: MdMultiplexer" {  } { { "MdMuxVHDL.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/MdMuxVHDL.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677782478148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677782478148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bus_muxvhdl.v 1 1 " "Found 1 design units, including 1 entities, in source file bus_muxvhdl.v" { { "Info" "ISGN_ENTITY_NAME" "1 bus_multiplexer " "Found entity 1: bus_multiplexer" {  } { { "bus_muxVHDL.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/bus_muxVHDL.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677782478150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677782478150 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "and_datapath_tb.v(46) " "Verilog HDL information at and_datapath_tb.v(46): always construct contains both blocking and non-blocking assignments" {  } { { "and_datapath_tb.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/and_datapath_tb.v" 46 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1677782478152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_datapath_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file and_datapath_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 and_datapath_tb " "Found entity 1: and_datapath_tb" {  } { { "and_datapath_tb.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/and_datapath_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677782478152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677782478152 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "or_datapath_tb.v(46) " "Verilog HDL information at or_datapath_tb.v(46): always construct contains both blocking and non-blocking assignments" {  } { { "or_datapath_tb.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/or_datapath_tb.v" 46 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1677782478154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_datapath_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file or_datapath_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 or_datapath_tb " "Found entity 1: or_datapath_tb" {  } { { "or_datapath_tb.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/or_datapath_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677782478154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677782478154 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "add_datapath_tb.v(48) " "Verilog HDL information at add_datapath_tb.v(48): always construct contains both blocking and non-blocking assignments" {  } { { "add_datapath_tb.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/add_datapath_tb.v" 48 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1677782478156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_datapath_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file add_datapath_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 add_datapath_tb " "Found entity 1: add_datapath_tb" {  } { { "add_datapath_tb.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/add_datapath_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677782478157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677782478157 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "sub_datapath_tb.v(48) " "Verilog HDL information at sub_datapath_tb.v(48): always construct contains both blocking and non-blocking assignments" {  } { { "sub_datapath_tb.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/sub_datapath_tb.v" 48 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1677782478158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_datapath_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file sub_datapath_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 sub_datapath_tb " "Found entity 1: sub_datapath_tb" {  } { { "sub_datapath_tb.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/sub_datapath_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677782478159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677782478159 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "mul_datapath_tb.v(47) " "Verilog HDL information at mul_datapath_tb.v(47): always construct contains both blocking and non-blocking assignments" {  } { { "mul_datapath_tb.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/mul_datapath_tb.v" 47 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1677782478161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mul_datapath_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file mul_datapath_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 mul_datapath_tb " "Found entity 1: mul_datapath_tb" {  } { { "mul_datapath_tb.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/mul_datapath_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677782478161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677782478161 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "div_datapath_tb.v(47) " "Verilog HDL information at div_datapath_tb.v(47): always construct contains both blocking and non-blocking assignments" {  } { { "div_datapath_tb.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/div_datapath_tb.v" 47 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1677782478163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_datapath_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file div_datapath_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 div_datapath_tb " "Found entity 1: div_datapath_tb" {  } { { "div_datapath_tb.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/div_datapath_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677782478163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677782478163 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "shiftR_datapath_tb.v(48) " "Verilog HDL information at shiftR_datapath_tb.v(48): always construct contains both blocking and non-blocking assignments" {  } { { "shiftR_datapath_tb.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/shiftR_datapath_tb.v" 48 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1677782478165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftr_datapath_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file shiftr_datapath_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 shiftR_datapath_tb " "Found entity 1: shiftR_datapath_tb" {  } { { "shiftR_datapath_tb.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/shiftR_datapath_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677782478165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677782478165 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "shra_datapath_tb.v(48) " "Verilog HDL information at shra_datapath_tb.v(48): always construct contains both blocking and non-blocking assignments" {  } { { "shra_datapath_tb.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/shra_datapath_tb.v" 48 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1677782478167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shra_datapath_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file shra_datapath_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 shra_datapath_tb " "Found entity 1: shra_datapath_tb" {  } { { "shra_datapath_tb.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/shra_datapath_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677782478167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677782478167 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "shiftL_datapath_tb.v(48) " "Verilog HDL information at shiftL_datapath_tb.v(48): always construct contains both blocking and non-blocking assignments" {  } { { "shiftL_datapath_tb.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/shiftL_datapath_tb.v" 48 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1677782478169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftl_datapath_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file shiftl_datapath_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 shiftL_datapath_tb " "Found entity 1: shiftL_datapath_tb" {  } { { "shiftL_datapath_tb.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/shiftL_datapath_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677782478170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677782478170 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ror_datapath_tb.v(48) " "Verilog HDL information at ror_datapath_tb.v(48): always construct contains both blocking and non-blocking assignments" {  } { { "ror_datapath_tb.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/ror_datapath_tb.v" 48 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1677782478171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ror_datapath_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file ror_datapath_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ror_datapath_tb " "Found entity 1: ror_datapath_tb" {  } { { "ror_datapath_tb.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/ror_datapath_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677782478172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677782478172 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "rol_datapath_tb.v(48) " "Verilog HDL information at rol_datapath_tb.v(48): always construct contains both blocking and non-blocking assignments" {  } { { "rol_datapath_tb.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/rol_datapath_tb.v" 48 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1677782478174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rol_datapath_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file rol_datapath_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 rol_datapath_tb " "Found entity 1: rol_datapath_tb" {  } { { "rol_datapath_tb.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/rol_datapath_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677782478174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677782478174 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "neg_datapath_tb.v(48) " "Verilog HDL information at neg_datapath_tb.v(48): always construct contains both blocking and non-blocking assignments" {  } { { "neg_datapath_tb.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/neg_datapath_tb.v" 48 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1677782478176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neg_datapath_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file neg_datapath_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 neg_datapath_tb " "Found entity 1: neg_datapath_tb" {  } { { "neg_datapath_tb.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/neg_datapath_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677782478176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677782478176 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "not_datapath_tb.v(48) " "Verilog HDL information at not_datapath_tb.v(48): always construct contains both blocking and non-blocking assignments" {  } { { "not_datapath_tb.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/not_datapath_tb.v" 48 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1677782478178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "not_datapath_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file not_datapath_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 not_datapath_tb " "Found entity 1: not_datapath_tb" {  } { { "not_datapath_tb.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/not_datapath_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677782478178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677782478178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/RAM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677782478180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677782478180 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ram_datapath_tb.v(48) " "Verilog HDL information at ram_datapath_tb.v(48): always construct contains both blocking and non-blocking assignments" {  } { { "ram_datapath_tb.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/ram_datapath_tb.v" 48 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1677782478182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_datapath_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file ram_datapath_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram_datapath_tb " "Found entity 1: ram_datapath_tb" {  } { { "ram_datapath_tb.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/ram_datapath_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677782478182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677782478182 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "IRotp Datapath.v(52) " "Verilog HDL Implicit Net warning at Datapath.v(52): created implicit net for \"IRotp\"" {  } { { "Datapath.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Datapath.v" 52 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677782478183 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "Data RAM.v(9) " "Verilog HDL Procedural Assignment error at RAM.v(9): object \"Data\" on left-hand side of assignment must have a variable data type" {  } { { "RAM.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/RAM.v" 9 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Quartus II" 0 -1 1677782478185 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/altera/13.0sp1/ELEC 374/CPUProject/output_files/CPU.map.smsg " "Generated suppressed messages file C:/altera/13.0sp1/ELEC 374/CPUProject/output_files/CPU.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1677782478217 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  3 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4563 " "Peak virtual memory: 4563 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1677782478256 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Mar 02 13:41:18 2023 " "Processing ended: Thu Mar 02 13:41:18 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1677782478256 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1677782478256 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1677782478256 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1677782478256 ""}
