{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1763380249654 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1763380249654 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 17 18:50:49 2025 " "Processing started: Mon Nov 17 18:50:49 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1763380249654 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1763380249654 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off AXI_PROJECT -c AXI_PROJECT " "Command: quartus_map --read_settings_files=on --write_settings_files=off AXI_PROJECT -c AXI_PROJECT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1763380249655 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "8 8 16 " "Parallel Compilation has detected 16 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 8 of the 8 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1763380250455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/axi/src/cores/serv/rtl/serv_state.v 1 1 " "Found 1 design units, including 1 entities, in source file /axi/src/cores/serv/rtl/serv_state.v" { { "Info" "ISGN_ENTITY_NAME" "1 serv_state " "Found entity 1: serv_state" {  } { { "../../src/cores/serv/rtl/serv_state.v" "" { Text "D:/AXI/src/cores/serv/rtl/serv_state.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1763380250520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1763380250520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/axi/src/cores/serv/rtl/serv_immdec.v 1 1 " "Found 1 design units, including 1 entities, in source file /axi/src/cores/serv/rtl/serv_immdec.v" { { "Info" "ISGN_ENTITY_NAME" "1 serv_immdec " "Found entity 1: serv_immdec" {  } { { "../../src/cores/serv/rtl/serv_immdec.v" "" { Text "D:/AXI/src/cores/serv/rtl/serv_immdec.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1763380250528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1763380250528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/axi/src/cores/serv/rtl/serv_compdec.v 1 1 " "Found 1 design units, including 1 entities, in source file /axi/src/cores/serv/rtl/serv_compdec.v" { { "Info" "ISGN_ENTITY_NAME" "1 serv_compdec " "Found entity 1: serv_compdec" {  } { { "../../src/cores/serv/rtl/serv_compdec.v" "" { Text "D:/AXI/src/cores/serv/rtl/serv_compdec.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1763380250529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1763380250529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/axi/src/cores/serv/rtl/serv_decode.v 1 1 " "Found 1 design units, including 1 entities, in source file /axi/src/cores/serv/rtl/serv_decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 serv_decode " "Found entity 1: serv_decode" {  } { { "../../src/cores/serv/rtl/serv_decode.v" "" { Text "D:/AXI/src/cores/serv/rtl/serv_decode.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1763380250531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1763380250531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/axi/src/cores/serv/rtl/serv_alu.v 1 1 " "Found 1 design units, including 1 entities, in source file /axi/src/cores/serv/rtl/serv_alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 serv_alu " "Found entity 1: serv_alu" {  } { { "../../src/cores/serv/rtl/serv_alu.v" "" { Text "D:/AXI/src/cores/serv/rtl/serv_alu.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1763380250532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1763380250532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/axi/src/cores/serv/rtl/serv_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /axi/src/cores/serv/rtl/serv_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 serv_ctrl " "Found entity 1: serv_ctrl" {  } { { "../../src/cores/serv/rtl/serv_ctrl.v" "" { Text "D:/AXI/src/cores/serv/rtl/serv_ctrl.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1763380250534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1763380250534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/axi/src/cores/serv/rtl/serv_csr.v 1 1 " "Found 1 design units, including 1 entities, in source file /axi/src/cores/serv/rtl/serv_csr.v" { { "Info" "ISGN_ENTITY_NAME" "1 serv_csr " "Found entity 1: serv_csr" {  } { { "../../src/cores/serv/rtl/serv_csr.v" "" { Text "D:/AXI/src/cores/serv/rtl/serv_csr.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1763380250536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1763380250536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/axi/src/cores/serv/rtl/serv_bufreg.v 1 1 " "Found 1 design units, including 1 entities, in source file /axi/src/cores/serv/rtl/serv_bufreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 serv_bufreg " "Found entity 1: serv_bufreg" {  } { { "../../src/cores/serv/rtl/serv_bufreg.v" "" { Text "D:/AXI/src/cores/serv/rtl/serv_bufreg.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1763380250537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1763380250537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/axi/src/cores/serv/rtl/serv_bufreg2.v 1 1 " "Found 1 design units, including 1 entities, in source file /axi/src/cores/serv/rtl/serv_bufreg2.v" { { "Info" "ISGN_ENTITY_NAME" "1 serv_bufreg2 " "Found entity 1: serv_bufreg2" {  } { { "../../src/cores/serv/rtl/serv_bufreg2.v" "" { Text "D:/AXI/src/cores/serv/rtl/serv_bufreg2.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1763380250538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1763380250538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/axi/src/cores/serv/rtl/serv_aligner.v 1 1 " "Found 1 design units, including 1 entities, in source file /axi/src/cores/serv/rtl/serv_aligner.v" { { "Info" "ISGN_ENTITY_NAME" "1 serv_aligner " "Found entity 1: serv_aligner" {  } { { "../../src/cores/serv/rtl/serv_aligner.v" "" { Text "D:/AXI/src/cores/serv/rtl/serv_aligner.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1763380250540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1763380250540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/axi/src/cores/serv/rtl/serv_mem_if.v 1 1 " "Found 1 design units, including 1 entities, in source file /axi/src/cores/serv/rtl/serv_mem_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 serv_mem_if " "Found entity 1: serv_mem_if" {  } { { "../../src/cores/serv/rtl/serv_mem_if.v" "" { Text "D:/AXI/src/cores/serv/rtl/serv_mem_if.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1763380250541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1763380250541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/axi/src/cores/serv/rtl/serv_rf_if.v 1 1 " "Found 1 design units, including 1 entities, in source file /axi/src/cores/serv/rtl/serv_rf_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 serv_rf_if " "Found entity 1: serv_rf_if" {  } { { "../../src/cores/serv/rtl/serv_rf_if.v" "" { Text "D:/AXI/src/cores/serv/rtl/serv_rf_if.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1763380250542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1763380250542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/axi/src/cores/serv/rtl/serv_rf_ram_if.v 1 1 " "Found 1 design units, including 1 entities, in source file /axi/src/cores/serv/rtl/serv_rf_ram_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 serv_rf_ram_if " "Found entity 1: serv_rf_ram_if" {  } { { "../../src/cores/serv/rtl/serv_rf_ram_if.v" "" { Text "D:/AXI/src/cores/serv/rtl/serv_rf_ram_if.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1763380250543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1763380250543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/axi/src/cores/serv/rtl/serv_rf_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file /axi/src/cores/serv/rtl/serv_rf_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 serv_rf_ram " "Found entity 1: serv_rf_ram" {  } { { "../../src/cores/serv/rtl/serv_rf_ram.v" "" { Text "D:/AXI/src/cores/serv/rtl/serv_rf_ram.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1763380250544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1763380250544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/axi/src/cores/serv/rtl/serv_rf_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /axi/src/cores/serv/rtl/serv_rf_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 serv_rf_top " "Found entity 1: serv_rf_top" {  } { { "../../src/cores/serv/rtl/serv_rf_top.v" "" { Text "D:/AXI/src/cores/serv/rtl/serv_rf_top.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1763380250546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1763380250546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/axi/src/cores/serv/rtl/serv_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /axi/src/cores/serv/rtl/serv_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 serv_top " "Found entity 1: serv_top" {  } { { "../../src/cores/serv/rtl/serv_top.v" "" { Text "D:/AXI/src/cores/serv/rtl/serv_top.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1763380250547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1763380250547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/axi/src/axi_interconnect/rtl/utils/faling_edge_detc.v 1 1 " "Found 1 design units, including 1 entities, in source file /axi/src/axi_interconnect/rtl/utils/faling_edge_detc.v" { { "Info" "ISGN_ENTITY_NAME" "1 Faling_Edge_Detc " "Found entity 1: Faling_Edge_Detc" {  } { { "../../src/axi_interconnect/rtl/utils/Faling_Edge_Detc.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/utils/Faling_Edge_Detc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1763380250549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1763380250549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/axi/src/axi_interconnect/rtl/utils/raising_edge_det.v 1 1 " "Found 1 design units, including 1 entities, in source file /axi/src/axi_interconnect/rtl/utils/raising_edge_det.v" { { "Info" "ISGN_ENTITY_NAME" "1 Raising_Edge_Det " "Found entity 1: Raising_Edge_Det" {  } { { "../../src/axi_interconnect/rtl/utils/Raising_Edge_Det.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/utils/Raising_Edge_Det.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1763380250550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1763380250550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/axi/src/axi_interconnect/rtl/handshake/aw_handshake_checker.v 1 1 " "Found 1 design units, including 1 entities, in source file /axi/src/axi_interconnect/rtl/handshake/aw_handshake_checker.v" { { "Info" "ISGN_ENTITY_NAME" "1 AW_HandShake_Checker " "Found entity 1: AW_HandShake_Checker" {  } { { "../../src/axi_interconnect/rtl/handshake/AW_HandShake_Checker.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/handshake/AW_HandShake_Checker.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1763380250551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1763380250551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/axi/src/axi_interconnect/rtl/handshake/wd_handshake.v 1 1 " "Found 1 design units, including 1 entities, in source file /axi/src/axi_interconnect/rtl/handshake/wd_handshake.v" { { "Info" "ISGN_ENTITY_NAME" "1 WD_HandShake " "Found entity 1: WD_HandShake" {  } { { "../../src/axi_interconnect/rtl/handshake/WD_HandShake.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/handshake/WD_HandShake.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1763380250553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1763380250553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/axi/src/axi_interconnect/rtl/handshake/wr_handshake.v 1 1 " "Found 1 design units, including 1 entities, in source file /axi/src/axi_interconnect/rtl/handshake/wr_handshake.v" { { "Info" "ISGN_ENTITY_NAME" "1 WR_HandShake " "Found entity 1: WR_HandShake" {  } { { "../../src/axi_interconnect/rtl/handshake/WR_HandShake.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/handshake/WR_HandShake.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1763380250554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1763380250554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/axi/src/axi_interconnect/rtl/datapath/mux/aw_mux_2_1.v 1 1 " "Found 1 design units, including 1 entities, in source file /axi/src/axi_interconnect/rtl/datapath/mux/aw_mux_2_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 AW_MUX_2_1 " "Found entity 1: AW_MUX_2_1" {  } { { "../../src/axi_interconnect/rtl/datapath/mux/AW_MUX_2_1.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/datapath/mux/AW_MUX_2_1.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1763380250555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1763380250555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/axi/src/axi_interconnect/rtl/datapath/mux/bready_mux_2_1.v 1 1 " "Found 1 design units, including 1 entities, in source file /axi/src/axi_interconnect/rtl/datapath/mux/bready_mux_2_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 BReady_MUX_2_1 " "Found entity 1: BReady_MUX_2_1" {  } { { "../../src/axi_interconnect/rtl/datapath/mux/BReady_MUX_2_1.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/datapath/mux/BReady_MUX_2_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1763380250557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1763380250557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/axi/src/axi_interconnect/rtl/datapath/mux/mux_2x1.v 1 1 " "Found 1 design units, including 1 entities, in source file /axi/src/axi_interconnect/rtl/datapath/mux/mux_2x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux_2x1 " "Found entity 1: Mux_2x1" {  } { { "../../src/axi_interconnect/rtl/datapath/mux/Mux_2x1.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/datapath/mux/Mux_2x1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1763380250558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1763380250558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/axi/src/axi_interconnect/rtl/datapath/mux/mux_2x1_en.v 1 1 " "Found 1 design units, including 1 entities, in source file /axi/src/axi_interconnect/rtl/datapath/mux/mux_2x1_en.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux_2x1_en " "Found entity 1: Mux_2x1_en" {  } { { "../../src/axi_interconnect/rtl/datapath/mux/Mux_2x1_en.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/datapath/mux/Mux_2x1_en.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1763380250559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1763380250559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/axi/src/axi_interconnect/rtl/datapath/mux/mux_4x1.v 1 1 " "Found 1 design units, including 1 entities, in source file /axi/src/axi_interconnect/rtl/datapath/mux/mux_4x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux_4x1 " "Found entity 1: Mux_4x1" {  } { { "../../src/axi_interconnect/rtl/datapath/mux/Mux_4x1.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/datapath/mux/Mux_4x1.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1763380250559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1763380250559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/axi/src/axi_interconnect/rtl/datapath/mux/wd_mux_2_1.v 1 1 " "Found 1 design units, including 1 entities, in source file /axi/src/axi_interconnect/rtl/datapath/mux/wd_mux_2_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 WD_MUX_2_1 " "Found entity 1: WD_MUX_2_1" {  } { { "../../src/axi_interconnect/rtl/datapath/mux/WD_MUX_2_1.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/datapath/mux/WD_MUX_2_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1763380250562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1763380250562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/axi/src/axi_interconnect/rtl/datapath/demux/demux_1x2.v 1 1 " "Found 1 design units, including 1 entities, in source file /axi/src/axi_interconnect/rtl/datapath/demux/demux_1x2.v" { { "Info" "ISGN_ENTITY_NAME" "1 Demux_1x2 " "Found entity 1: Demux_1x2" {  } { { "../../src/axi_interconnect/rtl/datapath/demux/Demux_1x2.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/datapath/demux/Demux_1x2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1763380250563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1763380250563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/axi/src/axi_interconnect/rtl/datapath/demux/demux_1x2_en.v 1 1 " "Found 1 design units, including 1 entities, in source file /axi/src/axi_interconnect/rtl/datapath/demux/demux_1x2_en.v" { { "Info" "ISGN_ENTITY_NAME" "1 Demux_1x2_en " "Found entity 1: Demux_1x2_en" {  } { { "../../src/axi_interconnect/rtl/datapath/demux/Demux_1x2_en.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/datapath/demux/Demux_1x2_en.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1763380250564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1763380250564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/axi/src/axi_interconnect/rtl/datapath/demux/demux_1x4.v 1 1 " "Found 1 design units, including 1 entities, in source file /axi/src/axi_interconnect/rtl/datapath/demux/demux_1x4.v" { { "Info" "ISGN_ENTITY_NAME" "1 Demux_1x4 " "Found entity 1: Demux_1x4" {  } { { "../../src/axi_interconnect/rtl/datapath/demux/Demux_1x4.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/datapath/demux/Demux_1x4.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1763380250565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1763380250565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/axi/src/axi_interconnect/rtl/datapath/demux/demux_1_2.v 1 1 " "Found 1 design units, including 1 entities, in source file /axi/src/axi_interconnect/rtl/datapath/demux/demux_1_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 Demux_1_2 " "Found entity 1: Demux_1_2" {  } { { "../../src/axi_interconnect/rtl/datapath/demux/Demux_1_2.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/datapath/demux/Demux_1_2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1763380250566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1763380250566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/axi/src/axi_interconnect/rtl/buffers/queue.v 1 1 " "Found 1 design units, including 1 entities, in source file /axi/src/axi_interconnect/rtl/buffers/queue.v" { { "Info" "ISGN_ENTITY_NAME" "1 Queue " "Found entity 1: Queue" {  } { { "../../src/axi_interconnect/rtl/buffers/Queue.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/buffers/Queue.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1763380250568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1763380250568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/axi/src/axi_interconnect/rtl/buffers/resp_queue.v 1 1 " "Found 1 design units, including 1 entities, in source file /axi/src/axi_interconnect/rtl/buffers/resp_queue.v" { { "Info" "ISGN_ENTITY_NAME" "1 Resp_Queue " "Found entity 1: Resp_Queue" {  } { { "../../src/axi_interconnect/rtl/buffers/Resp_Queue.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/buffers/Resp_Queue.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1763380250569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1763380250569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/axi/src/axi_interconnect/rtl/arbitration/qos_arbiter.v 1 1 " "Found 1 design units, including 1 entities, in source file /axi/src/axi_interconnect/rtl/arbitration/qos_arbiter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Qos_Arbiter " "Found entity 1: Qos_Arbiter" {  } { { "../../src/axi_interconnect/rtl/arbitration/Qos_Arbiter.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/arbitration/Qos_Arbiter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1763380250570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1763380250570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/axi/src/axi_interconnect/rtl/arbitration/read_arbiter.v 1 1 " "Found 1 design units, including 1 entities, in source file /axi/src/axi_interconnect/rtl/arbitration/read_arbiter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Read_Arbiter " "Found entity 1: Read_Arbiter" {  } { { "../../src/axi_interconnect/rtl/arbitration/Read_Arbiter.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/arbitration/Read_Arbiter.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1763380250572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1763380250572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/axi/src/axi_interconnect/rtl/arbitration/write_arbiter.v 1 1 " "Found 1 design units, including 1 entities, in source file /axi/src/axi_interconnect/rtl/arbitration/write_arbiter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Write_Arbiter " "Found entity 1: Write_Arbiter" {  } { { "../../src/axi_interconnect/rtl/arbitration/Write_Arbiter.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/arbitration/Write_Arbiter.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1763380250574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1763380250574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/axi/src/axi_interconnect/rtl/arbitration/write_arbiter_rr.v 1 1 " "Found 1 design units, including 1 entities, in source file /axi/src/axi_interconnect/rtl/arbitration/write_arbiter_rr.v" { { "Info" "ISGN_ENTITY_NAME" "1 Write_Arbiter_RR " "Found entity 1: Write_Arbiter_RR" {  } { { "../../src/axi_interconnect/rtl/arbitration/Write_Arbiter_RR.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/arbitration/Write_Arbiter_RR.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1763380250575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1763380250575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/axi/src/axi_interconnect/rtl/decoders/read_addr_channel_dec.v 1 1 " "Found 1 design units, including 1 entities, in source file /axi/src/axi_interconnect/rtl/decoders/read_addr_channel_dec.v" { { "Info" "ISGN_ENTITY_NAME" "1 Read_Addr_Channel_Dec " "Found entity 1: Read_Addr_Channel_Dec" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1763380250576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1763380250576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/axi/src/axi_interconnect/rtl/decoders/write_addr_channel_dec.v 1 1 " "Found 1 design units, including 1 entities, in source file /axi/src/axi_interconnect/rtl/decoders/write_addr_channel_dec.v" { { "Info" "ISGN_ENTITY_NAME" "1 Write_Addr_Channel_Dec " "Found entity 1: Write_Addr_Channel_Dec" {  } { { "../../src/axi_interconnect/rtl/decoders/Write_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Write_Addr_Channel_Dec.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1763380250578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1763380250578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/axi/src/axi_interconnect/rtl/decoders/write_resp_channel_arb.v 1 1 " "Found 1 design units, including 1 entities, in source file /axi/src/axi_interconnect/rtl/decoders/write_resp_channel_arb.v" { { "Info" "ISGN_ENTITY_NAME" "1 Write_Resp_Channel_Arb " "Found entity 1: Write_Resp_Channel_Arb" {  } { { "../../src/axi_interconnect/rtl/decoders/Write_Resp_Channel_Arb.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Write_Resp_Channel_Arb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1763380250579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1763380250579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/axi/src/axi_interconnect/rtl/decoders/write_resp_channel_dec.v 1 1 " "Found 1 design units, including 1 entities, in source file /axi/src/axi_interconnect/rtl/decoders/write_resp_channel_dec.v" { { "Info" "ISGN_ENTITY_NAME" "1 Write_Resp_Channel_Dec " "Found entity 1: Write_Resp_Channel_Dec" {  } { { "../../src/axi_interconnect/rtl/decoders/Write_Resp_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Write_Resp_Channel_Dec.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1763380250581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1763380250581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/axi/src/axi_interconnect/rtl/channel_controllers/write/aw_channel_controller_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /axi/src/axi_interconnect/rtl/channel_controllers/write/aw_channel_controller_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 AW_Channel_Controller_Top " "Found entity 1: AW_Channel_Controller_Top" {  } { { "../../src/axi_interconnect/rtl/channel_controllers/write/AW_Channel_Controller_Top.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/channel_controllers/write/AW_Channel_Controller_Top.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1763380250583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1763380250583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/axi/src/axi_interconnect/rtl/channel_controllers/write/br_channel_controller_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /axi/src/axi_interconnect/rtl/channel_controllers/write/br_channel_controller_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 BR_Channel_Controller_Top " "Found entity 1: BR_Channel_Controller_Top" {  } { { "../../src/axi_interconnect/rtl/channel_controllers/write/BR_Channel_Controller_Top.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/channel_controllers/write/BR_Channel_Controller_Top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1763380250584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1763380250584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/axi/src/axi_interconnect/rtl/channel_controllers/write/wd_channel_controller_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /axi/src/axi_interconnect/rtl/channel_controllers/write/wd_channel_controller_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 WD_Channel_Controller_Top " "Found entity 1: WD_Channel_Controller_Top" {  } { { "../../src/axi_interconnect/rtl/channel_controllers/write/WD_Channel_Controller_Top.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/channel_controllers/write/WD_Channel_Controller_Top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1763380250586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1763380250586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/axi/src/axi_interconnect/rtl/channel_controllers/read/ar_channel_controller_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /axi/src/axi_interconnect/rtl/channel_controllers/read/ar_channel_controller_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 AR_Channel_Controller_Top " "Found entity 1: AR_Channel_Controller_Top" {  } { { "../../src/axi_interconnect/rtl/channel_controllers/read/AR_Channel_Controller_Top.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/channel_controllers/read/AR_Channel_Controller_Top.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1763380250587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1763380250587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/axi/src/axi_interconnect/rtl/channel_controllers/read/controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /axi/src/axi_interconnect/rtl/channel_controllers/read/controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 Controller " "Found entity 1: Controller" {  } { { "../../src/axi_interconnect/rtl/channel_controllers/read/Controller.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/channel_controllers/read/Controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1763380250589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1763380250589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/axi/src/axi_interconnect/rtl/core/axi_interconnect.v 1 1 " "Found 1 design units, including 1 entities, in source file /axi/src/axi_interconnect/rtl/core/axi_interconnect.v" { { "Info" "ISGN_ENTITY_NAME" "1 AXI_Interconnect " "Found entity 1: AXI_Interconnect" {  } { { "../../src/axi_interconnect/rtl/core/AXI_Interconnect.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/core/AXI_Interconnect.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1763380250591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1763380250591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/axi/src/axi_interconnect/rtl/core/axi_interconnect_2s_rdonly.v 1 1 " "Found 1 design units, including 1 entities, in source file /axi/src/axi_interconnect/rtl/core/axi_interconnect_2s_rdonly.v" { { "Info" "ISGN_ENTITY_NAME" "1 AXI_Interconnect_2S_RDONLY " "Found entity 1: AXI_Interconnect_2S_RDONLY" {  } { { "../../src/axi_interconnect/rtl/core/AXI_Interconnect_2S_RDONLY.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/core/AXI_Interconnect_2S_RDONLY.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1763380250592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1763380250592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/axi/src/axi_interconnect/rtl/core/axi_interconnect_full.v 1 1 " "Found 1 design units, including 1 entities, in source file /axi/src/axi_interconnect/rtl/core/axi_interconnect_full.v" { { "Info" "ISGN_ENTITY_NAME" "1 AXI_Interconnect_Full " "Found entity 1: AXI_Interconnect_Full" {  } { { "../../src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1763380250595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1763380250595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/axi/src/cores/alu/alu_core.v 1 1 " "Found 1 design units, including 1 entities, in source file /axi/src/cores/alu/alu_core.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_Core " "Found entity 1: ALU_Core" {  } { { "../../src/cores/alu/ALU_Core.v" "" { Text "D:/AXI/src/cores/alu/ALU_Core.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1763380250596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1763380250596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/axi/src/cores/alu/cpu_alu_master.v 1 1 " "Found 1 design units, including 1 entities, in source file /axi/src/cores/alu/cpu_alu_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_ALU_Master " "Found entity 1: CPU_ALU_Master" {  } { { "../../src/cores/alu/CPU_ALU_Master.v" "" { Text "D:/AXI/src/cores/alu/CPU_ALU_Master.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1763380250598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1763380250598 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "STORE_RESULT store_result CPU_Controller.v(53) " "Verilog HDL Declaration information at CPU_Controller.v(53): object \"STORE_RESULT\" differs only in case from object \"store_result\" in the same scope" {  } { { "../../src/cores/alu/CPU_Controller.v" "" { Text "D:/AXI/src/cores/alu/CPU_Controller.v" 53 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1763380250599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/axi/src/cores/alu/cpu_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /axi/src/cores/alu/cpu_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_Controller " "Found entity 1: CPU_Controller" {  } { { "../../src/cores/alu/CPU_Controller.v" "" { Text "D:/AXI/src/cores/alu/CPU_Controller.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1763380250600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1763380250600 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "WRITE_DATA write_data Simple_AXI_Master_Test.v(87) " "Verilog HDL Declaration information at Simple_AXI_Master_Test.v(87): object \"WRITE_DATA\" differs only in case from object \"write_data\" in the same scope" {  } { { "../../src/cores/alu/Simple_AXI_Master_Test.v" "" { Text "D:/AXI/src/cores/alu/Simple_AXI_Master_Test.v" 87 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1763380250601 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "READ_DATA read_data Simple_AXI_Master_Test.v(90) " "Verilog HDL Declaration information at Simple_AXI_Master_Test.v(90): object \"READ_DATA\" differs only in case from object \"read_data\" in the same scope" {  } { { "../../src/cores/alu/Simple_AXI_Master_Test.v" "" { Text "D:/AXI/src/cores/alu/Simple_AXI_Master_Test.v" 90 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1763380250601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/axi/src/cores/alu/simple_axi_master_test.v 1 1 " "Found 1 design units, including 1 entities, in source file /axi/src/cores/alu/simple_axi_master_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 Simple_AXI_Master_Test " "Found entity 1: Simple_AXI_Master_Test" {  } { { "../../src/cores/alu/Simple_AXI_Master_Test.v" "" { Text "D:/AXI/src/cores/alu/Simple_AXI_Master_Test.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1763380250601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1763380250601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/axi/src/wrapper/memory/simple_memory_slave.v 1 1 " "Found 1 design units, including 1 entities, in source file /axi/src/wrapper/memory/simple_memory_slave.v" { { "Info" "ISGN_ENTITY_NAME" "1 Simple_Memory_Slave " "Found entity 1: Simple_Memory_Slave" {  } { { "../../src/wrapper/memory/Simple_Memory_Slave.v" "" { Text "D:/AXI/src/wrapper/memory/Simple_Memory_Slave.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1763380250603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1763380250603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/axi/src/wrapper/converters/wb2axi_read.v 1 1 " "Found 1 design units, including 1 entities, in source file /axi/src/wrapper/converters/wb2axi_read.v" { { "Info" "ISGN_ENTITY_NAME" "1 wb2axi_read " "Found entity 1: wb2axi_read" {  } { { "../../src/wrapper/converters/wb2axi_read.v" "" { Text "D:/AXI/src/wrapper/converters/wb2axi_read.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1763380250604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1763380250604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/axi/src/wrapper/converters/wb2axi_write.v 1 1 " "Found 1 design units, including 1 entities, in source file /axi/src/wrapper/converters/wb2axi_write.v" { { "Info" "ISGN_ENTITY_NAME" "1 wb2axi_write " "Found entity 1: wb2axi_write" {  } { { "../../src/wrapper/converters/wb2axi_write.v" "" { Text "D:/AXI/src/wrapper/converters/wb2axi_write.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1763380250606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1763380250606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/axi/src/wrapper/converters/serv_axi_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file /axi/src/wrapper/converters/serv_axi_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 serv_axi_wrapper " "Found entity 1: serv_axi_wrapper" {  } { { "../../src/wrapper/converters/serv_axi_wrapper.v" "" { Text "D:/AXI/src/wrapper/converters/serv_axi_wrapper.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1763380250607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1763380250607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/axi/src/wrapper/systems/serv_axi_system.v 1 1 " "Found 1 design units, including 1 entities, in source file /axi/src/wrapper/systems/serv_axi_system.v" { { "Info" "ISGN_ENTITY_NAME" "1 serv_axi_system " "Found entity 1: serv_axi_system" {  } { { "../../src/wrapper/systems/serv_axi_system.v" "" { Text "D:/AXI/src/wrapper/systems/serv_axi_system.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1763380250609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1763380250609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/axi/src/wrapper/systems/dual_master_system.v 1 1 " "Found 1 design units, including 1 entities, in source file /axi/src/wrapper/systems/dual_master_system.v" { { "Info" "ISGN_ENTITY_NAME" "1 dual_master_system " "Found entity 1: dual_master_system" {  } { { "../../src/wrapper/systems/dual_master_system.v" "" { Text "D:/AXI/src/wrapper/systems/dual_master_system.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1763380250611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1763380250611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/axi/src/wrapper/systems/alu_master_system.v 1 1 " "Found 1 design units, including 1 entities, in source file /axi/src/wrapper/systems/alu_master_system.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_master_system " "Found entity 1: alu_master_system" {  } { { "../../src/wrapper/systems/alu_master_system.v" "" { Text "D:/AXI/src/wrapper/systems/alu_master_system.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1763380250613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1763380250613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/axi/src/wrapper/ip/serv_axi_system_ip.v 1 1 " "Found 1 design units, including 1 entities, in source file /axi/src/wrapper/ip/serv_axi_system_ip.v" { { "Info" "ISGN_ENTITY_NAME" "1 serv_axi_system_ip " "Found entity 1: serv_axi_system_ip" {  } { { "../../src/wrapper/ip/serv_axi_system_ip.v" "" { Text "D:/AXI/src/wrapper/ip/serv_axi_system_ip.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1763380250616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1763380250616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/axi/src/wrapper/ip/dual_master_system_ip.v 1 1 " "Found 1 design units, including 1 entities, in source file /axi/src/wrapper/ip/dual_master_system_ip.v" { { "Info" "ISGN_ENTITY_NAME" "1 dual_master_system_ip " "Found entity 1: dual_master_system_ip" {  } { { "../../src/wrapper/ip/dual_master_system_ip.v" "" { Text "D:/AXI/src/wrapper/ip/dual_master_system_ip.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1763380250618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1763380250618 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RD_ADDR rd_addr axi_rom_slave.v(51) " "Verilog HDL Declaration information at axi_rom_slave.v(51): object \"RD_ADDR\" differs only in case from object \"rd_addr\" in the same scope" {  } { { "../../src/wrapper/memory/axi_rom_slave.v" "" { Text "D:/AXI/src/wrapper/memory/axi_rom_slave.v" 51 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1763380250619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/axi/src/wrapper/memory/axi_rom_slave.v 1 1 " "Found 1 design units, including 1 entities, in source file /axi/src/wrapper/memory/axi_rom_slave.v" { { "Info" "ISGN_ENTITY_NAME" "1 axi_rom_slave " "Found entity 1: axi_rom_slave" {  } { { "../../src/wrapper/memory/axi_rom_slave.v" "" { Text "D:/AXI/src/wrapper/memory/axi_rom_slave.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1763380250620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1763380250620 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "WR_ADDR wr_addr axi_memory_slave.v(74) " "Verilog HDL Declaration information at axi_memory_slave.v(74): object \"WR_ADDR\" differs only in case from object \"wr_addr\" in the same scope" {  } { { "../../src/wrapper/memory/axi_memory_slave.v" "" { Text "D:/AXI/src/wrapper/memory/axi_memory_slave.v" 74 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1763380250621 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RD_ADDR rd_addr axi_memory_slave.v(87) " "Verilog HDL Declaration information at axi_memory_slave.v(87): object \"RD_ADDR\" differs only in case from object \"rd_addr\" in the same scope" {  } { { "../../src/wrapper/memory/axi_memory_slave.v" "" { Text "D:/AXI/src/wrapper/memory/axi_memory_slave.v" 87 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1763380250621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/axi/src/wrapper/memory/axi_memory_slave.v 1 1 " "Found 1 design units, including 1 entities, in source file /axi/src/wrapper/memory/axi_memory_slave.v" { { "Info" "ISGN_ENTITY_NAME" "1 axi_memory_slave " "Found entity 1: axi_memory_slave" {  } { { "../../src/wrapper/memory/axi_memory_slave.v" "" { Text "D:/AXI/src/wrapper/memory/axi_memory_slave.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1763380250621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1763380250621 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "dual_master_system_ip " "Elaborating entity \"dual_master_system_ip\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1763380250782 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "S02_AXI_bid dual_master_system_ip.v(367) " "Verilog HDL or VHDL warning at dual_master_system_ip.v(367): object \"S02_AXI_bid\" assigned a value but never read" {  } { { "../../src/wrapper/ip/dual_master_system_ip.v" "" { Text "D:/AXI/src/wrapper/ip/dual_master_system_ip.v" 367 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1763380250785 "|dual_master_system_ip"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "M03_AXI_bready_tie dual_master_system_ip.v(412) " "Verilog HDL or VHDL warning at dual_master_system_ip.v(412): object \"M03_AXI_bready_tie\" assigned a value but never read" {  } { { "../../src/wrapper/ip/dual_master_system_ip.v" "" { Text "D:/AXI/src/wrapper/ip/dual_master_system_ip.v" 412 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1763380250785 "|dual_master_system_ip"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "S02_AXI_rid_unused dual_master_system_ip.v(607) " "Verilog HDL or VHDL warning at dual_master_system_ip.v(607): object \"S02_AXI_rid_unused\" assigned a value but never read" {  } { { "../../src/wrapper/ip/dual_master_system_ip.v" "" { Text "D:/AXI/src/wrapper/ip/dual_master_system_ip.v" 607 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1763380250785 "|dual_master_system_ip"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serv_axi_wrapper serv_axi_wrapper:u_serv_wrapper " "Elaborating entity \"serv_axi_wrapper\" for hierarchy \"serv_axi_wrapper:u_serv_wrapper\"" {  } { { "../../src/wrapper/ip/dual_master_system_ip.v" "u_serv_wrapper" { Text "D:/AXI/src/wrapper/ip/dual_master_system_ip.v" 499 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763380250819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serv_rf_top serv_axi_wrapper:u_serv_wrapper\|serv_rf_top:u_serv_core " "Elaborating entity \"serv_rf_top\" for hierarchy \"serv_axi_wrapper:u_serv_wrapper\|serv_rf_top:u_serv_core\"" {  } { { "../../src/wrapper/converters/serv_axi_wrapper.v" "u_serv_core" { Text "D:/AXI/src/wrapper/converters/serv_axi_wrapper.v" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763380250833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serv_rf_ram_if serv_axi_wrapper:u_serv_wrapper\|serv_rf_top:u_serv_core\|serv_rf_ram_if:rf_ram_if " "Elaborating entity \"serv_rf_ram_if\" for hierarchy \"serv_axi_wrapper:u_serv_wrapper\|serv_rf_top:u_serv_core\|serv_rf_ram_if:rf_ram_if\"" {  } { { "../../src/cores/serv/rtl/serv_rf_top.v" "rf_ram_if" { Text "D:/AXI/src/cores/serv/rtl/serv_rf_top.v" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763380250855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serv_rf_ram serv_axi_wrapper:u_serv_wrapper\|serv_rf_top:u_serv_core\|serv_rf_ram:rf_ram " "Elaborating entity \"serv_rf_ram\" for hierarchy \"serv_axi_wrapper:u_serv_wrapper\|serv_rf_top:u_serv_core\|serv_rf_ram:rf_ram\"" {  } { { "../../src/cores/serv/rtl/serv_rf_top.v" "rf_ram" { Text "D:/AXI/src/cores/serv/rtl/serv_rf_top.v" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763380250874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serv_top serv_axi_wrapper:u_serv_wrapper\|serv_rf_top:u_serv_core\|serv_top:cpu " "Elaborating entity \"serv_top\" for hierarchy \"serv_axi_wrapper:u_serv_wrapper\|serv_rf_top:u_serv_core\|serv_top:cpu\"" {  } { { "../../src/cores/serv/rtl/serv_rf_top.v" "cpu" { Text "D:/AXI/src/cores/serv/rtl/serv_rf_top.v" 229 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763380250888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serv_state serv_axi_wrapper:u_serv_wrapper\|serv_rf_top:u_serv_core\|serv_top:cpu\|serv_state:state " "Elaborating entity \"serv_state\" for hierarchy \"serv_axi_wrapper:u_serv_wrapper\|serv_rf_top:u_serv_core\|serv_top:cpu\|serv_state:state\"" {  } { { "../../src/cores/serv/rtl/serv_top.v" "state" { Text "D:/AXI/src/cores/serv/rtl/serv_top.v" 295 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763380250906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serv_decode serv_axi_wrapper:u_serv_wrapper\|serv_rf_top:u_serv_core\|serv_top:cpu\|serv_decode:decode " "Elaborating entity \"serv_decode\" for hierarchy \"serv_axi_wrapper:u_serv_wrapper\|serv_rf_top:u_serv_core\|serv_top:cpu\|serv_decode:decode\"" {  } { { "../../src/cores/serv/rtl/serv_top.v" "decode" { Text "D:/AXI/src/cores/serv/rtl/serv_top.v" 360 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763380250919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serv_immdec serv_axi_wrapper:u_serv_wrapper\|serv_rf_top:u_serv_core\|serv_top:cpu\|serv_immdec:immdec " "Elaborating entity \"serv_immdec\" for hierarchy \"serv_axi_wrapper:u_serv_wrapper\|serv_rf_top:u_serv_core\|serv_top:cpu\|serv_immdec:immdec\"" {  } { { "../../src/cores/serv/rtl/serv_top.v" "immdec" { Text "D:/AXI/src/cores/serv/rtl/serv_top.v" 380 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763380250931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serv_bufreg serv_axi_wrapper:u_serv_wrapper\|serv_rf_top:u_serv_core\|serv_top:cpu\|serv_bufreg:bufreg " "Elaborating entity \"serv_bufreg\" for hierarchy \"serv_axi_wrapper:u_serv_wrapper\|serv_rf_top:u_serv_core\|serv_top:cpu\|serv_bufreg:bufreg\"" {  } { { "../../src/cores/serv/rtl/serv_top.v" "bufreg" { Text "D:/AXI/src/cores/serv/rtl/serv_top.v" 410 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763380250944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serv_bufreg2 serv_axi_wrapper:u_serv_wrapper\|serv_rf_top:u_serv_core\|serv_top:cpu\|serv_bufreg2:bufreg2 " "Elaborating entity \"serv_bufreg2\" for hierarchy \"serv_axi_wrapper:u_serv_wrapper\|serv_rf_top:u_serv_core\|serv_top:cpu\|serv_bufreg2:bufreg2\"" {  } { { "../../src/cores/serv/rtl/serv_top.v" "bufreg2" { Text "D:/AXI/src/cores/serv/rtl/serv_top.v" 435 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763380250956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serv_ctrl serv_axi_wrapper:u_serv_wrapper\|serv_rf_top:u_serv_core\|serv_top:cpu\|serv_ctrl:ctrl " "Elaborating entity \"serv_ctrl\" for hierarchy \"serv_axi_wrapper:u_serv_wrapper\|serv_rf_top:u_serv_core\|serv_top:cpu\|serv_ctrl:ctrl\"" {  } { { "../../src/cores/serv/rtl/serv_top.v" "ctrl" { Text "D:/AXI/src/cores/serv/rtl/serv_top.v" 466 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763380250967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serv_alu serv_axi_wrapper:u_serv_wrapper\|serv_rf_top:u_serv_core\|serv_top:cpu\|serv_alu:alu " "Elaborating entity \"serv_alu\" for hierarchy \"serv_axi_wrapper:u_serv_wrapper\|serv_rf_top:u_serv_core\|serv_top:cpu\|serv_alu:alu\"" {  } { { "../../src/cores/serv/rtl/serv_top.v" "alu" { Text "D:/AXI/src/cores/serv/rtl/serv_top.v" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763380250980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serv_rf_if serv_axi_wrapper:u_serv_wrapper\|serv_rf_top:u_serv_core\|serv_top:cpu\|serv_rf_if:rf_if " "Elaborating entity \"serv_rf_if\" for hierarchy \"serv_axi_wrapper:u_serv_wrapper\|serv_rf_top:u_serv_core\|serv_top:cpu\|serv_rf_if:rf_if\"" {  } { { "../../src/cores/serv/rtl/serv_top.v" "rf_if" { Text "D:/AXI/src/cores/serv/rtl/serv_top.v" 534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763380251002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serv_mem_if serv_axi_wrapper:u_serv_wrapper\|serv_rf_top:u_serv_core\|serv_top:cpu\|serv_mem_if:mem_if " "Elaborating entity \"serv_mem_if\" for hierarchy \"serv_axi_wrapper:u_serv_wrapper\|serv_rf_top:u_serv_core\|serv_top:cpu\|serv_mem_if:mem_if\"" {  } { { "../../src/cores/serv/rtl/serv_top.v" "mem_if" { Text "D:/AXI/src/cores/serv/rtl/serv_top.v" 555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763380251020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serv_csr serv_axi_wrapper:u_serv_wrapper\|serv_rf_top:u_serv_core\|serv_top:cpu\|serv_csr:gen_csr.csr " "Elaborating entity \"serv_csr\" for hierarchy \"serv_axi_wrapper:u_serv_wrapper\|serv_rf_top:u_serv_core\|serv_top:cpu\|serv_csr:gen_csr.csr\"" {  } { { "../../src/cores/serv/rtl/serv_top.v" "gen_csr.csr" { Text "D:/AXI/src/cores/serv/rtl/serv_top.v" 594 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763380251032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb2axi_read serv_axi_wrapper:u_serv_wrapper\|wb2axi_read:u_wb2axi_inst " "Elaborating entity \"wb2axi_read\" for hierarchy \"serv_axi_wrapper:u_serv_wrapper\|wb2axi_read:u_wb2axi_inst\"" {  } { { "../../src/wrapper/converters/serv_axi_wrapper.v" "u_wb2axi_inst" { Text "D:/AXI/src/wrapper/converters/serv_axi_wrapper.v" 241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763380251054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb2axi_write serv_axi_wrapper:u_serv_wrapper\|wb2axi_write:u_wb2axi_data " "Elaborating entity \"wb2axi_write\" for hierarchy \"serv_axi_wrapper:u_serv_wrapper\|wb2axi_write:u_wb2axi_data\"" {  } { { "../../src/wrapper/converters/serv_axi_wrapper.v" "u_wb2axi_data" { Text "D:/AXI/src/wrapper/converters/serv_axi_wrapper.v" 309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763380251074 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "wb2axi_write.v(184) " "Verilog HDL Case Statement information at wb2axi_write.v(184): all case item expressions in this case statement are onehot" {  } { { "../../src/wrapper/converters/wb2axi_write.v" "" { Text "D:/AXI/src/wrapper/converters/wb2axi_write.v" 184 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1763380251147 "|dual_master_system_ip|serv_axi_wrapper:u_serv_wrapper|wb2axi_write:u_wb2axi_data"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "wb2axi_write.v(261) " "Verilog HDL Case Statement information at wb2axi_write.v(261): all case item expressions in this case statement are onehot" {  } { { "../../src/wrapper/converters/wb2axi_write.v" "" { Text "D:/AXI/src/wrapper/converters/wb2axi_write.v" 261 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1763380251147 "|dual_master_system_ip|serv_axi_wrapper:u_serv_wrapper|wb2axi_write:u_wb2axi_data"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "wb2axi_write.v(291) " "Verilog HDL Case Statement information at wb2axi_write.v(291): all case item expressions in this case statement are onehot" {  } { { "../../src/wrapper/converters/wb2axi_write.v" "" { Text "D:/AXI/src/wrapper/converters/wb2axi_write.v" 291 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1763380251147 "|dual_master_system_ip|serv_axi_wrapper:u_serv_wrapper|wb2axi_write:u_wb2axi_data"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "wb2axi_write.v(327) " "Verilog HDL Case Statement information at wb2axi_write.v(327): all case item expressions in this case statement are onehot" {  } { { "../../src/wrapper/converters/wb2axi_write.v" "" { Text "D:/AXI/src/wrapper/converters/wb2axi_write.v" 327 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1763380251147 "|dual_master_system_ip|serv_axi_wrapper:u_serv_wrapper|wb2axi_write:u_wb2axi_data"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "wb2axi_write.v(392) " "Verilog HDL Case Statement information at wb2axi_write.v(392): all case item expressions in this case statement are onehot" {  } { { "../../src/wrapper/converters/wb2axi_write.v" "" { Text "D:/AXI/src/wrapper/converters/wb2axi_write.v" 392 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1763380251147 "|dual_master_system_ip|serv_axi_wrapper:u_serv_wrapper|wb2axi_write:u_wb2axi_data"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_ALU_Master CPU_ALU_Master:u_alu_master " "Elaborating entity \"CPU_ALU_Master\" for hierarchy \"CPU_ALU_Master:u_alu_master\"" {  } { { "../../src/wrapper/ip/dual_master_system_ip.v" "u_alu_master" { Text "D:/AXI/src/wrapper/ip/dual_master_system_ip.v" 550 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763380251149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_Core CPU_ALU_Master:u_alu_master\|ALU_Core:u_alu " "Elaborating entity \"ALU_Core\" for hierarchy \"CPU_ALU_Master:u_alu_master\|ALU_Core:u_alu\"" {  } { { "../../src/cores/alu/CPU_ALU_Master.v" "u_alu" { Text "D:/AXI/src/cores/alu/CPU_ALU_Master.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763380251169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_Controller CPU_ALU_Master:u_alu_master\|CPU_Controller:u_controller " "Elaborating entity \"CPU_Controller\" for hierarchy \"CPU_ALU_Master:u_alu_master\|CPU_Controller:u_controller\"" {  } { { "../../src/cores/alu/CPU_ALU_Master.v" "u_controller" { Text "D:/AXI/src/cores/alu/CPU_ALU_Master.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763380251187 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dst_addr CPU_Controller.v(64) " "Verilog HDL or VHDL warning at CPU_Controller.v(64): object \"dst_addr\" assigned a value but never read" {  } { { "../../src/cores/alu/CPU_Controller.v" "" { Text "D:/AXI/src/cores/alu/CPU_Controller.v" 64 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1763380251188 "|dual_master_system_ip|CPU_ALU_Master:u_alu_master|CPU_Controller:u_controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AXI_Interconnect_Full AXI_Interconnect_Full:u_axi_interconnect " "Elaborating entity \"AXI_Interconnect_Full\" for hierarchy \"AXI_Interconnect_Full:u_axi_interconnect\"" {  } { { "../../src/wrapper/ip/dual_master_system_ip.v" "u_axi_interconnect" { Text "D:/AXI/src/wrapper/ip/dual_master_system_ip.v" 852 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763380251209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AW_Channel_Controller_Top AXI_Interconnect_Full:u_axi_interconnect\|AW_Channel_Controller_Top:u_AW_Channel_Controller_Top " "Elaborating entity \"AW_Channel_Controller_Top\" for hierarchy \"AXI_Interconnect_Full:u_axi_interconnect\|AW_Channel_Controller_Top:u_AW_Channel_Controller_Top\"" {  } { { "../../src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" "u_AW_Channel_Controller_Top" { Text "D:/AXI/src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" 453 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763380251229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qos_Arbiter AXI_Interconnect_Full:u_axi_interconnect\|AW_Channel_Controller_Top:u_AW_Channel_Controller_Top\|Qos_Arbiter:u_Qos_Arbiter " "Elaborating entity \"Qos_Arbiter\" for hierarchy \"AXI_Interconnect_Full:u_axi_interconnect\|AW_Channel_Controller_Top:u_AW_Channel_Controller_Top\|Qos_Arbiter:u_Qos_Arbiter\"" {  } { { "../../src/axi_interconnect/rtl/channel_controllers/write/AW_Channel_Controller_Top.v" "u_Qos_Arbiter" { Text "D:/AXI/src/axi_interconnect/rtl/channel_controllers/write/AW_Channel_Controller_Top.v" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763380251245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Faling_Edge_Detc AXI_Interconnect_Full:u_axi_interconnect\|AW_Channel_Controller_Top:u_AW_Channel_Controller_Top\|Faling_Edge_Detc:u_Faling_Edge_Detc " "Elaborating entity \"Faling_Edge_Detc\" for hierarchy \"AXI_Interconnect_Full:u_axi_interconnect\|AW_Channel_Controller_Top:u_AW_Channel_Controller_Top\|Faling_Edge_Detc:u_Faling_Edge_Detc\"" {  } { { "../../src/axi_interconnect/rtl/channel_controllers/write/AW_Channel_Controller_Top.v" "u_Faling_Edge_Detc" { Text "D:/AXI/src/axi_interconnect/rtl/channel_controllers/write/AW_Channel_Controller_Top.v" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763380251261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Raising_Edge_Det AXI_Interconnect_Full:u_axi_interconnect\|AW_Channel_Controller_Top:u_AW_Channel_Controller_Top\|Raising_Edge_Det:u_Raising_Edge_Det " "Elaborating entity \"Raising_Edge_Det\" for hierarchy \"AXI_Interconnect_Full:u_axi_interconnect\|AW_Channel_Controller_Top:u_AW_Channel_Controller_Top\|Raising_Edge_Det:u_Raising_Edge_Det\"" {  } { { "../../src/axi_interconnect/rtl/channel_controllers/write/AW_Channel_Controller_Top.v" "u_Raising_Edge_Det" { Text "D:/AXI/src/axi_interconnect/rtl/channel_controllers/write/AW_Channel_Controller_Top.v" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763380251273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AW_HandShake_Checker AXI_Interconnect_Full:u_axi_interconnect\|AW_Channel_Controller_Top:u_AW_Channel_Controller_Top\|AW_HandShake_Checker:u_Address_Write_HandShake_Checker " "Elaborating entity \"AW_HandShake_Checker\" for hierarchy \"AXI_Interconnect_Full:u_axi_interconnect\|AW_Channel_Controller_Top:u_AW_Channel_Controller_Top\|AW_HandShake_Checker:u_Address_Write_HandShake_Checker\"" {  } { { "../../src/axi_interconnect/rtl/channel_controllers/write/AW_Channel_Controller_Top.v" "u_Address_Write_HandShake_Checker" { Text "D:/AXI/src/axi_interconnect/rtl/channel_controllers/write/AW_Channel_Controller_Top.v" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763380251285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Demux_1_2 AXI_Interconnect_Full:u_axi_interconnect\|AW_Channel_Controller_Top:u_AW_Channel_Controller_Top\|Demux_1_2:u_Demux_Address_Write_Ready " "Elaborating entity \"Demux_1_2\" for hierarchy \"AXI_Interconnect_Full:u_axi_interconnect\|AW_Channel_Controller_Top:u_AW_Channel_Controller_Top\|Demux_1_2:u_Demux_Address_Write_Ready\"" {  } { { "../../src/axi_interconnect/rtl/channel_controllers/write/AW_Channel_Controller_Top.v" "u_Demux_Address_Write_Ready" { Text "D:/AXI/src/axi_interconnect/rtl/channel_controllers/write/AW_Channel_Controller_Top.v" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763380251297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AW_MUX_2_1 AXI_Interconnect_Full:u_axi_interconnect\|AW_Channel_Controller_Top:u_AW_Channel_Controller_Top\|AW_MUX_2_1:u_AW_MUX_2_1 " "Elaborating entity \"AW_MUX_2_1\" for hierarchy \"AXI_Interconnect_Full:u_axi_interconnect\|AW_Channel_Controller_Top:u_AW_Channel_Controller_Top\|AW_MUX_2_1:u_AW_MUX_2_1\"" {  } { { "../../src/axi_interconnect/rtl/channel_controllers/write/AW_Channel_Controller_Top.v" "u_AW_MUX_2_1" { Text "D:/AXI/src/axi_interconnect/rtl/channel_controllers/write/AW_Channel_Controller_Top.v" 234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763380251313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Write_Addr_Channel_Dec AXI_Interconnect_Full:u_axi_interconnect\|AW_Channel_Controller_Top:u_AW_Channel_Controller_Top\|Write_Addr_Channel_Dec:u_Write_Addr_Channel_Dec " "Elaborating entity \"Write_Addr_Channel_Dec\" for hierarchy \"AXI_Interconnect_Full:u_axi_interconnect\|AW_Channel_Controller_Top:u_AW_Channel_Controller_Top\|Write_Addr_Channel_Dec:u_Write_Addr_Channel_Dec\"" {  } { { "../../src/axi_interconnect/rtl/channel_controllers/write/AW_Channel_Controller_Top.v" "u_Write_Addr_Channel_Dec" { Text "D:/AXI/src/axi_interconnect/rtl/channel_controllers/write/AW_Channel_Controller_Top.v" 303 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763380251330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WD_Channel_Controller_Top AXI_Interconnect_Full:u_axi_interconnect\|WD_Channel_Controller_Top:u_WD_Channel_Controller_Top " "Elaborating entity \"WD_Channel_Controller_Top\" for hierarchy \"AXI_Interconnect_Full:u_axi_interconnect\|WD_Channel_Controller_Top:u_WD_Channel_Controller_Top\"" {  } { { "../../src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" "u_WD_Channel_Controller_Top" { Text "D:/AXI/src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" 505 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763380251345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Queue AXI_Interconnect_Full:u_axi_interconnect\|WD_Channel_Controller_Top:u_WD_Channel_Controller_Top\|Queue:u_Queue " "Elaborating entity \"Queue\" for hierarchy \"AXI_Interconnect_Full:u_axi_interconnect\|WD_Channel_Controller_Top:u_WD_Channel_Controller_Top\|Queue:u_Queue\"" {  } { { "../../src/axi_interconnect/rtl/channel_controllers/write/WD_Channel_Controller_Top.v" "u_Queue" { Text "D:/AXI/src/axi_interconnect/rtl/channel_controllers/write/WD_Channel_Controller_Top.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763380251364 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i Queue.v(26) " "Verilog HDL Always Construct warning at Queue.v(26): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "../../src/axi_interconnect/rtl/buffers/Queue.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/buffers/Queue.v" 26 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1763380251364 "|dual_master_system_ip|AXI_Interconnect_Full:u_axi_interconnect|WD_Channel_Controller_Top:u_WD_Channel_Controller_Top|Queue:u_Queue"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WD_HandShake AXI_Interconnect_Full:u_axi_interconnect\|WD_Channel_Controller_Top:u_WD_Channel_Controller_Top\|WD_HandShake:u_WD_HandShake " "Elaborating entity \"WD_HandShake\" for hierarchy \"AXI_Interconnect_Full:u_axi_interconnect\|WD_Channel_Controller_Top:u_WD_Channel_Controller_Top\|WD_HandShake:u_WD_HandShake\"" {  } { { "../../src/axi_interconnect/rtl/channel_controllers/write/WD_Channel_Controller_Top.v" "u_WD_HandShake" { Text "D:/AXI/src/axi_interconnect/rtl/channel_controllers/write/WD_Channel_Controller_Top.v" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763380251371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WD_MUX_2_1 AXI_Interconnect_Full:u_axi_interconnect\|WD_Channel_Controller_Top:u_WD_Channel_Controller_Top\|WD_MUX_2_1:u_WD_MUX_2_1 " "Elaborating entity \"WD_MUX_2_1\" for hierarchy \"AXI_Interconnect_Full:u_axi_interconnect\|WD_Channel_Controller_Top:u_WD_Channel_Controller_Top\|WD_MUX_2_1:u_WD_MUX_2_1\"" {  } { { "../../src/axi_interconnect/rtl/channel_controllers/write/WD_Channel_Controller_Top.v" "u_WD_MUX_2_1" { Text "D:/AXI/src/axi_interconnect/rtl/channel_controllers/write/WD_Channel_Controller_Top.v" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763380251390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BR_Channel_Controller_Top AXI_Interconnect_Full:u_axi_interconnect\|BR_Channel_Controller_Top:u_BR_Channel_Controller_Top " "Elaborating entity \"BR_Channel_Controller_Top\" for hierarchy \"AXI_Interconnect_Full:u_axi_interconnect\|BR_Channel_Controller_Top:u_BR_Channel_Controller_Top\"" {  } { { "../../src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" "u_BR_Channel_Controller_Top" { Text "D:/AXI/src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" 542 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763380251404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WR_HandShake AXI_Interconnect_Full:u_axi_interconnect\|BR_Channel_Controller_Top:u_BR_Channel_Controller_Top\|WR_HandShake:u_WR_HandShake " "Elaborating entity \"WR_HandShake\" for hierarchy \"AXI_Interconnect_Full:u_axi_interconnect\|BR_Channel_Controller_Top:u_BR_Channel_Controller_Top\|WR_HandShake:u_WR_HandShake\"" {  } { { "../../src/axi_interconnect/rtl/channel_controllers/write/BR_Channel_Controller_Top.v" "u_WR_HandShake" { Text "D:/AXI/src/axi_interconnect/rtl/channel_controllers/write/BR_Channel_Controller_Top.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763380251417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Write_Resp_Channel_Arb AXI_Interconnect_Full:u_axi_interconnect\|BR_Channel_Controller_Top:u_BR_Channel_Controller_Top\|Write_Resp_Channel_Arb:u_Write_Resp_Channel_Arb " "Elaborating entity \"Write_Resp_Channel_Arb\" for hierarchy \"AXI_Interconnect_Full:u_axi_interconnect\|BR_Channel_Controller_Top:u_BR_Channel_Controller_Top\|Write_Resp_Channel_Arb:u_Write_Resp_Channel_Arb\"" {  } { { "../../src/axi_interconnect/rtl/channel_controllers/write/BR_Channel_Controller_Top.v" "u_Write_Resp_Channel_Arb" { Text "D:/AXI/src/axi_interconnect/rtl/channel_controllers/write/BR_Channel_Controller_Top.v" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763380251429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BReady_MUX_2_1 AXI_Interconnect_Full:u_axi_interconnect\|BR_Channel_Controller_Top:u_BR_Channel_Controller_Top\|BReady_MUX_2_1:u_BReady_MUX_2_1 " "Elaborating entity \"BReady_MUX_2_1\" for hierarchy \"AXI_Interconnect_Full:u_axi_interconnect\|BR_Channel_Controller_Top:u_BR_Channel_Controller_Top\|BReady_MUX_2_1:u_BReady_MUX_2_1\"" {  } { { "../../src/axi_interconnect/rtl/channel_controllers/write/BR_Channel_Controller_Top.v" "u_BReady_MUX_2_1" { Text "D:/AXI/src/axi_interconnect/rtl/channel_controllers/write/BR_Channel_Controller_Top.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763380251442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Demux_1_2 AXI_Interconnect_Full:u_axi_interconnect\|BR_Channel_Controller_Top:u_BR_Channel_Controller_Top\|Demux_1_2:u_Demux_1_2 " "Elaborating entity \"Demux_1_2\" for hierarchy \"AXI_Interconnect_Full:u_axi_interconnect\|BR_Channel_Controller_Top:u_BR_Channel_Controller_Top\|Demux_1_2:u_Demux_1_2\"" {  } { { "../../src/axi_interconnect/rtl/channel_controllers/write/BR_Channel_Controller_Top.v" "u_Demux_1_2" { Text "D:/AXI/src/axi_interconnect/rtl/channel_controllers/write/BR_Channel_Controller_Top.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763380251464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Write_Resp_Channel_Dec AXI_Interconnect_Full:u_axi_interconnect\|BR_Channel_Controller_Top:u_BR_Channel_Controller_Top\|Write_Resp_Channel_Dec:u_Write_Resp_Channel_Dec " "Elaborating entity \"Write_Resp_Channel_Dec\" for hierarchy \"AXI_Interconnect_Full:u_axi_interconnect\|BR_Channel_Controller_Top:u_BR_Channel_Controller_Top\|Write_Resp_Channel_Dec:u_Write_Resp_Channel_Dec\"" {  } { { "../../src/axi_interconnect/rtl/channel_controllers/write/BR_Channel_Controller_Top.v" "u_Write_Resp_Channel_Dec" { Text "D:/AXI/src/axi_interconnect/rtl/channel_controllers/write/BR_Channel_Controller_Top.v" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763380251472 ""}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Write_Resp_Channel_Dec.v(55) " "Verilog HDL Case Statement warning at Write_Resp_Channel_Dec.v(55): case item expression never matches the case expression" {  } { { "../../src/axi_interconnect/rtl/decoders/Write_Resp_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Write_Resp_Channel_Dec.v" 55 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Quartus II" 0 -1 1763380251488 "|dual_master_system_ip|AXI_Interconnect_Full:u_axi_interconnect|BR_Channel_Controller_Top:u_BR_Channel_Controller_Top|Write_Resp_Channel_Dec:u_Write_Resp_Channel_Dec"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Write_Resp_Channel_Dec.v(61) " "Verilog HDL Case Statement warning at Write_Resp_Channel_Dec.v(61): case item expression never matches the case expression" {  } { { "../../src/axi_interconnect/rtl/decoders/Write_Resp_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Write_Resp_Channel_Dec.v" 61 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Quartus II" 0 -1 1763380251488 "|dual_master_system_ip|AXI_Interconnect_Full:u_axi_interconnect|BR_Channel_Controller_Top:u_BR_Channel_Controller_Top|Write_Resp_Channel_Dec:u_Write_Resp_Channel_Dec"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AR_Channel_Controller_Top AXI_Interconnect_Full:u_axi_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top " "Elaborating entity \"AR_Channel_Controller_Top\" for hierarchy \"AXI_Interconnect_Full:u_axi_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\"" {  } { { "../../src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" "u_AR_Channel_Controller_Top" { Text "D:/AXI/src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" 659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763380251490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Read_Arbiter AXI_Interconnect_Full:u_axi_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Read_Arbiter:u_Read_Arbiter " "Elaborating entity \"Read_Arbiter\" for hierarchy \"AXI_Interconnect_Full:u_axi_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Read_Arbiter:u_Read_Arbiter\"" {  } { { "../../src/axi_interconnect/rtl/channel_controllers/read/AR_Channel_Controller_Top.v" "u_Read_Arbiter" { Text "D:/AXI/src/axi_interconnect/rtl/channel_controllers/read/AR_Channel_Controller_Top.v" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763380251509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_2x1 AXI_Interconnect_Full:u_axi_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Mux_2x1:araddr_mux " "Elaborating entity \"Mux_2x1\" for hierarchy \"AXI_Interconnect_Full:u_axi_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Mux_2x1:araddr_mux\"" {  } { { "../../src/axi_interconnect/rtl/channel_controllers/read/AR_Channel_Controller_Top.v" "araddr_mux" { Text "D:/AXI/src/axi_interconnect/rtl/channel_controllers/read/AR_Channel_Controller_Top.v" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763380251523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_2x1 AXI_Interconnect_Full:u_axi_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Mux_2x1:arlen_mux " "Elaborating entity \"Mux_2x1\" for hierarchy \"AXI_Interconnect_Full:u_axi_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Mux_2x1:arlen_mux\"" {  } { { "../../src/axi_interconnect/rtl/channel_controllers/read/AR_Channel_Controller_Top.v" "arlen_mux" { Text "D:/AXI/src/axi_interconnect/rtl/channel_controllers/read/AR_Channel_Controller_Top.v" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763380251545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_2x1 AXI_Interconnect_Full:u_axi_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Mux_2x1:arsize_mux " "Elaborating entity \"Mux_2x1\" for hierarchy \"AXI_Interconnect_Full:u_axi_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Mux_2x1:arsize_mux\"" {  } { { "../../src/axi_interconnect/rtl/channel_controllers/read/AR_Channel_Controller_Top.v" "arsize_mux" { Text "D:/AXI/src/axi_interconnect/rtl/channel_controllers/read/AR_Channel_Controller_Top.v" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763380251566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_2x1 AXI_Interconnect_Full:u_axi_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Mux_2x1:arburst_mux " "Elaborating entity \"Mux_2x1\" for hierarchy \"AXI_Interconnect_Full:u_axi_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Mux_2x1:arburst_mux\"" {  } { { "../../src/axi_interconnect/rtl/channel_controllers/read/AR_Channel_Controller_Top.v" "arburst_mux" { Text "D:/AXI/src/axi_interconnect/rtl/channel_controllers/read/AR_Channel_Controller_Top.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763380251586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_2x1 AXI_Interconnect_Full:u_axi_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Mux_2x1:arcache_mux " "Elaborating entity \"Mux_2x1\" for hierarchy \"AXI_Interconnect_Full:u_axi_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Mux_2x1:arcache_mux\"" {  } { { "../../src/axi_interconnect/rtl/channel_controllers/read/AR_Channel_Controller_Top.v" "arcache_mux" { Text "D:/AXI/src/axi_interconnect/rtl/channel_controllers/read/AR_Channel_Controller_Top.v" 214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763380251601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_2x1 AXI_Interconnect_Full:u_axi_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Mux_2x1:arvalid_mux " "Elaborating entity \"Mux_2x1\" for hierarchy \"AXI_Interconnect_Full:u_axi_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Mux_2x1:arvalid_mux\"" {  } { { "../../src/axi_interconnect/rtl/channel_controllers/read/AR_Channel_Controller_Top.v" "arvalid_mux" { Text "D:/AXI/src/axi_interconnect/rtl/channel_controllers/read/AR_Channel_Controller_Top.v" 242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763380251615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Read_Addr_Channel_Dec AXI_Interconnect_Full:u_axi_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec " "Elaborating entity \"Read_Addr_Channel_Dec\" for hierarchy \"AXI_Interconnect_Full:u_axi_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec\"" {  } { { "../../src/axi_interconnect/rtl/channel_controllers/read/AR_Channel_Controller_Top.v" "u_Read_Addr_Channel_Dec" { Text "D:/AXI/src/axi_interconnect/rtl/channel_controllers/read/AR_Channel_Controller_Top.v" 324 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763380251628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Controller AXI_Interconnect_Full:u_axi_interconnect\|Controller:Read_controller " "Elaborating entity \"Controller\" for hierarchy \"AXI_Interconnect_Full:u_axi_interconnect\|Controller:Read_controller\"" {  } { { "../../src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" "Read_controller" { Text "D:/AXI/src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" 710 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763380251643 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "S0_busy Controller.v(71) " "Verilog HDL or VHDL warning at Controller.v(71): object \"S0_busy\" assigned a value but never read" {  } { { "../../src/axi_interconnect/rtl/channel_controllers/read/Controller.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/channel_controllers/read/Controller.v" 71 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1763380251664 "|dual_master_system_ip|AXI_Interconnect_Full:u_axi_interconnect|Controller:Read_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "S1_busy Controller.v(71) " "Verilog HDL or VHDL warning at Controller.v(71): object \"S1_busy\" assigned a value but never read" {  } { { "../../src/axi_interconnect/rtl/channel_controllers/read/Controller.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/channel_controllers/read/Controller.v" 71 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1763380251664 "|dual_master_system_ip|AXI_Interconnect_Full:u_axi_interconnect|Controller:Read_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "S2_busy Controller.v(71) " "Verilog HDL or VHDL warning at Controller.v(71): object \"S2_busy\" assigned a value but never read" {  } { { "../../src/axi_interconnect/rtl/channel_controllers/read/Controller.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/channel_controllers/read/Controller.v" 71 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1763380251664 "|dual_master_system_ip|AXI_Interconnect_Full:u_axi_interconnect|Controller:Read_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "S3_busy Controller.v(71) " "Verilog HDL or VHDL warning at Controller.v(71): object \"S3_busy\" assigned a value but never read" {  } { { "../../src/axi_interconnect/rtl/channel_controllers/read/Controller.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/channel_controllers/read/Controller.v" 71 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1763380251664 "|dual_master_system_ip|AXI_Interconnect_Full:u_axi_interconnect|Controller:Read_controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Demux_1x4 AXI_Interconnect_Full:u_axi_interconnect\|Demux_1x4:rready_demux_M0 " "Elaborating entity \"Demux_1x4\" for hierarchy \"AXI_Interconnect_Full:u_axi_interconnect\|Demux_1x4:rready_demux_M0\"" {  } { { "../../src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" "rready_demux_M0" { Text "D:/AXI/src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" 736 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763380251665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_4x1 AXI_Interconnect_Full:u_axi_interconnect\|Mux_4x1:rvalid_mux_M0 " "Elaborating entity \"Mux_4x1\" for hierarchy \"AXI_Interconnect_Full:u_axi_interconnect\|Mux_4x1:rvalid_mux_M0\"" {  } { { "../../src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" "rvalid_mux_M0" { Text "D:/AXI/src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" 799 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763380251686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_4x1 AXI_Interconnect_Full:u_axi_interconnect\|Mux_4x1:rdata_mux_M0 " "Elaborating entity \"Mux_4x1\" for hierarchy \"AXI_Interconnect_Full:u_axi_interconnect\|Mux_4x1:rdata_mux_M0\"" {  } { { "../../src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" "rdata_mux_M0" { Text "D:/AXI/src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" 817 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763380251854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_4x1 AXI_Interconnect_Full:u_axi_interconnect\|Mux_4x1:rresp_mux_M0 " "Elaborating entity \"Mux_4x1\" for hierarchy \"AXI_Interconnect_Full:u_axi_interconnect\|Mux_4x1:rresp_mux_M0\"" {  } { { "../../src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" "rresp_mux_M0" { Text "D:/AXI/src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" 853 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763380251878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "axi_memory_slave axi_memory_slave:u_inst_mem " "Elaborating entity \"axi_memory_slave\" for hierarchy \"axi_memory_slave:u_inst_mem\"" {  } { { "../../src/wrapper/ip/dual_master_system_ip.v" "u_inst_mem" { Text "D:/AXI/src/wrapper/ip/dual_master_system_ip.v" 912 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763380251893 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wr_addr axi_memory_slave.v(80) " "Verilog HDL or VHDL warning at axi_memory_slave.v(80): object \"wr_addr\" assigned a value but never read" {  } { { "../../src/wrapper/memory/axi_memory_slave.v" "" { Text "D:/AXI/src/wrapper/memory/axi_memory_slave.v" 80 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1763380251900 "|dual_master_system_ip|axi_memory_slave:u_inst_mem"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wr_len axi_memory_slave.v(81) " "Verilog HDL or VHDL warning at axi_memory_slave.v(81): object \"wr_len\" assigned a value but never read" {  } { { "../../src/wrapper/memory/axi_memory_slave.v" "" { Text "D:/AXI/src/wrapper/memory/axi_memory_slave.v" 81 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1763380251900 "|dual_master_system_ip|axi_memory_slave:u_inst_mem"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rd_addr axi_memory_slave.v(92) " "Verilog HDL or VHDL warning at axi_memory_slave.v(92): object \"rd_addr\" assigned a value but never read" {  } { { "../../src/wrapper/memory/axi_memory_slave.v" "" { Text "D:/AXI/src/wrapper/memory/axi_memory_slave.v" 92 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1763380251900 "|dual_master_system_ip|axi_memory_slave:u_inst_mem"}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../../src/axi_interconnect/rtl/handshake/AW_HandShake_Checker.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/handshake/AW_HandShake_Checker.v" 9 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1763380263452 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1763380263452 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "433 " "433 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1763380272577 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/AXI/sim/quartus/output_files/AXI_PROJECT.map.smsg " "Generated suppressed messages file D:/AXI/sim/quartus/output_files/AXI_PROJECT.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1763380273110 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1763380274097 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1763380274097 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_timer_irq " "No output dependent on input pin \"i_timer_irq\"" {  } { { "../../src/wrapper/ip/dual_master_system_ip.v" "" { Text "D:/AXI/src/wrapper/ip/dual_master_system_ip.v" 109 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1763380275174 "|dual_master_system_ip|i_timer_irq"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1763380275174 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "15121 " "Implemented 15121 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1763380275174 ""} { "Info" "ICUT_CUT_TM_OPINS" "6 " "Implemented 6 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1763380275174 ""} { "Info" "ICUT_CUT_TM_LCELLS" "15111 " "Implemented 15111 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1763380275174 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1763380275174 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 16 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4766 " "Peak virtual memory: 4766 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1763380275250 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 17 18:51:15 2025 " "Processing ended: Mon Nov 17 18:51:15 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1763380275250 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1763380275250 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1763380275250 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1763380275250 ""}
