module adder(in1, in2, out);
   input [7:0] in1, in2;
   output reg[7:0] out;
   always @(*)
     out <= in1 + in2;
endmodule