vcs PE_tb.v ./PE.v -full64 -R -debug_access+all +v2k +vcs+fsdbon +fsdb+mda +fsdbfile+PE.fsdb
vcs -sverilog PE_array_tb_task.sv ./PE_array_64.v ./PE.v ./memory_control.v ./sram/sram_sp_512x64.v ./sram_small/sram_dp_512x28.v \
-full64 -R -debug_access+all +v2k +notimingcheck +define+tb0 | tee run.log

// synthesis
dc_shell-t -f main.tcl | tee syn.log
dc_shell-t -f all_syn.tcl | tee syn.log

// gate level
vcs -sverilog PE_array_tb_task.sv ./synthesis/Netlist/PE_array_64_syn.v ./sram/sram_sp_512x64.v \
/cad/cell_library/CBDK_TSMC40_Arm_f2.0/CIC/Verilog/sc9_cln40g_base_lvt.v \
/cad/cell_library/CBDK_TSMC40_Arm_f2.0/CIC/Verilog/sc9_cln40g_base_rvt.v \
/cad/cell_library/CBDK_TSMC40_Arm_f2.0/CIC/Verilog/sc9_cln40g_base_hvt.v \
/cad/cell_library/CBDK_TSMC40_Arm_f2.0/CIC/Verilog/sc9_cln40g_base_rvt_udp.v \
-full64 -R -debug_access+all +v2k +define+SDF +define+tb0 | tee run_syn.log

// sram lc_shell
read_lib sram_sp_512x64_nldm_ss_0p81v_0p81v_125c_syn.lib
write_lib sram_sp_512*64_nldm_ss_0p81v_0p81v_125c -o sram_sp_512x64_nldm_ss_0p81v_0p81v_125c_syn.db

read_lib sram_sp_512x64_nldm_ff_0p99v_0p99v_m40c_syn.lib
write_lib sram_sp_512*64_nldm_ff_0p99v_0p99v_m40c -o sram_sp_512x64_nldm_ff_0p99v_0p99v_m40c_syn.db

read_lib sram_sp_512x64_nldm_tt_0p90v_0p90v_25c_syn.lib
write_lib sram_sp_512*64_nldm_tt_0p90v_0p90v_25c -o sram_sp_512x64_nldm_tt_0p90v_0p90v_25c_syn.db

// dual port small sram
read_lib sram_dp_512x28_nldm_ss_0p81v_0p81v_125c_syn.lib
write_lib sram_dp_512x28_nldm_ss_0p81v_0p81v_125c -o sram_dp_512x28_nldm_ss_0p81v_0p81v_125c_syn.db

read_lib sram_dp_512x28_nldm_ff_0p99v_0p99v_m40c_syn.lib
write_lib sram_dp_512x28_nldm_ff_0p99v_0p99v_m40c -o sram_dp_512x28_nldm_ff_0p99v_0p99v_m40c_syn.db

read_lib sram_dp_512x28_nldm_tt_0p90v_0p90v_25c_syn.lib
write_lib sram_dp_512x28_nldm_tt_0p90v_0p90v_25c -o sram_dp_512x28_nldm_tt_0p90v_0p90v_25c_syn.db