\documentclass{article}
\usepackage{amsmath}
\usepackage{booktabs}
\usepackage{siunitx}

\begin{document}

\section{ADC Test Chip Design Plan}\label{adc-test-chip-design-plan}

\subsection{ADC Test Chip IO}\label{adc-test-chip-io}

\begin{table}[h!]
\centering
\begin{tabular}{ccc}
\toprule
Pin Name & Pad Type & Pin Purpose \\
\midrule
\texttt{seq\_init\_p} & LVDS RX & Sequencing: DAC initialization \\
\texttt{seq\_init\_n} & LVDS RX & Sequencing: DAC initialization \\
\texttt{seq\_samp\_p} & LVDS RX & Sequencing: Sample phase control \\
\texttt{seq\_samp\_n} & LVDS RX & Sequencing: Sample phase control \\
\texttt{seq\_cmp\_p} & LVDS RX & Sequencing: Comparator timing \\
\texttt{seq\_cmp\_n} & LVDS RX & Sequencing: Comparator timing \\
\texttt{seq\_logic\_p} & LVDS RX & Sequencing: SAR logic timing \\
\texttt{seq\_logic\_n} & LVDS RX & Sequencing: SAR logic timing \\
\texttt{vdd\_a} & Power & Analog supply positive \\
\texttt{vss\_a} & GND & Analog supply negative \\
\texttt{vdd\_d} & Power & Digital supply positive \\
\texttt{vss\_d} & GND & Digital supply negative \\
\texttt{vdd\_io} & Power & I/O supply positive \\
\texttt{vss\_io} & GND & I/O supply negative \\
\texttt{vdd\_dac} & Power & DAC supply positive \\
\texttt{vss\_dac} & GND & DAC supply negative \\
\texttt{spi\_sclk} & CMOS Input & SPI serial clock \\
\texttt{spi\_sdi} & CMOS Input & SPI device input (MOSI) \\
\texttt{spi\_sdo} & CMOS Output & SPI master output (MISO) \\
\texttt{spi\_cs\_b} & CMOS Input & Chip select (shift in low, load on rising edge) \\
\texttt{vin\_p} & Analog & Analog input positive \\
\texttt{vin\_n} & Analog & Analog input negative \\
\texttt{comp\_out\_p} & LVDS TX & Data output positive \\
\texttt{comp\_out\_n} & LVDS TX & Data output negative \\
\texttt{reset\_b} & CMOS Input & Global reset (active low, set all regs = 0) \\
\bottomrule
\end{tabular}
\end{table}

\textbf{Total: 25 pins}

\subsection{SPI Configuration Register (65
bits)}\label{spi-configuration-register-65-bits}

\begin{table}[h!]
\centering
\begin{tabular}{cccc}
\toprule
Bit Field & Width & Purpose & Notes \\
\midrule
\texttt{chan\_en[15:0]} & 16 & Channel enable & Arbitrary number of 1s allowed. One bit routed to each of 16 ADCs. \\
\texttt{chan\_sel[15:0]} & 16 & Channel select & Must be one-hot encoded. One bit routed to each of 16 ADCs. \\
\texttt{dac\_init[M-1:0]} & M & DAC initial values & Initial values for each DAC bit. All M bits routed to each ADC. \\
\texttt{manual} & 1 & Manual/Auto mode & Controls DAC update source: 0 = comparator output, 1 = \texttt{dac\_init} register. Routed to all ADCs. \\
Total bits: &  & 65 &  \\
\bottomrule
\end{tabular}
\end{table}

\textbf{Register Layout:}
\texttt{[64] manual | [63:48] dac\_init[15:0] | [47:32] chan\_sel[15:0] | [31:16] chan\_en[15:0]}

\subsection{ADC Operation Modes}\label{adc-operation-modes}

\begin{table}[h!]
\centering
\begin{tabular}{cccccc}
\toprule
Mode & Channels Selected & Channels Enabled & DAC Init Setting & Manual Mode & Notes/Purpose \\
\midrule
1 & One channel (one-hot) & One channel (single bit) & Conventional, Monotonic, or BSS mode & Off & Normal ADC characterization \\
2 & One channel (one-hot) & All channels (all bits set) & Conventional, Monotonic, or BSS mode & Off & Characterizing impact of VREF noise \\
3 & One channel (one-hot) & One channel (single bit) & Dynamically updated externally & On & Calibration mode: external control of DAC state based on COMP output \\
\bottomrule
\end{tabular}
\end{table}

\textbf{DAC Init Modes:} - \textbf{Conventional:} Standard binary
weighted DAC initialization - \textbf{Monotonic:} Ensures monotonic DAC
behavior - \textbf{BSS:} Binary Scaled Segmented DAC initialization

\subsection{Channel Parameter
Combinations}\label{channel-parameter-combinations}

\textbf{Design Space Exploration:}

\begin{table}[h!]
\centering
\begin{tabular}{cc}
\toprule
Parameter & Options \\
\midrule
N:M Ratio & 12:17, 10:13 \\
Coarse-Fine Architecture & Cap. Difference, Vref RDAC Scaling, Bridge Capacitor \\
Total Capacitance (Ctot) & 1pF, 2pF \\
\bottomrule
\end{tabular}
\end{table}

\textbf{All Combinations (2 × 3 × 2 = 12 total):}

\begin{table}[h!]
\centering
\begin{tabular}{cccc}
\toprule
Config & N:M & Coarse-Fine Architecture & Ctot \\
\midrule
1 & 12:17 & Cap. Difference & 1pF \\
2 & 12:17 & Cap. Difference & 2pF \\
3 & 12:17 & Vref RDAC Scaling & 1pF \\
4 & 12:17 & Vref RDAC Scaling & 2pF \\
5 & 12:17 & Bridge Capacitor & 1pF \\
6 & 12:17 & Bridge Capacitor & 2pF \\
7 & 10:13 & Cap. Difference & 1pF \\
8 & 10:13 & Cap. Difference & 2pF \\
9 & 10:13 & Vref RDAC Scaling & 1pF \\
10 & 10:13 & Vref RDAC Scaling & 2pF \\
11 & 10:13 & Bridge Capacitor & 1pF \\
12 & 10:13 & Bridge Capacitor & 2pF \\
\bottomrule
\end{tabular}
\end{table}

\textbf{Note:} Each configuration can be implemented in separate ADC
channels for direct comparison.

\end{document}
