Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Mon Nov 13 23:10:31 2023
| Host         : CAK-M3NSK32-556 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file hello_world_arty_a7_timing_summary_routed.rpt -pb hello_world_arty_a7_timing_summary_routed.pb -rpx hello_world_arty_a7_timing_summary_routed.rpx -warn_on_violation
| Design       : hello_world_arty_a7
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.928        0.000                      0                 4500        0.173        0.000                      0                 4500        4.500        0.000                       0                  1541  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock      Waveform(ns)       Period(ns)      Frequency(MHz)
-----      ------------       ----------      --------------
clock      {0.000 5.000}      10.000          100.000         
  clkdiv2  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock                                                                                                                                                           4.500        0.000                       0                     2  
  clkdiv2           0.928        0.000                      0                 4499        0.173        0.000                      0                 4499        9.500        0.000                       0                  1539  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clkdiv2       clock               8.029        0.000                      0                    1        0.285        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clkdiv2                     
(none)                      clkdiv2       


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock
  To Clock:  clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46    clock_50mhz_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46    clock_50mhz_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46    clock_50mhz_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46    clock_50mhz_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46    clock_50mhz_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkdiv2
  To Clock:  clkdiv2

Setup :            0  Failing Endpoints,  Worst Slack        0.928ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.173ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.928ns  (required time - arrival time)
  Source:                 rvsteel_soc_instance/ram_instance/ram_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdiv2 rise@20.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        18.602ns  (logic 5.505ns (29.594%)  route 13.097ns (70.406%))
  Logic Levels:           17  (CARRY4=1 LUT2=1 LUT3=2 LUT4=2 LUT6=11)
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.611ns = ( 27.611 - 20.000 ) 
    Source Clock Delay      (SCD):    8.180ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.567     5.119    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.734     6.309    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.405 r  clock_50mhz_BUFG_inst/O
                         net (fo=1538, routed)        1.775     8.180    rvsteel_soc_instance/ram_instance/clock_50mhz_BUFG
    RAMB36_X0Y23         RAMB36E1                                     r  rvsteel_soc_instance/ram_instance/ram_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y23         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454    10.634 r  rvsteel_soc_instance/ram_instance/ram_reg_0/DOBDO[0]
                         net (fo=1, routed)           1.047    11.681    rvsteel_soc_instance/bus_mux_instance/prev_instruction_reg[31][0]
    SLICE_X15Y114        LUT4 (Prop_lut4_I1_O)        0.150    11.831 r  rvsteel_soc_instance/bus_mux_instance/prev_instruction[0]_i_2/O
                         net (fo=4, routed)           0.773    12.603    rvsteel_soc_instance/rvsteel_core_instance/integer_file[30][31]_i_8[0]
    SLICE_X21Y114        LUT6 (Prop_lut6_I4_O)        0.326    12.929 f  rvsteel_soc_instance/rvsteel_core_instance/integer_file[30][30]_i_6/O
                         net (fo=12, routed)          1.162    14.091    rvsteel_soc_instance/bus_mux_instance/integer_file_reg[1][0]_0
    SLICE_X22Y113        LUT6 (Prop_lut6_I3_O)        0.124    14.215 r  rvsteel_soc_instance/bus_mux_instance/current_state[3]_i_8/O
                         net (fo=5, routed)           0.668    14.883    rvsteel_soc_instance/bus_mux_instance/rvsteel_core_instance/system_type
    SLICE_X21Y114        LUT3 (Prop_lut3_I0_O)        0.152    15.035 r  rvsteel_soc_instance/bus_mux_instance/integer_file[30][31]_i_12/O
                         net (fo=7, routed)           0.613    15.648    rvsteel_soc_instance/bus_mux_instance/csr_file_write_request
    SLICE_X20Y115        LUT6 (Prop_lut6_I3_O)        0.332    15.980 r  rvsteel_soc_instance/bus_mux_instance/csr_mscratch[4]_i_5/O
                         net (fo=42, routed)          1.121    17.101    rvsteel_soc_instance/bus_mux_instance/rvsteel_core_instance/immediate_type[2]
    SLICE_X23Y118        LUT6 (Prop_lut6_I1_O)        0.124    17.225 r  rvsteel_soc_instance/bus_mux_instance/csr_mscratch[0]_i_2/O
                         net (fo=6, routed)           0.770    17.995    rvsteel_soc_instance/bus_mux_instance/csr_mscratch[0]_i_2_n_0
    SLICE_X17Y116        LUT3 (Prop_lut3_I0_O)        0.124    18.119 r  rvsteel_soc_instance/bus_mux_instance/csr_mtval[3]_i_6/O
                         net (fo=1, routed)           0.000    18.119    rvsteel_soc_instance/bus_mux_instance/csr_mtval[3]_i_6_n_0
    SLICE_X17Y116        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    18.543 f  rvsteel_soc_instance/bus_mux_instance/csr_mtval_reg[3]_i_2/O[1]
                         net (fo=69, routed)          0.732    19.275    rvsteel_soc_instance/bus_mux_instance/O[1]
    SLICE_X18Y116        LUT6 (Prop_lut6_I3_O)        0.303    19.578 f  rvsteel_soc_instance/bus_mux_instance/prev_load_request_i_2/O
                         net (fo=7, routed)           0.590    20.168    rvsteel_soc_instance/bus_mux_instance/misaligned_load
    SLICE_X13Y115        LUT2 (Prop_lut2_I0_O)        0.124    20.292 f  rvsteel_soc_instance/bus_mux_instance/current_state[3]_i_6/O
                         net (fo=4, routed)           0.570    20.861    rvsteel_soc_instance/bus_mux_instance/prev_mem_write_request_i_3_0
    SLICE_X13Y117        LUT6 (Prop_lut6_I4_O)        0.124    20.985 f  rvsteel_soc_instance/bus_mux_instance/current_state[3]_i_4/O
                         net (fo=71, routed)          0.223    21.209    rvsteel_soc_instance/bus_mux_instance/take_trap
    SLICE_X13Y117        LUT6 (Prop_lut6_I4_O)        0.124    21.333 r  rvsteel_soc_instance/bus_mux_instance/prev_mem_address[31]_i_2/O
                         net (fo=31, routed)          0.774    22.107    rvsteel_soc_instance/rvsteel_core_instance/mem_address_internal1
    SLICE_X9Y114         LUT6 (Prop_lut6_I3_O)        0.124    22.231 f  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[11]_i_1/O
                         net (fo=3, routed)           1.217    23.448    rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[11]_i_1_n_0
    SLICE_X5Y116         LUT6 (Prop_lut6_I0_O)        0.124    23.572 f  rvsteel_soc_instance/rvsteel_core_instance/selected_response[2]_i_3/O
                         net (fo=2, routed)           0.870    24.442    rvsteel_soc_instance/rvsteel_core_instance/selected_response[2]_i_3_n_0
    SLICE_X9Y112         LUT6 (Prop_lut6_I4_O)        0.124    24.566 f  rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_5/O
                         net (fo=1, routed)           0.263    24.828    rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_5_n_0
    SLICE_X9Y112         LUT6 (Prop_lut6_I1_O)        0.124    24.952 f  rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_3/O
                         net (fo=14, routed)          0.904    25.857    rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address_reg[1]_0
    SLICE_X6Y112         LUT4 (Prop_lut4_I0_O)        0.124    25.981 r  rvsteel_soc_instance/rvsteel_core_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.801    26.782    rvsteel_soc_instance/uart_instance/tx_register
    SLICE_X3Y109         FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448    24.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367    25.187 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.652    25.839    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.930 r  clock_50mhz_BUFG_inst/O
                         net (fo=1538, routed)        1.681    27.611    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X3Y109         FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[0]/C
                         clock pessimism              0.562    28.174    
                         clock uncertainty           -0.035    28.138    
    SLICE_X3Y109         FDRE (Setup_fdre_C_R)       -0.429    27.709    rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         27.709    
                         arrival time                         -26.782    
  -------------------------------------------------------------------
                         slack                                  0.928    

Slack (MET) :             0.928ns  (required time - arrival time)
  Source:                 rvsteel_soc_instance/ram_instance/ram_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdiv2 rise@20.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        18.602ns  (logic 5.505ns (29.594%)  route 13.097ns (70.406%))
  Logic Levels:           17  (CARRY4=1 LUT2=1 LUT3=2 LUT4=2 LUT6=11)
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.611ns = ( 27.611 - 20.000 ) 
    Source Clock Delay      (SCD):    8.180ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.567     5.119    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.734     6.309    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.405 r  clock_50mhz_BUFG_inst/O
                         net (fo=1538, routed)        1.775     8.180    rvsteel_soc_instance/ram_instance/clock_50mhz_BUFG
    RAMB36_X0Y23         RAMB36E1                                     r  rvsteel_soc_instance/ram_instance/ram_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y23         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454    10.634 r  rvsteel_soc_instance/ram_instance/ram_reg_0/DOBDO[0]
                         net (fo=1, routed)           1.047    11.681    rvsteel_soc_instance/bus_mux_instance/prev_instruction_reg[31][0]
    SLICE_X15Y114        LUT4 (Prop_lut4_I1_O)        0.150    11.831 r  rvsteel_soc_instance/bus_mux_instance/prev_instruction[0]_i_2/O
                         net (fo=4, routed)           0.773    12.603    rvsteel_soc_instance/rvsteel_core_instance/integer_file[30][31]_i_8[0]
    SLICE_X21Y114        LUT6 (Prop_lut6_I4_O)        0.326    12.929 f  rvsteel_soc_instance/rvsteel_core_instance/integer_file[30][30]_i_6/O
                         net (fo=12, routed)          1.162    14.091    rvsteel_soc_instance/bus_mux_instance/integer_file_reg[1][0]_0
    SLICE_X22Y113        LUT6 (Prop_lut6_I3_O)        0.124    14.215 r  rvsteel_soc_instance/bus_mux_instance/current_state[3]_i_8/O
                         net (fo=5, routed)           0.668    14.883    rvsteel_soc_instance/bus_mux_instance/rvsteel_core_instance/system_type
    SLICE_X21Y114        LUT3 (Prop_lut3_I0_O)        0.152    15.035 r  rvsteel_soc_instance/bus_mux_instance/integer_file[30][31]_i_12/O
                         net (fo=7, routed)           0.613    15.648    rvsteel_soc_instance/bus_mux_instance/csr_file_write_request
    SLICE_X20Y115        LUT6 (Prop_lut6_I3_O)        0.332    15.980 r  rvsteel_soc_instance/bus_mux_instance/csr_mscratch[4]_i_5/O
                         net (fo=42, routed)          1.121    17.101    rvsteel_soc_instance/bus_mux_instance/rvsteel_core_instance/immediate_type[2]
    SLICE_X23Y118        LUT6 (Prop_lut6_I1_O)        0.124    17.225 r  rvsteel_soc_instance/bus_mux_instance/csr_mscratch[0]_i_2/O
                         net (fo=6, routed)           0.770    17.995    rvsteel_soc_instance/bus_mux_instance/csr_mscratch[0]_i_2_n_0
    SLICE_X17Y116        LUT3 (Prop_lut3_I0_O)        0.124    18.119 r  rvsteel_soc_instance/bus_mux_instance/csr_mtval[3]_i_6/O
                         net (fo=1, routed)           0.000    18.119    rvsteel_soc_instance/bus_mux_instance/csr_mtval[3]_i_6_n_0
    SLICE_X17Y116        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    18.543 f  rvsteel_soc_instance/bus_mux_instance/csr_mtval_reg[3]_i_2/O[1]
                         net (fo=69, routed)          0.732    19.275    rvsteel_soc_instance/bus_mux_instance/O[1]
    SLICE_X18Y116        LUT6 (Prop_lut6_I3_O)        0.303    19.578 f  rvsteel_soc_instance/bus_mux_instance/prev_load_request_i_2/O
                         net (fo=7, routed)           0.590    20.168    rvsteel_soc_instance/bus_mux_instance/misaligned_load
    SLICE_X13Y115        LUT2 (Prop_lut2_I0_O)        0.124    20.292 f  rvsteel_soc_instance/bus_mux_instance/current_state[3]_i_6/O
                         net (fo=4, routed)           0.570    20.861    rvsteel_soc_instance/bus_mux_instance/prev_mem_write_request_i_3_0
    SLICE_X13Y117        LUT6 (Prop_lut6_I4_O)        0.124    20.985 f  rvsteel_soc_instance/bus_mux_instance/current_state[3]_i_4/O
                         net (fo=71, routed)          0.223    21.209    rvsteel_soc_instance/bus_mux_instance/take_trap
    SLICE_X13Y117        LUT6 (Prop_lut6_I4_O)        0.124    21.333 r  rvsteel_soc_instance/bus_mux_instance/prev_mem_address[31]_i_2/O
                         net (fo=31, routed)          0.774    22.107    rvsteel_soc_instance/rvsteel_core_instance/mem_address_internal1
    SLICE_X9Y114         LUT6 (Prop_lut6_I3_O)        0.124    22.231 f  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[11]_i_1/O
                         net (fo=3, routed)           1.217    23.448    rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[11]_i_1_n_0
    SLICE_X5Y116         LUT6 (Prop_lut6_I0_O)        0.124    23.572 f  rvsteel_soc_instance/rvsteel_core_instance/selected_response[2]_i_3/O
                         net (fo=2, routed)           0.870    24.442    rvsteel_soc_instance/rvsteel_core_instance/selected_response[2]_i_3_n_0
    SLICE_X9Y112         LUT6 (Prop_lut6_I4_O)        0.124    24.566 f  rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_5/O
                         net (fo=1, routed)           0.263    24.828    rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_5_n_0
    SLICE_X9Y112         LUT6 (Prop_lut6_I1_O)        0.124    24.952 f  rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_3/O
                         net (fo=14, routed)          0.904    25.857    rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address_reg[1]_0
    SLICE_X6Y112         LUT4 (Prop_lut4_I0_O)        0.124    25.981 r  rvsteel_soc_instance/rvsteel_core_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.801    26.782    rvsteel_soc_instance/uart_instance/tx_register
    SLICE_X3Y109         FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448    24.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367    25.187 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.652    25.839    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.930 r  clock_50mhz_BUFG_inst/O
                         net (fo=1538, routed)        1.681    27.611    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X3Y109         FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[1]/C
                         clock pessimism              0.562    28.174    
                         clock uncertainty           -0.035    28.138    
    SLICE_X3Y109         FDRE (Setup_fdre_C_R)       -0.429    27.709    rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         27.709    
                         arrival time                         -26.782    
  -------------------------------------------------------------------
                         slack                                  0.928    

Slack (MET) :             0.928ns  (required time - arrival time)
  Source:                 rvsteel_soc_instance/ram_instance/ram_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdiv2 rise@20.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        18.602ns  (logic 5.505ns (29.594%)  route 13.097ns (70.406%))
  Logic Levels:           17  (CARRY4=1 LUT2=1 LUT3=2 LUT4=2 LUT6=11)
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.611ns = ( 27.611 - 20.000 ) 
    Source Clock Delay      (SCD):    8.180ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.567     5.119    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.734     6.309    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.405 r  clock_50mhz_BUFG_inst/O
                         net (fo=1538, routed)        1.775     8.180    rvsteel_soc_instance/ram_instance/clock_50mhz_BUFG
    RAMB36_X0Y23         RAMB36E1                                     r  rvsteel_soc_instance/ram_instance/ram_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y23         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454    10.634 r  rvsteel_soc_instance/ram_instance/ram_reg_0/DOBDO[0]
                         net (fo=1, routed)           1.047    11.681    rvsteel_soc_instance/bus_mux_instance/prev_instruction_reg[31][0]
    SLICE_X15Y114        LUT4 (Prop_lut4_I1_O)        0.150    11.831 r  rvsteel_soc_instance/bus_mux_instance/prev_instruction[0]_i_2/O
                         net (fo=4, routed)           0.773    12.603    rvsteel_soc_instance/rvsteel_core_instance/integer_file[30][31]_i_8[0]
    SLICE_X21Y114        LUT6 (Prop_lut6_I4_O)        0.326    12.929 f  rvsteel_soc_instance/rvsteel_core_instance/integer_file[30][30]_i_6/O
                         net (fo=12, routed)          1.162    14.091    rvsteel_soc_instance/bus_mux_instance/integer_file_reg[1][0]_0
    SLICE_X22Y113        LUT6 (Prop_lut6_I3_O)        0.124    14.215 r  rvsteel_soc_instance/bus_mux_instance/current_state[3]_i_8/O
                         net (fo=5, routed)           0.668    14.883    rvsteel_soc_instance/bus_mux_instance/rvsteel_core_instance/system_type
    SLICE_X21Y114        LUT3 (Prop_lut3_I0_O)        0.152    15.035 r  rvsteel_soc_instance/bus_mux_instance/integer_file[30][31]_i_12/O
                         net (fo=7, routed)           0.613    15.648    rvsteel_soc_instance/bus_mux_instance/csr_file_write_request
    SLICE_X20Y115        LUT6 (Prop_lut6_I3_O)        0.332    15.980 r  rvsteel_soc_instance/bus_mux_instance/csr_mscratch[4]_i_5/O
                         net (fo=42, routed)          1.121    17.101    rvsteel_soc_instance/bus_mux_instance/rvsteel_core_instance/immediate_type[2]
    SLICE_X23Y118        LUT6 (Prop_lut6_I1_O)        0.124    17.225 r  rvsteel_soc_instance/bus_mux_instance/csr_mscratch[0]_i_2/O
                         net (fo=6, routed)           0.770    17.995    rvsteel_soc_instance/bus_mux_instance/csr_mscratch[0]_i_2_n_0
    SLICE_X17Y116        LUT3 (Prop_lut3_I0_O)        0.124    18.119 r  rvsteel_soc_instance/bus_mux_instance/csr_mtval[3]_i_6/O
                         net (fo=1, routed)           0.000    18.119    rvsteel_soc_instance/bus_mux_instance/csr_mtval[3]_i_6_n_0
    SLICE_X17Y116        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    18.543 f  rvsteel_soc_instance/bus_mux_instance/csr_mtval_reg[3]_i_2/O[1]
                         net (fo=69, routed)          0.732    19.275    rvsteel_soc_instance/bus_mux_instance/O[1]
    SLICE_X18Y116        LUT6 (Prop_lut6_I3_O)        0.303    19.578 f  rvsteel_soc_instance/bus_mux_instance/prev_load_request_i_2/O
                         net (fo=7, routed)           0.590    20.168    rvsteel_soc_instance/bus_mux_instance/misaligned_load
    SLICE_X13Y115        LUT2 (Prop_lut2_I0_O)        0.124    20.292 f  rvsteel_soc_instance/bus_mux_instance/current_state[3]_i_6/O
                         net (fo=4, routed)           0.570    20.861    rvsteel_soc_instance/bus_mux_instance/prev_mem_write_request_i_3_0
    SLICE_X13Y117        LUT6 (Prop_lut6_I4_O)        0.124    20.985 f  rvsteel_soc_instance/bus_mux_instance/current_state[3]_i_4/O
                         net (fo=71, routed)          0.223    21.209    rvsteel_soc_instance/bus_mux_instance/take_trap
    SLICE_X13Y117        LUT6 (Prop_lut6_I4_O)        0.124    21.333 r  rvsteel_soc_instance/bus_mux_instance/prev_mem_address[31]_i_2/O
                         net (fo=31, routed)          0.774    22.107    rvsteel_soc_instance/rvsteel_core_instance/mem_address_internal1
    SLICE_X9Y114         LUT6 (Prop_lut6_I3_O)        0.124    22.231 f  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[11]_i_1/O
                         net (fo=3, routed)           1.217    23.448    rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[11]_i_1_n_0
    SLICE_X5Y116         LUT6 (Prop_lut6_I0_O)        0.124    23.572 f  rvsteel_soc_instance/rvsteel_core_instance/selected_response[2]_i_3/O
                         net (fo=2, routed)           0.870    24.442    rvsteel_soc_instance/rvsteel_core_instance/selected_response[2]_i_3_n_0
    SLICE_X9Y112         LUT6 (Prop_lut6_I4_O)        0.124    24.566 f  rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_5/O
                         net (fo=1, routed)           0.263    24.828    rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_5_n_0
    SLICE_X9Y112         LUT6 (Prop_lut6_I1_O)        0.124    24.952 f  rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_3/O
                         net (fo=14, routed)          0.904    25.857    rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address_reg[1]_0
    SLICE_X6Y112         LUT4 (Prop_lut4_I0_O)        0.124    25.981 r  rvsteel_soc_instance/rvsteel_core_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.801    26.782    rvsteel_soc_instance/uart_instance/tx_register
    SLICE_X3Y109         FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448    24.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367    25.187 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.652    25.839    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.930 r  clock_50mhz_BUFG_inst/O
                         net (fo=1538, routed)        1.681    27.611    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X3Y109         FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[2]/C
                         clock pessimism              0.562    28.174    
                         clock uncertainty           -0.035    28.138    
    SLICE_X3Y109         FDRE (Setup_fdre_C_R)       -0.429    27.709    rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         27.709    
                         arrival time                         -26.782    
  -------------------------------------------------------------------
                         slack                                  0.928    

Slack (MET) :             0.928ns  (required time - arrival time)
  Source:                 rvsteel_soc_instance/ram_instance/ram_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdiv2 rise@20.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        18.602ns  (logic 5.505ns (29.594%)  route 13.097ns (70.406%))
  Logic Levels:           17  (CARRY4=1 LUT2=1 LUT3=2 LUT4=2 LUT6=11)
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.611ns = ( 27.611 - 20.000 ) 
    Source Clock Delay      (SCD):    8.180ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.567     5.119    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.734     6.309    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.405 r  clock_50mhz_BUFG_inst/O
                         net (fo=1538, routed)        1.775     8.180    rvsteel_soc_instance/ram_instance/clock_50mhz_BUFG
    RAMB36_X0Y23         RAMB36E1                                     r  rvsteel_soc_instance/ram_instance/ram_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y23         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454    10.634 r  rvsteel_soc_instance/ram_instance/ram_reg_0/DOBDO[0]
                         net (fo=1, routed)           1.047    11.681    rvsteel_soc_instance/bus_mux_instance/prev_instruction_reg[31][0]
    SLICE_X15Y114        LUT4 (Prop_lut4_I1_O)        0.150    11.831 r  rvsteel_soc_instance/bus_mux_instance/prev_instruction[0]_i_2/O
                         net (fo=4, routed)           0.773    12.603    rvsteel_soc_instance/rvsteel_core_instance/integer_file[30][31]_i_8[0]
    SLICE_X21Y114        LUT6 (Prop_lut6_I4_O)        0.326    12.929 f  rvsteel_soc_instance/rvsteel_core_instance/integer_file[30][30]_i_6/O
                         net (fo=12, routed)          1.162    14.091    rvsteel_soc_instance/bus_mux_instance/integer_file_reg[1][0]_0
    SLICE_X22Y113        LUT6 (Prop_lut6_I3_O)        0.124    14.215 r  rvsteel_soc_instance/bus_mux_instance/current_state[3]_i_8/O
                         net (fo=5, routed)           0.668    14.883    rvsteel_soc_instance/bus_mux_instance/rvsteel_core_instance/system_type
    SLICE_X21Y114        LUT3 (Prop_lut3_I0_O)        0.152    15.035 r  rvsteel_soc_instance/bus_mux_instance/integer_file[30][31]_i_12/O
                         net (fo=7, routed)           0.613    15.648    rvsteel_soc_instance/bus_mux_instance/csr_file_write_request
    SLICE_X20Y115        LUT6 (Prop_lut6_I3_O)        0.332    15.980 r  rvsteel_soc_instance/bus_mux_instance/csr_mscratch[4]_i_5/O
                         net (fo=42, routed)          1.121    17.101    rvsteel_soc_instance/bus_mux_instance/rvsteel_core_instance/immediate_type[2]
    SLICE_X23Y118        LUT6 (Prop_lut6_I1_O)        0.124    17.225 r  rvsteel_soc_instance/bus_mux_instance/csr_mscratch[0]_i_2/O
                         net (fo=6, routed)           0.770    17.995    rvsteel_soc_instance/bus_mux_instance/csr_mscratch[0]_i_2_n_0
    SLICE_X17Y116        LUT3 (Prop_lut3_I0_O)        0.124    18.119 r  rvsteel_soc_instance/bus_mux_instance/csr_mtval[3]_i_6/O
                         net (fo=1, routed)           0.000    18.119    rvsteel_soc_instance/bus_mux_instance/csr_mtval[3]_i_6_n_0
    SLICE_X17Y116        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    18.543 f  rvsteel_soc_instance/bus_mux_instance/csr_mtval_reg[3]_i_2/O[1]
                         net (fo=69, routed)          0.732    19.275    rvsteel_soc_instance/bus_mux_instance/O[1]
    SLICE_X18Y116        LUT6 (Prop_lut6_I3_O)        0.303    19.578 f  rvsteel_soc_instance/bus_mux_instance/prev_load_request_i_2/O
                         net (fo=7, routed)           0.590    20.168    rvsteel_soc_instance/bus_mux_instance/misaligned_load
    SLICE_X13Y115        LUT2 (Prop_lut2_I0_O)        0.124    20.292 f  rvsteel_soc_instance/bus_mux_instance/current_state[3]_i_6/O
                         net (fo=4, routed)           0.570    20.861    rvsteel_soc_instance/bus_mux_instance/prev_mem_write_request_i_3_0
    SLICE_X13Y117        LUT6 (Prop_lut6_I4_O)        0.124    20.985 f  rvsteel_soc_instance/bus_mux_instance/current_state[3]_i_4/O
                         net (fo=71, routed)          0.223    21.209    rvsteel_soc_instance/bus_mux_instance/take_trap
    SLICE_X13Y117        LUT6 (Prop_lut6_I4_O)        0.124    21.333 r  rvsteel_soc_instance/bus_mux_instance/prev_mem_address[31]_i_2/O
                         net (fo=31, routed)          0.774    22.107    rvsteel_soc_instance/rvsteel_core_instance/mem_address_internal1
    SLICE_X9Y114         LUT6 (Prop_lut6_I3_O)        0.124    22.231 f  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[11]_i_1/O
                         net (fo=3, routed)           1.217    23.448    rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[11]_i_1_n_0
    SLICE_X5Y116         LUT6 (Prop_lut6_I0_O)        0.124    23.572 f  rvsteel_soc_instance/rvsteel_core_instance/selected_response[2]_i_3/O
                         net (fo=2, routed)           0.870    24.442    rvsteel_soc_instance/rvsteel_core_instance/selected_response[2]_i_3_n_0
    SLICE_X9Y112         LUT6 (Prop_lut6_I4_O)        0.124    24.566 f  rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_5/O
                         net (fo=1, routed)           0.263    24.828    rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_5_n_0
    SLICE_X9Y112         LUT6 (Prop_lut6_I1_O)        0.124    24.952 f  rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_3/O
                         net (fo=14, routed)          0.904    25.857    rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address_reg[1]_0
    SLICE_X6Y112         LUT4 (Prop_lut4_I0_O)        0.124    25.981 r  rvsteel_soc_instance/rvsteel_core_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.801    26.782    rvsteel_soc_instance/uart_instance/tx_register
    SLICE_X3Y109         FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448    24.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367    25.187 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.652    25.839    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.930 r  clock_50mhz_BUFG_inst/O
                         net (fo=1538, routed)        1.681    27.611    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X3Y109         FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[3]/C
                         clock pessimism              0.562    28.174    
                         clock uncertainty           -0.035    28.138    
    SLICE_X3Y109         FDRE (Setup_fdre_C_R)       -0.429    27.709    rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         27.709    
                         arrival time                         -26.782    
  -------------------------------------------------------------------
                         slack                                  0.928    

Slack (MET) :             0.956ns  (required time - arrival time)
  Source:                 rvsteel_soc_instance/ram_instance/ram_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rvsteel_soc_instance/ram_instance/ram_reg_0/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdiv2 rise@20.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        18.219ns  (logic 5.407ns (29.678%)  route 12.812ns (70.322%))
  Logic Levels:           16  (CARRY4=1 LUT2=1 LUT3=3 LUT4=2 LUT6=9)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.581ns = ( 27.581 - 20.000 ) 
    Source Clock Delay      (SCD):    8.180ns
    Clock Pessimism Removal (CPR):    0.599ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.567     5.119    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.734     6.309    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.405 r  clock_50mhz_BUFG_inst/O
                         net (fo=1538, routed)        1.775     8.180    rvsteel_soc_instance/ram_instance/clock_50mhz_BUFG
    RAMB36_X0Y23         RAMB36E1                                     r  rvsteel_soc_instance/ram_instance/ram_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y23         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454    10.634 r  rvsteel_soc_instance/ram_instance/ram_reg_0/DOBDO[0]
                         net (fo=1, routed)           1.047    11.681    rvsteel_soc_instance/bus_mux_instance/prev_instruction_reg[31][0]
    SLICE_X15Y114        LUT4 (Prop_lut4_I1_O)        0.150    11.831 r  rvsteel_soc_instance/bus_mux_instance/prev_instruction[0]_i_2/O
                         net (fo=4, routed)           0.773    12.603    rvsteel_soc_instance/rvsteel_core_instance/integer_file[30][31]_i_8[0]
    SLICE_X21Y114        LUT6 (Prop_lut6_I4_O)        0.326    12.929 f  rvsteel_soc_instance/rvsteel_core_instance/integer_file[30][30]_i_6/O
                         net (fo=12, routed)          1.162    14.091    rvsteel_soc_instance/bus_mux_instance/integer_file_reg[1][0]_0
    SLICE_X22Y113        LUT6 (Prop_lut6_I3_O)        0.124    14.215 r  rvsteel_soc_instance/bus_mux_instance/current_state[3]_i_8/O
                         net (fo=5, routed)           0.668    14.883    rvsteel_soc_instance/bus_mux_instance/rvsteel_core_instance/system_type
    SLICE_X21Y114        LUT3 (Prop_lut3_I0_O)        0.152    15.035 r  rvsteel_soc_instance/bus_mux_instance/integer_file[30][31]_i_12/O
                         net (fo=7, routed)           0.613    15.648    rvsteel_soc_instance/bus_mux_instance/csr_file_write_request
    SLICE_X20Y115        LUT6 (Prop_lut6_I3_O)        0.332    15.980 r  rvsteel_soc_instance/bus_mux_instance/csr_mscratch[4]_i_5/O
                         net (fo=42, routed)          1.121    17.101    rvsteel_soc_instance/bus_mux_instance/rvsteel_core_instance/immediate_type[2]
    SLICE_X23Y118        LUT6 (Prop_lut6_I1_O)        0.124    17.225 r  rvsteel_soc_instance/bus_mux_instance/csr_mscratch[0]_i_2/O
                         net (fo=6, routed)           0.770    17.995    rvsteel_soc_instance/bus_mux_instance/csr_mscratch[0]_i_2_n_0
    SLICE_X17Y116        LUT3 (Prop_lut3_I0_O)        0.124    18.119 r  rvsteel_soc_instance/bus_mux_instance/csr_mtval[3]_i_6/O
                         net (fo=1, routed)           0.000    18.119    rvsteel_soc_instance/bus_mux_instance/csr_mtval[3]_i_6_n_0
    SLICE_X17Y116        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    18.543 f  rvsteel_soc_instance/bus_mux_instance/csr_mtval_reg[3]_i_2/O[1]
                         net (fo=69, routed)          0.732    19.275    rvsteel_soc_instance/bus_mux_instance/O[1]
    SLICE_X18Y116        LUT6 (Prop_lut6_I3_O)        0.303    19.578 f  rvsteel_soc_instance/bus_mux_instance/prev_load_request_i_2/O
                         net (fo=7, routed)           0.590    20.168    rvsteel_soc_instance/bus_mux_instance/misaligned_load
    SLICE_X13Y115        LUT2 (Prop_lut2_I0_O)        0.124    20.292 f  rvsteel_soc_instance/bus_mux_instance/current_state[3]_i_6/O
                         net (fo=4, routed)           0.570    20.861    rvsteel_soc_instance/bus_mux_instance/prev_mem_write_request_i_3_0
    SLICE_X13Y117        LUT6 (Prop_lut6_I4_O)        0.124    20.985 f  rvsteel_soc_instance/bus_mux_instance/current_state[3]_i_4/O
                         net (fo=71, routed)          0.223    21.209    rvsteel_soc_instance/bus_mux_instance/take_trap
    SLICE_X13Y117        LUT6 (Prop_lut6_I4_O)        0.124    21.333 r  rvsteel_soc_instance/bus_mux_instance/prev_mem_address[31]_i_2/O
                         net (fo=31, routed)          0.869    22.202    rvsteel_soc_instance/rvsteel_core_instance/mem_address_internal1
    SLICE_X4Y118         LUT6 (Prop_lut6_I3_O)        0.124    22.326 f  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[13]_i_1/O
                         net (fo=2, routed)           1.019    23.345    rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[13]_i_1_n_0
    SLICE_X2Y118         LUT6 (Prop_lut6_I5_O)        0.124    23.469 f  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_34/O
                         net (fo=1, routed)           0.551    24.020    rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_34_n_0
    SLICE_X9Y116         LUT4 (Prop_lut4_I1_O)        0.124    24.144 f  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_32/O
                         net (fo=56, routed)          1.127    25.271    rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_32_n_0
    SLICE_X8Y110         LUT3 (Prop_lut3_I0_O)        0.150    25.421 r  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_10/O
                         net (fo=4, routed)           0.978    26.399    rvsteel_soc_instance/ram_instance/ADDRARDADDR[3]
    RAMB36_X0Y23         RAMB36E1                                     r  rvsteel_soc_instance/ram_instance/ram_reg_0/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448    24.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367    25.187 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.652    25.839    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.930 r  clock_50mhz_BUFG_inst/O
                         net (fo=1538, routed)        1.651    27.581    rvsteel_soc_instance/ram_instance/clock_50mhz_BUFG
    RAMB36_X0Y23         RAMB36E1                                     r  rvsteel_soc_instance/ram_instance/ram_reg_0/CLKBWRCLK
                         clock pessimism              0.599    28.180    
                         clock uncertainty           -0.035    28.145    
    RAMB36_X0Y23         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.790    27.355    rvsteel_soc_instance/ram_instance/ram_reg_0
  -------------------------------------------------------------------
                         required time                         27.355    
                         arrival time                         -26.399    
  -------------------------------------------------------------------
                         slack                                  0.956    

Slack (MET) :             1.033ns  (required time - arrival time)
  Source:                 rvsteel_soc_instance/ram_instance/ram_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rvsteel_soc_instance/ram_instance/ram_reg_0/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdiv2 rise@20.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        18.137ns  (logic 5.409ns (29.824%)  route 12.728ns (70.176%))
  Logic Levels:           16  (CARRY4=1 LUT2=1 LUT3=3 LUT4=2 LUT6=9)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.578ns = ( 27.578 - 20.000 ) 
    Source Clock Delay      (SCD):    8.180ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.567     5.119    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.734     6.309    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.405 r  clock_50mhz_BUFG_inst/O
                         net (fo=1538, routed)        1.775     8.180    rvsteel_soc_instance/ram_instance/clock_50mhz_BUFG
    RAMB36_X0Y23         RAMB36E1                                     r  rvsteel_soc_instance/ram_instance/ram_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y23         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454    10.634 r  rvsteel_soc_instance/ram_instance/ram_reg_0/DOBDO[0]
                         net (fo=1, routed)           1.047    11.681    rvsteel_soc_instance/bus_mux_instance/prev_instruction_reg[31][0]
    SLICE_X15Y114        LUT4 (Prop_lut4_I1_O)        0.150    11.831 r  rvsteel_soc_instance/bus_mux_instance/prev_instruction[0]_i_2/O
                         net (fo=4, routed)           0.773    12.603    rvsteel_soc_instance/rvsteel_core_instance/integer_file[30][31]_i_8[0]
    SLICE_X21Y114        LUT6 (Prop_lut6_I4_O)        0.326    12.929 f  rvsteel_soc_instance/rvsteel_core_instance/integer_file[30][30]_i_6/O
                         net (fo=12, routed)          1.162    14.091    rvsteel_soc_instance/bus_mux_instance/integer_file_reg[1][0]_0
    SLICE_X22Y113        LUT6 (Prop_lut6_I3_O)        0.124    14.215 r  rvsteel_soc_instance/bus_mux_instance/current_state[3]_i_8/O
                         net (fo=5, routed)           0.668    14.883    rvsteel_soc_instance/bus_mux_instance/rvsteel_core_instance/system_type
    SLICE_X21Y114        LUT3 (Prop_lut3_I0_O)        0.152    15.035 r  rvsteel_soc_instance/bus_mux_instance/integer_file[30][31]_i_12/O
                         net (fo=7, routed)           0.613    15.648    rvsteel_soc_instance/bus_mux_instance/csr_file_write_request
    SLICE_X20Y115        LUT6 (Prop_lut6_I3_O)        0.332    15.980 r  rvsteel_soc_instance/bus_mux_instance/csr_mscratch[4]_i_5/O
                         net (fo=42, routed)          1.121    17.101    rvsteel_soc_instance/bus_mux_instance/rvsteel_core_instance/immediate_type[2]
    SLICE_X23Y118        LUT6 (Prop_lut6_I1_O)        0.124    17.225 r  rvsteel_soc_instance/bus_mux_instance/csr_mscratch[0]_i_2/O
                         net (fo=6, routed)           0.770    17.995    rvsteel_soc_instance/bus_mux_instance/csr_mscratch[0]_i_2_n_0
    SLICE_X17Y116        LUT3 (Prop_lut3_I0_O)        0.124    18.119 r  rvsteel_soc_instance/bus_mux_instance/csr_mtval[3]_i_6/O
                         net (fo=1, routed)           0.000    18.119    rvsteel_soc_instance/bus_mux_instance/csr_mtval[3]_i_6_n_0
    SLICE_X17Y116        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    18.543 f  rvsteel_soc_instance/bus_mux_instance/csr_mtval_reg[3]_i_2/O[1]
                         net (fo=69, routed)          0.732    19.275    rvsteel_soc_instance/bus_mux_instance/O[1]
    SLICE_X18Y116        LUT6 (Prop_lut6_I3_O)        0.303    19.578 f  rvsteel_soc_instance/bus_mux_instance/prev_load_request_i_2/O
                         net (fo=7, routed)           0.590    20.168    rvsteel_soc_instance/bus_mux_instance/misaligned_load
    SLICE_X13Y115        LUT2 (Prop_lut2_I0_O)        0.124    20.292 f  rvsteel_soc_instance/bus_mux_instance/current_state[3]_i_6/O
                         net (fo=4, routed)           0.570    20.861    rvsteel_soc_instance/bus_mux_instance/prev_mem_write_request_i_3_0
    SLICE_X13Y117        LUT6 (Prop_lut6_I4_O)        0.124    20.985 f  rvsteel_soc_instance/bus_mux_instance/current_state[3]_i_4/O
                         net (fo=71, routed)          0.223    21.209    rvsteel_soc_instance/bus_mux_instance/take_trap
    SLICE_X13Y117        LUT6 (Prop_lut6_I4_O)        0.124    21.333 r  rvsteel_soc_instance/bus_mux_instance/prev_mem_address[31]_i_2/O
                         net (fo=31, routed)          0.869    22.202    rvsteel_soc_instance/rvsteel_core_instance/mem_address_internal1
    SLICE_X4Y118         LUT6 (Prop_lut6_I3_O)        0.124    22.326 f  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[13]_i_1/O
                         net (fo=2, routed)           1.019    23.345    rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[13]_i_1_n_0
    SLICE_X2Y118         LUT6 (Prop_lut6_I5_O)        0.124    23.469 f  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_34/O
                         net (fo=1, routed)           0.551    24.020    rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_34_n_0
    SLICE_X9Y116         LUT4 (Prop_lut4_I1_O)        0.124    24.144 f  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_32/O
                         net (fo=56, routed)          1.082    25.226    rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_32_n_0
    SLICE_X9Y112         LUT3 (Prop_lut3_I0_O)        0.152    25.378 r  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_12/O
                         net (fo=4, routed)           0.938    26.317    rvsteel_soc_instance/ram_instance/ADDRARDADDR[1]
    RAMB36_X0Y23         RAMB36E1                                     r  rvsteel_soc_instance/ram_instance/ram_reg_0/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448    24.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367    25.187 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.652    25.839    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.930 r  clock_50mhz_BUFG_inst/O
                         net (fo=1538, routed)        1.648    27.578    rvsteel_soc_instance/ram_instance/clock_50mhz_BUFG
    RAMB36_X0Y23         RAMB36E1                                     r  rvsteel_soc_instance/ram_instance/ram_reg_0/CLKARDCLK
                         clock pessimism              0.575    28.153    
                         clock uncertainty           -0.035    28.118    
    RAMB36_X0Y23         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.768    27.350    rvsteel_soc_instance/ram_instance/ram_reg_0
  -------------------------------------------------------------------
                         required time                         27.350    
                         arrival time                         -26.317    
  -------------------------------------------------------------------
                         slack                                  1.033    

Slack (MET) :             1.050ns  (required time - arrival time)
  Source:                 rvsteel_soc_instance/ram_instance/ram_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdiv2 rise@20.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        18.480ns  (logic 5.505ns (29.790%)  route 12.975ns (70.210%))
  Logic Levels:           17  (CARRY4=1 LUT2=1 LUT3=2 LUT4=2 LUT6=11)
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.611ns = ( 27.611 - 20.000 ) 
    Source Clock Delay      (SCD):    8.180ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.567     5.119    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.734     6.309    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.405 r  clock_50mhz_BUFG_inst/O
                         net (fo=1538, routed)        1.775     8.180    rvsteel_soc_instance/ram_instance/clock_50mhz_BUFG
    RAMB36_X0Y23         RAMB36E1                                     r  rvsteel_soc_instance/ram_instance/ram_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y23         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454    10.634 r  rvsteel_soc_instance/ram_instance/ram_reg_0/DOBDO[0]
                         net (fo=1, routed)           1.047    11.681    rvsteel_soc_instance/bus_mux_instance/prev_instruction_reg[31][0]
    SLICE_X15Y114        LUT4 (Prop_lut4_I1_O)        0.150    11.831 r  rvsteel_soc_instance/bus_mux_instance/prev_instruction[0]_i_2/O
                         net (fo=4, routed)           0.773    12.603    rvsteel_soc_instance/rvsteel_core_instance/integer_file[30][31]_i_8[0]
    SLICE_X21Y114        LUT6 (Prop_lut6_I4_O)        0.326    12.929 f  rvsteel_soc_instance/rvsteel_core_instance/integer_file[30][30]_i_6/O
                         net (fo=12, routed)          1.162    14.091    rvsteel_soc_instance/bus_mux_instance/integer_file_reg[1][0]_0
    SLICE_X22Y113        LUT6 (Prop_lut6_I3_O)        0.124    14.215 r  rvsteel_soc_instance/bus_mux_instance/current_state[3]_i_8/O
                         net (fo=5, routed)           0.668    14.883    rvsteel_soc_instance/bus_mux_instance/rvsteel_core_instance/system_type
    SLICE_X21Y114        LUT3 (Prop_lut3_I0_O)        0.152    15.035 r  rvsteel_soc_instance/bus_mux_instance/integer_file[30][31]_i_12/O
                         net (fo=7, routed)           0.613    15.648    rvsteel_soc_instance/bus_mux_instance/csr_file_write_request
    SLICE_X20Y115        LUT6 (Prop_lut6_I3_O)        0.332    15.980 r  rvsteel_soc_instance/bus_mux_instance/csr_mscratch[4]_i_5/O
                         net (fo=42, routed)          1.121    17.101    rvsteel_soc_instance/bus_mux_instance/rvsteel_core_instance/immediate_type[2]
    SLICE_X23Y118        LUT6 (Prop_lut6_I1_O)        0.124    17.225 r  rvsteel_soc_instance/bus_mux_instance/csr_mscratch[0]_i_2/O
                         net (fo=6, routed)           0.770    17.995    rvsteel_soc_instance/bus_mux_instance/csr_mscratch[0]_i_2_n_0
    SLICE_X17Y116        LUT3 (Prop_lut3_I0_O)        0.124    18.119 r  rvsteel_soc_instance/bus_mux_instance/csr_mtval[3]_i_6/O
                         net (fo=1, routed)           0.000    18.119    rvsteel_soc_instance/bus_mux_instance/csr_mtval[3]_i_6_n_0
    SLICE_X17Y116        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    18.543 f  rvsteel_soc_instance/bus_mux_instance/csr_mtval_reg[3]_i_2/O[1]
                         net (fo=69, routed)          0.732    19.275    rvsteel_soc_instance/bus_mux_instance/O[1]
    SLICE_X18Y116        LUT6 (Prop_lut6_I3_O)        0.303    19.578 f  rvsteel_soc_instance/bus_mux_instance/prev_load_request_i_2/O
                         net (fo=7, routed)           0.590    20.168    rvsteel_soc_instance/bus_mux_instance/misaligned_load
    SLICE_X13Y115        LUT2 (Prop_lut2_I0_O)        0.124    20.292 f  rvsteel_soc_instance/bus_mux_instance/current_state[3]_i_6/O
                         net (fo=4, routed)           0.570    20.861    rvsteel_soc_instance/bus_mux_instance/prev_mem_write_request_i_3_0
    SLICE_X13Y117        LUT6 (Prop_lut6_I4_O)        0.124    20.985 f  rvsteel_soc_instance/bus_mux_instance/current_state[3]_i_4/O
                         net (fo=71, routed)          0.223    21.209    rvsteel_soc_instance/bus_mux_instance/take_trap
    SLICE_X13Y117        LUT6 (Prop_lut6_I4_O)        0.124    21.333 r  rvsteel_soc_instance/bus_mux_instance/prev_mem_address[31]_i_2/O
                         net (fo=31, routed)          0.774    22.107    rvsteel_soc_instance/rvsteel_core_instance/mem_address_internal1
    SLICE_X9Y114         LUT6 (Prop_lut6_I3_O)        0.124    22.231 f  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[11]_i_1/O
                         net (fo=3, routed)           1.217    23.448    rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[11]_i_1_n_0
    SLICE_X5Y116         LUT6 (Prop_lut6_I0_O)        0.124    23.572 f  rvsteel_soc_instance/rvsteel_core_instance/selected_response[2]_i_3/O
                         net (fo=2, routed)           0.870    24.442    rvsteel_soc_instance/rvsteel_core_instance/selected_response[2]_i_3_n_0
    SLICE_X9Y112         LUT6 (Prop_lut6_I4_O)        0.124    24.566 f  rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_5/O
                         net (fo=1, routed)           0.263    24.828    rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_5_n_0
    SLICE_X9Y112         LUT6 (Prop_lut6_I1_O)        0.124    24.952 f  rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_3/O
                         net (fo=14, routed)          0.904    25.857    rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address_reg[1]_0
    SLICE_X6Y112         LUT4 (Prop_lut4_I0_O)        0.124    25.981 r  rvsteel_soc_instance/rvsteel_core_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.679    26.660    rvsteel_soc_instance/uart_instance/tx_register
    SLICE_X3Y110         FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448    24.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367    25.187 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.652    25.839    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.930 r  clock_50mhz_BUFG_inst/O
                         net (fo=1538, routed)        1.681    27.611    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X3Y110         FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[4]/C
                         clock pessimism              0.562    28.174    
                         clock uncertainty           -0.035    28.138    
    SLICE_X3Y110         FDRE (Setup_fdre_C_R)       -0.429    27.709    rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         27.709    
                         arrival time                         -26.660    
  -------------------------------------------------------------------
                         slack                                  1.050    

Slack (MET) :             1.050ns  (required time - arrival time)
  Source:                 rvsteel_soc_instance/ram_instance/ram_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdiv2 rise@20.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        18.480ns  (logic 5.505ns (29.790%)  route 12.975ns (70.210%))
  Logic Levels:           17  (CARRY4=1 LUT2=1 LUT3=2 LUT4=2 LUT6=11)
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.611ns = ( 27.611 - 20.000 ) 
    Source Clock Delay      (SCD):    8.180ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.567     5.119    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.734     6.309    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.405 r  clock_50mhz_BUFG_inst/O
                         net (fo=1538, routed)        1.775     8.180    rvsteel_soc_instance/ram_instance/clock_50mhz_BUFG
    RAMB36_X0Y23         RAMB36E1                                     r  rvsteel_soc_instance/ram_instance/ram_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y23         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454    10.634 r  rvsteel_soc_instance/ram_instance/ram_reg_0/DOBDO[0]
                         net (fo=1, routed)           1.047    11.681    rvsteel_soc_instance/bus_mux_instance/prev_instruction_reg[31][0]
    SLICE_X15Y114        LUT4 (Prop_lut4_I1_O)        0.150    11.831 r  rvsteel_soc_instance/bus_mux_instance/prev_instruction[0]_i_2/O
                         net (fo=4, routed)           0.773    12.603    rvsteel_soc_instance/rvsteel_core_instance/integer_file[30][31]_i_8[0]
    SLICE_X21Y114        LUT6 (Prop_lut6_I4_O)        0.326    12.929 f  rvsteel_soc_instance/rvsteel_core_instance/integer_file[30][30]_i_6/O
                         net (fo=12, routed)          1.162    14.091    rvsteel_soc_instance/bus_mux_instance/integer_file_reg[1][0]_0
    SLICE_X22Y113        LUT6 (Prop_lut6_I3_O)        0.124    14.215 r  rvsteel_soc_instance/bus_mux_instance/current_state[3]_i_8/O
                         net (fo=5, routed)           0.668    14.883    rvsteel_soc_instance/bus_mux_instance/rvsteel_core_instance/system_type
    SLICE_X21Y114        LUT3 (Prop_lut3_I0_O)        0.152    15.035 r  rvsteel_soc_instance/bus_mux_instance/integer_file[30][31]_i_12/O
                         net (fo=7, routed)           0.613    15.648    rvsteel_soc_instance/bus_mux_instance/csr_file_write_request
    SLICE_X20Y115        LUT6 (Prop_lut6_I3_O)        0.332    15.980 r  rvsteel_soc_instance/bus_mux_instance/csr_mscratch[4]_i_5/O
                         net (fo=42, routed)          1.121    17.101    rvsteel_soc_instance/bus_mux_instance/rvsteel_core_instance/immediate_type[2]
    SLICE_X23Y118        LUT6 (Prop_lut6_I1_O)        0.124    17.225 r  rvsteel_soc_instance/bus_mux_instance/csr_mscratch[0]_i_2/O
                         net (fo=6, routed)           0.770    17.995    rvsteel_soc_instance/bus_mux_instance/csr_mscratch[0]_i_2_n_0
    SLICE_X17Y116        LUT3 (Prop_lut3_I0_O)        0.124    18.119 r  rvsteel_soc_instance/bus_mux_instance/csr_mtval[3]_i_6/O
                         net (fo=1, routed)           0.000    18.119    rvsteel_soc_instance/bus_mux_instance/csr_mtval[3]_i_6_n_0
    SLICE_X17Y116        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    18.543 f  rvsteel_soc_instance/bus_mux_instance/csr_mtval_reg[3]_i_2/O[1]
                         net (fo=69, routed)          0.732    19.275    rvsteel_soc_instance/bus_mux_instance/O[1]
    SLICE_X18Y116        LUT6 (Prop_lut6_I3_O)        0.303    19.578 f  rvsteel_soc_instance/bus_mux_instance/prev_load_request_i_2/O
                         net (fo=7, routed)           0.590    20.168    rvsteel_soc_instance/bus_mux_instance/misaligned_load
    SLICE_X13Y115        LUT2 (Prop_lut2_I0_O)        0.124    20.292 f  rvsteel_soc_instance/bus_mux_instance/current_state[3]_i_6/O
                         net (fo=4, routed)           0.570    20.861    rvsteel_soc_instance/bus_mux_instance/prev_mem_write_request_i_3_0
    SLICE_X13Y117        LUT6 (Prop_lut6_I4_O)        0.124    20.985 f  rvsteel_soc_instance/bus_mux_instance/current_state[3]_i_4/O
                         net (fo=71, routed)          0.223    21.209    rvsteel_soc_instance/bus_mux_instance/take_trap
    SLICE_X13Y117        LUT6 (Prop_lut6_I4_O)        0.124    21.333 r  rvsteel_soc_instance/bus_mux_instance/prev_mem_address[31]_i_2/O
                         net (fo=31, routed)          0.774    22.107    rvsteel_soc_instance/rvsteel_core_instance/mem_address_internal1
    SLICE_X9Y114         LUT6 (Prop_lut6_I3_O)        0.124    22.231 f  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[11]_i_1/O
                         net (fo=3, routed)           1.217    23.448    rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[11]_i_1_n_0
    SLICE_X5Y116         LUT6 (Prop_lut6_I0_O)        0.124    23.572 f  rvsteel_soc_instance/rvsteel_core_instance/selected_response[2]_i_3/O
                         net (fo=2, routed)           0.870    24.442    rvsteel_soc_instance/rvsteel_core_instance/selected_response[2]_i_3_n_0
    SLICE_X9Y112         LUT6 (Prop_lut6_I4_O)        0.124    24.566 f  rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_5/O
                         net (fo=1, routed)           0.263    24.828    rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_5_n_0
    SLICE_X9Y112         LUT6 (Prop_lut6_I1_O)        0.124    24.952 f  rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_3/O
                         net (fo=14, routed)          0.904    25.857    rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address_reg[1]_0
    SLICE_X6Y112         LUT4 (Prop_lut4_I0_O)        0.124    25.981 r  rvsteel_soc_instance/rvsteel_core_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.679    26.660    rvsteel_soc_instance/uart_instance/tx_register
    SLICE_X3Y110         FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448    24.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367    25.187 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.652    25.839    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.930 r  clock_50mhz_BUFG_inst/O
                         net (fo=1538, routed)        1.681    27.611    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X3Y110         FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[5]/C
                         clock pessimism              0.562    28.174    
                         clock uncertainty           -0.035    28.138    
    SLICE_X3Y110         FDRE (Setup_fdre_C_R)       -0.429    27.709    rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         27.709    
                         arrival time                         -26.660    
  -------------------------------------------------------------------
                         slack                                  1.050    

Slack (MET) :             1.050ns  (required time - arrival time)
  Source:                 rvsteel_soc_instance/ram_instance/ram_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdiv2 rise@20.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        18.480ns  (logic 5.505ns (29.790%)  route 12.975ns (70.210%))
  Logic Levels:           17  (CARRY4=1 LUT2=1 LUT3=2 LUT4=2 LUT6=11)
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.611ns = ( 27.611 - 20.000 ) 
    Source Clock Delay      (SCD):    8.180ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.567     5.119    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.734     6.309    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.405 r  clock_50mhz_BUFG_inst/O
                         net (fo=1538, routed)        1.775     8.180    rvsteel_soc_instance/ram_instance/clock_50mhz_BUFG
    RAMB36_X0Y23         RAMB36E1                                     r  rvsteel_soc_instance/ram_instance/ram_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y23         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454    10.634 r  rvsteel_soc_instance/ram_instance/ram_reg_0/DOBDO[0]
                         net (fo=1, routed)           1.047    11.681    rvsteel_soc_instance/bus_mux_instance/prev_instruction_reg[31][0]
    SLICE_X15Y114        LUT4 (Prop_lut4_I1_O)        0.150    11.831 r  rvsteel_soc_instance/bus_mux_instance/prev_instruction[0]_i_2/O
                         net (fo=4, routed)           0.773    12.603    rvsteel_soc_instance/rvsteel_core_instance/integer_file[30][31]_i_8[0]
    SLICE_X21Y114        LUT6 (Prop_lut6_I4_O)        0.326    12.929 f  rvsteel_soc_instance/rvsteel_core_instance/integer_file[30][30]_i_6/O
                         net (fo=12, routed)          1.162    14.091    rvsteel_soc_instance/bus_mux_instance/integer_file_reg[1][0]_0
    SLICE_X22Y113        LUT6 (Prop_lut6_I3_O)        0.124    14.215 r  rvsteel_soc_instance/bus_mux_instance/current_state[3]_i_8/O
                         net (fo=5, routed)           0.668    14.883    rvsteel_soc_instance/bus_mux_instance/rvsteel_core_instance/system_type
    SLICE_X21Y114        LUT3 (Prop_lut3_I0_O)        0.152    15.035 r  rvsteel_soc_instance/bus_mux_instance/integer_file[30][31]_i_12/O
                         net (fo=7, routed)           0.613    15.648    rvsteel_soc_instance/bus_mux_instance/csr_file_write_request
    SLICE_X20Y115        LUT6 (Prop_lut6_I3_O)        0.332    15.980 r  rvsteel_soc_instance/bus_mux_instance/csr_mscratch[4]_i_5/O
                         net (fo=42, routed)          1.121    17.101    rvsteel_soc_instance/bus_mux_instance/rvsteel_core_instance/immediate_type[2]
    SLICE_X23Y118        LUT6 (Prop_lut6_I1_O)        0.124    17.225 r  rvsteel_soc_instance/bus_mux_instance/csr_mscratch[0]_i_2/O
                         net (fo=6, routed)           0.770    17.995    rvsteel_soc_instance/bus_mux_instance/csr_mscratch[0]_i_2_n_0
    SLICE_X17Y116        LUT3 (Prop_lut3_I0_O)        0.124    18.119 r  rvsteel_soc_instance/bus_mux_instance/csr_mtval[3]_i_6/O
                         net (fo=1, routed)           0.000    18.119    rvsteel_soc_instance/bus_mux_instance/csr_mtval[3]_i_6_n_0
    SLICE_X17Y116        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    18.543 f  rvsteel_soc_instance/bus_mux_instance/csr_mtval_reg[3]_i_2/O[1]
                         net (fo=69, routed)          0.732    19.275    rvsteel_soc_instance/bus_mux_instance/O[1]
    SLICE_X18Y116        LUT6 (Prop_lut6_I3_O)        0.303    19.578 f  rvsteel_soc_instance/bus_mux_instance/prev_load_request_i_2/O
                         net (fo=7, routed)           0.590    20.168    rvsteel_soc_instance/bus_mux_instance/misaligned_load
    SLICE_X13Y115        LUT2 (Prop_lut2_I0_O)        0.124    20.292 f  rvsteel_soc_instance/bus_mux_instance/current_state[3]_i_6/O
                         net (fo=4, routed)           0.570    20.861    rvsteel_soc_instance/bus_mux_instance/prev_mem_write_request_i_3_0
    SLICE_X13Y117        LUT6 (Prop_lut6_I4_O)        0.124    20.985 f  rvsteel_soc_instance/bus_mux_instance/current_state[3]_i_4/O
                         net (fo=71, routed)          0.223    21.209    rvsteel_soc_instance/bus_mux_instance/take_trap
    SLICE_X13Y117        LUT6 (Prop_lut6_I4_O)        0.124    21.333 r  rvsteel_soc_instance/bus_mux_instance/prev_mem_address[31]_i_2/O
                         net (fo=31, routed)          0.774    22.107    rvsteel_soc_instance/rvsteel_core_instance/mem_address_internal1
    SLICE_X9Y114         LUT6 (Prop_lut6_I3_O)        0.124    22.231 f  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[11]_i_1/O
                         net (fo=3, routed)           1.217    23.448    rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[11]_i_1_n_0
    SLICE_X5Y116         LUT6 (Prop_lut6_I0_O)        0.124    23.572 f  rvsteel_soc_instance/rvsteel_core_instance/selected_response[2]_i_3/O
                         net (fo=2, routed)           0.870    24.442    rvsteel_soc_instance/rvsteel_core_instance/selected_response[2]_i_3_n_0
    SLICE_X9Y112         LUT6 (Prop_lut6_I4_O)        0.124    24.566 f  rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_5/O
                         net (fo=1, routed)           0.263    24.828    rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_5_n_0
    SLICE_X9Y112         LUT6 (Prop_lut6_I1_O)        0.124    24.952 f  rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_3/O
                         net (fo=14, routed)          0.904    25.857    rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address_reg[1]_0
    SLICE_X6Y112         LUT4 (Prop_lut4_I0_O)        0.124    25.981 r  rvsteel_soc_instance/rvsteel_core_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.679    26.660    rvsteel_soc_instance/uart_instance/tx_register
    SLICE_X3Y110         FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448    24.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367    25.187 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.652    25.839    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.930 r  clock_50mhz_BUFG_inst/O
                         net (fo=1538, routed)        1.681    27.611    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X3Y110         FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[6]/C
                         clock pessimism              0.562    28.174    
                         clock uncertainty           -0.035    28.138    
    SLICE_X3Y110         FDRE (Setup_fdre_C_R)       -0.429    27.709    rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         27.709    
                         arrival time                         -26.660    
  -------------------------------------------------------------------
                         slack                                  1.050    

Slack (MET) :             1.050ns  (required time - arrival time)
  Source:                 rvsteel_soc_instance/ram_instance/ram_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdiv2 rise@20.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        18.480ns  (logic 5.505ns (29.790%)  route 12.975ns (70.210%))
  Logic Levels:           17  (CARRY4=1 LUT2=1 LUT3=2 LUT4=2 LUT6=11)
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.611ns = ( 27.611 - 20.000 ) 
    Source Clock Delay      (SCD):    8.180ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.567     5.119    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.734     6.309    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.405 r  clock_50mhz_BUFG_inst/O
                         net (fo=1538, routed)        1.775     8.180    rvsteel_soc_instance/ram_instance/clock_50mhz_BUFG
    RAMB36_X0Y23         RAMB36E1                                     r  rvsteel_soc_instance/ram_instance/ram_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y23         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454    10.634 r  rvsteel_soc_instance/ram_instance/ram_reg_0/DOBDO[0]
                         net (fo=1, routed)           1.047    11.681    rvsteel_soc_instance/bus_mux_instance/prev_instruction_reg[31][0]
    SLICE_X15Y114        LUT4 (Prop_lut4_I1_O)        0.150    11.831 r  rvsteel_soc_instance/bus_mux_instance/prev_instruction[0]_i_2/O
                         net (fo=4, routed)           0.773    12.603    rvsteel_soc_instance/rvsteel_core_instance/integer_file[30][31]_i_8[0]
    SLICE_X21Y114        LUT6 (Prop_lut6_I4_O)        0.326    12.929 f  rvsteel_soc_instance/rvsteel_core_instance/integer_file[30][30]_i_6/O
                         net (fo=12, routed)          1.162    14.091    rvsteel_soc_instance/bus_mux_instance/integer_file_reg[1][0]_0
    SLICE_X22Y113        LUT6 (Prop_lut6_I3_O)        0.124    14.215 r  rvsteel_soc_instance/bus_mux_instance/current_state[3]_i_8/O
                         net (fo=5, routed)           0.668    14.883    rvsteel_soc_instance/bus_mux_instance/rvsteel_core_instance/system_type
    SLICE_X21Y114        LUT3 (Prop_lut3_I0_O)        0.152    15.035 r  rvsteel_soc_instance/bus_mux_instance/integer_file[30][31]_i_12/O
                         net (fo=7, routed)           0.613    15.648    rvsteel_soc_instance/bus_mux_instance/csr_file_write_request
    SLICE_X20Y115        LUT6 (Prop_lut6_I3_O)        0.332    15.980 r  rvsteel_soc_instance/bus_mux_instance/csr_mscratch[4]_i_5/O
                         net (fo=42, routed)          1.121    17.101    rvsteel_soc_instance/bus_mux_instance/rvsteel_core_instance/immediate_type[2]
    SLICE_X23Y118        LUT6 (Prop_lut6_I1_O)        0.124    17.225 r  rvsteel_soc_instance/bus_mux_instance/csr_mscratch[0]_i_2/O
                         net (fo=6, routed)           0.770    17.995    rvsteel_soc_instance/bus_mux_instance/csr_mscratch[0]_i_2_n_0
    SLICE_X17Y116        LUT3 (Prop_lut3_I0_O)        0.124    18.119 r  rvsteel_soc_instance/bus_mux_instance/csr_mtval[3]_i_6/O
                         net (fo=1, routed)           0.000    18.119    rvsteel_soc_instance/bus_mux_instance/csr_mtval[3]_i_6_n_0
    SLICE_X17Y116        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    18.543 f  rvsteel_soc_instance/bus_mux_instance/csr_mtval_reg[3]_i_2/O[1]
                         net (fo=69, routed)          0.732    19.275    rvsteel_soc_instance/bus_mux_instance/O[1]
    SLICE_X18Y116        LUT6 (Prop_lut6_I3_O)        0.303    19.578 f  rvsteel_soc_instance/bus_mux_instance/prev_load_request_i_2/O
                         net (fo=7, routed)           0.590    20.168    rvsteel_soc_instance/bus_mux_instance/misaligned_load
    SLICE_X13Y115        LUT2 (Prop_lut2_I0_O)        0.124    20.292 f  rvsteel_soc_instance/bus_mux_instance/current_state[3]_i_6/O
                         net (fo=4, routed)           0.570    20.861    rvsteel_soc_instance/bus_mux_instance/prev_mem_write_request_i_3_0
    SLICE_X13Y117        LUT6 (Prop_lut6_I4_O)        0.124    20.985 f  rvsteel_soc_instance/bus_mux_instance/current_state[3]_i_4/O
                         net (fo=71, routed)          0.223    21.209    rvsteel_soc_instance/bus_mux_instance/take_trap
    SLICE_X13Y117        LUT6 (Prop_lut6_I4_O)        0.124    21.333 r  rvsteel_soc_instance/bus_mux_instance/prev_mem_address[31]_i_2/O
                         net (fo=31, routed)          0.774    22.107    rvsteel_soc_instance/rvsteel_core_instance/mem_address_internal1
    SLICE_X9Y114         LUT6 (Prop_lut6_I3_O)        0.124    22.231 f  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[11]_i_1/O
                         net (fo=3, routed)           1.217    23.448    rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[11]_i_1_n_0
    SLICE_X5Y116         LUT6 (Prop_lut6_I0_O)        0.124    23.572 f  rvsteel_soc_instance/rvsteel_core_instance/selected_response[2]_i_3/O
                         net (fo=2, routed)           0.870    24.442    rvsteel_soc_instance/rvsteel_core_instance/selected_response[2]_i_3_n_0
    SLICE_X9Y112         LUT6 (Prop_lut6_I4_O)        0.124    24.566 f  rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_5/O
                         net (fo=1, routed)           0.263    24.828    rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_5_n_0
    SLICE_X9Y112         LUT6 (Prop_lut6_I1_O)        0.124    24.952 f  rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_3/O
                         net (fo=14, routed)          0.904    25.857    rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address_reg[1]_0
    SLICE_X6Y112         LUT4 (Prop_lut4_I0_O)        0.124    25.981 r  rvsteel_soc_instance/rvsteel_core_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.679    26.660    rvsteel_soc_instance/uart_instance/tx_register
    SLICE_X3Y110         FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448    24.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367    25.187 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.652    25.839    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.930 r  clock_50mhz_BUFG_inst/O
                         net (fo=1538, routed)        1.681    27.611    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X3Y110         FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[7]/C
                         clock pessimism              0.562    28.174    
                         clock uncertainty           -0.035    28.138    
    SLICE_X3Y110         FDRE (Setup_fdre_C_R)       -0.429    27.709    rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         27.709    
                         arrival time                         -26.660    
  -------------------------------------------------------------------
                         slack                                  1.050    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 rvsteel_soc_instance/rvsteel_core_instance/reset_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rvsteel_soc_instance/uart_instance/rx_active_reg/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdiv2 rise@0.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.115%)  route 0.123ns (39.885%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.428ns
    Source Clock Delay      (SCD):    2.571ns
    Clock Pessimism Removal (CPR):    0.842ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.478    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.280     1.900    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.926 r  clock_50mhz_BUFG_inst/O
                         net (fo=1538, routed)        0.645     2.571    rvsteel_soc_instance/rvsteel_core_instance/clock_50mhz_BUFG
    SLICE_X13Y108        FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/reset_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y108        FDRE (Prop_fdre_C_Q)         0.141     2.712 f  rvsteel_soc_instance/rvsteel_core_instance/reset_reg_reg/Q
                         net (fo=17, routed)          0.123     2.835    rvsteel_soc_instance/uart_instance/reset_reg
    SLICE_X14Y108        LUT4 (Prop_lut4_I3_O)        0.045     2.880 r  rvsteel_soc_instance/uart_instance/rx_active_i_1/O
                         net (fo=1, routed)           0.000     2.880    rvsteel_soc_instance/uart_instance/rx_active_i_1_n_0
    SLICE_X14Y108        FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_active_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.313     2.480    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  clock_50mhz_BUFG_inst/O
                         net (fo=1538, routed)        0.919     3.428    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X14Y108        FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_active_reg/C
                         clock pessimism             -0.842     2.587    
    SLICE_X14Y108        FDRE (Hold_fdre_C_D)         0.120     2.707    rvsteel_soc_instance/uart_instance/rx_active_reg
  -------------------------------------------------------------------
                         required time                         -2.707    
                         arrival time                           2.880    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 rvsteel_soc_instance/uart_instance/rx_bit_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rvsteel_soc_instance/uart_instance/rx_bit_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdiv2 rise@0.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.579%)  route 0.132ns (41.421%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.429ns
    Source Clock Delay      (SCD):    2.572ns
    Clock Pessimism Removal (CPR):    0.845ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.478    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.280     1.900    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.926 r  clock_50mhz_BUFG_inst/O
                         net (fo=1538, routed)        0.646     2.572    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X15Y106        FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_bit_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y106        FDRE (Prop_fdre_C_Q)         0.141     2.713 r  rvsteel_soc_instance/uart_instance/rx_bit_counter_reg[1]/Q
                         net (fo=7, routed)           0.132     2.844    rvsteel_soc_instance/uart_instance/rx_bit_counter[1]
    SLICE_X14Y106        LUT5 (Prop_lut5_I3_O)        0.045     2.889 r  rvsteel_soc_instance/uart_instance/rx_bit_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     2.889    rvsteel_soc_instance/uart_instance/rx_bit_counter[2]_i_1_n_0
    SLICE_X14Y106        FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_bit_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.313     2.480    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  clock_50mhz_BUFG_inst/O
                         net (fo=1538, routed)        0.920     3.429    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X14Y106        FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_bit_counter_reg[2]/C
                         clock pessimism             -0.845     2.585    
    SLICE_X14Y106        FDRE (Hold_fdre_C_D)         0.120     2.705    rvsteel_soc_instance/uart_instance/rx_bit_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.705    
                         arrival time                           2.889    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 rvsteel_soc_instance/uart_instance/uart_irq_reg/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rvsteel_soc_instance/rvsteel_core_instance/csr_mip_meip_reg/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdiv2 rise@0.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.605%)  route 0.122ns (46.395%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.425ns
    Source Clock Delay      (SCD):    2.569ns
    Clock Pessimism Removal (CPR):    0.842ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.478    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.280     1.900    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.926 r  clock_50mhz_BUFG_inst/O
                         net (fo=1538, routed)        0.643     2.569    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X13Y112        FDRE                                         r  rvsteel_soc_instance/uart_instance/uart_irq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y112        FDRE (Prop_fdre_C_Q)         0.141     2.710 r  rvsteel_soc_instance/uart_instance/uart_irq_reg/Q
                         net (fo=8, routed)           0.122     2.832    rvsteel_soc_instance/rvsteel_core_instance/irq_external
    SLICE_X14Y112        FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/csr_mip_meip_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.313     2.480    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  clock_50mhz_BUFG_inst/O
                         net (fo=1538, routed)        0.916     3.425    rvsteel_soc_instance/rvsteel_core_instance/clock_50mhz_BUFG
    SLICE_X14Y112        FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/csr_mip_meip_reg/C
                         clock pessimism             -0.842     2.584    
    SLICE_X14Y112        FDRE (Hold_fdre_C_D)         0.059     2.643    rvsteel_soc_instance/rvsteel_core_instance/csr_mip_meip_reg
  -------------------------------------------------------------------
                         required time                         -2.643    
                         arrival time                           2.832    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rvsteel_soc_instance/rvsteel_core_instance/csr_mtval_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdiv2 rise@0.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.209ns (68.923%)  route 0.094ns (31.077%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.448ns
    Source Clock Delay      (SCD):    2.592ns
    Clock Pessimism Removal (CPR):    0.844ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.478    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.280     1.900    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.926 r  clock_50mhz_BUFG_inst/O
                         net (fo=1538, routed)        0.666     2.592    rvsteel_soc_instance/rvsteel_core_instance/clock_50mhz_BUFG
    SLICE_X2Y120         FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y120         FDRE (Prop_fdre_C_Q)         0.164     2.756 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[14]/Q
                         net (fo=4, routed)           0.094     2.850    rvsteel_soc_instance/bus_mux_instance/Q[13]
    SLICE_X3Y120         LUT6 (Prop_lut6_I3_O)        0.045     2.895 r  rvsteel_soc_instance/bus_mux_instance/csr_mtval[14]_i_1/O
                         net (fo=1, routed)           0.000     2.895    rvsteel_soc_instance/rvsteel_core_instance/csr_mtval_reg[14]_0
    SLICE_X3Y120         FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/csr_mtval_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.313     2.480    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  clock_50mhz_BUFG_inst/O
                         net (fo=1538, routed)        0.939     3.448    rvsteel_soc_instance/rvsteel_core_instance/clock_50mhz_BUFG
    SLICE_X3Y120         FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/csr_mtval_reg[14]/C
                         clock pessimism             -0.844     2.605    
    SLICE_X3Y120         FDRE (Hold_fdre_C_D)         0.091     2.696    rvsteel_soc_instance/rvsteel_core_instance/csr_mtval_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.696    
                         arrival time                           2.895    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rvsteel_soc_instance/rvsteel_core_instance/csr_mepc_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdiv2 rise@0.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.209ns (68.908%)  route 0.094ns (31.092%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.423ns
    Source Clock Delay      (SCD):    2.567ns
    Clock Pessimism Removal (CPR):    0.844ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.478    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.280     1.900    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.926 r  clock_50mhz_BUFG_inst/O
                         net (fo=1538, routed)        0.641     2.567    rvsteel_soc_instance/rvsteel_core_instance/clock_50mhz_BUFG
    SLICE_X8Y116         FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y116         FDRE (Prop_fdre_C_Q)         0.164     2.731 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[8]/Q
                         net (fo=4, routed)           0.094     2.825    rvsteel_soc_instance/bus_mux_instance/Q[7]
    SLICE_X9Y116         LUT3 (Prop_lut3_I0_O)        0.045     2.870 r  rvsteel_soc_instance/bus_mux_instance/csr_mepc[8]_i_1/O
                         net (fo=1, routed)           0.000     2.870    rvsteel_soc_instance/rvsteel_core_instance/csr_mepc_reg[31]_0[6]
    SLICE_X9Y116         FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/csr_mepc_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.313     2.480    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  clock_50mhz_BUFG_inst/O
                         net (fo=1538, routed)        0.914     3.423    rvsteel_soc_instance/rvsteel_core_instance/clock_50mhz_BUFG
    SLICE_X9Y116         FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/csr_mepc_reg[8]/C
                         clock pessimism             -0.844     2.580    
    SLICE_X9Y116         FDRE (Hold_fdre_C_D)         0.091     2.671    rvsteel_soc_instance/rvsteel_core_instance/csr_mepc_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.671    
                         arrival time                           2.870    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 rvsteel_soc_instance/uart_instance/rx_register_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rvsteel_soc_instance/uart_instance/rx_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdiv2 rise@0.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.141ns (47.936%)  route 0.153ns (52.064%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.428ns
    Source Clock Delay      (SCD):    2.571ns
    Clock Pessimism Removal (CPR):    0.842ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.478    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.280     1.900    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.926 r  clock_50mhz_BUFG_inst/O
                         net (fo=1538, routed)        0.645     2.571    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X15Y109        FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_register_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y109        FDRE (Prop_fdre_C_Q)         0.141     2.712 r  rvsteel_soc_instance/uart_instance/rx_register_reg[0]/Q
                         net (fo=1, routed)           0.153     2.865    rvsteel_soc_instance/uart_instance/rx_register_reg_n_0_[0]
    SLICE_X13Y109        FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.313     2.480    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  clock_50mhz_BUFG_inst/O
                         net (fo=1538, routed)        0.919     3.428    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X13Y109        FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_data_reg[0]/C
                         clock pessimism             -0.842     2.587    
    SLICE_X13Y109        FDRE (Hold_fdre_C_D)         0.070     2.657    rvsteel_soc_instance/uart_instance/rx_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.657    
                         arrival time                           2.865    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 rvsteel_soc_instance/uart_instance/rx_active_reg/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rvsteel_soc_instance/uart_instance/rx_bit_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdiv2 rise@0.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.209ns (59.721%)  route 0.141ns (40.279%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.428ns
    Source Clock Delay      (SCD):    2.571ns
    Clock Pessimism Removal (CPR):    0.842ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.478    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.280     1.900    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.926 r  clock_50mhz_BUFG_inst/O
                         net (fo=1538, routed)        0.645     2.571    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X14Y108        FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y108        FDRE (Prop_fdre_C_Q)         0.164     2.735 r  rvsteel_soc_instance/uart_instance/rx_active_reg/Q
                         net (fo=6, routed)           0.141     2.876    rvsteel_soc_instance/uart_instance/rx_active_reg_n_0
    SLICE_X14Y107        LUT6 (Prop_lut6_I5_O)        0.045     2.921 r  rvsteel_soc_instance/uart_instance/rx_bit_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     2.921    rvsteel_soc_instance/uart_instance/rx_bit_counter[0]_i_1_n_0
    SLICE_X14Y107        FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_bit_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.313     2.480    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  clock_50mhz_BUFG_inst/O
                         net (fo=1538, routed)        0.919     3.428    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X14Y107        FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_bit_counter_reg[0]/C
                         clock pessimism             -0.842     2.587    
    SLICE_X14Y107        FDRE (Hold_fdre_C_D)         0.120     2.707    rvsteel_soc_instance/uart_instance/rx_bit_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.707    
                         arrival time                           2.921    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rvsteel_soc_instance/rvsteel_core_instance/csr_mtval_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdiv2 rise@0.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.374%)  route 0.183ns (49.626%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.420ns
    Source Clock Delay      (SCD):    2.566ns
    Clock Pessimism Removal (CPR):    0.822ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.478    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.280     1.900    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.926 r  clock_50mhz_BUFG_inst/O
                         net (fo=1538, routed)        0.640     2.566    rvsteel_soc_instance/rvsteel_core_instance/clock_50mhz_BUFG
    SLICE_X17Y117        FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y117        FDRE (Prop_fdre_C_Q)         0.141     2.707 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[5]/Q
                         net (fo=4, routed)           0.183     2.890    rvsteel_soc_instance/bus_mux_instance/Q[4]
    SLICE_X14Y118        LUT6 (Prop_lut6_I3_O)        0.045     2.935 r  rvsteel_soc_instance/bus_mux_instance/csr_mtval[5]_i_1/O
                         net (fo=1, routed)           0.000     2.935    rvsteel_soc_instance/rvsteel_core_instance/csr_mtval_reg[5]_0
    SLICE_X14Y118        FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/csr_mtval_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.313     2.480    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  clock_50mhz_BUFG_inst/O
                         net (fo=1538, routed)        0.911     3.420    rvsteel_soc_instance/rvsteel_core_instance/clock_50mhz_BUFG
    SLICE_X14Y118        FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/csr_mtval_reg[5]/C
                         clock pessimism             -0.822     2.599    
    SLICE_X14Y118        FDRE (Hold_fdre_C_D)         0.120     2.719    rvsteel_soc_instance/rvsteel_core_instance/csr_mtval_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.719    
                         arrival time                           2.935    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rvsteel_soc_instance/rvsteel_core_instance/csr_mtval_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdiv2 rise@0.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.186ns (50.213%)  route 0.184ns (49.787%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.441ns
    Source Clock Delay      (SCD):    2.587ns
    Clock Pessimism Removal (CPR):    0.822ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.478    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.280     1.900    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.926 r  clock_50mhz_BUFG_inst/O
                         net (fo=1538, routed)        0.661     2.587    rvsteel_soc_instance/rvsteel_core_instance/clock_50mhz_BUFG
    SLICE_X5Y125         FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y125         FDRE (Prop_fdre_C_Q)         0.141     2.728 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[28]/Q
                         net (fo=4, routed)           0.184     2.912    rvsteel_soc_instance/bus_mux_instance/Q[27]
    SLICE_X6Y124         LUT6 (Prop_lut6_I3_O)        0.045     2.957 r  rvsteel_soc_instance/bus_mux_instance/csr_mtval[28]_i_1/O
                         net (fo=1, routed)           0.000     2.957    rvsteel_soc_instance/rvsteel_core_instance/csr_mtval_reg[28]_0
    SLICE_X6Y124         FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/csr_mtval_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.313     2.480    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  clock_50mhz_BUFG_inst/O
                         net (fo=1538, routed)        0.932     3.441    rvsteel_soc_instance/rvsteel_core_instance/clock_50mhz_BUFG
    SLICE_X6Y124         FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/csr_mtval_reg[28]/C
                         clock pessimism             -0.822     2.620    
    SLICE_X6Y124         FDRE (Hold_fdre_C_D)         0.120     2.740    rvsteel_soc_instance/rvsteel_core_instance/csr_mtval_reg[28]
  -------------------------------------------------------------------
                         required time                         -2.740    
                         arrival time                           2.957    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 rvsteel_soc_instance/rvsteel_core_instance/csr_mstatus_mpie_reg/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rvsteel_soc_instance/rvsteel_core_instance/csr_mstatus_mpie_reg/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdiv2 rise@0.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.114%)  route 0.134ns (41.886%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.426ns
    Source Clock Delay      (SCD):    2.570ns
    Clock Pessimism Removal (CPR):    0.857ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.478    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.280     1.900    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.926 r  clock_50mhz_BUFG_inst/O
                         net (fo=1538, routed)        0.644     2.570    rvsteel_soc_instance/rvsteel_core_instance/clock_50mhz_BUFG
    SLICE_X17Y111        FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/csr_mstatus_mpie_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y111        FDRE (Prop_fdre_C_Q)         0.141     2.711 r  rvsteel_soc_instance/rvsteel_core_instance/csr_mstatus_mpie_reg/Q
                         net (fo=3, routed)           0.134     2.845    rvsteel_soc_instance/rvsteel_core_instance/csr_mstatus[7]
    SLICE_X17Y111        LUT6 (Prop_lut6_I0_O)        0.045     2.890 r  rvsteel_soc_instance/rvsteel_core_instance/csr_mstatus_mpie_i_1/O
                         net (fo=1, routed)           0.000     2.890    rvsteel_soc_instance/rvsteel_core_instance/csr_mstatus_mpie_i_1_n_0
    SLICE_X17Y111        FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/csr_mstatus_mpie_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.313     2.480    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  clock_50mhz_BUFG_inst/O
                         net (fo=1538, routed)        0.917     3.426    rvsteel_soc_instance/rvsteel_core_instance/clock_50mhz_BUFG
    SLICE_X17Y111        FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/csr_mstatus_mpie_reg/C
                         clock pessimism             -0.857     2.570    
    SLICE_X17Y111        FDRE (Hold_fdre_C_D)         0.092     2.662    rvsteel_soc_instance/rvsteel_core_instance/csr_mstatus_mpie_reg
  -------------------------------------------------------------------
                         required time                         -2.662    
                         arrival time                           2.890    
  -------------------------------------------------------------------
                         slack                                  0.228    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkdiv2
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clock_50mhz_reg/Q }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y23   rvsteel_soc_instance/ram_instance/ram_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y22   rvsteel_soc_instance/ram_instance/ram_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y23   rvsteel_soc_instance/ram_instance/ram_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y22   rvsteel_soc_instance/ram_instance/ram_reg_1/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0  clock_50mhz_BUFG_inst/I
Min Period        n/a     FDSE/C              n/a            1.000         20.000      19.000     SLICE_X15Y112  rvsteel_soc_instance/bus_mux_instance/selected_response_reg[0]/C
Min Period        n/a     FDSE/C              n/a            1.000         20.000      19.000     SLICE_X15Y112  rvsteel_soc_instance/bus_mux_instance/selected_response_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X15Y112  rvsteel_soc_instance/ram_instance/mem_read_request_ack_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X9Y112   rvsteel_soc_instance/ram_instance/mem_write_request_ack_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X16Y112  rvsteel_soc_instance/rvsteel_core_instance/csr_mcause_code_reg[0]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X15Y112  rvsteel_soc_instance/bus_mux_instance/selected_response_reg[0]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X15Y112  rvsteel_soc_instance/bus_mux_instance/selected_response_reg[0]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X15Y112  rvsteel_soc_instance/bus_mux_instance/selected_response_reg[2]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X15Y112  rvsteel_soc_instance/bus_mux_instance/selected_response_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X15Y112  rvsteel_soc_instance/ram_instance/mem_read_request_ack_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X15Y112  rvsteel_soc_instance/ram_instance/mem_read_request_ack_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y112   rvsteel_soc_instance/ram_instance/mem_write_request_ack_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y112   rvsteel_soc_instance/ram_instance/mem_write_request_ack_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X16Y112  rvsteel_soc_instance/rvsteel_core_instance/csr_mcause_code_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X16Y112  rvsteel_soc_instance/rvsteel_core_instance/csr_mcause_code_reg[0]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X15Y112  rvsteel_soc_instance/bus_mux_instance/selected_response_reg[0]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X15Y112  rvsteel_soc_instance/bus_mux_instance/selected_response_reg[0]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X15Y112  rvsteel_soc_instance/bus_mux_instance/selected_response_reg[2]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X15Y112  rvsteel_soc_instance/bus_mux_instance/selected_response_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X15Y112  rvsteel_soc_instance/ram_instance/mem_read_request_ack_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X15Y112  rvsteel_soc_instance/ram_instance/mem_read_request_ack_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y112   rvsteel_soc_instance/ram_instance/mem_write_request_ack_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y112   rvsteel_soc_instance/ram_instance/mem_write_request_ack_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X16Y112  rvsteel_soc_instance/rvsteel_core_instance/csr_mcause_code_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X16Y112  rvsteel_soc_instance/rvsteel_core_instance/csr_mcause_code_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkdiv2
  To Clock:  clock

Setup :            0  Failing Endpoints,  Worst Slack        8.029ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.285ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.029ns  (required time - arrival time)
  Source:                 clock_50mhz_reg/Q
                            (clock source 'clkdiv2'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clock_50mhz_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        1.390ns  (logic 0.124ns (8.923%)  route 1.266ns (91.077%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.575ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns = ( 14.820 - 10.000 ) 
    Source Clock Delay      (SCD):    5.575ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.567     5.119    clock_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           1.266     6.840    clock_50mhz
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.124     6.964 f  clock_50mhz_i_1/O
                         net (fo=1, routed)           0.000     6.964    clock_50mhz_i_1_n_0
    SLICE_X36Y46         FDRE                                         f  clock_50mhz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448    14.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  clock_50mhz_reg/C
                         clock pessimism              0.180    15.000    
                         clock uncertainty           -0.035    14.964    
    SLICE_X36Y46         FDRE (Setup_fdre_C_D)        0.029    14.993    clock_50mhz_reg
  -------------------------------------------------------------------
                         required time                         14.993    
                         arrival time                          -6.964    
  -------------------------------------------------------------------
                         slack                                  8.029    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 clock_50mhz_reg/Q
                            (clock source 'clkdiv2'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clock_50mhz_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@10.000ns - clkdiv2 fall@10.000ns)
  Data Path Delay:        0.504ns  (logic 0.045ns (8.936%)  route 0.459ns (91.064%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.128ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns = ( 11.992 - 10.000 ) 
    Source Clock Delay      (SCD):    1.619ns = ( 11.619 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 fall edge)   10.000    10.000 f  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257    10.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631    10.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565    11.478    clock_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141    11.619 f  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.459    12.078    clock_50mhz
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.045    12.123 r  clock_50mhz_i_1/O
                         net (fo=1, routed)           0.000    12.123    clock_50mhz_i_1_n_0
    SLICE_X36Y46         FDRE                                         r  clock_50mhz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445    10.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685    11.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834    11.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  clock_50mhz_reg/C
                         clock pessimism             -0.245    11.747    
    SLICE_X36Y46         FDRE (Hold_fdre_C_D)         0.091    11.838    clock_50mhz_reg
  -------------------------------------------------------------------
                         required time                        -11.838    
                         arrival time                          12.123    
  -------------------------------------------------------------------
                         slack                                  0.285    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkdiv2
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rvsteel_soc_instance/uart_instance/tx_register_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.858ns  (logic 4.039ns (68.950%)  route 1.819ns (31.050%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.567     5.119    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.734     6.309    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.405 r  clock_50mhz_BUFG_inst/O
                         net (fo=1538, routed)        1.804     8.210    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X6Y112         FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_register_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y112         FDRE (Prop_fdre_C_Q)         0.518     8.728 r  rvsteel_soc_instance/uart_instance/tx_register_reg[0]/Q
                         net (fo=1, routed)           1.819    10.547    uart_tx_OBUF
    D10                  OBUF (Prop_obuf_I_O)         3.521    14.068 r  uart_tx_OBUF_inst/O
                         net (fo=0)                   0.000    14.068    uart_tx
    D10                                                               r  uart_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rvsteel_soc_instance/uart_instance/tx_register_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.761ns  (logic 1.386ns (78.707%)  route 0.375ns (21.293%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.478    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.280     1.900    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.926 r  clock_50mhz_BUFG_inst/O
                         net (fo=1538, routed)        0.671     2.597    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X6Y112         FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_register_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y112         FDRE (Prop_fdre_C_Q)         0.164     2.761 r  rvsteel_soc_instance/uart_instance/tx_register_reg[0]/Q
                         net (fo=1, routed)           0.375     3.136    uart_tx_OBUF
    D10                  OBUF (Prop_obuf_I_O)         1.222     4.358 r  uart_tx_OBUF_inst/O
                         net (fo=0)                   0.000     4.358    uart_tx
    D10                                                               r  uart_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clkdiv2

Max Delay          1777 Endpoints
Min Delay          1777 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.180ns  (logic 2.211ns (15.592%)  route 11.969ns (84.408%))
  Logic Levels:           7  (IBUF=1 LUT2=1 LUT4=2 LUT6=3)
  Clock Path Skew:        7.611ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.611ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  reset_IBUF_inst/O
                         net (fo=49, routed)          4.115     5.582    rvsteel_soc_instance/rvsteel_core_instance/reset_IBUF
    SLICE_X14Y111        LUT2 (Prop_lut2_I1_O)        0.124     5.706 r  rvsteel_soc_instance/rvsteel_core_instance/current_state[3]_i_1/O
                         net (fo=1517, routed)        4.706    10.411    rvsteel_soc_instance/rvsteel_core_instance/reset_internal
    SLICE_X2Y120         LUT6 (Prop_lut6_I5_O)        0.124    10.535 f  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[28]_i_1/O
                         net (fo=2, routed)           0.317    10.852    rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[28]_i_1_n_0
    SLICE_X2Y118         LUT6 (Prop_lut6_I3_O)        0.124    10.976 f  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_34/O
                         net (fo=1, routed)           0.551    11.527    rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_34_n_0
    SLICE_X9Y116         LUT4 (Prop_lut4_I1_O)        0.124    11.651 f  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_32/O
                         net (fo=56, routed)          0.575    12.226    rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_32_n_0
    SLICE_X9Y112         LUT6 (Prop_lut6_I2_O)        0.124    12.350 f  rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_3/O
                         net (fo=14, routed)          0.904    13.255    rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address_reg[1]_0
    SLICE_X6Y112         LUT4 (Prop_lut4_I0_O)        0.124    13.379 r  rvsteel_soc_instance/rvsteel_core_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.801    14.180    rvsteel_soc_instance/uart_instance/tx_register
    SLICE_X3Y109         FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448     4.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367     5.187 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.652     5.839    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.930 r  clock_50mhz_BUFG_inst/O
                         net (fo=1538, routed)        1.681     7.611    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X3Y109         FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.180ns  (logic 2.211ns (15.592%)  route 11.969ns (84.408%))
  Logic Levels:           7  (IBUF=1 LUT2=1 LUT4=2 LUT6=3)
  Clock Path Skew:        7.611ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.611ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  reset_IBUF_inst/O
                         net (fo=49, routed)          4.115     5.582    rvsteel_soc_instance/rvsteel_core_instance/reset_IBUF
    SLICE_X14Y111        LUT2 (Prop_lut2_I1_O)        0.124     5.706 r  rvsteel_soc_instance/rvsteel_core_instance/current_state[3]_i_1/O
                         net (fo=1517, routed)        4.706    10.411    rvsteel_soc_instance/rvsteel_core_instance/reset_internal
    SLICE_X2Y120         LUT6 (Prop_lut6_I5_O)        0.124    10.535 f  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[28]_i_1/O
                         net (fo=2, routed)           0.317    10.852    rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[28]_i_1_n_0
    SLICE_X2Y118         LUT6 (Prop_lut6_I3_O)        0.124    10.976 f  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_34/O
                         net (fo=1, routed)           0.551    11.527    rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_34_n_0
    SLICE_X9Y116         LUT4 (Prop_lut4_I1_O)        0.124    11.651 f  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_32/O
                         net (fo=56, routed)          0.575    12.226    rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_32_n_0
    SLICE_X9Y112         LUT6 (Prop_lut6_I2_O)        0.124    12.350 f  rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_3/O
                         net (fo=14, routed)          0.904    13.255    rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address_reg[1]_0
    SLICE_X6Y112         LUT4 (Prop_lut4_I0_O)        0.124    13.379 r  rvsteel_soc_instance/rvsteel_core_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.801    14.180    rvsteel_soc_instance/uart_instance/tx_register
    SLICE_X3Y109         FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448     4.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367     5.187 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.652     5.839    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.930 r  clock_50mhz_BUFG_inst/O
                         net (fo=1538, routed)        1.681     7.611    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X3Y109         FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.180ns  (logic 2.211ns (15.592%)  route 11.969ns (84.408%))
  Logic Levels:           7  (IBUF=1 LUT2=1 LUT4=2 LUT6=3)
  Clock Path Skew:        7.611ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.611ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  reset_IBUF_inst/O
                         net (fo=49, routed)          4.115     5.582    rvsteel_soc_instance/rvsteel_core_instance/reset_IBUF
    SLICE_X14Y111        LUT2 (Prop_lut2_I1_O)        0.124     5.706 r  rvsteel_soc_instance/rvsteel_core_instance/current_state[3]_i_1/O
                         net (fo=1517, routed)        4.706    10.411    rvsteel_soc_instance/rvsteel_core_instance/reset_internal
    SLICE_X2Y120         LUT6 (Prop_lut6_I5_O)        0.124    10.535 f  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[28]_i_1/O
                         net (fo=2, routed)           0.317    10.852    rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[28]_i_1_n_0
    SLICE_X2Y118         LUT6 (Prop_lut6_I3_O)        0.124    10.976 f  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_34/O
                         net (fo=1, routed)           0.551    11.527    rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_34_n_0
    SLICE_X9Y116         LUT4 (Prop_lut4_I1_O)        0.124    11.651 f  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_32/O
                         net (fo=56, routed)          0.575    12.226    rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_32_n_0
    SLICE_X9Y112         LUT6 (Prop_lut6_I2_O)        0.124    12.350 f  rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_3/O
                         net (fo=14, routed)          0.904    13.255    rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address_reg[1]_0
    SLICE_X6Y112         LUT4 (Prop_lut4_I0_O)        0.124    13.379 r  rvsteel_soc_instance/rvsteel_core_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.801    14.180    rvsteel_soc_instance/uart_instance/tx_register
    SLICE_X3Y109         FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448     4.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367     5.187 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.652     5.839    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.930 r  clock_50mhz_BUFG_inst/O
                         net (fo=1538, routed)        1.681     7.611    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X3Y109         FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.180ns  (logic 2.211ns (15.592%)  route 11.969ns (84.408%))
  Logic Levels:           7  (IBUF=1 LUT2=1 LUT4=2 LUT6=3)
  Clock Path Skew:        7.611ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.611ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  reset_IBUF_inst/O
                         net (fo=49, routed)          4.115     5.582    rvsteel_soc_instance/rvsteel_core_instance/reset_IBUF
    SLICE_X14Y111        LUT2 (Prop_lut2_I1_O)        0.124     5.706 r  rvsteel_soc_instance/rvsteel_core_instance/current_state[3]_i_1/O
                         net (fo=1517, routed)        4.706    10.411    rvsteel_soc_instance/rvsteel_core_instance/reset_internal
    SLICE_X2Y120         LUT6 (Prop_lut6_I5_O)        0.124    10.535 f  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[28]_i_1/O
                         net (fo=2, routed)           0.317    10.852    rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[28]_i_1_n_0
    SLICE_X2Y118         LUT6 (Prop_lut6_I3_O)        0.124    10.976 f  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_34/O
                         net (fo=1, routed)           0.551    11.527    rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_34_n_0
    SLICE_X9Y116         LUT4 (Prop_lut4_I1_O)        0.124    11.651 f  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_32/O
                         net (fo=56, routed)          0.575    12.226    rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_32_n_0
    SLICE_X9Y112         LUT6 (Prop_lut6_I2_O)        0.124    12.350 f  rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_3/O
                         net (fo=14, routed)          0.904    13.255    rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address_reg[1]_0
    SLICE_X6Y112         LUT4 (Prop_lut4_I0_O)        0.124    13.379 r  rvsteel_soc_instance/rvsteel_core_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.801    14.180    rvsteel_soc_instance/uart_instance/tx_register
    SLICE_X3Y109         FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448     4.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367     5.187 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.652     5.839    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.930 r  clock_50mhz_BUFG_inst/O
                         net (fo=1538, routed)        1.681     7.611    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X3Y109         FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.058ns  (logic 2.211ns (15.727%)  route 11.847ns (84.273%))
  Logic Levels:           7  (IBUF=1 LUT2=1 LUT4=2 LUT6=3)
  Clock Path Skew:        7.611ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.611ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  reset_IBUF_inst/O
                         net (fo=49, routed)          4.115     5.582    rvsteel_soc_instance/rvsteel_core_instance/reset_IBUF
    SLICE_X14Y111        LUT2 (Prop_lut2_I1_O)        0.124     5.706 r  rvsteel_soc_instance/rvsteel_core_instance/current_state[3]_i_1/O
                         net (fo=1517, routed)        4.706    10.411    rvsteel_soc_instance/rvsteel_core_instance/reset_internal
    SLICE_X2Y120         LUT6 (Prop_lut6_I5_O)        0.124    10.535 f  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[28]_i_1/O
                         net (fo=2, routed)           0.317    10.852    rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[28]_i_1_n_0
    SLICE_X2Y118         LUT6 (Prop_lut6_I3_O)        0.124    10.976 f  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_34/O
                         net (fo=1, routed)           0.551    11.527    rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_34_n_0
    SLICE_X9Y116         LUT4 (Prop_lut4_I1_O)        0.124    11.651 f  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_32/O
                         net (fo=56, routed)          0.575    12.226    rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_32_n_0
    SLICE_X9Y112         LUT6 (Prop_lut6_I2_O)        0.124    12.350 f  rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_3/O
                         net (fo=14, routed)          0.904    13.255    rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address_reg[1]_0
    SLICE_X6Y112         LUT4 (Prop_lut4_I0_O)        0.124    13.379 r  rvsteel_soc_instance/rvsteel_core_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.679    14.058    rvsteel_soc_instance/uart_instance/tx_register
    SLICE_X3Y110         FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448     4.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367     5.187 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.652     5.839    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.930 r  clock_50mhz_BUFG_inst/O
                         net (fo=1538, routed)        1.681     7.611    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X3Y110         FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.058ns  (logic 2.211ns (15.727%)  route 11.847ns (84.273%))
  Logic Levels:           7  (IBUF=1 LUT2=1 LUT4=2 LUT6=3)
  Clock Path Skew:        7.611ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.611ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  reset_IBUF_inst/O
                         net (fo=49, routed)          4.115     5.582    rvsteel_soc_instance/rvsteel_core_instance/reset_IBUF
    SLICE_X14Y111        LUT2 (Prop_lut2_I1_O)        0.124     5.706 r  rvsteel_soc_instance/rvsteel_core_instance/current_state[3]_i_1/O
                         net (fo=1517, routed)        4.706    10.411    rvsteel_soc_instance/rvsteel_core_instance/reset_internal
    SLICE_X2Y120         LUT6 (Prop_lut6_I5_O)        0.124    10.535 f  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[28]_i_1/O
                         net (fo=2, routed)           0.317    10.852    rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[28]_i_1_n_0
    SLICE_X2Y118         LUT6 (Prop_lut6_I3_O)        0.124    10.976 f  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_34/O
                         net (fo=1, routed)           0.551    11.527    rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_34_n_0
    SLICE_X9Y116         LUT4 (Prop_lut4_I1_O)        0.124    11.651 f  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_32/O
                         net (fo=56, routed)          0.575    12.226    rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_32_n_0
    SLICE_X9Y112         LUT6 (Prop_lut6_I2_O)        0.124    12.350 f  rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_3/O
                         net (fo=14, routed)          0.904    13.255    rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address_reg[1]_0
    SLICE_X6Y112         LUT4 (Prop_lut4_I0_O)        0.124    13.379 r  rvsteel_soc_instance/rvsteel_core_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.679    14.058    rvsteel_soc_instance/uart_instance/tx_register
    SLICE_X3Y110         FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448     4.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367     5.187 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.652     5.839    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.930 r  clock_50mhz_BUFG_inst/O
                         net (fo=1538, routed)        1.681     7.611    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X3Y110         FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.058ns  (logic 2.211ns (15.727%)  route 11.847ns (84.273%))
  Logic Levels:           7  (IBUF=1 LUT2=1 LUT4=2 LUT6=3)
  Clock Path Skew:        7.611ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.611ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  reset_IBUF_inst/O
                         net (fo=49, routed)          4.115     5.582    rvsteel_soc_instance/rvsteel_core_instance/reset_IBUF
    SLICE_X14Y111        LUT2 (Prop_lut2_I1_O)        0.124     5.706 r  rvsteel_soc_instance/rvsteel_core_instance/current_state[3]_i_1/O
                         net (fo=1517, routed)        4.706    10.411    rvsteel_soc_instance/rvsteel_core_instance/reset_internal
    SLICE_X2Y120         LUT6 (Prop_lut6_I5_O)        0.124    10.535 f  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[28]_i_1/O
                         net (fo=2, routed)           0.317    10.852    rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[28]_i_1_n_0
    SLICE_X2Y118         LUT6 (Prop_lut6_I3_O)        0.124    10.976 f  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_34/O
                         net (fo=1, routed)           0.551    11.527    rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_34_n_0
    SLICE_X9Y116         LUT4 (Prop_lut4_I1_O)        0.124    11.651 f  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_32/O
                         net (fo=56, routed)          0.575    12.226    rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_32_n_0
    SLICE_X9Y112         LUT6 (Prop_lut6_I2_O)        0.124    12.350 f  rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_3/O
                         net (fo=14, routed)          0.904    13.255    rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address_reg[1]_0
    SLICE_X6Y112         LUT4 (Prop_lut4_I0_O)        0.124    13.379 r  rvsteel_soc_instance/rvsteel_core_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.679    14.058    rvsteel_soc_instance/uart_instance/tx_register
    SLICE_X3Y110         FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448     4.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367     5.187 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.652     5.839    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.930 r  clock_50mhz_BUFG_inst/O
                         net (fo=1538, routed)        1.681     7.611    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X3Y110         FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.058ns  (logic 2.211ns (15.727%)  route 11.847ns (84.273%))
  Logic Levels:           7  (IBUF=1 LUT2=1 LUT4=2 LUT6=3)
  Clock Path Skew:        7.611ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.611ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  reset_IBUF_inst/O
                         net (fo=49, routed)          4.115     5.582    rvsteel_soc_instance/rvsteel_core_instance/reset_IBUF
    SLICE_X14Y111        LUT2 (Prop_lut2_I1_O)        0.124     5.706 r  rvsteel_soc_instance/rvsteel_core_instance/current_state[3]_i_1/O
                         net (fo=1517, routed)        4.706    10.411    rvsteel_soc_instance/rvsteel_core_instance/reset_internal
    SLICE_X2Y120         LUT6 (Prop_lut6_I5_O)        0.124    10.535 f  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[28]_i_1/O
                         net (fo=2, routed)           0.317    10.852    rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[28]_i_1_n_0
    SLICE_X2Y118         LUT6 (Prop_lut6_I3_O)        0.124    10.976 f  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_34/O
                         net (fo=1, routed)           0.551    11.527    rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_34_n_0
    SLICE_X9Y116         LUT4 (Prop_lut4_I1_O)        0.124    11.651 f  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_32/O
                         net (fo=56, routed)          0.575    12.226    rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_32_n_0
    SLICE_X9Y112         LUT6 (Prop_lut6_I2_O)        0.124    12.350 f  rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_3/O
                         net (fo=14, routed)          0.904    13.255    rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address_reg[1]_0
    SLICE_X6Y112         LUT4 (Prop_lut4_I0_O)        0.124    13.379 r  rvsteel_soc_instance/rvsteel_core_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.679    14.058    rvsteel_soc_instance/uart_instance/tx_register
    SLICE_X3Y110         FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448     4.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367     5.187 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.652     5.839    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.930 r  clock_50mhz_BUFG_inst/O
                         net (fo=1538, routed)        1.681     7.611    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X3Y110         FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.043ns  (logic 2.211ns (15.743%)  route 11.832ns (84.257%))
  Logic Levels:           7  (IBUF=1 LUT2=1 LUT4=2 LUT6=3)
  Clock Path Skew:        7.610ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.610ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  reset_IBUF_inst/O
                         net (fo=49, routed)          4.115     5.582    rvsteel_soc_instance/rvsteel_core_instance/reset_IBUF
    SLICE_X14Y111        LUT2 (Prop_lut2_I1_O)        0.124     5.706 r  rvsteel_soc_instance/rvsteel_core_instance/current_state[3]_i_1/O
                         net (fo=1517, routed)        4.706    10.411    rvsteel_soc_instance/rvsteel_core_instance/reset_internal
    SLICE_X2Y120         LUT6 (Prop_lut6_I5_O)        0.124    10.535 f  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[28]_i_1/O
                         net (fo=2, routed)           0.317    10.852    rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[28]_i_1_n_0
    SLICE_X2Y118         LUT6 (Prop_lut6_I3_O)        0.124    10.976 f  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_34/O
                         net (fo=1, routed)           0.551    11.527    rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_34_n_0
    SLICE_X9Y116         LUT4 (Prop_lut4_I1_O)        0.124    11.651 f  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_32/O
                         net (fo=56, routed)          0.575    12.226    rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_32_n_0
    SLICE_X9Y112         LUT6 (Prop_lut6_I2_O)        0.124    12.350 f  rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_3/O
                         net (fo=14, routed)          0.904    13.255    rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address_reg[1]_0
    SLICE_X6Y112         LUT4 (Prop_lut4_I0_O)        0.124    13.379 r  rvsteel_soc_instance/rvsteel_core_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.664    14.043    rvsteel_soc_instance/uart_instance/tx_register
    SLICE_X3Y111         FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448     4.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367     5.187 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.652     5.839    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.930 r  clock_50mhz_BUFG_inst/O
                         net (fo=1538, routed)        1.680     7.610    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X3Y111         FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[10]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.043ns  (logic 2.211ns (15.743%)  route 11.832ns (84.257%))
  Logic Levels:           7  (IBUF=1 LUT2=1 LUT4=2 LUT6=3)
  Clock Path Skew:        7.610ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.610ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  reset_IBUF_inst/O
                         net (fo=49, routed)          4.115     5.582    rvsteel_soc_instance/rvsteel_core_instance/reset_IBUF
    SLICE_X14Y111        LUT2 (Prop_lut2_I1_O)        0.124     5.706 r  rvsteel_soc_instance/rvsteel_core_instance/current_state[3]_i_1/O
                         net (fo=1517, routed)        4.706    10.411    rvsteel_soc_instance/rvsteel_core_instance/reset_internal
    SLICE_X2Y120         LUT6 (Prop_lut6_I5_O)        0.124    10.535 f  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[28]_i_1/O
                         net (fo=2, routed)           0.317    10.852    rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[28]_i_1_n_0
    SLICE_X2Y118         LUT6 (Prop_lut6_I3_O)        0.124    10.976 f  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_34/O
                         net (fo=1, routed)           0.551    11.527    rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_34_n_0
    SLICE_X9Y116         LUT4 (Prop_lut4_I1_O)        0.124    11.651 f  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_32/O
                         net (fo=56, routed)          0.575    12.226    rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_32_n_0
    SLICE_X9Y112         LUT6 (Prop_lut6_I2_O)        0.124    12.350 f  rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_3/O
                         net (fo=14, routed)          0.904    13.255    rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address_reg[1]_0
    SLICE_X6Y112         LUT4 (Prop_lut4_I0_O)        0.124    13.379 r  rvsteel_soc_instance/rvsteel_core_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.664    14.043    rvsteel_soc_instance/uart_instance/tx_register
    SLICE_X3Y111         FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448     4.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367     5.187 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.652     5.839    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.930 r  clock_50mhz_BUFG_inst/O
                         net (fo=1538, routed)        1.680     7.610    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X3Y111         FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[11]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.890ns  (logic 0.280ns (31.451%)  route 0.610ns (68.549%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        3.443ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.443ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 f  reset_IBUF_inst/O
                         net (fo=49, routed)          0.610     0.845    rvsteel_soc_instance/rvsteel_core_instance/reset_IBUF
    SLICE_X3Y125         LUT6 (Prop_lut6_I5_O)        0.045     0.890 r  rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address[30]_i_1/O
                         net (fo=2, routed)           0.000     0.890    rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address[30]_i_1_n_0
    SLICE_X3Y125         FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.313     2.480    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  clock_50mhz_BUFG_inst/O
                         net (fo=1538, routed)        0.934     3.443    rvsteel_soc_instance/rvsteel_core_instance/clock_50mhz_BUFG
    SLICE_X3Y125         FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address_reg[30]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.036ns  (logic 0.280ns (27.005%)  route 0.756ns (72.995%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        3.443ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.443ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 f  reset_IBUF_inst/O
                         net (fo=49, routed)          0.756     0.991    rvsteel_soc_instance/rvsteel_core_instance/reset_IBUF
    SLICE_X3Y125         LUT6 (Prop_lut6_I5_O)        0.045     1.036 r  rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address[28]_i_1/O
                         net (fo=2, routed)           0.000     1.036    rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address[28]_i_1_n_0
    SLICE_X3Y125         FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.313     2.480    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  clock_50mhz_BUFG_inst/O
                         net (fo=1538, routed)        0.934     3.443    rvsteel_soc_instance/rvsteel_core_instance/clock_50mhz_BUFG
    SLICE_X3Y125         FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address_reg[28]/C

Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            rvsteel_soc_instance/uart_instance/rx_register_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.072ns  (logic 0.306ns (28.555%)  route 0.766ns (71.445%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.428ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.428ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A9                                                0.000     0.000 r  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    A9                   IBUF (Prop_ibuf_I_O)         0.306     0.306 r  uart_rx_IBUF_inst/O
                         net (fo=3, routed)           0.766     1.072    rvsteel_soc_instance/uart_instance/D[0]
    SLICE_X14Y109        FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_register_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.313     2.480    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  clock_50mhz_BUFG_inst/O
                         net (fo=1538, routed)        0.919     3.428    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X14Y109        FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_register_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.184ns  (logic 0.280ns (23.637%)  route 0.904ns (76.363%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        3.443ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.443ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 f  reset_IBUF_inst/O
                         net (fo=49, routed)          0.701     0.936    rvsteel_soc_instance/rvsteel_core_instance/reset_IBUF
    SLICE_X3Y124         LUT6 (Prop_lut6_I5_O)        0.045     0.981 r  rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address[27]_i_1/O
                         net (fo=2, routed)           0.203     1.184    rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address[27]_i_1_n_0
    SLICE_X2Y124         FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.313     2.480    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  clock_50mhz_BUFG_inst/O
                         net (fo=1538, routed)        0.934     3.443    rvsteel_soc_instance/rvsteel_core_instance/clock_50mhz_BUFG
    SLICE_X2Y124         FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address_reg[27]/C

Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.277ns  (logic 0.351ns (27.475%)  route 0.926ns (72.525%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        3.428ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.428ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A9                                                0.000     0.000 r  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    A9                   IBUF (Prop_ibuf_I_O)         0.306     0.306 r  uart_rx_IBUF_inst/O
                         net (fo=3, routed)           0.754     1.060    rvsteel_soc_instance/uart_instance/D[0]
    SLICE_X13Y108        LUT6 (Prop_lut6_I1_O)        0.045     1.105 r  rvsteel_soc_instance/uart_instance/rx_cycle_counter[0]_i_1/O
                         net (fo=14, routed)          0.173     1.277    rvsteel_soc_instance/uart_instance/rx_cycle_counter[0]_i_1_n_0
    SLICE_X12Y108        FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.313     2.480    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  clock_50mhz_BUFG_inst/O
                         net (fo=1538, routed)        0.919     3.428    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X12Y108        FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[10]/C

Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.277ns  (logic 0.351ns (27.475%)  route 0.926ns (72.525%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        3.428ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.428ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A9                                                0.000     0.000 r  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    A9                   IBUF (Prop_ibuf_I_O)         0.306     0.306 r  uart_rx_IBUF_inst/O
                         net (fo=3, routed)           0.754     1.060    rvsteel_soc_instance/uart_instance/D[0]
    SLICE_X13Y108        LUT6 (Prop_lut6_I1_O)        0.045     1.105 r  rvsteel_soc_instance/uart_instance/rx_cycle_counter[0]_i_1/O
                         net (fo=14, routed)          0.173     1.277    rvsteel_soc_instance/uart_instance/rx_cycle_counter[0]_i_1_n_0
    SLICE_X12Y108        FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.313     2.480    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  clock_50mhz_BUFG_inst/O
                         net (fo=1538, routed)        0.919     3.428    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X12Y108        FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[11]/C

Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.277ns  (logic 0.351ns (27.475%)  route 0.926ns (72.525%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        3.428ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.428ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A9                                                0.000     0.000 r  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    A9                   IBUF (Prop_ibuf_I_O)         0.306     0.306 r  uart_rx_IBUF_inst/O
                         net (fo=3, routed)           0.754     1.060    rvsteel_soc_instance/uart_instance/D[0]
    SLICE_X13Y108        LUT6 (Prop_lut6_I1_O)        0.045     1.105 r  rvsteel_soc_instance/uart_instance/rx_cycle_counter[0]_i_1/O
                         net (fo=14, routed)          0.173     1.277    rvsteel_soc_instance/uart_instance/rx_cycle_counter[0]_i_1_n_0
    SLICE_X12Y108        FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.313     2.480    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  clock_50mhz_BUFG_inst/O
                         net (fo=1538, routed)        0.919     3.428    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X12Y108        FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[8]/C

Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.277ns  (logic 0.351ns (27.475%)  route 0.926ns (72.525%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        3.428ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.428ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A9                                                0.000     0.000 r  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    A9                   IBUF (Prop_ibuf_I_O)         0.306     0.306 r  uart_rx_IBUF_inst/O
                         net (fo=3, routed)           0.754     1.060    rvsteel_soc_instance/uart_instance/D[0]
    SLICE_X13Y108        LUT6 (Prop_lut6_I1_O)        0.045     1.105 r  rvsteel_soc_instance/uart_instance/rx_cycle_counter[0]_i_1/O
                         net (fo=14, routed)          0.173     1.277    rvsteel_soc_instance/uart_instance/rx_cycle_counter[0]_i_1_n_0
    SLICE_X12Y108        FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.313     2.480    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  clock_50mhz_BUFG_inst/O
                         net (fo=1538, routed)        0.919     3.428    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X12Y108        FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[9]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.316ns  (logic 0.280ns (21.256%)  route 1.037ns (78.744%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        3.441ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.441ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 f  reset_IBUF_inst/O
                         net (fo=49, routed)          0.785     1.019    rvsteel_soc_instance/rvsteel_core_instance/reset_IBUF
    SLICE_X5Y124         LUT4 (Prop_lut4_I3_O)        0.045     1.064 r  rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address[31]_i_1/O
                         net (fo=2, routed)           0.252     1.316    rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address[31]_i_1_n_0
    SLICE_X7Y124         FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.313     2.480    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  clock_50mhz_BUFG_inst/O
                         net (fo=1538, routed)        0.932     3.441    rvsteel_soc_instance/rvsteel_core_instance/clock_50mhz_BUFG
    SLICE_X7Y124         FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address_reg[31]/C

Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.322ns  (logic 0.351ns (26.546%)  route 0.971ns (73.454%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        3.428ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.428ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A9                                                0.000     0.000 r  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    A9                   IBUF (Prop_ibuf_I_O)         0.306     0.306 r  uart_rx_IBUF_inst/O
                         net (fo=3, routed)           0.754     1.060    rvsteel_soc_instance/uart_instance/D[0]
    SLICE_X13Y108        LUT6 (Prop_lut6_I1_O)        0.045     1.105 r  rvsteel_soc_instance/uart_instance/rx_cycle_counter[0]_i_1/O
                         net (fo=14, routed)          0.217     1.322    rvsteel_soc_instance/uart_instance/rx_cycle_counter[0]_i_1_n_0
    SLICE_X12Y109        FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  clock_50mhz_reg/Q
                         net (fo=2, routed)           0.313     2.480    clock_50mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  clock_50mhz_BUFG_inst/O
                         net (fo=1538, routed)        0.919     3.428    rvsteel_soc_instance/uart_instance/clock_50mhz_BUFG
    SLICE_X12Y109        FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[12]/C





