// Seed: 1545660265
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  assign id_3 = (1);
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    input wand id_0,
    output wire id_1,
    output wor id_2,
    output tri0 id_3,
    output wand id_4,
    input tri0 id_5,
    input uwire id_6,
    output tri id_7,
    input tri0 id_8,
    input supply1 id_9,
    output tri1 id_10
);
  wire id_12;
  module_0 modCall_1 (
      id_12,
      id_12
  );
  generate
    wire id_13;
  endgenerate
  wire id_14;
endmodule
