{
  "module_name": "sun8i-h3-ccu.h",
  "hash_id": "d5e422dc6b0d862a43a2411d0ac587c824a2af882f4a89340aef534847150865",
  "original_prompt": "Ingested from linux-6.6.14/include/dt-bindings/clock/sun8i-h3-ccu.h",
  "human_readable_source": " \n\n#ifndef _DT_BINDINGS_CLK_SUN8I_H3_H_\n#define _DT_BINDINGS_CLK_SUN8I_H3_H_\n\n#define CLK_PLL_VIDEO\t\t6\n\n#define CLK_PLL_PERIPH0\t\t9\n\n#define CLK_CPUX\t\t14\n\n#define CLK_BUS_CE\t\t20\n#define CLK_BUS_DMA\t\t21\n#define CLK_BUS_MMC0\t\t22\n#define CLK_BUS_MMC1\t\t23\n#define CLK_BUS_MMC2\t\t24\n#define CLK_BUS_NAND\t\t25\n#define CLK_BUS_DRAM\t\t26\n#define CLK_BUS_EMAC\t\t27\n#define CLK_BUS_TS\t\t28\n#define CLK_BUS_HSTIMER\t\t29\n#define CLK_BUS_SPI0\t\t30\n#define CLK_BUS_SPI1\t\t31\n#define CLK_BUS_OTG\t\t32\n#define CLK_BUS_EHCI0\t\t33\n#define CLK_BUS_EHCI1\t\t34\n#define CLK_BUS_EHCI2\t\t35\n#define CLK_BUS_EHCI3\t\t36\n#define CLK_BUS_OHCI0\t\t37\n#define CLK_BUS_OHCI1\t\t38\n#define CLK_BUS_OHCI2\t\t39\n#define CLK_BUS_OHCI3\t\t40\n#define CLK_BUS_VE\t\t41\n#define CLK_BUS_TCON0\t\t42\n#define CLK_BUS_TCON1\t\t43\n#define CLK_BUS_DEINTERLACE\t44\n#define CLK_BUS_CSI\t\t45\n#define CLK_BUS_TVE\t\t46\n#define CLK_BUS_HDMI\t\t47\n#define CLK_BUS_DE\t\t48\n#define CLK_BUS_GPU\t\t49\n#define CLK_BUS_MSGBOX\t\t50\n#define CLK_BUS_SPINLOCK\t51\n#define CLK_BUS_CODEC\t\t52\n#define CLK_BUS_SPDIF\t\t53\n#define CLK_BUS_PIO\t\t54\n#define CLK_BUS_THS\t\t55\n#define CLK_BUS_I2S0\t\t56\n#define CLK_BUS_I2S1\t\t57\n#define CLK_BUS_I2S2\t\t58\n#define CLK_BUS_I2C0\t\t59\n#define CLK_BUS_I2C1\t\t60\n#define CLK_BUS_I2C2\t\t61\n#define CLK_BUS_UART0\t\t62\n#define CLK_BUS_UART1\t\t63\n#define CLK_BUS_UART2\t\t64\n#define CLK_BUS_UART3\t\t65\n#define CLK_BUS_SCR0\t\t66\n#define CLK_BUS_EPHY\t\t67\n#define CLK_BUS_DBG\t\t68\n\n#define CLK_THS\t\t\t69\n#define CLK_NAND\t\t70\n#define CLK_MMC0\t\t71\n#define CLK_MMC0_SAMPLE\t\t72\n#define CLK_MMC0_OUTPUT\t\t73\n#define CLK_MMC1\t\t74\n#define CLK_MMC1_SAMPLE\t\t75\n#define CLK_MMC1_OUTPUT\t\t76\n#define CLK_MMC2\t\t77\n#define CLK_MMC2_SAMPLE\t\t78\n#define CLK_MMC2_OUTPUT\t\t79\n#define CLK_TS\t\t\t80\n#define CLK_CE\t\t\t81\n#define CLK_SPI0\t\t82\n#define CLK_SPI1\t\t83\n#define CLK_I2S0\t\t84\n#define CLK_I2S1\t\t85\n#define CLK_I2S2\t\t86\n#define CLK_SPDIF\t\t87\n#define CLK_USB_PHY0\t\t88\n#define CLK_USB_PHY1\t\t89\n#define CLK_USB_PHY2\t\t90\n#define CLK_USB_PHY3\t\t91\n#define CLK_USB_OHCI0\t\t92\n#define CLK_USB_OHCI1\t\t93\n#define CLK_USB_OHCI2\t\t94\n#define CLK_USB_OHCI3\t\t95\n#define CLK_DRAM\t\t96\n#define CLK_DRAM_VE\t\t97\n#define CLK_DRAM_CSI\t\t98\n#define CLK_DRAM_DEINTERLACE\t99\n#define CLK_DRAM_TS\t\t100\n#define CLK_DE\t\t\t101\n#define CLK_TCON0\t\t102\n#define CLK_TVE\t\t\t103\n#define CLK_DEINTERLACE\t\t104\n#define CLK_CSI_MISC\t\t105\n#define CLK_CSI_SCLK\t\t106\n#define CLK_CSI_MCLK\t\t107\n#define CLK_VE\t\t\t108\n#define CLK_AC_DIG\t\t109\n#define CLK_AVS\t\t\t110\n#define CLK_HDMI\t\t111\n#define CLK_HDMI_DDC\t\t112\n#define CLK_MBUS\t\t113\n#define CLK_GPU\t\t\t114\n\n \n#define CLK_BUS_SCR1\t\t115\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}