Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Tue Jul  7 17:12:15 2020
| Host         : ubuntu running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -file fpga_serial_acl_tester_timing_summary_routed.rpt -pb fpga_serial_acl_tester_timing_summary_routed.pb -rpx fpga_serial_acl_tester_timing_summary_routed.rpx -warn_on_violation
| Design       : fpga_serial_acl_tester
| Device       : 7a100ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There is 1 input port with no input delay but user has a false path constraint. (MEDIUM)


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.720        0.000                      0                 5100        0.034        0.000                      0                 5100        3.000        0.000                       0                  2130  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                  Waveform(ns)           Period(ns)      Frequency(MHz)
-----                  ------------           ----------      --------------
sys_clk_pin            {0.000 5.000}          10.000          100.000         
  CLKFBIN              {0.000 25.000}         50.000          20.000          
  s_clk_20mhz          {0.000 25.000}         50.000          20.000          
    genclk5mhz         {0.000 100.000}        200.000         5.000           
    genclk625khz       {0.000 800.000}        1600.000        0.625           
  s_clk_7_37mhz        {0.000 67.820}         135.640         7.372           
wiz_20mhz_virt_in      {0.000 25.000}         50.000          20.000          
wiz_20mhz_virt_out     {0.000 25.000}         50.000          20.000          
wiz_7_373mhz_virt_in   {0.000 67.820}         135.640         7.372           
wiz_7_373mhz_virt_out  {0.000 67.820}         135.640         7.372           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                        3.000        0.000                       0                     1  
  CLKFBIN                                                                                                                                                         48.751        0.000                       0                     2  
  s_clk_20mhz         27.514        0.000                      0                 4994        0.034        0.000                      0                 4994       24.500        0.000                       0                  2088  
  s_clk_7_37mhz      132.280        0.000                      0                   69        0.158        0.000                      0                   69       67.320        0.000                       0                    39  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock             To Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------             --------                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
genclk5mhz             s_clk_20mhz                 47.665        0.000                      0                    2        0.314        0.000                      0                    2  
genclk625khz           s_clk_20mhz                 47.783        0.000                      0                    2        0.113        0.000                      0                    2  
wiz_20mhz_virt_in      s_clk_20mhz                 29.825        0.000                      0                   11        0.198        0.000                      0                   11  
s_clk_20mhz            wiz_20mhz_virt_out           5.720        0.000                      0                   22       33.166        0.000                      0                   22  
s_clk_7_37mhz          wiz_7_373mhz_virt_out       40.218        0.000                      0                    1       84.962        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  s_clk_20mhz        s_clk_20mhz             39.803        0.000                      0                    3        3.182        0.000                      0                    3  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBIN
  To Clock:  CLKFBIN

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       48.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBIN
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { MMCME2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  s_clk_20mhz
  To Clock:  s_clk_20mhz

Setup :            0  Failing Endpoints,  Worst Slack       27.514ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.034ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       24.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             27.514ns  (required time - arrival time)
  Source:                 s_hex_3axis_temp_measurements_display_reg[42]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            s_cls_txt_ascii_line1_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        22.253ns  (logic 7.781ns (34.966%)  route 14.472ns (65.034%))
  Logic Levels:           25  (CARRY4=9 LUT1=1 LUT3=3 LUT4=3 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.974ns = ( 55.974 - 50.000 ) 
    Source Clock Delay      (SCD):    6.261ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2086, routed)        1.642     6.261    s_clk_20mhz_BUFG
    SLICE_X29Y95         FDRE                                         r  s_hex_3axis_temp_measurements_display_reg[42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y95         FDRE (Prop_fdre_C_Q)         0.456     6.717 f  s_hex_3axis_temp_measurements_display_reg[42]/Q
                         net (fo=21, routed)          1.660     8.377    u_adxl362_readings_to_ascii/i_3axis_temp[42]
    SLICE_X14Y102        LUT1 (Prop_lut1_I0_O)        0.124     8.501 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[14]_INST_0_i_8/O
                         net (fo=1, routed)           0.000     8.501    u_adxl362_readings_to_ascii/o_txt_ascii_line1[14]_INST_0_i_8_n_0
    SLICE_X14Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.034 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[14]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.034    u_adxl362_readings_to_ascii/o_txt_ascii_line1[14]_INST_0_i_4_n_0
    SLICE_X14Y103        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.253 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[40]_INST_0_i_46/O[0]
                         net (fo=16, routed)          1.476    10.729    u_adxl362_readings_to_ascii/s_txt_yaxis_u160[5]
    SLICE_X30Y100        LUT5 (Prop_lut5_I4_O)        0.295    11.024 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_157/O
                         net (fo=1, routed)           0.000    11.024    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_157_n_0
    SLICE_X30Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.557 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_133/CO[3]
                         net (fo=1, routed)           0.000    11.557    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_133_n_0
    SLICE_X30Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.796 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_107/O[2]
                         net (fo=2, routed)           0.675    12.472    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_107_n_5
    SLICE_X29Y102        LUT6 (Prop_lut6_I0_O)        0.301    12.773 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_108/O
                         net (fo=3, routed)           0.477    13.250    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_108_n_0
    SLICE_X29Y103        LUT5 (Prop_lut5_I1_O)        0.124    13.374 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_47/O
                         net (fo=2, routed)           0.499    13.872    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_47_n_0
    SLICE_X31Y103        LUT6 (Prop_lut6_I0_O)        0.124    13.996 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_51/O
                         net (fo=1, routed)           0.000    13.996    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_51_n_0
    SLICE_X31Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.546 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_15/CO[3]
                         net (fo=1, routed)           0.000    14.546    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_15_n_0
    SLICE_X31Y104        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.859 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_3/O[3]
                         net (fo=13, routed)          1.618    16.477    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_3_n_4
    SLICE_X15Y108        LUT3 (Prop_lut3_I1_O)        0.306    16.783 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_38/O
                         net (fo=1, routed)           0.482    17.265    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_38_n_0
    SLICE_X14Y107        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    17.815 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_9/CO[3]
                         net (fo=1, routed)           0.000    17.815    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_9_n_0
    SLICE_X14Y108        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.138 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_2/O[1]
                         net (fo=3, routed)           0.439    18.577    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_2_n_6
    SLICE_X13Y107        LUT4 (Prop_lut4_I0_O)        0.306    18.883 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_5/O
                         net (fo=1, routed)           0.535    19.418    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_5_n_0
    SLICE_X15Y107        CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.445    19.863 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_1/CO[1]
                         net (fo=5, routed)           0.828    20.691    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_1_n_2
    SLICE_X12Y107        LUT4 (Prop_lut4_I3_O)        0.353    21.044 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_13/O
                         net (fo=3, routed)           0.316    21.360    u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_13_n_0
    SLICE_X13Y109        LUT6 (Prop_lut6_I0_O)        0.328    21.688 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_29/O
                         net (fo=5, routed)           0.605    22.293    u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_29_n_0
    SLICE_X15Y110        LUT3 (Prop_lut3_I1_O)        0.150    22.443 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_19/O
                         net (fo=2, routed)           1.073    23.516    u_adxl362_readings_to_ascii/s_dat_yaxis_f00[6]
    SLICE_X14Y110        LUT3 (Prop_lut3_I1_O)        0.326    23.842 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_16/O
                         net (fo=1, routed)           0.670    24.513    u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_16_n_0
    SLICE_X14Y110        LUT6 (Prop_lut6_I3_O)        0.124    24.637 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_7/O
                         net (fo=5, routed)           0.310    24.947    u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_7_n_0
    SLICE_X12Y110        LUT6 (Prop_lut6_I4_O)        0.124    25.071 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_9/O
                         net (fo=4, routed)           0.773    25.844    u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_9_n_0
    SLICE_X11Y109        LUT6 (Prop_lut6_I3_O)        0.124    25.968 f  u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_2/O
                         net (fo=5, routed)           1.235    27.202    u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_2_n_0
    SLICE_X6Y107         LUT4 (Prop_lut4_I1_O)        0.156    27.358 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[29]_INST_0/O
                         net (fo=2, routed)           0.800    28.159    s_adxl_txt_ascii_line1[29]
    SLICE_X5Y102         LUT6 (Prop_lut6_I5_O)        0.355    28.514 r  s_cls_txt_ascii_line1[29]_i_1/O
                         net (fo=1, routed)           0.000    28.514    s_cls_txt_ascii_line1[29]_i_1_n_0
    SLICE_X5Y102         FDRE                                         r  s_cls_txt_ascii_line1_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    54.295    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.386 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2086, routed)        1.588    55.974    s_clk_20mhz_BUFG
    SLICE_X5Y102         FDRE                                         r  s_cls_txt_ascii_line1_reg[29]/C
                         clock pessimism              0.232    56.206    
                         clock uncertainty           -0.210    55.996    
    SLICE_X5Y102         FDRE (Setup_fdre_C_D)        0.031    56.027    s_cls_txt_ascii_line1_reg[29]
  -------------------------------------------------------------------
                         required time                         56.027    
                         arrival time                         -28.514    
  -------------------------------------------------------------------
                         slack                                 27.514    

Slack (MET) :             27.680ns  (required time - arrival time)
  Source:                 s_hex_3axis_temp_measurements_display_reg[42]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            s_uart_dat_ascii_line_reg[172]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        22.087ns  (logic 7.518ns (34.039%)  route 14.569ns (65.961%))
  Logic Levels:           25  (CARRY4=9 LUT1=1 LUT3=3 LUT4=3 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.974ns = ( 55.974 - 50.000 ) 
    Source Clock Delay      (SCD):    6.261ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2086, routed)        1.642     6.261    s_clk_20mhz_BUFG
    SLICE_X29Y95         FDRE                                         r  s_hex_3axis_temp_measurements_display_reg[42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y95         FDRE (Prop_fdre_C_Q)         0.456     6.717 f  s_hex_3axis_temp_measurements_display_reg[42]/Q
                         net (fo=21, routed)          1.660     8.377    u_adxl362_readings_to_ascii/i_3axis_temp[42]
    SLICE_X14Y102        LUT1 (Prop_lut1_I0_O)        0.124     8.501 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[14]_INST_0_i_8/O
                         net (fo=1, routed)           0.000     8.501    u_adxl362_readings_to_ascii/o_txt_ascii_line1[14]_INST_0_i_8_n_0
    SLICE_X14Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.034 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[14]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.034    u_adxl362_readings_to_ascii/o_txt_ascii_line1[14]_INST_0_i_4_n_0
    SLICE_X14Y103        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.253 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[40]_INST_0_i_46/O[0]
                         net (fo=16, routed)          1.476    10.729    u_adxl362_readings_to_ascii/s_txt_yaxis_u160[5]
    SLICE_X30Y100        LUT5 (Prop_lut5_I4_O)        0.295    11.024 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_157/O
                         net (fo=1, routed)           0.000    11.024    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_157_n_0
    SLICE_X30Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.557 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_133/CO[3]
                         net (fo=1, routed)           0.000    11.557    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_133_n_0
    SLICE_X30Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.796 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_107/O[2]
                         net (fo=2, routed)           0.675    12.472    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_107_n_5
    SLICE_X29Y102        LUT6 (Prop_lut6_I0_O)        0.301    12.773 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_108/O
                         net (fo=3, routed)           0.477    13.250    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_108_n_0
    SLICE_X29Y103        LUT5 (Prop_lut5_I1_O)        0.124    13.374 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_47/O
                         net (fo=2, routed)           0.499    13.872    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_47_n_0
    SLICE_X31Y103        LUT6 (Prop_lut6_I0_O)        0.124    13.996 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_51/O
                         net (fo=1, routed)           0.000    13.996    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_51_n_0
    SLICE_X31Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.546 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_15/CO[3]
                         net (fo=1, routed)           0.000    14.546    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_15_n_0
    SLICE_X31Y104        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.859 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_3/O[3]
                         net (fo=13, routed)          1.618    16.477    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_3_n_4
    SLICE_X15Y108        LUT3 (Prop_lut3_I1_O)        0.306    16.783 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_38/O
                         net (fo=1, routed)           0.482    17.265    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_38_n_0
    SLICE_X14Y107        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    17.815 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_9/CO[3]
                         net (fo=1, routed)           0.000    17.815    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_9_n_0
    SLICE_X14Y108        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.138 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_2/O[1]
                         net (fo=3, routed)           0.439    18.577    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_2_n_6
    SLICE_X13Y107        LUT4 (Prop_lut4_I0_O)        0.306    18.883 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_5/O
                         net (fo=1, routed)           0.535    19.418    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_5_n_0
    SLICE_X15Y107        CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.445    19.863 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_1/CO[1]
                         net (fo=5, routed)           0.828    20.691    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_1_n_2
    SLICE_X12Y107        LUT4 (Prop_lut4_I3_O)        0.353    21.044 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_13/O
                         net (fo=3, routed)           0.316    21.360    u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_13_n_0
    SLICE_X13Y109        LUT6 (Prop_lut6_I0_O)        0.328    21.688 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_29/O
                         net (fo=5, routed)           0.605    22.293    u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_29_n_0
    SLICE_X15Y110        LUT3 (Prop_lut3_I1_O)        0.150    22.443 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_19/O
                         net (fo=2, routed)           1.073    23.516    u_adxl362_readings_to_ascii/s_dat_yaxis_f00[6]
    SLICE_X14Y110        LUT3 (Prop_lut3_I1_O)        0.326    23.842 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_16/O
                         net (fo=1, routed)           0.670    24.513    u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_16_n_0
    SLICE_X14Y110        LUT6 (Prop_lut6_I3_O)        0.124    24.637 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_7/O
                         net (fo=5, routed)           0.310    24.947    u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_7_n_0
    SLICE_X12Y110        LUT6 (Prop_lut6_I4_O)        0.124    25.071 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_9/O
                         net (fo=4, routed)           0.773    25.844    u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_9_n_0
    SLICE_X11Y109        LUT6 (Prop_lut6_I3_O)        0.124    25.968 f  u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_2/O
                         net (fo=5, routed)           1.235    27.202    u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_2_n_0
    SLICE_X6Y107         LUT4 (Prop_lut4_I1_O)        0.124    27.326 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[28]_INST_0/O
                         net (fo=2, routed)           0.897    28.223    s_adxl_txt_ascii_line1[28]
    SLICE_X5Y102         LUT6 (Prop_lut6_I5_O)        0.124    28.347 r  s_uart_dat_ascii_line[172]_i_1/O
                         net (fo=1, routed)           0.000    28.347    s_uart_dat_ascii_line[172]_i_1_n_0
    SLICE_X5Y102         FDRE                                         r  s_uart_dat_ascii_line_reg[172]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    54.295    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.386 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2086, routed)        1.588    55.974    s_clk_20mhz_BUFG
    SLICE_X5Y102         FDRE                                         r  s_uart_dat_ascii_line_reg[172]/C
                         clock pessimism              0.232    56.206    
                         clock uncertainty           -0.210    55.996    
    SLICE_X5Y102         FDRE (Setup_fdre_C_D)        0.031    56.027    s_uart_dat_ascii_line_reg[172]
  -------------------------------------------------------------------
                         required time                         56.027    
                         arrival time                         -28.347    
  -------------------------------------------------------------------
                         slack                                 27.680    

Slack (MET) :             27.769ns  (required time - arrival time)
  Source:                 s_hex_3axis_temp_measurements_display_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            s_uart_dat_ascii_line_reg[234]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        21.920ns  (logic 7.495ns (34.193%)  route 14.425ns (65.807%))
  Logic Levels:           24  (CARRY4=10 LUT1=1 LUT3=2 LUT4=2 LUT5=4 LUT6=5)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.895ns = ( 55.895 - 50.000 ) 
    Source Clock Delay      (SCD):    6.260ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2086, routed)        1.641     6.260    s_clk_20mhz_BUFG
    SLICE_X31Y94         FDRE                                         r  s_hex_3axis_temp_measurements_display_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y94         FDRE (Prop_fdre_C_Q)         0.456     6.716 f  s_hex_3axis_temp_measurements_display_reg[56]/Q
                         net (fo=19, routed)          0.618     7.334    u_adxl362_readings_to_ascii/i_3axis_temp[56]
    SLICE_X36Y96         LUT1 (Prop_lut1_I0_O)        0.124     7.458 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[78]_INST_0_i_5/O
                         net (fo=1, routed)           0.398     7.856    u_adxl362_readings_to_ascii/o_txt_ascii_line1[78]_INST_0_i_5_n_0
    SLICE_X37Y96         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     8.436 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[78]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.436    u_adxl362_readings_to_ascii/o_txt_ascii_line1[78]_INST_0_i_4_n_0
    SLICE_X37Y97         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.658 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[104]_INST_0_i_46/O[0]
                         net (fo=16, routed)          1.430    10.088    u_adxl362_readings_to_ascii/s_txt_xaxis_u160[5]
    SLICE_X45Y95         LUT5 (Prop_lut5_I4_O)        0.299    10.387 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_157/O
                         net (fo=1, routed)           0.000    10.387    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_157_n_0
    SLICE_X45Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.937 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_133/CO[3]
                         net (fo=1, routed)           0.000    10.937    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_133_n_0
    SLICE_X45Y96         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.176 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_107/O[2]
                         net (fo=2, routed)           0.471    11.646    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_107_n_5
    SLICE_X46Y94         LUT6 (Prop_lut6_I0_O)        0.302    11.948 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_106/O
                         net (fo=3, routed)           0.672    12.620    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_106_n_0
    SLICE_X46Y96         LUT5 (Prop_lut5_I0_O)        0.124    12.744 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_46/O
                         net (fo=1, routed)           0.573    13.317    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_46_n_0
    SLICE_X44Y97         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    13.715 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_15/CO[3]
                         net (fo=1, routed)           0.000    13.715    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_15_n_0
    SLICE_X44Y98         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.028 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_3/O[3]
                         net (fo=13, routed)          1.653    15.681    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_3_n_4
    SLICE_X40Y98         LUT5 (Prop_lut5_I3_O)        0.306    15.987 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_86/O
                         net (fo=1, routed)           0.000    15.987    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_86_n_0
    SLICE_X40Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.385 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_34/CO[3]
                         net (fo=1, routed)           0.000    16.385    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_34_n_0
    SLICE_X40Y99         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.719 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_9/O[1]
                         net (fo=3, routed)           0.675    17.394    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_9_n_6
    SLICE_X48Y99         LUT4 (Prop_lut4_I0_O)        0.303    17.697 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_27/O
                         net (fo=1, routed)           0.496    18.193    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_27_n_0
    SLICE_X41Y99         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    18.700 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.001    18.701    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_4_n_0
    SLICE_X41Y100        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.858 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_1/CO[1]
                         net (fo=5, routed)           1.142    19.999    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_1_n_2
    SLICE_X33Y99         LUT4 (Prop_lut4_I3_O)        0.357    20.356 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[94]_INST_0_i_13/O
                         net (fo=3, routed)           0.679    21.035    u_adxl362_readings_to_ascii/o_txt_ascii_line1[94]_INST_0_i_13_n_0
    SLICE_X42Y99         LUT6 (Prop_lut6_I0_O)        0.326    21.361 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[94]_INST_0_i_29/O
                         net (fo=5, routed)           0.836    22.197    u_adxl362_readings_to_ascii/o_txt_ascii_line1[94]_INST_0_i_29_n_0
    SLICE_X42Y100        LUT3 (Prop_lut3_I1_O)        0.148    22.345 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[94]_INST_0_i_19/O
                         net (fo=2, routed)           0.972    23.317    u_adxl362_readings_to_ascii/s_dat_xaxis_f00[6]
    SLICE_X37Y100        LUT3 (Prop_lut3_I1_O)        0.328    23.645 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[94]_INST_0_i_16/O
                         net (fo=1, routed)           0.570    24.215    u_adxl362_readings_to_ascii/o_txt_ascii_line1[94]_INST_0_i_16_n_0
    SLICE_X37Y100        LUT6 (Prop_lut6_I3_O)        0.124    24.339 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[94]_INST_0_i_7/O
                         net (fo=5, routed)           1.190    25.529    u_adxl362_readings_to_ascii/o_txt_ascii_line1[94]_INST_0_i_7_n_0
    SLICE_X32Y99         LUT6 (Prop_lut6_I0_O)        0.124    25.653 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[94]_INST_0_i_2/O
                         net (fo=5, routed)           0.766    26.419    u_adxl362_readings_to_ascii/o_txt_ascii_line1[94]_INST_0_i_2_n_0
    SLICE_X31Y99         LUT5 (Prop_lut5_I1_O)        0.150    26.569 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[90]_INST_0/O
                         net (fo=2, routed)           1.285    27.854    s_adxl_txt_ascii_line1[90]
    SLICE_X15Y100        LUT6 (Prop_lut6_I5_O)        0.326    28.180 r  s_uart_dat_ascii_line[234]_i_1/O
                         net (fo=1, routed)           0.000    28.180    s_uart_dat_ascii_line[234]_i_1_n_0
    SLICE_X15Y100        FDRE                                         r  s_uart_dat_ascii_line_reg[234]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    54.295    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.386 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2086, routed)        1.509    55.895    s_clk_20mhz_BUFG
    SLICE_X15Y100        FDRE                                         r  s_uart_dat_ascii_line_reg[234]/C
                         clock pessimism              0.232    56.127    
                         clock uncertainty           -0.210    55.917    
    SLICE_X15Y100        FDRE (Setup_fdre_C_D)        0.031    55.948    s_uart_dat_ascii_line_reg[234]
  -------------------------------------------------------------------
                         required time                         55.948    
                         arrival time                         -28.180    
  -------------------------------------------------------------------
                         slack                                 27.769    

Slack (MET) :             27.792ns  (required time - arrival time)
  Source:                 s_hex_3axis_temp_measurements_display_reg[42]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            s_uart_dat_ascii_line_reg[173]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        21.976ns  (logic 7.781ns (35.407%)  route 14.195ns (64.593%))
  Logic Levels:           25  (CARRY4=9 LUT1=1 LUT3=3 LUT4=3 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.974ns = ( 55.974 - 50.000 ) 
    Source Clock Delay      (SCD):    6.261ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2086, routed)        1.642     6.261    s_clk_20mhz_BUFG
    SLICE_X29Y95         FDRE                                         r  s_hex_3axis_temp_measurements_display_reg[42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y95         FDRE (Prop_fdre_C_Q)         0.456     6.717 f  s_hex_3axis_temp_measurements_display_reg[42]/Q
                         net (fo=21, routed)          1.660     8.377    u_adxl362_readings_to_ascii/i_3axis_temp[42]
    SLICE_X14Y102        LUT1 (Prop_lut1_I0_O)        0.124     8.501 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[14]_INST_0_i_8/O
                         net (fo=1, routed)           0.000     8.501    u_adxl362_readings_to_ascii/o_txt_ascii_line1[14]_INST_0_i_8_n_0
    SLICE_X14Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.034 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[14]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.034    u_adxl362_readings_to_ascii/o_txt_ascii_line1[14]_INST_0_i_4_n_0
    SLICE_X14Y103        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.253 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[40]_INST_0_i_46/O[0]
                         net (fo=16, routed)          1.476    10.729    u_adxl362_readings_to_ascii/s_txt_yaxis_u160[5]
    SLICE_X30Y100        LUT5 (Prop_lut5_I4_O)        0.295    11.024 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_157/O
                         net (fo=1, routed)           0.000    11.024    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_157_n_0
    SLICE_X30Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.557 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_133/CO[3]
                         net (fo=1, routed)           0.000    11.557    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_133_n_0
    SLICE_X30Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.796 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_107/O[2]
                         net (fo=2, routed)           0.675    12.472    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_107_n_5
    SLICE_X29Y102        LUT6 (Prop_lut6_I0_O)        0.301    12.773 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_108/O
                         net (fo=3, routed)           0.477    13.250    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_108_n_0
    SLICE_X29Y103        LUT5 (Prop_lut5_I1_O)        0.124    13.374 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_47/O
                         net (fo=2, routed)           0.499    13.872    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_47_n_0
    SLICE_X31Y103        LUT6 (Prop_lut6_I0_O)        0.124    13.996 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_51/O
                         net (fo=1, routed)           0.000    13.996    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_51_n_0
    SLICE_X31Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.546 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_15/CO[3]
                         net (fo=1, routed)           0.000    14.546    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_15_n_0
    SLICE_X31Y104        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.859 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_3/O[3]
                         net (fo=13, routed)          1.618    16.477    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_3_n_4
    SLICE_X15Y108        LUT3 (Prop_lut3_I1_O)        0.306    16.783 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_38/O
                         net (fo=1, routed)           0.482    17.265    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_38_n_0
    SLICE_X14Y107        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    17.815 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_9/CO[3]
                         net (fo=1, routed)           0.000    17.815    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_9_n_0
    SLICE_X14Y108        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.138 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_2/O[1]
                         net (fo=3, routed)           0.439    18.577    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_2_n_6
    SLICE_X13Y107        LUT4 (Prop_lut4_I0_O)        0.306    18.883 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_5/O
                         net (fo=1, routed)           0.535    19.418    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_5_n_0
    SLICE_X15Y107        CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.445    19.863 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_1/CO[1]
                         net (fo=5, routed)           0.828    20.691    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_1_n_2
    SLICE_X12Y107        LUT4 (Prop_lut4_I3_O)        0.353    21.044 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_13/O
                         net (fo=3, routed)           0.316    21.360    u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_13_n_0
    SLICE_X13Y109        LUT6 (Prop_lut6_I0_O)        0.328    21.688 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_29/O
                         net (fo=5, routed)           0.605    22.293    u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_29_n_0
    SLICE_X15Y110        LUT3 (Prop_lut3_I1_O)        0.150    22.443 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_19/O
                         net (fo=2, routed)           1.073    23.516    u_adxl362_readings_to_ascii/s_dat_yaxis_f00[6]
    SLICE_X14Y110        LUT3 (Prop_lut3_I1_O)        0.326    23.842 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_16/O
                         net (fo=1, routed)           0.670    24.513    u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_16_n_0
    SLICE_X14Y110        LUT6 (Prop_lut6_I3_O)        0.124    24.637 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_7/O
                         net (fo=5, routed)           0.310    24.947    u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_7_n_0
    SLICE_X12Y110        LUT6 (Prop_lut6_I4_O)        0.124    25.071 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_9/O
                         net (fo=4, routed)           0.773    25.844    u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_9_n_0
    SLICE_X11Y109        LUT6 (Prop_lut6_I3_O)        0.124    25.968 f  u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_2/O
                         net (fo=5, routed)           1.235    27.202    u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_2_n_0
    SLICE_X6Y107         LUT4 (Prop_lut4_I1_O)        0.156    27.358 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[29]_INST_0/O
                         net (fo=2, routed)           0.523    27.882    s_adxl_txt_ascii_line1[29]
    SLICE_X5Y102         LUT6 (Prop_lut6_I5_O)        0.355    28.237 r  s_uart_dat_ascii_line[173]_i_1/O
                         net (fo=1, routed)           0.000    28.237    s_uart_dat_ascii_line[173]_i_1_n_0
    SLICE_X5Y102         FDRE                                         r  s_uart_dat_ascii_line_reg[173]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    54.295    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.386 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2086, routed)        1.588    55.974    s_clk_20mhz_BUFG
    SLICE_X5Y102         FDRE                                         r  s_uart_dat_ascii_line_reg[173]/C
                         clock pessimism              0.232    56.206    
                         clock uncertainty           -0.210    55.996    
    SLICE_X5Y102         FDRE (Setup_fdre_C_D)        0.032    56.028    s_uart_dat_ascii_line_reg[173]
  -------------------------------------------------------------------
                         required time                         56.028    
                         arrival time                         -28.237    
  -------------------------------------------------------------------
                         slack                                 27.792    

Slack (MET) :             27.863ns  (required time - arrival time)
  Source:                 s_hex_3axis_temp_measurements_display_reg[42]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            s_cls_txt_ascii_line1_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        21.902ns  (logic 7.518ns (34.325%)  route 14.384ns (65.674%))
  Logic Levels:           25  (CARRY4=9 LUT1=1 LUT3=3 LUT4=3 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.974ns = ( 55.974 - 50.000 ) 
    Source Clock Delay      (SCD):    6.261ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2086, routed)        1.642     6.261    s_clk_20mhz_BUFG
    SLICE_X29Y95         FDRE                                         r  s_hex_3axis_temp_measurements_display_reg[42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y95         FDRE (Prop_fdre_C_Q)         0.456     6.717 f  s_hex_3axis_temp_measurements_display_reg[42]/Q
                         net (fo=21, routed)          1.660     8.377    u_adxl362_readings_to_ascii/i_3axis_temp[42]
    SLICE_X14Y102        LUT1 (Prop_lut1_I0_O)        0.124     8.501 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[14]_INST_0_i_8/O
                         net (fo=1, routed)           0.000     8.501    u_adxl362_readings_to_ascii/o_txt_ascii_line1[14]_INST_0_i_8_n_0
    SLICE_X14Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.034 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[14]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.034    u_adxl362_readings_to_ascii/o_txt_ascii_line1[14]_INST_0_i_4_n_0
    SLICE_X14Y103        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.253 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[40]_INST_0_i_46/O[0]
                         net (fo=16, routed)          1.476    10.729    u_adxl362_readings_to_ascii/s_txt_yaxis_u160[5]
    SLICE_X30Y100        LUT5 (Prop_lut5_I4_O)        0.295    11.024 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_157/O
                         net (fo=1, routed)           0.000    11.024    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_157_n_0
    SLICE_X30Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.557 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_133/CO[3]
                         net (fo=1, routed)           0.000    11.557    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_133_n_0
    SLICE_X30Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.796 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_107/O[2]
                         net (fo=2, routed)           0.675    12.472    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_107_n_5
    SLICE_X29Y102        LUT6 (Prop_lut6_I0_O)        0.301    12.773 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_108/O
                         net (fo=3, routed)           0.477    13.250    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_108_n_0
    SLICE_X29Y103        LUT5 (Prop_lut5_I1_O)        0.124    13.374 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_47/O
                         net (fo=2, routed)           0.499    13.872    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_47_n_0
    SLICE_X31Y103        LUT6 (Prop_lut6_I0_O)        0.124    13.996 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_51/O
                         net (fo=1, routed)           0.000    13.996    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_51_n_0
    SLICE_X31Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.546 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_15/CO[3]
                         net (fo=1, routed)           0.000    14.546    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_15_n_0
    SLICE_X31Y104        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.859 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_3/O[3]
                         net (fo=13, routed)          1.618    16.477    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_3_n_4
    SLICE_X15Y108        LUT3 (Prop_lut3_I1_O)        0.306    16.783 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_38/O
                         net (fo=1, routed)           0.482    17.265    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_38_n_0
    SLICE_X14Y107        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    17.815 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_9/CO[3]
                         net (fo=1, routed)           0.000    17.815    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_9_n_0
    SLICE_X14Y108        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.138 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_2/O[1]
                         net (fo=3, routed)           0.439    18.577    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_2_n_6
    SLICE_X13Y107        LUT4 (Prop_lut4_I0_O)        0.306    18.883 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_5/O
                         net (fo=1, routed)           0.535    19.418    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_5_n_0
    SLICE_X15Y107        CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.445    19.863 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_1/CO[1]
                         net (fo=5, routed)           0.828    20.691    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_1_n_2
    SLICE_X12Y107        LUT4 (Prop_lut4_I3_O)        0.353    21.044 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_13/O
                         net (fo=3, routed)           0.316    21.360    u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_13_n_0
    SLICE_X13Y109        LUT6 (Prop_lut6_I0_O)        0.328    21.688 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_29/O
                         net (fo=5, routed)           0.605    22.293    u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_29_n_0
    SLICE_X15Y110        LUT3 (Prop_lut3_I1_O)        0.150    22.443 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_19/O
                         net (fo=2, routed)           1.073    23.516    u_adxl362_readings_to_ascii/s_dat_yaxis_f00[6]
    SLICE_X14Y110        LUT3 (Prop_lut3_I1_O)        0.326    23.842 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_16/O
                         net (fo=1, routed)           0.670    24.513    u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_16_n_0
    SLICE_X14Y110        LUT6 (Prop_lut6_I3_O)        0.124    24.637 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_7/O
                         net (fo=5, routed)           0.310    24.947    u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_7_n_0
    SLICE_X12Y110        LUT6 (Prop_lut6_I4_O)        0.124    25.071 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_9/O
                         net (fo=4, routed)           0.773    25.844    u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_9_n_0
    SLICE_X11Y109        LUT6 (Prop_lut6_I3_O)        0.124    25.968 f  u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_2/O
                         net (fo=5, routed)           1.235    27.202    u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_2_n_0
    SLICE_X6Y107         LUT4 (Prop_lut4_I1_O)        0.124    27.326 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[28]_INST_0/O
                         net (fo=2, routed)           0.712    28.039    s_adxl_txt_ascii_line1[28]
    SLICE_X5Y102         LUT6 (Prop_lut6_I5_O)        0.124    28.163 r  s_cls_txt_ascii_line1[28]_i_1/O
                         net (fo=1, routed)           0.000    28.163    s_cls_txt_ascii_line1[28]_i_1_n_0
    SLICE_X5Y102         FDRE                                         r  s_cls_txt_ascii_line1_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    54.295    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.386 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2086, routed)        1.588    55.974    s_clk_20mhz_BUFG
    SLICE_X5Y102         FDRE                                         r  s_cls_txt_ascii_line1_reg[28]/C
                         clock pessimism              0.232    56.206    
                         clock uncertainty           -0.210    55.996    
    SLICE_X5Y102         FDRE (Setup_fdre_C_D)        0.029    56.025    s_cls_txt_ascii_line1_reg[28]
  -------------------------------------------------------------------
                         required time                         56.025    
                         arrival time                         -28.163    
  -------------------------------------------------------------------
                         slack                                 27.863    

Slack (MET) :             27.863ns  (required time - arrival time)
  Source:                 s_hex_3axis_temp_measurements_display_reg[42]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            s_uart_dat_ascii_line_reg[170]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        21.903ns  (logic 7.748ns (35.375%)  route 14.155ns (64.625%))
  Logic Levels:           25  (CARRY4=9 LUT1=1 LUT3=3 LUT4=2 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.973ns = ( 55.973 - 50.000 ) 
    Source Clock Delay      (SCD):    6.261ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2086, routed)        1.642     6.261    s_clk_20mhz_BUFG
    SLICE_X29Y95         FDRE                                         r  s_hex_3axis_temp_measurements_display_reg[42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y95         FDRE (Prop_fdre_C_Q)         0.456     6.717 f  s_hex_3axis_temp_measurements_display_reg[42]/Q
                         net (fo=21, routed)          1.660     8.377    u_adxl362_readings_to_ascii/i_3axis_temp[42]
    SLICE_X14Y102        LUT1 (Prop_lut1_I0_O)        0.124     8.501 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[14]_INST_0_i_8/O
                         net (fo=1, routed)           0.000     8.501    u_adxl362_readings_to_ascii/o_txt_ascii_line1[14]_INST_0_i_8_n_0
    SLICE_X14Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.034 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[14]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.034    u_adxl362_readings_to_ascii/o_txt_ascii_line1[14]_INST_0_i_4_n_0
    SLICE_X14Y103        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.253 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[40]_INST_0_i_46/O[0]
                         net (fo=16, routed)          1.476    10.729    u_adxl362_readings_to_ascii/s_txt_yaxis_u160[5]
    SLICE_X30Y100        LUT5 (Prop_lut5_I4_O)        0.295    11.024 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_157/O
                         net (fo=1, routed)           0.000    11.024    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_157_n_0
    SLICE_X30Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.557 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_133/CO[3]
                         net (fo=1, routed)           0.000    11.557    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_133_n_0
    SLICE_X30Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.796 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_107/O[2]
                         net (fo=2, routed)           0.675    12.472    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_107_n_5
    SLICE_X29Y102        LUT6 (Prop_lut6_I0_O)        0.301    12.773 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_108/O
                         net (fo=3, routed)           0.477    13.250    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_108_n_0
    SLICE_X29Y103        LUT5 (Prop_lut5_I1_O)        0.124    13.374 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_47/O
                         net (fo=2, routed)           0.499    13.872    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_47_n_0
    SLICE_X31Y103        LUT6 (Prop_lut6_I0_O)        0.124    13.996 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_51/O
                         net (fo=1, routed)           0.000    13.996    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_51_n_0
    SLICE_X31Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.546 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_15/CO[3]
                         net (fo=1, routed)           0.000    14.546    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_15_n_0
    SLICE_X31Y104        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.859 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_3/O[3]
                         net (fo=13, routed)          1.618    16.477    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_3_n_4
    SLICE_X15Y108        LUT3 (Prop_lut3_I1_O)        0.306    16.783 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_38/O
                         net (fo=1, routed)           0.482    17.265    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_38_n_0
    SLICE_X14Y107        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    17.815 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_9/CO[3]
                         net (fo=1, routed)           0.000    17.815    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_9_n_0
    SLICE_X14Y108        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.138 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_2/O[1]
                         net (fo=3, routed)           0.439    18.577    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_2_n_6
    SLICE_X13Y107        LUT4 (Prop_lut4_I0_O)        0.306    18.883 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_5/O
                         net (fo=1, routed)           0.535    19.418    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_5_n_0
    SLICE_X15Y107        CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.445    19.863 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_1/CO[1]
                         net (fo=5, routed)           0.828    20.691    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_1_n_2
    SLICE_X12Y107        LUT4 (Prop_lut4_I3_O)        0.353    21.044 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_13/O
                         net (fo=3, routed)           0.316    21.360    u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_13_n_0
    SLICE_X13Y109        LUT6 (Prop_lut6_I0_O)        0.328    21.688 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_29/O
                         net (fo=5, routed)           0.605    22.293    u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_29_n_0
    SLICE_X15Y110        LUT3 (Prop_lut3_I1_O)        0.150    22.443 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_19/O
                         net (fo=2, routed)           1.073    23.516    u_adxl362_readings_to_ascii/s_dat_yaxis_f00[6]
    SLICE_X14Y110        LUT3 (Prop_lut3_I1_O)        0.326    23.842 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_16/O
                         net (fo=1, routed)           0.670    24.513    u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_16_n_0
    SLICE_X14Y110        LUT6 (Prop_lut6_I3_O)        0.124    24.637 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_7/O
                         net (fo=5, routed)           0.310    24.947    u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_7_n_0
    SLICE_X12Y110        LUT6 (Prop_lut6_I4_O)        0.124    25.071 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_9/O
                         net (fo=4, routed)           0.773    25.844    u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_9_n_0
    SLICE_X11Y109        LUT6 (Prop_lut6_I3_O)        0.124    25.968 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_2/O
                         net (fo=5, routed)           0.810    26.778    u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_2_n_0
    SLICE_X11Y107        LUT5 (Prop_lut5_I1_O)        0.152    26.930 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[26]_INST_0/O
                         net (fo=2, routed)           0.908    27.837    s_adxl_txt_ascii_line1[26]
    SLICE_X7Y105         LUT6 (Prop_lut6_I5_O)        0.326    28.163 r  s_uart_dat_ascii_line[170]_i_1/O
                         net (fo=1, routed)           0.000    28.163    s_uart_dat_ascii_line[170]_i_1_n_0
    SLICE_X7Y105         FDRE                                         r  s_uart_dat_ascii_line_reg[170]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    54.295    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.386 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2086, routed)        1.587    55.973    s_clk_20mhz_BUFG
    SLICE_X7Y105         FDRE                                         r  s_uart_dat_ascii_line_reg[170]/C
                         clock pessimism              0.232    56.205    
                         clock uncertainty           -0.210    55.995    
    SLICE_X7Y105         FDRE (Setup_fdre_C_D)        0.031    56.026    s_uart_dat_ascii_line_reg[170]
  -------------------------------------------------------------------
                         required time                         56.026    
                         arrival time                         -28.163    
  -------------------------------------------------------------------
                         slack                                 27.863    

Slack (MET) :             27.865ns  (required time - arrival time)
  Source:                 s_hex_3axis_temp_measurements_display_reg[42]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            s_cls_txt_ascii_line1_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        21.899ns  (logic 7.748ns (35.381%)  route 14.151ns (64.619%))
  Logic Levels:           25  (CARRY4=9 LUT1=1 LUT3=3 LUT4=2 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.973ns = ( 55.973 - 50.000 ) 
    Source Clock Delay      (SCD):    6.261ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2086, routed)        1.642     6.261    s_clk_20mhz_BUFG
    SLICE_X29Y95         FDRE                                         r  s_hex_3axis_temp_measurements_display_reg[42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y95         FDRE (Prop_fdre_C_Q)         0.456     6.717 f  s_hex_3axis_temp_measurements_display_reg[42]/Q
                         net (fo=21, routed)          1.660     8.377    u_adxl362_readings_to_ascii/i_3axis_temp[42]
    SLICE_X14Y102        LUT1 (Prop_lut1_I0_O)        0.124     8.501 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[14]_INST_0_i_8/O
                         net (fo=1, routed)           0.000     8.501    u_adxl362_readings_to_ascii/o_txt_ascii_line1[14]_INST_0_i_8_n_0
    SLICE_X14Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.034 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[14]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.034    u_adxl362_readings_to_ascii/o_txt_ascii_line1[14]_INST_0_i_4_n_0
    SLICE_X14Y103        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.253 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[40]_INST_0_i_46/O[0]
                         net (fo=16, routed)          1.476    10.729    u_adxl362_readings_to_ascii/s_txt_yaxis_u160[5]
    SLICE_X30Y100        LUT5 (Prop_lut5_I4_O)        0.295    11.024 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_157/O
                         net (fo=1, routed)           0.000    11.024    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_157_n_0
    SLICE_X30Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.557 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_133/CO[3]
                         net (fo=1, routed)           0.000    11.557    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_133_n_0
    SLICE_X30Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.796 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_107/O[2]
                         net (fo=2, routed)           0.675    12.472    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_107_n_5
    SLICE_X29Y102        LUT6 (Prop_lut6_I0_O)        0.301    12.773 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_108/O
                         net (fo=3, routed)           0.477    13.250    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_108_n_0
    SLICE_X29Y103        LUT5 (Prop_lut5_I1_O)        0.124    13.374 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_47/O
                         net (fo=2, routed)           0.499    13.872    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_47_n_0
    SLICE_X31Y103        LUT6 (Prop_lut6_I0_O)        0.124    13.996 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_51/O
                         net (fo=1, routed)           0.000    13.996    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_51_n_0
    SLICE_X31Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.546 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_15/CO[3]
                         net (fo=1, routed)           0.000    14.546    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_15_n_0
    SLICE_X31Y104        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.859 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_3/O[3]
                         net (fo=13, routed)          1.618    16.477    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_3_n_4
    SLICE_X15Y108        LUT3 (Prop_lut3_I1_O)        0.306    16.783 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_38/O
                         net (fo=1, routed)           0.482    17.265    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_38_n_0
    SLICE_X14Y107        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    17.815 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_9/CO[3]
                         net (fo=1, routed)           0.000    17.815    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_9_n_0
    SLICE_X14Y108        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.138 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_2/O[1]
                         net (fo=3, routed)           0.439    18.577    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_2_n_6
    SLICE_X13Y107        LUT4 (Prop_lut4_I0_O)        0.306    18.883 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_5/O
                         net (fo=1, routed)           0.535    19.418    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_5_n_0
    SLICE_X15Y107        CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.445    19.863 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_1/CO[1]
                         net (fo=5, routed)           0.828    20.691    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_1_n_2
    SLICE_X12Y107        LUT4 (Prop_lut4_I3_O)        0.353    21.044 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_13/O
                         net (fo=3, routed)           0.316    21.360    u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_13_n_0
    SLICE_X13Y109        LUT6 (Prop_lut6_I0_O)        0.328    21.688 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_29/O
                         net (fo=5, routed)           0.605    22.293    u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_29_n_0
    SLICE_X15Y110        LUT3 (Prop_lut3_I1_O)        0.150    22.443 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_19/O
                         net (fo=2, routed)           1.073    23.516    u_adxl362_readings_to_ascii/s_dat_yaxis_f00[6]
    SLICE_X14Y110        LUT3 (Prop_lut3_I1_O)        0.326    23.842 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_16/O
                         net (fo=1, routed)           0.670    24.513    u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_16_n_0
    SLICE_X14Y110        LUT6 (Prop_lut6_I3_O)        0.124    24.637 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_7/O
                         net (fo=5, routed)           0.310    24.947    u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_7_n_0
    SLICE_X12Y110        LUT6 (Prop_lut6_I4_O)        0.124    25.071 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_9/O
                         net (fo=4, routed)           0.773    25.844    u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_9_n_0
    SLICE_X11Y109        LUT6 (Prop_lut6_I3_O)        0.124    25.968 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_2/O
                         net (fo=5, routed)           0.810    26.778    u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_2_n_0
    SLICE_X11Y107        LUT5 (Prop_lut5_I1_O)        0.152    26.930 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[26]_INST_0/O
                         net (fo=2, routed)           0.904    27.833    s_adxl_txt_ascii_line1[26]
    SLICE_X7Y105         LUT6 (Prop_lut6_I5_O)        0.326    28.159 r  s_cls_txt_ascii_line1[26]_i_1/O
                         net (fo=1, routed)           0.000    28.159    s_cls_txt_ascii_line1[26]_i_1_n_0
    SLICE_X7Y105         FDRE                                         r  s_cls_txt_ascii_line1_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    54.295    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.386 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2086, routed)        1.587    55.973    s_clk_20mhz_BUFG
    SLICE_X7Y105         FDRE                                         r  s_cls_txt_ascii_line1_reg[26]/C
                         clock pessimism              0.232    56.205    
                         clock uncertainty           -0.210    55.995    
    SLICE_X7Y105         FDRE (Setup_fdre_C_D)        0.029    56.024    s_cls_txt_ascii_line1_reg[26]
  -------------------------------------------------------------------
                         required time                         56.024    
                         arrival time                         -28.159    
  -------------------------------------------------------------------
                         slack                                 27.865    

Slack (MET) :             27.900ns  (required time - arrival time)
  Source:                 s_hex_3axis_temp_measurements_display_reg[42]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            s_cls_txt_ascii_line1_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        21.863ns  (logic 7.754ns (35.466%)  route 14.109ns (64.534%))
  Logic Levels:           25  (CARRY4=9 LUT1=1 LUT3=3 LUT4=3 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.973ns = ( 55.973 - 50.000 ) 
    Source Clock Delay      (SCD):    6.261ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2086, routed)        1.642     6.261    s_clk_20mhz_BUFG
    SLICE_X29Y95         FDRE                                         r  s_hex_3axis_temp_measurements_display_reg[42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y95         FDRE (Prop_fdre_C_Q)         0.456     6.717 f  s_hex_3axis_temp_measurements_display_reg[42]/Q
                         net (fo=21, routed)          1.660     8.377    u_adxl362_readings_to_ascii/i_3axis_temp[42]
    SLICE_X14Y102        LUT1 (Prop_lut1_I0_O)        0.124     8.501 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[14]_INST_0_i_8/O
                         net (fo=1, routed)           0.000     8.501    u_adxl362_readings_to_ascii/o_txt_ascii_line1[14]_INST_0_i_8_n_0
    SLICE_X14Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.034 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[14]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.034    u_adxl362_readings_to_ascii/o_txt_ascii_line1[14]_INST_0_i_4_n_0
    SLICE_X14Y103        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.253 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[40]_INST_0_i_46/O[0]
                         net (fo=16, routed)          1.476    10.729    u_adxl362_readings_to_ascii/s_txt_yaxis_u160[5]
    SLICE_X30Y100        LUT5 (Prop_lut5_I4_O)        0.295    11.024 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_157/O
                         net (fo=1, routed)           0.000    11.024    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_157_n_0
    SLICE_X30Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.557 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_133/CO[3]
                         net (fo=1, routed)           0.000    11.557    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_133_n_0
    SLICE_X30Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.796 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_107/O[2]
                         net (fo=2, routed)           0.675    12.472    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_107_n_5
    SLICE_X29Y102        LUT6 (Prop_lut6_I0_O)        0.301    12.773 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_108/O
                         net (fo=3, routed)           0.477    13.250    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_108_n_0
    SLICE_X29Y103        LUT5 (Prop_lut5_I1_O)        0.124    13.374 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_47/O
                         net (fo=2, routed)           0.499    13.872    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_47_n_0
    SLICE_X31Y103        LUT6 (Prop_lut6_I0_O)        0.124    13.996 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_51/O
                         net (fo=1, routed)           0.000    13.996    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_51_n_0
    SLICE_X31Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.546 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_15/CO[3]
                         net (fo=1, routed)           0.000    14.546    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_15_n_0
    SLICE_X31Y104        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.859 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_3/O[3]
                         net (fo=13, routed)          1.618    16.477    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_3_n_4
    SLICE_X15Y108        LUT3 (Prop_lut3_I1_O)        0.306    16.783 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_38/O
                         net (fo=1, routed)           0.482    17.265    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_38_n_0
    SLICE_X14Y107        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    17.815 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_9/CO[3]
                         net (fo=1, routed)           0.000    17.815    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_9_n_0
    SLICE_X14Y108        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.138 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_2/O[1]
                         net (fo=3, routed)           0.439    18.577    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_2_n_6
    SLICE_X13Y107        LUT4 (Prop_lut4_I0_O)        0.306    18.883 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_5/O
                         net (fo=1, routed)           0.535    19.418    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_5_n_0
    SLICE_X15Y107        CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.445    19.863 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_1/CO[1]
                         net (fo=5, routed)           0.828    20.691    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_1_n_2
    SLICE_X12Y107        LUT4 (Prop_lut4_I3_O)        0.353    21.044 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_13/O
                         net (fo=3, routed)           0.316    21.360    u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_13_n_0
    SLICE_X13Y109        LUT6 (Prop_lut6_I0_O)        0.328    21.688 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_29/O
                         net (fo=5, routed)           0.605    22.293    u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_29_n_0
    SLICE_X15Y110        LUT3 (Prop_lut3_I1_O)        0.150    22.443 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_19/O
                         net (fo=2, routed)           1.073    23.516    u_adxl362_readings_to_ascii/s_dat_yaxis_f00[6]
    SLICE_X14Y110        LUT3 (Prop_lut3_I1_O)        0.326    23.842 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_16/O
                         net (fo=1, routed)           0.670    24.513    u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_16_n_0
    SLICE_X14Y110        LUT6 (Prop_lut6_I3_O)        0.124    24.637 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_7/O
                         net (fo=5, routed)           0.310    24.947    u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_7_n_0
    SLICE_X12Y110        LUT6 (Prop_lut6_I4_O)        0.124    25.071 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_9/O
                         net (fo=4, routed)           0.773    25.844    u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_9_n_0
    SLICE_X11Y109        LUT6 (Prop_lut6_I3_O)        0.124    25.968 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_2/O
                         net (fo=5, routed)           1.216    27.183    u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_2_n_0
    SLICE_X6Y107         LUT4 (Prop_lut4_I2_O)        0.153    27.336 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0/O
                         net (fo=2, routed)           0.456    27.793    s_adxl_txt_ascii_line1[30]
    SLICE_X4Y106         LUT6 (Prop_lut6_I5_O)        0.331    28.124 r  s_cls_txt_ascii_line1[30]_i_1/O
                         net (fo=1, routed)           0.000    28.124    s_cls_txt_ascii_line1[30]_i_1_n_0
    SLICE_X4Y106         FDRE                                         r  s_cls_txt_ascii_line1_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    54.295    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.386 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2086, routed)        1.587    55.973    s_clk_20mhz_BUFG
    SLICE_X4Y106         FDRE                                         r  s_cls_txt_ascii_line1_reg[30]/C
                         clock pessimism              0.232    56.205    
                         clock uncertainty           -0.210    55.995    
    SLICE_X4Y106         FDRE (Setup_fdre_C_D)        0.029    56.024    s_cls_txt_ascii_line1_reg[30]
  -------------------------------------------------------------------
                         required time                         56.024    
                         arrival time                         -28.124    
  -------------------------------------------------------------------
                         slack                                 27.900    

Slack (MET) :             28.054ns  (required time - arrival time)
  Source:                 s_hex_3axis_temp_measurements_display_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            s_cls_txt_ascii_line1_reg[90]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        21.728ns  (logic 7.495ns (34.495%)  route 14.233ns (65.505%))
  Logic Levels:           24  (CARRY4=10 LUT1=1 LUT3=2 LUT4=2 LUT5=4 LUT6=5)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.912ns = ( 55.912 - 50.000 ) 
    Source Clock Delay      (SCD):    6.260ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2086, routed)        1.641     6.260    s_clk_20mhz_BUFG
    SLICE_X31Y94         FDRE                                         r  s_hex_3axis_temp_measurements_display_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y94         FDRE (Prop_fdre_C_Q)         0.456     6.716 f  s_hex_3axis_temp_measurements_display_reg[56]/Q
                         net (fo=19, routed)          0.618     7.334    u_adxl362_readings_to_ascii/i_3axis_temp[56]
    SLICE_X36Y96         LUT1 (Prop_lut1_I0_O)        0.124     7.458 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[78]_INST_0_i_5/O
                         net (fo=1, routed)           0.398     7.856    u_adxl362_readings_to_ascii/o_txt_ascii_line1[78]_INST_0_i_5_n_0
    SLICE_X37Y96         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     8.436 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[78]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.436    u_adxl362_readings_to_ascii/o_txt_ascii_line1[78]_INST_0_i_4_n_0
    SLICE_X37Y97         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.658 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[104]_INST_0_i_46/O[0]
                         net (fo=16, routed)          1.430    10.088    u_adxl362_readings_to_ascii/s_txt_xaxis_u160[5]
    SLICE_X45Y95         LUT5 (Prop_lut5_I4_O)        0.299    10.387 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_157/O
                         net (fo=1, routed)           0.000    10.387    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_157_n_0
    SLICE_X45Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.937 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_133/CO[3]
                         net (fo=1, routed)           0.000    10.937    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_133_n_0
    SLICE_X45Y96         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.176 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_107/O[2]
                         net (fo=2, routed)           0.471    11.646    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_107_n_5
    SLICE_X46Y94         LUT6 (Prop_lut6_I0_O)        0.302    11.948 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_106/O
                         net (fo=3, routed)           0.672    12.620    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_106_n_0
    SLICE_X46Y96         LUT5 (Prop_lut5_I0_O)        0.124    12.744 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_46/O
                         net (fo=1, routed)           0.573    13.317    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_46_n_0
    SLICE_X44Y97         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    13.715 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_15/CO[3]
                         net (fo=1, routed)           0.000    13.715    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_15_n_0
    SLICE_X44Y98         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.028 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_3/O[3]
                         net (fo=13, routed)          1.653    15.681    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_3_n_4
    SLICE_X40Y98         LUT5 (Prop_lut5_I3_O)        0.306    15.987 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_86/O
                         net (fo=1, routed)           0.000    15.987    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_86_n_0
    SLICE_X40Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.385 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_34/CO[3]
                         net (fo=1, routed)           0.000    16.385    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_34_n_0
    SLICE_X40Y99         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.719 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_9/O[1]
                         net (fo=3, routed)           0.675    17.394    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_9_n_6
    SLICE_X48Y99         LUT4 (Prop_lut4_I0_O)        0.303    17.697 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_27/O
                         net (fo=1, routed)           0.496    18.193    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_27_n_0
    SLICE_X41Y99         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    18.700 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.001    18.701    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_4_n_0
    SLICE_X41Y100        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.858 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_1/CO[1]
                         net (fo=5, routed)           1.142    19.999    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_1_n_2
    SLICE_X33Y99         LUT4 (Prop_lut4_I3_O)        0.357    20.356 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[94]_INST_0_i_13/O
                         net (fo=3, routed)           0.679    21.035    u_adxl362_readings_to_ascii/o_txt_ascii_line1[94]_INST_0_i_13_n_0
    SLICE_X42Y99         LUT6 (Prop_lut6_I0_O)        0.326    21.361 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[94]_INST_0_i_29/O
                         net (fo=5, routed)           0.836    22.197    u_adxl362_readings_to_ascii/o_txt_ascii_line1[94]_INST_0_i_29_n_0
    SLICE_X42Y100        LUT3 (Prop_lut3_I1_O)        0.148    22.345 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[94]_INST_0_i_19/O
                         net (fo=2, routed)           0.972    23.317    u_adxl362_readings_to_ascii/s_dat_xaxis_f00[6]
    SLICE_X37Y100        LUT3 (Prop_lut3_I1_O)        0.328    23.645 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[94]_INST_0_i_16/O
                         net (fo=1, routed)           0.570    24.215    u_adxl362_readings_to_ascii/o_txt_ascii_line1[94]_INST_0_i_16_n_0
    SLICE_X37Y100        LUT6 (Prop_lut6_I3_O)        0.124    24.339 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[94]_INST_0_i_7/O
                         net (fo=5, routed)           1.190    25.529    u_adxl362_readings_to_ascii/o_txt_ascii_line1[94]_INST_0_i_7_n_0
    SLICE_X32Y99         LUT6 (Prop_lut6_I0_O)        0.124    25.653 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[94]_INST_0_i_2/O
                         net (fo=5, routed)           0.766    26.419    u_adxl362_readings_to_ascii/o_txt_ascii_line1[94]_INST_0_i_2_n_0
    SLICE_X31Y99         LUT5 (Prop_lut5_I1_O)        0.150    26.569 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[90]_INST_0/O
                         net (fo=2, routed)           1.093    27.662    s_adxl_txt_ascii_line1[90]
    SLICE_X15Y99         LUT6 (Prop_lut6_I5_O)        0.326    27.988 r  s_cls_txt_ascii_line1[90]_i_1/O
                         net (fo=1, routed)           0.000    27.988    s_cls_txt_ascii_line1[90]_i_1_n_0
    SLICE_X15Y99         FDRE                                         r  s_cls_txt_ascii_line1_reg[90]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    54.295    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.386 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2086, routed)        1.525    55.912    s_clk_20mhz_BUFG
    SLICE_X15Y99         FDRE                                         r  s_cls_txt_ascii_line1_reg[90]/C
                         clock pessimism              0.311    56.223    
                         clock uncertainty           -0.210    56.013    
    SLICE_X15Y99         FDRE (Setup_fdre_C_D)        0.029    56.042    s_cls_txt_ascii_line1_reg[90]
  -------------------------------------------------------------------
                         required time                         56.042    
                         arrival time                         -27.988    
  -------------------------------------------------------------------
                         slack                                 28.054    

Slack (MET) :             28.079ns  (required time - arrival time)
  Source:                 s_hex_3axis_temp_measurements_display_reg[42]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            s_uart_dat_ascii_line_reg[174]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        21.733ns  (logic 7.754ns (35.678%)  route 13.979ns (64.321%))
  Logic Levels:           25  (CARRY4=9 LUT1=1 LUT3=3 LUT4=3 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.973ns = ( 55.973 - 50.000 ) 
    Source Clock Delay      (SCD):    6.261ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2086, routed)        1.642     6.261    s_clk_20mhz_BUFG
    SLICE_X29Y95         FDRE                                         r  s_hex_3axis_temp_measurements_display_reg[42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y95         FDRE (Prop_fdre_C_Q)         0.456     6.717 f  s_hex_3axis_temp_measurements_display_reg[42]/Q
                         net (fo=21, routed)          1.660     8.377    u_adxl362_readings_to_ascii/i_3axis_temp[42]
    SLICE_X14Y102        LUT1 (Prop_lut1_I0_O)        0.124     8.501 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[14]_INST_0_i_8/O
                         net (fo=1, routed)           0.000     8.501    u_adxl362_readings_to_ascii/o_txt_ascii_line1[14]_INST_0_i_8_n_0
    SLICE_X14Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.034 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[14]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.034    u_adxl362_readings_to_ascii/o_txt_ascii_line1[14]_INST_0_i_4_n_0
    SLICE_X14Y103        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.253 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[40]_INST_0_i_46/O[0]
                         net (fo=16, routed)          1.476    10.729    u_adxl362_readings_to_ascii/s_txt_yaxis_u160[5]
    SLICE_X30Y100        LUT5 (Prop_lut5_I4_O)        0.295    11.024 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_157/O
                         net (fo=1, routed)           0.000    11.024    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_157_n_0
    SLICE_X30Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.557 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_133/CO[3]
                         net (fo=1, routed)           0.000    11.557    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_133_n_0
    SLICE_X30Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.796 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_107/O[2]
                         net (fo=2, routed)           0.675    12.472    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_107_n_5
    SLICE_X29Y102        LUT6 (Prop_lut6_I0_O)        0.301    12.773 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_108/O
                         net (fo=3, routed)           0.477    13.250    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_108_n_0
    SLICE_X29Y103        LUT5 (Prop_lut5_I1_O)        0.124    13.374 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_47/O
                         net (fo=2, routed)           0.499    13.872    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_47_n_0
    SLICE_X31Y103        LUT6 (Prop_lut6_I0_O)        0.124    13.996 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_51/O
                         net (fo=1, routed)           0.000    13.996    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_51_n_0
    SLICE_X31Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.546 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_15/CO[3]
                         net (fo=1, routed)           0.000    14.546    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_15_n_0
    SLICE_X31Y104        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.859 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_3/O[3]
                         net (fo=13, routed)          1.618    16.477    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_3_n_4
    SLICE_X15Y108        LUT3 (Prop_lut3_I1_O)        0.306    16.783 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_38/O
                         net (fo=1, routed)           0.482    17.265    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_38_n_0
    SLICE_X14Y107        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    17.815 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_9/CO[3]
                         net (fo=1, routed)           0.000    17.815    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_9_n_0
    SLICE_X14Y108        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.138 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_2/O[1]
                         net (fo=3, routed)           0.439    18.577    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_2_n_6
    SLICE_X13Y107        LUT4 (Prop_lut4_I0_O)        0.306    18.883 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_5/O
                         net (fo=1, routed)           0.535    19.418    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_5_n_0
    SLICE_X15Y107        CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.445    19.863 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_1/CO[1]
                         net (fo=5, routed)           0.828    20.691    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_1_n_2
    SLICE_X12Y107        LUT4 (Prop_lut4_I3_O)        0.353    21.044 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_13/O
                         net (fo=3, routed)           0.316    21.360    u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_13_n_0
    SLICE_X13Y109        LUT6 (Prop_lut6_I0_O)        0.328    21.688 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_29/O
                         net (fo=5, routed)           0.605    22.293    u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_29_n_0
    SLICE_X15Y110        LUT3 (Prop_lut3_I1_O)        0.150    22.443 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_19/O
                         net (fo=2, routed)           1.073    23.516    u_adxl362_readings_to_ascii/s_dat_yaxis_f00[6]
    SLICE_X14Y110        LUT3 (Prop_lut3_I1_O)        0.326    23.842 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_16/O
                         net (fo=1, routed)           0.670    24.513    u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_16_n_0
    SLICE_X14Y110        LUT6 (Prop_lut6_I3_O)        0.124    24.637 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_7/O
                         net (fo=5, routed)           0.310    24.947    u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_7_n_0
    SLICE_X12Y110        LUT6 (Prop_lut6_I4_O)        0.124    25.071 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_9/O
                         net (fo=4, routed)           0.773    25.844    u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_9_n_0
    SLICE_X11Y109        LUT6 (Prop_lut6_I3_O)        0.124    25.968 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_2/O
                         net (fo=5, routed)           1.216    27.183    u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_2_n_0
    SLICE_X6Y107         LUT4 (Prop_lut4_I2_O)        0.153    27.336 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0/O
                         net (fo=2, routed)           0.326    27.663    s_adxl_txt_ascii_line1[30]
    SLICE_X6Y106         LUT6 (Prop_lut6_I5_O)        0.331    27.994 r  s_uart_dat_ascii_line[174]_i_1/O
                         net (fo=1, routed)           0.000    27.994    s_uart_dat_ascii_line[174]_i_1_n_0
    SLICE_X6Y106         FDRE                                         r  s_uart_dat_ascii_line_reg[174]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    54.295    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.386 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2086, routed)        1.587    55.973    s_clk_20mhz_BUFG
    SLICE_X6Y106         FDRE                                         r  s_uart_dat_ascii_line_reg[174]/C
                         clock pessimism              0.232    56.205    
                         clock uncertainty           -0.210    55.995    
    SLICE_X6Y106         FDRE (Setup_fdre_C_D)        0.077    56.072    s_uart_dat_ascii_line_reg[174]
  -------------------------------------------------------------------
                         required time                         56.072    
                         arrival time                         -27.994    
  -------------------------------------------------------------------
                         slack                                 28.079    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 s_uart_dat_ascii_line_reg[152]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_uart_tx_feed/s_uart_line_aux_reg[152]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.097%)  route 0.220ns (60.903%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.384ns
    Source Clock Delay      (SCD):    1.840ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2086, routed)        0.576     1.840    s_clk_20mhz_BUFG
    SLICE_X11Y99         FDRE                                         r  s_uart_dat_ascii_line_reg[152]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y99         FDRE (Prop_fdre_C_Q)         0.141     1.981 r  s_uart_dat_ascii_line_reg[152]/Q
                         net (fo=1, routed)           0.220     2.201    u_uart_tx_feed/i_dat_ascii_line[152]
    SLICE_X11Y100        FDRE                                         r  u_uart_tx_feed/s_uart_line_aux_reg[152]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2086, routed)        0.841     2.384    u_uart_tx_feed/i_clk_20mhz
    SLICE_X11Y100        FDRE                                         r  u_uart_tx_feed/s_uart_line_aux_reg[152]/C
                         clock pessimism             -0.278     2.105    
    SLICE_X11Y100        FDRE (Hold_fdre_C_D)         0.062     2.167    u_uart_tx_feed/s_uart_line_aux_reg[152]
  -------------------------------------------------------------------
                         required time                         -2.167    
                         arrival time                           2.201    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 s_uart_dat_ascii_line_reg[226]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_uart_tx_feed/s_uart_line_aux_reg[226]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.857%)  route 0.231ns (62.143%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.384ns
    Source Clock Delay      (SCD):    1.839ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2086, routed)        0.575     1.839    s_clk_20mhz_BUFG
    SLICE_X15Y96         FDRE                                         r  s_uart_dat_ascii_line_reg[226]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y96         FDRE (Prop_fdre_C_Q)         0.141     1.980 r  s_uart_dat_ascii_line_reg[226]/Q
                         net (fo=1, routed)           0.231     2.212    u_uart_tx_feed/i_dat_ascii_line[226]
    SLICE_X15Y101        FDRE                                         r  u_uart_tx_feed/s_uart_line_aux_reg[226]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2086, routed)        0.841     2.384    u_uart_tx_feed/i_clk_20mhz
    SLICE_X15Y101        FDRE                                         r  u_uart_tx_feed/s_uart_line_aux_reg[226]/C
                         clock pessimism             -0.278     2.105    
    SLICE_X15Y101        FDRE (Hold_fdre_C_D)         0.070     2.175    u_uart_tx_feed/s_uart_line_aux_reg[226]
  -------------------------------------------------------------------
                         required time                         -2.175    
                         arrival time                           2.212    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 s_uart_dat_ascii_line_reg[219]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_uart_tx_feed/s_uart_line_aux_reg[219]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.128ns (38.255%)  route 0.207ns (61.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.384ns
    Source Clock Delay      (SCD):    1.840ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2086, routed)        0.576     1.840    s_clk_20mhz_BUFG
    SLICE_X11Y99         FDRE                                         r  s_uart_dat_ascii_line_reg[219]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y99         FDRE (Prop_fdre_C_Q)         0.128     1.968 r  s_uart_dat_ascii_line_reg[219]/Q
                         net (fo=1, routed)           0.207     2.175    u_uart_tx_feed/i_dat_ascii_line[219]
    SLICE_X10Y100        FDRE                                         r  u_uart_tx_feed/s_uart_line_aux_reg[219]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2086, routed)        0.841     2.384    u_uart_tx_feed/i_clk_20mhz
    SLICE_X10Y100        FDRE                                         r  u_uart_tx_feed/s_uart_line_aux_reg[219]/C
                         clock pessimism             -0.278     2.105    
    SLICE_X10Y100        FDRE (Hold_fdre_C_D)         0.010     2.115    u_uart_tx_feed/s_uart_line_aux_reg[219]
  -------------------------------------------------------------------
                         required time                         -2.115    
                         arrival time                           2.175    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 s_uart_dat_ascii_line_reg[122]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_uart_tx_feed/s_uart_line_aux_reg[122]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.164ns (40.891%)  route 0.237ns (59.109%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.384ns
    Source Clock Delay      (SCD):    1.839ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2086, routed)        0.575     1.839    s_clk_20mhz_BUFG
    SLICE_X14Y93         FDRE                                         r  s_uart_dat_ascii_line_reg[122]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y93         FDRE (Prop_fdre_C_Q)         0.164     2.003 r  s_uart_dat_ascii_line_reg[122]/Q
                         net (fo=1, routed)           0.237     2.240    u_uart_tx_feed/i_dat_ascii_line[122]
    SLICE_X13Y101        FDRE                                         r  u_uart_tx_feed/s_uart_line_aux_reg[122]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2086, routed)        0.841     2.384    u_uart_tx_feed/i_clk_20mhz
    SLICE_X13Y101        FDRE                                         r  u_uart_tx_feed/s_uart_line_aux_reg[122]/C
                         clock pessimism             -0.278     2.105    
    SLICE_X13Y101        FDRE (Hold_fdre_C_D)         0.070     2.175    u_uart_tx_feed/s_uart_line_aux_reg[122]
  -------------------------------------------------------------------
                         required time                         -2.175    
                         arrival time                           2.240    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 s_cls_txt_ascii_line2_reg[108]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[108]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.209ns (48.101%)  route 0.225ns (51.899%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.390ns
    Source Clock Delay      (SCD):    1.834ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2086, routed)        0.570     1.834    s_clk_20mhz_BUFG
    SLICE_X10Y102        FDRE                                         r  s_cls_txt_ascii_line2_reg[108]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y102        FDRE (Prop_fdre_C_Q)         0.164     1.998 r  s_cls_txt_ascii_line2_reg[108]/Q
                         net (fo=1, routed)           0.225     2.224    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/i_dat_ascii_line2[108]
    SLICE_X11Y97         LUT4 (Prop_lut4_I1_O)        0.045     2.269 r  u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux[108]_i_1/O
                         net (fo=1, routed)           0.000     2.269    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_val[108]
    SLICE_X11Y97         FDRE                                         r  u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[108]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2086, routed)        0.847     2.390    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/i_ext_spi_clk_x
    SLICE_X11Y97         FDRE                                         r  u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[108]/C
                         clock pessimism             -0.278     2.111    
    SLICE_X11Y97         FDRE (Hold_fdre_C_D)         0.091     2.202    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[108]
  -------------------------------------------------------------------
                         required time                         -2.202    
                         arrival time                           2.269    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 s_uart_dat_ascii_line_reg[218]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_uart_tx_feed/s_uart_line_aux_reg[218]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.164ns (39.494%)  route 0.251ns (60.506%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.384ns
    Source Clock Delay      (SCD):    1.840ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2086, routed)        0.576     1.840    s_clk_20mhz_BUFG
    SLICE_X12Y98         FDRE                                         r  s_uart_dat_ascii_line_reg[218]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y98         FDRE (Prop_fdre_C_Q)         0.164     2.004 r  s_uart_dat_ascii_line_reg[218]/Q
                         net (fo=1, routed)           0.251     2.256    u_uart_tx_feed/i_dat_ascii_line[218]
    SLICE_X11Y101        FDRE                                         r  u_uart_tx_feed/s_uart_line_aux_reg[218]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2086, routed)        0.841     2.384    u_uart_tx_feed/i_clk_20mhz
    SLICE_X11Y101        FDRE                                         r  u_uart_tx_feed/s_uart_line_aux_reg[218]/C
                         clock pessimism             -0.278     2.105    
    SLICE_X11Y101        FDRE (Hold_fdre_C_D)         0.078     2.183    u_uart_tx_feed/s_uart_line_aux_reg[218]
  -------------------------------------------------------------------
                         required time                         -2.183    
                         arrival time                           2.256    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/s_data_fifo_rx_in_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_rx_0/bl.fifo_18_inst_bl.fifo_18_bl/DI[7]
                            (rising edge-triggered cell FIFO18E1 clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.128ns (33.150%)  route 0.258ns (66.850%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.416ns
    Source Clock Delay      (SCD):    1.854ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2086, routed)        0.590     1.854    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/i_ext_spi_clk_x
    SLICE_X7Y75          FDRE                                         r  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/s_data_fifo_rx_in_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y75          FDRE (Prop_fdre_C_Q)         0.128     1.982 r  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/s_data_fifo_rx_in_reg[7]/Q
                         net (fo=1, routed)           0.258     2.240    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_rx_0/DI[7]
    RAMB18_X0Y30         FIFO18E1                                     r  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_rx_0/bl.fifo_18_inst_bl.fifo_18_bl/DI[7]
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2086, routed)        0.873     2.416    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_rx_0/CLK
    RAMB18_X0Y30         FIFO18E1                                     r  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_rx_0/bl.fifo_18_inst_bl.fifo_18_bl/WRCLK
                         clock pessimism             -0.512     1.904    
    RAMB18_X0Y30         FIFO18E1 (Hold_fifo18e1_WRCLK_DI[7])
                                                      0.243     2.147    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_rx_0/bl.fifo_18_inst_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                         -2.147    
                         arrival time                           2.240    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 s_cls_txt_ascii_line1_reg[109]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[109]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.209ns (45.015%)  route 0.255ns (54.985%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.390ns
    Source Clock Delay      (SCD):    1.834ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2086, routed)        0.570     1.834    s_clk_20mhz_BUFG
    SLICE_X12Y101        FDRE                                         r  s_cls_txt_ascii_line1_reg[109]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y101        FDRE (Prop_fdre_C_Q)         0.164     1.998 r  s_cls_txt_ascii_line1_reg[109]/Q
                         net (fo=1, routed)           0.255     2.254    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/i_dat_ascii_line1[109]
    SLICE_X11Y97         LUT4 (Prop_lut4_I0_O)        0.045     2.299 r  u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux[109]_i_1/O
                         net (fo=1, routed)           0.000     2.299    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_val[109]
    SLICE_X11Y97         FDRE                                         r  u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[109]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2086, routed)        0.847     2.390    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/i_ext_spi_clk_x
    SLICE_X11Y97         FDRE                                         r  u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[109]/C
                         clock pessimism             -0.278     2.111    
    SLICE_X11Y97         FDRE (Hold_fdre_C_D)         0.092     2.203    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[109]
  -------------------------------------------------------------------
                         required time                         -2.203    
                         arrival time                           2.299    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 s_uart_dat_ascii_line_reg[227]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_uart_tx_feed/s_uart_line_aux_reg[227]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.141ns (32.865%)  route 0.288ns (67.135%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.384ns
    Source Clock Delay      (SCD):    1.839ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2086, routed)        0.575     1.839    s_clk_20mhz_BUFG
    SLICE_X15Y96         FDRE                                         r  s_uart_dat_ascii_line_reg[227]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y96         FDRE (Prop_fdre_C_Q)         0.141     1.980 r  s_uart_dat_ascii_line_reg[227]/Q
                         net (fo=1, routed)           0.288     2.268    u_uart_tx_feed/i_dat_ascii_line[227]
    SLICE_X15Y101        FDRE                                         r  u_uart_tx_feed/s_uart_line_aux_reg[227]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2086, routed)        0.841     2.384    u_uart_tx_feed/i_clk_20mhz
    SLICE_X15Y101        FDRE                                         r  u_uart_tx_feed/s_uart_line_aux_reg[227]/C
                         clock pessimism             -0.278     2.105    
    SLICE_X15Y101        FDRE (Hold_fdre_C_D)         0.066     2.171    u_uart_tx_feed/s_uart_line_aux_reg[227]
  -------------------------------------------------------------------
                         required time                         -2.171    
                         arrival time                           2.268    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/s_data_fifo_rx_in_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_rx_0/bl.fifo_18_inst_bl.fifo_18_bl/DI[6]
                            (rising edge-triggered cell FIFO18E1 clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.128ns (32.324%)  route 0.268ns (67.676%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.416ns
    Source Clock Delay      (SCD):    1.854ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2086, routed)        0.590     1.854    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/i_ext_spi_clk_x
    SLICE_X7Y75          FDRE                                         r  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/s_data_fifo_rx_in_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y75          FDRE (Prop_fdre_C_Q)         0.128     1.982 r  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/s_data_fifo_rx_in_reg[6]/Q
                         net (fo=2, routed)           0.268     2.250    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_rx_0/DI[6]
    RAMB18_X0Y30         FIFO18E1                                     r  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_rx_0/bl.fifo_18_inst_bl.fifo_18_bl/DI[6]
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2086, routed)        0.873     2.416    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_rx_0/CLK
    RAMB18_X0Y30         FIFO18E1                                     r  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_rx_0/bl.fifo_18_inst_bl.fifo_18_bl/WRCLK
                         clock pessimism             -0.512     1.904    
    RAMB18_X0Y30         FIFO18E1 (Hold_fifo18e1_WRCLK_DI[6])
                                                      0.243     2.147    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_rx_0/bl.fifo_18_inst_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                         -2.147    
                         arrival time                           2.250    
  -------------------------------------------------------------------
                         slack                                  0.104    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         s_clk_20mhz
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { MMCME2_BASE_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     FIFO18E1/RDCLK      n/a            2.576         50.000      47.424     RAMB18_X0Y30     u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_rx_0/bl.fifo_18_inst_bl.fifo_18_bl/RDCLK
Min Period        n/a     FIFO18E1/WRCLK      n/a            2.576         50.000      47.424     RAMB18_X0Y30     u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_rx_0/bl.fifo_18_inst_bl.fifo_18_bl/WRCLK
Min Period        n/a     FIFO18E1/RDCLK      n/a            2.576         50.000      47.424     RAMB18_X0Y26     u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/RDCLK
Min Period        n/a     FIFO18E1/WRCLK      n/a            2.576         50.000      47.424     RAMB18_X0Y26     u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/WRCLK
Min Period        n/a     FIFO18E1/RDCLK      n/a            2.576         50.000      47.424     RAMB18_X0Y32     u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/RDCLK
Min Period        n/a     FIFO18E1/WRCLK      n/a            2.576         50.000      47.424     RAMB18_X0Y32     u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/WRCLK
Min Period        n/a     FIFO18E1/WRCLK      n/a            2.576         50.000      47.424     RAMB18_X0Y40     u_uart_tx_only/u_fifo_uart_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/WRCLK
Min Period        n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y16   s_clk_20mhz_BUFG_inst/I
Min Period        n/a     DSP48E1/CLK         n/a            2.154         50.000      47.846     DSP48_X2Y33      u_led_pwm_driver/g_operate_basic_lumin_pwm[1].bl_operate_basic_lumin_pwm.s_basic_lumin_pwm_duty_cycles_2_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         50.000      47.846     DSP48_X0Y26      u_led_pwm_driver/g_operate_basic_lumin_pwm[3].bl_operate_basic_lumin_pwm.s_basic_lumin_pwm_duty_cycles_2_reg/CLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X59Y79     u_led_pwm_driver/g_operate_basic_lumin_pwm[0].bl_operate_basic_lumin_pwm.s_basic_lumin_pwm_duty_cycles_reg[16]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X59Y79     u_led_pwm_driver/g_operate_basic_lumin_pwm[0].bl_operate_basic_lumin_pwm.s_basic_lumin_pwm_duty_cycles_reg[17]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X13Y62     u_led_pwm_driver/g_operate_basic_lumin_pwm[2].bl_operate_basic_lumin_pwm.s_basic_lumin_pwm_duty_cycles_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X13Y62     u_led_pwm_driver/g_operate_basic_lumin_pwm[2].bl_operate_basic_lumin_pwm.s_basic_lumin_pwm_duty_cycles_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X13Y62     u_led_pwm_driver/g_operate_basic_lumin_pwm[2].bl_operate_basic_lumin_pwm.s_basic_lumin_pwm_duty_cycles_reg[15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X13Y62     u_led_pwm_driver/g_operate_basic_lumin_pwm[2].bl_operate_basic_lumin_pwm.s_basic_lumin_pwm_duty_cycles_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X10Y62     u_led_pwm_driver/g_operate_basic_lumin_pwm[2].bl_operate_basic_lumin_pwm.s_basic_lumin_pwm_duty_cycles_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X79Y100    u_led_pwm_driver/g_operate_color_blue_pwm[0].bl_operate_color_blue_pwm.s_color_blue_pwm_duty_cycles_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X81Y102    u_led_pwm_driver/g_operate_color_blue_pwm[0].bl_operate_color_blue_pwm.s_color_blue_pwm_duty_cycles_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X79Y101    u_led_pwm_driver/g_operate_color_blue_pwm[0].bl_operate_color_blue_pwm.s_color_blue_pwm_duty_cycles_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X59Y76     u_led_pwm_driver/g_operate_basic_lumin_pwm[0].bl_operate_basic_lumin_pwm.s_basic_lumin_pwm_duty_cycles_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X59Y78     u_led_pwm_driver/g_operate_basic_lumin_pwm[0].bl_operate_basic_lumin_pwm.s_basic_lumin_pwm_duty_cycles_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X59Y78     u_led_pwm_driver/g_operate_basic_lumin_pwm[0].bl_operate_basic_lumin_pwm.s_basic_lumin_pwm_duty_cycles_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X59Y78     u_led_pwm_driver/g_operate_basic_lumin_pwm[0].bl_operate_basic_lumin_pwm.s_basic_lumin_pwm_duty_cycles_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X59Y78     u_led_pwm_driver/g_operate_basic_lumin_pwm[0].bl_operate_basic_lumin_pwm.s_basic_lumin_pwm_duty_cycles_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X59Y76     u_led_pwm_driver/g_operate_basic_lumin_pwm[0].bl_operate_basic_lumin_pwm.s_basic_lumin_pwm_duty_cycles_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X59Y76     u_led_pwm_driver/g_operate_basic_lumin_pwm[0].bl_operate_basic_lumin_pwm.s_basic_lumin_pwm_duty_cycles_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X59Y76     u_led_pwm_driver/g_operate_basic_lumin_pwm[0].bl_operate_basic_lumin_pwm.s_basic_lumin_pwm_duty_cycles_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X13Y61     u_led_pwm_driver/g_operate_basic_lumin_pwm[2].bl_operate_basic_lumin_pwm.s_basic_lumin_pwm_duty_cycles_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X13Y62     u_led_pwm_driver/g_operate_basic_lumin_pwm[2].bl_operate_basic_lumin_pwm.s_basic_lumin_pwm_duty_cycles_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  s_clk_7_37mhz
  To Clock:  s_clk_7_37mhz

Setup :            0  Failing Endpoints,  Worst Slack      132.280ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.158ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       67.320ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             132.280ns  (required time - arrival time)
  Source:                 u_uart_tx_only/u_fifo_uart_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/RDCLK
                            (rising edge-triggered cell FIFO18E1 clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_uart_tx_only/s_uarttxonly_pr_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            135.640ns  (s_clk_7_37mhz rise@135.640ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        3.061ns  (logic 1.123ns (36.683%)  route 1.938ns (63.317%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.973ns = ( 141.613 - 135.640 ) 
    Source Clock Delay      (SCD):    6.291ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.485ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.672     6.291    u_uart_tx_only/u_fifo_uart_tx_0/RDCLK
    RAMB18_X0Y40         FIFO18E1                                     r  u_uart_tx_only/u_fifo_uart_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/RDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y40         FIFO18E1 (Prop_fifo18e1_RDCLK_EMPTY)
                                                      0.875     7.166 f  u_uart_tx_only/u_fifo_uart_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/EMPTY
                         net (fo=2, routed)           1.156     8.322    u_uart_tx_only/EMPTY
    SLICE_X5Y103         LUT6 (Prop_lut6_I5_O)        0.124     8.446 r  u_uart_tx_only/s_uarttxonly_pr_state[0]_i_2/O
                         net (fo=1, routed)           0.263     8.709    u_uart_tx_only/s_uarttxonly_pr_state[0]_i_2_n_0
    SLICE_X5Y103         LUT5 (Prop_lut5_I2_O)        0.124     8.833 r  u_uart_tx_only/s_uarttxonly_pr_state[0]_i_1/O
                         net (fo=1, routed)           0.519     9.352    u_uart_tx_only/s_uarttxonly_pr_state[0]_i_1_n_0
    SLICE_X5Y104         FDRE                                         r  u_uart_tx_only/s_uarttxonly_pr_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                    135.640   135.640 r  
    E3                                                0.000   135.640 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   135.640    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   137.051 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   138.213    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   138.296 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   139.935    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   140.026 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.587   141.613    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X5Y104         FDRE                                         r  u_uart_tx_only/s_uarttxonly_pr_state_reg[0]/C
                         clock pessimism              0.311   141.924    
                         clock uncertainty           -0.245   141.679    
    SLICE_X5Y104         FDRE (Setup_fdre_C_D)       -0.047   141.632    u_uart_tx_only/s_uarttxonly_pr_state_reg[0]
  -------------------------------------------------------------------
                         required time                        141.632    
                         arrival time                          -9.352    
  -------------------------------------------------------------------
                         slack                                132.280    

Slack (MET) :             132.370ns  (required time - arrival time)
  Source:                 u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_uart_tx_only/u_fifo_uart_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/RDEN
                            (rising edge-triggered cell FIFO18E1 clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            135.640ns  (s_clk_7_37mhz rise@135.640ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        2.311ns  (logic 0.610ns (26.393%)  route 1.701ns (73.607%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.930ns = ( 141.570 - 135.640 ) 
    Source Clock Delay      (SCD):    6.325ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.485ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.707     6.325    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X5Y108         FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y108         FDRE (Prop_fdre_C_Q)         0.456     6.781 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/Q
                         net (fo=6, routed)           1.123     7.904    u_uart_tx_only/s_ce_baud_1x
    SLICE_X5Y103         LUT3 (Prop_lut3_I2_O)        0.154     8.058 r  u_uart_tx_only/u_fifo_uart_tx_0_i_1/O
                         net (fo=1, routed)           0.578     8.637    u_uart_tx_only/u_fifo_uart_tx_0/RDEN
    RAMB18_X0Y40         FIFO18E1                                     r  u_uart_tx_only/u_fifo_uart_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                    135.640   135.640 r  
    E3                                                0.000   135.640 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   135.640    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   137.051 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   138.213    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   138.296 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   139.935    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   140.026 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.544   141.570    u_uart_tx_only/u_fifo_uart_tx_0/RDCLK
    RAMB18_X0Y40         FIFO18E1                                     r  u_uart_tx_only/u_fifo_uart_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/RDCLK
                         clock pessimism              0.311   141.882    
                         clock uncertainty           -0.245   141.637    
    RAMB18_X0Y40         FIFO18E1 (Setup_fifo18e1_RDCLK_RDEN)
                                                     -0.630   141.007    u_uart_tx_only/u_fifo_uart_tx_0/bl.fifo_18_inst_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                        141.007    
                         arrival time                          -8.637    
  -------------------------------------------------------------------
                         slack                                132.370    

Slack (MET) :             132.644ns  (required time - arrival time)
  Source:                 u_reset_sync_7_37mhz/s_rst_shift_reg[13]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            135.640ns  (s_clk_7_37mhz rise@135.640ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        2.357ns  (logic 0.456ns (19.348%)  route 1.901ns (80.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.972ns = ( 141.612 - 135.640 ) 
    Source Clock Delay      (SCD):    6.248ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.485ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.630     6.248    u_reset_sync_7_37mhz/i_clk_mhz
    SLICE_X9Y105         FDPE                                         r  u_reset_sync_7_37mhz/s_rst_shift_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y105         FDPE (Prop_fdpe_C_Q)         0.456     6.704 r  u_reset_sync_7_37mhz/s_rst_shift_reg[13]/Q
                         net (fo=22, routed)          1.901     8.605    u_uart_tx_only/u_baud_1x_ce_divider/i_rst_mhz
    SLICE_X4Y108         FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                    135.640   135.640 r  
    E3                                                0.000   135.640 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   135.640    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   137.051 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   138.213    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   138.296 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   139.935    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   140.026 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.586   141.612    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X4Y108         FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[0]/C
                         clock pessimism              0.311   141.923    
                         clock uncertainty           -0.245   141.678    
    SLICE_X4Y108         FDRE (Setup_fdre_C_R)       -0.429   141.249    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                        141.249    
                         arrival time                          -8.605    
  -------------------------------------------------------------------
                         slack                                132.644    

Slack (MET) :             132.644ns  (required time - arrival time)
  Source:                 u_reset_sync_7_37mhz/s_rst_shift_reg[13]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            135.640ns  (s_clk_7_37mhz rise@135.640ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        2.357ns  (logic 0.456ns (19.348%)  route 1.901ns (80.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.972ns = ( 141.612 - 135.640 ) 
    Source Clock Delay      (SCD):    6.248ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.485ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.630     6.248    u_reset_sync_7_37mhz/i_clk_mhz
    SLICE_X9Y105         FDPE                                         r  u_reset_sync_7_37mhz/s_rst_shift_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y105         FDPE (Prop_fdpe_C_Q)         0.456     6.704 r  u_reset_sync_7_37mhz/s_rst_shift_reg[13]/Q
                         net (fo=22, routed)          1.901     8.605    u_uart_tx_only/u_baud_1x_ce_divider/i_rst_mhz
    SLICE_X4Y108         FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                    135.640   135.640 r  
    E3                                                0.000   135.640 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   135.640    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   137.051 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   138.213    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   138.296 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   139.935    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   140.026 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.586   141.612    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X4Y108         FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[1]/C
                         clock pessimism              0.311   141.923    
                         clock uncertainty           -0.245   141.678    
    SLICE_X4Y108         FDRE (Setup_fdre_C_R)       -0.429   141.249    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                        141.249    
                         arrival time                          -8.605    
  -------------------------------------------------------------------
                         slack                                132.644    

Slack (MET) :             132.644ns  (required time - arrival time)
  Source:                 u_reset_sync_7_37mhz/s_rst_shift_reg[13]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            135.640ns  (s_clk_7_37mhz rise@135.640ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        2.357ns  (logic 0.456ns (19.348%)  route 1.901ns (80.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.972ns = ( 141.612 - 135.640 ) 
    Source Clock Delay      (SCD):    6.248ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.485ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.630     6.248    u_reset_sync_7_37mhz/i_clk_mhz
    SLICE_X9Y105         FDPE                                         r  u_reset_sync_7_37mhz/s_rst_shift_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y105         FDPE (Prop_fdpe_C_Q)         0.456     6.704 r  u_reset_sync_7_37mhz/s_rst_shift_reg[13]/Q
                         net (fo=22, routed)          1.901     8.605    u_uart_tx_only/u_baud_1x_ce_divider/i_rst_mhz
    SLICE_X4Y108         FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                    135.640   135.640 r  
    E3                                                0.000   135.640 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   135.640    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   137.051 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   138.213    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   138.296 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   139.935    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   140.026 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.586   141.612    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X4Y108         FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[2]/C
                         clock pessimism              0.311   141.923    
                         clock uncertainty           -0.245   141.678    
    SLICE_X4Y108         FDRE (Setup_fdre_C_R)       -0.429   141.249    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                        141.249    
                         arrival time                          -8.605    
  -------------------------------------------------------------------
                         slack                                132.644    

Slack (MET) :             132.644ns  (required time - arrival time)
  Source:                 u_reset_sync_7_37mhz/s_rst_shift_reg[13]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            135.640ns  (s_clk_7_37mhz rise@135.640ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        2.357ns  (logic 0.456ns (19.348%)  route 1.901ns (80.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.972ns = ( 141.612 - 135.640 ) 
    Source Clock Delay      (SCD):    6.248ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.485ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.630     6.248    u_reset_sync_7_37mhz/i_clk_mhz
    SLICE_X9Y105         FDPE                                         r  u_reset_sync_7_37mhz/s_rst_shift_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y105         FDPE (Prop_fdpe_C_Q)         0.456     6.704 r  u_reset_sync_7_37mhz/s_rst_shift_reg[13]/Q
                         net (fo=22, routed)          1.901     8.605    u_uart_tx_only/u_baud_1x_ce_divider/i_rst_mhz
    SLICE_X4Y108         FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                    135.640   135.640 r  
    E3                                                0.000   135.640 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   135.640    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   137.051 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   138.213    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   138.296 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   139.935    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   140.026 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.586   141.612    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X4Y108         FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[3]/C
                         clock pessimism              0.311   141.923    
                         clock uncertainty           -0.245   141.678    
    SLICE_X4Y108         FDRE (Setup_fdre_C_R)       -0.429   141.249    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                        141.249    
                         arrival time                          -8.605    
  -------------------------------------------------------------------
                         slack                                132.644    

Slack (MET) :             132.644ns  (required time - arrival time)
  Source:                 u_reset_sync_7_37mhz/s_rst_shift_reg[13]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            135.640ns  (s_clk_7_37mhz rise@135.640ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        2.357ns  (logic 0.456ns (19.348%)  route 1.901ns (80.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.972ns = ( 141.612 - 135.640 ) 
    Source Clock Delay      (SCD):    6.248ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.485ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.630     6.248    u_reset_sync_7_37mhz/i_clk_mhz
    SLICE_X9Y105         FDPE                                         r  u_reset_sync_7_37mhz/s_rst_shift_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y105         FDPE (Prop_fdpe_C_Q)         0.456     6.704 r  u_reset_sync_7_37mhz/s_rst_shift_reg[13]/Q
                         net (fo=22, routed)          1.901     8.605    u_uart_tx_only/u_baud_1x_ce_divider/i_rst_mhz
    SLICE_X4Y108         FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                    135.640   135.640 r  
    E3                                                0.000   135.640 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   135.640    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   137.051 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   138.213    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   138.296 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   139.935    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   140.026 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.586   141.612    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X4Y108         FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[4]/C
                         clock pessimism              0.311   141.923    
                         clock uncertainty           -0.245   141.678    
    SLICE_X4Y108         FDRE (Setup_fdre_C_R)       -0.429   141.249    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                        141.249    
                         arrival time                          -8.605    
  -------------------------------------------------------------------
                         slack                                132.644    

Slack (MET) :             132.644ns  (required time - arrival time)
  Source:                 u_reset_sync_7_37mhz/s_rst_shift_reg[13]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            135.640ns  (s_clk_7_37mhz rise@135.640ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        2.357ns  (logic 0.456ns (19.348%)  route 1.901ns (80.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.972ns = ( 141.612 - 135.640 ) 
    Source Clock Delay      (SCD):    6.248ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.485ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.630     6.248    u_reset_sync_7_37mhz/i_clk_mhz
    SLICE_X9Y105         FDPE                                         r  u_reset_sync_7_37mhz/s_rst_shift_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y105         FDPE (Prop_fdpe_C_Q)         0.456     6.704 r  u_reset_sync_7_37mhz/s_rst_shift_reg[13]/Q
                         net (fo=22, routed)          1.901     8.605    u_uart_tx_only/u_baud_1x_ce_divider/i_rst_mhz
    SLICE_X4Y108         FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                    135.640   135.640 r  
    E3                                                0.000   135.640 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   135.640    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   137.051 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   138.213    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   138.296 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   139.935    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   140.026 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.586   141.612    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X4Y108         FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[5]/C
                         clock pessimism              0.311   141.923    
                         clock uncertainty           -0.245   141.678    
    SLICE_X4Y108         FDRE (Setup_fdre_C_R)       -0.429   141.249    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                        141.249    
                         arrival time                          -8.605    
  -------------------------------------------------------------------
                         slack                                132.644    

Slack (MET) :             132.921ns  (required time - arrival time)
  Source:                 u_reset_sync_7_37mhz/s_rst_shift_reg[13]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            135.640ns  (s_clk_7_37mhz rise@135.640ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        2.538ns  (logic 0.580ns (22.852%)  route 1.958ns (77.148%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.972ns = ( 141.612 - 135.640 ) 
    Source Clock Delay      (SCD):    6.248ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.485ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.630     6.248    u_reset_sync_7_37mhz/i_clk_mhz
    SLICE_X9Y105         FDPE                                         r  u_reset_sync_7_37mhz/s_rst_shift_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y105         FDPE (Prop_fdpe_C_Q)         0.456     6.704 r  u_reset_sync_7_37mhz/s_rst_shift_reg[13]/Q
                         net (fo=22, routed)          1.958     8.662    u_uart_tx_only/u_baud_1x_ce_divider/i_rst_mhz
    SLICE_X5Y108         LUT5 (Prop_lut5_I0_O)        0.124     8.786 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_i_1/O
                         net (fo=1, routed)           0.000     8.786    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_i_1_n_0
    SLICE_X5Y108         FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                    135.640   135.640 r  
    E3                                                0.000   135.640 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   135.640    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   137.051 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   138.213    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   138.296 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   139.935    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   140.026 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.586   141.612    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X5Y108         FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/C
                         clock pessimism              0.311   141.923    
                         clock uncertainty           -0.245   141.678    
    SLICE_X5Y108         FDRE (Setup_fdre_C_D)        0.029   141.707    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg
  -------------------------------------------------------------------
                         required time                        141.707    
                         arrival time                          -8.786    
  -------------------------------------------------------------------
                         slack                                132.921    

Slack (MET) :             132.924ns  (required time - arrival time)
  Source:                 u_uart_tx_only/s_i_aux_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_uart_tx_only/eo_uart_tx_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            135.640ns  (s_clk_7_37mhz rise@135.640ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        2.478ns  (logic 0.842ns (33.977%)  route 1.636ns (66.023%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.973ns = ( 141.613 - 135.640 ) 
    Source Clock Delay      (SCD):    6.326ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.485ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.708     6.326    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X5Y103         FDRE                                         r  u_uart_tx_only/s_i_aux_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y103         FDRE (Prop_fdre_C_Q)         0.419     6.745 r  u_uart_tx_only/s_i_aux_reg[1]/Q
                         net (fo=6, routed)           0.846     7.591    u_uart_tx_only/s_i_aux_reg_n_0_[1]
    SLICE_X6Y103         LUT6 (Prop_lut6_I2_O)        0.299     7.890 r  u_uart_tx_only/eo_uart_tx_i_3/O
                         net (fo=1, routed)           0.790     8.680    u_uart_tx_only/eo_uart_tx_i_3_n_0
    SLICE_X4Y103         LUT5 (Prop_lut5_I2_O)        0.124     8.804 r  u_uart_tx_only/eo_uart_tx_i_1/O
                         net (fo=1, routed)           0.000     8.804    u_uart_tx_only/so_uart_tx
    SLICE_X4Y103         FDRE                                         r  u_uart_tx_only/eo_uart_tx_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                    135.640   135.640 r  
    E3                                                0.000   135.640 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   135.640    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   137.051 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   138.213    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   138.296 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   139.935    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   140.026 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.587   141.613    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X4Y103         FDRE                                         r  u_uart_tx_only/eo_uart_tx_reg/C
                         clock pessimism              0.331   141.944    
                         clock uncertainty           -0.245   141.699    
    SLICE_X4Y103         FDRE (Setup_fdre_C_D)        0.029   141.728    u_uart_tx_only/eo_uart_tx_reg
  -------------------------------------------------------------------
                         required time                        141.728    
                         arrival time                          -8.804    
  -------------------------------------------------------------------
                         slack                                132.924    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_7_37mhz rise@0.000ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.186ns (70.948%)  route 0.076ns (29.052%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.410ns
    Source Clock Delay      (SCD):    1.860ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.596     1.860    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X4Y108         FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y108         FDRE (Prop_fdre_C_Q)         0.141     2.001 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[3]/Q
                         net (fo=4, routed)           0.076     2.078    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg_n_0_[3]
    SLICE_X5Y108         LUT5 (Prop_lut5_I4_O)        0.045     2.123 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_i_1/O
                         net (fo=1, routed)           0.000     2.123    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_i_1_n_0
    SLICE_X5Y108         FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.866     2.410    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X5Y108         FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/C
                         clock pessimism             -0.536     1.873    
    SLICE_X5Y108         FDRE (Hold_fdre_C_D)         0.091     1.964    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg
  -------------------------------------------------------------------
                         required time                         -1.964    
                         arrival time                           2.123    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 u_reset_sync_7_37mhz/s_rst_shift_reg[9]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_reset_sync_7_37mhz/s_rst_shift_reg[10]/D
                            (rising edge-triggered cell FDPE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_7_37mhz rise@0.000ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.383ns
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.569     1.833    u_reset_sync_7_37mhz/i_clk_mhz
    SLICE_X9Y105         FDPE                                         r  u_reset_sync_7_37mhz/s_rst_shift_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y105         FDPE (Prop_fdpe_C_Q)         0.141     1.974 r  u_reset_sync_7_37mhz/s_rst_shift_reg[9]/Q
                         net (fo=1, routed)           0.112     2.086    u_reset_sync_7_37mhz/p_0_in[10]
    SLICE_X8Y105         FDPE                                         r  u_reset_sync_7_37mhz/s_rst_shift_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.840     2.383    u_reset_sync_7_37mhz/i_clk_mhz
    SLICE_X8Y105         FDPE                                         r  u_reset_sync_7_37mhz/s_rst_shift_reg[10]/C
                         clock pessimism             -0.536     1.846    
    SLICE_X8Y105         FDPE (Hold_fdpe_C_D)         0.059     1.905    u_reset_sync_7_37mhz/s_rst_shift_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.905    
                         arrival time                           2.086    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 u_reset_sync_7_37mhz/s_rst_shift_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_reset_sync_7_37mhz/s_rst_shift_reg[4]/D
                            (rising edge-triggered cell FDPE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_7_37mhz rise@0.000ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.411ns
    Source Clock Delay      (SCD):    1.861ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.597     1.861    u_reset_sync_7_37mhz/i_clk_mhz
    SLICE_X6Y105         FDPE                                         r  u_reset_sync_7_37mhz/s_rst_shift_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y105         FDPE (Prop_fdpe_C_Q)         0.164     2.025 r  u_reset_sync_7_37mhz/s_rst_shift_reg[3]/Q
                         net (fo=1, routed)           0.112     2.137    u_reset_sync_7_37mhz/p_0_in[4]
    SLICE_X6Y105         FDPE                                         r  u_reset_sync_7_37mhz/s_rst_shift_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.867     2.411    u_reset_sync_7_37mhz/i_clk_mhz
    SLICE_X6Y105         FDPE                                         r  u_reset_sync_7_37mhz/s_rst_shift_reg[4]/C
                         clock pessimism             -0.549     1.861    
    SLICE_X6Y105         FDPE (Hold_fdpe_C_D)         0.060     1.921    u_reset_sync_7_37mhz/s_rst_shift_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.921    
                         arrival time                           2.137    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 u_uart_tx_only/s_uarttxonly_pr_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_uart_tx_only/s_uarttxonly_pr_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_7_37mhz rise@0.000ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.227ns (72.858%)  route 0.085ns (27.142%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.411ns
    Source Clock Delay      (SCD):    1.861ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.597     1.861    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X5Y104         FDRE                                         r  u_uart_tx_only/s_uarttxonly_pr_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y104         FDRE (Prop_fdre_C_Q)         0.128     1.989 r  u_uart_tx_only/s_uarttxonly_pr_state_reg[0]/Q
                         net (fo=6, routed)           0.085     2.074    u_uart_tx_only/s_uarttxonly_pr_state[0]
    SLICE_X5Y104         LUT3 (Prop_lut3_I0_O)        0.099     2.173 r  u_uart_tx_only/s_uarttxonly_pr_state[1]_i_1/O
                         net (fo=1, routed)           0.000     2.173    u_uart_tx_only/s_uarttxonly_pr_state[1]_i_1_n_0
    SLICE_X5Y104         FDRE                                         r  u_uart_tx_only/s_uarttxonly_pr_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.867     2.411    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X5Y104         FDRE                                         r  u_uart_tx_only/s_uarttxonly_pr_state_reg[1]/C
                         clock pessimism             -0.549     1.861    
    SLICE_X5Y104         FDRE (Hold_fdre_C_D)         0.091     1.952    u_uart_tx_only/s_uarttxonly_pr_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.952    
                         arrival time                           2.173    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 u_uart_tx_only/s_i_aux_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_uart_tx_only/s_i_aux_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_7_37mhz rise@0.000ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.411ns
    Source Clock Delay      (SCD):    1.861ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.597     1.861    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X5Y103         FDRE                                         r  u_uart_tx_only/s_i_aux_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y103         FDRE (Prop_fdre_C_Q)         0.141     2.002 r  u_uart_tx_only/s_i_aux_reg[0]/Q
                         net (fo=7, routed)           0.168     2.171    u_uart_tx_only/s_i_aux_reg_n_0_[0]
    SLICE_X5Y103         LUT3 (Prop_lut3_I2_O)        0.042     2.213 r  u_uart_tx_only/s_i_aux[1]_i_1/O
                         net (fo=1, routed)           0.000     2.213    u_uart_tx_only/s_i_val[1]
    SLICE_X5Y103         FDRE                                         r  u_uart_tx_only/s_i_aux_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.867     2.411    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X5Y103         FDRE                                         r  u_uart_tx_only/s_i_aux_reg[1]/C
                         clock pessimism             -0.549     1.861    
    SLICE_X5Y103         FDRE (Hold_fdre_C_D)         0.107     1.968    u_uart_tx_only/s_i_aux_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.968    
                         arrival time                           2.213    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 u_uart_tx_only/s_i_aux_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_uart_tx_only/s_i_aux_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_7_37mhz rise@0.000ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.411ns
    Source Clock Delay      (SCD):    1.861ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.597     1.861    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X5Y103         FDRE                                         r  u_uart_tx_only/s_i_aux_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y103         FDRE (Prop_fdre_C_Q)         0.141     2.002 f  u_uart_tx_only/s_i_aux_reg[0]/Q
                         net (fo=7, routed)           0.168     2.171    u_uart_tx_only/s_i_aux_reg_n_0_[0]
    SLICE_X5Y103         LUT2 (Prop_lut2_I1_O)        0.045     2.216 r  u_uart_tx_only/s_i_aux[0]_i_1/O
                         net (fo=1, routed)           0.000     2.216    u_uart_tx_only/s_i_aux[0]_i_1_n_0
    SLICE_X5Y103         FDRE                                         r  u_uart_tx_only/s_i_aux_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.867     2.411    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X5Y103         FDRE                                         r  u_uart_tx_only/s_i_aux_reg[0]/C
                         clock pessimism             -0.549     1.861    
    SLICE_X5Y103         FDRE (Hold_fdre_C_D)         0.091     1.952    u_uart_tx_only/s_i_aux_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.952    
                         arrival time                           2.216    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_7_37mhz rise@0.000ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.186ns (51.950%)  route 0.172ns (48.050%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.410ns
    Source Clock Delay      (SCD):    1.860ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.596     1.860    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X4Y108         FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y108         FDRE (Prop_fdre_C_Q)         0.141     2.001 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[5]/Q
                         net (fo=2, routed)           0.172     2.173    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg_n_0_[5]
    SLICE_X4Y108         LUT6 (Prop_lut6_I5_O)        0.045     2.218 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     2.218    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt[5]
    SLICE_X4Y108         FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.866     2.410    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X4Y108         FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[5]/C
                         clock pessimism             -0.549     1.860    
    SLICE_X4Y108         FDRE (Hold_fdre_C_D)         0.092     1.952    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.952    
                         arrival time                           2.218    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 u_reset_sync_7_37mhz/s_rst_shift_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_reset_sync_7_37mhz/s_rst_shift_reg[5]/D
                            (rising edge-triggered cell FDPE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_7_37mhz rise@0.000ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.148ns (55.377%)  route 0.119ns (44.623%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.411ns
    Source Clock Delay      (SCD):    1.861ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.597     1.861    u_reset_sync_7_37mhz/i_clk_mhz
    SLICE_X6Y105         FDPE                                         r  u_reset_sync_7_37mhz/s_rst_shift_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y105         FDPE (Prop_fdpe_C_Q)         0.148     2.009 r  u_reset_sync_7_37mhz/s_rst_shift_reg[4]/Q
                         net (fo=1, routed)           0.119     2.129    u_reset_sync_7_37mhz/p_0_in[5]
    SLICE_X6Y105         FDPE                                         r  u_reset_sync_7_37mhz/s_rst_shift_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.867     2.411    u_reset_sync_7_37mhz/i_clk_mhz
    SLICE_X6Y105         FDPE                                         r  u_reset_sync_7_37mhz/s_rst_shift_reg[5]/C
                         clock pessimism             -0.549     1.861    
    SLICE_X6Y105         FDPE (Hold_fdpe_C_D)         0.000     1.861    u_reset_sync_7_37mhz/s_rst_shift_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.861    
                         arrival time                           2.129    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 u_reset_sync_7_37mhz/s_rst_shift_reg[8]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_reset_sync_7_37mhz/s_rst_shift_reg[9]/D
                            (rising edge-triggered cell FDPE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_7_37mhz rise@0.000ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.141ns (41.226%)  route 0.201ns (58.774%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.383ns
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.569     1.833    u_reset_sync_7_37mhz/i_clk_mhz
    SLICE_X9Y105         FDPE                                         r  u_reset_sync_7_37mhz/s_rst_shift_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y105         FDPE (Prop_fdpe_C_Q)         0.141     1.974 r  u_reset_sync_7_37mhz/s_rst_shift_reg[8]/Q
                         net (fo=1, routed)           0.201     2.175    u_reset_sync_7_37mhz/p_0_in[9]
    SLICE_X9Y105         FDPE                                         r  u_reset_sync_7_37mhz/s_rst_shift_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.840     2.383    u_reset_sync_7_37mhz/i_clk_mhz
    SLICE_X9Y105         FDPE                                         r  u_reset_sync_7_37mhz/s_rst_shift_reg[9]/C
                         clock pessimism             -0.549     1.833    
    SLICE_X9Y105         FDPE (Hold_fdpe_C_D)         0.072     1.905    u_reset_sync_7_37mhz/s_rst_shift_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.905    
                         arrival time                           2.175    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 u_uart_tx_only/s_uarttxonly_pr_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_uart_tx_only/s_i_aux_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_7_37mhz rise@0.000ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.190ns (48.174%)  route 0.204ns (51.826%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.411ns
    Source Clock Delay      (SCD):    1.861ns
    Clock Pessimism Removal (CPR):    0.533ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.597     1.861    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X5Y104         FDRE                                         r  u_uart_tx_only/s_uarttxonly_pr_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y104         FDRE (Prop_fdre_C_Q)         0.141     2.002 r  u_uart_tx_only/s_uarttxonly_pr_state_reg[1]/Q
                         net (fo=11, routed)          0.204     2.207    u_uart_tx_only/s_uarttxonly_pr_state[1]
    SLICE_X5Y103         LUT5 (Prop_lut5_I0_O)        0.049     2.256 r  u_uart_tx_only/s_i_aux[3]_i_2/O
                         net (fo=1, routed)           0.000     2.256    u_uart_tx_only/s_i_val[3]
    SLICE_X5Y103         FDRE                                         r  u_uart_tx_only/s_i_aux_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.867     2.411    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X5Y103         FDRE                                         r  u_uart_tx_only/s_i_aux_reg[3]/C
                         clock pessimism             -0.533     1.877    
    SLICE_X5Y103         FDRE (Hold_fdre_C_D)         0.107     1.984    u_uart_tx_only/s_i_aux_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.984    
                         arrival time                           2.256    
  -------------------------------------------------------------------
                         slack                                  0.271    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         s_clk_7_37mhz
Waveform(ns):       { 0.000 67.820 }
Period(ns):         135.640
Sources:            { MMCME2_BASE_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     FIFO18E1/RDCLK      n/a            2.576         135.640     133.064    RAMB18_X0Y40     u_uart_tx_only/u_fifo_uart_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/RDCLK
Min Period        n/a     BUFG/I              n/a            2.155         135.640     133.485    BUFGCTRL_X0Y17   s_clk_7_37mhz_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         135.640     134.391    MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKOUT1
Min Period        n/a     FDPE/C              n/a            1.000         135.640     134.640    SLICE_X6Y105     u_reset_sync_7_37mhz/s_rst_shift_reg[0]/C
Min Period        n/a     FDPE/C              n/a            1.000         135.640     134.640    SLICE_X8Y105     u_reset_sync_7_37mhz/s_rst_shift_reg[10]/C
Min Period        n/a     FDPE/C              n/a            1.000         135.640     134.640    SLICE_X8Y105     u_reset_sync_7_37mhz/s_rst_shift_reg[11]/C
Min Period        n/a     FDPE/C              n/a            1.000         135.640     134.640    SLICE_X8Y105     u_reset_sync_7_37mhz/s_rst_shift_reg[12]/C
Min Period        n/a     FDPE/C              n/a            1.000         135.640     134.640    SLICE_X9Y105     u_reset_sync_7_37mhz/s_rst_shift_reg[13]/C
Min Period        n/a     FDPE/C              n/a            1.000         135.640     134.640    SLICE_X6Y105     u_reset_sync_7_37mhz/s_rst_shift_reg[1]/C
Min Period        n/a     FDPE/C              n/a            1.000         135.640     134.640    SLICE_X6Y105     u_reset_sync_7_37mhz/s_rst_shift_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       135.640     77.720     MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKOUT1
Low Pulse Width   Slow    FDPE/C              n/a            0.500         67.820      67.320     SLICE_X6Y105     u_reset_sync_7_37mhz/s_rst_shift_reg[0]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         67.820      67.320     SLICE_X6Y105     u_reset_sync_7_37mhz/s_rst_shift_reg[1]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         67.820      67.320     SLICE_X6Y105     u_reset_sync_7_37mhz/s_rst_shift_reg[2]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         67.820      67.320     SLICE_X6Y105     u_reset_sync_7_37mhz/s_rst_shift_reg[3]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         67.820      67.320     SLICE_X6Y105     u_reset_sync_7_37mhz/s_rst_shift_reg[4]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         67.820      67.320     SLICE_X6Y105     u_reset_sync_7_37mhz/s_rst_shift_reg[5]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         67.820      67.320     SLICE_X6Y105     u_reset_sync_7_37mhz/s_rst_shift_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         67.820      67.320     SLICE_X4Y103     u_uart_tx_only/eo_uart_tx_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         67.820      67.320     SLICE_X6Y103     u_uart_tx_only/s_data_aux_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         67.820      67.320     SLICE_X6Y103     u_uart_tx_only/s_data_aux_reg[1]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         67.820      67.320     SLICE_X8Y105     u_reset_sync_7_37mhz/s_rst_shift_reg[10]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         67.820      67.320     SLICE_X8Y105     u_reset_sync_7_37mhz/s_rst_shift_reg[11]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         67.820      67.320     SLICE_X8Y105     u_reset_sync_7_37mhz/s_rst_shift_reg[12]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         67.820      67.320     SLICE_X9Y105     u_reset_sync_7_37mhz/s_rst_shift_reg[13]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         67.820      67.320     SLICE_X9Y105     u_reset_sync_7_37mhz/s_rst_shift_reg[7]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         67.820      67.320     SLICE_X9Y105     u_reset_sync_7_37mhz/s_rst_shift_reg[8]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         67.820      67.320     SLICE_X9Y105     u_reset_sync_7_37mhz/s_rst_shift_reg[9]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         67.820      67.320     SLICE_X5Y108     u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         67.820      67.320     SLICE_X4Y108     u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         67.820      67.320     SLICE_X4Y108     u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  genclk5mhz
  To Clock:  s_clk_20mhz

Setup :            0  Failing Endpoints,  Worst Slack       47.665ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.314ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             47.665ns  (required time - arrival time)
  Source:                 u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                            (clock source 'genclk5mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - genclk5mhz rise@0.000ns)
  Data Path Delay:        1.578ns  (logic 0.124ns (7.858%)  route 1.454ns (92.142%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.576ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.987ns = ( 55.987 - 50.000 ) 
    Source Clock Delay      (SCD):    6.795ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock genclk5mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2086, routed)        1.720     6.339    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/i_clk_mhz
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y64          FDRE (Prop_fdre_C_Q)         0.456     6.795 r  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                         net (fo=2, routed)           1.454     8.249    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/o_clk_div
    SLICE_X0Y64          LUT2 (Prop_lut2_I1_O)        0.124     8.373 r  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_i_1/O
                         net (fo=1, routed)           0.000     8.373    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_i_1_n_0
    SLICE_X0Y64          FDRE                                         r  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    54.295    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.386 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2086, routed)        1.600    55.987    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/i_clk_mhz
    SLICE_X0Y64          FDRE                                         r  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/C
                         clock pessimism              0.232    56.219    
                         clock uncertainty           -0.210    56.009    
    SLICE_X0Y64          FDRE (Setup_fdre_C_D)        0.029    56.038    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg
  -------------------------------------------------------------------
                         required time                         56.038    
                         arrival time                          -8.373    
  -------------------------------------------------------------------
                         slack                                 47.665    

Slack (MET) :             48.063ns  (required time - arrival time)
  Source:                 u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                            (clock source 'genclk5mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_pmod_acl2_custom_driver/eo_sck_o_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - genclk5mhz rise@0.000ns)
  Data Path Delay:        1.180ns  (logic 0.124ns (10.513%)  route 1.056ns (89.487%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.577ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.986ns = ( 55.986 - 50.000 ) 
    Source Clock Delay      (SCD):    6.795ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock genclk5mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2086, routed)        1.720     6.339    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/i_clk_mhz
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y64          FDRE (Prop_fdre_C_Q)         0.456     6.795 r  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                         net (fo=2, routed)           1.056     7.850    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/s_spi_clk_1x
    SLICE_X0Y65          LUT4 (Prop_lut4_I0_O)        0.124     7.974 r  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/eo_sck_o_INST_0/O
                         net (fo=1, routed)           0.000     7.974    u_pmod_acl2_custom_driver/sio_acl2_sck_fsm_o
    SLICE_X0Y65          FDRE                                         r  u_pmod_acl2_custom_driver/eo_sck_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    54.295    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.386 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2086, routed)        1.599    55.986    u_pmod_acl2_custom_driver/i_clk_20mhz
    SLICE_X0Y65          FDRE                                         r  u_pmod_acl2_custom_driver/eo_sck_o_reg/C
                         clock pessimism              0.232    56.218    
                         clock uncertainty           -0.210    56.008    
    SLICE_X0Y65          FDRE (Setup_fdre_C_D)        0.029    56.037    u_pmod_acl2_custom_driver/eo_sck_o_reg
  -------------------------------------------------------------------
                         required time                         56.037    
                         arrival time                          -7.974    
  -------------------------------------------------------------------
                         slack                                 48.063    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                            (clock source 'genclk5mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_pmod_acl2_custom_driver/eo_sck_o_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@100.000ns - genclk5mhz fall@100.000ns)
  Data Path Delay:        0.535ns  (logic 0.045ns (8.419%)  route 0.490ns (91.582%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.130ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.414ns = ( 102.414 - 100.000 ) 
    Source Clock Delay      (SCD):    2.005ns = ( 102.005 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock genclk5mhz fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250   100.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440   100.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050   100.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499   101.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026   101.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2086, routed)        0.600   101.864    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/i_clk_mhz
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y64          FDRE (Prop_fdre_C_Q)         0.141   102.005 f  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                         net (fo=2, routed)           0.490   102.495    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/s_spi_clk_1x
    SLICE_X0Y65          LUT4 (Prop_lut4_I0_O)        0.045   102.540 f  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/eo_sck_o_INST_0/O
                         net (fo=1, routed)           0.000   102.540    u_pmod_acl2_custom_driver/sio_acl2_sck_fsm_o
    SLICE_X0Y65          FDRE                                         f  u_pmod_acl2_custom_driver/eo_sck_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438   100.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480   100.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053   100.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544   101.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029   101.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2086, routed)        0.871   102.414    u_pmod_acl2_custom_driver/i_clk_20mhz
    SLICE_X0Y65          FDRE                                         r  u_pmod_acl2_custom_driver/eo_sck_o_reg/C
                         clock pessimism             -0.278   102.135    
    SLICE_X0Y65          FDRE (Hold_fdre_C_D)         0.091   102.226    u_pmod_acl2_custom_driver/eo_sck_o_reg
  -------------------------------------------------------------------
                         required time                       -102.226    
                         arrival time                         102.540    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.446ns  (arrival time - required time)
  Source:                 u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                            (clock source 'genclk5mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - genclk5mhz rise@0.000ns)
  Data Path Delay:        0.668ns  (logic 0.045ns (6.737%)  route 0.623ns (93.263%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.131ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.415ns
    Source Clock Delay      (SCD):    2.005ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock genclk5mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2086, routed)        0.600     1.864    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/i_clk_mhz
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y64          FDRE (Prop_fdre_C_Q)         0.141     2.005 r  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                         net (fo=2, routed)           0.623     2.628    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/o_clk_div
    SLICE_X0Y64          LUT2 (Prop_lut2_I1_O)        0.045     2.673 r  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_i_1/O
                         net (fo=1, routed)           0.000     2.673    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_i_1_n_0
    SLICE_X0Y64          FDRE                                         r  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2086, routed)        0.872     2.415    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/i_clk_mhz
    SLICE_X0Y64          FDRE                                         r  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/C
                         clock pessimism             -0.278     2.136    
    SLICE_X0Y64          FDRE (Hold_fdre_C_D)         0.091     2.227    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg
  -------------------------------------------------------------------
                         required time                         -2.227    
                         arrival time                           2.673    
  -------------------------------------------------------------------
                         slack                                  0.446    





---------------------------------------------------------------------------------------------------
From Clock:  genclk625khz
  To Clock:  s_clk_20mhz

Setup :            0  Failing Endpoints,  Worst Slack       47.783ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.113ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             47.783ns  (required time - arrival time)
  Source:                 u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                            (clock source 'genclk625khz'  {rise@0.000ns fall@800.000ns period=1600.000ns})
  Destination:            u_pmod_cls_custom_driver/eo_sck_o_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - genclk625khz rise@0.000ns)
  Data Path Delay:        1.166ns  (logic 0.118ns (10.120%)  route 1.048ns (89.880%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.572ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.987ns = ( 55.987 - 50.000 ) 
    Source Clock Delay      (SCD):    6.791ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock genclk625khz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2086, routed)        1.716     6.335    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/i_clk_mhz
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y83          FDRE (Prop_fdre_C_Q)         0.456     6.791 r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                         net (fo=2, routed)           0.412     7.203    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/s_spi_clk_1x
    SLICE_X5Y83          LUT4 (Prop_lut4_I0_O)        0.118     7.321 r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/eo_sck_o_INST_0/O
                         net (fo=1, routed)           0.636     7.957    u_pmod_cls_custom_driver/sio_cls_sck_fsm_o
    SLICE_X1Y86          FDRE                                         r  u_pmod_cls_custom_driver/eo_sck_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    54.295    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.386 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2086, routed)        1.600    55.987    u_pmod_cls_custom_driver/i_clk_20mhz
    SLICE_X1Y86          FDRE                                         r  u_pmod_cls_custom_driver/eo_sck_o_reg/C
                         clock pessimism              0.232    56.219    
                         clock uncertainty           -0.210    56.009    
    SLICE_X1Y86          FDRE (Setup_fdre_C_D)       -0.269    55.740    u_pmod_cls_custom_driver/eo_sck_o_reg
  -------------------------------------------------------------------
                         required time                         55.740    
                         arrival time                          -7.957    
  -------------------------------------------------------------------
                         slack                                 47.783    

Slack (MET) :             48.300ns  (required time - arrival time)
  Source:                 u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                            (clock source 'genclk625khz'  {rise@0.000ns fall@800.000ns period=1600.000ns})
  Destination:            u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - genclk625khz rise@0.000ns)
  Data Path Delay:        0.946ns  (logic 0.124ns (13.105%)  route 0.822ns (86.895%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.576ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.983ns = ( 55.983 - 50.000 ) 
    Source Clock Delay      (SCD):    6.791ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock genclk625khz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2086, routed)        1.716     6.335    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/i_clk_mhz
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y83          FDRE (Prop_fdre_C_Q)         0.456     6.791 r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                         net (fo=2, routed)           0.822     7.613    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/o_clk_div
    SLICE_X5Y83          LUT2 (Prop_lut2_I1_O)        0.124     7.737 r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_i_1/O
                         net (fo=1, routed)           0.000     7.737    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_i_1_n_0
    SLICE_X5Y83          FDRE                                         r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    54.295    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.386 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2086, routed)        1.596    55.983    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/i_clk_mhz
    SLICE_X5Y83          FDRE                                         r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/C
                         clock pessimism              0.232    56.215    
                         clock uncertainty           -0.210    56.005    
    SLICE_X5Y83          FDRE (Setup_fdre_C_D)        0.032    56.037    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg
  -------------------------------------------------------------------
                         required time                         56.037    
                         arrival time                          -7.737    
  -------------------------------------------------------------------
                         slack                                 48.300    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                            (clock source 'genclk625khz'  {rise@0.000ns fall@800.000ns period=1600.000ns})
  Destination:            u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - genclk625khz rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.045ns (13.505%)  route 0.288ns (86.495%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.128ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.410ns
    Source Clock Delay      (SCD):    2.003ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock genclk625khz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2086, routed)        0.598     1.862    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/i_clk_mhz
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y83          FDRE (Prop_fdre_C_Q)         0.141     2.003 r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                         net (fo=2, routed)           0.288     2.292    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/o_clk_div
    SLICE_X5Y83          LUT2 (Prop_lut2_I1_O)        0.045     2.337 r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_i_1/O
                         net (fo=1, routed)           0.000     2.337    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_i_1_n_0
    SLICE_X5Y83          FDRE                                         r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2086, routed)        0.867     2.410    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/i_clk_mhz
    SLICE_X5Y83          FDRE                                         r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/C
                         clock pessimism             -0.278     2.131    
    SLICE_X5Y83          FDRE (Hold_fdre_C_D)         0.092     2.223    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg
  -------------------------------------------------------------------
                         required time                         -2.223    
                         arrival time                           2.337    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                            (clock source 'genclk625khz'  {rise@0.000ns fall@800.000ns period=1600.000ns})
  Destination:            u_pmod_cls_custom_driver/eo_sck_o_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@800.000ns - genclk625khz fall@800.000ns)
  Data Path Delay:        0.420ns  (logic 0.048ns (11.430%)  route 0.372ns (88.579%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.133ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.415ns = ( 802.415 - 800.000 ) 
    Source Clock Delay      (SCD):    2.003ns = ( 802.003 - 800.000 ) 
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock genclk625khz fall edge)
                                                    800.000   800.000 f  
    E3                                                0.000   800.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   800.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250   800.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440   800.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050   800.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499   801.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026   801.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2086, routed)        0.598   801.862    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/i_clk_mhz
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y83          FDRE (Prop_fdre_C_Q)         0.141   802.003 f  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                         net (fo=2, routed)           0.147   802.151    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/s_spi_clk_1x
    SLICE_X5Y83          LUT4 (Prop_lut4_I0_O)        0.048   802.198 f  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/eo_sck_o_INST_0/O
                         net (fo=1, routed)           0.225   802.423    u_pmod_cls_custom_driver/sio_cls_sck_fsm_o
    SLICE_X1Y86          FDRE                                         f  u_pmod_cls_custom_driver/eo_sck_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                    800.000   800.000 r  
    E3                                                0.000   800.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   800.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438   800.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480   800.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053   800.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544   801.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029   801.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2086, routed)        0.872   802.415    u_pmod_cls_custom_driver/i_clk_20mhz
    SLICE_X1Y86          FDRE                                         r  u_pmod_cls_custom_driver/eo_sck_o_reg/C
                         clock pessimism             -0.278   802.136    
    SLICE_X1Y86          FDRE (Hold_fdre_C_D)         0.008   802.144    u_pmod_cls_custom_driver/eo_sck_o_reg
  -------------------------------------------------------------------
                         required time                       -802.144    
                         arrival time                         802.423    
  -------------------------------------------------------------------
                         slack                                  0.279    





---------------------------------------------------------------------------------------------------
From Clock:  wiz_20mhz_virt_in
  To Clock:  s_clk_20mhz

Setup :            0  Failing Endpoints,  Worst Slack       29.825ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.198ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.825ns  (required time - arrival time)
  Source:                 ei_btn1
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_buttons_deb_0123/si_buttons_meta_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        1.489ns  (logic 0.474ns (31.839%)  route 1.015ns (68.162%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            20.000ns
  Clock Path Skew:        1.862ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.862ns = ( 51.862 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 20.000    20.000    
    C9                                                0.000    20.000 r  ei_btn1 (IN)
                         net (fo=0)                   0.000    20.000    ei_btn1
    C9                   IBUF (Prop_ibuf_I_O)         0.474    20.474 r  ei_btn1_IBUF_inst/O
                         net (fo=1, routed)           1.015    21.489    u_buttons_deb_0123/ei_buttons[1]
    SLICE_X1Y145         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250    50.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440    50.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    50.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499    51.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    51.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2086, routed)        0.598    51.862    u_buttons_deb_0123/i_clk_mhz
    SLICE_X1Y145         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[1]/C
                         clock pessimism              0.000    51.862    
                         clock uncertainty           -0.535    51.327    
    SLICE_X1Y145         FDRE (Setup_fdre_C_D)       -0.014    51.313    u_buttons_deb_0123/si_buttons_meta_reg[1]
  -------------------------------------------------------------------
                         required time                         51.313    
                         arrival time                         -21.489    
  -------------------------------------------------------------------
                         slack                                 29.825    

Slack (MET) :             29.832ns  (required time - arrival time)
  Source:                 ei_btn3
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_buttons_deb_0123/si_buttons_meta_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        1.481ns  (logic 0.490ns (33.118%)  route 0.990ns (66.882%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            20.000ns
  Clock Path Skew:        1.862ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.862ns = ( 51.862 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 20.000    20.000    
    B8                                                0.000    20.000 r  ei_btn3 (IN)
                         net (fo=0)                   0.000    20.000    ei_btn3
    B8                   IBUF (Prop_ibuf_I_O)         0.490    20.490 r  ei_btn3_IBUF_inst/O
                         net (fo=1, routed)           0.990    21.481    u_buttons_deb_0123/ei_buttons[3]
    SLICE_X0Y145         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250    50.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440    50.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    50.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499    51.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    51.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2086, routed)        0.598    51.862    u_buttons_deb_0123/i_clk_mhz
    SLICE_X0Y145         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[3]/C
                         clock pessimism              0.000    51.862    
                         clock uncertainty           -0.535    51.327    
    SLICE_X0Y145         FDRE (Setup_fdre_C_D)       -0.014    51.313    u_buttons_deb_0123/si_buttons_meta_reg[3]
  -------------------------------------------------------------------
                         required time                         51.313    
                         arrival time                         -21.481    
  -------------------------------------------------------------------
                         slack                                 29.832    

Slack (MET) :             29.841ns  (required time - arrival time)
  Source:                 ei_btn2
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_buttons_deb_0123/si_buttons_meta_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        1.468ns  (logic 0.472ns (32.172%)  route 0.995ns (67.828%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            20.000ns
  Clock Path Skew:        1.862ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.862ns = ( 51.862 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 20.000    20.000    
    B9                                                0.000    20.000 r  ei_btn2 (IN)
                         net (fo=0)                   0.000    20.000    ei_btn2
    B9                   IBUF (Prop_ibuf_I_O)         0.472    20.472 r  ei_btn2_IBUF_inst/O
                         net (fo=1, routed)           0.995    21.468    u_buttons_deb_0123/ei_buttons[2]
    SLICE_X1Y145         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250    50.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440    50.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    50.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499    51.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    51.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2086, routed)        0.598    51.862    u_buttons_deb_0123/i_clk_mhz
    SLICE_X1Y145         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[2]/C
                         clock pessimism              0.000    51.862    
                         clock uncertainty           -0.535    51.327    
    SLICE_X1Y145         FDRE (Setup_fdre_C_D)       -0.019    51.308    u_buttons_deb_0123/si_buttons_meta_reg[2]
  -------------------------------------------------------------------
                         required time                         51.308    
                         arrival time                         -21.468    
  -------------------------------------------------------------------
                         slack                                 29.841    

Slack (MET) :             29.856ns  (required time - arrival time)
  Source:                 ei_sw0
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_switches_deb_0123/si_buttons_meta_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        1.452ns  (logic 0.497ns (34.235%)  route 0.955ns (65.765%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            20.000ns
  Clock Path Skew:        1.862ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.862ns = ( 51.862 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 20.000    20.000    
    A8                                                0.000    20.000 r  ei_sw0 (IN)
                         net (fo=0)                   0.000    20.000    ei_sw0
    A8                   IBUF (Prop_ibuf_I_O)         0.497    20.497 r  ei_sw0_IBUF_inst/O
                         net (fo=1, routed)           0.955    21.452    u_switches_deb_0123/ei_buttons[0]
    SLICE_X0Y145         FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250    50.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440    50.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    50.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499    51.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    51.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2086, routed)        0.598    51.862    u_switches_deb_0123/i_clk_mhz
    SLICE_X0Y145         FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[0]/C
                         clock pessimism              0.000    51.862    
                         clock uncertainty           -0.535    51.327    
    SLICE_X0Y145         FDRE (Setup_fdre_C_D)       -0.019    51.308    u_switches_deb_0123/si_buttons_meta_reg[0]
  -------------------------------------------------------------------
                         required time                         51.308    
                         arrival time                         -21.452    
  -------------------------------------------------------------------
                         slack                                 29.856    

Slack (MET) :             29.884ns  (required time - arrival time)
  Source:                 ei_sw3
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_switches_deb_0123/si_buttons_meta_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        1.432ns  (logic 0.487ns (33.985%)  route 0.945ns (66.015%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            20.000ns
  Clock Path Skew:        1.862ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.862ns = ( 51.862 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 20.000    20.000    
    A10                                               0.000    20.000 r  ei_sw3 (IN)
                         net (fo=0)                   0.000    20.000    ei_sw3
    A10                  IBUF (Prop_ibuf_I_O)         0.487    20.487 r  ei_sw3_IBUF_inst/O
                         net (fo=1, routed)           0.945    21.432    u_switches_deb_0123/ei_buttons[3]
    SLICE_X0Y145         FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250    50.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440    50.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    50.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499    51.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    51.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2086, routed)        0.598    51.862    u_switches_deb_0123/i_clk_mhz
    SLICE_X0Y145         FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[3]/C
                         clock pessimism              0.000    51.862    
                         clock uncertainty           -0.535    51.327    
    SLICE_X0Y145         FDRE (Setup_fdre_C_D)       -0.011    51.316    u_switches_deb_0123/si_buttons_meta_reg[3]
  -------------------------------------------------------------------
                         required time                         51.316    
                         arrival time                         -21.432    
  -------------------------------------------------------------------
                         slack                                 29.884    

Slack (MET) :             29.916ns  (required time - arrival time)
  Source:                 ei_sw2
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_switches_deb_0123/si_buttons_meta_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        1.396ns  (logic 0.468ns (33.491%)  route 0.929ns (66.509%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            20.000ns
  Clock Path Skew:        1.861ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.861ns = ( 51.861 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 20.000    20.000    
    C10                                               0.000    20.000 r  ei_sw2 (IN)
                         net (fo=0)                   0.000    20.000    ei_sw2
    C10                  IBUF (Prop_ibuf_I_O)         0.468    20.468 r  ei_sw2_IBUF_inst/O
                         net (fo=1, routed)           0.929    21.396    u_switches_deb_0123/ei_buttons[2]
    SLICE_X0Y141         FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250    50.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440    50.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    50.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499    51.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    51.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2086, routed)        0.597    51.861    u_switches_deb_0123/i_clk_mhz
    SLICE_X0Y141         FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[2]/C
                         clock pessimism              0.000    51.861    
                         clock uncertainty           -0.535    51.326    
    SLICE_X0Y141         FDRE (Setup_fdre_C_D)       -0.014    51.312    u_switches_deb_0123/si_buttons_meta_reg[2]
  -------------------------------------------------------------------
                         required time                         51.312    
                         arrival time                         -21.396    
  -------------------------------------------------------------------
                         slack                                 29.916    

Slack (MET) :             29.935ns  (required time - arrival time)
  Source:                 ei_btn0
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_buttons_deb_0123/si_buttons_meta_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        1.461ns  (logic 0.443ns (30.326%)  route 1.018ns (69.674%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            20.000ns
  Clock Path Skew:        1.945ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.945ns = ( 51.945 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 20.000    20.000    
    D9                                                0.000    20.000 r  ei_btn0 (IN)
                         net (fo=0)                   0.000    20.000    ei_btn0
    D9                   IBUF (Prop_ibuf_I_O)         0.443    20.443 r  ei_btn0_IBUF_inst/O
                         net (fo=1, routed)           1.018    21.461    u_buttons_deb_0123/ei_buttons[0]
    SLICE_X0Y154         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250    50.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440    50.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    50.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499    51.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    51.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2086, routed)        0.680    51.945    u_buttons_deb_0123/i_clk_mhz
    SLICE_X0Y154         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[0]/C
                         clock pessimism              0.000    51.945    
                         clock uncertainty           -0.535    51.410    
    SLICE_X0Y154         FDRE (Setup_fdre_C_D)       -0.014    51.396    u_buttons_deb_0123/si_buttons_meta_reg[0]
  -------------------------------------------------------------------
                         required time                         51.396    
                         arrival time                         -21.461    
  -------------------------------------------------------------------
                         slack                                 29.935    

Slack (MET) :             29.999ns  (required time - arrival time)
  Source:                 ei_sw1
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_switches_deb_0123/si_buttons_meta_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        1.314ns  (logic 0.465ns (35.378%)  route 0.849ns (64.622%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            20.000ns
  Clock Path Skew:        1.862ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.862ns = ( 51.862 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 20.000    20.000    
    C11                                               0.000    20.000 r  ei_sw1 (IN)
                         net (fo=0)                   0.000    20.000    ei_sw1
    C11                  IBUF (Prop_ibuf_I_O)         0.465    20.465 r  ei_sw1_IBUF_inst/O
                         net (fo=1, routed)           0.849    21.314    u_switches_deb_0123/ei_buttons[1]
    SLICE_X0Y145         FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250    50.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440    50.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    50.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499    51.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    51.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2086, routed)        0.598    51.862    u_switches_deb_0123/i_clk_mhz
    SLICE_X0Y145         FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[1]/C
                         clock pessimism              0.000    51.862    
                         clock uncertainty           -0.535    51.327    
    SLICE_X0Y145         FDRE (Setup_fdre_C_D)       -0.014    51.313    u_switches_deb_0123/si_buttons_meta_reg[1]
  -------------------------------------------------------------------
                         required time                         51.313    
                         arrival time                         -21.314    
  -------------------------------------------------------------------
                         slack                                 29.999    

Slack (MET) :             30.292ns  (required time - arrival time)
  Source:                 ei_pmod_acl2_int2
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_acl2_custom_driver/u_extint_deb_int2/si_interrupt_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        1.023ns  (logic 0.453ns (44.308%)  route 0.570ns (55.692%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            20.000ns
  Clock Path Skew:        1.864ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.864ns = ( 51.864 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 20.000    20.000    
    U14                                               0.000    20.000 r  ei_pmod_acl2_int2 (IN)
                         net (fo=0)                   0.000    20.000    ei_pmod_acl2_int2
    U14                  IBUF (Prop_ibuf_I_O)         0.453    20.453 r  ei_pmod_acl2_int2_IBUF_inst/O
                         net (fo=1, routed)           0.570    21.023    u_pmod_acl2_custom_driver/u_extint_deb_int2/ei_interrupt
    SLICE_X0Y63          FDRE                                         r  u_pmod_acl2_custom_driver/u_extint_deb_int2/si_interrupt_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250    50.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440    50.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    50.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499    51.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    51.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2086, routed)        0.600    51.864    u_pmod_acl2_custom_driver/u_extint_deb_int2/i_clk_20mhz
    SLICE_X0Y63          FDRE                                         r  u_pmod_acl2_custom_driver/u_extint_deb_int2/si_interrupt_meta_reg/C
                         clock pessimism              0.000    51.864    
                         clock uncertainty           -0.535    51.329    
    SLICE_X0Y63          FDRE (Setup_fdre_C_D)       -0.014    51.315    u_pmod_acl2_custom_driver/u_extint_deb_int2/si_interrupt_meta_reg
  -------------------------------------------------------------------
                         required time                         51.315    
                         arrival time                         -21.023    
  -------------------------------------------------------------------
                         slack                                 30.292    

Slack (MET) :             30.334ns  (required time - arrival time)
  Source:                 ei_pmod_acl2_int1
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_acl2_custom_driver/u_extint_deb_int1/si_interrupt_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        0.976ns  (logic 0.455ns (46.612%)  route 0.521ns (53.388%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            20.000ns
  Clock Path Skew:        1.864ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.864ns = ( 51.864 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 20.000    20.000    
    V14                                               0.000    20.000 r  ei_pmod_acl2_int1 (IN)
                         net (fo=0)                   0.000    20.000    ei_pmod_acl2_int1
    V14                  IBUF (Prop_ibuf_I_O)         0.455    20.455 r  ei_pmod_acl2_int1_IBUF_inst/O
                         net (fo=1, routed)           0.521    20.976    u_pmod_acl2_custom_driver/u_extint_deb_int1/ei_interrupt
    SLICE_X0Y63          FDRE                                         r  u_pmod_acl2_custom_driver/u_extint_deb_int1/si_interrupt_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250    50.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440    50.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    50.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499    51.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    51.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2086, routed)        0.600    51.864    u_pmod_acl2_custom_driver/u_extint_deb_int1/i_clk_20mhz
    SLICE_X0Y63          FDRE                                         r  u_pmod_acl2_custom_driver/u_extint_deb_int1/si_interrupt_meta_reg/C
                         clock pessimism              0.000    51.864    
                         clock uncertainty           -0.535    51.329    
    SLICE_X0Y63          FDRE (Setup_fdre_C_D)       -0.019    51.310    u_pmod_acl2_custom_driver/u_extint_deb_int1/si_interrupt_meta_reg
  -------------------------------------------------------------------
                         required time                         51.310    
                         arrival time                         -20.976    
  -------------------------------------------------------------------
                         slack                                 30.334    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 ei_pmod_acl2_miso
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_acl2_custom_driver/sio_acl2_miso_meta_i_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        2.264ns  (logic 1.453ns (64.191%)  route 0.811ns (35.809%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.000ns
  Clock Path Skew:        6.339ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.339ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  5.000     5.000    
    V10                                               0.000     5.000 r  ei_pmod_acl2_miso (IN)
                         net (fo=0)                   0.000     5.000    ei_pmod_acl2_miso
    V10                  IBUF (Prop_ibuf_I_O)         1.453     6.453 r  ei_pmod_acl2_miso_IBUF_inst/O
                         net (fo=1, routed)           0.811     7.264    u_pmod_acl2_custom_driver/ei_miso
    SLICE_X0Y63          FDRE                                         r  u_pmod_acl2_custom_driver/sio_acl2_miso_meta_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2086, routed)        1.720     6.339    u_pmod_acl2_custom_driver/i_clk_20mhz
    SLICE_X0Y63          FDRE                                         r  u_pmod_acl2_custom_driver/sio_acl2_miso_meta_i_reg/C
                         clock pessimism              0.000     6.339    
                         clock uncertainty            0.535     6.874    
    SLICE_X0Y63          FDRE (Hold_fdre_C_D)         0.192     7.066    u_pmod_acl2_custom_driver/sio_acl2_miso_meta_i_reg
  -------------------------------------------------------------------
                         required time                         -7.066    
                         arrival time                           7.264    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 ei_pmod_acl2_int1
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_acl2_custom_driver/u_extint_deb_int1/si_interrupt_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        2.395ns  (logic 1.429ns (59.654%)  route 0.966ns (40.346%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.000ns
  Clock Path Skew:        6.339ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.339ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  5.000     5.000    
    V14                                               0.000     5.000 r  ei_pmod_acl2_int1 (IN)
                         net (fo=0)                   0.000     5.000    ei_pmod_acl2_int1
    V14                  IBUF (Prop_ibuf_I_O)         1.429     6.429 r  ei_pmod_acl2_int1_IBUF_inst/O
                         net (fo=1, routed)           0.966     7.395    u_pmod_acl2_custom_driver/u_extint_deb_int1/ei_interrupt
    SLICE_X0Y63          FDRE                                         r  u_pmod_acl2_custom_driver/u_extint_deb_int1/si_interrupt_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2086, routed)        1.720     6.339    u_pmod_acl2_custom_driver/u_extint_deb_int1/i_clk_20mhz
    SLICE_X0Y63          FDRE                                         r  u_pmod_acl2_custom_driver/u_extint_deb_int1/si_interrupt_meta_reg/C
                         clock pessimism              0.000     6.339    
                         clock uncertainty            0.535     6.874    
    SLICE_X0Y63          FDRE (Hold_fdre_C_D)         0.180     7.054    u_pmod_acl2_custom_driver/u_extint_deb_int1/si_interrupt_meta_reg
  -------------------------------------------------------------------
                         required time                         -7.054    
                         arrival time                           7.395    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.399ns  (arrival time - required time)
  Source:                 ei_pmod_acl2_int2
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_acl2_custom_driver/u_extint_deb_int2/si_interrupt_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        2.469ns  (logic 1.427ns (57.800%)  route 1.042ns (42.200%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.000ns
  Clock Path Skew:        6.339ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.339ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  5.000     5.000    
    U14                                               0.000     5.000 r  ei_pmod_acl2_int2 (IN)
                         net (fo=0)                   0.000     5.000    ei_pmod_acl2_int2
    U14                  IBUF (Prop_ibuf_I_O)         1.427     6.427 r  ei_pmod_acl2_int2_IBUF_inst/O
                         net (fo=1, routed)           1.042     7.469    u_pmod_acl2_custom_driver/u_extint_deb_int2/ei_interrupt
    SLICE_X0Y63          FDRE                                         r  u_pmod_acl2_custom_driver/u_extint_deb_int2/si_interrupt_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2086, routed)        1.720     6.339    u_pmod_acl2_custom_driver/u_extint_deb_int2/i_clk_20mhz
    SLICE_X0Y63          FDRE                                         r  u_pmod_acl2_custom_driver/u_extint_deb_int2/si_interrupt_meta_reg/C
                         clock pessimism              0.000     6.339    
                         clock uncertainty            0.535     6.874    
    SLICE_X0Y63          FDRE (Hold_fdre_C_D)         0.196     7.070    u_pmod_acl2_custom_driver/u_extint_deb_int2/si_interrupt_meta_reg
  -------------------------------------------------------------------
                         required time                         -7.070    
                         arrival time                           7.469    
  -------------------------------------------------------------------
                         slack                                  0.399    

Slack (MET) :             0.888ns  (arrival time - required time)
  Source:                 ei_sw1
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_switches_deb_0123/si_buttons_meta_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        2.946ns  (logic 1.438ns (48.830%)  route 1.507ns (51.170%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.000ns
  Clock Path Skew:        6.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.327ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  5.000     5.000    
    C11                                               0.000     5.000 r  ei_sw1 (IN)
                         net (fo=0)                   0.000     5.000    ei_sw1
    C11                  IBUF (Prop_ibuf_I_O)         1.438     6.438 r  ei_sw1_IBUF_inst/O
                         net (fo=1, routed)           1.507     7.946    u_switches_deb_0123/ei_buttons[1]
    SLICE_X0Y145         FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2086, routed)        1.709     6.327    u_switches_deb_0123/i_clk_mhz
    SLICE_X0Y145         FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[1]/C
                         clock pessimism              0.000     6.327    
                         clock uncertainty            0.535     6.862    
    SLICE_X0Y145         FDRE (Hold_fdre_C_D)         0.196     7.058    u_switches_deb_0123/si_buttons_meta_reg[1]
  -------------------------------------------------------------------
                         required time                         -7.058    
                         arrival time                           7.946    
  -------------------------------------------------------------------
                         slack                                  0.888    

Slack (MET) :             0.952ns  (arrival time - required time)
  Source:                 ei_btn0
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_buttons_deb_0123/si_buttons_meta_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        3.191ns  (logic 1.417ns (44.402%)  route 1.774ns (55.598%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.000ns
  Clock Path Skew:        6.512ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.512ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  5.000     5.000    
    D9                                                0.000     5.000 r  ei_btn0 (IN)
                         net (fo=0)                   0.000     5.000    ei_btn0
    D9                   IBUF (Prop_ibuf_I_O)         1.417     6.417 r  ei_btn0_IBUF_inst/O
                         net (fo=1, routed)           1.774     8.191    u_buttons_deb_0123/ei_buttons[0]
    SLICE_X0Y154         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2086, routed)        1.893     6.512    u_buttons_deb_0123/i_clk_mhz
    SLICE_X0Y154         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[0]/C
                         clock pessimism              0.000     6.512    
                         clock uncertainty            0.535     7.047    
    SLICE_X0Y154         FDRE (Hold_fdre_C_D)         0.192     7.239    u_buttons_deb_0123/si_buttons_meta_reg[0]
  -------------------------------------------------------------------
                         required time                         -7.239    
                         arrival time                           8.191    
  -------------------------------------------------------------------
                         slack                                  0.952    

Slack (MET) :             1.023ns  (arrival time - required time)
  Source:                 ei_sw2
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_switches_deb_0123/si_buttons_meta_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        3.077ns  (logic 1.441ns (46.839%)  route 1.636ns (53.161%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.000ns
  Clock Path Skew:        6.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.326ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  5.000     5.000    
    C10                                               0.000     5.000 r  ei_sw2 (IN)
                         net (fo=0)                   0.000     5.000    ei_sw2
    C10                  IBUF (Prop_ibuf_I_O)         1.441     6.441 r  ei_sw2_IBUF_inst/O
                         net (fo=1, routed)           1.636     8.077    u_switches_deb_0123/ei_buttons[2]
    SLICE_X0Y141         FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2086, routed)        1.708     6.326    u_switches_deb_0123/i_clk_mhz
    SLICE_X0Y141         FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[2]/C
                         clock pessimism              0.000     6.326    
                         clock uncertainty            0.535     6.861    
    SLICE_X0Y141         FDRE (Hold_fdre_C_D)         0.192     7.053    u_switches_deb_0123/si_buttons_meta_reg[2]
  -------------------------------------------------------------------
                         required time                         -7.053    
                         arrival time                           8.077    
  -------------------------------------------------------------------
                         slack                                  1.023    

Slack (MET) :             1.090ns  (arrival time - required time)
  Source:                 ei_sw3
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_switches_deb_0123/si_buttons_meta_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        3.151ns  (logic 1.460ns (46.328%)  route 1.691ns (53.672%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.000ns
  Clock Path Skew:        6.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.327ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  5.000     5.000    
    A10                                               0.000     5.000 r  ei_sw3 (IN)
                         net (fo=0)                   0.000     5.000    ei_sw3
    A10                  IBUF (Prop_ibuf_I_O)         1.460     6.460 r  ei_sw3_IBUF_inst/O
                         net (fo=1, routed)           1.691     8.151    u_switches_deb_0123/ei_buttons[3]
    SLICE_X0Y145         FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2086, routed)        1.709     6.327    u_switches_deb_0123/i_clk_mhz
    SLICE_X0Y145         FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[3]/C
                         clock pessimism              0.000     6.327    
                         clock uncertainty            0.535     6.862    
    SLICE_X0Y145         FDRE (Hold_fdre_C_D)         0.199     7.061    u_switches_deb_0123/si_buttons_meta_reg[3]
  -------------------------------------------------------------------
                         required time                         -7.061    
                         arrival time                           8.151    
  -------------------------------------------------------------------
                         slack                                  1.090    

Slack (MET) :             1.106ns  (arrival time - required time)
  Source:                 ei_sw0
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_switches_deb_0123/si_buttons_meta_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        3.149ns  (logic 1.470ns (46.700%)  route 1.678ns (53.300%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.000ns
  Clock Path Skew:        6.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.327ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  5.000     5.000    
    A8                                                0.000     5.000 r  ei_sw0 (IN)
                         net (fo=0)                   0.000     5.000    ei_sw0
    A8                   IBUF (Prop_ibuf_I_O)         1.470     6.470 r  ei_sw0_IBUF_inst/O
                         net (fo=1, routed)           1.678     8.149    u_switches_deb_0123/ei_buttons[0]
    SLICE_X0Y145         FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2086, routed)        1.709     6.327    u_switches_deb_0123/i_clk_mhz
    SLICE_X0Y145         FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[0]/C
                         clock pessimism              0.000     6.327    
                         clock uncertainty            0.535     6.862    
    SLICE_X0Y145         FDRE (Hold_fdre_C_D)         0.180     7.042    u_switches_deb_0123/si_buttons_meta_reg[0]
  -------------------------------------------------------------------
                         required time                         -7.042    
                         arrival time                           8.149    
  -------------------------------------------------------------------
                         slack                                  1.106    

Slack (MET) :             1.169ns  (arrival time - required time)
  Source:                 ei_btn1
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_buttons_deb_0123/si_buttons_meta_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        3.223ns  (logic 1.447ns (44.905%)  route 1.776ns (55.095%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.000ns
  Clock Path Skew:        6.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.327ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  5.000     5.000    
    C9                                                0.000     5.000 r  ei_btn1 (IN)
                         net (fo=0)                   0.000     5.000    ei_btn1
    C9                   IBUF (Prop_ibuf_I_O)         1.447     6.447 r  ei_btn1_IBUF_inst/O
                         net (fo=1, routed)           1.776     8.223    u_buttons_deb_0123/ei_buttons[1]
    SLICE_X1Y145         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2086, routed)        1.709     6.327    u_buttons_deb_0123/i_clk_mhz
    SLICE_X1Y145         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[1]/C
                         clock pessimism              0.000     6.327    
                         clock uncertainty            0.535     6.862    
    SLICE_X1Y145         FDRE (Hold_fdre_C_D)         0.192     7.054    u_buttons_deb_0123/si_buttons_meta_reg[1]
  -------------------------------------------------------------------
                         required time                         -7.054    
                         arrival time                           8.223    
  -------------------------------------------------------------------
                         slack                                  1.169    

Slack (MET) :             1.187ns  (arrival time - required time)
  Source:                 ei_btn2
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_buttons_deb_0123/si_buttons_meta_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        3.229ns  (logic 1.446ns (44.768%)  route 1.783ns (55.232%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.000ns
  Clock Path Skew:        6.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.327ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  5.000     5.000    
    B9                                                0.000     5.000 r  ei_btn2 (IN)
                         net (fo=0)                   0.000     5.000    ei_btn2
    B9                   IBUF (Prop_ibuf_I_O)         1.446     6.446 r  ei_btn2_IBUF_inst/O
                         net (fo=1, routed)           1.783     8.229    u_buttons_deb_0123/ei_buttons[2]
    SLICE_X1Y145         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2086, routed)        1.709     6.327    u_buttons_deb_0123/i_clk_mhz
    SLICE_X1Y145         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[2]/C
                         clock pessimism              0.000     6.327    
                         clock uncertainty            0.535     6.862    
    SLICE_X1Y145         FDRE (Hold_fdre_C_D)         0.180     7.042    u_buttons_deb_0123/si_buttons_meta_reg[2]
  -------------------------------------------------------------------
                         required time                         -7.042    
                         arrival time                           8.229    
  -------------------------------------------------------------------
                         slack                                  1.187    





---------------------------------------------------------------------------------------------------
From Clock:  s_clk_20mhz
  To Clock:  wiz_20mhz_virt_out

Setup :            0  Failing Endpoints,  Worst Slack        5.720ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       33.166ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.720ns  (required time - arrival time)
  Source:                 u_led_pwm_driver/g_operate_basic_lumin_pwm[0].bl_operate_basic_lumin_pwm.eo_basic_leds_l_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_led4
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (wiz_20mhz_virt_out rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        7.511ns  (logic 4.048ns (53.893%)  route 3.463ns (46.107%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           30.000ns
  Clock Path Skew:        -6.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 50.000 - 50.000 ) 
    Source Clock Delay      (SCD):    6.235ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2086, routed)        1.616     6.235    u_led_pwm_driver/i_clk
    SLICE_X60Y78         FDRE                                         r  u_led_pwm_driver/g_operate_basic_lumin_pwm[0].bl_operate_basic_lumin_pwm.eo_basic_leds_l_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y78         FDRE (Prop_fdre_C_Q)         0.518     6.753 r  u_led_pwm_driver/g_operate_basic_lumin_pwm[0].bl_operate_basic_lumin_pwm.eo_basic_leds_l_reg[0]/Q
                         net (fo=1, routed)           3.463    10.216    eo_led4_OBUF
    H5                   OBUF (Prop_obuf_I_O)         3.530    13.745 r  eo_led4_OBUF_inst/O
                         net (fo=0)                   0.000    13.745    eo_led4
    H5                                                                r  eo_led4 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                     50.000    50.000 r  
                         ideal clock network latency
                                                      0.000    50.000    
                         clock pessimism              0.000    50.000    
                         clock uncertainty           -0.535    49.465    
                         output delay               -30.000    19.465    
  -------------------------------------------------------------------
                         required time                         19.465    
                         arrival time                         -13.745    
  -------------------------------------------------------------------
                         slack                                  5.720    

Slack (MET) :             5.913ns  (required time - arrival time)
  Source:                 u_led_pwm_driver/g_operate_color_blue_pwm[3].bl_operate_color_blue_pwm.eo_color_leds_b_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_led3_b
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (wiz_20mhz_virt_out rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        7.306ns  (logic 4.036ns (55.236%)  route 3.270ns (44.764%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           30.000ns
  Clock Path Skew:        -6.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 50.000 - 50.000 ) 
    Source Clock Delay      (SCD):    6.246ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2086, routed)        1.627     6.246    u_led_pwm_driver/i_clk
    SLICE_X60Y88         FDRE                                         r  u_led_pwm_driver/g_operate_color_blue_pwm[3].bl_operate_color_blue_pwm.eo_color_leds_b_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y88         FDRE (Prop_fdre_C_Q)         0.518     6.764 r  u_led_pwm_driver/g_operate_color_blue_pwm[3].bl_operate_color_blue_pwm.eo_color_leds_b_reg[3]/Q
                         net (fo=1, routed)           3.270    10.034    eo_led3_b_OBUF
    K2                   OBUF (Prop_obuf_I_O)         3.518    13.552 r  eo_led3_b_OBUF_inst/O
                         net (fo=0)                   0.000    13.552    eo_led3_b
    K2                                                                r  eo_led3_b (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                     50.000    50.000 r  
                         ideal clock network latency
                                                      0.000    50.000    
                         clock pessimism              0.000    50.000    
                         clock uncertainty           -0.535    49.465    
                         output delay               -30.000    19.465    
  -------------------------------------------------------------------
                         required time                         19.465    
                         arrival time                         -13.552    
  -------------------------------------------------------------------
                         slack                                  5.913    

Slack (MET) :             6.088ns  (required time - arrival time)
  Source:                 u_pmod_cls_custom_driver/eo_mosi_o_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_pmod_cls_dq0
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (wiz_20mhz_virt_out rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        7.125ns  (logic 4.064ns (57.044%)  route 3.060ns (42.956%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           30.000ns
  Clock Path Skew:        -6.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 50.000 - 50.000 ) 
    Source Clock Delay      (SCD):    6.253ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2086, routed)        1.634     6.253    u_pmod_cls_custom_driver/i_clk_20mhz
    SLICE_X8Y80          FDRE                                         r  u_pmod_cls_custom_driver/eo_mosi_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y80          FDRE (Prop_fdre_C_Q)         0.518     6.771 r  u_pmod_cls_custom_driver/eo_mosi_o_reg/Q
                         net (fo=1, routed)           3.060     9.831    eo_pmod_cls_dq0_OBUF
    E16                  OBUF (Prop_obuf_I_O)         3.546    13.377 r  eo_pmod_cls_dq0_OBUF_inst/O
                         net (fo=0)                   0.000    13.377    eo_pmod_cls_dq0
    E16                                                               r  eo_pmod_cls_dq0 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                     50.000    50.000 r  
                         ideal clock network latency
                                                      0.000    50.000    
                         clock pessimism              0.000    50.000    
                         clock uncertainty           -0.535    49.465    
                         output delay               -30.000    19.465    
  -------------------------------------------------------------------
                         required time                         19.465    
                         arrival time                         -13.377    
  -------------------------------------------------------------------
                         slack                                  6.088    

Slack (MET) :             6.205ns  (required time - arrival time)
  Source:                 u_pmod_cls_custom_driver/eo_ssn_o_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_pmod_cls_ssn
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (wiz_20mhz_virt_out rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        6.922ns  (logic 3.990ns (57.652%)  route 2.931ns (42.348%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           30.000ns
  Clock Path Skew:        -6.339ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 50.000 - 50.000 ) 
    Source Clock Delay      (SCD):    6.339ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2086, routed)        1.720     6.339    u_pmod_cls_custom_driver/i_clk_20mhz
    SLICE_X1Y86          FDRE                                         r  u_pmod_cls_custom_driver/eo_ssn_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y86          FDRE (Prop_fdre_C_Q)         0.456     6.795 r  u_pmod_cls_custom_driver/eo_ssn_o_reg/Q
                         net (fo=1, routed)           2.931     9.726    eo_pmod_cls_ssn_OBUF
    E15                  OBUF (Prop_obuf_I_O)         3.534    13.260 r  eo_pmod_cls_ssn_OBUF_inst/O
                         net (fo=0)                   0.000    13.260    eo_pmod_cls_ssn
    E15                                                               r  eo_pmod_cls_ssn (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                     50.000    50.000 r  
                         ideal clock network latency
                                                      0.000    50.000    
                         clock pessimism              0.000    50.000    
                         clock uncertainty           -0.535    49.465    
                         output delay               -30.000    19.465    
  -------------------------------------------------------------------
                         required time                         19.465    
                         arrival time                         -13.260    
  -------------------------------------------------------------------
                         slack                                  6.205    

Slack (MET) :             6.217ns  (required time - arrival time)
  Source:                 u_led_pwm_driver/g_operate_color_blue_pwm[1].bl_operate_color_blue_pwm.eo_color_leds_b_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_led1_b
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (wiz_20mhz_virt_out rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        7.022ns  (logic 3.991ns (56.831%)  route 3.031ns (43.169%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           30.000ns
  Clock Path Skew:        -6.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 50.000 - 50.000 ) 
    Source Clock Delay      (SCD):    6.226ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2086, routed)        1.608     6.226    u_led_pwm_driver/i_clk
    SLICE_X55Y108        FDRE                                         r  u_led_pwm_driver/g_operate_color_blue_pwm[1].bl_operate_color_blue_pwm.eo_color_leds_b_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y108        FDRE (Prop_fdre_C_Q)         0.456     6.682 r  u_led_pwm_driver/g_operate_color_blue_pwm[1].bl_operate_color_blue_pwm.eo_color_leds_b_reg[1]/Q
                         net (fo=1, routed)           3.031     9.714    eo_led1_b_OBUF
    G4                   OBUF (Prop_obuf_I_O)         3.535    13.248 r  eo_led1_b_OBUF_inst/O
                         net (fo=0)                   0.000    13.248    eo_led1_b
    G4                                                                r  eo_led1_b (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                     50.000    50.000 r  
                         ideal clock network latency
                                                      0.000    50.000    
                         clock pessimism              0.000    50.000    
                         clock uncertainty           -0.535    49.465    
                         output delay               -30.000    19.465    
  -------------------------------------------------------------------
                         required time                         19.465    
                         arrival time                         -13.248    
  -------------------------------------------------------------------
                         slack                                  6.217    

Slack (MET) :             6.234ns  (required time - arrival time)
  Source:                 u_led_pwm_driver/g_operate_color_green_pwm[2].bl_operate_color_green_pwm.eo_color_leds_g_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_led2_g
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (wiz_20mhz_virt_out rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        6.982ns  (logic 3.971ns (56.872%)  route 3.011ns (43.128%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           30.000ns
  Clock Path Skew:        -6.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 50.000 - 50.000 ) 
    Source Clock Delay      (SCD):    6.249ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2086, routed)        1.630     6.249    u_led_pwm_driver/i_clk
    SLICE_X59Y96         FDRE                                         r  u_led_pwm_driver/g_operate_color_green_pwm[2].bl_operate_color_green_pwm.eo_color_leds_g_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y96         FDRE (Prop_fdre_C_Q)         0.456     6.705 r  u_led_pwm_driver/g_operate_color_green_pwm[2].bl_operate_color_green_pwm.eo_color_leds_g_reg[2]/Q
                         net (fo=1, routed)           3.011     9.716    eo_led2_g_OBUF
    J2                   OBUF (Prop_obuf_I_O)         3.515    13.231 r  eo_led2_g_OBUF_inst/O
                         net (fo=0)                   0.000    13.231    eo_led2_g
    J2                                                                r  eo_led2_g (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                     50.000    50.000 r  
                         ideal clock network latency
                                                      0.000    50.000    
                         clock pessimism              0.000    50.000    
                         clock uncertainty           -0.535    49.465    
                         output delay               -30.000    19.465    
  -------------------------------------------------------------------
                         required time                         19.465    
                         arrival time                         -13.231    
  -------------------------------------------------------------------
                         slack                                  6.234    

Slack (MET) :             6.251ns  (required time - arrival time)
  Source:                 u_led_pwm_driver/g_operate_color_green_pwm[1].bl_operate_color_green_pwm.eo_color_leds_g_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_led1_g
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (wiz_20mhz_virt_out rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        6.986ns  (logic 3.972ns (56.865%)  route 3.013ns (43.135%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           30.000ns
  Clock Path Skew:        -6.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 50.000 - 50.000 ) 
    Source Clock Delay      (SCD):    6.228ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2086, routed)        1.610     6.228    u_led_pwm_driver/i_clk
    SLICE_X57Y103        FDRE                                         r  u_led_pwm_driver/g_operate_color_green_pwm[1].bl_operate_color_green_pwm.eo_color_leds_g_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y103        FDRE (Prop_fdre_C_Q)         0.456     6.684 r  u_led_pwm_driver/g_operate_color_green_pwm[1].bl_operate_color_green_pwm.eo_color_leds_g_reg[1]/Q
                         net (fo=1, routed)           3.013     9.698    eo_led1_g_OBUF
    J4                   OBUF (Prop_obuf_I_O)         3.516    13.214 r  eo_led1_g_OBUF_inst/O
                         net (fo=0)                   0.000    13.214    eo_led1_g
    J4                                                                r  eo_led1_g (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                     50.000    50.000 r  
                         ideal clock network latency
                                                      0.000    50.000    
                         clock pessimism              0.000    50.000    
                         clock uncertainty           -0.535    49.465    
                         output delay               -30.000    19.465    
  -------------------------------------------------------------------
                         required time                         19.465    
                         arrival time                         -13.214    
  -------------------------------------------------------------------
                         slack                                  6.251    

Slack (MET) :             6.259ns  (required time - arrival time)
  Source:                 u_pmod_cls_custom_driver/eo_sck_o_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_pmod_cls_sck
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (wiz_20mhz_virt_out rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        6.868ns  (logic 3.995ns (58.171%)  route 2.873ns (41.829%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           30.000ns
  Clock Path Skew:        -6.339ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 50.000 - 50.000 ) 
    Source Clock Delay      (SCD):    6.339ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2086, routed)        1.720     6.339    u_pmod_cls_custom_driver/i_clk_20mhz
    SLICE_X1Y86          FDRE                                         r  u_pmod_cls_custom_driver/eo_sck_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y86          FDRE (Prop_fdre_C_Q)         0.456     6.795 r  u_pmod_cls_custom_driver/eo_sck_o_reg/Q
                         net (fo=1, routed)           2.873     9.667    eo_pmod_cls_sck_OBUF
    C15                  OBUF (Prop_obuf_I_O)         3.539    13.206 r  eo_pmod_cls_sck_OBUF_inst/O
                         net (fo=0)                   0.000    13.206    eo_pmod_cls_sck
    C15                                                               r  eo_pmod_cls_sck (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                     50.000    50.000 r  
                         ideal clock network latency
                                                      0.000    50.000    
                         clock pessimism              0.000    50.000    
                         clock uncertainty           -0.535    49.465    
                         output delay               -30.000    19.465    
  -------------------------------------------------------------------
                         required time                         19.465    
                         arrival time                         -13.206    
  -------------------------------------------------------------------
                         slack                                  6.259    

Slack (MET) :             6.434ns  (required time - arrival time)
  Source:                 u_led_pwm_driver/g_operate_color_red_pwm[3].bl_operate_color_red_pwm.eo_color_leds_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_led3_r
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (wiz_20mhz_virt_out rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        6.698ns  (logic 4.033ns (60.215%)  route 2.665ns (39.785%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           30.000ns
  Clock Path Skew:        -6.333ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 50.000 - 50.000 ) 
    Source Clock Delay      (SCD):    6.333ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2086, routed)        1.714     6.333    u_led_pwm_driver/i_clk
    SLICE_X76Y88         FDRE                                         r  u_led_pwm_driver/g_operate_color_red_pwm[3].bl_operate_color_red_pwm.eo_color_leds_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y88         FDRE (Prop_fdre_C_Q)         0.518     6.851 r  u_led_pwm_driver/g_operate_color_red_pwm[3].bl_operate_color_red_pwm.eo_color_leds_r_reg[3]/Q
                         net (fo=1, routed)           2.665     9.516    eo_led3_r_OBUF
    K1                   OBUF (Prop_obuf_I_O)         3.515    13.031 r  eo_led3_r_OBUF_inst/O
                         net (fo=0)                   0.000    13.031    eo_led3_r
    K1                                                                r  eo_led3_r (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                     50.000    50.000 r  
                         ideal clock network latency
                                                      0.000    50.000    
                         clock pessimism              0.000    50.000    
                         clock uncertainty           -0.535    49.465    
                         output delay               -30.000    19.465    
  -------------------------------------------------------------------
                         required time                         19.465    
                         arrival time                         -13.031    
  -------------------------------------------------------------------
                         slack                                  6.434    

Slack (MET) :             6.572ns  (required time - arrival time)
  Source:                 u_led_pwm_driver/g_operate_basic_lumin_pwm[1].bl_operate_basic_lumin_pwm.eo_basic_leds_l_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_led5
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (wiz_20mhz_virt_out rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        6.562ns  (logic 4.029ns (61.397%)  route 2.533ns (38.603%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           30.000ns
  Clock Path Skew:        -6.332ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 50.000 - 50.000 ) 
    Source Clock Delay      (SCD):    6.332ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2086, routed)        1.713     6.332    u_led_pwm_driver/i_clk
    SLICE_X78Y83         FDRE                                         r  u_led_pwm_driver/g_operate_basic_lumin_pwm[1].bl_operate_basic_lumin_pwm.eo_basic_leds_l_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y83         FDRE (Prop_fdre_C_Q)         0.518     6.850 r  u_led_pwm_driver/g_operate_basic_lumin_pwm[1].bl_operate_basic_lumin_pwm.eo_basic_leds_l_reg[1]/Q
                         net (fo=1, routed)           2.533     9.383    eo_led5_OBUF
    J5                   OBUF (Prop_obuf_I_O)         3.511    12.893 r  eo_led5_OBUF_inst/O
                         net (fo=0)                   0.000    12.893    eo_led5
    J5                                                                r  eo_led5 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                     50.000    50.000 r  
                         ideal clock network latency
                                                      0.000    50.000    
                         clock pessimism              0.000    50.000    
                         clock uncertainty           -0.535    49.465    
                         output delay               -30.000    19.465    
  -------------------------------------------------------------------
                         required time                         19.465    
                         arrival time                         -12.893    
  -------------------------------------------------------------------
                         slack                                  6.572    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.166ns  (arrival time - required time)
  Source:                 u_pmod_acl2_custom_driver/eo_mosi_o_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_pmod_acl2_mosi
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (wiz_20mhz_virt_out rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        1.839ns  (logic 1.412ns (76.786%)  route 0.427ns (23.214%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           30.000ns
  Clock Path Skew:        -1.862ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.862ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2086, routed)        0.598     1.862    u_pmod_acl2_custom_driver/i_clk_20mhz
    SLICE_X7Y66          FDRE                                         r  u_pmod_acl2_custom_driver/eo_mosi_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y66          FDRE (Prop_fdre_C_Q)         0.141     2.003 r  u_pmod_acl2_custom_driver/eo_mosi_o_reg/Q
                         net (fo=1, routed)           0.427     2.430    eo_pmod_acl2_mosi_OBUF
    V12                  OBUF (Prop_obuf_I_O)         1.271     3.701 r  eo_pmod_acl2_mosi_OBUF_inst/O
                         net (fo=0)                   0.000     3.701    eo_pmod_acl2_mosi
    V12                                                               r  eo_pmod_acl2_mosi (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.535     0.535    
                         output delay               -30.000   -29.465    
  -------------------------------------------------------------------
                         required time                         29.465    
                         arrival time                           3.701    
  -------------------------------------------------------------------
                         slack                                 33.166    

Slack (MET) :             33.171ns  (arrival time - required time)
  Source:                 u_pmod_acl2_custom_driver/eo_sck_o_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_pmod_acl2_sck
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (wiz_20mhz_virt_out rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        1.842ns  (logic 1.410ns (76.571%)  route 0.432ns (23.429%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           30.000ns
  Clock Path Skew:        -1.864ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.864ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2086, routed)        0.600     1.864    u_pmod_acl2_custom_driver/i_clk_20mhz
    SLICE_X0Y65          FDRE                                         r  u_pmod_acl2_custom_driver/eo_sck_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDRE (Prop_fdre_C_Q)         0.141     2.005 r  u_pmod_acl2_custom_driver/eo_sck_o_reg/Q
                         net (fo=1, routed)           0.432     2.437    eo_pmod_acl2_sck_OBUF
    V11                  OBUF (Prop_obuf_I_O)         1.269     3.706 r  eo_pmod_acl2_sck_OBUF_inst/O
                         net (fo=0)                   0.000     3.706    eo_pmod_acl2_sck
    V11                                                               r  eo_pmod_acl2_sck (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.535     0.535    
                         output delay               -30.000   -29.465    
  -------------------------------------------------------------------
                         required time                         29.465    
                         arrival time                           3.706    
  -------------------------------------------------------------------
                         slack                                 33.171    

Slack (MET) :             33.212ns  (arrival time - required time)
  Source:                 u_pmod_acl2_custom_driver/eo_ssn_o_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_pmod_acl2_ssn
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (wiz_20mhz_virt_out rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        1.882ns  (logic 1.461ns (77.594%)  route 0.422ns (22.406%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           30.000ns
  Clock Path Skew:        -1.864ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.864ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2086, routed)        0.600     1.864    u_pmod_acl2_custom_driver/i_clk_20mhz
    SLICE_X0Y65          FDRE                                         r  u_pmod_acl2_custom_driver/eo_ssn_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDRE (Prop_fdre_C_Q)         0.128     1.992 r  u_pmod_acl2_custom_driver/eo_ssn_o_reg/Q
                         net (fo=1, routed)           0.422     2.414    eo_pmod_acl2_ssn_OBUF
    U12                  OBUF (Prop_obuf_I_O)         1.333     3.747 r  eo_pmod_acl2_ssn_OBUF_inst/O
                         net (fo=0)                   0.000     3.747    eo_pmod_acl2_ssn
    U12                                                               r  eo_pmod_acl2_ssn (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.535     0.535    
                         output delay               -30.000   -29.465    
  -------------------------------------------------------------------
                         required time                         29.465    
                         arrival time                           3.747    
  -------------------------------------------------------------------
                         slack                                 33.212    

Slack (MET) :             33.242ns  (arrival time - required time)
  Source:                 u_led_pwm_driver/g_operate_color_green_pwm[0].bl_operate_color_green_pwm.eo_color_leds_g_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_led0_g
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (wiz_20mhz_virt_out rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        1.920ns  (logic 1.371ns (71.412%)  route 0.549ns (28.588%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           30.000ns
  Clock Path Skew:        -1.857ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2086, routed)        0.593     1.857    u_led_pwm_driver/i_clk
    SLICE_X79Y109        FDRE                                         r  u_led_pwm_driver/g_operate_color_green_pwm[0].bl_operate_color_green_pwm.eo_color_leds_g_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y109        FDRE (Prop_fdre_C_Q)         0.141     1.998 r  u_led_pwm_driver/g_operate_color_green_pwm[0].bl_operate_color_green_pwm.eo_color_leds_g_reg[0]/Q
                         net (fo=1, routed)           0.549     2.547    eo_led0_g_OBUF
    F6                   OBUF (Prop_obuf_I_O)         1.230     3.777 r  eo_led0_g_OBUF_inst/O
                         net (fo=0)                   0.000     3.777    eo_led0_g
    F6                                                                r  eo_led0_g (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.535     0.535    
                         output delay               -30.000   -29.465    
  -------------------------------------------------------------------
                         required time                         29.465    
                         arrival time                           3.777    
  -------------------------------------------------------------------
                         slack                                 33.242    

Slack (MET) :             33.262ns  (arrival time - required time)
  Source:                 u_led_pwm_driver/g_operate_color_red_pwm[0].bl_operate_color_red_pwm.eo_color_leds_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_led0_r
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (wiz_20mhz_virt_out rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        1.945ns  (logic 1.384ns (71.169%)  route 0.561ns (28.831%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           30.000ns
  Clock Path Skew:        -1.852ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.852ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2086, routed)        0.588     1.852    u_led_pwm_driver/i_clk
    SLICE_X75Y112        FDRE                                         r  u_led_pwm_driver/g_operate_color_red_pwm[0].bl_operate_color_red_pwm.eo_color_leds_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y112        FDRE (Prop_fdre_C_Q)         0.141     1.993 r  u_led_pwm_driver/g_operate_color_red_pwm[0].bl_operate_color_red_pwm.eo_color_leds_r_reg[0]/Q
                         net (fo=1, routed)           0.561     2.554    eo_led0_r_OBUF
    G6                   OBUF (Prop_obuf_I_O)         1.243     3.797 r  eo_led0_r_OBUF_inst/O
                         net (fo=0)                   0.000     3.797    eo_led0_r
    G6                                                                r  eo_led0_r (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.535     0.535    
                         output delay               -30.000   -29.465    
  -------------------------------------------------------------------
                         required time                         29.465    
                         arrival time                           3.797    
  -------------------------------------------------------------------
                         slack                                 33.262    

Slack (MET) :             33.282ns  (arrival time - required time)
  Source:                 u_led_pwm_driver/g_operate_color_green_pwm[3].bl_operate_color_green_pwm.eo_color_leds_g_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_led3_g
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (wiz_20mhz_virt_out rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        1.952ns  (logic 1.363ns (69.861%)  route 0.588ns (30.139%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           30.000ns
  Clock Path Skew:        -1.865ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.865ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2086, routed)        0.601     1.865    u_led_pwm_driver/i_clk
    SLICE_X81Y92         FDRE                                         r  u_led_pwm_driver/g_operate_color_green_pwm[3].bl_operate_color_green_pwm.eo_color_leds_g_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y92         FDRE (Prop_fdre_C_Q)         0.141     2.006 r  u_led_pwm_driver/g_operate_color_green_pwm[3].bl_operate_color_green_pwm.eo_color_leds_g_reg[3]/Q
                         net (fo=1, routed)           0.588     2.595    eo_led3_g_OBUF
    H6                   OBUF (Prop_obuf_I_O)         1.222     3.817 r  eo_led3_g_OBUF_inst/O
                         net (fo=0)                   0.000     3.817    eo_led3_g
    H6                                                                r  eo_led3_g (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.535     0.535    
                         output delay               -30.000   -29.465    
  -------------------------------------------------------------------
                         required time                         29.465    
                         arrival time                           3.817    
  -------------------------------------------------------------------
                         slack                                 33.282    

Slack (MET) :             33.321ns  (arrival time - required time)
  Source:                 u_led_pwm_driver/g_operate_color_blue_pwm[0].bl_operate_color_blue_pwm.eo_color_leds_b_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_led0_b
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (wiz_20mhz_virt_out rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        1.995ns  (logic 1.409ns (70.609%)  route 0.586ns (29.391%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           30.000ns
  Clock Path Skew:        -1.860ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.860ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2086, routed)        0.596     1.860    u_led_pwm_driver/i_clk
    SLICE_X80Y103        FDRE                                         r  u_led_pwm_driver/g_operate_color_blue_pwm[0].bl_operate_color_blue_pwm.eo_color_leds_b_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y103        FDRE (Prop_fdre_C_Q)         0.164     2.024 r  u_led_pwm_driver/g_operate_color_blue_pwm[0].bl_operate_color_blue_pwm.eo_color_leds_b_reg[0]/Q
                         net (fo=1, routed)           0.586     2.611    eo_led0_b_OBUF
    E1                   OBUF (Prop_obuf_I_O)         1.245     3.856 r  eo_led0_b_OBUF_inst/O
                         net (fo=0)                   0.000     3.856    eo_led0_b
    E1                                                                r  eo_led0_b (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.535     0.535    
                         output delay               -30.000   -29.465    
  -------------------------------------------------------------------
                         required time                         29.465    
                         arrival time                           3.856    
  -------------------------------------------------------------------
                         slack                                 33.321    

Slack (MET) :             33.326ns  (arrival time - required time)
  Source:                 u_led_pwm_driver/g_operate_color_red_pwm[2].bl_operate_color_red_pwm.eo_color_leds_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_led2_r
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (wiz_20mhz_virt_out rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        1.996ns  (logic 1.351ns (67.668%)  route 0.645ns (32.332%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           30.000ns
  Clock Path Skew:        -1.865ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.865ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2086, routed)        0.601     1.865    u_led_pwm_driver/i_clk
    SLICE_X79Y97         FDRE                                         r  u_led_pwm_driver/g_operate_color_red_pwm[2].bl_operate_color_red_pwm.eo_color_leds_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y97         FDRE (Prop_fdre_C_Q)         0.141     2.006 r  u_led_pwm_driver/g_operate_color_red_pwm[2].bl_operate_color_red_pwm.eo_color_leds_r_reg[2]/Q
                         net (fo=1, routed)           0.645     2.652    eo_led2_r_OBUF
    J3                   OBUF (Prop_obuf_I_O)         1.210     3.861 r  eo_led2_r_OBUF_inst/O
                         net (fo=0)                   0.000     3.861    eo_led2_r
    J3                                                                r  eo_led2_r (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.535     0.535    
                         output delay               -30.000   -29.465    
  -------------------------------------------------------------------
                         required time                         29.465    
                         arrival time                           3.861    
  -------------------------------------------------------------------
                         slack                                 33.326    

Slack (MET) :             33.372ns  (arrival time - required time)
  Source:                 u_led_pwm_driver/g_operate_color_red_pwm[1].bl_operate_color_red_pwm.eo_color_leds_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_led1_r
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (wiz_20mhz_virt_out rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        2.051ns  (logic 1.401ns (68.274%)  route 0.651ns (31.726%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           30.000ns
  Clock Path Skew:        -1.855ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.855ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2086, routed)        0.591     1.855    u_led_pwm_driver/i_clk
    SLICE_X76Y104        FDRE                                         r  u_led_pwm_driver/g_operate_color_red_pwm[1].bl_operate_color_red_pwm.eo_color_leds_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y104        FDRE (Prop_fdre_C_Q)         0.164     2.019 r  u_led_pwm_driver/g_operate_color_red_pwm[1].bl_operate_color_red_pwm.eo_color_leds_r_reg[1]/Q
                         net (fo=1, routed)           0.651     2.670    eo_led1_r_OBUF
    G3                   OBUF (Prop_obuf_I_O)         1.237     3.907 r  eo_led1_r_OBUF_inst/O
                         net (fo=0)                   0.000     3.907    eo_led1_r
    G3                                                                r  eo_led1_r (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.535     0.535    
                         output delay               -30.000   -29.465    
  -------------------------------------------------------------------
                         required time                         29.465    
                         arrival time                           3.907    
  -------------------------------------------------------------------
                         slack                                 33.372    

Slack (MET) :             33.380ns  (arrival time - required time)
  Source:                 u_led_pwm_driver/g_operate_color_blue_pwm[2].bl_operate_color_blue_pwm.eo_color_leds_b_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_led2_b
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (wiz_20mhz_virt_out rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        2.052ns  (logic 1.357ns (66.143%)  route 0.695ns (33.857%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           30.000ns
  Clock Path Skew:        -1.862ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.862ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2086, routed)        0.598     1.862    u_led_pwm_driver/i_clk
    SLICE_X77Y97         FDRE                                         r  u_led_pwm_driver/g_operate_color_blue_pwm[2].bl_operate_color_blue_pwm.eo_color_leds_b_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y97         FDRE (Prop_fdre_C_Q)         0.141     2.003 r  u_led_pwm_driver/g_operate_color_blue_pwm[2].bl_operate_color_blue_pwm.eo_color_leds_b_reg[2]/Q
                         net (fo=1, routed)           0.695     2.698    eo_led2_b_OBUF
    H4                   OBUF (Prop_obuf_I_O)         1.216     3.915 r  eo_led2_b_OBUF_inst/O
                         net (fo=0)                   0.000     3.915    eo_led2_b
    H4                                                                r  eo_led2_b (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.535     0.535    
                         output delay               -30.000   -29.465    
  -------------------------------------------------------------------
                         required time                         29.465    
                         arrival time                           3.915    
  -------------------------------------------------------------------
                         slack                                 33.380    





---------------------------------------------------------------------------------------------------
From Clock:  s_clk_7_37mhz
  To Clock:  wiz_7_373mhz_virt_out

Setup :            0  Failing Endpoints,  Worst Slack       40.218ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       84.962ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             40.218ns  (required time - arrival time)
  Source:                 u_uart_tx_only/eo_uart_tx_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            eo_uart_tx
                            (output port clocked by wiz_7_373mhz_virt_out  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             wiz_7_373mhz_virt_out
  Path Type:              Max at Slow Process Corner
  Requirement:            135.640ns  (wiz_7_373mhz_virt_out rise@135.640ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        7.146ns  (logic 3.979ns (55.677%)  route 3.167ns (44.323%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           81.379ns
  Clock Path Skew:        -6.326ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 135.640 - 135.640 ) 
    Source Clock Delay      (SCD):    6.326ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.571ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.485ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.708     6.326    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X4Y103         FDRE                                         r  u_uart_tx_only/eo_uart_tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y103         FDRE (Prop_fdre_C_Q)         0.456     6.782 r  u_uart_tx_only/eo_uart_tx_reg/Q
                         net (fo=1, routed)           3.167     9.949    eo_uart_tx_OBUF
    D10                  OBUF (Prop_obuf_I_O)         3.523    13.472 r  eo_uart_tx_OBUF_inst/O
                         net (fo=0)                   0.000    13.472    eo_uart_tx
    D10                                                               r  eo_uart_tx (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_7_373mhz_virt_out rise edge)
                                                    135.640   135.640 r  
                         ideal clock network latency
                                                      0.000   135.640    
                         clock pessimism              0.000   135.640    
                         clock uncertainty           -0.571   135.069    
                         output delay               -81.379    53.690    
  -------------------------------------------------------------------
                         required time                         53.690    
                         arrival time                         -13.472    
  -------------------------------------------------------------------
                         slack                                 40.218    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             84.962ns  (arrival time - required time)
  Source:                 u_uart_tx_only/eo_uart_tx_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            eo_uart_tx
                            (output port clocked by wiz_7_373mhz_virt_out  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             wiz_7_373mhz_virt_out
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (wiz_7_373mhz_virt_out rise@0.000ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        2.293ns  (logic 1.364ns (59.516%)  route 0.928ns (40.484%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           81.379ns
  Clock Path Skew:        -1.861ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.861ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.571ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.485ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.597     1.861    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X4Y103         FDRE                                         r  u_uart_tx_only/eo_uart_tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y103         FDRE (Prop_fdre_C_Q)         0.141     2.002 r  u_uart_tx_only/eo_uart_tx_reg/Q
                         net (fo=1, routed)           0.928     2.931    eo_uart_tx_OBUF
    D10                  OBUF (Prop_obuf_I_O)         1.223     4.154 r  eo_uart_tx_OBUF_inst/O
                         net (fo=0)                   0.000     4.154    eo_uart_tx
    D10                                                               r  eo_uart_tx (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_7_373mhz_virt_out rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.571     0.571    
                         output delay               -81.379   -80.808    
  -------------------------------------------------------------------
                         required time                         80.808    
                         arrival time                           4.154    
  -------------------------------------------------------------------
                         slack                                 84.962    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  s_clk_20mhz
  To Clock:  s_clk_20mhz

Setup :            0  Failing Endpoints,  Worst Slack       39.803ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        3.182ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             39.803ns  (required time - arrival time)
  Source:                 u_reset_sync_20mhz/s_rst_shift_reg[13]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/RST
                            (recovery check against rising-edge clock s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        7.624ns  (logic 0.456ns (5.981%)  route 7.168ns (94.019%))
  Logic Levels:           0  
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.943ns = ( 55.943 - 50.000 ) 
    Source Clock Delay      (SCD):    6.250ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2086, routed)        1.631     6.250    u_reset_sync_20mhz/i_clk_mhz
    SLICE_X43Y87         FDPE                                         r  u_reset_sync_20mhz/s_rst_shift_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y87         FDPE (Prop_fdpe_C_Q)         0.456     6.706 f  u_reset_sync_20mhz/s_rst_shift_reg[13]/Q
                         net (fo=1044, routed)        7.168    13.874    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/RST
    RAMB18_X0Y26         FIFO18E1                                     f  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/RST
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    54.295    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.386 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2086, routed)        1.557    55.943    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/CLK
    RAMB18_X0Y26         FIFO18E1                                     r  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/RDCLK
                         clock pessimism              0.311    56.254    
                         clock uncertainty           -0.210    56.045    
    RAMB18_X0Y26         FIFO18E1 (Recov_fifo18e1_RDCLK_RST)
                                                     -2.368    53.677    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                         53.677    
                         arrival time                         -13.874    
  -------------------------------------------------------------------
                         slack                                 39.803    

Slack (MET) :             41.313ns  (required time - arrival time)
  Source:                 u_reset_sync_20mhz/s_rst_shift_reg[13]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/RST
                            (recovery check against rising-edge clock s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        6.114ns  (logic 0.456ns (7.458%)  route 5.658ns (92.542%))
  Logic Levels:           0  
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.943ns = ( 55.943 - 50.000 ) 
    Source Clock Delay      (SCD):    6.250ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2086, routed)        1.631     6.250    u_reset_sync_20mhz/i_clk_mhz
    SLICE_X43Y87         FDPE                                         r  u_reset_sync_20mhz/s_rst_shift_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y87         FDPE (Prop_fdpe_C_Q)         0.456     6.706 f  u_reset_sync_20mhz/s_rst_shift_reg[13]/Q
                         net (fo=1044, routed)        5.658    12.364    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/RST
    RAMB18_X0Y32         FIFO18E1                                     f  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/RST
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    54.295    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.386 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2086, routed)        1.557    55.943    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/CLK
    RAMB18_X0Y32         FIFO18E1                                     r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/WRCLK
                         clock pessimism              0.311    56.254    
                         clock uncertainty           -0.210    56.045    
    RAMB18_X0Y32         FIFO18E1 (Recov_fifo18e1_WRCLK_RST)
                                                     -2.368    53.677    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                         53.677    
                         arrival time                         -12.364    
  -------------------------------------------------------------------
                         slack                                 41.313    

Slack (MET) :             41.698ns  (required time - arrival time)
  Source:                 u_reset_sync_20mhz/s_rst_shift_reg[13]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_rx_0/bl.fifo_18_inst_bl.fifo_18_bl/RST
                            (recovery check against rising-edge clock s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        5.724ns  (logic 0.456ns (7.967%)  route 5.268ns (92.033%))
  Logic Levels:           0  
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.938ns = ( 55.938 - 50.000 ) 
    Source Clock Delay      (SCD):    6.250ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2086, routed)        1.631     6.250    u_reset_sync_20mhz/i_clk_mhz
    SLICE_X43Y87         FDPE                                         r  u_reset_sync_20mhz/s_rst_shift_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y87         FDPE (Prop_fdpe_C_Q)         0.456     6.706 f  u_reset_sync_20mhz/s_rst_shift_reg[13]/Q
                         net (fo=1044, routed)        5.268    11.974    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_rx_0/RST
    RAMB18_X0Y30         FIFO18E1                                     f  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_rx_0/bl.fifo_18_inst_bl.fifo_18_bl/RST
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    54.295    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.386 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2086, routed)        1.552    55.938    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_rx_0/CLK
    RAMB18_X0Y30         FIFO18E1                                     r  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_rx_0/bl.fifo_18_inst_bl.fifo_18_bl/WRCLK
                         clock pessimism              0.311    56.249    
                         clock uncertainty           -0.210    56.040    
    RAMB18_X0Y30         FIFO18E1 (Recov_fifo18e1_WRCLK_RST)
                                                     -2.368    53.672    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_rx_0/bl.fifo_18_inst_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                         53.672    
                         arrival time                         -11.974    
  -------------------------------------------------------------------
                         slack                                 41.698    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.182ns  (arrival time - required time)
  Source:                 u_reset_sync_20mhz/s_rst_shift_reg[13]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_rx_0/bl.fifo_18_inst_bl.fifo_18_bl/RST
                            (removal check against rising-edge clock s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        2.671ns  (logic 0.141ns (5.279%)  route 2.530ns (94.721%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.419ns
    Source Clock Delay      (SCD):    1.829ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2086, routed)        0.565     1.829    u_reset_sync_20mhz/i_clk_mhz
    SLICE_X43Y87         FDPE                                         r  u_reset_sync_20mhz/s_rst_shift_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y87         FDPE (Prop_fdpe_C_Q)         0.141     1.970 f  u_reset_sync_20mhz/s_rst_shift_reg[13]/Q
                         net (fo=1044, routed)        2.530     4.500    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_rx_0/RST
    RAMB18_X0Y30         FIFO18E1                                     f  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_rx_0/bl.fifo_18_inst_bl.fifo_18_bl/RST
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2086, routed)        0.876     2.419    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_rx_0/CLK
    RAMB18_X0Y30         FIFO18E1                                     r  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_rx_0/bl.fifo_18_inst_bl.fifo_18_bl/RDCLK
                         clock pessimism             -0.512     1.907    
    RAMB18_X0Y30         FIFO18E1 (Remov_fifo18e1_RDCLK_RST)
                                                     -0.589     1.318    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_rx_0/bl.fifo_18_inst_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                         -1.318    
                         arrival time                           4.500    
  -------------------------------------------------------------------
                         slack                                  3.182    

Slack (MET) :             3.334ns  (arrival time - required time)
  Source:                 u_reset_sync_20mhz/s_rst_shift_reg[13]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/RST
                            (removal check against rising-edge clock s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        2.827ns  (logic 0.141ns (4.987%)  route 2.686ns (95.013%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.424ns
    Source Clock Delay      (SCD):    1.829ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2086, routed)        0.565     1.829    u_reset_sync_20mhz/i_clk_mhz
    SLICE_X43Y87         FDPE                                         r  u_reset_sync_20mhz/s_rst_shift_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y87         FDPE (Prop_fdpe_C_Q)         0.141     1.970 f  u_reset_sync_20mhz/s_rst_shift_reg[13]/Q
                         net (fo=1044, routed)        2.686     4.657    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/RST
    RAMB18_X0Y32         FIFO18E1                                     f  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/RST
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2086, routed)        0.881     2.424    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/CLK
    RAMB18_X0Y32         FIFO18E1                                     r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/RDCLK
                         clock pessimism             -0.512     1.912    
    RAMB18_X0Y32         FIFO18E1 (Remov_fifo18e1_RDCLK_RST)
                                                     -0.589     1.323    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                         -1.323    
                         arrival time                           4.657    
  -------------------------------------------------------------------
                         slack                                  3.334    

Slack (MET) :             4.024ns  (arrival time - required time)
  Source:                 u_reset_sync_20mhz/s_rst_shift_reg[13]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/RST
                            (removal check against rising-edge clock s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        3.517ns  (logic 0.141ns (4.009%)  route 3.376ns (95.991%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.424ns
    Source Clock Delay      (SCD):    1.829ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2086, routed)        0.565     1.829    u_reset_sync_20mhz/i_clk_mhz
    SLICE_X43Y87         FDPE                                         r  u_reset_sync_20mhz/s_rst_shift_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y87         FDPE (Prop_fdpe_C_Q)         0.141     1.970 f  u_reset_sync_20mhz/s_rst_shift_reg[13]/Q
                         net (fo=1044, routed)        3.376     5.347    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/RST
    RAMB18_X0Y26         FIFO18E1                                     f  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/RST
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2086, routed)        0.881     2.424    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/CLK
    RAMB18_X0Y26         FIFO18E1                                     r  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/WRCLK
                         clock pessimism             -0.512     1.912    
    RAMB18_X0Y26         FIFO18E1 (Remov_fifo18e1_WRCLK_RST)
                                                     -0.589     1.323    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                         -1.323    
                         arrival time                           5.347    
  -------------------------------------------------------------------
                         slack                                  4.024    





