$comment
	File created using the following command:
		vcd file ALU_Test.msim.vcd -direction
$end
$date
	Thu Nov 17 12:16:27 2022
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module ALU_Test_vlg_vec_tst $end
$var reg 8 ! A [7:0] $end
$var reg 2 " ALU_Sel [1:0] $end
$var reg 8 # B [7:0] $end
$var wire 1 $ NZVC [3] $end
$var wire 1 % NZVC [2] $end
$var wire 1 & NZVC [1] $end
$var wire 1 ' NZVC [0] $end
$var wire 1 ( Result [7] $end
$var wire 1 ) Result [6] $end
$var wire 1 * Result [5] $end
$var wire 1 + Result [4] $end
$var wire 1 , Result [3] $end
$var wire 1 - Result [2] $end
$var wire 1 . Result [1] $end
$var wire 1 / Result [0] $end
$var wire 1 0 sampler $end
$scope module i1 $end
$var wire 1 1 gnd $end
$var wire 1 2 vcc $end
$var wire 1 3 unknown $end
$var tri1 1 4 devclrn $end
$var tri1 1 5 devpor $end
$var tri1 1 6 devoe $end
$var wire 1 7 Result[0]~output_o $end
$var wire 1 8 Result[1]~output_o $end
$var wire 1 9 Result[2]~output_o $end
$var wire 1 : Result[3]~output_o $end
$var wire 1 ; Result[4]~output_o $end
$var wire 1 < Result[5]~output_o $end
$var wire 1 = Result[6]~output_o $end
$var wire 1 > Result[7]~output_o $end
$var wire 1 ? NZVC[0]~output_o $end
$var wire 1 @ NZVC[1]~output_o $end
$var wire 1 A NZVC[2]~output_o $end
$var wire 1 B NZVC[3]~output_o $end
$var wire 1 C A[0]~input_o $end
$var wire 1 D B[0]~input_o $end
$var wire 1 E ALU_Sel[0]~input_o $end
$var wire 1 F ALU_Sel[1]~input_o $end
$var wire 1 G Add0|auto_generated|_~0_combout $end
$var wire 1 H Add0|auto_generated|result_int[0]~1_cout $end
$var wire 1 I Add0|auto_generated|result_int[1]~2_combout $end
$var wire 1 J ALU_Sel[1]~inputclkctrl_outclk $end
$var wire 1 K Result[0]$latch~combout $end
$var wire 1 L A[1]~input_o $end
$var wire 1 M B[1]~input_o $end
$var wire 1 N Add0|auto_generated|_~1_combout $end
$var wire 1 O Add0|auto_generated|result_int[1]~3 $end
$var wire 1 P Add0|auto_generated|result_int[2]~4_combout $end
$var wire 1 Q Result[1]$latch~combout $end
$var wire 1 R A[2]~input_o $end
$var wire 1 S B[2]~input_o $end
$var wire 1 T Add0|auto_generated|_~2_combout $end
$var wire 1 U Add0|auto_generated|result_int[2]~5 $end
$var wire 1 V Add0|auto_generated|result_int[3]~6_combout $end
$var wire 1 W Result[2]$latch~combout $end
$var wire 1 X B[3]~input_o $end
$var wire 1 Y Add0|auto_generated|_~3_combout $end
$var wire 1 Z A[3]~input_o $end
$var wire 1 [ Add0|auto_generated|result_int[3]~7 $end
$var wire 1 \ Add0|auto_generated|result_int[4]~8_combout $end
$var wire 1 ] Result[3]$latch~combout $end
$var wire 1 ^ B[4]~input_o $end
$var wire 1 _ Add0|auto_generated|_~4_combout $end
$var wire 1 ` A[4]~input_o $end
$var wire 1 a Add0|auto_generated|result_int[4]~9 $end
$var wire 1 b Add0|auto_generated|result_int[5]~10_combout $end
$var wire 1 c Result[4]$latch~combout $end
$var wire 1 d B[5]~input_o $end
$var wire 1 e Add0|auto_generated|_~5_combout $end
$var wire 1 f A[5]~input_o $end
$var wire 1 g Add0|auto_generated|result_int[5]~11 $end
$var wire 1 h Add0|auto_generated|result_int[6]~12_combout $end
$var wire 1 i Result[5]$latch~combout $end
$var wire 1 j A[6]~input_o $end
$var wire 1 k B[6]~input_o $end
$var wire 1 l Add0|auto_generated|_~6_combout $end
$var wire 1 m Add0|auto_generated|result_int[6]~13 $end
$var wire 1 n Add0|auto_generated|result_int[7]~14_combout $end
$var wire 1 o Result[6]$latch~combout $end
$var wire 1 p A[7]~input_o $end
$var wire 1 q B[7]~input_o $end
$var wire 1 r Add0|auto_generated|_~7_combout $end
$var wire 1 s Add0|auto_generated|result_int[7]~15 $end
$var wire 1 t Add0|auto_generated|result_int[8]~16_combout $end
$var wire 1 u Result[7]$latch~combout $end
$var wire 1 v Add0|auto_generated|result_int[8]~17 $end
$var wire 1 w Add0|auto_generated|result_int[9]~18_combout $end
$var wire 1 x NZVC[0]$latch~combout $end
$var wire 1 y Add0~1 $end
$var wire 1 z Add0~3 $end
$var wire 1 { Add0~5 $end
$var wire 1 | Add0~7 $end
$var wire 1 } Add0~9 $end
$var wire 1 ~ Add0~11 $end
$var wire 1 !! Add0~13 $end
$var wire 1 "! Add0~14_combout $end
$var wire 1 #! NZVC[1]~0_combout $end
$var wire 1 $! Add1~1 $end
$var wire 1 %! Add1~3 $end
$var wire 1 &! Add1~5 $end
$var wire 1 '! Add1~7 $end
$var wire 1 (! Add1~9 $end
$var wire 1 )! Add1~11 $end
$var wire 1 *! Add1~13 $end
$var wire 1 +! Add1~14_combout $end
$var wire 1 ,! LessThan0~1_cout $end
$var wire 1 -! LessThan0~3_cout $end
$var wire 1 .! LessThan0~5_cout $end
$var wire 1 /! LessThan0~7_cout $end
$var wire 1 0! LessThan0~9_cout $end
$var wire 1 1! LessThan0~11_cout $end
$var wire 1 2! LessThan0~13_cout $end
$var wire 1 3! LessThan0~14_combout $end
$var wire 1 4! NZVC[1]~1_combout $end
$var wire 1 5! NZVC[1]~2_combout $end
$var wire 1 6! NZVC[1]$latch~combout $end
$var wire 1 7! Add0~6_combout $end
$var wire 1 8! Add0~8_combout $end
$var wire 1 9! Add0~10_combout $end
$var wire 1 :! Add0~4_combout $end
$var wire 1 ;! NZVC[2]~7_combout $end
$var wire 1 <! Add0~12_combout $end
$var wire 1 =! Add0~2_combout $end
$var wire 1 >! Add0~0_combout $end
$var wire 1 ?! NZVC[2]~6_combout $end
$var wire 1 @! Add1~10_combout $end
$var wire 1 A! Add1~6_combout $end
$var wire 1 B! Add1~4_combout $end
$var wire 1 C! Add1~8_combout $end
$var wire 1 D! NZVC[2]~4_combout $end
$var wire 1 E! Add1~12_combout $end
$var wire 1 F! Add1~2_combout $end
$var wire 1 G! Add1~0_combout $end
$var wire 1 H! NZVC[2]~3_combout $end
$var wire 1 I! NZVC[2]~5_combout $end
$var wire 1 J! NZVC[2]~8_combout $end
$var wire 1 K! NZVC[2]$latch~combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b11 !
b1 "
b10000011 #
1'
0&
0%
1$
0/
0.
0-
0,
0+
0*
0)
1(
x0
01
12
x3
14
15
16
07
08
09
0:
0;
0<
0=
1>
1?
0@
0A
1B
1C
1D
1E
0F
0G
1H
0I
0J
0K
1L
1M
0N
0O
0P
0Q
0R
0S
1T
1U
0V
0W
0X
1Y
0Z
0[
0\
0]
0^
1_
0`
1a
0b
0c
0d
1e
0f
0g
0h
0i
0j
0k
1l
1m
0n
0o
0p
1q
0r
0s
1t
1u
0v
1w
1x
1y
0z
0{
1|
0}
1~
0!!
1"!
0#!
1$!
0%!
1&!
0'!
1(!
0)!
1*!
1+!
0,!
1-!
0.!
1/!
00!
11!
02!
13!
04!
05!
06!
07!
08!
09!
1:!
0;!
0<!
1=!
0>!
0?!
0@!
0A!
0B!
0C!
1D!
0E!
0F!
0G!
0H!
0I!
0J!
0K!
$end
#1000000
