#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Sun Dec  4 18:07:13 2016
# Process ID: 10874
# Log file: /afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/vivado.log
# Journal file: /afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/vivado.jou
#-----------------------------------------------------------
start_gui
create_project project_1 /afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_1 -part xc7z020clg484-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/afs/ece/support/xilinx/xilinx.release/Vivado/data/ip'.
set_property board_part em.avnet.com:zed:part0:1.3 [current_project]
set_property simulator_language Verilog [current_project]
add_files -norecurse {/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/sin_lut.vh /afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/phinc_lut.vh /afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/exp_lut.vh}
add_files -norecurse {/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/jt51_noise_lfsr.v /afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/jt51_acc.v /afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/jt51_phinc_rom.v /afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/jt51_sum_op.v /afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/jt51_sh2.v /afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/jt51.v /afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/jt51_phasegen.v /afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/jt51_op.v /afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/jt51_timers.v /afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/jt51_exptable.v /afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/jt51_lfo.v /afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/jt51_lfo_lfsr.v /afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/jt51_noise.v /afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/jt51_reg.v /afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/jt51_sh.v /afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/jt51_mmr.v /afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/jt51_lin2exp.v /afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/jt51_exp2lin.v /afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/jt51_envelope.v /afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/jt51_sintable.v /afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/jt51_pm.v /afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/jt51_top.sv}
import_files -force -norecurse
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
launch_runs synth_1 -jobs 4
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_1/project_1.srcs/sources_1/imports/jt51_synth/jt51.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_1/project_1.srcs/sources_1/imports/jt51_synth/jt51.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_1/project_1.srcs/sources_1/imports/jt51_synth/jt51_acc.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_1/project_1.srcs/sources_1/imports/jt51_synth/jt51_acc.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_1/project_1.srcs/sources_1/imports/jt51_synth/jt51_envelope.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_1/project_1.srcs/sources_1/imports/jt51_synth/jt51_envelope.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_1/project_1.srcs/sources_1/imports/jt51_synth/jt51_exp2lin.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_1/project_1.srcs/sources_1/imports/jt51_synth/jt51_exp2lin.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_1/project_1.srcs/sources_1/imports/jt51_synth/jt51_exptable.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_1/project_1.srcs/sources_1/imports/jt51_synth/jt51_exptable.v:1]
INFO: [HDL 9-1065] Parsing verilog file "exp_lut.vh" included at line 30. [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_1/project_1.srcs/sources_1/imports/jt51_synth/jt51_exptable.v:30]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_1/project_1.srcs/sources_1/imports/jt51_synth/jt51_lfo.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_1/project_1.srcs/sources_1/imports/jt51_synth/jt51_lfo.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_1/project_1.srcs/sources_1/imports/jt51_synth/jt51_lfo_lfsr.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_1/project_1.srcs/sources_1/imports/jt51_synth/jt51_lfo_lfsr.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_1/project_1.srcs/sources_1/imports/jt51_synth/jt51_lin2exp.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_1/project_1.srcs/sources_1/imports/jt51_synth/jt51_lin2exp.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_1/project_1.srcs/sources_1/imports/jt51_synth/jt51_mmr.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_1/project_1.srcs/sources_1/imports/jt51_synth/jt51_mmr.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_1/project_1.srcs/sources_1/imports/jt51_synth/jt51_noise.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_1/project_1.srcs/sources_1/imports/jt51_synth/jt51_noise.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_1/project_1.srcs/sources_1/imports/jt51_synth/jt51_noise_lfsr.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_1/project_1.srcs/sources_1/imports/jt51_synth/jt51_noise_lfsr.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_1/project_1.srcs/sources_1/imports/jt51_synth/jt51_op.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_1/project_1.srcs/sources_1/imports/jt51_synth/jt51_op.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_1/project_1.srcs/sources_1/imports/jt51_synth/jt51_phasegen.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_1/project_1.srcs/sources_1/imports/jt51_synth/jt51_phasegen.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_1/project_1.srcs/sources_1/imports/jt51_synth/jt51_phinc_rom.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_1/project_1.srcs/sources_1/imports/jt51_synth/jt51_phinc_rom.v:1]
INFO: [HDL 9-1065] Parsing verilog file "phinc_lut.vh" included at line 31. [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_1/project_1.srcs/sources_1/imports/jt51_synth/jt51_phinc_rom.v:31]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_1/project_1.srcs/sources_1/imports/jt51_synth/jt51_pm.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_1/project_1.srcs/sources_1/imports/jt51_synth/jt51_pm.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_1/project_1.srcs/sources_1/imports/jt51_synth/jt51_reg.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_1/project_1.srcs/sources_1/imports/jt51_synth/jt51_reg.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_1/project_1.srcs/sources_1/imports/jt51_synth/jt51_sh.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_1/project_1.srcs/sources_1/imports/jt51_synth/jt51_sh.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_1/project_1.srcs/sources_1/imports/jt51_synth/jt51_sh2.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_1/project_1.srcs/sources_1/imports/jt51_synth/jt51_sh2.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_1/project_1.srcs/sources_1/imports/jt51_synth/jt51_sintable.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_1/project_1.srcs/sources_1/imports/jt51_synth/jt51_sintable.v:1]
INFO: [HDL 9-1065] Parsing verilog file "sin_lut.vh" included at line 29. [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_1/project_1.srcs/sources_1/imports/jt51_synth/jt51_sintable.v:29]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_1/project_1.srcs/sources_1/imports/jt51_synth/jt51_sum_op.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_1/project_1.srcs/sources_1/imports/jt51_synth/jt51_sum_op.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_1/project_1.srcs/sources_1/imports/jt51_synth/jt51_timers.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_1/project_1.srcs/sources_1/imports/jt51_synth/jt51_timers.v:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_1/project_1.srcs/sources_1/imports/jt51_synth/jt51_top.sv" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_1/project_1.srcs/sources_1/imports/jt51_synth/jt51_top.sv:1]
[Sun Dec  4 18:09:11 2016] Launched synth_1...
Run output will be captured here: /afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_1/project_1.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Sun Dec  4 18:09:39 2016] Launched impl_1...
Run output will be captured here: /afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_1/project_1.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 92 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.2
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.09 . Memory (MB): peak = 6149.477 ; gain = 1.000 ; free physical = 7597 ; free virtual = 21026
Restored from archive | CPU: 0.080000 secs | Memory: 1.630974 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.09 . Memory (MB): peak = 6149.477 ; gain = 1.000 ; free physical = 7597 ; free virtual = 21026
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 5 instances

open_run: Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 6298.062 ; gain = 386.281 ; free physical = 7456 ; free virtual = 20878
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_1/project_1.srcs/sources_1/imports/jt51_synth/jt51.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_1/project_1.srcs/sources_1/imports/jt51_synth/jt51.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_1/project_1.srcs/sources_1/imports/jt51_synth/jt51_acc.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_1/project_1.srcs/sources_1/imports/jt51_synth/jt51_acc.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_1/project_1.srcs/sources_1/imports/jt51_synth/jt51_envelope.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_1/project_1.srcs/sources_1/imports/jt51_synth/jt51_envelope.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_1/project_1.srcs/sources_1/imports/jt51_synth/jt51_exp2lin.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_1/project_1.srcs/sources_1/imports/jt51_synth/jt51_exp2lin.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_1/project_1.srcs/sources_1/imports/jt51_synth/jt51_exptable.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_1/project_1.srcs/sources_1/imports/jt51_synth/jt51_exptable.v:1]
INFO: [HDL 9-1065] Parsing verilog file "exp_lut.vh" included at line 30. [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_1/project_1.srcs/sources_1/imports/jt51_synth/jt51_exptable.v:30]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_1/project_1.srcs/sources_1/imports/jt51_synth/jt51_lfo.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_1/project_1.srcs/sources_1/imports/jt51_synth/jt51_lfo.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_1/project_1.srcs/sources_1/imports/jt51_synth/jt51_lfo_lfsr.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_1/project_1.srcs/sources_1/imports/jt51_synth/jt51_lfo_lfsr.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_1/project_1.srcs/sources_1/imports/jt51_synth/jt51_lin2exp.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_1/project_1.srcs/sources_1/imports/jt51_synth/jt51_lin2exp.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_1/project_1.srcs/sources_1/imports/jt51_synth/jt51_mmr.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_1/project_1.srcs/sources_1/imports/jt51_synth/jt51_mmr.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_1/project_1.srcs/sources_1/imports/jt51_synth/jt51_noise.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_1/project_1.srcs/sources_1/imports/jt51_synth/jt51_noise.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_1/project_1.srcs/sources_1/imports/jt51_synth/jt51_noise_lfsr.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_1/project_1.srcs/sources_1/imports/jt51_synth/jt51_noise_lfsr.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_1/project_1.srcs/sources_1/imports/jt51_synth/jt51_op.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_1/project_1.srcs/sources_1/imports/jt51_synth/jt51_op.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_1/project_1.srcs/sources_1/imports/jt51_synth/jt51_phasegen.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_1/project_1.srcs/sources_1/imports/jt51_synth/jt51_phasegen.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_1/project_1.srcs/sources_1/imports/jt51_synth/jt51_phinc_rom.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_1/project_1.srcs/sources_1/imports/jt51_synth/jt51_phinc_rom.v:1]
INFO: [HDL 9-1065] Parsing verilog file "phinc_lut.vh" included at line 31. [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_1/project_1.srcs/sources_1/imports/jt51_synth/jt51_phinc_rom.v:31]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_1/project_1.srcs/sources_1/imports/jt51_synth/jt51_pm.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_1/project_1.srcs/sources_1/imports/jt51_synth/jt51_pm.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_1/project_1.srcs/sources_1/imports/jt51_synth/jt51_reg.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_1/project_1.srcs/sources_1/imports/jt51_synth/jt51_reg.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_1/project_1.srcs/sources_1/imports/jt51_synth/jt51_sh.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_1/project_1.srcs/sources_1/imports/jt51_synth/jt51_sh.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_1/project_1.srcs/sources_1/imports/jt51_synth/jt51_sh2.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_1/project_1.srcs/sources_1/imports/jt51_synth/jt51_sh2.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_1/project_1.srcs/sources_1/imports/jt51_synth/jt51_sintable.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_1/project_1.srcs/sources_1/imports/jt51_synth/jt51_sintable.v:1]
INFO: [HDL 9-1065] Parsing verilog file "sin_lut.vh" included at line 29. [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_1/project_1.srcs/sources_1/imports/jt51_synth/jt51_sintable.v:29]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_1/project_1.srcs/sources_1/imports/jt51_synth/jt51_sum_op.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_1/project_1.srcs/sources_1/imports/jt51_synth/jt51_sum_op.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_1/project_1.srcs/sources_1/imports/jt51_synth/jt51_timers.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_1/project_1.srcs/sources_1/imports/jt51_synth/jt51_timers.v:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_1/project_1.srcs/sources_1/imports/jt51_synth/jt51_top.sv" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_1/project_1.srcs/sources_1/imports/jt51_synth/jt51_top.sv:1]
[Sun Dec  4 18:11:06 2016] Launched synth_1...
Run output will be captured here: /afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_1/project_1.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Sun Dec  4 18:11:34 2016] Launched impl_1...
Run output will be captured here: /afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_1/project_1.runs/impl_1/runme.log
close_design
open_run impl_1
INFO: [Netlist 29-17] Analyzing 92 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.08 . Memory (MB): peak = 6613.590 ; gain = 0.000 ; free physical = 7103 ; free virtual = 20535
Restored from archive | CPU: 0.090000 secs | Memory: 1.620499 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.08 . Memory (MB): peak = 6613.590 ; gain = 0.000 ; free physical = 7103 ; free virtual = 20535
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 5 instances

WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_1/project_1.srcs/sources_1/imports/jt51_synth/jt51.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_1/project_1.srcs/sources_1/imports/jt51_synth/jt51.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_1/project_1.srcs/sources_1/imports/jt51_synth/jt51_acc.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_1/project_1.srcs/sources_1/imports/jt51_synth/jt51_acc.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_1/project_1.srcs/sources_1/imports/jt51_synth/jt51_envelope.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_1/project_1.srcs/sources_1/imports/jt51_synth/jt51_envelope.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_1/project_1.srcs/sources_1/imports/jt51_synth/jt51_exp2lin.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_1/project_1.srcs/sources_1/imports/jt51_synth/jt51_exp2lin.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_1/project_1.srcs/sources_1/imports/jt51_synth/jt51_exptable.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_1/project_1.srcs/sources_1/imports/jt51_synth/jt51_exptable.v:1]
INFO: [HDL 9-1065] Parsing verilog file "exp_lut.vh" included at line 30. [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_1/project_1.srcs/sources_1/imports/jt51_synth/jt51_exptable.v:30]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_1/project_1.srcs/sources_1/imports/jt51_synth/jt51_lfo.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_1/project_1.srcs/sources_1/imports/jt51_synth/jt51_lfo.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_1/project_1.srcs/sources_1/imports/jt51_synth/jt51_lfo_lfsr.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_1/project_1.srcs/sources_1/imports/jt51_synth/jt51_lfo_lfsr.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_1/project_1.srcs/sources_1/imports/jt51_synth/jt51_lin2exp.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_1/project_1.srcs/sources_1/imports/jt51_synth/jt51_lin2exp.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_1/project_1.srcs/sources_1/imports/jt51_synth/jt51_mmr.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_1/project_1.srcs/sources_1/imports/jt51_synth/jt51_mmr.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_1/project_1.srcs/sources_1/imports/jt51_synth/jt51_noise.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_1/project_1.srcs/sources_1/imports/jt51_synth/jt51_noise.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_1/project_1.srcs/sources_1/imports/jt51_synth/jt51_noise_lfsr.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_1/project_1.srcs/sources_1/imports/jt51_synth/jt51_noise_lfsr.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_1/project_1.srcs/sources_1/imports/jt51_synth/jt51_op.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_1/project_1.srcs/sources_1/imports/jt51_synth/jt51_op.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_1/project_1.srcs/sources_1/imports/jt51_synth/jt51_phasegen.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_1/project_1.srcs/sources_1/imports/jt51_synth/jt51_phasegen.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_1/project_1.srcs/sources_1/imports/jt51_synth/jt51_phinc_rom.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_1/project_1.srcs/sources_1/imports/jt51_synth/jt51_phinc_rom.v:1]
INFO: [HDL 9-1065] Parsing verilog file "phinc_lut.vh" included at line 31. [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_1/project_1.srcs/sources_1/imports/jt51_synth/jt51_phinc_rom.v:31]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_1/project_1.srcs/sources_1/imports/jt51_synth/jt51_pm.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_1/project_1.srcs/sources_1/imports/jt51_synth/jt51_pm.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_1/project_1.srcs/sources_1/imports/jt51_synth/jt51_reg.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_1/project_1.srcs/sources_1/imports/jt51_synth/jt51_reg.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_1/project_1.srcs/sources_1/imports/jt51_synth/jt51_sh.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_1/project_1.srcs/sources_1/imports/jt51_synth/jt51_sh.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_1/project_1.srcs/sources_1/imports/jt51_synth/jt51_sh2.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_1/project_1.srcs/sources_1/imports/jt51_synth/jt51_sh2.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_1/project_1.srcs/sources_1/imports/jt51_synth/jt51_sintable.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_1/project_1.srcs/sources_1/imports/jt51_synth/jt51_sintable.v:1]
INFO: [HDL 9-1065] Parsing verilog file "sin_lut.vh" included at line 29. [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_1/project_1.srcs/sources_1/imports/jt51_synth/jt51_sintable.v:29]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_1/project_1.srcs/sources_1/imports/jt51_synth/jt51_sum_op.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_1/project_1.srcs/sources_1/imports/jt51_synth/jt51_sum_op.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_1/project_1.srcs/sources_1/imports/jt51_synth/jt51_timers.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_1/project_1.srcs/sources_1/imports/jt51_synth/jt51_timers.v:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_1/project_1.srcs/sources_1/imports/jt51_synth/jt51_top.sv" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_1/project_1.srcs/sources_1/imports/jt51_synth/jt51_top.sv:1]
[Sun Dec  4 18:19:58 2016] Launched synth_1...
Run output will be captured here: /afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_1/project_1.runs/synth_1/runme.log
close_design
reset_run synth_1
launch_runs impl_1 -jobs 4
[Sun Dec  4 18:24:43 2016] Launched synth_1...
Run output will be captured here: /afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_1/project_1.runs/synth_1/runme.log
[Sun Dec  4 18:24:43 2016] Launched impl_1...
Run output will be captured here: /afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_1/project_1.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 92 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.08 . Memory (MB): peak = 6621.598 ; gain = 0.000 ; free physical = 7110 ; free virtual = 20543
Restored from archive | CPU: 0.090000 secs | Memory: 1.620499 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.08 . Memory (MB): peak = 6621.598 ; gain = 0.000 ; free physical = 7110 ; free virtual = 20543
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 5 instances

WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_1/project_1.srcs/sources_1/imports/jt51_synth/jt51.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_1/project_1.srcs/sources_1/imports/jt51_synth/jt51.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_1/project_1.srcs/sources_1/imports/jt51_synth/jt51_acc.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_1/project_1.srcs/sources_1/imports/jt51_synth/jt51_acc.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_1/project_1.srcs/sources_1/imports/jt51_synth/jt51_envelope.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_1/project_1.srcs/sources_1/imports/jt51_synth/jt51_envelope.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_1/project_1.srcs/sources_1/imports/jt51_synth/jt51_exp2lin.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_1/project_1.srcs/sources_1/imports/jt51_synth/jt51_exp2lin.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_1/project_1.srcs/sources_1/imports/jt51_synth/jt51_exptable.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_1/project_1.srcs/sources_1/imports/jt51_synth/jt51_exptable.v:1]
INFO: [HDL 9-1065] Parsing verilog file "exp_lut.vh" included at line 30. [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_1/project_1.srcs/sources_1/imports/jt51_synth/jt51_exptable.v:30]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_1/project_1.srcs/sources_1/imports/jt51_synth/jt51_lfo.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_1/project_1.srcs/sources_1/imports/jt51_synth/jt51_lfo.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_1/project_1.srcs/sources_1/imports/jt51_synth/jt51_lfo_lfsr.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_1/project_1.srcs/sources_1/imports/jt51_synth/jt51_lfo_lfsr.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_1/project_1.srcs/sources_1/imports/jt51_synth/jt51_lin2exp.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_1/project_1.srcs/sources_1/imports/jt51_synth/jt51_lin2exp.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_1/project_1.srcs/sources_1/imports/jt51_synth/jt51_mmr.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_1/project_1.srcs/sources_1/imports/jt51_synth/jt51_mmr.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_1/project_1.srcs/sources_1/imports/jt51_synth/jt51_noise.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_1/project_1.srcs/sources_1/imports/jt51_synth/jt51_noise.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_1/project_1.srcs/sources_1/imports/jt51_synth/jt51_noise_lfsr.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_1/project_1.srcs/sources_1/imports/jt51_synth/jt51_noise_lfsr.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_1/project_1.srcs/sources_1/imports/jt51_synth/jt51_op.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_1/project_1.srcs/sources_1/imports/jt51_synth/jt51_op.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_1/project_1.srcs/sources_1/imports/jt51_synth/jt51_phasegen.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_1/project_1.srcs/sources_1/imports/jt51_synth/jt51_phasegen.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_1/project_1.srcs/sources_1/imports/jt51_synth/jt51_phinc_rom.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_1/project_1.srcs/sources_1/imports/jt51_synth/jt51_phinc_rom.v:1]
INFO: [HDL 9-1065] Parsing verilog file "phinc_lut.vh" included at line 31. [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_1/project_1.srcs/sources_1/imports/jt51_synth/jt51_phinc_rom.v:31]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_1/project_1.srcs/sources_1/imports/jt51_synth/jt51_pm.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_1/project_1.srcs/sources_1/imports/jt51_synth/jt51_pm.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_1/project_1.srcs/sources_1/imports/jt51_synth/jt51_reg.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_1/project_1.srcs/sources_1/imports/jt51_synth/jt51_reg.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_1/project_1.srcs/sources_1/imports/jt51_synth/jt51_sh.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_1/project_1.srcs/sources_1/imports/jt51_synth/jt51_sh.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_1/project_1.srcs/sources_1/imports/jt51_synth/jt51_sh2.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_1/project_1.srcs/sources_1/imports/jt51_synth/jt51_sh2.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_1/project_1.srcs/sources_1/imports/jt51_synth/jt51_sintable.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_1/project_1.srcs/sources_1/imports/jt51_synth/jt51_sintable.v:1]
INFO: [HDL 9-1065] Parsing verilog file "sin_lut.vh" included at line 29. [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_1/project_1.srcs/sources_1/imports/jt51_synth/jt51_sintable.v:29]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_1/project_1.srcs/sources_1/imports/jt51_synth/jt51_sum_op.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_1/project_1.srcs/sources_1/imports/jt51_synth/jt51_sum_op.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_1/project_1.srcs/sources_1/imports/jt51_synth/jt51_timers.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_1/project_1.srcs/sources_1/imports/jt51_synth/jt51_timers.v:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_1/project_1.srcs/sources_1/imports/jt51_synth/jt51_top.sv" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_1/project_1.srcs/sources_1/imports/jt51_synth/jt51_top.sv:1]
[Sun Dec  4 18:26:30 2016] Launched synth_1...
Run output will be captured here: /afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_1/project_1.runs/synth_1/runme.log
close_design
launch_runs impl_1 -jobs 4
[Sun Dec  4 18:26:58 2016] Launched impl_1...
Run output will be captured here: /afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_1/project_1.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 135 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.14 . Memory (MB): peak = 6623.590 ; gain = 0.000 ; free physical = 7077 ; free virtual = 20516
Restored from archive | CPU: 0.140000 secs | Memory: 2.920174 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.14 . Memory (MB): peak = 6623.590 ; gain = 0.000 ; free physical = 7077 ; free virtual = 20516
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 5 instances

WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sun Dec  4 18:28:30 2016] Launched synth_1...
Run output will be captured here: /afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_1/project_1.runs/synth_1/runme.log
[Sun Dec  4 18:28:30 2016] Launched impl_1...
Run output will be captured here: /afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_1/project_1.runs/impl_1/runme.log
close_project
****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source /afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_1/project_1.hw/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-186] '/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_1/project_1.hw/webtalk/usage_statistics_ext_labtool.xml' has been successfully sent to Xilinx on Sun Dec  4 18:34:24 2016. For additional details about this file, please refer to the WebTalk help file at /afs/ece/support/xilinx/xilinx.release/Vivado/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sun Dec  4 18:34:24 2016...
open_project /afs/ece.cmu.edu/usr/yiyiz/Private/MM545/audio_top/audio_top.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/afs/ece/support/xilinx/xilinx.release/Vivado/data/ip'.
exit
INFO: [Common 17-206] Exiting Vivado at Sun Dec  4 19:24:24 2016...
