
*** Running vivado
    with args -log lab3_assignment_main.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source lab3_assignment_main.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source lab3_assignment_main.tcl -notrace
Command: synth_design -top lab3_assignment_main -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8476 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 356.168 ; gain = 99.363
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'lab3_assignment_main' [C:/Users/daryl/lab3_assignment/lab3_assignment.srcs/sources_1/new/lab3_assignment_main.v:23]
INFO: [Synth 8-6157] synthesizing module 'lab3_assignment_5hz' [C:/Users/daryl/lab3_assignment/lab3_assignment.srcs/sources_1/new/lab3_assignment_25mhz.v:23]
INFO: [Synth 8-6155] done synthesizing module 'lab3_assignment_5hz' (1#1) [C:/Users/daryl/lab3_assignment/lab3_assignment.srcs/sources_1/new/lab3_assignment_25mhz.v:23]
INFO: [Synth 8-6157] synthesizing module 'lab3_assignment_Clk1Hz' [C:/Users/daryl/lab3_assignment/lab3_assignment.srcs/sources_1/new/lab3_assignment_Clk1Hz.v:23]
INFO: [Synth 8-6155] done synthesizing module 'lab3_assignment_Clk1Hz' (2#1) [C:/Users/daryl/lab3_assignment/lab3_assignment.srcs/sources_1/new/lab3_assignment_Clk1Hz.v:23]
INFO: [Synth 8-6157] synthesizing module 'lab3_assignment_Clk10Hz' [C:/Users/daryl/lab3_assignment/lab3_assignment.srcs/sources_1/new/lab3_assignment_Clk10Hz.v:23]
INFO: [Synth 8-6155] done synthesizing module 'lab3_assignment_Clk10Hz' (3#1) [C:/Users/daryl/lab3_assignment/lab3_assignment.srcs/sources_1/new/lab3_assignment_Clk10Hz.v:23]
INFO: [Synth 8-6157] synthesizing module 'lab3_assignment_Clk100Hz' [C:/Users/daryl/lab3_assignment/lab3_assignment.srcs/sources_1/new/lab3_assignment_Clk100Hz.v:23]
WARNING: [Synth 8-6014] Unused sequential element Count2_reg was removed.  [C:/Users/daryl/lab3_assignment/lab3_assignment.srcs/sources_1/new/lab3_assignment_Clk100Hz.v:33]
INFO: [Synth 8-6155] done synthesizing module 'lab3_assignment_Clk100Hz' (4#1) [C:/Users/daryl/lab3_assignment/lab3_assignment.srcs/sources_1/new/lab3_assignment_Clk100Hz.v:23]
INFO: [Synth 8-6157] synthesizing module 'lab3_assignment_Clk1kHz' [C:/Users/daryl/lab3_assignment/lab3_assignment.srcs/sources_1/new/lab3_assignment_Clk1kHz.v:23]
INFO: [Synth 8-6155] done synthesizing module 'lab3_assignment_Clk1kHz' (5#1) [C:/Users/daryl/lab3_assignment/lab3_assignment.srcs/sources_1/new/lab3_assignment_Clk1kHz.v:23]
INFO: [Synth 8-6157] synthesizing module 'lab3_led_count_increase' [C:/Users/daryl/lab3_assignment/lab3_assignment.srcs/sources_1/new/lab3_led_count_increase.v:23]
INFO: [Synth 8-6155] done synthesizing module 'lab3_led_count_increase' (6#1) [C:/Users/daryl/lab3_assignment/lab3_assignment.srcs/sources_1/new/lab3_led_count_increase.v:23]
INFO: [Synth 8-6157] synthesizing module 'lab3_which_led_blinks' [C:/Users/daryl/lab3_assignment/lab3_assignment.srcs/sources_1/new/lab3_which_led_blinks.v:23]
INFO: [Synth 8-6155] done synthesizing module 'lab3_which_led_blinks' (7#1) [C:/Users/daryl/lab3_assignment/lab3_assignment.srcs/sources_1/new/lab3_which_led_blinks.v:23]
INFO: [Synth 8-6157] synthesizing module 'lab3_assignment_unlock' [C:/Users/daryl/lab3_assignment/lab3_assignment.srcs/sources_1/new/lab3_assignment_unlock.v:23]
INFO: [Synth 8-6157] synthesizing module 'lab3_assignment_unlocked_mode' [C:/Users/daryl/lab3_assignment/lab3_assignment.srcs/sources_1/new/lab3_assignment_unlocked_mode.v:23]
INFO: [Synth 8-6157] synthesizing module 'lab3_assignment_cycling' [C:/Users/daryl/lab3_assignment/lab3_assignment.srcs/sources_1/new/lab3_assignment_cycling.v:23]
INFO: [Synth 8-6155] done synthesizing module 'lab3_assignment_cycling' (8#1) [C:/Users/daryl/lab3_assignment/lab3_assignment.srcs/sources_1/new/lab3_assignment_cycling.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/daryl/lab3_assignment/lab3_assignment.srcs/sources_1/new/lab3_assignment_unlocked_mode.v:49]
INFO: [Synth 8-6155] done synthesizing module 'lab3_assignment_unlocked_mode' (9#1) [C:/Users/daryl/lab3_assignment/lab3_assignment.srcs/sources_1/new/lab3_assignment_unlocked_mode.v:23]
INFO: [Synth 8-6155] done synthesizing module 'lab3_assignment_unlock' (10#1) [C:/Users/daryl/lab3_assignment/lab3_assignment.srcs/sources_1/new/lab3_assignment_unlock.v:23]
INFO: [Synth 8-6157] synthesizing module 'lab3_assignment_switch15counter' [C:/Users/daryl/lab3_assignment/lab3_assignment.srcs/sources_1/new/lab3_assignment_switch15counter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'lab3_assignment_switch15counter' (11#1) [C:/Users/daryl/lab3_assignment/lab3_assignment.srcs/sources_1/new/lab3_assignment_switch15counter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'lab3_assignment_main' (12#1) [C:/Users/daryl/lab3_assignment/lab3_assignment.srcs/sources_1/new/lab3_assignment_main.v:23]
WARNING: [Synth 8-3917] design lab3_assignment_main has port dp driven by constant 1
WARNING: [Synth 8-3331] design lab3_assignment_unlock has unconnected port right
WARNING: [Synth 8-3331] design lab3_assignment_unlock has unconnected port center
WARNING: [Synth 8-3331] design lab3_assignment_unlock has unconnected port Clk1Hz
WARNING: [Synth 8-3331] design lab3_assignment_unlock has unconnected port led[6]
WARNING: [Synth 8-3331] design lab3_assignment_unlock has unconnected port led[5]
WARNING: [Synth 8-3331] design lab3_assignment_unlock has unconnected port led[4]
WARNING: [Synth 8-3331] design lab3_assignment_unlock has unconnected port led[3]
WARNING: [Synth 8-3331] design lab3_assignment_unlock has unconnected port led[2]
WARNING: [Synth 8-3331] design lab3_assignment_unlock has unconnected port led[1]
WARNING: [Synth 8-3331] design lab3_assignment_unlock has unconnected port led[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 411.137 ; gain = 154.332
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 411.137 ; gain = 154.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 411.137 ; gain = 154.332
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/daryl/lab3_assignment/lab3_assignment.srcs/constrs_1/new/lab3_assignment_constraints.xdc]
Finished Parsing XDC File [C:/Users/daryl/lab3_assignment/lab3_assignment.srcs/constrs_1/new/lab3_assignment_constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/daryl/lab3_assignment/lab3_assignment.srcs/constrs_1/new/lab3_assignment_constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/lab3_assignment_main_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/lab3_assignment_main_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 745.820 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 745.820 ; gain = 489.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 745.820 ; gain = 489.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 745.820 ; gain = 489.016
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "Count0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Clk5Hz0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Count0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Count20" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Clk1Hz0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Clk2Hz0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Count0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Count20" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Clk10Hz0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Clk20Hz0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Count0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Clk100Hz0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Count0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Clk1kHz0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "seg" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "sw15Count0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 745.820 ; gain = 489.016
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 7     
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 8     
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 5     
	   5 Input      7 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 19    
	   4 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module lab3_assignment_5hz 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lab3_assignment_Clk1Hz 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module lab3_assignment_Clk10Hz 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module lab3_assignment_Clk100Hz 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lab3_assignment_Clk1kHz 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lab3_led_count_increase 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module lab3_which_led_blinks 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module lab3_assignment_cycling 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module lab3_assignment_unlocked_mode 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      7 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module lab3_assignment_unlock 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 5     
	   5 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   8 Input      1 Bit        Muxes := 1     
Module lab3_assignment_switch15counter 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5545] ROM "ma0/Count0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ma0/Clk5Hz0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "fa0/Count0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "fa0/Clk1Hz0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "fa0/Count20" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "fa0/Clk2Hz0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "fa1/Count0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "fa1/Clk10Hz0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "fa1/Count20" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "fa1/Clk20Hz0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "fa2/Count0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "fa2/Clk100Hz0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "fa3/Count0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "fa3/Clk1kHz0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "fa7/sw15Count0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3917] design lab3_assignment_main has port dp driven by constant 1
WARNING: [Synth 8-3331] design lab3_assignment_main has unconnected port right
WARNING: [Synth 8-3331] design lab3_assignment_main has unconnected port center
INFO: [Synth 8-3886] merging instance 'fa6/ma0/an_reg[1]' (FDE) to 'fa6/ma0/seg_reg[5]'
INFO: [Synth 8-3886] merging instance 'fa6/ma0/an_reg[3]' (FDE) to 'fa6/ma0/seg_reg[0]'
INFO: [Synth 8-3886] merging instance 'fa6/ma0/seg_reg[0]' (FDE) to 'fa6/ma0/seg_reg[1]'
INFO: [Synth 8-3886] merging instance 'fa6/ma0/seg_reg[1]' (FDE) to 'fa6/ma0/seg_reg[6]'
INFO: [Synth 8-3886] merging instance 'fa6/ma0/seg_reg[2]' (FDE) to 'fa6/ma0/seg_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fa6/ma0/seg_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\fa6/ma0/seg_reg[6] )
WARNING: [Synth 8-3332] Sequential element (fa6/ma0/seg_reg[4]) is unused and will be removed from module lab3_assignment_main.
WARNING: [Synth 8-3332] Sequential element (fa6/ma0/seg_reg[6]) is unused and will be removed from module lab3_assignment_main.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 745.820 ; gain = 489.016
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 745.820 ; gain = 489.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 760.652 ; gain = 503.848
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 763.938 ; gain = 507.133
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 763.938 ; gain = 507.133
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 763.938 ; gain = 507.133
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 763.938 ; gain = 507.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 763.938 ; gain = 507.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 763.938 ; gain = 507.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 763.938 ; gain = 507.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |    64|
|3     |LUT1   |    12|
|4     |LUT2   |    14|
|5     |LUT3   |     8|
|6     |LUT4   |    49|
|7     |LUT5   |    28|
|8     |LUT6   |    59|
|9     |FDRE   |   330|
|10    |FDSE   |     7|
|11    |IBUF   |     8|
|12    |OBUF   |    21|
+------+-------+------+

Report Instance Areas: 
+------+----------+--------------------------------+------+
|      |Instance  |Module                          |Cells |
+------+----------+--------------------------------+------+
|1     |top       |                                |   602|
|2     |  fa0     |lab3_assignment_Clk1Hz          |   108|
|3     |  fa1     |lab3_assignment_Clk10Hz         |   107|
|4     |  fa2     |lab3_assignment_Clk100Hz        |    55|
|5     |  fa3     |lab3_assignment_Clk1kHz         |    52|
|6     |  fa4     |lab3_led_count_increase         |    31|
|7     |  fa5     |lab3_which_led_blinks           |     8|
|8     |  fa6     |lab3_assignment_unlock          |   107|
|9     |    ma0   |lab3_assignment_unlocked_mode   |    22|
|10    |      ca0 |lab3_assignment_cycling         |     8|
|11    |  fa7     |lab3_assignment_switch15counter |    50|
|12    |  ma0     |lab3_assignment_5hz             |    53|
+------+----------+--------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 763.938 ; gain = 507.133
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 5 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 763.938 ; gain = 172.449
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 763.938 ; gain = 507.133
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 72 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
75 Infos, 17 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 763.938 ; gain = 520.148
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/daryl/lab3_assignment/lab3_assignment.runs/synth_1/lab3_assignment_main.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file lab3_assignment_main_utilization_synth.rpt -pb lab3_assignment_main_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 763.938 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Sep 24 12:21:41 2023...
