\documentclass[10pt, a4paper]{article}

\input{cv-themes/theme_selection.tex}

%----------------------------------------------------------------------------------------
%	 THEMES
%----------------------------------------------------------------------------------------

% beige, blue, bw, coral, earth, framed, gray, minimal, onyx, plain
\theme{gray}

%----------------------------------------------------------------------------------------
%	 PERSONAL INFORMATION
%----------------------------------------------------------------------------------------

\name{Akbar Baghbani}
\jobtitle{DSP Engineer \\ Fpga Designer}
\profilepic{akbar\_2.jpg}
\aboutdesc{Experienced Senior Engineer specializing in FPGA design, digital signal processing, and high-speed electronics. 
Expert in wireless communication protocols, embedded systems, and gigabit serial interfaces.\\ 
Passionate about designing cutting-edge hardware solutions and optimizing complex digital systems.\\}
\location{Petit-Lancy, Geneva}
\phone{+41-78-232-8487}
\mail{abaghbani@gmail.com}
\dateofbirth{14 Jul 1976}
\drivinglicenses{Category B}
\linkedin{\href{https://www.linkedin.com/in/akbarbaghbani}{linkedin.com/abaghbani}}
\github{\href{https://github.com/abaghbani}{github.com/abaghbani}}

%----------------------------------------------------------------------------------------
%	 SKILLS
%----------------------------------------------------------------------------------------

% Define professional skills (values are from interval [0,1])
\proskills{
    {Python, Matlab/0.9},
    {Vhdl, Verilog/1.0},
    {C,C++,C\#/0.7}}
%\proskills{}

% Define personal skills (values are from interval [0,1])
\perskills{
    {Communication skills/0.8},{Team Work/0.7},
    {Hardworking/0.9}}
%\perskills{}

% Define language skills (values are from interval [0,5). 
\langskills{{English/5},{Fench/3},{Farsi/5}}
%\langskills{}

\begin{document}

\makeprofile

\begincols

%----------------------------------------------------------------------------------------
%	 SIDEBAR
%----------------------------------------------------------------------------------------
% Use \subsection inside the sidebar

\makecontact{CONTACT}

\makedob{DATE OF BIRTH}

\makeabout{ABOUT ME}

%\makelicense{DRIVING LICENSE}

\subsection{LANGUAGES}
\langcircles

\subsection{PROFESSIONAL}
\proskills

%\subsection{PERSONAL}
%\perskills

%----------------------------------------------------------------------------------------
%	 BODY
%----------------------------------------------------------------------------------------
% Use \section inside the body
\switchcols % This command is used to switch to the document body

\section{Profile}
I am a highly experienced \textbf{Digital Signal Processing (DSP) and FPGA Engineer} with a strong background in \textbf{wireless communication and 
high-speed digital design.} My expertise spans the design, analysis, and development of advanced communication systems, specializing in \textbf{Bluetooth} and 
other protocols such as \textbf{Wi-Fi and WPAN.}\\
With extensive experience in \textbf{FPGA design and high-speed RTL coding}, I have worked on cutting-edge tecknology handling 5/10 Gbps data rates. 
I am proficient in high-speed board design and have a deep understanding of gigabit serial protocols, including \textbf{PCIe, USB, HDMI/DP, and SAS/SATA}. 
Additionally, I have significant expertise in memory interface technologies, including \textbf{DDR3/DDR4, AXI4, DFI, and Memory Controllers}.\\
My passion lies in developing innovative hardware solutions and pushing the boundaries of digital communication technology. 
I am always eager to tackle complex challenges and contribute to advancing high-speed digital systems.


\section{Technical Skills}

\begin{itemize}
    \item \textbf{Digital Signal Processing (DSP)}: Modulation and demodulation for wireless protocols, DDS, up/down sampling, filter design, SDR, FPGA-based DSP implementation.
    \item \textbf{HDL \& FPGA Design}: VHDL/Verilog programming, cross-clock domain handling, high-speed core clock design, simulation. 
    \item \textbf{FPGA Platforms}: Xilinx \& Intel (Altera) FPGA expert, experience with high-speed digital design and transceiver tuning, timing analysis, chip planning, Gigabit transceiver IP cores, memory controller IP cores, Zynq platform.
    \item \textbf{Board Design}: FPGA-based system design, high-speed ADC integration, schematic design in OrCAD, PCB design in Allegro.
    \item \textbf{Embedded Programming}: C/C++ for embedded systems like Zynq, PowerPC, ARM (Kinetis, STM32), and NIOS-II.
\end{itemize}

\section{Projects}
\begin{itemize}
    \item \textbf{Bluetooth Analyzer}: Designed a specialized SDR for Bluetooth full-band (80MHz from 2400 to 2480 MHz), including filtering, DDS, and demodulation for all PHY layers. Developed packet detection and data extraction techniques.
    \item \textbf{DDR3/DDR4 JEDEC Analyzer}: Developed an analyzer for 400 to 1600 MHz frequency range, implementing a trigger block for protocol violations and advanced IOE synchronization on Stratix FPGAs.
    \item \textbf{USB 3.0 Analyzer \& Exerciser}: Designed a USB 3.0 protocol analyzer supporting all speeds (SS, HS, FS, LS), including a 150MHz trigger block and sequencer for precise event capture.
    \item \textbf{PCIe Gen2 Test Card}: Developed a compliance test card for PCI Express 2.0 in collaboration with Intel, ensuring full compliance with industry standards and designing a PCIe switch/jammer for protocol testing.
    \item \textbf{Railway Monitoring System}: Designed a large-scale railway monitoring panel, developing a custom PLC to control 10,000 digital outputs. 
%Implemented ModBus communication for PLC-IO module interfacing and a CAN/Ethernet adaptor using AT91SMA7X256.
    \item 30KVA Online UPS System: Designed and programmed an embedded controller for an online 30KVA UPS with automatic static switch and floating battery management. 
%Developed rectifier and inverter control firmware using a Siemens-C166 microcontroller with CAN bus communication between units.
\end{itemize}
\section{WORK EXPERIENCE}
\begin{cvitem}{Senior DSP/FPGA engineer}{Ellisys SA}{Geneva/Switzerland}{2014-present}
   Lead the study and design of Bluetooth modems, focusing on new advancements in Bluetooth and wireless technologies.
\end{cvitem}
\begin{cvitem}{Digital/FPGA engineer}{Hexosys}{Kuala-lampur/Malaysia}{2007-2014}
   Managed and led a team of FPGA engineers in developing DDR3/4 protocol analyzers and USB 3.0 analyzer/exerciser.
\end{cvitem}
\begin{cvitem}{Digital Electronic engineer}{Maharan}{Tehran/Iran}{2001-2007}
   Hardware design and embedded programming for railway monitoring and control systems, including a large-scale Mimic Panel and UPS systems.
\end{cvitem}
\section{EDUCATION}
\begin{cvitem}{M.Sc. in }{Electrical and Electronics Engineering}{Sharif University of Technology}{1998-2000}
    Thesis: \textit{Design and implementation a robust controller for a Flexible Transmission System}, Control Lab of Sharif University.
\end{cvitem}
\begin{cvitem}{B.Sc. in }{Electrical and Electronics Engineering}{K.N.Toosi University of Technology}{1994-1998}
    Thesis: \textit{Design and implementation a Compressing System for a PCM line}.
\end{cvitem}
%\section{LANGUAGES}

%\begin{langs}
%%   \langsitem{Language}{Native} % Optionally add \cline{2-3} after a row to insert a semi-line between languages
%    \langsitem{English}{Native} \cline{2-3}
%%   \langsitemmulti{Language}{Understanding level}{Speaking level}{Writing level}
%    \langsitemmulti{German}{B1}{B2}{B1}
%\end{langs}
%
%\cefrdesc % Use this to add CEFR description, otherwise delete or comment it out
%

%\section{PROJECTS}

% \begin{projitem}{Project name}{\href{link}{link description}}
% Project description
% \end{projitem}

%\begin{projitem}{Project name}{\href{https://link}{project link}}
%    Lorem ipsum dolor sit amet, consectetur adipiscing elit, sed do eiusmod tempor incididunt ut labore et dolore magna aliqua.
%\end{projitem}

%% Use \skillsbars to draw professional skill bars next to the personal skill bars
%% \skillsbars{NAME FOR PROFESSIONAL SKILLS SECTION}{NAME FOR PROFESSIONAL SKILLS SECTION}
%\skillsbars{PROFESSIONAL}{PERSONAL}
\fincols
\end{document}
