<stg><name>park_inverse<float></name>


<trans_list>

<trans id="109" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="110" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="111" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="112" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="113" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="114" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="115" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="116" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="117" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="118" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="119" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="120" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="121" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="122" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv:0 %angle_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %angle

]]></Node>
<StgValue><ssdm name="angle_read"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="64" op_0_bw="10">
<![CDATA[
_ifconv:3 %zext_ln19 = zext i10 %angle_read

]]></Node>
<StgValue><ssdm name="zext_ln19"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:4 %sine_i_addr = getelementptr i32 %sine_i, i64 0, i64 %zext_ln19

]]></Node>
<StgValue><ssdm name="sine_i_addr"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="10">
<![CDATA[
_ifconv:5 %sin_angle = load i10 %sine_i_addr

]]></Node>
<StgValue><ssdm name="sin_angle"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:6 %cosine_i_addr = getelementptr i32 %cosine_i, i64 0, i64 %zext_ln19

]]></Node>
<StgValue><ssdm name="cosine_i_addr"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="10">
<![CDATA[
_ifconv:7 %cos_angle = load i10 %cosine_i_addr

]]></Node>
<StgValue><ssdm name="cos_angle"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="22" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="10">
<![CDATA[
_ifconv:5 %sin_angle = load i10 %sine_i_addr

]]></Node>
<StgValue><ssdm name="sin_angle"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="10">
<![CDATA[
_ifconv:7 %cos_angle = load i10 %cosine_i_addr

]]></Node>
<StgValue><ssdm name="cos_angle"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="24" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:1 %Vq_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Vq

]]></Node>
<StgValue><ssdm name="Vq_read"/></StgValue>
</operation>

<operation id="25" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:2 %Vd_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Vd

]]></Node>
<StgValue><ssdm name="Vd_read"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:8 %Vd_cos = fmul i32 %cos_angle, i32 %Vd_read

]]></Node>
<StgValue><ssdm name="Vd_cos"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:9 %Vd_sin = fmul i32 %sin_angle, i32 %Vd_read

]]></Node>
<StgValue><ssdm name="Vd_sin"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:10 %Vq_cos = fmul i32 %cos_angle, i32 %Vq_read

]]></Node>
<StgValue><ssdm name="Vq_cos"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:11 %Vq_sin = fmul i32 %sin_angle, i32 %Vq_read

]]></Node>
<StgValue><ssdm name="Vq_sin"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="30" st_id="4" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:8 %Vd_cos = fmul i32 %cos_angle, i32 %Vd_read

]]></Node>
<StgValue><ssdm name="Vd_cos"/></StgValue>
</operation>

<operation id="31" st_id="4" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:9 %Vd_sin = fmul i32 %sin_angle, i32 %Vd_read

]]></Node>
<StgValue><ssdm name="Vd_sin"/></StgValue>
</operation>

<operation id="32" st_id="4" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:10 %Vq_cos = fmul i32 %cos_angle, i32 %Vq_read

]]></Node>
<StgValue><ssdm name="Vq_cos"/></StgValue>
</operation>

<operation id="33" st_id="4" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:11 %Vq_sin = fmul i32 %sin_angle, i32 %Vq_read

]]></Node>
<StgValue><ssdm name="Vq_sin"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="34" st_id="5" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:8 %Vd_cos = fmul i32 %cos_angle, i32 %Vd_read

]]></Node>
<StgValue><ssdm name="Vd_cos"/></StgValue>
</operation>

<operation id="35" st_id="5" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:9 %Vd_sin = fmul i32 %sin_angle, i32 %Vd_read

]]></Node>
<StgValue><ssdm name="Vd_sin"/></StgValue>
</operation>

<operation id="36" st_id="5" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:10 %Vq_cos = fmul i32 %cos_angle, i32 %Vq_read

]]></Node>
<StgValue><ssdm name="Vq_cos"/></StgValue>
</operation>

<operation id="37" st_id="5" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:11 %Vq_sin = fmul i32 %sin_angle, i32 %Vq_read

]]></Node>
<StgValue><ssdm name="Vq_sin"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="38" st_id="6" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:12 %dc = fsub i32 %Vd_cos, i32 %Vq_sin

]]></Node>
<StgValue><ssdm name="dc"/></StgValue>
</operation>

<operation id="39" st_id="6" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:13 %dc_4 = fadd i32 %Vq_cos, i32 %Vd_sin

]]></Node>
<StgValue><ssdm name="dc_4"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="40" st_id="7" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:12 %dc = fsub i32 %Vd_cos, i32 %Vq_sin

]]></Node>
<StgValue><ssdm name="dc"/></StgValue>
</operation>

<operation id="41" st_id="7" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:13 %dc_4 = fadd i32 %Vq_cos, i32 %Vd_sin

]]></Node>
<StgValue><ssdm name="dc_4"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="42" st_id="8" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:12 %dc = fsub i32 %Vd_cos, i32 %Vq_sin

]]></Node>
<StgValue><ssdm name="dc"/></StgValue>
</operation>

<operation id="43" st_id="8" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:13 %dc_4 = fadd i32 %Vq_cos, i32 %Vd_sin

]]></Node>
<StgValue><ssdm name="dc_4"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="44" st_id="9" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:12 %dc = fsub i32 %Vd_cos, i32 %Vq_sin

]]></Node>
<StgValue><ssdm name="dc"/></StgValue>
</operation>

<operation id="45" st_id="9" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:13 %dc_4 = fadd i32 %Vq_cos, i32 %Vd_sin

]]></Node>
<StgValue><ssdm name="dc_4"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="46" st_id="10" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:25 %tmp_2 = fcmp_ogt  i32 %dc, i32 0

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="47" st_id="10" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:28 %tmp_3 = fcmp_olt  i32 %dc, i32 0

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="48" st_id="10" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:49 %tmp_7 = fcmp_ogt  i32 %dc_4, i32 0

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="49" st_id="10" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:52 %tmp_8 = fcmp_olt  i32 %dc_4, i32 0

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="50" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:14 %data_V = bitcast i32 %dc

]]></Node>
<StgValue><ssdm name="data_V"/></StgValue>
</operation>

<operation id="51" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="31" op_0_bw="32">
<![CDATA[
_ifconv:15 %p_Result_s = trunc i32 %data_V

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="52" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="31">
<![CDATA[
_ifconv:16 %zext_ln368 = zext i31 %p_Result_s

]]></Node>
<StgValue><ssdm name="zext_ln368"/></StgValue>
</operation>

<operation id="53" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:17 %bitcast_ln354 = bitcast i32 %zext_ln368

]]></Node>
<StgValue><ssdm name="bitcast_ln354"/></StgValue>
</operation>

<operation id="54" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:18 %tmp = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_V, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="55" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="23" op_0_bw="32">
<![CDATA[
_ifconv:19 %trunc_ln30 = trunc i32 %data_V

]]></Node>
<StgValue><ssdm name="trunc_ln30"/></StgValue>
</operation>

<operation id="56" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:20 %icmp_ln30 = icmp_ne  i8 %tmp, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln30"/></StgValue>
</operation>

<operation id="57" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ifconv:21 %icmp_ln30_1 = icmp_eq  i23 %trunc_ln30, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln30_1"/></StgValue>
</operation>

<operation id="58" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:22 %or_ln30 = or i1 %icmp_ln30_1, i1 %icmp_ln30

]]></Node>
<StgValue><ssdm name="or_ln30"/></StgValue>
</operation>

<operation id="59" st_id="11" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:23 %tmp_1 = fcmp_ogt  i32 %bitcast_ln354, i32 32767

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="60" st_id="11" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:25 %tmp_2 = fcmp_ogt  i32 %dc, i32 0

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="61" st_id="11" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:28 %tmp_3 = fcmp_olt  i32 %dc, i32 0

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="62" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:38 %data_V_4 = bitcast i32 %dc_4

]]></Node>
<StgValue><ssdm name="data_V_4"/></StgValue>
</operation>

<operation id="63" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="31" op_0_bw="32">
<![CDATA[
_ifconv:39 %p_Result_4 = trunc i32 %data_V_4

]]></Node>
<StgValue><ssdm name="p_Result_4"/></StgValue>
</operation>

<operation id="64" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="31">
<![CDATA[
_ifconv:40 %zext_ln368_1 = zext i31 %p_Result_4

]]></Node>
<StgValue><ssdm name="zext_ln368_1"/></StgValue>
</operation>

<operation id="65" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:41 %bitcast_ln354_1 = bitcast i32 %zext_ln368_1

]]></Node>
<StgValue><ssdm name="bitcast_ln354_1"/></StgValue>
</operation>

<operation id="66" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:42 %tmp_4 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_V_4, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="67" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="23" op_0_bw="32">
<![CDATA[
_ifconv:43 %trunc_ln34 = trunc i32 %data_V_4

]]></Node>
<StgValue><ssdm name="trunc_ln34"/></StgValue>
</operation>

<operation id="68" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:44 %icmp_ln34 = icmp_ne  i8 %tmp_4, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln34"/></StgValue>
</operation>

<operation id="69" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ifconv:45 %icmp_ln34_1 = icmp_eq  i23 %trunc_ln34, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln34_1"/></StgValue>
</operation>

<operation id="70" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:46 %or_ln34 = or i1 %icmp_ln34_1, i1 %icmp_ln34

]]></Node>
<StgValue><ssdm name="or_ln34"/></StgValue>
</operation>

<operation id="71" st_id="11" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:47 %tmp_6 = fcmp_ogt  i32 %bitcast_ln354_1, i32 32767

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="72" st_id="11" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:49 %tmp_7 = fcmp_ogt  i32 %dc_4, i32 0

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="73" st_id="11" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:52 %tmp_8 = fcmp_olt  i32 %dc_4, i32 0

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="74" st_id="12" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:23 %tmp_1 = fcmp_ogt  i32 %bitcast_ln354, i32 32767

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="75" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:26 %and_ln12 = and i1 %or_ln30, i1 %tmp_2

]]></Node>
<StgValue><ssdm name="and_ln12"/></StgValue>
</operation>

<operation id="76" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="2" op_0_bw="1">
<![CDATA[
_ifconv:27 %zext_ln12 = zext i1 %and_ln12

]]></Node>
<StgValue><ssdm name="zext_ln12"/></StgValue>
</operation>

<operation id="77" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:29 %and_ln12_1 = and i1 %or_ln30, i1 %tmp_3

]]></Node>
<StgValue><ssdm name="and_ln12_1"/></StgValue>
</operation>

<operation id="78" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="2" op_0_bw="1">
<![CDATA[
_ifconv:30 %zext_ln12_1 = zext i1 %and_ln12_1

]]></Node>
<StgValue><ssdm name="zext_ln12_1"/></StgValue>
</operation>

<operation id="79" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:31 %sub_ln12 = sub i2 %zext_ln12, i2 %zext_ln12_1

]]></Node>
<StgValue><ssdm name="sub_ln12"/></StgValue>
</operation>

<operation id="80" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="17" op_0_bw="2">
<![CDATA[
_ifconv:32 %sext_ln31 = sext i2 %sub_ln12

]]></Node>
<StgValue><ssdm name="sext_ln31"/></StgValue>
</operation>

<operation id="81" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="17" op_0_bw="17" op_1_bw="2" op_2_bw="15">
<![CDATA[
_ifconv:33 %shl_ln = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i2.i15, i2 %sub_ln12, i15 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="82" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ifconv:34 %sub_ln31 = sub i17 %shl_ln, i17 %sext_ln31

]]></Node>
<StgValue><ssdm name="sub_ln31"/></StgValue>
</operation>

<operation id="83" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="17">
<![CDATA[
_ifconv:35 %sext_ln31_1 = sext i17 %sub_ln31

]]></Node>
<StgValue><ssdm name="sext_ln31_1"/></StgValue>
</operation>

<operation id="84" st_id="12" stage="4" lat="4">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:36 %conv = sitofp i32 %sext_ln31_1

]]></Node>
<StgValue><ssdm name="conv"/></StgValue>
</operation>

<operation id="85" st_id="12" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:47 %tmp_6 = fcmp_ogt  i32 %bitcast_ln354_1, i32 32767

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="86" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:50 %and_ln12_2 = and i1 %or_ln34, i1 %tmp_7

]]></Node>
<StgValue><ssdm name="and_ln12_2"/></StgValue>
</operation>

<operation id="87" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="2" op_0_bw="1">
<![CDATA[
_ifconv:51 %zext_ln12_2 = zext i1 %and_ln12_2

]]></Node>
<StgValue><ssdm name="zext_ln12_2"/></StgValue>
</operation>

<operation id="88" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:53 %and_ln12_3 = and i1 %or_ln34, i1 %tmp_8

]]></Node>
<StgValue><ssdm name="and_ln12_3"/></StgValue>
</operation>

<operation id="89" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="2" op_0_bw="1">
<![CDATA[
_ifconv:54 %zext_ln12_3 = zext i1 %and_ln12_3

]]></Node>
<StgValue><ssdm name="zext_ln12_3"/></StgValue>
</operation>

<operation id="90" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:55 %sub_ln12_1 = sub i2 %zext_ln12_2, i2 %zext_ln12_3

]]></Node>
<StgValue><ssdm name="sub_ln12_1"/></StgValue>
</operation>

<operation id="91" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="17" op_0_bw="2">
<![CDATA[
_ifconv:56 %sext_ln35 = sext i2 %sub_ln12_1

]]></Node>
<StgValue><ssdm name="sext_ln35"/></StgValue>
</operation>

<operation id="92" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="17" op_0_bw="17" op_1_bw="2" op_2_bw="15">
<![CDATA[
_ifconv:57 %shl_ln1 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i2.i15, i2 %sub_ln12_1, i15 0

]]></Node>
<StgValue><ssdm name="shl_ln1"/></StgValue>
</operation>

<operation id="93" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ifconv:58 %sub_ln35 = sub i17 %shl_ln1, i17 %sext_ln35

]]></Node>
<StgValue><ssdm name="sub_ln35"/></StgValue>
</operation>

<operation id="94" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="17">
<![CDATA[
_ifconv:59 %sext_ln35_1 = sext i17 %sub_ln35

]]></Node>
<StgValue><ssdm name="sext_ln35_1"/></StgValue>
</operation>

<operation id="95" st_id="12" stage="4" lat="4">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:60 %conv5 = sitofp i32 %sext_ln35_1

]]></Node>
<StgValue><ssdm name="conv5"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="96" st_id="13" stage="3" lat="4">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:36 %conv = sitofp i32 %sext_ln31_1

]]></Node>
<StgValue><ssdm name="conv"/></StgValue>
</operation>

<operation id="97" st_id="13" stage="3" lat="4">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:60 %conv5 = sitofp i32 %sext_ln35_1

]]></Node>
<StgValue><ssdm name="conv5"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="98" st_id="14" stage="2" lat="4">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:36 %conv = sitofp i32 %sext_ln31_1

]]></Node>
<StgValue><ssdm name="conv"/></StgValue>
</operation>

<operation id="99" st_id="14" stage="2" lat="4">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:60 %conv5 = sitofp i32 %sext_ln35_1

]]></Node>
<StgValue><ssdm name="conv5"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="100" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:24 %and_ln30 = and i1 %or_ln30, i1 %tmp_1

]]></Node>
<StgValue><ssdm name="and_ln30"/></StgValue>
</operation>

<operation id="101" st_id="15" stage="1" lat="4">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:36 %conv = sitofp i32 %sext_ln31_1

]]></Node>
<StgValue><ssdm name="conv"/></StgValue>
</operation>

<operation id="102" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:37 %select_ln30 = select i1 %and_ln30, i32 %conv, i32 %dc

]]></Node>
<StgValue><ssdm name="select_ln30"/></StgValue>
</operation>

<operation id="103" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:48 %and_ln34 = and i1 %or_ln34, i1 %tmp_6

]]></Node>
<StgValue><ssdm name="and_ln34"/></StgValue>
</operation>

<operation id="104" st_id="15" stage="1" lat="4">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:60 %conv5 = sitofp i32 %sext_ln35_1

]]></Node>
<StgValue><ssdm name="conv5"/></StgValue>
</operation>

<operation id="105" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:61 %select_ln34 = select i1 %and_ln34, i32 %conv5, i32 %dc_4

]]></Node>
<StgValue><ssdm name="select_ln34"/></StgValue>
</operation>

<operation id="106" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="64" op_1_bw="32">
<![CDATA[
_ifconv:62 %mrv = insertvalue i64 <undef>, i32 %select_ln30

]]></Node>
<StgValue><ssdm name="mrv"/></StgValue>
</operation>

<operation id="107" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="64" op_0_bw="64" op_1_bw="32">
<![CDATA[
_ifconv:63 %mrv_1 = insertvalue i64 %mrv, i32 %select_ln34

]]></Node>
<StgValue><ssdm name="mrv_1"/></StgValue>
</operation>

<operation id="108" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="64">
<![CDATA[
_ifconv:64 %ret_ln38 = ret i64 %mrv_1

]]></Node>
<StgValue><ssdm name="ret_ln38"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
