{
  "PL_TARGET_DENSITY_PCT": 60,
  "CLOCK_PERIOD": 20,
  "PL_RESIZER_HOLD_SLACK_MARGIN": 0.1,
  "GRT_RESIZER_HOLD_SLACK_MARGIN": 0.05,
  "RUN_LINTER": 1,
  "LINTER_INCLUDE_PDK_MODELS": 1,
  "CLOCK_PORT": "clk",
  "RUN_KLAYOUT_XOR": 0,
  "RUN_KLAYOUT_DRC": 0,
  "DESIGN_REPAIR_BUFFER_OUTPUT_PORTS": 0,
  "TOP_MARGIN_MULT": 1,
  "BOTTOM_MARGIN_MULT": 1,
  "LEFT_MARGIN_MULT": 6,
  "RIGHT_MARGIN_MULT": 6,
  "FP_SIZING": "absolute",
  "GRT_ALLOW_CONGESTION": 1,
  "FP_IO_HLENGTH": 2,
  "FP_IO_VLENGTH": 2,
  "FP_PDN_VPITCH": 38.87,
  "RUN_CTS": 1,
  "FP_PDN_MULTILAYER": 0,
  "RT_MAX_LAYER": "met4",
  "MAGIC_DEF_LABELS": 0,
  "MAGIC_WRITE_LEF_PINONLY": 1,
  "MACROS": {
    "my_logo": {
      "instances": {
        "logo": {
          "location": [
            15,
            12
          ],
          "orientation": "N"
        }
      },
      "gds": [
        "dir::../macros/my_logo.gds"
      ],
      "lef": [
        "dir::../macros/my_logo.lef"
      ]
    }
  },
  "ERROR_ON_DISCONNECTED_PINS": false,
  "RUN_MAGIC_DRC": false,
  "FP_PDN_CHECK_NODES": false,
  "MAGIC_MACRO_STD_CELL_SOURCE": "macro",
  "ERROR_ON_LVS_ERROR": false,
  "IGNORE_DISCONNECTED_MODULES": [
    "my_logo",
    "logo"
  ],
  "DESIGN_NAME": "tt_um_boykisser",
  "VERILOG_FILES": [
    "dir::project.v",
    "dir::hvsync_generator.v"
  ],
  "DIE_AREA": "0 0 161.00 225.76",
  "FP_DEF_TEMPLATE": "dir::../tt/def/tt_block_1x2_pg.def"
}