

================================================================
== Vitis HLS Report for 'dct'
================================================================
* Date:           Fri Feb 14 10:51:03 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        dct_solution5
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.508 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      583|      583|  5.830 us|  5.830 us|  584|  584|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------------------------+--------------------------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |                                                                   |                                                        |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
        |                              Instance                             |                         Module                         |   min   |   max   |    min   |    max   | min | max |                      Type                      |
        +-------------------------------------------------------------------+--------------------------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_344                    |dct_Pipeline_RD_Loop_Row_RD_Loop_Col                    |       68|       68|  0.680 us|  0.680 us|   65|   65|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_366  |dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop  |       68|       68|  0.680 us|  0.680 us|   65|   65|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_dct_1d_fu_379                                                  |dct_1d                                                  |       16|       16|  0.160 us|  0.160 us|    9|    9|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_425  |dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop  |       68|       68|  0.680 us|  0.680 us|   65|   65|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_431                    |dct_Pipeline_WR_Loop_Row_WR_Loop_Col                    |       68|       68|  0.680 us|  0.680 us|   65|   65|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +-------------------------------------------------------------------+--------------------------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+

        * Loop: 
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Row_DCT_Loop  |      152|      152|        19|          -|          -|     8|        no|
        |- Col_DCT_Loop  |      152|      152|        19|          -|          -|     8|        no|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     52|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|    8|     831|    836|    -|
|Memory           |        3|    -|     256|     32|    0|
|Multiplexer      |        -|    -|       0|    752|    -|
|Register         |        -|    -|     287|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        3|    8|    1374|   1672|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        1|    3|       1|      3|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------------------------------+--------------------------------------------------------+---------+----+-----+-----+-----+
    |                              Instance                             |                         Module                         | BRAM_18K| DSP|  FF | LUT | URAM|
    +-------------------------------------------------------------------+--------------------------------------------------------+---------+----+-----+-----+-----+
    |grp_dct_1d_fu_379                                                  |dct_1d                                                  |        0|   8|  679|  238|    0|
    |grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_344                    |dct_Pipeline_RD_Loop_Row_RD_Loop_Col                    |        0|   0|   42|  146|    0|
    |grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_431                    |dct_Pipeline_WR_Loop_Row_WR_Loop_Col                    |        0|   0|   34|  146|    0|
    |grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_425  |dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop  |        0|   0|   40|  160|    0|
    |grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_366  |dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop  |        0|   0|   36|  146|    0|
    +-------------------------------------------------------------------+--------------------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                              |                                                        |        0|   8|  831|  836|    0|
    +-------------------------------------------------------------------+--------------------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +----------------+--------------------------+---------+----+----+-----+------+-----+------+-------------+
    |     Memory     |          Module          | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------------+--------------------------+---------+----+----+-----+------+-----+------+-------------+
    |col_inbuf_U     |col_inbuf_RAM_AUTO_1R1W   |        0|  16|   2|    0|     8|   16|     1|          128|
    |col_inbuf_1_U   |col_inbuf_RAM_AUTO_1R1W   |        0|  16|   2|    0|     8|   16|     1|          128|
    |col_inbuf_2_U   |col_inbuf_RAM_AUTO_1R1W   |        0|  16|   2|    0|     8|   16|     1|          128|
    |col_inbuf_3_U   |col_inbuf_RAM_AUTO_1R1W   |        0|  16|   2|    0|     8|   16|     1|          128|
    |col_inbuf_4_U   |col_inbuf_RAM_AUTO_1R1W   |        0|  16|   2|    0|     8|   16|     1|          128|
    |col_inbuf_5_U   |col_inbuf_RAM_AUTO_1R1W   |        0|  16|   2|    0|     8|   16|     1|          128|
    |col_inbuf_6_U   |col_inbuf_RAM_AUTO_1R1W   |        0|  16|   2|    0|     8|   16|     1|          128|
    |col_inbuf_7_U   |col_inbuf_RAM_AUTO_1R1W   |        0|  16|   2|    0|     8|   16|     1|          128|
    |buf_2d_in_U     |col_inbuf_RAM_AUTO_1R1W   |        0|  16|   2|    0|     8|   16|     1|          128|
    |buf_2d_in_8_U   |col_inbuf_RAM_AUTO_1R1W   |        0|  16|   2|    0|     8|   16|     1|          128|
    |buf_2d_in_9_U   |col_inbuf_RAM_AUTO_1R1W   |        0|  16|   2|    0|     8|   16|     1|          128|
    |buf_2d_in_10_U  |col_inbuf_RAM_AUTO_1R1W   |        0|  16|   2|    0|     8|   16|     1|          128|
    |buf_2d_in_11_U  |col_inbuf_RAM_AUTO_1R1W   |        0|  16|   2|    0|     8|   16|     1|          128|
    |buf_2d_in_12_U  |col_inbuf_RAM_AUTO_1R1W   |        0|  16|   2|    0|     8|   16|     1|          128|
    |buf_2d_in_13_U  |col_inbuf_RAM_AUTO_1R1W   |        0|  16|   2|    0|     8|   16|     1|          128|
    |buf_2d_in_14_U  |col_inbuf_RAM_AUTO_1R1W   |        0|  16|   2|    0|     8|   16|     1|          128|
    |row_outbuf_U    |row_outbuf_RAM_AUTO_1R1W  |        1|   0|   0|    0|    64|   16|     1|         1024|
    |col_outbuf_U    |row_outbuf_RAM_AUTO_1R1W  |        1|   0|   0|    0|    64|   16|     1|         1024|
    |buf_2d_out_U    |row_outbuf_RAM_AUTO_1R1W  |        1|   0|   0|    0|    64|   16|     1|         1024|
    +----------------+--------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total           |                          |        3| 256|  32|    0|   320|  304|    19|         5120|
    +----------------+--------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln60_fu_452_p2   |         +|   0|  0|  13|           4|           1|
    |add_ln74_fu_493_p2   |         +|   0|  0|  13|           4|           1|
    |icmp_ln60_fu_446_p2  |      icmp|   0|  0|  13|           4|           5|
    |icmp_ln74_fu_487_p2  |      icmp|   0|  0|  13|           4|           5|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  52|          16|          12|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                     |  65|         13|    1|         13|
    |buf_2d_in_10_address0         |   9|          2|    3|          6|
    |buf_2d_in_10_ce0              |   9|          2|    1|          2|
    |buf_2d_in_10_we0              |   9|          2|    1|          2|
    |buf_2d_in_11_address0         |   9|          2|    3|          6|
    |buf_2d_in_11_ce0              |   9|          2|    1|          2|
    |buf_2d_in_11_we0              |   9|          2|    1|          2|
    |buf_2d_in_12_address0         |   9|          2|    3|          6|
    |buf_2d_in_12_ce0              |   9|          2|    1|          2|
    |buf_2d_in_12_we0              |   9|          2|    1|          2|
    |buf_2d_in_13_address0         |   9|          2|    3|          6|
    |buf_2d_in_13_ce0              |   9|          2|    1|          2|
    |buf_2d_in_13_we0              |   9|          2|    1|          2|
    |buf_2d_in_14_address0         |   9|          2|    3|          6|
    |buf_2d_in_14_ce0              |   9|          2|    1|          2|
    |buf_2d_in_14_we0              |   9|          2|    1|          2|
    |buf_2d_in_8_address0          |   9|          2|    3|          6|
    |buf_2d_in_8_ce0               |   9|          2|    1|          2|
    |buf_2d_in_8_we0               |   9|          2|    1|          2|
    |buf_2d_in_9_address0          |   9|          2|    3|          6|
    |buf_2d_in_9_ce0               |   9|          2|    1|          2|
    |buf_2d_in_9_we0               |   9|          2|    1|          2|
    |buf_2d_in_address0            |   9|          2|    3|          6|
    |buf_2d_in_ce0                 |   9|          2|    1|          2|
    |buf_2d_in_we0                 |   9|          2|    1|          2|
    |buf_2d_out_address0           |  14|          3|    6|         18|
    |buf_2d_out_ce0                |  14|          3|    1|          3|
    |buf_2d_out_we0                |   9|          2|    1|          2|
    |col_inbuf_1_address0          |   9|          2|    3|          6|
    |col_inbuf_1_ce0               |   9|          2|    1|          2|
    |col_inbuf_1_we0               |   9|          2|    1|          2|
    |col_inbuf_2_address0          |   9|          2|    3|          6|
    |col_inbuf_2_ce0               |   9|          2|    1|          2|
    |col_inbuf_2_we0               |   9|          2|    1|          2|
    |col_inbuf_3_address0          |   9|          2|    3|          6|
    |col_inbuf_3_ce0               |   9|          2|    1|          2|
    |col_inbuf_3_we0               |   9|          2|    1|          2|
    |col_inbuf_4_address0          |   9|          2|    3|          6|
    |col_inbuf_4_ce0               |   9|          2|    1|          2|
    |col_inbuf_4_we0               |   9|          2|    1|          2|
    |col_inbuf_5_address0          |   9|          2|    3|          6|
    |col_inbuf_5_ce0               |   9|          2|    1|          2|
    |col_inbuf_5_we0               |   9|          2|    1|          2|
    |col_inbuf_6_address0          |   9|          2|    3|          6|
    |col_inbuf_6_ce0               |   9|          2|    1|          2|
    |col_inbuf_6_we0               |   9|          2|    1|          2|
    |col_inbuf_7_address0          |   9|          2|    3|          6|
    |col_inbuf_7_ce0               |   9|          2|    1|          2|
    |col_inbuf_7_we0               |   9|          2|    1|          2|
    |col_inbuf_address0            |   9|          2|    3|          6|
    |col_inbuf_ce0                 |   9|          2|    1|          2|
    |col_inbuf_we0                 |   9|          2|    1|          2|
    |col_outbuf_address0           |  14|          3|    6|         18|
    |col_outbuf_ce0                |  14|          3|    1|          3|
    |col_outbuf_we0                |   9|          2|    1|          2|
    |grp_dct_1d_fu_379_dst_offset  |  14|          3|    3|          9|
    |grp_dct_1d_fu_379_src_0_val   |  14|          3|   16|         48|
    |grp_dct_1d_fu_379_src_1_val   |  14|          3|   16|         48|
    |grp_dct_1d_fu_379_src_2_val   |  14|          3|   16|         48|
    |grp_dct_1d_fu_379_src_3_val   |  14|          3|   16|         48|
    |grp_dct_1d_fu_379_src_4_val   |  14|          3|   16|         48|
    |grp_dct_1d_fu_379_src_5_val   |  14|          3|   16|         48|
    |grp_dct_1d_fu_379_src_6_val   |  14|          3|   16|         48|
    |grp_dct_1d_fu_379_src_7_val   |  14|          3|   16|         48|
    |i_1_fu_148                    |   9|          2|    4|          8|
    |i_fu_68                       |   9|          2|    4|          8|
    |row_outbuf_address0           |  14|          3|    6|         18|
    |row_outbuf_ce0                |  14|          3|    1|          3|
    |row_outbuf_we0                |   9|          2|    1|          2|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         | 752|        164|  244|        651|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                      Name                                      | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                       |  12|   0|   12|          0|
    |buf_1_load_reg_587                                                              |  16|   0|   16|          0|
    |buf_2_load_reg_592                                                              |  16|   0|   16|          0|
    |buf_3_load_reg_597                                                              |  16|   0|   16|          0|
    |buf_4_load_reg_602                                                              |  16|   0|   16|          0|
    |buf_5_load_reg_607                                                              |  16|   0|   16|          0|
    |buf_6_load_reg_612                                                              |  16|   0|   16|          0|
    |buf_7_load_reg_617                                                              |  16|   0|   16|          0|
    |buf_load_reg_582                                                                |  16|   0|   16|          0|
    |col_inbuf_1_load_reg_675                                                        |  16|   0|   16|          0|
    |col_inbuf_2_load_reg_680                                                        |  16|   0|   16|          0|
    |col_inbuf_3_load_reg_685                                                        |  16|   0|   16|          0|
    |col_inbuf_4_load_reg_690                                                        |  16|   0|   16|          0|
    |col_inbuf_5_load_reg_695                                                        |  16|   0|   16|          0|
    |col_inbuf_6_load_reg_700                                                        |  16|   0|   16|          0|
    |col_inbuf_7_load_reg_705                                                        |  16|   0|   16|          0|
    |col_inbuf_load_reg_670                                                          |  16|   0|   16|          0|
    |grp_dct_1d_fu_379_ap_start_reg                                                  |   1|   0|    1|          0|
    |grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_344_ap_start_reg                    |   1|   0|    1|          0|
    |grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_431_ap_start_reg                    |   1|   0|    1|          0|
    |grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_425_ap_start_reg  |   1|   0|    1|          0|
    |grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_366_ap_start_reg  |   1|   0|    1|          0|
    |i_1_fu_148                                                                      |   4|   0|    4|          0|
    |i_fu_68                                                                         |   4|   0|    4|          0|
    |trunc_ln60_reg_530                                                              |   3|   0|    3|          0|
    |trunc_ln74_reg_625                                                              |   3|   0|    3|          0|
    +--------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                           | 287|   0|  287|          0|
    +--------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|           dct|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|           dct|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|           dct|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|           dct|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|           dct|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|           dct|  return value|
|input_r_address0   |  out|    6|   ap_memory|       input_r|         array|
|input_r_ce0        |  out|    1|   ap_memory|       input_r|         array|
|input_r_q0         |   in|   16|   ap_memory|       input_r|         array|
|output_r_address0  |  out|    6|   ap_memory|      output_r|         array|
|output_r_ce0       |  out|    1|   ap_memory|      output_r|         array|
|output_r_we0       |  out|    1|   ap_memory|      output_r|         array|
|output_r_d0        |  out|   16|   ap_memory|      output_r|         array|
+-------------------+-----+-----+------------+--------------+--------------+

