

================================================================
== Vivado HLS Report for 'Matrix_Vector_Activa'
================================================================
* Date:           Thu Sep 25 03:15:02 2025

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        convSNN_fc2
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu9p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 1.739 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |        ?|        ?|         2|          1|          1|     ?|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      -|        -|        -|    -|
|Expression           |        -|      -|        0|      219|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        -|      -|        -|        -|    -|
|Memory               |        -|      -|        -|        -|    -|
|Multiplexer          |        -|      -|        -|       90|    -|
|Register             |        -|      -|      133|        -|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        0|      0|      133|      309|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1440|   2280|   788160|   394080|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        0|      0|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4320|   6840|  2364480|  1182240|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |        0|      0|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |i_fu_100_p2                       |     +    |      0|  0|  39|          32|           1|
    |nf_fu_138_p2                      |     +    |      0|  0|  39|          32|           1|
    |sf_fu_118_p2                      |     +    |      0|  0|  39|          32|           1|
    |ap_block_pp0_stage0_01001         |    and   |      0|  0|   2|           1|           1|
    |icmp_ln147_fu_95_p2               |   icmp   |      0|  0|  20|          32|          32|
    |icmp_ln150_fu_109_p2              |   icmp   |      0|  0|  20|          32|           1|
    |icmp_ln197_fu_124_p2              |   icmp   |      0|  0|  20|          32|           4|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter1  |    or    |      0|  0|   2|           1|           1|
    |select_ln212_fu_144_p3            |  select  |      0|  0|  32|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 219|         199|          47|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  21|          4|    1|          4|
    |ap_done                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |  15|          3|    1|          3|
    |i_0_reg_68               |   9|          2|   32|         64|
    |in_V_V_blk_n             |   9|          2|    1|          2|
    |nf_0_fu_44               |   9|          2|   32|         64|
    |out_V_V_blk_n            |   9|          2|    1|          2|
    |sf_1_fu_40               |   9|          2|   32|         64|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  90|         19|  101|        205|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   3|   0|    3|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |i_0_reg_68               |  32|   0|   32|          0|
    |icmp_ln150_reg_186       |   1|   0|    1|          0|
    |icmp_ln197_reg_190       |   1|   0|    1|          0|
    |nf_0_fu_44               |  32|   0|   32|          0|
    |sf_1_fu_40               |  32|   0|   32|          0|
    |shl_ln147_reg_172        |  29|   0|   32|          3|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 133|   0|  136|          3|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+----------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+----------------+-----+-----+------------+----------------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs | Matrix_Vector_Activa | return value |
|ap_rst          |  in |    1| ap_ctrl_hs | Matrix_Vector_Activa | return value |
|ap_start        |  in |    1| ap_ctrl_hs | Matrix_Vector_Activa | return value |
|ap_done         | out |    1| ap_ctrl_hs | Matrix_Vector_Activa | return value |
|ap_continue     |  in |    1| ap_ctrl_hs | Matrix_Vector_Activa | return value |
|ap_idle         | out |    1| ap_ctrl_hs | Matrix_Vector_Activa | return value |
|ap_ready        | out |    1| ap_ctrl_hs | Matrix_Vector_Activa | return value |
|in_V_V_dout     |  in |   64|   ap_fifo  |        in_V_V        |    pointer   |
|in_V_V_empty_n  |  in |    1|   ap_fifo  |        in_V_V        |    pointer   |
|in_V_V_read     | out |    1|   ap_fifo  |        in_V_V        |    pointer   |
|out_V_V_din     | out |    5|   ap_fifo  |        out_V_V       |    pointer   |
|out_V_V_full_n  |  in |    1|   ap_fifo  |        out_V_V       |    pointer   |
|out_V_V_write   | out |    1|   ap_fifo  |        out_V_V       |    pointer   |
|reps            |  in |   32|   ap_none  |         reps         |    scalar    |
+----------------+-----+-----+------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 4 3 
3 --> 2 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.60>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%sf_1 = alloca i32"   --->   Operation 5 'alloca' 'sf_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%nf_0 = alloca i32"   --->   Operation 6 'alloca' 'nf_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecInterface(i64* %in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 7 'specinterface' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecInterface(i5* %out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 8 'specinterface' 'empty_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%reps_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %reps)"   --->   Operation 9 'read' 'reps_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%shl_ln147 = shl i32 %reps_read, 3" [/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:147]   --->   Operation 10 'shl' 'shl_ln147' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.60ns)   --->   "store i32 0, i32* %nf_0" [/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:147]   --->   Operation 11 'store' <Predicate = true> <Delay = 0.60>
ST_1 : Operation 12 [1/1] (0.60ns)   --->   "store i32 0, i32* %sf_1" [/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:147]   --->   Operation 12 'store' <Predicate = true> <Delay = 0.60>
ST_1 : Operation 13 [1/1] (0.60ns)   --->   "br label %1" [/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:147]   --->   Operation 13 'br' <Predicate = true> <Delay = 0.60>

State 2 <SV = 1> <Delay = 1.73>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%i_0 = phi i32 [ 0, %0 ], [ %i, %hls_label_0_end ]"   --->   Operation 14 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.85ns)   --->   "%icmp_ln147 = icmp eq i32 %i_0, %shl_ln147" [/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:147]   --->   Operation 15 'icmp' 'icmp_ln147' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.88ns)   --->   "%i = add i32 %i_0, 1" [/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:147]   --->   Operation 16 'add' 'i' <Predicate = true> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "br i1 %icmp_ln147, label %2, label %hls_label_0_begin" [/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:147]   --->   Operation 17 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%nf_0_load_1 = load i32* %nf_0" [/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:150]   --->   Operation 18 'load' 'nf_0_load_1' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.85ns)   --->   "%icmp_ln150 = icmp eq i32 %nf_0_load_1, 0" [/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:150]   --->   Operation 19 'icmp' 'icmp_ln150' <Predicate = (!icmp_ln147)> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "br i1 %icmp_ln150, label %_ifconv, label %_ifconv1" [/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:150]   --->   Operation 20 'br' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%sf_1_load = load i32* %sf_1" [/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:197]   --->   Operation 21 'load' 'sf_1_load' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.88ns)   --->   "%sf = add i32 %sf_1_load, 1" [/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:197]   --->   Operation 22 'add' 'sf' <Predicate = (!icmp_ln147)> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.85ns)   --->   "%icmp_ln197 = icmp eq i32 %sf, 8" [/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:197]   --->   Operation 23 'icmp' 'icmp_ln197' <Predicate = (!icmp_ln147)> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "br i1 %icmp_ln197, label %_ZneILi16ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0, label %_ifconv1.hls_label_0_end_crit_edge" [/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:197]   --->   Operation 24 'br' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.60ns)   --->   "store i32 %sf, i32* %sf_1" [/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:197]   --->   Operation 25 'store' <Predicate = (!icmp_ln147 & !icmp_ln197)> <Delay = 0.60>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%nf_0_load = load i32* %nf_0" [/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:212]   --->   Operation 26 'load' 'nf_0_load' <Predicate = (!icmp_ln147 & icmp_ln197)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.88ns)   --->   "%nf = add i32 %nf_0_load, 1" [/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:212]   --->   Operation 27 'add' 'nf' <Predicate = (!icmp_ln147 & icmp_ln197)> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.22ns)   --->   "%select_ln212 = select i1 %icmp_ln150, i32 0, i32 %nf" [/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:212]   --->   Operation 28 'select' 'select_ln212' <Predicate = (!icmp_ln147 & icmp_ln197)> <Delay = 0.22> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.60ns)   --->   "store i32 %select_ln212, i32* %nf_0" [/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:216]   --->   Operation 29 'store' <Predicate = (!icmp_ln147 & icmp_ln197)> <Delay = 0.60>
ST_2 : Operation 30 [1/1] (0.60ns)   --->   "store i32 0, i32* %sf_1" [/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:216]   --->   Operation 30 'store' <Predicate = (!icmp_ln147 & icmp_ln197)> <Delay = 0.60>

State 3 <SV = 2> <Delay = 1.45>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str3)" [/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:147]   --->   Operation 31 'specregionbegin' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:148]   --->   Operation 32 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (1.45ns)   --->   "%tmp_V_1_0 = call i64 @_ssdm_op_Read.ap_fifo.volatile.i64P(i64* %in_V_V)" [/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:152]   --->   Operation 33 'read' 'tmp_V_1_0' <Predicate = (icmp_ln150)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 5> <Depth = 0> <FIFO>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "br label %_ifconv1" [/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:155]   --->   Operation 34 'br' <Predicate = (icmp_ln150)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "br label %hls_label_0_end" [/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:197]   --->   Operation 35 'br' <Predicate = (!icmp_ln197)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (1.45ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i5P(i5* %out_V_V, i5 undef)" [/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:207]   --->   Operation 36 'write' <Predicate = (icmp_ln197)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 5> <Depth = 0> <FIFO>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "br label %hls_label_0_end" [/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:216]   --->   Operation 37 'br' <Predicate = (icmp_ln197)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str3, i32 %tmp)" [/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:217]   --->   Operation 38 'specregionend' 'empty_6' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "br label %1" [/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:147]   --->   Operation 39 'br' <Predicate = (!icmp_ln147)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "ret void" [/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:218]   --->   Operation 40 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ reps]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
sf_1               (alloca         ) [ 01110]
nf_0               (alloca         ) [ 01110]
empty              (specinterface  ) [ 00000]
empty_5            (specinterface  ) [ 00000]
reps_read          (read           ) [ 00000]
shl_ln147          (shl            ) [ 00110]
store_ln147        (store          ) [ 00000]
store_ln147        (store          ) [ 00000]
br_ln147           (br             ) [ 01110]
i_0                (phi            ) [ 00100]
icmp_ln147         (icmp           ) [ 00110]
i                  (add            ) [ 01110]
br_ln147           (br             ) [ 00000]
nf_0_load_1        (load           ) [ 00000]
icmp_ln150         (icmp           ) [ 00110]
br_ln150           (br             ) [ 00000]
sf_1_load          (load           ) [ 00000]
sf                 (add            ) [ 00000]
icmp_ln197         (icmp           ) [ 00110]
br_ln197           (br             ) [ 00000]
store_ln197        (store          ) [ 00000]
nf_0_load          (load           ) [ 00000]
nf                 (add            ) [ 00000]
select_ln212       (select         ) [ 00000]
store_ln216        (store          ) [ 00000]
store_ln216        (store          ) [ 00000]
tmp                (specregionbegin) [ 00000]
specpipeline_ln148 (specpipeline   ) [ 00000]
tmp_V_1_0          (read           ) [ 00000]
br_ln155           (br             ) [ 00000]
br_ln197           (br             ) [ 00000]
write_ln207        (write          ) [ 00000]
br_ln216           (br             ) [ 00000]
empty_6            (specregionend  ) [ 00000]
br_ln147           (br             ) [ 01110]
ret_ln218          (ret            ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_V_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_V_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out_V_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="reps">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reps"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i64P"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i5P"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="40" class="1004" name="sf_1_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="1" slack="0"/>
<pin id="42" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sf_1/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="nf_0_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="1" slack="0"/>
<pin id="46" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="nf_0/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="reps_read_read_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="32" slack="0"/>
<pin id="50" dir="0" index="1" bw="32" slack="0"/>
<pin id="51" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="reps_read/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="tmp_V_1_0_read_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="64" slack="0"/>
<pin id="56" dir="0" index="1" bw="64" slack="0"/>
<pin id="57" dir="1" index="2" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V_1_0/3 "/>
</bind>
</comp>

<comp id="60" class="1004" name="write_ln207_write_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="0" slack="0"/>
<pin id="62" dir="0" index="1" bw="5" slack="0"/>
<pin id="63" dir="0" index="2" bw="1" slack="0"/>
<pin id="64" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln207/3 "/>
</bind>
</comp>

<comp id="68" class="1005" name="i_0_reg_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="32" slack="1"/>
<pin id="70" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="72" class="1004" name="i_0_phi_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="1"/>
<pin id="74" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="75" dir="0" index="2" bw="32" slack="0"/>
<pin id="76" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="77" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="79" class="1004" name="grp_store_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="1" slack="0"/>
<pin id="81" dir="0" index="1" bw="32" slack="0"/>
<pin id="82" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln147/1 store_ln216/2 "/>
</bind>
</comp>

<comp id="84" class="1004" name="shl_ln147_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="32" slack="0"/>
<pin id="86" dir="0" index="1" bw="3" slack="0"/>
<pin id="87" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln147/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="store_ln147_store_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="0" index="1" bw="32" slack="0"/>
<pin id="93" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln147/1 "/>
</bind>
</comp>

<comp id="95" class="1004" name="icmp_ln147_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="32" slack="0"/>
<pin id="97" dir="0" index="1" bw="32" slack="1"/>
<pin id="98" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln147/2 "/>
</bind>
</comp>

<comp id="100" class="1004" name="i_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="32" slack="0"/>
<pin id="102" dir="0" index="1" bw="1" slack="0"/>
<pin id="103" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="106" class="1004" name="nf_0_load_1_load_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="32" slack="1"/>
<pin id="108" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="nf_0_load_1/2 "/>
</bind>
</comp>

<comp id="109" class="1004" name="icmp_ln150_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="32" slack="0"/>
<pin id="111" dir="0" index="1" bw="32" slack="0"/>
<pin id="112" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln150/2 "/>
</bind>
</comp>

<comp id="115" class="1004" name="sf_1_load_load_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="32" slack="1"/>
<pin id="117" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sf_1_load/2 "/>
</bind>
</comp>

<comp id="118" class="1004" name="sf_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="32" slack="0"/>
<pin id="120" dir="0" index="1" bw="1" slack="0"/>
<pin id="121" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sf/2 "/>
</bind>
</comp>

<comp id="124" class="1004" name="icmp_ln197_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="32" slack="0"/>
<pin id="126" dir="0" index="1" bw="32" slack="0"/>
<pin id="127" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln197/2 "/>
</bind>
</comp>

<comp id="130" class="1004" name="store_ln197_store_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="32" slack="0"/>
<pin id="132" dir="0" index="1" bw="32" slack="1"/>
<pin id="133" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln197/2 "/>
</bind>
</comp>

<comp id="135" class="1004" name="nf_0_load_load_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="32" slack="1"/>
<pin id="137" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="nf_0_load/2 "/>
</bind>
</comp>

<comp id="138" class="1004" name="nf_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="32" slack="0"/>
<pin id="140" dir="0" index="1" bw="1" slack="0"/>
<pin id="141" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="nf/2 "/>
</bind>
</comp>

<comp id="144" class="1004" name="select_ln212_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="0" index="1" bw="32" slack="0"/>
<pin id="147" dir="0" index="2" bw="32" slack="0"/>
<pin id="148" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln212/2 "/>
</bind>
</comp>

<comp id="152" class="1004" name="store_ln216_store_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="32" slack="0"/>
<pin id="154" dir="0" index="1" bw="32" slack="1"/>
<pin id="155" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln216/2 "/>
</bind>
</comp>

<comp id="157" class="1005" name="sf_1_reg_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="32" slack="0"/>
<pin id="159" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="sf_1 "/>
</bind>
</comp>

<comp id="164" class="1005" name="nf_0_reg_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="32" slack="0"/>
<pin id="166" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="nf_0 "/>
</bind>
</comp>

<comp id="172" class="1005" name="shl_ln147_reg_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="32" slack="1"/>
<pin id="174" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln147 "/>
</bind>
</comp>

<comp id="177" class="1005" name="icmp_ln147_reg_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="1" slack="1"/>
<pin id="179" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln147 "/>
</bind>
</comp>

<comp id="181" class="1005" name="i_reg_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="32" slack="0"/>
<pin id="183" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="186" class="1005" name="icmp_ln150_reg_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="1"/>
<pin id="188" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln150 "/>
</bind>
</comp>

<comp id="190" class="1005" name="icmp_ln197_reg_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="1"/>
<pin id="192" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln197 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="43"><net_src comp="6" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="47"><net_src comp="6" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="52"><net_src comp="20" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="53"><net_src comp="4" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="58"><net_src comp="32" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="59"><net_src comp="0" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="65"><net_src comp="34" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="66"><net_src comp="2" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="67"><net_src comp="36" pin="0"/><net_sink comp="60" pin=2"/></net>

<net id="71"><net_src comp="12" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="78"><net_src comp="68" pin="1"/><net_sink comp="72" pin=0"/></net>

<net id="83"><net_src comp="12" pin="0"/><net_sink comp="79" pin=0"/></net>

<net id="88"><net_src comp="48" pin="2"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="22" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="12" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="99"><net_src comp="72" pin="4"/><net_sink comp="95" pin=0"/></net>

<net id="104"><net_src comp="72" pin="4"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="6" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="113"><net_src comp="106" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="114"><net_src comp="12" pin="0"/><net_sink comp="109" pin=1"/></net>

<net id="122"><net_src comp="115" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="6" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="118" pin="2"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="24" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="118" pin="2"/><net_sink comp="130" pin=0"/></net>

<net id="142"><net_src comp="135" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="6" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="149"><net_src comp="109" pin="2"/><net_sink comp="144" pin=0"/></net>

<net id="150"><net_src comp="12" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="151"><net_src comp="138" pin="2"/><net_sink comp="144" pin=2"/></net>

<net id="156"><net_src comp="144" pin="3"/><net_sink comp="152" pin=0"/></net>

<net id="160"><net_src comp="40" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="161"><net_src comp="157" pin="1"/><net_sink comp="79" pin=1"/></net>

<net id="162"><net_src comp="157" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="163"><net_src comp="157" pin="1"/><net_sink comp="130" pin=1"/></net>

<net id="167"><net_src comp="44" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="168"><net_src comp="164" pin="1"/><net_sink comp="90" pin=1"/></net>

<net id="169"><net_src comp="164" pin="1"/><net_sink comp="106" pin=0"/></net>

<net id="170"><net_src comp="164" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="171"><net_src comp="164" pin="1"/><net_sink comp="152" pin=1"/></net>

<net id="175"><net_src comp="84" pin="2"/><net_sink comp="172" pin=0"/></net>

<net id="176"><net_src comp="172" pin="1"/><net_sink comp="95" pin=1"/></net>

<net id="180"><net_src comp="95" pin="2"/><net_sink comp="177" pin=0"/></net>

<net id="184"><net_src comp="100" pin="2"/><net_sink comp="181" pin=0"/></net>

<net id="185"><net_src comp="181" pin="1"/><net_sink comp="72" pin=2"/></net>

<net id="189"><net_src comp="109" pin="2"/><net_sink comp="186" pin=0"/></net>

<net id="193"><net_src comp="124" pin="2"/><net_sink comp="190" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: in_V_V | {}
	Port: out_V_V | {3 }
 - Input state : 
	Port: Matrix_Vector_Activa : in_V_V | {3 }
	Port: Matrix_Vector_Activa : out_V_V | {}
	Port: Matrix_Vector_Activa : reps | {1 }
  - Chain level:
	State 1
		store_ln147 : 1
		store_ln147 : 1
	State 2
		icmp_ln147 : 1
		i : 1
		br_ln147 : 2
		icmp_ln150 : 1
		br_ln150 : 2
		sf : 1
		icmp_ln197 : 2
		br_ln197 : 3
		store_ln197 : 2
		nf : 1
		select_ln212 : 2
		store_ln216 : 3
	State 3
		empty_6 : 1
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|
| Operation|     Functional Unit     |    FF   |   LUT   |
|----------|-------------------------|---------|---------|
|          |         i_fu_100        |    0    |    39   |
|    add   |        sf_fu_118        |    0    |    39   |
|          |        nf_fu_138        |    0    |    39   |
|----------|-------------------------|---------|---------|
|          |     icmp_ln147_fu_95    |    0    |    20   |
|   icmp   |    icmp_ln150_fu_109    |    0    |    20   |
|          |    icmp_ln197_fu_124    |    0    |    20   |
|----------|-------------------------|---------|---------|
|  select  |   select_ln212_fu_144   |    0    |    32   |
|----------|-------------------------|---------|---------|
|   read   |   reps_read_read_fu_48  |    0    |    0    |
|          |   tmp_V_1_0_read_fu_54  |    0    |    0    |
|----------|-------------------------|---------|---------|
|   write  | write_ln207_write_fu_60 |    0    |    0    |
|----------|-------------------------|---------|---------|
|    shl   |     shl_ln147_fu_84     |    0    |    0    |
|----------|-------------------------|---------|---------|
|   Total  |                         |    0    |   209   |
|----------|-------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|    i_0_reg_68    |   32   |
|     i_reg_181    |   32   |
|icmp_ln147_reg_177|    1   |
|icmp_ln150_reg_186|    1   |
|icmp_ln197_reg_190|    1   |
|   nf_0_reg_164   |   32   |
|   sf_1_reg_157   |   32   |
| shl_ln147_reg_172|   32   |
+------------------+--------+
|       Total      |   163  |
+------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   209  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   163  |    -   |
+-----------+--------+--------+
|   Total   |   163  |   209  |
+-----------+--------+--------+
