MacroModel pin core_t_ctr_reg_reg[0]/CLK  68.70ps 68.70ps 68.70ps 68.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][25]/CLK  76.30ps 76.30ps 76.30ps 76.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][14]/CLK  67.70ps 67.70ps 67.70ps 67.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][8]/CLK  76.90ps 76.90ps 76.90ps 76.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][20]/CLK  90.50ps 90.50ps 90.50ps 90.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][22]/CLK  65.50ps 65.50ps 65.50ps 65.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][12]/CLK  86.40ps 86.40ps 86.40ps 86.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][20]/CLK  91.10ps 91.10ps 91.10ps 91.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][26]/CLK  80.20ps 80.20ps 80.20ps 80.20ps 0pf view_tc
MacroModel pin core_t_ctr_reg_reg[3]/CLK  54.80ps 54.80ps 54.80ps 54.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][22]/CLK  64.80ps 64.80ps 64.80ps 64.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][19]/CLK  74.20ps 74.20ps 74.20ps 74.20ps 0pf view_tc
MacroModel pin core_t_ctr_reg_reg[4]/CLK  54.10ps 54.10ps 54.10ps 54.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][10]/CLK  68.20ps 68.20ps 68.20ps 68.20ps 0pf view_tc
MacroModel pin core_t_ctr_reg_reg[1]/CLK  78.90ps 78.90ps 78.90ps 78.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][11]/CLK  71.20ps 71.20ps 71.20ps 71.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][16]/CLK  83.00ps 83.00ps 83.00ps 83.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][31]/CLK  73.30ps 73.30ps 73.30ps 73.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][6]/CLK  78.60ps 78.60ps 78.60ps 78.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][27]/CLK  66.90ps 66.90ps 66.90ps 66.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][30]/CLK  73.30ps 73.30ps 73.30ps 73.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][9]/CLK  93.50ps 93.50ps 93.50ps 93.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][23]/CLK  72.20ps 72.20ps 72.20ps 72.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][21]/CLK  78.30ps 78.30ps 78.30ps 78.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][26]/CLK  73.20ps 73.20ps 73.20ps 73.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][0]/CLK  80.80ps 80.80ps 80.80ps 80.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][24]/CLK  71.40ps 71.40ps 71.40ps 71.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][29]/CLK  80.90ps 80.90ps 80.90ps 80.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][13]/CLK  90.40ps 90.40ps 90.40ps 90.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][21]/CLK  80.70ps 80.70ps 80.70ps 80.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][18]/CLK  64.60ps 64.60ps 64.60ps 64.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][28]/CLK  88.60ps 88.60ps 88.60ps 88.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][24]/CLK  72.00ps 72.00ps 72.00ps 72.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][25]/CLK  79.50ps 79.50ps 79.50ps 79.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][1]/CLK  72.80ps 72.80ps 72.80ps 72.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][23]/CLK  78.80ps 78.80ps 78.80ps 78.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][2]/CLK  70.10ps 70.10ps 70.10ps 70.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][1]/CLK  73.30ps 73.30ps 73.30ps 73.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][4]/CLK  79.30ps 79.30ps 79.30ps 79.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][2]/CLK  72.60ps 72.60ps 72.60ps 72.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][28]/CLK  70.10ps 70.10ps 70.10ps 70.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][19]/CLK  71.00ps 71.00ps 71.00ps 71.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][7]/CLK  69.70ps 69.70ps 69.70ps 69.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][5]/CLK  66.70ps 66.70ps 66.70ps 66.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][27]/CLK  65.60ps 65.60ps 65.60ps 65.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][30]/CLK  62.70ps 62.70ps 62.70ps 62.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][4]/CLK  66.50ps 66.50ps 66.50ps 66.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][5]/CLK  66.50ps 66.50ps 66.50ps 66.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][7]/CLK  62.40ps 62.40ps 62.40ps 62.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][29]/CLK  71.70ps 71.70ps 71.70ps 71.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][15]/CLK  70.90ps 70.90ps 70.90ps 70.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][5]/CLK  67.70ps 67.70ps 67.70ps 67.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][3]/CLK  76.70ps 76.70ps 76.70ps 76.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][3]/CLK  54.50ps 54.50ps 54.50ps 54.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][2]/CLK  65.10ps 65.10ps 65.10ps 65.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][7]/CLK  60.70ps 60.70ps 60.70ps 60.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][17]/CLK  66.90ps 66.90ps 66.90ps 66.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][13]/CLK  62.50ps 62.50ps 62.50ps 62.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][13]/CLK  57.70ps 57.70ps 57.70ps 57.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][21]/CLK  65.30ps 65.30ps 65.30ps 65.30ps 0pf view_tc
MacroModel pin core_t_ctr_reg_reg[5]/CLK  53.10ps 53.10ps 53.10ps 53.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][4]/CLK  52.10ps 52.10ps 52.10ps 52.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][0]/CLK  62.70ps 62.70ps 62.70ps 62.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][9]/CLK  60.60ps 60.60ps 60.60ps 60.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][13]/CLK  89.60ps 89.60ps 89.60ps 89.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][8]/CLK  56.50ps 56.50ps 56.50ps 56.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][11]/CLK  56.30ps 56.30ps 56.30ps 56.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][17]/CLK  53.60ps 53.60ps 53.60ps 53.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][1]/CLK  66.20ps 66.20ps 66.20ps 66.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][3]/CLK  57.00ps 57.00ps 57.00ps 57.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][31]/CLK  65.70ps 65.70ps 65.70ps 65.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][10]/CLK  64.60ps 64.60ps 64.60ps 64.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][18]/CLK  63.30ps 63.30ps 63.30ps 63.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][15]/CLK  59.70ps 59.70ps 59.70ps 59.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][6]/CLK  61.60ps 61.60ps 61.60ps 61.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][12]/CLK  58.60ps 58.60ps 58.60ps 58.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][11]/CLK  54.30ps 54.30ps 54.30ps 54.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][14]/CLK  50.50ps 50.50ps 50.50ps 50.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][15]/CLK  57.70ps 57.70ps 57.70ps 57.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][16]/CLK  57.80ps 57.80ps 57.80ps 57.80ps 0pf view_tc
MacroModel pin core_t_ctr_reg_reg[2]/CLK  48.80ps 48.80ps 48.80ps 48.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][14]/CLK  49.60ps 49.60ps 49.60ps 49.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][9]/CLK  58.90ps 58.90ps 58.90ps 58.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][14]/CLK  50.40ps 50.40ps 50.40ps 50.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][12]/CLK  58.50ps 58.50ps 58.50ps 58.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][10]/CLK  57.20ps 57.20ps 57.20ps 57.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][8]/CLK  55.00ps 55.00ps 55.00ps 55.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][6]/CLK  66.10ps 66.10ps 66.10ps 66.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][7]/CLK  55.60ps 55.60ps 55.60ps 55.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][5]/CLK  56.90ps 56.90ps 56.90ps 56.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][8]/CLK  54.40ps 54.40ps 54.40ps 54.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][15]/CLK  53.90ps 53.90ps 53.90ps 53.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][4]/CLK  52.50ps 52.50ps 52.50ps 52.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][16]/CLK  61.80ps 61.80ps 61.80ps 61.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][1]/CLK  50.00ps 50.00ps 50.00ps 50.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][11]/CLK  49.20ps 49.20ps 49.20ps 49.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][6]/CLK  61.20ps 61.20ps 61.20ps 61.20ps 0pf view_tc
MacroModel pin core_sha256_ctrl_reg_reg[0]/CLK  45.20ps 45.20ps 45.20ps 45.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][2]/CLK  47.80ps 47.80ps 47.80ps 47.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][3]/CLK  47.60ps 47.60ps 47.60ps 47.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][21]/CLK  40.30ps 40.30ps 40.30ps 40.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][12]/CLK  45.60ps 45.60ps 45.60ps 45.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][10]/CLK  35.60ps 35.60ps 35.60ps 35.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][20]/CLK  44.50ps 44.50ps 44.50ps 44.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][16]/CLK  42.20ps 42.20ps 42.20ps 42.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][0]/CLK  40.70ps 40.70ps 40.70ps 40.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][19]/CLK  40.50ps 40.50ps 40.50ps 40.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][17]/CLK  50.20ps 50.20ps 50.20ps 50.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][22]/CLK  48.40ps 48.40ps 48.40ps 48.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][9]/CLK  53.70ps 53.70ps 53.70ps 53.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][17]/CLK  47.90ps 47.90ps 47.90ps 47.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][19]/CLK  36.90ps 36.90ps 36.90ps 36.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][0]/CLK  36.80ps 36.80ps 36.80ps 36.80ps 0pf view_tc
MacroModel pin core_sha256_ctrl_reg_reg[1]/CLK  36.50ps 36.50ps 36.50ps 36.50ps 0pf view_tc
MacroModel pin next_reg_reg/CLK  64.10ps 64.10ps 64.10ps 64.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][20]/CLK  31.10ps 31.10ps 31.10ps 31.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][22]/CLK  42.80ps 42.80ps 42.80ps 42.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][18]/CLK  26.70ps 26.70ps 26.70ps 26.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][23]/CLK  21.10ps 21.10ps 21.10ps 21.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][24]/CLK  20.10ps 20.10ps 20.10ps 20.10ps 0pf view_tc
MacroModel pin core_e_reg_reg[9]/CLK  13.50ps 13.50ps 13.50ps 13.50ps 0pf view_tc
MacroModel pin core_e_reg_reg[8]/CLK  19.10ps 19.10ps 19.10ps 19.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][18]/CLK  18.70ps 18.70ps 18.70ps 18.70ps 0pf view_tc
MacroModel pin core_e_reg_reg[16]/CLK  10.80ps 10.80ps 10.80ps 10.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][25]/CLK  14.80ps 14.80ps 14.80ps 14.80ps 0pf view_tc
MacroModel pin core_e_reg_reg[10]/CLK  14.40ps 14.40ps 14.40ps 14.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][23]/CLK  13.10ps 13.10ps 13.10ps 13.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][24]/CLK  12.60ps 12.60ps 12.60ps 12.60ps 0pf view_tc
MacroModel pin digest_valid_reg_reg/CLK  51.00ps 51.00ps 51.00ps 51.00ps 0pf view_tc
