GowinSynthesis start
Running parser ...
Analyzing Verilog file 'C:\Gowin\Gowin_V1.9.8.10\IDE\data\ipcores\GAO_LITE\GW_AO_0\gw_ao_mem_ctrl.v'
Analyzing included file 'ao_0\gw_ao_top_define.v'("C:\Gowin\Gowin_V1.9.8.10\IDE\data\ipcores\GAO_LITE\GW_AO_0\gw_ao_mem_ctrl.v":133)
Back to file 'C:\Gowin\Gowin_V1.9.8.10\IDE\data\ipcores\GAO_LITE\GW_AO_0\gw_ao_mem_ctrl.v'("C:\Gowin\Gowin_V1.9.8.10\IDE\data\ipcores\GAO_LITE\GW_AO_0\gw_ao_mem_ctrl.v":133)
Analyzing Verilog file 'C:\Gowin\Gowin_V1.9.8.10\IDE\data\ipcores\GAO_LITE\GW_AO_0\gw_ao_top.v'
Analyzing included file 'C:\Gowin\Gowin_V1.9.8.10\IDE\data\ipcores\GAO_LITE\GW_AO_0\gw_ao_define.v'("C:\Gowin\Gowin_V1.9.8.10\IDE\data\ipcores\GAO_LITE\GW_AO_0\gw_ao_top.v":693)
Back to file 'C:\Gowin\Gowin_V1.9.8.10\IDE\data\ipcores\GAO_LITE\GW_AO_0\gw_ao_top.v'("C:\Gowin\Gowin_V1.9.8.10\IDE\data\ipcores\GAO_LITE\GW_AO_0\gw_ao_top.v":693)
Analyzing included file 'ao_0\gw_ao_top_define.v'("C:\Gowin\Gowin_V1.9.8.10\IDE\data\ipcores\GAO_LITE\GW_AO_0\gw_ao_top.v":693)
Back to file 'C:\Gowin\Gowin_V1.9.8.10\IDE\data\ipcores\GAO_LITE\GW_AO_0\gw_ao_top.v'("C:\Gowin\Gowin_V1.9.8.10\IDE\data\ipcores\GAO_LITE\GW_AO_0\gw_ao_top.v":693)
Analyzing included file 'ao_0\gw_ao_parameter.v'("C:\Gowin\Gowin_V1.9.8.10\IDE\data\ipcores\GAO_LITE\GW_AO_0\gw_ao_top.v":693)
Back to file 'C:\Gowin\Gowin_V1.9.8.10\IDE\data\ipcores\GAO_LITE\GW_AO_0\gw_ao_top.v'("C:\Gowin\Gowin_V1.9.8.10\IDE\data\ipcores\GAO_LITE\GW_AO_0\gw_ao_top.v":693)
Analyzing Verilog file 'C:\Gowin\Gowin_V1.9.8.10\IDE\data\ipcores\GAO_LITE\GW_CON\gw_con_top.v'
Analyzing included file 'ao_control\gw_con_top_define.v'("C:\Gowin\Gowin_V1.9.8.10\IDE\data\ipcores\GAO_LITE\GW_CON\gw_con_top.v":367)
Back to file 'C:\Gowin\Gowin_V1.9.8.10\IDE\data\ipcores\GAO_LITE\GW_CON\gw_con_top.v'("C:\Gowin\Gowin_V1.9.8.10\IDE\data\ipcores\GAO_LITE\GW_CON\gw_con_top.v":367)
Analyzing included file 'C:\Gowin\Gowin_V1.9.8.10\IDE\data\ipcores\GAO_LITE\GW_CON\gw_con_parameter.v'("C:\Gowin\Gowin_V1.9.8.10\IDE\data\ipcores\GAO_LITE\GW_CON\gw_con_top.v":367)
Back to file 'C:\Gowin\Gowin_V1.9.8.10\IDE\data\ipcores\GAO_LITE\GW_CON\gw_con_top.v'("C:\Gowin\Gowin_V1.9.8.10\IDE\data\ipcores\GAO_LITE\GW_CON\gw_con_top.v":367)
Analyzing Verilog file 'C:\Gowin\Gowin_V1.9.8.10\IDE\data\ipcores\gw_jtag.v'
Analyzing Verilog file 'C:\Users\Armin\Desktop\Isam_slova\fpga_project\impl\gao\gw_gao_top.v'
Compiling module 'gw_gao'("C:\Users\Armin\Desktop\Isam_slova\fpga_project\impl\gao\gw_gao_top.v":1)
Compiling module 'GW_JTAG'("C:\Gowin\Gowin_V1.9.8.10\IDE\data\ipcores\gw_jtag.v":1)
Compiling module '**'("C:\Gowin\Gowin_V1.9.8.10\IDE\data\ipcores\GAO_LITE\GW_CON\gw_con_top.v":0)
Compiling module '**'("C:\Gowin\Gowin_V1.9.8.10\IDE\data\ipcores\GAO_LITE\GW_AO_0\gw_ao_top.v":0)
WARN  (EX3791) : Expression size ** truncated to fit in target size **("C:\Gowin\Gowin_V1.9.8.10\IDE\data\ipcores\GAO_LITE\GW_AO_0\gw_ao_top.v":0)
Compiling module '**'("C:\Gowin\Gowin_V1.9.8.10\IDE\data\ipcores\GAO_LITE\GW_AO_0\gw_ao_mem_ctrl.v":0)
Extracting RAM for identifier '**'("C:\Gowin\Gowin_V1.9.8.10\IDE\data\ipcores\GAO_LITE\GW_AO_0\gw_ao_mem_ctrl.v":0)
NOTE  (EX0101) : Current top module is "gw_gao"
[5%] Running netlist conversion ...
Running device independent optimization ...
WARN  (DI0003) : Latch inferred for net 'internal_reg_init';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("C:\Gowin\Gowin_V1.9.8.10\IDE\data\ipcores\GAO_LITE\GW_AO_0\gw_ao_top.v":0)
WARN  (DI0003) : Latch inferred for net 'internal_reg_start';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("C:\Gowin\Gowin_V1.9.8.10\IDE\data\ipcores\GAO_LITE\GW_AO_0\gw_ao_top.v":0)
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
[95%] Generate netlist file "C:\Users\Armin\Desktop\Isam_slova\fpga_project\impl\gao\gao.v" completed
[100%] Generate report file "C:\Users\Armin\Desktop\Isam_slova\fpga_project\impl\gao\gao_syn.rpt.html" completed
GowinSynthesis finish
