verilog work "ipcore_dir/pcie_endpoint/source/pcie_bram_v6.v"
verilog work "ipcore_dir/pcie_endpoint/source/gtx_tx_sync_rate_v6.v"
verilog work "ipcore_dir/pcie_endpoint/source/gtx_rx_valid_filter_v6.v"
verilog work "ipcore_dir/pcie_endpoint/source/pcie_pipe_misc_v6.v"
verilog work "ipcore_dir/pcie_endpoint/source/pcie_pipe_lane_v6.v"
verilog work "ipcore_dir/pcie_endpoint/source/pcie_brams_v6.v"
verilog work "ipcore_dir/pcie_endpoint/source/gtx_wrapper_v6.v"
verilog work "ipcore_dir/pcie_endpoint/source/axi_basic_tx_thrtl_ctl.v"
verilog work "ipcore_dir/pcie_endpoint/source/axi_basic_tx_pipeline.v"
verilog work "ipcore_dir/pcie_endpoint/source/axi_basic_rx_pipeline.v"
verilog work "ipcore_dir/pcie_endpoint/source/axi_basic_rx_null_gen.v"
verilog work "ipcore_dir/pcie_endpoint/source/pcie_upconfig_fix_3451_v6.v"
verilog work "ipcore_dir/pcie_endpoint/source/pcie_pipe_v6.v"
verilog work "ipcore_dir/pcie_endpoint/source/pcie_gtx_v6.v"
verilog work "ipcore_dir/pcie_endpoint/source/pcie_bram_top_v6.v"
verilog work "ipcore_dir/pcie_endpoint/source/axi_basic_tx.v"
verilog work "ipcore_dir/pcie_endpoint/source/axi_basic_rx.v"
verilog work "ipcore_dir/pcie_endpoint/source/pcie_reset_delay_v6.v"
verilog work "ipcore_dir/pcie_endpoint/source/pcie_clocking_v6.v"
verilog work "ipcore_dir/pcie_endpoint/source/pcie_2_0_v6.v"
verilog work "ipcore_dir/pcie_endpoint/source/axi_basic_top.v"
verilog work "ipcore_dir/pcie_endpoint/source/pcie_endpoint.v"
verilog work "ipcore_dir/riffa/ff.v"
verilog work "ipcore_dir/riffa/syncff.v"
verilog work "ipcore_dir/riffa/ram_2clk_1w_1r.v"
verilog work "ipcore_dir/riffa/ram_1clk_1w_1r.v"
verilog work "ipcore_dir/riffa/sync_fifo.v"
verilog work "ipcore_dir/riffa/cross_domain_signal.v"
verilog work "ipcore_dir/riffa/async_fifo.v"
verilog work "ipcore_dir/riffa/tx_port_writer.v"
verilog work "ipcore_dir/riffa/tx_port_monitor_64.v"
verilog work "ipcore_dir/riffa/tx_port_monitor_32.v"
verilog work "ipcore_dir/riffa/tx_port_monitor_128.v"
verilog work "ipcore_dir/riffa/tx_port_channel_gate_64.v"
verilog work "ipcore_dir/riffa/tx_port_channel_gate_32.v"
verilog work "ipcore_dir/riffa/tx_port_channel_gate_128.v"
verilog work "ipcore_dir/riffa/tx_port_buffer_64.v"
verilog work "ipcore_dir/riffa/tx_port_buffer_32.v"
verilog work "ipcore_dir/riffa/tx_port_buffer_128.v"
verilog work "ipcore_dir/riffa/tx_engine_selector.v"
verilog work "ipcore_dir/riffa/tx_engine_formatter_64.v"
verilog work "ipcore_dir/riffa/tx_engine_formatter_32.v"
verilog work "ipcore_dir/riffa/tx_engine_formatter_128.v"
verilog work "ipcore_dir/riffa/sg_list_requester.v"
verilog work "ipcore_dir/riffa/sg_list_reader_64.v"
verilog work "ipcore_dir/riffa/sg_list_reader_32.v"
verilog work "ipcore_dir/riffa/sg_list_reader_128.v"
verilog work "ipcore_dir/riffa/rx_port_requester_mux.v"
verilog work "ipcore_dir/riffa/rx_port_reader.v"
verilog work "ipcore_dir/riffa/rx_port_channel_gate.v"
verilog work "ipcore_dir/riffa/reorder_queue_output.v"
verilog work "ipcore_dir/riffa/reorder_queue_input.v"
verilog work "ipcore_dir/riffa/fifo_packer_64.v"
verilog work "ipcore_dir/riffa/fifo_packer_32.v"
verilog work "ipcore_dir/riffa/fifo_packer_128.v"
verilog work "ipcore_dir/riffa/async_fifo_fwft.v"
verilog work "ipcore_dir/riffa/tx_qword_aligner_64.v"
verilog work "ipcore_dir/riffa/tx_qword_aligner_128.v"
verilog work "ipcore_dir/riffa/tx_port_64.v"
verilog work "ipcore_dir/riffa/tx_port_32.v"
verilog work "ipcore_dir/riffa/tx_port_128.v"
verilog work "ipcore_dir/riffa/tx_engine_upper_64.v"
verilog work "ipcore_dir/riffa/tx_engine_upper_32.v"
verilog work "ipcore_dir/riffa/tx_engine_upper_128.v"
verilog work "ipcore_dir/riffa/tx_engine_lower_64.v"
verilog work "ipcore_dir/riffa/tx_engine_lower_32.v"
verilog work "ipcore_dir/riffa/tx_engine_lower_128.v"
verilog work "ipcore_dir/riffa/rx_port_64.v"
verilog work "ipcore_dir/riffa/rx_port_32.v"
verilog work "ipcore_dir/riffa/rx_port_128.v"
verilog work "ipcore_dir/riffa/rx_engine_req.v"
verilog work "ipcore_dir/riffa/reorder_queue.v"
verilog work "ipcore_dir/riffa/interrupt_controller.v"
verilog work "ipcore_dir/riffa/tx_engine_64.v"
verilog work "ipcore_dir/riffa/tx_engine_32.v"
verilog work "ipcore_dir/riffa/tx_engine_128.v"
verilog work "ipcore_dir/riffa/translation_layer_64.v"
verilog work "ipcore_dir/riffa/translation_layer_32.v"
verilog work "ipcore_dir/riffa/translation_layer_128.v"
verilog work "ipcore_dir/riffa/rx_engine_64.v"
verilog work "ipcore_dir/riffa/rx_engine_32.v"
verilog work "ipcore_dir/riffa/rx_engine_128.v"
verilog work "ipcore_dir/riffa/recv_credit_flow_ctrl.v"
verilog work "ipcore_dir/riffa/interrupt.v"
verilog work "ipcore_dir/riffa/demux_1_to_n.v"
verilog work "ipcore_dir/riffa/channel_64.v"
verilog work "ipcore_dir/riffa/channel_32.v"
verilog work "ipcore_dir/riffa/channel_128.v"
verilog work "ipcore_dir/riffa/translation_layer.v"
verilog work "ipcore_dir/riffa/riffa_endpoint_64.v"
verilog work "ipcore_dir/riffa/riffa_endpoint_32.v"
verilog work "ipcore_dir/riffa/riffa_endpoint_128.v"
verilog work "instr_decoder.v"
verilog work "softMC_pcie_app.v"
verilog work "pipe_reg.v"
verilog work "ipcore_dir/riffa/riffa_endpoint.v"
verilog work "instr_dispatcher.v"
verilog work "read_capturer.v"
verilog work "maint_handler.v"
verilog work "maint_ctrl.v"
verilog work "iseq_dispatcher.v"
verilog work "ipcore_dir/riffa/riffa_adapter_v6_pcie_v2_5.v"
verilog work "ipcore_dir/rdback_fifo.v"
verilog work "ipcore_dir/instr_fifo.v"
verilog work "instr_receiver.v"
verilog work "autoref_config.v"
verilog work "softMC.v"
verilog work "ipcore_dir/riffa/riffa_top_v6_pcie_v2_5.v"
verilog work "softMC_top.v"
verilog work "ipcore_dir/xilinx_mig/user_design/rtl/controller/arb_mux.v"
verilog work "ipcore_dir/xilinx_mig/user_design/rtl/controller/arb_row_col.v"
verilog work "ipcore_dir/xilinx_mig/user_design/rtl/controller/arb_select.v"
verilog work "ipcore_dir/xilinx_mig/user_design/rtl/controller/bank_cntrl.v"
verilog work "ipcore_dir/xilinx_mig/user_design/rtl/controller/bank_common.v"
verilog work "ipcore_dir/xilinx_mig/user_design/rtl/controller/bank_compare.v"
verilog work "ipcore_dir/xilinx_mig/user_design/rtl/controller/bank_mach.v"
verilog work "ipcore_dir/xilinx_mig/user_design/rtl/controller/bank_queue.v"
verilog work "ipcore_dir/xilinx_mig/user_design/rtl/controller/bank_state.v"
verilog work "ipcore_dir/xilinx_mig/user_design/rtl/controller/col_mach.v"
verilog work "ipcore_dir/xilinx_mig/user_design/rtl/controller/mc.v"
verilog work "ipcore_dir/xilinx_mig/user_design/rtl/controller/rank_cntrl.v"
verilog work "ipcore_dir/xilinx_mig/user_design/rtl/controller/rank_common.v"
verilog work "ipcore_dir/xilinx_mig/user_design/rtl/controller/rank_mach.v"
verilog work "ipcore_dir/xilinx_mig/user_design/rtl/controller/round_robin_arb.v"
verilog work "ipcore_dir/xilinx_mig/user_design/rtl/ecc/ecc_buf.v"
verilog work "ipcore_dir/xilinx_mig/user_design/rtl/ecc/ecc_dec_fix.v"
verilog work "ipcore_dir/xilinx_mig/user_design/rtl/ecc/ecc_gen.v"
verilog work "ipcore_dir/xilinx_mig/user_design/rtl/ecc/ecc_merge_enc.v"
verilog work "ipcore_dir/xilinx_mig/user_design/rtl/ip_top/clk_ibuf.v"
verilog work "ipcore_dir/xilinx_mig/user_design/rtl/ip_top/ddr2_ddr3_chipscope.v"
verilog work "ipcore_dir/xilinx_mig/user_design/rtl/ip_top/infrastructure.v"
verilog work "ipcore_dir/xilinx_mig/user_design/rtl/ip_top/iodelay_ctrl.v"
verilog work "ipcore_dir/xilinx_mig/user_design/rtl/ip_top/mem_intfc.v"
verilog work "ipcore_dir/xilinx_mig/user_design/rtl/ip_top/memc_ui_top.v"
verilog work "ipcore_dir/xilinx_mig/user_design/rtl/phy/circ_buffer.v"
verilog work "ipcore_dir/xilinx_mig/user_design/rtl/phy/phy_ck_iob.v"
verilog work "ipcore_dir/xilinx_mig/user_design/rtl/phy/phy_clock_io.v"
verilog work "ipcore_dir/xilinx_mig/user_design/rtl/phy/phy_control_io.v"
verilog work "ipcore_dir/xilinx_mig/user_design/rtl/phy/phy_data_io.v"
verilog work "ipcore_dir/xilinx_mig/user_design/rtl/phy/phy_dly_ctrl.v"
verilog work "ipcore_dir/xilinx_mig/user_design/rtl/phy/phy_dm_iob.v"
verilog work "ipcore_dir/xilinx_mig/user_design/rtl/phy/phy_dq_iob.v"
verilog work "ipcore_dir/xilinx_mig/user_design/rtl/phy/phy_dqs_iob.v"
verilog work "ipcore_dir/xilinx_mig/user_design/rtl/phy/phy_init.v"
verilog work "ipcore_dir/xilinx_mig/user_design/rtl/phy/phy_pd.v"
verilog work "ipcore_dir/xilinx_mig/user_design/rtl/phy/phy_pd_top.v"
verilog work "ipcore_dir/xilinx_mig/user_design/rtl/phy/phy_rdclk_gen.v"
verilog work "ipcore_dir/xilinx_mig/user_design/rtl/phy/phy_rdctrl_sync.v"
verilog work "ipcore_dir/xilinx_mig/user_design/rtl/phy/phy_rddata_sync.v"
verilog work "ipcore_dir/xilinx_mig/user_design/rtl/phy/phy_rdlvl.v"
verilog work "ipcore_dir/xilinx_mig/user_design/rtl/phy/phy_read.v"
verilog work "ipcore_dir/xilinx_mig/user_design/rtl/phy/phy_top.v"
verilog work "ipcore_dir/xilinx_mig/user_design/rtl/phy/phy_write.v"
verilog work "ipcore_dir/xilinx_mig/user_design/rtl/phy/phy_wrlvl.v"
verilog work "ipcore_dir/xilinx_mig/user_design/rtl/phy/rd_bitslip.v"
verilog work "ipcore_dir/xilinx_mig/user_design/rtl/ui/ui_cmd.v"
verilog work "ipcore_dir/xilinx_mig/user_design/rtl/ui/ui_rd_data.v"
verilog work "ipcore_dir/xilinx_mig/user_design/rtl/ui/ui_top.v"
verilog work "ipcore_dir/xilinx_mig/user_design/rtl/ui/ui_wr_data.v"
verilog work "ipcore_dir/pcie_endpoint/source/gtx_drp_chanalign_fix_3752_v6.v"
