verilog work "../../../../git/basil/basil/firmware/modules/utils/ODDR_s3.v"
verilog work "../../../../git/basil/basil/firmware/modules/utils/generic_fifo.v"
verilog work "../../../../git/basil/basil/firmware/modules/utils/cdc_syncfifo.v"
verilog work "../../../../git/basil/basil/firmware/modules/utils/cdc_pulse_sync.v"
verilog work "../../../../git/basil/basil/firmware/modules/utils/bus_to_ip.v"
verilog work "../../../../git/basil/basil/firmware/modules/sram_fifo/sram_fifo_core.v"
verilog work "../../../../git/basil/basil/firmware/modules/seq_gen/seq_gen_core.v"
verilog work "../../../../git/basil/basil/firmware/modules/fast_spi_rx/fast_spi_rx_core.v"
verilog work "../../../../git/basil/basil/firmware/modules/utils/reset_gen.v"
verilog work "../../../../git/basil/basil/firmware/modules/utils/fx2_to_bus.v"
verilog work "../../../../git/basil/basil/firmware/modules/utils/clock_divider.v"
verilog work "../../../../git/basil/basil/firmware/modules/sram_fifo/sram_fifo.v"
verilog work "../../../../git/basil/basil/firmware/modules/seq_gen/seq_gen.v"
verilog work "../../../../git/basil/basil/firmware/modules/gpio/gpio.v"
verilog work "../../../../git/basil/basil/firmware/modules/fast_spi_rx/fast_spi_rx.v"
verilog work "../src/clk_gen.v"
verilog work "../src/adc01.v"
