# Reading C:/altera_lite/16.0/modelsim_ase/tcl/vsim/pref.tcl
# do main_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim ALTERA vmap 10.4d Lib Mapping Utility 2015.12 Dec 30 2015
# vmap work rtl_work 
# Copying C:/altera_lite/16.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/quatrum_projects {C:/quatrum_projects/first.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 16:10:54 on Jul 19,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/quatrum_projects" C:/quatrum_projects/first.v 
# -- Compiling module sum_bit_1
# -- Compiling module sum_bit_2
# -- Compiling module sum
# -- Compiling module main
# 
# Top level modules:
# 	sum_bit_1
# 	main
# End time: 16:10:54 on Jul 19,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Load canceled
