# do lab5.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:33:16 on Apr 09,2019
# vlog -work work lab5.vo 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 06:33:16 on Apr 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:33:16 on Apr 09,2019
# vlog -work work datapath.vwf.vt 
# -- Compiling module datapath_vlg_vec_tst
# 
# Top level modules:
# 	datapath_vlg_vec_tst
# End time: 06:33:16 on Apr 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -novopt -c -t 1ps -L cyclonev_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.datapath_vlg_vec_tst 
# Start time: 06:33:16 on Apr 09,2019
# Loading work.datapath_vlg_vec_tst
# Loading work.datapath
# Loading altera_ver.dffeas
# Loading sv_std.std
# Loading altera_lnsim_ver.generic_m10k
# Loading altera_lnsim_ver.altera_lnsim_functions
# Loading altera_lnsim_ver.common_28nm_ram_block
# Loading altera_lnsim_ver.common_28nm_ram_register
# Loading altera_lnsim_ver.common_28nm_ram_pulse_generator
# Loading altera_ver.PRIM_GDFF_LOW
# after#25
# ** Note: $finish    : datapath.vwf.vt(138)
#    Time: 1 us  Iteration: 0  Instance: /datapath_vlg_vec_tst
# End time: 06:33:17 on Apr 09,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
