<?xml version="1.0" encoding="UTF-8"?>
<deploy
 date="2017.11.10.02:24:00"
 outputDirectory="/home/strahinja/data/faks/vezbe/IVS/vezbe/v1/code/dual_mp_shmem/system/">
 <perimeter>
  <parameter
     name="AUTO_GENERATION_ID"
     type="Integer"
     defaultValue="0"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_UNIQUE_ID"
     type="String"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_FAMILY"
     type="String"
     defaultValue="Cyclone V"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE"
     type="String"
     defaultValue="5CSEMA5F31C6"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_SPEEDGRADE"
     type="String"
     defaultValue="6"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <interface name="clk" kind="clock" start="0">
   <property name="clockRate" value="50000000" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="clk_clk" direction="input" role="clk" width="1" />
  </interface>
  <interface name="reset" kind="reset" start="0">
   <property name="associatedClock" value="" />
   <property name="synchronousEdges" value="NONE" />
   <port name="reset_reset_n" direction="input" role="reset_n" width="1" />
  </interface>
 </perimeter>
 <entity
   path=""
   parameterizationKey="system:1.0:AUTO_CLK_CLOCK_DOMAIN=-1,AUTO_CLK_CLOCK_RATE=-1,AUTO_CLK_RESET_DOMAIN=-1,AUTO_DEVICE=5CSEMA5F31C6,AUTO_DEVICE_FAMILY=Cyclone V,AUTO_DEVICE_SPEEDGRADE=6,AUTO_GENERATION_ID=1510277012,AUTO_UNIQUE_ID=(clock_source:17.0:clockFrequency=50000000,clockFrequencyKnown=true,inputClockFrequency=0,resetSynchronousEdges=NONE)(altera_nios2_gen2:17.0:AUTO_CLK_CLOCK_DOMAIN=5,AUTO_CLK_RESET_DOMAIN=5,AUTO_DEVICE=5CSEMA5F31C6,AUTO_DEVICE_SPEEDGRADE=6,bht_ramBlockType=Automatic,breakAbsoluteAddr=18464,breakOffset=32,breakSlave=None,breakSlave_derived=cpu0.debug_mem_slave,cdx_enabled=false,clockFrequency=100000000,cpuArchRev=1,cpuID=1,cpuReset=false,customInstSlavesSystemInfo=&lt;info/&gt;,customInstSlavesSystemInfo_nios_a=&lt;info/&gt;,customInstSlavesSystemInfo_nios_b=&lt;info/&gt;,customInstSlavesSystemInfo_nios_c=&lt;info/&gt;,dataAddrWidth=15,dataMasterHighPerformanceAddrWidth=1,dataMasterHighPerformanceMapParam=,dataSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;cpu0_ocm.s1&apos; start=&apos;0x2000&apos; end=&apos;0x4000&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;cpu0.debug_mem_slave&apos; start=&apos;0x4800&apos; end=&apos;0x5000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;slave name=&apos;cpu0_jtag_uart.avalon_jtag_slave&apos; start=&apos;0x5000&apos; end=&apos;0x5008&apos; type=&apos;altera_avalon_jtag_uart.avalon_jtag_slave&apos; /&gt;&lt;slave name=&apos;mutex.s1&apos; start=&apos;0x5008&apos; end=&apos;0x5010&apos; type=&apos;altera_avalon_mutex.s1&apos; /&gt;&lt;slave name=&apos;shared_mem.s1&apos; start=&apos;0x5800&apos; end=&apos;0x5C00&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;/address-map&gt;,data_master_high_performance_paddr_base=0,data_master_high_performance_paddr_size=0,data_master_paddr_base=0,data_master_paddr_size=0,dcache_bursts=false,dcache_bursts_derived=false,dcache_lineSize_derived=32,dcache_numTCDM=0,dcache_ramBlockType=Automatic,dcache_size=2048,dcache_size_derived=2048,dcache_tagramBlockType=Automatic,dcache_victim_buf_impl=ram,debug_OCIOnchipTrace=_128,debug_assignJtagInstanceID=false,debug_datatrace=false,debug_datatrigger=0,debug_debugReqSignals=false,debug_enabled=true,debug_hwbreakpoint=0,debug_insttrace=false,debug_jtagInstanceID=0,debug_offchiptrace=false,debug_onchiptrace=false,debug_traceStorage=onchip_trace,debug_traceType=none,debug_triggerArming=true,deviceFamilyName=Cyclone V,deviceFeaturesSystemInfo=ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 0 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 0 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 1 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 1 HARDCOPY 0 HAS_18_BIT_MULTS 1 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 1 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 1 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 1 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 0 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 1 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 1 HAS_DDB_FDI_SUPPORT 1 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 1 HAS_ERROR_DETECTION_SUPPORT 1 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 0 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 1 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 1 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 1 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 1 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 0 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 1 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 1 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 0 HAS_POWER_BINNING_LIMITS_DATA 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 1 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 1 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 1 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 0 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 1 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 0 HAS_VCCPD_POWER_RAIL 1 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 1 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 0 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_LOW_POWER_PART 0 IS_REVE_SILICON 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M10K_MEMORY 1 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 0 MLAB_MEMORY 1 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 0 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 1 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 1 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 1 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 SUPPORT_HIGH_SPEED_HPS 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 1 TRANSCEIVER_6G_BLOCK 1 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 1 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1,dividerType=no_div,exceptionAbsoluteAddr=8224,exceptionOffset=32,exceptionSlave=cpu0_ocm.s1,faAddrWidth=1,faSlaveMapParam=,fa_cache_line=2,fa_cache_linesize=0,flash_instruction_master_paddr_base=0,flash_instruction_master_paddr_size=0,icache_burstType=None,icache_numTCIM=0,icache_ramBlockType=Automatic,icache_size=4096,icache_tagramBlockType=Automatic,impl=Fast,instAddrWidth=15,instSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;cpu0_ocm.s1&apos; start=&apos;0x2000&apos; end=&apos;0x4000&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;cpu0.debug_mem_slave&apos; start=&apos;0x4800&apos; end=&apos;0x5000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;slave name=&apos;cpu0_jtag_uart.avalon_jtag_slave&apos; start=&apos;0x5000&apos; end=&apos;0x5008&apos; type=&apos;altera_avalon_jtag_uart.avalon_jtag_slave&apos; /&gt;&lt;/address-map&gt;,instructionMasterHighPerformanceAddrWidth=1,instructionMasterHighPerformanceMapParam=,instruction_master_high_performance_paddr_base=0,instruction_master_high_performance_paddr_size=0,instruction_master_paddr_base=0,instruction_master_paddr_size=0,internalIrqMaskSystemInfo=1,io_regionbase=0,io_regionsize=0,master_addr_map=false,mmu_TLBMissExcAbsAddr=0,mmu_TLBMissExcOffset=0,mmu_TLBMissExcSlave=None,mmu_autoAssignTlbPtrSz=true,mmu_enabled=false,mmu_processIDNumBits=8,mmu_ramBlockType=Automatic,mmu_tlbNumWays=16,mmu_tlbPtrSz=7,mmu_udtlbNumEntries=6,mmu_uitlbNumEntries=4,mpu_enabled=false,mpu_minDataRegionSize=12,mpu_minInstRegionSize=12,mpu_numOfDataRegion=8,mpu_numOfInstRegion=8,mpu_useLimit=false,mpx_enabled=false,mul_32_impl=2,mul_64_impl=0,mul_shift_choice=0,multiplierType=mul_fast32,ocimem_ramBlockType=Automatic,ocimem_ramInit=false,regfile_ramBlockType=Automatic,register_file_por=false,resetAbsoluteAddr=8192,resetOffset=0,resetSlave=cpu0_ocm.s1,resetrequest_enabled=true,setting_HBreakTest=false,setting_HDLSimCachesCleared=true,setting_activateMonitors=true,setting_activateTestEndChecker=false,setting_activateTrace=false,setting_allow_break_inst=false,setting_alwaysEncrypt=true,setting_asic_add_scan_mode_input=false,setting_asic_enabled=false,setting_asic_synopsys_translate_on_off=false,setting_asic_third_party_synthesis=false,setting_avalonDebugPortPresent=false,setting_bhtPtrSz=8,setting_bigEndian=false,setting_bit31BypassDCache=true,setting_branchpredictiontype=Dynamic,setting_breakslaveoveride=false,setting_clearXBitsLDNonBypass=true,setting_dc_ecc_present=true,setting_disable_tmr_inj=false,setting_disableocitrace=false,setting_dtcm_ecc_present=true,setting_ecc_present=false,setting_ecc_sim_test_ports=false,setting_exportHostDebugPort=false,setting_exportPCB=false,setting_export_large_RAMs=false,setting_exportdebuginfo=false,setting_exportvectors=false,setting_fast_register_read=false,setting_ic_ecc_present=true,setting_interruptControllerType=Internal,setting_ioregionBypassDCache=false,setting_itcm_ecc_present=true,setting_mmu_ecc_present=true,setting_oci_export_jtag_signals=false,setting_oci_version=1,setting_preciseIllegalMemAccessException=false,setting_removeRAMinit=false,setting_rf_ecc_present=true,setting_shadowRegisterSets=0,setting_showInternalSettings=false,setting_showUnpublishedSettings=false,setting_support31bitdcachebypass=true,setting_tmr_output_disable=false,setting_usedesignware=false,shift_rot_impl=1,shifterType=fast_le_shift,stratix_dspblock_shift_mul=false,tightlyCoupledDataMaster0AddrWidth=1,tightlyCoupledDataMaster0MapParam=,tightlyCoupledDataMaster1AddrWidth=1,tightlyCoupledDataMaster1MapParam=,tightlyCoupledDataMaster2AddrWidth=1,tightlyCoupledDataMaster2MapParam=,tightlyCoupledDataMaster3AddrWidth=1,tightlyCoupledDataMaster3MapParam=,tightlyCoupledInstructionMaster0AddrWidth=1,tightlyCoupledInstructionMaster0MapParam=,tightlyCoupledInstructionMaster1AddrWidth=1,tightlyCoupledInstructionMaster1MapParam=,tightlyCoupledInstructionMaster2AddrWidth=1,tightlyCoupledInstructionMaster2MapParam=,tightlyCoupledInstructionMaster3AddrWidth=1,tightlyCoupledInstructionMaster3MapParam=,tightly_coupled_data_master_0_paddr_base=0,tightly_coupled_data_master_0_paddr_size=0,tightly_coupled_data_master_1_paddr_base=0,tightly_coupled_data_master_1_paddr_size=0,tightly_coupled_data_master_2_paddr_base=0,tightly_coupled_data_master_2_paddr_size=0,tightly_coupled_data_master_3_paddr_base=0,tightly_coupled_data_master_3_paddr_size=0,tightly_coupled_instruction_master_0_paddr_base=0,tightly_coupled_instruction_master_0_paddr_size=0,tightly_coupled_instruction_master_1_paddr_base=0,tightly_coupled_instruction_master_1_paddr_size=0,tightly_coupled_instruction_master_2_paddr_base=0,tightly_coupled_instruction_master_2_paddr_size=0,tightly_coupled_instruction_master_3_paddr_base=0,tightly_coupled_instruction_master_3_paddr_size=0,tmr_enabled=false,tracefilename=,translate_off= &quot;synthesis translate_off&quot; ,translate_on= &quot;synthesis translate_on&quot;  ,userDefinedSettings=(altera_clock_bridge:17.0:DERIVED_CLOCK_RATE=100000000,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:17.0:ACTIVE_LOW_RESET=1,AUTO_CLK_CLOCK_RATE=100000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=1)(altera_nios2_gen2_unit:17.0:bht_ramBlockType=Automatic,breakAbsoluteAddr=18464,breakOffset=32,breakSlave=None,breakSlave_derived=cpu0.debug_mem_slave,cdx_enabled=false,clockFrequency=100000000,cpuArchRev=1,cpuID=1,cpuReset=false,cpu_name=cpu,customInstSlavesSystemInfo=&lt;info/&gt;,dataAddrWidth=15,dataMasterHighPerformanceAddrWidth=1,dataMasterHighPerformanceMapParam=,dataSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;cpu0_ocm.s1&apos; start=&apos;0x2000&apos; end=&apos;0x4000&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;cpu0.debug_mem_slave&apos; start=&apos;0x4800&apos; end=&apos;0x5000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;slave name=&apos;cpu0_jtag_uart.avalon_jtag_slave&apos; start=&apos;0x5000&apos; end=&apos;0x5008&apos; type=&apos;altera_avalon_jtag_uart.avalon_jtag_slave&apos; /&gt;&lt;slave name=&apos;mutex.s1&apos; start=&apos;0x5008&apos; end=&apos;0x5010&apos; type=&apos;altera_avalon_mutex.s1&apos; /&gt;&lt;slave name=&apos;shared_mem.s1&apos; start=&apos;0x5800&apos; end=&apos;0x5C00&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;/address-map&gt;,data_master_high_performance_paddr_base=0,data_master_high_performance_paddr_top=0,data_master_paddr_base=0,data_master_paddr_top=0,dcache_bursts=false,dcache_bursts_derived=false,dcache_lineSize_derived=32,dcache_numTCDM=0,dcache_ramBlockType=Automatic,dcache_size=2048,dcache_size_derived=2048,dcache_tagramBlockType=Automatic,dcache_victim_buf_impl=ram,debug_OCIOnchipTrace=_128,debug_assignJtagInstanceID=false,debug_datatrace=false,debug_datatrigger=0,debug_debugReqSignals=false,debug_enabled=true,debug_hwbreakpoint=0,debug_insttrace=false,debug_jtagInstanceID=0,debug_offchiptrace=false,debug_onchiptrace=false,debug_traceStorage=onchip_trace,debug_traceType=none,debug_triggerArming=true,deviceFamilyName=Cyclone V,deviceFeaturesSystemInfo=ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 0 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 0 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 1 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 1 HARDCOPY 0 HAS_18_BIT_MULTS 1 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 1 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 1 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 1 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 0 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 1 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 1 HAS_DDB_FDI_SUPPORT 1 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 1 HAS_ERROR_DETECTION_SUPPORT 1 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 0 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 1 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 1 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 1 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 1 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 0 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 1 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 1 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 0 HAS_POWER_BINNING_LIMITS_DATA 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 1 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 1 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 1 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 0 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 1 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 0 HAS_VCCPD_POWER_RAIL 1 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 1 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 0 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_LOW_POWER_PART 0 IS_REVE_SILICON 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M10K_MEMORY 1 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 0 MLAB_MEMORY 1 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 0 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 1 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 1 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 1 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 SUPPORT_HIGH_SPEED_HPS 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 1 TRANSCEIVER_6G_BLOCK 1 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 1 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1,dividerType=no_div,exceptionAbsoluteAddr=8224,exceptionOffset=32,exceptionSlave=cpu0_ocm.s1,faAddrWidth=1,faSlaveMapParam=,fa_cache_line=2,fa_cache_linesize=0,flash_instruction_master_paddr_base=0,flash_instruction_master_paddr_top=0,icache_burstType=None,icache_numTCIM=0,icache_ramBlockType=Automatic,icache_size=4096,icache_tagramBlockType=Automatic,impl=Fast,instAddrWidth=15,instSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;cpu0_ocm.s1&apos; start=&apos;0x2000&apos; end=&apos;0x4000&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;cpu0.debug_mem_slave&apos; start=&apos;0x4800&apos; end=&apos;0x5000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;slave name=&apos;cpu0_jtag_uart.avalon_jtag_slave&apos; start=&apos;0x5000&apos; end=&apos;0x5008&apos; type=&apos;altera_avalon_jtag_uart.avalon_jtag_slave&apos; /&gt;&lt;/address-map&gt;,instructionMasterHighPerformanceAddrWidth=1,instructionMasterHighPerformanceMapParam=,instruction_master_high_performance_paddr_base=0,instruction_master_high_performance_paddr_top=0,instruction_master_paddr_base=0,instruction_master_paddr_top=0,internalIrqMaskSystemInfo=1,io_regionbase=0,io_regionsize=0,master_addr_map=false,mmu_TLBMissExcAbsAddr=0,mmu_TLBMissExcOffset=0,mmu_TLBMissExcSlave=None,mmu_autoAssignTlbPtrSz=true,mmu_enabled=false,mmu_processIDNumBits=8,mmu_ramBlockType=Automatic,mmu_tlbNumWays=16,mmu_tlbPtrSz=7,mmu_udtlbNumEntries=6,mmu_uitlbNumEntries=4,mpu_enabled=false,mpu_minDataRegionSize=12,mpu_minInstRegionSize=12,mpu_numOfDataRegion=8,mpu_numOfInstRegion=8,mpu_useLimit=false,mpx_enabled=false,multiplierType=mul_fast32,ocimem_ramBlockType=Automatic,ocimem_ramInit=false,regfile_ramBlockType=Automatic,register_file_por=false,resetAbsoluteAddr=8192,resetOffset=0,resetSlave=cpu0_ocm.s1,resetrequest_enabled=true,setting_HBreakTest=false,setting_HDLSimCachesCleared=true,setting_activateMonitors=true,setting_activateTestEndChecker=false,setting_activateTrace=false,setting_allow_break_inst=false,setting_alwaysEncrypt=true,setting_asic_add_scan_mode_input=false,setting_asic_enabled=false,setting_asic_synopsys_translate_on_off=false,setting_asic_third_party_synthesis=false,setting_avalonDebugPortPresent=false,setting_bhtPtrSz=8,setting_bigEndian=false,setting_bit31BypassDCache=true,setting_branchPredictionType=Dynamic,setting_breakslaveoveride=false,setting_clearXBitsLDNonBypass=true,setting_dc_ecc_present=true,setting_disableocitrace=false,setting_dtcm_ecc_present=true,setting_ecc_present=false,setting_ecc_sim_test_ports=false,setting_exportPCB=false,setting_export_large_RAMs=false,setting_exportdebuginfo=false,setting_exportvectors=false,setting_fast_register_read=false,setting_ic_ecc_present=true,setting_interruptControllerType=Internal,setting_ioregionBypassDCache=false,setting_itcm_ecc_present=true,setting_mmu_ecc_present=true,setting_oci_export_jtag_signals=false,setting_oci_version=1,setting_preciseIllegalMemAccessException=false,setting_removeRAMinit=false,setting_rf_ecc_present=true,setting_shadowRegisterSets=0,setting_showInternalSettings=false,setting_showUnpublishedSettings=false,setting_support31bitdcachebypass=true,setting_usedesignware=false,shifterType=fast_le_shift,stratix_dspblock_shift_mul=false,tightlyCoupledDataMaster0AddrWidth=1,tightlyCoupledDataMaster0MapParam=,tightlyCoupledDataMaster1AddrWidth=1,tightlyCoupledDataMaster1MapParam=,tightlyCoupledDataMaster2AddrWidth=1,tightlyCoupledDataMaster2MapParam=,tightlyCoupledDataMaster3AddrWidth=1,tightlyCoupledDataMaster3MapParam=,tightlyCoupledInstructionMaster0AddrWidth=1,tightlyCoupledInstructionMaster0MapParam=,tightlyCoupledInstructionMaster1AddrWidth=1,tightlyCoupledInstructionMaster1MapParam=,tightlyCoupledInstructionMaster2AddrWidth=1,tightlyCoupledInstructionMaster2MapParam=,tightlyCoupledInstructionMaster3AddrWidth=1,tightlyCoupledInstructionMaster3MapParam=,tightly_coupled_data_master_0_paddr_base=0,tightly_coupled_data_master_0_paddr_top=0,tightly_coupled_data_master_1_paddr_base=0,tightly_coupled_data_master_1_paddr_top=0,tightly_coupled_data_master_2_paddr_base=0,tightly_coupled_data_master_2_paddr_top=0,tightly_coupled_data_master_3_paddr_base=0,tightly_coupled_data_master_3_paddr_top=0,tightly_coupled_instruction_master_0_paddr_base=0,tightly_coupled_instruction_master_0_paddr_top=0,tightly_coupled_instruction_master_1_paddr_base=0,tightly_coupled_instruction_master_1_paddr_top=0,tightly_coupled_instruction_master_2_paddr_base=0,tightly_coupled_instruction_master_2_paddr_top=0,tightly_coupled_instruction_master_3_paddr_base=0,tightly_coupled_instruction_master_3_paddr_top=0,tmr_enabled=false,tracefilename=,translate_off= &quot;synthesis translate_off&quot; ,translate_on= &quot;synthesis translate_on&quot;  ,userDefinedSettings=)(clock:17.0:)(clock:17.0:)(reset:17.0:))(altera_avalon_jtag_uart:17.0:allowMultipleConnections=false,avalonSpec=2.0,clkFreq=100000000,enableInteractiveInput=false,enableInteractiveOutput=false,hubInstanceID=0,legacySignalAllow=false,readBufferDepth=64,readIRQThreshold=8,simInputCharacterStream=,simInteractiveOptions=NO_INTERACTIVE_WINDOWS,useRegistersForReadBuffer=false,useRegistersForWriteBuffer=false,useRelativePathForSimFile=false,writeBufferDepth=64,writeIRQThreshold=8)(altera_avalon_onchip_memory2:17.0:allowInSystemMemoryContentEditor=false,autoInitializationFileName=system_cpu0_ocm,blockType=AUTO,copyInitFile=false,dataWidth=32,dataWidth2=32,derived_enableDiffWidth=false,derived_gui_ram_block_type=Automatic,derived_init_file_name=system_cpu0_ocm.hex,derived_is_hardcopy=false,derived_set_addr_width=11,derived_set_addr_width2=11,derived_set_data_width=32,derived_set_data_width2=32,derived_singleClockOperation=false,deviceFamily=Cyclone V,deviceFeatures=ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 0 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 0 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 1 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 1 HARDCOPY 0 HAS_18_BIT_MULTS 1 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 1 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 1 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 1 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 0 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 1 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 1 HAS_DDB_FDI_SUPPORT 1 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 1 HAS_ERROR_DETECTION_SUPPORT 1 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 0 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 1 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 1 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 1 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 1 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 0 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 1 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 1 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 0 HAS_POWER_BINNING_LIMITS_DATA 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 1 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 1 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 1 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 0 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 1 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 0 HAS_VCCPD_POWER_RAIL 1 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 1 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 0 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_LOW_POWER_PART 0 IS_REVE_SILICON 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M10K_MEMORY 1 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 0 MLAB_MEMORY 1 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 0 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 1 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 1 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 1 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 SUPPORT_HIGH_SPEED_HPS 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 1 TRANSCEIVER_6G_BLOCK 1 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 1 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1,dualPort=false,ecc_enabled=false,enPRInitMode=false,enableDiffWidth=false,initMemContent=false,initializationFileName=onchip_mem.hex,instanceID=NONE,memorySize=8192,readDuringWriteMode=DONT_CARE,resetrequest_enabled=true,simAllowMRAMContentsFile=false,simMemInitOnlyFilename=0,singleClockOperation=false,slave1Latency=1,slave2Latency=1,useNonDefaultInitFile=false,useShallowMemBlocks=false,writable=true)(altera_nios2_gen2:17.0:AUTO_CLK_CLOCK_DOMAIN=5,AUTO_CLK_RESET_DOMAIN=5,AUTO_DEVICE=5CSEMA5F31C6,AUTO_DEVICE_SPEEDGRADE=6,bht_ramBlockType=Automatic,breakAbsoluteAddr=18464,breakOffset=32,breakSlave=None,breakSlave_derived=cpu1.debug_mem_slave,cdx_enabled=false,clockFrequency=100000000,cpuArchRev=1,cpuID=2,cpuReset=false,customInstSlavesSystemInfo=&lt;info/&gt;,customInstSlavesSystemInfo_nios_a=&lt;info/&gt;,customInstSlavesSystemInfo_nios_b=&lt;info/&gt;,customInstSlavesSystemInfo_nios_c=&lt;info/&gt;,dataAddrWidth=15,dataMasterHighPerformanceAddrWidth=1,dataMasterHighPerformanceMapParam=,dataSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;datagen.bus&apos; start=&apos;0x1C00&apos; end=&apos;0x2000&apos; type=&apos;data_gen.bus&apos; /&gt;&lt;slave name=&apos;cpu1_ocm.s1&apos; start=&apos;0x2000&apos; end=&apos;0x4000&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;cpu1.debug_mem_slave&apos; start=&apos;0x4800&apos; end=&apos;0x5000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;slave name=&apos;cpu1_jtag_uart.avalon_jtag_slave&apos; start=&apos;0x5000&apos; end=&apos;0x5008&apos; type=&apos;altera_avalon_jtag_uart.avalon_jtag_slave&apos; /&gt;&lt;slave name=&apos;mutex.s1&apos; start=&apos;0x5008&apos; end=&apos;0x5010&apos; type=&apos;altera_avalon_mutex.s1&apos; /&gt;&lt;slave name=&apos;shared_mem.s2&apos; start=&apos;0x5800&apos; end=&apos;0x5C00&apos; type=&apos;altera_avalon_onchip_memory2.s2&apos; /&gt;&lt;/address-map&gt;,data_master_high_performance_paddr_base=0,data_master_high_performance_paddr_size=0,data_master_paddr_base=0,data_master_paddr_size=0,dcache_bursts=false,dcache_bursts_derived=false,dcache_lineSize_derived=32,dcache_numTCDM=0,dcache_ramBlockType=Automatic,dcache_size=2048,dcache_size_derived=2048,dcache_tagramBlockType=Automatic,dcache_victim_buf_impl=ram,debug_OCIOnchipTrace=_128,debug_assignJtagInstanceID=false,debug_datatrace=false,debug_datatrigger=0,debug_debugReqSignals=false,debug_enabled=true,debug_hwbreakpoint=0,debug_insttrace=false,debug_jtagInstanceID=0,debug_offchiptrace=false,debug_onchiptrace=false,debug_traceStorage=onchip_trace,debug_traceType=none,debug_triggerArming=true,deviceFamilyName=Cyclone V,deviceFeaturesSystemInfo=ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 0 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 0 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 1 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 1 HARDCOPY 0 HAS_18_BIT_MULTS 1 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 1 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 1 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 1 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 0 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 1 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 1 HAS_DDB_FDI_SUPPORT 1 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 1 HAS_ERROR_DETECTION_SUPPORT 1 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 0 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 1 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 1 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 1 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 1 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 0 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 1 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 1 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 0 HAS_POWER_BINNING_LIMITS_DATA 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 1 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 1 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 1 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 0 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 1 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 0 HAS_VCCPD_POWER_RAIL 1 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 1 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 0 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_LOW_POWER_PART 0 IS_REVE_SILICON 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M10K_MEMORY 1 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 0 MLAB_MEMORY 1 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 0 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 1 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 1 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 1 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 SUPPORT_HIGH_SPEED_HPS 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 1 TRANSCEIVER_6G_BLOCK 1 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 1 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1,dividerType=no_div,exceptionAbsoluteAddr=8224,exceptionOffset=32,exceptionSlave=cpu1_ocm.s1,faAddrWidth=1,faSlaveMapParam=,fa_cache_line=2,fa_cache_linesize=0,flash_instruction_master_paddr_base=0,flash_instruction_master_paddr_size=0,icache_burstType=None,icache_numTCIM=0,icache_ramBlockType=Automatic,icache_size=4096,icache_tagramBlockType=Automatic,impl=Fast,instAddrWidth=15,instSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;cpu1_ocm.s1&apos; start=&apos;0x2000&apos; end=&apos;0x4000&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;cpu1.debug_mem_slave&apos; start=&apos;0x4800&apos; end=&apos;0x5000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;slave name=&apos;cpu1_jtag_uart.avalon_jtag_slave&apos; start=&apos;0x5000&apos; end=&apos;0x5008&apos; type=&apos;altera_avalon_jtag_uart.avalon_jtag_slave&apos; /&gt;&lt;/address-map&gt;,instructionMasterHighPerformanceAddrWidth=1,instructionMasterHighPerformanceMapParam=,instruction_master_high_performance_paddr_base=0,instruction_master_high_performance_paddr_size=0,instruction_master_paddr_base=0,instruction_master_paddr_size=0,internalIrqMaskSystemInfo=3,io_regionbase=0,io_regionsize=0,master_addr_map=false,mmu_TLBMissExcAbsAddr=0,mmu_TLBMissExcOffset=0,mmu_TLBMissExcSlave=None,mmu_autoAssignTlbPtrSz=true,mmu_enabled=false,mmu_processIDNumBits=8,mmu_ramBlockType=Automatic,mmu_tlbNumWays=16,mmu_tlbPtrSz=7,mmu_udtlbNumEntries=6,mmu_uitlbNumEntries=4,mpu_enabled=false,mpu_minDataRegionSize=12,mpu_minInstRegionSize=12,mpu_numOfDataRegion=8,mpu_numOfInstRegion=8,mpu_useLimit=false,mpx_enabled=false,mul_32_impl=2,mul_64_impl=0,mul_shift_choice=0,multiplierType=mul_fast32,ocimem_ramBlockType=Automatic,ocimem_ramInit=false,regfile_ramBlockType=Automatic,register_file_por=false,resetAbsoluteAddr=8192,resetOffset=0,resetSlave=cpu1_ocm.s1,resetrequest_enabled=true,setting_HBreakTest=false,setting_HDLSimCachesCleared=true,setting_activateMonitors=true,setting_activateTestEndChecker=false,setting_activateTrace=false,setting_allow_break_inst=false,setting_alwaysEncrypt=true,setting_asic_add_scan_mode_input=false,setting_asic_enabled=false,setting_asic_synopsys_translate_on_off=false,setting_asic_third_party_synthesis=false,setting_avalonDebugPortPresent=false,setting_bhtPtrSz=8,setting_bigEndian=false,setting_bit31BypassDCache=true,setting_branchpredictiontype=Dynamic,setting_breakslaveoveride=false,setting_clearXBitsLDNonBypass=true,setting_dc_ecc_present=true,setting_disable_tmr_inj=false,setting_disableocitrace=false,setting_dtcm_ecc_present=true,setting_ecc_present=false,setting_ecc_sim_test_ports=false,setting_exportHostDebugPort=false,setting_exportPCB=false,setting_export_large_RAMs=false,setting_exportdebuginfo=false,setting_exportvectors=false,setting_fast_register_read=false,setting_ic_ecc_present=true,setting_interruptControllerType=Internal,setting_ioregionBypassDCache=false,setting_itcm_ecc_present=true,setting_mmu_ecc_present=true,setting_oci_export_jtag_signals=false,setting_oci_version=1,setting_preciseIllegalMemAccessException=false,setting_removeRAMinit=false,setting_rf_ecc_present=true,setting_shadowRegisterSets=0,setting_showInternalSettings=false,setting_showUnpublishedSettings=false,setting_support31bitdcachebypass=true,setting_tmr_output_disable=false,setting_usedesignware=false,shift_rot_impl=1,shifterType=fast_le_shift,stratix_dspblock_shift_mul=false,tightlyCoupledDataMaster0AddrWidth=1,tightlyCoupledDataMaster0MapParam=,tightlyCoupledDataMaster1AddrWidth=1,tightlyCoupledDataMaster1MapParam=,tightlyCoupledDataMaster2AddrWidth=1,tightlyCoupledDataMaster2MapParam=,tightlyCoupledDataMaster3AddrWidth=1,tightlyCoupledDataMaster3MapParam=,tightlyCoupledInstructionMaster0AddrWidth=1,tightlyCoupledInstructionMaster0MapParam=,tightlyCoupledInstructionMaster1AddrWidth=1,tightlyCoupledInstructionMaster1MapParam=,tightlyCoupledInstructionMaster2AddrWidth=1,tightlyCoupledInstructionMaster2MapParam=,tightlyCoupledInstructionMaster3AddrWidth=1,tightlyCoupledInstructionMaster3MapParam=,tightly_coupled_data_master_0_paddr_base=0,tightly_coupled_data_master_0_paddr_size=0,tightly_coupled_data_master_1_paddr_base=0,tightly_coupled_data_master_1_paddr_size=0,tightly_coupled_data_master_2_paddr_base=0,tightly_coupled_data_master_2_paddr_size=0,tightly_coupled_data_master_3_paddr_base=0,tightly_coupled_data_master_3_paddr_size=0,tightly_coupled_instruction_master_0_paddr_base=0,tightly_coupled_instruction_master_0_paddr_size=0,tightly_coupled_instruction_master_1_paddr_base=0,tightly_coupled_instruction_master_1_paddr_size=0,tightly_coupled_instruction_master_2_paddr_base=0,tightly_coupled_instruction_master_2_paddr_size=0,tightly_coupled_instruction_master_3_paddr_base=0,tightly_coupled_instruction_master_3_paddr_size=0,tmr_enabled=false,tracefilename=,translate_off= &quot;synthesis translate_off&quot; ,translate_on= &quot;synthesis translate_on&quot;  ,userDefinedSettings=(altera_clock_bridge:17.0:DERIVED_CLOCK_RATE=100000000,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:17.0:ACTIVE_LOW_RESET=1,AUTO_CLK_CLOCK_RATE=100000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=1)(altera_nios2_gen2_unit:17.0:bht_ramBlockType=Automatic,breakAbsoluteAddr=18464,breakOffset=32,breakSlave=None,breakSlave_derived=cpu1.debug_mem_slave,cdx_enabled=false,clockFrequency=100000000,cpuArchRev=1,cpuID=2,cpuReset=false,cpu_name=cpu,customInstSlavesSystemInfo=&lt;info/&gt;,dataAddrWidth=15,dataMasterHighPerformanceAddrWidth=1,dataMasterHighPerformanceMapParam=,dataSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;datagen.bus&apos; start=&apos;0x1C00&apos; end=&apos;0x2000&apos; type=&apos;data_gen.bus&apos; /&gt;&lt;slave name=&apos;cpu1_ocm.s1&apos; start=&apos;0x2000&apos; end=&apos;0x4000&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;cpu1.debug_mem_slave&apos; start=&apos;0x4800&apos; end=&apos;0x5000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;slave name=&apos;cpu1_jtag_uart.avalon_jtag_slave&apos; start=&apos;0x5000&apos; end=&apos;0x5008&apos; type=&apos;altera_avalon_jtag_uart.avalon_jtag_slave&apos; /&gt;&lt;slave name=&apos;mutex.s1&apos; start=&apos;0x5008&apos; end=&apos;0x5010&apos; type=&apos;altera_avalon_mutex.s1&apos; /&gt;&lt;slave name=&apos;shared_mem.s2&apos; start=&apos;0x5800&apos; end=&apos;0x5C00&apos; type=&apos;altera_avalon_onchip_memory2.s2&apos; /&gt;&lt;/address-map&gt;,data_master_high_performance_paddr_base=0,data_master_high_performance_paddr_top=0,data_master_paddr_base=0,data_master_paddr_top=0,dcache_bursts=false,dcache_bursts_derived=false,dcache_lineSize_derived=32,dcache_numTCDM=0,dcache_ramBlockType=Automatic,dcache_size=2048,dcache_size_derived=2048,dcache_tagramBlockType=Automatic,dcache_victim_buf_impl=ram,debug_OCIOnchipTrace=_128,debug_assignJtagInstanceID=false,debug_datatrace=false,debug_datatrigger=0,debug_debugReqSignals=false,debug_enabled=true,debug_hwbreakpoint=0,debug_insttrace=false,debug_jtagInstanceID=0,debug_offchiptrace=false,debug_onchiptrace=false,debug_traceStorage=onchip_trace,debug_traceType=none,debug_triggerArming=true,deviceFamilyName=Cyclone V,deviceFeaturesSystemInfo=ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 0 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 0 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 1 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 1 HARDCOPY 0 HAS_18_BIT_MULTS 1 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 1 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 1 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 1 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 0 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 1 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 1 HAS_DDB_FDI_SUPPORT 1 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 1 HAS_ERROR_DETECTION_SUPPORT 1 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 0 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 1 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 1 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 1 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 1 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 0 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 1 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 1 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 0 HAS_POWER_BINNING_LIMITS_DATA 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 1 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 1 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 1 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 0 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 1 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 0 HAS_VCCPD_POWER_RAIL 1 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 1 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 0 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_LOW_POWER_PART 0 IS_REVE_SILICON 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M10K_MEMORY 1 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 0 MLAB_MEMORY 1 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 0 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 1 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 1 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 1 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 SUPPORT_HIGH_SPEED_HPS 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 1 TRANSCEIVER_6G_BLOCK 1 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 1 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1,dividerType=no_div,exceptionAbsoluteAddr=8224,exceptionOffset=32,exceptionSlave=cpu1_ocm.s1,faAddrWidth=1,faSlaveMapParam=,fa_cache_line=2,fa_cache_linesize=0,flash_instruction_master_paddr_base=0,flash_instruction_master_paddr_top=0,icache_burstType=None,icache_numTCIM=0,icache_ramBlockType=Automatic,icache_size=4096,icache_tagramBlockType=Automatic,impl=Fast,instAddrWidth=15,instSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;cpu1_ocm.s1&apos; start=&apos;0x2000&apos; end=&apos;0x4000&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;cpu1.debug_mem_slave&apos; start=&apos;0x4800&apos; end=&apos;0x5000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;slave name=&apos;cpu1_jtag_uart.avalon_jtag_slave&apos; start=&apos;0x5000&apos; end=&apos;0x5008&apos; type=&apos;altera_avalon_jtag_uart.avalon_jtag_slave&apos; /&gt;&lt;/address-map&gt;,instructionMasterHighPerformanceAddrWidth=1,instructionMasterHighPerformanceMapParam=,instruction_master_high_performance_paddr_base=0,instruction_master_high_performance_paddr_top=0,instruction_master_paddr_base=0,instruction_master_paddr_top=0,internalIrqMaskSystemInfo=3,io_regionbase=0,io_regionsize=0,master_addr_map=false,mmu_TLBMissExcAbsAddr=0,mmu_TLBMissExcOffset=0,mmu_TLBMissExcSlave=None,mmu_autoAssignTlbPtrSz=true,mmu_enabled=false,mmu_processIDNumBits=8,mmu_ramBlockType=Automatic,mmu_tlbNumWays=16,mmu_tlbPtrSz=7,mmu_udtlbNumEntries=6,mmu_uitlbNumEntries=4,mpu_enabled=false,mpu_minDataRegionSize=12,mpu_minInstRegionSize=12,mpu_numOfDataRegion=8,mpu_numOfInstRegion=8,mpu_useLimit=false,mpx_enabled=false,multiplierType=mul_fast32,ocimem_ramBlockType=Automatic,ocimem_ramInit=false,regfile_ramBlockType=Automatic,register_file_por=false,resetAbsoluteAddr=8192,resetOffset=0,resetSlave=cpu1_ocm.s1,resetrequest_enabled=true,setting_HBreakTest=false,setting_HDLSimCachesCleared=true,setting_activateMonitors=true,setting_activateTestEndChecker=false,setting_activateTrace=false,setting_allow_break_inst=false,setting_alwaysEncrypt=true,setting_asic_add_scan_mode_input=false,setting_asic_enabled=false,setting_asic_synopsys_translate_on_off=false,setting_asic_third_party_synthesis=false,setting_avalonDebugPortPresent=false,setting_bhtPtrSz=8,setting_bigEndian=false,setting_bit31BypassDCache=true,setting_branchPredictionType=Dynamic,setting_breakslaveoveride=false,setting_clearXBitsLDNonBypass=true,setting_dc_ecc_present=true,setting_disableocitrace=false,setting_dtcm_ecc_present=true,setting_ecc_present=false,setting_ecc_sim_test_ports=false,setting_exportPCB=false,setting_export_large_RAMs=false,setting_exportdebuginfo=false,setting_exportvectors=false,setting_fast_register_read=false,setting_ic_ecc_present=true,setting_interruptControllerType=Internal,setting_ioregionBypassDCache=false,setting_itcm_ecc_present=true,setting_mmu_ecc_present=true,setting_oci_export_jtag_signals=false,setting_oci_version=1,setting_preciseIllegalMemAccessException=false,setting_removeRAMinit=false,setting_rf_ecc_present=true,setting_shadowRegisterSets=0,setting_showInternalSettings=false,setting_showUnpublishedSettings=false,setting_support31bitdcachebypass=true,setting_usedesignware=false,shifterType=fast_le_shift,stratix_dspblock_shift_mul=false,tightlyCoupledDataMaster0AddrWidth=1,tightlyCoupledDataMaster0MapParam=,tightlyCoupledDataMaster1AddrWidth=1,tightlyCoupledDataMaster1MapParam=,tightlyCoupledDataMaster2AddrWidth=1,tightlyCoupledDataMaster2MapParam=,tightlyCoupledDataMaster3AddrWidth=1,tightlyCoupledDataMaster3MapParam=,tightlyCoupledInstructionMaster0AddrWidth=1,tightlyCoupledInstructionMaster0MapParam=,tightlyCoupledInstructionMaster1AddrWidth=1,tightlyCoupledInstructionMaster1MapParam=,tightlyCoupledInstructionMaster2AddrWidth=1,tightlyCoupledInstructionMaster2MapParam=,tightlyCoupledInstructionMaster3AddrWidth=1,tightlyCoupledInstructionMaster3MapParam=,tightly_coupled_data_master_0_paddr_base=0,tightly_coupled_data_master_0_paddr_top=0,tightly_coupled_data_master_1_paddr_base=0,tightly_coupled_data_master_1_paddr_top=0,tightly_coupled_data_master_2_paddr_base=0,tightly_coupled_data_master_2_paddr_top=0,tightly_coupled_data_master_3_paddr_base=0,tightly_coupled_data_master_3_paddr_top=0,tightly_coupled_instruction_master_0_paddr_base=0,tightly_coupled_instruction_master_0_paddr_top=0,tightly_coupled_instruction_master_1_paddr_base=0,tightly_coupled_instruction_master_1_paddr_top=0,tightly_coupled_instruction_master_2_paddr_base=0,tightly_coupled_instruction_master_2_paddr_top=0,tightly_coupled_instruction_master_3_paddr_base=0,tightly_coupled_instruction_master_3_paddr_top=0,tmr_enabled=false,tracefilename=,translate_off= &quot;synthesis translate_off&quot; ,translate_on= &quot;synthesis translate_on&quot;  ,userDefinedSettings=)(clock:17.0:)(clock:17.0:)(reset:17.0:))(altera_avalon_jtag_uart:17.0:allowMultipleConnections=false,avalonSpec=2.0,clkFreq=100000000,enableInteractiveInput=false,enableInteractiveOutput=false,hubInstanceID=0,legacySignalAllow=false,readBufferDepth=64,readIRQThreshold=8,simInputCharacterStream=,simInteractiveOptions=NO_INTERACTIVE_WINDOWS,useRegistersForReadBuffer=false,useRegistersForWriteBuffer=false,useRelativePathForSimFile=false,writeBufferDepth=64,writeIRQThreshold=8)(altera_avalon_onchip_memory2:17.0:allowInSystemMemoryContentEditor=false,autoInitializationFileName=system_cpu1_ocm,blockType=AUTO,copyInitFile=false,dataWidth=32,dataWidth2=32,derived_enableDiffWidth=false,derived_gui_ram_block_type=Automatic,derived_init_file_name=system_cpu1_ocm.hex,derived_is_hardcopy=false,derived_set_addr_width=11,derived_set_addr_width2=11,derived_set_data_width=32,derived_set_data_width2=32,derived_singleClockOperation=false,deviceFamily=Cyclone V,deviceFeatures=ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 0 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 0 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 1 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 1 HARDCOPY 0 HAS_18_BIT_MULTS 1 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 1 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 1 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 1 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 0 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 1 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 1 HAS_DDB_FDI_SUPPORT 1 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 1 HAS_ERROR_DETECTION_SUPPORT 1 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 0 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 1 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 1 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 1 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 1 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 0 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 1 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 1 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 0 HAS_POWER_BINNING_LIMITS_DATA 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 1 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 1 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 1 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 0 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 1 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 0 HAS_VCCPD_POWER_RAIL 1 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 1 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 0 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_LOW_POWER_PART 0 IS_REVE_SILICON 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M10K_MEMORY 1 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 0 MLAB_MEMORY 1 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 0 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 1 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 1 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 1 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 SUPPORT_HIGH_SPEED_HPS 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 1 TRANSCEIVER_6G_BLOCK 1 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 1 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1,dualPort=false,ecc_enabled=false,enPRInitMode=false,enableDiffWidth=false,initMemContent=false,initializationFileName=onchip_mem.hex,instanceID=NONE,memorySize=8192,readDuringWriteMode=DONT_CARE,resetrequest_enabled=true,simAllowMRAMContentsFile=false,simMemInitOnlyFilename=0,singleClockOperation=false,slave1Latency=1,slave2Latency=1,useNonDefaultInitFile=false,useShallowMemBlocks=false,writable=true)(data_gen:1.1:)(altera_avalon_mutex:17.0:initialOwner=2,initialValue=2)(altera_pll:17.0:c_cnt_bypass_en0=false,c_cnt_bypass_en1=true,c_cnt_bypass_en10=true,c_cnt_bypass_en11=true,c_cnt_bypass_en12=true,c_cnt_bypass_en13=true,c_cnt_bypass_en14=true,c_cnt_bypass_en15=true,c_cnt_bypass_en16=true,c_cnt_bypass_en17=true,c_cnt_bypass_en2=true,c_cnt_bypass_en3=true,c_cnt_bypass_en4=true,c_cnt_bypass_en5=true,c_cnt_bypass_en6=true,c_cnt_bypass_en7=true,c_cnt_bypass_en8=true,c_cnt_bypass_en9=true,c_cnt_hi_div0=2,c_cnt_hi_div1=1,c_cnt_hi_div10=1,c_cnt_hi_div11=1,c_cnt_hi_div12=1,c_cnt_hi_div13=1,c_cnt_hi_div14=1,c_cnt_hi_div15=1,c_cnt_hi_div16=1,c_cnt_hi_div17=1,c_cnt_hi_div2=1,c_cnt_hi_div3=1,c_cnt_hi_div4=1,c_cnt_hi_div5=1,c_cnt_hi_div6=1,c_cnt_hi_div7=1,c_cnt_hi_div8=1,c_cnt_hi_div9=1,c_cnt_in_src0=ph_mux_clk,c_cnt_in_src1=ph_mux_clk,c_cnt_in_src10=ph_mux_clk,c_cnt_in_src11=ph_mux_clk,c_cnt_in_src12=ph_mux_clk,c_cnt_in_src13=ph_mux_clk,c_cnt_in_src14=ph_mux_clk,c_cnt_in_src15=ph_mux_clk,c_cnt_in_src16=ph_mux_clk,c_cnt_in_src17=ph_mux_clk,c_cnt_in_src2=ph_mux_clk,c_cnt_in_src3=ph_mux_clk,c_cnt_in_src4=ph_mux_clk,c_cnt_in_src5=ph_mux_clk,c_cnt_in_src6=ph_mux_clk,c_cnt_in_src7=ph_mux_clk,c_cnt_in_src8=ph_mux_clk,c_cnt_in_src9=ph_mux_clk,c_cnt_lo_div0=1,c_cnt_lo_div1=1,c_cnt_lo_div10=1,c_cnt_lo_div11=1,c_cnt_lo_div12=1,c_cnt_lo_div13=1,c_cnt_lo_div14=1,c_cnt_lo_div15=1,c_cnt_lo_div16=1,c_cnt_lo_div17=1,c_cnt_lo_div2=1,c_cnt_lo_div3=1,c_cnt_lo_div4=1,c_cnt_lo_div5=1,c_cnt_lo_div6=1,c_cnt_lo_div7=1,c_cnt_lo_div8=1,c_cnt_lo_div9=1,c_cnt_odd_div_duty_en0=true,c_cnt_odd_div_duty_en1=false,c_cnt_odd_div_duty_en10=false,c_cnt_odd_div_duty_en11=false,c_cnt_odd_div_duty_en12=false,c_cnt_odd_div_duty_en13=false,c_cnt_odd_div_duty_en14=false,c_cnt_odd_div_duty_en15=false,c_cnt_odd_div_duty_en16=false,c_cnt_odd_div_duty_en17=false,c_cnt_odd_div_duty_en2=false,c_cnt_odd_div_duty_en3=false,c_cnt_odd_div_duty_en4=false,c_cnt_odd_div_duty_en5=false,c_cnt_odd_div_duty_en6=false,c_cnt_odd_div_duty_en7=false,c_cnt_odd_div_duty_en8=false,c_cnt_odd_div_duty_en9=false,c_cnt_ph_mux_prst0=0,c_cnt_ph_mux_prst1=0,c_cnt_ph_mux_prst10=0,c_cnt_ph_mux_prst11=0,c_cnt_ph_mux_prst12=0,c_cnt_ph_mux_prst13=0,c_cnt_ph_mux_prst14=0,c_cnt_ph_mux_prst15=0,c_cnt_ph_mux_prst16=0,c_cnt_ph_mux_prst17=0,c_cnt_ph_mux_prst2=0,c_cnt_ph_mux_prst3=0,c_cnt_ph_mux_prst4=0,c_cnt_ph_mux_prst5=0,c_cnt_ph_mux_prst6=0,c_cnt_ph_mux_prst7=0,c_cnt_ph_mux_prst8=0,c_cnt_ph_mux_prst9=0,c_cnt_prst0=1,c_cnt_prst1=1,c_cnt_prst10=1,c_cnt_prst11=1,c_cnt_prst12=1,c_cnt_prst13=1,c_cnt_prst14=1,c_cnt_prst15=1,c_cnt_prst16=1,c_cnt_prst17=1,c_cnt_prst2=1,c_cnt_prst3=1,c_cnt_prst4=1,c_cnt_prst5=1,c_cnt_prst6=1,c_cnt_prst7=1,c_cnt_prst8=1,c_cnt_prst9=1,debug_print_output=false,debug_use_rbc_taf_method=false,device=5CSEMA5F31C6,device_family=Cyclone V,duty_cycle0=50,duty_cycle1=50,duty_cycle10=50,duty_cycle11=50,duty_cycle12=50,duty_cycle13=50,duty_cycle14=50,duty_cycle15=50,duty_cycle16=50,duty_cycle17=50,duty_cycle2=50,duty_cycle3=50,duty_cycle4=50,duty_cycle5=50,duty_cycle6=50,duty_cycle7=50,duty_cycle8=50,duty_cycle9=50,fractional_vco_multiplier=false,gui_active_clk=false,gui_actual_divide_factor0=3,gui_actual_divide_factor1=1,gui_actual_divide_factor10=1,gui_actual_divide_factor11=1,gui_actual_divide_factor12=1,gui_actual_divide_factor13=1,gui_actual_divide_factor14=1,gui_actual_divide_factor15=1,gui_actual_divide_factor16=1,gui_actual_divide_factor17=1,gui_actual_divide_factor2=1,gui_actual_divide_factor3=1,gui_actual_divide_factor4=1,gui_actual_divide_factor5=1,gui_actual_divide_factor6=1,gui_actual_divide_factor7=1,gui_actual_divide_factor8=1,gui_actual_divide_factor9=1,gui_actual_frac_multiply_factor0=1,gui_actual_frac_multiply_factor1=1,gui_actual_frac_multiply_factor10=1,gui_actual_frac_multiply_factor11=1,gui_actual_frac_multiply_factor12=1,gui_actual_frac_multiply_factor13=1,gui_actual_frac_multiply_factor14=1,gui_actual_frac_multiply_factor15=1,gui_actual_frac_multiply_factor16=1,gui_actual_frac_multiply_factor17=1,gui_actual_frac_multiply_factor2=1,gui_actual_frac_multiply_factor3=1,gui_actual_frac_multiply_factor4=1,gui_actual_frac_multiply_factor5=1,gui_actual_frac_multiply_factor6=1,gui_actual_frac_multiply_factor7=1,gui_actual_frac_multiply_factor8=1,gui_actual_frac_multiply_factor9=1,gui_actual_multiply_factor0=6,gui_actual_multiply_factor1=1,gui_actual_multiply_factor10=1,gui_actual_multiply_factor11=1,gui_actual_multiply_factor12=1,gui_actual_multiply_factor13=1,gui_actual_multiply_factor14=1,gui_actual_multiply_factor15=1,gui_actual_multiply_factor16=1,gui_actual_multiply_factor17=1,gui_actual_multiply_factor2=1,gui_actual_multiply_factor3=1,gui_actual_multiply_factor4=1,gui_actual_multiply_factor5=1,gui_actual_multiply_factor6=1,gui_actual_multiply_factor7=1,gui_actual_multiply_factor8=1,gui_actual_multiply_factor9=1,gui_actual_output_clock_frequency0=0 MHz,gui_actual_output_clock_frequency1=0 MHz,gui_actual_output_clock_frequency10=0 MHz,gui_actual_output_clock_frequency11=0 MHz,gui_actual_output_clock_frequency12=0 MHz,gui_actual_output_clock_frequency13=0 MHz,gui_actual_output_clock_frequency14=0 MHz,gui_actual_output_clock_frequency15=0 MHz,gui_actual_output_clock_frequency16=0 MHz,gui_actual_output_clock_frequency17=0 MHz,gui_actual_output_clock_frequency2=0 MHz,gui_actual_output_clock_frequency3=0 MHz,gui_actual_output_clock_frequency4=0 MHz,gui_actual_output_clock_frequency5=0 MHz,gui_actual_output_clock_frequency6=0 MHz,gui_actual_output_clock_frequency7=0 MHz,gui_actual_output_clock_frequency8=0 MHz,gui_actual_output_clock_frequency9=0 MHz,gui_actual_phase_shift0=0,gui_actual_phase_shift1=0,gui_actual_phase_shift10=0,gui_actual_phase_shift11=0,gui_actual_phase_shift12=0,gui_actual_phase_shift13=0,gui_actual_phase_shift14=0,gui_actual_phase_shift15=0,gui_actual_phase_shift16=0,gui_actual_phase_shift17=0,gui_actual_phase_shift2=0,gui_actual_phase_shift3=0,gui_actual_phase_shift4=0,gui_actual_phase_shift5=0,gui_actual_phase_shift6=0,gui_actual_phase_shift7=0,gui_actual_phase_shift8=0,gui_actual_phase_shift9=0,gui_cascade_counter0=false,gui_cascade_counter1=false,gui_cascade_counter10=false,gui_cascade_counter11=false,gui_cascade_counter12=false,gui_cascade_counter13=false,gui_cascade_counter14=false,gui_cascade_counter15=false,gui_cascade_counter16=false,gui_cascade_counter17=false,gui_cascade_counter2=false,gui_cascade_counter3=false,gui_cascade_counter4=false,gui_cascade_counter5=false,gui_cascade_counter6=false,gui_cascade_counter7=false,gui_cascade_counter8=false,gui_cascade_counter9=false,gui_cascade_outclk_index=0,gui_channel_spacing=0.0,gui_clk_bad=false,gui_device_speed_grade=1,gui_divide_factor_c0=1,gui_divide_factor_c1=1,gui_divide_factor_c10=1,gui_divide_factor_c11=1,gui_divide_factor_c12=1,gui_divide_factor_c13=1,gui_divide_factor_c14=1,gui_divide_factor_c15=1,gui_divide_factor_c16=1,gui_divide_factor_c17=1,gui_divide_factor_c2=1,gui_divide_factor_c3=1,gui_divide_factor_c4=1,gui_divide_factor_c5=1,gui_divide_factor_c6=1,gui_divide_factor_c7=1,gui_divide_factor_c8=1,gui_divide_factor_c9=1,gui_divide_factor_n=1,gui_dps_cntr=C0,gui_dps_dir=Positive,gui_dps_num=1,gui_dsm_out_sel=1st_order,gui_duty_cycle0=50,gui_duty_cycle1=50,gui_duty_cycle10=50,gui_duty_cycle11=50,gui_duty_cycle12=50,gui_duty_cycle13=50,gui_duty_cycle14=50,gui_duty_cycle15=50,gui_duty_cycle16=50,gui_duty_cycle17=50,gui_duty_cycle2=50,gui_duty_cycle3=50,gui_duty_cycle4=50,gui_duty_cycle5=50,gui_duty_cycle6=50,gui_duty_cycle7=50,gui_duty_cycle8=50,gui_duty_cycle9=50,gui_en_adv_params=false,gui_en_dps_ports=false,gui_en_phout_ports=false,gui_en_reconf=false,gui_enable_cascade_in=false,gui_enable_cascade_out=false,gui_enable_mif_dps=false,gui_feedback_clock=Global Clock,gui_frac_multiply_factor=1,gui_fractional_cout=32,gui_mif_generate=false,gui_multiply_factor=1,gui_number_of_clocks=1,gui_operation_mode=direct,gui_output_clock_frequency0=100.0,gui_output_clock_frequency1=100.0,gui_output_clock_frequency10=100.0,gui_output_clock_frequency11=100.0,gui_output_clock_frequency12=100.0,gui_output_clock_frequency13=100.0,gui_output_clock_frequency14=100.0,gui_output_clock_frequency15=100.0,gui_output_clock_frequency16=100.0,gui_output_clock_frequency17=100.0,gui_output_clock_frequency2=100.0,gui_output_clock_frequency3=100.0,gui_output_clock_frequency4=100.0,gui_output_clock_frequency5=100.0,gui_output_clock_frequency6=100.0,gui_output_clock_frequency7=100.0,gui_output_clock_frequency8=100.0,gui_output_clock_frequency9=100.0,gui_parameter_list=M-Counter Hi Divide,M-Counter Low Divide,N-Counter Hi Divide,N-Counter Low Divide,M-Counter Bypass Enable,N-Counter Bypass Enable,M-Counter Odd Divide Enable,N-Counter Odd Divide Enable,C-Counter-0 Hi Divide,C-Counter-0 Low Divide,C-Counter-0 Coarse Phase Shift,C-Counter-0 VCO Phase Tap,C-Counter-0 Input Source,C-Counter-0 Bypass Enable,C-Counter-0 Odd Divide Enable,VCO Post Divide Counter Enable,Charge Pump current (uA),Loop Filter Bandwidth Resistor (Ohms) ,PLL Output VCO Frequency,K-Fractional Division Value (DSM),Feedback Clock Type,Feedback Clock MUX 1,Feedback Clock MUX 2,M Counter Source MUX,PLL Auto Reset,gui_parameter_values=3,3,256,256,false,true,false,false,2,1,1,0,ph_mux_clk,false,true,2,30,2000,300.0 MHz,1,none,glb,m_cnt,ph_mux_clk,false,gui_phase_shift0=0,gui_phase_shift1=0,gui_phase_shift10=0,gui_phase_shift11=0,gui_phase_shift12=0,gui_phase_shift13=0,gui_phase_shift14=0,gui_phase_shift15=0,gui_phase_shift16=0,gui_phase_shift17=0,gui_phase_shift2=0,gui_phase_shift3=0,gui_phase_shift4=0,gui_phase_shift5=0,gui_phase_shift6=0,gui_phase_shift7=0,gui_phase_shift8=0,gui_phase_shift9=0,gui_phase_shift_deg0=0.0,gui_phase_shift_deg1=0.0,gui_phase_shift_deg10=0.0,gui_phase_shift_deg11=0.0,gui_phase_shift_deg12=0.0,gui_phase_shift_deg13=0.0,gui_phase_shift_deg14=0.0,gui_phase_shift_deg15=0.0,gui_phase_shift_deg16=0.0,gui_phase_shift_deg17=0.0,gui_phase_shift_deg2=0.0,gui_phase_shift_deg3=0.0,gui_phase_shift_deg4=0.0,gui_phase_shift_deg5=0.0,gui_phase_shift_deg6=0.0,gui_phase_shift_deg7=0.0,gui_phase_shift_deg8=0.0,gui_phase_shift_deg9=0.0,gui_phout_division=1,gui_pll_auto_reset=Off,gui_pll_bandwidth_preset=Auto,gui_pll_cascading_mode=Create an adjpllin signal to connect with an upstream PLL,gui_pll_mode=Integer-N PLL,gui_ps_units0=ps,gui_ps_units1=ps,gui_ps_units10=ps,gui_ps_units11=ps,gui_ps_units12=ps,gui_ps_units13=ps,gui_ps_units14=ps,gui_ps_units15=ps,gui_ps_units16=ps,gui_ps_units17=ps,gui_ps_units2=ps,gui_ps_units3=ps,gui_ps_units4=ps,gui_ps_units5=ps,gui_ps_units6=ps,gui_ps_units7=ps,gui_ps_units8=ps,gui_ps_units9=ps,gui_refclk1_frequency=100.0,gui_refclk_switch=false,gui_reference_clock_frequency=50.0,gui_switchover_delay=0,gui_switchover_mode=Automatic Switchover,gui_use_locked=false,m_cnt_bypass_en=false,m_cnt_hi_div=3,m_cnt_lo_div=3,m_cnt_odd_div_duty_en=false,mimic_fbclk_type=none,n_cnt_bypass_en=true,n_cnt_hi_div=256,n_cnt_lo_div=256,n_cnt_odd_div_duty_en=false,number_of_cascade_counters=0,number_of_clocks=1,operation_mode=direct,output_clock_frequency0=100.000000 MHz,output_clock_frequency1=0 MHz,output_clock_frequency10=0 MHz,output_clock_frequency11=0 MHz,output_clock_frequency12=0 MHz,output_clock_frequency13=0 MHz,output_clock_frequency14=0 MHz,output_clock_frequency15=0 MHz,output_clock_frequency16=0 MHz,output_clock_frequency17=0 MHz,output_clock_frequency2=0 MHz,output_clock_frequency3=0 MHz,output_clock_frequency4=0 MHz,output_clock_frequency5=0 MHz,output_clock_frequency6=0 MHz,output_clock_frequency7=0 MHz,output_clock_frequency8=0 MHz,output_clock_frequency9=0 MHz,phase_shift0=0 ps,phase_shift1=0 ps,phase_shift10=0 ps,phase_shift11=0 ps,phase_shift12=0 ps,phase_shift13=0 ps,phase_shift14=0 ps,phase_shift15=0 ps,phase_shift16=0 ps,phase_shift17=0 ps,phase_shift2=0 ps,phase_shift3=0 ps,phase_shift4=0 ps,phase_shift5=0 ps,phase_shift6=0 ps,phase_shift7=0 ps,phase_shift8=0 ps,phase_shift9=0 ps,pll_auto_clk_sw_en=false,pll_bwctrl=2000,pll_clk_loss_sw_en=false,pll_clk_sw_dly=0,pll_clkin_0_src=clk_0,pll_clkin_1_src=clk_0,pll_cp_current=30,pll_dsm_out_sel=1st_order,pll_fbclk_mux_1=glb,pll_fbclk_mux_2=m_cnt,pll_fractional_cout=32,pll_fractional_division=1,pll_m_cnt_in_src=ph_mux_clk,pll_manu_clk_sw_en=false,pll_output_clk_frequency=300.0 MHz,pll_slf_rst=false,pll_subtype=General,pll_type=General,pll_vco_div=2,pll_vcoph_div=1,refclk1_frequency=100.0 MHz,reference_clock_frequency=50.0 MHz)(altera_avalon_onchip_memory2:17.0:allowInSystemMemoryContentEditor=false,autoInitializationFileName=system_shared_mem,blockType=AUTO,copyInitFile=false,dataWidth=64,dataWidth2=32,derived_enableDiffWidth=false,derived_gui_ram_block_type=Automatic,derived_init_file_name=system_shared_mem.hex,derived_is_hardcopy=false,derived_set_addr_width=7,derived_set_addr_width2=7,derived_set_data_width=64,derived_set_data_width2=64,derived_singleClockOperation=true,deviceFamily=Cyclone V,deviceFeatures=ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 0 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 0 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 1 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 1 HARDCOPY 0 HAS_18_BIT_MULTS 1 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 1 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 1 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 1 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 0 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 1 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 1 HAS_DDB_FDI_SUPPORT 1 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 1 HAS_ERROR_DETECTION_SUPPORT 1 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 0 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 1 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 1 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 1 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 1 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 0 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 1 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 1 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 0 HAS_POWER_BINNING_LIMITS_DATA 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 1 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 1 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 1 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 0 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 1 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 0 HAS_VCCPD_POWER_RAIL 1 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 1 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 0 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_LOW_POWER_PART 0 IS_REVE_SILICON 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M10K_MEMORY 1 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 0 MLAB_MEMORY 1 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 0 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 1 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 1 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 1 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 SUPPORT_HIGH_SPEED_HPS 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 1 TRANSCEIVER_6G_BLOCK 1 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 1 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1,dualPort=true,ecc_enabled=false,enPRInitMode=false,enableDiffWidth=false,initMemContent=false,initializationFileName=onchip_mem.hex,instanceID=NONE,memorySize=1024,readDuringWriteMode=DONT_CARE,resetrequest_enabled=true,simAllowMRAMContentsFile=false,simMemInitOnlyFilename=0,singleClockOperation=true,slave1Latency=1,slave2Latency=1,useNonDefaultInitFile=false,useShallowMemBlocks=false,writable=true)(avalon:17.0:arbitrationPriority=1,baseAddress=0x5000,defaultConnection=false)(avalon:17.0:arbitrationPriority=1,baseAddress=0x5000,defaultConnection=false)(avalon:17.0:arbitrationPriority=1,baseAddress=0x1c00,defaultConnection=false)(avalon:17.0:arbitrationPriority=1,baseAddress=0x4800,defaultConnection=false)(avalon:17.0:arbitrationPriority=1,baseAddress=0x4800,defaultConnection=false)(avalon:17.0:arbitrationPriority=1,baseAddress=0x2000,defaultConnection=false)(avalon:17.0:arbitrationPriority=1,baseAddress=0x2000,defaultConnection=false)(avalon:17.0:arbitrationPriority=1,baseAddress=0x5800,defaultConnection=false)(avalon:17.0:arbitrationPriority=1,baseAddress=0x5008,defaultConnection=false)(avalon:17.0:arbitrationPriority=1,baseAddress=0x5008,defaultConnection=false)(avalon:17.0:arbitrationPriority=1,baseAddress=0x5800,defaultConnection=false)(avalon:17.0:arbitrationPriority=1,baseAddress=0x5000,defaultConnection=false)(avalon:17.0:arbitrationPriority=1,baseAddress=0x5000,defaultConnection=false)(avalon:17.0:arbitrationPriority=1,baseAddress=0x4800,defaultConnection=false)(avalon:17.0:arbitrationPriority=1,baseAddress=0x4800,defaultConnection=false)(avalon:17.0:arbitrationPriority=1,baseAddress=0x2000,defaultConnection=false)(avalon:17.0:arbitrationPriority=1,baseAddress=0x2000,defaultConnection=false)(clock:17.0:)(clock:17.0:)(clock:17.0:)(clock:17.0:)(clock:17.0:)(clock:17.0:)(clock:17.0:)(clock:17.0:)(clock:17.0:)(clock:17.0:)(interrupt:17.0:irqNumber=1)(interrupt:17.0:irqNumber=0)(interrupt:17.0:irqNumber=0)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)"
   instancePathKey="system"
   kind="system"
   version="1.0"
   name="system">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_GENERATION_ID" value="1510277012" />
  <parameter name="AUTO_DEVICE" value="5CSEMA5F31C6" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="AUTO_CLK_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_CLK_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_UNIQUE_ID" value="" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="6" />
  <generatedFiles>
   <file
       path="/home/strahinja/data/faks/vezbe/IVS/vezbe/v1/code/dual_mp_shmem/system/synthesis/system.vhd"
       type="VHDL" />
   <file
       path="/home/strahinja/data/faks/vezbe/IVS/vezbe/v1/code/dual_mp_shmem/system/synthesis/system_rst_controller.vhd"
       type="VHDL" />
   <file
       path="/home/strahinja/data/faks/vezbe/IVS/vezbe/v1/code/dual_mp_shmem/system/synthesis/system_rst_controller_002.vhd"
       type="VHDL" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/strahinja/data/faks/vezbe/IVS/vezbe/v1/code/dual_mp_shmem/system/synthesis/submodules/system_cpu0.v"
       type="VERILOG" />
   <file
       path="/home/strahinja/data/faks/vezbe/IVS/vezbe/v1/code/dual_mp_shmem/system/synthesis/submodules/system_cpu0_cpu_dc_tag_ram.mif"
       type="MIF"
       attributes="" />
   <file
       path="/home/strahinja/data/faks/vezbe/IVS/vezbe/v1/code/dual_mp_shmem/system/synthesis/submodules/system_cpu0_cpu_rf_ram_b.mif"
       type="MIF"
       attributes="" />
   <file
       path="/home/strahinja/data/faks/vezbe/IVS/vezbe/v1/code/dual_mp_shmem/system/synthesis/submodules/system_cpu0_cpu_ic_tag_ram.mif"
       type="MIF"
       attributes="" />
   <file
       path="/home/strahinja/data/faks/vezbe/IVS/vezbe/v1/code/dual_mp_shmem/system/synthesis/submodules/system_cpu0_cpu.sdc"
       type="SDC"
       attributes="" />
   <file
       path="/home/strahinja/data/faks/vezbe/IVS/vezbe/v1/code/dual_mp_shmem/system/synthesis/submodules/system_cpu0_cpu_rf_ram_a.mif"
       type="MIF"
       attributes="" />
   <file
       path="/home/strahinja/data/faks/vezbe/IVS/vezbe/v1/code/dual_mp_shmem/system/synthesis/submodules/system_cpu0_cpu_mult_cell.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/strahinja/data/faks/vezbe/IVS/vezbe/v1/code/dual_mp_shmem/system/synthesis/submodules/system_cpu0_cpu.v"
       type="VERILOG_ENCRYPT"
       attributes="" />
   <file
       path="/home/strahinja/data/faks/vezbe/IVS/vezbe/v1/code/dual_mp_shmem/system/synthesis/submodules/system_cpu0_cpu_debug_slave_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/strahinja/data/faks/vezbe/IVS/vezbe/v1/code/dual_mp_shmem/system/synthesis/submodules/system_cpu0_cpu_test_bench.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/strahinja/data/faks/vezbe/IVS/vezbe/v1/code/dual_mp_shmem/system/synthesis/submodules/system_cpu0_cpu_ociram_default_contents.mif"
       type="MIF"
       attributes="" />
   <file
       path="/home/strahinja/data/faks/vezbe/IVS/vezbe/v1/code/dual_mp_shmem/system/synthesis/submodules/system_cpu0_cpu_bht_ram.mif"
       type="MIF"
       attributes="" />
   <file
       path="/home/strahinja/data/faks/vezbe/IVS/vezbe/v1/code/dual_mp_shmem/system/synthesis/submodules/system_cpu0_cpu_debug_slave_sysclk.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/strahinja/data/faks/vezbe/IVS/vezbe/v1/code/dual_mp_shmem/system/synthesis/submodules/system_cpu0_cpu_debug_slave_tck.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/strahinja/data/faks/vezbe/IVS/vezbe/v1/code/dual_mp_shmem/system/synthesis/submodules/system_cpu0_cpu.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="/home/strahinja/data/faks/vezbe/IVS/vezbe/v1/code/dual_mp_shmem/system/synthesis/submodules/system_cpu0_jtag_uart.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/strahinja/data/faks/vezbe/IVS/vezbe/v1/code/dual_mp_shmem/system/synthesis/submodules/system_cpu0_ocm.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/strahinja/data/faks/vezbe/IVS/vezbe/v1/code/dual_mp_shmem/system/synthesis/submodules/system_cpu1.v"
       type="VERILOG" />
   <file
       path="/home/strahinja/data/faks/vezbe/IVS/vezbe/v1/code/dual_mp_shmem/system/synthesis/submodules/system_cpu1_cpu.sdc"
       type="SDC"
       attributes="" />
   <file
       path="/home/strahinja/data/faks/vezbe/IVS/vezbe/v1/code/dual_mp_shmem/system/synthesis/submodules/system_cpu1_cpu.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="/home/strahinja/data/faks/vezbe/IVS/vezbe/v1/code/dual_mp_shmem/system/synthesis/submodules/system_cpu1_cpu_ociram_default_contents.mif"
       type="MIF"
       attributes="" />
   <file
       path="/home/strahinja/data/faks/vezbe/IVS/vezbe/v1/code/dual_mp_shmem/system/synthesis/submodules/system_cpu1_cpu_rf_ram_a.mif"
       type="MIF"
       attributes="" />
   <file
       path="/home/strahinja/data/faks/vezbe/IVS/vezbe/v1/code/dual_mp_shmem/system/synthesis/submodules/system_cpu1_cpu_bht_ram.mif"
       type="MIF"
       attributes="" />
   <file
       path="/home/strahinja/data/faks/vezbe/IVS/vezbe/v1/code/dual_mp_shmem/system/synthesis/submodules/system_cpu1_cpu_debug_slave_tck.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/strahinja/data/faks/vezbe/IVS/vezbe/v1/code/dual_mp_shmem/system/synthesis/submodules/system_cpu1_cpu_mult_cell.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/strahinja/data/faks/vezbe/IVS/vezbe/v1/code/dual_mp_shmem/system/synthesis/submodules/system_cpu1_cpu_dc_tag_ram.mif"
       type="MIF"
       attributes="" />
   <file
       path="/home/strahinja/data/faks/vezbe/IVS/vezbe/v1/code/dual_mp_shmem/system/synthesis/submodules/system_cpu1_cpu_rf_ram_b.mif"
       type="MIF"
       attributes="" />
   <file
       path="/home/strahinja/data/faks/vezbe/IVS/vezbe/v1/code/dual_mp_shmem/system/synthesis/submodules/system_cpu1_cpu_ic_tag_ram.mif"
       type="MIF"
       attributes="" />
   <file
       path="/home/strahinja/data/faks/vezbe/IVS/vezbe/v1/code/dual_mp_shmem/system/synthesis/submodules/system_cpu1_cpu.v"
       type="VERILOG_ENCRYPT"
       attributes="" />
   <file
       path="/home/strahinja/data/faks/vezbe/IVS/vezbe/v1/code/dual_mp_shmem/system/synthesis/submodules/system_cpu1_cpu_debug_slave_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/strahinja/data/faks/vezbe/IVS/vezbe/v1/code/dual_mp_shmem/system/synthesis/submodules/system_cpu1_cpu_test_bench.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/strahinja/data/faks/vezbe/IVS/vezbe/v1/code/dual_mp_shmem/system/synthesis/submodules/system_cpu1_cpu_debug_slave_sysclk.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/strahinja/data/faks/vezbe/IVS/vezbe/v1/code/dual_mp_shmem/system/synthesis/submodules/system_cpu1_ocm.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/strahinja/data/faks/vezbe/IVS/vezbe/v1/code/dual_mp_shmem/system/synthesis/submodules/data_gen.vhd"
       type="VHDL"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="/home/strahinja/data/faks/vezbe/IVS/vezbe/v1/code/dual_mp_shmem/system/synthesis/submodules/system_mutex.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/strahinja/data/faks/vezbe/IVS/vezbe/v1/code/dual_mp_shmem/system/synthesis/submodules/system_pll_0.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/strahinja/data/faks/vezbe/IVS/vezbe/v1/code/dual_mp_shmem/system/synthesis/submodules/system_pll_0.qip"
       type="OTHER"
       attributes="" />
   <file
       path="/home/strahinja/data/faks/vezbe/IVS/vezbe/v1/code/dual_mp_shmem/system/synthesis/submodules/system_shared_mem.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/strahinja/data/faks/vezbe/IVS/vezbe/v1/code/dual_mp_shmem/system/synthesis/submodules/system_mm_interconnect_0.v"
       type="VERILOG" />
   <file
       path="/home/strahinja/data/faks/vezbe/IVS/vezbe/v1/code/dual_mp_shmem/system/synthesis/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/strahinja/data/faks/vezbe/IVS/vezbe/v1/code/dual_mp_shmem/system/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/strahinja/data/faks/vezbe/IVS/vezbe/v1/code/dual_mp_shmem/system/synthesis/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/strahinja/data/faks/vezbe/IVS/vezbe/v1/code/dual_mp_shmem/system/synthesis/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/strahinja/data/faks/vezbe/IVS/vezbe/v1/code/dual_mp_shmem/system/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/strahinja/data/faks/vezbe/IVS/vezbe/v1/code/dual_mp_shmem/system/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/strahinja/data/faks/vezbe/IVS/vezbe/v1/code/dual_mp_shmem/system/synthesis/submodules/system_mm_interconnect_0_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/strahinja/data/faks/vezbe/IVS/vezbe/v1/code/dual_mp_shmem/system/synthesis/submodules/system_mm_interconnect_0_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/strahinja/data/faks/vezbe/IVS/vezbe/v1/code/dual_mp_shmem/system/synthesis/submodules/system_mm_interconnect_0_router_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/strahinja/data/faks/vezbe/IVS/vezbe/v1/code/dual_mp_shmem/system/synthesis/submodules/system_mm_interconnect_0_router_003.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/strahinja/data/faks/vezbe/IVS/vezbe/v1/code/dual_mp_shmem/system/synthesis/submodules/system_mm_interconnect_0_router_004.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/strahinja/data/faks/vezbe/IVS/vezbe/v1/code/dual_mp_shmem/system/synthesis/submodules/system_mm_interconnect_0_router_007.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/strahinja/data/faks/vezbe/IVS/vezbe/v1/code/dual_mp_shmem/system/synthesis/submodules/system_mm_interconnect_0_router_008.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/strahinja/data/faks/vezbe/IVS/vezbe/v1/code/dual_mp_shmem/system/synthesis/submodules/system_mm_interconnect_0_router_009.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/strahinja/data/faks/vezbe/IVS/vezbe/v1/code/dual_mp_shmem/system/synthesis/submodules/system_mm_interconnect_0_router_010.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/strahinja/data/faks/vezbe/IVS/vezbe/v1/code/dual_mp_shmem/system/synthesis/submodules/system_mm_interconnect_0_router_013.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/strahinja/data/faks/vezbe/IVS/vezbe/v1/code/dual_mp_shmem/system/synthesis/submodules/altera_merlin_traffic_limiter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/strahinja/data/faks/vezbe/IVS/vezbe/v1/code/dual_mp_shmem/system/synthesis/submodules/altera_merlin_reorder_memory.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/strahinja/data/faks/vezbe/IVS/vezbe/v1/code/dual_mp_shmem/system/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/strahinja/data/faks/vezbe/IVS/vezbe/v1/code/dual_mp_shmem/system/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/strahinja/data/faks/vezbe/IVS/vezbe/v1/code/dual_mp_shmem/system/synthesis/submodules/system_mm_interconnect_0_cmd_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/strahinja/data/faks/vezbe/IVS/vezbe/v1/code/dual_mp_shmem/system/synthesis/submodules/system_mm_interconnect_0_cmd_demux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/strahinja/data/faks/vezbe/IVS/vezbe/v1/code/dual_mp_shmem/system/synthesis/submodules/system_mm_interconnect_0_cmd_demux_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/strahinja/data/faks/vezbe/IVS/vezbe/v1/code/dual_mp_shmem/system/synthesis/submodules/system_mm_interconnect_0_cmd_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/strahinja/data/faks/vezbe/IVS/vezbe/v1/code/dual_mp_shmem/system/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/strahinja/data/faks/vezbe/IVS/vezbe/v1/code/dual_mp_shmem/system/synthesis/submodules/system_mm_interconnect_0_cmd_mux_003.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/strahinja/data/faks/vezbe/IVS/vezbe/v1/code/dual_mp_shmem/system/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/strahinja/data/faks/vezbe/IVS/vezbe/v1/code/dual_mp_shmem/system/synthesis/submodules/system_mm_interconnect_0_rsp_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/strahinja/data/faks/vezbe/IVS/vezbe/v1/code/dual_mp_shmem/system/synthesis/submodules/system_mm_interconnect_0_rsp_demux_003.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/strahinja/data/faks/vezbe/IVS/vezbe/v1/code/dual_mp_shmem/system/synthesis/submodules/system_mm_interconnect_0_rsp_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/strahinja/data/faks/vezbe/IVS/vezbe/v1/code/dual_mp_shmem/system/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/strahinja/data/faks/vezbe/IVS/vezbe/v1/code/dual_mp_shmem/system/synthesis/submodules/system_mm_interconnect_0_rsp_mux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/strahinja/data/faks/vezbe/IVS/vezbe/v1/code/dual_mp_shmem/system/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/strahinja/data/faks/vezbe/IVS/vezbe/v1/code/dual_mp_shmem/system/synthesis/submodules/system_mm_interconnect_0_rsp_mux_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/strahinja/data/faks/vezbe/IVS/vezbe/v1/code/dual_mp_shmem/system/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/strahinja/data/faks/vezbe/IVS/vezbe/v1/code/dual_mp_shmem/system/synthesis/submodules/altera_merlin_width_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/strahinja/data/faks/vezbe/IVS/vezbe/v1/code/dual_mp_shmem/system/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/strahinja/data/faks/vezbe/IVS/vezbe/v1/code/dual_mp_shmem/system/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/strahinja/data/faks/vezbe/IVS/vezbe/v1/code/dual_mp_shmem/system/synthesis/submodules/system_mm_interconnect_0_avalon_st_adapter.v"
       type="VERILOG" />
   <file
       path="/home/strahinja/data/faks/vezbe/IVS/vezbe/v1/code/dual_mp_shmem/system/synthesis/submodules/system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/strahinja/data/faks/vezbe/IVS/vezbe/v1/code/dual_mp_shmem/system/synthesis/submodules/system_mm_interconnect_0_avalon_st_adapter_003.v"
       type="VERILOG" />
   <file
       path="/home/strahinja/data/faks/vezbe/IVS/vezbe/v1/code/dual_mp_shmem/system/synthesis/submodules/system_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/strahinja/data/faks/vezbe/IVS/vezbe/v1/code/dual_mp_shmem/system/synthesis/submodules/system_irq_mapper.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/strahinja/data/faks/vezbe/IVS/vezbe/v1/code/dual_mp_shmem/system/synthesis/submodules/system_irq_mapper_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/strahinja/data/faks/vezbe/IVS/vezbe/v1/code/dual_mp_shmem/system/synthesis/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/strahinja/data/faks/vezbe/IVS/vezbe/v1/code/dual_mp_shmem/system/synthesis/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/strahinja/data/faks/vezbe/IVS/vezbe/v1/code/dual_mp_shmem/system/synthesis/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/strahinja/data/faks/vezbe/IVS/vezbe/v1/code/dual_mp_shmem/system.qsys" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="/home/strahinja/tools/intelFPGA_lite/17.0/ip/altera/nios2_ip/altera_nios2_gen2/altera_nios2_hw.tcl" />
   <file
       path="/home/strahinja/tools/intelFPGA_lite/17.0/ip/altera/nios2_ip/altera_nios2_gen2/altera_nios2_unit_hw.tcl" />
   <file
       path="/home/strahinja/tools/intelFPGA_lite/17.0/ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/altera_avalon_jtag_uart_hw.tcl" />
   <file
       path="/home/strahinja/tools/intelFPGA_lite/17.0/ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/altera_avalon_onchip_memory2_hw.tcl" />
   <file
       path="/home/strahinja/tools/intelFPGA_lite/17.0/ip/altera/nios2_ip/altera_nios2_gen2/altera_nios2_hw.tcl" />
   <file
       path="/home/strahinja/tools/intelFPGA_lite/17.0/ip/altera/nios2_ip/altera_nios2_gen2/altera_nios2_unit_hw.tcl" />
   <file
       path="/home/strahinja/tools/intelFPGA_lite/17.0/ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/altera_avalon_onchip_memory2_hw.tcl" />
   <file
       path="/home/strahinja/data/faks/vezbe/IVS/vezbe/v1/code/dual_mp_shmem/data_gen_hw.tcl" />
   <file
       path="/home/strahinja/tools/intelFPGA_lite/17.0/ip/altera/sopc_builder_ip/altera_avalon_mutex/altera_avalon_mutex_hw.tcl" />
   <file
       path="/home/strahinja/tools/intelFPGA_lite/17.0/ip/altera/altera_pll/source/top/pll_hw.tcl" />
   <file
       path="/home/strahinja/tools/intelFPGA_lite/17.0/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="/home/strahinja/tools/intelFPGA_lite/17.0/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="/home/strahinja/tools/intelFPGA_lite/17.0/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="/home/strahinja/tools/intelFPGA_lite/17.0/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="/home/strahinja/tools/intelFPGA_lite/17.0/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="/home/strahinja/tools/intelFPGA_lite/17.0/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="/home/strahinja/tools/intelFPGA_lite/17.0/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="/home/strahinja/tools/intelFPGA_lite/17.0/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="/home/strahinja/tools/intelFPGA_lite/17.0/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="/home/strahinja/tools/intelFPGA_lite/17.0/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="/home/strahinja/tools/intelFPGA_lite/17.0/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="/home/strahinja/tools/intelFPGA_lite/17.0/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="/home/strahinja/tools/intelFPGA_lite/17.0/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file
       path="/home/strahinja/tools/intelFPGA_lite/17.0/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file
       path="/home/strahinja/tools/intelFPGA_lite/17.0/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file
       path="/home/strahinja/tools/intelFPGA_lite/17.0/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="/home/strahinja/tools/intelFPGA_lite/17.0/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="/home/strahinja/tools/intelFPGA_lite/17.0/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="/home/strahinja/tools/intelFPGA_lite/17.0/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="/home/strahinja/tools/intelFPGA_lite/17.0/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="/home/strahinja/tools/intelFPGA_lite/17.0/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="/home/strahinja/tools/intelFPGA_lite/17.0/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="/home/strahinja/tools/intelFPGA_lite/17.0/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="/home/strahinja/tools/intelFPGA_lite/17.0/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="/home/strahinja/tools/intelFPGA_lite/17.0/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="/home/strahinja/tools/intelFPGA_lite/17.0/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="/home/strahinja/tools/intelFPGA_lite/17.0/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="/home/strahinja/tools/intelFPGA_lite/17.0/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="/home/strahinja/tools/intelFPGA_lite/17.0/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="/home/strahinja/tools/intelFPGA_lite/17.0/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="/home/strahinja/tools/intelFPGA_lite/17.0/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="/home/strahinja/tools/intelFPGA_lite/17.0/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="/home/strahinja/tools/intelFPGA_lite/17.0/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
   <file
       path="/home/strahinja/tools/intelFPGA_lite/17.0/ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/altera_avalon_onchip_memory2_hw.tcl" />
   <file
       path="/home/strahinja/tools/intelFPGA_lite/17.0/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
   <file
       path="/home/strahinja/tools/intelFPGA_lite/17.0/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="/home/strahinja/tools/intelFPGA_lite/17.0/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="/home/strahinja/tools/intelFPGA_lite/17.0/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="/home/strahinja/tools/intelFPGA_lite/17.0/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="/home/strahinja/tools/intelFPGA_lite/17.0/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="/home/strahinja/tools/intelFPGA_lite/17.0/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="/home/strahinja/tools/intelFPGA_lite/17.0/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/home/strahinja/tools/intelFPGA_lite/17.0/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/home/strahinja/tools/intelFPGA_lite/17.0/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/home/strahinja/tools/intelFPGA_lite/17.0/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/home/strahinja/tools/intelFPGA_lite/17.0/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/home/strahinja/tools/intelFPGA_lite/17.0/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/home/strahinja/tools/intelFPGA_lite/17.0/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/home/strahinja/tools/intelFPGA_lite/17.0/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/home/strahinja/tools/intelFPGA_lite/17.0/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/home/strahinja/tools/intelFPGA_lite/17.0/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/home/strahinja/tools/intelFPGA_lite/17.0/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
   <file
       path="/home/strahinja/tools/intelFPGA_lite/17.0/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/home/strahinja/tools/intelFPGA_lite/17.0/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/home/strahinja/tools/intelFPGA_lite/17.0/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/home/strahinja/tools/intelFPGA_lite/17.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/home/strahinja/tools/intelFPGA_lite/17.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/home/strahinja/tools/intelFPGA_lite/17.0/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/home/strahinja/tools/intelFPGA_lite/17.0/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/home/strahinja/tools/intelFPGA_lite/17.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/home/strahinja/tools/intelFPGA_lite/17.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/home/strahinja/tools/intelFPGA_lite/17.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/home/strahinja/tools/intelFPGA_lite/17.0/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
   <file
       path="/home/strahinja/tools/intelFPGA_lite/17.0/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="/home/strahinja/tools/intelFPGA_lite/17.0/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="/home/strahinja/tools/intelFPGA_lite/17.0/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="/home/strahinja/tools/intelFPGA_lite/17.0/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="/home/strahinja/tools/intelFPGA_lite/17.0/ip/altera/merlin/altera_irq_mapper/altera_irq_mapper_hw.tcl" />
   <file
       path="/home/strahinja/tools/intelFPGA_lite/17.0/ip/altera/merlin/altera_irq_mapper/altera_irq_mapper_hw.tcl" />
   <file
       path="/home/strahinja/tools/intelFPGA_lite/17.0/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </childSourceFiles>
  <messages>
   <message level="Debug" culprit="system">queue size: 0 starting:system "system"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>11</b> modules, <b>48</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>11</b> modules, <b>43</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_translator_transform"><![CDATA[After transform: <b>25</b> modules, <b>97</b> connections]]></message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces cpu0.data_master and cpu0_data_master_translator.avalon_anti_master_0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces cpu0.instruction_master and cpu0_instruction_master_translator.avalon_anti_master_0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces cpu1.data_master and cpu1_data_master_translator.avalon_anti_master_0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces cpu1.instruction_master and cpu1_instruction_master_translator.avalon_anti_master_0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces cpu0_jtag_uart_avalon_jtag_slave_translator.avalon_anti_slave_0 and cpu0_jtag_uart.avalon_jtag_slave</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces cpu0_debug_mem_slave_translator.avalon_anti_slave_0 and cpu0.debug_mem_slave</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces cpu0_ocm_s1_translator.avalon_anti_slave_0 and cpu0_ocm.s1</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces shared_mem_s1_translator.avalon_anti_slave_0 and shared_mem.s1</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces mutex_s1_translator.avalon_anti_slave_0 and mutex.s1</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces cpu1_jtag_uart_avalon_jtag_slave_translator.avalon_anti_slave_0 and cpu1_jtag_uart.avalon_jtag_slave</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces datagen_bus_translator.avalon_anti_slave_0 and datagen.bus</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces cpu1_debug_mem_slave_translator.avalon_anti_slave_0 and cpu1.debug_mem_slave</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces cpu1_ocm_s1_translator.avalon_anti_slave_0 and cpu1_ocm.s1</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces shared_mem_s2_translator.avalon_anti_slave_0 and shared_mem.s2</message>
   <message level="Debug" culprit="merlin_domain_transform"><![CDATA[After transform: <b>50</b> modules, <b>260</b> connections]]></message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_router_transform"><![CDATA[After transform: <b>64</b> modules, <b>314</b> connections]]></message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_traffic_limiter_transform"><![CDATA[After transform: <b>68</b> modules, <b>334</b> connections]]></message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_network_to_switch_transform"><![CDATA[After transform: <b>95</b> modules, <b>408</b> connections]]></message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_width_transform"><![CDATA[After transform: <b>99</b> modules, <b>420</b> connections]]></message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug" culprit="limiter_update_transform"><![CDATA[After transform: <b>99</b> modules, <b>424</b> connections]]></message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_clock_and_reset_bridge_transform"><![CDATA[After transform: <b>103</b> modules, <b>525</b> connections]]></message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>12</b> modules, <b>51</b> connections]]></message>
   <message level="Debug" culprit="merlin_mm_transform"><![CDATA[After transform: <b>12</b> modules, <b>51</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_interrupt_mapper_transform"><![CDATA[After transform: <b>14</b> modules, <b>59</b> connections]]></message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="reset_adaptation_transform"><![CDATA[After transform: <b>20</b> modules, <b>67</b> connections]]></message>
   <message level="Debug" culprit="system"><![CDATA["<b>system</b>" reuses <b>altera_nios2_gen2</b> "<b>submodules/system_cpu0</b>"]]></message>
   <message level="Debug" culprit="system"><![CDATA["<b>system</b>" reuses <b>altera_avalon_jtag_uart</b> "<b>submodules/system_cpu0_jtag_uart</b>"]]></message>
   <message level="Debug" culprit="system"><![CDATA["<b>system</b>" reuses <b>altera_avalon_onchip_memory2</b> "<b>submodules/system_cpu0_ocm</b>"]]></message>
   <message level="Debug" culprit="system"><![CDATA["<b>system</b>" reuses <b>altera_nios2_gen2</b> "<b>submodules/system_cpu1</b>"]]></message>
   <message level="Debug" culprit="system"><![CDATA["<b>system</b>" reuses <b>altera_avalon_jtag_uart</b> "<b>submodules/system_cpu0_jtag_uart</b>"]]></message>
   <message level="Debug" culprit="system"><![CDATA["<b>system</b>" reuses <b>altera_avalon_onchip_memory2</b> "<b>submodules/system_cpu1_ocm</b>"]]></message>
   <message level="Debug" culprit="system"><![CDATA["<b>system</b>" reuses <b>data_gen</b> "<b>submodules/data_gen</b>"]]></message>
   <message level="Debug" culprit="system"><![CDATA["<b>system</b>" reuses <b>altera_avalon_mutex</b> "<b>submodules/system_mutex</b>"]]></message>
   <message level="Debug" culprit="system"><![CDATA["<b>system</b>" reuses <b>altera_pll</b> "<b>submodules/system_pll_0</b>"]]></message>
   <message level="Debug" culprit="system"><![CDATA["<b>system</b>" reuses <b>altera_avalon_onchip_memory2</b> "<b>submodules/system_shared_mem</b>"]]></message>
   <message level="Debug" culprit="system"><![CDATA["<b>system</b>" reuses <b>altera_mm_interconnect</b> "<b>submodules/system_mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="system"><![CDATA["<b>system</b>" reuses <b>altera_irq_mapper</b> "<b>submodules/system_irq_mapper</b>"]]></message>
   <message level="Debug" culprit="system"><![CDATA["<b>system</b>" reuses <b>altera_irq_mapper</b> "<b>submodules/system_irq_mapper_001</b>"]]></message>
   <message level="Debug" culprit="system"><![CDATA["<b>system</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="system"><![CDATA["<b>system</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="system"><![CDATA["<b>system</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="system"><![CDATA["<b>system</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="system"><![CDATA["<b>system</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 17 starting:altera_nios2_gen2 "submodules/system_cpu0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="cpu0"><![CDATA["<b>cpu0</b>" reuses <b>altera_nios2_gen2_unit</b> "<b>submodules/system_cpu0_cpu</b>"]]></message>
   <message level="Info" culprit="cpu0"><![CDATA["<b>system</b>" instantiated <b>altera_nios2_gen2</b> "<b>cpu0</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 99 starting:altera_nios2_gen2_unit "submodules/system_cpu0_cpu"</message>
   <message level="Info" culprit="cpu">Starting RTL generation for module 'system_cpu0_cpu'</message>
   <message level="Info" culprit="cpu">  Generation command is [exec /home/strahinja/tools/intelFPGA_lite/17.0/quartus/linux64//eperlcmd -I /home/strahinja/tools/intelFPGA_lite/17.0/quartus/linux64//perl/lib -I /home/strahinja/tools/intelFPGA_lite/17.0/quartus/sopc_builder/bin/europa -I /home/strahinja/tools/intelFPGA_lite/17.0/quartus/sopc_builder/bin/perl_lib -I /home/strahinja/tools/intelFPGA_lite/17.0/quartus/sopc_builder/bin -I /home/strahinja/tools/intelFPGA_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I /home/strahinja/tools/intelFPGA_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I /home/strahinja/tools/intelFPGA_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I /home/strahinja/tools/intelFPGA_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- /home/strahinja/tools/intelFPGA_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=system_cpu0_cpu --dir=/tmp/alt7480_9062133702958248901.dir/0053_cpu_gen/ --quartus_bindir=/home/strahinja/tools/intelFPGA_lite/17.0/quartus/linux64/ --verilog --config=/tmp/alt7480_9062133702958248901.dir/0053_cpu_gen//system_cpu0_cpu_processor_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="cpu"># 2017.11.10 02:23:41 (*) Starting Nios II generation</message>
   <message level="Info" culprit="cpu"># 2017.11.10 02:23:41 (*)   Checking for plaintext license.</message>
   <message level="Info" culprit="cpu"># 2017.11.10 02:23:41 (*)   Plaintext license not found.</message>
   <message level="Info" culprit="cpu"># 2017.11.10 02:23:41 (*)   Checking for encrypted license (non-evaluation).</message>
   <message level="Info" culprit="cpu"># 2017.11.10 02:23:42 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)</message>
   <message level="Info" culprit="cpu"># 2017.11.10 02:23:42 (*)   Elaborating CPU configuration settings</message>
   <message level="Info" culprit="cpu"># 2017.11.10 02:23:42 (*)   Creating all objects for CPU</message>
   <message level="Info" culprit="cpu"># 2017.11.10 02:23:42 (*)     Testbench</message>
   <message level="Info" culprit="cpu"># 2017.11.10 02:23:43 (*)     Instruction decoding</message>
   <message level="Info" culprit="cpu"># 2017.11.10 02:23:43 (*)       Instruction fields</message>
   <message level="Info" culprit="cpu"># 2017.11.10 02:23:43 (*)       Instruction decodes</message>
   <message level="Info" culprit="cpu"># 2017.11.10 02:23:43 (*)       Signals for RTL simulation waveforms</message>
   <message level="Info" culprit="cpu"># 2017.11.10 02:23:43 (*)       Instruction controls</message>
   <message level="Info" culprit="cpu"># 2017.11.10 02:23:43 (*)     Pipeline frontend</message>
   <message level="Info" culprit="cpu"># 2017.11.10 02:23:44 (*)     Pipeline backend</message>
   <message level="Info" culprit="cpu"># 2017.11.10 02:23:46 (*)   Generating RTL from CPU objects</message>
   <message level="Info" culprit="cpu"># 2017.11.10 02:23:49 (*)   Creating encrypted RTL</message>
   <message level="Info" culprit="cpu"># 2017.11.10 02:23:50 (*) Done Nios II generation</message>
   <message level="Info" culprit="cpu">Done RTL generation for module 'system_cpu0_cpu'</message>
   <message level="Info" culprit="cpu"><![CDATA["<b>cpu0</b>" instantiated <b>altera_nios2_gen2_unit</b> "<b>cpu</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 17 starting:altera_avalon_jtag_uart "submodules/system_cpu0_jtag_uart"</message>
   <message level="Info" culprit="cpu0_jtag_uart">Starting RTL generation for module 'system_cpu0_jtag_uart'</message>
   <message level="Info" culprit="cpu0_jtag_uart">  Generation command is [exec /home/strahinja/tools/intelFPGA_lite/17.0/quartus/linux64/perl/bin/perl -I /home/strahinja/tools/intelFPGA_lite/17.0/quartus/linux64/perl/lib -I /home/strahinja/tools/intelFPGA_lite/17.0/quartus/sopc_builder/bin/europa -I /home/strahinja/tools/intelFPGA_lite/17.0/quartus/sopc_builder/bin/perl_lib -I /home/strahinja/tools/intelFPGA_lite/17.0/quartus/sopc_builder/bin -I /home/strahinja/tools/intelFPGA_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/strahinja/tools/intelFPGA_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /home/strahinja/tools/intelFPGA_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=system_cpu0_jtag_uart --dir=/tmp/alt7480_9062133702958248901.dir/0043_cpu0_jtag_uart_gen/ --quartus_dir=/home/strahinja/tools/intelFPGA_lite/17.0/quartus --verilog --config=/tmp/alt7480_9062133702958248901.dir/0043_cpu0_jtag_uart_gen//system_cpu0_jtag_uart_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="cpu0_jtag_uart">Done RTL generation for module 'system_cpu0_jtag_uart'</message>
   <message level="Info" culprit="cpu0_jtag_uart"><![CDATA["<b>system</b>" instantiated <b>altera_avalon_jtag_uart</b> "<b>cpu0_jtag_uart</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 16 starting:altera_avalon_onchip_memory2 "submodules/system_cpu0_ocm"</message>
   <message level="Info" culprit="cpu0_ocm">Starting RTL generation for module 'system_cpu0_ocm'</message>
   <message level="Info" culprit="cpu0_ocm">  Generation command is [exec /home/strahinja/tools/intelFPGA_lite/17.0/quartus/linux64/perl/bin/perl -I /home/strahinja/tools/intelFPGA_lite/17.0/quartus/linux64/perl/lib -I /home/strahinja/tools/intelFPGA_lite/17.0/quartus/sopc_builder/bin/europa -I /home/strahinja/tools/intelFPGA_lite/17.0/quartus/sopc_builder/bin/perl_lib -I /home/strahinja/tools/intelFPGA_lite/17.0/quartus/sopc_builder/bin -I /home/strahinja/tools/intelFPGA_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/strahinja/tools/intelFPGA_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/strahinja/tools/intelFPGA_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=system_cpu0_ocm --dir=/tmp/alt7480_9062133702958248901.dir/0044_cpu0_ocm_gen/ --quartus_dir=/home/strahinja/tools/intelFPGA_lite/17.0/quartus --verilog --config=/tmp/alt7480_9062133702958248901.dir/0044_cpu0_ocm_gen//system_cpu0_ocm_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="cpu0_ocm">Done RTL generation for module 'system_cpu0_ocm'</message>
   <message level="Info" culprit="cpu0_ocm"><![CDATA["<b>system</b>" instantiated <b>altera_avalon_onchip_memory2</b> "<b>cpu0_ocm</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 15 starting:altera_nios2_gen2 "submodules/system_cpu1"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="cpu1"><![CDATA["<b>cpu1</b>" reuses <b>altera_nios2_gen2_unit</b> "<b>submodules/system_cpu1_cpu</b>"]]></message>
   <message level="Info" culprit="cpu1"><![CDATA["<b>system</b>" instantiated <b>altera_nios2_gen2</b> "<b>cpu1</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 98 starting:altera_nios2_gen2_unit "submodules/system_cpu1_cpu"</message>
   <message level="Info" culprit="cpu">Starting RTL generation for module 'system_cpu1_cpu'</message>
   <message level="Info" culprit="cpu">  Generation command is [exec /home/strahinja/tools/intelFPGA_lite/17.0/quartus/linux64//eperlcmd -I /home/strahinja/tools/intelFPGA_lite/17.0/quartus/linux64//perl/lib -I /home/strahinja/tools/intelFPGA_lite/17.0/quartus/sopc_builder/bin/europa -I /home/strahinja/tools/intelFPGA_lite/17.0/quartus/sopc_builder/bin/perl_lib -I /home/strahinja/tools/intelFPGA_lite/17.0/quartus/sopc_builder/bin -I /home/strahinja/tools/intelFPGA_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I /home/strahinja/tools/intelFPGA_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I /home/strahinja/tools/intelFPGA_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I /home/strahinja/tools/intelFPGA_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- /home/strahinja/tools/intelFPGA_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=system_cpu1_cpu --dir=/tmp/alt7480_9062133702958248901.dir/0054_cpu_gen/ --quartus_bindir=/home/strahinja/tools/intelFPGA_lite/17.0/quartus/linux64/ --verilog --config=/tmp/alt7480_9062133702958248901.dir/0054_cpu_gen//system_cpu1_cpu_processor_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="cpu"># 2017.11.10 02:23:50 (*) Starting Nios II generation</message>
   <message level="Info" culprit="cpu"># 2017.11.10 02:23:50 (*)   Checking for plaintext license.</message>
   <message level="Info" culprit="cpu"># 2017.11.10 02:23:51 (*)   Plaintext license not found.</message>
   <message level="Info" culprit="cpu"># 2017.11.10 02:23:51 (*)   Checking for encrypted license (non-evaluation).</message>
   <message level="Info" culprit="cpu"># 2017.11.10 02:23:52 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)</message>
   <message level="Info" culprit="cpu"># 2017.11.10 02:23:52 (*)   Elaborating CPU configuration settings</message>
   <message level="Info" culprit="cpu"># 2017.11.10 02:23:52 (*)   Creating all objects for CPU</message>
   <message level="Info" culprit="cpu"># 2017.11.10 02:23:52 (*)     Testbench</message>
   <message level="Info" culprit="cpu"># 2017.11.10 02:23:52 (*)     Instruction decoding</message>
   <message level="Info" culprit="cpu"># 2017.11.10 02:23:52 (*)       Instruction fields</message>
   <message level="Info" culprit="cpu"># 2017.11.10 02:23:52 (*)       Instruction decodes</message>
   <message level="Info" culprit="cpu"># 2017.11.10 02:23:53 (*)       Signals for RTL simulation waveforms</message>
   <message level="Info" culprit="cpu"># 2017.11.10 02:23:53 (*)       Instruction controls</message>
   <message level="Info" culprit="cpu"># 2017.11.10 02:23:53 (*)     Pipeline frontend</message>
   <message level="Info" culprit="cpu"># 2017.11.10 02:23:53 (*)     Pipeline backend</message>
   <message level="Info" culprit="cpu"># 2017.11.10 02:23:56 (*)   Generating RTL from CPU objects</message>
   <message level="Info" culprit="cpu"># 2017.11.10 02:23:58 (*)   Creating encrypted RTL</message>
   <message level="Info" culprit="cpu"># 2017.11.10 02:23:59 (*) Done Nios II generation</message>
   <message level="Info" culprit="cpu">Done RTL generation for module 'system_cpu1_cpu'</message>
   <message level="Info" culprit="cpu"><![CDATA["<b>cpu1</b>" instantiated <b>altera_nios2_gen2_unit</b> "<b>cpu</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 14 starting:altera_avalon_onchip_memory2 "submodules/system_cpu1_ocm"</message>
   <message level="Info" culprit="cpu1_ocm">Starting RTL generation for module 'system_cpu1_ocm'</message>
   <message level="Info" culprit="cpu1_ocm">  Generation command is [exec /home/strahinja/tools/intelFPGA_lite/17.0/quartus/linux64/perl/bin/perl -I /home/strahinja/tools/intelFPGA_lite/17.0/quartus/linux64/perl/lib -I /home/strahinja/tools/intelFPGA_lite/17.0/quartus/sopc_builder/bin/europa -I /home/strahinja/tools/intelFPGA_lite/17.0/quartus/sopc_builder/bin/perl_lib -I /home/strahinja/tools/intelFPGA_lite/17.0/quartus/sopc_builder/bin -I /home/strahinja/tools/intelFPGA_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/strahinja/tools/intelFPGA_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/strahinja/tools/intelFPGA_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=system_cpu1_ocm --dir=/tmp/alt7480_9062133702958248901.dir/0045_cpu1_ocm_gen/ --quartus_dir=/home/strahinja/tools/intelFPGA_lite/17.0/quartus --verilog --config=/tmp/alt7480_9062133702958248901.dir/0045_cpu1_ocm_gen//system_cpu1_ocm_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="cpu1_ocm">Done RTL generation for module 'system_cpu1_ocm'</message>
   <message level="Info" culprit="cpu1_ocm"><![CDATA["<b>system</b>" instantiated <b>altera_avalon_onchip_memory2</b> "<b>cpu1_ocm</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 13 starting:data_gen "submodules/data_gen"</message>
   <message level="Info" culprit="datagen"><![CDATA["<b>system</b>" instantiated <b>data_gen</b> "<b>datagen</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 12 starting:altera_avalon_mutex "submodules/system_mutex"</message>
   <message level="Info" culprit="mutex">Starting RTL generation for module 'system_mutex'</message>
   <message level="Info" culprit="mutex">  Generation command is [exec /home/strahinja/tools/intelFPGA_lite/17.0/quartus/linux64/perl/bin/perl -I /home/strahinja/tools/intelFPGA_lite/17.0/quartus/linux64/perl/lib -I /home/strahinja/tools/intelFPGA_lite/17.0/quartus/sopc_builder/bin/europa -I /home/strahinja/tools/intelFPGA_lite/17.0/quartus/sopc_builder/bin/perl_lib -I /home/strahinja/tools/intelFPGA_lite/17.0/quartus/sopc_builder/bin -I /home/strahinja/tools/intelFPGA_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/strahinja/tools/intelFPGA_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_mutex -- /home/strahinja/tools/intelFPGA_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_mutex/generate_rtl.pl --name=system_mutex --dir=/tmp/alt7480_9062133702958248901.dir/0047_mutex_gen/ --quartus_dir=/home/strahinja/tools/intelFPGA_lite/17.0/quartus --verilog --config=/tmp/alt7480_9062133702958248901.dir/0047_mutex_gen//system_mutex_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="mutex">Done RTL generation for module 'system_mutex'</message>
   <message level="Info" culprit="mutex"><![CDATA["<b>system</b>" instantiated <b>altera_avalon_mutex</b> "<b>mutex</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 11 starting:altera_pll "submodules/system_pll_0"</message>
   <message level="Info" culprit="pll_0"><![CDATA["<b>system</b>" instantiated <b>altera_pll</b> "<b>pll_0</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 10 starting:altera_avalon_onchip_memory2 "submodules/system_shared_mem"</message>
   <message level="Info" culprit="shared_mem">Starting RTL generation for module 'system_shared_mem'</message>
   <message level="Info" culprit="shared_mem">  Generation command is [exec /home/strahinja/tools/intelFPGA_lite/17.0/quartus/linux64/perl/bin/perl -I /home/strahinja/tools/intelFPGA_lite/17.0/quartus/linux64/perl/lib -I /home/strahinja/tools/intelFPGA_lite/17.0/quartus/sopc_builder/bin/europa -I /home/strahinja/tools/intelFPGA_lite/17.0/quartus/sopc_builder/bin/perl_lib -I /home/strahinja/tools/intelFPGA_lite/17.0/quartus/sopc_builder/bin -I /home/strahinja/tools/intelFPGA_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/strahinja/tools/intelFPGA_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/strahinja/tools/intelFPGA_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=system_shared_mem --dir=/tmp/alt7480_9062133702958248901.dir/0049_shared_mem_gen/ --quartus_dir=/home/strahinja/tools/intelFPGA_lite/17.0/quartus --verilog --config=/tmp/alt7480_9062133702958248901.dir/0049_shared_mem_gen//system_shared_mem_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="shared_mem">Done RTL generation for module 'system_shared_mem'</message>
   <message level="Info" culprit="shared_mem"><![CDATA["<b>system</b>" instantiated <b>altera_avalon_onchip_memory2</b> "<b>shared_mem</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 9 starting:altera_mm_interconnect "submodules/system_mm_interconnect_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>92</b> modules, <b>315</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>92</b> modules, <b>315</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>92</b> modules, <b>315</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>92</b> modules, <b>315</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>92</b> modules, <b>315</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>92</b> modules, <b>315</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>92</b> modules, <b>315</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>92</b> modules, <b>315</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>92</b> modules, <b>315</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>92</b> modules, <b>315</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>92</b> modules, <b>315</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>92</b> modules, <b>315</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>92</b> modules, <b>315</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>92</b> modules, <b>315</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>92</b> modules, <b>315</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter.error_adapter_0">Timing: ELA:1/0.006s</message>
   <message level="Debug" culprit="avalon_st_adapter">Timing: COM:3/0.131s/0.337s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_001">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_001.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.error_adapter_0">Timing: ELA:1/0.004s</message>
   <message level="Debug" culprit="avalon_st_adapter_001">Timing: COM:3/0.012s/0.014s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_002">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_002.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_002.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_002.error_adapter_0">Timing: ELA:1/0.006s</message>
   <message level="Debug" culprit="avalon_st_adapter_002">Timing: COM:3/0.012s/0.013s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_003">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_003.clk_bridge_0">Timing: ELA:1/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_003.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_003.error_adapter_0">Timing: ELA:1/0.013s</message>
   <message level="Debug" culprit="avalon_st_adapter_003">Timing: COM:3/0.015s/0.022s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_004">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_004.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_004.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_004.error_adapter_0">Timing: ELA:1/0.005s</message>
   <message level="Debug" culprit="avalon_st_adapter_004">Timing: COM:3/0.012s/0.013s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_005">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_005.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_005.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_005.error_adapter_0">Timing: ELA:1/0.007s</message>
   <message level="Debug" culprit="avalon_st_adapter_005">Timing: COM:3/0.013s/0.016s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_006">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_006.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_006.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_006.error_adapter_0">Timing: ELA:1/0.007s</message>
   <message level="Debug" culprit="avalon_st_adapter_006">Timing: COM:3/0.017s/0.023s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_007">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_007.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_007.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_007.error_adapter_0">Timing: ELA:1/0.005s</message>
   <message level="Debug" culprit="avalon_st_adapter_007">Timing: COM:3/0.012s/0.013s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_008">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_008.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_008.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_008.error_adapter_0">Timing: ELA:1/0.006s</message>
   <message level="Debug" culprit="avalon_st_adapter_008">Timing: COM:3/0.014s/0.016s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_009">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_009.clk_bridge_0">Timing: ELA:1/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_009.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_009.error_adapter_0">Timing: ELA:1/0.006s</message>
   <message level="Debug" culprit="avalon_st_adapter_009">Timing: COM:3/0.016s/0.020s</message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalonst_AvalonStreamingTransform"><![CDATA[After transform: <b>102</b> modules, <b>345</b> connections]]></message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/system_mm_interconnect_0_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/system_mm_interconnect_0_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/system_mm_interconnect_0_router_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/system_mm_interconnect_0_router_003</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/system_mm_interconnect_0_router_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/system_mm_interconnect_0_router_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/system_mm_interconnect_0_router_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/system_mm_interconnect_0_router_007</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/system_mm_interconnect_0_router_008</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/system_mm_interconnect_0_router_009</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/system_mm_interconnect_0_router_010</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/system_mm_interconnect_0_router_009</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/system_mm_interconnect_0_router_009</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/system_mm_interconnect_0_router_013</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_traffic_limiter</b> "<b>submodules/altera_merlin_traffic_limiter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_traffic_limiter</b> "<b>submodules/altera_merlin_traffic_limiter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_traffic_limiter</b> "<b>submodules/altera_merlin_traffic_limiter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_traffic_limiter</b> "<b>submodules/altera_merlin_traffic_limiter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/system_mm_interconnect_0_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/system_mm_interconnect_0_cmd_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/system_mm_interconnect_0_cmd_demux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/system_mm_interconnect_0_cmd_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/system_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/system_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/system_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/system_mm_interconnect_0_cmd_mux_003</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/system_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/system_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/system_mm_interconnect_0_cmd_mux_003</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/system_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/system_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/system_mm_interconnect_0_cmd_mux_003</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/system_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/system_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/system_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/system_mm_interconnect_0_rsp_demux_003</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/system_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/system_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/system_mm_interconnect_0_rsp_demux_003</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/system_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/system_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/system_mm_interconnect_0_rsp_demux_003</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/system_mm_interconnect_0_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/system_mm_interconnect_0_rsp_mux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/system_mm_interconnect_0_rsp_mux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/system_mm_interconnect_0_rsp_mux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/system_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/system_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/system_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/system_mm_interconnect_0_avalon_st_adapter_003</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/system_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/system_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/system_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/system_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/system_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/system_mm_interconnect_0_avalon_st_adapter_003</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_0"><![CDATA["<b>system</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 97 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="cpu0_data_master_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>cpu0_data_master_translator</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 93 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="cpu0_jtag_uart_avalon_jtag_slave_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>cpu0_jtag_uart_avalon_jtag_slave_translator</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 83 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message level="Info" culprit="cpu0_data_master_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>cpu0_data_master_agent</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 79 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="cpu0_jtag_uart_avalon_jtag_slave_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>cpu0_jtag_uart_avalon_jtag_slave_agent</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 78 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message
       level="Info"
       culprit="cpu0_jtag_uart_avalon_jtag_slave_agent_rsp_fifo"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>cpu0_jtag_uart_avalon_jtag_slave_agent_rsp_fifo</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 59 starting:altera_merlin_router "submodules/system_mm_interconnect_0_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 58 starting:altera_merlin_router "submodules/system_mm_interconnect_0_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 57 starting:altera_merlin_router "submodules/system_mm_interconnect_0_router_002"</message>
   <message level="Info" culprit="router_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_002</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 56 starting:altera_merlin_router "submodules/system_mm_interconnect_0_router_003"</message>
   <message level="Info" culprit="router_003"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_003</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 55 starting:altera_merlin_router "submodules/system_mm_interconnect_0_router_004"</message>
   <message level="Info" culprit="router_004"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_004</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 52 starting:altera_merlin_router "submodules/system_mm_interconnect_0_router_007"</message>
   <message level="Info" culprit="router_007"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_007</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 51 starting:altera_merlin_router "submodules/system_mm_interconnect_0_router_008"</message>
   <message level="Info" culprit="router_008"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_008</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 50 starting:altera_merlin_router "submodules/system_mm_interconnect_0_router_009"</message>
   <message level="Info" culprit="router_009"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_009</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 49 starting:altera_merlin_router "submodules/system_mm_interconnect_0_router_010"</message>
   <message level="Info" culprit="router_010"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_010</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 46 starting:altera_merlin_router "submodules/system_mm_interconnect_0_router_013"</message>
   <message level="Info" culprit="router_013"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_013</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 45 starting:altera_merlin_traffic_limiter "submodules/altera_merlin_traffic_limiter"</message>
   <message level="Info" culprit="cpu0_data_master_limiter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_traffic_limiter</b> "<b>cpu0_data_master_limiter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/strahinja/data/faks/vezbe/IVS/vezbe/v1/code/dual_mp_shmem/system/synthesis/submodules/altera_avalon_sc_fifo.v</b>]]></message>
   <message level="Debug" culprit="system">queue size: 41 starting:altera_merlin_demultiplexer "submodules/system_mm_interconnect_0_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 40 starting:altera_merlin_demultiplexer "submodules/system_mm_interconnect_0_cmd_demux_001"</message>
   <message level="Info" culprit="cmd_demux_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux_001</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 39 starting:altera_merlin_demultiplexer "submodules/system_mm_interconnect_0_cmd_demux_002"</message>
   <message level="Info" culprit="cmd_demux_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux_002</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 37 starting:altera_merlin_multiplexer "submodules/system_mm_interconnect_0_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 34 starting:altera_merlin_multiplexer "submodules/system_mm_interconnect_0_cmd_mux_003"</message>
   <message level="Info" culprit="cmd_mux_003"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux_003</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/strahinja/data/faks/vezbe/IVS/vezbe/v1/code/dual_mp_shmem/system/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="system">queue size: 27 starting:altera_merlin_demultiplexer "submodules/system_mm_interconnect_0_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 24 starting:altera_merlin_demultiplexer "submodules/system_mm_interconnect_0_rsp_demux_003"</message>
   <message level="Info" culprit="rsp_demux_003"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux_003</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 17 starting:altera_merlin_multiplexer "submodules/system_mm_interconnect_0_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/strahinja/data/faks/vezbe/IVS/vezbe/v1/code/dual_mp_shmem/system/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="system">queue size: 16 starting:altera_merlin_multiplexer "submodules/system_mm_interconnect_0_rsp_mux_001"</message>
   <message level="Info" culprit="rsp_mux_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux_001</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/strahinja/data/faks/vezbe/IVS/vezbe/v1/code/dual_mp_shmem/system/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="system">queue size: 15 starting:altera_merlin_multiplexer "submodules/system_mm_interconnect_0_rsp_mux_002"</message>
   <message level="Info" culprit="rsp_mux_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux_002</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/strahinja/data/faks/vezbe/IVS/vezbe/v1/code/dual_mp_shmem/system/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="system">queue size: 13 starting:altera_merlin_width_adapter "submodules/altera_merlin_width_adapter"</message>
   <message level="Info" culprit="shared_mem_s1_cmd_width_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_width_adapter</b> "<b>shared_mem_s1_cmd_width_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/strahinja/data/faks/vezbe/IVS/vezbe/v1/code/dual_mp_shmem/system/synthesis/submodules/altera_merlin_burst_uncompressor.sv</b>]]></message>
   <message level="Debug" culprit="system">queue size: 9 starting:altera_avalon_st_adapter "submodules/system_mm_interconnect_0_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>error_adapter</b> "<b>submodules/system_mm_interconnect_0_avalon_st_adapter_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 1 starting:error_adapter "submodules/system_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 7 starting:altera_avalon_st_adapter "submodules/system_mm_interconnect_0_avalon_st_adapter_003"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter_003"><![CDATA["<b>avalon_st_adapter_003</b>" reuses <b>error_adapter</b> "<b>submodules/system_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter_003"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter_003</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 0 starting:error_adapter "submodules/system_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter_003</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 106 starting:altera_irq_mapper "submodules/system_irq_mapper"</message>
   <message level="Info" culprit="irq_mapper"><![CDATA["<b>system</b>" instantiated <b>altera_irq_mapper</b> "<b>irq_mapper</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 105 starting:altera_irq_mapper "submodules/system_irq_mapper_001"</message>
   <message level="Info" culprit="irq_mapper_001"><![CDATA["<b>system</b>" instantiated <b>altera_irq_mapper</b> "<b>irq_mapper_001</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 104 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>system</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_nios2_gen2:17.0:AUTO_CLK_CLOCK_DOMAIN=5,AUTO_CLK_RESET_DOMAIN=5,AUTO_DEVICE=5CSEMA5F31C6,AUTO_DEVICE_SPEEDGRADE=6,bht_ramBlockType=Automatic,breakAbsoluteAddr=18464,breakOffset=32,breakSlave=None,breakSlave_derived=cpu0.debug_mem_slave,cdx_enabled=false,clockFrequency=100000000,cpuArchRev=1,cpuID=1,cpuReset=false,customInstSlavesSystemInfo=&lt;info/&gt;,customInstSlavesSystemInfo_nios_a=&lt;info/&gt;,customInstSlavesSystemInfo_nios_b=&lt;info/&gt;,customInstSlavesSystemInfo_nios_c=&lt;info/&gt;,dataAddrWidth=15,dataMasterHighPerformanceAddrWidth=1,dataMasterHighPerformanceMapParam=,dataSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;cpu0_ocm.s1&apos; start=&apos;0x2000&apos; end=&apos;0x4000&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;cpu0.debug_mem_slave&apos; start=&apos;0x4800&apos; end=&apos;0x5000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;slave name=&apos;cpu0_jtag_uart.avalon_jtag_slave&apos; start=&apos;0x5000&apos; end=&apos;0x5008&apos; type=&apos;altera_avalon_jtag_uart.avalon_jtag_slave&apos; /&gt;&lt;slave name=&apos;mutex.s1&apos; start=&apos;0x5008&apos; end=&apos;0x5010&apos; type=&apos;altera_avalon_mutex.s1&apos; /&gt;&lt;slave name=&apos;shared_mem.s1&apos; start=&apos;0x5800&apos; end=&apos;0x5C00&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;/address-map&gt;,data_master_high_performance_paddr_base=0,data_master_high_performance_paddr_size=0,data_master_paddr_base=0,data_master_paddr_size=0,dcache_bursts=false,dcache_bursts_derived=false,dcache_lineSize_derived=32,dcache_numTCDM=0,dcache_ramBlockType=Automatic,dcache_size=2048,dcache_size_derived=2048,dcache_tagramBlockType=Automatic,dcache_victim_buf_impl=ram,debug_OCIOnchipTrace=_128,debug_assignJtagInstanceID=false,debug_datatrace=false,debug_datatrigger=0,debug_debugReqSignals=false,debug_enabled=true,debug_hwbreakpoint=0,debug_insttrace=false,debug_jtagInstanceID=0,debug_offchiptrace=false,debug_onchiptrace=false,debug_traceStorage=onchip_trace,debug_traceType=none,debug_triggerArming=true,deviceFamilyName=Cyclone V,deviceFeaturesSystemInfo=ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 0 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 0 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 1 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 1 HARDCOPY 0 HAS_18_BIT_MULTS 1 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 1 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 1 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 1 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 0 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 1 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 1 HAS_DDB_FDI_SUPPORT 1 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 1 HAS_ERROR_DETECTION_SUPPORT 1 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 0 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 1 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 1 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 1 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 1 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 0 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 1 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 1 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 0 HAS_POWER_BINNING_LIMITS_DATA 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 1 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 1 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 1 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 0 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 1 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 0 HAS_VCCPD_POWER_RAIL 1 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 1 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 0 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_LOW_POWER_PART 0 IS_REVE_SILICON 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M10K_MEMORY 1 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 0 MLAB_MEMORY 1 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 0 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 1 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 1 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 1 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 SUPPORT_HIGH_SPEED_HPS 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 1 TRANSCEIVER_6G_BLOCK 1 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 1 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1,dividerType=no_div,exceptionAbsoluteAddr=8224,exceptionOffset=32,exceptionSlave=cpu0_ocm.s1,faAddrWidth=1,faSlaveMapParam=,fa_cache_line=2,fa_cache_linesize=0,flash_instruction_master_paddr_base=0,flash_instruction_master_paddr_size=0,icache_burstType=None,icache_numTCIM=0,icache_ramBlockType=Automatic,icache_size=4096,icache_tagramBlockType=Automatic,impl=Fast,instAddrWidth=15,instSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;cpu0_ocm.s1&apos; start=&apos;0x2000&apos; end=&apos;0x4000&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;cpu0.debug_mem_slave&apos; start=&apos;0x4800&apos; end=&apos;0x5000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;slave name=&apos;cpu0_jtag_uart.avalon_jtag_slave&apos; start=&apos;0x5000&apos; end=&apos;0x5008&apos; type=&apos;altera_avalon_jtag_uart.avalon_jtag_slave&apos; /&gt;&lt;/address-map&gt;,instructionMasterHighPerformanceAddrWidth=1,instructionMasterHighPerformanceMapParam=,instruction_master_high_performance_paddr_base=0,instruction_master_high_performance_paddr_size=0,instruction_master_paddr_base=0,instruction_master_paddr_size=0,internalIrqMaskSystemInfo=1,io_regionbase=0,io_regionsize=0,master_addr_map=false,mmu_TLBMissExcAbsAddr=0,mmu_TLBMissExcOffset=0,mmu_TLBMissExcSlave=None,mmu_autoAssignTlbPtrSz=true,mmu_enabled=false,mmu_processIDNumBits=8,mmu_ramBlockType=Automatic,mmu_tlbNumWays=16,mmu_tlbPtrSz=7,mmu_udtlbNumEntries=6,mmu_uitlbNumEntries=4,mpu_enabled=false,mpu_minDataRegionSize=12,mpu_minInstRegionSize=12,mpu_numOfDataRegion=8,mpu_numOfInstRegion=8,mpu_useLimit=false,mpx_enabled=false,mul_32_impl=2,mul_64_impl=0,mul_shift_choice=0,multiplierType=mul_fast32,ocimem_ramBlockType=Automatic,ocimem_ramInit=false,regfile_ramBlockType=Automatic,register_file_por=false,resetAbsoluteAddr=8192,resetOffset=0,resetSlave=cpu0_ocm.s1,resetrequest_enabled=true,setting_HBreakTest=false,setting_HDLSimCachesCleared=true,setting_activateMonitors=true,setting_activateTestEndChecker=false,setting_activateTrace=false,setting_allow_break_inst=false,setting_alwaysEncrypt=true,setting_asic_add_scan_mode_input=false,setting_asic_enabled=false,setting_asic_synopsys_translate_on_off=false,setting_asic_third_party_synthesis=false,setting_avalonDebugPortPresent=false,setting_bhtPtrSz=8,setting_bigEndian=false,setting_bit31BypassDCache=true,setting_branchpredictiontype=Dynamic,setting_breakslaveoveride=false,setting_clearXBitsLDNonBypass=true,setting_dc_ecc_present=true,setting_disable_tmr_inj=false,setting_disableocitrace=false,setting_dtcm_ecc_present=true,setting_ecc_present=false,setting_ecc_sim_test_ports=false,setting_exportHostDebugPort=false,setting_exportPCB=false,setting_export_large_RAMs=false,setting_exportdebuginfo=false,setting_exportvectors=false,setting_fast_register_read=false,setting_ic_ecc_present=true,setting_interruptControllerType=Internal,setting_ioregionBypassDCache=false,setting_itcm_ecc_present=true,setting_mmu_ecc_present=true,setting_oci_export_jtag_signals=false,setting_oci_version=1,setting_preciseIllegalMemAccessException=false,setting_removeRAMinit=false,setting_rf_ecc_present=true,setting_shadowRegisterSets=0,setting_showInternalSettings=false,setting_showUnpublishedSettings=false,setting_support31bitdcachebypass=true,setting_tmr_output_disable=false,setting_usedesignware=false,shift_rot_impl=1,shifterType=fast_le_shift,stratix_dspblock_shift_mul=false,tightlyCoupledDataMaster0AddrWidth=1,tightlyCoupledDataMaster0MapParam=,tightlyCoupledDataMaster1AddrWidth=1,tightlyCoupledDataMaster1MapParam=,tightlyCoupledDataMaster2AddrWidth=1,tightlyCoupledDataMaster2MapParam=,tightlyCoupledDataMaster3AddrWidth=1,tightlyCoupledDataMaster3MapParam=,tightlyCoupledInstructionMaster0AddrWidth=1,tightlyCoupledInstructionMaster0MapParam=,tightlyCoupledInstructionMaster1AddrWidth=1,tightlyCoupledInstructionMaster1MapParam=,tightlyCoupledInstructionMaster2AddrWidth=1,tightlyCoupledInstructionMaster2MapParam=,tightlyCoupledInstructionMaster3AddrWidth=1,tightlyCoupledInstructionMaster3MapParam=,tightly_coupled_data_master_0_paddr_base=0,tightly_coupled_data_master_0_paddr_size=0,tightly_coupled_data_master_1_paddr_base=0,tightly_coupled_data_master_1_paddr_size=0,tightly_coupled_data_master_2_paddr_base=0,tightly_coupled_data_master_2_paddr_size=0,tightly_coupled_data_master_3_paddr_base=0,tightly_coupled_data_master_3_paddr_size=0,tightly_coupled_instruction_master_0_paddr_base=0,tightly_coupled_instruction_master_0_paddr_size=0,tightly_coupled_instruction_master_1_paddr_base=0,tightly_coupled_instruction_master_1_paddr_size=0,tightly_coupled_instruction_master_2_paddr_base=0,tightly_coupled_instruction_master_2_paddr_size=0,tightly_coupled_instruction_master_3_paddr_base=0,tightly_coupled_instruction_master_3_paddr_size=0,tmr_enabled=false,tracefilename=,translate_off= &quot;synthesis translate_off&quot; ,translate_on= &quot;synthesis translate_on&quot;  ,userDefinedSettings=(altera_clock_bridge:17.0:DERIVED_CLOCK_RATE=100000000,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:17.0:ACTIVE_LOW_RESET=1,AUTO_CLK_CLOCK_RATE=100000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=1)(altera_nios2_gen2_unit:17.0:bht_ramBlockType=Automatic,breakAbsoluteAddr=18464,breakOffset=32,breakSlave=None,breakSlave_derived=cpu0.debug_mem_slave,cdx_enabled=false,clockFrequency=100000000,cpuArchRev=1,cpuID=1,cpuReset=false,cpu_name=cpu,customInstSlavesSystemInfo=&lt;info/&gt;,dataAddrWidth=15,dataMasterHighPerformanceAddrWidth=1,dataMasterHighPerformanceMapParam=,dataSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;cpu0_ocm.s1&apos; start=&apos;0x2000&apos; end=&apos;0x4000&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;cpu0.debug_mem_slave&apos; start=&apos;0x4800&apos; end=&apos;0x5000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;slave name=&apos;cpu0_jtag_uart.avalon_jtag_slave&apos; start=&apos;0x5000&apos; end=&apos;0x5008&apos; type=&apos;altera_avalon_jtag_uart.avalon_jtag_slave&apos; /&gt;&lt;slave name=&apos;mutex.s1&apos; start=&apos;0x5008&apos; end=&apos;0x5010&apos; type=&apos;altera_avalon_mutex.s1&apos; /&gt;&lt;slave name=&apos;shared_mem.s1&apos; start=&apos;0x5800&apos; end=&apos;0x5C00&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;/address-map&gt;,data_master_high_performance_paddr_base=0,data_master_high_performance_paddr_top=0,data_master_paddr_base=0,data_master_paddr_top=0,dcache_bursts=false,dcache_bursts_derived=false,dcache_lineSize_derived=32,dcache_numTCDM=0,dcache_ramBlockType=Automatic,dcache_size=2048,dcache_size_derived=2048,dcache_tagramBlockType=Automatic,dcache_victim_buf_impl=ram,debug_OCIOnchipTrace=_128,debug_assignJtagInstanceID=false,debug_datatrace=false,debug_datatrigger=0,debug_debugReqSignals=false,debug_enabled=true,debug_hwbreakpoint=0,debug_insttrace=false,debug_jtagInstanceID=0,debug_offchiptrace=false,debug_onchiptrace=false,debug_traceStorage=onchip_trace,debug_traceType=none,debug_triggerArming=true,deviceFamilyName=Cyclone V,deviceFeaturesSystemInfo=ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 0 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 0 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 1 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 1 HARDCOPY 0 HAS_18_BIT_MULTS 1 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 1 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 1 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 1 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 0 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 1 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 1 HAS_DDB_FDI_SUPPORT 1 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 1 HAS_ERROR_DETECTION_SUPPORT 1 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 0 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 1 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 1 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 1 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 1 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 0 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 1 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 1 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 0 HAS_POWER_BINNING_LIMITS_DATA 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 1 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 1 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 1 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 0 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 1 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 0 HAS_VCCPD_POWER_RAIL 1 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 1 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 0 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_LOW_POWER_PART 0 IS_REVE_SILICON 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M10K_MEMORY 1 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 0 MLAB_MEMORY 1 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 0 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 1 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 1 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 1 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 SUPPORT_HIGH_SPEED_HPS 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 1 TRANSCEIVER_6G_BLOCK 1 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 1 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1,dividerType=no_div,exceptionAbsoluteAddr=8224,exceptionOffset=32,exceptionSlave=cpu0_ocm.s1,faAddrWidth=1,faSlaveMapParam=,fa_cache_line=2,fa_cache_linesize=0,flash_instruction_master_paddr_base=0,flash_instruction_master_paddr_top=0,icache_burstType=None,icache_numTCIM=0,icache_ramBlockType=Automatic,icache_size=4096,icache_tagramBlockType=Automatic,impl=Fast,instAddrWidth=15,instSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;cpu0_ocm.s1&apos; start=&apos;0x2000&apos; end=&apos;0x4000&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;cpu0.debug_mem_slave&apos; start=&apos;0x4800&apos; end=&apos;0x5000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;slave name=&apos;cpu0_jtag_uart.avalon_jtag_slave&apos; start=&apos;0x5000&apos; end=&apos;0x5008&apos; type=&apos;altera_avalon_jtag_uart.avalon_jtag_slave&apos; /&gt;&lt;/address-map&gt;,instructionMasterHighPerformanceAddrWidth=1,instructionMasterHighPerformanceMapParam=,instruction_master_high_performance_paddr_base=0,instruction_master_high_performance_paddr_top=0,instruction_master_paddr_base=0,instruction_master_paddr_top=0,internalIrqMaskSystemInfo=1,io_regionbase=0,io_regionsize=0,master_addr_map=false,mmu_TLBMissExcAbsAddr=0,mmu_TLBMissExcOffset=0,mmu_TLBMissExcSlave=None,mmu_autoAssignTlbPtrSz=true,mmu_enabled=false,mmu_processIDNumBits=8,mmu_ramBlockType=Automatic,mmu_tlbNumWays=16,mmu_tlbPtrSz=7,mmu_udtlbNumEntries=6,mmu_uitlbNumEntries=4,mpu_enabled=false,mpu_minDataRegionSize=12,mpu_minInstRegionSize=12,mpu_numOfDataRegion=8,mpu_numOfInstRegion=8,mpu_useLimit=false,mpx_enabled=false,multiplierType=mul_fast32,ocimem_ramBlockType=Automatic,ocimem_ramInit=false,regfile_ramBlockType=Automatic,register_file_por=false,resetAbsoluteAddr=8192,resetOffset=0,resetSlave=cpu0_ocm.s1,resetrequest_enabled=true,setting_HBreakTest=false,setting_HDLSimCachesCleared=true,setting_activateMonitors=true,setting_activateTestEndChecker=false,setting_activateTrace=false,setting_allow_break_inst=false,setting_alwaysEncrypt=true,setting_asic_add_scan_mode_input=false,setting_asic_enabled=false,setting_asic_synopsys_translate_on_off=false,setting_asic_third_party_synthesis=false,setting_avalonDebugPortPresent=false,setting_bhtPtrSz=8,setting_bigEndian=false,setting_bit31BypassDCache=true,setting_branchPredictionType=Dynamic,setting_breakslaveoveride=false,setting_clearXBitsLDNonBypass=true,setting_dc_ecc_present=true,setting_disableocitrace=false,setting_dtcm_ecc_present=true,setting_ecc_present=false,setting_ecc_sim_test_ports=false,setting_exportPCB=false,setting_export_large_RAMs=false,setting_exportdebuginfo=false,setting_exportvectors=false,setting_fast_register_read=false,setting_ic_ecc_present=true,setting_interruptControllerType=Internal,setting_ioregionBypassDCache=false,setting_itcm_ecc_present=true,setting_mmu_ecc_present=true,setting_oci_export_jtag_signals=false,setting_oci_version=1,setting_preciseIllegalMemAccessException=false,setting_removeRAMinit=false,setting_rf_ecc_present=true,setting_shadowRegisterSets=0,setting_showInternalSettings=false,setting_showUnpublishedSettings=false,setting_support31bitdcachebypass=true,setting_usedesignware=false,shifterType=fast_le_shift,stratix_dspblock_shift_mul=false,tightlyCoupledDataMaster0AddrWidth=1,tightlyCoupledDataMaster0MapParam=,tightlyCoupledDataMaster1AddrWidth=1,tightlyCoupledDataMaster1MapParam=,tightlyCoupledDataMaster2AddrWidth=1,tightlyCoupledDataMaster2MapParam=,tightlyCoupledDataMaster3AddrWidth=1,tightlyCoupledDataMaster3MapParam=,tightlyCoupledInstructionMaster0AddrWidth=1,tightlyCoupledInstructionMaster0MapParam=,tightlyCoupledInstructionMaster1AddrWidth=1,tightlyCoupledInstructionMaster1MapParam=,tightlyCoupledInstructionMaster2AddrWidth=1,tightlyCoupledInstructionMaster2MapParam=,tightlyCoupledInstructionMaster3AddrWidth=1,tightlyCoupledInstructionMaster3MapParam=,tightly_coupled_data_master_0_paddr_base=0,tightly_coupled_data_master_0_paddr_top=0,tightly_coupled_data_master_1_paddr_base=0,tightly_coupled_data_master_1_paddr_top=0,tightly_coupled_data_master_2_paddr_base=0,tightly_coupled_data_master_2_paddr_top=0,tightly_coupled_data_master_3_paddr_base=0,tightly_coupled_data_master_3_paddr_top=0,tightly_coupled_instruction_master_0_paddr_base=0,tightly_coupled_instruction_master_0_paddr_top=0,tightly_coupled_instruction_master_1_paddr_base=0,tightly_coupled_instruction_master_1_paddr_top=0,tightly_coupled_instruction_master_2_paddr_base=0,tightly_coupled_instruction_master_2_paddr_top=0,tightly_coupled_instruction_master_3_paddr_base=0,tightly_coupled_instruction_master_3_paddr_top=0,tmr_enabled=false,tracefilename=,translate_off= &quot;synthesis translate_off&quot; ,translate_on= &quot;synthesis translate_on&quot;  ,userDefinedSettings=)(clock:17.0:)(clock:17.0:)(reset:17.0:)"
   instancePathKey="system:.:cpu0"
   kind="altera_nios2_gen2"
   version="17.0"
   name="system_cpu0">
  <parameter name="mpx_enabled" value="false" />
  <parameter name="ocimem_ramBlockType" value="Automatic" />
  <parameter name="dcache_victim_buf_impl" value="ram" />
  <parameter name="setting_exportPCB" value="false" />
  <parameter name="setting_ic_ecc_present" value="true" />
  <parameter name="dcache_size_derived" value="2048" />
  <parameter name="mmu_udtlbNumEntries" value="6" />
  <parameter
     name="deviceFeaturesSystemInfo"
     value="ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 0 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 0 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 1 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 1 HARDCOPY 0 HAS_18_BIT_MULTS 1 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 1 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 1 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 1 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 0 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 1 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 1 HAS_DDB_FDI_SUPPORT 1 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 1 HAS_ERROR_DETECTION_SUPPORT 1 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 0 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 1 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 1 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 1 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 1 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 0 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 1 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 1 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 0 HAS_POWER_BINNING_LIMITS_DATA 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 1 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 1 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 1 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 0 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 1 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 0 HAS_VCCPD_POWER_RAIL 1 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 1 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 0 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_LOW_POWER_PART 0 IS_REVE_SILICON 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M10K_MEMORY 1 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 0 MLAB_MEMORY 1 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 0 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 1 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 1 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 1 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 SUPPORT_HIGH_SPEED_HPS 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 1 TRANSCEIVER_6G_BLOCK 1 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 1 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1" />
  <parameter name="bht_ramBlockType" value="Automatic" />
  <parameter name="mmu_TLBMissExcSlave" value="None" />
  <parameter name="impl" value="Fast" />
  <parameter name="setting_branchpredictiontype" value="Dynamic" />
  <parameter name="tightly_coupled_instruction_master_0_paddr_size" value="0" />
  <parameter name="breakOffset" value="32" />
  <parameter name="setting_activateTrace" value="false" />
  <parameter name="debug_offchiptrace" value="false" />
  <parameter name="setting_avalonDebugPortPresent" value="false" />
  <parameter name="dcache_numTCDM" value="0" />
  <parameter name="setting_tmr_output_disable" value="false" />
  <parameter name="tightlyCoupledInstructionMaster0AddrWidth" value="1" />
  <parameter name="tightly_coupled_data_master_2_paddr_base" value="0" />
  <parameter name="debug_debugReqSignals" value="false" />
  <parameter name="AUTO_DEVICE" value="5CSEMA5F31C6" />
  <parameter name="instruction_master_high_performance_paddr_size" value="0" />
  <parameter name="tightly_coupled_instruction_master_2_paddr_base" value="0" />
  <parameter name="mmu_processIDNumBits" value="8" />
  <parameter name="debug_onchiptrace" value="false" />
  <parameter name="setting_rf_ecc_present" value="true" />
  <parameter name="ocimem_ramInit" value="false" />
  <parameter name="internalIrqMaskSystemInfo" value="1" />
  <parameter name="tightly_coupled_data_master_0_paddr_size" value="0" />
  <parameter name="exceptionAbsoluteAddr" value="8224" />
  <parameter name="icache_size" value="4096" />
  <parameter
     name="dataSlaveMapParam"
     value="&lt;address-map&gt;&lt;slave name=&apos;cpu0_ocm.s1&apos; start=&apos;0x2000&apos; end=&apos;0x4000&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;cpu0.debug_mem_slave&apos; start=&apos;0x4800&apos; end=&apos;0x5000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;slave name=&apos;cpu0_jtag_uart.avalon_jtag_slave&apos; start=&apos;0x5000&apos; end=&apos;0x5008&apos; type=&apos;altera_avalon_jtag_uart.avalon_jtag_slave&apos; /&gt;&lt;slave name=&apos;mutex.s1&apos; start=&apos;0x5008&apos; end=&apos;0x5010&apos; type=&apos;altera_avalon_mutex.s1&apos; /&gt;&lt;slave name=&apos;shared_mem.s1&apos; start=&apos;0x5800&apos; end=&apos;0x5C00&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;/address-map&gt;" />
  <parameter name="mpu_enabled" value="false" />
  <parameter name="flash_instruction_master_paddr_size" value="0" />
  <parameter name="setting_ecc_present" value="false" />
  <parameter name="stratix_dspblock_shift_mul" value="false" />
  <parameter name="shift_rot_impl" value="1" />
  <parameter name="setting_ioregionBypassDCache" value="false" />
  <parameter name="register_file_por" value="false" />
  <parameter name="faAddrWidth" value="1" />
  <parameter name="tightlyCoupledInstructionMaster2MapParam" value="" />
  <parameter name="resetrequest_enabled" value="true" />
  <parameter name="exceptionSlave" value="cpu0_ocm.s1" />
  <parameter name="debug_triggerArming" value="true" />
  <parameter name="debug_OCIOnchipTrace" value="_128" />
  <parameter name="dataAddrWidth" value="15" />
  <parameter name="setting_bit31BypassDCache" value="true" />
  <parameter name="instAddrWidth" value="15" />
  <parameter name="io_regionbase" value="0" />
  <parameter name="mul_32_impl" value="2" />
  <parameter name="translate_on" value=" &quot;synthesis translate_on&quot;  " />
  <parameter name="tightly_coupled_instruction_master_1_paddr_base" value="0" />
  <parameter name="mmu_autoAssignTlbPtrSz" value="true" />
  <parameter name="instruction_master_paddr_base" value="0" />
  <parameter name="userDefinedSettings" value="" />
  <parameter name="mul_64_impl" value="0" />
  <parameter name="clockFrequency" value="100000000" />
  <parameter name="resetOffset" value="0" />
  <parameter name="dcache_ramBlockType" value="Automatic" />
  <parameter name="dataMasterHighPerformanceAddrWidth" value="1" />
  <parameter name="mul_shift_choice" value="0" />
  <parameter name="tightlyCoupledDataMaster2MapParam" value="" />
  <parameter name="tightlyCoupledInstructionMaster2AddrWidth" value="1" />
  <parameter name="tightly_coupled_data_master_1_paddr_size" value="0" />
  <parameter name="setting_asic_third_party_synthesis" value="false" />
  <parameter name="mpu_minInstRegionSize" value="12" />
  <parameter name="setting_exportdebuginfo" value="false" />
  <parameter name="mmu_tlbPtrSz" value="7" />
  <parameter name="resetSlave" value="cpu0_ocm.s1" />
  <parameter name="dcache_bursts_derived" value="false" />
  <parameter name="multiplierType" value="mul_fast32" />
  <parameter name="debug_traceStorage" value="onchip_trace" />
  <parameter name="setting_preciseIllegalMemAccessException" value="false" />
  <parameter name="fa_cache_linesize" value="0" />
  <parameter name="data_master_paddr_size" value="0" />
  <parameter name="setting_HBreakTest" value="false" />
  <parameter name="setting_disableocitrace" value="false" />
  <parameter name="tightlyCoupledInstructionMaster1AddrWidth" value="1" />
  <parameter name="setting_showInternalSettings" value="false" />
  <parameter name="instructionMasterHighPerformanceMapParam" value="" />
  <parameter name="tightly_coupled_instruction_master_3_paddr_base" value="0" />
  <parameter name="debug_datatrigger" value="0" />
  <parameter name="tightlyCoupledDataMaster2AddrWidth" value="1" />
  <parameter name="debug_enabled" value="true" />
  <parameter name="setting_export_large_RAMs" value="false" />
  <parameter name="setting_dc_ecc_present" value="true" />
  <parameter name="dividerType" value="no_div" />
  <parameter name="setting_exportvectors" value="false" />
  <parameter name="breakSlave_derived" value="cpu0.debug_mem_slave" />
  <parameter name="tightly_coupled_data_master_0_paddr_base" value="0" />
  <parameter name="mmu_ramBlockType" value="Automatic" />
  <parameter name="cdx_enabled" value="false" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="6" />
  <parameter name="customInstSlavesSystemInfo" value="&lt;info/&gt;" />
  <parameter name="tracefilename" value="" />
  <parameter name="instructionMasterHighPerformanceAddrWidth" value="1" />
  <parameter name="tightly_coupled_instruction_master_2_paddr_size" value="0" />
  <parameter name="setting_oci_version" value="1" />
  <parameter name="icache_burstType" value="None" />
  <parameter name="data_master_high_performance_paddr_size" value="0" />
  <parameter name="setting_disable_tmr_inj" value="false" />
  <parameter name="instruction_master_high_performance_paddr_base" value="0" />
  <parameter name="tightly_coupled_instruction_master_3_paddr_size" value="0" />
  <parameter name="regfile_ramBlockType" value="Automatic" />
  <parameter name="dcache_size" value="2048" />
  <parameter name="breakSlave" value="None" />
  <parameter name="exceptionOffset" value="32" />
  <parameter name="tightlyCoupledDataMaster0MapParam" value="" />
  <parameter name="tightlyCoupledInstructionMaster1MapParam" value="" />
  <parameter name="breakAbsoluteAddr" value="18464" />
  <parameter name="setting_ecc_sim_test_ports" value="false" />
  <parameter name="setting_showUnpublishedSettings" value="false" />
  <parameter name="master_addr_map" value="false" />
  <parameter name="tightlyCoupledDataMaster3AddrWidth" value="1" />
  <parameter name="resetAbsoluteAddr" value="8192" />
  <parameter name="cpuArchRev" value="1" />
  <parameter name="setting_dtcm_ecc_present" value="true" />
  <parameter name="customInstSlavesSystemInfo_nios_c" value="&lt;info/&gt;" />
  <parameter name="customInstSlavesSystemInfo_nios_b" value="&lt;info/&gt;" />
  <parameter name="customInstSlavesSystemInfo_nios_a" value="&lt;info/&gt;" />
  <parameter name="setting_interruptControllerType" value="Internal" />
  <parameter name="dcache_tagramBlockType" value="Automatic" />
  <parameter name="debug_insttrace" value="false" />
  <parameter name="setting_itcm_ecc_present" value="true" />
  <parameter name="tightly_coupled_instruction_master_0_paddr_base" value="0" />
  <parameter name="mmu_TLBMissExcAbsAddr" value="0" />
  <parameter name="mpu_useLimit" value="false" />
  <parameter name="icache_numTCIM" value="0" />
  <parameter name="setting_usedesignware" value="false" />
  <parameter name="tightlyCoupledDataMaster3MapParam" value="" />
  <parameter name="instruction_master_paddr_size" value="0" />
  <parameter name="mmu_TLBMissExcOffset" value="0" />
  <parameter name="mmu_enabled" value="false" />
  <parameter name="mmu_uitlbNumEntries" value="4" />
  <parameter name="tightlyCoupledDataMaster1AddrWidth" value="1" />
  <parameter name="setting_activateTestEndChecker" value="false" />
  <parameter name="cpuID" value="1" />
  <parameter name="tightly_coupled_data_master_2_paddr_size" value="0" />
  <parameter name="setting_asic_enabled" value="false" />
  <parameter name="setting_HDLSimCachesCleared" value="true" />
  <parameter name="setting_asic_add_scan_mode_input" value="false" />
  <parameter name="setting_shadowRegisterSets" value="0" />
  <parameter name="tightly_coupled_data_master_3_paddr_size" value="0" />
  <parameter name="icache_ramBlockType" value="Automatic" />
  <parameter name="faSlaveMapParam" value="" />
  <parameter name="setting_clearXBitsLDNonBypass" value="true" />
  <parameter name="tightlyCoupledDataMaster0AddrWidth" value="1" />
  <parameter name="fa_cache_line" value="2" />
  <parameter name="debug_assignJtagInstanceID" value="false" />
  <parameter name="setting_activateMonitors" value="true" />
  <parameter name="AUTO_CLK_RESET_DOMAIN" value="5" />
  <parameter name="setting_allow_break_inst" value="false" />
  <parameter name="io_regionsize" value="0" />
  <parameter name="tightly_coupled_data_master_3_paddr_base" value="0" />
  <parameter name="translate_off" value=" &quot;synthesis translate_off&quot; " />
  <parameter name="mpu_numOfInstRegion" value="8" />
  <parameter name="flash_instruction_master_paddr_base" value="0" />
  <parameter name="cpuReset" value="false" />
  <parameter name="setting_removeRAMinit" value="false" />
  <parameter name="icache_tagramBlockType" value="Automatic" />
  <parameter name="setting_mmu_ecc_present" value="true" />
  <parameter name="AUTO_CLK_CLOCK_DOMAIN" value="5" />
  <parameter name="debug_datatrace" value="false" />
  <parameter name="debug_hwbreakpoint" value="0" />
  <parameter name="tightlyCoupledInstructionMaster3MapParam" value="" />
  <parameter name="dataMasterHighPerformanceMapParam" value="" />
  <parameter name="setting_bigEndian" value="false" />
  <parameter name="mpu_minDataRegionSize" value="12" />
  <parameter name="tightly_coupled_data_master_1_paddr_base" value="0" />
  <parameter name="debug_jtagInstanceID" value="0" />
  <parameter name="setting_breakslaveoveride" value="false" />
  <parameter name="debug_traceType" value="none" />
  <parameter name="setting_alwaysEncrypt" value="true" />
  <parameter name="setting_oci_export_jtag_signals" value="false" />
  <parameter name="dcache_lineSize_derived" value="32" />
  <parameter name="deviceFamilyName" value="Cyclone V" />
  <parameter name="tightlyCoupledDataMaster1MapParam" value="" />
  <parameter name="setting_support31bitdcachebypass" value="true" />
  <parameter
     name="instSlaveMapParam"
     value="&lt;address-map&gt;&lt;slave name=&apos;cpu0_ocm.s1&apos; start=&apos;0x2000&apos; end=&apos;0x4000&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;cpu0.debug_mem_slave&apos; start=&apos;0x4800&apos; end=&apos;0x5000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;slave name=&apos;cpu0_jtag_uart.avalon_jtag_slave&apos; start=&apos;0x5000&apos; end=&apos;0x5008&apos; type=&apos;altera_avalon_jtag_uart.avalon_jtag_slave&apos; /&gt;&lt;/address-map&gt;" />
  <parameter name="setting_bhtPtrSz" value="8" />
  <parameter name="setting_exportHostDebugPort" value="false" />
  <parameter name="tmr_enabled" value="false" />
  <parameter name="data_master_paddr_base" value="0" />
  <parameter name="tightlyCoupledInstructionMaster3AddrWidth" value="1" />
  <parameter name="mpu_numOfDataRegion" value="8" />
  <parameter name="data_master_high_performance_paddr_base" value="0" />
  <parameter name="tightly_coupled_instruction_master_1_paddr_size" value="0" />
  <parameter name="tightlyCoupledInstructionMaster0MapParam" value="" />
  <parameter name="dcache_bursts" value="false" />
  <parameter name="setting_asic_synopsys_translate_on_off" value="false" />
  <parameter name="setting_fast_register_read" value="false" />
  <parameter name="mmu_tlbNumWays" value="16" />
  <parameter name="shifterType" value="fast_le_shift" />
  <generatedFiles>
   <file
       path="/home/strahinja/data/faks/vezbe/IVS/vezbe/v1/code/dual_mp_shmem/system/synthesis/submodules/system_cpu0.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/strahinja/data/faks/vezbe/IVS/vezbe/v1/code/dual_mp_shmem/system/synthesis/submodules/system_cpu0_cpu_dc_tag_ram.mif"
       type="MIF"
       attributes="" />
   <file
       path="/home/strahinja/data/faks/vezbe/IVS/vezbe/v1/code/dual_mp_shmem/system/synthesis/submodules/system_cpu0_cpu_rf_ram_b.mif"
       type="MIF"
       attributes="" />
   <file
       path="/home/strahinja/data/faks/vezbe/IVS/vezbe/v1/code/dual_mp_shmem/system/synthesis/submodules/system_cpu0_cpu_ic_tag_ram.mif"
       type="MIF"
       attributes="" />
   <file
       path="/home/strahinja/data/faks/vezbe/IVS/vezbe/v1/code/dual_mp_shmem/system/synthesis/submodules/system_cpu0_cpu.sdc"
       type="SDC"
       attributes="" />
   <file
       path="/home/strahinja/data/faks/vezbe/IVS/vezbe/v1/code/dual_mp_shmem/system/synthesis/submodules/system_cpu0_cpu_rf_ram_a.mif"
       type="MIF"
       attributes="" />
   <file
       path="/home/strahinja/data/faks/vezbe/IVS/vezbe/v1/code/dual_mp_shmem/system/synthesis/submodules/system_cpu0_cpu_mult_cell.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/strahinja/data/faks/vezbe/IVS/vezbe/v1/code/dual_mp_shmem/system/synthesis/submodules/system_cpu0_cpu.v"
       type="VERILOG_ENCRYPT"
       attributes="" />
   <file
       path="/home/strahinja/data/faks/vezbe/IVS/vezbe/v1/code/dual_mp_shmem/system/synthesis/submodules/system_cpu0_cpu_debug_slave_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/strahinja/data/faks/vezbe/IVS/vezbe/v1/code/dual_mp_shmem/system/synthesis/submodules/system_cpu0_cpu_test_bench.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/strahinja/data/faks/vezbe/IVS/vezbe/v1/code/dual_mp_shmem/system/synthesis/submodules/system_cpu0_cpu_ociram_default_contents.mif"
       type="MIF"
       attributes="" />
   <file
       path="/home/strahinja/data/faks/vezbe/IVS/vezbe/v1/code/dual_mp_shmem/system/synthesis/submodules/system_cpu0_cpu_bht_ram.mif"
       type="MIF"
       attributes="" />
   <file
       path="/home/strahinja/data/faks/vezbe/IVS/vezbe/v1/code/dual_mp_shmem/system/synthesis/submodules/system_cpu0_cpu_debug_slave_sysclk.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/strahinja/data/faks/vezbe/IVS/vezbe/v1/code/dual_mp_shmem/system/synthesis/submodules/system_cpu0_cpu_debug_slave_tck.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/strahinja/data/faks/vezbe/IVS/vezbe/v1/code/dual_mp_shmem/system/synthesis/submodules/system_cpu0_cpu.ocp"
       type="OTHER"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/strahinja/tools/intelFPGA_lite/17.0/ip/altera/nios2_ip/altera_nios2_gen2/altera_nios2_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="/home/strahinja/tools/intelFPGA_lite/17.0/ip/altera/nios2_ip/altera_nios2_gen2/altera_nios2_unit_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="system" as="cpu0" />
  <messages>
   <message level="Debug" culprit="system">queue size: 17 starting:altera_nios2_gen2 "submodules/system_cpu0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="cpu0"><![CDATA["<b>cpu0</b>" reuses <b>altera_nios2_gen2_unit</b> "<b>submodules/system_cpu0_cpu</b>"]]></message>
   <message level="Info" culprit="cpu0"><![CDATA["<b>system</b>" instantiated <b>altera_nios2_gen2</b> "<b>cpu0</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 99 starting:altera_nios2_gen2_unit "submodules/system_cpu0_cpu"</message>
   <message level="Info" culprit="cpu">Starting RTL generation for module 'system_cpu0_cpu'</message>
   <message level="Info" culprit="cpu">  Generation command is [exec /home/strahinja/tools/intelFPGA_lite/17.0/quartus/linux64//eperlcmd -I /home/strahinja/tools/intelFPGA_lite/17.0/quartus/linux64//perl/lib -I /home/strahinja/tools/intelFPGA_lite/17.0/quartus/sopc_builder/bin/europa -I /home/strahinja/tools/intelFPGA_lite/17.0/quartus/sopc_builder/bin/perl_lib -I /home/strahinja/tools/intelFPGA_lite/17.0/quartus/sopc_builder/bin -I /home/strahinja/tools/intelFPGA_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I /home/strahinja/tools/intelFPGA_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I /home/strahinja/tools/intelFPGA_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I /home/strahinja/tools/intelFPGA_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- /home/strahinja/tools/intelFPGA_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=system_cpu0_cpu --dir=/tmp/alt7480_9062133702958248901.dir/0053_cpu_gen/ --quartus_bindir=/home/strahinja/tools/intelFPGA_lite/17.0/quartus/linux64/ --verilog --config=/tmp/alt7480_9062133702958248901.dir/0053_cpu_gen//system_cpu0_cpu_processor_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="cpu"># 2017.11.10 02:23:41 (*) Starting Nios II generation</message>
   <message level="Info" culprit="cpu"># 2017.11.10 02:23:41 (*)   Checking for plaintext license.</message>
   <message level="Info" culprit="cpu"># 2017.11.10 02:23:41 (*)   Plaintext license not found.</message>
   <message level="Info" culprit="cpu"># 2017.11.10 02:23:41 (*)   Checking for encrypted license (non-evaluation).</message>
   <message level="Info" culprit="cpu"># 2017.11.10 02:23:42 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)</message>
   <message level="Info" culprit="cpu"># 2017.11.10 02:23:42 (*)   Elaborating CPU configuration settings</message>
   <message level="Info" culprit="cpu"># 2017.11.10 02:23:42 (*)   Creating all objects for CPU</message>
   <message level="Info" culprit="cpu"># 2017.11.10 02:23:42 (*)     Testbench</message>
   <message level="Info" culprit="cpu"># 2017.11.10 02:23:43 (*)     Instruction decoding</message>
   <message level="Info" culprit="cpu"># 2017.11.10 02:23:43 (*)       Instruction fields</message>
   <message level="Info" culprit="cpu"># 2017.11.10 02:23:43 (*)       Instruction decodes</message>
   <message level="Info" culprit="cpu"># 2017.11.10 02:23:43 (*)       Signals for RTL simulation waveforms</message>
   <message level="Info" culprit="cpu"># 2017.11.10 02:23:43 (*)       Instruction controls</message>
   <message level="Info" culprit="cpu"># 2017.11.10 02:23:43 (*)     Pipeline frontend</message>
   <message level="Info" culprit="cpu"># 2017.11.10 02:23:44 (*)     Pipeline backend</message>
   <message level="Info" culprit="cpu"># 2017.11.10 02:23:46 (*)   Generating RTL from CPU objects</message>
   <message level="Info" culprit="cpu"># 2017.11.10 02:23:49 (*)   Creating encrypted RTL</message>
   <message level="Info" culprit="cpu"># 2017.11.10 02:23:50 (*) Done Nios II generation</message>
   <message level="Info" culprit="cpu">Done RTL generation for module 'system_cpu0_cpu'</message>
   <message level="Info" culprit="cpu"><![CDATA["<b>cpu0</b>" instantiated <b>altera_nios2_gen2_unit</b> "<b>cpu</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_jtag_uart:17.0:allowMultipleConnections=false,avalonSpec=2.0,clkFreq=100000000,enableInteractiveInput=false,enableInteractiveOutput=false,hubInstanceID=0,legacySignalAllow=false,readBufferDepth=64,readIRQThreshold=8,simInputCharacterStream=,simInteractiveOptions=NO_INTERACTIVE_WINDOWS,useRegistersForReadBuffer=false,useRegistersForWriteBuffer=false,useRelativePathForSimFile=false,writeBufferDepth=64,writeIRQThreshold=8"
   instancePathKey="system:.:cpu0_jtag_uart"
   kind="altera_avalon_jtag_uart"
   version="17.0"
   name="system_cpu0_jtag_uart">
  <parameter name="readBufferDepth" value="64" />
  <parameter name="clkFreq" value="100000000" />
  <parameter name="useRelativePathForSimFile" value="false" />
  <parameter name="hubInstanceID" value="0" />
  <parameter name="enableInteractiveInput" value="false" />
  <parameter name="avalonSpec" value="2.0" />
  <parameter name="simInputCharacterStream" value="" />
  <parameter name="readIRQThreshold" value="8" />
  <parameter name="useRegistersForWriteBuffer" value="false" />
  <parameter name="useRegistersForReadBuffer" value="false" />
  <parameter name="simInteractiveOptions" value="NO_INTERACTIVE_WINDOWS" />
  <parameter name="enableInteractiveOutput" value="false" />
  <parameter name="writeIRQThreshold" value="8" />
  <parameter name="writeBufferDepth" value="64" />
  <parameter name="allowMultipleConnections" value="false" />
  <parameter name="legacySignalAllow" value="false" />
  <generatedFiles>
   <file
       path="/home/strahinja/data/faks/vezbe/IVS/vezbe/v1/code/dual_mp_shmem/system/synthesis/submodules/system_cpu0_jtag_uart.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/strahinja/tools/intelFPGA_lite/17.0/ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/altera_avalon_jtag_uart_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="system" as="cpu0_jtag_uart,cpu1_jtag_uart" />
  <messages>
   <message level="Debug" culprit="system">queue size: 17 starting:altera_avalon_jtag_uart "submodules/system_cpu0_jtag_uart"</message>
   <message level="Info" culprit="cpu0_jtag_uart">Starting RTL generation for module 'system_cpu0_jtag_uart'</message>
   <message level="Info" culprit="cpu0_jtag_uart">  Generation command is [exec /home/strahinja/tools/intelFPGA_lite/17.0/quartus/linux64/perl/bin/perl -I /home/strahinja/tools/intelFPGA_lite/17.0/quartus/linux64/perl/lib -I /home/strahinja/tools/intelFPGA_lite/17.0/quartus/sopc_builder/bin/europa -I /home/strahinja/tools/intelFPGA_lite/17.0/quartus/sopc_builder/bin/perl_lib -I /home/strahinja/tools/intelFPGA_lite/17.0/quartus/sopc_builder/bin -I /home/strahinja/tools/intelFPGA_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/strahinja/tools/intelFPGA_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /home/strahinja/tools/intelFPGA_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=system_cpu0_jtag_uart --dir=/tmp/alt7480_9062133702958248901.dir/0043_cpu0_jtag_uart_gen/ --quartus_dir=/home/strahinja/tools/intelFPGA_lite/17.0/quartus --verilog --config=/tmp/alt7480_9062133702958248901.dir/0043_cpu0_jtag_uart_gen//system_cpu0_jtag_uart_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="cpu0_jtag_uart">Done RTL generation for module 'system_cpu0_jtag_uart'</message>
   <message level="Info" culprit="cpu0_jtag_uart"><![CDATA["<b>system</b>" instantiated <b>altera_avalon_jtag_uart</b> "<b>cpu0_jtag_uart</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_onchip_memory2:17.0:allowInSystemMemoryContentEditor=false,autoInitializationFileName=system_cpu0_ocm,blockType=AUTO,copyInitFile=false,dataWidth=32,dataWidth2=32,derived_enableDiffWidth=false,derived_gui_ram_block_type=Automatic,derived_init_file_name=system_cpu0_ocm.hex,derived_is_hardcopy=false,derived_set_addr_width=11,derived_set_addr_width2=11,derived_set_data_width=32,derived_set_data_width2=32,derived_singleClockOperation=false,deviceFamily=Cyclone V,deviceFeatures=ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 0 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 0 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 1 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 1 HARDCOPY 0 HAS_18_BIT_MULTS 1 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 1 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 1 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 1 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 0 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 1 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 1 HAS_DDB_FDI_SUPPORT 1 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 1 HAS_ERROR_DETECTION_SUPPORT 1 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 0 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 1 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 1 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 1 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 1 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 0 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 1 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 1 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 0 HAS_POWER_BINNING_LIMITS_DATA 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 1 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 1 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 1 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 0 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 1 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 0 HAS_VCCPD_POWER_RAIL 1 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 1 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 0 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_LOW_POWER_PART 0 IS_REVE_SILICON 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M10K_MEMORY 1 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 0 MLAB_MEMORY 1 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 0 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 1 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 1 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 1 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 SUPPORT_HIGH_SPEED_HPS 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 1 TRANSCEIVER_6G_BLOCK 1 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 1 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1,dualPort=false,ecc_enabled=false,enPRInitMode=false,enableDiffWidth=false,initMemContent=false,initializationFileName=onchip_mem.hex,instanceID=NONE,memorySize=8192,readDuringWriteMode=DONT_CARE,resetrequest_enabled=true,simAllowMRAMContentsFile=false,simMemInitOnlyFilename=0,singleClockOperation=false,slave1Latency=1,slave2Latency=1,useNonDefaultInitFile=false,useShallowMemBlocks=false,writable=true"
   instancePathKey="system:.:cpu0_ocm"
   kind="altera_avalon_onchip_memory2"
   version="17.0"
   name="system_cpu0_ocm">
  <parameter name="derived_singleClockOperation" value="false" />
  <parameter name="derived_is_hardcopy" value="false" />
  <parameter
     name="deviceFeatures"
     value="ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 0 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 0 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 1 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 1 HARDCOPY 0 HAS_18_BIT_MULTS 1 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 1 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 1 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 1 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 0 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 1 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 1 HAS_DDB_FDI_SUPPORT 1 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 1 HAS_ERROR_DETECTION_SUPPORT 1 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 0 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 1 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 1 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 1 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 1 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 0 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 1 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 1 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 0 HAS_POWER_BINNING_LIMITS_DATA 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 1 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 1 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 1 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 0 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 1 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 0 HAS_VCCPD_POWER_RAIL 1 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 1 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 0 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_LOW_POWER_PART 0 IS_REVE_SILICON 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M10K_MEMORY 1 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 0 MLAB_MEMORY 1 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 0 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 1 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 1 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 1 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 SUPPORT_HIGH_SPEED_HPS 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 1 TRANSCEIVER_6G_BLOCK 1 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 1 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1" />
  <parameter name="autoInitializationFileName" value="system_cpu0_ocm" />
  <parameter name="derived_gui_ram_block_type" value="Automatic" />
  <parameter name="enPRInitMode" value="false" />
  <parameter name="useShallowMemBlocks" value="false" />
  <parameter name="writable" value="true" />
  <parameter name="dualPort" value="false" />
  <parameter name="derived_set_addr_width2" value="11" />
  <parameter name="dataWidth" value="32" />
  <parameter name="allowInSystemMemoryContentEditor" value="false" />
  <parameter name="derived_set_addr_width" value="11" />
  <parameter name="derived_init_file_name" value="system_cpu0_ocm.hex" />
  <parameter name="initializationFileName" value="onchip_mem.hex" />
  <parameter name="singleClockOperation" value="false" />
  <parameter name="derived_set_data_width2" value="32" />
  <parameter name="readDuringWriteMode" value="DONT_CARE" />
  <parameter name="blockType" value="AUTO" />
  <parameter name="derived_enableDiffWidth" value="false" />
  <parameter name="useNonDefaultInitFile" value="false" />
  <parameter name="resetrequest_enabled" value="true" />
  <parameter name="simMemInitOnlyFilename" value="0" />
  <parameter name="copyInitFile" value="false" />
  <parameter name="deviceFamily" value="Cyclone V" />
  <parameter name="simAllowMRAMContentsFile" value="false" />
  <parameter name="ecc_enabled" value="false" />
  <parameter name="derived_set_data_width" value="32" />
  <parameter name="instanceID" value="NONE" />
  <parameter name="memorySize" value="8192" />
  <parameter name="dataWidth2" value="32" />
  <parameter name="enableDiffWidth" value="false" />
  <parameter name="initMemContent" value="false" />
  <parameter name="slave1Latency" value="1" />
  <parameter name="slave2Latency" value="1" />
  <generatedFiles>
   <file
       path="/home/strahinja/data/faks/vezbe/IVS/vezbe/v1/code/dual_mp_shmem/system/synthesis/submodules/system_cpu0_ocm.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/strahinja/tools/intelFPGA_lite/17.0/ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/altera_avalon_onchip_memory2_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="system" as="cpu0_ocm" />
  <messages>
   <message level="Debug" culprit="system">queue size: 16 starting:altera_avalon_onchip_memory2 "submodules/system_cpu0_ocm"</message>
   <message level="Info" culprit="cpu0_ocm">Starting RTL generation for module 'system_cpu0_ocm'</message>
   <message level="Info" culprit="cpu0_ocm">  Generation command is [exec /home/strahinja/tools/intelFPGA_lite/17.0/quartus/linux64/perl/bin/perl -I /home/strahinja/tools/intelFPGA_lite/17.0/quartus/linux64/perl/lib -I /home/strahinja/tools/intelFPGA_lite/17.0/quartus/sopc_builder/bin/europa -I /home/strahinja/tools/intelFPGA_lite/17.0/quartus/sopc_builder/bin/perl_lib -I /home/strahinja/tools/intelFPGA_lite/17.0/quartus/sopc_builder/bin -I /home/strahinja/tools/intelFPGA_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/strahinja/tools/intelFPGA_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/strahinja/tools/intelFPGA_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=system_cpu0_ocm --dir=/tmp/alt7480_9062133702958248901.dir/0044_cpu0_ocm_gen/ --quartus_dir=/home/strahinja/tools/intelFPGA_lite/17.0/quartus --verilog --config=/tmp/alt7480_9062133702958248901.dir/0044_cpu0_ocm_gen//system_cpu0_ocm_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="cpu0_ocm">Done RTL generation for module 'system_cpu0_ocm'</message>
   <message level="Info" culprit="cpu0_ocm"><![CDATA["<b>system</b>" instantiated <b>altera_avalon_onchip_memory2</b> "<b>cpu0_ocm</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_nios2_gen2:17.0:AUTO_CLK_CLOCK_DOMAIN=5,AUTO_CLK_RESET_DOMAIN=5,AUTO_DEVICE=5CSEMA5F31C6,AUTO_DEVICE_SPEEDGRADE=6,bht_ramBlockType=Automatic,breakAbsoluteAddr=18464,breakOffset=32,breakSlave=None,breakSlave_derived=cpu1.debug_mem_slave,cdx_enabled=false,clockFrequency=100000000,cpuArchRev=1,cpuID=2,cpuReset=false,customInstSlavesSystemInfo=&lt;info/&gt;,customInstSlavesSystemInfo_nios_a=&lt;info/&gt;,customInstSlavesSystemInfo_nios_b=&lt;info/&gt;,customInstSlavesSystemInfo_nios_c=&lt;info/&gt;,dataAddrWidth=15,dataMasterHighPerformanceAddrWidth=1,dataMasterHighPerformanceMapParam=,dataSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;datagen.bus&apos; start=&apos;0x1C00&apos; end=&apos;0x2000&apos; type=&apos;data_gen.bus&apos; /&gt;&lt;slave name=&apos;cpu1_ocm.s1&apos; start=&apos;0x2000&apos; end=&apos;0x4000&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;cpu1.debug_mem_slave&apos; start=&apos;0x4800&apos; end=&apos;0x5000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;slave name=&apos;cpu1_jtag_uart.avalon_jtag_slave&apos; start=&apos;0x5000&apos; end=&apos;0x5008&apos; type=&apos;altera_avalon_jtag_uart.avalon_jtag_slave&apos; /&gt;&lt;slave name=&apos;mutex.s1&apos; start=&apos;0x5008&apos; end=&apos;0x5010&apos; type=&apos;altera_avalon_mutex.s1&apos; /&gt;&lt;slave name=&apos;shared_mem.s2&apos; start=&apos;0x5800&apos; end=&apos;0x5C00&apos; type=&apos;altera_avalon_onchip_memory2.s2&apos; /&gt;&lt;/address-map&gt;,data_master_high_performance_paddr_base=0,data_master_high_performance_paddr_size=0,data_master_paddr_base=0,data_master_paddr_size=0,dcache_bursts=false,dcache_bursts_derived=false,dcache_lineSize_derived=32,dcache_numTCDM=0,dcache_ramBlockType=Automatic,dcache_size=2048,dcache_size_derived=2048,dcache_tagramBlockType=Automatic,dcache_victim_buf_impl=ram,debug_OCIOnchipTrace=_128,debug_assignJtagInstanceID=false,debug_datatrace=false,debug_datatrigger=0,debug_debugReqSignals=false,debug_enabled=true,debug_hwbreakpoint=0,debug_insttrace=false,debug_jtagInstanceID=0,debug_offchiptrace=false,debug_onchiptrace=false,debug_traceStorage=onchip_trace,debug_traceType=none,debug_triggerArming=true,deviceFamilyName=Cyclone V,deviceFeaturesSystemInfo=ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 0 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 0 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 1 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 1 HARDCOPY 0 HAS_18_BIT_MULTS 1 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 1 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 1 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 1 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 0 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 1 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 1 HAS_DDB_FDI_SUPPORT 1 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 1 HAS_ERROR_DETECTION_SUPPORT 1 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 0 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 1 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 1 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 1 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 1 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 0 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 1 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 1 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 0 HAS_POWER_BINNING_LIMITS_DATA 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 1 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 1 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 1 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 0 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 1 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 0 HAS_VCCPD_POWER_RAIL 1 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 1 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 0 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_LOW_POWER_PART 0 IS_REVE_SILICON 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M10K_MEMORY 1 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 0 MLAB_MEMORY 1 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 0 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 1 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 1 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 1 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 SUPPORT_HIGH_SPEED_HPS 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 1 TRANSCEIVER_6G_BLOCK 1 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 1 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1,dividerType=no_div,exceptionAbsoluteAddr=8224,exceptionOffset=32,exceptionSlave=cpu1_ocm.s1,faAddrWidth=1,faSlaveMapParam=,fa_cache_line=2,fa_cache_linesize=0,flash_instruction_master_paddr_base=0,flash_instruction_master_paddr_size=0,icache_burstType=None,icache_numTCIM=0,icache_ramBlockType=Automatic,icache_size=4096,icache_tagramBlockType=Automatic,impl=Fast,instAddrWidth=15,instSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;cpu1_ocm.s1&apos; start=&apos;0x2000&apos; end=&apos;0x4000&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;cpu1.debug_mem_slave&apos; start=&apos;0x4800&apos; end=&apos;0x5000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;slave name=&apos;cpu1_jtag_uart.avalon_jtag_slave&apos; start=&apos;0x5000&apos; end=&apos;0x5008&apos; type=&apos;altera_avalon_jtag_uart.avalon_jtag_slave&apos; /&gt;&lt;/address-map&gt;,instructionMasterHighPerformanceAddrWidth=1,instructionMasterHighPerformanceMapParam=,instruction_master_high_performance_paddr_base=0,instruction_master_high_performance_paddr_size=0,instruction_master_paddr_base=0,instruction_master_paddr_size=0,internalIrqMaskSystemInfo=3,io_regionbase=0,io_regionsize=0,master_addr_map=false,mmu_TLBMissExcAbsAddr=0,mmu_TLBMissExcOffset=0,mmu_TLBMissExcSlave=None,mmu_autoAssignTlbPtrSz=true,mmu_enabled=false,mmu_processIDNumBits=8,mmu_ramBlockType=Automatic,mmu_tlbNumWays=16,mmu_tlbPtrSz=7,mmu_udtlbNumEntries=6,mmu_uitlbNumEntries=4,mpu_enabled=false,mpu_minDataRegionSize=12,mpu_minInstRegionSize=12,mpu_numOfDataRegion=8,mpu_numOfInstRegion=8,mpu_useLimit=false,mpx_enabled=false,mul_32_impl=2,mul_64_impl=0,mul_shift_choice=0,multiplierType=mul_fast32,ocimem_ramBlockType=Automatic,ocimem_ramInit=false,regfile_ramBlockType=Automatic,register_file_por=false,resetAbsoluteAddr=8192,resetOffset=0,resetSlave=cpu1_ocm.s1,resetrequest_enabled=true,setting_HBreakTest=false,setting_HDLSimCachesCleared=true,setting_activateMonitors=true,setting_activateTestEndChecker=false,setting_activateTrace=false,setting_allow_break_inst=false,setting_alwaysEncrypt=true,setting_asic_add_scan_mode_input=false,setting_asic_enabled=false,setting_asic_synopsys_translate_on_off=false,setting_asic_third_party_synthesis=false,setting_avalonDebugPortPresent=false,setting_bhtPtrSz=8,setting_bigEndian=false,setting_bit31BypassDCache=true,setting_branchpredictiontype=Dynamic,setting_breakslaveoveride=false,setting_clearXBitsLDNonBypass=true,setting_dc_ecc_present=true,setting_disable_tmr_inj=false,setting_disableocitrace=false,setting_dtcm_ecc_present=true,setting_ecc_present=false,setting_ecc_sim_test_ports=false,setting_exportHostDebugPort=false,setting_exportPCB=false,setting_export_large_RAMs=false,setting_exportdebuginfo=false,setting_exportvectors=false,setting_fast_register_read=false,setting_ic_ecc_present=true,setting_interruptControllerType=Internal,setting_ioregionBypassDCache=false,setting_itcm_ecc_present=true,setting_mmu_ecc_present=true,setting_oci_export_jtag_signals=false,setting_oci_version=1,setting_preciseIllegalMemAccessException=false,setting_removeRAMinit=false,setting_rf_ecc_present=true,setting_shadowRegisterSets=0,setting_showInternalSettings=false,setting_showUnpublishedSettings=false,setting_support31bitdcachebypass=true,setting_tmr_output_disable=false,setting_usedesignware=false,shift_rot_impl=1,shifterType=fast_le_shift,stratix_dspblock_shift_mul=false,tightlyCoupledDataMaster0AddrWidth=1,tightlyCoupledDataMaster0MapParam=,tightlyCoupledDataMaster1AddrWidth=1,tightlyCoupledDataMaster1MapParam=,tightlyCoupledDataMaster2AddrWidth=1,tightlyCoupledDataMaster2MapParam=,tightlyCoupledDataMaster3AddrWidth=1,tightlyCoupledDataMaster3MapParam=,tightlyCoupledInstructionMaster0AddrWidth=1,tightlyCoupledInstructionMaster0MapParam=,tightlyCoupledInstructionMaster1AddrWidth=1,tightlyCoupledInstructionMaster1MapParam=,tightlyCoupledInstructionMaster2AddrWidth=1,tightlyCoupledInstructionMaster2MapParam=,tightlyCoupledInstructionMaster3AddrWidth=1,tightlyCoupledInstructionMaster3MapParam=,tightly_coupled_data_master_0_paddr_base=0,tightly_coupled_data_master_0_paddr_size=0,tightly_coupled_data_master_1_paddr_base=0,tightly_coupled_data_master_1_paddr_size=0,tightly_coupled_data_master_2_paddr_base=0,tightly_coupled_data_master_2_paddr_size=0,tightly_coupled_data_master_3_paddr_base=0,tightly_coupled_data_master_3_paddr_size=0,tightly_coupled_instruction_master_0_paddr_base=0,tightly_coupled_instruction_master_0_paddr_size=0,tightly_coupled_instruction_master_1_paddr_base=0,tightly_coupled_instruction_master_1_paddr_size=0,tightly_coupled_instruction_master_2_paddr_base=0,tightly_coupled_instruction_master_2_paddr_size=0,tightly_coupled_instruction_master_3_paddr_base=0,tightly_coupled_instruction_master_3_paddr_size=0,tmr_enabled=false,tracefilename=,translate_off= &quot;synthesis translate_off&quot; ,translate_on= &quot;synthesis translate_on&quot;  ,userDefinedSettings=(altera_clock_bridge:17.0:DERIVED_CLOCK_RATE=100000000,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:17.0:ACTIVE_LOW_RESET=1,AUTO_CLK_CLOCK_RATE=100000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=1)(altera_nios2_gen2_unit:17.0:bht_ramBlockType=Automatic,breakAbsoluteAddr=18464,breakOffset=32,breakSlave=None,breakSlave_derived=cpu1.debug_mem_slave,cdx_enabled=false,clockFrequency=100000000,cpuArchRev=1,cpuID=2,cpuReset=false,cpu_name=cpu,customInstSlavesSystemInfo=&lt;info/&gt;,dataAddrWidth=15,dataMasterHighPerformanceAddrWidth=1,dataMasterHighPerformanceMapParam=,dataSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;datagen.bus&apos; start=&apos;0x1C00&apos; end=&apos;0x2000&apos; type=&apos;data_gen.bus&apos; /&gt;&lt;slave name=&apos;cpu1_ocm.s1&apos; start=&apos;0x2000&apos; end=&apos;0x4000&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;cpu1.debug_mem_slave&apos; start=&apos;0x4800&apos; end=&apos;0x5000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;slave name=&apos;cpu1_jtag_uart.avalon_jtag_slave&apos; start=&apos;0x5000&apos; end=&apos;0x5008&apos; type=&apos;altera_avalon_jtag_uart.avalon_jtag_slave&apos; /&gt;&lt;slave name=&apos;mutex.s1&apos; start=&apos;0x5008&apos; end=&apos;0x5010&apos; type=&apos;altera_avalon_mutex.s1&apos; /&gt;&lt;slave name=&apos;shared_mem.s2&apos; start=&apos;0x5800&apos; end=&apos;0x5C00&apos; type=&apos;altera_avalon_onchip_memory2.s2&apos; /&gt;&lt;/address-map&gt;,data_master_high_performance_paddr_base=0,data_master_high_performance_paddr_top=0,data_master_paddr_base=0,data_master_paddr_top=0,dcache_bursts=false,dcache_bursts_derived=false,dcache_lineSize_derived=32,dcache_numTCDM=0,dcache_ramBlockType=Automatic,dcache_size=2048,dcache_size_derived=2048,dcache_tagramBlockType=Automatic,dcache_victim_buf_impl=ram,debug_OCIOnchipTrace=_128,debug_assignJtagInstanceID=false,debug_datatrace=false,debug_datatrigger=0,debug_debugReqSignals=false,debug_enabled=true,debug_hwbreakpoint=0,debug_insttrace=false,debug_jtagInstanceID=0,debug_offchiptrace=false,debug_onchiptrace=false,debug_traceStorage=onchip_trace,debug_traceType=none,debug_triggerArming=true,deviceFamilyName=Cyclone V,deviceFeaturesSystemInfo=ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 0 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 0 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 1 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 1 HARDCOPY 0 HAS_18_BIT_MULTS 1 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 1 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 1 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 1 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 0 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 1 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 1 HAS_DDB_FDI_SUPPORT 1 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 1 HAS_ERROR_DETECTION_SUPPORT 1 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 0 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 1 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 1 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 1 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 1 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 0 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 1 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 1 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 0 HAS_POWER_BINNING_LIMITS_DATA 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 1 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 1 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 1 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 0 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 1 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 0 HAS_VCCPD_POWER_RAIL 1 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 1 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 0 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_LOW_POWER_PART 0 IS_REVE_SILICON 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M10K_MEMORY 1 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 0 MLAB_MEMORY 1 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 0 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 1 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 1 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 1 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 SUPPORT_HIGH_SPEED_HPS 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 1 TRANSCEIVER_6G_BLOCK 1 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 1 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1,dividerType=no_div,exceptionAbsoluteAddr=8224,exceptionOffset=32,exceptionSlave=cpu1_ocm.s1,faAddrWidth=1,faSlaveMapParam=,fa_cache_line=2,fa_cache_linesize=0,flash_instruction_master_paddr_base=0,flash_instruction_master_paddr_top=0,icache_burstType=None,icache_numTCIM=0,icache_ramBlockType=Automatic,icache_size=4096,icache_tagramBlockType=Automatic,impl=Fast,instAddrWidth=15,instSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;cpu1_ocm.s1&apos; start=&apos;0x2000&apos; end=&apos;0x4000&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;cpu1.debug_mem_slave&apos; start=&apos;0x4800&apos; end=&apos;0x5000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;slave name=&apos;cpu1_jtag_uart.avalon_jtag_slave&apos; start=&apos;0x5000&apos; end=&apos;0x5008&apos; type=&apos;altera_avalon_jtag_uart.avalon_jtag_slave&apos; /&gt;&lt;/address-map&gt;,instructionMasterHighPerformanceAddrWidth=1,instructionMasterHighPerformanceMapParam=,instruction_master_high_performance_paddr_base=0,instruction_master_high_performance_paddr_top=0,instruction_master_paddr_base=0,instruction_master_paddr_top=0,internalIrqMaskSystemInfo=3,io_regionbase=0,io_regionsize=0,master_addr_map=false,mmu_TLBMissExcAbsAddr=0,mmu_TLBMissExcOffset=0,mmu_TLBMissExcSlave=None,mmu_autoAssignTlbPtrSz=true,mmu_enabled=false,mmu_processIDNumBits=8,mmu_ramBlockType=Automatic,mmu_tlbNumWays=16,mmu_tlbPtrSz=7,mmu_udtlbNumEntries=6,mmu_uitlbNumEntries=4,mpu_enabled=false,mpu_minDataRegionSize=12,mpu_minInstRegionSize=12,mpu_numOfDataRegion=8,mpu_numOfInstRegion=8,mpu_useLimit=false,mpx_enabled=false,multiplierType=mul_fast32,ocimem_ramBlockType=Automatic,ocimem_ramInit=false,regfile_ramBlockType=Automatic,register_file_por=false,resetAbsoluteAddr=8192,resetOffset=0,resetSlave=cpu1_ocm.s1,resetrequest_enabled=true,setting_HBreakTest=false,setting_HDLSimCachesCleared=true,setting_activateMonitors=true,setting_activateTestEndChecker=false,setting_activateTrace=false,setting_allow_break_inst=false,setting_alwaysEncrypt=true,setting_asic_add_scan_mode_input=false,setting_asic_enabled=false,setting_asic_synopsys_translate_on_off=false,setting_asic_third_party_synthesis=false,setting_avalonDebugPortPresent=false,setting_bhtPtrSz=8,setting_bigEndian=false,setting_bit31BypassDCache=true,setting_branchPredictionType=Dynamic,setting_breakslaveoveride=false,setting_clearXBitsLDNonBypass=true,setting_dc_ecc_present=true,setting_disableocitrace=false,setting_dtcm_ecc_present=true,setting_ecc_present=false,setting_ecc_sim_test_ports=false,setting_exportPCB=false,setting_export_large_RAMs=false,setting_exportdebuginfo=false,setting_exportvectors=false,setting_fast_register_read=false,setting_ic_ecc_present=true,setting_interruptControllerType=Internal,setting_ioregionBypassDCache=false,setting_itcm_ecc_present=true,setting_mmu_ecc_present=true,setting_oci_export_jtag_signals=false,setting_oci_version=1,setting_preciseIllegalMemAccessException=false,setting_removeRAMinit=false,setting_rf_ecc_present=true,setting_shadowRegisterSets=0,setting_showInternalSettings=false,setting_showUnpublishedSettings=false,setting_support31bitdcachebypass=true,setting_usedesignware=false,shifterType=fast_le_shift,stratix_dspblock_shift_mul=false,tightlyCoupledDataMaster0AddrWidth=1,tightlyCoupledDataMaster0MapParam=,tightlyCoupledDataMaster1AddrWidth=1,tightlyCoupledDataMaster1MapParam=,tightlyCoupledDataMaster2AddrWidth=1,tightlyCoupledDataMaster2MapParam=,tightlyCoupledDataMaster3AddrWidth=1,tightlyCoupledDataMaster3MapParam=,tightlyCoupledInstructionMaster0AddrWidth=1,tightlyCoupledInstructionMaster0MapParam=,tightlyCoupledInstructionMaster1AddrWidth=1,tightlyCoupledInstructionMaster1MapParam=,tightlyCoupledInstructionMaster2AddrWidth=1,tightlyCoupledInstructionMaster2MapParam=,tightlyCoupledInstructionMaster3AddrWidth=1,tightlyCoupledInstructionMaster3MapParam=,tightly_coupled_data_master_0_paddr_base=0,tightly_coupled_data_master_0_paddr_top=0,tightly_coupled_data_master_1_paddr_base=0,tightly_coupled_data_master_1_paddr_top=0,tightly_coupled_data_master_2_paddr_base=0,tightly_coupled_data_master_2_paddr_top=0,tightly_coupled_data_master_3_paddr_base=0,tightly_coupled_data_master_3_paddr_top=0,tightly_coupled_instruction_master_0_paddr_base=0,tightly_coupled_instruction_master_0_paddr_top=0,tightly_coupled_instruction_master_1_paddr_base=0,tightly_coupled_instruction_master_1_paddr_top=0,tightly_coupled_instruction_master_2_paddr_base=0,tightly_coupled_instruction_master_2_paddr_top=0,tightly_coupled_instruction_master_3_paddr_base=0,tightly_coupled_instruction_master_3_paddr_top=0,tmr_enabled=false,tracefilename=,translate_off= &quot;synthesis translate_off&quot; ,translate_on= &quot;synthesis translate_on&quot;  ,userDefinedSettings=)(clock:17.0:)(clock:17.0:)(reset:17.0:)"
   instancePathKey="system:.:cpu1"
   kind="altera_nios2_gen2"
   version="17.0"
   name="system_cpu1">
  <parameter name="mpx_enabled" value="false" />
  <parameter name="ocimem_ramBlockType" value="Automatic" />
  <parameter name="dcache_victim_buf_impl" value="ram" />
  <parameter name="setting_exportPCB" value="false" />
  <parameter name="setting_ic_ecc_present" value="true" />
  <parameter name="dcache_size_derived" value="2048" />
  <parameter name="mmu_udtlbNumEntries" value="6" />
  <parameter
     name="deviceFeaturesSystemInfo"
     value="ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 0 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 0 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 1 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 1 HARDCOPY 0 HAS_18_BIT_MULTS 1 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 1 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 1 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 1 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 0 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 1 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 1 HAS_DDB_FDI_SUPPORT 1 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 1 HAS_ERROR_DETECTION_SUPPORT 1 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 0 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 1 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 1 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 1 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 1 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 0 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 1 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 1 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 0 HAS_POWER_BINNING_LIMITS_DATA 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 1 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 1 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 1 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 0 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 1 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 0 HAS_VCCPD_POWER_RAIL 1 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 1 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 0 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_LOW_POWER_PART 0 IS_REVE_SILICON 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M10K_MEMORY 1 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 0 MLAB_MEMORY 1 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 0 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 1 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 1 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 1 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 SUPPORT_HIGH_SPEED_HPS 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 1 TRANSCEIVER_6G_BLOCK 1 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 1 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1" />
  <parameter name="bht_ramBlockType" value="Automatic" />
  <parameter name="mmu_TLBMissExcSlave" value="None" />
  <parameter name="impl" value="Fast" />
  <parameter name="setting_branchpredictiontype" value="Dynamic" />
  <parameter name="tightly_coupled_instruction_master_0_paddr_size" value="0" />
  <parameter name="breakOffset" value="32" />
  <parameter name="setting_activateTrace" value="false" />
  <parameter name="debug_offchiptrace" value="false" />
  <parameter name="setting_avalonDebugPortPresent" value="false" />
  <parameter name="dcache_numTCDM" value="0" />
  <parameter name="setting_tmr_output_disable" value="false" />
  <parameter name="tightlyCoupledInstructionMaster0AddrWidth" value="1" />
  <parameter name="tightly_coupled_data_master_2_paddr_base" value="0" />
  <parameter name="debug_debugReqSignals" value="false" />
  <parameter name="AUTO_DEVICE" value="5CSEMA5F31C6" />
  <parameter name="instruction_master_high_performance_paddr_size" value="0" />
  <parameter name="tightly_coupled_instruction_master_2_paddr_base" value="0" />
  <parameter name="mmu_processIDNumBits" value="8" />
  <parameter name="debug_onchiptrace" value="false" />
  <parameter name="setting_rf_ecc_present" value="true" />
  <parameter name="ocimem_ramInit" value="false" />
  <parameter name="internalIrqMaskSystemInfo" value="3" />
  <parameter name="tightly_coupled_data_master_0_paddr_size" value="0" />
  <parameter name="exceptionAbsoluteAddr" value="8224" />
  <parameter name="icache_size" value="4096" />
  <parameter
     name="dataSlaveMapParam"
     value="&lt;address-map&gt;&lt;slave name=&apos;datagen.bus&apos; start=&apos;0x1C00&apos; end=&apos;0x2000&apos; type=&apos;data_gen.bus&apos; /&gt;&lt;slave name=&apos;cpu1_ocm.s1&apos; start=&apos;0x2000&apos; end=&apos;0x4000&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;cpu1.debug_mem_slave&apos; start=&apos;0x4800&apos; end=&apos;0x5000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;slave name=&apos;cpu1_jtag_uart.avalon_jtag_slave&apos; start=&apos;0x5000&apos; end=&apos;0x5008&apos; type=&apos;altera_avalon_jtag_uart.avalon_jtag_slave&apos; /&gt;&lt;slave name=&apos;mutex.s1&apos; start=&apos;0x5008&apos; end=&apos;0x5010&apos; type=&apos;altera_avalon_mutex.s1&apos; /&gt;&lt;slave name=&apos;shared_mem.s2&apos; start=&apos;0x5800&apos; end=&apos;0x5C00&apos; type=&apos;altera_avalon_onchip_memory2.s2&apos; /&gt;&lt;/address-map&gt;" />
  <parameter name="mpu_enabled" value="false" />
  <parameter name="flash_instruction_master_paddr_size" value="0" />
  <parameter name="setting_ecc_present" value="false" />
  <parameter name="stratix_dspblock_shift_mul" value="false" />
  <parameter name="shift_rot_impl" value="1" />
  <parameter name="setting_ioregionBypassDCache" value="false" />
  <parameter name="register_file_por" value="false" />
  <parameter name="faAddrWidth" value="1" />
  <parameter name="tightlyCoupledInstructionMaster2MapParam" value="" />
  <parameter name="resetrequest_enabled" value="true" />
  <parameter name="exceptionSlave" value="cpu1_ocm.s1" />
  <parameter name="debug_triggerArming" value="true" />
  <parameter name="debug_OCIOnchipTrace" value="_128" />
  <parameter name="dataAddrWidth" value="15" />
  <parameter name="setting_bit31BypassDCache" value="true" />
  <parameter name="instAddrWidth" value="15" />
  <parameter name="io_regionbase" value="0" />
  <parameter name="mul_32_impl" value="2" />
  <parameter name="translate_on" value=" &quot;synthesis translate_on&quot;  " />
  <parameter name="tightly_coupled_instruction_master_1_paddr_base" value="0" />
  <parameter name="mmu_autoAssignTlbPtrSz" value="true" />
  <parameter name="instruction_master_paddr_base" value="0" />
  <parameter name="userDefinedSettings" value="" />
  <parameter name="mul_64_impl" value="0" />
  <parameter name="clockFrequency" value="100000000" />
  <parameter name="resetOffset" value="0" />
  <parameter name="dcache_ramBlockType" value="Automatic" />
  <parameter name="dataMasterHighPerformanceAddrWidth" value="1" />
  <parameter name="mul_shift_choice" value="0" />
  <parameter name="tightlyCoupledDataMaster2MapParam" value="" />
  <parameter name="tightlyCoupledInstructionMaster2AddrWidth" value="1" />
  <parameter name="tightly_coupled_data_master_1_paddr_size" value="0" />
  <parameter name="setting_asic_third_party_synthesis" value="false" />
  <parameter name="mpu_minInstRegionSize" value="12" />
  <parameter name="setting_exportdebuginfo" value="false" />
  <parameter name="mmu_tlbPtrSz" value="7" />
  <parameter name="resetSlave" value="cpu1_ocm.s1" />
  <parameter name="dcache_bursts_derived" value="false" />
  <parameter name="multiplierType" value="mul_fast32" />
  <parameter name="debug_traceStorage" value="onchip_trace" />
  <parameter name="setting_preciseIllegalMemAccessException" value="false" />
  <parameter name="fa_cache_linesize" value="0" />
  <parameter name="data_master_paddr_size" value="0" />
  <parameter name="setting_HBreakTest" value="false" />
  <parameter name="setting_disableocitrace" value="false" />
  <parameter name="tightlyCoupledInstructionMaster1AddrWidth" value="1" />
  <parameter name="setting_showInternalSettings" value="false" />
  <parameter name="instructionMasterHighPerformanceMapParam" value="" />
  <parameter name="tightly_coupled_instruction_master_3_paddr_base" value="0" />
  <parameter name="debug_datatrigger" value="0" />
  <parameter name="tightlyCoupledDataMaster2AddrWidth" value="1" />
  <parameter name="debug_enabled" value="true" />
  <parameter name="setting_export_large_RAMs" value="false" />
  <parameter name="setting_dc_ecc_present" value="true" />
  <parameter name="dividerType" value="no_div" />
  <parameter name="setting_exportvectors" value="false" />
  <parameter name="breakSlave_derived" value="cpu1.debug_mem_slave" />
  <parameter name="tightly_coupled_data_master_0_paddr_base" value="0" />
  <parameter name="mmu_ramBlockType" value="Automatic" />
  <parameter name="cdx_enabled" value="false" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="6" />
  <parameter name="customInstSlavesSystemInfo" value="&lt;info/&gt;" />
  <parameter name="tracefilename" value="" />
  <parameter name="instructionMasterHighPerformanceAddrWidth" value="1" />
  <parameter name="tightly_coupled_instruction_master_2_paddr_size" value="0" />
  <parameter name="setting_oci_version" value="1" />
  <parameter name="icache_burstType" value="None" />
  <parameter name="data_master_high_performance_paddr_size" value="0" />
  <parameter name="setting_disable_tmr_inj" value="false" />
  <parameter name="instruction_master_high_performance_paddr_base" value="0" />
  <parameter name="tightly_coupled_instruction_master_3_paddr_size" value="0" />
  <parameter name="regfile_ramBlockType" value="Automatic" />
  <parameter name="dcache_size" value="2048" />
  <parameter name="breakSlave" value="None" />
  <parameter name="exceptionOffset" value="32" />
  <parameter name="tightlyCoupledDataMaster0MapParam" value="" />
  <parameter name="tightlyCoupledInstructionMaster1MapParam" value="" />
  <parameter name="breakAbsoluteAddr" value="18464" />
  <parameter name="setting_ecc_sim_test_ports" value="false" />
  <parameter name="setting_showUnpublishedSettings" value="false" />
  <parameter name="master_addr_map" value="false" />
  <parameter name="tightlyCoupledDataMaster3AddrWidth" value="1" />
  <parameter name="resetAbsoluteAddr" value="8192" />
  <parameter name="cpuArchRev" value="1" />
  <parameter name="setting_dtcm_ecc_present" value="true" />
  <parameter name="customInstSlavesSystemInfo_nios_c" value="&lt;info/&gt;" />
  <parameter name="customInstSlavesSystemInfo_nios_b" value="&lt;info/&gt;" />
  <parameter name="customInstSlavesSystemInfo_nios_a" value="&lt;info/&gt;" />
  <parameter name="setting_interruptControllerType" value="Internal" />
  <parameter name="dcache_tagramBlockType" value="Automatic" />
  <parameter name="debug_insttrace" value="false" />
  <parameter name="setting_itcm_ecc_present" value="true" />
  <parameter name="tightly_coupled_instruction_master_0_paddr_base" value="0" />
  <parameter name="mmu_TLBMissExcAbsAddr" value="0" />
  <parameter name="mpu_useLimit" value="false" />
  <parameter name="icache_numTCIM" value="0" />
  <parameter name="setting_usedesignware" value="false" />
  <parameter name="tightlyCoupledDataMaster3MapParam" value="" />
  <parameter name="instruction_master_paddr_size" value="0" />
  <parameter name="mmu_TLBMissExcOffset" value="0" />
  <parameter name="mmu_enabled" value="false" />
  <parameter name="mmu_uitlbNumEntries" value="4" />
  <parameter name="tightlyCoupledDataMaster1AddrWidth" value="1" />
  <parameter name="setting_activateTestEndChecker" value="false" />
  <parameter name="cpuID" value="2" />
  <parameter name="tightly_coupled_data_master_2_paddr_size" value="0" />
  <parameter name="setting_asic_enabled" value="false" />
  <parameter name="setting_HDLSimCachesCleared" value="true" />
  <parameter name="setting_asic_add_scan_mode_input" value="false" />
  <parameter name="setting_shadowRegisterSets" value="0" />
  <parameter name="tightly_coupled_data_master_3_paddr_size" value="0" />
  <parameter name="icache_ramBlockType" value="Automatic" />
  <parameter name="faSlaveMapParam" value="" />
  <parameter name="setting_clearXBitsLDNonBypass" value="true" />
  <parameter name="tightlyCoupledDataMaster0AddrWidth" value="1" />
  <parameter name="fa_cache_line" value="2" />
  <parameter name="debug_assignJtagInstanceID" value="false" />
  <parameter name="setting_activateMonitors" value="true" />
  <parameter name="AUTO_CLK_RESET_DOMAIN" value="5" />
  <parameter name="setting_allow_break_inst" value="false" />
  <parameter name="io_regionsize" value="0" />
  <parameter name="tightly_coupled_data_master_3_paddr_base" value="0" />
  <parameter name="translate_off" value=" &quot;synthesis translate_off&quot; " />
  <parameter name="mpu_numOfInstRegion" value="8" />
  <parameter name="flash_instruction_master_paddr_base" value="0" />
  <parameter name="cpuReset" value="false" />
  <parameter name="setting_removeRAMinit" value="false" />
  <parameter name="icache_tagramBlockType" value="Automatic" />
  <parameter name="setting_mmu_ecc_present" value="true" />
  <parameter name="AUTO_CLK_CLOCK_DOMAIN" value="5" />
  <parameter name="debug_datatrace" value="false" />
  <parameter name="debug_hwbreakpoint" value="0" />
  <parameter name="tightlyCoupledInstructionMaster3MapParam" value="" />
  <parameter name="dataMasterHighPerformanceMapParam" value="" />
  <parameter name="setting_bigEndian" value="false" />
  <parameter name="mpu_minDataRegionSize" value="12" />
  <parameter name="tightly_coupled_data_master_1_paddr_base" value="0" />
  <parameter name="debug_jtagInstanceID" value="0" />
  <parameter name="setting_breakslaveoveride" value="false" />
  <parameter name="debug_traceType" value="none" />
  <parameter name="setting_alwaysEncrypt" value="true" />
  <parameter name="setting_oci_export_jtag_signals" value="false" />
  <parameter name="dcache_lineSize_derived" value="32" />
  <parameter name="deviceFamilyName" value="Cyclone V" />
  <parameter name="tightlyCoupledDataMaster1MapParam" value="" />
  <parameter name="setting_support31bitdcachebypass" value="true" />
  <parameter
     name="instSlaveMapParam"
     value="&lt;address-map&gt;&lt;slave name=&apos;cpu1_ocm.s1&apos; start=&apos;0x2000&apos; end=&apos;0x4000&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;cpu1.debug_mem_slave&apos; start=&apos;0x4800&apos; end=&apos;0x5000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;slave name=&apos;cpu1_jtag_uart.avalon_jtag_slave&apos; start=&apos;0x5000&apos; end=&apos;0x5008&apos; type=&apos;altera_avalon_jtag_uart.avalon_jtag_slave&apos; /&gt;&lt;/address-map&gt;" />
  <parameter name="setting_bhtPtrSz" value="8" />
  <parameter name="setting_exportHostDebugPort" value="false" />
  <parameter name="tmr_enabled" value="false" />
  <parameter name="data_master_paddr_base" value="0" />
  <parameter name="tightlyCoupledInstructionMaster3AddrWidth" value="1" />
  <parameter name="mpu_numOfDataRegion" value="8" />
  <parameter name="data_master_high_performance_paddr_base" value="0" />
  <parameter name="tightly_coupled_instruction_master_1_paddr_size" value="0" />
  <parameter name="tightlyCoupledInstructionMaster0MapParam" value="" />
  <parameter name="dcache_bursts" value="false" />
  <parameter name="setting_asic_synopsys_translate_on_off" value="false" />
  <parameter name="setting_fast_register_read" value="false" />
  <parameter name="mmu_tlbNumWays" value="16" />
  <parameter name="shifterType" value="fast_le_shift" />
  <generatedFiles>
   <file
       path="/home/strahinja/data/faks/vezbe/IVS/vezbe/v1/code/dual_mp_shmem/system/synthesis/submodules/system_cpu1.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/strahinja/data/faks/vezbe/IVS/vezbe/v1/code/dual_mp_shmem/system/synthesis/submodules/system_cpu1_cpu.sdc"
       type="SDC"
       attributes="" />
   <file
       path="/home/strahinja/data/faks/vezbe/IVS/vezbe/v1/code/dual_mp_shmem/system/synthesis/submodules/system_cpu1_cpu.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="/home/strahinja/data/faks/vezbe/IVS/vezbe/v1/code/dual_mp_shmem/system/synthesis/submodules/system_cpu1_cpu_ociram_default_contents.mif"
       type="MIF"
       attributes="" />
   <file
       path="/home/strahinja/data/faks/vezbe/IVS/vezbe/v1/code/dual_mp_shmem/system/synthesis/submodules/system_cpu1_cpu_rf_ram_a.mif"
       type="MIF"
       attributes="" />
   <file
       path="/home/strahinja/data/faks/vezbe/IVS/vezbe/v1/code/dual_mp_shmem/system/synthesis/submodules/system_cpu1_cpu_bht_ram.mif"
       type="MIF"
       attributes="" />
   <file
       path="/home/strahinja/data/faks/vezbe/IVS/vezbe/v1/code/dual_mp_shmem/system/synthesis/submodules/system_cpu1_cpu_debug_slave_tck.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/strahinja/data/faks/vezbe/IVS/vezbe/v1/code/dual_mp_shmem/system/synthesis/submodules/system_cpu1_cpu_mult_cell.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/strahinja/data/faks/vezbe/IVS/vezbe/v1/code/dual_mp_shmem/system/synthesis/submodules/system_cpu1_cpu_dc_tag_ram.mif"
       type="MIF"
       attributes="" />
   <file
       path="/home/strahinja/data/faks/vezbe/IVS/vezbe/v1/code/dual_mp_shmem/system/synthesis/submodules/system_cpu1_cpu_rf_ram_b.mif"
       type="MIF"
       attributes="" />
   <file
       path="/home/strahinja/data/faks/vezbe/IVS/vezbe/v1/code/dual_mp_shmem/system/synthesis/submodules/system_cpu1_cpu_ic_tag_ram.mif"
       type="MIF"
       attributes="" />
   <file
       path="/home/strahinja/data/faks/vezbe/IVS/vezbe/v1/code/dual_mp_shmem/system/synthesis/submodules/system_cpu1_cpu.v"
       type="VERILOG_ENCRYPT"
       attributes="" />
   <file
       path="/home/strahinja/data/faks/vezbe/IVS/vezbe/v1/code/dual_mp_shmem/system/synthesis/submodules/system_cpu1_cpu_debug_slave_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/strahinja/data/faks/vezbe/IVS/vezbe/v1/code/dual_mp_shmem/system/synthesis/submodules/system_cpu1_cpu_test_bench.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/strahinja/data/faks/vezbe/IVS/vezbe/v1/code/dual_mp_shmem/system/synthesis/submodules/system_cpu1_cpu_debug_slave_sysclk.v"
       type="VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/strahinja/tools/intelFPGA_lite/17.0/ip/altera/nios2_ip/altera_nios2_gen2/altera_nios2_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="/home/strahinja/tools/intelFPGA_lite/17.0/ip/altera/nios2_ip/altera_nios2_gen2/altera_nios2_unit_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="system" as="cpu1" />
  <messages>
   <message level="Debug" culprit="system">queue size: 15 starting:altera_nios2_gen2 "submodules/system_cpu1"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="cpu1"><![CDATA["<b>cpu1</b>" reuses <b>altera_nios2_gen2_unit</b> "<b>submodules/system_cpu1_cpu</b>"]]></message>
   <message level="Info" culprit="cpu1"><![CDATA["<b>system</b>" instantiated <b>altera_nios2_gen2</b> "<b>cpu1</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 98 starting:altera_nios2_gen2_unit "submodules/system_cpu1_cpu"</message>
   <message level="Info" culprit="cpu">Starting RTL generation for module 'system_cpu1_cpu'</message>
   <message level="Info" culprit="cpu">  Generation command is [exec /home/strahinja/tools/intelFPGA_lite/17.0/quartus/linux64//eperlcmd -I /home/strahinja/tools/intelFPGA_lite/17.0/quartus/linux64//perl/lib -I /home/strahinja/tools/intelFPGA_lite/17.0/quartus/sopc_builder/bin/europa -I /home/strahinja/tools/intelFPGA_lite/17.0/quartus/sopc_builder/bin/perl_lib -I /home/strahinja/tools/intelFPGA_lite/17.0/quartus/sopc_builder/bin -I /home/strahinja/tools/intelFPGA_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I /home/strahinja/tools/intelFPGA_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I /home/strahinja/tools/intelFPGA_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I /home/strahinja/tools/intelFPGA_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- /home/strahinja/tools/intelFPGA_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=system_cpu1_cpu --dir=/tmp/alt7480_9062133702958248901.dir/0054_cpu_gen/ --quartus_bindir=/home/strahinja/tools/intelFPGA_lite/17.0/quartus/linux64/ --verilog --config=/tmp/alt7480_9062133702958248901.dir/0054_cpu_gen//system_cpu1_cpu_processor_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="cpu"># 2017.11.10 02:23:50 (*) Starting Nios II generation</message>
   <message level="Info" culprit="cpu"># 2017.11.10 02:23:50 (*)   Checking for plaintext license.</message>
   <message level="Info" culprit="cpu"># 2017.11.10 02:23:51 (*)   Plaintext license not found.</message>
   <message level="Info" culprit="cpu"># 2017.11.10 02:23:51 (*)   Checking for encrypted license (non-evaluation).</message>
   <message level="Info" culprit="cpu"># 2017.11.10 02:23:52 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)</message>
   <message level="Info" culprit="cpu"># 2017.11.10 02:23:52 (*)   Elaborating CPU configuration settings</message>
   <message level="Info" culprit="cpu"># 2017.11.10 02:23:52 (*)   Creating all objects for CPU</message>
   <message level="Info" culprit="cpu"># 2017.11.10 02:23:52 (*)     Testbench</message>
   <message level="Info" culprit="cpu"># 2017.11.10 02:23:52 (*)     Instruction decoding</message>
   <message level="Info" culprit="cpu"># 2017.11.10 02:23:52 (*)       Instruction fields</message>
   <message level="Info" culprit="cpu"># 2017.11.10 02:23:52 (*)       Instruction decodes</message>
   <message level="Info" culprit="cpu"># 2017.11.10 02:23:53 (*)       Signals for RTL simulation waveforms</message>
   <message level="Info" culprit="cpu"># 2017.11.10 02:23:53 (*)       Instruction controls</message>
   <message level="Info" culprit="cpu"># 2017.11.10 02:23:53 (*)     Pipeline frontend</message>
   <message level="Info" culprit="cpu"># 2017.11.10 02:23:53 (*)     Pipeline backend</message>
   <message level="Info" culprit="cpu"># 2017.11.10 02:23:56 (*)   Generating RTL from CPU objects</message>
   <message level="Info" culprit="cpu"># 2017.11.10 02:23:58 (*)   Creating encrypted RTL</message>
   <message level="Info" culprit="cpu"># 2017.11.10 02:23:59 (*) Done Nios II generation</message>
   <message level="Info" culprit="cpu">Done RTL generation for module 'system_cpu1_cpu'</message>
   <message level="Info" culprit="cpu"><![CDATA["<b>cpu1</b>" instantiated <b>altera_nios2_gen2_unit</b> "<b>cpu</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_onchip_memory2:17.0:allowInSystemMemoryContentEditor=false,autoInitializationFileName=system_cpu1_ocm,blockType=AUTO,copyInitFile=false,dataWidth=32,dataWidth2=32,derived_enableDiffWidth=false,derived_gui_ram_block_type=Automatic,derived_init_file_name=system_cpu1_ocm.hex,derived_is_hardcopy=false,derived_set_addr_width=11,derived_set_addr_width2=11,derived_set_data_width=32,derived_set_data_width2=32,derived_singleClockOperation=false,deviceFamily=Cyclone V,deviceFeatures=ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 0 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 0 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 1 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 1 HARDCOPY 0 HAS_18_BIT_MULTS 1 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 1 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 1 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 1 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 0 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 1 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 1 HAS_DDB_FDI_SUPPORT 1 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 1 HAS_ERROR_DETECTION_SUPPORT 1 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 0 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 1 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 1 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 1 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 1 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 0 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 1 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 1 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 0 HAS_POWER_BINNING_LIMITS_DATA 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 1 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 1 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 1 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 0 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 1 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 0 HAS_VCCPD_POWER_RAIL 1 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 1 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 0 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_LOW_POWER_PART 0 IS_REVE_SILICON 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M10K_MEMORY 1 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 0 MLAB_MEMORY 1 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 0 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 1 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 1 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 1 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 SUPPORT_HIGH_SPEED_HPS 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 1 TRANSCEIVER_6G_BLOCK 1 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 1 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1,dualPort=false,ecc_enabled=false,enPRInitMode=false,enableDiffWidth=false,initMemContent=false,initializationFileName=onchip_mem.hex,instanceID=NONE,memorySize=8192,readDuringWriteMode=DONT_CARE,resetrequest_enabled=true,simAllowMRAMContentsFile=false,simMemInitOnlyFilename=0,singleClockOperation=false,slave1Latency=1,slave2Latency=1,useNonDefaultInitFile=false,useShallowMemBlocks=false,writable=true"
   instancePathKey="system:.:cpu1_ocm"
   kind="altera_avalon_onchip_memory2"
   version="17.0"
   name="system_cpu1_ocm">
  <parameter name="derived_singleClockOperation" value="false" />
  <parameter name="derived_is_hardcopy" value="false" />
  <parameter
     name="deviceFeatures"
     value="ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 0 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 0 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 1 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 1 HARDCOPY 0 HAS_18_BIT_MULTS 1 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 1 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 1 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 1 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 0 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 1 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 1 HAS_DDB_FDI_SUPPORT 1 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 1 HAS_ERROR_DETECTION_SUPPORT 1 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 0 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 1 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 1 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 1 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 1 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 0 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 1 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 1 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 0 HAS_POWER_BINNING_LIMITS_DATA 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 1 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 1 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 1 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 0 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 1 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 0 HAS_VCCPD_POWER_RAIL 1 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 1 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 0 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_LOW_POWER_PART 0 IS_REVE_SILICON 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M10K_MEMORY 1 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 0 MLAB_MEMORY 1 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 0 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 1 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 1 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 1 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 SUPPORT_HIGH_SPEED_HPS 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 1 TRANSCEIVER_6G_BLOCK 1 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 1 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1" />
  <parameter name="autoInitializationFileName" value="system_cpu1_ocm" />
  <parameter name="derived_gui_ram_block_type" value="Automatic" />
  <parameter name="enPRInitMode" value="false" />
  <parameter name="useShallowMemBlocks" value="false" />
  <parameter name="writable" value="true" />
  <parameter name="dualPort" value="false" />
  <parameter name="derived_set_addr_width2" value="11" />
  <parameter name="dataWidth" value="32" />
  <parameter name="allowInSystemMemoryContentEditor" value="false" />
  <parameter name="derived_set_addr_width" value="11" />
  <parameter name="derived_init_file_name" value="system_cpu1_ocm.hex" />
  <parameter name="initializationFileName" value="onchip_mem.hex" />
  <parameter name="singleClockOperation" value="false" />
  <parameter name="derived_set_data_width2" value="32" />
  <parameter name="readDuringWriteMode" value="DONT_CARE" />
  <parameter name="blockType" value="AUTO" />
  <parameter name="derived_enableDiffWidth" value="false" />
  <parameter name="useNonDefaultInitFile" value="false" />
  <parameter name="resetrequest_enabled" value="true" />
  <parameter name="simMemInitOnlyFilename" value="0" />
  <parameter name="copyInitFile" value="false" />
  <parameter name="deviceFamily" value="Cyclone V" />
  <parameter name="simAllowMRAMContentsFile" value="false" />
  <parameter name="ecc_enabled" value="false" />
  <parameter name="derived_set_data_width" value="32" />
  <parameter name="instanceID" value="NONE" />
  <parameter name="memorySize" value="8192" />
  <parameter name="dataWidth2" value="32" />
  <parameter name="enableDiffWidth" value="false" />
  <parameter name="initMemContent" value="false" />
  <parameter name="slave1Latency" value="1" />
  <parameter name="slave2Latency" value="1" />
  <generatedFiles>
   <file
       path="/home/strahinja/data/faks/vezbe/IVS/vezbe/v1/code/dual_mp_shmem/system/synthesis/submodules/system_cpu1_ocm.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/strahinja/tools/intelFPGA_lite/17.0/ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/altera_avalon_onchip_memory2_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="system" as="cpu1_ocm" />
  <messages>
   <message level="Debug" culprit="system">queue size: 14 starting:altera_avalon_onchip_memory2 "submodules/system_cpu1_ocm"</message>
   <message level="Info" culprit="cpu1_ocm">Starting RTL generation for module 'system_cpu1_ocm'</message>
   <message level="Info" culprit="cpu1_ocm">  Generation command is [exec /home/strahinja/tools/intelFPGA_lite/17.0/quartus/linux64/perl/bin/perl -I /home/strahinja/tools/intelFPGA_lite/17.0/quartus/linux64/perl/lib -I /home/strahinja/tools/intelFPGA_lite/17.0/quartus/sopc_builder/bin/europa -I /home/strahinja/tools/intelFPGA_lite/17.0/quartus/sopc_builder/bin/perl_lib -I /home/strahinja/tools/intelFPGA_lite/17.0/quartus/sopc_builder/bin -I /home/strahinja/tools/intelFPGA_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/strahinja/tools/intelFPGA_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/strahinja/tools/intelFPGA_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=system_cpu1_ocm --dir=/tmp/alt7480_9062133702958248901.dir/0045_cpu1_ocm_gen/ --quartus_dir=/home/strahinja/tools/intelFPGA_lite/17.0/quartus --verilog --config=/tmp/alt7480_9062133702958248901.dir/0045_cpu1_ocm_gen//system_cpu1_ocm_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="cpu1_ocm">Done RTL generation for module 'system_cpu1_ocm'</message>
   <message level="Info" culprit="cpu1_ocm"><![CDATA["<b>system</b>" instantiated <b>altera_avalon_onchip_memory2</b> "<b>cpu1_ocm</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="data_gen:1.1:"
   instancePathKey="system:.:datagen"
   kind="data_gen"
   version="1.1"
   name="data_gen">
  <generatedFiles>
   <file
       path="/home/strahinja/data/faks/vezbe/IVS/vezbe/v1/code/dual_mp_shmem/system/synthesis/submodules/data_gen.vhd"
       type="VHDL"
       attributes="TOP_LEVEL_FILE" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/strahinja/data/faks/vezbe/IVS/vezbe/v1/code/dual_mp_shmem/data_gen_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="system" as="datagen" />
  <messages>
   <message level="Debug" culprit="system">queue size: 13 starting:data_gen "submodules/data_gen"</message>
   <message level="Info" culprit="datagen"><![CDATA["<b>system</b>" instantiated <b>data_gen</b> "<b>datagen</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_mutex:17.0:initialOwner=2,initialValue=2"
   instancePathKey="system:.:mutex"
   kind="altera_avalon_mutex"
   version="17.0"
   name="system_mutex">
  <parameter name="initialOwner" value="2" />
  <parameter name="initialValue" value="2" />
  <generatedFiles>
   <file
       path="/home/strahinja/data/faks/vezbe/IVS/vezbe/v1/code/dual_mp_shmem/system/synthesis/submodules/system_mutex.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/strahinja/tools/intelFPGA_lite/17.0/ip/altera/sopc_builder_ip/altera_avalon_mutex/altera_avalon_mutex_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="system" as="mutex" />
  <messages>
   <message level="Debug" culprit="system">queue size: 12 starting:altera_avalon_mutex "submodules/system_mutex"</message>
   <message level="Info" culprit="mutex">Starting RTL generation for module 'system_mutex'</message>
   <message level="Info" culprit="mutex">  Generation command is [exec /home/strahinja/tools/intelFPGA_lite/17.0/quartus/linux64/perl/bin/perl -I /home/strahinja/tools/intelFPGA_lite/17.0/quartus/linux64/perl/lib -I /home/strahinja/tools/intelFPGA_lite/17.0/quartus/sopc_builder/bin/europa -I /home/strahinja/tools/intelFPGA_lite/17.0/quartus/sopc_builder/bin/perl_lib -I /home/strahinja/tools/intelFPGA_lite/17.0/quartus/sopc_builder/bin -I /home/strahinja/tools/intelFPGA_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/strahinja/tools/intelFPGA_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_mutex -- /home/strahinja/tools/intelFPGA_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_mutex/generate_rtl.pl --name=system_mutex --dir=/tmp/alt7480_9062133702958248901.dir/0047_mutex_gen/ --quartus_dir=/home/strahinja/tools/intelFPGA_lite/17.0/quartus --verilog --config=/tmp/alt7480_9062133702958248901.dir/0047_mutex_gen//system_mutex_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="mutex">Done RTL generation for module 'system_mutex'</message>
   <message level="Info" culprit="mutex"><![CDATA["<b>system</b>" instantiated <b>altera_avalon_mutex</b> "<b>mutex</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_pll:17.0:c_cnt_bypass_en0=false,c_cnt_bypass_en1=true,c_cnt_bypass_en10=true,c_cnt_bypass_en11=true,c_cnt_bypass_en12=true,c_cnt_bypass_en13=true,c_cnt_bypass_en14=true,c_cnt_bypass_en15=true,c_cnt_bypass_en16=true,c_cnt_bypass_en17=true,c_cnt_bypass_en2=true,c_cnt_bypass_en3=true,c_cnt_bypass_en4=true,c_cnt_bypass_en5=true,c_cnt_bypass_en6=true,c_cnt_bypass_en7=true,c_cnt_bypass_en8=true,c_cnt_bypass_en9=true,c_cnt_hi_div0=2,c_cnt_hi_div1=1,c_cnt_hi_div10=1,c_cnt_hi_div11=1,c_cnt_hi_div12=1,c_cnt_hi_div13=1,c_cnt_hi_div14=1,c_cnt_hi_div15=1,c_cnt_hi_div16=1,c_cnt_hi_div17=1,c_cnt_hi_div2=1,c_cnt_hi_div3=1,c_cnt_hi_div4=1,c_cnt_hi_div5=1,c_cnt_hi_div6=1,c_cnt_hi_div7=1,c_cnt_hi_div8=1,c_cnt_hi_div9=1,c_cnt_in_src0=ph_mux_clk,c_cnt_in_src1=ph_mux_clk,c_cnt_in_src10=ph_mux_clk,c_cnt_in_src11=ph_mux_clk,c_cnt_in_src12=ph_mux_clk,c_cnt_in_src13=ph_mux_clk,c_cnt_in_src14=ph_mux_clk,c_cnt_in_src15=ph_mux_clk,c_cnt_in_src16=ph_mux_clk,c_cnt_in_src17=ph_mux_clk,c_cnt_in_src2=ph_mux_clk,c_cnt_in_src3=ph_mux_clk,c_cnt_in_src4=ph_mux_clk,c_cnt_in_src5=ph_mux_clk,c_cnt_in_src6=ph_mux_clk,c_cnt_in_src7=ph_mux_clk,c_cnt_in_src8=ph_mux_clk,c_cnt_in_src9=ph_mux_clk,c_cnt_lo_div0=1,c_cnt_lo_div1=1,c_cnt_lo_div10=1,c_cnt_lo_div11=1,c_cnt_lo_div12=1,c_cnt_lo_div13=1,c_cnt_lo_div14=1,c_cnt_lo_div15=1,c_cnt_lo_div16=1,c_cnt_lo_div17=1,c_cnt_lo_div2=1,c_cnt_lo_div3=1,c_cnt_lo_div4=1,c_cnt_lo_div5=1,c_cnt_lo_div6=1,c_cnt_lo_div7=1,c_cnt_lo_div8=1,c_cnt_lo_div9=1,c_cnt_odd_div_duty_en0=true,c_cnt_odd_div_duty_en1=false,c_cnt_odd_div_duty_en10=false,c_cnt_odd_div_duty_en11=false,c_cnt_odd_div_duty_en12=false,c_cnt_odd_div_duty_en13=false,c_cnt_odd_div_duty_en14=false,c_cnt_odd_div_duty_en15=false,c_cnt_odd_div_duty_en16=false,c_cnt_odd_div_duty_en17=false,c_cnt_odd_div_duty_en2=false,c_cnt_odd_div_duty_en3=false,c_cnt_odd_div_duty_en4=false,c_cnt_odd_div_duty_en5=false,c_cnt_odd_div_duty_en6=false,c_cnt_odd_div_duty_en7=false,c_cnt_odd_div_duty_en8=false,c_cnt_odd_div_duty_en9=false,c_cnt_ph_mux_prst0=0,c_cnt_ph_mux_prst1=0,c_cnt_ph_mux_prst10=0,c_cnt_ph_mux_prst11=0,c_cnt_ph_mux_prst12=0,c_cnt_ph_mux_prst13=0,c_cnt_ph_mux_prst14=0,c_cnt_ph_mux_prst15=0,c_cnt_ph_mux_prst16=0,c_cnt_ph_mux_prst17=0,c_cnt_ph_mux_prst2=0,c_cnt_ph_mux_prst3=0,c_cnt_ph_mux_prst4=0,c_cnt_ph_mux_prst5=0,c_cnt_ph_mux_prst6=0,c_cnt_ph_mux_prst7=0,c_cnt_ph_mux_prst8=0,c_cnt_ph_mux_prst9=0,c_cnt_prst0=1,c_cnt_prst1=1,c_cnt_prst10=1,c_cnt_prst11=1,c_cnt_prst12=1,c_cnt_prst13=1,c_cnt_prst14=1,c_cnt_prst15=1,c_cnt_prst16=1,c_cnt_prst17=1,c_cnt_prst2=1,c_cnt_prst3=1,c_cnt_prst4=1,c_cnt_prst5=1,c_cnt_prst6=1,c_cnt_prst7=1,c_cnt_prst8=1,c_cnt_prst9=1,debug_print_output=false,debug_use_rbc_taf_method=false,device=5CSEMA5F31C6,device_family=Cyclone V,duty_cycle0=50,duty_cycle1=50,duty_cycle10=50,duty_cycle11=50,duty_cycle12=50,duty_cycle13=50,duty_cycle14=50,duty_cycle15=50,duty_cycle16=50,duty_cycle17=50,duty_cycle2=50,duty_cycle3=50,duty_cycle4=50,duty_cycle5=50,duty_cycle6=50,duty_cycle7=50,duty_cycle8=50,duty_cycle9=50,fractional_vco_multiplier=false,gui_active_clk=false,gui_actual_divide_factor0=3,gui_actual_divide_factor1=1,gui_actual_divide_factor10=1,gui_actual_divide_factor11=1,gui_actual_divide_factor12=1,gui_actual_divide_factor13=1,gui_actual_divide_factor14=1,gui_actual_divide_factor15=1,gui_actual_divide_factor16=1,gui_actual_divide_factor17=1,gui_actual_divide_factor2=1,gui_actual_divide_factor3=1,gui_actual_divide_factor4=1,gui_actual_divide_factor5=1,gui_actual_divide_factor6=1,gui_actual_divide_factor7=1,gui_actual_divide_factor8=1,gui_actual_divide_factor9=1,gui_actual_frac_multiply_factor0=1,gui_actual_frac_multiply_factor1=1,gui_actual_frac_multiply_factor10=1,gui_actual_frac_multiply_factor11=1,gui_actual_frac_multiply_factor12=1,gui_actual_frac_multiply_factor13=1,gui_actual_frac_multiply_factor14=1,gui_actual_frac_multiply_factor15=1,gui_actual_frac_multiply_factor16=1,gui_actual_frac_multiply_factor17=1,gui_actual_frac_multiply_factor2=1,gui_actual_frac_multiply_factor3=1,gui_actual_frac_multiply_factor4=1,gui_actual_frac_multiply_factor5=1,gui_actual_frac_multiply_factor6=1,gui_actual_frac_multiply_factor7=1,gui_actual_frac_multiply_factor8=1,gui_actual_frac_multiply_factor9=1,gui_actual_multiply_factor0=6,gui_actual_multiply_factor1=1,gui_actual_multiply_factor10=1,gui_actual_multiply_factor11=1,gui_actual_multiply_factor12=1,gui_actual_multiply_factor13=1,gui_actual_multiply_factor14=1,gui_actual_multiply_factor15=1,gui_actual_multiply_factor16=1,gui_actual_multiply_factor17=1,gui_actual_multiply_factor2=1,gui_actual_multiply_factor3=1,gui_actual_multiply_factor4=1,gui_actual_multiply_factor5=1,gui_actual_multiply_factor6=1,gui_actual_multiply_factor7=1,gui_actual_multiply_factor8=1,gui_actual_multiply_factor9=1,gui_actual_output_clock_frequency0=0 MHz,gui_actual_output_clock_frequency1=0 MHz,gui_actual_output_clock_frequency10=0 MHz,gui_actual_output_clock_frequency11=0 MHz,gui_actual_output_clock_frequency12=0 MHz,gui_actual_output_clock_frequency13=0 MHz,gui_actual_output_clock_frequency14=0 MHz,gui_actual_output_clock_frequency15=0 MHz,gui_actual_output_clock_frequency16=0 MHz,gui_actual_output_clock_frequency17=0 MHz,gui_actual_output_clock_frequency2=0 MHz,gui_actual_output_clock_frequency3=0 MHz,gui_actual_output_clock_frequency4=0 MHz,gui_actual_output_clock_frequency5=0 MHz,gui_actual_output_clock_frequency6=0 MHz,gui_actual_output_clock_frequency7=0 MHz,gui_actual_output_clock_frequency8=0 MHz,gui_actual_output_clock_frequency9=0 MHz,gui_actual_phase_shift0=0,gui_actual_phase_shift1=0,gui_actual_phase_shift10=0,gui_actual_phase_shift11=0,gui_actual_phase_shift12=0,gui_actual_phase_shift13=0,gui_actual_phase_shift14=0,gui_actual_phase_shift15=0,gui_actual_phase_shift16=0,gui_actual_phase_shift17=0,gui_actual_phase_shift2=0,gui_actual_phase_shift3=0,gui_actual_phase_shift4=0,gui_actual_phase_shift5=0,gui_actual_phase_shift6=0,gui_actual_phase_shift7=0,gui_actual_phase_shift8=0,gui_actual_phase_shift9=0,gui_cascade_counter0=false,gui_cascade_counter1=false,gui_cascade_counter10=false,gui_cascade_counter11=false,gui_cascade_counter12=false,gui_cascade_counter13=false,gui_cascade_counter14=false,gui_cascade_counter15=false,gui_cascade_counter16=false,gui_cascade_counter17=false,gui_cascade_counter2=false,gui_cascade_counter3=false,gui_cascade_counter4=false,gui_cascade_counter5=false,gui_cascade_counter6=false,gui_cascade_counter7=false,gui_cascade_counter8=false,gui_cascade_counter9=false,gui_cascade_outclk_index=0,gui_channel_spacing=0.0,gui_clk_bad=false,gui_device_speed_grade=1,gui_divide_factor_c0=1,gui_divide_factor_c1=1,gui_divide_factor_c10=1,gui_divide_factor_c11=1,gui_divide_factor_c12=1,gui_divide_factor_c13=1,gui_divide_factor_c14=1,gui_divide_factor_c15=1,gui_divide_factor_c16=1,gui_divide_factor_c17=1,gui_divide_factor_c2=1,gui_divide_factor_c3=1,gui_divide_factor_c4=1,gui_divide_factor_c5=1,gui_divide_factor_c6=1,gui_divide_factor_c7=1,gui_divide_factor_c8=1,gui_divide_factor_c9=1,gui_divide_factor_n=1,gui_dps_cntr=C0,gui_dps_dir=Positive,gui_dps_num=1,gui_dsm_out_sel=1st_order,gui_duty_cycle0=50,gui_duty_cycle1=50,gui_duty_cycle10=50,gui_duty_cycle11=50,gui_duty_cycle12=50,gui_duty_cycle13=50,gui_duty_cycle14=50,gui_duty_cycle15=50,gui_duty_cycle16=50,gui_duty_cycle17=50,gui_duty_cycle2=50,gui_duty_cycle3=50,gui_duty_cycle4=50,gui_duty_cycle5=50,gui_duty_cycle6=50,gui_duty_cycle7=50,gui_duty_cycle8=50,gui_duty_cycle9=50,gui_en_adv_params=false,gui_en_dps_ports=false,gui_en_phout_ports=false,gui_en_reconf=false,gui_enable_cascade_in=false,gui_enable_cascade_out=false,gui_enable_mif_dps=false,gui_feedback_clock=Global Clock,gui_frac_multiply_factor=1,gui_fractional_cout=32,gui_mif_generate=false,gui_multiply_factor=1,gui_number_of_clocks=1,gui_operation_mode=direct,gui_output_clock_frequency0=100.0,gui_output_clock_frequency1=100.0,gui_output_clock_frequency10=100.0,gui_output_clock_frequency11=100.0,gui_output_clock_frequency12=100.0,gui_output_clock_frequency13=100.0,gui_output_clock_frequency14=100.0,gui_output_clock_frequency15=100.0,gui_output_clock_frequency16=100.0,gui_output_clock_frequency17=100.0,gui_output_clock_frequency2=100.0,gui_output_clock_frequency3=100.0,gui_output_clock_frequency4=100.0,gui_output_clock_frequency5=100.0,gui_output_clock_frequency6=100.0,gui_output_clock_frequency7=100.0,gui_output_clock_frequency8=100.0,gui_output_clock_frequency9=100.0,gui_parameter_list=M-Counter Hi Divide,M-Counter Low Divide,N-Counter Hi Divide,N-Counter Low Divide,M-Counter Bypass Enable,N-Counter Bypass Enable,M-Counter Odd Divide Enable,N-Counter Odd Divide Enable,C-Counter-0 Hi Divide,C-Counter-0 Low Divide,C-Counter-0 Coarse Phase Shift,C-Counter-0 VCO Phase Tap,C-Counter-0 Input Source,C-Counter-0 Bypass Enable,C-Counter-0 Odd Divide Enable,VCO Post Divide Counter Enable,Charge Pump current (uA),Loop Filter Bandwidth Resistor (Ohms) ,PLL Output VCO Frequency,K-Fractional Division Value (DSM),Feedback Clock Type,Feedback Clock MUX 1,Feedback Clock MUX 2,M Counter Source MUX,PLL Auto Reset,gui_parameter_values=3,3,256,256,false,true,false,false,2,1,1,0,ph_mux_clk,false,true,2,30,2000,300.0 MHz,1,none,glb,m_cnt,ph_mux_clk,false,gui_phase_shift0=0,gui_phase_shift1=0,gui_phase_shift10=0,gui_phase_shift11=0,gui_phase_shift12=0,gui_phase_shift13=0,gui_phase_shift14=0,gui_phase_shift15=0,gui_phase_shift16=0,gui_phase_shift17=0,gui_phase_shift2=0,gui_phase_shift3=0,gui_phase_shift4=0,gui_phase_shift5=0,gui_phase_shift6=0,gui_phase_shift7=0,gui_phase_shift8=0,gui_phase_shift9=0,gui_phase_shift_deg0=0.0,gui_phase_shift_deg1=0.0,gui_phase_shift_deg10=0.0,gui_phase_shift_deg11=0.0,gui_phase_shift_deg12=0.0,gui_phase_shift_deg13=0.0,gui_phase_shift_deg14=0.0,gui_phase_shift_deg15=0.0,gui_phase_shift_deg16=0.0,gui_phase_shift_deg17=0.0,gui_phase_shift_deg2=0.0,gui_phase_shift_deg3=0.0,gui_phase_shift_deg4=0.0,gui_phase_shift_deg5=0.0,gui_phase_shift_deg6=0.0,gui_phase_shift_deg7=0.0,gui_phase_shift_deg8=0.0,gui_phase_shift_deg9=0.0,gui_phout_division=1,gui_pll_auto_reset=Off,gui_pll_bandwidth_preset=Auto,gui_pll_cascading_mode=Create an adjpllin signal to connect with an upstream PLL,gui_pll_mode=Integer-N PLL,gui_ps_units0=ps,gui_ps_units1=ps,gui_ps_units10=ps,gui_ps_units11=ps,gui_ps_units12=ps,gui_ps_units13=ps,gui_ps_units14=ps,gui_ps_units15=ps,gui_ps_units16=ps,gui_ps_units17=ps,gui_ps_units2=ps,gui_ps_units3=ps,gui_ps_units4=ps,gui_ps_units5=ps,gui_ps_units6=ps,gui_ps_units7=ps,gui_ps_units8=ps,gui_ps_units9=ps,gui_refclk1_frequency=100.0,gui_refclk_switch=false,gui_reference_clock_frequency=50.0,gui_switchover_delay=0,gui_switchover_mode=Automatic Switchover,gui_use_locked=false,m_cnt_bypass_en=false,m_cnt_hi_div=3,m_cnt_lo_div=3,m_cnt_odd_div_duty_en=false,mimic_fbclk_type=none,n_cnt_bypass_en=true,n_cnt_hi_div=256,n_cnt_lo_div=256,n_cnt_odd_div_duty_en=false,number_of_cascade_counters=0,number_of_clocks=1,operation_mode=direct,output_clock_frequency0=100.000000 MHz,output_clock_frequency1=0 MHz,output_clock_frequency10=0 MHz,output_clock_frequency11=0 MHz,output_clock_frequency12=0 MHz,output_clock_frequency13=0 MHz,output_clock_frequency14=0 MHz,output_clock_frequency15=0 MHz,output_clock_frequency16=0 MHz,output_clock_frequency17=0 MHz,output_clock_frequency2=0 MHz,output_clock_frequency3=0 MHz,output_clock_frequency4=0 MHz,output_clock_frequency5=0 MHz,output_clock_frequency6=0 MHz,output_clock_frequency7=0 MHz,output_clock_frequency8=0 MHz,output_clock_frequency9=0 MHz,phase_shift0=0 ps,phase_shift1=0 ps,phase_shift10=0 ps,phase_shift11=0 ps,phase_shift12=0 ps,phase_shift13=0 ps,phase_shift14=0 ps,phase_shift15=0 ps,phase_shift16=0 ps,phase_shift17=0 ps,phase_shift2=0 ps,phase_shift3=0 ps,phase_shift4=0 ps,phase_shift5=0 ps,phase_shift6=0 ps,phase_shift7=0 ps,phase_shift8=0 ps,phase_shift9=0 ps,pll_auto_clk_sw_en=false,pll_bwctrl=2000,pll_clk_loss_sw_en=false,pll_clk_sw_dly=0,pll_clkin_0_src=clk_0,pll_clkin_1_src=clk_0,pll_cp_current=30,pll_dsm_out_sel=1st_order,pll_fbclk_mux_1=glb,pll_fbclk_mux_2=m_cnt,pll_fractional_cout=32,pll_fractional_division=1,pll_m_cnt_in_src=ph_mux_clk,pll_manu_clk_sw_en=false,pll_output_clk_frequency=300.0 MHz,pll_slf_rst=false,pll_subtype=General,pll_type=General,pll_vco_div=2,pll_vcoph_div=1,refclk1_frequency=100.0 MHz,reference_clock_frequency=50.0 MHz"
   instancePathKey="system:.:pll_0"
   kind="altera_pll"
   version="17.0"
   name="system_pll_0">
  <parameter name="c_cnt_bypass_en17" value="true" />
  <parameter name="c_cnt_bypass_en14" value="true" />
  <parameter name="c_cnt_bypass_en13" value="true" />
  <parameter name="c_cnt_bypass_en16" value="true" />
  <parameter name="c_cnt_bypass_en15" value="true" />
  <parameter name="c_cnt_bypass_en10" value="true" />
  <parameter name="c_cnt_bypass_en12" value="true" />
  <parameter
     name="gui_pll_cascading_mode"
     value="Create an adjpllin signal to connect with an upstream PLL" />
  <parameter name="c_cnt_bypass_en11" value="true" />
  <parameter name="pll_fbclk_mux_2" value="m_cnt" />
  <parameter name="pll_fbclk_mux_1" value="glb" />
  <parameter name="gui_ps_units10" value="ps" />
  <parameter name="gui_ps_units11" value="ps" />
  <parameter name="gui_ps_units16" value="ps" />
  <parameter name="gui_ps_units17" value="ps" />
  <parameter name="gui_ps_units12" value="ps" />
  <parameter name="gui_ps_units13" value="ps" />
  <parameter name="gui_ps_units14" value="ps" />
  <parameter name="gui_ps_units15" value="ps" />
  <parameter name="c_cnt_prst6" value="1" />
  <parameter name="c_cnt_prst5" value="1" />
  <parameter name="c_cnt_prst8" value="1" />
  <parameter name="c_cnt_prst7" value="1" />
  <parameter name="c_cnt_prst9" value="1" />
  <parameter name="c_cnt_in_src9" value="ph_mux_clk" />
  <parameter name="c_cnt_in_src8" value="ph_mux_clk" />
  <parameter name="c_cnt_in_src5" value="ph_mux_clk" />
  <parameter name="gui_duty_cycle9" value="50" />
  <parameter name="c_cnt_in_src4" value="ph_mux_clk" />
  <parameter name="c_cnt_in_src7" value="ph_mux_clk" />
  <parameter name="c_cnt_in_src6" value="ph_mux_clk" />
  <parameter name="gui_duty_cycle6" value="50" />
  <parameter name="c_cnt_in_src1" value="ph_mux_clk" />
  <parameter name="gui_duty_cycle5" value="50" />
  <parameter name="c_cnt_in_src0" value="ph_mux_clk" />
  <parameter name="gui_duty_cycle8" value="50" />
  <parameter name="c_cnt_in_src3" value="ph_mux_clk" />
  <parameter name="gui_duty_cycle7" value="50" />
  <parameter name="c_cnt_in_src2" value="ph_mux_clk" />
  <parameter name="gui_en_adv_params" value="false" />
  <parameter name="gui_duty_cycle2" value="50" />
  <parameter name="gui_duty_cycle1" value="50" />
  <parameter name="gui_duty_cycle4" value="50" />
  <parameter name="gui_duty_cycle3" value="50" />
  <parameter name="gui_duty_cycle0" value="50" />
  <parameter name="duty_cycle12" value="50" />
  <parameter name="gui_dps_cntr" value="C0" />
  <parameter name="duty_cycle13" value="50" />
  <parameter name="duty_cycle10" value="50" />
  <parameter name="duty_cycle11" value="50" />
  <parameter name="duty_cycle16" value="50" />
  <parameter name="duty_cycle17" value="50" />
  <parameter name="duty_cycle14" value="50" />
  <parameter name="duty_cycle15" value="50" />
  <parameter name="pll_vcoph_div" value="1" />
  <parameter name="gui_device_speed_grade" value="1" />
  <parameter name="gui_dps_num" value="1" />
  <parameter name="gui_feedback_clock" value="Global Clock" />
  <parameter name="gui_phase_shift15" value="0" />
  <parameter name="gui_phase_shift16" value="0" />
  <parameter name="gui_phase_shift13" value="0" />
  <parameter name="gui_phase_shift14" value="0" />
  <parameter name="gui_phase_shift11" value="0" />
  <parameter name="gui_phase_shift12" value="0" />
  <parameter name="pll_fractional_cout" value="32" />
  <parameter name="gui_phase_shift10" value="0" />
  <parameter name="gui_actual_output_clock_frequency17" value="0 MHz" />
  <parameter name="pll_manu_clk_sw_en" value="false" />
  <parameter name="gui_actual_output_clock_frequency12" value="0 MHz" />
  <parameter name="gui_actual_output_clock_frequency11" value="0 MHz" />
  <parameter name="gui_actual_output_clock_frequency10" value="0 MHz" />
  <parameter name="gui_actual_output_clock_frequency16" value="0 MHz" />
  <parameter name="gui_actual_output_clock_frequency15" value="0 MHz" />
  <parameter name="gui_actual_output_clock_frequency14" value="0 MHz" />
  <parameter name="gui_actual_output_clock_frequency13" value="0 MHz" />
  <parameter name="gui_phase_shift17" value="0" />
  <parameter name="c_cnt_prst0" value="1" />
  <parameter name="c_cnt_prst2" value="1" />
  <parameter name="c_cnt_prst1" value="1" />
  <parameter name="gui_actual_divide_factor8" value="1" />
  <parameter name="c_cnt_prst4" value="1" />
  <parameter name="gui_actual_divide_factor9" value="1" />
  <parameter name="c_cnt_prst3" value="1" />
  <parameter name="gui_pll_auto_reset" value="Off" />
  <parameter name="gui_divide_factor_c4" value="1" />
  <parameter name="phase_shift12" value="0 ps" />
  <parameter name="gui_divide_factor_c3" value="1" />
  <parameter name="phase_shift11" value="0 ps" />
  <parameter name="gui_divide_factor_c2" value="1" />
  <parameter name="phase_shift10" value="0 ps" />
  <parameter name="n_cnt_lo_div" value="256" />
  <parameter name="gui_divide_factor_c1" value="1" />
  <parameter name="gui_divide_factor_c0" value="1" />
  <parameter name="gui_operation_mode" value="direct" />
  <parameter name="gui_frac_multiply_factor" value="1" />
  <parameter name="gui_actual_divide_factor6" value="1" />
  <parameter name="gui_actual_divide_factor7" value="1" />
  <parameter name="gui_actual_divide_factor4" value="1" />
  <parameter name="gui_actual_divide_factor5" value="1" />
  <parameter name="gui_actual_divide_factor2" value="1" />
  <parameter name="gui_actual_divide_factor3" value="1" />
  <parameter name="gui_actual_divide_factor0" value="3" />
  <parameter name="gui_mif_generate" value="false" />
  <parameter name="gui_actual_divide_factor1" value="1" />
  <parameter name="gui_actual_frac_multiply_factor8" value="1" />
  <parameter name="gui_actual_frac_multiply_factor9" value="1" />
  <parameter name="gui_actual_frac_multiply_factor6" value="1" />
  <parameter name="gui_actual_frac_multiply_factor7" value="1" />
  <parameter name="gui_divide_factor_c9" value="1" />
  <parameter name="phase_shift17" value="0 ps" />
  <parameter name="pll_clk_sw_dly" value="0" />
  <parameter name="gui_divide_factor_c8" value="1" />
  <parameter name="phase_shift16" value="0 ps" />
  <parameter name="gui_divide_factor_c7" value="1" />
  <parameter name="phase_shift15" value="0 ps" />
  <parameter name="gui_divide_factor_c6" value="1" />
  <parameter name="phase_shift14" value="0 ps" />
  <parameter name="gui_divide_factor_c5" value="1" />
  <parameter name="phase_shift13" value="0 ps" />
  <parameter name="gui_refclk1_frequency" value="100.0" />
  <parameter name="gui_enable_cascade_in" value="false" />
  <parameter name="gui_pll_mode" value="Integer-N PLL" />
  <parameter name="gui_actual_frac_multiply_factor4" value="1" />
  <parameter name="gui_actual_frac_multiply_factor5" value="1" />
  <parameter name="gui_actual_frac_multiply_factor2" value="1" />
  <parameter name="gui_actual_frac_multiply_factor3" value="1" />
  <parameter name="gui_actual_frac_multiply_factor0" value="1" />
  <parameter name="gui_actual_frac_multiply_factor1" value="1" />
  <parameter name="gui_ps_units7" value="ps" />
  <parameter name="gui_ps_units8" value="ps" />
  <parameter name="gui_ps_units9" value="ps" />
  <parameter name="pll_slf_rst" value="false" />
  <parameter name="duty_cycle9" value="50" />
  <parameter name="duty_cycle7" value="50" />
  <parameter name="gui_pll_bandwidth_preset" value="Auto" />
  <parameter name="duty_cycle8" value="50" />
  <parameter name="duty_cycle5" value="50" />
  <parameter name="duty_cycle6" value="50" />
  <parameter name="duty_cycle3" value="50" />
  <parameter name="duty_cycle4" value="50" />
  <parameter name="duty_cycle1" value="50" />
  <parameter name="duty_cycle2" value="50" />
  <parameter name="duty_cycle0" value="50" />
  <parameter name="m_cnt_lo_div" value="3" />
  <parameter name="gui_actual_phase_shift9" value="0" />
  <parameter name="gui_actual_phase_shift8" value="0" />
  <parameter name="gui_actual_phase_shift7" value="0" />
  <parameter name="gui_actual_phase_shift6" value="0" />
  <parameter name="gui_actual_phase_shift5" value="0" />
  <parameter name="gui_actual_phase_shift4" value="0" />
  <parameter name="gui_actual_phase_shift3" value="0" />
  <parameter name="gui_actual_phase_shift2" value="0" />
  <parameter name="gui_actual_phase_shift1" value="0" />
  <parameter name="pll_clk_loss_sw_en" value="false" />
  <parameter name="gui_phout_division" value="1" />
  <parameter name="gui_ps_units3" value="ps" />
  <parameter name="gui_ps_units4" value="ps" />
  <parameter name="gui_ps_units5" value="ps" />
  <parameter name="gui_ps_units6" value="ps" />
  <parameter name="gui_ps_units0" value="ps" />
  <parameter name="gui_ps_units1" value="ps" />
  <parameter name="gui_ps_units2" value="ps" />
  <parameter name="gui_actual_output_clock_frequency5" value="0 MHz" />
  <parameter name="gui_actual_output_clock_frequency4" value="0 MHz" />
  <parameter name="gui_use_locked" value="false" />
  <parameter name="gui_actual_output_clock_frequency3" value="0 MHz" />
  <parameter name="gui_actual_output_clock_frequency2" value="0 MHz" />
  <parameter name="gui_actual_output_clock_frequency9" value="0 MHz" />
  <parameter name="gui_en_reconf" value="false" />
  <parameter name="gui_actual_output_clock_frequency8" value="0 MHz" />
  <parameter name="gui_actual_output_clock_frequency7" value="0 MHz" />
  <parameter name="gui_actual_output_clock_frequency6" value="0 MHz" />
  <parameter name="pll_type" value="General" />
  <parameter name="gui_actual_output_clock_frequency1" value="0 MHz" />
  <parameter name="gui_actual_output_clock_frequency0" value="0 MHz" />
  <parameter name="gui_actual_phase_shift0" value="0" />
  <parameter name="pll_output_clk_frequency" value="300.0 MHz" />
  <parameter name="gui_active_clk" value="false" />
  <parameter name="c_cnt_lo_div14" value="1" />
  <parameter name="c_cnt_lo_div15" value="1" />
  <parameter name="c_cnt_lo_div12" value="1" />
  <parameter name="c_cnt_lo_div13" value="1" />
  <parameter name="gui_phase_shift0" value="0" />
  <parameter name="c_cnt_lo_div16" value="1" />
  <parameter name="gui_phase_shift1" value="0" />
  <parameter name="c_cnt_lo_div17" value="1" />
  <parameter name="gui_phase_shift2" value="0" />
  <parameter name="gui_phase_shift3" value="0" />
  <parameter name="gui_phase_shift4" value="0" />
  <parameter name="gui_phase_shift5" value="0" />
  <parameter name="gui_phase_shift6" value="0" />
  <parameter name="c_cnt_lo_div10" value="1" />
  <parameter name="gui_phase_shift7" value="0" />
  <parameter name="c_cnt_lo_div11" value="1" />
  <parameter name="gui_phase_shift8" value="0" />
  <parameter name="gui_phase_shift9" value="0" />
  <parameter name="pll_fractional_division" value="1" />
  <parameter name="gui_cascade_counter15" value="false" />
  <parameter name="gui_cascade_counter14" value="false" />
  <parameter name="gui_cascade_counter17" value="false" />
  <parameter name="gui_cascade_counter16" value="false" />
  <parameter name="fractional_vco_multiplier" value="false" />
  <parameter name="gui_phase_shift_deg0" value="0.0" />
  <parameter name="gui_phase_shift_deg7" value="0.0" />
  <parameter name="gui_phase_shift_deg8" value="0.0" />
  <parameter name="gui_phase_shift_deg5" value="0.0" />
  <parameter name="gui_phase_shift_deg6" value="0.0" />
  <parameter name="gui_phase_shift_deg3" value="0.0" />
  <parameter name="gui_phase_shift_deg4" value="0.0" />
  <parameter name="gui_phase_shift_deg1" value="0.0" />
  <parameter name="gui_phase_shift_deg2" value="0.0" />
  <parameter name="gui_cascade_counter11" value="false" />
  <parameter name="gui_cascade_counter10" value="false" />
  <parameter name="gui_phase_shift_deg9" value="0.0" />
  <parameter name="gui_cascade_counter13" value="false" />
  <parameter name="gui_cascade_counter12" value="false" />
  <parameter name="m_cnt_bypass_en" value="false" />
  <parameter name="gui_number_of_clocks" value="1" />
  <parameter name="c_cnt_hi_div10" value="1" />
  <parameter name="c_cnt_hi_div11" value="1" />
  <parameter name="c_cnt_hi_div12" value="1" />
  <parameter name="c_cnt_hi_div13" value="1" />
  <parameter name="c_cnt_hi_div14" value="1" />
  <parameter name="c_cnt_hi_div15" value="1" />
  <parameter name="c_cnt_hi_div16" value="1" />
  <parameter name="gui_cascade_outclk_index" value="0" />
  <parameter name="c_cnt_hi_div17" value="1" />
  <parameter name="gui_clk_bad" value="false" />
  <parameter name="gui_output_clock_frequency0" value="100.0" />
  <parameter name="output_clock_frequency10" value="0 MHz" />
  <parameter name="output_clock_frequency11" value="0 MHz" />
  <parameter name="output_clock_frequency12" value="0 MHz" />
  <parameter name="pll_bwctrl" value="2000" />
  <parameter name="output_clock_frequency13" value="0 MHz" />
  <parameter name="mimic_fbclk_type" value="none" />
  <parameter name="pll_clkin_0_src" value="clk_0" />
  <parameter name="gui_multiply_factor" value="1" />
  <parameter name="output_clock_frequency14" value="0 MHz" />
  <parameter name="output_clock_frequency15" value="0 MHz" />
  <parameter name="output_clock_frequency16" value="0 MHz" />
  <parameter name="output_clock_frequency17" value="0 MHz" />
  <parameter name="n_cnt_bypass_en" value="true" />
  <parameter name="gui_divide_factor_c14" value="1" />
  <parameter name="gui_divide_factor_c15" value="1" />
  <parameter name="gui_divide_factor_c16" value="1" />
  <parameter name="m_cnt_odd_div_duty_en" value="false" />
  <parameter name="gui_divide_factor_c17" value="1" />
  <parameter name="gui_output_clock_frequency9" value="100.0" />
  <parameter name="gui_output_clock_frequency7" value="100.0" />
  <parameter name="gui_output_clock_frequency8" value="100.0" />
  <parameter name="gui_output_clock_frequency5" value="100.0" />
  <parameter name="gui_output_clock_frequency6" value="100.0" />
  <parameter name="gui_output_clock_frequency3" value="100.0" />
  <parameter name="gui_divide_factor_c10" value="1" />
  <parameter name="gui_output_clock_frequency4" value="100.0" />
  <parameter name="gui_divide_factor_c11" value="1" />
  <parameter name="gui_output_clock_frequency1" value="100.0" />
  <parameter name="gui_divide_factor_c12" value="1" />
  <parameter name="gui_output_clock_frequency2" value="100.0" />
  <parameter name="gui_divide_factor_c13" value="1" />
  <parameter name="gui_en_phout_ports" value="false" />
  <parameter name="gui_actual_divide_factor10" value="1" />
  <parameter name="gui_actual_divide_factor16" value="1" />
  <parameter name="device_family" value="Cyclone V" />
  <parameter name="gui_actual_divide_factor15" value="1" />
  <parameter name="gui_actual_divide_factor17" value="1" />
  <parameter name="gui_actual_divide_factor12" value="1" />
  <parameter name="gui_actual_divide_factor11" value="1" />
  <parameter name="gui_actual_divide_factor14" value="1" />
  <parameter name="gui_actual_divide_factor13" value="1" />
  <parameter name="gui_refclk_switch" value="false" />
  <parameter name="gui_actual_multiply_factor9" value="1" />
  <parameter name="gui_actual_multiply_factor6" value="1" />
  <parameter name="gui_actual_multiply_factor5" value="1" />
  <parameter name="gui_actual_multiply_factor8" value="1" />
  <parameter name="gui_actual_multiply_factor7" value="1" />
  <parameter name="gui_actual_multiply_factor2" value="1" />
  <parameter name="gui_actual_multiply_factor1" value="1" />
  <parameter name="gui_actual_multiply_factor4" value="1" />
  <parameter name="gui_actual_multiply_factor3" value="1" />
  <parameter name="refclk1_frequency" value="100.0 MHz" />
  <parameter name="gui_actual_multiply_factor0" value="6" />
  <parameter name="reference_clock_frequency" value="50.0 MHz" />
  <parameter name="pll_m_cnt_in_src" value="ph_mux_clk" />
  <parameter name="gui_divide_factor_n" value="1" />
  <parameter name="gui_output_clock_frequency12" value="100.0" />
  <parameter name="gui_output_clock_frequency13" value="100.0" />
  <parameter name="gui_output_clock_frequency10" value="100.0" />
  <parameter name="gui_output_clock_frequency11" value="100.0" />
  <parameter name="gui_output_clock_frequency16" value="100.0" />
  <parameter name="gui_output_clock_frequency17" value="100.0" />
  <parameter name="gui_output_clock_frequency14" value="100.0" />
  <parameter name="gui_output_clock_frequency15" value="100.0" />
  <parameter name="c_cnt_hi_div0" value="2" />
  <parameter name="c_cnt_hi_div1" value="1" />
  <parameter name="c_cnt_hi_div2" value="1" />
  <parameter name="c_cnt_hi_div3" value="1" />
  <parameter name="c_cnt_hi_div4" value="1" />
  <parameter name="m_cnt_hi_div" value="3" />
  <parameter name="c_cnt_hi_div5" value="1" />
  <parameter name="c_cnt_hi_div6" value="1" />
  <parameter name="c_cnt_hi_div7" value="1" />
  <parameter name="n_cnt_odd_div_duty_en" value="false" />
  <parameter name="c_cnt_hi_div8" value="1" />
  <parameter name="c_cnt_hi_div9" value="1" />
  <parameter name="c_cnt_ph_mux_prst8" value="0" />
  <parameter name="c_cnt_ph_mux_prst7" value="0" />
  <parameter name="c_cnt_ph_mux_prst9" value="0" />
  <parameter name="c_cnt_ph_mux_prst0" value="0" />
  <parameter name="c_cnt_ph_mux_prst2" value="0" />
  <parameter name="c_cnt_ph_mux_prst1" value="0" />
  <parameter name="c_cnt_ph_mux_prst4" value="0" />
  <parameter name="c_cnt_ph_mux_prst3" value="0" />
  <parameter name="c_cnt_ph_mux_prst6" value="0" />
  <parameter name="c_cnt_ph_mux_prst5" value="0" />
  <parameter name="gui_en_dps_ports" value="false" />
  <parameter name="gui_switchover_mode" value="Automatic Switchover" />
  <parameter
     name="gui_parameter_values"
     value="3,3,256,256,false,true,false,false,2,1,1,0,ph_mux_clk,false,true,2,30,2000,300.0 MHz,1,none,glb,m_cnt,ph_mux_clk,false" />
  <parameter name="pll_auto_clk_sw_en" value="false" />
  <parameter name="pll_subtype" value="General" />
  <parameter name="gui_enable_cascade_out" value="false" />
  <parameter name="gui_actual_multiply_factor10" value="1" />
  <parameter name="gui_actual_multiply_factor11" value="1" />
  <parameter name="c_cnt_in_src17" value="ph_mux_clk" />
  <parameter name="gui_actual_multiply_factor12" value="1" />
  <parameter name="c_cnt_in_src16" value="ph_mux_clk" />
  <parameter name="gui_actual_multiply_factor13" value="1" />
  <parameter name="c_cnt_in_src15" value="ph_mux_clk" />
  <parameter name="gui_phase_shift_deg10" value="0.0" />
  <parameter name="gui_phase_shift_deg11" value="0.0" />
  <parameter name="gui_phase_shift_deg12" value="0.0" />
  <parameter name="gui_phase_shift_deg13" value="0.0" />
  <parameter name="gui_phase_shift_deg14" value="0.0" />
  <parameter name="gui_phase_shift_deg15" value="0.0" />
  <parameter name="gui_phase_shift_deg16" value="0.0" />
  <parameter name="gui_phase_shift_deg17" value="0.0" />
  <parameter name="c_cnt_odd_div_duty_en0" value="true" />
  <parameter name="c_cnt_odd_div_duty_en1" value="false" />
  <parameter name="c_cnt_in_src14" value="ph_mux_clk" />
  <parameter name="c_cnt_in_src13" value="ph_mux_clk" />
  <parameter name="c_cnt_in_src12" value="ph_mux_clk" />
  <parameter name="c_cnt_in_src11" value="ph_mux_clk" />
  <parameter name="c_cnt_in_src10" value="ph_mux_clk" />
  <parameter name="pll_vco_div" value="2" />
  <parameter name="c_cnt_odd_div_duty_en2" value="false" />
  <parameter name="c_cnt_odd_div_duty_en3" value="false" />
  <parameter name="c_cnt_odd_div_duty_en4" value="false" />
  <parameter name="c_cnt_odd_div_duty_en5" value="false" />
  <parameter name="c_cnt_odd_div_duty_en6" value="false" />
  <parameter name="c_cnt_odd_div_duty_en7" value="false" />
  <parameter name="c_cnt_odd_div_duty_en8" value="false" />
  <parameter name="c_cnt_odd_div_duty_en9" value="false" />
  <parameter name="c_cnt_prst13" value="1" />
  <parameter name="c_cnt_prst12" value="1" />
  <parameter name="c_cnt_prst11" value="1" />
  <parameter name="c_cnt_prst10" value="1" />
  <parameter name="c_cnt_prst17" value="1" />
  <parameter name="c_cnt_prst16" value="1" />
  <parameter name="pll_dsm_out_sel" value="1st_order" />
  <parameter name="c_cnt_prst15" value="1" />
  <parameter name="c_cnt_prst14" value="1" />
  <parameter name="c_cnt_lo_div9" value="1" />
  <parameter name="c_cnt_lo_div7" value="1" />
  <parameter name="c_cnt_lo_div8" value="1" />
  <parameter name="number_of_cascade_counters" value="0" />
  <parameter name="c_cnt_lo_div5" value="1" />
  <parameter name="c_cnt_lo_div6" value="1" />
  <parameter name="c_cnt_lo_div3" value="1" />
  <parameter name="c_cnt_lo_div4" value="1" />
  <parameter name="c_cnt_lo_div1" value="1" />
  <parameter name="c_cnt_lo_div2" value="1" />
  <parameter name="c_cnt_lo_div0" value="1" />
  <parameter name="gui_actual_frac_multiply_factor12" value="1" />
  <parameter name="gui_actual_frac_multiply_factor11" value="1" />
  <parameter name="gui_actual_frac_multiply_factor10" value="1" />
  <parameter name="pll_cp_current" value="30" />
  <parameter name="gui_actual_frac_multiply_factor16" value="1" />
  <parameter name="gui_actual_frac_multiply_factor15" value="1" />
  <parameter name="gui_actual_frac_multiply_factor14" value="1" />
  <parameter name="gui_actual_frac_multiply_factor13" value="1" />
  <parameter name="gui_actual_frac_multiply_factor17" value="1" />
  <parameter name="gui_duty_cycle11" value="50" />
  <parameter name="gui_duty_cycle10" value="50" />
  <parameter name="gui_duty_cycle13" value="50" />
  <parameter name="gui_duty_cycle12" value="50" />
  <parameter name="gui_duty_cycle15" value="50" />
  <parameter name="gui_duty_cycle14" value="50" />
  <parameter name="gui_dps_dir" value="Positive" />
  <parameter name="gui_duty_cycle17" value="50" />
  <parameter name="gui_duty_cycle16" value="50" />
  <parameter name="gui_actual_phase_shift16" value="0" />
  <parameter name="gui_actual_phase_shift17" value="0" />
  <parameter name="gui_actual_phase_shift14" value="0" />
  <parameter name="gui_actual_phase_shift15" value="0" />
  <parameter name="gui_actual_phase_shift12" value="0" />
  <parameter name="gui_actual_phase_shift13" value="0" />
  <parameter name="gui_enable_mif_dps" value="false" />
  <parameter name="gui_actual_phase_shift10" value="0" />
  <parameter name="gui_actual_phase_shift11" value="0" />
  <parameter name="pll_clkin_1_src" value="clk_0" />
  <parameter name="phase_shift1" value="0 ps" />
  <parameter name="c_cnt_ph_mux_prst17" value="0" />
  <parameter name="phase_shift0" value="0 ps" />
  <parameter name="c_cnt_ph_mux_prst16" value="0" />
  <parameter name="phase_shift3" value="0 ps" />
  <parameter name="c_cnt_ph_mux_prst15" value="0" />
  <parameter name="phase_shift2" value="0 ps" />
  <parameter name="c_cnt_ph_mux_prst14" value="0" />
  <parameter name="phase_shift5" value="0 ps" />
  <parameter name="c_cnt_ph_mux_prst13" value="0" />
  <parameter name="phase_shift4" value="0 ps" />
  <parameter name="c_cnt_ph_mux_prst12" value="0" />
  <parameter name="phase_shift7" value="0 ps" />
  <parameter name="c_cnt_ph_mux_prst11" value="0" />
  <parameter name="phase_shift6" value="0 ps" />
  <parameter name="c_cnt_ph_mux_prst10" value="0" />
  <parameter name="phase_shift9" value="0 ps" />
  <parameter name="phase_shift8" value="0 ps" />
  <parameter name="gui_channel_spacing" value="0.0" />
  <parameter name="number_of_clocks" value="1" />
  <parameter name="n_cnt_hi_div" value="256" />
  <parameter name="gui_switchover_delay" value="0" />
  <parameter name="gui_cascade_counter8" value="false" />
  <parameter name="output_clock_frequency7" value="0 MHz" />
  <parameter name="gui_cascade_counter7" value="false" />
  <parameter name="output_clock_frequency8" value="0 MHz" />
  <parameter name="gui_cascade_counter6" value="false" />
  <parameter name="output_clock_frequency5" value="0 MHz" />
  <parameter name="gui_cascade_counter5" value="false" />
  <parameter name="output_clock_frequency6" value="0 MHz" />
  <parameter name="output_clock_frequency9" value="0 MHz" />
  <parameter
     name="gui_parameter_list"
     value="M-Counter Hi Divide,M-Counter Low Divide,N-Counter Hi Divide,N-Counter Low Divide,M-Counter Bypass Enable,N-Counter Bypass Enable,M-Counter Odd Divide Enable,N-Counter Odd Divide Enable,C-Counter-0 Hi Divide,C-Counter-0 Low Divide,C-Counter-0 Coarse Phase Shift,C-Counter-0 VCO Phase Tap,C-Counter-0 Input Source,C-Counter-0 Bypass Enable,C-Counter-0 Odd Divide Enable,VCO Post Divide Counter Enable,Charge Pump current (uA),Loop Filter Bandwidth Resistor (Ohms) ,PLL Output VCO Frequency,K-Fractional Division Value (DSM),Feedback Clock Type,Feedback Clock MUX 1,Feedback Clock MUX 2,M Counter Source MUX,PLL Auto Reset" />
  <parameter name="gui_cascade_counter9" value="false" />
  <parameter name="c_cnt_odd_div_duty_en17" value="false" />
  <parameter name="operation_mode" value="direct" />
  <parameter name="gui_cascade_counter0" value="false" />
  <parameter name="gui_actual_multiply_factor14" value="1" />
  <parameter name="c_cnt_odd_div_duty_en16" value="false" />
  <parameter name="gui_actual_multiply_factor15" value="1" />
  <parameter name="output_clock_frequency0" value="100.000000 MHz" />
  <parameter name="c_cnt_odd_div_duty_en15" value="false" />
  <parameter name="gui_actual_multiply_factor16" value="1" />
  <parameter name="c_cnt_odd_div_duty_en14" value="false" />
  <parameter name="gui_actual_multiply_factor17" value="1" />
  <parameter name="c_cnt_odd_div_duty_en13" value="false" />
  <parameter name="gui_cascade_counter4" value="false" />
  <parameter name="output_clock_frequency3" value="0 MHz" />
  <parameter name="c_cnt_odd_div_duty_en12" value="false" />
  <parameter name="gui_cascade_counter3" value="false" />
  <parameter name="output_clock_frequency4" value="0 MHz" />
  <parameter name="c_cnt_odd_div_duty_en11" value="false" />
  <parameter name="gui_cascade_counter2" value="false" />
  <parameter name="output_clock_frequency1" value="0 MHz" />
  <parameter name="c_cnt_odd_div_duty_en10" value="false" />
  <parameter name="gui_cascade_counter1" value="false" />
  <parameter name="output_clock_frequency2" value="0 MHz" />
  <parameter name="c_cnt_bypass_en6" value="true" />
  <parameter name="c_cnt_bypass_en7" value="true" />
  <parameter name="c_cnt_bypass_en8" value="true" />
  <parameter name="c_cnt_bypass_en9" value="true" />
  <parameter name="c_cnt_bypass_en0" value="false" />
  <parameter name="c_cnt_bypass_en1" value="true" />
  <parameter name="c_cnt_bypass_en2" value="true" />
  <parameter name="gui_reference_clock_frequency" value="50.0" />
  <parameter name="c_cnt_bypass_en3" value="true" />
  <parameter name="c_cnt_bypass_en4" value="true" />
  <parameter name="c_cnt_bypass_en5" value="true" />
  <generatedFiles>
   <file
       path="/home/strahinja/data/faks/vezbe/IVS/vezbe/v1/code/dual_mp_shmem/system/synthesis/submodules/system_pll_0.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/strahinja/data/faks/vezbe/IVS/vezbe/v1/code/dual_mp_shmem/system/synthesis/submodules/system_pll_0.qip"
       type="OTHER"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/strahinja/tools/intelFPGA_lite/17.0/ip/altera/altera_pll/source/top/pll_hw.tcl" />
   <file
       path="/home/strahinja/tools/intelFPGA_lite/17.0/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="/home/strahinja/tools/intelFPGA_lite/17.0/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="/home/strahinja/tools/intelFPGA_lite/17.0/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="/home/strahinja/tools/intelFPGA_lite/17.0/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="/home/strahinja/tools/intelFPGA_lite/17.0/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="/home/strahinja/tools/intelFPGA_lite/17.0/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="/home/strahinja/tools/intelFPGA_lite/17.0/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="/home/strahinja/tools/intelFPGA_lite/17.0/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="/home/strahinja/tools/intelFPGA_lite/17.0/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="/home/strahinja/tools/intelFPGA_lite/17.0/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="/home/strahinja/tools/intelFPGA_lite/17.0/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="/home/strahinja/tools/intelFPGA_lite/17.0/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="/home/strahinja/tools/intelFPGA_lite/17.0/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file
       path="/home/strahinja/tools/intelFPGA_lite/17.0/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file
       path="/home/strahinja/tools/intelFPGA_lite/17.0/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file
       path="/home/strahinja/tools/intelFPGA_lite/17.0/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="/home/strahinja/tools/intelFPGA_lite/17.0/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="/home/strahinja/tools/intelFPGA_lite/17.0/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="/home/strahinja/tools/intelFPGA_lite/17.0/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="/home/strahinja/tools/intelFPGA_lite/17.0/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="/home/strahinja/tools/intelFPGA_lite/17.0/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="/home/strahinja/tools/intelFPGA_lite/17.0/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="/home/strahinja/tools/intelFPGA_lite/17.0/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="/home/strahinja/tools/intelFPGA_lite/17.0/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="/home/strahinja/tools/intelFPGA_lite/17.0/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="/home/strahinja/tools/intelFPGA_lite/17.0/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="/home/strahinja/tools/intelFPGA_lite/17.0/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="/home/strahinja/tools/intelFPGA_lite/17.0/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="/home/strahinja/tools/intelFPGA_lite/17.0/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="/home/strahinja/tools/intelFPGA_lite/17.0/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="/home/strahinja/tools/intelFPGA_lite/17.0/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="/home/strahinja/tools/intelFPGA_lite/17.0/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="/home/strahinja/tools/intelFPGA_lite/17.0/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="system" as="pll_0" />
  <messages>
   <message level="Debug" culprit="system">queue size: 11 starting:altera_pll "submodules/system_pll_0"</message>
   <message level="Info" culprit="pll_0"><![CDATA["<b>system</b>" instantiated <b>altera_pll</b> "<b>pll_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_onchip_memory2:17.0:allowInSystemMemoryContentEditor=false,autoInitializationFileName=system_shared_mem,blockType=AUTO,copyInitFile=false,dataWidth=64,dataWidth2=32,derived_enableDiffWidth=false,derived_gui_ram_block_type=Automatic,derived_init_file_name=system_shared_mem.hex,derived_is_hardcopy=false,derived_set_addr_width=7,derived_set_addr_width2=7,derived_set_data_width=64,derived_set_data_width2=64,derived_singleClockOperation=true,deviceFamily=Cyclone V,deviceFeatures=ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 0 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 0 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 1 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 1 HARDCOPY 0 HAS_18_BIT_MULTS 1 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 1 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 1 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 1 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 0 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 1 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 1 HAS_DDB_FDI_SUPPORT 1 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 1 HAS_ERROR_DETECTION_SUPPORT 1 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 0 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 1 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 1 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 1 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 1 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 0 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 1 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 1 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 0 HAS_POWER_BINNING_LIMITS_DATA 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 1 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 1 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 1 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 0 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 1 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 0 HAS_VCCPD_POWER_RAIL 1 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 1 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 0 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_LOW_POWER_PART 0 IS_REVE_SILICON 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M10K_MEMORY 1 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 0 MLAB_MEMORY 1 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 0 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 1 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 1 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 1 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 SUPPORT_HIGH_SPEED_HPS 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 1 TRANSCEIVER_6G_BLOCK 1 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 1 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1,dualPort=true,ecc_enabled=false,enPRInitMode=false,enableDiffWidth=false,initMemContent=false,initializationFileName=onchip_mem.hex,instanceID=NONE,memorySize=1024,readDuringWriteMode=DONT_CARE,resetrequest_enabled=true,simAllowMRAMContentsFile=false,simMemInitOnlyFilename=0,singleClockOperation=true,slave1Latency=1,slave2Latency=1,useNonDefaultInitFile=false,useShallowMemBlocks=false,writable=true"
   instancePathKey="system:.:shared_mem"
   kind="altera_avalon_onchip_memory2"
   version="17.0"
   name="system_shared_mem">
  <parameter name="derived_singleClockOperation" value="true" />
  <parameter name="derived_is_hardcopy" value="false" />
  <parameter
     name="deviceFeatures"
     value="ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 0 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 0 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 1 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 1 HARDCOPY 0 HAS_18_BIT_MULTS 1 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 1 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 1 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 1 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 0 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 1 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 1 HAS_DDB_FDI_SUPPORT 1 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 1 HAS_ERROR_DETECTION_SUPPORT 1 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 0 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 1 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 1 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 1 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 1 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 0 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 1 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 1 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 0 HAS_POWER_BINNING_LIMITS_DATA 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 1 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 1 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 1 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 0 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 1 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 0 HAS_VCCPD_POWER_RAIL 1 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 1 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 0 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_LOW_POWER_PART 0 IS_REVE_SILICON 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M10K_MEMORY 1 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 0 MLAB_MEMORY 1 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 0 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 1 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 1 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 1 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 SUPPORT_HIGH_SPEED_HPS 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 1 TRANSCEIVER_6G_BLOCK 1 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 1 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1" />
  <parameter name="autoInitializationFileName" value="system_shared_mem" />
  <parameter name="derived_gui_ram_block_type" value="Automatic" />
  <parameter name="enPRInitMode" value="false" />
  <parameter name="useShallowMemBlocks" value="false" />
  <parameter name="writable" value="true" />
  <parameter name="dualPort" value="true" />
  <parameter name="derived_set_addr_width2" value="7" />
  <parameter name="dataWidth" value="64" />
  <parameter name="allowInSystemMemoryContentEditor" value="false" />
  <parameter name="derived_set_addr_width" value="7" />
  <parameter name="derived_init_file_name" value="system_shared_mem.hex" />
  <parameter name="initializationFileName" value="onchip_mem.hex" />
  <parameter name="singleClockOperation" value="true" />
  <parameter name="derived_set_data_width2" value="64" />
  <parameter name="readDuringWriteMode" value="DONT_CARE" />
  <parameter name="blockType" value="AUTO" />
  <parameter name="derived_enableDiffWidth" value="false" />
  <parameter name="useNonDefaultInitFile" value="false" />
  <parameter name="resetrequest_enabled" value="true" />
  <parameter name="simMemInitOnlyFilename" value="0" />
  <parameter name="copyInitFile" value="false" />
  <parameter name="deviceFamily" value="Cyclone V" />
  <parameter name="simAllowMRAMContentsFile" value="false" />
  <parameter name="ecc_enabled" value="false" />
  <parameter name="derived_set_data_width" value="64" />
  <parameter name="instanceID" value="NONE" />
  <parameter name="memorySize" value="1024" />
  <parameter name="dataWidth2" value="32" />
  <parameter name="enableDiffWidth" value="false" />
  <parameter name="initMemContent" value="false" />
  <parameter name="slave1Latency" value="1" />
  <parameter name="slave2Latency" value="1" />
  <generatedFiles>
   <file
       path="/home/strahinja/data/faks/vezbe/IVS/vezbe/v1/code/dual_mp_shmem/system/synthesis/submodules/system_shared_mem.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/strahinja/tools/intelFPGA_lite/17.0/ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/altera_avalon_onchip_memory2_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="system" as="shared_mem" />
  <messages>
   <message level="Debug" culprit="system">queue size: 10 starting:altera_avalon_onchip_memory2 "submodules/system_shared_mem"</message>
   <message level="Info" culprit="shared_mem">Starting RTL generation for module 'system_shared_mem'</message>
   <message level="Info" culprit="shared_mem">  Generation command is [exec /home/strahinja/tools/intelFPGA_lite/17.0/quartus/linux64/perl/bin/perl -I /home/strahinja/tools/intelFPGA_lite/17.0/quartus/linux64/perl/lib -I /home/strahinja/tools/intelFPGA_lite/17.0/quartus/sopc_builder/bin/europa -I /home/strahinja/tools/intelFPGA_lite/17.0/quartus/sopc_builder/bin/perl_lib -I /home/strahinja/tools/intelFPGA_lite/17.0/quartus/sopc_builder/bin -I /home/strahinja/tools/intelFPGA_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/strahinja/tools/intelFPGA_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/strahinja/tools/intelFPGA_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=system_shared_mem --dir=/tmp/alt7480_9062133702958248901.dir/0049_shared_mem_gen/ --quartus_dir=/home/strahinja/tools/intelFPGA_lite/17.0/quartus --verilog --config=/tmp/alt7480_9062133702958248901.dir/0049_shared_mem_gen//system_shared_mem_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="shared_mem">Done RTL generation for module 'system_shared_mem'</message>
   <message level="Info" culprit="shared_mem"><![CDATA["<b>system</b>" instantiated <b>altera_avalon_onchip_memory2</b> "<b>shared_mem</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_mm_interconnect:17.0:AUTO_DEVICE=5CSEMA5F31C6,AUTO_DEVICE_FAMILY=Cyclone V,AUTO_DEVICE_SPEEDGRADE=,COMPOSE_CONTENTS=add_instance {cpu0_data_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {cpu0_data_master_translator} {AV_ADDRESS_W} {15};set_instance_parameter_value {cpu0_data_master_translator} {AV_DATA_W} {32};set_instance_parameter_value {cpu0_data_master_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {cpu0_data_master_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {cpu0_data_master_translator} {UAV_ADDRESS_W} {15};set_instance_parameter_value {cpu0_data_master_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {cpu0_data_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {cpu0_data_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {cpu0_data_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {cpu0_data_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {cpu0_data_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {cpu0_data_master_translator} {USE_READDATA} {1};set_instance_parameter_value {cpu0_data_master_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {cpu0_data_master_translator} {USE_READ} {1};set_instance_parameter_value {cpu0_data_master_translator} {USE_WRITE} {1};set_instance_parameter_value {cpu0_data_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {cpu0_data_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {cpu0_data_master_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {cpu0_data_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {cpu0_data_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {cpu0_data_master_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {cpu0_data_master_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {cpu0_data_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {cpu0_data_master_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {cpu0_data_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {cpu0_data_master_translator} {USE_LOCK} {0};set_instance_parameter_value {cpu0_data_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {cpu0_data_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {cpu0_data_master_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {cpu0_data_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {cpu0_data_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {cpu0_data_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {cpu0_data_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {cpu0_data_master_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {cpu0_data_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {cpu0_data_master_translator} {AV_BURSTBOUNDARIES} {1};set_instance_parameter_value {cpu0_data_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {cpu0_data_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {cpu0_data_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {cpu0_data_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {cpu0_data_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {cpu0_data_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {cpu0_data_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {cpu0_data_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {cpu0_data_master_translator} {SYNC_RESET} {0};add_instance {cpu0_instruction_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {cpu0_instruction_master_translator} {AV_ADDRESS_W} {15};set_instance_parameter_value {cpu0_instruction_master_translator} {AV_DATA_W} {32};set_instance_parameter_value {cpu0_instruction_master_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {cpu0_instruction_master_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {cpu0_instruction_master_translator} {UAV_ADDRESS_W} {15};set_instance_parameter_value {cpu0_instruction_master_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {cpu0_instruction_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {cpu0_instruction_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {cpu0_instruction_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {cpu0_instruction_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {cpu0_instruction_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {cpu0_instruction_master_translator} {USE_READDATA} {1};set_instance_parameter_value {cpu0_instruction_master_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {cpu0_instruction_master_translator} {USE_READ} {1};set_instance_parameter_value {cpu0_instruction_master_translator} {USE_WRITE} {0};set_instance_parameter_value {cpu0_instruction_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {cpu0_instruction_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {cpu0_instruction_master_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {cpu0_instruction_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {cpu0_instruction_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {cpu0_instruction_master_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {cpu0_instruction_master_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {cpu0_instruction_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {cpu0_instruction_master_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {cpu0_instruction_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {cpu0_instruction_master_translator} {USE_LOCK} {0};set_instance_parameter_value {cpu0_instruction_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {cpu0_instruction_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {cpu0_instruction_master_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {cpu0_instruction_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {cpu0_instruction_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {cpu0_instruction_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {cpu0_instruction_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {cpu0_instruction_master_translator} {AV_LINEWRAPBURSTS} {1};set_instance_parameter_value {cpu0_instruction_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {cpu0_instruction_master_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {cpu0_instruction_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {cpu0_instruction_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {cpu0_instruction_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {cpu0_instruction_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {cpu0_instruction_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {cpu0_instruction_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {cpu0_instruction_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {cpu0_instruction_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {cpu0_instruction_master_translator} {SYNC_RESET} {0};add_instance {cpu1_data_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {cpu1_data_master_translator} {AV_ADDRESS_W} {15};set_instance_parameter_value {cpu1_data_master_translator} {AV_DATA_W} {32};set_instance_parameter_value {cpu1_data_master_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {cpu1_data_master_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {cpu1_data_master_translator} {UAV_ADDRESS_W} {15};set_instance_parameter_value {cpu1_data_master_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {cpu1_data_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {cpu1_data_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {cpu1_data_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {cpu1_data_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {cpu1_data_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {cpu1_data_master_translator} {USE_READDATA} {1};set_instance_parameter_value {cpu1_data_master_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {cpu1_data_master_translator} {USE_READ} {1};set_instance_parameter_value {cpu1_data_master_translator} {USE_WRITE} {1};set_instance_parameter_value {cpu1_data_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {cpu1_data_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {cpu1_data_master_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {cpu1_data_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {cpu1_data_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {cpu1_data_master_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {cpu1_data_master_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {cpu1_data_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {cpu1_data_master_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {cpu1_data_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {cpu1_data_master_translator} {USE_LOCK} {0};set_instance_parameter_value {cpu1_data_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {cpu1_data_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {cpu1_data_master_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {cpu1_data_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {cpu1_data_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {cpu1_data_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {cpu1_data_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {cpu1_data_master_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {cpu1_data_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {cpu1_data_master_translator} {AV_BURSTBOUNDARIES} {1};set_instance_parameter_value {cpu1_data_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {cpu1_data_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {cpu1_data_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {cpu1_data_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {cpu1_data_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {cpu1_data_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {cpu1_data_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {cpu1_data_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {cpu1_data_master_translator} {SYNC_RESET} {0};add_instance {cpu1_instruction_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {cpu1_instruction_master_translator} {AV_ADDRESS_W} {15};set_instance_parameter_value {cpu1_instruction_master_translator} {AV_DATA_W} {32};set_instance_parameter_value {cpu1_instruction_master_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {cpu1_instruction_master_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {cpu1_instruction_master_translator} {UAV_ADDRESS_W} {15};set_instance_parameter_value {cpu1_instruction_master_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {cpu1_instruction_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {cpu1_instruction_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {cpu1_instruction_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {cpu1_instruction_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {cpu1_instruction_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {cpu1_instruction_master_translator} {USE_READDATA} {1};set_instance_parameter_value {cpu1_instruction_master_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {cpu1_instruction_master_translator} {USE_READ} {1};set_instance_parameter_value {cpu1_instruction_master_translator} {USE_WRITE} {0};set_instance_parameter_value {cpu1_instruction_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {cpu1_instruction_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {cpu1_instruction_master_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {cpu1_instruction_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {cpu1_instruction_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {cpu1_instruction_master_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {cpu1_instruction_master_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {cpu1_instruction_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {cpu1_instruction_master_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {cpu1_instruction_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {cpu1_instruction_master_translator} {USE_LOCK} {0};set_instance_parameter_value {cpu1_instruction_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {cpu1_instruction_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {cpu1_instruction_master_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {cpu1_instruction_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {cpu1_instruction_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {cpu1_instruction_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {cpu1_instruction_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {cpu1_instruction_master_translator} {AV_LINEWRAPBURSTS} {1};set_instance_parameter_value {cpu1_instruction_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {cpu1_instruction_master_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {cpu1_instruction_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {cpu1_instruction_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {cpu1_instruction_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {cpu1_instruction_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {cpu1_instruction_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {cpu1_instruction_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {cpu1_instruction_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {cpu1_instruction_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {cpu1_instruction_master_translator} {SYNC_RESET} {0};add_instance {cpu0_jtag_uart_avalon_jtag_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {cpu0_jtag_uart_avalon_jtag_slave_translator} {AV_ADDRESS_W} {1};set_instance_parameter_value {cpu0_jtag_uart_avalon_jtag_slave_translator} {AV_DATA_W} {32};set_instance_parameter_value {cpu0_jtag_uart_avalon_jtag_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {cpu0_jtag_uart_avalon_jtag_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {cpu0_jtag_uart_avalon_jtag_slave_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {cpu0_jtag_uart_avalon_jtag_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {cpu0_jtag_uart_avalon_jtag_slave_translator} {UAV_ADDRESS_W} {15};set_instance_parameter_value {cpu0_jtag_uart_avalon_jtag_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {cpu0_jtag_uart_avalon_jtag_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {cpu0_jtag_uart_avalon_jtag_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {cpu0_jtag_uart_avalon_jtag_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {cpu0_jtag_uart_avalon_jtag_slave_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {cpu0_jtag_uart_avalon_jtag_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {cpu0_jtag_uart_avalon_jtag_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {cpu0_jtag_uart_avalon_jtag_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {cpu0_jtag_uart_avalon_jtag_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {cpu0_jtag_uart_avalon_jtag_slave_translator} {USE_READ} {1};set_instance_parameter_value {cpu0_jtag_uart_avalon_jtag_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {cpu0_jtag_uart_avalon_jtag_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {cpu0_jtag_uart_avalon_jtag_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {cpu0_jtag_uart_avalon_jtag_slave_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {cpu0_jtag_uart_avalon_jtag_slave_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {cpu0_jtag_uart_avalon_jtag_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {cpu0_jtag_uart_avalon_jtag_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {cpu0_jtag_uart_avalon_jtag_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {cpu0_jtag_uart_avalon_jtag_slave_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {cpu0_jtag_uart_avalon_jtag_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {cpu0_jtag_uart_avalon_jtag_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {cpu0_jtag_uart_avalon_jtag_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {cpu0_jtag_uart_avalon_jtag_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {cpu0_jtag_uart_avalon_jtag_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {cpu0_jtag_uart_avalon_jtag_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {cpu0_jtag_uart_avalon_jtag_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {cpu0_jtag_uart_avalon_jtag_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {cpu0_jtag_uart_avalon_jtag_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {cpu0_jtag_uart_avalon_jtag_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {cpu0_jtag_uart_avalon_jtag_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {cpu0_jtag_uart_avalon_jtag_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {cpu0_jtag_uart_avalon_jtag_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {cpu0_jtag_uart_avalon_jtag_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {cpu0_jtag_uart_avalon_jtag_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {cpu0_jtag_uart_avalon_jtag_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {cpu0_jtag_uart_avalon_jtag_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {cpu0_jtag_uart_avalon_jtag_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {cpu0_jtag_uart_avalon_jtag_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {cpu0_jtag_uart_avalon_jtag_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {cpu0_jtag_uart_avalon_jtag_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {cpu0_jtag_uart_avalon_jtag_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {cpu0_jtag_uart_avalon_jtag_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {cpu0_jtag_uart_avalon_jtag_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {cpu0_jtag_uart_avalon_jtag_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {cpu0_jtag_uart_avalon_jtag_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {cpu0_jtag_uart_avalon_jtag_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {cpu0_debug_mem_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {cpu0_debug_mem_slave_translator} {AV_ADDRESS_W} {9};set_instance_parameter_value {cpu0_debug_mem_slave_translator} {AV_DATA_W} {32};set_instance_parameter_value {cpu0_debug_mem_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {cpu0_debug_mem_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {cpu0_debug_mem_slave_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {cpu0_debug_mem_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {cpu0_debug_mem_slave_translator} {UAV_ADDRESS_W} {15};set_instance_parameter_value {cpu0_debug_mem_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {cpu0_debug_mem_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {cpu0_debug_mem_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {cpu0_debug_mem_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {cpu0_debug_mem_slave_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {cpu0_debug_mem_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {cpu0_debug_mem_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {cpu0_debug_mem_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {cpu0_debug_mem_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {cpu0_debug_mem_slave_translator} {USE_READ} {1};set_instance_parameter_value {cpu0_debug_mem_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {cpu0_debug_mem_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {cpu0_debug_mem_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {cpu0_debug_mem_slave_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {cpu0_debug_mem_slave_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {cpu0_debug_mem_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {cpu0_debug_mem_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {cpu0_debug_mem_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {cpu0_debug_mem_slave_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {cpu0_debug_mem_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {cpu0_debug_mem_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {cpu0_debug_mem_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {cpu0_debug_mem_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {cpu0_debug_mem_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {cpu0_debug_mem_slave_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {cpu0_debug_mem_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {cpu0_debug_mem_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {cpu0_debug_mem_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {cpu0_debug_mem_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {cpu0_debug_mem_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {cpu0_debug_mem_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {cpu0_debug_mem_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {cpu0_debug_mem_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {cpu0_debug_mem_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {cpu0_debug_mem_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {cpu0_debug_mem_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {cpu0_debug_mem_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {cpu0_debug_mem_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {cpu0_debug_mem_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {cpu0_debug_mem_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {cpu0_debug_mem_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {cpu0_debug_mem_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {cpu0_debug_mem_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {cpu0_debug_mem_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {1};set_instance_parameter_value {cpu0_debug_mem_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {cpu0_debug_mem_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {cpu0_ocm_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {cpu0_ocm_s1_translator} {AV_ADDRESS_W} {11};set_instance_parameter_value {cpu0_ocm_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {cpu0_ocm_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {cpu0_ocm_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {cpu0_ocm_s1_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {cpu0_ocm_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {cpu0_ocm_s1_translator} {UAV_ADDRESS_W} {15};set_instance_parameter_value {cpu0_ocm_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {cpu0_ocm_s1_translator} {AV_READLATENCY} {1};set_instance_parameter_value {cpu0_ocm_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {cpu0_ocm_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {cpu0_ocm_s1_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {cpu0_ocm_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {cpu0_ocm_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {cpu0_ocm_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {cpu0_ocm_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {cpu0_ocm_s1_translator} {USE_READ} {0};set_instance_parameter_value {cpu0_ocm_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {cpu0_ocm_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {cpu0_ocm_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {cpu0_ocm_s1_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {cpu0_ocm_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {cpu0_ocm_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {cpu0_ocm_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {cpu0_ocm_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {cpu0_ocm_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {cpu0_ocm_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {cpu0_ocm_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {cpu0_ocm_s1_translator} {USE_AV_CLKEN} {1};set_instance_parameter_value {cpu0_ocm_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {cpu0_ocm_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {cpu0_ocm_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {cpu0_ocm_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {cpu0_ocm_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {cpu0_ocm_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {cpu0_ocm_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {cpu0_ocm_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {cpu0_ocm_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {cpu0_ocm_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {cpu0_ocm_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {cpu0_ocm_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {cpu0_ocm_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {cpu0_ocm_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {cpu0_ocm_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {cpu0_ocm_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {cpu0_ocm_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {cpu0_ocm_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {cpu0_ocm_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {cpu0_ocm_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {cpu0_ocm_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {cpu0_ocm_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {cpu0_ocm_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {cpu0_ocm_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {shared_mem_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {shared_mem_s1_translator} {AV_ADDRESS_W} {7};set_instance_parameter_value {shared_mem_s1_translator} {AV_DATA_W} {64};set_instance_parameter_value {shared_mem_s1_translator} {UAV_DATA_W} {64};set_instance_parameter_value {shared_mem_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {shared_mem_s1_translator} {AV_BYTEENABLE_W} {8};set_instance_parameter_value {shared_mem_s1_translator} {UAV_BYTEENABLE_W} {8};set_instance_parameter_value {shared_mem_s1_translator} {UAV_ADDRESS_W} {15};set_instance_parameter_value {shared_mem_s1_translator} {UAV_BURSTCOUNT_W} {4};set_instance_parameter_value {shared_mem_s1_translator} {AV_READLATENCY} {1};set_instance_parameter_value {shared_mem_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {shared_mem_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {shared_mem_s1_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {shared_mem_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {shared_mem_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {shared_mem_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {shared_mem_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {shared_mem_s1_translator} {USE_READ} {0};set_instance_parameter_value {shared_mem_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {shared_mem_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {shared_mem_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {shared_mem_s1_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {shared_mem_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {shared_mem_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {shared_mem_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {shared_mem_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {shared_mem_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {shared_mem_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {shared_mem_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {shared_mem_s1_translator} {USE_AV_CLKEN} {1};set_instance_parameter_value {shared_mem_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {shared_mem_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {shared_mem_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {shared_mem_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {shared_mem_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {shared_mem_s1_translator} {AV_SYMBOLS_PER_WORD} {8};set_instance_parameter_value {shared_mem_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {shared_mem_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {shared_mem_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {shared_mem_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {shared_mem_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {shared_mem_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {shared_mem_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {shared_mem_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {shared_mem_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {shared_mem_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {shared_mem_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {shared_mem_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {shared_mem_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {shared_mem_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {shared_mem_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {shared_mem_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {shared_mem_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {shared_mem_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {mutex_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {mutex_s1_translator} {AV_ADDRESS_W} {1};set_instance_parameter_value {mutex_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {mutex_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {mutex_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {mutex_s1_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {mutex_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {mutex_s1_translator} {UAV_ADDRESS_W} {15};set_instance_parameter_value {mutex_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {mutex_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {mutex_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {mutex_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {mutex_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {mutex_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {mutex_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {mutex_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {mutex_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {mutex_s1_translator} {USE_READ} {1};set_instance_parameter_value {mutex_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {mutex_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {mutex_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {mutex_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {mutex_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {mutex_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {mutex_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {mutex_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {mutex_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {mutex_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {mutex_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {mutex_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {mutex_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {mutex_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {mutex_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {mutex_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {mutex_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {mutex_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {mutex_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {mutex_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {mutex_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {mutex_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {mutex_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {mutex_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {mutex_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {mutex_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {mutex_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {mutex_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {mutex_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {mutex_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {mutex_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {mutex_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {mutex_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {mutex_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {mutex_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {mutex_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {cpu1_jtag_uart_avalon_jtag_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {cpu1_jtag_uart_avalon_jtag_slave_translator} {AV_ADDRESS_W} {1};set_instance_parameter_value {cpu1_jtag_uart_avalon_jtag_slave_translator} {AV_DATA_W} {32};set_instance_parameter_value {cpu1_jtag_uart_avalon_jtag_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {cpu1_jtag_uart_avalon_jtag_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {cpu1_jtag_uart_avalon_jtag_slave_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {cpu1_jtag_uart_avalon_jtag_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {cpu1_jtag_uart_avalon_jtag_slave_translator} {UAV_ADDRESS_W} {15};set_instance_parameter_value {cpu1_jtag_uart_avalon_jtag_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {cpu1_jtag_uart_avalon_jtag_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {cpu1_jtag_uart_avalon_jtag_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {cpu1_jtag_uart_avalon_jtag_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {cpu1_jtag_uart_avalon_jtag_slave_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {cpu1_jtag_uart_avalon_jtag_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {cpu1_jtag_uart_avalon_jtag_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {cpu1_jtag_uart_avalon_jtag_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {cpu1_jtag_uart_avalon_jtag_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {cpu1_jtag_uart_avalon_jtag_slave_translator} {USE_READ} {1};set_instance_parameter_value {cpu1_jtag_uart_avalon_jtag_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {cpu1_jtag_uart_avalon_jtag_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {cpu1_jtag_uart_avalon_jtag_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {cpu1_jtag_uart_avalon_jtag_slave_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {cpu1_jtag_uart_avalon_jtag_slave_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {cpu1_jtag_uart_avalon_jtag_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {cpu1_jtag_uart_avalon_jtag_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {cpu1_jtag_uart_avalon_jtag_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {cpu1_jtag_uart_avalon_jtag_slave_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {cpu1_jtag_uart_avalon_jtag_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {cpu1_jtag_uart_avalon_jtag_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {cpu1_jtag_uart_avalon_jtag_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {cpu1_jtag_uart_avalon_jtag_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {cpu1_jtag_uart_avalon_jtag_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {cpu1_jtag_uart_avalon_jtag_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {cpu1_jtag_uart_avalon_jtag_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {cpu1_jtag_uart_avalon_jtag_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {cpu1_jtag_uart_avalon_jtag_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {cpu1_jtag_uart_avalon_jtag_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {cpu1_jtag_uart_avalon_jtag_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {cpu1_jtag_uart_avalon_jtag_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {cpu1_jtag_uart_avalon_jtag_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {cpu1_jtag_uart_avalon_jtag_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {cpu1_jtag_uart_avalon_jtag_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {cpu1_jtag_uart_avalon_jtag_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {cpu1_jtag_uart_avalon_jtag_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {cpu1_jtag_uart_avalon_jtag_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {cpu1_jtag_uart_avalon_jtag_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {cpu1_jtag_uart_avalon_jtag_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {cpu1_jtag_uart_avalon_jtag_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {cpu1_jtag_uart_avalon_jtag_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {cpu1_jtag_uart_avalon_jtag_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {cpu1_jtag_uart_avalon_jtag_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {cpu1_jtag_uart_avalon_jtag_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {cpu1_jtag_uart_avalon_jtag_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {cpu1_jtag_uart_avalon_jtag_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {datagen_bus_translator} {altera_merlin_slave_translator};set_instance_parameter_value {datagen_bus_translator} {AV_ADDRESS_W} {8};set_instance_parameter_value {datagen_bus_translator} {AV_DATA_W} {32};set_instance_parameter_value {datagen_bus_translator} {UAV_DATA_W} {32};set_instance_parameter_value {datagen_bus_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {datagen_bus_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {datagen_bus_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {datagen_bus_translator} {UAV_ADDRESS_W} {15};set_instance_parameter_value {datagen_bus_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {datagen_bus_translator} {AV_READLATENCY} {0};set_instance_parameter_value {datagen_bus_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {datagen_bus_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {datagen_bus_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {datagen_bus_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {datagen_bus_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {datagen_bus_translator} {USE_READDATA} {1};set_instance_parameter_value {datagen_bus_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {datagen_bus_translator} {USE_READ} {1};set_instance_parameter_value {datagen_bus_translator} {USE_WRITE} {1};set_instance_parameter_value {datagen_bus_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {datagen_bus_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {datagen_bus_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {datagen_bus_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {datagen_bus_translator} {USE_ADDRESS} {1};set_instance_parameter_value {datagen_bus_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {datagen_bus_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {datagen_bus_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {datagen_bus_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {datagen_bus_translator} {USE_LOCK} {0};set_instance_parameter_value {datagen_bus_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {datagen_bus_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {datagen_bus_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {datagen_bus_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {datagen_bus_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {datagen_bus_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {datagen_bus_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {datagen_bus_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {datagen_bus_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {datagen_bus_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {datagen_bus_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {datagen_bus_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {datagen_bus_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {datagen_bus_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {datagen_bus_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {datagen_bus_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {datagen_bus_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {datagen_bus_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {datagen_bus_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {datagen_bus_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {datagen_bus_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {datagen_bus_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {datagen_bus_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {datagen_bus_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {datagen_bus_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {cpu1_debug_mem_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {cpu1_debug_mem_slave_translator} {AV_ADDRESS_W} {9};set_instance_parameter_value {cpu1_debug_mem_slave_translator} {AV_DATA_W} {32};set_instance_parameter_value {cpu1_debug_mem_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {cpu1_debug_mem_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {cpu1_debug_mem_slave_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {cpu1_debug_mem_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {cpu1_debug_mem_slave_translator} {UAV_ADDRESS_W} {15};set_instance_parameter_value {cpu1_debug_mem_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {cpu1_debug_mem_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {cpu1_debug_mem_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {cpu1_debug_mem_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {cpu1_debug_mem_slave_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {cpu1_debug_mem_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {cpu1_debug_mem_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {cpu1_debug_mem_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {cpu1_debug_mem_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {cpu1_debug_mem_slave_translator} {USE_READ} {1};set_instance_parameter_value {cpu1_debug_mem_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {cpu1_debug_mem_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {cpu1_debug_mem_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {cpu1_debug_mem_slave_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {cpu1_debug_mem_slave_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {cpu1_debug_mem_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {cpu1_debug_mem_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {cpu1_debug_mem_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {cpu1_debug_mem_slave_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {cpu1_debug_mem_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {cpu1_debug_mem_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {cpu1_debug_mem_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {cpu1_debug_mem_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {cpu1_debug_mem_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {cpu1_debug_mem_slave_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {cpu1_debug_mem_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {cpu1_debug_mem_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {cpu1_debug_mem_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {cpu1_debug_mem_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {cpu1_debug_mem_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {cpu1_debug_mem_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {cpu1_debug_mem_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {cpu1_debug_mem_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {cpu1_debug_mem_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {cpu1_debug_mem_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {cpu1_debug_mem_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {cpu1_debug_mem_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {cpu1_debug_mem_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {cpu1_debug_mem_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {cpu1_debug_mem_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {cpu1_debug_mem_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {cpu1_debug_mem_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {cpu1_debug_mem_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {cpu1_debug_mem_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {1};set_instance_parameter_value {cpu1_debug_mem_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {cpu1_debug_mem_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {cpu1_ocm_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {cpu1_ocm_s1_translator} {AV_ADDRESS_W} {11};set_instance_parameter_value {cpu1_ocm_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {cpu1_ocm_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {cpu1_ocm_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {cpu1_ocm_s1_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {cpu1_ocm_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {cpu1_ocm_s1_translator} {UAV_ADDRESS_W} {15};set_instance_parameter_value {cpu1_ocm_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {cpu1_ocm_s1_translator} {AV_READLATENCY} {1};set_instance_parameter_value {cpu1_ocm_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {cpu1_ocm_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {cpu1_ocm_s1_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {cpu1_ocm_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {cpu1_ocm_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {cpu1_ocm_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {cpu1_ocm_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {cpu1_ocm_s1_translator} {USE_READ} {0};set_instance_parameter_value {cpu1_ocm_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {cpu1_ocm_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {cpu1_ocm_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {cpu1_ocm_s1_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {cpu1_ocm_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {cpu1_ocm_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {cpu1_ocm_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {cpu1_ocm_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {cpu1_ocm_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {cpu1_ocm_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {cpu1_ocm_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {cpu1_ocm_s1_translator} {USE_AV_CLKEN} {1};set_instance_parameter_value {cpu1_ocm_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {cpu1_ocm_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {cpu1_ocm_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {cpu1_ocm_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {cpu1_ocm_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {cpu1_ocm_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {cpu1_ocm_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {cpu1_ocm_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {cpu1_ocm_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {cpu1_ocm_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {cpu1_ocm_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {cpu1_ocm_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {cpu1_ocm_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {cpu1_ocm_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {cpu1_ocm_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {cpu1_ocm_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {cpu1_ocm_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {cpu1_ocm_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {cpu1_ocm_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {cpu1_ocm_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {cpu1_ocm_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {cpu1_ocm_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {cpu1_ocm_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {cpu1_ocm_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {shared_mem_s2_translator} {altera_merlin_slave_translator};set_instance_parameter_value {shared_mem_s2_translator} {AV_ADDRESS_W} {7};set_instance_parameter_value {shared_mem_s2_translator} {AV_DATA_W} {64};set_instance_parameter_value {shared_mem_s2_translator} {UAV_DATA_W} {64};set_instance_parameter_value {shared_mem_s2_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {shared_mem_s2_translator} {AV_BYTEENABLE_W} {8};set_instance_parameter_value {shared_mem_s2_translator} {UAV_BYTEENABLE_W} {8};set_instance_parameter_value {shared_mem_s2_translator} {UAV_ADDRESS_W} {15};set_instance_parameter_value {shared_mem_s2_translator} {UAV_BURSTCOUNT_W} {4};set_instance_parameter_value {shared_mem_s2_translator} {AV_READLATENCY} {1};set_instance_parameter_value {shared_mem_s2_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {shared_mem_s2_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {shared_mem_s2_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {shared_mem_s2_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {shared_mem_s2_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {shared_mem_s2_translator} {USE_READDATA} {1};set_instance_parameter_value {shared_mem_s2_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {shared_mem_s2_translator} {USE_READ} {0};set_instance_parameter_value {shared_mem_s2_translator} {USE_WRITE} {1};set_instance_parameter_value {shared_mem_s2_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {shared_mem_s2_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {shared_mem_s2_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {shared_mem_s2_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {shared_mem_s2_translator} {USE_ADDRESS} {1};set_instance_parameter_value {shared_mem_s2_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {shared_mem_s2_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {shared_mem_s2_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {shared_mem_s2_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {shared_mem_s2_translator} {USE_LOCK} {0};set_instance_parameter_value {shared_mem_s2_translator} {USE_AV_CLKEN} {1};set_instance_parameter_value {shared_mem_s2_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {shared_mem_s2_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {shared_mem_s2_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {shared_mem_s2_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {shared_mem_s2_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {shared_mem_s2_translator} {AV_SYMBOLS_PER_WORD} {8};set_instance_parameter_value {shared_mem_s2_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {shared_mem_s2_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {shared_mem_s2_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {shared_mem_s2_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {shared_mem_s2_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {shared_mem_s2_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {shared_mem_s2_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {shared_mem_s2_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {shared_mem_s2_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {shared_mem_s2_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {shared_mem_s2_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {shared_mem_s2_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {shared_mem_s2_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {shared_mem_s2_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {shared_mem_s2_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {shared_mem_s2_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {shared_mem_s2_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {shared_mem_s2_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {cpu0_data_master_agent} {altera_merlin_master_agent};set_instance_parameter_value {cpu0_data_master_agent} {PKT_ORI_BURST_SIZE_H} {93};set_instance_parameter_value {cpu0_data_master_agent} {PKT_ORI_BURST_SIZE_L} {91};set_instance_parameter_value {cpu0_data_master_agent} {PKT_RESPONSE_STATUS_H} {90};set_instance_parameter_value {cpu0_data_master_agent} {PKT_RESPONSE_STATUS_L} {89};set_instance_parameter_value {cpu0_data_master_agent} {PKT_QOS_H} {72};set_instance_parameter_value {cpu0_data_master_agent} {PKT_QOS_L} {72};set_instance_parameter_value {cpu0_data_master_agent} {PKT_DATA_SIDEBAND_H} {70};set_instance_parameter_value {cpu0_data_master_agent} {PKT_DATA_SIDEBAND_L} {70};set_instance_parameter_value {cpu0_data_master_agent} {PKT_ADDR_SIDEBAND_H} {69};set_instance_parameter_value {cpu0_data_master_agent} {PKT_ADDR_SIDEBAND_L} {69};set_instance_parameter_value {cpu0_data_master_agent} {PKT_BURST_TYPE_H} {68};set_instance_parameter_value {cpu0_data_master_agent} {PKT_BURST_TYPE_L} {67};set_instance_parameter_value {cpu0_data_master_agent} {PKT_CACHE_H} {88};set_instance_parameter_value {cpu0_data_master_agent} {PKT_CACHE_L} {85};set_instance_parameter_value {cpu0_data_master_agent} {PKT_THREAD_ID_H} {81};set_instance_parameter_value {cpu0_data_master_agent} {PKT_THREAD_ID_L} {81};set_instance_parameter_value {cpu0_data_master_agent} {PKT_BURST_SIZE_H} {66};set_instance_parameter_value {cpu0_data_master_agent} {PKT_BURST_SIZE_L} {64};set_instance_parameter_value {cpu0_data_master_agent} {PKT_TRANS_EXCLUSIVE} {56};set_instance_parameter_value {cpu0_data_master_agent} {PKT_TRANS_LOCK} {55};set_instance_parameter_value {cpu0_data_master_agent} {PKT_BEGIN_BURST} {71};set_instance_parameter_value {cpu0_data_master_agent} {PKT_PROTECTION_H} {84};set_instance_parameter_value {cpu0_data_master_agent} {PKT_PROTECTION_L} {82};set_instance_parameter_value {cpu0_data_master_agent} {PKT_BURSTWRAP_H} {63};set_instance_parameter_value {cpu0_data_master_agent} {PKT_BURSTWRAP_L} {61};set_instance_parameter_value {cpu0_data_master_agent} {PKT_BYTE_CNT_H} {60};set_instance_parameter_value {cpu0_data_master_agent} {PKT_BYTE_CNT_L} {57};set_instance_parameter_value {cpu0_data_master_agent} {PKT_ADDR_H} {50};set_instance_parameter_value {cpu0_data_master_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {cpu0_data_master_agent} {PKT_TRANS_COMPRESSED_READ} {51};set_instance_parameter_value {cpu0_data_master_agent} {PKT_TRANS_POSTED} {52};set_instance_parameter_value {cpu0_data_master_agent} {PKT_TRANS_WRITE} {53};set_instance_parameter_value {cpu0_data_master_agent} {PKT_TRANS_READ} {54};set_instance_parameter_value {cpu0_data_master_agent} {PKT_DATA_H} {31};set_instance_parameter_value {cpu0_data_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {cpu0_data_master_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {cpu0_data_master_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {cpu0_data_master_agent} {PKT_SRC_ID_H} {76};set_instance_parameter_value {cpu0_data_master_agent} {PKT_SRC_ID_L} {73};set_instance_parameter_value {cpu0_data_master_agent} {PKT_DEST_ID_H} {80};set_instance_parameter_value {cpu0_data_master_agent} {PKT_DEST_ID_L} {77};set_instance_parameter_value {cpu0_data_master_agent} {ST_DATA_W} {94};set_instance_parameter_value {cpu0_data_master_agent} {ST_CHANNEL_W} {10};set_instance_parameter_value {cpu0_data_master_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {cpu0_data_master_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {cpu0_data_master_agent} {AV_BURSTBOUNDARIES} {1};set_instance_parameter_value {cpu0_data_master_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:77) src_id(76:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};set_instance_parameter_value {cpu0_data_master_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;cpu0_jtag_uart_avalon_jtag_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000005000&quot;
   end=&quot;0x00000000000005008&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;cpu0_debug_mem_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000004800&quot;
   end=&quot;0x00000000000005000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;cpu0_ocm_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000002000&quot;
   end=&quot;0x00000000000004000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;8&quot;
   name=&quot;shared_mem_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000005800&quot;
   end=&quot;0x00000000000005c00&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;7&quot;
   name=&quot;mutex_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000005008&quot;
   end=&quot;0x00000000000005010&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {cpu0_data_master_agent} {SUPPRESS_0_BYTEEN_RSP} {1};set_instance_parameter_value {cpu0_data_master_agent} {ID} {0};set_instance_parameter_value {cpu0_data_master_agent} {BURSTWRAP_VALUE} {7};set_instance_parameter_value {cpu0_data_master_agent} {CACHE_VALUE} {0};set_instance_parameter_value {cpu0_data_master_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {cpu0_data_master_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {cpu0_data_master_agent} {USE_WRITERESPONSE} {0};add_instance {cpu0_instruction_master_agent} {altera_merlin_master_agent};set_instance_parameter_value {cpu0_instruction_master_agent} {PKT_ORI_BURST_SIZE_H} {93};set_instance_parameter_value {cpu0_instruction_master_agent} {PKT_ORI_BURST_SIZE_L} {91};set_instance_parameter_value {cpu0_instruction_master_agent} {PKT_RESPONSE_STATUS_H} {90};set_instance_parameter_value {cpu0_instruction_master_agent} {PKT_RESPONSE_STATUS_L} {89};set_instance_parameter_value {cpu0_instruction_master_agent} {PKT_QOS_H} {72};set_instance_parameter_value {cpu0_instruction_master_agent} {PKT_QOS_L} {72};set_instance_parameter_value {cpu0_instruction_master_agent} {PKT_DATA_SIDEBAND_H} {70};set_instance_parameter_value {cpu0_instruction_master_agent} {PKT_DATA_SIDEBAND_L} {70};set_instance_parameter_value {cpu0_instruction_master_agent} {PKT_ADDR_SIDEBAND_H} {69};set_instance_parameter_value {cpu0_instruction_master_agent} {PKT_ADDR_SIDEBAND_L} {69};set_instance_parameter_value {cpu0_instruction_master_agent} {PKT_BURST_TYPE_H} {68};set_instance_parameter_value {cpu0_instruction_master_agent} {PKT_BURST_TYPE_L} {67};set_instance_parameter_value {cpu0_instruction_master_agent} {PKT_CACHE_H} {88};set_instance_parameter_value {cpu0_instruction_master_agent} {PKT_CACHE_L} {85};set_instance_parameter_value {cpu0_instruction_master_agent} {PKT_THREAD_ID_H} {81};set_instance_parameter_value {cpu0_instruction_master_agent} {PKT_THREAD_ID_L} {81};set_instance_parameter_value {cpu0_instruction_master_agent} {PKT_BURST_SIZE_H} {66};set_instance_parameter_value {cpu0_instruction_master_agent} {PKT_BURST_SIZE_L} {64};set_instance_parameter_value {cpu0_instruction_master_agent} {PKT_TRANS_EXCLUSIVE} {56};set_instance_parameter_value {cpu0_instruction_master_agent} {PKT_TRANS_LOCK} {55};set_instance_parameter_value {cpu0_instruction_master_agent} {PKT_BEGIN_BURST} {71};set_instance_parameter_value {cpu0_instruction_master_agent} {PKT_PROTECTION_H} {84};set_instance_parameter_value {cpu0_instruction_master_agent} {PKT_PROTECTION_L} {82};set_instance_parameter_value {cpu0_instruction_master_agent} {PKT_BURSTWRAP_H} {63};set_instance_parameter_value {cpu0_instruction_master_agent} {PKT_BURSTWRAP_L} {61};set_instance_parameter_value {cpu0_instruction_master_agent} {PKT_BYTE_CNT_H} {60};set_instance_parameter_value {cpu0_instruction_master_agent} {PKT_BYTE_CNT_L} {57};set_instance_parameter_value {cpu0_instruction_master_agent} {PKT_ADDR_H} {50};set_instance_parameter_value {cpu0_instruction_master_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {cpu0_instruction_master_agent} {PKT_TRANS_COMPRESSED_READ} {51};set_instance_parameter_value {cpu0_instruction_master_agent} {PKT_TRANS_POSTED} {52};set_instance_parameter_value {cpu0_instruction_master_agent} {PKT_TRANS_WRITE} {53};set_instance_parameter_value {cpu0_instruction_master_agent} {PKT_TRANS_READ} {54};set_instance_parameter_value {cpu0_instruction_master_agent} {PKT_DATA_H} {31};set_instance_parameter_value {cpu0_instruction_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {cpu0_instruction_master_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {cpu0_instruction_master_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {cpu0_instruction_master_agent} {PKT_SRC_ID_H} {76};set_instance_parameter_value {cpu0_instruction_master_agent} {PKT_SRC_ID_L} {73};set_instance_parameter_value {cpu0_instruction_master_agent} {PKT_DEST_ID_H} {80};set_instance_parameter_value {cpu0_instruction_master_agent} {PKT_DEST_ID_L} {77};set_instance_parameter_value {cpu0_instruction_master_agent} {ST_DATA_W} {94};set_instance_parameter_value {cpu0_instruction_master_agent} {ST_CHANNEL_W} {10};set_instance_parameter_value {cpu0_instruction_master_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {cpu0_instruction_master_agent} {AV_LINEWRAPBURSTS} {1};set_instance_parameter_value {cpu0_instruction_master_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {cpu0_instruction_master_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:77) src_id(76:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};set_instance_parameter_value {cpu0_instruction_master_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;cpu0_jtag_uart_avalon_jtag_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000005000&quot;
   end=&quot;0x00000000000005008&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;cpu0_debug_mem_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000004800&quot;
   end=&quot;0x00000000000005000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;cpu0_ocm_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000002000&quot;
   end=&quot;0x00000000000004000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {cpu0_instruction_master_agent} {SUPPRESS_0_BYTEEN_RSP} {1};set_instance_parameter_value {cpu0_instruction_master_agent} {ID} {1};set_instance_parameter_value {cpu0_instruction_master_agent} {BURSTWRAP_VALUE} {3};set_instance_parameter_value {cpu0_instruction_master_agent} {CACHE_VALUE} {0};set_instance_parameter_value {cpu0_instruction_master_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {cpu0_instruction_master_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {cpu0_instruction_master_agent} {USE_WRITERESPONSE} {0};add_instance {cpu1_data_master_agent} {altera_merlin_master_agent};set_instance_parameter_value {cpu1_data_master_agent} {PKT_ORI_BURST_SIZE_H} {93};set_instance_parameter_value {cpu1_data_master_agent} {PKT_ORI_BURST_SIZE_L} {91};set_instance_parameter_value {cpu1_data_master_agent} {PKT_RESPONSE_STATUS_H} {90};set_instance_parameter_value {cpu1_data_master_agent} {PKT_RESPONSE_STATUS_L} {89};set_instance_parameter_value {cpu1_data_master_agent} {PKT_QOS_H} {72};set_instance_parameter_value {cpu1_data_master_agent} {PKT_QOS_L} {72};set_instance_parameter_value {cpu1_data_master_agent} {PKT_DATA_SIDEBAND_H} {70};set_instance_parameter_value {cpu1_data_master_agent} {PKT_DATA_SIDEBAND_L} {70};set_instance_parameter_value {cpu1_data_master_agent} {PKT_ADDR_SIDEBAND_H} {69};set_instance_parameter_value {cpu1_data_master_agent} {PKT_ADDR_SIDEBAND_L} {69};set_instance_parameter_value {cpu1_data_master_agent} {PKT_BURST_TYPE_H} {68};set_instance_parameter_value {cpu1_data_master_agent} {PKT_BURST_TYPE_L} {67};set_instance_parameter_value {cpu1_data_master_agent} {PKT_CACHE_H} {88};set_instance_parameter_value {cpu1_data_master_agent} {PKT_CACHE_L} {85};set_instance_parameter_value {cpu1_data_master_agent} {PKT_THREAD_ID_H} {81};set_instance_parameter_value {cpu1_data_master_agent} {PKT_THREAD_ID_L} {81};set_instance_parameter_value {cpu1_data_master_agent} {PKT_BURST_SIZE_H} {66};set_instance_parameter_value {cpu1_data_master_agent} {PKT_BURST_SIZE_L} {64};set_instance_parameter_value {cpu1_data_master_agent} {PKT_TRANS_EXCLUSIVE} {56};set_instance_parameter_value {cpu1_data_master_agent} {PKT_TRANS_LOCK} {55};set_instance_parameter_value {cpu1_data_master_agent} {PKT_BEGIN_BURST} {71};set_instance_parameter_value {cpu1_data_master_agent} {PKT_PROTECTION_H} {84};set_instance_parameter_value {cpu1_data_master_agent} {PKT_PROTECTION_L} {82};set_instance_parameter_value {cpu1_data_master_agent} {PKT_BURSTWRAP_H} {63};set_instance_parameter_value {cpu1_data_master_agent} {PKT_BURSTWRAP_L} {61};set_instance_parameter_value {cpu1_data_master_agent} {PKT_BYTE_CNT_H} {60};set_instance_parameter_value {cpu1_data_master_agent} {PKT_BYTE_CNT_L} {57};set_instance_parameter_value {cpu1_data_master_agent} {PKT_ADDR_H} {50};set_instance_parameter_value {cpu1_data_master_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {cpu1_data_master_agent} {PKT_TRANS_COMPRESSED_READ} {51};set_instance_parameter_value {cpu1_data_master_agent} {PKT_TRANS_POSTED} {52};set_instance_parameter_value {cpu1_data_master_agent} {PKT_TRANS_WRITE} {53};set_instance_parameter_value {cpu1_data_master_agent} {PKT_TRANS_READ} {54};set_instance_parameter_value {cpu1_data_master_agent} {PKT_DATA_H} {31};set_instance_parameter_value {cpu1_data_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {cpu1_data_master_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {cpu1_data_master_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {cpu1_data_master_agent} {PKT_SRC_ID_H} {76};set_instance_parameter_value {cpu1_data_master_agent} {PKT_SRC_ID_L} {73};set_instance_parameter_value {cpu1_data_master_agent} {PKT_DEST_ID_H} {80};set_instance_parameter_value {cpu1_data_master_agent} {PKT_DEST_ID_L} {77};set_instance_parameter_value {cpu1_data_master_agent} {ST_DATA_W} {94};set_instance_parameter_value {cpu1_data_master_agent} {ST_CHANNEL_W} {10};set_instance_parameter_value {cpu1_data_master_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {cpu1_data_master_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {cpu1_data_master_agent} {AV_BURSTBOUNDARIES} {1};set_instance_parameter_value {cpu1_data_master_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:77) src_id(76:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};set_instance_parameter_value {cpu1_data_master_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;7&quot;
   name=&quot;mutex_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000005008&quot;
   end=&quot;0x00000000000005010&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;4&quot;
   name=&quot;cpu1_jtag_uart_avalon_jtag_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000005000&quot;
   end=&quot;0x00000000000005008&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;6&quot;
   name=&quot;datagen_bus_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000001c00&quot;
   end=&quot;0x00000000000002000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;3&quot;
   name=&quot;cpu1_debug_mem_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000004800&quot;
   end=&quot;0x00000000000005000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;5&quot;
   name=&quot;cpu1_ocm_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000002000&quot;
   end=&quot;0x00000000000004000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;9&quot;
   name=&quot;shared_mem_s2_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000005800&quot;
   end=&quot;0x00000000000005c00&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {cpu1_data_master_agent} {SUPPRESS_0_BYTEEN_RSP} {1};set_instance_parameter_value {cpu1_data_master_agent} {ID} {2};set_instance_parameter_value {cpu1_data_master_agent} {BURSTWRAP_VALUE} {7};set_instance_parameter_value {cpu1_data_master_agent} {CACHE_VALUE} {0};set_instance_parameter_value {cpu1_data_master_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {cpu1_data_master_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {cpu1_data_master_agent} {USE_WRITERESPONSE} {0};add_instance {cpu1_instruction_master_agent} {altera_merlin_master_agent};set_instance_parameter_value {cpu1_instruction_master_agent} {PKT_ORI_BURST_SIZE_H} {93};set_instance_parameter_value {cpu1_instruction_master_agent} {PKT_ORI_BURST_SIZE_L} {91};set_instance_parameter_value {cpu1_instruction_master_agent} {PKT_RESPONSE_STATUS_H} {90};set_instance_parameter_value {cpu1_instruction_master_agent} {PKT_RESPONSE_STATUS_L} {89};set_instance_parameter_value {cpu1_instruction_master_agent} {PKT_QOS_H} {72};set_instance_parameter_value {cpu1_instruction_master_agent} {PKT_QOS_L} {72};set_instance_parameter_value {cpu1_instruction_master_agent} {PKT_DATA_SIDEBAND_H} {70};set_instance_parameter_value {cpu1_instruction_master_agent} {PKT_DATA_SIDEBAND_L} {70};set_instance_parameter_value {cpu1_instruction_master_agent} {PKT_ADDR_SIDEBAND_H} {69};set_instance_parameter_value {cpu1_instruction_master_agent} {PKT_ADDR_SIDEBAND_L} {69};set_instance_parameter_value {cpu1_instruction_master_agent} {PKT_BURST_TYPE_H} {68};set_instance_parameter_value {cpu1_instruction_master_agent} {PKT_BURST_TYPE_L} {67};set_instance_parameter_value {cpu1_instruction_master_agent} {PKT_CACHE_H} {88};set_instance_parameter_value {cpu1_instruction_master_agent} {PKT_CACHE_L} {85};set_instance_parameter_value {cpu1_instruction_master_agent} {PKT_THREAD_ID_H} {81};set_instance_parameter_value {cpu1_instruction_master_agent} {PKT_THREAD_ID_L} {81};set_instance_parameter_value {cpu1_instruction_master_agent} {PKT_BURST_SIZE_H} {66};set_instance_parameter_value {cpu1_instruction_master_agent} {PKT_BURST_SIZE_L} {64};set_instance_parameter_value {cpu1_instruction_master_agent} {PKT_TRANS_EXCLUSIVE} {56};set_instance_parameter_value {cpu1_instruction_master_agent} {PKT_TRANS_LOCK} {55};set_instance_parameter_value {cpu1_instruction_master_agent} {PKT_BEGIN_BURST} {71};set_instance_parameter_value {cpu1_instruction_master_agent} {PKT_PROTECTION_H} {84};set_instance_parameter_value {cpu1_instruction_master_agent} {PKT_PROTECTION_L} {82};set_instance_parameter_value {cpu1_instruction_master_agent} {PKT_BURSTWRAP_H} {63};set_instance_parameter_value {cpu1_instruction_master_agent} {PKT_BURSTWRAP_L} {61};set_instance_parameter_value {cpu1_instruction_master_agent} {PKT_BYTE_CNT_H} {60};set_instance_parameter_value {cpu1_instruction_master_agent} {PKT_BYTE_CNT_L} {57};set_instance_parameter_value {cpu1_instruction_master_agent} {PKT_ADDR_H} {50};set_instance_parameter_value {cpu1_instruction_master_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {cpu1_instruction_master_agent} {PKT_TRANS_COMPRESSED_READ} {51};set_instance_parameter_value {cpu1_instruction_master_agent} {PKT_TRANS_POSTED} {52};set_instance_parameter_value {cpu1_instruction_master_agent} {PKT_TRANS_WRITE} {53};set_instance_parameter_value {cpu1_instruction_master_agent} {PKT_TRANS_READ} {54};set_instance_parameter_value {cpu1_instruction_master_agent} {PKT_DATA_H} {31};set_instance_parameter_value {cpu1_instruction_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {cpu1_instruction_master_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {cpu1_instruction_master_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {cpu1_instruction_master_agent} {PKT_SRC_ID_H} {76};set_instance_parameter_value {cpu1_instruction_master_agent} {PKT_SRC_ID_L} {73};set_instance_parameter_value {cpu1_instruction_master_agent} {PKT_DEST_ID_H} {80};set_instance_parameter_value {cpu1_instruction_master_agent} {PKT_DEST_ID_L} {77};set_instance_parameter_value {cpu1_instruction_master_agent} {ST_DATA_W} {94};set_instance_parameter_value {cpu1_instruction_master_agent} {ST_CHANNEL_W} {10};set_instance_parameter_value {cpu1_instruction_master_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {cpu1_instruction_master_agent} {AV_LINEWRAPBURSTS} {1};set_instance_parameter_value {cpu1_instruction_master_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {cpu1_instruction_master_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:77) src_id(76:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};set_instance_parameter_value {cpu1_instruction_master_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;5&quot;
   name=&quot;cpu1_ocm_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000002000&quot;
   end=&quot;0x00000000000004000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;4&quot;
   name=&quot;cpu1_jtag_uart_avalon_jtag_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000005000&quot;
   end=&quot;0x00000000000005008&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;3&quot;
   name=&quot;cpu1_debug_mem_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000004800&quot;
   end=&quot;0x00000000000005000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {cpu1_instruction_master_agent} {SUPPRESS_0_BYTEEN_RSP} {1};set_instance_parameter_value {cpu1_instruction_master_agent} {ID} {3};set_instance_parameter_value {cpu1_instruction_master_agent} {BURSTWRAP_VALUE} {3};set_instance_parameter_value {cpu1_instruction_master_agent} {CACHE_VALUE} {0};set_instance_parameter_value {cpu1_instruction_master_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {cpu1_instruction_master_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {cpu1_instruction_master_agent} {USE_WRITERESPONSE} {0};add_instance {cpu0_jtag_uart_avalon_jtag_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {cpu0_jtag_uart_avalon_jtag_slave_agent} {PKT_ORI_BURST_SIZE_H} {93};set_instance_parameter_value {cpu0_jtag_uart_avalon_jtag_slave_agent} {PKT_ORI_BURST_SIZE_L} {91};set_instance_parameter_value {cpu0_jtag_uart_avalon_jtag_slave_agent} {PKT_RESPONSE_STATUS_H} {90};set_instance_parameter_value {cpu0_jtag_uart_avalon_jtag_slave_agent} {PKT_RESPONSE_STATUS_L} {89};set_instance_parameter_value {cpu0_jtag_uart_avalon_jtag_slave_agent} {PKT_BURST_SIZE_H} {66};set_instance_parameter_value {cpu0_jtag_uart_avalon_jtag_slave_agent} {PKT_BURST_SIZE_L} {64};set_instance_parameter_value {cpu0_jtag_uart_avalon_jtag_slave_agent} {PKT_TRANS_LOCK} {55};set_instance_parameter_value {cpu0_jtag_uart_avalon_jtag_slave_agent} {PKT_BEGIN_BURST} {71};set_instance_parameter_value {cpu0_jtag_uart_avalon_jtag_slave_agent} {PKT_PROTECTION_H} {84};set_instance_parameter_value {cpu0_jtag_uart_avalon_jtag_slave_agent} {PKT_PROTECTION_L} {82};set_instance_parameter_value {cpu0_jtag_uart_avalon_jtag_slave_agent} {PKT_BURSTWRAP_H} {63};set_instance_parameter_value {cpu0_jtag_uart_avalon_jtag_slave_agent} {PKT_BURSTWRAP_L} {61};set_instance_parameter_value {cpu0_jtag_uart_avalon_jtag_slave_agent} {PKT_BYTE_CNT_H} {60};set_instance_parameter_value {cpu0_jtag_uart_avalon_jtag_slave_agent} {PKT_BYTE_CNT_L} {57};set_instance_parameter_value {cpu0_jtag_uart_avalon_jtag_slave_agent} {PKT_ADDR_H} {50};set_instance_parameter_value {cpu0_jtag_uart_avalon_jtag_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {cpu0_jtag_uart_avalon_jtag_slave_agent} {PKT_TRANS_COMPRESSED_READ} {51};set_instance_parameter_value {cpu0_jtag_uart_avalon_jtag_slave_agent} {PKT_TRANS_POSTED} {52};set_instance_parameter_value {cpu0_jtag_uart_avalon_jtag_slave_agent} {PKT_TRANS_WRITE} {53};set_instance_parameter_value {cpu0_jtag_uart_avalon_jtag_slave_agent} {PKT_TRANS_READ} {54};set_instance_parameter_value {cpu0_jtag_uart_avalon_jtag_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {cpu0_jtag_uart_avalon_jtag_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {cpu0_jtag_uart_avalon_jtag_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {cpu0_jtag_uart_avalon_jtag_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {cpu0_jtag_uart_avalon_jtag_slave_agent} {PKT_SRC_ID_H} {76};set_instance_parameter_value {cpu0_jtag_uart_avalon_jtag_slave_agent} {PKT_SRC_ID_L} {73};set_instance_parameter_value {cpu0_jtag_uart_avalon_jtag_slave_agent} {PKT_DEST_ID_H} {80};set_instance_parameter_value {cpu0_jtag_uart_avalon_jtag_slave_agent} {PKT_DEST_ID_L} {77};set_instance_parameter_value {cpu0_jtag_uart_avalon_jtag_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {cpu0_jtag_uart_avalon_jtag_slave_agent} {ST_CHANNEL_W} {10};set_instance_parameter_value {cpu0_jtag_uart_avalon_jtag_slave_agent} {ST_DATA_W} {94};set_instance_parameter_value {cpu0_jtag_uart_avalon_jtag_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {cpu0_jtag_uart_avalon_jtag_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {cpu0_jtag_uart_avalon_jtag_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {cpu0_jtag_uart_avalon_jtag_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:77) src_id(76:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};set_instance_parameter_value {cpu0_jtag_uart_avalon_jtag_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {cpu0_jtag_uart_avalon_jtag_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {cpu0_jtag_uart_avalon_jtag_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {cpu0_jtag_uart_avalon_jtag_slave_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {cpu0_jtag_uart_avalon_jtag_slave_agent} {ID} {1};set_instance_parameter_value {cpu0_jtag_uart_avalon_jtag_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {cpu0_jtag_uart_avalon_jtag_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {cpu0_jtag_uart_avalon_jtag_slave_agent} {ECC_ENABLE} {0};add_instance {cpu0_jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {cpu0_jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {cpu0_jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {95};set_instance_parameter_value {cpu0_jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {cpu0_jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {cpu0_jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {cpu0_jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {cpu0_jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {cpu0_jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {cpu0_jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {cpu0_jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {cpu0_jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {cpu0_jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {cpu0_jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {cpu0_jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {cpu0_debug_mem_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {cpu0_debug_mem_slave_agent} {PKT_ORI_BURST_SIZE_H} {93};set_instance_parameter_value {cpu0_debug_mem_slave_agent} {PKT_ORI_BURST_SIZE_L} {91};set_instance_parameter_value {cpu0_debug_mem_slave_agent} {PKT_RESPONSE_STATUS_H} {90};set_instance_parameter_value {cpu0_debug_mem_slave_agent} {PKT_RESPONSE_STATUS_L} {89};set_instance_parameter_value {cpu0_debug_mem_slave_agent} {PKT_BURST_SIZE_H} {66};set_instance_parameter_value {cpu0_debug_mem_slave_agent} {PKT_BURST_SIZE_L} {64};set_instance_parameter_value {cpu0_debug_mem_slave_agent} {PKT_TRANS_LOCK} {55};set_instance_parameter_value {cpu0_debug_mem_slave_agent} {PKT_BEGIN_BURST} {71};set_instance_parameter_value {cpu0_debug_mem_slave_agent} {PKT_PROTECTION_H} {84};set_instance_parameter_value {cpu0_debug_mem_slave_agent} {PKT_PROTECTION_L} {82};set_instance_parameter_value {cpu0_debug_mem_slave_agent} {PKT_BURSTWRAP_H} {63};set_instance_parameter_value {cpu0_debug_mem_slave_agent} {PKT_BURSTWRAP_L} {61};set_instance_parameter_value {cpu0_debug_mem_slave_agent} {PKT_BYTE_CNT_H} {60};set_instance_parameter_value {cpu0_debug_mem_slave_agent} {PKT_BYTE_CNT_L} {57};set_instance_parameter_value {cpu0_debug_mem_slave_agent} {PKT_ADDR_H} {50};set_instance_parameter_value {cpu0_debug_mem_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {cpu0_debug_mem_slave_agent} {PKT_TRANS_COMPRESSED_READ} {51};set_instance_parameter_value {cpu0_debug_mem_slave_agent} {PKT_TRANS_POSTED} {52};set_instance_parameter_value {cpu0_debug_mem_slave_agent} {PKT_TRANS_WRITE} {53};set_instance_parameter_value {cpu0_debug_mem_slave_agent} {PKT_TRANS_READ} {54};set_instance_parameter_value {cpu0_debug_mem_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {cpu0_debug_mem_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {cpu0_debug_mem_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {cpu0_debug_mem_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {cpu0_debug_mem_slave_agent} {PKT_SRC_ID_H} {76};set_instance_parameter_value {cpu0_debug_mem_slave_agent} {PKT_SRC_ID_L} {73};set_instance_parameter_value {cpu0_debug_mem_slave_agent} {PKT_DEST_ID_H} {80};set_instance_parameter_value {cpu0_debug_mem_slave_agent} {PKT_DEST_ID_L} {77};set_instance_parameter_value {cpu0_debug_mem_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {cpu0_debug_mem_slave_agent} {ST_CHANNEL_W} {10};set_instance_parameter_value {cpu0_debug_mem_slave_agent} {ST_DATA_W} {94};set_instance_parameter_value {cpu0_debug_mem_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {cpu0_debug_mem_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {cpu0_debug_mem_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {cpu0_debug_mem_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:77) src_id(76:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};set_instance_parameter_value {cpu0_debug_mem_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {cpu0_debug_mem_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {cpu0_debug_mem_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {cpu0_debug_mem_slave_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {cpu0_debug_mem_slave_agent} {ID} {0};set_instance_parameter_value {cpu0_debug_mem_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {cpu0_debug_mem_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {cpu0_debug_mem_slave_agent} {ECC_ENABLE} {0};add_instance {cpu0_debug_mem_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {cpu0_debug_mem_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {cpu0_debug_mem_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {95};set_instance_parameter_value {cpu0_debug_mem_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {cpu0_debug_mem_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {cpu0_debug_mem_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {cpu0_debug_mem_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {cpu0_debug_mem_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {cpu0_debug_mem_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {cpu0_debug_mem_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {cpu0_debug_mem_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {cpu0_debug_mem_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {cpu0_debug_mem_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {cpu0_debug_mem_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {cpu0_debug_mem_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {cpu0_ocm_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {cpu0_ocm_s1_agent} {PKT_ORI_BURST_SIZE_H} {93};set_instance_parameter_value {cpu0_ocm_s1_agent} {PKT_ORI_BURST_SIZE_L} {91};set_instance_parameter_value {cpu0_ocm_s1_agent} {PKT_RESPONSE_STATUS_H} {90};set_instance_parameter_value {cpu0_ocm_s1_agent} {PKT_RESPONSE_STATUS_L} {89};set_instance_parameter_value {cpu0_ocm_s1_agent} {PKT_BURST_SIZE_H} {66};set_instance_parameter_value {cpu0_ocm_s1_agent} {PKT_BURST_SIZE_L} {64};set_instance_parameter_value {cpu0_ocm_s1_agent} {PKT_TRANS_LOCK} {55};set_instance_parameter_value {cpu0_ocm_s1_agent} {PKT_BEGIN_BURST} {71};set_instance_parameter_value {cpu0_ocm_s1_agent} {PKT_PROTECTION_H} {84};set_instance_parameter_value {cpu0_ocm_s1_agent} {PKT_PROTECTION_L} {82};set_instance_parameter_value {cpu0_ocm_s1_agent} {PKT_BURSTWRAP_H} {63};set_instance_parameter_value {cpu0_ocm_s1_agent} {PKT_BURSTWRAP_L} {61};set_instance_parameter_value {cpu0_ocm_s1_agent} {PKT_BYTE_CNT_H} {60};set_instance_parameter_value {cpu0_ocm_s1_agent} {PKT_BYTE_CNT_L} {57};set_instance_parameter_value {cpu0_ocm_s1_agent} {PKT_ADDR_H} {50};set_instance_parameter_value {cpu0_ocm_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {cpu0_ocm_s1_agent} {PKT_TRANS_COMPRESSED_READ} {51};set_instance_parameter_value {cpu0_ocm_s1_agent} {PKT_TRANS_POSTED} {52};set_instance_parameter_value {cpu0_ocm_s1_agent} {PKT_TRANS_WRITE} {53};set_instance_parameter_value {cpu0_ocm_s1_agent} {PKT_TRANS_READ} {54};set_instance_parameter_value {cpu0_ocm_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {cpu0_ocm_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {cpu0_ocm_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {cpu0_ocm_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {cpu0_ocm_s1_agent} {PKT_SRC_ID_H} {76};set_instance_parameter_value {cpu0_ocm_s1_agent} {PKT_SRC_ID_L} {73};set_instance_parameter_value {cpu0_ocm_s1_agent} {PKT_DEST_ID_H} {80};set_instance_parameter_value {cpu0_ocm_s1_agent} {PKT_DEST_ID_L} {77};set_instance_parameter_value {cpu0_ocm_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {cpu0_ocm_s1_agent} {ST_CHANNEL_W} {10};set_instance_parameter_value {cpu0_ocm_s1_agent} {ST_DATA_W} {94};set_instance_parameter_value {cpu0_ocm_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {cpu0_ocm_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {cpu0_ocm_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {cpu0_ocm_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:77) src_id(76:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};set_instance_parameter_value {cpu0_ocm_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {cpu0_ocm_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {cpu0_ocm_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {cpu0_ocm_s1_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {cpu0_ocm_s1_agent} {ID} {2};set_instance_parameter_value {cpu0_ocm_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {cpu0_ocm_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {cpu0_ocm_s1_agent} {ECC_ENABLE} {0};add_instance {cpu0_ocm_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {cpu0_ocm_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {cpu0_ocm_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {95};set_instance_parameter_value {cpu0_ocm_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {cpu0_ocm_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {cpu0_ocm_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {cpu0_ocm_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {cpu0_ocm_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {cpu0_ocm_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {cpu0_ocm_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {cpu0_ocm_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {cpu0_ocm_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {cpu0_ocm_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {cpu0_ocm_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {cpu0_ocm_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {shared_mem_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {shared_mem_s1_agent} {PKT_ORI_BURST_SIZE_H} {129};set_instance_parameter_value {shared_mem_s1_agent} {PKT_ORI_BURST_SIZE_L} {127};set_instance_parameter_value {shared_mem_s1_agent} {PKT_RESPONSE_STATUS_H} {126};set_instance_parameter_value {shared_mem_s1_agent} {PKT_RESPONSE_STATUS_L} {125};set_instance_parameter_value {shared_mem_s1_agent} {PKT_BURST_SIZE_H} {102};set_instance_parameter_value {shared_mem_s1_agent} {PKT_BURST_SIZE_L} {100};set_instance_parameter_value {shared_mem_s1_agent} {PKT_TRANS_LOCK} {91};set_instance_parameter_value {shared_mem_s1_agent} {PKT_BEGIN_BURST} {107};set_instance_parameter_value {shared_mem_s1_agent} {PKT_PROTECTION_H} {120};set_instance_parameter_value {shared_mem_s1_agent} {PKT_PROTECTION_L} {118};set_instance_parameter_value {shared_mem_s1_agent} {PKT_BURSTWRAP_H} {99};set_instance_parameter_value {shared_mem_s1_agent} {PKT_BURSTWRAP_L} {97};set_instance_parameter_value {shared_mem_s1_agent} {PKT_BYTE_CNT_H} {96};set_instance_parameter_value {shared_mem_s1_agent} {PKT_BYTE_CNT_L} {93};set_instance_parameter_value {shared_mem_s1_agent} {PKT_ADDR_H} {86};set_instance_parameter_value {shared_mem_s1_agent} {PKT_ADDR_L} {72};set_instance_parameter_value {shared_mem_s1_agent} {PKT_TRANS_COMPRESSED_READ} {87};set_instance_parameter_value {shared_mem_s1_agent} {PKT_TRANS_POSTED} {88};set_instance_parameter_value {shared_mem_s1_agent} {PKT_TRANS_WRITE} {89};set_instance_parameter_value {shared_mem_s1_agent} {PKT_TRANS_READ} {90};set_instance_parameter_value {shared_mem_s1_agent} {PKT_DATA_H} {63};set_instance_parameter_value {shared_mem_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {shared_mem_s1_agent} {PKT_BYTEEN_H} {71};set_instance_parameter_value {shared_mem_s1_agent} {PKT_BYTEEN_L} {64};set_instance_parameter_value {shared_mem_s1_agent} {PKT_SRC_ID_H} {112};set_instance_parameter_value {shared_mem_s1_agent} {PKT_SRC_ID_L} {109};set_instance_parameter_value {shared_mem_s1_agent} {PKT_DEST_ID_H} {116};set_instance_parameter_value {shared_mem_s1_agent} {PKT_DEST_ID_L} {113};set_instance_parameter_value {shared_mem_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {shared_mem_s1_agent} {ST_CHANNEL_W} {10};set_instance_parameter_value {shared_mem_s1_agent} {ST_DATA_W} {130};set_instance_parameter_value {shared_mem_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {shared_mem_s1_agent} {AVS_BURSTCOUNT_W} {4};set_instance_parameter_value {shared_mem_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {shared_mem_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(129:127) response_status(126:125) cache(124:121) protection(120:118) thread_id(117) dest_id(116:113) src_id(112:109) qos(108) begin_burst(107) data_sideband(106) addr_sideband(105) burst_type(104:103) burst_size(102:100) burstwrap(99:97) byte_cnt(96:93) trans_exclusive(92) trans_lock(91) trans_read(90) trans_write(89) trans_posted(88) trans_compressed_read(87) addr(86:72) byteen(71:64) data(63:0)};set_instance_parameter_value {shared_mem_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {shared_mem_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {shared_mem_s1_agent} {MAX_BYTE_CNT} {8};set_instance_parameter_value {shared_mem_s1_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {shared_mem_s1_agent} {ID} {8};set_instance_parameter_value {shared_mem_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {shared_mem_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {shared_mem_s1_agent} {ECC_ENABLE} {0};add_instance {shared_mem_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {shared_mem_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {shared_mem_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {131};set_instance_parameter_value {shared_mem_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {shared_mem_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {shared_mem_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {shared_mem_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {shared_mem_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {shared_mem_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {shared_mem_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {shared_mem_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {shared_mem_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {shared_mem_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {shared_mem_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {shared_mem_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {mutex_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {mutex_s1_agent} {PKT_ORI_BURST_SIZE_H} {93};set_instance_parameter_value {mutex_s1_agent} {PKT_ORI_BURST_SIZE_L} {91};set_instance_parameter_value {mutex_s1_agent} {PKT_RESPONSE_STATUS_H} {90};set_instance_parameter_value {mutex_s1_agent} {PKT_RESPONSE_STATUS_L} {89};set_instance_parameter_value {mutex_s1_agent} {PKT_BURST_SIZE_H} {66};set_instance_parameter_value {mutex_s1_agent} {PKT_BURST_SIZE_L} {64};set_instance_parameter_value {mutex_s1_agent} {PKT_TRANS_LOCK} {55};set_instance_parameter_value {mutex_s1_agent} {PKT_BEGIN_BURST} {71};set_instance_parameter_value {mutex_s1_agent} {PKT_PROTECTION_H} {84};set_instance_parameter_value {mutex_s1_agent} {PKT_PROTECTION_L} {82};set_instance_parameter_value {mutex_s1_agent} {PKT_BURSTWRAP_H} {63};set_instance_parameter_value {mutex_s1_agent} {PKT_BURSTWRAP_L} {61};set_instance_parameter_value {mutex_s1_agent} {PKT_BYTE_CNT_H} {60};set_instance_parameter_value {mutex_s1_agent} {PKT_BYTE_CNT_L} {57};set_instance_parameter_value {mutex_s1_agent} {PKT_ADDR_H} {50};set_instance_parameter_value {mutex_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {mutex_s1_agent} {PKT_TRANS_COMPRESSED_READ} {51};set_instance_parameter_value {mutex_s1_agent} {PKT_TRANS_POSTED} {52};set_instance_parameter_value {mutex_s1_agent} {PKT_TRANS_WRITE} {53};set_instance_parameter_value {mutex_s1_agent} {PKT_TRANS_READ} {54};set_instance_parameter_value {mutex_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {mutex_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {mutex_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {mutex_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {mutex_s1_agent} {PKT_SRC_ID_H} {76};set_instance_parameter_value {mutex_s1_agent} {PKT_SRC_ID_L} {73};set_instance_parameter_value {mutex_s1_agent} {PKT_DEST_ID_H} {80};set_instance_parameter_value {mutex_s1_agent} {PKT_DEST_ID_L} {77};set_instance_parameter_value {mutex_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {mutex_s1_agent} {ST_CHANNEL_W} {10};set_instance_parameter_value {mutex_s1_agent} {ST_DATA_W} {94};set_instance_parameter_value {mutex_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {mutex_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {mutex_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {mutex_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:77) src_id(76:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};set_instance_parameter_value {mutex_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {mutex_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {mutex_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {mutex_s1_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {mutex_s1_agent} {ID} {7};set_instance_parameter_value {mutex_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {mutex_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {mutex_s1_agent} {ECC_ENABLE} {0};add_instance {mutex_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {mutex_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mutex_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {95};set_instance_parameter_value {mutex_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {mutex_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {mutex_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {mutex_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {mutex_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {mutex_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {mutex_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {mutex_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {mutex_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {mutex_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {mutex_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {mutex_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {cpu1_jtag_uart_avalon_jtag_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {cpu1_jtag_uart_avalon_jtag_slave_agent} {PKT_ORI_BURST_SIZE_H} {93};set_instance_parameter_value {cpu1_jtag_uart_avalon_jtag_slave_agent} {PKT_ORI_BURST_SIZE_L} {91};set_instance_parameter_value {cpu1_jtag_uart_avalon_jtag_slave_agent} {PKT_RESPONSE_STATUS_H} {90};set_instance_parameter_value {cpu1_jtag_uart_avalon_jtag_slave_agent} {PKT_RESPONSE_STATUS_L} {89};set_instance_parameter_value {cpu1_jtag_uart_avalon_jtag_slave_agent} {PKT_BURST_SIZE_H} {66};set_instance_parameter_value {cpu1_jtag_uart_avalon_jtag_slave_agent} {PKT_BURST_SIZE_L} {64};set_instance_parameter_value {cpu1_jtag_uart_avalon_jtag_slave_agent} {PKT_TRANS_LOCK} {55};set_instance_parameter_value {cpu1_jtag_uart_avalon_jtag_slave_agent} {PKT_BEGIN_BURST} {71};set_instance_parameter_value {cpu1_jtag_uart_avalon_jtag_slave_agent} {PKT_PROTECTION_H} {84};set_instance_parameter_value {cpu1_jtag_uart_avalon_jtag_slave_agent} {PKT_PROTECTION_L} {82};set_instance_parameter_value {cpu1_jtag_uart_avalon_jtag_slave_agent} {PKT_BURSTWRAP_H} {63};set_instance_parameter_value {cpu1_jtag_uart_avalon_jtag_slave_agent} {PKT_BURSTWRAP_L} {61};set_instance_parameter_value {cpu1_jtag_uart_avalon_jtag_slave_agent} {PKT_BYTE_CNT_H} {60};set_instance_parameter_value {cpu1_jtag_uart_avalon_jtag_slave_agent} {PKT_BYTE_CNT_L} {57};set_instance_parameter_value {cpu1_jtag_uart_avalon_jtag_slave_agent} {PKT_ADDR_H} {50};set_instance_parameter_value {cpu1_jtag_uart_avalon_jtag_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {cpu1_jtag_uart_avalon_jtag_slave_agent} {PKT_TRANS_COMPRESSED_READ} {51};set_instance_parameter_value {cpu1_jtag_uart_avalon_jtag_slave_agent} {PKT_TRANS_POSTED} {52};set_instance_parameter_value {cpu1_jtag_uart_avalon_jtag_slave_agent} {PKT_TRANS_WRITE} {53};set_instance_parameter_value {cpu1_jtag_uart_avalon_jtag_slave_agent} {PKT_TRANS_READ} {54};set_instance_parameter_value {cpu1_jtag_uart_avalon_jtag_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {cpu1_jtag_uart_avalon_jtag_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {cpu1_jtag_uart_avalon_jtag_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {cpu1_jtag_uart_avalon_jtag_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {cpu1_jtag_uart_avalon_jtag_slave_agent} {PKT_SRC_ID_H} {76};set_instance_parameter_value {cpu1_jtag_uart_avalon_jtag_slave_agent} {PKT_SRC_ID_L} {73};set_instance_parameter_value {cpu1_jtag_uart_avalon_jtag_slave_agent} {PKT_DEST_ID_H} {80};set_instance_parameter_value {cpu1_jtag_uart_avalon_jtag_slave_agent} {PKT_DEST_ID_L} {77};set_instance_parameter_value {cpu1_jtag_uart_avalon_jtag_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {cpu1_jtag_uart_avalon_jtag_slave_agent} {ST_CHANNEL_W} {10};set_instance_parameter_value {cpu1_jtag_uart_avalon_jtag_slave_agent} {ST_DATA_W} {94};set_instance_parameter_value {cpu1_jtag_uart_avalon_jtag_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {cpu1_jtag_uart_avalon_jtag_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {cpu1_jtag_uart_avalon_jtag_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {cpu1_jtag_uart_avalon_jtag_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:77) src_id(76:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};set_instance_parameter_value {cpu1_jtag_uart_avalon_jtag_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {cpu1_jtag_uart_avalon_jtag_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {cpu1_jtag_uart_avalon_jtag_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {cpu1_jtag_uart_avalon_jtag_slave_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {cpu1_jtag_uart_avalon_jtag_slave_agent} {ID} {4};set_instance_parameter_value {cpu1_jtag_uart_avalon_jtag_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {cpu1_jtag_uart_avalon_jtag_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {cpu1_jtag_uart_avalon_jtag_slave_agent} {ECC_ENABLE} {0};add_instance {cpu1_jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {cpu1_jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {cpu1_jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {95};set_instance_parameter_value {cpu1_jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {cpu1_jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {cpu1_jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {cpu1_jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {cpu1_jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {cpu1_jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {cpu1_jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {cpu1_jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {cpu1_jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {cpu1_jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {cpu1_jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {cpu1_jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {datagen_bus_agent} {altera_merlin_slave_agent};set_instance_parameter_value {datagen_bus_agent} {PKT_ORI_BURST_SIZE_H} {93};set_instance_parameter_value {datagen_bus_agent} {PKT_ORI_BURST_SIZE_L} {91};set_instance_parameter_value {datagen_bus_agent} {PKT_RESPONSE_STATUS_H} {90};set_instance_parameter_value {datagen_bus_agent} {PKT_RESPONSE_STATUS_L} {89};set_instance_parameter_value {datagen_bus_agent} {PKT_BURST_SIZE_H} {66};set_instance_parameter_value {datagen_bus_agent} {PKT_BURST_SIZE_L} {64};set_instance_parameter_value {datagen_bus_agent} {PKT_TRANS_LOCK} {55};set_instance_parameter_value {datagen_bus_agent} {PKT_BEGIN_BURST} {71};set_instance_parameter_value {datagen_bus_agent} {PKT_PROTECTION_H} {84};set_instance_parameter_value {datagen_bus_agent} {PKT_PROTECTION_L} {82};set_instance_parameter_value {datagen_bus_agent} {PKT_BURSTWRAP_H} {63};set_instance_parameter_value {datagen_bus_agent} {PKT_BURSTWRAP_L} {61};set_instance_parameter_value {datagen_bus_agent} {PKT_BYTE_CNT_H} {60};set_instance_parameter_value {datagen_bus_agent} {PKT_BYTE_CNT_L} {57};set_instance_parameter_value {datagen_bus_agent} {PKT_ADDR_H} {50};set_instance_parameter_value {datagen_bus_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {datagen_bus_agent} {PKT_TRANS_COMPRESSED_READ} {51};set_instance_parameter_value {datagen_bus_agent} {PKT_TRANS_POSTED} {52};set_instance_parameter_value {datagen_bus_agent} {PKT_TRANS_WRITE} {53};set_instance_parameter_value {datagen_bus_agent} {PKT_TRANS_READ} {54};set_instance_parameter_value {datagen_bus_agent} {PKT_DATA_H} {31};set_instance_parameter_value {datagen_bus_agent} {PKT_DATA_L} {0};set_instance_parameter_value {datagen_bus_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {datagen_bus_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {datagen_bus_agent} {PKT_SRC_ID_H} {76};set_instance_parameter_value {datagen_bus_agent} {PKT_SRC_ID_L} {73};set_instance_parameter_value {datagen_bus_agent} {PKT_DEST_ID_H} {80};set_instance_parameter_value {datagen_bus_agent} {PKT_DEST_ID_L} {77};set_instance_parameter_value {datagen_bus_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {datagen_bus_agent} {ST_CHANNEL_W} {10};set_instance_parameter_value {datagen_bus_agent} {ST_DATA_W} {94};set_instance_parameter_value {datagen_bus_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {datagen_bus_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {datagen_bus_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {datagen_bus_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:77) src_id(76:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};set_instance_parameter_value {datagen_bus_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {datagen_bus_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {datagen_bus_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {datagen_bus_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {datagen_bus_agent} {ID} {6};set_instance_parameter_value {datagen_bus_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {datagen_bus_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {datagen_bus_agent} {ECC_ENABLE} {0};add_instance {datagen_bus_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {datagen_bus_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {datagen_bus_agent_rsp_fifo} {BITS_PER_SYMBOL} {95};set_instance_parameter_value {datagen_bus_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {datagen_bus_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {datagen_bus_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {datagen_bus_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {datagen_bus_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {datagen_bus_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {datagen_bus_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {datagen_bus_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {datagen_bus_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {datagen_bus_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {datagen_bus_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {datagen_bus_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {cpu1_debug_mem_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {cpu1_debug_mem_slave_agent} {PKT_ORI_BURST_SIZE_H} {93};set_instance_parameter_value {cpu1_debug_mem_slave_agent} {PKT_ORI_BURST_SIZE_L} {91};set_instance_parameter_value {cpu1_debug_mem_slave_agent} {PKT_RESPONSE_STATUS_H} {90};set_instance_parameter_value {cpu1_debug_mem_slave_agent} {PKT_RESPONSE_STATUS_L} {89};set_instance_parameter_value {cpu1_debug_mem_slave_agent} {PKT_BURST_SIZE_H} {66};set_instance_parameter_value {cpu1_debug_mem_slave_agent} {PKT_BURST_SIZE_L} {64};set_instance_parameter_value {cpu1_debug_mem_slave_agent} {PKT_TRANS_LOCK} {55};set_instance_parameter_value {cpu1_debug_mem_slave_agent} {PKT_BEGIN_BURST} {71};set_instance_parameter_value {cpu1_debug_mem_slave_agent} {PKT_PROTECTION_H} {84};set_instance_parameter_value {cpu1_debug_mem_slave_agent} {PKT_PROTECTION_L} {82};set_instance_parameter_value {cpu1_debug_mem_slave_agent} {PKT_BURSTWRAP_H} {63};set_instance_parameter_value {cpu1_debug_mem_slave_agent} {PKT_BURSTWRAP_L} {61};set_instance_parameter_value {cpu1_debug_mem_slave_agent} {PKT_BYTE_CNT_H} {60};set_instance_parameter_value {cpu1_debug_mem_slave_agent} {PKT_BYTE_CNT_L} {57};set_instance_parameter_value {cpu1_debug_mem_slave_agent} {PKT_ADDR_H} {50};set_instance_parameter_value {cpu1_debug_mem_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {cpu1_debug_mem_slave_agent} {PKT_TRANS_COMPRESSED_READ} {51};set_instance_parameter_value {cpu1_debug_mem_slave_agent} {PKT_TRANS_POSTED} {52};set_instance_parameter_value {cpu1_debug_mem_slave_agent} {PKT_TRANS_WRITE} {53};set_instance_parameter_value {cpu1_debug_mem_slave_agent} {PKT_TRANS_READ} {54};set_instance_parameter_value {cpu1_debug_mem_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {cpu1_debug_mem_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {cpu1_debug_mem_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {cpu1_debug_mem_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {cpu1_debug_mem_slave_agent} {PKT_SRC_ID_H} {76};set_instance_parameter_value {cpu1_debug_mem_slave_agent} {PKT_SRC_ID_L} {73};set_instance_parameter_value {cpu1_debug_mem_slave_agent} {PKT_DEST_ID_H} {80};set_instance_parameter_value {cpu1_debug_mem_slave_agent} {PKT_DEST_ID_L} {77};set_instance_parameter_value {cpu1_debug_mem_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {cpu1_debug_mem_slave_agent} {ST_CHANNEL_W} {10};set_instance_parameter_value {cpu1_debug_mem_slave_agent} {ST_DATA_W} {94};set_instance_parameter_value {cpu1_debug_mem_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {cpu1_debug_mem_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {cpu1_debug_mem_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {cpu1_debug_mem_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:77) src_id(76:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};set_instance_parameter_value {cpu1_debug_mem_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {cpu1_debug_mem_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {cpu1_debug_mem_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {cpu1_debug_mem_slave_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {cpu1_debug_mem_slave_agent} {ID} {3};set_instance_parameter_value {cpu1_debug_mem_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {cpu1_debug_mem_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {cpu1_debug_mem_slave_agent} {ECC_ENABLE} {0};add_instance {cpu1_debug_mem_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {cpu1_debug_mem_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {cpu1_debug_mem_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {95};set_instance_parameter_value {cpu1_debug_mem_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {cpu1_debug_mem_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {cpu1_debug_mem_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {cpu1_debug_mem_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {cpu1_debug_mem_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {cpu1_debug_mem_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {cpu1_debug_mem_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {cpu1_debug_mem_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {cpu1_debug_mem_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {cpu1_debug_mem_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {cpu1_debug_mem_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {cpu1_debug_mem_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {cpu1_ocm_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {cpu1_ocm_s1_agent} {PKT_ORI_BURST_SIZE_H} {93};set_instance_parameter_value {cpu1_ocm_s1_agent} {PKT_ORI_BURST_SIZE_L} {91};set_instance_parameter_value {cpu1_ocm_s1_agent} {PKT_RESPONSE_STATUS_H} {90};set_instance_parameter_value {cpu1_ocm_s1_agent} {PKT_RESPONSE_STATUS_L} {89};set_instance_parameter_value {cpu1_ocm_s1_agent} {PKT_BURST_SIZE_H} {66};set_instance_parameter_value {cpu1_ocm_s1_agent} {PKT_BURST_SIZE_L} {64};set_instance_parameter_value {cpu1_ocm_s1_agent} {PKT_TRANS_LOCK} {55};set_instance_parameter_value {cpu1_ocm_s1_agent} {PKT_BEGIN_BURST} {71};set_instance_parameter_value {cpu1_ocm_s1_agent} {PKT_PROTECTION_H} {84};set_instance_parameter_value {cpu1_ocm_s1_agent} {PKT_PROTECTION_L} {82};set_instance_parameter_value {cpu1_ocm_s1_agent} {PKT_BURSTWRAP_H} {63};set_instance_parameter_value {cpu1_ocm_s1_agent} {PKT_BURSTWRAP_L} {61};set_instance_parameter_value {cpu1_ocm_s1_agent} {PKT_BYTE_CNT_H} {60};set_instance_parameter_value {cpu1_ocm_s1_agent} {PKT_BYTE_CNT_L} {57};set_instance_parameter_value {cpu1_ocm_s1_agent} {PKT_ADDR_H} {50};set_instance_parameter_value {cpu1_ocm_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {cpu1_ocm_s1_agent} {PKT_TRANS_COMPRESSED_READ} {51};set_instance_parameter_value {cpu1_ocm_s1_agent} {PKT_TRANS_POSTED} {52};set_instance_parameter_value {cpu1_ocm_s1_agent} {PKT_TRANS_WRITE} {53};set_instance_parameter_value {cpu1_ocm_s1_agent} {PKT_TRANS_READ} {54};set_instance_parameter_value {cpu1_ocm_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {cpu1_ocm_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {cpu1_ocm_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {cpu1_ocm_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {cpu1_ocm_s1_agent} {PKT_SRC_ID_H} {76};set_instance_parameter_value {cpu1_ocm_s1_agent} {PKT_SRC_ID_L} {73};set_instance_parameter_value {cpu1_ocm_s1_agent} {PKT_DEST_ID_H} {80};set_instance_parameter_value {cpu1_ocm_s1_agent} {PKT_DEST_ID_L} {77};set_instance_parameter_value {cpu1_ocm_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {cpu1_ocm_s1_agent} {ST_CHANNEL_W} {10};set_instance_parameter_value {cpu1_ocm_s1_agent} {ST_DATA_W} {94};set_instance_parameter_value {cpu1_ocm_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {cpu1_ocm_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {cpu1_ocm_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {cpu1_ocm_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:77) src_id(76:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};set_instance_parameter_value {cpu1_ocm_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {cpu1_ocm_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {cpu1_ocm_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {cpu1_ocm_s1_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {cpu1_ocm_s1_agent} {ID} {5};set_instance_parameter_value {cpu1_ocm_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {cpu1_ocm_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {cpu1_ocm_s1_agent} {ECC_ENABLE} {0};add_instance {cpu1_ocm_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {cpu1_ocm_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {cpu1_ocm_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {95};set_instance_parameter_value {cpu1_ocm_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {cpu1_ocm_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {cpu1_ocm_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {cpu1_ocm_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {cpu1_ocm_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {cpu1_ocm_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {cpu1_ocm_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {cpu1_ocm_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {cpu1_ocm_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {cpu1_ocm_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {cpu1_ocm_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {cpu1_ocm_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {shared_mem_s2_agent} {altera_merlin_slave_agent};set_instance_parameter_value {shared_mem_s2_agent} {PKT_ORI_BURST_SIZE_H} {129};set_instance_parameter_value {shared_mem_s2_agent} {PKT_ORI_BURST_SIZE_L} {127};set_instance_parameter_value {shared_mem_s2_agent} {PKT_RESPONSE_STATUS_H} {126};set_instance_parameter_value {shared_mem_s2_agent} {PKT_RESPONSE_STATUS_L} {125};set_instance_parameter_value {shared_mem_s2_agent} {PKT_BURST_SIZE_H} {102};set_instance_parameter_value {shared_mem_s2_agent} {PKT_BURST_SIZE_L} {100};set_instance_parameter_value {shared_mem_s2_agent} {PKT_TRANS_LOCK} {91};set_instance_parameter_value {shared_mem_s2_agent} {PKT_BEGIN_BURST} {107};set_instance_parameter_value {shared_mem_s2_agent} {PKT_PROTECTION_H} {120};set_instance_parameter_value {shared_mem_s2_agent} {PKT_PROTECTION_L} {118};set_instance_parameter_value {shared_mem_s2_agent} {PKT_BURSTWRAP_H} {99};set_instance_parameter_value {shared_mem_s2_agent} {PKT_BURSTWRAP_L} {97};set_instance_parameter_value {shared_mem_s2_agent} {PKT_BYTE_CNT_H} {96};set_instance_parameter_value {shared_mem_s2_agent} {PKT_BYTE_CNT_L} {93};set_instance_parameter_value {shared_mem_s2_agent} {PKT_ADDR_H} {86};set_instance_parameter_value {shared_mem_s2_agent} {PKT_ADDR_L} {72};set_instance_parameter_value {shared_mem_s2_agent} {PKT_TRANS_COMPRESSED_READ} {87};set_instance_parameter_value {shared_mem_s2_agent} {PKT_TRANS_POSTED} {88};set_instance_parameter_value {shared_mem_s2_agent} {PKT_TRANS_WRITE} {89};set_instance_parameter_value {shared_mem_s2_agent} {PKT_TRANS_READ} {90};set_instance_parameter_value {shared_mem_s2_agent} {PKT_DATA_H} {63};set_instance_parameter_value {shared_mem_s2_agent} {PKT_DATA_L} {0};set_instance_parameter_value {shared_mem_s2_agent} {PKT_BYTEEN_H} {71};set_instance_parameter_value {shared_mem_s2_agent} {PKT_BYTEEN_L} {64};set_instance_parameter_value {shared_mem_s2_agent} {PKT_SRC_ID_H} {112};set_instance_parameter_value {shared_mem_s2_agent} {PKT_SRC_ID_L} {109};set_instance_parameter_value {shared_mem_s2_agent} {PKT_DEST_ID_H} {116};set_instance_parameter_value {shared_mem_s2_agent} {PKT_DEST_ID_L} {113};set_instance_parameter_value {shared_mem_s2_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {shared_mem_s2_agent} {ST_CHANNEL_W} {10};set_instance_parameter_value {shared_mem_s2_agent} {ST_DATA_W} {130};set_instance_parameter_value {shared_mem_s2_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {shared_mem_s2_agent} {AVS_BURSTCOUNT_W} {4};set_instance_parameter_value {shared_mem_s2_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {shared_mem_s2_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(129:127) response_status(126:125) cache(124:121) protection(120:118) thread_id(117) dest_id(116:113) src_id(112:109) qos(108) begin_burst(107) data_sideband(106) addr_sideband(105) burst_type(104:103) burst_size(102:100) burstwrap(99:97) byte_cnt(96:93) trans_exclusive(92) trans_lock(91) trans_read(90) trans_write(89) trans_posted(88) trans_compressed_read(87) addr(86:72) byteen(71:64) data(63:0)};set_instance_parameter_value {shared_mem_s2_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {shared_mem_s2_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {shared_mem_s2_agent} {MAX_BYTE_CNT} {8};set_instance_parameter_value {shared_mem_s2_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {shared_mem_s2_agent} {ID} {9};set_instance_parameter_value {shared_mem_s2_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {shared_mem_s2_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {shared_mem_s2_agent} {ECC_ENABLE} {0};add_instance {shared_mem_s2_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {shared_mem_s2_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {shared_mem_s2_agent_rsp_fifo} {BITS_PER_SYMBOL} {131};set_instance_parameter_value {shared_mem_s2_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {shared_mem_s2_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {shared_mem_s2_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {shared_mem_s2_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {shared_mem_s2_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {shared_mem_s2_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {shared_mem_s2_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {shared_mem_s2_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {shared_mem_s2_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {shared_mem_s2_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {shared_mem_s2_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {shared_mem_s2_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {router} {altera_merlin_router};set_instance_parameter_value {router} {DESTINATION_ID} {2 0 1 7 8 };set_instance_parameter_value {router} {CHANNEL_ID} {00100 00010 00001 10000 01000 };set_instance_parameter_value {router} {TYPE_OF_TRANSACTION} {both both both both both };set_instance_parameter_value {router} {START_ADDRESS} {0x2000 0x4800 0x5000 0x5008 0x5800 };set_instance_parameter_value {router} {END_ADDRESS} {0x4000 0x5000 0x5008 0x5010 0x5c00 };set_instance_parameter_value {router} {NON_SECURED_TAG} {1 1 1 1 1 };set_instance_parameter_value {router} {SECURED_RANGE_PAIRS} {0 0 0 0 0 };set_instance_parameter_value {router} {SECURED_RANGE_LIST} {0 0 0 0 0 };set_instance_parameter_value {router} {SPAN_OFFSET} {};set_instance_parameter_value {router} {PKT_ADDR_H} {50};set_instance_parameter_value {router} {PKT_ADDR_L} {36};set_instance_parameter_value {router} {PKT_PROTECTION_H} {84};set_instance_parameter_value {router} {PKT_PROTECTION_L} {82};set_instance_parameter_value {router} {PKT_DEST_ID_H} {80};set_instance_parameter_value {router} {PKT_DEST_ID_L} {77};set_instance_parameter_value {router} {PKT_TRANS_WRITE} {53};set_instance_parameter_value {router} {PKT_TRANS_READ} {54};set_instance_parameter_value {router} {ST_DATA_W} {94};set_instance_parameter_value {router} {ST_CHANNEL_W} {10};set_instance_parameter_value {router} {DECODER_TYPE} {0};set_instance_parameter_value {router} {DEFAULT_CHANNEL} {2};set_instance_parameter_value {router} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_DESTID} {2};set_instance_parameter_value {router} {MERLIN_PACKET_FORMAT} {ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:77) src_id(76:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router} {MEMORY_ALIASING_DECODE} {0};add_instance {router_001} {altera_merlin_router};set_instance_parameter_value {router_001} {DESTINATION_ID} {2 0 1 };set_instance_parameter_value {router_001} {CHANNEL_ID} {100 010 001 };set_instance_parameter_value {router_001} {TYPE_OF_TRANSACTION} {both both both };set_instance_parameter_value {router_001} {START_ADDRESS} {0x2000 0x4800 0x5000 };set_instance_parameter_value {router_001} {END_ADDRESS} {0x4000 0x5000 0x5008 };set_instance_parameter_value {router_001} {NON_SECURED_TAG} {1 1 1 };set_instance_parameter_value {router_001} {SECURED_RANGE_PAIRS} {0 0 0 };set_instance_parameter_value {router_001} {SECURED_RANGE_LIST} {0 0 0 };set_instance_parameter_value {router_001} {SPAN_OFFSET} {};set_instance_parameter_value {router_001} {PKT_ADDR_H} {50};set_instance_parameter_value {router_001} {PKT_ADDR_L} {36};set_instance_parameter_value {router_001} {PKT_PROTECTION_H} {84};set_instance_parameter_value {router_001} {PKT_PROTECTION_L} {82};set_instance_parameter_value {router_001} {PKT_DEST_ID_H} {80};set_instance_parameter_value {router_001} {PKT_DEST_ID_L} {77};set_instance_parameter_value {router_001} {PKT_TRANS_WRITE} {53};set_instance_parameter_value {router_001} {PKT_TRANS_READ} {54};set_instance_parameter_value {router_001} {ST_DATA_W} {94};set_instance_parameter_value {router_001} {ST_CHANNEL_W} {10};set_instance_parameter_value {router_001} {DECODER_TYPE} {0};set_instance_parameter_value {router_001} {DEFAULT_CHANNEL} {2};set_instance_parameter_value {router_001} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_DESTID} {2};set_instance_parameter_value {router_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:77) src_id(76:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_001} {MEMORY_ALIASING_DECODE} {0};add_instance {router_002} {altera_merlin_router};set_instance_parameter_value {router_002} {DESTINATION_ID} {6 5 3 4 7 9 };set_instance_parameter_value {router_002} {CHANNEL_ID} {000100 010000 001000 000010 000001 100000 };set_instance_parameter_value {router_002} {TYPE_OF_TRANSACTION} {both both both both both both };set_instance_parameter_value {router_002} {START_ADDRESS} {0x1c00 0x2000 0x4800 0x5000 0x5008 0x5800 };set_instance_parameter_value {router_002} {END_ADDRESS} {0x2000 0x4000 0x5000 0x5008 0x5010 0x5c00 };set_instance_parameter_value {router_002} {NON_SECURED_TAG} {1 1 1 1 1 1 };set_instance_parameter_value {router_002} {SECURED_RANGE_PAIRS} {0 0 0 0 0 0 };set_instance_parameter_value {router_002} {SECURED_RANGE_LIST} {0 0 0 0 0 0 };set_instance_parameter_value {router_002} {SPAN_OFFSET} {};set_instance_parameter_value {router_002} {PKT_ADDR_H} {50};set_instance_parameter_value {router_002} {PKT_ADDR_L} {36};set_instance_parameter_value {router_002} {PKT_PROTECTION_H} {84};set_instance_parameter_value {router_002} {PKT_PROTECTION_L} {82};set_instance_parameter_value {router_002} {PKT_DEST_ID_H} {80};set_instance_parameter_value {router_002} {PKT_DEST_ID_L} {77};set_instance_parameter_value {router_002} {PKT_TRANS_WRITE} {53};set_instance_parameter_value {router_002} {PKT_TRANS_READ} {54};set_instance_parameter_value {router_002} {ST_DATA_W} {94};set_instance_parameter_value {router_002} {ST_CHANNEL_W} {10};set_instance_parameter_value {router_002} {DECODER_TYPE} {0};set_instance_parameter_value {router_002} {DEFAULT_CHANNEL} {4};set_instance_parameter_value {router_002} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_DESTID} {5};set_instance_parameter_value {router_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:77) src_id(76:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_002} {MEMORY_ALIASING_DECODE} {0};add_instance {router_003} {altera_merlin_router};set_instance_parameter_value {router_003} {DESTINATION_ID} {5 3 4 };set_instance_parameter_value {router_003} {CHANNEL_ID} {100 010 001 };set_instance_parameter_value {router_003} {TYPE_OF_TRANSACTION} {both both both };set_instance_parameter_value {router_003} {START_ADDRESS} {0x2000 0x4800 0x5000 };set_instance_parameter_value {router_003} {END_ADDRESS} {0x4000 0x5000 0x5008 };set_instance_parameter_value {router_003} {NON_SECURED_TAG} {1 1 1 };set_instance_parameter_value {router_003} {SECURED_RANGE_PAIRS} {0 0 0 };set_instance_parameter_value {router_003} {SECURED_RANGE_LIST} {0 0 0 };set_instance_parameter_value {router_003} {SPAN_OFFSET} {};set_instance_parameter_value {router_003} {PKT_ADDR_H} {50};set_instance_parameter_value {router_003} {PKT_ADDR_L} {36};set_instance_parameter_value {router_003} {PKT_PROTECTION_H} {84};set_instance_parameter_value {router_003} {PKT_PROTECTION_L} {82};set_instance_parameter_value {router_003} {PKT_DEST_ID_H} {80};set_instance_parameter_value {router_003} {PKT_DEST_ID_L} {77};set_instance_parameter_value {router_003} {PKT_TRANS_WRITE} {53};set_instance_parameter_value {router_003} {PKT_TRANS_READ} {54};set_instance_parameter_value {router_003} {ST_DATA_W} {94};set_instance_parameter_value {router_003} {ST_CHANNEL_W} {10};set_instance_parameter_value {router_003} {DECODER_TYPE} {0};set_instance_parameter_value {router_003} {DEFAULT_CHANNEL} {2};set_instance_parameter_value {router_003} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_DESTID} {5};set_instance_parameter_value {router_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:77) src_id(76:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_003} {MEMORY_ALIASING_DECODE} {0};add_instance {router_004} {altera_merlin_router};set_instance_parameter_value {router_004} {DESTINATION_ID} {0 1 };set_instance_parameter_value {router_004} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_004} {TYPE_OF_TRANSACTION} {both read };set_instance_parameter_value {router_004} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_004} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_004} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_004} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_004} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_004} {SPAN_OFFSET} {};set_instance_parameter_value {router_004} {PKT_ADDR_H} {50};set_instance_parameter_value {router_004} {PKT_ADDR_L} {36};set_instance_parameter_value {router_004} {PKT_PROTECTION_H} {84};set_instance_parameter_value {router_004} {PKT_PROTECTION_L} {82};set_instance_parameter_value {router_004} {PKT_DEST_ID_H} {80};set_instance_parameter_value {router_004} {PKT_DEST_ID_L} {77};set_instance_parameter_value {router_004} {PKT_TRANS_WRITE} {53};set_instance_parameter_value {router_004} {PKT_TRANS_READ} {54};set_instance_parameter_value {router_004} {ST_DATA_W} {94};set_instance_parameter_value {router_004} {ST_CHANNEL_W} {10};set_instance_parameter_value {router_004} {DECODER_TYPE} {1};set_instance_parameter_value {router_004} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_004} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_004} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_004} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:77) src_id(76:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_004} {MEMORY_ALIASING_DECODE} {0};add_instance {router_005} {altera_merlin_router};set_instance_parameter_value {router_005} {DESTINATION_ID} {0 1 };set_instance_parameter_value {router_005} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_005} {TYPE_OF_TRANSACTION} {both read };set_instance_parameter_value {router_005} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_005} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_005} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_005} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_005} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_005} {SPAN_OFFSET} {};set_instance_parameter_value {router_005} {PKT_ADDR_H} {50};set_instance_parameter_value {router_005} {PKT_ADDR_L} {36};set_instance_parameter_value {router_005} {PKT_PROTECTION_H} {84};set_instance_parameter_value {router_005} {PKT_PROTECTION_L} {82};set_instance_parameter_value {router_005} {PKT_DEST_ID_H} {80};set_instance_parameter_value {router_005} {PKT_DEST_ID_L} {77};set_instance_parameter_value {router_005} {PKT_TRANS_WRITE} {53};set_instance_parameter_value {router_005} {PKT_TRANS_READ} {54};set_instance_parameter_value {router_005} {ST_DATA_W} {94};set_instance_parameter_value {router_005} {ST_CHANNEL_W} {10};set_instance_parameter_value {router_005} {DECODER_TYPE} {1};set_instance_parameter_value {router_005} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_005} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_005} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_005} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_005} {MERLIN_PACKET_FORMAT} {ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:77) src_id(76:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_005} {MEMORY_ALIASING_DECODE} {0};add_instance {router_006} {altera_merlin_router};set_instance_parameter_value {router_006} {DESTINATION_ID} {0 1 };set_instance_parameter_value {router_006} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_006} {TYPE_OF_TRANSACTION} {both read };set_instance_parameter_value {router_006} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_006} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_006} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_006} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_006} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_006} {SPAN_OFFSET} {};set_instance_parameter_value {router_006} {PKT_ADDR_H} {50};set_instance_parameter_value {router_006} {PKT_ADDR_L} {36};set_instance_parameter_value {router_006} {PKT_PROTECTION_H} {84};set_instance_parameter_value {router_006} {PKT_PROTECTION_L} {82};set_instance_parameter_value {router_006} {PKT_DEST_ID_H} {80};set_instance_parameter_value {router_006} {PKT_DEST_ID_L} {77};set_instance_parameter_value {router_006} {PKT_TRANS_WRITE} {53};set_instance_parameter_value {router_006} {PKT_TRANS_READ} {54};set_instance_parameter_value {router_006} {ST_DATA_W} {94};set_instance_parameter_value {router_006} {ST_CHANNEL_W} {10};set_instance_parameter_value {router_006} {DECODER_TYPE} {1};set_instance_parameter_value {router_006} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_006} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_006} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_006} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_006} {MERLIN_PACKET_FORMAT} {ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:77) src_id(76:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_006} {MEMORY_ALIASING_DECODE} {0};add_instance {router_007} {altera_merlin_router};set_instance_parameter_value {router_007} {DESTINATION_ID} {0 };set_instance_parameter_value {router_007} {CHANNEL_ID} {1 };set_instance_parameter_value {router_007} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_007} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_007} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_007} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_007} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_007} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_007} {SPAN_OFFSET} {};set_instance_parameter_value {router_007} {PKT_ADDR_H} {86};set_instance_parameter_value {router_007} {PKT_ADDR_L} {72};set_instance_parameter_value {router_007} {PKT_PROTECTION_H} {120};set_instance_parameter_value {router_007} {PKT_PROTECTION_L} {118};set_instance_parameter_value {router_007} {PKT_DEST_ID_H} {116};set_instance_parameter_value {router_007} {PKT_DEST_ID_L} {113};set_instance_parameter_value {router_007} {PKT_TRANS_WRITE} {89};set_instance_parameter_value {router_007} {PKT_TRANS_READ} {90};set_instance_parameter_value {router_007} {ST_DATA_W} {130};set_instance_parameter_value {router_007} {ST_CHANNEL_W} {10};set_instance_parameter_value {router_007} {DECODER_TYPE} {1};set_instance_parameter_value {router_007} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_007} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_007} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_007} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_007} {MERLIN_PACKET_FORMAT} {ori_burst_size(129:127) response_status(126:125) cache(124:121) protection(120:118) thread_id(117) dest_id(116:113) src_id(112:109) qos(108) begin_burst(107) data_sideband(106) addr_sideband(105) burst_type(104:103) burst_size(102:100) burstwrap(99:97) byte_cnt(96:93) trans_exclusive(92) trans_lock(91) trans_read(90) trans_write(89) trans_posted(88) trans_compressed_read(87) addr(86:72) byteen(71:64) data(63:0)};set_instance_parameter_value {router_007} {MEMORY_ALIASING_DECODE} {0};add_instance {router_008} {altera_merlin_router};set_instance_parameter_value {router_008} {DESTINATION_ID} {0 2 };set_instance_parameter_value {router_008} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_008} {TYPE_OF_TRANSACTION} {both both };set_instance_parameter_value {router_008} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_008} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_008} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_008} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_008} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_008} {SPAN_OFFSET} {};set_instance_parameter_value {router_008} {PKT_ADDR_H} {50};set_instance_parameter_value {router_008} {PKT_ADDR_L} {36};set_instance_parameter_value {router_008} {PKT_PROTECTION_H} {84};set_instance_parameter_value {router_008} {PKT_PROTECTION_L} {82};set_instance_parameter_value {router_008} {PKT_DEST_ID_H} {80};set_instance_parameter_value {router_008} {PKT_DEST_ID_L} {77};set_instance_parameter_value {router_008} {PKT_TRANS_WRITE} {53};set_instance_parameter_value {router_008} {PKT_TRANS_READ} {54};set_instance_parameter_value {router_008} {ST_DATA_W} {94};set_instance_parameter_value {router_008} {ST_CHANNEL_W} {10};set_instance_parameter_value {router_008} {DECODER_TYPE} {1};set_instance_parameter_value {router_008} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_008} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_008} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_008} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_008} {MERLIN_PACKET_FORMAT} {ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:77) src_id(76:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_008} {MEMORY_ALIASING_DECODE} {0};add_instance {router_009} {altera_merlin_router};set_instance_parameter_value {router_009} {DESTINATION_ID} {2 3 };set_instance_parameter_value {router_009} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_009} {TYPE_OF_TRANSACTION} {both read };set_instance_parameter_value {router_009} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_009} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_009} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_009} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_009} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_009} {SPAN_OFFSET} {};set_instance_parameter_value {router_009} {PKT_ADDR_H} {50};set_instance_parameter_value {router_009} {PKT_ADDR_L} {36};set_instance_parameter_value {router_009} {PKT_PROTECTION_H} {84};set_instance_parameter_value {router_009} {PKT_PROTECTION_L} {82};set_instance_parameter_value {router_009} {PKT_DEST_ID_H} {80};set_instance_parameter_value {router_009} {PKT_DEST_ID_L} {77};set_instance_parameter_value {router_009} {PKT_TRANS_WRITE} {53};set_instance_parameter_value {router_009} {PKT_TRANS_READ} {54};set_instance_parameter_value {router_009} {ST_DATA_W} {94};set_instance_parameter_value {router_009} {ST_CHANNEL_W} {10};set_instance_parameter_value {router_009} {DECODER_TYPE} {1};set_instance_parameter_value {router_009} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_009} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_009} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_009} {DEFAULT_DESTID} {2};set_instance_parameter_value {router_009} {MERLIN_PACKET_FORMAT} {ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:77) src_id(76:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_009} {MEMORY_ALIASING_DECODE} {0};add_instance {router_010} {altera_merlin_router};set_instance_parameter_value {router_010} {DESTINATION_ID} {2 };set_instance_parameter_value {router_010} {CHANNEL_ID} {1 };set_instance_parameter_value {router_010} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_010} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_010} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_010} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_010} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_010} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_010} {SPAN_OFFSET} {};set_instance_parameter_value {router_010} {PKT_ADDR_H} {50};set_instance_parameter_value {router_010} {PKT_ADDR_L} {36};set_instance_parameter_value {router_010} {PKT_PROTECTION_H} {84};set_instance_parameter_value {router_010} {PKT_PROTECTION_L} {82};set_instance_parameter_value {router_010} {PKT_DEST_ID_H} {80};set_instance_parameter_value {router_010} {PKT_DEST_ID_L} {77};set_instance_parameter_value {router_010} {PKT_TRANS_WRITE} {53};set_instance_parameter_value {router_010} {PKT_TRANS_READ} {54};set_instance_parameter_value {router_010} {ST_DATA_W} {94};set_instance_parameter_value {router_010} {ST_CHANNEL_W} {10};set_instance_parameter_value {router_010} {DECODER_TYPE} {1};set_instance_parameter_value {router_010} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_010} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_010} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_010} {DEFAULT_DESTID} {2};set_instance_parameter_value {router_010} {MERLIN_PACKET_FORMAT} {ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:77) src_id(76:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_010} {MEMORY_ALIASING_DECODE} {0};add_instance {router_011} {altera_merlin_router};set_instance_parameter_value {router_011} {DESTINATION_ID} {2 3 };set_instance_parameter_value {router_011} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_011} {TYPE_OF_TRANSACTION} {both read };set_instance_parameter_value {router_011} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_011} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_011} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_011} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_011} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_011} {SPAN_OFFSET} {};set_instance_parameter_value {router_011} {PKT_ADDR_H} {50};set_instance_parameter_value {router_011} {PKT_ADDR_L} {36};set_instance_parameter_value {router_011} {PKT_PROTECTION_H} {84};set_instance_parameter_value {router_011} {PKT_PROTECTION_L} {82};set_instance_parameter_value {router_011} {PKT_DEST_ID_H} {80};set_instance_parameter_value {router_011} {PKT_DEST_ID_L} {77};set_instance_parameter_value {router_011} {PKT_TRANS_WRITE} {53};set_instance_parameter_value {router_011} {PKT_TRANS_READ} {54};set_instance_parameter_value {router_011} {ST_DATA_W} {94};set_instance_parameter_value {router_011} {ST_CHANNEL_W} {10};set_instance_parameter_value {router_011} {DECODER_TYPE} {1};set_instance_parameter_value {router_011} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_011} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_011} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_011} {DEFAULT_DESTID} {2};set_instance_parameter_value {router_011} {MERLIN_PACKET_FORMAT} {ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:77) src_id(76:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_011} {MEMORY_ALIASING_DECODE} {0};add_instance {router_012} {altera_merlin_router};set_instance_parameter_value {router_012} {DESTINATION_ID} {2 3 };set_instance_parameter_value {router_012} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_012} {TYPE_OF_TRANSACTION} {both read };set_instance_parameter_value {router_012} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_012} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_012} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_012} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_012} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_012} {SPAN_OFFSET} {};set_instance_parameter_value {router_012} {PKT_ADDR_H} {50};set_instance_parameter_value {router_012} {PKT_ADDR_L} {36};set_instance_parameter_value {router_012} {PKT_PROTECTION_H} {84};set_instance_parameter_value {router_012} {PKT_PROTECTION_L} {82};set_instance_parameter_value {router_012} {PKT_DEST_ID_H} {80};set_instance_parameter_value {router_012} {PKT_DEST_ID_L} {77};set_instance_parameter_value {router_012} {PKT_TRANS_WRITE} {53};set_instance_parameter_value {router_012} {PKT_TRANS_READ} {54};set_instance_parameter_value {router_012} {ST_DATA_W} {94};set_instance_parameter_value {router_012} {ST_CHANNEL_W} {10};set_instance_parameter_value {router_012} {DECODER_TYPE} {1};set_instance_parameter_value {router_012} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_012} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_012} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_012} {DEFAULT_DESTID} {2};set_instance_parameter_value {router_012} {MERLIN_PACKET_FORMAT} {ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:77) src_id(76:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_012} {MEMORY_ALIASING_DECODE} {0};add_instance {router_013} {altera_merlin_router};set_instance_parameter_value {router_013} {DESTINATION_ID} {2 };set_instance_parameter_value {router_013} {CHANNEL_ID} {1 };set_instance_parameter_value {router_013} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_013} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_013} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_013} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_013} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_013} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_013} {SPAN_OFFSET} {};set_instance_parameter_value {router_013} {PKT_ADDR_H} {86};set_instance_parameter_value {router_013} {PKT_ADDR_L} {72};set_instance_parameter_value {router_013} {PKT_PROTECTION_H} {120};set_instance_parameter_value {router_013} {PKT_PROTECTION_L} {118};set_instance_parameter_value {router_013} {PKT_DEST_ID_H} {116};set_instance_parameter_value {router_013} {PKT_DEST_ID_L} {113};set_instance_parameter_value {router_013} {PKT_TRANS_WRITE} {89};set_instance_parameter_value {router_013} {PKT_TRANS_READ} {90};set_instance_parameter_value {router_013} {ST_DATA_W} {130};set_instance_parameter_value {router_013} {ST_CHANNEL_W} {10};set_instance_parameter_value {router_013} {DECODER_TYPE} {1};set_instance_parameter_value {router_013} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_013} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_013} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_013} {DEFAULT_DESTID} {2};set_instance_parameter_value {router_013} {MERLIN_PACKET_FORMAT} {ori_burst_size(129:127) response_status(126:125) cache(124:121) protection(120:118) thread_id(117) dest_id(116:113) src_id(112:109) qos(108) begin_burst(107) data_sideband(106) addr_sideband(105) burst_type(104:103) burst_size(102:100) burstwrap(99:97) byte_cnt(96:93) trans_exclusive(92) trans_lock(91) trans_read(90) trans_write(89) trans_posted(88) trans_compressed_read(87) addr(86:72) byteen(71:64) data(63:0)};set_instance_parameter_value {router_013} {MEMORY_ALIASING_DECODE} {0};add_instance {cpu0_data_master_limiter} {altera_merlin_traffic_limiter};set_instance_parameter_value {cpu0_data_master_limiter} {PKT_DEST_ID_H} {80};set_instance_parameter_value {cpu0_data_master_limiter} {PKT_DEST_ID_L} {77};set_instance_parameter_value {cpu0_data_master_limiter} {PKT_SRC_ID_H} {76};set_instance_parameter_value {cpu0_data_master_limiter} {PKT_SRC_ID_L} {73};set_instance_parameter_value {cpu0_data_master_limiter} {PKT_BYTE_CNT_H} {60};set_instance_parameter_value {cpu0_data_master_limiter} {PKT_BYTE_CNT_L} {57};set_instance_parameter_value {cpu0_data_master_limiter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {cpu0_data_master_limiter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {cpu0_data_master_limiter} {PKT_TRANS_POSTED} {52};set_instance_parameter_value {cpu0_data_master_limiter} {PKT_TRANS_WRITE} {53};set_instance_parameter_value {cpu0_data_master_limiter} {PKT_THREAD_ID_H} {81};set_instance_parameter_value {cpu0_data_master_limiter} {PKT_THREAD_ID_L} {81};set_instance_parameter_value {cpu0_data_master_limiter} {MAX_BURST_LENGTH} {1};set_instance_parameter_value {cpu0_data_master_limiter} {MAX_OUTSTANDING_RESPONSES} {1};set_instance_parameter_value {cpu0_data_master_limiter} {PIPELINED} {0};set_instance_parameter_value {cpu0_data_master_limiter} {ST_DATA_W} {94};set_instance_parameter_value {cpu0_data_master_limiter} {ST_CHANNEL_W} {10};set_instance_parameter_value {cpu0_data_master_limiter} {VALID_WIDTH} {10};set_instance_parameter_value {cpu0_data_master_limiter} {ENFORCE_ORDER} {1};set_instance_parameter_value {cpu0_data_master_limiter} {PREVENT_HAZARDS} {0};set_instance_parameter_value {cpu0_data_master_limiter} {SUPPORTS_POSTED_WRITES} {1};set_instance_parameter_value {cpu0_data_master_limiter} {SUPPORTS_NONPOSTED_WRITES} {0};set_instance_parameter_value {cpu0_data_master_limiter} {MERLIN_PACKET_FORMAT} {ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:77) src_id(76:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};set_instance_parameter_value {cpu0_data_master_limiter} {REORDER} {0};add_instance {cpu0_instruction_master_limiter} {altera_merlin_traffic_limiter};set_instance_parameter_value {cpu0_instruction_master_limiter} {PKT_DEST_ID_H} {80};set_instance_parameter_value {cpu0_instruction_master_limiter} {PKT_DEST_ID_L} {77};set_instance_parameter_value {cpu0_instruction_master_limiter} {PKT_SRC_ID_H} {76};set_instance_parameter_value {cpu0_instruction_master_limiter} {PKT_SRC_ID_L} {73};set_instance_parameter_value {cpu0_instruction_master_limiter} {PKT_BYTE_CNT_H} {60};set_instance_parameter_value {cpu0_instruction_master_limiter} {PKT_BYTE_CNT_L} {57};set_instance_parameter_value {cpu0_instruction_master_limiter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {cpu0_instruction_master_limiter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {cpu0_instruction_master_limiter} {PKT_TRANS_POSTED} {52};set_instance_parameter_value {cpu0_instruction_master_limiter} {PKT_TRANS_WRITE} {53};set_instance_parameter_value {cpu0_instruction_master_limiter} {PKT_THREAD_ID_H} {81};set_instance_parameter_value {cpu0_instruction_master_limiter} {PKT_THREAD_ID_L} {81};set_instance_parameter_value {cpu0_instruction_master_limiter} {MAX_BURST_LENGTH} {1};set_instance_parameter_value {cpu0_instruction_master_limiter} {MAX_OUTSTANDING_RESPONSES} {1};set_instance_parameter_value {cpu0_instruction_master_limiter} {PIPELINED} {0};set_instance_parameter_value {cpu0_instruction_master_limiter} {ST_DATA_W} {94};set_instance_parameter_value {cpu0_instruction_master_limiter} {ST_CHANNEL_W} {10};set_instance_parameter_value {cpu0_instruction_master_limiter} {VALID_WIDTH} {10};set_instance_parameter_value {cpu0_instruction_master_limiter} {ENFORCE_ORDER} {1};set_instance_parameter_value {cpu0_instruction_master_limiter} {PREVENT_HAZARDS} {0};set_instance_parameter_value {cpu0_instruction_master_limiter} {SUPPORTS_POSTED_WRITES} {1};set_instance_parameter_value {cpu0_instruction_master_limiter} {SUPPORTS_NONPOSTED_WRITES} {0};set_instance_parameter_value {cpu0_instruction_master_limiter} {MERLIN_PACKET_FORMAT} {ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:77) src_id(76:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};set_instance_parameter_value {cpu0_instruction_master_limiter} {REORDER} {0};add_instance {cpu1_data_master_limiter} {altera_merlin_traffic_limiter};set_instance_parameter_value {cpu1_data_master_limiter} {PKT_DEST_ID_H} {80};set_instance_parameter_value {cpu1_data_master_limiter} {PKT_DEST_ID_L} {77};set_instance_parameter_value {cpu1_data_master_limiter} {PKT_SRC_ID_H} {76};set_instance_parameter_value {cpu1_data_master_limiter} {PKT_SRC_ID_L} {73};set_instance_parameter_value {cpu1_data_master_limiter} {PKT_BYTE_CNT_H} {60};set_instance_parameter_value {cpu1_data_master_limiter} {PKT_BYTE_CNT_L} {57};set_instance_parameter_value {cpu1_data_master_limiter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {cpu1_data_master_limiter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {cpu1_data_master_limiter} {PKT_TRANS_POSTED} {52};set_instance_parameter_value {cpu1_data_master_limiter} {PKT_TRANS_WRITE} {53};set_instance_parameter_value {cpu1_data_master_limiter} {PKT_THREAD_ID_H} {81};set_instance_parameter_value {cpu1_data_master_limiter} {PKT_THREAD_ID_L} {81};set_instance_parameter_value {cpu1_data_master_limiter} {MAX_BURST_LENGTH} {1};set_instance_parameter_value {cpu1_data_master_limiter} {MAX_OUTSTANDING_RESPONSES} {1};set_instance_parameter_value {cpu1_data_master_limiter} {PIPELINED} {0};set_instance_parameter_value {cpu1_data_master_limiter} {ST_DATA_W} {94};set_instance_parameter_value {cpu1_data_master_limiter} {ST_CHANNEL_W} {10};set_instance_parameter_value {cpu1_data_master_limiter} {VALID_WIDTH} {10};set_instance_parameter_value {cpu1_data_master_limiter} {ENFORCE_ORDER} {1};set_instance_parameter_value {cpu1_data_master_limiter} {PREVENT_HAZARDS} {0};set_instance_parameter_value {cpu1_data_master_limiter} {SUPPORTS_POSTED_WRITES} {1};set_instance_parameter_value {cpu1_data_master_limiter} {SUPPORTS_NONPOSTED_WRITES} {0};set_instance_parameter_value {cpu1_data_master_limiter} {MERLIN_PACKET_FORMAT} {ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:77) src_id(76:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};set_instance_parameter_value {cpu1_data_master_limiter} {REORDER} {0};add_instance {cpu1_instruction_master_limiter} {altera_merlin_traffic_limiter};set_instance_parameter_value {cpu1_instruction_master_limiter} {PKT_DEST_ID_H} {80};set_instance_parameter_value {cpu1_instruction_master_limiter} {PKT_DEST_ID_L} {77};set_instance_parameter_value {cpu1_instruction_master_limiter} {PKT_SRC_ID_H} {76};set_instance_parameter_value {cpu1_instruction_master_limiter} {PKT_SRC_ID_L} {73};set_instance_parameter_value {cpu1_instruction_master_limiter} {PKT_BYTE_CNT_H} {60};set_instance_parameter_value {cpu1_instruction_master_limiter} {PKT_BYTE_CNT_L} {57};set_instance_parameter_value {cpu1_instruction_master_limiter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {cpu1_instruction_master_limiter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {cpu1_instruction_master_limiter} {PKT_TRANS_POSTED} {52};set_instance_parameter_value {cpu1_instruction_master_limiter} {PKT_TRANS_WRITE} {53};set_instance_parameter_value {cpu1_instruction_master_limiter} {PKT_THREAD_ID_H} {81};set_instance_parameter_value {cpu1_instruction_master_limiter} {PKT_THREAD_ID_L} {81};set_instance_parameter_value {cpu1_instruction_master_limiter} {MAX_BURST_LENGTH} {1};set_instance_parameter_value {cpu1_instruction_master_limiter} {MAX_OUTSTANDING_RESPONSES} {1};set_instance_parameter_value {cpu1_instruction_master_limiter} {PIPELINED} {0};set_instance_parameter_value {cpu1_instruction_master_limiter} {ST_DATA_W} {94};set_instance_parameter_value {cpu1_instruction_master_limiter} {ST_CHANNEL_W} {10};set_instance_parameter_value {cpu1_instruction_master_limiter} {VALID_WIDTH} {10};set_instance_parameter_value {cpu1_instruction_master_limiter} {ENFORCE_ORDER} {1};set_instance_parameter_value {cpu1_instruction_master_limiter} {PREVENT_HAZARDS} {0};set_instance_parameter_value {cpu1_instruction_master_limiter} {SUPPORTS_POSTED_WRITES} {1};set_instance_parameter_value {cpu1_instruction_master_limiter} {SUPPORTS_NONPOSTED_WRITES} {0};set_instance_parameter_value {cpu1_instruction_master_limiter} {MERLIN_PACKET_FORMAT} {ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:77) src_id(76:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};set_instance_parameter_value {cpu1_instruction_master_limiter} {REORDER} {0};add_instance {cmd_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux} {ST_DATA_W} {94};set_instance_parameter_value {cmd_demux} {ST_CHANNEL_W} {10};set_instance_parameter_value {cmd_demux} {NUM_OUTPUTS} {5};set_instance_parameter_value {cmd_demux} {VALID_WIDTH} {10};set_instance_parameter_value {cmd_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:77) src_id(76:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};add_instance {cmd_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_001} {ST_DATA_W} {94};set_instance_parameter_value {cmd_demux_001} {ST_CHANNEL_W} {10};set_instance_parameter_value {cmd_demux_001} {NUM_OUTPUTS} {3};set_instance_parameter_value {cmd_demux_001} {VALID_WIDTH} {10};set_instance_parameter_value {cmd_demux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:77) src_id(76:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};add_instance {cmd_demux_002} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_002} {ST_DATA_W} {94};set_instance_parameter_value {cmd_demux_002} {ST_CHANNEL_W} {10};set_instance_parameter_value {cmd_demux_002} {NUM_OUTPUTS} {6};set_instance_parameter_value {cmd_demux_002} {VALID_WIDTH} {10};set_instance_parameter_value {cmd_demux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:77) src_id(76:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};add_instance {cmd_demux_003} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_003} {ST_DATA_W} {94};set_instance_parameter_value {cmd_demux_003} {ST_CHANNEL_W} {10};set_instance_parameter_value {cmd_demux_003} {NUM_OUTPUTS} {3};set_instance_parameter_value {cmd_demux_003} {VALID_WIDTH} {10};set_instance_parameter_value {cmd_demux_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:77) src_id(76:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};add_instance {cmd_mux} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux} {ST_DATA_W} {94};set_instance_parameter_value {cmd_mux} {ST_CHANNEL_W} {10};set_instance_parameter_value {cmd_mux} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux} {PKT_TRANS_LOCK} {55};set_instance_parameter_value {cmd_mux} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:77) src_id(76:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_001} {ST_DATA_W} {94};set_instance_parameter_value {cmd_mux_001} {ST_CHANNEL_W} {10};set_instance_parameter_value {cmd_mux_001} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux_001} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_001} {PKT_TRANS_LOCK} {55};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:77) src_id(76:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_002} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_002} {ST_DATA_W} {94};set_instance_parameter_value {cmd_mux_002} {ST_CHANNEL_W} {10};set_instance_parameter_value {cmd_mux_002} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux_002} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_002} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_002} {PKT_TRANS_LOCK} {55};set_instance_parameter_value {cmd_mux_002} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_002} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:77) src_id(76:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_003} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_003} {ST_DATA_W} {94};set_instance_parameter_value {cmd_mux_003} {ST_CHANNEL_W} {10};set_instance_parameter_value {cmd_mux_003} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_003} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_003} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_003} {PKT_TRANS_LOCK} {55};set_instance_parameter_value {cmd_mux_003} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_003} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:77) src_id(76:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_004} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_004} {ST_DATA_W} {94};set_instance_parameter_value {cmd_mux_004} {ST_CHANNEL_W} {10};set_instance_parameter_value {cmd_mux_004} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux_004} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_004} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_004} {PKT_TRANS_LOCK} {55};set_instance_parameter_value {cmd_mux_004} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_004} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:77) src_id(76:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_005} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_005} {ST_DATA_W} {94};set_instance_parameter_value {cmd_mux_005} {ST_CHANNEL_W} {10};set_instance_parameter_value {cmd_mux_005} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux_005} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_005} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_005} {PKT_TRANS_LOCK} {55};set_instance_parameter_value {cmd_mux_005} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_005} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux_005} {MERLIN_PACKET_FORMAT} {ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:77) src_id(76:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_006} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_006} {ST_DATA_W} {94};set_instance_parameter_value {cmd_mux_006} {ST_CHANNEL_W} {10};set_instance_parameter_value {cmd_mux_006} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_006} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_006} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_006} {PKT_TRANS_LOCK} {55};set_instance_parameter_value {cmd_mux_006} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_006} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_006} {MERLIN_PACKET_FORMAT} {ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:77) src_id(76:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_007} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_007} {ST_DATA_W} {94};set_instance_parameter_value {cmd_mux_007} {ST_CHANNEL_W} {10};set_instance_parameter_value {cmd_mux_007} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux_007} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_007} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_007} {PKT_TRANS_LOCK} {55};set_instance_parameter_value {cmd_mux_007} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_007} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux_007} {MERLIN_PACKET_FORMAT} {ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:77) src_id(76:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_008} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_008} {ST_DATA_W} {94};set_instance_parameter_value {cmd_mux_008} {ST_CHANNEL_W} {10};set_instance_parameter_value {cmd_mux_008} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux_008} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_008} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_008} {PKT_TRANS_LOCK} {55};set_instance_parameter_value {cmd_mux_008} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_008} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux_008} {MERLIN_PACKET_FORMAT} {ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:77) src_id(76:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_009} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_009} {ST_DATA_W} {94};set_instance_parameter_value {cmd_mux_009} {ST_CHANNEL_W} {10};set_instance_parameter_value {cmd_mux_009} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_009} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_009} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_009} {PKT_TRANS_LOCK} {55};set_instance_parameter_value {cmd_mux_009} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_009} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_009} {MERLIN_PACKET_FORMAT} {ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:77) src_id(76:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};add_instance {rsp_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux} {ST_DATA_W} {94};set_instance_parameter_value {rsp_demux} {ST_CHANNEL_W} {10};set_instance_parameter_value {rsp_demux} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:77) src_id(76:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_001} {ST_DATA_W} {94};set_instance_parameter_value {rsp_demux_001} {ST_CHANNEL_W} {10};set_instance_parameter_value {rsp_demux_001} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux_001} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:77) src_id(76:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_002} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_002} {ST_DATA_W} {94};set_instance_parameter_value {rsp_demux_002} {ST_CHANNEL_W} {10};set_instance_parameter_value {rsp_demux_002} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux_002} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:77) src_id(76:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_003} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_003} {ST_DATA_W} {94};set_instance_parameter_value {rsp_demux_003} {ST_CHANNEL_W} {10};set_instance_parameter_value {rsp_demux_003} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_003} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:77) src_id(76:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_004} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_004} {ST_DATA_W} {94};set_instance_parameter_value {rsp_demux_004} {ST_CHANNEL_W} {10};set_instance_parameter_value {rsp_demux_004} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux_004} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:77) src_id(76:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_005} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_005} {ST_DATA_W} {94};set_instance_parameter_value {rsp_demux_005} {ST_CHANNEL_W} {10};set_instance_parameter_value {rsp_demux_005} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux_005} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_005} {MERLIN_PACKET_FORMAT} {ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:77) src_id(76:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_006} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_006} {ST_DATA_W} {94};set_instance_parameter_value {rsp_demux_006} {ST_CHANNEL_W} {10};set_instance_parameter_value {rsp_demux_006} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_006} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_006} {MERLIN_PACKET_FORMAT} {ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:77) src_id(76:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_007} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_007} {ST_DATA_W} {94};set_instance_parameter_value {rsp_demux_007} {ST_CHANNEL_W} {10};set_instance_parameter_value {rsp_demux_007} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux_007} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_007} {MERLIN_PACKET_FORMAT} {ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:77) src_id(76:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_008} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_008} {ST_DATA_W} {94};set_instance_parameter_value {rsp_demux_008} {ST_CHANNEL_W} {10};set_instance_parameter_value {rsp_demux_008} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux_008} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_008} {MERLIN_PACKET_FORMAT} {ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:77) src_id(76:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_009} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_009} {ST_DATA_W} {94};set_instance_parameter_value {rsp_demux_009} {ST_CHANNEL_W} {10};set_instance_parameter_value {rsp_demux_009} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_009} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_009} {MERLIN_PACKET_FORMAT} {ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:77) src_id(76:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};add_instance {rsp_mux} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux} {ST_DATA_W} {94};set_instance_parameter_value {rsp_mux} {ST_CHANNEL_W} {10};set_instance_parameter_value {rsp_mux} {NUM_INPUTS} {5};set_instance_parameter_value {rsp_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux} {PKT_TRANS_LOCK} {55};set_instance_parameter_value {rsp_mux} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux} {ARBITRATION_SHARES} {1 1 1 1 1 };set_instance_parameter_value {rsp_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:77) src_id(76:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};add_instance {rsp_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_001} {ST_DATA_W} {94};set_instance_parameter_value {rsp_mux_001} {ST_CHANNEL_W} {10};set_instance_parameter_value {rsp_mux_001} {NUM_INPUTS} {3};set_instance_parameter_value {rsp_mux_001} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_001} {PKT_TRANS_LOCK} {55};set_instance_parameter_value {rsp_mux_001} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_001} {ARBITRATION_SHARES} {1 1 1 };set_instance_parameter_value {rsp_mux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:77) src_id(76:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};add_instance {rsp_mux_002} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_002} {ST_DATA_W} {94};set_instance_parameter_value {rsp_mux_002} {ST_CHANNEL_W} {10};set_instance_parameter_value {rsp_mux_002} {NUM_INPUTS} {6};set_instance_parameter_value {rsp_mux_002} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_002} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_002} {PKT_TRANS_LOCK} {55};set_instance_parameter_value {rsp_mux_002} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_002} {ARBITRATION_SHARES} {1 1 1 1 1 1 };set_instance_parameter_value {rsp_mux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:77) src_id(76:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};add_instance {rsp_mux_003} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_003} {ST_DATA_W} {94};set_instance_parameter_value {rsp_mux_003} {ST_CHANNEL_W} {10};set_instance_parameter_value {rsp_mux_003} {NUM_INPUTS} {3};set_instance_parameter_value {rsp_mux_003} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_003} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_003} {PKT_TRANS_LOCK} {55};set_instance_parameter_value {rsp_mux_003} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_003} {ARBITRATION_SHARES} {1 1 1 };set_instance_parameter_value {rsp_mux_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:77) src_id(76:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};add_instance {shared_mem_s1_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {shared_mem_s1_cmd_width_adapter} {IN_PKT_ADDR_H} {50};set_instance_parameter_value {shared_mem_s1_cmd_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {shared_mem_s1_cmd_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {shared_mem_s1_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {shared_mem_s1_cmd_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {shared_mem_s1_cmd_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {shared_mem_s1_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {60};set_instance_parameter_value {shared_mem_s1_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {57};set_instance_parameter_value {shared_mem_s1_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {51};set_instance_parameter_value {shared_mem_s1_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {53};set_instance_parameter_value {shared_mem_s1_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {63};set_instance_parameter_value {shared_mem_s1_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {61};set_instance_parameter_value {shared_mem_s1_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {66};set_instance_parameter_value {shared_mem_s1_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {64};set_instance_parameter_value {shared_mem_s1_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {90};set_instance_parameter_value {shared_mem_s1_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {89};set_instance_parameter_value {shared_mem_s1_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {56};set_instance_parameter_value {shared_mem_s1_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {68};set_instance_parameter_value {shared_mem_s1_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {67};set_instance_parameter_value {shared_mem_s1_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {91};set_instance_parameter_value {shared_mem_s1_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {93};set_instance_parameter_value {shared_mem_s1_cmd_width_adapter} {IN_ST_DATA_W} {94};set_instance_parameter_value {shared_mem_s1_cmd_width_adapter} {OUT_PKT_ADDR_H} {86};set_instance_parameter_value {shared_mem_s1_cmd_width_adapter} {OUT_PKT_ADDR_L} {72};set_instance_parameter_value {shared_mem_s1_cmd_width_adapter} {OUT_PKT_DATA_H} {63};set_instance_parameter_value {shared_mem_s1_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {shared_mem_s1_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {71};set_instance_parameter_value {shared_mem_s1_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {64};set_instance_parameter_value {shared_mem_s1_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {96};set_instance_parameter_value {shared_mem_s1_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {93};set_instance_parameter_value {shared_mem_s1_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {87};set_instance_parameter_value {shared_mem_s1_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {102};set_instance_parameter_value {shared_mem_s1_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {100};set_instance_parameter_value {shared_mem_s1_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {126};set_instance_parameter_value {shared_mem_s1_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {125};set_instance_parameter_value {shared_mem_s1_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {92};set_instance_parameter_value {shared_mem_s1_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {104};set_instance_parameter_value {shared_mem_s1_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {103};set_instance_parameter_value {shared_mem_s1_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {127};set_instance_parameter_value {shared_mem_s1_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {129};set_instance_parameter_value {shared_mem_s1_cmd_width_adapter} {OUT_ST_DATA_W} {130};set_instance_parameter_value {shared_mem_s1_cmd_width_adapter} {ST_CHANNEL_W} {10};set_instance_parameter_value {shared_mem_s1_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {shared_mem_s1_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {shared_mem_s1_cmd_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {shared_mem_s1_cmd_width_adapter} {PACKING} {1};set_instance_parameter_value {shared_mem_s1_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:77) src_id(76:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};set_instance_parameter_value {shared_mem_s1_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(129:127) response_status(126:125) cache(124:121) protection(120:118) thread_id(117) dest_id(116:113) src_id(112:109) qos(108) begin_burst(107) data_sideband(106) addr_sideband(105) burst_type(104:103) burst_size(102:100) burstwrap(99:97) byte_cnt(96:93) trans_exclusive(92) trans_lock(91) trans_read(90) trans_write(89) trans_posted(88) trans_compressed_read(87) addr(86:72) byteen(71:64) data(63:0)};set_instance_parameter_value {shared_mem_s1_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {shared_mem_s1_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {shared_mem_s2_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {shared_mem_s2_cmd_width_adapter} {IN_PKT_ADDR_H} {50};set_instance_parameter_value {shared_mem_s2_cmd_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {shared_mem_s2_cmd_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {shared_mem_s2_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {shared_mem_s2_cmd_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {shared_mem_s2_cmd_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {shared_mem_s2_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {60};set_instance_parameter_value {shared_mem_s2_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {57};set_instance_parameter_value {shared_mem_s2_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {51};set_instance_parameter_value {shared_mem_s2_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {53};set_instance_parameter_value {shared_mem_s2_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {63};set_instance_parameter_value {shared_mem_s2_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {61};set_instance_parameter_value {shared_mem_s2_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {66};set_instance_parameter_value {shared_mem_s2_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {64};set_instance_parameter_value {shared_mem_s2_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {90};set_instance_parameter_value {shared_mem_s2_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {89};set_instance_parameter_value {shared_mem_s2_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {56};set_instance_parameter_value {shared_mem_s2_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {68};set_instance_parameter_value {shared_mem_s2_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {67};set_instance_parameter_value {shared_mem_s2_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {91};set_instance_parameter_value {shared_mem_s2_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {93};set_instance_parameter_value {shared_mem_s2_cmd_width_adapter} {IN_ST_DATA_W} {94};set_instance_parameter_value {shared_mem_s2_cmd_width_adapter} {OUT_PKT_ADDR_H} {86};set_instance_parameter_value {shared_mem_s2_cmd_width_adapter} {OUT_PKT_ADDR_L} {72};set_instance_parameter_value {shared_mem_s2_cmd_width_adapter} {OUT_PKT_DATA_H} {63};set_instance_parameter_value {shared_mem_s2_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {shared_mem_s2_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {71};set_instance_parameter_value {shared_mem_s2_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {64};set_instance_parameter_value {shared_mem_s2_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {96};set_instance_parameter_value {shared_mem_s2_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {93};set_instance_parameter_value {shared_mem_s2_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {87};set_instance_parameter_value {shared_mem_s2_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {102};set_instance_parameter_value {shared_mem_s2_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {100};set_instance_parameter_value {shared_mem_s2_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {126};set_instance_parameter_value {shared_mem_s2_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {125};set_instance_parameter_value {shared_mem_s2_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {92};set_instance_parameter_value {shared_mem_s2_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {104};set_instance_parameter_value {shared_mem_s2_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {103};set_instance_parameter_value {shared_mem_s2_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {127};set_instance_parameter_value {shared_mem_s2_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {129};set_instance_parameter_value {shared_mem_s2_cmd_width_adapter} {OUT_ST_DATA_W} {130};set_instance_parameter_value {shared_mem_s2_cmd_width_adapter} {ST_CHANNEL_W} {10};set_instance_parameter_value {shared_mem_s2_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {shared_mem_s2_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {shared_mem_s2_cmd_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {shared_mem_s2_cmd_width_adapter} {PACKING} {1};set_instance_parameter_value {shared_mem_s2_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:77) src_id(76:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};set_instance_parameter_value {shared_mem_s2_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(129:127) response_status(126:125) cache(124:121) protection(120:118) thread_id(117) dest_id(116:113) src_id(112:109) qos(108) begin_burst(107) data_sideband(106) addr_sideband(105) burst_type(104:103) burst_size(102:100) burstwrap(99:97) byte_cnt(96:93) trans_exclusive(92) trans_lock(91) trans_read(90) trans_write(89) trans_posted(88) trans_compressed_read(87) addr(86:72) byteen(71:64) data(63:0)};set_instance_parameter_value {shared_mem_s2_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {shared_mem_s2_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {shared_mem_s1_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {shared_mem_s1_rsp_width_adapter} {IN_PKT_ADDR_H} {86};set_instance_parameter_value {shared_mem_s1_rsp_width_adapter} {IN_PKT_ADDR_L} {72};set_instance_parameter_value {shared_mem_s1_rsp_width_adapter} {IN_PKT_DATA_H} {63};set_instance_parameter_value {shared_mem_s1_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {shared_mem_s1_rsp_width_adapter} {IN_PKT_BYTEEN_H} {71};set_instance_parameter_value {shared_mem_s1_rsp_width_adapter} {IN_PKT_BYTEEN_L} {64};set_instance_parameter_value {shared_mem_s1_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {96};set_instance_parameter_value {shared_mem_s1_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {93};set_instance_parameter_value {shared_mem_s1_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {87};set_instance_parameter_value {shared_mem_s1_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {89};set_instance_parameter_value {shared_mem_s1_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {99};set_instance_parameter_value {shared_mem_s1_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {97};set_instance_parameter_value {shared_mem_s1_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {102};set_instance_parameter_value {shared_mem_s1_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {100};set_instance_parameter_value {shared_mem_s1_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {126};set_instance_parameter_value {shared_mem_s1_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {125};set_instance_parameter_value {shared_mem_s1_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {92};set_instance_parameter_value {shared_mem_s1_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {104};set_instance_parameter_value {shared_mem_s1_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {103};set_instance_parameter_value {shared_mem_s1_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {127};set_instance_parameter_value {shared_mem_s1_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {129};set_instance_parameter_value {shared_mem_s1_rsp_width_adapter} {IN_ST_DATA_W} {130};set_instance_parameter_value {shared_mem_s1_rsp_width_adapter} {OUT_PKT_ADDR_H} {50};set_instance_parameter_value {shared_mem_s1_rsp_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {shared_mem_s1_rsp_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {shared_mem_s1_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {shared_mem_s1_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {shared_mem_s1_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {shared_mem_s1_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {60};set_instance_parameter_value {shared_mem_s1_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {57};set_instance_parameter_value {shared_mem_s1_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {51};set_instance_parameter_value {shared_mem_s1_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {66};set_instance_parameter_value {shared_mem_s1_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {64};set_instance_parameter_value {shared_mem_s1_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {90};set_instance_parameter_value {shared_mem_s1_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {89};set_instance_parameter_value {shared_mem_s1_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {56};set_instance_parameter_value {shared_mem_s1_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {68};set_instance_parameter_value {shared_mem_s1_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {67};set_instance_parameter_value {shared_mem_s1_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {91};set_instance_parameter_value {shared_mem_s1_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {93};set_instance_parameter_value {shared_mem_s1_rsp_width_adapter} {OUT_ST_DATA_W} {94};set_instance_parameter_value {shared_mem_s1_rsp_width_adapter} {ST_CHANNEL_W} {10};set_instance_parameter_value {shared_mem_s1_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {1};set_instance_parameter_value {shared_mem_s1_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {shared_mem_s1_rsp_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {shared_mem_s1_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {shared_mem_s1_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(129:127) response_status(126:125) cache(124:121) protection(120:118) thread_id(117) dest_id(116:113) src_id(112:109) qos(108) begin_burst(107) data_sideband(106) addr_sideband(105) burst_type(104:103) burst_size(102:100) burstwrap(99:97) byte_cnt(96:93) trans_exclusive(92) trans_lock(91) trans_read(90) trans_write(89) trans_posted(88) trans_compressed_read(87) addr(86:72) byteen(71:64) data(63:0)};set_instance_parameter_value {shared_mem_s1_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:77) src_id(76:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};set_instance_parameter_value {shared_mem_s1_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {shared_mem_s1_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {shared_mem_s2_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {shared_mem_s2_rsp_width_adapter} {IN_PKT_ADDR_H} {86};set_instance_parameter_value {shared_mem_s2_rsp_width_adapter} {IN_PKT_ADDR_L} {72};set_instance_parameter_value {shared_mem_s2_rsp_width_adapter} {IN_PKT_DATA_H} {63};set_instance_parameter_value {shared_mem_s2_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {shared_mem_s2_rsp_width_adapter} {IN_PKT_BYTEEN_H} {71};set_instance_parameter_value {shared_mem_s2_rsp_width_adapter} {IN_PKT_BYTEEN_L} {64};set_instance_parameter_value {shared_mem_s2_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {96};set_instance_parameter_value {shared_mem_s2_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {93};set_instance_parameter_value {shared_mem_s2_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {87};set_instance_parameter_value {shared_mem_s2_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {89};set_instance_parameter_value {shared_mem_s2_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {99};set_instance_parameter_value {shared_mem_s2_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {97};set_instance_parameter_value {shared_mem_s2_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {102};set_instance_parameter_value {shared_mem_s2_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {100};set_instance_parameter_value {shared_mem_s2_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {126};set_instance_parameter_value {shared_mem_s2_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {125};set_instance_parameter_value {shared_mem_s2_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {92};set_instance_parameter_value {shared_mem_s2_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {104};set_instance_parameter_value {shared_mem_s2_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {103};set_instance_parameter_value {shared_mem_s2_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {127};set_instance_parameter_value {shared_mem_s2_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {129};set_instance_parameter_value {shared_mem_s2_rsp_width_adapter} {IN_ST_DATA_W} {130};set_instance_parameter_value {shared_mem_s2_rsp_width_adapter} {OUT_PKT_ADDR_H} {50};set_instance_parameter_value {shared_mem_s2_rsp_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {shared_mem_s2_rsp_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {shared_mem_s2_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {shared_mem_s2_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {shared_mem_s2_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {shared_mem_s2_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {60};set_instance_parameter_value {shared_mem_s2_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {57};set_instance_parameter_value {shared_mem_s2_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {51};set_instance_parameter_value {shared_mem_s2_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {66};set_instance_parameter_value {shared_mem_s2_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {64};set_instance_parameter_value {shared_mem_s2_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {90};set_instance_parameter_value {shared_mem_s2_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {89};set_instance_parameter_value {shared_mem_s2_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {56};set_instance_parameter_value {shared_mem_s2_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {68};set_instance_parameter_value {shared_mem_s2_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {67};set_instance_parameter_value {shared_mem_s2_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {91};set_instance_parameter_value {shared_mem_s2_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {93};set_instance_parameter_value {shared_mem_s2_rsp_width_adapter} {OUT_ST_DATA_W} {94};set_instance_parameter_value {shared_mem_s2_rsp_width_adapter} {ST_CHANNEL_W} {10};set_instance_parameter_value {shared_mem_s2_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {1};set_instance_parameter_value {shared_mem_s2_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {shared_mem_s2_rsp_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {shared_mem_s2_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {shared_mem_s2_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(129:127) response_status(126:125) cache(124:121) protection(120:118) thread_id(117) dest_id(116:113) src_id(112:109) qos(108) begin_burst(107) data_sideband(106) addr_sideband(105) burst_type(104:103) burst_size(102:100) burstwrap(99:97) byte_cnt(96:93) trans_exclusive(92) trans_lock(91) trans_read(90) trans_write(89) trans_posted(88) trans_compressed_read(87) addr(86:72) byteen(71:64) data(63:0)};set_instance_parameter_value {shared_mem_s2_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:77) src_id(76:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};set_instance_parameter_value {shared_mem_s2_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {shared_mem_s2_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {cpu0_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {cpu0_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {cpu0_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {cpu0_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {cpu0_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {cpu1_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {cpu1_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {cpu1_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {cpu1_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {cpu1_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {shared_mem_reset1_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {shared_mem_reset1_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {shared_mem_reset1_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {shared_mem_reset1_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {shared_mem_reset1_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {pll_0_outclk0_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {pll_0_outclk0_clock_bridge} {EXPLICIT_CLOCK_RATE} {100000000};set_instance_parameter_value {pll_0_outclk0_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {cpu0_data_master_translator.avalon_universal_master_0} {cpu0_data_master_agent.av} {avalon};set_connection_parameter_value {cpu0_data_master_translator.avalon_universal_master_0/cpu0_data_master_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {cpu0_data_master_translator.avalon_universal_master_0/cpu0_data_master_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {cpu0_data_master_translator.avalon_universal_master_0/cpu0_data_master_agent.av} {defaultConnection} {false};add_connection {cpu0_instruction_master_translator.avalon_universal_master_0} {cpu0_instruction_master_agent.av} {avalon};set_connection_parameter_value {cpu0_instruction_master_translator.avalon_universal_master_0/cpu0_instruction_master_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {cpu0_instruction_master_translator.avalon_universal_master_0/cpu0_instruction_master_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {cpu0_instruction_master_translator.avalon_universal_master_0/cpu0_instruction_master_agent.av} {defaultConnection} {false};add_connection {cpu1_data_master_translator.avalon_universal_master_0} {cpu1_data_master_agent.av} {avalon};set_connection_parameter_value {cpu1_data_master_translator.avalon_universal_master_0/cpu1_data_master_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {cpu1_data_master_translator.avalon_universal_master_0/cpu1_data_master_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {cpu1_data_master_translator.avalon_universal_master_0/cpu1_data_master_agent.av} {defaultConnection} {false};add_connection {cpu1_instruction_master_translator.avalon_universal_master_0} {cpu1_instruction_master_agent.av} {avalon};set_connection_parameter_value {cpu1_instruction_master_translator.avalon_universal_master_0/cpu1_instruction_master_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {cpu1_instruction_master_translator.avalon_universal_master_0/cpu1_instruction_master_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {cpu1_instruction_master_translator.avalon_universal_master_0/cpu1_instruction_master_agent.av} {defaultConnection} {false};add_connection {cpu0_jtag_uart_avalon_jtag_slave_agent.m0} {cpu0_jtag_uart_avalon_jtag_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {cpu0_jtag_uart_avalon_jtag_slave_agent.m0/cpu0_jtag_uart_avalon_jtag_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {cpu0_jtag_uart_avalon_jtag_slave_agent.m0/cpu0_jtag_uart_avalon_jtag_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {cpu0_jtag_uart_avalon_jtag_slave_agent.m0/cpu0_jtag_uart_avalon_jtag_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {cpu0_jtag_uart_avalon_jtag_slave_agent.rf_source} {cpu0_jtag_uart_avalon_jtag_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {cpu0_jtag_uart_avalon_jtag_slave_agent_rsp_fifo.out} {cpu0_jtag_uart_avalon_jtag_slave_agent.rf_sink} {avalon_streaming};add_connection {cpu0_jtag_uart_avalon_jtag_slave_agent.rdata_fifo_src} {cpu0_jtag_uart_avalon_jtag_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux.src} {cpu0_jtag_uart_avalon_jtag_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux.src/cpu0_jtag_uart_avalon_jtag_slave_agent.cp} {qsys_mm.command};add_connection {cpu0_debug_mem_slave_agent.m0} {cpu0_debug_mem_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {cpu0_debug_mem_slave_agent.m0/cpu0_debug_mem_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {cpu0_debug_mem_slave_agent.m0/cpu0_debug_mem_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {cpu0_debug_mem_slave_agent.m0/cpu0_debug_mem_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {cpu0_debug_mem_slave_agent.rf_source} {cpu0_debug_mem_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {cpu0_debug_mem_slave_agent_rsp_fifo.out} {cpu0_debug_mem_slave_agent.rf_sink} {avalon_streaming};add_connection {cpu0_debug_mem_slave_agent.rdata_fifo_src} {cpu0_debug_mem_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_001.src} {cpu0_debug_mem_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_001.src/cpu0_debug_mem_slave_agent.cp} {qsys_mm.command};add_connection {cpu0_ocm_s1_agent.m0} {cpu0_ocm_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {cpu0_ocm_s1_agent.m0/cpu0_ocm_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {cpu0_ocm_s1_agent.m0/cpu0_ocm_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {cpu0_ocm_s1_agent.m0/cpu0_ocm_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {cpu0_ocm_s1_agent.rf_source} {cpu0_ocm_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {cpu0_ocm_s1_agent_rsp_fifo.out} {cpu0_ocm_s1_agent.rf_sink} {avalon_streaming};add_connection {cpu0_ocm_s1_agent.rdata_fifo_src} {cpu0_ocm_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_002.src} {cpu0_ocm_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_002.src/cpu0_ocm_s1_agent.cp} {qsys_mm.command};add_connection {shared_mem_s1_agent.m0} {shared_mem_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {shared_mem_s1_agent.m0/shared_mem_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {shared_mem_s1_agent.m0/shared_mem_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {shared_mem_s1_agent.m0/shared_mem_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {shared_mem_s1_agent.rf_source} {shared_mem_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {shared_mem_s1_agent_rsp_fifo.out} {shared_mem_s1_agent.rf_sink} {avalon_streaming};add_connection {shared_mem_s1_agent.rdata_fifo_src} {shared_mem_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {mutex_s1_agent.m0} {mutex_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {mutex_s1_agent.m0/mutex_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {mutex_s1_agent.m0/mutex_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {mutex_s1_agent.m0/mutex_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {mutex_s1_agent.rf_source} {mutex_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {mutex_s1_agent_rsp_fifo.out} {mutex_s1_agent.rf_sink} {avalon_streaming};add_connection {mutex_s1_agent.rdata_fifo_src} {mutex_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_004.src} {mutex_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_004.src/mutex_s1_agent.cp} {qsys_mm.command};add_connection {cpu1_jtag_uart_avalon_jtag_slave_agent.m0} {cpu1_jtag_uart_avalon_jtag_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {cpu1_jtag_uart_avalon_jtag_slave_agent.m0/cpu1_jtag_uart_avalon_jtag_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {cpu1_jtag_uart_avalon_jtag_slave_agent.m0/cpu1_jtag_uart_avalon_jtag_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {cpu1_jtag_uart_avalon_jtag_slave_agent.m0/cpu1_jtag_uart_avalon_jtag_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {cpu1_jtag_uart_avalon_jtag_slave_agent.rf_source} {cpu1_jtag_uart_avalon_jtag_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {cpu1_jtag_uart_avalon_jtag_slave_agent_rsp_fifo.out} {cpu1_jtag_uart_avalon_jtag_slave_agent.rf_sink} {avalon_streaming};add_connection {cpu1_jtag_uart_avalon_jtag_slave_agent.rdata_fifo_src} {cpu1_jtag_uart_avalon_jtag_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_005.src} {cpu1_jtag_uart_avalon_jtag_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_005.src/cpu1_jtag_uart_avalon_jtag_slave_agent.cp} {qsys_mm.command};add_connection {datagen_bus_agent.m0} {datagen_bus_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {datagen_bus_agent.m0/datagen_bus_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {datagen_bus_agent.m0/datagen_bus_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {datagen_bus_agent.m0/datagen_bus_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {datagen_bus_agent.rf_source} {datagen_bus_agent_rsp_fifo.in} {avalon_streaming};add_connection {datagen_bus_agent_rsp_fifo.out} {datagen_bus_agent.rf_sink} {avalon_streaming};add_connection {datagen_bus_agent.rdata_fifo_src} {datagen_bus_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_006.src} {datagen_bus_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_006.src/datagen_bus_agent.cp} {qsys_mm.command};add_connection {cpu1_debug_mem_slave_agent.m0} {cpu1_debug_mem_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {cpu1_debug_mem_slave_agent.m0/cpu1_debug_mem_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {cpu1_debug_mem_slave_agent.m0/cpu1_debug_mem_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {cpu1_debug_mem_slave_agent.m0/cpu1_debug_mem_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {cpu1_debug_mem_slave_agent.rf_source} {cpu1_debug_mem_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {cpu1_debug_mem_slave_agent_rsp_fifo.out} {cpu1_debug_mem_slave_agent.rf_sink} {avalon_streaming};add_connection {cpu1_debug_mem_slave_agent.rdata_fifo_src} {cpu1_debug_mem_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_007.src} {cpu1_debug_mem_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_007.src/cpu1_debug_mem_slave_agent.cp} {qsys_mm.command};add_connection {cpu1_ocm_s1_agent.m0} {cpu1_ocm_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {cpu1_ocm_s1_agent.m0/cpu1_ocm_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {cpu1_ocm_s1_agent.m0/cpu1_ocm_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {cpu1_ocm_s1_agent.m0/cpu1_ocm_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {cpu1_ocm_s1_agent.rf_source} {cpu1_ocm_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {cpu1_ocm_s1_agent_rsp_fifo.out} {cpu1_ocm_s1_agent.rf_sink} {avalon_streaming};add_connection {cpu1_ocm_s1_agent.rdata_fifo_src} {cpu1_ocm_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_008.src} {cpu1_ocm_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_008.src/cpu1_ocm_s1_agent.cp} {qsys_mm.command};add_connection {shared_mem_s2_agent.m0} {shared_mem_s2_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {shared_mem_s2_agent.m0/shared_mem_s2_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {shared_mem_s2_agent.m0/shared_mem_s2_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {shared_mem_s2_agent.m0/shared_mem_s2_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {shared_mem_s2_agent.rf_source} {shared_mem_s2_agent_rsp_fifo.in} {avalon_streaming};add_connection {shared_mem_s2_agent_rsp_fifo.out} {shared_mem_s2_agent.rf_sink} {avalon_streaming};add_connection {shared_mem_s2_agent.rdata_fifo_src} {shared_mem_s2_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cpu0_data_master_agent.cp} {router.sink} {avalon_streaming};preview_set_connection_tag {cpu0_data_master_agent.cp/router.sink} {qsys_mm.command};add_connection {cpu0_instruction_master_agent.cp} {router_001.sink} {avalon_streaming};preview_set_connection_tag {cpu0_instruction_master_agent.cp/router_001.sink} {qsys_mm.command};add_connection {cpu1_data_master_agent.cp} {router_002.sink} {avalon_streaming};preview_set_connection_tag {cpu1_data_master_agent.cp/router_002.sink} {qsys_mm.command};add_connection {cpu1_instruction_master_agent.cp} {router_003.sink} {avalon_streaming};preview_set_connection_tag {cpu1_instruction_master_agent.cp/router_003.sink} {qsys_mm.command};add_connection {cpu0_jtag_uart_avalon_jtag_slave_agent.rp} {router_004.sink} {avalon_streaming};preview_set_connection_tag {cpu0_jtag_uart_avalon_jtag_slave_agent.rp/router_004.sink} {qsys_mm.response};add_connection {router_004.src} {rsp_demux.sink} {avalon_streaming};preview_set_connection_tag {router_004.src/rsp_demux.sink} {qsys_mm.response};add_connection {cpu0_debug_mem_slave_agent.rp} {router_005.sink} {avalon_streaming};preview_set_connection_tag {cpu0_debug_mem_slave_agent.rp/router_005.sink} {qsys_mm.response};add_connection {router_005.src} {rsp_demux_001.sink} {avalon_streaming};preview_set_connection_tag {router_005.src/rsp_demux_001.sink} {qsys_mm.response};add_connection {cpu0_ocm_s1_agent.rp} {router_006.sink} {avalon_streaming};preview_set_connection_tag {cpu0_ocm_s1_agent.rp/router_006.sink} {qsys_mm.response};add_connection {router_006.src} {rsp_demux_002.sink} {avalon_streaming};preview_set_connection_tag {router_006.src/rsp_demux_002.sink} {qsys_mm.response};add_connection {shared_mem_s1_agent.rp} {router_007.sink} {avalon_streaming};preview_set_connection_tag {shared_mem_s1_agent.rp/router_007.sink} {qsys_mm.response};add_connection {mutex_s1_agent.rp} {router_008.sink} {avalon_streaming};preview_set_connection_tag {mutex_s1_agent.rp/router_008.sink} {qsys_mm.response};add_connection {router_008.src} {rsp_demux_004.sink} {avalon_streaming};preview_set_connection_tag {router_008.src/rsp_demux_004.sink} {qsys_mm.response};add_connection {cpu1_jtag_uart_avalon_jtag_slave_agent.rp} {router_009.sink} {avalon_streaming};preview_set_connection_tag {cpu1_jtag_uart_avalon_jtag_slave_agent.rp/router_009.sink} {qsys_mm.response};add_connection {router_009.src} {rsp_demux_005.sink} {avalon_streaming};preview_set_connection_tag {router_009.src/rsp_demux_005.sink} {qsys_mm.response};add_connection {datagen_bus_agent.rp} {router_010.sink} {avalon_streaming};preview_set_connection_tag {datagen_bus_agent.rp/router_010.sink} {qsys_mm.response};add_connection {router_010.src} {rsp_demux_006.sink} {avalon_streaming};preview_set_connection_tag {router_010.src/rsp_demux_006.sink} {qsys_mm.response};add_connection {cpu1_debug_mem_slave_agent.rp} {router_011.sink} {avalon_streaming};preview_set_connection_tag {cpu1_debug_mem_slave_agent.rp/router_011.sink} {qsys_mm.response};add_connection {router_011.src} {rsp_demux_007.sink} {avalon_streaming};preview_set_connection_tag {router_011.src/rsp_demux_007.sink} {qsys_mm.response};add_connection {cpu1_ocm_s1_agent.rp} {router_012.sink} {avalon_streaming};preview_set_connection_tag {cpu1_ocm_s1_agent.rp/router_012.sink} {qsys_mm.response};add_connection {router_012.src} {rsp_demux_008.sink} {avalon_streaming};preview_set_connection_tag {router_012.src/rsp_demux_008.sink} {qsys_mm.response};add_connection {shared_mem_s2_agent.rp} {router_013.sink} {avalon_streaming};preview_set_connection_tag {shared_mem_s2_agent.rp/router_013.sink} {qsys_mm.response};add_connection {router.src} {cpu0_data_master_limiter.cmd_sink} {avalon_streaming};preview_set_connection_tag {router.src/cpu0_data_master_limiter.cmd_sink} {qsys_mm.command};add_connection {cpu0_data_master_limiter.cmd_src} {cmd_demux.sink} {avalon_streaming};preview_set_connection_tag {cpu0_data_master_limiter.cmd_src/cmd_demux.sink} {qsys_mm.command};add_connection {rsp_mux.src} {cpu0_data_master_limiter.rsp_sink} {avalon_streaming};preview_set_connection_tag {rsp_mux.src/cpu0_data_master_limiter.rsp_sink} {qsys_mm.response};add_connection {cpu0_data_master_limiter.rsp_src} {cpu0_data_master_agent.rp} {avalon_streaming};preview_set_connection_tag {cpu0_data_master_limiter.rsp_src/cpu0_data_master_agent.rp} {qsys_mm.response};add_connection {router_001.src} {cpu0_instruction_master_limiter.cmd_sink} {avalon_streaming};preview_set_connection_tag {router_001.src/cpu0_instruction_master_limiter.cmd_sink} {qsys_mm.command};add_connection {cpu0_instruction_master_limiter.cmd_src} {cmd_demux_001.sink} {avalon_streaming};preview_set_connection_tag {cpu0_instruction_master_limiter.cmd_src/cmd_demux_001.sink} {qsys_mm.command};add_connection {rsp_mux_001.src} {cpu0_instruction_master_limiter.rsp_sink} {avalon_streaming};preview_set_connection_tag {rsp_mux_001.src/cpu0_instruction_master_limiter.rsp_sink} {qsys_mm.response};add_connection {cpu0_instruction_master_limiter.rsp_src} {cpu0_instruction_master_agent.rp} {avalon_streaming};preview_set_connection_tag {cpu0_instruction_master_limiter.rsp_src/cpu0_instruction_master_agent.rp} {qsys_mm.response};add_connection {router_002.src} {cpu1_data_master_limiter.cmd_sink} {avalon_streaming};preview_set_connection_tag {router_002.src/cpu1_data_master_limiter.cmd_sink} {qsys_mm.command};add_connection {cpu1_data_master_limiter.cmd_src} {cmd_demux_002.sink} {avalon_streaming};preview_set_connection_tag {cpu1_data_master_limiter.cmd_src/cmd_demux_002.sink} {qsys_mm.command};add_connection {rsp_mux_002.src} {cpu1_data_master_limiter.rsp_sink} {avalon_streaming};preview_set_connection_tag {rsp_mux_002.src/cpu1_data_master_limiter.rsp_sink} {qsys_mm.response};add_connection {cpu1_data_master_limiter.rsp_src} {cpu1_data_master_agent.rp} {avalon_streaming};preview_set_connection_tag {cpu1_data_master_limiter.rsp_src/cpu1_data_master_agent.rp} {qsys_mm.response};add_connection {router_003.src} {cpu1_instruction_master_limiter.cmd_sink} {avalon_streaming};preview_set_connection_tag {router_003.src/cpu1_instruction_master_limiter.cmd_sink} {qsys_mm.command};add_connection {cpu1_instruction_master_limiter.cmd_src} {cmd_demux_003.sink} {avalon_streaming};preview_set_connection_tag {cpu1_instruction_master_limiter.cmd_src/cmd_demux_003.sink} {qsys_mm.command};add_connection {rsp_mux_003.src} {cpu1_instruction_master_limiter.rsp_sink} {avalon_streaming};preview_set_connection_tag {rsp_mux_003.src/cpu1_instruction_master_limiter.rsp_sink} {qsys_mm.response};add_connection {cpu1_instruction_master_limiter.rsp_src} {cpu1_instruction_master_agent.rp} {avalon_streaming};preview_set_connection_tag {cpu1_instruction_master_limiter.rsp_src/cpu1_instruction_master_agent.rp} {qsys_mm.response};add_connection {cmd_demux.src0} {cmd_mux.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.command};add_connection {cmd_demux.src1} {cmd_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.command};add_connection {cmd_demux.src2} {cmd_mux_002.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src2/cmd_mux_002.sink0} {qsys_mm.command};add_connection {cmd_demux.src3} {cmd_mux_003.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src3/cmd_mux_003.sink0} {qsys_mm.command};add_connection {cmd_demux.src4} {cmd_mux_004.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src4/cmd_mux_004.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src0} {cmd_mux.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src0/cmd_mux.sink1} {qsys_mm.command};add_connection {cmd_demux_001.src1} {cmd_mux_001.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src1/cmd_mux_001.sink1} {qsys_mm.command};add_connection {cmd_demux_001.src2} {cmd_mux_002.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src2/cmd_mux_002.sink1} {qsys_mm.command};add_connection {cmd_demux_002.src0} {cmd_mux_004.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_002.src0/cmd_mux_004.sink1} {qsys_mm.command};add_connection {cmd_demux_002.src1} {cmd_mux_005.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux_002.src1/cmd_mux_005.sink0} {qsys_mm.command};add_connection {cmd_demux_002.src2} {cmd_mux_006.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux_002.src2/cmd_mux_006.sink0} {qsys_mm.command};add_connection {cmd_demux_002.src3} {cmd_mux_007.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux_002.src3/cmd_mux_007.sink0} {qsys_mm.command};add_connection {cmd_demux_002.src4} {cmd_mux_008.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux_002.src4/cmd_mux_008.sink0} {qsys_mm.command};add_connection {cmd_demux_002.src5} {cmd_mux_009.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux_002.src5/cmd_mux_009.sink0} {qsys_mm.command};add_connection {cmd_demux_003.src0} {cmd_mux_005.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_003.src0/cmd_mux_005.sink1} {qsys_mm.command};add_connection {cmd_demux_003.src1} {cmd_mux_007.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_003.src1/cmd_mux_007.sink1} {qsys_mm.command};add_connection {cmd_demux_003.src2} {cmd_mux_008.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_003.src2/cmd_mux_008.sink1} {qsys_mm.command};add_connection {rsp_demux.src0} {rsp_mux.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.response};add_connection {rsp_demux.src1} {rsp_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux.src1/rsp_mux_001.sink0} {qsys_mm.response};add_connection {rsp_demux_001.src0} {rsp_mux.sink1} {avalon_streaming};preview_set_connection_tag {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.response};add_connection {rsp_demux_001.src1} {rsp_mux_001.sink1} {avalon_streaming};preview_set_connection_tag {rsp_demux_001.src1/rsp_mux_001.sink1} {qsys_mm.response};add_connection {rsp_demux_002.src0} {rsp_mux.sink2} {avalon_streaming};preview_set_connection_tag {rsp_demux_002.src0/rsp_mux.sink2} {qsys_mm.response};add_connection {rsp_demux_002.src1} {rsp_mux_001.sink2} {avalon_streaming};preview_set_connection_tag {rsp_demux_002.src1/rsp_mux_001.sink2} {qsys_mm.response};add_connection {rsp_demux_003.src0} {rsp_mux.sink3} {avalon_streaming};preview_set_connection_tag {rsp_demux_003.src0/rsp_mux.sink3} {qsys_mm.response};add_connection {rsp_demux_004.src0} {rsp_mux.sink4} {avalon_streaming};preview_set_connection_tag {rsp_demux_004.src0/rsp_mux.sink4} {qsys_mm.response};add_connection {rsp_demux_004.src1} {rsp_mux_002.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux_004.src1/rsp_mux_002.sink0} {qsys_mm.response};add_connection {rsp_demux_005.src0} {rsp_mux_002.sink1} {avalon_streaming};preview_set_connection_tag {rsp_demux_005.src0/rsp_mux_002.sink1} {qsys_mm.response};add_connection {rsp_demux_005.src1} {rsp_mux_003.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux_005.src1/rsp_mux_003.sink0} {qsys_mm.response};add_connection {rsp_demux_006.src0} {rsp_mux_002.sink2} {avalon_streaming};preview_set_connection_tag {rsp_demux_006.src0/rsp_mux_002.sink2} {qsys_mm.response};add_connection {rsp_demux_007.src0} {rsp_mux_002.sink3} {avalon_streaming};preview_set_connection_tag {rsp_demux_007.src0/rsp_mux_002.sink3} {qsys_mm.response};add_connection {rsp_demux_007.src1} {rsp_mux_003.sink1} {avalon_streaming};preview_set_connection_tag {rsp_demux_007.src1/rsp_mux_003.sink1} {qsys_mm.response};add_connection {rsp_demux_008.src0} {rsp_mux_002.sink4} {avalon_streaming};preview_set_connection_tag {rsp_demux_008.src0/rsp_mux_002.sink4} {qsys_mm.response};add_connection {rsp_demux_008.src1} {rsp_mux_003.sink2} {avalon_streaming};preview_set_connection_tag {rsp_demux_008.src1/rsp_mux_003.sink2} {qsys_mm.response};add_connection {rsp_demux_009.src0} {rsp_mux_002.sink5} {avalon_streaming};preview_set_connection_tag {rsp_demux_009.src0/rsp_mux_002.sink5} {qsys_mm.response};add_connection {cmd_mux_003.src} {shared_mem_s1_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {cmd_mux_003.src/shared_mem_s1_cmd_width_adapter.sink} {qsys_mm.command};add_connection {shared_mem_s1_cmd_width_adapter.src} {shared_mem_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {shared_mem_s1_cmd_width_adapter.src/shared_mem_s1_agent.cp} {qsys_mm.command};add_connection {cmd_mux_009.src} {shared_mem_s2_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {cmd_mux_009.src/shared_mem_s2_cmd_width_adapter.sink} {qsys_mm.command};add_connection {shared_mem_s2_cmd_width_adapter.src} {shared_mem_s2_agent.cp} {avalon_streaming};preview_set_connection_tag {shared_mem_s2_cmd_width_adapter.src/shared_mem_s2_agent.cp} {qsys_mm.command};add_connection {router_007.src} {shared_mem_s1_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {router_007.src/shared_mem_s1_rsp_width_adapter.sink} {qsys_mm.response};add_connection {shared_mem_s1_rsp_width_adapter.src} {rsp_demux_003.sink} {avalon_streaming};preview_set_connection_tag {shared_mem_s1_rsp_width_adapter.src/rsp_demux_003.sink} {qsys_mm.response};add_connection {router_013.src} {shared_mem_s2_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {router_013.src/shared_mem_s2_rsp_width_adapter.sink} {qsys_mm.response};add_connection {shared_mem_s2_rsp_width_adapter.src} {rsp_demux_009.sink} {avalon_streaming};preview_set_connection_tag {shared_mem_s2_rsp_width_adapter.src/rsp_demux_009.sink} {qsys_mm.response};add_connection {cpu0_data_master_limiter.cmd_valid} {cmd_demux.sink_valid} {avalon_streaming};add_connection {cpu0_instruction_master_limiter.cmd_valid} {cmd_demux_001.sink_valid} {avalon_streaming};add_connection {cpu1_data_master_limiter.cmd_valid} {cmd_demux_002.sink_valid} {avalon_streaming};add_connection {cpu1_instruction_master_limiter.cmd_valid} {cmd_demux_003.sink_valid} {avalon_streaming};add_connection {cpu0_reset_reset_bridge.out_reset} {cpu0_data_master_translator.reset} {reset};add_connection {cpu0_reset_reset_bridge.out_reset} {cpu0_instruction_master_translator.reset} {reset};add_connection {cpu0_reset_reset_bridge.out_reset} {cpu0_jtag_uart_avalon_jtag_slave_translator.reset} {reset};add_connection {cpu0_reset_reset_bridge.out_reset} {cpu0_debug_mem_slave_translator.reset} {reset};add_connection {cpu0_reset_reset_bridge.out_reset} {cpu0_ocm_s1_translator.reset} {reset};add_connection {cpu0_reset_reset_bridge.out_reset} {cpu0_data_master_agent.clk_reset} {reset};add_connection {cpu0_reset_reset_bridge.out_reset} {cpu0_instruction_master_agent.clk_reset} {reset};add_connection {cpu0_reset_reset_bridge.out_reset} {cpu0_jtag_uart_avalon_jtag_slave_agent.clk_reset} {reset};add_connection {cpu0_reset_reset_bridge.out_reset} {cpu0_jtag_uart_avalon_jtag_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {cpu0_reset_reset_bridge.out_reset} {cpu0_debug_mem_slave_agent.clk_reset} {reset};add_connection {cpu0_reset_reset_bridge.out_reset} {cpu0_debug_mem_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {cpu0_reset_reset_bridge.out_reset} {cpu0_ocm_s1_agent.clk_reset} {reset};add_connection {cpu0_reset_reset_bridge.out_reset} {cpu0_ocm_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {cpu0_reset_reset_bridge.out_reset} {router.clk_reset} {reset};add_connection {cpu0_reset_reset_bridge.out_reset} {router_001.clk_reset} {reset};add_connection {cpu0_reset_reset_bridge.out_reset} {router_004.clk_reset} {reset};add_connection {cpu0_reset_reset_bridge.out_reset} {router_005.clk_reset} {reset};add_connection {cpu0_reset_reset_bridge.out_reset} {router_006.clk_reset} {reset};add_connection {cpu0_reset_reset_bridge.out_reset} {cpu0_data_master_limiter.clk_reset} {reset};add_connection {cpu0_reset_reset_bridge.out_reset} {cpu0_instruction_master_limiter.clk_reset} {reset};add_connection {cpu0_reset_reset_bridge.out_reset} {cmd_demux.clk_reset} {reset};add_connection {cpu0_reset_reset_bridge.out_reset} {cmd_demux_001.clk_reset} {reset};add_connection {cpu0_reset_reset_bridge.out_reset} {cmd_mux.clk_reset} {reset};add_connection {cpu0_reset_reset_bridge.out_reset} {cmd_mux_001.clk_reset} {reset};add_connection {cpu0_reset_reset_bridge.out_reset} {cmd_mux_002.clk_reset} {reset};add_connection {cpu0_reset_reset_bridge.out_reset} {rsp_demux.clk_reset} {reset};add_connection {cpu0_reset_reset_bridge.out_reset} {rsp_demux_001.clk_reset} {reset};add_connection {cpu0_reset_reset_bridge.out_reset} {rsp_demux_002.clk_reset} {reset};add_connection {cpu0_reset_reset_bridge.out_reset} {rsp_mux.clk_reset} {reset};add_connection {cpu0_reset_reset_bridge.out_reset} {rsp_mux_001.clk_reset} {reset};add_connection {cpu1_reset_reset_bridge.out_reset} {cpu1_data_master_translator.reset} {reset};add_connection {cpu1_reset_reset_bridge.out_reset} {cpu1_instruction_master_translator.reset} {reset};add_connection {cpu1_reset_reset_bridge.out_reset} {mutex_s1_translator.reset} {reset};add_connection {cpu1_reset_reset_bridge.out_reset} {cpu1_jtag_uart_avalon_jtag_slave_translator.reset} {reset};add_connection {cpu1_reset_reset_bridge.out_reset} {datagen_bus_translator.reset} {reset};add_connection {cpu1_reset_reset_bridge.out_reset} {cpu1_debug_mem_slave_translator.reset} {reset};add_connection {cpu1_reset_reset_bridge.out_reset} {cpu1_ocm_s1_translator.reset} {reset};add_connection {cpu1_reset_reset_bridge.out_reset} {cpu1_data_master_agent.clk_reset} {reset};add_connection {cpu1_reset_reset_bridge.out_reset} {cpu1_instruction_master_agent.clk_reset} {reset};add_connection {cpu1_reset_reset_bridge.out_reset} {mutex_s1_agent.clk_reset} {reset};add_connection {cpu1_reset_reset_bridge.out_reset} {mutex_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {cpu1_reset_reset_bridge.out_reset} {cpu1_jtag_uart_avalon_jtag_slave_agent.clk_reset} {reset};add_connection {cpu1_reset_reset_bridge.out_reset} {cpu1_jtag_uart_avalon_jtag_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {cpu1_reset_reset_bridge.out_reset} {datagen_bus_agent.clk_reset} {reset};add_connection {cpu1_reset_reset_bridge.out_reset} {datagen_bus_agent_rsp_fifo.clk_reset} {reset};add_connection {cpu1_reset_reset_bridge.out_reset} {cpu1_debug_mem_slave_agent.clk_reset} {reset};add_connection {cpu1_reset_reset_bridge.out_reset} {cpu1_debug_mem_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {cpu1_reset_reset_bridge.out_reset} {cpu1_ocm_s1_agent.clk_reset} {reset};add_connection {cpu1_reset_reset_bridge.out_reset} {cpu1_ocm_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {cpu1_reset_reset_bridge.out_reset} {router_002.clk_reset} {reset};add_connection {cpu1_reset_reset_bridge.out_reset} {router_003.clk_reset} {reset};add_connection {cpu1_reset_reset_bridge.out_reset} {router_008.clk_reset} {reset};add_connection {cpu1_reset_reset_bridge.out_reset} {router_009.clk_reset} {reset};add_connection {cpu1_reset_reset_bridge.out_reset} {router_010.clk_reset} {reset};add_connection {cpu1_reset_reset_bridge.out_reset} {router_011.clk_reset} {reset};add_connection {cpu1_reset_reset_bridge.out_reset} {router_012.clk_reset} {reset};add_connection {cpu1_reset_reset_bridge.out_reset} {cpu1_data_master_limiter.clk_reset} {reset};add_connection {cpu1_reset_reset_bridge.out_reset} {cpu1_instruction_master_limiter.clk_reset} {reset};add_connection {cpu1_reset_reset_bridge.out_reset} {cmd_demux_002.clk_reset} {reset};add_connection {cpu1_reset_reset_bridge.out_reset} {cmd_demux_003.clk_reset} {reset};add_connection {cpu1_reset_reset_bridge.out_reset} {cmd_mux_004.clk_reset} {reset};add_connection {cpu1_reset_reset_bridge.out_reset} {cmd_mux_005.clk_reset} {reset};add_connection {cpu1_reset_reset_bridge.out_reset} {cmd_mux_006.clk_reset} {reset};add_connection {cpu1_reset_reset_bridge.out_reset} {cmd_mux_007.clk_reset} {reset};add_connection {cpu1_reset_reset_bridge.out_reset} {cmd_mux_008.clk_reset} {reset};add_connection {cpu1_reset_reset_bridge.out_reset} {rsp_demux_004.clk_reset} {reset};add_connection {cpu1_reset_reset_bridge.out_reset} {rsp_demux_005.clk_reset} {reset};add_connection {cpu1_reset_reset_bridge.out_reset} {rsp_demux_006.clk_reset} {reset};add_connection {cpu1_reset_reset_bridge.out_reset} {rsp_demux_007.clk_reset} {reset};add_connection {cpu1_reset_reset_bridge.out_reset} {rsp_demux_008.clk_reset} {reset};add_connection {cpu1_reset_reset_bridge.out_reset} {rsp_mux_002.clk_reset} {reset};add_connection {cpu1_reset_reset_bridge.out_reset} {rsp_mux_003.clk_reset} {reset};add_connection {shared_mem_reset1_reset_bridge.out_reset} {shared_mem_s1_translator.reset} {reset};add_connection {shared_mem_reset1_reset_bridge.out_reset} {shared_mem_s2_translator.reset} {reset};add_connection {shared_mem_reset1_reset_bridge.out_reset} {shared_mem_s1_agent.clk_reset} {reset};add_connection {shared_mem_reset1_reset_bridge.out_reset} {shared_mem_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {shared_mem_reset1_reset_bridge.out_reset} {shared_mem_s2_agent.clk_reset} {reset};add_connection {shared_mem_reset1_reset_bridge.out_reset} {shared_mem_s2_agent_rsp_fifo.clk_reset} {reset};add_connection {shared_mem_reset1_reset_bridge.out_reset} {router_007.clk_reset} {reset};add_connection {shared_mem_reset1_reset_bridge.out_reset} {router_013.clk_reset} {reset};add_connection {shared_mem_reset1_reset_bridge.out_reset} {cmd_mux_003.clk_reset} {reset};add_connection {shared_mem_reset1_reset_bridge.out_reset} {cmd_mux_009.clk_reset} {reset};add_connection {shared_mem_reset1_reset_bridge.out_reset} {rsp_demux_003.clk_reset} {reset};add_connection {shared_mem_reset1_reset_bridge.out_reset} {rsp_demux_009.clk_reset} {reset};add_connection {shared_mem_reset1_reset_bridge.out_reset} {shared_mem_s1_cmd_width_adapter.clk_reset} {reset};add_connection {shared_mem_reset1_reset_bridge.out_reset} {shared_mem_s2_cmd_width_adapter.clk_reset} {reset};add_connection {shared_mem_reset1_reset_bridge.out_reset} {shared_mem_s1_rsp_width_adapter.clk_reset} {reset};add_connection {shared_mem_reset1_reset_bridge.out_reset} {shared_mem_s2_rsp_width_adapter.clk_reset} {reset};add_connection {pll_0_outclk0_clock_bridge.out_clk} {cpu0_data_master_translator.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {cpu0_instruction_master_translator.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {cpu1_data_master_translator.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {cpu1_instruction_master_translator.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {cpu0_jtag_uart_avalon_jtag_slave_translator.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {cpu0_debug_mem_slave_translator.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {cpu0_ocm_s1_translator.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {shared_mem_s1_translator.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {mutex_s1_translator.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {cpu1_jtag_uart_avalon_jtag_slave_translator.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {datagen_bus_translator.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {cpu1_debug_mem_slave_translator.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {cpu1_ocm_s1_translator.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {shared_mem_s2_translator.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {cpu0_data_master_agent.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {cpu0_instruction_master_agent.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {cpu1_data_master_agent.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {cpu1_instruction_master_agent.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {cpu0_jtag_uart_avalon_jtag_slave_agent.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {cpu0_jtag_uart_avalon_jtag_slave_agent_rsp_fifo.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {cpu0_debug_mem_slave_agent.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {cpu0_debug_mem_slave_agent_rsp_fifo.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {cpu0_ocm_s1_agent.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {cpu0_ocm_s1_agent_rsp_fifo.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {shared_mem_s1_agent.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {shared_mem_s1_agent_rsp_fifo.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {mutex_s1_agent.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {mutex_s1_agent_rsp_fifo.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {cpu1_jtag_uart_avalon_jtag_slave_agent.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {cpu1_jtag_uart_avalon_jtag_slave_agent_rsp_fifo.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {datagen_bus_agent.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {datagen_bus_agent_rsp_fifo.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {cpu1_debug_mem_slave_agent.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {cpu1_debug_mem_slave_agent_rsp_fifo.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {cpu1_ocm_s1_agent.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {cpu1_ocm_s1_agent_rsp_fifo.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {shared_mem_s2_agent.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {shared_mem_s2_agent_rsp_fifo.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {router.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {router_001.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {router_002.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {router_003.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {router_004.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {router_005.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {router_006.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {router_007.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {router_008.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {router_009.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {router_010.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {router_011.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {router_012.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {router_013.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {cpu0_data_master_limiter.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {cpu0_instruction_master_limiter.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {cpu1_data_master_limiter.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {cpu1_instruction_master_limiter.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {cmd_demux.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {rsp_mux.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {cmd_demux_001.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {rsp_mux_001.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {cmd_demux_002.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {rsp_mux_002.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {cmd_demux_003.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {rsp_mux_003.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {cmd_mux.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {rsp_demux.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {cmd_mux_001.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {rsp_demux_001.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {cmd_mux_002.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {rsp_demux_002.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {cmd_mux_003.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {rsp_demux_003.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {cmd_mux_004.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {rsp_demux_004.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {cmd_mux_005.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {rsp_demux_005.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {cmd_mux_006.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {rsp_demux_006.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {cmd_mux_007.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {rsp_demux_007.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {cmd_mux_008.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {rsp_demux_008.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {cmd_mux_009.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {rsp_demux_009.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {shared_mem_s1_cmd_width_adapter.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {shared_mem_s2_cmd_width_adapter.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {shared_mem_s1_rsp_width_adapter.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {shared_mem_s2_rsp_width_adapter.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {cpu0_reset_reset_bridge.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {cpu1_reset_reset_bridge.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {shared_mem_reset1_reset_bridge.clk} {clock};add_interface {pll_0_outclk0} {clock} {slave};set_interface_property {pll_0_outclk0} {EXPORT_OF} {pll_0_outclk0_clock_bridge.in_clk};add_interface {cpu0_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {cpu0_reset_reset_bridge_in_reset} {EXPORT_OF} {cpu0_reset_reset_bridge.in_reset};add_interface {cpu1_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {cpu1_reset_reset_bridge_in_reset} {EXPORT_OF} {cpu1_reset_reset_bridge.in_reset};add_interface {shared_mem_reset1_reset_bridge_in_reset} {reset} {slave};set_interface_property {shared_mem_reset1_reset_bridge_in_reset} {EXPORT_OF} {shared_mem_reset1_reset_bridge.in_reset};add_interface {cpu0_data_master} {avalon} {slave};set_interface_property {cpu0_data_master} {EXPORT_OF} {cpu0_data_master_translator.avalon_anti_master_0};add_interface {cpu0_instruction_master} {avalon} {slave};set_interface_property {cpu0_instruction_master} {EXPORT_OF} {cpu0_instruction_master_translator.avalon_anti_master_0};add_interface {cpu1_data_master} {avalon} {slave};set_interface_property {cpu1_data_master} {EXPORT_OF} {cpu1_data_master_translator.avalon_anti_master_0};add_interface {cpu1_instruction_master} {avalon} {slave};set_interface_property {cpu1_instruction_master} {EXPORT_OF} {cpu1_instruction_master_translator.avalon_anti_master_0};add_interface {cpu0_debug_mem_slave} {avalon} {master};set_interface_property {cpu0_debug_mem_slave} {EXPORT_OF} {cpu0_debug_mem_slave_translator.avalon_anti_slave_0};add_interface {cpu0_jtag_uart_avalon_jtag_slave} {avalon} {master};set_interface_property {cpu0_jtag_uart_avalon_jtag_slave} {EXPORT_OF} {cpu0_jtag_uart_avalon_jtag_slave_translator.avalon_anti_slave_0};add_interface {cpu0_ocm_s1} {avalon} {master};set_interface_property {cpu0_ocm_s1} {EXPORT_OF} {cpu0_ocm_s1_translator.avalon_anti_slave_0};add_interface {cpu1_debug_mem_slave} {avalon} {master};set_interface_property {cpu1_debug_mem_slave} {EXPORT_OF} {cpu1_debug_mem_slave_translator.avalon_anti_slave_0};add_interface {cpu1_jtag_uart_avalon_jtag_slave} {avalon} {master};set_interface_property {cpu1_jtag_uart_avalon_jtag_slave} {EXPORT_OF} {cpu1_jtag_uart_avalon_jtag_slave_translator.avalon_anti_slave_0};add_interface {cpu1_ocm_s1} {avalon} {master};set_interface_property {cpu1_ocm_s1} {EXPORT_OF} {cpu1_ocm_s1_translator.avalon_anti_slave_0};add_interface {datagen_bus} {avalon} {master};set_interface_property {datagen_bus} {EXPORT_OF} {datagen_bus_translator.avalon_anti_slave_0};add_interface {mutex_s1} {avalon} {master};set_interface_property {mutex_s1} {EXPORT_OF} {mutex_s1_translator.avalon_anti_slave_0};add_interface {shared_mem_s1} {avalon} {master};set_interface_property {shared_mem_s1} {EXPORT_OF} {shared_mem_s1_translator.avalon_anti_slave_0};add_interface {shared_mem_s2} {avalon} {master};set_interface_property {shared_mem_s2} {EXPORT_OF} {shared_mem_s2_translator.avalon_anti_slave_0};set_module_assignment {interconnect_id.cpu0.data_master} {0};set_module_assignment {interconnect_id.cpu0.debug_mem_slave} {0};set_module_assignment {interconnect_id.cpu0.instruction_master} {1};set_module_assignment {interconnect_id.cpu0_jtag_uart.avalon_jtag_slave} {1};set_module_assignment {interconnect_id.cpu0_ocm.s1} {2};set_module_assignment {interconnect_id.cpu1.data_master} {2};set_module_assignment {interconnect_id.cpu1.debug_mem_slave} {3};set_module_assignment {interconnect_id.cpu1.instruction_master} {3};set_module_assignment {interconnect_id.cpu1_jtag_uart.avalon_jtag_slave} {4};set_module_assignment {interconnect_id.cpu1_ocm.s1} {5};set_module_assignment {interconnect_id.datagen.bus} {6};set_module_assignment {interconnect_id.mutex.s1} {7};set_module_assignment {interconnect_id.shared_mem.s1} {8};set_module_assignment {interconnect_id.shared_mem.s2} {9};(altera_merlin_master_translator:17.0:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=15,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=1,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=4,AV_WRITE_WAIT=0,SYNC_RESET=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=15,UAV_BURSTCOUNT_W=3,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=1,USE_LOCK=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_master_translator:17.0:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=15,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=1,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=4,AV_WRITE_WAIT=0,SYNC_RESET=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=15,UAV_BURSTCOUNT_W=3,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=0,USE_WRITEDATA=0,USE_WRITERESPONSE=0)(altera_merlin_master_translator:17.0:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=15,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=1,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=4,AV_WRITE_WAIT=0,SYNC_RESET=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=15,UAV_BURSTCOUNT_W=3,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=1,USE_LOCK=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_master_translator:17.0:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=15,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=1,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=4,AV_WRITE_WAIT=0,SYNC_RESET=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=15,UAV_BURSTCOUNT_W=3,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=0,USE_WRITEDATA=0,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:17.0:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=1,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=1,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=100000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=15,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:17.0:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=9,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=1,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=100000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=15,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_DEBUGACCESS=1,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:17.0:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=11,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=1,AV_READ_WAIT=0,AV_READ_WAIT_CYCLES=0,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=100000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=15,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=0,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:17.0:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=7,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=8,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=64,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=1,AV_READ_WAIT=0,AV_READ_WAIT_CYCLES=0,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=8,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=100000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=15,UAV_BURSTCOUNT_W=4,UAV_BYTEENABLE_W=8,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=64,USE_ADDRESS=1,USE_AV_CLKEN=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=0,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:17.0:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=1,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=1,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=100000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=15,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:17.0:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=1,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=1,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=100000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=15,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:17.0:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=8,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=100000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=15,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:17.0:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=9,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=1,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=100000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=15,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_DEBUGACCESS=1,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:17.0:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=11,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=1,AV_READ_WAIT=0,AV_READ_WAIT_CYCLES=0,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=100000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=15,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=0,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:17.0:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=7,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=8,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=64,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=1,AV_READ_WAIT=0,AV_READ_WAIT_CYCLES=0,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=8,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=100000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=15,UAV_BURSTCOUNT_W=4,UAV_BYTEENABLE_W=8,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=64,USE_ADDRESS=1,USE_AV_CLKEN=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=0,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_master_agent:17.0:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;cpu0_jtag_uart_avalon_jtag_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000005000&quot;
   end=&quot;0x00000000000005008&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;cpu0_debug_mem_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000004800&quot;
   end=&quot;0x00000000000005000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;cpu0_ocm_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000002000&quot;
   end=&quot;0x00000000000004000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;8&quot;
   name=&quot;shared_mem_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000005800&quot;
   end=&quot;0x00000000000005c00&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;7&quot;
   name=&quot;mutex_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000005008&quot;
   end=&quot;0x00000000000005010&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,AV_BURSTBOUNDARIES=1,AV_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,BURSTWRAP_VALUE=7,CACHE_VALUE=0,ID=0,MERLIN_PACKET_FORMAT=ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:77) src_id(76:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0),PKT_ADDR_H=50,PKT_ADDR_L=36,PKT_ADDR_SIDEBAND_H=69,PKT_ADDR_SIDEBAND_L=69,PKT_BEGIN_BURST=71,PKT_BURSTWRAP_H=63,PKT_BURSTWRAP_L=61,PKT_BURST_SIZE_H=66,PKT_BURST_SIZE_L=64,PKT_BURST_TYPE_H=68,PKT_BURST_TYPE_L=67,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=60,PKT_BYTE_CNT_L=57,PKT_CACHE_H=88,PKT_CACHE_L=85,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=70,PKT_DATA_SIDEBAND_L=70,PKT_DEST_ID_H=80,PKT_DEST_ID_L=77,PKT_ORI_BURST_SIZE_H=93,PKT_ORI_BURST_SIZE_L=91,PKT_PROTECTION_H=84,PKT_PROTECTION_L=82,PKT_QOS_H=72,PKT_QOS_L=72,PKT_RESPONSE_STATUS_H=90,PKT_RESPONSE_STATUS_L=89,PKT_SRC_ID_H=76,PKT_SRC_ID_L=73,PKT_THREAD_ID_H=81,PKT_THREAD_ID_L=81,PKT_TRANS_COMPRESSED_READ=51,PKT_TRANS_EXCLUSIVE=56,PKT_TRANS_LOCK=55,PKT_TRANS_POSTED=52,PKT_TRANS_READ=54,PKT_TRANS_WRITE=53,SECURE_ACCESS_BIT=1,ST_CHANNEL_W=10,ST_DATA_W=94,SUPPRESS_0_BYTEEN_RSP=1,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_merlin_master_agent:17.0:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;cpu0_jtag_uart_avalon_jtag_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000005000&quot;
   end=&quot;0x00000000000005008&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;cpu0_debug_mem_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000004800&quot;
   end=&quot;0x00000000000005000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;cpu0_ocm_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000002000&quot;
   end=&quot;0x00000000000004000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=1,BURSTWRAP_VALUE=3,CACHE_VALUE=0,ID=1,MERLIN_PACKET_FORMAT=ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:77) src_id(76:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0),PKT_ADDR_H=50,PKT_ADDR_L=36,PKT_ADDR_SIDEBAND_H=69,PKT_ADDR_SIDEBAND_L=69,PKT_BEGIN_BURST=71,PKT_BURSTWRAP_H=63,PKT_BURSTWRAP_L=61,PKT_BURST_SIZE_H=66,PKT_BURST_SIZE_L=64,PKT_BURST_TYPE_H=68,PKT_BURST_TYPE_L=67,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=60,PKT_BYTE_CNT_L=57,PKT_CACHE_H=88,PKT_CACHE_L=85,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=70,PKT_DATA_SIDEBAND_L=70,PKT_DEST_ID_H=80,PKT_DEST_ID_L=77,PKT_ORI_BURST_SIZE_H=93,PKT_ORI_BURST_SIZE_L=91,PKT_PROTECTION_H=84,PKT_PROTECTION_L=82,PKT_QOS_H=72,PKT_QOS_L=72,PKT_RESPONSE_STATUS_H=90,PKT_RESPONSE_STATUS_L=89,PKT_SRC_ID_H=76,PKT_SRC_ID_L=73,PKT_THREAD_ID_H=81,PKT_THREAD_ID_L=81,PKT_TRANS_COMPRESSED_READ=51,PKT_TRANS_EXCLUSIVE=56,PKT_TRANS_LOCK=55,PKT_TRANS_POSTED=52,PKT_TRANS_READ=54,PKT_TRANS_WRITE=53,SECURE_ACCESS_BIT=1,ST_CHANNEL_W=10,ST_DATA_W=94,SUPPRESS_0_BYTEEN_RSP=1,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_merlin_master_agent:17.0:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;7&quot;
   name=&quot;mutex_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000005008&quot;
   end=&quot;0x00000000000005010&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;4&quot;
   name=&quot;cpu1_jtag_uart_avalon_jtag_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000005000&quot;
   end=&quot;0x00000000000005008&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;6&quot;
   name=&quot;datagen_bus_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000001c00&quot;
   end=&quot;0x00000000000002000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;3&quot;
   name=&quot;cpu1_debug_mem_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000004800&quot;
   end=&quot;0x00000000000005000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;5&quot;
   name=&quot;cpu1_ocm_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000002000&quot;
   end=&quot;0x00000000000004000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;9&quot;
   name=&quot;shared_mem_s2_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000005800&quot;
   end=&quot;0x00000000000005c00&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,AV_BURSTBOUNDARIES=1,AV_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,BURSTWRAP_VALUE=7,CACHE_VALUE=0,ID=2,MERLIN_PACKET_FORMAT=ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:77) src_id(76:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0),PKT_ADDR_H=50,PKT_ADDR_L=36,PKT_ADDR_SIDEBAND_H=69,PKT_ADDR_SIDEBAND_L=69,PKT_BEGIN_BURST=71,PKT_BURSTWRAP_H=63,PKT_BURSTWRAP_L=61,PKT_BURST_SIZE_H=66,PKT_BURST_SIZE_L=64,PKT_BURST_TYPE_H=68,PKT_BURST_TYPE_L=67,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=60,PKT_BYTE_CNT_L=57,PKT_CACHE_H=88,PKT_CACHE_L=85,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=70,PKT_DATA_SIDEBAND_L=70,PKT_DEST_ID_H=80,PKT_DEST_ID_L=77,PKT_ORI_BURST_SIZE_H=93,PKT_ORI_BURST_SIZE_L=91,PKT_PROTECTION_H=84,PKT_PROTECTION_L=82,PKT_QOS_H=72,PKT_QOS_L=72,PKT_RESPONSE_STATUS_H=90,PKT_RESPONSE_STATUS_L=89,PKT_SRC_ID_H=76,PKT_SRC_ID_L=73,PKT_THREAD_ID_H=81,PKT_THREAD_ID_L=81,PKT_TRANS_COMPRESSED_READ=51,PKT_TRANS_EXCLUSIVE=56,PKT_TRANS_LOCK=55,PKT_TRANS_POSTED=52,PKT_TRANS_READ=54,PKT_TRANS_WRITE=53,SECURE_ACCESS_BIT=1,ST_CHANNEL_W=10,ST_DATA_W=94,SUPPRESS_0_BYTEEN_RSP=1,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_merlin_master_agent:17.0:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;5&quot;
   name=&quot;cpu1_ocm_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000002000&quot;
   end=&quot;0x00000000000004000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;4&quot;
   name=&quot;cpu1_jtag_uart_avalon_jtag_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000005000&quot;
   end=&quot;0x00000000000005008&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;3&quot;
   name=&quot;cpu1_debug_mem_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000004800&quot;
   end=&quot;0x00000000000005000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=1,BURSTWRAP_VALUE=3,CACHE_VALUE=0,ID=3,MERLIN_PACKET_FORMAT=ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:77) src_id(76:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0),PKT_ADDR_H=50,PKT_ADDR_L=36,PKT_ADDR_SIDEBAND_H=69,PKT_ADDR_SIDEBAND_L=69,PKT_BEGIN_BURST=71,PKT_BURSTWRAP_H=63,PKT_BURSTWRAP_L=61,PKT_BURST_SIZE_H=66,PKT_BURST_SIZE_L=64,PKT_BURST_TYPE_H=68,PKT_BURST_TYPE_L=67,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=60,PKT_BYTE_CNT_L=57,PKT_CACHE_H=88,PKT_CACHE_L=85,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=70,PKT_DATA_SIDEBAND_L=70,PKT_DEST_ID_H=80,PKT_DEST_ID_L=77,PKT_ORI_BURST_SIZE_H=93,PKT_ORI_BURST_SIZE_L=91,PKT_PROTECTION_H=84,PKT_PROTECTION_L=82,PKT_QOS_H=72,PKT_QOS_L=72,PKT_RESPONSE_STATUS_H=90,PKT_RESPONSE_STATUS_L=89,PKT_SRC_ID_H=76,PKT_SRC_ID_L=73,PKT_THREAD_ID_H=81,PKT_THREAD_ID_L=81,PKT_TRANS_COMPRESSED_READ=51,PKT_TRANS_EXCLUSIVE=56,PKT_TRANS_LOCK=55,PKT_TRANS_POSTED=52,PKT_TRANS_READ=54,PKT_TRANS_WRITE=53,SECURE_ACCESS_BIT=1,ST_CHANNEL_W=10,ST_DATA_W=94,SUPPRESS_0_BYTEEN_RSP=1,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_merlin_slave_agent:17.0:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=1,MAX_BURSTWRAP=7,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:77) src_id(76:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0),PKT_ADDR_H=50,PKT_ADDR_L=36,PKT_BEGIN_BURST=71,PKT_BURSTWRAP_H=63,PKT_BURSTWRAP_L=61,PKT_BURST_SIZE_H=66,PKT_BURST_SIZE_L=64,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=60,PKT_BYTE_CNT_L=57,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=80,PKT_DEST_ID_L=77,PKT_ORI_BURST_SIZE_H=93,PKT_ORI_BURST_SIZE_L=91,PKT_PROTECTION_H=84,PKT_PROTECTION_L=82,PKT_RESPONSE_STATUS_H=90,PKT_RESPONSE_STATUS_L=89,PKT_SRC_ID_H=76,PKT_SRC_ID_L=73,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=51,PKT_TRANS_LOCK=55,PKT_TRANS_POSTED=52,PKT_TRANS_READ=54,PKT_TRANS_WRITE=53,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=10,ST_DATA_W=94,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:17.0:BITS_PER_SYMBOL=95,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:17.0:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=0,MAX_BURSTWRAP=7,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:77) src_id(76:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0),PKT_ADDR_H=50,PKT_ADDR_L=36,PKT_BEGIN_BURST=71,PKT_BURSTWRAP_H=63,PKT_BURSTWRAP_L=61,PKT_BURST_SIZE_H=66,PKT_BURST_SIZE_L=64,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=60,PKT_BYTE_CNT_L=57,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=80,PKT_DEST_ID_L=77,PKT_ORI_BURST_SIZE_H=93,PKT_ORI_BURST_SIZE_L=91,PKT_PROTECTION_H=84,PKT_PROTECTION_L=82,PKT_RESPONSE_STATUS_H=90,PKT_RESPONSE_STATUS_L=89,PKT_SRC_ID_H=76,PKT_SRC_ID_L=73,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=51,PKT_TRANS_LOCK=55,PKT_TRANS_POSTED=52,PKT_TRANS_READ=54,PKT_TRANS_WRITE=53,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=10,ST_DATA_W=94,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:17.0:BITS_PER_SYMBOL=95,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:17.0:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=2,MAX_BURSTWRAP=7,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:77) src_id(76:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0),PKT_ADDR_H=50,PKT_ADDR_L=36,PKT_BEGIN_BURST=71,PKT_BURSTWRAP_H=63,PKT_BURSTWRAP_L=61,PKT_BURST_SIZE_H=66,PKT_BURST_SIZE_L=64,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=60,PKT_BYTE_CNT_L=57,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=80,PKT_DEST_ID_L=77,PKT_ORI_BURST_SIZE_H=93,PKT_ORI_BURST_SIZE_L=91,PKT_PROTECTION_H=84,PKT_PROTECTION_L=82,PKT_RESPONSE_STATUS_H=90,PKT_RESPONSE_STATUS_L=89,PKT_SRC_ID_H=76,PKT_SRC_ID_L=73,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=51,PKT_TRANS_LOCK=55,PKT_TRANS_POSTED=52,PKT_TRANS_READ=54,PKT_TRANS_WRITE=53,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=10,ST_DATA_W=94,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:17.0:BITS_PER_SYMBOL=95,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:17.0:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=4,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=8,MAX_BURSTWRAP=7,MAX_BYTE_CNT=8,MERLIN_PACKET_FORMAT=ori_burst_size(129:127) response_status(126:125) cache(124:121) protection(120:118) thread_id(117) dest_id(116:113) src_id(112:109) qos(108) begin_burst(107) data_sideband(106) addr_sideband(105) burst_type(104:103) burst_size(102:100) burstwrap(99:97) byte_cnt(96:93) trans_exclusive(92) trans_lock(91) trans_read(90) trans_write(89) trans_posted(88) trans_compressed_read(87) addr(86:72) byteen(71:64) data(63:0),PKT_ADDR_H=86,PKT_ADDR_L=72,PKT_BEGIN_BURST=107,PKT_BURSTWRAP_H=99,PKT_BURSTWRAP_L=97,PKT_BURST_SIZE_H=102,PKT_BURST_SIZE_L=100,PKT_BYTEEN_H=71,PKT_BYTEEN_L=64,PKT_BYTE_CNT_H=96,PKT_BYTE_CNT_L=93,PKT_DATA_H=63,PKT_DATA_L=0,PKT_DEST_ID_H=116,PKT_DEST_ID_L=113,PKT_ORI_BURST_SIZE_H=129,PKT_ORI_BURST_SIZE_L=127,PKT_PROTECTION_H=120,PKT_PROTECTION_L=118,PKT_RESPONSE_STATUS_H=126,PKT_RESPONSE_STATUS_L=125,PKT_SRC_ID_H=112,PKT_SRC_ID_L=109,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=87,PKT_TRANS_LOCK=91,PKT_TRANS_POSTED=88,PKT_TRANS_READ=90,PKT_TRANS_WRITE=89,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=10,ST_DATA_W=130,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:17.0:BITS_PER_SYMBOL=131,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:17.0:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=7,MAX_BURSTWRAP=7,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:77) src_id(76:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0),PKT_ADDR_H=50,PKT_ADDR_L=36,PKT_BEGIN_BURST=71,PKT_BURSTWRAP_H=63,PKT_BURSTWRAP_L=61,PKT_BURST_SIZE_H=66,PKT_BURST_SIZE_L=64,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=60,PKT_BYTE_CNT_L=57,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=80,PKT_DEST_ID_L=77,PKT_ORI_BURST_SIZE_H=93,PKT_ORI_BURST_SIZE_L=91,PKT_PROTECTION_H=84,PKT_PROTECTION_L=82,PKT_RESPONSE_STATUS_H=90,PKT_RESPONSE_STATUS_L=89,PKT_SRC_ID_H=76,PKT_SRC_ID_L=73,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=51,PKT_TRANS_LOCK=55,PKT_TRANS_POSTED=52,PKT_TRANS_READ=54,PKT_TRANS_WRITE=53,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=10,ST_DATA_W=94,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:17.0:BITS_PER_SYMBOL=95,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:17.0:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=4,MAX_BURSTWRAP=7,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:77) src_id(76:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0),PKT_ADDR_H=50,PKT_ADDR_L=36,PKT_BEGIN_BURST=71,PKT_BURSTWRAP_H=63,PKT_BURSTWRAP_L=61,PKT_BURST_SIZE_H=66,PKT_BURST_SIZE_L=64,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=60,PKT_BYTE_CNT_L=57,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=80,PKT_DEST_ID_L=77,PKT_ORI_BURST_SIZE_H=93,PKT_ORI_BURST_SIZE_L=91,PKT_PROTECTION_H=84,PKT_PROTECTION_L=82,PKT_RESPONSE_STATUS_H=90,PKT_RESPONSE_STATUS_L=89,PKT_SRC_ID_H=76,PKT_SRC_ID_L=73,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=51,PKT_TRANS_LOCK=55,PKT_TRANS_POSTED=52,PKT_TRANS_READ=54,PKT_TRANS_WRITE=53,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=10,ST_DATA_W=94,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:17.0:BITS_PER_SYMBOL=95,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:17.0:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=6,MAX_BURSTWRAP=7,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:77) src_id(76:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0),PKT_ADDR_H=50,PKT_ADDR_L=36,PKT_BEGIN_BURST=71,PKT_BURSTWRAP_H=63,PKT_BURSTWRAP_L=61,PKT_BURST_SIZE_H=66,PKT_BURST_SIZE_L=64,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=60,PKT_BYTE_CNT_L=57,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=80,PKT_DEST_ID_L=77,PKT_ORI_BURST_SIZE_H=93,PKT_ORI_BURST_SIZE_L=91,PKT_PROTECTION_H=84,PKT_PROTECTION_L=82,PKT_RESPONSE_STATUS_H=90,PKT_RESPONSE_STATUS_L=89,PKT_SRC_ID_H=76,PKT_SRC_ID_L=73,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=51,PKT_TRANS_LOCK=55,PKT_TRANS_POSTED=52,PKT_TRANS_READ=54,PKT_TRANS_WRITE=53,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=10,ST_DATA_W=94,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:17.0:BITS_PER_SYMBOL=95,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:17.0:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=3,MAX_BURSTWRAP=7,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:77) src_id(76:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0),PKT_ADDR_H=50,PKT_ADDR_L=36,PKT_BEGIN_BURST=71,PKT_BURSTWRAP_H=63,PKT_BURSTWRAP_L=61,PKT_BURST_SIZE_H=66,PKT_BURST_SIZE_L=64,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=60,PKT_BYTE_CNT_L=57,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=80,PKT_DEST_ID_L=77,PKT_ORI_BURST_SIZE_H=93,PKT_ORI_BURST_SIZE_L=91,PKT_PROTECTION_H=84,PKT_PROTECTION_L=82,PKT_RESPONSE_STATUS_H=90,PKT_RESPONSE_STATUS_L=89,PKT_SRC_ID_H=76,PKT_SRC_ID_L=73,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=51,PKT_TRANS_LOCK=55,PKT_TRANS_POSTED=52,PKT_TRANS_READ=54,PKT_TRANS_WRITE=53,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=10,ST_DATA_W=94,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:17.0:BITS_PER_SYMBOL=95,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:17.0:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=5,MAX_BURSTWRAP=7,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:77) src_id(76:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0),PKT_ADDR_H=50,PKT_ADDR_L=36,PKT_BEGIN_BURST=71,PKT_BURSTWRAP_H=63,PKT_BURSTWRAP_L=61,PKT_BURST_SIZE_H=66,PKT_BURST_SIZE_L=64,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=60,PKT_BYTE_CNT_L=57,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=80,PKT_DEST_ID_L=77,PKT_ORI_BURST_SIZE_H=93,PKT_ORI_BURST_SIZE_L=91,PKT_PROTECTION_H=84,PKT_PROTECTION_L=82,PKT_RESPONSE_STATUS_H=90,PKT_RESPONSE_STATUS_L=89,PKT_SRC_ID_H=76,PKT_SRC_ID_L=73,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=51,PKT_TRANS_LOCK=55,PKT_TRANS_POSTED=52,PKT_TRANS_READ=54,PKT_TRANS_WRITE=53,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=10,ST_DATA_W=94,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:17.0:BITS_PER_SYMBOL=95,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:17.0:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=4,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=9,MAX_BURSTWRAP=7,MAX_BYTE_CNT=8,MERLIN_PACKET_FORMAT=ori_burst_size(129:127) response_status(126:125) cache(124:121) protection(120:118) thread_id(117) dest_id(116:113) src_id(112:109) qos(108) begin_burst(107) data_sideband(106) addr_sideband(105) burst_type(104:103) burst_size(102:100) burstwrap(99:97) byte_cnt(96:93) trans_exclusive(92) trans_lock(91) trans_read(90) trans_write(89) trans_posted(88) trans_compressed_read(87) addr(86:72) byteen(71:64) data(63:0),PKT_ADDR_H=86,PKT_ADDR_L=72,PKT_BEGIN_BURST=107,PKT_BURSTWRAP_H=99,PKT_BURSTWRAP_L=97,PKT_BURST_SIZE_H=102,PKT_BURST_SIZE_L=100,PKT_BYTEEN_H=71,PKT_BYTEEN_L=64,PKT_BYTE_CNT_H=96,PKT_BYTE_CNT_L=93,PKT_DATA_H=63,PKT_DATA_L=0,PKT_DEST_ID_H=116,PKT_DEST_ID_L=113,PKT_ORI_BURST_SIZE_H=129,PKT_ORI_BURST_SIZE_L=127,PKT_PROTECTION_H=120,PKT_PROTECTION_L=118,PKT_RESPONSE_STATUS_H=126,PKT_RESPONSE_STATUS_L=125,PKT_SRC_ID_H=112,PKT_SRC_ID_L=109,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=87,PKT_TRANS_LOCK=91,PKT_TRANS_POSTED=88,PKT_TRANS_READ=90,PKT_TRANS_WRITE=89,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=10,ST_DATA_W=130,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:17.0:BITS_PER_SYMBOL=131,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_router:17.0:CHANNEL_ID=00100,00010,00001,10000,01000,DECODER_TYPE=0,DEFAULT_CHANNEL=2,DEFAULT_DESTID=2,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=2,0,1,7,8,END_ADDRESS=0x4000,0x5000,0x5008,0x5010,0x5c00,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:77) src_id(76:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,1,1,1,PKT_ADDR_H=50,PKT_ADDR_L=36,PKT_DEST_ID_H=80,PKT_DEST_ID_L=77,PKT_PROTECTION_H=84,PKT_PROTECTION_L=82,PKT_TRANS_READ=54,PKT_TRANS_WRITE=53,SECURED_RANGE_LIST=0,0,0,0,0,SECURED_RANGE_PAIRS=0,0,0,0,0,SLAVES_INFO=2:00100:0x2000:0x4000:both:1:0:0:1,0:00010:0x4800:0x5000:both:1:0:0:1,1:00001:0x5000:0x5008:both:1:0:0:1,7:10000:0x5008:0x5010:both:1:0:0:1,8:01000:0x5800:0x5c00:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x2000,0x4800,0x5000,0x5008,0x5800,ST_CHANNEL_W=10,ST_DATA_W=94,TYPE_OF_TRANSACTION=both,both,both,both,both)(altera_merlin_router:17.0:CHANNEL_ID=100,010,001,DECODER_TYPE=0,DEFAULT_CHANNEL=2,DEFAULT_DESTID=2,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=2,0,1,END_ADDRESS=0x4000,0x5000,0x5008,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:77) src_id(76:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,1,PKT_ADDR_H=50,PKT_ADDR_L=36,PKT_DEST_ID_H=80,PKT_DEST_ID_L=77,PKT_PROTECTION_H=84,PKT_PROTECTION_L=82,PKT_TRANS_READ=54,PKT_TRANS_WRITE=53,SECURED_RANGE_LIST=0,0,0,SECURED_RANGE_PAIRS=0,0,0,SLAVES_INFO=2:100:0x2000:0x4000:both:1:0:0:1,0:010:0x4800:0x5000:both:1:0:0:1,1:001:0x5000:0x5008:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x2000,0x4800,0x5000,ST_CHANNEL_W=10,ST_DATA_W=94,TYPE_OF_TRANSACTION=both,both,both)(altera_merlin_router:17.0:CHANNEL_ID=000100,010000,001000,000010,000001,100000,DECODER_TYPE=0,DEFAULT_CHANNEL=4,DEFAULT_DESTID=5,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=6,5,3,4,7,9,END_ADDRESS=0x2000,0x4000,0x5000,0x5008,0x5010,0x5c00,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:77) src_id(76:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,1,1,1,1,PKT_ADDR_H=50,PKT_ADDR_L=36,PKT_DEST_ID_H=80,PKT_DEST_ID_L=77,PKT_PROTECTION_H=84,PKT_PROTECTION_L=82,PKT_TRANS_READ=54,PKT_TRANS_WRITE=53,SECURED_RANGE_LIST=0,0,0,0,0,0,SECURED_RANGE_PAIRS=0,0,0,0,0,0,SLAVES_INFO=6:000100:0x1c00:0x2000:both:1:0:0:1,5:010000:0x2000:0x4000:both:1:0:0:1,3:001000:0x4800:0x5000:both:1:0:0:1,4:000010:0x5000:0x5008:both:1:0:0:1,7:000001:0x5008:0x5010:both:1:0:0:1,9:100000:0x5800:0x5c00:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x1c00,0x2000,0x4800,0x5000,0x5008,0x5800,ST_CHANNEL_W=10,ST_DATA_W=94,TYPE_OF_TRANSACTION=both,both,both,both,both,both)(altera_merlin_router:17.0:CHANNEL_ID=100,010,001,DECODER_TYPE=0,DEFAULT_CHANNEL=2,DEFAULT_DESTID=5,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=5,3,4,END_ADDRESS=0x4000,0x5000,0x5008,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:77) src_id(76:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,1,PKT_ADDR_H=50,PKT_ADDR_L=36,PKT_DEST_ID_H=80,PKT_DEST_ID_L=77,PKT_PROTECTION_H=84,PKT_PROTECTION_L=82,PKT_TRANS_READ=54,PKT_TRANS_WRITE=53,SECURED_RANGE_LIST=0,0,0,SECURED_RANGE_PAIRS=0,0,0,SLAVES_INFO=5:100:0x2000:0x4000:both:1:0:0:1,3:010:0x4800:0x5000:both:1:0:0:1,4:001:0x5000:0x5008:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x2000,0x4800,0x5000,ST_CHANNEL_W=10,ST_DATA_W=94,TYPE_OF_TRANSACTION=both,both,both)(altera_merlin_router:17.0:CHANNEL_ID=01,10,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,1,END_ADDRESS=0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:77) src_id(76:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=50,PKT_ADDR_L=36,PKT_DEST_ID_H=80,PKT_DEST_ID_L=77,PKT_PROTECTION_H=84,PKT_PROTECTION_L=82,PKT_TRANS_READ=54,PKT_TRANS_WRITE=53,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=0:01:0x0:0x0:both:1:0:0:1,1:10:0x0:0x0:read:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x0,ST_CHANNEL_W=10,ST_DATA_W=94,TYPE_OF_TRANSACTION=both,read)(altera_merlin_router:17.0:CHANNEL_ID=01,10,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,1,END_ADDRESS=0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:77) src_id(76:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=50,PKT_ADDR_L=36,PKT_DEST_ID_H=80,PKT_DEST_ID_L=77,PKT_PROTECTION_H=84,PKT_PROTECTION_L=82,PKT_TRANS_READ=54,PKT_TRANS_WRITE=53,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=0:01:0x0:0x0:both:1:0:0:1,1:10:0x0:0x0:read:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x0,ST_CHANNEL_W=10,ST_DATA_W=94,TYPE_OF_TRANSACTION=both,read)(altera_merlin_router:17.0:CHANNEL_ID=01,10,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,1,END_ADDRESS=0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:77) src_id(76:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=50,PKT_ADDR_L=36,PKT_DEST_ID_H=80,PKT_DEST_ID_L=77,PKT_PROTECTION_H=84,PKT_PROTECTION_L=82,PKT_TRANS_READ=54,PKT_TRANS_WRITE=53,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=0:01:0x0:0x0:both:1:0:0:1,1:10:0x0:0x0:read:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x0,ST_CHANNEL_W=10,ST_DATA_W=94,TYPE_OF_TRANSACTION=both,read)(altera_merlin_router:17.0:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(129:127) response_status(126:125) cache(124:121) protection(120:118) thread_id(117) dest_id(116:113) src_id(112:109) qos(108) begin_burst(107) data_sideband(106) addr_sideband(105) burst_type(104:103) burst_size(102:100) burstwrap(99:97) byte_cnt(96:93) trans_exclusive(92) trans_lock(91) trans_read(90) trans_write(89) trans_posted(88) trans_compressed_read(87) addr(86:72) byteen(71:64) data(63:0),NON_SECURED_TAG=1,PKT_ADDR_H=86,PKT_ADDR_L=72,PKT_DEST_ID_H=116,PKT_DEST_ID_L=113,PKT_PROTECTION_H=120,PKT_PROTECTION_L=118,PKT_TRANS_READ=90,PKT_TRANS_WRITE=89,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=10,ST_DATA_W=130,TYPE_OF_TRANSACTION=both)(altera_merlin_router:17.0:CHANNEL_ID=01,10,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,2,END_ADDRESS=0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:77) src_id(76:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=50,PKT_ADDR_L=36,PKT_DEST_ID_H=80,PKT_DEST_ID_L=77,PKT_PROTECTION_H=84,PKT_PROTECTION_L=82,PKT_TRANS_READ=54,PKT_TRANS_WRITE=53,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=0:01:0x0:0x0:both:1:0:0:1,2:10:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x0,ST_CHANNEL_W=10,ST_DATA_W=94,TYPE_OF_TRANSACTION=both,both)(altera_merlin_router:17.0:CHANNEL_ID=01,10,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=2,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=2,3,END_ADDRESS=0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:77) src_id(76:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=50,PKT_ADDR_L=36,PKT_DEST_ID_H=80,PKT_DEST_ID_L=77,PKT_PROTECTION_H=84,PKT_PROTECTION_L=82,PKT_TRANS_READ=54,PKT_TRANS_WRITE=53,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=2:01:0x0:0x0:both:1:0:0:1,3:10:0x0:0x0:read:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x0,ST_CHANNEL_W=10,ST_DATA_W=94,TYPE_OF_TRANSACTION=both,read)(altera_merlin_router:17.0:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=2,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=2,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:77) src_id(76:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=50,PKT_ADDR_L=36,PKT_DEST_ID_H=80,PKT_DEST_ID_L=77,PKT_PROTECTION_H=84,PKT_PROTECTION_L=82,PKT_TRANS_READ=54,PKT_TRANS_WRITE=53,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=2:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=10,ST_DATA_W=94,TYPE_OF_TRANSACTION=both)(altera_merlin_router:17.0:CHANNEL_ID=01,10,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=2,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=2,3,END_ADDRESS=0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:77) src_id(76:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=50,PKT_ADDR_L=36,PKT_DEST_ID_H=80,PKT_DEST_ID_L=77,PKT_PROTECTION_H=84,PKT_PROTECTION_L=82,PKT_TRANS_READ=54,PKT_TRANS_WRITE=53,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=2:01:0x0:0x0:both:1:0:0:1,3:10:0x0:0x0:read:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x0,ST_CHANNEL_W=10,ST_DATA_W=94,TYPE_OF_TRANSACTION=both,read)(altera_merlin_router:17.0:CHANNEL_ID=01,10,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=2,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=2,3,END_ADDRESS=0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:77) src_id(76:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=50,PKT_ADDR_L=36,PKT_DEST_ID_H=80,PKT_DEST_ID_L=77,PKT_PROTECTION_H=84,PKT_PROTECTION_L=82,PKT_TRANS_READ=54,PKT_TRANS_WRITE=53,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=2:01:0x0:0x0:both:1:0:0:1,3:10:0x0:0x0:read:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x0,ST_CHANNEL_W=10,ST_DATA_W=94,TYPE_OF_TRANSACTION=both,read)(altera_merlin_router:17.0:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=2,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=2,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(129:127) response_status(126:125) cache(124:121) protection(120:118) thread_id(117) dest_id(116:113) src_id(112:109) qos(108) begin_burst(107) data_sideband(106) addr_sideband(105) burst_type(104:103) burst_size(102:100) burstwrap(99:97) byte_cnt(96:93) trans_exclusive(92) trans_lock(91) trans_read(90) trans_write(89) trans_posted(88) trans_compressed_read(87) addr(86:72) byteen(71:64) data(63:0),NON_SECURED_TAG=1,PKT_ADDR_H=86,PKT_ADDR_L=72,PKT_DEST_ID_H=116,PKT_DEST_ID_L=113,PKT_PROTECTION_H=120,PKT_PROTECTION_L=118,PKT_TRANS_READ=90,PKT_TRANS_WRITE=89,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=2:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=10,ST_DATA_W=130,TYPE_OF_TRANSACTION=both)(altera_merlin_traffic_limiter:17.0:ENFORCE_ORDER=1,MAX_BURST_LENGTH=1,MAX_OUTSTANDING_RESPONSES=1,MERLIN_PACKET_FORMAT=ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:77) src_id(76:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0),PIPELINED=0,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=60,PKT_BYTE_CNT_L=57,PKT_DEST_ID_H=80,PKT_DEST_ID_L=77,PKT_SRC_ID_H=76,PKT_SRC_ID_L=73,PKT_THREAD_ID_H=81,PKT_THREAD_ID_L=81,PKT_TRANS_POSTED=52,PKT_TRANS_WRITE=53,PREVENT_HAZARDS=0,REORDER=0,ST_CHANNEL_W=10,ST_DATA_W=94,SUPPORTS_NONPOSTED_WRITES=0,SUPPORTS_POSTED_WRITES=1,VALID_WIDTH=10)(altera_merlin_traffic_limiter:17.0:ENFORCE_ORDER=1,MAX_BURST_LENGTH=1,MAX_OUTSTANDING_RESPONSES=1,MERLIN_PACKET_FORMAT=ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:77) src_id(76:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0),PIPELINED=0,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=60,PKT_BYTE_CNT_L=57,PKT_DEST_ID_H=80,PKT_DEST_ID_L=77,PKT_SRC_ID_H=76,PKT_SRC_ID_L=73,PKT_THREAD_ID_H=81,PKT_THREAD_ID_L=81,PKT_TRANS_POSTED=52,PKT_TRANS_WRITE=53,PREVENT_HAZARDS=0,REORDER=0,ST_CHANNEL_W=10,ST_DATA_W=94,SUPPORTS_NONPOSTED_WRITES=0,SUPPORTS_POSTED_WRITES=1,VALID_WIDTH=10)(altera_merlin_traffic_limiter:17.0:ENFORCE_ORDER=1,MAX_BURST_LENGTH=1,MAX_OUTSTANDING_RESPONSES=1,MERLIN_PACKET_FORMAT=ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:77) src_id(76:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0),PIPELINED=0,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=60,PKT_BYTE_CNT_L=57,PKT_DEST_ID_H=80,PKT_DEST_ID_L=77,PKT_SRC_ID_H=76,PKT_SRC_ID_L=73,PKT_THREAD_ID_H=81,PKT_THREAD_ID_L=81,PKT_TRANS_POSTED=52,PKT_TRANS_WRITE=53,PREVENT_HAZARDS=0,REORDER=0,ST_CHANNEL_W=10,ST_DATA_W=94,SUPPORTS_NONPOSTED_WRITES=0,SUPPORTS_POSTED_WRITES=1,VALID_WIDTH=10)(altera_merlin_traffic_limiter:17.0:ENFORCE_ORDER=1,MAX_BURST_LENGTH=1,MAX_OUTSTANDING_RESPONSES=1,MERLIN_PACKET_FORMAT=ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:77) src_id(76:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0),PIPELINED=0,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=60,PKT_BYTE_CNT_L=57,PKT_DEST_ID_H=80,PKT_DEST_ID_L=77,PKT_SRC_ID_H=76,PKT_SRC_ID_L=73,PKT_THREAD_ID_H=81,PKT_THREAD_ID_L=81,PKT_TRANS_POSTED=52,PKT_TRANS_WRITE=53,PREVENT_HAZARDS=0,REORDER=0,ST_CHANNEL_W=10,ST_DATA_W=94,SUPPORTS_NONPOSTED_WRITES=0,SUPPORTS_POSTED_WRITES=1,VALID_WIDTH=10)(altera_merlin_demultiplexer:17.0:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:77) src_id(76:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0),NUM_OUTPUTS=5,ST_CHANNEL_W=10,ST_DATA_W=94,VALID_WIDTH=10)(altera_merlin_demultiplexer:17.0:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:77) src_id(76:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0),NUM_OUTPUTS=3,ST_CHANNEL_W=10,ST_DATA_W=94,VALID_WIDTH=10)(altera_merlin_demultiplexer:17.0:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:77) src_id(76:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0),NUM_OUTPUTS=6,ST_CHANNEL_W=10,ST_DATA_W=94,VALID_WIDTH=10)(altera_merlin_demultiplexer:17.0:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:77) src_id(76:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0),NUM_OUTPUTS=3,ST_CHANNEL_W=10,ST_DATA_W=94,VALID_WIDTH=10)(altera_merlin_multiplexer:17.0:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,1,MERLIN_PACKET_FORMAT=ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:77) src_id(76:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0),NUM_INPUTS=2,PIPELINE_ARB=1,PKT_TRANS_LOCK=55,ST_CHANNEL_W=10,ST_DATA_W=94,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:17.0:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,1,MERLIN_PACKET_FORMAT=ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:77) src_id(76:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0),NUM_INPUTS=2,PIPELINE_ARB=1,PKT_TRANS_LOCK=55,ST_CHANNEL_W=10,ST_DATA_W=94,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:17.0:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,1,MERLIN_PACKET_FORMAT=ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:77) src_id(76:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0),NUM_INPUTS=2,PIPELINE_ARB=1,PKT_TRANS_LOCK=55,ST_CHANNEL_W=10,ST_DATA_W=94,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:17.0:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:77) src_id(76:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=55,ST_CHANNEL_W=10,ST_DATA_W=94,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:17.0:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,1,MERLIN_PACKET_FORMAT=ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:77) src_id(76:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0),NUM_INPUTS=2,PIPELINE_ARB=1,PKT_TRANS_LOCK=55,ST_CHANNEL_W=10,ST_DATA_W=94,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:17.0:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,1,MERLIN_PACKET_FORMAT=ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:77) src_id(76:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0),NUM_INPUTS=2,PIPELINE_ARB=1,PKT_TRANS_LOCK=55,ST_CHANNEL_W=10,ST_DATA_W=94,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:17.0:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:77) src_id(76:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=55,ST_CHANNEL_W=10,ST_DATA_W=94,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:17.0:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,1,MERLIN_PACKET_FORMAT=ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:77) src_id(76:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0),NUM_INPUTS=2,PIPELINE_ARB=1,PKT_TRANS_LOCK=55,ST_CHANNEL_W=10,ST_DATA_W=94,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:17.0:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,1,MERLIN_PACKET_FORMAT=ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:77) src_id(76:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0),NUM_INPUTS=2,PIPELINE_ARB=1,PKT_TRANS_LOCK=55,ST_CHANNEL_W=10,ST_DATA_W=94,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:17.0:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:77) src_id(76:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=55,ST_CHANNEL_W=10,ST_DATA_W=94,USE_EXTERNAL_ARB=0)(altera_merlin_demultiplexer:17.0:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:77) src_id(76:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0),NUM_OUTPUTS=2,ST_CHANNEL_W=10,ST_DATA_W=94,VALID_WIDTH=1)(altera_merlin_demultiplexer:17.0:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:77) src_id(76:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0),NUM_OUTPUTS=2,ST_CHANNEL_W=10,ST_DATA_W=94,VALID_WIDTH=1)(altera_merlin_demultiplexer:17.0:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:77) src_id(76:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0),NUM_OUTPUTS=2,ST_CHANNEL_W=10,ST_DATA_W=94,VALID_WIDTH=1)(altera_merlin_demultiplexer:17.0:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:77) src_id(76:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=10,ST_DATA_W=94,VALID_WIDTH=1)(altera_merlin_demultiplexer:17.0:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:77) src_id(76:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0),NUM_OUTPUTS=2,ST_CHANNEL_W=10,ST_DATA_W=94,VALID_WIDTH=1)(altera_merlin_demultiplexer:17.0:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:77) src_id(76:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0),NUM_OUTPUTS=2,ST_CHANNEL_W=10,ST_DATA_W=94,VALID_WIDTH=1)(altera_merlin_demultiplexer:17.0:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:77) src_id(76:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=10,ST_DATA_W=94,VALID_WIDTH=1)(altera_merlin_demultiplexer:17.0:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:77) src_id(76:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0),NUM_OUTPUTS=2,ST_CHANNEL_W=10,ST_DATA_W=94,VALID_WIDTH=1)(altera_merlin_demultiplexer:17.0:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:77) src_id(76:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0),NUM_OUTPUTS=2,ST_CHANNEL_W=10,ST_DATA_W=94,VALID_WIDTH=1)(altera_merlin_demultiplexer:17.0:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:77) src_id(76:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=10,ST_DATA_W=94,VALID_WIDTH=1)(altera_merlin_multiplexer:17.0:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,1,1,1,1,MERLIN_PACKET_FORMAT=ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:77) src_id(76:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0),NUM_INPUTS=5,PIPELINE_ARB=0,PKT_TRANS_LOCK=55,ST_CHANNEL_W=10,ST_DATA_W=94,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:17.0:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,1,1,MERLIN_PACKET_FORMAT=ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:77) src_id(76:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0),NUM_INPUTS=3,PIPELINE_ARB=0,PKT_TRANS_LOCK=55,ST_CHANNEL_W=10,ST_DATA_W=94,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:17.0:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,1,1,1,1,1,MERLIN_PACKET_FORMAT=ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:77) src_id(76:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0),NUM_INPUTS=6,PIPELINE_ARB=0,PKT_TRANS_LOCK=55,ST_CHANNEL_W=10,ST_DATA_W=94,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:17.0:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,1,1,MERLIN_PACKET_FORMAT=ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:77) src_id(76:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0),NUM_INPUTS=3,PIPELINE_ARB=0,PKT_TRANS_LOCK=55,ST_CHANNEL_W=10,ST_DATA_W=94,USE_EXTERNAL_ARB=0)(altera_merlin_width_adapter:17.0:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:77) src_id(76:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0),IN_PKT_ADDR_H=50,IN_PKT_ADDR_L=36,IN_PKT_BURSTWRAP_H=63,IN_PKT_BURSTWRAP_L=61,IN_PKT_BURST_SIZE_H=66,IN_PKT_BURST_SIZE_L=64,IN_PKT_BURST_TYPE_H=68,IN_PKT_BURST_TYPE_L=67,IN_PKT_BYTEEN_H=35,IN_PKT_BYTEEN_L=32,IN_PKT_BYTE_CNT_H=60,IN_PKT_BYTE_CNT_L=57,IN_PKT_DATA_H=31,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=93,IN_PKT_ORI_BURST_SIZE_L=91,IN_PKT_RESPONSE_STATUS_H=90,IN_PKT_RESPONSE_STATUS_L=89,IN_PKT_TRANS_COMPRESSED_READ=51,IN_PKT_TRANS_EXCLUSIVE=56,IN_PKT_TRANS_WRITE=53,IN_ST_DATA_W=94,OPTIMIZE_FOR_RSP=0,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(129:127) response_status(126:125) cache(124:121) protection(120:118) thread_id(117) dest_id(116:113) src_id(112:109) qos(108) begin_burst(107) data_sideband(106) addr_sideband(105) burst_type(104:103) burst_size(102:100) burstwrap(99:97) byte_cnt(96:93) trans_exclusive(92) trans_lock(91) trans_read(90) trans_write(89) trans_posted(88) trans_compressed_read(87) addr(86:72) byteen(71:64) data(63:0),OUT_PKT_ADDR_H=86,OUT_PKT_ADDR_L=72,OUT_PKT_BURST_SIZE_H=102,OUT_PKT_BURST_SIZE_L=100,OUT_PKT_BURST_TYPE_H=104,OUT_PKT_BURST_TYPE_L=103,OUT_PKT_BYTEEN_H=71,OUT_PKT_BYTEEN_L=64,OUT_PKT_BYTE_CNT_H=96,OUT_PKT_BYTE_CNT_L=93,OUT_PKT_DATA_H=63,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=129,OUT_PKT_ORI_BURST_SIZE_L=127,OUT_PKT_RESPONSE_STATUS_H=126,OUT_PKT_RESPONSE_STATUS_L=125,OUT_PKT_TRANS_COMPRESSED_READ=87,OUT_PKT_TRANS_EXCLUSIVE=92,OUT_ST_DATA_W=130,PACKING=1,RESPONSE_PATH=0,ST_CHANNEL_W=10)(altera_merlin_width_adapter:17.0:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:77) src_id(76:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0),IN_PKT_ADDR_H=50,IN_PKT_ADDR_L=36,IN_PKT_BURSTWRAP_H=63,IN_PKT_BURSTWRAP_L=61,IN_PKT_BURST_SIZE_H=66,IN_PKT_BURST_SIZE_L=64,IN_PKT_BURST_TYPE_H=68,IN_PKT_BURST_TYPE_L=67,IN_PKT_BYTEEN_H=35,IN_PKT_BYTEEN_L=32,IN_PKT_BYTE_CNT_H=60,IN_PKT_BYTE_CNT_L=57,IN_PKT_DATA_H=31,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=93,IN_PKT_ORI_BURST_SIZE_L=91,IN_PKT_RESPONSE_STATUS_H=90,IN_PKT_RESPONSE_STATUS_L=89,IN_PKT_TRANS_COMPRESSED_READ=51,IN_PKT_TRANS_EXCLUSIVE=56,IN_PKT_TRANS_WRITE=53,IN_ST_DATA_W=94,OPTIMIZE_FOR_RSP=0,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(129:127) response_status(126:125) cache(124:121) protection(120:118) thread_id(117) dest_id(116:113) src_id(112:109) qos(108) begin_burst(107) data_sideband(106) addr_sideband(105) burst_type(104:103) burst_size(102:100) burstwrap(99:97) byte_cnt(96:93) trans_exclusive(92) trans_lock(91) trans_read(90) trans_write(89) trans_posted(88) trans_compressed_read(87) addr(86:72) byteen(71:64) data(63:0),OUT_PKT_ADDR_H=86,OUT_PKT_ADDR_L=72,OUT_PKT_BURST_SIZE_H=102,OUT_PKT_BURST_SIZE_L=100,OUT_PKT_BURST_TYPE_H=104,OUT_PKT_BURST_TYPE_L=103,OUT_PKT_BYTEEN_H=71,OUT_PKT_BYTEEN_L=64,OUT_PKT_BYTE_CNT_H=96,OUT_PKT_BYTE_CNT_L=93,OUT_PKT_DATA_H=63,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=129,OUT_PKT_ORI_BURST_SIZE_L=127,OUT_PKT_RESPONSE_STATUS_H=126,OUT_PKT_RESPONSE_STATUS_L=125,OUT_PKT_TRANS_COMPRESSED_READ=87,OUT_PKT_TRANS_EXCLUSIVE=92,OUT_ST_DATA_W=130,PACKING=1,RESPONSE_PATH=0,ST_CHANNEL_W=10)(altera_merlin_width_adapter:17.0:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(129:127) response_status(126:125) cache(124:121) protection(120:118) thread_id(117) dest_id(116:113) src_id(112:109) qos(108) begin_burst(107) data_sideband(106) addr_sideband(105) burst_type(104:103) burst_size(102:100) burstwrap(99:97) byte_cnt(96:93) trans_exclusive(92) trans_lock(91) trans_read(90) trans_write(89) trans_posted(88) trans_compressed_read(87) addr(86:72) byteen(71:64) data(63:0),IN_PKT_ADDR_H=86,IN_PKT_ADDR_L=72,IN_PKT_BURSTWRAP_H=99,IN_PKT_BURSTWRAP_L=97,IN_PKT_BURST_SIZE_H=102,IN_PKT_BURST_SIZE_L=100,IN_PKT_BURST_TYPE_H=104,IN_PKT_BURST_TYPE_L=103,IN_PKT_BYTEEN_H=71,IN_PKT_BYTEEN_L=64,IN_PKT_BYTE_CNT_H=96,IN_PKT_BYTE_CNT_L=93,IN_PKT_DATA_H=63,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=129,IN_PKT_ORI_BURST_SIZE_L=127,IN_PKT_RESPONSE_STATUS_H=126,IN_PKT_RESPONSE_STATUS_L=125,IN_PKT_TRANS_COMPRESSED_READ=87,IN_PKT_TRANS_EXCLUSIVE=92,IN_PKT_TRANS_WRITE=89,IN_ST_DATA_W=130,OPTIMIZE_FOR_RSP=1,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:77) src_id(76:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0),OUT_PKT_ADDR_H=50,OUT_PKT_ADDR_L=36,OUT_PKT_BURST_SIZE_H=66,OUT_PKT_BURST_SIZE_L=64,OUT_PKT_BURST_TYPE_H=68,OUT_PKT_BURST_TYPE_L=67,OUT_PKT_BYTEEN_H=35,OUT_PKT_BYTEEN_L=32,OUT_PKT_BYTE_CNT_H=60,OUT_PKT_BYTE_CNT_L=57,OUT_PKT_DATA_H=31,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=93,OUT_PKT_ORI_BURST_SIZE_L=91,OUT_PKT_RESPONSE_STATUS_H=90,OUT_PKT_RESPONSE_STATUS_L=89,OUT_PKT_TRANS_COMPRESSED_READ=51,OUT_PKT_TRANS_EXCLUSIVE=56,OUT_ST_DATA_W=94,PACKING=1,RESPONSE_PATH=1,ST_CHANNEL_W=10)(altera_merlin_width_adapter:17.0:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(129:127) response_status(126:125) cache(124:121) protection(120:118) thread_id(117) dest_id(116:113) src_id(112:109) qos(108) begin_burst(107) data_sideband(106) addr_sideband(105) burst_type(104:103) burst_size(102:100) burstwrap(99:97) byte_cnt(96:93) trans_exclusive(92) trans_lock(91) trans_read(90) trans_write(89) trans_posted(88) trans_compressed_read(87) addr(86:72) byteen(71:64) data(63:0),IN_PKT_ADDR_H=86,IN_PKT_ADDR_L=72,IN_PKT_BURSTWRAP_H=99,IN_PKT_BURSTWRAP_L=97,IN_PKT_BURST_SIZE_H=102,IN_PKT_BURST_SIZE_L=100,IN_PKT_BURST_TYPE_H=104,IN_PKT_BURST_TYPE_L=103,IN_PKT_BYTEEN_H=71,IN_PKT_BYTEEN_L=64,IN_PKT_BYTE_CNT_H=96,IN_PKT_BYTE_CNT_L=93,IN_PKT_DATA_H=63,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=129,IN_PKT_ORI_BURST_SIZE_L=127,IN_PKT_RESPONSE_STATUS_H=126,IN_PKT_RESPONSE_STATUS_L=125,IN_PKT_TRANS_COMPRESSED_READ=87,IN_PKT_TRANS_EXCLUSIVE=92,IN_PKT_TRANS_WRITE=89,IN_ST_DATA_W=130,OPTIMIZE_FOR_RSP=1,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:77) src_id(76:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0),OUT_PKT_ADDR_H=50,OUT_PKT_ADDR_L=36,OUT_PKT_BURST_SIZE_H=66,OUT_PKT_BURST_SIZE_L=64,OUT_PKT_BURST_TYPE_H=68,OUT_PKT_BURST_TYPE_L=67,OUT_PKT_BYTEEN_H=35,OUT_PKT_BYTEEN_L=32,OUT_PKT_BYTE_CNT_H=60,OUT_PKT_BYTE_CNT_L=57,OUT_PKT_DATA_H=31,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=93,OUT_PKT_ORI_BURST_SIZE_L=91,OUT_PKT_RESPONSE_STATUS_H=90,OUT_PKT_RESPONSE_STATUS_L=89,OUT_PKT_TRANS_COMPRESSED_READ=51,OUT_PKT_TRANS_EXCLUSIVE=56,OUT_ST_DATA_W=94,PACKING=1,RESPONSE_PATH=1,ST_CHANNEL_W=10)(altera_reset_bridge:17.0:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=100000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_reset_bridge:17.0:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=100000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_reset_bridge:17.0:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=100000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_clock_bridge:17.0:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=100000000,NUM_CLOCK_OUTPUTS=1)(avalon:17.0:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon:17.0:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon:17.0:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon:17.0:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon:17.0:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:17.0:)(avalon_streaming:17.0:)(avalon_streaming:17.0:)(avalon_streaming:17.0:)(avalon:17.0:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:17.0:)(avalon_streaming:17.0:)(avalon_streaming:17.0:)(avalon_streaming:17.0:)(avalon:17.0:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:17.0:)(avalon_streaming:17.0:)(avalon_streaming:17.0:)(avalon_streaming:17.0:)(avalon:17.0:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:17.0:)(avalon_streaming:17.0:)(avalon_streaming:17.0:)(avalon:17.0:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:17.0:)(avalon_streaming:17.0:)(avalon_streaming:17.0:)(avalon_streaming:17.0:)(avalon:17.0:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:17.0:)(avalon_streaming:17.0:)(avalon_streaming:17.0:)(avalon_streaming:17.0:)(avalon:17.0:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:17.0:)(avalon_streaming:17.0:)(avalon_streaming:17.0:)(avalon_streaming:17.0:)(avalon:17.0:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:17.0:)(avalon_streaming:17.0:)(avalon_streaming:17.0:)(avalon_streaming:17.0:)(avalon:17.0:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:17.0:)(avalon_streaming:17.0:)(avalon_streaming:17.0:)(avalon_streaming:17.0:)(avalon:17.0:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:17.0:)(avalon_streaming:17.0:)(avalon_streaming:17.0:)(avalon_streaming:17.0:)(avalon_streaming:17.0:)(avalon_streaming:17.0:)(avalon_streaming:17.0:)(avalon_streaming:17.0:)(avalon_streaming:17.0:)(avalon_streaming:17.0:)(avalon_streaming:17.0:)(avalon_streaming:17.0:)(avalon_streaming:17.0:)(avalon_streaming:17.0:)(avalon_streaming:17.0:)(avalon_streaming:17.0:)(avalon_streaming:17.0:)(avalon_streaming:17.0:)(avalon_streaming:17.0:)(avalon_streaming:17.0:)(avalon_streaming:17.0:)(avalon_streaming:17.0:)(avalon_streaming:17.0:)(avalon_streaming:17.0:)(avalon_streaming:17.0:)(avalon_streaming:17.0:)(avalon_streaming:17.0:)(avalon_streaming:17.0:)(avalon_streaming:17.0:)(avalon_streaming:17.0:)(avalon_streaming:17.0:)(avalon_streaming:17.0:)(avalon_streaming:17.0:)(avalon_streaming:17.0:)(avalon_streaming:17.0:)(avalon_streaming:17.0:)(avalon_streaming:17.0:)(avalon_streaming:17.0:)(avalon_streaming:17.0:)(avalon_streaming:17.0:)(avalon_streaming:17.0:)(avalon_streaming:17.0:)(avalon_streaming:17.0:)(avalon_streaming:17.0:)(avalon_streaming:17.0:)(avalon_streaming:17.0:)(avalon_streaming:17.0:)(avalon_streaming:17.0:)(avalon_streaming:17.0:)(avalon_streaming:17.0:)(avalon_streaming:17.0:)(avalon_streaming:17.0:)(avalon_streaming:17.0:)(avalon_streaming:17.0:)(avalon_streaming:17.0:)(avalon_streaming:17.0:)(avalon_streaming:17.0:)(avalon_streaming:17.0:)(avalon_streaming:17.0:)(avalon_streaming:17.0:)(avalon_streaming:17.0:)(avalon_streaming:17.0:)(avalon_streaming:17.0:)(avalon_streaming:17.0:)(avalon_streaming:17.0:)(avalon_streaming:17.0:)(avalon_streaming:17.0:)(avalon_streaming:17.0:)(avalon_streaming:17.0:)(avalon_streaming:17.0:)(avalon_streaming:17.0:)(avalon_streaming:17.0:)(avalon_streaming:17.0:)(avalon_streaming:17.0:)(avalon_streaming:17.0:)(avalon_streaming:17.0:)(avalon_streaming:17.0:)(avalon_streaming:17.0:)(avalon_streaming:17.0:)(avalon_streaming:17.0:)(avalon_streaming:17.0:)(avalon_streaming:17.0:)(avalon_streaming:17.0:)(avalon_streaming:17.0:)(avalon_streaming:17.0:)(avalon_streaming:17.0:)(avalon_streaming:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(clock:17.0:)(clock:17.0:)(clock:17.0:)(clock:17.0:)(clock:17.0:)(clock:17.0:)(clock:17.0:)(clock:17.0:)(clock:17.0:)(clock:17.0:)(clock:17.0:)(clock:17.0:)(clock:17.0:)(clock:17.0:)(clock:17.0:)(clock:17.0:)(clock:17.0:)(clock:17.0:)(clock:17.0:)(clock:17.0:)(clock:17.0:)(clock:17.0:)(clock:17.0:)(clock:17.0:)(clock:17.0:)(clock:17.0:)(clock:17.0:)(clock:17.0:)(clock:17.0:)(clock:17.0:)(clock:17.0:)(clock:17.0:)(clock:17.0:)(clock:17.0:)(clock:17.0:)(clock:17.0:)(clock:17.0:)(clock:17.0:)(clock:17.0:)(clock:17.0:)(clock:17.0:)(clock:17.0:)(clock:17.0:)(clock:17.0:)(clock:17.0:)(clock:17.0:)(clock:17.0:)(clock:17.0:)(clock:17.0:)(clock:17.0:)(clock:17.0:)(clock:17.0:)(clock:17.0:)(clock:17.0:)(clock:17.0:)(clock:17.0:)(clock:17.0:)(clock:17.0:)(clock:17.0:)(clock:17.0:)(clock:17.0:)(clock:17.0:)(clock:17.0:)(clock:17.0:)(clock:17.0:)(clock:17.0:)(clock:17.0:)(clock:17.0:)(clock:17.0:)(clock:17.0:)(clock:17.0:)(clock:17.0:)(clock:17.0:)(clock:17.0:)(clock:17.0:)(clock:17.0:)(clock:17.0:)(clock:17.0:)(clock:17.0:)(clock:17.0:)(clock:17.0:)(clock:17.0:)(clock:17.0:)(clock:17.0:)(clock:17.0:)(clock:17.0:)(clock:17.0:)(clock:17.0:)(clock:17.0:)(clock:17.0:)(clock:17.0:)"
   instancePathKey="system:.:mm_interconnect_0"
   kind="altera_mm_interconnect"
   version="17.0"
   name="system_mm_interconnect_0">
  <parameter name="AUTO_DEVICE" value="5CSEMA5F31C6" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter
     name="COMPOSE_CONTENTS"
     value="add_instance {cpu0_data_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {cpu0_data_master_translator} {AV_ADDRESS_W} {15};set_instance_parameter_value {cpu0_data_master_translator} {AV_DATA_W} {32};set_instance_parameter_value {cpu0_data_master_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {cpu0_data_master_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {cpu0_data_master_translator} {UAV_ADDRESS_W} {15};set_instance_parameter_value {cpu0_data_master_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {cpu0_data_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {cpu0_data_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {cpu0_data_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {cpu0_data_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {cpu0_data_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {cpu0_data_master_translator} {USE_READDATA} {1};set_instance_parameter_value {cpu0_data_master_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {cpu0_data_master_translator} {USE_READ} {1};set_instance_parameter_value {cpu0_data_master_translator} {USE_WRITE} {1};set_instance_parameter_value {cpu0_data_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {cpu0_data_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {cpu0_data_master_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {cpu0_data_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {cpu0_data_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {cpu0_data_master_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {cpu0_data_master_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {cpu0_data_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {cpu0_data_master_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {cpu0_data_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {cpu0_data_master_translator} {USE_LOCK} {0};set_instance_parameter_value {cpu0_data_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {cpu0_data_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {cpu0_data_master_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {cpu0_data_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {cpu0_data_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {cpu0_data_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {cpu0_data_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {cpu0_data_master_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {cpu0_data_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {cpu0_data_master_translator} {AV_BURSTBOUNDARIES} {1};set_instance_parameter_value {cpu0_data_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {cpu0_data_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {cpu0_data_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {cpu0_data_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {cpu0_data_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {cpu0_data_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {cpu0_data_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {cpu0_data_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {cpu0_data_master_translator} {SYNC_RESET} {0};add_instance {cpu0_instruction_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {cpu0_instruction_master_translator} {AV_ADDRESS_W} {15};set_instance_parameter_value {cpu0_instruction_master_translator} {AV_DATA_W} {32};set_instance_parameter_value {cpu0_instruction_master_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {cpu0_instruction_master_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {cpu0_instruction_master_translator} {UAV_ADDRESS_W} {15};set_instance_parameter_value {cpu0_instruction_master_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {cpu0_instruction_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {cpu0_instruction_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {cpu0_instruction_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {cpu0_instruction_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {cpu0_instruction_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {cpu0_instruction_master_translator} {USE_READDATA} {1};set_instance_parameter_value {cpu0_instruction_master_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {cpu0_instruction_master_translator} {USE_READ} {1};set_instance_parameter_value {cpu0_instruction_master_translator} {USE_WRITE} {0};set_instance_parameter_value {cpu0_instruction_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {cpu0_instruction_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {cpu0_instruction_master_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {cpu0_instruction_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {cpu0_instruction_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {cpu0_instruction_master_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {cpu0_instruction_master_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {cpu0_instruction_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {cpu0_instruction_master_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {cpu0_instruction_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {cpu0_instruction_master_translator} {USE_LOCK} {0};set_instance_parameter_value {cpu0_instruction_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {cpu0_instruction_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {cpu0_instruction_master_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {cpu0_instruction_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {cpu0_instruction_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {cpu0_instruction_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {cpu0_instruction_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {cpu0_instruction_master_translator} {AV_LINEWRAPBURSTS} {1};set_instance_parameter_value {cpu0_instruction_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {cpu0_instruction_master_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {cpu0_instruction_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {cpu0_instruction_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {cpu0_instruction_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {cpu0_instruction_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {cpu0_instruction_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {cpu0_instruction_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {cpu0_instruction_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {cpu0_instruction_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {cpu0_instruction_master_translator} {SYNC_RESET} {0};add_instance {cpu1_data_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {cpu1_data_master_translator} {AV_ADDRESS_W} {15};set_instance_parameter_value {cpu1_data_master_translator} {AV_DATA_W} {32};set_instance_parameter_value {cpu1_data_master_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {cpu1_data_master_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {cpu1_data_master_translator} {UAV_ADDRESS_W} {15};set_instance_parameter_value {cpu1_data_master_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {cpu1_data_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {cpu1_data_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {cpu1_data_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {cpu1_data_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {cpu1_data_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {cpu1_data_master_translator} {USE_READDATA} {1};set_instance_parameter_value {cpu1_data_master_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {cpu1_data_master_translator} {USE_READ} {1};set_instance_parameter_value {cpu1_data_master_translator} {USE_WRITE} {1};set_instance_parameter_value {cpu1_data_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {cpu1_data_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {cpu1_data_master_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {cpu1_data_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {cpu1_data_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {cpu1_data_master_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {cpu1_data_master_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {cpu1_data_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {cpu1_data_master_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {cpu1_data_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {cpu1_data_master_translator} {USE_LOCK} {0};set_instance_parameter_value {cpu1_data_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {cpu1_data_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {cpu1_data_master_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {cpu1_data_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {cpu1_data_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {cpu1_data_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {cpu1_data_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {cpu1_data_master_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {cpu1_data_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {cpu1_data_master_translator} {AV_BURSTBOUNDARIES} {1};set_instance_parameter_value {cpu1_data_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {cpu1_data_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {cpu1_data_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {cpu1_data_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {cpu1_data_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {cpu1_data_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {cpu1_data_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {cpu1_data_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {cpu1_data_master_translator} {SYNC_RESET} {0};add_instance {cpu1_instruction_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {cpu1_instruction_master_translator} {AV_ADDRESS_W} {15};set_instance_parameter_value {cpu1_instruction_master_translator} {AV_DATA_W} {32};set_instance_parameter_value {cpu1_instruction_master_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {cpu1_instruction_master_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {cpu1_instruction_master_translator} {UAV_ADDRESS_W} {15};set_instance_parameter_value {cpu1_instruction_master_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {cpu1_instruction_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {cpu1_instruction_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {cpu1_instruction_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {cpu1_instruction_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {cpu1_instruction_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {cpu1_instruction_master_translator} {USE_READDATA} {1};set_instance_parameter_value {cpu1_instruction_master_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {cpu1_instruction_master_translator} {USE_READ} {1};set_instance_parameter_value {cpu1_instruction_master_translator} {USE_WRITE} {0};set_instance_parameter_value {cpu1_instruction_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {cpu1_instruction_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {cpu1_instruction_master_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {cpu1_instruction_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {cpu1_instruction_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {cpu1_instruction_master_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {cpu1_instruction_master_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {cpu1_instruction_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {cpu1_instruction_master_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {cpu1_instruction_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {cpu1_instruction_master_translator} {USE_LOCK} {0};set_instance_parameter_value {cpu1_instruction_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {cpu1_instruction_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {cpu1_instruction_master_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {cpu1_instruction_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {cpu1_instruction_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {cpu1_instruction_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {cpu1_instruction_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {cpu1_instruction_master_translator} {AV_LINEWRAPBURSTS} {1};set_instance_parameter_value {cpu1_instruction_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {cpu1_instruction_master_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {cpu1_instruction_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {cpu1_instruction_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {cpu1_instruction_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {cpu1_instruction_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {cpu1_instruction_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {cpu1_instruction_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {cpu1_instruction_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {cpu1_instruction_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {cpu1_instruction_master_translator} {SYNC_RESET} {0};add_instance {cpu0_jtag_uart_avalon_jtag_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {cpu0_jtag_uart_avalon_jtag_slave_translator} {AV_ADDRESS_W} {1};set_instance_parameter_value {cpu0_jtag_uart_avalon_jtag_slave_translator} {AV_DATA_W} {32};set_instance_parameter_value {cpu0_jtag_uart_avalon_jtag_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {cpu0_jtag_uart_avalon_jtag_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {cpu0_jtag_uart_avalon_jtag_slave_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {cpu0_jtag_uart_avalon_jtag_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {cpu0_jtag_uart_avalon_jtag_slave_translator} {UAV_ADDRESS_W} {15};set_instance_parameter_value {cpu0_jtag_uart_avalon_jtag_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {cpu0_jtag_uart_avalon_jtag_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {cpu0_jtag_uart_avalon_jtag_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {cpu0_jtag_uart_avalon_jtag_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {cpu0_jtag_uart_avalon_jtag_slave_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {cpu0_jtag_uart_avalon_jtag_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {cpu0_jtag_uart_avalon_jtag_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {cpu0_jtag_uart_avalon_jtag_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {cpu0_jtag_uart_avalon_jtag_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {cpu0_jtag_uart_avalon_jtag_slave_translator} {USE_READ} {1};set_instance_parameter_value {cpu0_jtag_uart_avalon_jtag_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {cpu0_jtag_uart_avalon_jtag_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {cpu0_jtag_uart_avalon_jtag_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {cpu0_jtag_uart_avalon_jtag_slave_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {cpu0_jtag_uart_avalon_jtag_slave_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {cpu0_jtag_uart_avalon_jtag_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {cpu0_jtag_uart_avalon_jtag_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {cpu0_jtag_uart_avalon_jtag_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {cpu0_jtag_uart_avalon_jtag_slave_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {cpu0_jtag_uart_avalon_jtag_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {cpu0_jtag_uart_avalon_jtag_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {cpu0_jtag_uart_avalon_jtag_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {cpu0_jtag_uart_avalon_jtag_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {cpu0_jtag_uart_avalon_jtag_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {cpu0_jtag_uart_avalon_jtag_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {cpu0_jtag_uart_avalon_jtag_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {cpu0_jtag_uart_avalon_jtag_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {cpu0_jtag_uart_avalon_jtag_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {cpu0_jtag_uart_avalon_jtag_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {cpu0_jtag_uart_avalon_jtag_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {cpu0_jtag_uart_avalon_jtag_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {cpu0_jtag_uart_avalon_jtag_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {cpu0_jtag_uart_avalon_jtag_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {cpu0_jtag_uart_avalon_jtag_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {cpu0_jtag_uart_avalon_jtag_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {cpu0_jtag_uart_avalon_jtag_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {cpu0_jtag_uart_avalon_jtag_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {cpu0_jtag_uart_avalon_jtag_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {cpu0_jtag_uart_avalon_jtag_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {cpu0_jtag_uart_avalon_jtag_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {cpu0_jtag_uart_avalon_jtag_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {cpu0_jtag_uart_avalon_jtag_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {cpu0_jtag_uart_avalon_jtag_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {cpu0_jtag_uart_avalon_jtag_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {cpu0_jtag_uart_avalon_jtag_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {cpu0_jtag_uart_avalon_jtag_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {cpu0_debug_mem_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {cpu0_debug_mem_slave_translator} {AV_ADDRESS_W} {9};set_instance_parameter_value {cpu0_debug_mem_slave_translator} {AV_DATA_W} {32};set_instance_parameter_value {cpu0_debug_mem_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {cpu0_debug_mem_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {cpu0_debug_mem_slave_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {cpu0_debug_mem_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {cpu0_debug_mem_slave_translator} {UAV_ADDRESS_W} {15};set_instance_parameter_value {cpu0_debug_mem_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {cpu0_debug_mem_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {cpu0_debug_mem_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {cpu0_debug_mem_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {cpu0_debug_mem_slave_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {cpu0_debug_mem_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {cpu0_debug_mem_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {cpu0_debug_mem_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {cpu0_debug_mem_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {cpu0_debug_mem_slave_translator} {USE_READ} {1};set_instance_parameter_value {cpu0_debug_mem_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {cpu0_debug_mem_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {cpu0_debug_mem_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {cpu0_debug_mem_slave_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {cpu0_debug_mem_slave_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {cpu0_debug_mem_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {cpu0_debug_mem_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {cpu0_debug_mem_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {cpu0_debug_mem_slave_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {cpu0_debug_mem_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {cpu0_debug_mem_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {cpu0_debug_mem_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {cpu0_debug_mem_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {cpu0_debug_mem_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {cpu0_debug_mem_slave_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {cpu0_debug_mem_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {cpu0_debug_mem_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {cpu0_debug_mem_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {cpu0_debug_mem_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {cpu0_debug_mem_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {cpu0_debug_mem_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {cpu0_debug_mem_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {cpu0_debug_mem_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {cpu0_debug_mem_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {cpu0_debug_mem_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {cpu0_debug_mem_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {cpu0_debug_mem_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {cpu0_debug_mem_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {cpu0_debug_mem_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {cpu0_debug_mem_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {cpu0_debug_mem_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {cpu0_debug_mem_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {cpu0_debug_mem_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {cpu0_debug_mem_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {1};set_instance_parameter_value {cpu0_debug_mem_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {cpu0_debug_mem_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {cpu0_ocm_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {cpu0_ocm_s1_translator} {AV_ADDRESS_W} {11};set_instance_parameter_value {cpu0_ocm_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {cpu0_ocm_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {cpu0_ocm_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {cpu0_ocm_s1_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {cpu0_ocm_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {cpu0_ocm_s1_translator} {UAV_ADDRESS_W} {15};set_instance_parameter_value {cpu0_ocm_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {cpu0_ocm_s1_translator} {AV_READLATENCY} {1};set_instance_parameter_value {cpu0_ocm_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {cpu0_ocm_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {cpu0_ocm_s1_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {cpu0_ocm_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {cpu0_ocm_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {cpu0_ocm_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {cpu0_ocm_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {cpu0_ocm_s1_translator} {USE_READ} {0};set_instance_parameter_value {cpu0_ocm_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {cpu0_ocm_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {cpu0_ocm_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {cpu0_ocm_s1_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {cpu0_ocm_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {cpu0_ocm_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {cpu0_ocm_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {cpu0_ocm_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {cpu0_ocm_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {cpu0_ocm_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {cpu0_ocm_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {cpu0_ocm_s1_translator} {USE_AV_CLKEN} {1};set_instance_parameter_value {cpu0_ocm_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {cpu0_ocm_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {cpu0_ocm_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {cpu0_ocm_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {cpu0_ocm_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {cpu0_ocm_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {cpu0_ocm_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {cpu0_ocm_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {cpu0_ocm_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {cpu0_ocm_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {cpu0_ocm_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {cpu0_ocm_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {cpu0_ocm_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {cpu0_ocm_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {cpu0_ocm_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {cpu0_ocm_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {cpu0_ocm_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {cpu0_ocm_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {cpu0_ocm_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {cpu0_ocm_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {cpu0_ocm_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {cpu0_ocm_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {cpu0_ocm_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {cpu0_ocm_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {shared_mem_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {shared_mem_s1_translator} {AV_ADDRESS_W} {7};set_instance_parameter_value {shared_mem_s1_translator} {AV_DATA_W} {64};set_instance_parameter_value {shared_mem_s1_translator} {UAV_DATA_W} {64};set_instance_parameter_value {shared_mem_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {shared_mem_s1_translator} {AV_BYTEENABLE_W} {8};set_instance_parameter_value {shared_mem_s1_translator} {UAV_BYTEENABLE_W} {8};set_instance_parameter_value {shared_mem_s1_translator} {UAV_ADDRESS_W} {15};set_instance_parameter_value {shared_mem_s1_translator} {UAV_BURSTCOUNT_W} {4};set_instance_parameter_value {shared_mem_s1_translator} {AV_READLATENCY} {1};set_instance_parameter_value {shared_mem_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {shared_mem_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {shared_mem_s1_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {shared_mem_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {shared_mem_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {shared_mem_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {shared_mem_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {shared_mem_s1_translator} {USE_READ} {0};set_instance_parameter_value {shared_mem_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {shared_mem_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {shared_mem_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {shared_mem_s1_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {shared_mem_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {shared_mem_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {shared_mem_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {shared_mem_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {shared_mem_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {shared_mem_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {shared_mem_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {shared_mem_s1_translator} {USE_AV_CLKEN} {1};set_instance_parameter_value {shared_mem_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {shared_mem_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {shared_mem_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {shared_mem_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {shared_mem_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {shared_mem_s1_translator} {AV_SYMBOLS_PER_WORD} {8};set_instance_parameter_value {shared_mem_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {shared_mem_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {shared_mem_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {shared_mem_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {shared_mem_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {shared_mem_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {shared_mem_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {shared_mem_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {shared_mem_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {shared_mem_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {shared_mem_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {shared_mem_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {shared_mem_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {shared_mem_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {shared_mem_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {shared_mem_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {shared_mem_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {shared_mem_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {mutex_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {mutex_s1_translator} {AV_ADDRESS_W} {1};set_instance_parameter_value {mutex_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {mutex_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {mutex_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {mutex_s1_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {mutex_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {mutex_s1_translator} {UAV_ADDRESS_W} {15};set_instance_parameter_value {mutex_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {mutex_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {mutex_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {mutex_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {mutex_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {mutex_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {mutex_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {mutex_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {mutex_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {mutex_s1_translator} {USE_READ} {1};set_instance_parameter_value {mutex_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {mutex_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {mutex_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {mutex_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {mutex_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {mutex_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {mutex_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {mutex_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {mutex_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {mutex_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {mutex_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {mutex_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {mutex_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {mutex_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {mutex_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {mutex_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {mutex_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {mutex_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {mutex_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {mutex_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {mutex_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {mutex_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {mutex_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {mutex_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {mutex_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {mutex_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {mutex_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {mutex_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {mutex_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {mutex_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {mutex_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {mutex_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {mutex_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {mutex_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {mutex_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {mutex_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {cpu1_jtag_uart_avalon_jtag_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {cpu1_jtag_uart_avalon_jtag_slave_translator} {AV_ADDRESS_W} {1};set_instance_parameter_value {cpu1_jtag_uart_avalon_jtag_slave_translator} {AV_DATA_W} {32};set_instance_parameter_value {cpu1_jtag_uart_avalon_jtag_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {cpu1_jtag_uart_avalon_jtag_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {cpu1_jtag_uart_avalon_jtag_slave_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {cpu1_jtag_uart_avalon_jtag_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {cpu1_jtag_uart_avalon_jtag_slave_translator} {UAV_ADDRESS_W} {15};set_instance_parameter_value {cpu1_jtag_uart_avalon_jtag_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {cpu1_jtag_uart_avalon_jtag_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {cpu1_jtag_uart_avalon_jtag_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {cpu1_jtag_uart_avalon_jtag_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {cpu1_jtag_uart_avalon_jtag_slave_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {cpu1_jtag_uart_avalon_jtag_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {cpu1_jtag_uart_avalon_jtag_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {cpu1_jtag_uart_avalon_jtag_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {cpu1_jtag_uart_avalon_jtag_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {cpu1_jtag_uart_avalon_jtag_slave_translator} {USE_READ} {1};set_instance_parameter_value {cpu1_jtag_uart_avalon_jtag_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {cpu1_jtag_uart_avalon_jtag_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {cpu1_jtag_uart_avalon_jtag_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {cpu1_jtag_uart_avalon_jtag_slave_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {cpu1_jtag_uart_avalon_jtag_slave_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {cpu1_jtag_uart_avalon_jtag_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {cpu1_jtag_uart_avalon_jtag_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {cpu1_jtag_uart_avalon_jtag_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {cpu1_jtag_uart_avalon_jtag_slave_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {cpu1_jtag_uart_avalon_jtag_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {cpu1_jtag_uart_avalon_jtag_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {cpu1_jtag_uart_avalon_jtag_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {cpu1_jtag_uart_avalon_jtag_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {cpu1_jtag_uart_avalon_jtag_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {cpu1_jtag_uart_avalon_jtag_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {cpu1_jtag_uart_avalon_jtag_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {cpu1_jtag_uart_avalon_jtag_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {cpu1_jtag_uart_avalon_jtag_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {cpu1_jtag_uart_avalon_jtag_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {cpu1_jtag_uart_avalon_jtag_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {cpu1_jtag_uart_avalon_jtag_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {cpu1_jtag_uart_avalon_jtag_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {cpu1_jtag_uart_avalon_jtag_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {cpu1_jtag_uart_avalon_jtag_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {cpu1_jtag_uart_avalon_jtag_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {cpu1_jtag_uart_avalon_jtag_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {cpu1_jtag_uart_avalon_jtag_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {cpu1_jtag_uart_avalon_jtag_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {cpu1_jtag_uart_avalon_jtag_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {cpu1_jtag_uart_avalon_jtag_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {cpu1_jtag_uart_avalon_jtag_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {cpu1_jtag_uart_avalon_jtag_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {cpu1_jtag_uart_avalon_jtag_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {cpu1_jtag_uart_avalon_jtag_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {cpu1_jtag_uart_avalon_jtag_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {cpu1_jtag_uart_avalon_jtag_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {datagen_bus_translator} {altera_merlin_slave_translator};set_instance_parameter_value {datagen_bus_translator} {AV_ADDRESS_W} {8};set_instance_parameter_value {datagen_bus_translator} {AV_DATA_W} {32};set_instance_parameter_value {datagen_bus_translator} {UAV_DATA_W} {32};set_instance_parameter_value {datagen_bus_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {datagen_bus_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {datagen_bus_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {datagen_bus_translator} {UAV_ADDRESS_W} {15};set_instance_parameter_value {datagen_bus_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {datagen_bus_translator} {AV_READLATENCY} {0};set_instance_parameter_value {datagen_bus_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {datagen_bus_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {datagen_bus_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {datagen_bus_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {datagen_bus_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {datagen_bus_translator} {USE_READDATA} {1};set_instance_parameter_value {datagen_bus_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {datagen_bus_translator} {USE_READ} {1};set_instance_parameter_value {datagen_bus_translator} {USE_WRITE} {1};set_instance_parameter_value {datagen_bus_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {datagen_bus_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {datagen_bus_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {datagen_bus_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {datagen_bus_translator} {USE_ADDRESS} {1};set_instance_parameter_value {datagen_bus_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {datagen_bus_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {datagen_bus_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {datagen_bus_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {datagen_bus_translator} {USE_LOCK} {0};set_instance_parameter_value {datagen_bus_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {datagen_bus_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {datagen_bus_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {datagen_bus_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {datagen_bus_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {datagen_bus_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {datagen_bus_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {datagen_bus_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {datagen_bus_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {datagen_bus_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {datagen_bus_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {datagen_bus_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {datagen_bus_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {datagen_bus_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {datagen_bus_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {datagen_bus_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {datagen_bus_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {datagen_bus_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {datagen_bus_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {datagen_bus_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {datagen_bus_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {datagen_bus_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {datagen_bus_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {datagen_bus_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {datagen_bus_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {cpu1_debug_mem_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {cpu1_debug_mem_slave_translator} {AV_ADDRESS_W} {9};set_instance_parameter_value {cpu1_debug_mem_slave_translator} {AV_DATA_W} {32};set_instance_parameter_value {cpu1_debug_mem_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {cpu1_debug_mem_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {cpu1_debug_mem_slave_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {cpu1_debug_mem_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {cpu1_debug_mem_slave_translator} {UAV_ADDRESS_W} {15};set_instance_parameter_value {cpu1_debug_mem_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {cpu1_debug_mem_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {cpu1_debug_mem_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {cpu1_debug_mem_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {cpu1_debug_mem_slave_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {cpu1_debug_mem_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {cpu1_debug_mem_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {cpu1_debug_mem_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {cpu1_debug_mem_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {cpu1_debug_mem_slave_translator} {USE_READ} {1};set_instance_parameter_value {cpu1_debug_mem_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {cpu1_debug_mem_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {cpu1_debug_mem_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {cpu1_debug_mem_slave_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {cpu1_debug_mem_slave_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {cpu1_debug_mem_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {cpu1_debug_mem_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {cpu1_debug_mem_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {cpu1_debug_mem_slave_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {cpu1_debug_mem_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {cpu1_debug_mem_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {cpu1_debug_mem_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {cpu1_debug_mem_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {cpu1_debug_mem_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {cpu1_debug_mem_slave_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {cpu1_debug_mem_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {cpu1_debug_mem_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {cpu1_debug_mem_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {cpu1_debug_mem_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {cpu1_debug_mem_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {cpu1_debug_mem_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {cpu1_debug_mem_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {cpu1_debug_mem_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {cpu1_debug_mem_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {cpu1_debug_mem_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {cpu1_debug_mem_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {cpu1_debug_mem_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {cpu1_debug_mem_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {cpu1_debug_mem_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {cpu1_debug_mem_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {cpu1_debug_mem_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {cpu1_debug_mem_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {cpu1_debug_mem_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {cpu1_debug_mem_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {1};set_instance_parameter_value {cpu1_debug_mem_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {cpu1_debug_mem_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {cpu1_ocm_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {cpu1_ocm_s1_translator} {AV_ADDRESS_W} {11};set_instance_parameter_value {cpu1_ocm_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {cpu1_ocm_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {cpu1_ocm_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {cpu1_ocm_s1_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {cpu1_ocm_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {cpu1_ocm_s1_translator} {UAV_ADDRESS_W} {15};set_instance_parameter_value {cpu1_ocm_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {cpu1_ocm_s1_translator} {AV_READLATENCY} {1};set_instance_parameter_value {cpu1_ocm_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {cpu1_ocm_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {cpu1_ocm_s1_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {cpu1_ocm_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {cpu1_ocm_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {cpu1_ocm_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {cpu1_ocm_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {cpu1_ocm_s1_translator} {USE_READ} {0};set_instance_parameter_value {cpu1_ocm_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {cpu1_ocm_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {cpu1_ocm_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {cpu1_ocm_s1_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {cpu1_ocm_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {cpu1_ocm_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {cpu1_ocm_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {cpu1_ocm_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {cpu1_ocm_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {cpu1_ocm_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {cpu1_ocm_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {cpu1_ocm_s1_translator} {USE_AV_CLKEN} {1};set_instance_parameter_value {cpu1_ocm_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {cpu1_ocm_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {cpu1_ocm_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {cpu1_ocm_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {cpu1_ocm_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {cpu1_ocm_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {cpu1_ocm_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {cpu1_ocm_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {cpu1_ocm_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {cpu1_ocm_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {cpu1_ocm_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {cpu1_ocm_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {cpu1_ocm_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {cpu1_ocm_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {cpu1_ocm_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {cpu1_ocm_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {cpu1_ocm_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {cpu1_ocm_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {cpu1_ocm_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {cpu1_ocm_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {cpu1_ocm_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {cpu1_ocm_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {cpu1_ocm_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {cpu1_ocm_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {shared_mem_s2_translator} {altera_merlin_slave_translator};set_instance_parameter_value {shared_mem_s2_translator} {AV_ADDRESS_W} {7};set_instance_parameter_value {shared_mem_s2_translator} {AV_DATA_W} {64};set_instance_parameter_value {shared_mem_s2_translator} {UAV_DATA_W} {64};set_instance_parameter_value {shared_mem_s2_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {shared_mem_s2_translator} {AV_BYTEENABLE_W} {8};set_instance_parameter_value {shared_mem_s2_translator} {UAV_BYTEENABLE_W} {8};set_instance_parameter_value {shared_mem_s2_translator} {UAV_ADDRESS_W} {15};set_instance_parameter_value {shared_mem_s2_translator} {UAV_BURSTCOUNT_W} {4};set_instance_parameter_value {shared_mem_s2_translator} {AV_READLATENCY} {1};set_instance_parameter_value {shared_mem_s2_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {shared_mem_s2_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {shared_mem_s2_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {shared_mem_s2_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {shared_mem_s2_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {shared_mem_s2_translator} {USE_READDATA} {1};set_instance_parameter_value {shared_mem_s2_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {shared_mem_s2_translator} {USE_READ} {0};set_instance_parameter_value {shared_mem_s2_translator} {USE_WRITE} {1};set_instance_parameter_value {shared_mem_s2_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {shared_mem_s2_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {shared_mem_s2_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {shared_mem_s2_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {shared_mem_s2_translator} {USE_ADDRESS} {1};set_instance_parameter_value {shared_mem_s2_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {shared_mem_s2_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {shared_mem_s2_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {shared_mem_s2_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {shared_mem_s2_translator} {USE_LOCK} {0};set_instance_parameter_value {shared_mem_s2_translator} {USE_AV_CLKEN} {1};set_instance_parameter_value {shared_mem_s2_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {shared_mem_s2_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {shared_mem_s2_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {shared_mem_s2_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {shared_mem_s2_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {shared_mem_s2_translator} {AV_SYMBOLS_PER_WORD} {8};set_instance_parameter_value {shared_mem_s2_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {shared_mem_s2_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {shared_mem_s2_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {shared_mem_s2_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {shared_mem_s2_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {shared_mem_s2_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {shared_mem_s2_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {shared_mem_s2_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {shared_mem_s2_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {shared_mem_s2_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {shared_mem_s2_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {shared_mem_s2_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {shared_mem_s2_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {shared_mem_s2_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {shared_mem_s2_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {shared_mem_s2_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {shared_mem_s2_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {shared_mem_s2_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {cpu0_data_master_agent} {altera_merlin_master_agent};set_instance_parameter_value {cpu0_data_master_agent} {PKT_ORI_BURST_SIZE_H} {93};set_instance_parameter_value {cpu0_data_master_agent} {PKT_ORI_BURST_SIZE_L} {91};set_instance_parameter_value {cpu0_data_master_agent} {PKT_RESPONSE_STATUS_H} {90};set_instance_parameter_value {cpu0_data_master_agent} {PKT_RESPONSE_STATUS_L} {89};set_instance_parameter_value {cpu0_data_master_agent} {PKT_QOS_H} {72};set_instance_parameter_value {cpu0_data_master_agent} {PKT_QOS_L} {72};set_instance_parameter_value {cpu0_data_master_agent} {PKT_DATA_SIDEBAND_H} {70};set_instance_parameter_value {cpu0_data_master_agent} {PKT_DATA_SIDEBAND_L} {70};set_instance_parameter_value {cpu0_data_master_agent} {PKT_ADDR_SIDEBAND_H} {69};set_instance_parameter_value {cpu0_data_master_agent} {PKT_ADDR_SIDEBAND_L} {69};set_instance_parameter_value {cpu0_data_master_agent} {PKT_BURST_TYPE_H} {68};set_instance_parameter_value {cpu0_data_master_agent} {PKT_BURST_TYPE_L} {67};set_instance_parameter_value {cpu0_data_master_agent} {PKT_CACHE_H} {88};set_instance_parameter_value {cpu0_data_master_agent} {PKT_CACHE_L} {85};set_instance_parameter_value {cpu0_data_master_agent} {PKT_THREAD_ID_H} {81};set_instance_parameter_value {cpu0_data_master_agent} {PKT_THREAD_ID_L} {81};set_instance_parameter_value {cpu0_data_master_agent} {PKT_BURST_SIZE_H} {66};set_instance_parameter_value {cpu0_data_master_agent} {PKT_BURST_SIZE_L} {64};set_instance_parameter_value {cpu0_data_master_agent} {PKT_TRANS_EXCLUSIVE} {56};set_instance_parameter_value {cpu0_data_master_agent} {PKT_TRANS_LOCK} {55};set_instance_parameter_value {cpu0_data_master_agent} {PKT_BEGIN_BURST} {71};set_instance_parameter_value {cpu0_data_master_agent} {PKT_PROTECTION_H} {84};set_instance_parameter_value {cpu0_data_master_agent} {PKT_PROTECTION_L} {82};set_instance_parameter_value {cpu0_data_master_agent} {PKT_BURSTWRAP_H} {63};set_instance_parameter_value {cpu0_data_master_agent} {PKT_BURSTWRAP_L} {61};set_instance_parameter_value {cpu0_data_master_agent} {PKT_BYTE_CNT_H} {60};set_instance_parameter_value {cpu0_data_master_agent} {PKT_BYTE_CNT_L} {57};set_instance_parameter_value {cpu0_data_master_agent} {PKT_ADDR_H} {50};set_instance_parameter_value {cpu0_data_master_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {cpu0_data_master_agent} {PKT_TRANS_COMPRESSED_READ} {51};set_instance_parameter_value {cpu0_data_master_agent} {PKT_TRANS_POSTED} {52};set_instance_parameter_value {cpu0_data_master_agent} {PKT_TRANS_WRITE} {53};set_instance_parameter_value {cpu0_data_master_agent} {PKT_TRANS_READ} {54};set_instance_parameter_value {cpu0_data_master_agent} {PKT_DATA_H} {31};set_instance_parameter_value {cpu0_data_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {cpu0_data_master_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {cpu0_data_master_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {cpu0_data_master_agent} {PKT_SRC_ID_H} {76};set_instance_parameter_value {cpu0_data_master_agent} {PKT_SRC_ID_L} {73};set_instance_parameter_value {cpu0_data_master_agent} {PKT_DEST_ID_H} {80};set_instance_parameter_value {cpu0_data_master_agent} {PKT_DEST_ID_L} {77};set_instance_parameter_value {cpu0_data_master_agent} {ST_DATA_W} {94};set_instance_parameter_value {cpu0_data_master_agent} {ST_CHANNEL_W} {10};set_instance_parameter_value {cpu0_data_master_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {cpu0_data_master_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {cpu0_data_master_agent} {AV_BURSTBOUNDARIES} {1};set_instance_parameter_value {cpu0_data_master_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:77) src_id(76:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};set_instance_parameter_value {cpu0_data_master_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;cpu0_jtag_uart_avalon_jtag_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000005000&quot;
   end=&quot;0x00000000000005008&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;cpu0_debug_mem_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000004800&quot;
   end=&quot;0x00000000000005000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;cpu0_ocm_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000002000&quot;
   end=&quot;0x00000000000004000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;8&quot;
   name=&quot;shared_mem_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000005800&quot;
   end=&quot;0x00000000000005c00&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;7&quot;
   name=&quot;mutex_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000005008&quot;
   end=&quot;0x00000000000005010&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {cpu0_data_master_agent} {SUPPRESS_0_BYTEEN_RSP} {1};set_instance_parameter_value {cpu0_data_master_agent} {ID} {0};set_instance_parameter_value {cpu0_data_master_agent} {BURSTWRAP_VALUE} {7};set_instance_parameter_value {cpu0_data_master_agent} {CACHE_VALUE} {0};set_instance_parameter_value {cpu0_data_master_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {cpu0_data_master_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {cpu0_data_master_agent} {USE_WRITERESPONSE} {0};add_instance {cpu0_instruction_master_agent} {altera_merlin_master_agent};set_instance_parameter_value {cpu0_instruction_master_agent} {PKT_ORI_BURST_SIZE_H} {93};set_instance_parameter_value {cpu0_instruction_master_agent} {PKT_ORI_BURST_SIZE_L} {91};set_instance_parameter_value {cpu0_instruction_master_agent} {PKT_RESPONSE_STATUS_H} {90};set_instance_parameter_value {cpu0_instruction_master_agent} {PKT_RESPONSE_STATUS_L} {89};set_instance_parameter_value {cpu0_instruction_master_agent} {PKT_QOS_H} {72};set_instance_parameter_value {cpu0_instruction_master_agent} {PKT_QOS_L} {72};set_instance_parameter_value {cpu0_instruction_master_agent} {PKT_DATA_SIDEBAND_H} {70};set_instance_parameter_value {cpu0_instruction_master_agent} {PKT_DATA_SIDEBAND_L} {70};set_instance_parameter_value {cpu0_instruction_master_agent} {PKT_ADDR_SIDEBAND_H} {69};set_instance_parameter_value {cpu0_instruction_master_agent} {PKT_ADDR_SIDEBAND_L} {69};set_instance_parameter_value {cpu0_instruction_master_agent} {PKT_BURST_TYPE_H} {68};set_instance_parameter_value {cpu0_instruction_master_agent} {PKT_BURST_TYPE_L} {67};set_instance_parameter_value {cpu0_instruction_master_agent} {PKT_CACHE_H} {88};set_instance_parameter_value {cpu0_instruction_master_agent} {PKT_CACHE_L} {85};set_instance_parameter_value {cpu0_instruction_master_agent} {PKT_THREAD_ID_H} {81};set_instance_parameter_value {cpu0_instruction_master_agent} {PKT_THREAD_ID_L} {81};set_instance_parameter_value {cpu0_instruction_master_agent} {PKT_BURST_SIZE_H} {66};set_instance_parameter_value {cpu0_instruction_master_agent} {PKT_BURST_SIZE_L} {64};set_instance_parameter_value {cpu0_instruction_master_agent} {PKT_TRANS_EXCLUSIVE} {56};set_instance_parameter_value {cpu0_instruction_master_agent} {PKT_TRANS_LOCK} {55};set_instance_parameter_value {cpu0_instruction_master_agent} {PKT_BEGIN_BURST} {71};set_instance_parameter_value {cpu0_instruction_master_agent} {PKT_PROTECTION_H} {84};set_instance_parameter_value {cpu0_instruction_master_agent} {PKT_PROTECTION_L} {82};set_instance_parameter_value {cpu0_instruction_master_agent} {PKT_BURSTWRAP_H} {63};set_instance_parameter_value {cpu0_instruction_master_agent} {PKT_BURSTWRAP_L} {61};set_instance_parameter_value {cpu0_instruction_master_agent} {PKT_BYTE_CNT_H} {60};set_instance_parameter_value {cpu0_instruction_master_agent} {PKT_BYTE_CNT_L} {57};set_instance_parameter_value {cpu0_instruction_master_agent} {PKT_ADDR_H} {50};set_instance_parameter_value {cpu0_instruction_master_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {cpu0_instruction_master_agent} {PKT_TRANS_COMPRESSED_READ} {51};set_instance_parameter_value {cpu0_instruction_master_agent} {PKT_TRANS_POSTED} {52};set_instance_parameter_value {cpu0_instruction_master_agent} {PKT_TRANS_WRITE} {53};set_instance_parameter_value {cpu0_instruction_master_agent} {PKT_TRANS_READ} {54};set_instance_parameter_value {cpu0_instruction_master_agent} {PKT_DATA_H} {31};set_instance_parameter_value {cpu0_instruction_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {cpu0_instruction_master_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {cpu0_instruction_master_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {cpu0_instruction_master_agent} {PKT_SRC_ID_H} {76};set_instance_parameter_value {cpu0_instruction_master_agent} {PKT_SRC_ID_L} {73};set_instance_parameter_value {cpu0_instruction_master_agent} {PKT_DEST_ID_H} {80};set_instance_parameter_value {cpu0_instruction_master_agent} {PKT_DEST_ID_L} {77};set_instance_parameter_value {cpu0_instruction_master_agent} {ST_DATA_W} {94};set_instance_parameter_value {cpu0_instruction_master_agent} {ST_CHANNEL_W} {10};set_instance_parameter_value {cpu0_instruction_master_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {cpu0_instruction_master_agent} {AV_LINEWRAPBURSTS} {1};set_instance_parameter_value {cpu0_instruction_master_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {cpu0_instruction_master_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:77) src_id(76:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};set_instance_parameter_value {cpu0_instruction_master_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;cpu0_jtag_uart_avalon_jtag_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000005000&quot;
   end=&quot;0x00000000000005008&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;cpu0_debug_mem_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000004800&quot;
   end=&quot;0x00000000000005000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;cpu0_ocm_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000002000&quot;
   end=&quot;0x00000000000004000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {cpu0_instruction_master_agent} {SUPPRESS_0_BYTEEN_RSP} {1};set_instance_parameter_value {cpu0_instruction_master_agent} {ID} {1};set_instance_parameter_value {cpu0_instruction_master_agent} {BURSTWRAP_VALUE} {3};set_instance_parameter_value {cpu0_instruction_master_agent} {CACHE_VALUE} {0};set_instance_parameter_value {cpu0_instruction_master_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {cpu0_instruction_master_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {cpu0_instruction_master_agent} {USE_WRITERESPONSE} {0};add_instance {cpu1_data_master_agent} {altera_merlin_master_agent};set_instance_parameter_value {cpu1_data_master_agent} {PKT_ORI_BURST_SIZE_H} {93};set_instance_parameter_value {cpu1_data_master_agent} {PKT_ORI_BURST_SIZE_L} {91};set_instance_parameter_value {cpu1_data_master_agent} {PKT_RESPONSE_STATUS_H} {90};set_instance_parameter_value {cpu1_data_master_agent} {PKT_RESPONSE_STATUS_L} {89};set_instance_parameter_value {cpu1_data_master_agent} {PKT_QOS_H} {72};set_instance_parameter_value {cpu1_data_master_agent} {PKT_QOS_L} {72};set_instance_parameter_value {cpu1_data_master_agent} {PKT_DATA_SIDEBAND_H} {70};set_instance_parameter_value {cpu1_data_master_agent} {PKT_DATA_SIDEBAND_L} {70};set_instance_parameter_value {cpu1_data_master_agent} {PKT_ADDR_SIDEBAND_H} {69};set_instance_parameter_value {cpu1_data_master_agent} {PKT_ADDR_SIDEBAND_L} {69};set_instance_parameter_value {cpu1_data_master_agent} {PKT_BURST_TYPE_H} {68};set_instance_parameter_value {cpu1_data_master_agent} {PKT_BURST_TYPE_L} {67};set_instance_parameter_value {cpu1_data_master_agent} {PKT_CACHE_H} {88};set_instance_parameter_value {cpu1_data_master_agent} {PKT_CACHE_L} {85};set_instance_parameter_value {cpu1_data_master_agent} {PKT_THREAD_ID_H} {81};set_instance_parameter_value {cpu1_data_master_agent} {PKT_THREAD_ID_L} {81};set_instance_parameter_value {cpu1_data_master_agent} {PKT_BURST_SIZE_H} {66};set_instance_parameter_value {cpu1_data_master_agent} {PKT_BURST_SIZE_L} {64};set_instance_parameter_value {cpu1_data_master_agent} {PKT_TRANS_EXCLUSIVE} {56};set_instance_parameter_value {cpu1_data_master_agent} {PKT_TRANS_LOCK} {55};set_instance_parameter_value {cpu1_data_master_agent} {PKT_BEGIN_BURST} {71};set_instance_parameter_value {cpu1_data_master_agent} {PKT_PROTECTION_H} {84};set_instance_parameter_value {cpu1_data_master_agent} {PKT_PROTECTION_L} {82};set_instance_parameter_value {cpu1_data_master_agent} {PKT_BURSTWRAP_H} {63};set_instance_parameter_value {cpu1_data_master_agent} {PKT_BURSTWRAP_L} {61};set_instance_parameter_value {cpu1_data_master_agent} {PKT_BYTE_CNT_H} {60};set_instance_parameter_value {cpu1_data_master_agent} {PKT_BYTE_CNT_L} {57};set_instance_parameter_value {cpu1_data_master_agent} {PKT_ADDR_H} {50};set_instance_parameter_value {cpu1_data_master_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {cpu1_data_master_agent} {PKT_TRANS_COMPRESSED_READ} {51};set_instance_parameter_value {cpu1_data_master_agent} {PKT_TRANS_POSTED} {52};set_instance_parameter_value {cpu1_data_master_agent} {PKT_TRANS_WRITE} {53};set_instance_parameter_value {cpu1_data_master_agent} {PKT_TRANS_READ} {54};set_instance_parameter_value {cpu1_data_master_agent} {PKT_DATA_H} {31};set_instance_parameter_value {cpu1_data_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {cpu1_data_master_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {cpu1_data_master_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {cpu1_data_master_agent} {PKT_SRC_ID_H} {76};set_instance_parameter_value {cpu1_data_master_agent} {PKT_SRC_ID_L} {73};set_instance_parameter_value {cpu1_data_master_agent} {PKT_DEST_ID_H} {80};set_instance_parameter_value {cpu1_data_master_agent} {PKT_DEST_ID_L} {77};set_instance_parameter_value {cpu1_data_master_agent} {ST_DATA_W} {94};set_instance_parameter_value {cpu1_data_master_agent} {ST_CHANNEL_W} {10};set_instance_parameter_value {cpu1_data_master_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {cpu1_data_master_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {cpu1_data_master_agent} {AV_BURSTBOUNDARIES} {1};set_instance_parameter_value {cpu1_data_master_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:77) src_id(76:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};set_instance_parameter_value {cpu1_data_master_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;7&quot;
   name=&quot;mutex_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000005008&quot;
   end=&quot;0x00000000000005010&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;4&quot;
   name=&quot;cpu1_jtag_uart_avalon_jtag_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000005000&quot;
   end=&quot;0x00000000000005008&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;6&quot;
   name=&quot;datagen_bus_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000001c00&quot;
   end=&quot;0x00000000000002000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;3&quot;
   name=&quot;cpu1_debug_mem_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000004800&quot;
   end=&quot;0x00000000000005000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;5&quot;
   name=&quot;cpu1_ocm_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000002000&quot;
   end=&quot;0x00000000000004000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;9&quot;
   name=&quot;shared_mem_s2_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000005800&quot;
   end=&quot;0x00000000000005c00&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {cpu1_data_master_agent} {SUPPRESS_0_BYTEEN_RSP} {1};set_instance_parameter_value {cpu1_data_master_agent} {ID} {2};set_instance_parameter_value {cpu1_data_master_agent} {BURSTWRAP_VALUE} {7};set_instance_parameter_value {cpu1_data_master_agent} {CACHE_VALUE} {0};set_instance_parameter_value {cpu1_data_master_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {cpu1_data_master_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {cpu1_data_master_agent} {USE_WRITERESPONSE} {0};add_instance {cpu1_instruction_master_agent} {altera_merlin_master_agent};set_instance_parameter_value {cpu1_instruction_master_agent} {PKT_ORI_BURST_SIZE_H} {93};set_instance_parameter_value {cpu1_instruction_master_agent} {PKT_ORI_BURST_SIZE_L} {91};set_instance_parameter_value {cpu1_instruction_master_agent} {PKT_RESPONSE_STATUS_H} {90};set_instance_parameter_value {cpu1_instruction_master_agent} {PKT_RESPONSE_STATUS_L} {89};set_instance_parameter_value {cpu1_instruction_master_agent} {PKT_QOS_H} {72};set_instance_parameter_value {cpu1_instruction_master_agent} {PKT_QOS_L} {72};set_instance_parameter_value {cpu1_instruction_master_agent} {PKT_DATA_SIDEBAND_H} {70};set_instance_parameter_value {cpu1_instruction_master_agent} {PKT_DATA_SIDEBAND_L} {70};set_instance_parameter_value {cpu1_instruction_master_agent} {PKT_ADDR_SIDEBAND_H} {69};set_instance_parameter_value {cpu1_instruction_master_agent} {PKT_ADDR_SIDEBAND_L} {69};set_instance_parameter_value {cpu1_instruction_master_agent} {PKT_BURST_TYPE_H} {68};set_instance_parameter_value {cpu1_instruction_master_agent} {PKT_BURST_TYPE_L} {67};set_instance_parameter_value {cpu1_instruction_master_agent} {PKT_CACHE_H} {88};set_instance_parameter_value {cpu1_instruction_master_agent} {PKT_CACHE_L} {85};set_instance_parameter_value {cpu1_instruction_master_agent} {PKT_THREAD_ID_H} {81};set_instance_parameter_value {cpu1_instruction_master_agent} {PKT_THREAD_ID_L} {81};set_instance_parameter_value {cpu1_instruction_master_agent} {PKT_BURST_SIZE_H} {66};set_instance_parameter_value {cpu1_instruction_master_agent} {PKT_BURST_SIZE_L} {64};set_instance_parameter_value {cpu1_instruction_master_agent} {PKT_TRANS_EXCLUSIVE} {56};set_instance_parameter_value {cpu1_instruction_master_agent} {PKT_TRANS_LOCK} {55};set_instance_parameter_value {cpu1_instruction_master_agent} {PKT_BEGIN_BURST} {71};set_instance_parameter_value {cpu1_instruction_master_agent} {PKT_PROTECTION_H} {84};set_instance_parameter_value {cpu1_instruction_master_agent} {PKT_PROTECTION_L} {82};set_instance_parameter_value {cpu1_instruction_master_agent} {PKT_BURSTWRAP_H} {63};set_instance_parameter_value {cpu1_instruction_master_agent} {PKT_BURSTWRAP_L} {61};set_instance_parameter_value {cpu1_instruction_master_agent} {PKT_BYTE_CNT_H} {60};set_instance_parameter_value {cpu1_instruction_master_agent} {PKT_BYTE_CNT_L} {57};set_instance_parameter_value {cpu1_instruction_master_agent} {PKT_ADDR_H} {50};set_instance_parameter_value {cpu1_instruction_master_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {cpu1_instruction_master_agent} {PKT_TRANS_COMPRESSED_READ} {51};set_instance_parameter_value {cpu1_instruction_master_agent} {PKT_TRANS_POSTED} {52};set_instance_parameter_value {cpu1_instruction_master_agent} {PKT_TRANS_WRITE} {53};set_instance_parameter_value {cpu1_instruction_master_agent} {PKT_TRANS_READ} {54};set_instance_parameter_value {cpu1_instruction_master_agent} {PKT_DATA_H} {31};set_instance_parameter_value {cpu1_instruction_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {cpu1_instruction_master_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {cpu1_instruction_master_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {cpu1_instruction_master_agent} {PKT_SRC_ID_H} {76};set_instance_parameter_value {cpu1_instruction_master_agent} {PKT_SRC_ID_L} {73};set_instance_parameter_value {cpu1_instruction_master_agent} {PKT_DEST_ID_H} {80};set_instance_parameter_value {cpu1_instruction_master_agent} {PKT_DEST_ID_L} {77};set_instance_parameter_value {cpu1_instruction_master_agent} {ST_DATA_W} {94};set_instance_parameter_value {cpu1_instruction_master_agent} {ST_CHANNEL_W} {10};set_instance_parameter_value {cpu1_instruction_master_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {cpu1_instruction_master_agent} {AV_LINEWRAPBURSTS} {1};set_instance_parameter_value {cpu1_instruction_master_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {cpu1_instruction_master_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:77) src_id(76:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};set_instance_parameter_value {cpu1_instruction_master_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;5&quot;
   name=&quot;cpu1_ocm_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000002000&quot;
   end=&quot;0x00000000000004000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;4&quot;
   name=&quot;cpu1_jtag_uart_avalon_jtag_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000005000&quot;
   end=&quot;0x00000000000005008&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;3&quot;
   name=&quot;cpu1_debug_mem_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000004800&quot;
   end=&quot;0x00000000000005000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {cpu1_instruction_master_agent} {SUPPRESS_0_BYTEEN_RSP} {1};set_instance_parameter_value {cpu1_instruction_master_agent} {ID} {3};set_instance_parameter_value {cpu1_instruction_master_agent} {BURSTWRAP_VALUE} {3};set_instance_parameter_value {cpu1_instruction_master_agent} {CACHE_VALUE} {0};set_instance_parameter_value {cpu1_instruction_master_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {cpu1_instruction_master_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {cpu1_instruction_master_agent} {USE_WRITERESPONSE} {0};add_instance {cpu0_jtag_uart_avalon_jtag_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {cpu0_jtag_uart_avalon_jtag_slave_agent} {PKT_ORI_BURST_SIZE_H} {93};set_instance_parameter_value {cpu0_jtag_uart_avalon_jtag_slave_agent} {PKT_ORI_BURST_SIZE_L} {91};set_instance_parameter_value {cpu0_jtag_uart_avalon_jtag_slave_agent} {PKT_RESPONSE_STATUS_H} {90};set_instance_parameter_value {cpu0_jtag_uart_avalon_jtag_slave_agent} {PKT_RESPONSE_STATUS_L} {89};set_instance_parameter_value {cpu0_jtag_uart_avalon_jtag_slave_agent} {PKT_BURST_SIZE_H} {66};set_instance_parameter_value {cpu0_jtag_uart_avalon_jtag_slave_agent} {PKT_BURST_SIZE_L} {64};set_instance_parameter_value {cpu0_jtag_uart_avalon_jtag_slave_agent} {PKT_TRANS_LOCK} {55};set_instance_parameter_value {cpu0_jtag_uart_avalon_jtag_slave_agent} {PKT_BEGIN_BURST} {71};set_instance_parameter_value {cpu0_jtag_uart_avalon_jtag_slave_agent} {PKT_PROTECTION_H} {84};set_instance_parameter_value {cpu0_jtag_uart_avalon_jtag_slave_agent} {PKT_PROTECTION_L} {82};set_instance_parameter_value {cpu0_jtag_uart_avalon_jtag_slave_agent} {PKT_BURSTWRAP_H} {63};set_instance_parameter_value {cpu0_jtag_uart_avalon_jtag_slave_agent} {PKT_BURSTWRAP_L} {61};set_instance_parameter_value {cpu0_jtag_uart_avalon_jtag_slave_agent} {PKT_BYTE_CNT_H} {60};set_instance_parameter_value {cpu0_jtag_uart_avalon_jtag_slave_agent} {PKT_BYTE_CNT_L} {57};set_instance_parameter_value {cpu0_jtag_uart_avalon_jtag_slave_agent} {PKT_ADDR_H} {50};set_instance_parameter_value {cpu0_jtag_uart_avalon_jtag_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {cpu0_jtag_uart_avalon_jtag_slave_agent} {PKT_TRANS_COMPRESSED_READ} {51};set_instance_parameter_value {cpu0_jtag_uart_avalon_jtag_slave_agent} {PKT_TRANS_POSTED} {52};set_instance_parameter_value {cpu0_jtag_uart_avalon_jtag_slave_agent} {PKT_TRANS_WRITE} {53};set_instance_parameter_value {cpu0_jtag_uart_avalon_jtag_slave_agent} {PKT_TRANS_READ} {54};set_instance_parameter_value {cpu0_jtag_uart_avalon_jtag_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {cpu0_jtag_uart_avalon_jtag_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {cpu0_jtag_uart_avalon_jtag_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {cpu0_jtag_uart_avalon_jtag_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {cpu0_jtag_uart_avalon_jtag_slave_agent} {PKT_SRC_ID_H} {76};set_instance_parameter_value {cpu0_jtag_uart_avalon_jtag_slave_agent} {PKT_SRC_ID_L} {73};set_instance_parameter_value {cpu0_jtag_uart_avalon_jtag_slave_agent} {PKT_DEST_ID_H} {80};set_instance_parameter_value {cpu0_jtag_uart_avalon_jtag_slave_agent} {PKT_DEST_ID_L} {77};set_instance_parameter_value {cpu0_jtag_uart_avalon_jtag_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {cpu0_jtag_uart_avalon_jtag_slave_agent} {ST_CHANNEL_W} {10};set_instance_parameter_value {cpu0_jtag_uart_avalon_jtag_slave_agent} {ST_DATA_W} {94};set_instance_parameter_value {cpu0_jtag_uart_avalon_jtag_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {cpu0_jtag_uart_avalon_jtag_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {cpu0_jtag_uart_avalon_jtag_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {cpu0_jtag_uart_avalon_jtag_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:77) src_id(76:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};set_instance_parameter_value {cpu0_jtag_uart_avalon_jtag_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {cpu0_jtag_uart_avalon_jtag_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {cpu0_jtag_uart_avalon_jtag_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {cpu0_jtag_uart_avalon_jtag_slave_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {cpu0_jtag_uart_avalon_jtag_slave_agent} {ID} {1};set_instance_parameter_value {cpu0_jtag_uart_avalon_jtag_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {cpu0_jtag_uart_avalon_jtag_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {cpu0_jtag_uart_avalon_jtag_slave_agent} {ECC_ENABLE} {0};add_instance {cpu0_jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {cpu0_jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {cpu0_jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {95};set_instance_parameter_value {cpu0_jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {cpu0_jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {cpu0_jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {cpu0_jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {cpu0_jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {cpu0_jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {cpu0_jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {cpu0_jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {cpu0_jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {cpu0_jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {cpu0_jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {cpu0_jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {cpu0_debug_mem_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {cpu0_debug_mem_slave_agent} {PKT_ORI_BURST_SIZE_H} {93};set_instance_parameter_value {cpu0_debug_mem_slave_agent} {PKT_ORI_BURST_SIZE_L} {91};set_instance_parameter_value {cpu0_debug_mem_slave_agent} {PKT_RESPONSE_STATUS_H} {90};set_instance_parameter_value {cpu0_debug_mem_slave_agent} {PKT_RESPONSE_STATUS_L} {89};set_instance_parameter_value {cpu0_debug_mem_slave_agent} {PKT_BURST_SIZE_H} {66};set_instance_parameter_value {cpu0_debug_mem_slave_agent} {PKT_BURST_SIZE_L} {64};set_instance_parameter_value {cpu0_debug_mem_slave_agent} {PKT_TRANS_LOCK} {55};set_instance_parameter_value {cpu0_debug_mem_slave_agent} {PKT_BEGIN_BURST} {71};set_instance_parameter_value {cpu0_debug_mem_slave_agent} {PKT_PROTECTION_H} {84};set_instance_parameter_value {cpu0_debug_mem_slave_agent} {PKT_PROTECTION_L} {82};set_instance_parameter_value {cpu0_debug_mem_slave_agent} {PKT_BURSTWRAP_H} {63};set_instance_parameter_value {cpu0_debug_mem_slave_agent} {PKT_BURSTWRAP_L} {61};set_instance_parameter_value {cpu0_debug_mem_slave_agent} {PKT_BYTE_CNT_H} {60};set_instance_parameter_value {cpu0_debug_mem_slave_agent} {PKT_BYTE_CNT_L} {57};set_instance_parameter_value {cpu0_debug_mem_slave_agent} {PKT_ADDR_H} {50};set_instance_parameter_value {cpu0_debug_mem_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {cpu0_debug_mem_slave_agent} {PKT_TRANS_COMPRESSED_READ} {51};set_instance_parameter_value {cpu0_debug_mem_slave_agent} {PKT_TRANS_POSTED} {52};set_instance_parameter_value {cpu0_debug_mem_slave_agent} {PKT_TRANS_WRITE} {53};set_instance_parameter_value {cpu0_debug_mem_slave_agent} {PKT_TRANS_READ} {54};set_instance_parameter_value {cpu0_debug_mem_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {cpu0_debug_mem_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {cpu0_debug_mem_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {cpu0_debug_mem_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {cpu0_debug_mem_slave_agent} {PKT_SRC_ID_H} {76};set_instance_parameter_value {cpu0_debug_mem_slave_agent} {PKT_SRC_ID_L} {73};set_instance_parameter_value {cpu0_debug_mem_slave_agent} {PKT_DEST_ID_H} {80};set_instance_parameter_value {cpu0_debug_mem_slave_agent} {PKT_DEST_ID_L} {77};set_instance_parameter_value {cpu0_debug_mem_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {cpu0_debug_mem_slave_agent} {ST_CHANNEL_W} {10};set_instance_parameter_value {cpu0_debug_mem_slave_agent} {ST_DATA_W} {94};set_instance_parameter_value {cpu0_debug_mem_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {cpu0_debug_mem_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {cpu0_debug_mem_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {cpu0_debug_mem_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:77) src_id(76:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};set_instance_parameter_value {cpu0_debug_mem_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {cpu0_debug_mem_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {cpu0_debug_mem_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {cpu0_debug_mem_slave_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {cpu0_debug_mem_slave_agent} {ID} {0};set_instance_parameter_value {cpu0_debug_mem_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {cpu0_debug_mem_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {cpu0_debug_mem_slave_agent} {ECC_ENABLE} {0};add_instance {cpu0_debug_mem_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {cpu0_debug_mem_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {cpu0_debug_mem_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {95};set_instance_parameter_value {cpu0_debug_mem_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {cpu0_debug_mem_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {cpu0_debug_mem_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {cpu0_debug_mem_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {cpu0_debug_mem_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {cpu0_debug_mem_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {cpu0_debug_mem_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {cpu0_debug_mem_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {cpu0_debug_mem_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {cpu0_debug_mem_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {cpu0_debug_mem_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {cpu0_debug_mem_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {cpu0_ocm_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {cpu0_ocm_s1_agent} {PKT_ORI_BURST_SIZE_H} {93};set_instance_parameter_value {cpu0_ocm_s1_agent} {PKT_ORI_BURST_SIZE_L} {91};set_instance_parameter_value {cpu0_ocm_s1_agent} {PKT_RESPONSE_STATUS_H} {90};set_instance_parameter_value {cpu0_ocm_s1_agent} {PKT_RESPONSE_STATUS_L} {89};set_instance_parameter_value {cpu0_ocm_s1_agent} {PKT_BURST_SIZE_H} {66};set_instance_parameter_value {cpu0_ocm_s1_agent} {PKT_BURST_SIZE_L} {64};set_instance_parameter_value {cpu0_ocm_s1_agent} {PKT_TRANS_LOCK} {55};set_instance_parameter_value {cpu0_ocm_s1_agent} {PKT_BEGIN_BURST} {71};set_instance_parameter_value {cpu0_ocm_s1_agent} {PKT_PROTECTION_H} {84};set_instance_parameter_value {cpu0_ocm_s1_agent} {PKT_PROTECTION_L} {82};set_instance_parameter_value {cpu0_ocm_s1_agent} {PKT_BURSTWRAP_H} {63};set_instance_parameter_value {cpu0_ocm_s1_agent} {PKT_BURSTWRAP_L} {61};set_instance_parameter_value {cpu0_ocm_s1_agent} {PKT_BYTE_CNT_H} {60};set_instance_parameter_value {cpu0_ocm_s1_agent} {PKT_BYTE_CNT_L} {57};set_instance_parameter_value {cpu0_ocm_s1_agent} {PKT_ADDR_H} {50};set_instance_parameter_value {cpu0_ocm_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {cpu0_ocm_s1_agent} {PKT_TRANS_COMPRESSED_READ} {51};set_instance_parameter_value {cpu0_ocm_s1_agent} {PKT_TRANS_POSTED} {52};set_instance_parameter_value {cpu0_ocm_s1_agent} {PKT_TRANS_WRITE} {53};set_instance_parameter_value {cpu0_ocm_s1_agent} {PKT_TRANS_READ} {54};set_instance_parameter_value {cpu0_ocm_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {cpu0_ocm_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {cpu0_ocm_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {cpu0_ocm_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {cpu0_ocm_s1_agent} {PKT_SRC_ID_H} {76};set_instance_parameter_value {cpu0_ocm_s1_agent} {PKT_SRC_ID_L} {73};set_instance_parameter_value {cpu0_ocm_s1_agent} {PKT_DEST_ID_H} {80};set_instance_parameter_value {cpu0_ocm_s1_agent} {PKT_DEST_ID_L} {77};set_instance_parameter_value {cpu0_ocm_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {cpu0_ocm_s1_agent} {ST_CHANNEL_W} {10};set_instance_parameter_value {cpu0_ocm_s1_agent} {ST_DATA_W} {94};set_instance_parameter_value {cpu0_ocm_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {cpu0_ocm_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {cpu0_ocm_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {cpu0_ocm_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:77) src_id(76:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};set_instance_parameter_value {cpu0_ocm_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {cpu0_ocm_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {cpu0_ocm_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {cpu0_ocm_s1_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {cpu0_ocm_s1_agent} {ID} {2};set_instance_parameter_value {cpu0_ocm_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {cpu0_ocm_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {cpu0_ocm_s1_agent} {ECC_ENABLE} {0};add_instance {cpu0_ocm_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {cpu0_ocm_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {cpu0_ocm_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {95};set_instance_parameter_value {cpu0_ocm_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {cpu0_ocm_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {cpu0_ocm_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {cpu0_ocm_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {cpu0_ocm_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {cpu0_ocm_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {cpu0_ocm_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {cpu0_ocm_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {cpu0_ocm_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {cpu0_ocm_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {cpu0_ocm_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {cpu0_ocm_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {shared_mem_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {shared_mem_s1_agent} {PKT_ORI_BURST_SIZE_H} {129};set_instance_parameter_value {shared_mem_s1_agent} {PKT_ORI_BURST_SIZE_L} {127};set_instance_parameter_value {shared_mem_s1_agent} {PKT_RESPONSE_STATUS_H} {126};set_instance_parameter_value {shared_mem_s1_agent} {PKT_RESPONSE_STATUS_L} {125};set_instance_parameter_value {shared_mem_s1_agent} {PKT_BURST_SIZE_H} {102};set_instance_parameter_value {shared_mem_s1_agent} {PKT_BURST_SIZE_L} {100};set_instance_parameter_value {shared_mem_s1_agent} {PKT_TRANS_LOCK} {91};set_instance_parameter_value {shared_mem_s1_agent} {PKT_BEGIN_BURST} {107};set_instance_parameter_value {shared_mem_s1_agent} {PKT_PROTECTION_H} {120};set_instance_parameter_value {shared_mem_s1_agent} {PKT_PROTECTION_L} {118};set_instance_parameter_value {shared_mem_s1_agent} {PKT_BURSTWRAP_H} {99};set_instance_parameter_value {shared_mem_s1_agent} {PKT_BURSTWRAP_L} {97};set_instance_parameter_value {shared_mem_s1_agent} {PKT_BYTE_CNT_H} {96};set_instance_parameter_value {shared_mem_s1_agent} {PKT_BYTE_CNT_L} {93};set_instance_parameter_value {shared_mem_s1_agent} {PKT_ADDR_H} {86};set_instance_parameter_value {shared_mem_s1_agent} {PKT_ADDR_L} {72};set_instance_parameter_value {shared_mem_s1_agent} {PKT_TRANS_COMPRESSED_READ} {87};set_instance_parameter_value {shared_mem_s1_agent} {PKT_TRANS_POSTED} {88};set_instance_parameter_value {shared_mem_s1_agent} {PKT_TRANS_WRITE} {89};set_instance_parameter_value {shared_mem_s1_agent} {PKT_TRANS_READ} {90};set_instance_parameter_value {shared_mem_s1_agent} {PKT_DATA_H} {63};set_instance_parameter_value {shared_mem_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {shared_mem_s1_agent} {PKT_BYTEEN_H} {71};set_instance_parameter_value {shared_mem_s1_agent} {PKT_BYTEEN_L} {64};set_instance_parameter_value {shared_mem_s1_agent} {PKT_SRC_ID_H} {112};set_instance_parameter_value {shared_mem_s1_agent} {PKT_SRC_ID_L} {109};set_instance_parameter_value {shared_mem_s1_agent} {PKT_DEST_ID_H} {116};set_instance_parameter_value {shared_mem_s1_agent} {PKT_DEST_ID_L} {113};set_instance_parameter_value {shared_mem_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {shared_mem_s1_agent} {ST_CHANNEL_W} {10};set_instance_parameter_value {shared_mem_s1_agent} {ST_DATA_W} {130};set_instance_parameter_value {shared_mem_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {shared_mem_s1_agent} {AVS_BURSTCOUNT_W} {4};set_instance_parameter_value {shared_mem_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {shared_mem_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(129:127) response_status(126:125) cache(124:121) protection(120:118) thread_id(117) dest_id(116:113) src_id(112:109) qos(108) begin_burst(107) data_sideband(106) addr_sideband(105) burst_type(104:103) burst_size(102:100) burstwrap(99:97) byte_cnt(96:93) trans_exclusive(92) trans_lock(91) trans_read(90) trans_write(89) trans_posted(88) trans_compressed_read(87) addr(86:72) byteen(71:64) data(63:0)};set_instance_parameter_value {shared_mem_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {shared_mem_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {shared_mem_s1_agent} {MAX_BYTE_CNT} {8};set_instance_parameter_value {shared_mem_s1_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {shared_mem_s1_agent} {ID} {8};set_instance_parameter_value {shared_mem_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {shared_mem_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {shared_mem_s1_agent} {ECC_ENABLE} {0};add_instance {shared_mem_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {shared_mem_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {shared_mem_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {131};set_instance_parameter_value {shared_mem_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {shared_mem_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {shared_mem_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {shared_mem_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {shared_mem_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {shared_mem_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {shared_mem_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {shared_mem_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {shared_mem_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {shared_mem_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {shared_mem_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {shared_mem_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {mutex_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {mutex_s1_agent} {PKT_ORI_BURST_SIZE_H} {93};set_instance_parameter_value {mutex_s1_agent} {PKT_ORI_BURST_SIZE_L} {91};set_instance_parameter_value {mutex_s1_agent} {PKT_RESPONSE_STATUS_H} {90};set_instance_parameter_value {mutex_s1_agent} {PKT_RESPONSE_STATUS_L} {89};set_instance_parameter_value {mutex_s1_agent} {PKT_BURST_SIZE_H} {66};set_instance_parameter_value {mutex_s1_agent} {PKT_BURST_SIZE_L} {64};set_instance_parameter_value {mutex_s1_agent} {PKT_TRANS_LOCK} {55};set_instance_parameter_value {mutex_s1_agent} {PKT_BEGIN_BURST} {71};set_instance_parameter_value {mutex_s1_agent} {PKT_PROTECTION_H} {84};set_instance_parameter_value {mutex_s1_agent} {PKT_PROTECTION_L} {82};set_instance_parameter_value {mutex_s1_agent} {PKT_BURSTWRAP_H} {63};set_instance_parameter_value {mutex_s1_agent} {PKT_BURSTWRAP_L} {61};set_instance_parameter_value {mutex_s1_agent} {PKT_BYTE_CNT_H} {60};set_instance_parameter_value {mutex_s1_agent} {PKT_BYTE_CNT_L} {57};set_instance_parameter_value {mutex_s1_agent} {PKT_ADDR_H} {50};set_instance_parameter_value {mutex_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {mutex_s1_agent} {PKT_TRANS_COMPRESSED_READ} {51};set_instance_parameter_value {mutex_s1_agent} {PKT_TRANS_POSTED} {52};set_instance_parameter_value {mutex_s1_agent} {PKT_TRANS_WRITE} {53};set_instance_parameter_value {mutex_s1_agent} {PKT_TRANS_READ} {54};set_instance_parameter_value {mutex_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {mutex_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {mutex_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {mutex_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {mutex_s1_agent} {PKT_SRC_ID_H} {76};set_instance_parameter_value {mutex_s1_agent} {PKT_SRC_ID_L} {73};set_instance_parameter_value {mutex_s1_agent} {PKT_DEST_ID_H} {80};set_instance_parameter_value {mutex_s1_agent} {PKT_DEST_ID_L} {77};set_instance_parameter_value {mutex_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {mutex_s1_agent} {ST_CHANNEL_W} {10};set_instance_parameter_value {mutex_s1_agent} {ST_DATA_W} {94};set_instance_parameter_value {mutex_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {mutex_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {mutex_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {mutex_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:77) src_id(76:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};set_instance_parameter_value {mutex_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {mutex_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {mutex_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {mutex_s1_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {mutex_s1_agent} {ID} {7};set_instance_parameter_value {mutex_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {mutex_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {mutex_s1_agent} {ECC_ENABLE} {0};add_instance {mutex_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {mutex_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mutex_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {95};set_instance_parameter_value {mutex_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {mutex_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {mutex_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {mutex_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {mutex_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {mutex_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {mutex_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {mutex_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {mutex_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {mutex_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {mutex_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {mutex_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {cpu1_jtag_uart_avalon_jtag_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {cpu1_jtag_uart_avalon_jtag_slave_agent} {PKT_ORI_BURST_SIZE_H} {93};set_instance_parameter_value {cpu1_jtag_uart_avalon_jtag_slave_agent} {PKT_ORI_BURST_SIZE_L} {91};set_instance_parameter_value {cpu1_jtag_uart_avalon_jtag_slave_agent} {PKT_RESPONSE_STATUS_H} {90};set_instance_parameter_value {cpu1_jtag_uart_avalon_jtag_slave_agent} {PKT_RESPONSE_STATUS_L} {89};set_instance_parameter_value {cpu1_jtag_uart_avalon_jtag_slave_agent} {PKT_BURST_SIZE_H} {66};set_instance_parameter_value {cpu1_jtag_uart_avalon_jtag_slave_agent} {PKT_BURST_SIZE_L} {64};set_instance_parameter_value {cpu1_jtag_uart_avalon_jtag_slave_agent} {PKT_TRANS_LOCK} {55};set_instance_parameter_value {cpu1_jtag_uart_avalon_jtag_slave_agent} {PKT_BEGIN_BURST} {71};set_instance_parameter_value {cpu1_jtag_uart_avalon_jtag_slave_agent} {PKT_PROTECTION_H} {84};set_instance_parameter_value {cpu1_jtag_uart_avalon_jtag_slave_agent} {PKT_PROTECTION_L} {82};set_instance_parameter_value {cpu1_jtag_uart_avalon_jtag_slave_agent} {PKT_BURSTWRAP_H} {63};set_instance_parameter_value {cpu1_jtag_uart_avalon_jtag_slave_agent} {PKT_BURSTWRAP_L} {61};set_instance_parameter_value {cpu1_jtag_uart_avalon_jtag_slave_agent} {PKT_BYTE_CNT_H} {60};set_instance_parameter_value {cpu1_jtag_uart_avalon_jtag_slave_agent} {PKT_BYTE_CNT_L} {57};set_instance_parameter_value {cpu1_jtag_uart_avalon_jtag_slave_agent} {PKT_ADDR_H} {50};set_instance_parameter_value {cpu1_jtag_uart_avalon_jtag_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {cpu1_jtag_uart_avalon_jtag_slave_agent} {PKT_TRANS_COMPRESSED_READ} {51};set_instance_parameter_value {cpu1_jtag_uart_avalon_jtag_slave_agent} {PKT_TRANS_POSTED} {52};set_instance_parameter_value {cpu1_jtag_uart_avalon_jtag_slave_agent} {PKT_TRANS_WRITE} {53};set_instance_parameter_value {cpu1_jtag_uart_avalon_jtag_slave_agent} {PKT_TRANS_READ} {54};set_instance_parameter_value {cpu1_jtag_uart_avalon_jtag_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {cpu1_jtag_uart_avalon_jtag_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {cpu1_jtag_uart_avalon_jtag_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {cpu1_jtag_uart_avalon_jtag_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {cpu1_jtag_uart_avalon_jtag_slave_agent} {PKT_SRC_ID_H} {76};set_instance_parameter_value {cpu1_jtag_uart_avalon_jtag_slave_agent} {PKT_SRC_ID_L} {73};set_instance_parameter_value {cpu1_jtag_uart_avalon_jtag_slave_agent} {PKT_DEST_ID_H} {80};set_instance_parameter_value {cpu1_jtag_uart_avalon_jtag_slave_agent} {PKT_DEST_ID_L} {77};set_instance_parameter_value {cpu1_jtag_uart_avalon_jtag_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {cpu1_jtag_uart_avalon_jtag_slave_agent} {ST_CHANNEL_W} {10};set_instance_parameter_value {cpu1_jtag_uart_avalon_jtag_slave_agent} {ST_DATA_W} {94};set_instance_parameter_value {cpu1_jtag_uart_avalon_jtag_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {cpu1_jtag_uart_avalon_jtag_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {cpu1_jtag_uart_avalon_jtag_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {cpu1_jtag_uart_avalon_jtag_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:77) src_id(76:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};set_instance_parameter_value {cpu1_jtag_uart_avalon_jtag_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {cpu1_jtag_uart_avalon_jtag_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {cpu1_jtag_uart_avalon_jtag_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {cpu1_jtag_uart_avalon_jtag_slave_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {cpu1_jtag_uart_avalon_jtag_slave_agent} {ID} {4};set_instance_parameter_value {cpu1_jtag_uart_avalon_jtag_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {cpu1_jtag_uart_avalon_jtag_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {cpu1_jtag_uart_avalon_jtag_slave_agent} {ECC_ENABLE} {0};add_instance {cpu1_jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {cpu1_jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {cpu1_jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {95};set_instance_parameter_value {cpu1_jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {cpu1_jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {cpu1_jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {cpu1_jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {cpu1_jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {cpu1_jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {cpu1_jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {cpu1_jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {cpu1_jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {cpu1_jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {cpu1_jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {cpu1_jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {datagen_bus_agent} {altera_merlin_slave_agent};set_instance_parameter_value {datagen_bus_agent} {PKT_ORI_BURST_SIZE_H} {93};set_instance_parameter_value {datagen_bus_agent} {PKT_ORI_BURST_SIZE_L} {91};set_instance_parameter_value {datagen_bus_agent} {PKT_RESPONSE_STATUS_H} {90};set_instance_parameter_value {datagen_bus_agent} {PKT_RESPONSE_STATUS_L} {89};set_instance_parameter_value {datagen_bus_agent} {PKT_BURST_SIZE_H} {66};set_instance_parameter_value {datagen_bus_agent} {PKT_BURST_SIZE_L} {64};set_instance_parameter_value {datagen_bus_agent} {PKT_TRANS_LOCK} {55};set_instance_parameter_value {datagen_bus_agent} {PKT_BEGIN_BURST} {71};set_instance_parameter_value {datagen_bus_agent} {PKT_PROTECTION_H} {84};set_instance_parameter_value {datagen_bus_agent} {PKT_PROTECTION_L} {82};set_instance_parameter_value {datagen_bus_agent} {PKT_BURSTWRAP_H} {63};set_instance_parameter_value {datagen_bus_agent} {PKT_BURSTWRAP_L} {61};set_instance_parameter_value {datagen_bus_agent} {PKT_BYTE_CNT_H} {60};set_instance_parameter_value {datagen_bus_agent} {PKT_BYTE_CNT_L} {57};set_instance_parameter_value {datagen_bus_agent} {PKT_ADDR_H} {50};set_instance_parameter_value {datagen_bus_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {datagen_bus_agent} {PKT_TRANS_COMPRESSED_READ} {51};set_instance_parameter_value {datagen_bus_agent} {PKT_TRANS_POSTED} {52};set_instance_parameter_value {datagen_bus_agent} {PKT_TRANS_WRITE} {53};set_instance_parameter_value {datagen_bus_agent} {PKT_TRANS_READ} {54};set_instance_parameter_value {datagen_bus_agent} {PKT_DATA_H} {31};set_instance_parameter_value {datagen_bus_agent} {PKT_DATA_L} {0};set_instance_parameter_value {datagen_bus_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {datagen_bus_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {datagen_bus_agent} {PKT_SRC_ID_H} {76};set_instance_parameter_value {datagen_bus_agent} {PKT_SRC_ID_L} {73};set_instance_parameter_value {datagen_bus_agent} {PKT_DEST_ID_H} {80};set_instance_parameter_value {datagen_bus_agent} {PKT_DEST_ID_L} {77};set_instance_parameter_value {datagen_bus_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {datagen_bus_agent} {ST_CHANNEL_W} {10};set_instance_parameter_value {datagen_bus_agent} {ST_DATA_W} {94};set_instance_parameter_value {datagen_bus_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {datagen_bus_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {datagen_bus_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {datagen_bus_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:77) src_id(76:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};set_instance_parameter_value {datagen_bus_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {datagen_bus_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {datagen_bus_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {datagen_bus_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {datagen_bus_agent} {ID} {6};set_instance_parameter_value {datagen_bus_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {datagen_bus_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {datagen_bus_agent} {ECC_ENABLE} {0};add_instance {datagen_bus_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {datagen_bus_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {datagen_bus_agent_rsp_fifo} {BITS_PER_SYMBOL} {95};set_instance_parameter_value {datagen_bus_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {datagen_bus_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {datagen_bus_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {datagen_bus_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {datagen_bus_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {datagen_bus_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {datagen_bus_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {datagen_bus_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {datagen_bus_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {datagen_bus_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {datagen_bus_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {datagen_bus_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {cpu1_debug_mem_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {cpu1_debug_mem_slave_agent} {PKT_ORI_BURST_SIZE_H} {93};set_instance_parameter_value {cpu1_debug_mem_slave_agent} {PKT_ORI_BURST_SIZE_L} {91};set_instance_parameter_value {cpu1_debug_mem_slave_agent} {PKT_RESPONSE_STATUS_H} {90};set_instance_parameter_value {cpu1_debug_mem_slave_agent} {PKT_RESPONSE_STATUS_L} {89};set_instance_parameter_value {cpu1_debug_mem_slave_agent} {PKT_BURST_SIZE_H} {66};set_instance_parameter_value {cpu1_debug_mem_slave_agent} {PKT_BURST_SIZE_L} {64};set_instance_parameter_value {cpu1_debug_mem_slave_agent} {PKT_TRANS_LOCK} {55};set_instance_parameter_value {cpu1_debug_mem_slave_agent} {PKT_BEGIN_BURST} {71};set_instance_parameter_value {cpu1_debug_mem_slave_agent} {PKT_PROTECTION_H} {84};set_instance_parameter_value {cpu1_debug_mem_slave_agent} {PKT_PROTECTION_L} {82};set_instance_parameter_value {cpu1_debug_mem_slave_agent} {PKT_BURSTWRAP_H} {63};set_instance_parameter_value {cpu1_debug_mem_slave_agent} {PKT_BURSTWRAP_L} {61};set_instance_parameter_value {cpu1_debug_mem_slave_agent} {PKT_BYTE_CNT_H} {60};set_instance_parameter_value {cpu1_debug_mem_slave_agent} {PKT_BYTE_CNT_L} {57};set_instance_parameter_value {cpu1_debug_mem_slave_agent} {PKT_ADDR_H} {50};set_instance_parameter_value {cpu1_debug_mem_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {cpu1_debug_mem_slave_agent} {PKT_TRANS_COMPRESSED_READ} {51};set_instance_parameter_value {cpu1_debug_mem_slave_agent} {PKT_TRANS_POSTED} {52};set_instance_parameter_value {cpu1_debug_mem_slave_agent} {PKT_TRANS_WRITE} {53};set_instance_parameter_value {cpu1_debug_mem_slave_agent} {PKT_TRANS_READ} {54};set_instance_parameter_value {cpu1_debug_mem_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {cpu1_debug_mem_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {cpu1_debug_mem_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {cpu1_debug_mem_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {cpu1_debug_mem_slave_agent} {PKT_SRC_ID_H} {76};set_instance_parameter_value {cpu1_debug_mem_slave_agent} {PKT_SRC_ID_L} {73};set_instance_parameter_value {cpu1_debug_mem_slave_agent} {PKT_DEST_ID_H} {80};set_instance_parameter_value {cpu1_debug_mem_slave_agent} {PKT_DEST_ID_L} {77};set_instance_parameter_value {cpu1_debug_mem_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {cpu1_debug_mem_slave_agent} {ST_CHANNEL_W} {10};set_instance_parameter_value {cpu1_debug_mem_slave_agent} {ST_DATA_W} {94};set_instance_parameter_value {cpu1_debug_mem_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {cpu1_debug_mem_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {cpu1_debug_mem_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {cpu1_debug_mem_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:77) src_id(76:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};set_instance_parameter_value {cpu1_debug_mem_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {cpu1_debug_mem_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {cpu1_debug_mem_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {cpu1_debug_mem_slave_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {cpu1_debug_mem_slave_agent} {ID} {3};set_instance_parameter_value {cpu1_debug_mem_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {cpu1_debug_mem_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {cpu1_debug_mem_slave_agent} {ECC_ENABLE} {0};add_instance {cpu1_debug_mem_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {cpu1_debug_mem_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {cpu1_debug_mem_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {95};set_instance_parameter_value {cpu1_debug_mem_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {cpu1_debug_mem_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {cpu1_debug_mem_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {cpu1_debug_mem_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {cpu1_debug_mem_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {cpu1_debug_mem_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {cpu1_debug_mem_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {cpu1_debug_mem_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {cpu1_debug_mem_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {cpu1_debug_mem_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {cpu1_debug_mem_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {cpu1_debug_mem_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {cpu1_ocm_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {cpu1_ocm_s1_agent} {PKT_ORI_BURST_SIZE_H} {93};set_instance_parameter_value {cpu1_ocm_s1_agent} {PKT_ORI_BURST_SIZE_L} {91};set_instance_parameter_value {cpu1_ocm_s1_agent} {PKT_RESPONSE_STATUS_H} {90};set_instance_parameter_value {cpu1_ocm_s1_agent} {PKT_RESPONSE_STATUS_L} {89};set_instance_parameter_value {cpu1_ocm_s1_agent} {PKT_BURST_SIZE_H} {66};set_instance_parameter_value {cpu1_ocm_s1_agent} {PKT_BURST_SIZE_L} {64};set_instance_parameter_value {cpu1_ocm_s1_agent} {PKT_TRANS_LOCK} {55};set_instance_parameter_value {cpu1_ocm_s1_agent} {PKT_BEGIN_BURST} {71};set_instance_parameter_value {cpu1_ocm_s1_agent} {PKT_PROTECTION_H} {84};set_instance_parameter_value {cpu1_ocm_s1_agent} {PKT_PROTECTION_L} {82};set_instance_parameter_value {cpu1_ocm_s1_agent} {PKT_BURSTWRAP_H} {63};set_instance_parameter_value {cpu1_ocm_s1_agent} {PKT_BURSTWRAP_L} {61};set_instance_parameter_value {cpu1_ocm_s1_agent} {PKT_BYTE_CNT_H} {60};set_instance_parameter_value {cpu1_ocm_s1_agent} {PKT_BYTE_CNT_L} {57};set_instance_parameter_value {cpu1_ocm_s1_agent} {PKT_ADDR_H} {50};set_instance_parameter_value {cpu1_ocm_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {cpu1_ocm_s1_agent} {PKT_TRANS_COMPRESSED_READ} {51};set_instance_parameter_value {cpu1_ocm_s1_agent} {PKT_TRANS_POSTED} {52};set_instance_parameter_value {cpu1_ocm_s1_agent} {PKT_TRANS_WRITE} {53};set_instance_parameter_value {cpu1_ocm_s1_agent} {PKT_TRANS_READ} {54};set_instance_parameter_value {cpu1_ocm_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {cpu1_ocm_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {cpu1_ocm_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {cpu1_ocm_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {cpu1_ocm_s1_agent} {PKT_SRC_ID_H} {76};set_instance_parameter_value {cpu1_ocm_s1_agent} {PKT_SRC_ID_L} {73};set_instance_parameter_value {cpu1_ocm_s1_agent} {PKT_DEST_ID_H} {80};set_instance_parameter_value {cpu1_ocm_s1_agent} {PKT_DEST_ID_L} {77};set_instance_parameter_value {cpu1_ocm_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {cpu1_ocm_s1_agent} {ST_CHANNEL_W} {10};set_instance_parameter_value {cpu1_ocm_s1_agent} {ST_DATA_W} {94};set_instance_parameter_value {cpu1_ocm_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {cpu1_ocm_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {cpu1_ocm_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {cpu1_ocm_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:77) src_id(76:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};set_instance_parameter_value {cpu1_ocm_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {cpu1_ocm_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {cpu1_ocm_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {cpu1_ocm_s1_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {cpu1_ocm_s1_agent} {ID} {5};set_instance_parameter_value {cpu1_ocm_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {cpu1_ocm_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {cpu1_ocm_s1_agent} {ECC_ENABLE} {0};add_instance {cpu1_ocm_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {cpu1_ocm_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {cpu1_ocm_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {95};set_instance_parameter_value {cpu1_ocm_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {cpu1_ocm_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {cpu1_ocm_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {cpu1_ocm_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {cpu1_ocm_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {cpu1_ocm_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {cpu1_ocm_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {cpu1_ocm_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {cpu1_ocm_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {cpu1_ocm_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {cpu1_ocm_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {cpu1_ocm_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {shared_mem_s2_agent} {altera_merlin_slave_agent};set_instance_parameter_value {shared_mem_s2_agent} {PKT_ORI_BURST_SIZE_H} {129};set_instance_parameter_value {shared_mem_s2_agent} {PKT_ORI_BURST_SIZE_L} {127};set_instance_parameter_value {shared_mem_s2_agent} {PKT_RESPONSE_STATUS_H} {126};set_instance_parameter_value {shared_mem_s2_agent} {PKT_RESPONSE_STATUS_L} {125};set_instance_parameter_value {shared_mem_s2_agent} {PKT_BURST_SIZE_H} {102};set_instance_parameter_value {shared_mem_s2_agent} {PKT_BURST_SIZE_L} {100};set_instance_parameter_value {shared_mem_s2_agent} {PKT_TRANS_LOCK} {91};set_instance_parameter_value {shared_mem_s2_agent} {PKT_BEGIN_BURST} {107};set_instance_parameter_value {shared_mem_s2_agent} {PKT_PROTECTION_H} {120};set_instance_parameter_value {shared_mem_s2_agent} {PKT_PROTECTION_L} {118};set_instance_parameter_value {shared_mem_s2_agent} {PKT_BURSTWRAP_H} {99};set_instance_parameter_value {shared_mem_s2_agent} {PKT_BURSTWRAP_L} {97};set_instance_parameter_value {shared_mem_s2_agent} {PKT_BYTE_CNT_H} {96};set_instance_parameter_value {shared_mem_s2_agent} {PKT_BYTE_CNT_L} {93};set_instance_parameter_value {shared_mem_s2_agent} {PKT_ADDR_H} {86};set_instance_parameter_value {shared_mem_s2_agent} {PKT_ADDR_L} {72};set_instance_parameter_value {shared_mem_s2_agent} {PKT_TRANS_COMPRESSED_READ} {87};set_instance_parameter_value {shared_mem_s2_agent} {PKT_TRANS_POSTED} {88};set_instance_parameter_value {shared_mem_s2_agent} {PKT_TRANS_WRITE} {89};set_instance_parameter_value {shared_mem_s2_agent} {PKT_TRANS_READ} {90};set_instance_parameter_value {shared_mem_s2_agent} {PKT_DATA_H} {63};set_instance_parameter_value {shared_mem_s2_agent} {PKT_DATA_L} {0};set_instance_parameter_value {shared_mem_s2_agent} {PKT_BYTEEN_H} {71};set_instance_parameter_value {shared_mem_s2_agent} {PKT_BYTEEN_L} {64};set_instance_parameter_value {shared_mem_s2_agent} {PKT_SRC_ID_H} {112};set_instance_parameter_value {shared_mem_s2_agent} {PKT_SRC_ID_L} {109};set_instance_parameter_value {shared_mem_s2_agent} {PKT_DEST_ID_H} {116};set_instance_parameter_value {shared_mem_s2_agent} {PKT_DEST_ID_L} {113};set_instance_parameter_value {shared_mem_s2_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {shared_mem_s2_agent} {ST_CHANNEL_W} {10};set_instance_parameter_value {shared_mem_s2_agent} {ST_DATA_W} {130};set_instance_parameter_value {shared_mem_s2_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {shared_mem_s2_agent} {AVS_BURSTCOUNT_W} {4};set_instance_parameter_value {shared_mem_s2_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {shared_mem_s2_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(129:127) response_status(126:125) cache(124:121) protection(120:118) thread_id(117) dest_id(116:113) src_id(112:109) qos(108) begin_burst(107) data_sideband(106) addr_sideband(105) burst_type(104:103) burst_size(102:100) burstwrap(99:97) byte_cnt(96:93) trans_exclusive(92) trans_lock(91) trans_read(90) trans_write(89) trans_posted(88) trans_compressed_read(87) addr(86:72) byteen(71:64) data(63:0)};set_instance_parameter_value {shared_mem_s2_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {shared_mem_s2_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {shared_mem_s2_agent} {MAX_BYTE_CNT} {8};set_instance_parameter_value {shared_mem_s2_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {shared_mem_s2_agent} {ID} {9};set_instance_parameter_value {shared_mem_s2_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {shared_mem_s2_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {shared_mem_s2_agent} {ECC_ENABLE} {0};add_instance {shared_mem_s2_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {shared_mem_s2_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {shared_mem_s2_agent_rsp_fifo} {BITS_PER_SYMBOL} {131};set_instance_parameter_value {shared_mem_s2_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {shared_mem_s2_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {shared_mem_s2_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {shared_mem_s2_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {shared_mem_s2_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {shared_mem_s2_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {shared_mem_s2_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {shared_mem_s2_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {shared_mem_s2_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {shared_mem_s2_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {shared_mem_s2_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {shared_mem_s2_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {router} {altera_merlin_router};set_instance_parameter_value {router} {DESTINATION_ID} {2 0 1 7 8 };set_instance_parameter_value {router} {CHANNEL_ID} {00100 00010 00001 10000 01000 };set_instance_parameter_value {router} {TYPE_OF_TRANSACTION} {both both both both both };set_instance_parameter_value {router} {START_ADDRESS} {0x2000 0x4800 0x5000 0x5008 0x5800 };set_instance_parameter_value {router} {END_ADDRESS} {0x4000 0x5000 0x5008 0x5010 0x5c00 };set_instance_parameter_value {router} {NON_SECURED_TAG} {1 1 1 1 1 };set_instance_parameter_value {router} {SECURED_RANGE_PAIRS} {0 0 0 0 0 };set_instance_parameter_value {router} {SECURED_RANGE_LIST} {0 0 0 0 0 };set_instance_parameter_value {router} {SPAN_OFFSET} {};set_instance_parameter_value {router} {PKT_ADDR_H} {50};set_instance_parameter_value {router} {PKT_ADDR_L} {36};set_instance_parameter_value {router} {PKT_PROTECTION_H} {84};set_instance_parameter_value {router} {PKT_PROTECTION_L} {82};set_instance_parameter_value {router} {PKT_DEST_ID_H} {80};set_instance_parameter_value {router} {PKT_DEST_ID_L} {77};set_instance_parameter_value {router} {PKT_TRANS_WRITE} {53};set_instance_parameter_value {router} {PKT_TRANS_READ} {54};set_instance_parameter_value {router} {ST_DATA_W} {94};set_instance_parameter_value {router} {ST_CHANNEL_W} {10};set_instance_parameter_value {router} {DECODER_TYPE} {0};set_instance_parameter_value {router} {DEFAULT_CHANNEL} {2};set_instance_parameter_value {router} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_DESTID} {2};set_instance_parameter_value {router} {MERLIN_PACKET_FORMAT} {ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:77) src_id(76:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router} {MEMORY_ALIASING_DECODE} {0};add_instance {router_001} {altera_merlin_router};set_instance_parameter_value {router_001} {DESTINATION_ID} {2 0 1 };set_instance_parameter_value {router_001} {CHANNEL_ID} {100 010 001 };set_instance_parameter_value {router_001} {TYPE_OF_TRANSACTION} {both both both };set_instance_parameter_value {router_001} {START_ADDRESS} {0x2000 0x4800 0x5000 };set_instance_parameter_value {router_001} {END_ADDRESS} {0x4000 0x5000 0x5008 };set_instance_parameter_value {router_001} {NON_SECURED_TAG} {1 1 1 };set_instance_parameter_value {router_001} {SECURED_RANGE_PAIRS} {0 0 0 };set_instance_parameter_value {router_001} {SECURED_RANGE_LIST} {0 0 0 };set_instance_parameter_value {router_001} {SPAN_OFFSET} {};set_instance_parameter_value {router_001} {PKT_ADDR_H} {50};set_instance_parameter_value {router_001} {PKT_ADDR_L} {36};set_instance_parameter_value {router_001} {PKT_PROTECTION_H} {84};set_instance_parameter_value {router_001} {PKT_PROTECTION_L} {82};set_instance_parameter_value {router_001} {PKT_DEST_ID_H} {80};set_instance_parameter_value {router_001} {PKT_DEST_ID_L} {77};set_instance_parameter_value {router_001} {PKT_TRANS_WRITE} {53};set_instance_parameter_value {router_001} {PKT_TRANS_READ} {54};set_instance_parameter_value {router_001} {ST_DATA_W} {94};set_instance_parameter_value {router_001} {ST_CHANNEL_W} {10};set_instance_parameter_value {router_001} {DECODER_TYPE} {0};set_instance_parameter_value {router_001} {DEFAULT_CHANNEL} {2};set_instance_parameter_value {router_001} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_DESTID} {2};set_instance_parameter_value {router_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:77) src_id(76:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_001} {MEMORY_ALIASING_DECODE} {0};add_instance {router_002} {altera_merlin_router};set_instance_parameter_value {router_002} {DESTINATION_ID} {6 5 3 4 7 9 };set_instance_parameter_value {router_002} {CHANNEL_ID} {000100 010000 001000 000010 000001 100000 };set_instance_parameter_value {router_002} {TYPE_OF_TRANSACTION} {both both both both both both };set_instance_parameter_value {router_002} {START_ADDRESS} {0x1c00 0x2000 0x4800 0x5000 0x5008 0x5800 };set_instance_parameter_value {router_002} {END_ADDRESS} {0x2000 0x4000 0x5000 0x5008 0x5010 0x5c00 };set_instance_parameter_value {router_002} {NON_SECURED_TAG} {1 1 1 1 1 1 };set_instance_parameter_value {router_002} {SECURED_RANGE_PAIRS} {0 0 0 0 0 0 };set_instance_parameter_value {router_002} {SECURED_RANGE_LIST} {0 0 0 0 0 0 };set_instance_parameter_value {router_002} {SPAN_OFFSET} {};set_instance_parameter_value {router_002} {PKT_ADDR_H} {50};set_instance_parameter_value {router_002} {PKT_ADDR_L} {36};set_instance_parameter_value {router_002} {PKT_PROTECTION_H} {84};set_instance_parameter_value {router_002} {PKT_PROTECTION_L} {82};set_instance_parameter_value {router_002} {PKT_DEST_ID_H} {80};set_instance_parameter_value {router_002} {PKT_DEST_ID_L} {77};set_instance_parameter_value {router_002} {PKT_TRANS_WRITE} {53};set_instance_parameter_value {router_002} {PKT_TRANS_READ} {54};set_instance_parameter_value {router_002} {ST_DATA_W} {94};set_instance_parameter_value {router_002} {ST_CHANNEL_W} {10};set_instance_parameter_value {router_002} {DECODER_TYPE} {0};set_instance_parameter_value {router_002} {DEFAULT_CHANNEL} {4};set_instance_parameter_value {router_002} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_DESTID} {5};set_instance_parameter_value {router_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:77) src_id(76:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_002} {MEMORY_ALIASING_DECODE} {0};add_instance {router_003} {altera_merlin_router};set_instance_parameter_value {router_003} {DESTINATION_ID} {5 3 4 };set_instance_parameter_value {router_003} {CHANNEL_ID} {100 010 001 };set_instance_parameter_value {router_003} {TYPE_OF_TRANSACTION} {both both both };set_instance_parameter_value {router_003} {START_ADDRESS} {0x2000 0x4800 0x5000 };set_instance_parameter_value {router_003} {END_ADDRESS} {0x4000 0x5000 0x5008 };set_instance_parameter_value {router_003} {NON_SECURED_TAG} {1 1 1 };set_instance_parameter_value {router_003} {SECURED_RANGE_PAIRS} {0 0 0 };set_instance_parameter_value {router_003} {SECURED_RANGE_LIST} {0 0 0 };set_instance_parameter_value {router_003} {SPAN_OFFSET} {};set_instance_parameter_value {router_003} {PKT_ADDR_H} {50};set_instance_parameter_value {router_003} {PKT_ADDR_L} {36};set_instance_parameter_value {router_003} {PKT_PROTECTION_H} {84};set_instance_parameter_value {router_003} {PKT_PROTECTION_L} {82};set_instance_parameter_value {router_003} {PKT_DEST_ID_H} {80};set_instance_parameter_value {router_003} {PKT_DEST_ID_L} {77};set_instance_parameter_value {router_003} {PKT_TRANS_WRITE} {53};set_instance_parameter_value {router_003} {PKT_TRANS_READ} {54};set_instance_parameter_value {router_003} {ST_DATA_W} {94};set_instance_parameter_value {router_003} {ST_CHANNEL_W} {10};set_instance_parameter_value {router_003} {DECODER_TYPE} {0};set_instance_parameter_value {router_003} {DEFAULT_CHANNEL} {2};set_instance_parameter_value {router_003} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_DESTID} {5};set_instance_parameter_value {router_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:77) src_id(76:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_003} {MEMORY_ALIASING_DECODE} {0};add_instance {router_004} {altera_merlin_router};set_instance_parameter_value {router_004} {DESTINATION_ID} {0 1 };set_instance_parameter_value {router_004} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_004} {TYPE_OF_TRANSACTION} {both read };set_instance_parameter_value {router_004} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_004} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_004} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_004} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_004} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_004} {SPAN_OFFSET} {};set_instance_parameter_value {router_004} {PKT_ADDR_H} {50};set_instance_parameter_value {router_004} {PKT_ADDR_L} {36};set_instance_parameter_value {router_004} {PKT_PROTECTION_H} {84};set_instance_parameter_value {router_004} {PKT_PROTECTION_L} {82};set_instance_parameter_value {router_004} {PKT_DEST_ID_H} {80};set_instance_parameter_value {router_004} {PKT_DEST_ID_L} {77};set_instance_parameter_value {router_004} {PKT_TRANS_WRITE} {53};set_instance_parameter_value {router_004} {PKT_TRANS_READ} {54};set_instance_parameter_value {router_004} {ST_DATA_W} {94};set_instance_parameter_value {router_004} {ST_CHANNEL_W} {10};set_instance_parameter_value {router_004} {DECODER_TYPE} {1};set_instance_parameter_value {router_004} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_004} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_004} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_004} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:77) src_id(76:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_004} {MEMORY_ALIASING_DECODE} {0};add_instance {router_005} {altera_merlin_router};set_instance_parameter_value {router_005} {DESTINATION_ID} {0 1 };set_instance_parameter_value {router_005} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_005} {TYPE_OF_TRANSACTION} {both read };set_instance_parameter_value {router_005} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_005} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_005} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_005} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_005} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_005} {SPAN_OFFSET} {};set_instance_parameter_value {router_005} {PKT_ADDR_H} {50};set_instance_parameter_value {router_005} {PKT_ADDR_L} {36};set_instance_parameter_value {router_005} {PKT_PROTECTION_H} {84};set_instance_parameter_value {router_005} {PKT_PROTECTION_L} {82};set_instance_parameter_value {router_005} {PKT_DEST_ID_H} {80};set_instance_parameter_value {router_005} {PKT_DEST_ID_L} {77};set_instance_parameter_value {router_005} {PKT_TRANS_WRITE} {53};set_instance_parameter_value {router_005} {PKT_TRANS_READ} {54};set_instance_parameter_value {router_005} {ST_DATA_W} {94};set_instance_parameter_value {router_005} {ST_CHANNEL_W} {10};set_instance_parameter_value {router_005} {DECODER_TYPE} {1};set_instance_parameter_value {router_005} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_005} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_005} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_005} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_005} {MERLIN_PACKET_FORMAT} {ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:77) src_id(76:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_005} {MEMORY_ALIASING_DECODE} {0};add_instance {router_006} {altera_merlin_router};set_instance_parameter_value {router_006} {DESTINATION_ID} {0 1 };set_instance_parameter_value {router_006} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_006} {TYPE_OF_TRANSACTION} {both read };set_instance_parameter_value {router_006} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_006} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_006} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_006} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_006} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_006} {SPAN_OFFSET} {};set_instance_parameter_value {router_006} {PKT_ADDR_H} {50};set_instance_parameter_value {router_006} {PKT_ADDR_L} {36};set_instance_parameter_value {router_006} {PKT_PROTECTION_H} {84};set_instance_parameter_value {router_006} {PKT_PROTECTION_L} {82};set_instance_parameter_value {router_006} {PKT_DEST_ID_H} {80};set_instance_parameter_value {router_006} {PKT_DEST_ID_L} {77};set_instance_parameter_value {router_006} {PKT_TRANS_WRITE} {53};set_instance_parameter_value {router_006} {PKT_TRANS_READ} {54};set_instance_parameter_value {router_006} {ST_DATA_W} {94};set_instance_parameter_value {router_006} {ST_CHANNEL_W} {10};set_instance_parameter_value {router_006} {DECODER_TYPE} {1};set_instance_parameter_value {router_006} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_006} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_006} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_006} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_006} {MERLIN_PACKET_FORMAT} {ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:77) src_id(76:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_006} {MEMORY_ALIASING_DECODE} {0};add_instance {router_007} {altera_merlin_router};set_instance_parameter_value {router_007} {DESTINATION_ID} {0 };set_instance_parameter_value {router_007} {CHANNEL_ID} {1 };set_instance_parameter_value {router_007} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_007} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_007} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_007} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_007} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_007} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_007} {SPAN_OFFSET} {};set_instance_parameter_value {router_007} {PKT_ADDR_H} {86};set_instance_parameter_value {router_007} {PKT_ADDR_L} {72};set_instance_parameter_value {router_007} {PKT_PROTECTION_H} {120};set_instance_parameter_value {router_007} {PKT_PROTECTION_L} {118};set_instance_parameter_value {router_007} {PKT_DEST_ID_H} {116};set_instance_parameter_value {router_007} {PKT_DEST_ID_L} {113};set_instance_parameter_value {router_007} {PKT_TRANS_WRITE} {89};set_instance_parameter_value {router_007} {PKT_TRANS_READ} {90};set_instance_parameter_value {router_007} {ST_DATA_W} {130};set_instance_parameter_value {router_007} {ST_CHANNEL_W} {10};set_instance_parameter_value {router_007} {DECODER_TYPE} {1};set_instance_parameter_value {router_007} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_007} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_007} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_007} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_007} {MERLIN_PACKET_FORMAT} {ori_burst_size(129:127) response_status(126:125) cache(124:121) protection(120:118) thread_id(117) dest_id(116:113) src_id(112:109) qos(108) begin_burst(107) data_sideband(106) addr_sideband(105) burst_type(104:103) burst_size(102:100) burstwrap(99:97) byte_cnt(96:93) trans_exclusive(92) trans_lock(91) trans_read(90) trans_write(89) trans_posted(88) trans_compressed_read(87) addr(86:72) byteen(71:64) data(63:0)};set_instance_parameter_value {router_007} {MEMORY_ALIASING_DECODE} {0};add_instance {router_008} {altera_merlin_router};set_instance_parameter_value {router_008} {DESTINATION_ID} {0 2 };set_instance_parameter_value {router_008} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_008} {TYPE_OF_TRANSACTION} {both both };set_instance_parameter_value {router_008} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_008} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_008} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_008} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_008} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_008} {SPAN_OFFSET} {};set_instance_parameter_value {router_008} {PKT_ADDR_H} {50};set_instance_parameter_value {router_008} {PKT_ADDR_L} {36};set_instance_parameter_value {router_008} {PKT_PROTECTION_H} {84};set_instance_parameter_value {router_008} {PKT_PROTECTION_L} {82};set_instance_parameter_value {router_008} {PKT_DEST_ID_H} {80};set_instance_parameter_value {router_008} {PKT_DEST_ID_L} {77};set_instance_parameter_value {router_008} {PKT_TRANS_WRITE} {53};set_instance_parameter_value {router_008} {PKT_TRANS_READ} {54};set_instance_parameter_value {router_008} {ST_DATA_W} {94};set_instance_parameter_value {router_008} {ST_CHANNEL_W} {10};set_instance_parameter_value {router_008} {DECODER_TYPE} {1};set_instance_parameter_value {router_008} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_008} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_008} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_008} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_008} {MERLIN_PACKET_FORMAT} {ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:77) src_id(76:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_008} {MEMORY_ALIASING_DECODE} {0};add_instance {router_009} {altera_merlin_router};set_instance_parameter_value {router_009} {DESTINATION_ID} {2 3 };set_instance_parameter_value {router_009} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_009} {TYPE_OF_TRANSACTION} {both read };set_instance_parameter_value {router_009} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_009} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_009} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_009} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_009} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_009} {SPAN_OFFSET} {};set_instance_parameter_value {router_009} {PKT_ADDR_H} {50};set_instance_parameter_value {router_009} {PKT_ADDR_L} {36};set_instance_parameter_value {router_009} {PKT_PROTECTION_H} {84};set_instance_parameter_value {router_009} {PKT_PROTECTION_L} {82};set_instance_parameter_value {router_009} {PKT_DEST_ID_H} {80};set_instance_parameter_value {router_009} {PKT_DEST_ID_L} {77};set_instance_parameter_value {router_009} {PKT_TRANS_WRITE} {53};set_instance_parameter_value {router_009} {PKT_TRANS_READ} {54};set_instance_parameter_value {router_009} {ST_DATA_W} {94};set_instance_parameter_value {router_009} {ST_CHANNEL_W} {10};set_instance_parameter_value {router_009} {DECODER_TYPE} {1};set_instance_parameter_value {router_009} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_009} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_009} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_009} {DEFAULT_DESTID} {2};set_instance_parameter_value {router_009} {MERLIN_PACKET_FORMAT} {ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:77) src_id(76:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_009} {MEMORY_ALIASING_DECODE} {0};add_instance {router_010} {altera_merlin_router};set_instance_parameter_value {router_010} {DESTINATION_ID} {2 };set_instance_parameter_value {router_010} {CHANNEL_ID} {1 };set_instance_parameter_value {router_010} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_010} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_010} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_010} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_010} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_010} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_010} {SPAN_OFFSET} {};set_instance_parameter_value {router_010} {PKT_ADDR_H} {50};set_instance_parameter_value {router_010} {PKT_ADDR_L} {36};set_instance_parameter_value {router_010} {PKT_PROTECTION_H} {84};set_instance_parameter_value {router_010} {PKT_PROTECTION_L} {82};set_instance_parameter_value {router_010} {PKT_DEST_ID_H} {80};set_instance_parameter_value {router_010} {PKT_DEST_ID_L} {77};set_instance_parameter_value {router_010} {PKT_TRANS_WRITE} {53};set_instance_parameter_value {router_010} {PKT_TRANS_READ} {54};set_instance_parameter_value {router_010} {ST_DATA_W} {94};set_instance_parameter_value {router_010} {ST_CHANNEL_W} {10};set_instance_parameter_value {router_010} {DECODER_TYPE} {1};set_instance_parameter_value {router_010} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_010} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_010} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_010} {DEFAULT_DESTID} {2};set_instance_parameter_value {router_010} {MERLIN_PACKET_FORMAT} {ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:77) src_id(76:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_010} {MEMORY_ALIASING_DECODE} {0};add_instance {router_011} {altera_merlin_router};set_instance_parameter_value {router_011} {DESTINATION_ID} {2 3 };set_instance_parameter_value {router_011} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_011} {TYPE_OF_TRANSACTION} {both read };set_instance_parameter_value {router_011} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_011} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_011} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_011} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_011} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_011} {SPAN_OFFSET} {};set_instance_parameter_value {router_011} {PKT_ADDR_H} {50};set_instance_parameter_value {router_011} {PKT_ADDR_L} {36};set_instance_parameter_value {router_011} {PKT_PROTECTION_H} {84};set_instance_parameter_value {router_011} {PKT_PROTECTION_L} {82};set_instance_parameter_value {router_011} {PKT_DEST_ID_H} {80};set_instance_parameter_value {router_011} {PKT_DEST_ID_L} {77};set_instance_parameter_value {router_011} {PKT_TRANS_WRITE} {53};set_instance_parameter_value {router_011} {PKT_TRANS_READ} {54};set_instance_parameter_value {router_011} {ST_DATA_W} {94};set_instance_parameter_value {router_011} {ST_CHANNEL_W} {10};set_instance_parameter_value {router_011} {DECODER_TYPE} {1};set_instance_parameter_value {router_011} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_011} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_011} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_011} {DEFAULT_DESTID} {2};set_instance_parameter_value {router_011} {MERLIN_PACKET_FORMAT} {ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:77) src_id(76:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_011} {MEMORY_ALIASING_DECODE} {0};add_instance {router_012} {altera_merlin_router};set_instance_parameter_value {router_012} {DESTINATION_ID} {2 3 };set_instance_parameter_value {router_012} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_012} {TYPE_OF_TRANSACTION} {both read };set_instance_parameter_value {router_012} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_012} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_012} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_012} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_012} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_012} {SPAN_OFFSET} {};set_instance_parameter_value {router_012} {PKT_ADDR_H} {50};set_instance_parameter_value {router_012} {PKT_ADDR_L} {36};set_instance_parameter_value {router_012} {PKT_PROTECTION_H} {84};set_instance_parameter_value {router_012} {PKT_PROTECTION_L} {82};set_instance_parameter_value {router_012} {PKT_DEST_ID_H} {80};set_instance_parameter_value {router_012} {PKT_DEST_ID_L} {77};set_instance_parameter_value {router_012} {PKT_TRANS_WRITE} {53};set_instance_parameter_value {router_012} {PKT_TRANS_READ} {54};set_instance_parameter_value {router_012} {ST_DATA_W} {94};set_instance_parameter_value {router_012} {ST_CHANNEL_W} {10};set_instance_parameter_value {router_012} {DECODER_TYPE} {1};set_instance_parameter_value {router_012} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_012} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_012} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_012} {DEFAULT_DESTID} {2};set_instance_parameter_value {router_012} {MERLIN_PACKET_FORMAT} {ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:77) src_id(76:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_012} {MEMORY_ALIASING_DECODE} {0};add_instance {router_013} {altera_merlin_router};set_instance_parameter_value {router_013} {DESTINATION_ID} {2 };set_instance_parameter_value {router_013} {CHANNEL_ID} {1 };set_instance_parameter_value {router_013} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_013} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_013} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_013} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_013} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_013} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_013} {SPAN_OFFSET} {};set_instance_parameter_value {router_013} {PKT_ADDR_H} {86};set_instance_parameter_value {router_013} {PKT_ADDR_L} {72};set_instance_parameter_value {router_013} {PKT_PROTECTION_H} {120};set_instance_parameter_value {router_013} {PKT_PROTECTION_L} {118};set_instance_parameter_value {router_013} {PKT_DEST_ID_H} {116};set_instance_parameter_value {router_013} {PKT_DEST_ID_L} {113};set_instance_parameter_value {router_013} {PKT_TRANS_WRITE} {89};set_instance_parameter_value {router_013} {PKT_TRANS_READ} {90};set_instance_parameter_value {router_013} {ST_DATA_W} {130};set_instance_parameter_value {router_013} {ST_CHANNEL_W} {10};set_instance_parameter_value {router_013} {DECODER_TYPE} {1};set_instance_parameter_value {router_013} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_013} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_013} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_013} {DEFAULT_DESTID} {2};set_instance_parameter_value {router_013} {MERLIN_PACKET_FORMAT} {ori_burst_size(129:127) response_status(126:125) cache(124:121) protection(120:118) thread_id(117) dest_id(116:113) src_id(112:109) qos(108) begin_burst(107) data_sideband(106) addr_sideband(105) burst_type(104:103) burst_size(102:100) burstwrap(99:97) byte_cnt(96:93) trans_exclusive(92) trans_lock(91) trans_read(90) trans_write(89) trans_posted(88) trans_compressed_read(87) addr(86:72) byteen(71:64) data(63:0)};set_instance_parameter_value {router_013} {MEMORY_ALIASING_DECODE} {0};add_instance {cpu0_data_master_limiter} {altera_merlin_traffic_limiter};set_instance_parameter_value {cpu0_data_master_limiter} {PKT_DEST_ID_H} {80};set_instance_parameter_value {cpu0_data_master_limiter} {PKT_DEST_ID_L} {77};set_instance_parameter_value {cpu0_data_master_limiter} {PKT_SRC_ID_H} {76};set_instance_parameter_value {cpu0_data_master_limiter} {PKT_SRC_ID_L} {73};set_instance_parameter_value {cpu0_data_master_limiter} {PKT_BYTE_CNT_H} {60};set_instance_parameter_value {cpu0_data_master_limiter} {PKT_BYTE_CNT_L} {57};set_instance_parameter_value {cpu0_data_master_limiter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {cpu0_data_master_limiter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {cpu0_data_master_limiter} {PKT_TRANS_POSTED} {52};set_instance_parameter_value {cpu0_data_master_limiter} {PKT_TRANS_WRITE} {53};set_instance_parameter_value {cpu0_data_master_limiter} {PKT_THREAD_ID_H} {81};set_instance_parameter_value {cpu0_data_master_limiter} {PKT_THREAD_ID_L} {81};set_instance_parameter_value {cpu0_data_master_limiter} {MAX_BURST_LENGTH} {1};set_instance_parameter_value {cpu0_data_master_limiter} {MAX_OUTSTANDING_RESPONSES} {1};set_instance_parameter_value {cpu0_data_master_limiter} {PIPELINED} {0};set_instance_parameter_value {cpu0_data_master_limiter} {ST_DATA_W} {94};set_instance_parameter_value {cpu0_data_master_limiter} {ST_CHANNEL_W} {10};set_instance_parameter_value {cpu0_data_master_limiter} {VALID_WIDTH} {10};set_instance_parameter_value {cpu0_data_master_limiter} {ENFORCE_ORDER} {1};set_instance_parameter_value {cpu0_data_master_limiter} {PREVENT_HAZARDS} {0};set_instance_parameter_value {cpu0_data_master_limiter} {SUPPORTS_POSTED_WRITES} {1};set_instance_parameter_value {cpu0_data_master_limiter} {SUPPORTS_NONPOSTED_WRITES} {0};set_instance_parameter_value {cpu0_data_master_limiter} {MERLIN_PACKET_FORMAT} {ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:77) src_id(76:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};set_instance_parameter_value {cpu0_data_master_limiter} {REORDER} {0};add_instance {cpu0_instruction_master_limiter} {altera_merlin_traffic_limiter};set_instance_parameter_value {cpu0_instruction_master_limiter} {PKT_DEST_ID_H} {80};set_instance_parameter_value {cpu0_instruction_master_limiter} {PKT_DEST_ID_L} {77};set_instance_parameter_value {cpu0_instruction_master_limiter} {PKT_SRC_ID_H} {76};set_instance_parameter_value {cpu0_instruction_master_limiter} {PKT_SRC_ID_L} {73};set_instance_parameter_value {cpu0_instruction_master_limiter} {PKT_BYTE_CNT_H} {60};set_instance_parameter_value {cpu0_instruction_master_limiter} {PKT_BYTE_CNT_L} {57};set_instance_parameter_value {cpu0_instruction_master_limiter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {cpu0_instruction_master_limiter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {cpu0_instruction_master_limiter} {PKT_TRANS_POSTED} {52};set_instance_parameter_value {cpu0_instruction_master_limiter} {PKT_TRANS_WRITE} {53};set_instance_parameter_value {cpu0_instruction_master_limiter} {PKT_THREAD_ID_H} {81};set_instance_parameter_value {cpu0_instruction_master_limiter} {PKT_THREAD_ID_L} {81};set_instance_parameter_value {cpu0_instruction_master_limiter} {MAX_BURST_LENGTH} {1};set_instance_parameter_value {cpu0_instruction_master_limiter} {MAX_OUTSTANDING_RESPONSES} {1};set_instance_parameter_value {cpu0_instruction_master_limiter} {PIPELINED} {0};set_instance_parameter_value {cpu0_instruction_master_limiter} {ST_DATA_W} {94};set_instance_parameter_value {cpu0_instruction_master_limiter} {ST_CHANNEL_W} {10};set_instance_parameter_value {cpu0_instruction_master_limiter} {VALID_WIDTH} {10};set_instance_parameter_value {cpu0_instruction_master_limiter} {ENFORCE_ORDER} {1};set_instance_parameter_value {cpu0_instruction_master_limiter} {PREVENT_HAZARDS} {0};set_instance_parameter_value {cpu0_instruction_master_limiter} {SUPPORTS_POSTED_WRITES} {1};set_instance_parameter_value {cpu0_instruction_master_limiter} {SUPPORTS_NONPOSTED_WRITES} {0};set_instance_parameter_value {cpu0_instruction_master_limiter} {MERLIN_PACKET_FORMAT} {ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:77) src_id(76:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};set_instance_parameter_value {cpu0_instruction_master_limiter} {REORDER} {0};add_instance {cpu1_data_master_limiter} {altera_merlin_traffic_limiter};set_instance_parameter_value {cpu1_data_master_limiter} {PKT_DEST_ID_H} {80};set_instance_parameter_value {cpu1_data_master_limiter} {PKT_DEST_ID_L} {77};set_instance_parameter_value {cpu1_data_master_limiter} {PKT_SRC_ID_H} {76};set_instance_parameter_value {cpu1_data_master_limiter} {PKT_SRC_ID_L} {73};set_instance_parameter_value {cpu1_data_master_limiter} {PKT_BYTE_CNT_H} {60};set_instance_parameter_value {cpu1_data_master_limiter} {PKT_BYTE_CNT_L} {57};set_instance_parameter_value {cpu1_data_master_limiter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {cpu1_data_master_limiter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {cpu1_data_master_limiter} {PKT_TRANS_POSTED} {52};set_instance_parameter_value {cpu1_data_master_limiter} {PKT_TRANS_WRITE} {53};set_instance_parameter_value {cpu1_data_master_limiter} {PKT_THREAD_ID_H} {81};set_instance_parameter_value {cpu1_data_master_limiter} {PKT_THREAD_ID_L} {81};set_instance_parameter_value {cpu1_data_master_limiter} {MAX_BURST_LENGTH} {1};set_instance_parameter_value {cpu1_data_master_limiter} {MAX_OUTSTANDING_RESPONSES} {1};set_instance_parameter_value {cpu1_data_master_limiter} {PIPELINED} {0};set_instance_parameter_value {cpu1_data_master_limiter} {ST_DATA_W} {94};set_instance_parameter_value {cpu1_data_master_limiter} {ST_CHANNEL_W} {10};set_instance_parameter_value {cpu1_data_master_limiter} {VALID_WIDTH} {10};set_instance_parameter_value {cpu1_data_master_limiter} {ENFORCE_ORDER} {1};set_instance_parameter_value {cpu1_data_master_limiter} {PREVENT_HAZARDS} {0};set_instance_parameter_value {cpu1_data_master_limiter} {SUPPORTS_POSTED_WRITES} {1};set_instance_parameter_value {cpu1_data_master_limiter} {SUPPORTS_NONPOSTED_WRITES} {0};set_instance_parameter_value {cpu1_data_master_limiter} {MERLIN_PACKET_FORMAT} {ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:77) src_id(76:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};set_instance_parameter_value {cpu1_data_master_limiter} {REORDER} {0};add_instance {cpu1_instruction_master_limiter} {altera_merlin_traffic_limiter};set_instance_parameter_value {cpu1_instruction_master_limiter} {PKT_DEST_ID_H} {80};set_instance_parameter_value {cpu1_instruction_master_limiter} {PKT_DEST_ID_L} {77};set_instance_parameter_value {cpu1_instruction_master_limiter} {PKT_SRC_ID_H} {76};set_instance_parameter_value {cpu1_instruction_master_limiter} {PKT_SRC_ID_L} {73};set_instance_parameter_value {cpu1_instruction_master_limiter} {PKT_BYTE_CNT_H} {60};set_instance_parameter_value {cpu1_instruction_master_limiter} {PKT_BYTE_CNT_L} {57};set_instance_parameter_value {cpu1_instruction_master_limiter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {cpu1_instruction_master_limiter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {cpu1_instruction_master_limiter} {PKT_TRANS_POSTED} {52};set_instance_parameter_value {cpu1_instruction_master_limiter} {PKT_TRANS_WRITE} {53};set_instance_parameter_value {cpu1_instruction_master_limiter} {PKT_THREAD_ID_H} {81};set_instance_parameter_value {cpu1_instruction_master_limiter} {PKT_THREAD_ID_L} {81};set_instance_parameter_value {cpu1_instruction_master_limiter} {MAX_BURST_LENGTH} {1};set_instance_parameter_value {cpu1_instruction_master_limiter} {MAX_OUTSTANDING_RESPONSES} {1};set_instance_parameter_value {cpu1_instruction_master_limiter} {PIPELINED} {0};set_instance_parameter_value {cpu1_instruction_master_limiter} {ST_DATA_W} {94};set_instance_parameter_value {cpu1_instruction_master_limiter} {ST_CHANNEL_W} {10};set_instance_parameter_value {cpu1_instruction_master_limiter} {VALID_WIDTH} {10};set_instance_parameter_value {cpu1_instruction_master_limiter} {ENFORCE_ORDER} {1};set_instance_parameter_value {cpu1_instruction_master_limiter} {PREVENT_HAZARDS} {0};set_instance_parameter_value {cpu1_instruction_master_limiter} {SUPPORTS_POSTED_WRITES} {1};set_instance_parameter_value {cpu1_instruction_master_limiter} {SUPPORTS_NONPOSTED_WRITES} {0};set_instance_parameter_value {cpu1_instruction_master_limiter} {MERLIN_PACKET_FORMAT} {ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:77) src_id(76:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};set_instance_parameter_value {cpu1_instruction_master_limiter} {REORDER} {0};add_instance {cmd_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux} {ST_DATA_W} {94};set_instance_parameter_value {cmd_demux} {ST_CHANNEL_W} {10};set_instance_parameter_value {cmd_demux} {NUM_OUTPUTS} {5};set_instance_parameter_value {cmd_demux} {VALID_WIDTH} {10};set_instance_parameter_value {cmd_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:77) src_id(76:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};add_instance {cmd_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_001} {ST_DATA_W} {94};set_instance_parameter_value {cmd_demux_001} {ST_CHANNEL_W} {10};set_instance_parameter_value {cmd_demux_001} {NUM_OUTPUTS} {3};set_instance_parameter_value {cmd_demux_001} {VALID_WIDTH} {10};set_instance_parameter_value {cmd_demux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:77) src_id(76:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};add_instance {cmd_demux_002} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_002} {ST_DATA_W} {94};set_instance_parameter_value {cmd_demux_002} {ST_CHANNEL_W} {10};set_instance_parameter_value {cmd_demux_002} {NUM_OUTPUTS} {6};set_instance_parameter_value {cmd_demux_002} {VALID_WIDTH} {10};set_instance_parameter_value {cmd_demux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:77) src_id(76:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};add_instance {cmd_demux_003} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_003} {ST_DATA_W} {94};set_instance_parameter_value {cmd_demux_003} {ST_CHANNEL_W} {10};set_instance_parameter_value {cmd_demux_003} {NUM_OUTPUTS} {3};set_instance_parameter_value {cmd_demux_003} {VALID_WIDTH} {10};set_instance_parameter_value {cmd_demux_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:77) src_id(76:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};add_instance {cmd_mux} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux} {ST_DATA_W} {94};set_instance_parameter_value {cmd_mux} {ST_CHANNEL_W} {10};set_instance_parameter_value {cmd_mux} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux} {PKT_TRANS_LOCK} {55};set_instance_parameter_value {cmd_mux} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:77) src_id(76:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_001} {ST_DATA_W} {94};set_instance_parameter_value {cmd_mux_001} {ST_CHANNEL_W} {10};set_instance_parameter_value {cmd_mux_001} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux_001} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_001} {PKT_TRANS_LOCK} {55};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:77) src_id(76:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_002} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_002} {ST_DATA_W} {94};set_instance_parameter_value {cmd_mux_002} {ST_CHANNEL_W} {10};set_instance_parameter_value {cmd_mux_002} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux_002} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_002} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_002} {PKT_TRANS_LOCK} {55};set_instance_parameter_value {cmd_mux_002} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_002} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:77) src_id(76:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_003} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_003} {ST_DATA_W} {94};set_instance_parameter_value {cmd_mux_003} {ST_CHANNEL_W} {10};set_instance_parameter_value {cmd_mux_003} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_003} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_003} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_003} {PKT_TRANS_LOCK} {55};set_instance_parameter_value {cmd_mux_003} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_003} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:77) src_id(76:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_004} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_004} {ST_DATA_W} {94};set_instance_parameter_value {cmd_mux_004} {ST_CHANNEL_W} {10};set_instance_parameter_value {cmd_mux_004} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux_004} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_004} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_004} {PKT_TRANS_LOCK} {55};set_instance_parameter_value {cmd_mux_004} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_004} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:77) src_id(76:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_005} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_005} {ST_DATA_W} {94};set_instance_parameter_value {cmd_mux_005} {ST_CHANNEL_W} {10};set_instance_parameter_value {cmd_mux_005} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux_005} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_005} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_005} {PKT_TRANS_LOCK} {55};set_instance_parameter_value {cmd_mux_005} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_005} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux_005} {MERLIN_PACKET_FORMAT} {ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:77) src_id(76:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_006} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_006} {ST_DATA_W} {94};set_instance_parameter_value {cmd_mux_006} {ST_CHANNEL_W} {10};set_instance_parameter_value {cmd_mux_006} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_006} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_006} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_006} {PKT_TRANS_LOCK} {55};set_instance_parameter_value {cmd_mux_006} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_006} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_006} {MERLIN_PACKET_FORMAT} {ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:77) src_id(76:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_007} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_007} {ST_DATA_W} {94};set_instance_parameter_value {cmd_mux_007} {ST_CHANNEL_W} {10};set_instance_parameter_value {cmd_mux_007} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux_007} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_007} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_007} {PKT_TRANS_LOCK} {55};set_instance_parameter_value {cmd_mux_007} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_007} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux_007} {MERLIN_PACKET_FORMAT} {ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:77) src_id(76:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_008} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_008} {ST_DATA_W} {94};set_instance_parameter_value {cmd_mux_008} {ST_CHANNEL_W} {10};set_instance_parameter_value {cmd_mux_008} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux_008} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_008} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_008} {PKT_TRANS_LOCK} {55};set_instance_parameter_value {cmd_mux_008} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_008} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux_008} {MERLIN_PACKET_FORMAT} {ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:77) src_id(76:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_009} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_009} {ST_DATA_W} {94};set_instance_parameter_value {cmd_mux_009} {ST_CHANNEL_W} {10};set_instance_parameter_value {cmd_mux_009} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_009} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_009} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_009} {PKT_TRANS_LOCK} {55};set_instance_parameter_value {cmd_mux_009} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_009} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_009} {MERLIN_PACKET_FORMAT} {ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:77) src_id(76:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};add_instance {rsp_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux} {ST_DATA_W} {94};set_instance_parameter_value {rsp_demux} {ST_CHANNEL_W} {10};set_instance_parameter_value {rsp_demux} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:77) src_id(76:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_001} {ST_DATA_W} {94};set_instance_parameter_value {rsp_demux_001} {ST_CHANNEL_W} {10};set_instance_parameter_value {rsp_demux_001} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux_001} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:77) src_id(76:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_002} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_002} {ST_DATA_W} {94};set_instance_parameter_value {rsp_demux_002} {ST_CHANNEL_W} {10};set_instance_parameter_value {rsp_demux_002} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux_002} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:77) src_id(76:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_003} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_003} {ST_DATA_W} {94};set_instance_parameter_value {rsp_demux_003} {ST_CHANNEL_W} {10};set_instance_parameter_value {rsp_demux_003} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_003} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:77) src_id(76:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_004} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_004} {ST_DATA_W} {94};set_instance_parameter_value {rsp_demux_004} {ST_CHANNEL_W} {10};set_instance_parameter_value {rsp_demux_004} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux_004} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:77) src_id(76:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_005} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_005} {ST_DATA_W} {94};set_instance_parameter_value {rsp_demux_005} {ST_CHANNEL_W} {10};set_instance_parameter_value {rsp_demux_005} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux_005} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_005} {MERLIN_PACKET_FORMAT} {ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:77) src_id(76:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_006} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_006} {ST_DATA_W} {94};set_instance_parameter_value {rsp_demux_006} {ST_CHANNEL_W} {10};set_instance_parameter_value {rsp_demux_006} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_006} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_006} {MERLIN_PACKET_FORMAT} {ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:77) src_id(76:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_007} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_007} {ST_DATA_W} {94};set_instance_parameter_value {rsp_demux_007} {ST_CHANNEL_W} {10};set_instance_parameter_value {rsp_demux_007} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux_007} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_007} {MERLIN_PACKET_FORMAT} {ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:77) src_id(76:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_008} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_008} {ST_DATA_W} {94};set_instance_parameter_value {rsp_demux_008} {ST_CHANNEL_W} {10};set_instance_parameter_value {rsp_demux_008} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux_008} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_008} {MERLIN_PACKET_FORMAT} {ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:77) src_id(76:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_009} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_009} {ST_DATA_W} {94};set_instance_parameter_value {rsp_demux_009} {ST_CHANNEL_W} {10};set_instance_parameter_value {rsp_demux_009} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_009} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_009} {MERLIN_PACKET_FORMAT} {ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:77) src_id(76:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};add_instance {rsp_mux} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux} {ST_DATA_W} {94};set_instance_parameter_value {rsp_mux} {ST_CHANNEL_W} {10};set_instance_parameter_value {rsp_mux} {NUM_INPUTS} {5};set_instance_parameter_value {rsp_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux} {PKT_TRANS_LOCK} {55};set_instance_parameter_value {rsp_mux} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux} {ARBITRATION_SHARES} {1 1 1 1 1 };set_instance_parameter_value {rsp_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:77) src_id(76:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};add_instance {rsp_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_001} {ST_DATA_W} {94};set_instance_parameter_value {rsp_mux_001} {ST_CHANNEL_W} {10};set_instance_parameter_value {rsp_mux_001} {NUM_INPUTS} {3};set_instance_parameter_value {rsp_mux_001} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_001} {PKT_TRANS_LOCK} {55};set_instance_parameter_value {rsp_mux_001} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_001} {ARBITRATION_SHARES} {1 1 1 };set_instance_parameter_value {rsp_mux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:77) src_id(76:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};add_instance {rsp_mux_002} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_002} {ST_DATA_W} {94};set_instance_parameter_value {rsp_mux_002} {ST_CHANNEL_W} {10};set_instance_parameter_value {rsp_mux_002} {NUM_INPUTS} {6};set_instance_parameter_value {rsp_mux_002} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_002} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_002} {PKT_TRANS_LOCK} {55};set_instance_parameter_value {rsp_mux_002} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_002} {ARBITRATION_SHARES} {1 1 1 1 1 1 };set_instance_parameter_value {rsp_mux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:77) src_id(76:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};add_instance {rsp_mux_003} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_003} {ST_DATA_W} {94};set_instance_parameter_value {rsp_mux_003} {ST_CHANNEL_W} {10};set_instance_parameter_value {rsp_mux_003} {NUM_INPUTS} {3};set_instance_parameter_value {rsp_mux_003} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_003} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_003} {PKT_TRANS_LOCK} {55};set_instance_parameter_value {rsp_mux_003} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_003} {ARBITRATION_SHARES} {1 1 1 };set_instance_parameter_value {rsp_mux_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:77) src_id(76:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};add_instance {shared_mem_s1_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {shared_mem_s1_cmd_width_adapter} {IN_PKT_ADDR_H} {50};set_instance_parameter_value {shared_mem_s1_cmd_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {shared_mem_s1_cmd_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {shared_mem_s1_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {shared_mem_s1_cmd_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {shared_mem_s1_cmd_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {shared_mem_s1_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {60};set_instance_parameter_value {shared_mem_s1_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {57};set_instance_parameter_value {shared_mem_s1_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {51};set_instance_parameter_value {shared_mem_s1_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {53};set_instance_parameter_value {shared_mem_s1_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {63};set_instance_parameter_value {shared_mem_s1_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {61};set_instance_parameter_value {shared_mem_s1_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {66};set_instance_parameter_value {shared_mem_s1_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {64};set_instance_parameter_value {shared_mem_s1_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {90};set_instance_parameter_value {shared_mem_s1_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {89};set_instance_parameter_value {shared_mem_s1_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {56};set_instance_parameter_value {shared_mem_s1_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {68};set_instance_parameter_value {shared_mem_s1_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {67};set_instance_parameter_value {shared_mem_s1_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {91};set_instance_parameter_value {shared_mem_s1_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {93};set_instance_parameter_value {shared_mem_s1_cmd_width_adapter} {IN_ST_DATA_W} {94};set_instance_parameter_value {shared_mem_s1_cmd_width_adapter} {OUT_PKT_ADDR_H} {86};set_instance_parameter_value {shared_mem_s1_cmd_width_adapter} {OUT_PKT_ADDR_L} {72};set_instance_parameter_value {shared_mem_s1_cmd_width_adapter} {OUT_PKT_DATA_H} {63};set_instance_parameter_value {shared_mem_s1_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {shared_mem_s1_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {71};set_instance_parameter_value {shared_mem_s1_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {64};set_instance_parameter_value {shared_mem_s1_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {96};set_instance_parameter_value {shared_mem_s1_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {93};set_instance_parameter_value {shared_mem_s1_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {87};set_instance_parameter_value {shared_mem_s1_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {102};set_instance_parameter_value {shared_mem_s1_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {100};set_instance_parameter_value {shared_mem_s1_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {126};set_instance_parameter_value {shared_mem_s1_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {125};set_instance_parameter_value {shared_mem_s1_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {92};set_instance_parameter_value {shared_mem_s1_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {104};set_instance_parameter_value {shared_mem_s1_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {103};set_instance_parameter_value {shared_mem_s1_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {127};set_instance_parameter_value {shared_mem_s1_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {129};set_instance_parameter_value {shared_mem_s1_cmd_width_adapter} {OUT_ST_DATA_W} {130};set_instance_parameter_value {shared_mem_s1_cmd_width_adapter} {ST_CHANNEL_W} {10};set_instance_parameter_value {shared_mem_s1_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {shared_mem_s1_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {shared_mem_s1_cmd_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {shared_mem_s1_cmd_width_adapter} {PACKING} {1};set_instance_parameter_value {shared_mem_s1_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:77) src_id(76:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};set_instance_parameter_value {shared_mem_s1_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(129:127) response_status(126:125) cache(124:121) protection(120:118) thread_id(117) dest_id(116:113) src_id(112:109) qos(108) begin_burst(107) data_sideband(106) addr_sideband(105) burst_type(104:103) burst_size(102:100) burstwrap(99:97) byte_cnt(96:93) trans_exclusive(92) trans_lock(91) trans_read(90) trans_write(89) trans_posted(88) trans_compressed_read(87) addr(86:72) byteen(71:64) data(63:0)};set_instance_parameter_value {shared_mem_s1_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {shared_mem_s1_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {shared_mem_s2_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {shared_mem_s2_cmd_width_adapter} {IN_PKT_ADDR_H} {50};set_instance_parameter_value {shared_mem_s2_cmd_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {shared_mem_s2_cmd_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {shared_mem_s2_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {shared_mem_s2_cmd_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {shared_mem_s2_cmd_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {shared_mem_s2_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {60};set_instance_parameter_value {shared_mem_s2_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {57};set_instance_parameter_value {shared_mem_s2_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {51};set_instance_parameter_value {shared_mem_s2_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {53};set_instance_parameter_value {shared_mem_s2_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {63};set_instance_parameter_value {shared_mem_s2_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {61};set_instance_parameter_value {shared_mem_s2_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {66};set_instance_parameter_value {shared_mem_s2_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {64};set_instance_parameter_value {shared_mem_s2_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {90};set_instance_parameter_value {shared_mem_s2_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {89};set_instance_parameter_value {shared_mem_s2_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {56};set_instance_parameter_value {shared_mem_s2_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {68};set_instance_parameter_value {shared_mem_s2_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {67};set_instance_parameter_value {shared_mem_s2_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {91};set_instance_parameter_value {shared_mem_s2_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {93};set_instance_parameter_value {shared_mem_s2_cmd_width_adapter} {IN_ST_DATA_W} {94};set_instance_parameter_value {shared_mem_s2_cmd_width_adapter} {OUT_PKT_ADDR_H} {86};set_instance_parameter_value {shared_mem_s2_cmd_width_adapter} {OUT_PKT_ADDR_L} {72};set_instance_parameter_value {shared_mem_s2_cmd_width_adapter} {OUT_PKT_DATA_H} {63};set_instance_parameter_value {shared_mem_s2_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {shared_mem_s2_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {71};set_instance_parameter_value {shared_mem_s2_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {64};set_instance_parameter_value {shared_mem_s2_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {96};set_instance_parameter_value {shared_mem_s2_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {93};set_instance_parameter_value {shared_mem_s2_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {87};set_instance_parameter_value {shared_mem_s2_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {102};set_instance_parameter_value {shared_mem_s2_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {100};set_instance_parameter_value {shared_mem_s2_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {126};set_instance_parameter_value {shared_mem_s2_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {125};set_instance_parameter_value {shared_mem_s2_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {92};set_instance_parameter_value {shared_mem_s2_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {104};set_instance_parameter_value {shared_mem_s2_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {103};set_instance_parameter_value {shared_mem_s2_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {127};set_instance_parameter_value {shared_mem_s2_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {129};set_instance_parameter_value {shared_mem_s2_cmd_width_adapter} {OUT_ST_DATA_W} {130};set_instance_parameter_value {shared_mem_s2_cmd_width_adapter} {ST_CHANNEL_W} {10};set_instance_parameter_value {shared_mem_s2_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {shared_mem_s2_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {shared_mem_s2_cmd_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {shared_mem_s2_cmd_width_adapter} {PACKING} {1};set_instance_parameter_value {shared_mem_s2_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:77) src_id(76:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};set_instance_parameter_value {shared_mem_s2_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(129:127) response_status(126:125) cache(124:121) protection(120:118) thread_id(117) dest_id(116:113) src_id(112:109) qos(108) begin_burst(107) data_sideband(106) addr_sideband(105) burst_type(104:103) burst_size(102:100) burstwrap(99:97) byte_cnt(96:93) trans_exclusive(92) trans_lock(91) trans_read(90) trans_write(89) trans_posted(88) trans_compressed_read(87) addr(86:72) byteen(71:64) data(63:0)};set_instance_parameter_value {shared_mem_s2_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {shared_mem_s2_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {shared_mem_s1_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {shared_mem_s1_rsp_width_adapter} {IN_PKT_ADDR_H} {86};set_instance_parameter_value {shared_mem_s1_rsp_width_adapter} {IN_PKT_ADDR_L} {72};set_instance_parameter_value {shared_mem_s1_rsp_width_adapter} {IN_PKT_DATA_H} {63};set_instance_parameter_value {shared_mem_s1_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {shared_mem_s1_rsp_width_adapter} {IN_PKT_BYTEEN_H} {71};set_instance_parameter_value {shared_mem_s1_rsp_width_adapter} {IN_PKT_BYTEEN_L} {64};set_instance_parameter_value {shared_mem_s1_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {96};set_instance_parameter_value {shared_mem_s1_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {93};set_instance_parameter_value {shared_mem_s1_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {87};set_instance_parameter_value {shared_mem_s1_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {89};set_instance_parameter_value {shared_mem_s1_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {99};set_instance_parameter_value {shared_mem_s1_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {97};set_instance_parameter_value {shared_mem_s1_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {102};set_instance_parameter_value {shared_mem_s1_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {100};set_instance_parameter_value {shared_mem_s1_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {126};set_instance_parameter_value {shared_mem_s1_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {125};set_instance_parameter_value {shared_mem_s1_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {92};set_instance_parameter_value {shared_mem_s1_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {104};set_instance_parameter_value {shared_mem_s1_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {103};set_instance_parameter_value {shared_mem_s1_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {127};set_instance_parameter_value {shared_mem_s1_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {129};set_instance_parameter_value {shared_mem_s1_rsp_width_adapter} {IN_ST_DATA_W} {130};set_instance_parameter_value {shared_mem_s1_rsp_width_adapter} {OUT_PKT_ADDR_H} {50};set_instance_parameter_value {shared_mem_s1_rsp_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {shared_mem_s1_rsp_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {shared_mem_s1_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {shared_mem_s1_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {shared_mem_s1_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {shared_mem_s1_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {60};set_instance_parameter_value {shared_mem_s1_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {57};set_instance_parameter_value {shared_mem_s1_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {51};set_instance_parameter_value {shared_mem_s1_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {66};set_instance_parameter_value {shared_mem_s1_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {64};set_instance_parameter_value {shared_mem_s1_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {90};set_instance_parameter_value {shared_mem_s1_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {89};set_instance_parameter_value {shared_mem_s1_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {56};set_instance_parameter_value {shared_mem_s1_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {68};set_instance_parameter_value {shared_mem_s1_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {67};set_instance_parameter_value {shared_mem_s1_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {91};set_instance_parameter_value {shared_mem_s1_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {93};set_instance_parameter_value {shared_mem_s1_rsp_width_adapter} {OUT_ST_DATA_W} {94};set_instance_parameter_value {shared_mem_s1_rsp_width_adapter} {ST_CHANNEL_W} {10};set_instance_parameter_value {shared_mem_s1_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {1};set_instance_parameter_value {shared_mem_s1_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {shared_mem_s1_rsp_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {shared_mem_s1_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {shared_mem_s1_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(129:127) response_status(126:125) cache(124:121) protection(120:118) thread_id(117) dest_id(116:113) src_id(112:109) qos(108) begin_burst(107) data_sideband(106) addr_sideband(105) burst_type(104:103) burst_size(102:100) burstwrap(99:97) byte_cnt(96:93) trans_exclusive(92) trans_lock(91) trans_read(90) trans_write(89) trans_posted(88) trans_compressed_read(87) addr(86:72) byteen(71:64) data(63:0)};set_instance_parameter_value {shared_mem_s1_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:77) src_id(76:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};set_instance_parameter_value {shared_mem_s1_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {shared_mem_s1_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {shared_mem_s2_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {shared_mem_s2_rsp_width_adapter} {IN_PKT_ADDR_H} {86};set_instance_parameter_value {shared_mem_s2_rsp_width_adapter} {IN_PKT_ADDR_L} {72};set_instance_parameter_value {shared_mem_s2_rsp_width_adapter} {IN_PKT_DATA_H} {63};set_instance_parameter_value {shared_mem_s2_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {shared_mem_s2_rsp_width_adapter} {IN_PKT_BYTEEN_H} {71};set_instance_parameter_value {shared_mem_s2_rsp_width_adapter} {IN_PKT_BYTEEN_L} {64};set_instance_parameter_value {shared_mem_s2_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {96};set_instance_parameter_value {shared_mem_s2_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {93};set_instance_parameter_value {shared_mem_s2_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {87};set_instance_parameter_value {shared_mem_s2_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {89};set_instance_parameter_value {shared_mem_s2_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {99};set_instance_parameter_value {shared_mem_s2_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {97};set_instance_parameter_value {shared_mem_s2_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {102};set_instance_parameter_value {shared_mem_s2_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {100};set_instance_parameter_value {shared_mem_s2_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {126};set_instance_parameter_value {shared_mem_s2_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {125};set_instance_parameter_value {shared_mem_s2_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {92};set_instance_parameter_value {shared_mem_s2_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {104};set_instance_parameter_value {shared_mem_s2_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {103};set_instance_parameter_value {shared_mem_s2_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {127};set_instance_parameter_value {shared_mem_s2_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {129};set_instance_parameter_value {shared_mem_s2_rsp_width_adapter} {IN_ST_DATA_W} {130};set_instance_parameter_value {shared_mem_s2_rsp_width_adapter} {OUT_PKT_ADDR_H} {50};set_instance_parameter_value {shared_mem_s2_rsp_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {shared_mem_s2_rsp_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {shared_mem_s2_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {shared_mem_s2_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {shared_mem_s2_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {shared_mem_s2_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {60};set_instance_parameter_value {shared_mem_s2_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {57};set_instance_parameter_value {shared_mem_s2_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {51};set_instance_parameter_value {shared_mem_s2_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {66};set_instance_parameter_value {shared_mem_s2_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {64};set_instance_parameter_value {shared_mem_s2_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {90};set_instance_parameter_value {shared_mem_s2_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {89};set_instance_parameter_value {shared_mem_s2_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {56};set_instance_parameter_value {shared_mem_s2_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {68};set_instance_parameter_value {shared_mem_s2_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {67};set_instance_parameter_value {shared_mem_s2_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {91};set_instance_parameter_value {shared_mem_s2_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {93};set_instance_parameter_value {shared_mem_s2_rsp_width_adapter} {OUT_ST_DATA_W} {94};set_instance_parameter_value {shared_mem_s2_rsp_width_adapter} {ST_CHANNEL_W} {10};set_instance_parameter_value {shared_mem_s2_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {1};set_instance_parameter_value {shared_mem_s2_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {shared_mem_s2_rsp_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {shared_mem_s2_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {shared_mem_s2_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(129:127) response_status(126:125) cache(124:121) protection(120:118) thread_id(117) dest_id(116:113) src_id(112:109) qos(108) begin_burst(107) data_sideband(106) addr_sideband(105) burst_type(104:103) burst_size(102:100) burstwrap(99:97) byte_cnt(96:93) trans_exclusive(92) trans_lock(91) trans_read(90) trans_write(89) trans_posted(88) trans_compressed_read(87) addr(86:72) byteen(71:64) data(63:0)};set_instance_parameter_value {shared_mem_s2_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:77) src_id(76:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};set_instance_parameter_value {shared_mem_s2_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {shared_mem_s2_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {cpu0_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {cpu0_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {cpu0_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {cpu0_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {cpu0_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {cpu1_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {cpu1_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {cpu1_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {cpu1_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {cpu1_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {shared_mem_reset1_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {shared_mem_reset1_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {shared_mem_reset1_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {shared_mem_reset1_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {shared_mem_reset1_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {pll_0_outclk0_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {pll_0_outclk0_clock_bridge} {EXPLICIT_CLOCK_RATE} {100000000};set_instance_parameter_value {pll_0_outclk0_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {cpu0_data_master_translator.avalon_universal_master_0} {cpu0_data_master_agent.av} {avalon};set_connection_parameter_value {cpu0_data_master_translator.avalon_universal_master_0/cpu0_data_master_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {cpu0_data_master_translator.avalon_universal_master_0/cpu0_data_master_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {cpu0_data_master_translator.avalon_universal_master_0/cpu0_data_master_agent.av} {defaultConnection} {false};add_connection {cpu0_instruction_master_translator.avalon_universal_master_0} {cpu0_instruction_master_agent.av} {avalon};set_connection_parameter_value {cpu0_instruction_master_translator.avalon_universal_master_0/cpu0_instruction_master_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {cpu0_instruction_master_translator.avalon_universal_master_0/cpu0_instruction_master_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {cpu0_instruction_master_translator.avalon_universal_master_0/cpu0_instruction_master_agent.av} {defaultConnection} {false};add_connection {cpu1_data_master_translator.avalon_universal_master_0} {cpu1_data_master_agent.av} {avalon};set_connection_parameter_value {cpu1_data_master_translator.avalon_universal_master_0/cpu1_data_master_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {cpu1_data_master_translator.avalon_universal_master_0/cpu1_data_master_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {cpu1_data_master_translator.avalon_universal_master_0/cpu1_data_master_agent.av} {defaultConnection} {false};add_connection {cpu1_instruction_master_translator.avalon_universal_master_0} {cpu1_instruction_master_agent.av} {avalon};set_connection_parameter_value {cpu1_instruction_master_translator.avalon_universal_master_0/cpu1_instruction_master_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {cpu1_instruction_master_translator.avalon_universal_master_0/cpu1_instruction_master_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {cpu1_instruction_master_translator.avalon_universal_master_0/cpu1_instruction_master_agent.av} {defaultConnection} {false};add_connection {cpu0_jtag_uart_avalon_jtag_slave_agent.m0} {cpu0_jtag_uart_avalon_jtag_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {cpu0_jtag_uart_avalon_jtag_slave_agent.m0/cpu0_jtag_uart_avalon_jtag_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {cpu0_jtag_uart_avalon_jtag_slave_agent.m0/cpu0_jtag_uart_avalon_jtag_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {cpu0_jtag_uart_avalon_jtag_slave_agent.m0/cpu0_jtag_uart_avalon_jtag_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {cpu0_jtag_uart_avalon_jtag_slave_agent.rf_source} {cpu0_jtag_uart_avalon_jtag_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {cpu0_jtag_uart_avalon_jtag_slave_agent_rsp_fifo.out} {cpu0_jtag_uart_avalon_jtag_slave_agent.rf_sink} {avalon_streaming};add_connection {cpu0_jtag_uart_avalon_jtag_slave_agent.rdata_fifo_src} {cpu0_jtag_uart_avalon_jtag_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux.src} {cpu0_jtag_uart_avalon_jtag_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux.src/cpu0_jtag_uart_avalon_jtag_slave_agent.cp} {qsys_mm.command};add_connection {cpu0_debug_mem_slave_agent.m0} {cpu0_debug_mem_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {cpu0_debug_mem_slave_agent.m0/cpu0_debug_mem_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {cpu0_debug_mem_slave_agent.m0/cpu0_debug_mem_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {cpu0_debug_mem_slave_agent.m0/cpu0_debug_mem_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {cpu0_debug_mem_slave_agent.rf_source} {cpu0_debug_mem_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {cpu0_debug_mem_slave_agent_rsp_fifo.out} {cpu0_debug_mem_slave_agent.rf_sink} {avalon_streaming};add_connection {cpu0_debug_mem_slave_agent.rdata_fifo_src} {cpu0_debug_mem_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_001.src} {cpu0_debug_mem_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_001.src/cpu0_debug_mem_slave_agent.cp} {qsys_mm.command};add_connection {cpu0_ocm_s1_agent.m0} {cpu0_ocm_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {cpu0_ocm_s1_agent.m0/cpu0_ocm_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {cpu0_ocm_s1_agent.m0/cpu0_ocm_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {cpu0_ocm_s1_agent.m0/cpu0_ocm_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {cpu0_ocm_s1_agent.rf_source} {cpu0_ocm_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {cpu0_ocm_s1_agent_rsp_fifo.out} {cpu0_ocm_s1_agent.rf_sink} {avalon_streaming};add_connection {cpu0_ocm_s1_agent.rdata_fifo_src} {cpu0_ocm_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_002.src} {cpu0_ocm_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_002.src/cpu0_ocm_s1_agent.cp} {qsys_mm.command};add_connection {shared_mem_s1_agent.m0} {shared_mem_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {shared_mem_s1_agent.m0/shared_mem_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {shared_mem_s1_agent.m0/shared_mem_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {shared_mem_s1_agent.m0/shared_mem_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {shared_mem_s1_agent.rf_source} {shared_mem_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {shared_mem_s1_agent_rsp_fifo.out} {shared_mem_s1_agent.rf_sink} {avalon_streaming};add_connection {shared_mem_s1_agent.rdata_fifo_src} {shared_mem_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {mutex_s1_agent.m0} {mutex_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {mutex_s1_agent.m0/mutex_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {mutex_s1_agent.m0/mutex_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {mutex_s1_agent.m0/mutex_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {mutex_s1_agent.rf_source} {mutex_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {mutex_s1_agent_rsp_fifo.out} {mutex_s1_agent.rf_sink} {avalon_streaming};add_connection {mutex_s1_agent.rdata_fifo_src} {mutex_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_004.src} {mutex_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_004.src/mutex_s1_agent.cp} {qsys_mm.command};add_connection {cpu1_jtag_uart_avalon_jtag_slave_agent.m0} {cpu1_jtag_uart_avalon_jtag_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {cpu1_jtag_uart_avalon_jtag_slave_agent.m0/cpu1_jtag_uart_avalon_jtag_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {cpu1_jtag_uart_avalon_jtag_slave_agent.m0/cpu1_jtag_uart_avalon_jtag_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {cpu1_jtag_uart_avalon_jtag_slave_agent.m0/cpu1_jtag_uart_avalon_jtag_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {cpu1_jtag_uart_avalon_jtag_slave_agent.rf_source} {cpu1_jtag_uart_avalon_jtag_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {cpu1_jtag_uart_avalon_jtag_slave_agent_rsp_fifo.out} {cpu1_jtag_uart_avalon_jtag_slave_agent.rf_sink} {avalon_streaming};add_connection {cpu1_jtag_uart_avalon_jtag_slave_agent.rdata_fifo_src} {cpu1_jtag_uart_avalon_jtag_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_005.src} {cpu1_jtag_uart_avalon_jtag_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_005.src/cpu1_jtag_uart_avalon_jtag_slave_agent.cp} {qsys_mm.command};add_connection {datagen_bus_agent.m0} {datagen_bus_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {datagen_bus_agent.m0/datagen_bus_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {datagen_bus_agent.m0/datagen_bus_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {datagen_bus_agent.m0/datagen_bus_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {datagen_bus_agent.rf_source} {datagen_bus_agent_rsp_fifo.in} {avalon_streaming};add_connection {datagen_bus_agent_rsp_fifo.out} {datagen_bus_agent.rf_sink} {avalon_streaming};add_connection {datagen_bus_agent.rdata_fifo_src} {datagen_bus_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_006.src} {datagen_bus_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_006.src/datagen_bus_agent.cp} {qsys_mm.command};add_connection {cpu1_debug_mem_slave_agent.m0} {cpu1_debug_mem_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {cpu1_debug_mem_slave_agent.m0/cpu1_debug_mem_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {cpu1_debug_mem_slave_agent.m0/cpu1_debug_mem_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {cpu1_debug_mem_slave_agent.m0/cpu1_debug_mem_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {cpu1_debug_mem_slave_agent.rf_source} {cpu1_debug_mem_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {cpu1_debug_mem_slave_agent_rsp_fifo.out} {cpu1_debug_mem_slave_agent.rf_sink} {avalon_streaming};add_connection {cpu1_debug_mem_slave_agent.rdata_fifo_src} {cpu1_debug_mem_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_007.src} {cpu1_debug_mem_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_007.src/cpu1_debug_mem_slave_agent.cp} {qsys_mm.command};add_connection {cpu1_ocm_s1_agent.m0} {cpu1_ocm_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {cpu1_ocm_s1_agent.m0/cpu1_ocm_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {cpu1_ocm_s1_agent.m0/cpu1_ocm_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {cpu1_ocm_s1_agent.m0/cpu1_ocm_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {cpu1_ocm_s1_agent.rf_source} {cpu1_ocm_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {cpu1_ocm_s1_agent_rsp_fifo.out} {cpu1_ocm_s1_agent.rf_sink} {avalon_streaming};add_connection {cpu1_ocm_s1_agent.rdata_fifo_src} {cpu1_ocm_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_008.src} {cpu1_ocm_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_008.src/cpu1_ocm_s1_agent.cp} {qsys_mm.command};add_connection {shared_mem_s2_agent.m0} {shared_mem_s2_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {shared_mem_s2_agent.m0/shared_mem_s2_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {shared_mem_s2_agent.m0/shared_mem_s2_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {shared_mem_s2_agent.m0/shared_mem_s2_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {shared_mem_s2_agent.rf_source} {shared_mem_s2_agent_rsp_fifo.in} {avalon_streaming};add_connection {shared_mem_s2_agent_rsp_fifo.out} {shared_mem_s2_agent.rf_sink} {avalon_streaming};add_connection {shared_mem_s2_agent.rdata_fifo_src} {shared_mem_s2_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cpu0_data_master_agent.cp} {router.sink} {avalon_streaming};preview_set_connection_tag {cpu0_data_master_agent.cp/router.sink} {qsys_mm.command};add_connection {cpu0_instruction_master_agent.cp} {router_001.sink} {avalon_streaming};preview_set_connection_tag {cpu0_instruction_master_agent.cp/router_001.sink} {qsys_mm.command};add_connection {cpu1_data_master_agent.cp} {router_002.sink} {avalon_streaming};preview_set_connection_tag {cpu1_data_master_agent.cp/router_002.sink} {qsys_mm.command};add_connection {cpu1_instruction_master_agent.cp} {router_003.sink} {avalon_streaming};preview_set_connection_tag {cpu1_instruction_master_agent.cp/router_003.sink} {qsys_mm.command};add_connection {cpu0_jtag_uart_avalon_jtag_slave_agent.rp} {router_004.sink} {avalon_streaming};preview_set_connection_tag {cpu0_jtag_uart_avalon_jtag_slave_agent.rp/router_004.sink} {qsys_mm.response};add_connection {router_004.src} {rsp_demux.sink} {avalon_streaming};preview_set_connection_tag {router_004.src/rsp_demux.sink} {qsys_mm.response};add_connection {cpu0_debug_mem_slave_agent.rp} {router_005.sink} {avalon_streaming};preview_set_connection_tag {cpu0_debug_mem_slave_agent.rp/router_005.sink} {qsys_mm.response};add_connection {router_005.src} {rsp_demux_001.sink} {avalon_streaming};preview_set_connection_tag {router_005.src/rsp_demux_001.sink} {qsys_mm.response};add_connection {cpu0_ocm_s1_agent.rp} {router_006.sink} {avalon_streaming};preview_set_connection_tag {cpu0_ocm_s1_agent.rp/router_006.sink} {qsys_mm.response};add_connection {router_006.src} {rsp_demux_002.sink} {avalon_streaming};preview_set_connection_tag {router_006.src/rsp_demux_002.sink} {qsys_mm.response};add_connection {shared_mem_s1_agent.rp} {router_007.sink} {avalon_streaming};preview_set_connection_tag {shared_mem_s1_agent.rp/router_007.sink} {qsys_mm.response};add_connection {mutex_s1_agent.rp} {router_008.sink} {avalon_streaming};preview_set_connection_tag {mutex_s1_agent.rp/router_008.sink} {qsys_mm.response};add_connection {router_008.src} {rsp_demux_004.sink} {avalon_streaming};preview_set_connection_tag {router_008.src/rsp_demux_004.sink} {qsys_mm.response};add_connection {cpu1_jtag_uart_avalon_jtag_slave_agent.rp} {router_009.sink} {avalon_streaming};preview_set_connection_tag {cpu1_jtag_uart_avalon_jtag_slave_agent.rp/router_009.sink} {qsys_mm.response};add_connection {router_009.src} {rsp_demux_005.sink} {avalon_streaming};preview_set_connection_tag {router_009.src/rsp_demux_005.sink} {qsys_mm.response};add_connection {datagen_bus_agent.rp} {router_010.sink} {avalon_streaming};preview_set_connection_tag {datagen_bus_agent.rp/router_010.sink} {qsys_mm.response};add_connection {router_010.src} {rsp_demux_006.sink} {avalon_streaming};preview_set_connection_tag {router_010.src/rsp_demux_006.sink} {qsys_mm.response};add_connection {cpu1_debug_mem_slave_agent.rp} {router_011.sink} {avalon_streaming};preview_set_connection_tag {cpu1_debug_mem_slave_agent.rp/router_011.sink} {qsys_mm.response};add_connection {router_011.src} {rsp_demux_007.sink} {avalon_streaming};preview_set_connection_tag {router_011.src/rsp_demux_007.sink} {qsys_mm.response};add_connection {cpu1_ocm_s1_agent.rp} {router_012.sink} {avalon_streaming};preview_set_connection_tag {cpu1_ocm_s1_agent.rp/router_012.sink} {qsys_mm.response};add_connection {router_012.src} {rsp_demux_008.sink} {avalon_streaming};preview_set_connection_tag {router_012.src/rsp_demux_008.sink} {qsys_mm.response};add_connection {shared_mem_s2_agent.rp} {router_013.sink} {avalon_streaming};preview_set_connection_tag {shared_mem_s2_agent.rp/router_013.sink} {qsys_mm.response};add_connection {router.src} {cpu0_data_master_limiter.cmd_sink} {avalon_streaming};preview_set_connection_tag {router.src/cpu0_data_master_limiter.cmd_sink} {qsys_mm.command};add_connection {cpu0_data_master_limiter.cmd_src} {cmd_demux.sink} {avalon_streaming};preview_set_connection_tag {cpu0_data_master_limiter.cmd_src/cmd_demux.sink} {qsys_mm.command};add_connection {rsp_mux.src} {cpu0_data_master_limiter.rsp_sink} {avalon_streaming};preview_set_connection_tag {rsp_mux.src/cpu0_data_master_limiter.rsp_sink} {qsys_mm.response};add_connection {cpu0_data_master_limiter.rsp_src} {cpu0_data_master_agent.rp} {avalon_streaming};preview_set_connection_tag {cpu0_data_master_limiter.rsp_src/cpu0_data_master_agent.rp} {qsys_mm.response};add_connection {router_001.src} {cpu0_instruction_master_limiter.cmd_sink} {avalon_streaming};preview_set_connection_tag {router_001.src/cpu0_instruction_master_limiter.cmd_sink} {qsys_mm.command};add_connection {cpu0_instruction_master_limiter.cmd_src} {cmd_demux_001.sink} {avalon_streaming};preview_set_connection_tag {cpu0_instruction_master_limiter.cmd_src/cmd_demux_001.sink} {qsys_mm.command};add_connection {rsp_mux_001.src} {cpu0_instruction_master_limiter.rsp_sink} {avalon_streaming};preview_set_connection_tag {rsp_mux_001.src/cpu0_instruction_master_limiter.rsp_sink} {qsys_mm.response};add_connection {cpu0_instruction_master_limiter.rsp_src} {cpu0_instruction_master_agent.rp} {avalon_streaming};preview_set_connection_tag {cpu0_instruction_master_limiter.rsp_src/cpu0_instruction_master_agent.rp} {qsys_mm.response};add_connection {router_002.src} {cpu1_data_master_limiter.cmd_sink} {avalon_streaming};preview_set_connection_tag {router_002.src/cpu1_data_master_limiter.cmd_sink} {qsys_mm.command};add_connection {cpu1_data_master_limiter.cmd_src} {cmd_demux_002.sink} {avalon_streaming};preview_set_connection_tag {cpu1_data_master_limiter.cmd_src/cmd_demux_002.sink} {qsys_mm.command};add_connection {rsp_mux_002.src} {cpu1_data_master_limiter.rsp_sink} {avalon_streaming};preview_set_connection_tag {rsp_mux_002.src/cpu1_data_master_limiter.rsp_sink} {qsys_mm.response};add_connection {cpu1_data_master_limiter.rsp_src} {cpu1_data_master_agent.rp} {avalon_streaming};preview_set_connection_tag {cpu1_data_master_limiter.rsp_src/cpu1_data_master_agent.rp} {qsys_mm.response};add_connection {router_003.src} {cpu1_instruction_master_limiter.cmd_sink} {avalon_streaming};preview_set_connection_tag {router_003.src/cpu1_instruction_master_limiter.cmd_sink} {qsys_mm.command};add_connection {cpu1_instruction_master_limiter.cmd_src} {cmd_demux_003.sink} {avalon_streaming};preview_set_connection_tag {cpu1_instruction_master_limiter.cmd_src/cmd_demux_003.sink} {qsys_mm.command};add_connection {rsp_mux_003.src} {cpu1_instruction_master_limiter.rsp_sink} {avalon_streaming};preview_set_connection_tag {rsp_mux_003.src/cpu1_instruction_master_limiter.rsp_sink} {qsys_mm.response};add_connection {cpu1_instruction_master_limiter.rsp_src} {cpu1_instruction_master_agent.rp} {avalon_streaming};preview_set_connection_tag {cpu1_instruction_master_limiter.rsp_src/cpu1_instruction_master_agent.rp} {qsys_mm.response};add_connection {cmd_demux.src0} {cmd_mux.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.command};add_connection {cmd_demux.src1} {cmd_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.command};add_connection {cmd_demux.src2} {cmd_mux_002.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src2/cmd_mux_002.sink0} {qsys_mm.command};add_connection {cmd_demux.src3} {cmd_mux_003.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src3/cmd_mux_003.sink0} {qsys_mm.command};add_connection {cmd_demux.src4} {cmd_mux_004.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src4/cmd_mux_004.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src0} {cmd_mux.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src0/cmd_mux.sink1} {qsys_mm.command};add_connection {cmd_demux_001.src1} {cmd_mux_001.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src1/cmd_mux_001.sink1} {qsys_mm.command};add_connection {cmd_demux_001.src2} {cmd_mux_002.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src2/cmd_mux_002.sink1} {qsys_mm.command};add_connection {cmd_demux_002.src0} {cmd_mux_004.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_002.src0/cmd_mux_004.sink1} {qsys_mm.command};add_connection {cmd_demux_002.src1} {cmd_mux_005.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux_002.src1/cmd_mux_005.sink0} {qsys_mm.command};add_connection {cmd_demux_002.src2} {cmd_mux_006.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux_002.src2/cmd_mux_006.sink0} {qsys_mm.command};add_connection {cmd_demux_002.src3} {cmd_mux_007.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux_002.src3/cmd_mux_007.sink0} {qsys_mm.command};add_connection {cmd_demux_002.src4} {cmd_mux_008.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux_002.src4/cmd_mux_008.sink0} {qsys_mm.command};add_connection {cmd_demux_002.src5} {cmd_mux_009.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux_002.src5/cmd_mux_009.sink0} {qsys_mm.command};add_connection {cmd_demux_003.src0} {cmd_mux_005.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_003.src0/cmd_mux_005.sink1} {qsys_mm.command};add_connection {cmd_demux_003.src1} {cmd_mux_007.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_003.src1/cmd_mux_007.sink1} {qsys_mm.command};add_connection {cmd_demux_003.src2} {cmd_mux_008.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_003.src2/cmd_mux_008.sink1} {qsys_mm.command};add_connection {rsp_demux.src0} {rsp_mux.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.response};add_connection {rsp_demux.src1} {rsp_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux.src1/rsp_mux_001.sink0} {qsys_mm.response};add_connection {rsp_demux_001.src0} {rsp_mux.sink1} {avalon_streaming};preview_set_connection_tag {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.response};add_connection {rsp_demux_001.src1} {rsp_mux_001.sink1} {avalon_streaming};preview_set_connection_tag {rsp_demux_001.src1/rsp_mux_001.sink1} {qsys_mm.response};add_connection {rsp_demux_002.src0} {rsp_mux.sink2} {avalon_streaming};preview_set_connection_tag {rsp_demux_002.src0/rsp_mux.sink2} {qsys_mm.response};add_connection {rsp_demux_002.src1} {rsp_mux_001.sink2} {avalon_streaming};preview_set_connection_tag {rsp_demux_002.src1/rsp_mux_001.sink2} {qsys_mm.response};add_connection {rsp_demux_003.src0} {rsp_mux.sink3} {avalon_streaming};preview_set_connection_tag {rsp_demux_003.src0/rsp_mux.sink3} {qsys_mm.response};add_connection {rsp_demux_004.src0} {rsp_mux.sink4} {avalon_streaming};preview_set_connection_tag {rsp_demux_004.src0/rsp_mux.sink4} {qsys_mm.response};add_connection {rsp_demux_004.src1} {rsp_mux_002.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux_004.src1/rsp_mux_002.sink0} {qsys_mm.response};add_connection {rsp_demux_005.src0} {rsp_mux_002.sink1} {avalon_streaming};preview_set_connection_tag {rsp_demux_005.src0/rsp_mux_002.sink1} {qsys_mm.response};add_connection {rsp_demux_005.src1} {rsp_mux_003.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux_005.src1/rsp_mux_003.sink0} {qsys_mm.response};add_connection {rsp_demux_006.src0} {rsp_mux_002.sink2} {avalon_streaming};preview_set_connection_tag {rsp_demux_006.src0/rsp_mux_002.sink2} {qsys_mm.response};add_connection {rsp_demux_007.src0} {rsp_mux_002.sink3} {avalon_streaming};preview_set_connection_tag {rsp_demux_007.src0/rsp_mux_002.sink3} {qsys_mm.response};add_connection {rsp_demux_007.src1} {rsp_mux_003.sink1} {avalon_streaming};preview_set_connection_tag {rsp_demux_007.src1/rsp_mux_003.sink1} {qsys_mm.response};add_connection {rsp_demux_008.src0} {rsp_mux_002.sink4} {avalon_streaming};preview_set_connection_tag {rsp_demux_008.src0/rsp_mux_002.sink4} {qsys_mm.response};add_connection {rsp_demux_008.src1} {rsp_mux_003.sink2} {avalon_streaming};preview_set_connection_tag {rsp_demux_008.src1/rsp_mux_003.sink2} {qsys_mm.response};add_connection {rsp_demux_009.src0} {rsp_mux_002.sink5} {avalon_streaming};preview_set_connection_tag {rsp_demux_009.src0/rsp_mux_002.sink5} {qsys_mm.response};add_connection {cmd_mux_003.src} {shared_mem_s1_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {cmd_mux_003.src/shared_mem_s1_cmd_width_adapter.sink} {qsys_mm.command};add_connection {shared_mem_s1_cmd_width_adapter.src} {shared_mem_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {shared_mem_s1_cmd_width_adapter.src/shared_mem_s1_agent.cp} {qsys_mm.command};add_connection {cmd_mux_009.src} {shared_mem_s2_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {cmd_mux_009.src/shared_mem_s2_cmd_width_adapter.sink} {qsys_mm.command};add_connection {shared_mem_s2_cmd_width_adapter.src} {shared_mem_s2_agent.cp} {avalon_streaming};preview_set_connection_tag {shared_mem_s2_cmd_width_adapter.src/shared_mem_s2_agent.cp} {qsys_mm.command};add_connection {router_007.src} {shared_mem_s1_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {router_007.src/shared_mem_s1_rsp_width_adapter.sink} {qsys_mm.response};add_connection {shared_mem_s1_rsp_width_adapter.src} {rsp_demux_003.sink} {avalon_streaming};preview_set_connection_tag {shared_mem_s1_rsp_width_adapter.src/rsp_demux_003.sink} {qsys_mm.response};add_connection {router_013.src} {shared_mem_s2_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {router_013.src/shared_mem_s2_rsp_width_adapter.sink} {qsys_mm.response};add_connection {shared_mem_s2_rsp_width_adapter.src} {rsp_demux_009.sink} {avalon_streaming};preview_set_connection_tag {shared_mem_s2_rsp_width_adapter.src/rsp_demux_009.sink} {qsys_mm.response};add_connection {cpu0_data_master_limiter.cmd_valid} {cmd_demux.sink_valid} {avalon_streaming};add_connection {cpu0_instruction_master_limiter.cmd_valid} {cmd_demux_001.sink_valid} {avalon_streaming};add_connection {cpu1_data_master_limiter.cmd_valid} {cmd_demux_002.sink_valid} {avalon_streaming};add_connection {cpu1_instruction_master_limiter.cmd_valid} {cmd_demux_003.sink_valid} {avalon_streaming};add_connection {cpu0_reset_reset_bridge.out_reset} {cpu0_data_master_translator.reset} {reset};add_connection {cpu0_reset_reset_bridge.out_reset} {cpu0_instruction_master_translator.reset} {reset};add_connection {cpu0_reset_reset_bridge.out_reset} {cpu0_jtag_uart_avalon_jtag_slave_translator.reset} {reset};add_connection {cpu0_reset_reset_bridge.out_reset} {cpu0_debug_mem_slave_translator.reset} {reset};add_connection {cpu0_reset_reset_bridge.out_reset} {cpu0_ocm_s1_translator.reset} {reset};add_connection {cpu0_reset_reset_bridge.out_reset} {cpu0_data_master_agent.clk_reset} {reset};add_connection {cpu0_reset_reset_bridge.out_reset} {cpu0_instruction_master_agent.clk_reset} {reset};add_connection {cpu0_reset_reset_bridge.out_reset} {cpu0_jtag_uart_avalon_jtag_slave_agent.clk_reset} {reset};add_connection {cpu0_reset_reset_bridge.out_reset} {cpu0_jtag_uart_avalon_jtag_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {cpu0_reset_reset_bridge.out_reset} {cpu0_debug_mem_slave_agent.clk_reset} {reset};add_connection {cpu0_reset_reset_bridge.out_reset} {cpu0_debug_mem_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {cpu0_reset_reset_bridge.out_reset} {cpu0_ocm_s1_agent.clk_reset} {reset};add_connection {cpu0_reset_reset_bridge.out_reset} {cpu0_ocm_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {cpu0_reset_reset_bridge.out_reset} {router.clk_reset} {reset};add_connection {cpu0_reset_reset_bridge.out_reset} {router_001.clk_reset} {reset};add_connection {cpu0_reset_reset_bridge.out_reset} {router_004.clk_reset} {reset};add_connection {cpu0_reset_reset_bridge.out_reset} {router_005.clk_reset} {reset};add_connection {cpu0_reset_reset_bridge.out_reset} {router_006.clk_reset} {reset};add_connection {cpu0_reset_reset_bridge.out_reset} {cpu0_data_master_limiter.clk_reset} {reset};add_connection {cpu0_reset_reset_bridge.out_reset} {cpu0_instruction_master_limiter.clk_reset} {reset};add_connection {cpu0_reset_reset_bridge.out_reset} {cmd_demux.clk_reset} {reset};add_connection {cpu0_reset_reset_bridge.out_reset} {cmd_demux_001.clk_reset} {reset};add_connection {cpu0_reset_reset_bridge.out_reset} {cmd_mux.clk_reset} {reset};add_connection {cpu0_reset_reset_bridge.out_reset} {cmd_mux_001.clk_reset} {reset};add_connection {cpu0_reset_reset_bridge.out_reset} {cmd_mux_002.clk_reset} {reset};add_connection {cpu0_reset_reset_bridge.out_reset} {rsp_demux.clk_reset} {reset};add_connection {cpu0_reset_reset_bridge.out_reset} {rsp_demux_001.clk_reset} {reset};add_connection {cpu0_reset_reset_bridge.out_reset} {rsp_demux_002.clk_reset} {reset};add_connection {cpu0_reset_reset_bridge.out_reset} {rsp_mux.clk_reset} {reset};add_connection {cpu0_reset_reset_bridge.out_reset} {rsp_mux_001.clk_reset} {reset};add_connection {cpu1_reset_reset_bridge.out_reset} {cpu1_data_master_translator.reset} {reset};add_connection {cpu1_reset_reset_bridge.out_reset} {cpu1_instruction_master_translator.reset} {reset};add_connection {cpu1_reset_reset_bridge.out_reset} {mutex_s1_translator.reset} {reset};add_connection {cpu1_reset_reset_bridge.out_reset} {cpu1_jtag_uart_avalon_jtag_slave_translator.reset} {reset};add_connection {cpu1_reset_reset_bridge.out_reset} {datagen_bus_translator.reset} {reset};add_connection {cpu1_reset_reset_bridge.out_reset} {cpu1_debug_mem_slave_translator.reset} {reset};add_connection {cpu1_reset_reset_bridge.out_reset} {cpu1_ocm_s1_translator.reset} {reset};add_connection {cpu1_reset_reset_bridge.out_reset} {cpu1_data_master_agent.clk_reset} {reset};add_connection {cpu1_reset_reset_bridge.out_reset} {cpu1_instruction_master_agent.clk_reset} {reset};add_connection {cpu1_reset_reset_bridge.out_reset} {mutex_s1_agent.clk_reset} {reset};add_connection {cpu1_reset_reset_bridge.out_reset} {mutex_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {cpu1_reset_reset_bridge.out_reset} {cpu1_jtag_uart_avalon_jtag_slave_agent.clk_reset} {reset};add_connection {cpu1_reset_reset_bridge.out_reset} {cpu1_jtag_uart_avalon_jtag_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {cpu1_reset_reset_bridge.out_reset} {datagen_bus_agent.clk_reset} {reset};add_connection {cpu1_reset_reset_bridge.out_reset} {datagen_bus_agent_rsp_fifo.clk_reset} {reset};add_connection {cpu1_reset_reset_bridge.out_reset} {cpu1_debug_mem_slave_agent.clk_reset} {reset};add_connection {cpu1_reset_reset_bridge.out_reset} {cpu1_debug_mem_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {cpu1_reset_reset_bridge.out_reset} {cpu1_ocm_s1_agent.clk_reset} {reset};add_connection {cpu1_reset_reset_bridge.out_reset} {cpu1_ocm_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {cpu1_reset_reset_bridge.out_reset} {router_002.clk_reset} {reset};add_connection {cpu1_reset_reset_bridge.out_reset} {router_003.clk_reset} {reset};add_connection {cpu1_reset_reset_bridge.out_reset} {router_008.clk_reset} {reset};add_connection {cpu1_reset_reset_bridge.out_reset} {router_009.clk_reset} {reset};add_connection {cpu1_reset_reset_bridge.out_reset} {router_010.clk_reset} {reset};add_connection {cpu1_reset_reset_bridge.out_reset} {router_011.clk_reset} {reset};add_connection {cpu1_reset_reset_bridge.out_reset} {router_012.clk_reset} {reset};add_connection {cpu1_reset_reset_bridge.out_reset} {cpu1_data_master_limiter.clk_reset} {reset};add_connection {cpu1_reset_reset_bridge.out_reset} {cpu1_instruction_master_limiter.clk_reset} {reset};add_connection {cpu1_reset_reset_bridge.out_reset} {cmd_demux_002.clk_reset} {reset};add_connection {cpu1_reset_reset_bridge.out_reset} {cmd_demux_003.clk_reset} {reset};add_connection {cpu1_reset_reset_bridge.out_reset} {cmd_mux_004.clk_reset} {reset};add_connection {cpu1_reset_reset_bridge.out_reset} {cmd_mux_005.clk_reset} {reset};add_connection {cpu1_reset_reset_bridge.out_reset} {cmd_mux_006.clk_reset} {reset};add_connection {cpu1_reset_reset_bridge.out_reset} {cmd_mux_007.clk_reset} {reset};add_connection {cpu1_reset_reset_bridge.out_reset} {cmd_mux_008.clk_reset} {reset};add_connection {cpu1_reset_reset_bridge.out_reset} {rsp_demux_004.clk_reset} {reset};add_connection {cpu1_reset_reset_bridge.out_reset} {rsp_demux_005.clk_reset} {reset};add_connection {cpu1_reset_reset_bridge.out_reset} {rsp_demux_006.clk_reset} {reset};add_connection {cpu1_reset_reset_bridge.out_reset} {rsp_demux_007.clk_reset} {reset};add_connection {cpu1_reset_reset_bridge.out_reset} {rsp_demux_008.clk_reset} {reset};add_connection {cpu1_reset_reset_bridge.out_reset} {rsp_mux_002.clk_reset} {reset};add_connection {cpu1_reset_reset_bridge.out_reset} {rsp_mux_003.clk_reset} {reset};add_connection {shared_mem_reset1_reset_bridge.out_reset} {shared_mem_s1_translator.reset} {reset};add_connection {shared_mem_reset1_reset_bridge.out_reset} {shared_mem_s2_translator.reset} {reset};add_connection {shared_mem_reset1_reset_bridge.out_reset} {shared_mem_s1_agent.clk_reset} {reset};add_connection {shared_mem_reset1_reset_bridge.out_reset} {shared_mem_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {shared_mem_reset1_reset_bridge.out_reset} {shared_mem_s2_agent.clk_reset} {reset};add_connection {shared_mem_reset1_reset_bridge.out_reset} {shared_mem_s2_agent_rsp_fifo.clk_reset} {reset};add_connection {shared_mem_reset1_reset_bridge.out_reset} {router_007.clk_reset} {reset};add_connection {shared_mem_reset1_reset_bridge.out_reset} {router_013.clk_reset} {reset};add_connection {shared_mem_reset1_reset_bridge.out_reset} {cmd_mux_003.clk_reset} {reset};add_connection {shared_mem_reset1_reset_bridge.out_reset} {cmd_mux_009.clk_reset} {reset};add_connection {shared_mem_reset1_reset_bridge.out_reset} {rsp_demux_003.clk_reset} {reset};add_connection {shared_mem_reset1_reset_bridge.out_reset} {rsp_demux_009.clk_reset} {reset};add_connection {shared_mem_reset1_reset_bridge.out_reset} {shared_mem_s1_cmd_width_adapter.clk_reset} {reset};add_connection {shared_mem_reset1_reset_bridge.out_reset} {shared_mem_s2_cmd_width_adapter.clk_reset} {reset};add_connection {shared_mem_reset1_reset_bridge.out_reset} {shared_mem_s1_rsp_width_adapter.clk_reset} {reset};add_connection {shared_mem_reset1_reset_bridge.out_reset} {shared_mem_s2_rsp_width_adapter.clk_reset} {reset};add_connection {pll_0_outclk0_clock_bridge.out_clk} {cpu0_data_master_translator.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {cpu0_instruction_master_translator.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {cpu1_data_master_translator.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {cpu1_instruction_master_translator.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {cpu0_jtag_uart_avalon_jtag_slave_translator.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {cpu0_debug_mem_slave_translator.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {cpu0_ocm_s1_translator.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {shared_mem_s1_translator.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {mutex_s1_translator.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {cpu1_jtag_uart_avalon_jtag_slave_translator.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {datagen_bus_translator.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {cpu1_debug_mem_slave_translator.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {cpu1_ocm_s1_translator.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {shared_mem_s2_translator.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {cpu0_data_master_agent.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {cpu0_instruction_master_agent.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {cpu1_data_master_agent.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {cpu1_instruction_master_agent.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {cpu0_jtag_uart_avalon_jtag_slave_agent.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {cpu0_jtag_uart_avalon_jtag_slave_agent_rsp_fifo.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {cpu0_debug_mem_slave_agent.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {cpu0_debug_mem_slave_agent_rsp_fifo.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {cpu0_ocm_s1_agent.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {cpu0_ocm_s1_agent_rsp_fifo.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {shared_mem_s1_agent.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {shared_mem_s1_agent_rsp_fifo.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {mutex_s1_agent.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {mutex_s1_agent_rsp_fifo.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {cpu1_jtag_uart_avalon_jtag_slave_agent.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {cpu1_jtag_uart_avalon_jtag_slave_agent_rsp_fifo.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {datagen_bus_agent.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {datagen_bus_agent_rsp_fifo.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {cpu1_debug_mem_slave_agent.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {cpu1_debug_mem_slave_agent_rsp_fifo.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {cpu1_ocm_s1_agent.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {cpu1_ocm_s1_agent_rsp_fifo.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {shared_mem_s2_agent.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {shared_mem_s2_agent_rsp_fifo.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {router.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {router_001.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {router_002.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {router_003.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {router_004.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {router_005.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {router_006.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {router_007.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {router_008.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {router_009.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {router_010.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {router_011.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {router_012.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {router_013.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {cpu0_data_master_limiter.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {cpu0_instruction_master_limiter.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {cpu1_data_master_limiter.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {cpu1_instruction_master_limiter.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {cmd_demux.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {rsp_mux.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {cmd_demux_001.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {rsp_mux_001.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {cmd_demux_002.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {rsp_mux_002.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {cmd_demux_003.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {rsp_mux_003.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {cmd_mux.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {rsp_demux.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {cmd_mux_001.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {rsp_demux_001.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {cmd_mux_002.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {rsp_demux_002.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {cmd_mux_003.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {rsp_demux_003.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {cmd_mux_004.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {rsp_demux_004.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {cmd_mux_005.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {rsp_demux_005.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {cmd_mux_006.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {rsp_demux_006.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {cmd_mux_007.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {rsp_demux_007.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {cmd_mux_008.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {rsp_demux_008.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {cmd_mux_009.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {rsp_demux_009.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {shared_mem_s1_cmd_width_adapter.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {shared_mem_s2_cmd_width_adapter.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {shared_mem_s1_rsp_width_adapter.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {shared_mem_s2_rsp_width_adapter.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {cpu0_reset_reset_bridge.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {cpu1_reset_reset_bridge.clk} {clock};add_connection {pll_0_outclk0_clock_bridge.out_clk} {shared_mem_reset1_reset_bridge.clk} {clock};add_interface {pll_0_outclk0} {clock} {slave};set_interface_property {pll_0_outclk0} {EXPORT_OF} {pll_0_outclk0_clock_bridge.in_clk};add_interface {cpu0_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {cpu0_reset_reset_bridge_in_reset} {EXPORT_OF} {cpu0_reset_reset_bridge.in_reset};add_interface {cpu1_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {cpu1_reset_reset_bridge_in_reset} {EXPORT_OF} {cpu1_reset_reset_bridge.in_reset};add_interface {shared_mem_reset1_reset_bridge_in_reset} {reset} {slave};set_interface_property {shared_mem_reset1_reset_bridge_in_reset} {EXPORT_OF} {shared_mem_reset1_reset_bridge.in_reset};add_interface {cpu0_data_master} {avalon} {slave};set_interface_property {cpu0_data_master} {EXPORT_OF} {cpu0_data_master_translator.avalon_anti_master_0};add_interface {cpu0_instruction_master} {avalon} {slave};set_interface_property {cpu0_instruction_master} {EXPORT_OF} {cpu0_instruction_master_translator.avalon_anti_master_0};add_interface {cpu1_data_master} {avalon} {slave};set_interface_property {cpu1_data_master} {EXPORT_OF} {cpu1_data_master_translator.avalon_anti_master_0};add_interface {cpu1_instruction_master} {avalon} {slave};set_interface_property {cpu1_instruction_master} {EXPORT_OF} {cpu1_instruction_master_translator.avalon_anti_master_0};add_interface {cpu0_debug_mem_slave} {avalon} {master};set_interface_property {cpu0_debug_mem_slave} {EXPORT_OF} {cpu0_debug_mem_slave_translator.avalon_anti_slave_0};add_interface {cpu0_jtag_uart_avalon_jtag_slave} {avalon} {master};set_interface_property {cpu0_jtag_uart_avalon_jtag_slave} {EXPORT_OF} {cpu0_jtag_uart_avalon_jtag_slave_translator.avalon_anti_slave_0};add_interface {cpu0_ocm_s1} {avalon} {master};set_interface_property {cpu0_ocm_s1} {EXPORT_OF} {cpu0_ocm_s1_translator.avalon_anti_slave_0};add_interface {cpu1_debug_mem_slave} {avalon} {master};set_interface_property {cpu1_debug_mem_slave} {EXPORT_OF} {cpu1_debug_mem_slave_translator.avalon_anti_slave_0};add_interface {cpu1_jtag_uart_avalon_jtag_slave} {avalon} {master};set_interface_property {cpu1_jtag_uart_avalon_jtag_slave} {EXPORT_OF} {cpu1_jtag_uart_avalon_jtag_slave_translator.avalon_anti_slave_0};add_interface {cpu1_ocm_s1} {avalon} {master};set_interface_property {cpu1_ocm_s1} {EXPORT_OF} {cpu1_ocm_s1_translator.avalon_anti_slave_0};add_interface {datagen_bus} {avalon} {master};set_interface_property {datagen_bus} {EXPORT_OF} {datagen_bus_translator.avalon_anti_slave_0};add_interface {mutex_s1} {avalon} {master};set_interface_property {mutex_s1} {EXPORT_OF} {mutex_s1_translator.avalon_anti_slave_0};add_interface {shared_mem_s1} {avalon} {master};set_interface_property {shared_mem_s1} {EXPORT_OF} {shared_mem_s1_translator.avalon_anti_slave_0};add_interface {shared_mem_s2} {avalon} {master};set_interface_property {shared_mem_s2} {EXPORT_OF} {shared_mem_s2_translator.avalon_anti_slave_0};set_module_assignment {interconnect_id.cpu0.data_master} {0};set_module_assignment {interconnect_id.cpu0.debug_mem_slave} {0};set_module_assignment {interconnect_id.cpu0.instruction_master} {1};set_module_assignment {interconnect_id.cpu0_jtag_uart.avalon_jtag_slave} {1};set_module_assignment {interconnect_id.cpu0_ocm.s1} {2};set_module_assignment {interconnect_id.cpu1.data_master} {2};set_module_assignment {interconnect_id.cpu1.debug_mem_slave} {3};set_module_assignment {interconnect_id.cpu1.instruction_master} {3};set_module_assignment {interconnect_id.cpu1_jtag_uart.avalon_jtag_slave} {4};set_module_assignment {interconnect_id.cpu1_ocm.s1} {5};set_module_assignment {interconnect_id.datagen.bus} {6};set_module_assignment {interconnect_id.mutex.s1} {7};set_module_assignment {interconnect_id.shared_mem.s1} {8};set_module_assignment {interconnect_id.shared_mem.s2} {9};" />
  <generatedFiles>
   <file
       path="/home/strahinja/data/faks/vezbe/IVS/vezbe/v1/code/dual_mp_shmem/system/synthesis/submodules/system_mm_interconnect_0.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/strahinja/data/faks/vezbe/IVS/vezbe/v1/code/dual_mp_shmem/system/synthesis/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/strahinja/data/faks/vezbe/IVS/vezbe/v1/code/dual_mp_shmem/system/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/strahinja/data/faks/vezbe/IVS/vezbe/v1/code/dual_mp_shmem/system/synthesis/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/strahinja/data/faks/vezbe/IVS/vezbe/v1/code/dual_mp_shmem/system/synthesis/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/strahinja/data/faks/vezbe/IVS/vezbe/v1/code/dual_mp_shmem/system/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/strahinja/data/faks/vezbe/IVS/vezbe/v1/code/dual_mp_shmem/system/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/strahinja/data/faks/vezbe/IVS/vezbe/v1/code/dual_mp_shmem/system/synthesis/submodules/system_mm_interconnect_0_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/strahinja/data/faks/vezbe/IVS/vezbe/v1/code/dual_mp_shmem/system/synthesis/submodules/system_mm_interconnect_0_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/strahinja/data/faks/vezbe/IVS/vezbe/v1/code/dual_mp_shmem/system/synthesis/submodules/system_mm_interconnect_0_router_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/strahinja/data/faks/vezbe/IVS/vezbe/v1/code/dual_mp_shmem/system/synthesis/submodules/system_mm_interconnect_0_router_003.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/strahinja/data/faks/vezbe/IVS/vezbe/v1/code/dual_mp_shmem/system/synthesis/submodules/system_mm_interconnect_0_router_004.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/strahinja/data/faks/vezbe/IVS/vezbe/v1/code/dual_mp_shmem/system/synthesis/submodules/system_mm_interconnect_0_router_007.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/strahinja/data/faks/vezbe/IVS/vezbe/v1/code/dual_mp_shmem/system/synthesis/submodules/system_mm_interconnect_0_router_008.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/strahinja/data/faks/vezbe/IVS/vezbe/v1/code/dual_mp_shmem/system/synthesis/submodules/system_mm_interconnect_0_router_009.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/strahinja/data/faks/vezbe/IVS/vezbe/v1/code/dual_mp_shmem/system/synthesis/submodules/system_mm_interconnect_0_router_010.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/strahinja/data/faks/vezbe/IVS/vezbe/v1/code/dual_mp_shmem/system/synthesis/submodules/system_mm_interconnect_0_router_013.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/strahinja/data/faks/vezbe/IVS/vezbe/v1/code/dual_mp_shmem/system/synthesis/submodules/altera_merlin_traffic_limiter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/strahinja/data/faks/vezbe/IVS/vezbe/v1/code/dual_mp_shmem/system/synthesis/submodules/altera_merlin_reorder_memory.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/strahinja/data/faks/vezbe/IVS/vezbe/v1/code/dual_mp_shmem/system/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/strahinja/data/faks/vezbe/IVS/vezbe/v1/code/dual_mp_shmem/system/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/strahinja/data/faks/vezbe/IVS/vezbe/v1/code/dual_mp_shmem/system/synthesis/submodules/system_mm_interconnect_0_cmd_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/strahinja/data/faks/vezbe/IVS/vezbe/v1/code/dual_mp_shmem/system/synthesis/submodules/system_mm_interconnect_0_cmd_demux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/strahinja/data/faks/vezbe/IVS/vezbe/v1/code/dual_mp_shmem/system/synthesis/submodules/system_mm_interconnect_0_cmd_demux_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/strahinja/data/faks/vezbe/IVS/vezbe/v1/code/dual_mp_shmem/system/synthesis/submodules/system_mm_interconnect_0_cmd_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/strahinja/data/faks/vezbe/IVS/vezbe/v1/code/dual_mp_shmem/system/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/strahinja/data/faks/vezbe/IVS/vezbe/v1/code/dual_mp_shmem/system/synthesis/submodules/system_mm_interconnect_0_cmd_mux_003.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/strahinja/data/faks/vezbe/IVS/vezbe/v1/code/dual_mp_shmem/system/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/strahinja/data/faks/vezbe/IVS/vezbe/v1/code/dual_mp_shmem/system/synthesis/submodules/system_mm_interconnect_0_rsp_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/strahinja/data/faks/vezbe/IVS/vezbe/v1/code/dual_mp_shmem/system/synthesis/submodules/system_mm_interconnect_0_rsp_demux_003.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/strahinja/data/faks/vezbe/IVS/vezbe/v1/code/dual_mp_shmem/system/synthesis/submodules/system_mm_interconnect_0_rsp_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/strahinja/data/faks/vezbe/IVS/vezbe/v1/code/dual_mp_shmem/system/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/strahinja/data/faks/vezbe/IVS/vezbe/v1/code/dual_mp_shmem/system/synthesis/submodules/system_mm_interconnect_0_rsp_mux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/strahinja/data/faks/vezbe/IVS/vezbe/v1/code/dual_mp_shmem/system/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/strahinja/data/faks/vezbe/IVS/vezbe/v1/code/dual_mp_shmem/system/synthesis/submodules/system_mm_interconnect_0_rsp_mux_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/strahinja/data/faks/vezbe/IVS/vezbe/v1/code/dual_mp_shmem/system/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/strahinja/data/faks/vezbe/IVS/vezbe/v1/code/dual_mp_shmem/system/synthesis/submodules/altera_merlin_width_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/strahinja/data/faks/vezbe/IVS/vezbe/v1/code/dual_mp_shmem/system/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/strahinja/data/faks/vezbe/IVS/vezbe/v1/code/dual_mp_shmem/system/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/strahinja/data/faks/vezbe/IVS/vezbe/v1/code/dual_mp_shmem/system/synthesis/submodules/system_mm_interconnect_0_avalon_st_adapter.v"
       type="VERILOG" />
   <file
       path="/home/strahinja/data/faks/vezbe/IVS/vezbe/v1/code/dual_mp_shmem/system/synthesis/submodules/system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/strahinja/data/faks/vezbe/IVS/vezbe/v1/code/dual_mp_shmem/system/synthesis/submodules/system_mm_interconnect_0_avalon_st_adapter_003.v"
       type="VERILOG" />
   <file
       path="/home/strahinja/data/faks/vezbe/IVS/vezbe/v1/code/dual_mp_shmem/system/synthesis/submodules/system_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/strahinja/tools/intelFPGA_lite/17.0/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="/home/strahinja/tools/intelFPGA_lite/17.0/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="/home/strahinja/tools/intelFPGA_lite/17.0/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="/home/strahinja/tools/intelFPGA_lite/17.0/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="/home/strahinja/tools/intelFPGA_lite/17.0/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="/home/strahinja/tools/intelFPGA_lite/17.0/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="/home/strahinja/tools/intelFPGA_lite/17.0/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="/home/strahinja/tools/intelFPGA_lite/17.0/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/home/strahinja/tools/intelFPGA_lite/17.0/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/home/strahinja/tools/intelFPGA_lite/17.0/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/home/strahinja/tools/intelFPGA_lite/17.0/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/home/strahinja/tools/intelFPGA_lite/17.0/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/home/strahinja/tools/intelFPGA_lite/17.0/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/home/strahinja/tools/intelFPGA_lite/17.0/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/home/strahinja/tools/intelFPGA_lite/17.0/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/home/strahinja/tools/intelFPGA_lite/17.0/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/home/strahinja/tools/intelFPGA_lite/17.0/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/home/strahinja/tools/intelFPGA_lite/17.0/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
   <file
       path="/home/strahinja/tools/intelFPGA_lite/17.0/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/home/strahinja/tools/intelFPGA_lite/17.0/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/home/strahinja/tools/intelFPGA_lite/17.0/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/home/strahinja/tools/intelFPGA_lite/17.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/home/strahinja/tools/intelFPGA_lite/17.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/home/strahinja/tools/intelFPGA_lite/17.0/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/home/strahinja/tools/intelFPGA_lite/17.0/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/home/strahinja/tools/intelFPGA_lite/17.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/home/strahinja/tools/intelFPGA_lite/17.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/home/strahinja/tools/intelFPGA_lite/17.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/home/strahinja/tools/intelFPGA_lite/17.0/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
   <file
       path="/home/strahinja/tools/intelFPGA_lite/17.0/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="/home/strahinja/tools/intelFPGA_lite/17.0/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="/home/strahinja/tools/intelFPGA_lite/17.0/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="/home/strahinja/tools/intelFPGA_lite/17.0/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="system" as="mm_interconnect_0" />
  <messages>
   <message level="Debug" culprit="system">queue size: 9 starting:altera_mm_interconnect "submodules/system_mm_interconnect_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>92</b> modules, <b>315</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>92</b> modules, <b>315</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>92</b> modules, <b>315</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>92</b> modules, <b>315</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>92</b> modules, <b>315</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>92</b> modules, <b>315</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>92</b> modules, <b>315</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>92</b> modules, <b>315</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>92</b> modules, <b>315</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>92</b> modules, <b>315</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>92</b> modules, <b>315</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>92</b> modules, <b>315</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>92</b> modules, <b>315</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>92</b> modules, <b>315</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>92</b> modules, <b>315</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter.error_adapter_0">Timing: ELA:1/0.006s</message>
   <message level="Debug" culprit="avalon_st_adapter">Timing: COM:3/0.131s/0.337s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_001">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_001.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.error_adapter_0">Timing: ELA:1/0.004s</message>
   <message level="Debug" culprit="avalon_st_adapter_001">Timing: COM:3/0.012s/0.014s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_002">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_002.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_002.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_002.error_adapter_0">Timing: ELA:1/0.006s</message>
   <message level="Debug" culprit="avalon_st_adapter_002">Timing: COM:3/0.012s/0.013s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_003">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_003.clk_bridge_0">Timing: ELA:1/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_003.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_003.error_adapter_0">Timing: ELA:1/0.013s</message>
   <message level="Debug" culprit="avalon_st_adapter_003">Timing: COM:3/0.015s/0.022s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_004">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_004.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_004.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_004.error_adapter_0">Timing: ELA:1/0.005s</message>
   <message level="Debug" culprit="avalon_st_adapter_004">Timing: COM:3/0.012s/0.013s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_005">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_005.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_005.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_005.error_adapter_0">Timing: ELA:1/0.007s</message>
   <message level="Debug" culprit="avalon_st_adapter_005">Timing: COM:3/0.013s/0.016s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_006">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_006.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_006.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_006.error_adapter_0">Timing: ELA:1/0.007s</message>
   <message level="Debug" culprit="avalon_st_adapter_006">Timing: COM:3/0.017s/0.023s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_007">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_007.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_007.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_007.error_adapter_0">Timing: ELA:1/0.005s</message>
   <message level="Debug" culprit="avalon_st_adapter_007">Timing: COM:3/0.012s/0.013s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_008">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_008.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_008.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_008.error_adapter_0">Timing: ELA:1/0.006s</message>
   <message level="Debug" culprit="avalon_st_adapter_008">Timing: COM:3/0.014s/0.016s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_009">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_009.clk_bridge_0">Timing: ELA:1/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_009.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_009.error_adapter_0">Timing: ELA:1/0.006s</message>
   <message level="Debug" culprit="avalon_st_adapter_009">Timing: COM:3/0.016s/0.020s</message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalonst_AvalonStreamingTransform"><![CDATA[After transform: <b>102</b> modules, <b>345</b> connections]]></message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/system_mm_interconnect_0_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/system_mm_interconnect_0_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/system_mm_interconnect_0_router_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/system_mm_interconnect_0_router_003</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/system_mm_interconnect_0_router_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/system_mm_interconnect_0_router_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/system_mm_interconnect_0_router_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/system_mm_interconnect_0_router_007</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/system_mm_interconnect_0_router_008</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/system_mm_interconnect_0_router_009</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/system_mm_interconnect_0_router_010</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/system_mm_interconnect_0_router_009</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/system_mm_interconnect_0_router_009</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/system_mm_interconnect_0_router_013</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_traffic_limiter</b> "<b>submodules/altera_merlin_traffic_limiter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_traffic_limiter</b> "<b>submodules/altera_merlin_traffic_limiter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_traffic_limiter</b> "<b>submodules/altera_merlin_traffic_limiter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_traffic_limiter</b> "<b>submodules/altera_merlin_traffic_limiter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/system_mm_interconnect_0_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/system_mm_interconnect_0_cmd_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/system_mm_interconnect_0_cmd_demux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/system_mm_interconnect_0_cmd_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/system_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/system_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/system_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/system_mm_interconnect_0_cmd_mux_003</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/system_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/system_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/system_mm_interconnect_0_cmd_mux_003</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/system_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/system_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/system_mm_interconnect_0_cmd_mux_003</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/system_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/system_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/system_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/system_mm_interconnect_0_rsp_demux_003</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/system_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/system_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/system_mm_interconnect_0_rsp_demux_003</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/system_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/system_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/system_mm_interconnect_0_rsp_demux_003</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/system_mm_interconnect_0_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/system_mm_interconnect_0_rsp_mux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/system_mm_interconnect_0_rsp_mux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/system_mm_interconnect_0_rsp_mux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/system_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/system_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/system_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/system_mm_interconnect_0_avalon_st_adapter_003</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/system_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/system_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/system_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/system_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/system_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/system_mm_interconnect_0_avalon_st_adapter_003</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_0"><![CDATA["<b>system</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 97 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="cpu0_data_master_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>cpu0_data_master_translator</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 93 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="cpu0_jtag_uart_avalon_jtag_slave_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>cpu0_jtag_uart_avalon_jtag_slave_translator</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 83 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message level="Info" culprit="cpu0_data_master_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>cpu0_data_master_agent</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 79 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="cpu0_jtag_uart_avalon_jtag_slave_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>cpu0_jtag_uart_avalon_jtag_slave_agent</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 78 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message
       level="Info"
       culprit="cpu0_jtag_uart_avalon_jtag_slave_agent_rsp_fifo"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>cpu0_jtag_uart_avalon_jtag_slave_agent_rsp_fifo</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 59 starting:altera_merlin_router "submodules/system_mm_interconnect_0_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 58 starting:altera_merlin_router "submodules/system_mm_interconnect_0_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 57 starting:altera_merlin_router "submodules/system_mm_interconnect_0_router_002"</message>
   <message level="Info" culprit="router_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_002</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 56 starting:altera_merlin_router "submodules/system_mm_interconnect_0_router_003"</message>
   <message level="Info" culprit="router_003"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_003</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 55 starting:altera_merlin_router "submodules/system_mm_interconnect_0_router_004"</message>
   <message level="Info" culprit="router_004"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_004</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 52 starting:altera_merlin_router "submodules/system_mm_interconnect_0_router_007"</message>
   <message level="Info" culprit="router_007"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_007</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 51 starting:altera_merlin_router "submodules/system_mm_interconnect_0_router_008"</message>
   <message level="Info" culprit="router_008"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_008</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 50 starting:altera_merlin_router "submodules/system_mm_interconnect_0_router_009"</message>
   <message level="Info" culprit="router_009"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_009</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 49 starting:altera_merlin_router "submodules/system_mm_interconnect_0_router_010"</message>
   <message level="Info" culprit="router_010"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_010</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 46 starting:altera_merlin_router "submodules/system_mm_interconnect_0_router_013"</message>
   <message level="Info" culprit="router_013"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_013</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 45 starting:altera_merlin_traffic_limiter "submodules/altera_merlin_traffic_limiter"</message>
   <message level="Info" culprit="cpu0_data_master_limiter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_traffic_limiter</b> "<b>cpu0_data_master_limiter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/strahinja/data/faks/vezbe/IVS/vezbe/v1/code/dual_mp_shmem/system/synthesis/submodules/altera_avalon_sc_fifo.v</b>]]></message>
   <message level="Debug" culprit="system">queue size: 41 starting:altera_merlin_demultiplexer "submodules/system_mm_interconnect_0_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 40 starting:altera_merlin_demultiplexer "submodules/system_mm_interconnect_0_cmd_demux_001"</message>
   <message level="Info" culprit="cmd_demux_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux_001</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 39 starting:altera_merlin_demultiplexer "submodules/system_mm_interconnect_0_cmd_demux_002"</message>
   <message level="Info" culprit="cmd_demux_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux_002</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 37 starting:altera_merlin_multiplexer "submodules/system_mm_interconnect_0_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 34 starting:altera_merlin_multiplexer "submodules/system_mm_interconnect_0_cmd_mux_003"</message>
   <message level="Info" culprit="cmd_mux_003"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux_003</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/strahinja/data/faks/vezbe/IVS/vezbe/v1/code/dual_mp_shmem/system/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="system">queue size: 27 starting:altera_merlin_demultiplexer "submodules/system_mm_interconnect_0_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 24 starting:altera_merlin_demultiplexer "submodules/system_mm_interconnect_0_rsp_demux_003"</message>
   <message level="Info" culprit="rsp_demux_003"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux_003</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 17 starting:altera_merlin_multiplexer "submodules/system_mm_interconnect_0_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/strahinja/data/faks/vezbe/IVS/vezbe/v1/code/dual_mp_shmem/system/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="system">queue size: 16 starting:altera_merlin_multiplexer "submodules/system_mm_interconnect_0_rsp_mux_001"</message>
   <message level="Info" culprit="rsp_mux_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux_001</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/strahinja/data/faks/vezbe/IVS/vezbe/v1/code/dual_mp_shmem/system/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="system">queue size: 15 starting:altera_merlin_multiplexer "submodules/system_mm_interconnect_0_rsp_mux_002"</message>
   <message level="Info" culprit="rsp_mux_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux_002</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/strahinja/data/faks/vezbe/IVS/vezbe/v1/code/dual_mp_shmem/system/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="system">queue size: 13 starting:altera_merlin_width_adapter "submodules/altera_merlin_width_adapter"</message>
   <message level="Info" culprit="shared_mem_s1_cmd_width_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_width_adapter</b> "<b>shared_mem_s1_cmd_width_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/strahinja/data/faks/vezbe/IVS/vezbe/v1/code/dual_mp_shmem/system/synthesis/submodules/altera_merlin_burst_uncompressor.sv</b>]]></message>
   <message level="Debug" culprit="system">queue size: 9 starting:altera_avalon_st_adapter "submodules/system_mm_interconnect_0_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>error_adapter</b> "<b>submodules/system_mm_interconnect_0_avalon_st_adapter_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 1 starting:error_adapter "submodules/system_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 7 starting:altera_avalon_st_adapter "submodules/system_mm_interconnect_0_avalon_st_adapter_003"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter_003"><![CDATA["<b>avalon_st_adapter_003</b>" reuses <b>error_adapter</b> "<b>submodules/system_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter_003"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter_003</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 0 starting:error_adapter "submodules/system_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter_003</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_irq_mapper:17.0:AUTO_DEVICE_FAMILY=Cyclone V,IRQ_MAP=0:0,NUM_RCVRS=1,SENDER_IRQ_WIDTH=32"
   instancePathKey="system:.:irq_mapper"
   kind="altera_irq_mapper"
   version="17.0"
   name="system_irq_mapper">
  <parameter name="NUM_RCVRS" value="1" />
  <parameter name="IRQ_MAP" value="0:0" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="SENDER_IRQ_WIDTH" value="32" />
  <generatedFiles>
   <file
       path="/home/strahinja/data/faks/vezbe/IVS/vezbe/v1/code/dual_mp_shmem/system/synthesis/submodules/system_irq_mapper.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/strahinja/tools/intelFPGA_lite/17.0/ip/altera/merlin/altera_irq_mapper/altera_irq_mapper_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="system" as="irq_mapper" />
  <messages>
   <message level="Debug" culprit="system">queue size: 106 starting:altera_irq_mapper "submodules/system_irq_mapper"</message>
   <message level="Info" culprit="irq_mapper"><![CDATA["<b>system</b>" instantiated <b>altera_irq_mapper</b> "<b>irq_mapper</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_irq_mapper:17.0:AUTO_DEVICE_FAMILY=Cyclone V,IRQ_MAP=0:1,1:0,NUM_RCVRS=2,SENDER_IRQ_WIDTH=32"
   instancePathKey="system:.:irq_mapper_001"
   kind="altera_irq_mapper"
   version="17.0"
   name="system_irq_mapper_001">
  <parameter name="NUM_RCVRS" value="2" />
  <parameter name="IRQ_MAP" value="0:1,1:0" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="SENDER_IRQ_WIDTH" value="32" />
  <generatedFiles>
   <file
       path="/home/strahinja/data/faks/vezbe/IVS/vezbe/v1/code/dual_mp_shmem/system/synthesis/submodules/system_irq_mapper_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/strahinja/tools/intelFPGA_lite/17.0/ip/altera/merlin/altera_irq_mapper/altera_irq_mapper_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="system" as="irq_mapper_001" />
  <messages>
   <message level="Debug" culprit="system">queue size: 105 starting:altera_irq_mapper "submodules/system_irq_mapper_001"</message>
   <message level="Info" culprit="irq_mapper_001"><![CDATA["<b>system</b>" instantiated <b>altera_irq_mapper</b> "<b>irq_mapper_001</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_reset_controller:17.0:ADAPT_RESET_REQUEST=0,MIN_RST_ASSERTION_TIME=3,NUM_RESET_INPUTS=2,OUTPUT_RESET_SYNC_EDGES=deassert,RESET_REQUEST_PRESENT=1,RESET_REQ_EARLY_DSRT_TIME=1,RESET_REQ_WAIT_TIME=1,SYNC_DEPTH=2,USE_RESET_REQUEST_IN0=0,USE_RESET_REQUEST_IN1=0,USE_RESET_REQUEST_IN10=0,USE_RESET_REQUEST_IN11=0,USE_RESET_REQUEST_IN12=0,USE_RESET_REQUEST_IN13=0,USE_RESET_REQUEST_IN14=0,USE_RESET_REQUEST_IN15=0,USE_RESET_REQUEST_IN2=0,USE_RESET_REQUEST_IN3=0,USE_RESET_REQUEST_IN4=0,USE_RESET_REQUEST_IN5=0,USE_RESET_REQUEST_IN6=0,USE_RESET_REQUEST_IN7=0,USE_RESET_REQUEST_IN8=0,USE_RESET_REQUEST_IN9=0,USE_RESET_REQUEST_INPUT=0"
   instancePathKey="system:.:rst_controller"
   kind="altera_reset_controller"
   version="17.0"
   name="altera_reset_controller">
  <generatedFiles>
   <file
       path="/home/strahinja/data/faks/vezbe/IVS/vezbe/v1/code/dual_mp_shmem/system/synthesis/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/strahinja/data/faks/vezbe/IVS/vezbe/v1/code/dual_mp_shmem/system/synthesis/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/strahinja/data/faks/vezbe/IVS/vezbe/v1/code/dual_mp_shmem/system/synthesis/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/strahinja/tools/intelFPGA_lite/17.0/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="system"
     as="rst_controller,rst_controller_001,rst_controller_002,rst_controller,rst_controller_002" />
  <messages>
   <message level="Debug" culprit="system">queue size: 104 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>system</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_nios2_gen2_unit:17.0:bht_ramBlockType=Automatic,breakAbsoluteAddr=18464,breakOffset=32,breakSlave=None,breakSlave_derived=cpu0.debug_mem_slave,cdx_enabled=false,clockFrequency=100000000,cpuArchRev=1,cpuID=1,cpuReset=false,cpu_name=cpu,customInstSlavesSystemInfo=&lt;info/&gt;,dataAddrWidth=15,dataMasterHighPerformanceAddrWidth=1,dataMasterHighPerformanceMapParam=,dataSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;cpu0_ocm.s1&apos; start=&apos;0x2000&apos; end=&apos;0x4000&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;cpu0.debug_mem_slave&apos; start=&apos;0x4800&apos; end=&apos;0x5000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;slave name=&apos;cpu0_jtag_uart.avalon_jtag_slave&apos; start=&apos;0x5000&apos; end=&apos;0x5008&apos; type=&apos;altera_avalon_jtag_uart.avalon_jtag_slave&apos; /&gt;&lt;slave name=&apos;mutex.s1&apos; start=&apos;0x5008&apos; end=&apos;0x5010&apos; type=&apos;altera_avalon_mutex.s1&apos; /&gt;&lt;slave name=&apos;shared_mem.s1&apos; start=&apos;0x5800&apos; end=&apos;0x5C00&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;/address-map&gt;,data_master_high_performance_paddr_base=0,data_master_high_performance_paddr_top=0,data_master_paddr_base=0,data_master_paddr_top=0,dcache_bursts=false,dcache_bursts_derived=false,dcache_lineSize_derived=32,dcache_numTCDM=0,dcache_ramBlockType=Automatic,dcache_size=2048,dcache_size_derived=2048,dcache_tagramBlockType=Automatic,dcache_victim_buf_impl=ram,debug_OCIOnchipTrace=_128,debug_assignJtagInstanceID=false,debug_datatrace=false,debug_datatrigger=0,debug_debugReqSignals=false,debug_enabled=true,debug_hwbreakpoint=0,debug_insttrace=false,debug_jtagInstanceID=0,debug_offchiptrace=false,debug_onchiptrace=false,debug_traceStorage=onchip_trace,debug_traceType=none,debug_triggerArming=true,deviceFamilyName=Cyclone V,deviceFeaturesSystemInfo=ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 0 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 0 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 1 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 1 HARDCOPY 0 HAS_18_BIT_MULTS 1 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 1 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 1 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 1 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 0 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 1 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 1 HAS_DDB_FDI_SUPPORT 1 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 1 HAS_ERROR_DETECTION_SUPPORT 1 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 0 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 1 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 1 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 1 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 1 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 0 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 1 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 1 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 0 HAS_POWER_BINNING_LIMITS_DATA 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 1 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 1 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 1 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 0 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 1 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 0 HAS_VCCPD_POWER_RAIL 1 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 1 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 0 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_LOW_POWER_PART 0 IS_REVE_SILICON 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M10K_MEMORY 1 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 0 MLAB_MEMORY 1 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 0 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 1 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 1 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 1 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 SUPPORT_HIGH_SPEED_HPS 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 1 TRANSCEIVER_6G_BLOCK 1 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 1 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1,dividerType=no_div,exceptionAbsoluteAddr=8224,exceptionOffset=32,exceptionSlave=cpu0_ocm.s1,faAddrWidth=1,faSlaveMapParam=,fa_cache_line=2,fa_cache_linesize=0,flash_instruction_master_paddr_base=0,flash_instruction_master_paddr_top=0,icache_burstType=None,icache_numTCIM=0,icache_ramBlockType=Automatic,icache_size=4096,icache_tagramBlockType=Automatic,impl=Fast,instAddrWidth=15,instSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;cpu0_ocm.s1&apos; start=&apos;0x2000&apos; end=&apos;0x4000&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;cpu0.debug_mem_slave&apos; start=&apos;0x4800&apos; end=&apos;0x5000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;slave name=&apos;cpu0_jtag_uart.avalon_jtag_slave&apos; start=&apos;0x5000&apos; end=&apos;0x5008&apos; type=&apos;altera_avalon_jtag_uart.avalon_jtag_slave&apos; /&gt;&lt;/address-map&gt;,instructionMasterHighPerformanceAddrWidth=1,instructionMasterHighPerformanceMapParam=,instruction_master_high_performance_paddr_base=0,instruction_master_high_performance_paddr_top=0,instruction_master_paddr_base=0,instruction_master_paddr_top=0,internalIrqMaskSystemInfo=1,io_regionbase=0,io_regionsize=0,master_addr_map=false,mmu_TLBMissExcAbsAddr=0,mmu_TLBMissExcOffset=0,mmu_TLBMissExcSlave=None,mmu_autoAssignTlbPtrSz=true,mmu_enabled=false,mmu_processIDNumBits=8,mmu_ramBlockType=Automatic,mmu_tlbNumWays=16,mmu_tlbPtrSz=7,mmu_udtlbNumEntries=6,mmu_uitlbNumEntries=4,mpu_enabled=false,mpu_minDataRegionSize=12,mpu_minInstRegionSize=12,mpu_numOfDataRegion=8,mpu_numOfInstRegion=8,mpu_useLimit=false,mpx_enabled=false,multiplierType=mul_fast32,ocimem_ramBlockType=Automatic,ocimem_ramInit=false,regfile_ramBlockType=Automatic,register_file_por=false,resetAbsoluteAddr=8192,resetOffset=0,resetSlave=cpu0_ocm.s1,resetrequest_enabled=true,setting_HBreakTest=false,setting_HDLSimCachesCleared=true,setting_activateMonitors=true,setting_activateTestEndChecker=false,setting_activateTrace=false,setting_allow_break_inst=false,setting_alwaysEncrypt=true,setting_asic_add_scan_mode_input=false,setting_asic_enabled=false,setting_asic_synopsys_translate_on_off=false,setting_asic_third_party_synthesis=false,setting_avalonDebugPortPresent=false,setting_bhtPtrSz=8,setting_bigEndian=false,setting_bit31BypassDCache=true,setting_branchPredictionType=Dynamic,setting_breakslaveoveride=false,setting_clearXBitsLDNonBypass=true,setting_dc_ecc_present=true,setting_disableocitrace=false,setting_dtcm_ecc_present=true,setting_ecc_present=false,setting_ecc_sim_test_ports=false,setting_exportPCB=false,setting_export_large_RAMs=false,setting_exportdebuginfo=false,setting_exportvectors=false,setting_fast_register_read=false,setting_ic_ecc_present=true,setting_interruptControllerType=Internal,setting_ioregionBypassDCache=false,setting_itcm_ecc_present=true,setting_mmu_ecc_present=true,setting_oci_export_jtag_signals=false,setting_oci_version=1,setting_preciseIllegalMemAccessException=false,setting_removeRAMinit=false,setting_rf_ecc_present=true,setting_shadowRegisterSets=0,setting_showInternalSettings=false,setting_showUnpublishedSettings=false,setting_support31bitdcachebypass=true,setting_usedesignware=false,shifterType=fast_le_shift,stratix_dspblock_shift_mul=false,tightlyCoupledDataMaster0AddrWidth=1,tightlyCoupledDataMaster0MapParam=,tightlyCoupledDataMaster1AddrWidth=1,tightlyCoupledDataMaster1MapParam=,tightlyCoupledDataMaster2AddrWidth=1,tightlyCoupledDataMaster2MapParam=,tightlyCoupledDataMaster3AddrWidth=1,tightlyCoupledDataMaster3MapParam=,tightlyCoupledInstructionMaster0AddrWidth=1,tightlyCoupledInstructionMaster0MapParam=,tightlyCoupledInstructionMaster1AddrWidth=1,tightlyCoupledInstructionMaster1MapParam=,tightlyCoupledInstructionMaster2AddrWidth=1,tightlyCoupledInstructionMaster2MapParam=,tightlyCoupledInstructionMaster3AddrWidth=1,tightlyCoupledInstructionMaster3MapParam=,tightly_coupled_data_master_0_paddr_base=0,tightly_coupled_data_master_0_paddr_top=0,tightly_coupled_data_master_1_paddr_base=0,tightly_coupled_data_master_1_paddr_top=0,tightly_coupled_data_master_2_paddr_base=0,tightly_coupled_data_master_2_paddr_top=0,tightly_coupled_data_master_3_paddr_base=0,tightly_coupled_data_master_3_paddr_top=0,tightly_coupled_instruction_master_0_paddr_base=0,tightly_coupled_instruction_master_0_paddr_top=0,tightly_coupled_instruction_master_1_paddr_base=0,tightly_coupled_instruction_master_1_paddr_top=0,tightly_coupled_instruction_master_2_paddr_base=0,tightly_coupled_instruction_master_2_paddr_top=0,tightly_coupled_instruction_master_3_paddr_base=0,tightly_coupled_instruction_master_3_paddr_top=0,tmr_enabled=false,tracefilename=,translate_off= &quot;synthesis translate_off&quot; ,translate_on= &quot;synthesis translate_on&quot;  ,userDefinedSettings="
   instancePathKey="system:.:cpu0:.:cpu"
   kind="altera_nios2_gen2_unit"
   version="17.0"
   name="system_cpu0_cpu">
  <parameter name="icache_burstType" value="None" />
  <parameter name="setting_oci_version" value="1" />
  <parameter name="mpx_enabled" value="false" />
  <parameter name="ocimem_ramBlockType" value="Automatic" />
  <parameter name="dcache_victim_buf_impl" value="ram" />
  <parameter name="setting_exportPCB" value="false" />
  <parameter name="setting_ic_ecc_present" value="true" />
  <parameter name="dcache_size_derived" value="2048" />
  <parameter name="mmu_udtlbNumEntries" value="6" />
  <parameter name="tightly_coupled_instruction_master_3_paddr_top" value="0" />
  <parameter
     name="deviceFeaturesSystemInfo"
     value="ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 0 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 0 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 1 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 1 HARDCOPY 0 HAS_18_BIT_MULTS 1 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 1 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 1 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 1 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 0 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 1 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 1 HAS_DDB_FDI_SUPPORT 1 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 1 HAS_ERROR_DETECTION_SUPPORT 1 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 0 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 1 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 1 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 1 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 1 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 0 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 1 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 1 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 0 HAS_POWER_BINNING_LIMITS_DATA 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 1 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 1 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 1 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 0 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 1 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 0 HAS_VCCPD_POWER_RAIL 1 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 1 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 0 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_LOW_POWER_PART 0 IS_REVE_SILICON 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M10K_MEMORY 1 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 0 MLAB_MEMORY 1 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 0 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 1 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 1 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 1 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 SUPPORT_HIGH_SPEED_HPS 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 1 TRANSCEIVER_6G_BLOCK 1 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 1 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1" />
  <parameter name="bht_ramBlockType" value="Automatic" />
  <parameter name="instruction_master_high_performance_paddr_base" value="0" />
  <parameter name="mmu_TLBMissExcSlave" value="None" />
  <parameter name="impl" value="Fast" />
  <parameter name="regfile_ramBlockType" value="Automatic" />
  <parameter name="dcache_size" value="2048" />
  <parameter name="tightly_coupled_data_master_0_paddr_top" value="0" />
  <parameter name="breakOffset" value="32" />
  <parameter name="breakSlave" value="None" />
  <parameter name="setting_branchPredictionType" value="Dynamic" />
  <parameter name="exceptionOffset" value="32" />
  <parameter name="flash_instruction_master_paddr_top" value="0" />
  <parameter name="tightlyCoupledDataMaster0MapParam" value="" />
  <parameter name="cpu_name" value="cpu" />
  <parameter name="tightlyCoupledInstructionMaster1MapParam" value="" />
  <parameter name="breakAbsoluteAddr" value="18464" />
  <parameter name="setting_activateTrace" value="false" />
  <parameter name="debug_offchiptrace" value="false" />
  <parameter name="setting_avalonDebugPortPresent" value="false" />
  <parameter name="dcache_numTCDM" value="0" />
  <parameter name="setting_ecc_sim_test_ports" value="false" />
  <parameter name="tightlyCoupledInstructionMaster0AddrWidth" value="1" />
  <parameter name="setting_showUnpublishedSettings" value="false" />
  <parameter name="tightly_coupled_data_master_2_paddr_base" value="0" />
  <parameter name="debug_debugReqSignals" value="false" />
  <parameter name="master_addr_map" value="false" />
  <parameter name="tightly_coupled_instruction_master_2_paddr_base" value="0" />
  <parameter name="mmu_processIDNumBits" value="8" />
  <parameter name="tightlyCoupledDataMaster3AddrWidth" value="1" />
  <parameter name="debug_onchiptrace" value="false" />
  <parameter name="setting_rf_ecc_present" value="true" />
  <parameter name="resetAbsoluteAddr" value="8192" />
  <parameter name="tightly_coupled_data_master_1_paddr_top" value="0" />
  <parameter name="ocimem_ramInit" value="false" />
  <parameter name="internalIrqMaskSystemInfo" value="1" />
  <parameter name="instruction_master_paddr_top" value="0" />
  <parameter name="cpuArchRev" value="1" />
  <parameter name="setting_dtcm_ecc_present" value="true" />
  <parameter name="exceptionAbsoluteAddr" value="8224" />
  <parameter name="setting_interruptControllerType" value="Internal" />
  <parameter name="dcache_tagramBlockType" value="Automatic" />
  <parameter name="debug_insttrace" value="false" />
  <parameter name="icache_size" value="4096" />
  <parameter name="setting_itcm_ecc_present" value="true" />
  <parameter name="tightly_coupled_instruction_master_0_paddr_base" value="0" />
  <parameter
     name="dataSlaveMapParam"
     value="&lt;address-map&gt;&lt;slave name=&apos;cpu0_ocm.s1&apos; start=&apos;0x2000&apos; end=&apos;0x4000&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;cpu0.debug_mem_slave&apos; start=&apos;0x4800&apos; end=&apos;0x5000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;slave name=&apos;cpu0_jtag_uart.avalon_jtag_slave&apos; start=&apos;0x5000&apos; end=&apos;0x5008&apos; type=&apos;altera_avalon_jtag_uart.avalon_jtag_slave&apos; /&gt;&lt;slave name=&apos;mutex.s1&apos; start=&apos;0x5008&apos; end=&apos;0x5010&apos; type=&apos;altera_avalon_mutex.s1&apos; /&gt;&lt;slave name=&apos;shared_mem.s1&apos; start=&apos;0x5800&apos; end=&apos;0x5C00&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;/address-map&gt;" />
  <parameter name="mpu_enabled" value="false" />
  <parameter name="setting_ecc_present" value="false" />
  <parameter name="mmu_TLBMissExcAbsAddr" value="0" />
  <parameter name="mpu_useLimit" value="false" />
  <parameter name="stratix_dspblock_shift_mul" value="false" />
  <parameter name="icache_numTCIM" value="0" />
  <parameter name="setting_usedesignware" value="false" />
  <parameter name="tightlyCoupledDataMaster3MapParam" value="" />
  <parameter name="instruction_master_high_performance_paddr_top" value="0" />
  <parameter name="setting_ioregionBypassDCache" value="false" />
  <parameter name="mmu_TLBMissExcOffset" value="0" />
  <parameter name="mmu_enabled" value="false" />
  <parameter name="mmu_uitlbNumEntries" value="4" />
  <parameter name="register_file_por" value="false" />
  <parameter name="faAddrWidth" value="1" />
  <parameter name="tightlyCoupledInstructionMaster2MapParam" value="" />
  <parameter name="tightly_coupled_data_master_3_paddr_top" value="0" />
  <parameter name="tightlyCoupledDataMaster1AddrWidth" value="1" />
  <parameter name="setting_activateTestEndChecker" value="false" />
  <parameter name="cpuID" value="1" />
  <parameter name="resetrequest_enabled" value="true" />
  <parameter name="setting_asic_enabled" value="false" />
  <parameter name="exceptionSlave" value="cpu0_ocm.s1" />
  <parameter name="setting_HDLSimCachesCleared" value="true" />
  <parameter name="debug_triggerArming" value="true" />
  <parameter name="debug_OCIOnchipTrace" value="_128" />
  <parameter name="dataAddrWidth" value="15" />
  <parameter name="setting_bit31BypassDCache" value="true" />
  <parameter name="instAddrWidth" value="15" />
  <parameter name="setting_asic_add_scan_mode_input" value="false" />
  <parameter name="tightly_coupled_instruction_master_1_paddr_top" value="0" />
  <parameter name="io_regionbase" value="0" />
  <parameter name="setting_shadowRegisterSets" value="0" />
  <parameter name="icache_ramBlockType" value="Automatic" />
  <parameter name="data_master_paddr_top" value="0" />
  <parameter name="translate_on" value=" &quot;synthesis translate_on&quot;  " />
  <parameter name="faSlaveMapParam" value="" />
  <parameter name="setting_clearXBitsLDNonBypass" value="true" />
  <parameter name="tightly_coupled_instruction_master_1_paddr_base" value="0" />
  <parameter name="tightlyCoupledDataMaster0AddrWidth" value="1" />
  <parameter name="mmu_autoAssignTlbPtrSz" value="true" />
  <parameter name="fa_cache_line" value="2" />
  <parameter name="debug_assignJtagInstanceID" value="false" />
  <parameter name="instruction_master_paddr_base" value="0" />
  <parameter name="userDefinedSettings" value="" />
  <parameter name="clockFrequency" value="100000000" />
  <parameter name="setting_activateMonitors" value="true" />
  <parameter name="resetOffset" value="0" />
  <parameter name="dcache_ramBlockType" value="Automatic" />
  <parameter name="dataMasterHighPerformanceAddrWidth" value="1" />
  <parameter name="tightlyCoupledDataMaster2MapParam" value="" />
  <parameter name="tightlyCoupledInstructionMaster2AddrWidth" value="1" />
  <parameter name="tightly_coupled_instruction_master_0_paddr_top" value="0" />
  <parameter name="setting_allow_break_inst" value="false" />
  <parameter name="setting_asic_third_party_synthesis" value="false" />
  <parameter name="io_regionsize" value="0" />
  <parameter name="mpu_minInstRegionSize" value="12" />
  <parameter name="tightly_coupled_data_master_3_paddr_base" value="0" />
  <parameter name="translate_off" value=" &quot;synthesis translate_off&quot; " />
  <parameter name="mpu_numOfInstRegion" value="8" />
  <parameter name="flash_instruction_master_paddr_base" value="0" />
  <parameter name="setting_exportdebuginfo" value="false" />
  <parameter name="mmu_tlbPtrSz" value="7" />
  <parameter name="cpuReset" value="false" />
  <parameter name="resetSlave" value="cpu0_ocm.s1" />
  <parameter name="dcache_bursts_derived" value="false" />
  <parameter name="multiplierType" value="mul_fast32" />
  <parameter name="setting_removeRAMinit" value="false" />
  <parameter name="icache_tagramBlockType" value="Automatic" />
  <parameter name="debug_traceStorage" value="onchip_trace" />
  <parameter name="setting_preciseIllegalMemAccessException" value="false" />
  <parameter name="fa_cache_linesize" value="0" />
  <parameter name="setting_mmu_ecc_present" value="true" />
  <parameter name="debug_datatrace" value="false" />
  <parameter name="setting_HBreakTest" value="false" />
  <parameter name="debug_hwbreakpoint" value="0" />
  <parameter name="tightlyCoupledInstructionMaster3MapParam" value="" />
  <parameter name="dataMasterHighPerformanceMapParam" value="" />
  <parameter name="tightly_coupled_data_master_2_paddr_top" value="0" />
  <parameter name="setting_disableocitrace" value="false" />
  <parameter name="setting_bigEndian" value="false" />
  <parameter name="mpu_minDataRegionSize" value="12" />
  <parameter name="tightly_coupled_data_master_1_paddr_base" value="0" />
  <parameter name="tightlyCoupledInstructionMaster1AddrWidth" value="1" />
  <parameter name="debug_jtagInstanceID" value="0" />
  <parameter name="setting_showInternalSettings" value="false" />
  <parameter name="setting_breakslaveoveride" value="false" />
  <parameter name="debug_traceType" value="none" />
  <parameter name="instructionMasterHighPerformanceMapParam" value="" />
  <parameter name="tightly_coupled_instruction_master_2_paddr_top" value="0" />
  <parameter name="setting_alwaysEncrypt" value="true" />
  <parameter name="setting_oci_export_jtag_signals" value="false" />
  <parameter name="tightly_coupled_instruction_master_3_paddr_base" value="0" />
  <parameter name="data_master_high_performance_paddr_top" value="0" />
  <parameter name="dcache_lineSize_derived" value="32" />
  <parameter name="deviceFamilyName" value="Cyclone V" />
  <parameter name="debug_datatrigger" value="0" />
  <parameter name="tightlyCoupledDataMaster2AddrWidth" value="1" />
  <parameter name="debug_enabled" value="true" />
  <parameter name="setting_export_large_RAMs" value="false" />
  <parameter name="tightlyCoupledDataMaster1MapParam" value="" />
  <parameter name="setting_dc_ecc_present" value="true" />
  <parameter name="setting_support31bitdcachebypass" value="true" />
  <parameter
     name="instSlaveMapParam"
     value="&lt;address-map&gt;&lt;slave name=&apos;cpu0_ocm.s1&apos; start=&apos;0x2000&apos; end=&apos;0x4000&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;cpu0.debug_mem_slave&apos; start=&apos;0x4800&apos; end=&apos;0x5000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;slave name=&apos;cpu0_jtag_uart.avalon_jtag_slave&apos; start=&apos;0x5000&apos; end=&apos;0x5008&apos; type=&apos;altera_avalon_jtag_uart.avalon_jtag_slave&apos; /&gt;&lt;/address-map&gt;" />
  <parameter name="dividerType" value="no_div" />
  <parameter name="setting_bhtPtrSz" value="8" />
  <parameter name="setting_exportvectors" value="false" />
  <parameter name="tmr_enabled" value="false" />
  <parameter name="data_master_paddr_base" value="0" />
  <parameter name="breakSlave_derived" value="cpu0.debug_mem_slave" />
  <parameter name="tightlyCoupledInstructionMaster3AddrWidth" value="1" />
  <parameter name="mpu_numOfDataRegion" value="8" />
  <parameter name="tightly_coupled_data_master_0_paddr_base" value="0" />
  <parameter name="mmu_ramBlockType" value="Automatic" />
  <parameter name="data_master_high_performance_paddr_base" value="0" />
  <parameter name="cdx_enabled" value="false" />
  <parameter name="customInstSlavesSystemInfo" value="&lt;info/&gt;" />
  <parameter name="tightlyCoupledInstructionMaster0MapParam" value="" />
  <parameter name="dcache_bursts" value="false" />
  <parameter name="tracefilename" value="" />
  <parameter name="instructionMasterHighPerformanceAddrWidth" value="1" />
  <parameter name="setting_asic_synopsys_translate_on_off" value="false" />
  <parameter name="setting_fast_register_read" value="false" />
  <parameter name="mmu_tlbNumWays" value="16" />
  <parameter name="shifterType" value="fast_le_shift" />
  <generatedFiles>
   <file
       path="/home/strahinja/data/faks/vezbe/IVS/vezbe/v1/code/dual_mp_shmem/system/synthesis/submodules/system_cpu0_cpu_dc_tag_ram.mif"
       type="MIF"
       attributes="" />
   <file
       path="/home/strahinja/data/faks/vezbe/IVS/vezbe/v1/code/dual_mp_shmem/system/synthesis/submodules/system_cpu0_cpu_rf_ram_b.mif"
       type="MIF"
       attributes="" />
   <file
       path="/home/strahinja/data/faks/vezbe/IVS/vezbe/v1/code/dual_mp_shmem/system/synthesis/submodules/system_cpu0_cpu_ic_tag_ram.mif"
       type="MIF"
       attributes="" />
   <file
       path="/home/strahinja/data/faks/vezbe/IVS/vezbe/v1/code/dual_mp_shmem/system/synthesis/submodules/system_cpu0_cpu.sdc"
       type="SDC"
       attributes="" />
   <file
       path="/home/strahinja/data/faks/vezbe/IVS/vezbe/v1/code/dual_mp_shmem/system/synthesis/submodules/system_cpu0_cpu_rf_ram_a.mif"
       type="MIF"
       attributes="" />
   <file
       path="/home/strahinja/data/faks/vezbe/IVS/vezbe/v1/code/dual_mp_shmem/system/synthesis/submodules/system_cpu0_cpu_mult_cell.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/strahinja/data/faks/vezbe/IVS/vezbe/v1/code/dual_mp_shmem/system/synthesis/submodules/system_cpu0_cpu.v"
       type="VERILOG_ENCRYPT"
       attributes="" />
   <file
       path="/home/strahinja/data/faks/vezbe/IVS/vezbe/v1/code/dual_mp_shmem/system/synthesis/submodules/system_cpu0_cpu_debug_slave_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/strahinja/data/faks/vezbe/IVS/vezbe/v1/code/dual_mp_shmem/system/synthesis/submodules/system_cpu0_cpu_test_bench.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/strahinja/data/faks/vezbe/IVS/vezbe/v1/code/dual_mp_shmem/system/synthesis/submodules/system_cpu0_cpu_ociram_default_contents.mif"
       type="MIF"
       attributes="" />
   <file
       path="/home/strahinja/data/faks/vezbe/IVS/vezbe/v1/code/dual_mp_shmem/system/synthesis/submodules/system_cpu0_cpu_bht_ram.mif"
       type="MIF"
       attributes="" />
   <file
       path="/home/strahinja/data/faks/vezbe/IVS/vezbe/v1/code/dual_mp_shmem/system/synthesis/submodules/system_cpu0_cpu_debug_slave_sysclk.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/strahinja/data/faks/vezbe/IVS/vezbe/v1/code/dual_mp_shmem/system/synthesis/submodules/system_cpu0_cpu_debug_slave_tck.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/strahinja/data/faks/vezbe/IVS/vezbe/v1/code/dual_mp_shmem/system/synthesis/submodules/system_cpu0_cpu.ocp"
       type="OTHER"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/strahinja/tools/intelFPGA_lite/17.0/ip/altera/nios2_ip/altera_nios2_gen2/altera_nios2_unit_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="system_cpu0" as="cpu" />
  <messages>
   <message level="Debug" culprit="system">queue size: 99 starting:altera_nios2_gen2_unit "submodules/system_cpu0_cpu"</message>
   <message level="Info" culprit="cpu">Starting RTL generation for module 'system_cpu0_cpu'</message>
   <message level="Info" culprit="cpu">  Generation command is [exec /home/strahinja/tools/intelFPGA_lite/17.0/quartus/linux64//eperlcmd -I /home/strahinja/tools/intelFPGA_lite/17.0/quartus/linux64//perl/lib -I /home/strahinja/tools/intelFPGA_lite/17.0/quartus/sopc_builder/bin/europa -I /home/strahinja/tools/intelFPGA_lite/17.0/quartus/sopc_builder/bin/perl_lib -I /home/strahinja/tools/intelFPGA_lite/17.0/quartus/sopc_builder/bin -I /home/strahinja/tools/intelFPGA_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I /home/strahinja/tools/intelFPGA_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I /home/strahinja/tools/intelFPGA_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I /home/strahinja/tools/intelFPGA_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- /home/strahinja/tools/intelFPGA_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=system_cpu0_cpu --dir=/tmp/alt7480_9062133702958248901.dir/0053_cpu_gen/ --quartus_bindir=/home/strahinja/tools/intelFPGA_lite/17.0/quartus/linux64/ --verilog --config=/tmp/alt7480_9062133702958248901.dir/0053_cpu_gen//system_cpu0_cpu_processor_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="cpu"># 2017.11.10 02:23:41 (*) Starting Nios II generation</message>
   <message level="Info" culprit="cpu"># 2017.11.10 02:23:41 (*)   Checking for plaintext license.</message>
   <message level="Info" culprit="cpu"># 2017.11.10 02:23:41 (*)   Plaintext license not found.</message>
   <message level="Info" culprit="cpu"># 2017.11.10 02:23:41 (*)   Checking for encrypted license (non-evaluation).</message>
   <message level="Info" culprit="cpu"># 2017.11.10 02:23:42 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)</message>
   <message level="Info" culprit="cpu"># 2017.11.10 02:23:42 (*)   Elaborating CPU configuration settings</message>
   <message level="Info" culprit="cpu"># 2017.11.10 02:23:42 (*)   Creating all objects for CPU</message>
   <message level="Info" culprit="cpu"># 2017.11.10 02:23:42 (*)     Testbench</message>
   <message level="Info" culprit="cpu"># 2017.11.10 02:23:43 (*)     Instruction decoding</message>
   <message level="Info" culprit="cpu"># 2017.11.10 02:23:43 (*)       Instruction fields</message>
   <message level="Info" culprit="cpu"># 2017.11.10 02:23:43 (*)       Instruction decodes</message>
   <message level="Info" culprit="cpu"># 2017.11.10 02:23:43 (*)       Signals for RTL simulation waveforms</message>
   <message level="Info" culprit="cpu"># 2017.11.10 02:23:43 (*)       Instruction controls</message>
   <message level="Info" culprit="cpu"># 2017.11.10 02:23:43 (*)     Pipeline frontend</message>
   <message level="Info" culprit="cpu"># 2017.11.10 02:23:44 (*)     Pipeline backend</message>
   <message level="Info" culprit="cpu"># 2017.11.10 02:23:46 (*)   Generating RTL from CPU objects</message>
   <message level="Info" culprit="cpu"># 2017.11.10 02:23:49 (*)   Creating encrypted RTL</message>
   <message level="Info" culprit="cpu"># 2017.11.10 02:23:50 (*) Done Nios II generation</message>
   <message level="Info" culprit="cpu">Done RTL generation for module 'system_cpu0_cpu'</message>
   <message level="Info" culprit="cpu"><![CDATA["<b>cpu0</b>" instantiated <b>altera_nios2_gen2_unit</b> "<b>cpu</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_nios2_gen2_unit:17.0:bht_ramBlockType=Automatic,breakAbsoluteAddr=18464,breakOffset=32,breakSlave=None,breakSlave_derived=cpu1.debug_mem_slave,cdx_enabled=false,clockFrequency=100000000,cpuArchRev=1,cpuID=2,cpuReset=false,cpu_name=cpu,customInstSlavesSystemInfo=&lt;info/&gt;,dataAddrWidth=15,dataMasterHighPerformanceAddrWidth=1,dataMasterHighPerformanceMapParam=,dataSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;datagen.bus&apos; start=&apos;0x1C00&apos; end=&apos;0x2000&apos; type=&apos;data_gen.bus&apos; /&gt;&lt;slave name=&apos;cpu1_ocm.s1&apos; start=&apos;0x2000&apos; end=&apos;0x4000&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;cpu1.debug_mem_slave&apos; start=&apos;0x4800&apos; end=&apos;0x5000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;slave name=&apos;cpu1_jtag_uart.avalon_jtag_slave&apos; start=&apos;0x5000&apos; end=&apos;0x5008&apos; type=&apos;altera_avalon_jtag_uart.avalon_jtag_slave&apos; /&gt;&lt;slave name=&apos;mutex.s1&apos; start=&apos;0x5008&apos; end=&apos;0x5010&apos; type=&apos;altera_avalon_mutex.s1&apos; /&gt;&lt;slave name=&apos;shared_mem.s2&apos; start=&apos;0x5800&apos; end=&apos;0x5C00&apos; type=&apos;altera_avalon_onchip_memory2.s2&apos; /&gt;&lt;/address-map&gt;,data_master_high_performance_paddr_base=0,data_master_high_performance_paddr_top=0,data_master_paddr_base=0,data_master_paddr_top=0,dcache_bursts=false,dcache_bursts_derived=false,dcache_lineSize_derived=32,dcache_numTCDM=0,dcache_ramBlockType=Automatic,dcache_size=2048,dcache_size_derived=2048,dcache_tagramBlockType=Automatic,dcache_victim_buf_impl=ram,debug_OCIOnchipTrace=_128,debug_assignJtagInstanceID=false,debug_datatrace=false,debug_datatrigger=0,debug_debugReqSignals=false,debug_enabled=true,debug_hwbreakpoint=0,debug_insttrace=false,debug_jtagInstanceID=0,debug_offchiptrace=false,debug_onchiptrace=false,debug_traceStorage=onchip_trace,debug_traceType=none,debug_triggerArming=true,deviceFamilyName=Cyclone V,deviceFeaturesSystemInfo=ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 0 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 0 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 1 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 1 HARDCOPY 0 HAS_18_BIT_MULTS 1 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 1 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 1 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 1 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 0 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 1 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 1 HAS_DDB_FDI_SUPPORT 1 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 1 HAS_ERROR_DETECTION_SUPPORT 1 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 0 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 1 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 1 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 1 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 1 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 0 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 1 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 1 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 0 HAS_POWER_BINNING_LIMITS_DATA 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 1 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 1 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 1 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 0 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 1 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 0 HAS_VCCPD_POWER_RAIL 1 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 1 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 0 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_LOW_POWER_PART 0 IS_REVE_SILICON 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M10K_MEMORY 1 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 0 MLAB_MEMORY 1 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 0 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 1 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 1 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 1 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 SUPPORT_HIGH_SPEED_HPS 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 1 TRANSCEIVER_6G_BLOCK 1 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 1 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1,dividerType=no_div,exceptionAbsoluteAddr=8224,exceptionOffset=32,exceptionSlave=cpu1_ocm.s1,faAddrWidth=1,faSlaveMapParam=,fa_cache_line=2,fa_cache_linesize=0,flash_instruction_master_paddr_base=0,flash_instruction_master_paddr_top=0,icache_burstType=None,icache_numTCIM=0,icache_ramBlockType=Automatic,icache_size=4096,icache_tagramBlockType=Automatic,impl=Fast,instAddrWidth=15,instSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;cpu1_ocm.s1&apos; start=&apos;0x2000&apos; end=&apos;0x4000&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;cpu1.debug_mem_slave&apos; start=&apos;0x4800&apos; end=&apos;0x5000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;slave name=&apos;cpu1_jtag_uart.avalon_jtag_slave&apos; start=&apos;0x5000&apos; end=&apos;0x5008&apos; type=&apos;altera_avalon_jtag_uart.avalon_jtag_slave&apos; /&gt;&lt;/address-map&gt;,instructionMasterHighPerformanceAddrWidth=1,instructionMasterHighPerformanceMapParam=,instruction_master_high_performance_paddr_base=0,instruction_master_high_performance_paddr_top=0,instruction_master_paddr_base=0,instruction_master_paddr_top=0,internalIrqMaskSystemInfo=3,io_regionbase=0,io_regionsize=0,master_addr_map=false,mmu_TLBMissExcAbsAddr=0,mmu_TLBMissExcOffset=0,mmu_TLBMissExcSlave=None,mmu_autoAssignTlbPtrSz=true,mmu_enabled=false,mmu_processIDNumBits=8,mmu_ramBlockType=Automatic,mmu_tlbNumWays=16,mmu_tlbPtrSz=7,mmu_udtlbNumEntries=6,mmu_uitlbNumEntries=4,mpu_enabled=false,mpu_minDataRegionSize=12,mpu_minInstRegionSize=12,mpu_numOfDataRegion=8,mpu_numOfInstRegion=8,mpu_useLimit=false,mpx_enabled=false,multiplierType=mul_fast32,ocimem_ramBlockType=Automatic,ocimem_ramInit=false,regfile_ramBlockType=Automatic,register_file_por=false,resetAbsoluteAddr=8192,resetOffset=0,resetSlave=cpu1_ocm.s1,resetrequest_enabled=true,setting_HBreakTest=false,setting_HDLSimCachesCleared=true,setting_activateMonitors=true,setting_activateTestEndChecker=false,setting_activateTrace=false,setting_allow_break_inst=false,setting_alwaysEncrypt=true,setting_asic_add_scan_mode_input=false,setting_asic_enabled=false,setting_asic_synopsys_translate_on_off=false,setting_asic_third_party_synthesis=false,setting_avalonDebugPortPresent=false,setting_bhtPtrSz=8,setting_bigEndian=false,setting_bit31BypassDCache=true,setting_branchPredictionType=Dynamic,setting_breakslaveoveride=false,setting_clearXBitsLDNonBypass=true,setting_dc_ecc_present=true,setting_disableocitrace=false,setting_dtcm_ecc_present=true,setting_ecc_present=false,setting_ecc_sim_test_ports=false,setting_exportPCB=false,setting_export_large_RAMs=false,setting_exportdebuginfo=false,setting_exportvectors=false,setting_fast_register_read=false,setting_ic_ecc_present=true,setting_interruptControllerType=Internal,setting_ioregionBypassDCache=false,setting_itcm_ecc_present=true,setting_mmu_ecc_present=true,setting_oci_export_jtag_signals=false,setting_oci_version=1,setting_preciseIllegalMemAccessException=false,setting_removeRAMinit=false,setting_rf_ecc_present=true,setting_shadowRegisterSets=0,setting_showInternalSettings=false,setting_showUnpublishedSettings=false,setting_support31bitdcachebypass=true,setting_usedesignware=false,shifterType=fast_le_shift,stratix_dspblock_shift_mul=false,tightlyCoupledDataMaster0AddrWidth=1,tightlyCoupledDataMaster0MapParam=,tightlyCoupledDataMaster1AddrWidth=1,tightlyCoupledDataMaster1MapParam=,tightlyCoupledDataMaster2AddrWidth=1,tightlyCoupledDataMaster2MapParam=,tightlyCoupledDataMaster3AddrWidth=1,tightlyCoupledDataMaster3MapParam=,tightlyCoupledInstructionMaster0AddrWidth=1,tightlyCoupledInstructionMaster0MapParam=,tightlyCoupledInstructionMaster1AddrWidth=1,tightlyCoupledInstructionMaster1MapParam=,tightlyCoupledInstructionMaster2AddrWidth=1,tightlyCoupledInstructionMaster2MapParam=,tightlyCoupledInstructionMaster3AddrWidth=1,tightlyCoupledInstructionMaster3MapParam=,tightly_coupled_data_master_0_paddr_base=0,tightly_coupled_data_master_0_paddr_top=0,tightly_coupled_data_master_1_paddr_base=0,tightly_coupled_data_master_1_paddr_top=0,tightly_coupled_data_master_2_paddr_base=0,tightly_coupled_data_master_2_paddr_top=0,tightly_coupled_data_master_3_paddr_base=0,tightly_coupled_data_master_3_paddr_top=0,tightly_coupled_instruction_master_0_paddr_base=0,tightly_coupled_instruction_master_0_paddr_top=0,tightly_coupled_instruction_master_1_paddr_base=0,tightly_coupled_instruction_master_1_paddr_top=0,tightly_coupled_instruction_master_2_paddr_base=0,tightly_coupled_instruction_master_2_paddr_top=0,tightly_coupled_instruction_master_3_paddr_base=0,tightly_coupled_instruction_master_3_paddr_top=0,tmr_enabled=false,tracefilename=,translate_off= &quot;synthesis translate_off&quot; ,translate_on= &quot;synthesis translate_on&quot;  ,userDefinedSettings="
   instancePathKey="system:.:cpu1:.:cpu"
   kind="altera_nios2_gen2_unit"
   version="17.0"
   name="system_cpu1_cpu">
  <parameter name="icache_burstType" value="None" />
  <parameter name="setting_oci_version" value="1" />
  <parameter name="mpx_enabled" value="false" />
  <parameter name="ocimem_ramBlockType" value="Automatic" />
  <parameter name="dcache_victim_buf_impl" value="ram" />
  <parameter name="setting_exportPCB" value="false" />
  <parameter name="setting_ic_ecc_present" value="true" />
  <parameter name="dcache_size_derived" value="2048" />
  <parameter name="mmu_udtlbNumEntries" value="6" />
  <parameter name="tightly_coupled_instruction_master_3_paddr_top" value="0" />
  <parameter
     name="deviceFeaturesSystemInfo"
     value="ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 0 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 0 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 1 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 1 HARDCOPY 0 HAS_18_BIT_MULTS 1 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 1 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 1 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 1 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 0 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 1 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 1 HAS_DDB_FDI_SUPPORT 1 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 1 HAS_ERROR_DETECTION_SUPPORT 1 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 0 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 1 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 1 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 1 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 1 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 0 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 1 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 1 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 0 HAS_POWER_BINNING_LIMITS_DATA 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 1 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 1 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 1 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 0 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 1 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 0 HAS_VCCPD_POWER_RAIL 1 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 1 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 0 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_LOW_POWER_PART 0 IS_REVE_SILICON 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M10K_MEMORY 1 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 0 MLAB_MEMORY 1 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 0 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 1 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 1 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 1 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 SUPPORT_HIGH_SPEED_HPS 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 1 TRANSCEIVER_6G_BLOCK 1 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 1 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1" />
  <parameter name="bht_ramBlockType" value="Automatic" />
  <parameter name="instruction_master_high_performance_paddr_base" value="0" />
  <parameter name="mmu_TLBMissExcSlave" value="None" />
  <parameter name="impl" value="Fast" />
  <parameter name="regfile_ramBlockType" value="Automatic" />
  <parameter name="dcache_size" value="2048" />
  <parameter name="tightly_coupled_data_master_0_paddr_top" value="0" />
  <parameter name="breakOffset" value="32" />
  <parameter name="breakSlave" value="None" />
  <parameter name="setting_branchPredictionType" value="Dynamic" />
  <parameter name="exceptionOffset" value="32" />
  <parameter name="flash_instruction_master_paddr_top" value="0" />
  <parameter name="tightlyCoupledDataMaster0MapParam" value="" />
  <parameter name="cpu_name" value="cpu" />
  <parameter name="tightlyCoupledInstructionMaster1MapParam" value="" />
  <parameter name="breakAbsoluteAddr" value="18464" />
  <parameter name="setting_activateTrace" value="false" />
  <parameter name="debug_offchiptrace" value="false" />
  <parameter name="setting_avalonDebugPortPresent" value="false" />
  <parameter name="dcache_numTCDM" value="0" />
  <parameter name="setting_ecc_sim_test_ports" value="false" />
  <parameter name="tightlyCoupledInstructionMaster0AddrWidth" value="1" />
  <parameter name="setting_showUnpublishedSettings" value="false" />
  <parameter name="tightly_coupled_data_master_2_paddr_base" value="0" />
  <parameter name="debug_debugReqSignals" value="false" />
  <parameter name="master_addr_map" value="false" />
  <parameter name="tightly_coupled_instruction_master_2_paddr_base" value="0" />
  <parameter name="mmu_processIDNumBits" value="8" />
  <parameter name="tightlyCoupledDataMaster3AddrWidth" value="1" />
  <parameter name="debug_onchiptrace" value="false" />
  <parameter name="setting_rf_ecc_present" value="true" />
  <parameter name="resetAbsoluteAddr" value="8192" />
  <parameter name="tightly_coupled_data_master_1_paddr_top" value="0" />
  <parameter name="ocimem_ramInit" value="false" />
  <parameter name="internalIrqMaskSystemInfo" value="3" />
  <parameter name="instruction_master_paddr_top" value="0" />
  <parameter name="cpuArchRev" value="1" />
  <parameter name="setting_dtcm_ecc_present" value="true" />
  <parameter name="exceptionAbsoluteAddr" value="8224" />
  <parameter name="setting_interruptControllerType" value="Internal" />
  <parameter name="dcache_tagramBlockType" value="Automatic" />
  <parameter name="debug_insttrace" value="false" />
  <parameter name="icache_size" value="4096" />
  <parameter name="setting_itcm_ecc_present" value="true" />
  <parameter name="tightly_coupled_instruction_master_0_paddr_base" value="0" />
  <parameter
     name="dataSlaveMapParam"
     value="&lt;address-map&gt;&lt;slave name=&apos;datagen.bus&apos; start=&apos;0x1C00&apos; end=&apos;0x2000&apos; type=&apos;data_gen.bus&apos; /&gt;&lt;slave name=&apos;cpu1_ocm.s1&apos; start=&apos;0x2000&apos; end=&apos;0x4000&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;cpu1.debug_mem_slave&apos; start=&apos;0x4800&apos; end=&apos;0x5000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;slave name=&apos;cpu1_jtag_uart.avalon_jtag_slave&apos; start=&apos;0x5000&apos; end=&apos;0x5008&apos; type=&apos;altera_avalon_jtag_uart.avalon_jtag_slave&apos; /&gt;&lt;slave name=&apos;mutex.s1&apos; start=&apos;0x5008&apos; end=&apos;0x5010&apos; type=&apos;altera_avalon_mutex.s1&apos; /&gt;&lt;slave name=&apos;shared_mem.s2&apos; start=&apos;0x5800&apos; end=&apos;0x5C00&apos; type=&apos;altera_avalon_onchip_memory2.s2&apos; /&gt;&lt;/address-map&gt;" />
  <parameter name="mpu_enabled" value="false" />
  <parameter name="setting_ecc_present" value="false" />
  <parameter name="mmu_TLBMissExcAbsAddr" value="0" />
  <parameter name="mpu_useLimit" value="false" />
  <parameter name="stratix_dspblock_shift_mul" value="false" />
  <parameter name="icache_numTCIM" value="0" />
  <parameter name="setting_usedesignware" value="false" />
  <parameter name="tightlyCoupledDataMaster3MapParam" value="" />
  <parameter name="instruction_master_high_performance_paddr_top" value="0" />
  <parameter name="setting_ioregionBypassDCache" value="false" />
  <parameter name="mmu_TLBMissExcOffset" value="0" />
  <parameter name="mmu_enabled" value="false" />
  <parameter name="mmu_uitlbNumEntries" value="4" />
  <parameter name="register_file_por" value="false" />
  <parameter name="faAddrWidth" value="1" />
  <parameter name="tightlyCoupledInstructionMaster2MapParam" value="" />
  <parameter name="tightly_coupled_data_master_3_paddr_top" value="0" />
  <parameter name="tightlyCoupledDataMaster1AddrWidth" value="1" />
  <parameter name="setting_activateTestEndChecker" value="false" />
  <parameter name="cpuID" value="2" />
  <parameter name="resetrequest_enabled" value="true" />
  <parameter name="setting_asic_enabled" value="false" />
  <parameter name="exceptionSlave" value="cpu1_ocm.s1" />
  <parameter name="setting_HDLSimCachesCleared" value="true" />
  <parameter name="debug_triggerArming" value="true" />
  <parameter name="debug_OCIOnchipTrace" value="_128" />
  <parameter name="dataAddrWidth" value="15" />
  <parameter name="setting_bit31BypassDCache" value="true" />
  <parameter name="instAddrWidth" value="15" />
  <parameter name="setting_asic_add_scan_mode_input" value="false" />
  <parameter name="tightly_coupled_instruction_master_1_paddr_top" value="0" />
  <parameter name="io_regionbase" value="0" />
  <parameter name="setting_shadowRegisterSets" value="0" />
  <parameter name="icache_ramBlockType" value="Automatic" />
  <parameter name="data_master_paddr_top" value="0" />
  <parameter name="translate_on" value=" &quot;synthesis translate_on&quot;  " />
  <parameter name="faSlaveMapParam" value="" />
  <parameter name="setting_clearXBitsLDNonBypass" value="true" />
  <parameter name="tightly_coupled_instruction_master_1_paddr_base" value="0" />
  <parameter name="tightlyCoupledDataMaster0AddrWidth" value="1" />
  <parameter name="mmu_autoAssignTlbPtrSz" value="true" />
  <parameter name="fa_cache_line" value="2" />
  <parameter name="debug_assignJtagInstanceID" value="false" />
  <parameter name="instruction_master_paddr_base" value="0" />
  <parameter name="userDefinedSettings" value="" />
  <parameter name="clockFrequency" value="100000000" />
  <parameter name="setting_activateMonitors" value="true" />
  <parameter name="resetOffset" value="0" />
  <parameter name="dcache_ramBlockType" value="Automatic" />
  <parameter name="dataMasterHighPerformanceAddrWidth" value="1" />
  <parameter name="tightlyCoupledDataMaster2MapParam" value="" />
  <parameter name="tightlyCoupledInstructionMaster2AddrWidth" value="1" />
  <parameter name="tightly_coupled_instruction_master_0_paddr_top" value="0" />
  <parameter name="setting_allow_break_inst" value="false" />
  <parameter name="setting_asic_third_party_synthesis" value="false" />
  <parameter name="io_regionsize" value="0" />
  <parameter name="mpu_minInstRegionSize" value="12" />
  <parameter name="tightly_coupled_data_master_3_paddr_base" value="0" />
  <parameter name="translate_off" value=" &quot;synthesis translate_off&quot; " />
  <parameter name="mpu_numOfInstRegion" value="8" />
  <parameter name="flash_instruction_master_paddr_base" value="0" />
  <parameter name="setting_exportdebuginfo" value="false" />
  <parameter name="mmu_tlbPtrSz" value="7" />
  <parameter name="cpuReset" value="false" />
  <parameter name="resetSlave" value="cpu1_ocm.s1" />
  <parameter name="dcache_bursts_derived" value="false" />
  <parameter name="multiplierType" value="mul_fast32" />
  <parameter name="setting_removeRAMinit" value="false" />
  <parameter name="icache_tagramBlockType" value="Automatic" />
  <parameter name="debug_traceStorage" value="onchip_trace" />
  <parameter name="setting_preciseIllegalMemAccessException" value="false" />
  <parameter name="fa_cache_linesize" value="0" />
  <parameter name="setting_mmu_ecc_present" value="true" />
  <parameter name="debug_datatrace" value="false" />
  <parameter name="setting_HBreakTest" value="false" />
  <parameter name="debug_hwbreakpoint" value="0" />
  <parameter name="tightlyCoupledInstructionMaster3MapParam" value="" />
  <parameter name="dataMasterHighPerformanceMapParam" value="" />
  <parameter name="tightly_coupled_data_master_2_paddr_top" value="0" />
  <parameter name="setting_disableocitrace" value="false" />
  <parameter name="setting_bigEndian" value="false" />
  <parameter name="mpu_minDataRegionSize" value="12" />
  <parameter name="tightly_coupled_data_master_1_paddr_base" value="0" />
  <parameter name="tightlyCoupledInstructionMaster1AddrWidth" value="1" />
  <parameter name="debug_jtagInstanceID" value="0" />
  <parameter name="setting_showInternalSettings" value="false" />
  <parameter name="setting_breakslaveoveride" value="false" />
  <parameter name="debug_traceType" value="none" />
  <parameter name="instructionMasterHighPerformanceMapParam" value="" />
  <parameter name="tightly_coupled_instruction_master_2_paddr_top" value="0" />
  <parameter name="setting_alwaysEncrypt" value="true" />
  <parameter name="setting_oci_export_jtag_signals" value="false" />
  <parameter name="tightly_coupled_instruction_master_3_paddr_base" value="0" />
  <parameter name="data_master_high_performance_paddr_top" value="0" />
  <parameter name="dcache_lineSize_derived" value="32" />
  <parameter name="deviceFamilyName" value="Cyclone V" />
  <parameter name="debug_datatrigger" value="0" />
  <parameter name="tightlyCoupledDataMaster2AddrWidth" value="1" />
  <parameter name="debug_enabled" value="true" />
  <parameter name="setting_export_large_RAMs" value="false" />
  <parameter name="tightlyCoupledDataMaster1MapParam" value="" />
  <parameter name="setting_dc_ecc_present" value="true" />
  <parameter name="setting_support31bitdcachebypass" value="true" />
  <parameter
     name="instSlaveMapParam"
     value="&lt;address-map&gt;&lt;slave name=&apos;cpu1_ocm.s1&apos; start=&apos;0x2000&apos; end=&apos;0x4000&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;cpu1.debug_mem_slave&apos; start=&apos;0x4800&apos; end=&apos;0x5000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;slave name=&apos;cpu1_jtag_uart.avalon_jtag_slave&apos; start=&apos;0x5000&apos; end=&apos;0x5008&apos; type=&apos;altera_avalon_jtag_uart.avalon_jtag_slave&apos; /&gt;&lt;/address-map&gt;" />
  <parameter name="dividerType" value="no_div" />
  <parameter name="setting_bhtPtrSz" value="8" />
  <parameter name="setting_exportvectors" value="false" />
  <parameter name="tmr_enabled" value="false" />
  <parameter name="data_master_paddr_base" value="0" />
  <parameter name="breakSlave_derived" value="cpu1.debug_mem_slave" />
  <parameter name="tightlyCoupledInstructionMaster3AddrWidth" value="1" />
  <parameter name="mpu_numOfDataRegion" value="8" />
  <parameter name="tightly_coupled_data_master_0_paddr_base" value="0" />
  <parameter name="mmu_ramBlockType" value="Automatic" />
  <parameter name="data_master_high_performance_paddr_base" value="0" />
  <parameter name="cdx_enabled" value="false" />
  <parameter name="customInstSlavesSystemInfo" value="&lt;info/&gt;" />
  <parameter name="tightlyCoupledInstructionMaster0MapParam" value="" />
  <parameter name="dcache_bursts" value="false" />
  <parameter name="tracefilename" value="" />
  <parameter name="instructionMasterHighPerformanceAddrWidth" value="1" />
  <parameter name="setting_asic_synopsys_translate_on_off" value="false" />
  <parameter name="setting_fast_register_read" value="false" />
  <parameter name="mmu_tlbNumWays" value="16" />
  <parameter name="shifterType" value="fast_le_shift" />
  <generatedFiles>
   <file
       path="/home/strahinja/data/faks/vezbe/IVS/vezbe/v1/code/dual_mp_shmem/system/synthesis/submodules/system_cpu1_cpu.sdc"
       type="SDC"
       attributes="" />
   <file
       path="/home/strahinja/data/faks/vezbe/IVS/vezbe/v1/code/dual_mp_shmem/system/synthesis/submodules/system_cpu1_cpu.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="/home/strahinja/data/faks/vezbe/IVS/vezbe/v1/code/dual_mp_shmem/system/synthesis/submodules/system_cpu1_cpu_ociram_default_contents.mif"
       type="MIF"
       attributes="" />
   <file
       path="/home/strahinja/data/faks/vezbe/IVS/vezbe/v1/code/dual_mp_shmem/system/synthesis/submodules/system_cpu1_cpu_rf_ram_a.mif"
       type="MIF"
       attributes="" />
   <file
       path="/home/strahinja/data/faks/vezbe/IVS/vezbe/v1/code/dual_mp_shmem/system/synthesis/submodules/system_cpu1_cpu_bht_ram.mif"
       type="MIF"
       attributes="" />
   <file
       path="/home/strahinja/data/faks/vezbe/IVS/vezbe/v1/code/dual_mp_shmem/system/synthesis/submodules/system_cpu1_cpu_debug_slave_tck.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/strahinja/data/faks/vezbe/IVS/vezbe/v1/code/dual_mp_shmem/system/synthesis/submodules/system_cpu1_cpu_mult_cell.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/strahinja/data/faks/vezbe/IVS/vezbe/v1/code/dual_mp_shmem/system/synthesis/submodules/system_cpu1_cpu_dc_tag_ram.mif"
       type="MIF"
       attributes="" />
   <file
       path="/home/strahinja/data/faks/vezbe/IVS/vezbe/v1/code/dual_mp_shmem/system/synthesis/submodules/system_cpu1_cpu_rf_ram_b.mif"
       type="MIF"
       attributes="" />
   <file
       path="/home/strahinja/data/faks/vezbe/IVS/vezbe/v1/code/dual_mp_shmem/system/synthesis/submodules/system_cpu1_cpu_ic_tag_ram.mif"
       type="MIF"
       attributes="" />
   <file
       path="/home/strahinja/data/faks/vezbe/IVS/vezbe/v1/code/dual_mp_shmem/system/synthesis/submodules/system_cpu1_cpu.v"
       type="VERILOG_ENCRYPT"
       attributes="" />
   <file
       path="/home/strahinja/data/faks/vezbe/IVS/vezbe/v1/code/dual_mp_shmem/system/synthesis/submodules/system_cpu1_cpu_debug_slave_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/strahinja/data/faks/vezbe/IVS/vezbe/v1/code/dual_mp_shmem/system/synthesis/submodules/system_cpu1_cpu_test_bench.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/strahinja/data/faks/vezbe/IVS/vezbe/v1/code/dual_mp_shmem/system/synthesis/submodules/system_cpu1_cpu_debug_slave_sysclk.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/strahinja/tools/intelFPGA_lite/17.0/ip/altera/nios2_ip/altera_nios2_gen2/altera_nios2_unit_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="system_cpu1" as="cpu" />
  <messages>
   <message level="Debug" culprit="system">queue size: 98 starting:altera_nios2_gen2_unit "submodules/system_cpu1_cpu"</message>
   <message level="Info" culprit="cpu">Starting RTL generation for module 'system_cpu1_cpu'</message>
   <message level="Info" culprit="cpu">  Generation command is [exec /home/strahinja/tools/intelFPGA_lite/17.0/quartus/linux64//eperlcmd -I /home/strahinja/tools/intelFPGA_lite/17.0/quartus/linux64//perl/lib -I /home/strahinja/tools/intelFPGA_lite/17.0/quartus/sopc_builder/bin/europa -I /home/strahinja/tools/intelFPGA_lite/17.0/quartus/sopc_builder/bin/perl_lib -I /home/strahinja/tools/intelFPGA_lite/17.0/quartus/sopc_builder/bin -I /home/strahinja/tools/intelFPGA_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I /home/strahinja/tools/intelFPGA_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I /home/strahinja/tools/intelFPGA_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I /home/strahinja/tools/intelFPGA_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- /home/strahinja/tools/intelFPGA_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=system_cpu1_cpu --dir=/tmp/alt7480_9062133702958248901.dir/0054_cpu_gen/ --quartus_bindir=/home/strahinja/tools/intelFPGA_lite/17.0/quartus/linux64/ --verilog --config=/tmp/alt7480_9062133702958248901.dir/0054_cpu_gen//system_cpu1_cpu_processor_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="cpu"># 2017.11.10 02:23:50 (*) Starting Nios II generation</message>
   <message level="Info" culprit="cpu"># 2017.11.10 02:23:50 (*)   Checking for plaintext license.</message>
   <message level="Info" culprit="cpu"># 2017.11.10 02:23:51 (*)   Plaintext license not found.</message>
   <message level="Info" culprit="cpu"># 2017.11.10 02:23:51 (*)   Checking for encrypted license (non-evaluation).</message>
   <message level="Info" culprit="cpu"># 2017.11.10 02:23:52 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)</message>
   <message level="Info" culprit="cpu"># 2017.11.10 02:23:52 (*)   Elaborating CPU configuration settings</message>
   <message level="Info" culprit="cpu"># 2017.11.10 02:23:52 (*)   Creating all objects for CPU</message>
   <message level="Info" culprit="cpu"># 2017.11.10 02:23:52 (*)     Testbench</message>
   <message level="Info" culprit="cpu"># 2017.11.10 02:23:52 (*)     Instruction decoding</message>
   <message level="Info" culprit="cpu"># 2017.11.10 02:23:52 (*)       Instruction fields</message>
   <message level="Info" culprit="cpu"># 2017.11.10 02:23:52 (*)       Instruction decodes</message>
   <message level="Info" culprit="cpu"># 2017.11.10 02:23:53 (*)       Signals for RTL simulation waveforms</message>
   <message level="Info" culprit="cpu"># 2017.11.10 02:23:53 (*)       Instruction controls</message>
   <message level="Info" culprit="cpu"># 2017.11.10 02:23:53 (*)     Pipeline frontend</message>
   <message level="Info" culprit="cpu"># 2017.11.10 02:23:53 (*)     Pipeline backend</message>
   <message level="Info" culprit="cpu"># 2017.11.10 02:23:56 (*)   Generating RTL from CPU objects</message>
   <message level="Info" culprit="cpu"># 2017.11.10 02:23:58 (*)   Creating encrypted RTL</message>
   <message level="Info" culprit="cpu"># 2017.11.10 02:23:59 (*) Done Nios II generation</message>
   <message level="Info" culprit="cpu">Done RTL generation for module 'system_cpu1_cpu'</message>
   <message level="Info" culprit="cpu"><![CDATA["<b>cpu1</b>" instantiated <b>altera_nios2_gen2_unit</b> "<b>cpu</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_master_translator:17.0:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=15,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=1,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=4,AV_WRITE_WAIT=0,SYNC_RESET=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=15,UAV_BURSTCOUNT_W=3,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=1,USE_LOCK=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEDATA=1,USE_WRITERESPONSE=0"
   instancePathKey="system:.:mm_interconnect_0:.:cpu0_data_master_translator"
   kind="altera_merlin_master_translator"
   version="17.0"
   name="altera_merlin_master_translator">
  <parameter name="SYNC_RESET" value="0" />
  <generatedFiles>
   <file
       path="/home/strahinja/data/faks/vezbe/IVS/vezbe/v1/code/dual_mp_shmem/system/synthesis/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/strahinja/tools/intelFPGA_lite/17.0/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="system_mm_interconnect_0"
     as="cpu0_data_master_translator,cpu0_instruction_master_translator,cpu1_data_master_translator,cpu1_instruction_master_translator" />
  <messages>
   <message level="Debug" culprit="system">queue size: 97 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="cpu0_data_master_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>cpu0_data_master_translator</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_slave_translator:17.0:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=1,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=1,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=100000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=15,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0"
   instancePathKey="system:.:mm_interconnect_0:.:cpu0_jtag_uart_avalon_jtag_slave_translator"
   kind="altera_merlin_slave_translator"
   version="17.0"
   name="altera_merlin_slave_translator">
  <generatedFiles>
   <file
       path="/home/strahinja/data/faks/vezbe/IVS/vezbe/v1/code/dual_mp_shmem/system/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/strahinja/tools/intelFPGA_lite/17.0/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="system_mm_interconnect_0"
     as="cpu0_jtag_uart_avalon_jtag_slave_translator,cpu0_debug_mem_slave_translator,cpu0_ocm_s1_translator,shared_mem_s1_translator,mutex_s1_translator,cpu1_jtag_uart_avalon_jtag_slave_translator,datagen_bus_translator,cpu1_debug_mem_slave_translator,cpu1_ocm_s1_translator,shared_mem_s2_translator" />
  <messages>
   <message level="Debug" culprit="system">queue size: 93 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="cpu0_jtag_uart_avalon_jtag_slave_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>cpu0_jtag_uart_avalon_jtag_slave_translator</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_master_agent:17.0:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;cpu0_jtag_uart_avalon_jtag_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000005000&quot;
   end=&quot;0x00000000000005008&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;cpu0_debug_mem_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000004800&quot;
   end=&quot;0x00000000000005000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;cpu0_ocm_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000002000&quot;
   end=&quot;0x00000000000004000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;8&quot;
   name=&quot;shared_mem_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000005800&quot;
   end=&quot;0x00000000000005c00&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;7&quot;
   name=&quot;mutex_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000005008&quot;
   end=&quot;0x00000000000005010&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,AV_BURSTBOUNDARIES=1,AV_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,BURSTWRAP_VALUE=7,CACHE_VALUE=0,ID=0,MERLIN_PACKET_FORMAT=ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:77) src_id(76:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0),PKT_ADDR_H=50,PKT_ADDR_L=36,PKT_ADDR_SIDEBAND_H=69,PKT_ADDR_SIDEBAND_L=69,PKT_BEGIN_BURST=71,PKT_BURSTWRAP_H=63,PKT_BURSTWRAP_L=61,PKT_BURST_SIZE_H=66,PKT_BURST_SIZE_L=64,PKT_BURST_TYPE_H=68,PKT_BURST_TYPE_L=67,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=60,PKT_BYTE_CNT_L=57,PKT_CACHE_H=88,PKT_CACHE_L=85,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=70,PKT_DATA_SIDEBAND_L=70,PKT_DEST_ID_H=80,PKT_DEST_ID_L=77,PKT_ORI_BURST_SIZE_H=93,PKT_ORI_BURST_SIZE_L=91,PKT_PROTECTION_H=84,PKT_PROTECTION_L=82,PKT_QOS_H=72,PKT_QOS_L=72,PKT_RESPONSE_STATUS_H=90,PKT_RESPONSE_STATUS_L=89,PKT_SRC_ID_H=76,PKT_SRC_ID_L=73,PKT_THREAD_ID_H=81,PKT_THREAD_ID_L=81,PKT_TRANS_COMPRESSED_READ=51,PKT_TRANS_EXCLUSIVE=56,PKT_TRANS_LOCK=55,PKT_TRANS_POSTED=52,PKT_TRANS_READ=54,PKT_TRANS_WRITE=53,SECURE_ACCESS_BIT=1,ST_CHANNEL_W=10,ST_DATA_W=94,SUPPRESS_0_BYTEEN_RSP=1,USE_READRESPONSE=0,USE_WRITERESPONSE=0"
   instancePathKey="system:.:mm_interconnect_0:.:cpu0_data_master_agent"
   kind="altera_merlin_master_agent"
   version="17.0"
   name="altera_merlin_master_agent">
  <generatedFiles>
   <file
       path="/home/strahinja/data/faks/vezbe/IVS/vezbe/v1/code/dual_mp_shmem/system/synthesis/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/strahinja/tools/intelFPGA_lite/17.0/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="system_mm_interconnect_0"
     as="cpu0_data_master_agent,cpu0_instruction_master_agent,cpu1_data_master_agent,cpu1_instruction_master_agent" />
  <messages>
   <message level="Debug" culprit="system">queue size: 83 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message level="Info" culprit="cpu0_data_master_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>cpu0_data_master_agent</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_slave_agent:17.0:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=1,MAX_BURSTWRAP=7,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:77) src_id(76:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0),PKT_ADDR_H=50,PKT_ADDR_L=36,PKT_BEGIN_BURST=71,PKT_BURSTWRAP_H=63,PKT_BURSTWRAP_L=61,PKT_BURST_SIZE_H=66,PKT_BURST_SIZE_L=64,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=60,PKT_BYTE_CNT_L=57,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=80,PKT_DEST_ID_L=77,PKT_ORI_BURST_SIZE_H=93,PKT_ORI_BURST_SIZE_L=91,PKT_PROTECTION_H=84,PKT_PROTECTION_L=82,PKT_RESPONSE_STATUS_H=90,PKT_RESPONSE_STATUS_L=89,PKT_SRC_ID_H=76,PKT_SRC_ID_L=73,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=51,PKT_TRANS_LOCK=55,PKT_TRANS_POSTED=52,PKT_TRANS_READ=54,PKT_TRANS_WRITE=53,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=10,ST_DATA_W=94,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0"
   instancePathKey="system:.:mm_interconnect_0:.:cpu0_jtag_uart_avalon_jtag_slave_agent"
   kind="altera_merlin_slave_agent"
   version="17.0"
   name="altera_merlin_slave_agent">
  <generatedFiles>
   <file
       path="/home/strahinja/data/faks/vezbe/IVS/vezbe/v1/code/dual_mp_shmem/system/synthesis/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/strahinja/data/faks/vezbe/IVS/vezbe/v1/code/dual_mp_shmem/system/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/strahinja/tools/intelFPGA_lite/17.0/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="system_mm_interconnect_0"
     as="cpu0_jtag_uart_avalon_jtag_slave_agent,cpu0_debug_mem_slave_agent,cpu0_ocm_s1_agent,shared_mem_s1_agent,mutex_s1_agent,cpu1_jtag_uart_avalon_jtag_slave_agent,datagen_bus_agent,cpu1_debug_mem_slave_agent,cpu1_ocm_s1_agent,shared_mem_s2_agent" />
  <messages>
   <message level="Debug" culprit="system">queue size: 79 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="cpu0_jtag_uart_avalon_jtag_slave_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>cpu0_jtag_uart_avalon_jtag_slave_agent</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_sc_fifo:17.0:BITS_PER_SYMBOL=95,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0"
   instancePathKey="system:.:mm_interconnect_0:.:cpu0_jtag_uart_avalon_jtag_slave_agent_rsp_fifo"
   kind="altera_avalon_sc_fifo"
   version="17.0"
   name="altera_avalon_sc_fifo">
  <parameter name="EXPLICIT_MAXCHANNEL" value="0" />
  <parameter name="ENABLE_EXPLICIT_MAXCHANNEL" value="false" />
  <generatedFiles>
   <file
       path="/home/strahinja/data/faks/vezbe/IVS/vezbe/v1/code/dual_mp_shmem/system/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/strahinja/tools/intelFPGA_lite/17.0/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="/home/strahinja/tools/intelFPGA_lite/17.0/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="system_mm_interconnect_0"
     as="cpu0_jtag_uart_avalon_jtag_slave_agent_rsp_fifo,cpu0_debug_mem_slave_agent_rsp_fifo,cpu0_ocm_s1_agent_rsp_fifo,shared_mem_s1_agent_rsp_fifo,mutex_s1_agent_rsp_fifo,cpu1_jtag_uart_avalon_jtag_slave_agent_rsp_fifo,datagen_bus_agent_rsp_fifo,cpu1_debug_mem_slave_agent_rsp_fifo,cpu1_ocm_s1_agent_rsp_fifo,shared_mem_s2_agent_rsp_fifo" />
  <messages>
   <message level="Debug" culprit="system">queue size: 78 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message
       level="Info"
       culprit="cpu0_jtag_uart_avalon_jtag_slave_agent_rsp_fifo"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>cpu0_jtag_uart_avalon_jtag_slave_agent_rsp_fifo</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:17.0:CHANNEL_ID=00100,00010,00001,10000,01000,DECODER_TYPE=0,DEFAULT_CHANNEL=2,DEFAULT_DESTID=2,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=2,0,1,7,8,END_ADDRESS=0x4000,0x5000,0x5008,0x5010,0x5c00,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:77) src_id(76:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,1,1,1,PKT_ADDR_H=50,PKT_ADDR_L=36,PKT_DEST_ID_H=80,PKT_DEST_ID_L=77,PKT_PROTECTION_H=84,PKT_PROTECTION_L=82,PKT_TRANS_READ=54,PKT_TRANS_WRITE=53,SECURED_RANGE_LIST=0,0,0,0,0,SECURED_RANGE_PAIRS=0,0,0,0,0,SLAVES_INFO=2:00100:0x2000:0x4000:both:1:0:0:1,0:00010:0x4800:0x5000:both:1:0:0:1,1:00001:0x5000:0x5008:both:1:0:0:1,7:10000:0x5008:0x5010:both:1:0:0:1,8:01000:0x5800:0x5c00:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x2000,0x4800,0x5000,0x5008,0x5800,ST_CHANNEL_W=10,ST_DATA_W=94,TYPE_OF_TRANSACTION=both,both,both,both,both"
   instancePathKey="system:.:mm_interconnect_0:.:router"
   kind="altera_merlin_router"
   version="17.0"
   name="system_mm_interconnect_0_router">
  <parameter name="ST_CHANNEL_W" value="10" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="54" />
  <parameter name="START_ADDRESS" value="0x2000,0x4800,0x5000,0x5008,0x5800" />
  <parameter name="DEFAULT_CHANNEL" value="2" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter
     name="SLAVES_INFO"
     value="2:00100:0x2000:0x4000:both:1:0:0:1,0:00010:0x4800:0x5000:both:1:0:0:1,1:00001:0x5000:0x5008:both:1:0:0:1,7:10000:0x5008:0x5010:both:1:0:0:1,8:01000:0x5800:0x5c00:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="50" />
  <parameter name="PKT_DEST_ID_H" value="80" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="77" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:77) src_id(76:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)" />
  <parameter name="CHANNEL_ID" value="00100,00010,00001,10000,01000" />
  <parameter name="TYPE_OF_TRANSACTION" value="both,both,both,both,both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0,0,0,0,0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="94" />
  <parameter name="SECURED_RANGE_LIST" value="0,0,0,0,0" />
  <parameter name="DECODER_TYPE" value="0" />
  <parameter name="PKT_PROTECTION_H" value="84" />
  <parameter name="END_ADDRESS" value="0x4000,0x5000,0x5008,0x5010,0x5c00" />
  <parameter name="PKT_PROTECTION_L" value="82" />
  <parameter name="PKT_TRANS_WRITE" value="53" />
  <parameter name="DEFAULT_DESTID" value="2" />
  <parameter name="DESTINATION_ID" value="2,0,1,7,8" />
  <parameter name="NON_SECURED_TAG" value="1,1,1,1,1" />
  <generatedFiles>
   <file
       path="/home/strahinja/data/faks/vezbe/IVS/vezbe/v1/code/dual_mp_shmem/system/synthesis/submodules/system_mm_interconnect_0_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/strahinja/tools/intelFPGA_lite/17.0/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="system_mm_interconnect_0" as="router" />
  <messages>
   <message level="Debug" culprit="system">queue size: 59 starting:altera_merlin_router "submodules/system_mm_interconnect_0_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:17.0:CHANNEL_ID=100,010,001,DECODER_TYPE=0,DEFAULT_CHANNEL=2,DEFAULT_DESTID=2,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=2,0,1,END_ADDRESS=0x4000,0x5000,0x5008,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:77) src_id(76:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,1,PKT_ADDR_H=50,PKT_ADDR_L=36,PKT_DEST_ID_H=80,PKT_DEST_ID_L=77,PKT_PROTECTION_H=84,PKT_PROTECTION_L=82,PKT_TRANS_READ=54,PKT_TRANS_WRITE=53,SECURED_RANGE_LIST=0,0,0,SECURED_RANGE_PAIRS=0,0,0,SLAVES_INFO=2:100:0x2000:0x4000:both:1:0:0:1,0:010:0x4800:0x5000:both:1:0:0:1,1:001:0x5000:0x5008:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x2000,0x4800,0x5000,ST_CHANNEL_W=10,ST_DATA_W=94,TYPE_OF_TRANSACTION=both,both,both"
   instancePathKey="system:.:mm_interconnect_0:.:router_001"
   kind="altera_merlin_router"
   version="17.0"
   name="system_mm_interconnect_0_router_001">
  <parameter name="ST_CHANNEL_W" value="10" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="54" />
  <parameter name="START_ADDRESS" value="0x2000,0x4800,0x5000" />
  <parameter name="DEFAULT_CHANNEL" value="2" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter
     name="SLAVES_INFO"
     value="2:100:0x2000:0x4000:both:1:0:0:1,0:010:0x4800:0x5000:both:1:0:0:1,1:001:0x5000:0x5008:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="50" />
  <parameter name="PKT_DEST_ID_H" value="80" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="77" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:77) src_id(76:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)" />
  <parameter name="CHANNEL_ID" value="100,010,001" />
  <parameter name="TYPE_OF_TRANSACTION" value="both,both,both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0,0,0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="94" />
  <parameter name="SECURED_RANGE_LIST" value="0,0,0" />
  <parameter name="DECODER_TYPE" value="0" />
  <parameter name="PKT_PROTECTION_H" value="84" />
  <parameter name="END_ADDRESS" value="0x4000,0x5000,0x5008" />
  <parameter name="PKT_PROTECTION_L" value="82" />
  <parameter name="PKT_TRANS_WRITE" value="53" />
  <parameter name="DEFAULT_DESTID" value="2" />
  <parameter name="DESTINATION_ID" value="2,0,1" />
  <parameter name="NON_SECURED_TAG" value="1,1,1" />
  <generatedFiles>
   <file
       path="/home/strahinja/data/faks/vezbe/IVS/vezbe/v1/code/dual_mp_shmem/system/synthesis/submodules/system_mm_interconnect_0_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/strahinja/tools/intelFPGA_lite/17.0/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="system_mm_interconnect_0" as="router_001" />
  <messages>
   <message level="Debug" culprit="system">queue size: 58 starting:altera_merlin_router "submodules/system_mm_interconnect_0_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:17.0:CHANNEL_ID=000100,010000,001000,000010,000001,100000,DECODER_TYPE=0,DEFAULT_CHANNEL=4,DEFAULT_DESTID=5,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=6,5,3,4,7,9,END_ADDRESS=0x2000,0x4000,0x5000,0x5008,0x5010,0x5c00,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:77) src_id(76:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,1,1,1,1,PKT_ADDR_H=50,PKT_ADDR_L=36,PKT_DEST_ID_H=80,PKT_DEST_ID_L=77,PKT_PROTECTION_H=84,PKT_PROTECTION_L=82,PKT_TRANS_READ=54,PKT_TRANS_WRITE=53,SECURED_RANGE_LIST=0,0,0,0,0,0,SECURED_RANGE_PAIRS=0,0,0,0,0,0,SLAVES_INFO=6:000100:0x1c00:0x2000:both:1:0:0:1,5:010000:0x2000:0x4000:both:1:0:0:1,3:001000:0x4800:0x5000:both:1:0:0:1,4:000010:0x5000:0x5008:both:1:0:0:1,7:000001:0x5008:0x5010:both:1:0:0:1,9:100000:0x5800:0x5c00:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x1c00,0x2000,0x4800,0x5000,0x5008,0x5800,ST_CHANNEL_W=10,ST_DATA_W=94,TYPE_OF_TRANSACTION=both,both,both,both,both,both"
   instancePathKey="system:.:mm_interconnect_0:.:router_002"
   kind="altera_merlin_router"
   version="17.0"
   name="system_mm_interconnect_0_router_002">
  <parameter name="ST_CHANNEL_W" value="10" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="54" />
  <parameter
     name="START_ADDRESS"
     value="0x1c00,0x2000,0x4800,0x5000,0x5008,0x5800" />
  <parameter name="DEFAULT_CHANNEL" value="4" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter
     name="SLAVES_INFO"
     value="6:000100:0x1c00:0x2000:both:1:0:0:1,5:010000:0x2000:0x4000:both:1:0:0:1,3:001000:0x4800:0x5000:both:1:0:0:1,4:000010:0x5000:0x5008:both:1:0:0:1,7:000001:0x5008:0x5010:both:1:0:0:1,9:100000:0x5800:0x5c00:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="50" />
  <parameter name="PKT_DEST_ID_H" value="80" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="77" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:77) src_id(76:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)" />
  <parameter name="CHANNEL_ID" value="000100,010000,001000,000010,000001,100000" />
  <parameter name="TYPE_OF_TRANSACTION" value="both,both,both,both,both,both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0,0,0,0,0,0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="94" />
  <parameter name="SECURED_RANGE_LIST" value="0,0,0,0,0,0" />
  <parameter name="DECODER_TYPE" value="0" />
  <parameter name="PKT_PROTECTION_H" value="84" />
  <parameter name="END_ADDRESS" value="0x2000,0x4000,0x5000,0x5008,0x5010,0x5c00" />
  <parameter name="PKT_PROTECTION_L" value="82" />
  <parameter name="PKT_TRANS_WRITE" value="53" />
  <parameter name="DEFAULT_DESTID" value="5" />
  <parameter name="DESTINATION_ID" value="6,5,3,4,7,9" />
  <parameter name="NON_SECURED_TAG" value="1,1,1,1,1,1" />
  <generatedFiles>
   <file
       path="/home/strahinja/data/faks/vezbe/IVS/vezbe/v1/code/dual_mp_shmem/system/synthesis/submodules/system_mm_interconnect_0_router_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/strahinja/tools/intelFPGA_lite/17.0/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="system_mm_interconnect_0" as="router_002" />
  <messages>
   <message level="Debug" culprit="system">queue size: 57 starting:altera_merlin_router "submodules/system_mm_interconnect_0_router_002"</message>
   <message level="Info" culprit="router_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_002</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:17.0:CHANNEL_ID=100,010,001,DECODER_TYPE=0,DEFAULT_CHANNEL=2,DEFAULT_DESTID=5,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=5,3,4,END_ADDRESS=0x4000,0x5000,0x5008,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:77) src_id(76:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,1,PKT_ADDR_H=50,PKT_ADDR_L=36,PKT_DEST_ID_H=80,PKT_DEST_ID_L=77,PKT_PROTECTION_H=84,PKT_PROTECTION_L=82,PKT_TRANS_READ=54,PKT_TRANS_WRITE=53,SECURED_RANGE_LIST=0,0,0,SECURED_RANGE_PAIRS=0,0,0,SLAVES_INFO=5:100:0x2000:0x4000:both:1:0:0:1,3:010:0x4800:0x5000:both:1:0:0:1,4:001:0x5000:0x5008:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x2000,0x4800,0x5000,ST_CHANNEL_W=10,ST_DATA_W=94,TYPE_OF_TRANSACTION=both,both,both"
   instancePathKey="system:.:mm_interconnect_0:.:router_003"
   kind="altera_merlin_router"
   version="17.0"
   name="system_mm_interconnect_0_router_003">
  <parameter name="ST_CHANNEL_W" value="10" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="54" />
  <parameter name="START_ADDRESS" value="0x2000,0x4800,0x5000" />
  <parameter name="DEFAULT_CHANNEL" value="2" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter
     name="SLAVES_INFO"
     value="5:100:0x2000:0x4000:both:1:0:0:1,3:010:0x4800:0x5000:both:1:0:0:1,4:001:0x5000:0x5008:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="50" />
  <parameter name="PKT_DEST_ID_H" value="80" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="77" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:77) src_id(76:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)" />
  <parameter name="CHANNEL_ID" value="100,010,001" />
  <parameter name="TYPE_OF_TRANSACTION" value="both,both,both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0,0,0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="94" />
  <parameter name="SECURED_RANGE_LIST" value="0,0,0" />
  <parameter name="DECODER_TYPE" value="0" />
  <parameter name="PKT_PROTECTION_H" value="84" />
  <parameter name="END_ADDRESS" value="0x4000,0x5000,0x5008" />
  <parameter name="PKT_PROTECTION_L" value="82" />
  <parameter name="PKT_TRANS_WRITE" value="53" />
  <parameter name="DEFAULT_DESTID" value="5" />
  <parameter name="DESTINATION_ID" value="5,3,4" />
  <parameter name="NON_SECURED_TAG" value="1,1,1" />
  <generatedFiles>
   <file
       path="/home/strahinja/data/faks/vezbe/IVS/vezbe/v1/code/dual_mp_shmem/system/synthesis/submodules/system_mm_interconnect_0_router_003.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/strahinja/tools/intelFPGA_lite/17.0/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="system_mm_interconnect_0" as="router_003" />
  <messages>
   <message level="Debug" culprit="system">queue size: 56 starting:altera_merlin_router "submodules/system_mm_interconnect_0_router_003"</message>
   <message level="Info" culprit="router_003"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_003</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:17.0:CHANNEL_ID=01,10,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,1,END_ADDRESS=0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:77) src_id(76:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=50,PKT_ADDR_L=36,PKT_DEST_ID_H=80,PKT_DEST_ID_L=77,PKT_PROTECTION_H=84,PKT_PROTECTION_L=82,PKT_TRANS_READ=54,PKT_TRANS_WRITE=53,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=0:01:0x0:0x0:both:1:0:0:1,1:10:0x0:0x0:read:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x0,ST_CHANNEL_W=10,ST_DATA_W=94,TYPE_OF_TRANSACTION=both,read"
   instancePathKey="system:.:mm_interconnect_0:.:router_004"
   kind="altera_merlin_router"
   version="17.0"
   name="system_mm_interconnect_0_router_004">
  <parameter name="ST_CHANNEL_W" value="10" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="54" />
  <parameter name="START_ADDRESS" value="0x0,0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter
     name="SLAVES_INFO"
     value="0:01:0x0:0x0:both:1:0:0:1,1:10:0x0:0x0:read:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="50" />
  <parameter name="PKT_DEST_ID_H" value="80" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="77" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:77) src_id(76:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)" />
  <parameter name="CHANNEL_ID" value="01,10" />
  <parameter name="TYPE_OF_TRANSACTION" value="both,read" />
  <parameter name="SECURED_RANGE_PAIRS" value="0,0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="94" />
  <parameter name="SECURED_RANGE_LIST" value="0,0" />
  <parameter name="DECODER_TYPE" value="1" />
  <parameter name="PKT_PROTECTION_H" value="84" />
  <parameter name="END_ADDRESS" value="0x0,0x0" />
  <parameter name="PKT_PROTECTION_L" value="82" />
  <parameter name="PKT_TRANS_WRITE" value="53" />
  <parameter name="DEFAULT_DESTID" value="0" />
  <parameter name="DESTINATION_ID" value="0,1" />
  <parameter name="NON_SECURED_TAG" value="1,1" />
  <generatedFiles>
   <file
       path="/home/strahinja/data/faks/vezbe/IVS/vezbe/v1/code/dual_mp_shmem/system/synthesis/submodules/system_mm_interconnect_0_router_004.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/strahinja/tools/intelFPGA_lite/17.0/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="system_mm_interconnect_0"
     as="router_004,router_005,router_006" />
  <messages>
   <message level="Debug" culprit="system">queue size: 55 starting:altera_merlin_router "submodules/system_mm_interconnect_0_router_004"</message>
   <message level="Info" culprit="router_004"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_004</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:17.0:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(129:127) response_status(126:125) cache(124:121) protection(120:118) thread_id(117) dest_id(116:113) src_id(112:109) qos(108) begin_burst(107) data_sideband(106) addr_sideband(105) burst_type(104:103) burst_size(102:100) burstwrap(99:97) byte_cnt(96:93) trans_exclusive(92) trans_lock(91) trans_read(90) trans_write(89) trans_posted(88) trans_compressed_read(87) addr(86:72) byteen(71:64) data(63:0),NON_SECURED_TAG=1,PKT_ADDR_H=86,PKT_ADDR_L=72,PKT_DEST_ID_H=116,PKT_DEST_ID_L=113,PKT_PROTECTION_H=120,PKT_PROTECTION_L=118,PKT_TRANS_READ=90,PKT_TRANS_WRITE=89,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=10,ST_DATA_W=130,TYPE_OF_TRANSACTION=both"
   instancePathKey="system:.:mm_interconnect_0:.:router_007"
   kind="altera_merlin_router"
   version="17.0"
   name="system_mm_interconnect_0_router_007">
  <parameter name="ST_CHANNEL_W" value="10" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="90" />
  <parameter name="START_ADDRESS" value="0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="SLAVES_INFO" value="0:1:0x0:0x0:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="86" />
  <parameter name="PKT_DEST_ID_H" value="116" />
  <parameter name="PKT_ADDR_L" value="72" />
  <parameter name="PKT_DEST_ID_L" value="113" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(129:127) response_status(126:125) cache(124:121) protection(120:118) thread_id(117) dest_id(116:113) src_id(112:109) qos(108) begin_burst(107) data_sideband(106) addr_sideband(105) burst_type(104:103) burst_size(102:100) burstwrap(99:97) byte_cnt(96:93) trans_exclusive(92) trans_lock(91) trans_read(90) trans_write(89) trans_posted(88) trans_compressed_read(87) addr(86:72) byteen(71:64) data(63:0)" />
  <parameter name="CHANNEL_ID" value="1" />
  <parameter name="TYPE_OF_TRANSACTION" value="both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="130" />
  <parameter name="SECURED_RANGE_LIST" value="0" />
  <parameter name="DECODER_TYPE" value="1" />
  <parameter name="PKT_PROTECTION_H" value="120" />
  <parameter name="END_ADDRESS" value="0x0" />
  <parameter name="PKT_PROTECTION_L" value="118" />
  <parameter name="PKT_TRANS_WRITE" value="89" />
  <parameter name="DEFAULT_DESTID" value="0" />
  <parameter name="DESTINATION_ID" value="0" />
  <parameter name="NON_SECURED_TAG" value="1" />
  <generatedFiles>
   <file
       path="/home/strahinja/data/faks/vezbe/IVS/vezbe/v1/code/dual_mp_shmem/system/synthesis/submodules/system_mm_interconnect_0_router_007.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/strahinja/tools/intelFPGA_lite/17.0/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="system_mm_interconnect_0" as="router_007" />
  <messages>
   <message level="Debug" culprit="system">queue size: 52 starting:altera_merlin_router "submodules/system_mm_interconnect_0_router_007"</message>
   <message level="Info" culprit="router_007"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_007</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:17.0:CHANNEL_ID=01,10,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,2,END_ADDRESS=0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:77) src_id(76:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=50,PKT_ADDR_L=36,PKT_DEST_ID_H=80,PKT_DEST_ID_L=77,PKT_PROTECTION_H=84,PKT_PROTECTION_L=82,PKT_TRANS_READ=54,PKT_TRANS_WRITE=53,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=0:01:0x0:0x0:both:1:0:0:1,2:10:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x0,ST_CHANNEL_W=10,ST_DATA_W=94,TYPE_OF_TRANSACTION=both,both"
   instancePathKey="system:.:mm_interconnect_0:.:router_008"
   kind="altera_merlin_router"
   version="17.0"
   name="system_mm_interconnect_0_router_008">
  <parameter name="ST_CHANNEL_W" value="10" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="54" />
  <parameter name="START_ADDRESS" value="0x0,0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter
     name="SLAVES_INFO"
     value="0:01:0x0:0x0:both:1:0:0:1,2:10:0x0:0x0:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="50" />
  <parameter name="PKT_DEST_ID_H" value="80" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="77" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:77) src_id(76:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)" />
  <parameter name="CHANNEL_ID" value="01,10" />
  <parameter name="TYPE_OF_TRANSACTION" value="both,both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0,0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="94" />
  <parameter name="SECURED_RANGE_LIST" value="0,0" />
  <parameter name="DECODER_TYPE" value="1" />
  <parameter name="PKT_PROTECTION_H" value="84" />
  <parameter name="END_ADDRESS" value="0x0,0x0" />
  <parameter name="PKT_PROTECTION_L" value="82" />
  <parameter name="PKT_TRANS_WRITE" value="53" />
  <parameter name="DEFAULT_DESTID" value="0" />
  <parameter name="DESTINATION_ID" value="0,2" />
  <parameter name="NON_SECURED_TAG" value="1,1" />
  <generatedFiles>
   <file
       path="/home/strahinja/data/faks/vezbe/IVS/vezbe/v1/code/dual_mp_shmem/system/synthesis/submodules/system_mm_interconnect_0_router_008.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/strahinja/tools/intelFPGA_lite/17.0/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="system_mm_interconnect_0" as="router_008" />
  <messages>
   <message level="Debug" culprit="system">queue size: 51 starting:altera_merlin_router "submodules/system_mm_interconnect_0_router_008"</message>
   <message level="Info" culprit="router_008"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_008</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:17.0:CHANNEL_ID=01,10,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=2,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=2,3,END_ADDRESS=0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:77) src_id(76:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=50,PKT_ADDR_L=36,PKT_DEST_ID_H=80,PKT_DEST_ID_L=77,PKT_PROTECTION_H=84,PKT_PROTECTION_L=82,PKT_TRANS_READ=54,PKT_TRANS_WRITE=53,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=2:01:0x0:0x0:both:1:0:0:1,3:10:0x0:0x0:read:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x0,ST_CHANNEL_W=10,ST_DATA_W=94,TYPE_OF_TRANSACTION=both,read"
   instancePathKey="system:.:mm_interconnect_0:.:router_009"
   kind="altera_merlin_router"
   version="17.0"
   name="system_mm_interconnect_0_router_009">
  <parameter name="ST_CHANNEL_W" value="10" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="54" />
  <parameter name="START_ADDRESS" value="0x0,0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter
     name="SLAVES_INFO"
     value="2:01:0x0:0x0:both:1:0:0:1,3:10:0x0:0x0:read:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="50" />
  <parameter name="PKT_DEST_ID_H" value="80" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="77" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:77) src_id(76:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)" />
  <parameter name="CHANNEL_ID" value="01,10" />
  <parameter name="TYPE_OF_TRANSACTION" value="both,read" />
  <parameter name="SECURED_RANGE_PAIRS" value="0,0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="94" />
  <parameter name="SECURED_RANGE_LIST" value="0,0" />
  <parameter name="DECODER_TYPE" value="1" />
  <parameter name="PKT_PROTECTION_H" value="84" />
  <parameter name="END_ADDRESS" value="0x0,0x0" />
  <parameter name="PKT_PROTECTION_L" value="82" />
  <parameter name="PKT_TRANS_WRITE" value="53" />
  <parameter name="DEFAULT_DESTID" value="2" />
  <parameter name="DESTINATION_ID" value="2,3" />
  <parameter name="NON_SECURED_TAG" value="1,1" />
  <generatedFiles>
   <file
       path="/home/strahinja/data/faks/vezbe/IVS/vezbe/v1/code/dual_mp_shmem/system/synthesis/submodules/system_mm_interconnect_0_router_009.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/strahinja/tools/intelFPGA_lite/17.0/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="system_mm_interconnect_0"
     as="router_009,router_011,router_012" />
  <messages>
   <message level="Debug" culprit="system">queue size: 50 starting:altera_merlin_router "submodules/system_mm_interconnect_0_router_009"</message>
   <message level="Info" culprit="router_009"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_009</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:17.0:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=2,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=2,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:77) src_id(76:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=50,PKT_ADDR_L=36,PKT_DEST_ID_H=80,PKT_DEST_ID_L=77,PKT_PROTECTION_H=84,PKT_PROTECTION_L=82,PKT_TRANS_READ=54,PKT_TRANS_WRITE=53,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=2:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=10,ST_DATA_W=94,TYPE_OF_TRANSACTION=both"
   instancePathKey="system:.:mm_interconnect_0:.:router_010"
   kind="altera_merlin_router"
   version="17.0"
   name="system_mm_interconnect_0_router_010">
  <parameter name="ST_CHANNEL_W" value="10" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="54" />
  <parameter name="START_ADDRESS" value="0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="SLAVES_INFO" value="2:1:0x0:0x0:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="50" />
  <parameter name="PKT_DEST_ID_H" value="80" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="77" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:77) src_id(76:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)" />
  <parameter name="CHANNEL_ID" value="1" />
  <parameter name="TYPE_OF_TRANSACTION" value="both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="94" />
  <parameter name="SECURED_RANGE_LIST" value="0" />
  <parameter name="DECODER_TYPE" value="1" />
  <parameter name="PKT_PROTECTION_H" value="84" />
  <parameter name="END_ADDRESS" value="0x0" />
  <parameter name="PKT_PROTECTION_L" value="82" />
  <parameter name="PKT_TRANS_WRITE" value="53" />
  <parameter name="DEFAULT_DESTID" value="2" />
  <parameter name="DESTINATION_ID" value="2" />
  <parameter name="NON_SECURED_TAG" value="1" />
  <generatedFiles>
   <file
       path="/home/strahinja/data/faks/vezbe/IVS/vezbe/v1/code/dual_mp_shmem/system/synthesis/submodules/system_mm_interconnect_0_router_010.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/strahinja/tools/intelFPGA_lite/17.0/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="system_mm_interconnect_0" as="router_010" />
  <messages>
   <message level="Debug" culprit="system">queue size: 49 starting:altera_merlin_router "submodules/system_mm_interconnect_0_router_010"</message>
   <message level="Info" culprit="router_010"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_010</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:17.0:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=2,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=2,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(129:127) response_status(126:125) cache(124:121) protection(120:118) thread_id(117) dest_id(116:113) src_id(112:109) qos(108) begin_burst(107) data_sideband(106) addr_sideband(105) burst_type(104:103) burst_size(102:100) burstwrap(99:97) byte_cnt(96:93) trans_exclusive(92) trans_lock(91) trans_read(90) trans_write(89) trans_posted(88) trans_compressed_read(87) addr(86:72) byteen(71:64) data(63:0),NON_SECURED_TAG=1,PKT_ADDR_H=86,PKT_ADDR_L=72,PKT_DEST_ID_H=116,PKT_DEST_ID_L=113,PKT_PROTECTION_H=120,PKT_PROTECTION_L=118,PKT_TRANS_READ=90,PKT_TRANS_WRITE=89,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=2:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=10,ST_DATA_W=130,TYPE_OF_TRANSACTION=both"
   instancePathKey="system:.:mm_interconnect_0:.:router_013"
   kind="altera_merlin_router"
   version="17.0"
   name="system_mm_interconnect_0_router_013">
  <parameter name="ST_CHANNEL_W" value="10" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="90" />
  <parameter name="START_ADDRESS" value="0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="SLAVES_INFO" value="2:1:0x0:0x0:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="86" />
  <parameter name="PKT_DEST_ID_H" value="116" />
  <parameter name="PKT_ADDR_L" value="72" />
  <parameter name="PKT_DEST_ID_L" value="113" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(129:127) response_status(126:125) cache(124:121) protection(120:118) thread_id(117) dest_id(116:113) src_id(112:109) qos(108) begin_burst(107) data_sideband(106) addr_sideband(105) burst_type(104:103) burst_size(102:100) burstwrap(99:97) byte_cnt(96:93) trans_exclusive(92) trans_lock(91) trans_read(90) trans_write(89) trans_posted(88) trans_compressed_read(87) addr(86:72) byteen(71:64) data(63:0)" />
  <parameter name="CHANNEL_ID" value="1" />
  <parameter name="TYPE_OF_TRANSACTION" value="both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="130" />
  <parameter name="SECURED_RANGE_LIST" value="0" />
  <parameter name="DECODER_TYPE" value="1" />
  <parameter name="PKT_PROTECTION_H" value="120" />
  <parameter name="END_ADDRESS" value="0x0" />
  <parameter name="PKT_PROTECTION_L" value="118" />
  <parameter name="PKT_TRANS_WRITE" value="89" />
  <parameter name="DEFAULT_DESTID" value="2" />
  <parameter name="DESTINATION_ID" value="2" />
  <parameter name="NON_SECURED_TAG" value="1" />
  <generatedFiles>
   <file
       path="/home/strahinja/data/faks/vezbe/IVS/vezbe/v1/code/dual_mp_shmem/system/synthesis/submodules/system_mm_interconnect_0_router_013.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/strahinja/tools/intelFPGA_lite/17.0/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="system_mm_interconnect_0" as="router_013" />
  <messages>
   <message level="Debug" culprit="system">queue size: 46 starting:altera_merlin_router "submodules/system_mm_interconnect_0_router_013"</message>
   <message level="Info" culprit="router_013"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_013</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_traffic_limiter:17.0:ENFORCE_ORDER=1,MAX_BURST_LENGTH=1,MAX_OUTSTANDING_RESPONSES=1,MERLIN_PACKET_FORMAT=ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:77) src_id(76:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0),PIPELINED=0,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=60,PKT_BYTE_CNT_L=57,PKT_DEST_ID_H=80,PKT_DEST_ID_L=77,PKT_SRC_ID_H=76,PKT_SRC_ID_L=73,PKT_THREAD_ID_H=81,PKT_THREAD_ID_L=81,PKT_TRANS_POSTED=52,PKT_TRANS_WRITE=53,PREVENT_HAZARDS=0,REORDER=0,ST_CHANNEL_W=10,ST_DATA_W=94,SUPPORTS_NONPOSTED_WRITES=0,SUPPORTS_POSTED_WRITES=1,VALID_WIDTH=10"
   instancePathKey="system:.:mm_interconnect_0:.:cpu0_data_master_limiter"
   kind="altera_merlin_traffic_limiter"
   version="17.0"
   name="altera_merlin_traffic_limiter">
  <generatedFiles>
   <file
       path="/home/strahinja/data/faks/vezbe/IVS/vezbe/v1/code/dual_mp_shmem/system/synthesis/submodules/altera_merlin_traffic_limiter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/strahinja/data/faks/vezbe/IVS/vezbe/v1/code/dual_mp_shmem/system/synthesis/submodules/altera_merlin_reorder_memory.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/strahinja/data/faks/vezbe/IVS/vezbe/v1/code/dual_mp_shmem/system/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/strahinja/data/faks/vezbe/IVS/vezbe/v1/code/dual_mp_shmem/system/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/strahinja/tools/intelFPGA_lite/17.0/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="system_mm_interconnect_0"
     as="cpu0_data_master_limiter,cpu0_instruction_master_limiter,cpu1_data_master_limiter,cpu1_instruction_master_limiter" />
  <messages>
   <message level="Debug" culprit="system">queue size: 45 starting:altera_merlin_traffic_limiter "submodules/altera_merlin_traffic_limiter"</message>
   <message level="Info" culprit="cpu0_data_master_limiter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_traffic_limiter</b> "<b>cpu0_data_master_limiter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/strahinja/data/faks/vezbe/IVS/vezbe/v1/code/dual_mp_shmem/system/synthesis/submodules/altera_avalon_sc_fifo.v</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:17.0:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:77) src_id(76:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0),NUM_OUTPUTS=5,ST_CHANNEL_W=10,ST_DATA_W=94,VALID_WIDTH=10"
   instancePathKey="system:.:mm_interconnect_0:.:cmd_demux"
   kind="altera_merlin_demultiplexer"
   version="17.0"
   name="system_mm_interconnect_0_cmd_demux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:77) src_id(76:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="10" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="100000000" />
  <parameter name="VALID_WIDTH" value="10" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="ST_DATA_W" value="94" />
  <parameter name="NUM_OUTPUTS" value="5" />
  <generatedFiles>
   <file
       path="/home/strahinja/data/faks/vezbe/IVS/vezbe/v1/code/dual_mp_shmem/system/synthesis/submodules/system_mm_interconnect_0_cmd_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/strahinja/tools/intelFPGA_lite/17.0/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="system_mm_interconnect_0" as="cmd_demux" />
  <messages>
   <message level="Debug" culprit="system">queue size: 41 starting:altera_merlin_demultiplexer "submodules/system_mm_interconnect_0_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:17.0:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:77) src_id(76:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0),NUM_OUTPUTS=3,ST_CHANNEL_W=10,ST_DATA_W=94,VALID_WIDTH=10"
   instancePathKey="system:.:mm_interconnect_0:.:cmd_demux_001"
   kind="altera_merlin_demultiplexer"
   version="17.0"
   name="system_mm_interconnect_0_cmd_demux_001">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:77) src_id(76:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="10" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="100000000" />
  <parameter name="VALID_WIDTH" value="10" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="ST_DATA_W" value="94" />
  <parameter name="NUM_OUTPUTS" value="3" />
  <generatedFiles>
   <file
       path="/home/strahinja/data/faks/vezbe/IVS/vezbe/v1/code/dual_mp_shmem/system/synthesis/submodules/system_mm_interconnect_0_cmd_demux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/strahinja/tools/intelFPGA_lite/17.0/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="system_mm_interconnect_0"
     as="cmd_demux_001,cmd_demux_003" />
  <messages>
   <message level="Debug" culprit="system">queue size: 40 starting:altera_merlin_demultiplexer "submodules/system_mm_interconnect_0_cmd_demux_001"</message>
   <message level="Info" culprit="cmd_demux_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux_001</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:17.0:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:77) src_id(76:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0),NUM_OUTPUTS=6,ST_CHANNEL_W=10,ST_DATA_W=94,VALID_WIDTH=10"
   instancePathKey="system:.:mm_interconnect_0:.:cmd_demux_002"
   kind="altera_merlin_demultiplexer"
   version="17.0"
   name="system_mm_interconnect_0_cmd_demux_002">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:77) src_id(76:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="10" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="100000000" />
  <parameter name="VALID_WIDTH" value="10" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="ST_DATA_W" value="94" />
  <parameter name="NUM_OUTPUTS" value="6" />
  <generatedFiles>
   <file
       path="/home/strahinja/data/faks/vezbe/IVS/vezbe/v1/code/dual_mp_shmem/system/synthesis/submodules/system_mm_interconnect_0_cmd_demux_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/strahinja/tools/intelFPGA_lite/17.0/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="system_mm_interconnect_0" as="cmd_demux_002" />
  <messages>
   <message level="Debug" culprit="system">queue size: 39 starting:altera_merlin_demultiplexer "submodules/system_mm_interconnect_0_cmd_demux_002"</message>
   <message level="Info" culprit="cmd_demux_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux_002</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:17.0:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,1,MERLIN_PACKET_FORMAT=ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:77) src_id(76:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0),NUM_INPUTS=2,PIPELINE_ARB=1,PKT_TRANS_LOCK=55,ST_CHANNEL_W=10,ST_DATA_W=94,USE_EXTERNAL_ARB=0"
   instancePathKey="system:.:mm_interconnect_0:.:cmd_mux"
   kind="altera_merlin_multiplexer"
   version="17.0"
   name="system_mm_interconnect_0_cmd_mux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:77) src_id(76:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="10" />
  <parameter name="ARBITRATION_SHARES" value="1,1" />
  <parameter name="NUM_INPUTS" value="2" />
  <parameter name="PIPELINE_ARB" value="1" />
  <parameter name="ARBITRATION_SCHEME" value="round-robin" />
  <parameter name="ST_DATA_W" value="94" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="55" />
  <generatedFiles>
   <file
       path="/home/strahinja/data/faks/vezbe/IVS/vezbe/v1/code/dual_mp_shmem/system/synthesis/submodules/system_mm_interconnect_0_cmd_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/strahinja/data/faks/vezbe/IVS/vezbe/v1/code/dual_mp_shmem/system/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/strahinja/tools/intelFPGA_lite/17.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="system_mm_interconnect_0"
     as="cmd_mux,cmd_mux_001,cmd_mux_002,cmd_mux_004,cmd_mux_005,cmd_mux_007,cmd_mux_008" />
  <messages>
   <message level="Debug" culprit="system">queue size: 37 starting:altera_merlin_multiplexer "submodules/system_mm_interconnect_0_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:17.0:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:77) src_id(76:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=55,ST_CHANNEL_W=10,ST_DATA_W=94,USE_EXTERNAL_ARB=0"
   instancePathKey="system:.:mm_interconnect_0:.:cmd_mux_003"
   kind="altera_merlin_multiplexer"
   version="17.0"
   name="system_mm_interconnect_0_cmd_mux_003">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:77) src_id(76:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="10" />
  <parameter name="ARBITRATION_SHARES" value="1" />
  <parameter name="NUM_INPUTS" value="1" />
  <parameter name="PIPELINE_ARB" value="1" />
  <parameter name="ARBITRATION_SCHEME" value="round-robin" />
  <parameter name="ST_DATA_W" value="94" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="55" />
  <generatedFiles>
   <file
       path="/home/strahinja/data/faks/vezbe/IVS/vezbe/v1/code/dual_mp_shmem/system/synthesis/submodules/system_mm_interconnect_0_cmd_mux_003.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/strahinja/data/faks/vezbe/IVS/vezbe/v1/code/dual_mp_shmem/system/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/strahinja/tools/intelFPGA_lite/17.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="system_mm_interconnect_0"
     as="cmd_mux_003,cmd_mux_006,cmd_mux_009" />
  <messages>
   <message level="Debug" culprit="system">queue size: 34 starting:altera_merlin_multiplexer "submodules/system_mm_interconnect_0_cmd_mux_003"</message>
   <message level="Info" culprit="cmd_mux_003"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux_003</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/strahinja/data/faks/vezbe/IVS/vezbe/v1/code/dual_mp_shmem/system/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:17.0:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:77) src_id(76:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0),NUM_OUTPUTS=2,ST_CHANNEL_W=10,ST_DATA_W=94,VALID_WIDTH=1"
   instancePathKey="system:.:mm_interconnect_0:.:rsp_demux"
   kind="altera_merlin_demultiplexer"
   version="17.0"
   name="system_mm_interconnect_0_rsp_demux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:77) src_id(76:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="10" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="100000000" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="ST_DATA_W" value="94" />
  <parameter name="NUM_OUTPUTS" value="2" />
  <generatedFiles>
   <file
       path="/home/strahinja/data/faks/vezbe/IVS/vezbe/v1/code/dual_mp_shmem/system/synthesis/submodules/system_mm_interconnect_0_rsp_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/strahinja/tools/intelFPGA_lite/17.0/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="system_mm_interconnect_0"
     as="rsp_demux,rsp_demux_001,rsp_demux_002,rsp_demux_004,rsp_demux_005,rsp_demux_007,rsp_demux_008" />
  <messages>
   <message level="Debug" culprit="system">queue size: 27 starting:altera_merlin_demultiplexer "submodules/system_mm_interconnect_0_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:17.0:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:77) src_id(76:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=10,ST_DATA_W=94,VALID_WIDTH=1"
   instancePathKey="system:.:mm_interconnect_0:.:rsp_demux_003"
   kind="altera_merlin_demultiplexer"
   version="17.0"
   name="system_mm_interconnect_0_rsp_demux_003">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:77) src_id(76:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="10" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="100000000" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="ST_DATA_W" value="94" />
  <parameter name="NUM_OUTPUTS" value="1" />
  <generatedFiles>
   <file
       path="/home/strahinja/data/faks/vezbe/IVS/vezbe/v1/code/dual_mp_shmem/system/synthesis/submodules/system_mm_interconnect_0_rsp_demux_003.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/strahinja/tools/intelFPGA_lite/17.0/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="system_mm_interconnect_0"
     as="rsp_demux_003,rsp_demux_006,rsp_demux_009" />
  <messages>
   <message level="Debug" culprit="system">queue size: 24 starting:altera_merlin_demultiplexer "submodules/system_mm_interconnect_0_rsp_demux_003"</message>
   <message level="Info" culprit="rsp_demux_003"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux_003</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:17.0:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,1,1,1,1,MERLIN_PACKET_FORMAT=ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:77) src_id(76:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0),NUM_INPUTS=5,PIPELINE_ARB=0,PKT_TRANS_LOCK=55,ST_CHANNEL_W=10,ST_DATA_W=94,USE_EXTERNAL_ARB=0"
   instancePathKey="system:.:mm_interconnect_0:.:rsp_mux"
   kind="altera_merlin_multiplexer"
   version="17.0"
   name="system_mm_interconnect_0_rsp_mux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:77) src_id(76:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="10" />
  <parameter name="ARBITRATION_SHARES" value="1,1,1,1,1" />
  <parameter name="NUM_INPUTS" value="5" />
  <parameter name="PIPELINE_ARB" value="0" />
  <parameter name="ARBITRATION_SCHEME" value="no-arb" />
  <parameter name="ST_DATA_W" value="94" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="55" />
  <generatedFiles>
   <file
       path="/home/strahinja/data/faks/vezbe/IVS/vezbe/v1/code/dual_mp_shmem/system/synthesis/submodules/system_mm_interconnect_0_rsp_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/strahinja/data/faks/vezbe/IVS/vezbe/v1/code/dual_mp_shmem/system/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/strahinja/tools/intelFPGA_lite/17.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="system_mm_interconnect_0" as="rsp_mux" />
  <messages>
   <message level="Debug" culprit="system">queue size: 17 starting:altera_merlin_multiplexer "submodules/system_mm_interconnect_0_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/strahinja/data/faks/vezbe/IVS/vezbe/v1/code/dual_mp_shmem/system/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:17.0:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,1,1,MERLIN_PACKET_FORMAT=ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:77) src_id(76:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0),NUM_INPUTS=3,PIPELINE_ARB=0,PKT_TRANS_LOCK=55,ST_CHANNEL_W=10,ST_DATA_W=94,USE_EXTERNAL_ARB=0"
   instancePathKey="system:.:mm_interconnect_0:.:rsp_mux_001"
   kind="altera_merlin_multiplexer"
   version="17.0"
   name="system_mm_interconnect_0_rsp_mux_001">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:77) src_id(76:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="10" />
  <parameter name="ARBITRATION_SHARES" value="1,1,1" />
  <parameter name="NUM_INPUTS" value="3" />
  <parameter name="PIPELINE_ARB" value="0" />
  <parameter name="ARBITRATION_SCHEME" value="no-arb" />
  <parameter name="ST_DATA_W" value="94" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="55" />
  <generatedFiles>
   <file
       path="/home/strahinja/data/faks/vezbe/IVS/vezbe/v1/code/dual_mp_shmem/system/synthesis/submodules/system_mm_interconnect_0_rsp_mux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/strahinja/data/faks/vezbe/IVS/vezbe/v1/code/dual_mp_shmem/system/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/strahinja/tools/intelFPGA_lite/17.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="system_mm_interconnect_0" as="rsp_mux_001,rsp_mux_003" />
  <messages>
   <message level="Debug" culprit="system">queue size: 16 starting:altera_merlin_multiplexer "submodules/system_mm_interconnect_0_rsp_mux_001"</message>
   <message level="Info" culprit="rsp_mux_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux_001</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/strahinja/data/faks/vezbe/IVS/vezbe/v1/code/dual_mp_shmem/system/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:17.0:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,1,1,1,1,1,MERLIN_PACKET_FORMAT=ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:77) src_id(76:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0),NUM_INPUTS=6,PIPELINE_ARB=0,PKT_TRANS_LOCK=55,ST_CHANNEL_W=10,ST_DATA_W=94,USE_EXTERNAL_ARB=0"
   instancePathKey="system:.:mm_interconnect_0:.:rsp_mux_002"
   kind="altera_merlin_multiplexer"
   version="17.0"
   name="system_mm_interconnect_0_rsp_mux_002">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:77) src_id(76:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="10" />
  <parameter name="ARBITRATION_SHARES" value="1,1,1,1,1,1" />
  <parameter name="NUM_INPUTS" value="6" />
  <parameter name="PIPELINE_ARB" value="0" />
  <parameter name="ARBITRATION_SCHEME" value="no-arb" />
  <parameter name="ST_DATA_W" value="94" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="55" />
  <generatedFiles>
   <file
       path="/home/strahinja/data/faks/vezbe/IVS/vezbe/v1/code/dual_mp_shmem/system/synthesis/submodules/system_mm_interconnect_0_rsp_mux_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/strahinja/data/faks/vezbe/IVS/vezbe/v1/code/dual_mp_shmem/system/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/strahinja/tools/intelFPGA_lite/17.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="system_mm_interconnect_0" as="rsp_mux_002" />
  <messages>
   <message level="Debug" culprit="system">queue size: 15 starting:altera_merlin_multiplexer "submodules/system_mm_interconnect_0_rsp_mux_002"</message>
   <message level="Info" culprit="rsp_mux_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux_002</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/strahinja/data/faks/vezbe/IVS/vezbe/v1/code/dual_mp_shmem/system/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_width_adapter:17.0:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:77) src_id(76:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0),IN_PKT_ADDR_H=50,IN_PKT_ADDR_L=36,IN_PKT_BURSTWRAP_H=63,IN_PKT_BURSTWRAP_L=61,IN_PKT_BURST_SIZE_H=66,IN_PKT_BURST_SIZE_L=64,IN_PKT_BURST_TYPE_H=68,IN_PKT_BURST_TYPE_L=67,IN_PKT_BYTEEN_H=35,IN_PKT_BYTEEN_L=32,IN_PKT_BYTE_CNT_H=60,IN_PKT_BYTE_CNT_L=57,IN_PKT_DATA_H=31,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=93,IN_PKT_ORI_BURST_SIZE_L=91,IN_PKT_RESPONSE_STATUS_H=90,IN_PKT_RESPONSE_STATUS_L=89,IN_PKT_TRANS_COMPRESSED_READ=51,IN_PKT_TRANS_EXCLUSIVE=56,IN_PKT_TRANS_WRITE=53,IN_ST_DATA_W=94,OPTIMIZE_FOR_RSP=0,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(129:127) response_status(126:125) cache(124:121) protection(120:118) thread_id(117) dest_id(116:113) src_id(112:109) qos(108) begin_burst(107) data_sideband(106) addr_sideband(105) burst_type(104:103) burst_size(102:100) burstwrap(99:97) byte_cnt(96:93) trans_exclusive(92) trans_lock(91) trans_read(90) trans_write(89) trans_posted(88) trans_compressed_read(87) addr(86:72) byteen(71:64) data(63:0),OUT_PKT_ADDR_H=86,OUT_PKT_ADDR_L=72,OUT_PKT_BURST_SIZE_H=102,OUT_PKT_BURST_SIZE_L=100,OUT_PKT_BURST_TYPE_H=104,OUT_PKT_BURST_TYPE_L=103,OUT_PKT_BYTEEN_H=71,OUT_PKT_BYTEEN_L=64,OUT_PKT_BYTE_CNT_H=96,OUT_PKT_BYTE_CNT_L=93,OUT_PKT_DATA_H=63,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=129,OUT_PKT_ORI_BURST_SIZE_L=127,OUT_PKT_RESPONSE_STATUS_H=126,OUT_PKT_RESPONSE_STATUS_L=125,OUT_PKT_TRANS_COMPRESSED_READ=87,OUT_PKT_TRANS_EXCLUSIVE=92,OUT_ST_DATA_W=130,PACKING=1,RESPONSE_PATH=0,ST_CHANNEL_W=10"
   instancePathKey="system:.:mm_interconnect_0:.:shared_mem_s1_cmd_width_adapter"
   kind="altera_merlin_width_adapter"
   version="17.0"
   name="altera_merlin_width_adapter">
  <parameter name="OUT_PKT_ORI_BURST_SIZE_H" value="129" />
  <parameter name="OUT_PKT_ORI_BURST_SIZE_L" value="127" />
  <parameter name="IN_PKT_ORI_BURST_SIZE_H" value="93" />
  <parameter
     name="OUT_MERLIN_PACKET_FORMAT"
     value="ori_burst_size(129:127) response_status(126:125) cache(124:121) protection(120:118) thread_id(117) dest_id(116:113) src_id(112:109) qos(108) begin_burst(107) data_sideband(106) addr_sideband(105) burst_type(104:103) burst_size(102:100) burstwrap(99:97) byte_cnt(96:93) trans_exclusive(92) trans_lock(91) trans_read(90) trans_write(89) trans_posted(88) trans_compressed_read(87) addr(86:72) byteen(71:64) data(63:0)" />
  <parameter
     name="IN_MERLIN_PACKET_FORMAT"
     value="ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:77) src_id(76:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)" />
  <parameter name="IN_PKT_ORI_BURST_SIZE_L" value="91" />
  <generatedFiles>
   <file
       path="/home/strahinja/data/faks/vezbe/IVS/vezbe/v1/code/dual_mp_shmem/system/synthesis/submodules/altera_merlin_width_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/strahinja/data/faks/vezbe/IVS/vezbe/v1/code/dual_mp_shmem/system/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/strahinja/data/faks/vezbe/IVS/vezbe/v1/code/dual_mp_shmem/system/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/strahinja/tools/intelFPGA_lite/17.0/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="system_mm_interconnect_0"
     as="shared_mem_s1_cmd_width_adapter,shared_mem_s2_cmd_width_adapter,shared_mem_s1_rsp_width_adapter,shared_mem_s2_rsp_width_adapter" />
  <messages>
   <message level="Debug" culprit="system">queue size: 13 starting:altera_merlin_width_adapter "submodules/altera_merlin_width_adapter"</message>
   <message level="Info" culprit="shared_mem_s1_cmd_width_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_width_adapter</b> "<b>shared_mem_s1_cmd_width_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/strahinja/data/faks/vezbe/IVS/vezbe/v1/code/dual_mp_shmem/system/synthesis/submodules/altera_merlin_burst_uncompressor.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_st_adapter:17.0:AUTO_DEVICE=5CSEMA5F31C6,AUTO_DEVICE_FAMILY=Cyclone V,AUTO_DEVICE_SPEEDGRADE=,inBitsPerSymbol=34,inChannelWidth=0,inDataWidth=34,inEmptyWidth=1,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inUseEmptyPort=0,inUsePackets=0,inUseReady=1,inUseValid=1,outChannelWidth=0,outDataWidth=34,outEmptyWidth=1,outErrorDescriptor=,outErrorWidth=1,outMaxChannel=0,outReadyLatency=0,outUseEmptyPort=0,outUseReady=1,outUseValid=1(altera_clock_bridge:17.0:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:17.0:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(error_adapter:17.0:inBitsPerSymbol=34,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=true,outErrorDescriptor=,outErrorWidth=1)(clock:17.0:)(clock:17.0:)(reset:17.0:)"
   instancePathKey="system:.:mm_interconnect_0:.:avalon_st_adapter"
   kind="altera_avalon_st_adapter"
   version="17.0"
   name="system_mm_interconnect_0_avalon_st_adapter">
  <parameter name="inUseValid" value="1" />
  <parameter name="inBitsPerSymbol" value="34" />
  <parameter name="outUseEmptyPort" value="0" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="outErrorWidth" value="1" />
  <parameter name="outUseValid" value="1" />
  <parameter name="outMaxChannel" value="0" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="0" />
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inEmptyWidth" value="1" />
  <parameter name="inUseReady" value="1" />
  <parameter name="outReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="outDataWidth" value="34" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter name="inUseEmptyPort" value="0" />
  <parameter name="outChannelWidth" value="0" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="outUseReady" value="1" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE" value="5CSEMA5F31C6" />
  <parameter name="inDataWidth" value="34" />
  <parameter name="outErrorDescriptor" value="" />
  <parameter name="outEmptyWidth" value="1" />
  <generatedFiles>
   <file
       path="/home/strahinja/data/faks/vezbe/IVS/vezbe/v1/code/dual_mp_shmem/system/synthesis/submodules/system_mm_interconnect_0_avalon_st_adapter.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/strahinja/data/faks/vezbe/IVS/vezbe/v1/code/dual_mp_shmem/system/synthesis/submodules/system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/strahinja/tools/intelFPGA_lite/17.0/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="/home/strahinja/tools/intelFPGA_lite/17.0/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </childSourceFiles>
  <instantiator
     instantiator="system_mm_interconnect_0"
     as="avalon_st_adapter,avalon_st_adapter_001,avalon_st_adapter_002,avalon_st_adapter_004,avalon_st_adapter_005,avalon_st_adapter_006,avalon_st_adapter_007,avalon_st_adapter_008" />
  <messages>
   <message level="Debug" culprit="system">queue size: 9 starting:altera_avalon_st_adapter "submodules/system_mm_interconnect_0_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>error_adapter</b> "<b>submodules/system_mm_interconnect_0_avalon_st_adapter_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 1 starting:error_adapter "submodules/system_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_st_adapter:17.0:AUTO_DEVICE=5CSEMA5F31C6,AUTO_DEVICE_FAMILY=Cyclone V,AUTO_DEVICE_SPEEDGRADE=,inBitsPerSymbol=66,inChannelWidth=0,inDataWidth=66,inEmptyWidth=1,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inUseEmptyPort=0,inUsePackets=0,inUseReady=1,inUseValid=1,outChannelWidth=0,outDataWidth=66,outEmptyWidth=1,outErrorDescriptor=,outErrorWidth=1,outMaxChannel=0,outReadyLatency=0,outUseEmptyPort=0,outUseReady=1,outUseValid=1(altera_clock_bridge:17.0:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:17.0:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(error_adapter:17.0:inBitsPerSymbol=66,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=true,outErrorDescriptor=,outErrorWidth=1)(clock:17.0:)(clock:17.0:)(reset:17.0:)"
   instancePathKey="system:.:mm_interconnect_0:.:avalon_st_adapter_003"
   kind="altera_avalon_st_adapter"
   version="17.0"
   name="system_mm_interconnect_0_avalon_st_adapter_003">
  <parameter name="inUseValid" value="1" />
  <parameter name="inBitsPerSymbol" value="66" />
  <parameter name="outUseEmptyPort" value="0" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="outErrorWidth" value="1" />
  <parameter name="outUseValid" value="1" />
  <parameter name="outMaxChannel" value="0" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="0" />
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inEmptyWidth" value="1" />
  <parameter name="inUseReady" value="1" />
  <parameter name="outReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="outDataWidth" value="66" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter name="inUseEmptyPort" value="0" />
  <parameter name="outChannelWidth" value="0" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="outUseReady" value="1" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE" value="5CSEMA5F31C6" />
  <parameter name="inDataWidth" value="66" />
  <parameter name="outErrorDescriptor" value="" />
  <parameter name="outEmptyWidth" value="1" />
  <generatedFiles>
   <file
       path="/home/strahinja/data/faks/vezbe/IVS/vezbe/v1/code/dual_mp_shmem/system/synthesis/submodules/system_mm_interconnect_0_avalon_st_adapter_003.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/strahinja/data/faks/vezbe/IVS/vezbe/v1/code/dual_mp_shmem/system/synthesis/submodules/system_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/strahinja/tools/intelFPGA_lite/17.0/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="/home/strahinja/tools/intelFPGA_lite/17.0/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </childSourceFiles>
  <instantiator
     instantiator="system_mm_interconnect_0"
     as="avalon_st_adapter_003,avalon_st_adapter_009" />
  <messages>
   <message level="Debug" culprit="system">queue size: 7 starting:altera_avalon_st_adapter "submodules/system_mm_interconnect_0_avalon_st_adapter_003"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter_003"><![CDATA["<b>avalon_st_adapter_003</b>" reuses <b>error_adapter</b> "<b>submodules/system_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter_003"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter_003</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 0 starting:error_adapter "submodules/system_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter_003</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="error_adapter:17.0:inBitsPerSymbol=34,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=true,outErrorDescriptor=,outErrorWidth=1"
   instancePathKey="system:.:mm_interconnect_0:.:avalon_st_adapter:.:error_adapter_0"
   kind="error_adapter"
   version="17.0"
   name="system_mm_interconnect_0_avalon_st_adapter_error_adapter_0">
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inUseReady" value="true" />
  <parameter name="inBitsPerSymbol" value="34" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="inSymbolsPerBeat" value="1" />
  <parameter name="inUseEmptyPort" value="NO" />
  <parameter name="outErrorWidth" value="1" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="outErrorDescriptor" value="" />
  <parameter name="inUseEmpty" value="false" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="false" />
  <generatedFiles>
   <file
       path="/home/strahinja/data/faks/vezbe/IVS/vezbe/v1/code/dual_mp_shmem/system/synthesis/submodules/system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/strahinja/tools/intelFPGA_lite/17.0/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="system_mm_interconnect_0_avalon_st_adapter"
     as="error_adapter_0" />
  <messages>
   <message level="Debug" culprit="system">queue size: 1 starting:error_adapter "submodules/system_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="error_adapter:17.0:inBitsPerSymbol=66,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=true,outErrorDescriptor=,outErrorWidth=1"
   instancePathKey="system:.:mm_interconnect_0:.:avalon_st_adapter_003:.:error_adapter_0"
   kind="error_adapter"
   version="17.0"
   name="system_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0">
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inUseReady" value="true" />
  <parameter name="inBitsPerSymbol" value="66" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="inSymbolsPerBeat" value="1" />
  <parameter name="inUseEmptyPort" value="NO" />
  <parameter name="outErrorWidth" value="1" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="outErrorDescriptor" value="" />
  <parameter name="inUseEmpty" value="false" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="false" />
  <generatedFiles>
   <file
       path="/home/strahinja/data/faks/vezbe/IVS/vezbe/v1/code/dual_mp_shmem/system/synthesis/submodules/system_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/strahinja/tools/intelFPGA_lite/17.0/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="system_mm_interconnect_0_avalon_st_adapter_003"
     as="error_adapter_0" />
  <messages>
   <message level="Debug" culprit="system">queue size: 0 starting:error_adapter "submodules/system_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter_003</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
</deploy>
