 Timing Path to mult/out_reg[63]/D 
  
 Path Start Point : mult/m_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : mult/out_reg[63] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             1.25089  6.58518  7.83607           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c57/A BUF_X8        Rise  0.0000 0.0000 0.0000                      6.58518                                     F             | 
|    CTS_L1_tid1__c1_tid1__c57/Z BUF_X8        Rise  0.0160 0.0160 0.0060             0.958598 6.25843  7.21702           1       81.2723  F    K        | 
|    mult/clk__CTS_1_PP_1                      Rise  0.0160 0.0000                                                                                       | 
|    mult/CTS_L2_c_tid1_36/A     INV_X4        Rise  0.0170 0.0010 0.0060    0.0010            6.25843                                     F             | 
|    mult/CTS_L2_c_tid1_36/ZN    INV_X4        Fall  0.0250 0.0080 0.0050             4.42577  6.25843  10.6842           1       81.2723  F    K        | 
|    mult/CTS_L3_c_tid1_35/A     INV_X4        Fall  0.0270 0.0020 0.0050                      5.70005                                     F             | 
|    mult/CTS_L3_c_tid1_35/ZN    INV_X4        Rise  0.0390 0.0120 0.0090             6.72615  3.23336  9.95951           2       62.9129  F    K        | 
|    mult/clk_gate_m_reg/CK      CLKGATETST_X1 Rise  0.0420 0.0030 0.0090    0.0010            1.8122                                      FA            | 
|    mult/clk_gate_m_reg/GCK     CLKGATETST_X1 Rise  0.1810 0.1390 0.1180             18.8287  30.3889  49.2176           32      64.1629  FA   K        | 
| Data Path:                                                                                                                                             | 
|    mult/m_reg[0]/CK            DFF_X1        Rise  0.1850 0.0040 0.1180                      0.949653                                    F             | 
|    mult/m_reg[0]/Q             DFF_X1        Fall  0.2950 0.1100 0.0130             1.77295  6.51211  8.28506           3       50.4464  F             | 
|    mult/i_0/m[0]                             Fall  0.2950 0.0000                                                                                       | 
|    mult/i_0/i_0/A              HA_X1         Fall  0.2950 0.0000 0.0130                      3.05682                                                   | 
|    mult/i_0/i_0/CO             HA_X1         Fall  0.3280 0.0330 0.0080             0.425639 2.76208  3.18772           1       75.6138                | 
|    mult/i_0/i_1/CI             FA_X1         Fall  0.3280 0.0000 0.0080                      2.66475                                                   | 
|    mult/i_0/i_1/CO             FA_X1         Fall  0.3990 0.0710 0.0160             0.787994 2.76208  3.55007           1       75.6138                | 
|    mult/i_0/i_2/CI             FA_X1         Fall  0.3990 0.0000 0.0160                      2.66475                                                   | 
|    mult/i_0/i_2/CO             FA_X1         Fall  0.4720 0.0730 0.0150             0.491751 2.76208  3.25383           1       50.4464                | 
|    mult/i_0/i_3/CI             FA_X1         Fall  0.4720 0.0000 0.0150                      2.66475                                                   | 
|    mult/i_0/i_3/CO             FA_X1         Fall  0.5450 0.0730 0.0160             0.598671 2.76208  3.36075           1       50.4464                | 
|    mult/i_0/i_4/CI             FA_X1         Fall  0.5450 0.0000 0.0160                      2.66475                                                   | 
|    mult/i_0/i_4/CO             FA_X1         Fall  0.6190 0.0740 0.0160             0.601648 2.76208  3.36373           1       50.4464                | 
|    mult/i_0/i_5/CI             FA_X1         Fall  0.6190 0.0000 0.0160                      2.66475                                                   | 
|    mult/i_0/i_5/CO             FA_X1         Fall  0.6940 0.0750 0.0160             1.00262  2.76208  3.7647            1       62.0871                | 
|    mult/i_0/i_6/CI             FA_X1         Fall  0.6940 0.0000 0.0160                      2.66475                                                   | 
|    mult/i_0/i_6/CO             FA_X1         Fall  0.7690 0.0750 0.0160             0.95477  2.76208  3.71685           1       62.0871                | 
|    mult/i_0/i_7/CI             FA_X1         Fall  0.7690 0.0000 0.0160                      2.66475                                                   | 
|    mult/i_0/i_7/CO             FA_X1         Fall  0.8420 0.0730 0.0150             0.443784 2.76208  3.20586           1       68.0469                | 
|    mult/i_0/i_8/CI             FA_X1         Fall  0.8420 0.0000 0.0150                      2.66475                                                   | 
|    mult/i_0/i_8/CO             FA_X1         Fall  0.9150 0.0730 0.0160             0.619271 2.76208  3.38135           1       68.0469                | 
|    mult/i_0/i_9/CI             FA_X1         Fall  0.9150 0.0000 0.0160                      2.66475                                                   | 
|    mult/i_0/i_9/CO             FA_X1         Fall  0.9890 0.0740 0.0160             0.690312 2.76208  3.45239           1       68.0469                | 
|    mult/i_0/i_10/CI            FA_X1         Fall  0.9890 0.0000 0.0160                      2.66475                                                   | 
|    mult/i_0/i_10/CO            FA_X1         Fall  1.0630 0.0740 0.0160             0.743109 2.76208  3.50519           1       68.0469                | 
|    mult/i_0/i_11/CI            FA_X1         Fall  1.0630 0.0000 0.0160                      2.66475                                                   | 
|    mult/i_0/i_11/CO            FA_X1         Fall  1.1360 0.0730 0.0150             0.236774 2.76208  2.99885           1       70.5469                | 
|    mult/i_0/i_12/CI            FA_X1         Fall  1.1360 0.0000 0.0150                      2.66475                                                   | 
|    mult/i_0/i_12/CO            FA_X1         Fall  1.2100 0.0740 0.0160             0.71838  2.76208  3.48046           1       70.5469                | 
|    mult/i_0/i_13/CI            FA_X1         Fall  1.2100 0.0000 0.0160                      2.66475                                                   | 
|    mult/i_0/i_13/CO            FA_X1         Fall  1.2830 0.0730 0.0150             0.514458 2.76208  3.27654           1       70.5469                | 
|    mult/i_0/i_14/CI            FA_X1         Fall  1.2830 0.0000 0.0150                      2.66475                                                   | 
|    mult/i_0/i_14/CO            FA_X1         Fall  1.3550 0.0720 0.0150             0.276243 2.76208  3.03832           1       70.1004                | 
|    mult/i_0/i_15/CI            FA_X1         Fall  1.3550 0.0000 0.0150                      2.66475                                                   | 
|    mult/i_0/i_15/CO            FA_X1         Fall  1.4280 0.0730 0.0160             0.68421  2.76208  3.44629           1       70.1004                | 
|    mult/i_0/i_16/CI            FA_X1         Fall  1.4280 0.0000 0.0160                      2.66475                                                   | 
|    mult/i_0/i_16/CO            FA_X1         Fall  1.5010 0.0730 0.0150             0.350847 2.76208  3.11293           1       70.1004                | 
|    mult/i_0/i_17/CI            FA_X1         Fall  1.5010 0.0000 0.0150                      2.66475                                                   | 
|    mult/i_0/i_17/CO            FA_X1         Fall  1.5740 0.0730 0.0150             0.372804 2.76208  3.13488           1       70.1004                | 
|    mult/i_0/i_18/CI            FA_X1         Fall  1.5740 0.0000 0.0150                      2.66475                                                   | 
|    mult/i_0/i_18/CO            FA_X1         Fall  1.6470 0.0730 0.0160             0.613412 2.76208  3.37549           1       73.5156                | 
|    mult/i_0/i_19/CI            FA_X1         Fall  1.6470 0.0000 0.0160                      2.66475                                                   | 
|    mult/i_0/i_19/CO            FA_X1         Fall  1.7210 0.0740 0.0160             0.745529 2.76208  3.50761           1       73.5156                | 
|    mult/i_0/i_20/CI            FA_X1         Fall  1.7210 0.0000 0.0160                      2.66475                                                   | 
|    mult/i_0/i_20/CO            FA_X1         Fall  1.7940 0.0730 0.0150             0.53826  2.76208  3.30034           1       73.5156                | 
|    mult/i_0/i_21/CI            FA_X1         Fall  1.7940 0.0000 0.0150                      2.66475                                                   | 
|    mult/i_0/i_21/CO            FA_X1         Fall  1.8660 0.0720 0.0150             0.236872 2.76208  2.99895           1       65.2567                | 
|    mult/i_0/i_22/CI            FA_X1         Fall  1.8660 0.0000 0.0150                      2.66475                                                   | 
|    mult/i_0/i_22/CO            FA_X1         Fall  1.9390 0.0730 0.0150             0.564487 2.76208  3.32656           1       65.2567                | 
|    mult/i_0/i_23/CI            FA_X1         Fall  1.9390 0.0000 0.0150                      2.66475                                                   | 
|    mult/i_0/i_23/CO            FA_X1         Fall  2.0140 0.0750 0.0160             1.12405  2.76208  3.88612           1       65.2567                | 
|    mult/i_0/i_24/CI            FA_X1         Fall  2.0150 0.0010 0.0160    0.0010            2.66475                                                   | 
|    mult/i_0/i_24/CO            FA_X1         Fall  2.0890 0.0740 0.0160             0.63403  2.76208  3.39611           1       65.2567                | 
|    mult/i_0/i_25/CI            FA_X1         Fall  2.0890 0.0000 0.0160                      2.66475                                                   | 
|    mult/i_0/i_25/CO            FA_X1         Fall  2.1630 0.0740 0.0160             0.855988 2.76208  3.61807           1       68.2254                | 
|    mult/i_0/i_26/CI            FA_X1         Fall  2.1630 0.0000 0.0160                      2.66475                                                   | 
|    mult/i_0/i_26/CO            FA_X1         Fall  2.2370 0.0740 0.0160             0.659847 2.76208  3.42192           1       68.2254                | 
|    mult/i_0/i_27/CI            FA_X1         Fall  2.2370 0.0000 0.0160                      2.66475                                                   | 
|    mult/i_0/i_27/CO            FA_X1         Fall  2.3100 0.0730 0.0150             0.474129 2.76208  3.23621           1       64.1629                | 
|    mult/i_0/i_28/CI            FA_X1         Fall  2.3100 0.0000 0.0150                      2.66475                                                   | 
|    mult/i_0/i_28/CO            FA_X1         Fall  2.3820 0.0720 0.0150             0.293311 2.76208  3.05539           1       56.6183                | 
|    mult/i_0/i_29/CI            FA_X1         Fall  2.3820 0.0000 0.0150                      2.66475                                                   | 
|    mult/i_0/i_29/CO            FA_X1         Fall  2.4560 0.0740 0.0160             0.891864 2.76208  3.65394           1       56.6183                | 
|    mult/i_0/i_30/CI            FA_X1         Fall  2.4560 0.0000 0.0160                      2.66475                                                   | 
|    mult/i_0/i_30/CO            FA_X1         Fall  2.5290 0.0730 0.0150             0.606076 2.57361  3.17968           1       62.9129                | 
|    mult/i_0/i_32/B             XNOR2_X1      Fall  2.5290 0.0000 0.0150                      2.36817                                                   | 
|    mult/i_0/i_32/ZN            XNOR2_X1      Fall  2.5710 0.0420 0.0100             0.226051 1.62303  1.84908           1       62.9129                | 
|    mult/i_0/p_0[31]                          Fall  2.5710 0.0000                                                                                       | 
|    mult/i_2_95/B2              AOI22_X1      Fall  2.5710 0.0000 0.0100                      1.52031                                                   | 
|    mult/i_2_95/ZN              AOI22_X1      Rise  2.6180 0.0470 0.0270             0.178827 1.6642   1.84303           1       62.9129                | 
|    mult/i_2_94/A2              NAND2_X1      Rise  2.6180 0.0000 0.0270                      1.6642                                                    | 
|    mult/i_2_94/ZN              NAND2_X1      Fall  2.6340 0.0160 0.0080             0.273248 1.14029  1.41354           1       62.9129                | 
|    mult/out_reg[63]/D          DFF_X1        Fall  2.6340 0.0000 0.0080                      1.06234                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to mult/out_reg[63]/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000 1.25089  5.81013  7.06102           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c57/A BUF_X8    Rise  0.0000 0.0000 0.0000          6.58518                                     F             | 
|    CTS_L1_tid1__c1_tid1__c57/Z BUF_X8    Rise  0.0150 0.0150 0.0060 0.958598 5.70005  6.65865           1       81.2723  F    K        | 
|    mult/clk__CTS_1_PP_1                  Rise  0.0150 0.0000                                                                           | 
|    mult/CTS_L2_c_tid1_36/A     INV_X4    Rise  0.0150 0.0000 0.0060          6.25843                                     F             | 
|    mult/CTS_L2_c_tid1_36/ZN    INV_X4    Fall  0.0230 0.0080 0.0040 4.42577  5.70005  10.1258           1       81.2723  F    K        | 
|    mult/CTS_L3_c_tid1_35/A     INV_X4    Fall  0.0250 0.0020 0.0050          5.70005                                     F             | 
|    mult/CTS_L3_c_tid1_35/ZN    INV_X4    Rise  0.0370 0.0120 0.0090 6.72615  2.91637  9.64253           2       62.9129  F    K        | 
|    mult/CTS_L4_c_tid1_26/A     CLKBUF_X3 Rise  0.0380 0.0010 0.0090          1.42116                                     F             | 
|    mult/CTS_L4_c_tid1_26/Z     CLKBUF_X3 Rise  0.0740 0.0360 0.0130 5.41368  5.70005  11.1137           1       70.1004  F    K        | 
|    mult/CTS_L5_c_tid1_24/A     INV_X4    Rise  0.0760 0.0020 0.0130          6.25843                                     F             | 
|    mult/CTS_L5_c_tid1_24/ZN    INV_X4    Fall  0.1010 0.0250 0.0160 4.06628  50.6202  54.6865           2       100      F    K        | 
|    mult/CTS_L6_c_tid1_13/A     INV_X4    Fall  0.1020 0.0010 0.0160          5.70005                                     F             | 
|    mult/CTS_L6_c_tid1_13/ZN    INV_X4    Rise  0.1620 0.0600 0.0610 36.8856  54.8122  91.6978           64      75.6138  F    K        | 
|    mult/out_reg[63]/CK         DFF_X1    Rise  0.1650 0.0030 0.0610          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| target clock propagated network latency   |  0.1650 3.1650 | 
| library setup check                       | -0.0240 3.1410 | 
| data required time                        |  3.1410        | 
|                                           |                | 
| data required time                        |  3.1410        | 
| data arrival time                         | -2.6340        | 
| pessimism                                 |  0.0010        | 
|                                           |                | 
| slack                                     |  0.5080        | 
--------------------------------------------------------------


 Timing Path to mult/out_reg[61]/D 
  
 Path Start Point : mult/m_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : mult/out_reg[61] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             1.25089  6.58518  7.83607           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c57/A BUF_X8        Rise  0.0000 0.0000 0.0000                      6.58518                                     F             | 
|    CTS_L1_tid1__c1_tid1__c57/Z BUF_X8        Rise  0.0160 0.0160 0.0060             0.958598 6.25843  7.21702           1       81.2723  F    K        | 
|    mult/clk__CTS_1_PP_1                      Rise  0.0160 0.0000                                                                                       | 
|    mult/CTS_L2_c_tid1_36/A     INV_X4        Rise  0.0170 0.0010 0.0060    0.0010            6.25843                                     F             | 
|    mult/CTS_L2_c_tid1_36/ZN    INV_X4        Fall  0.0250 0.0080 0.0050             4.42577  6.25843  10.6842           1       81.2723  F    K        | 
|    mult/CTS_L3_c_tid1_35/A     INV_X4        Fall  0.0270 0.0020 0.0050                      5.70005                                     F             | 
|    mult/CTS_L3_c_tid1_35/ZN    INV_X4        Rise  0.0390 0.0120 0.0090             6.72615  3.23336  9.95951           2       62.9129  F    K        | 
|    mult/clk_gate_m_reg/CK      CLKGATETST_X1 Rise  0.0420 0.0030 0.0090    0.0010            1.8122                                      FA            | 
|    mult/clk_gate_m_reg/GCK     CLKGATETST_X1 Rise  0.1810 0.1390 0.1180             18.8287  30.3889  49.2176           32      64.1629  FA   K        | 
| Data Path:                                                                                                                                             | 
|    mult/m_reg[0]/CK            DFF_X1        Rise  0.1850 0.0040 0.1180                      0.949653                                    F             | 
|    mult/m_reg[0]/Q             DFF_X1        Fall  0.2950 0.1100 0.0130             1.77295  6.51211  8.28506           3       50.4464  F             | 
|    mult/i_0/m[0]                             Fall  0.2950 0.0000                                                                                       | 
|    mult/i_0/i_0/A              HA_X1         Fall  0.2950 0.0000 0.0130                      3.05682                                                   | 
|    mult/i_0/i_0/CO             HA_X1         Fall  0.3280 0.0330 0.0080             0.425639 2.76208  3.18772           1       75.6138                | 
|    mult/i_0/i_1/CI             FA_X1         Fall  0.3280 0.0000 0.0080                      2.66475                                                   | 
|    mult/i_0/i_1/CO             FA_X1         Fall  0.3990 0.0710 0.0160             0.787994 2.76208  3.55007           1       75.6138                | 
|    mult/i_0/i_2/CI             FA_X1         Fall  0.3990 0.0000 0.0160                      2.66475                                                   | 
|    mult/i_0/i_2/CO             FA_X1         Fall  0.4720 0.0730 0.0150             0.491751 2.76208  3.25383           1       50.4464                | 
|    mult/i_0/i_3/CI             FA_X1         Fall  0.4720 0.0000 0.0150                      2.66475                                                   | 
|    mult/i_0/i_3/CO             FA_X1         Fall  0.5450 0.0730 0.0160             0.598671 2.76208  3.36075           1       50.4464                | 
|    mult/i_0/i_4/CI             FA_X1         Fall  0.5450 0.0000 0.0160                      2.66475                                                   | 
|    mult/i_0/i_4/CO             FA_X1         Fall  0.6190 0.0740 0.0160             0.601648 2.76208  3.36373           1       50.4464                | 
|    mult/i_0/i_5/CI             FA_X1         Fall  0.6190 0.0000 0.0160                      2.66475                                                   | 
|    mult/i_0/i_5/CO             FA_X1         Fall  0.6940 0.0750 0.0160             1.00262  2.76208  3.7647            1       62.0871                | 
|    mult/i_0/i_6/CI             FA_X1         Fall  0.6940 0.0000 0.0160                      2.66475                                                   | 
|    mult/i_0/i_6/CO             FA_X1         Fall  0.7690 0.0750 0.0160             0.95477  2.76208  3.71685           1       62.0871                | 
|    mult/i_0/i_7/CI             FA_X1         Fall  0.7690 0.0000 0.0160                      2.66475                                                   | 
|    mult/i_0/i_7/CO             FA_X1         Fall  0.8420 0.0730 0.0150             0.443784 2.76208  3.20586           1       68.0469                | 
|    mult/i_0/i_8/CI             FA_X1         Fall  0.8420 0.0000 0.0150                      2.66475                                                   | 
|    mult/i_0/i_8/CO             FA_X1         Fall  0.9150 0.0730 0.0160             0.619271 2.76208  3.38135           1       68.0469                | 
|    mult/i_0/i_9/CI             FA_X1         Fall  0.9150 0.0000 0.0160                      2.66475                                                   | 
|    mult/i_0/i_9/CO             FA_X1         Fall  0.9890 0.0740 0.0160             0.690312 2.76208  3.45239           1       68.0469                | 
|    mult/i_0/i_10/CI            FA_X1         Fall  0.9890 0.0000 0.0160                      2.66475                                                   | 
|    mult/i_0/i_10/CO            FA_X1         Fall  1.0630 0.0740 0.0160             0.743109 2.76208  3.50519           1       68.0469                | 
|    mult/i_0/i_11/CI            FA_X1         Fall  1.0630 0.0000 0.0160                      2.66475                                                   | 
|    mult/i_0/i_11/CO            FA_X1         Fall  1.1360 0.0730 0.0150             0.236774 2.76208  2.99885           1       70.5469                | 
|    mult/i_0/i_12/CI            FA_X1         Fall  1.1360 0.0000 0.0150                      2.66475                                                   | 
|    mult/i_0/i_12/CO            FA_X1         Fall  1.2100 0.0740 0.0160             0.71838  2.76208  3.48046           1       70.5469                | 
|    mult/i_0/i_13/CI            FA_X1         Fall  1.2100 0.0000 0.0160                      2.66475                                                   | 
|    mult/i_0/i_13/CO            FA_X1         Fall  1.2830 0.0730 0.0150             0.514458 2.76208  3.27654           1       70.5469                | 
|    mult/i_0/i_14/CI            FA_X1         Fall  1.2830 0.0000 0.0150                      2.66475                                                   | 
|    mult/i_0/i_14/CO            FA_X1         Fall  1.3550 0.0720 0.0150             0.276243 2.76208  3.03832           1       70.1004                | 
|    mult/i_0/i_15/CI            FA_X1         Fall  1.3550 0.0000 0.0150                      2.66475                                                   | 
|    mult/i_0/i_15/CO            FA_X1         Fall  1.4280 0.0730 0.0160             0.68421  2.76208  3.44629           1       70.1004                | 
|    mult/i_0/i_16/CI            FA_X1         Fall  1.4280 0.0000 0.0160                      2.66475                                                   | 
|    mult/i_0/i_16/CO            FA_X1         Fall  1.5010 0.0730 0.0150             0.350847 2.76208  3.11293           1       70.1004                | 
|    mult/i_0/i_17/CI            FA_X1         Fall  1.5010 0.0000 0.0150                      2.66475                                                   | 
|    mult/i_0/i_17/CO            FA_X1         Fall  1.5740 0.0730 0.0150             0.372804 2.76208  3.13488           1       70.1004                | 
|    mult/i_0/i_18/CI            FA_X1         Fall  1.5740 0.0000 0.0150                      2.66475                                                   | 
|    mult/i_0/i_18/CO            FA_X1         Fall  1.6470 0.0730 0.0160             0.613412 2.76208  3.37549           1       73.5156                | 
|    mult/i_0/i_19/CI            FA_X1         Fall  1.6470 0.0000 0.0160                      2.66475                                                   | 
|    mult/i_0/i_19/CO            FA_X1         Fall  1.7210 0.0740 0.0160             0.745529 2.76208  3.50761           1       73.5156                | 
|    mult/i_0/i_20/CI            FA_X1         Fall  1.7210 0.0000 0.0160                      2.66475                                                   | 
|    mult/i_0/i_20/CO            FA_X1         Fall  1.7940 0.0730 0.0150             0.53826  2.76208  3.30034           1       73.5156                | 
|    mult/i_0/i_21/CI            FA_X1         Fall  1.7940 0.0000 0.0150                      2.66475                                                   | 
|    mult/i_0/i_21/CO            FA_X1         Fall  1.8660 0.0720 0.0150             0.236872 2.76208  2.99895           1       65.2567                | 
|    mult/i_0/i_22/CI            FA_X1         Fall  1.8660 0.0000 0.0150                      2.66475                                                   | 
|    mult/i_0/i_22/CO            FA_X1         Fall  1.9390 0.0730 0.0150             0.564487 2.76208  3.32656           1       65.2567                | 
|    mult/i_0/i_23/CI            FA_X1         Fall  1.9390 0.0000 0.0150                      2.66475                                                   | 
|    mult/i_0/i_23/CO            FA_X1         Fall  2.0140 0.0750 0.0160             1.12405  2.76208  3.88612           1       65.2567                | 
|    mult/i_0/i_24/CI            FA_X1         Fall  2.0150 0.0010 0.0160    0.0010            2.66475                                                   | 
|    mult/i_0/i_24/CO            FA_X1         Fall  2.0890 0.0740 0.0160             0.63403  2.76208  3.39611           1       65.2567                | 
|    mult/i_0/i_25/CI            FA_X1         Fall  2.0890 0.0000 0.0160                      2.66475                                                   | 
|    mult/i_0/i_25/CO            FA_X1         Fall  2.1630 0.0740 0.0160             0.855988 2.76208  3.61807           1       68.2254                | 
|    mult/i_0/i_26/CI            FA_X1         Fall  2.1630 0.0000 0.0160                      2.66475                                                   | 
|    mult/i_0/i_26/CO            FA_X1         Fall  2.2370 0.0740 0.0160             0.659847 2.76208  3.42192           1       68.2254                | 
|    mult/i_0/i_27/CI            FA_X1         Fall  2.2370 0.0000 0.0160                      2.66475                                                   | 
|    mult/i_0/i_27/CO            FA_X1         Fall  2.3100 0.0730 0.0150             0.474129 2.76208  3.23621           1       64.1629                | 
|    mult/i_0/i_28/CI            FA_X1         Fall  2.3100 0.0000 0.0150                      2.66475                                                   | 
|    mult/i_0/i_28/CO            FA_X1         Fall  2.3820 0.0720 0.0150             0.293311 2.76208  3.05539           1       56.6183                | 
|    mult/i_0/i_29/CI            FA_X1         Fall  2.3820 0.0000 0.0150                      2.66475                                                   | 
|    mult/i_0/i_29/CO            FA_X1         Fall  2.4560 0.0740 0.0160             0.891864 2.76208  3.65394           1       56.6183                | 
|    mult/i_0/i_30/CI            FA_X1         Fall  2.4560 0.0000 0.0160                      2.66475                                                   | 
|    mult/i_0/i_30/S             FA_X1         Rise  2.5690 0.1130 0.0120             0.341205 1.62303  1.96424           1       62.9129                | 
|    mult/i_0/p_0[30]                          Rise  2.5690 0.0000                                                                                       | 
|    mult/i_2_93/B2              AOI22_X1      Rise  2.5690 0.0000 0.0120                      1.62303                                                   | 
|    mult/i_2_93/ZN              AOI22_X1      Fall  2.5900 0.0210 0.0290             0.250439 1.6642   1.91464           1       56.6183                | 
|    mult/i_2_92/A2              NAND2_X1      Fall  2.5900 0.0000 0.0290                      1.50228                                                   | 
|    mult/i_2_92/ZN              NAND2_X1      Rise  2.6140 0.0240 0.0120             0.270314 1.14029  1.4106            1       56.6183                | 
|    mult/out_reg[61]/D          DFF_X1        Rise  2.6140 0.0000 0.0120                      1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to mult/out_reg[61]/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000 1.25089  5.81013  7.06102           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c57/A BUF_X8    Rise  0.0000 0.0000 0.0000          6.58518                                     F             | 
|    CTS_L1_tid1__c1_tid1__c57/Z BUF_X8    Rise  0.0150 0.0150 0.0060 0.958598 5.70005  6.65865           1       81.2723  F    K        | 
|    mult/clk__CTS_1_PP_1                  Rise  0.0150 0.0000                                                                           | 
|    mult/CTS_L2_c_tid1_36/A     INV_X4    Rise  0.0150 0.0000 0.0060          6.25843                                     F             | 
|    mult/CTS_L2_c_tid1_36/ZN    INV_X4    Fall  0.0230 0.0080 0.0040 4.42577  5.70005  10.1258           1       81.2723  F    K        | 
|    mult/CTS_L3_c_tid1_35/A     INV_X4    Fall  0.0250 0.0020 0.0050          5.70005                                     F             | 
|    mult/CTS_L3_c_tid1_35/ZN    INV_X4    Rise  0.0370 0.0120 0.0090 6.72615  2.91637  9.64253           2       62.9129  F    K        | 
|    mult/CTS_L4_c_tid1_26/A     CLKBUF_X3 Rise  0.0380 0.0010 0.0090          1.42116                                     F             | 
|    mult/CTS_L4_c_tid1_26/Z     CLKBUF_X3 Rise  0.0740 0.0360 0.0130 5.41368  5.70005  11.1137           1       70.1004  F    K        | 
|    mult/CTS_L5_c_tid1_24/A     INV_X4    Rise  0.0760 0.0020 0.0130          6.25843                                     F             | 
|    mult/CTS_L5_c_tid1_24/ZN    INV_X4    Fall  0.1010 0.0250 0.0160 4.06628  50.6202  54.6865           2       100      F    K        | 
|    mult/CTS_L6_c_tid1_13/A     INV_X4    Fall  0.1020 0.0010 0.0160          5.70005                                     F             | 
|    mult/CTS_L6_c_tid1_13/ZN    INV_X4    Rise  0.1620 0.0600 0.0610 36.8856  54.8122  91.6978           64      75.6138  F    K        | 
|    mult/out_reg[61]/CK         DFF_X1    Rise  0.1680 0.0060 0.0610          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| target clock propagated network latency   |  0.1680 3.1680 | 
| library setup check                       | -0.0290 3.1390 | 
| data required time                        |  3.1390        | 
|                                           |                | 
| data required time                        |  3.1390        | 
| data arrival time                         | -2.6140        | 
| pessimism                                 |  0.0010        | 
|                                           |                | 
| slack                                     |  0.5260        | 
--------------------------------------------------------------


 Timing Path to mult/out_reg[60]/D 
  
 Path Start Point : mult/m_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : mult/out_reg[60] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             1.25089  6.58518  7.83607           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c57/A BUF_X8        Rise  0.0000 0.0000 0.0000                      6.58518                                     F             | 
|    CTS_L1_tid1__c1_tid1__c57/Z BUF_X8        Rise  0.0160 0.0160 0.0060             0.958598 6.25843  7.21702           1       81.2723  F    K        | 
|    mult/clk__CTS_1_PP_1                      Rise  0.0160 0.0000                                                                                       | 
|    mult/CTS_L2_c_tid1_36/A     INV_X4        Rise  0.0170 0.0010 0.0060    0.0010            6.25843                                     F             | 
|    mult/CTS_L2_c_tid1_36/ZN    INV_X4        Fall  0.0250 0.0080 0.0050             4.42577  6.25843  10.6842           1       81.2723  F    K        | 
|    mult/CTS_L3_c_tid1_35/A     INV_X4        Fall  0.0270 0.0020 0.0050                      5.70005                                     F             | 
|    mult/CTS_L3_c_tid1_35/ZN    INV_X4        Rise  0.0390 0.0120 0.0090             6.72615  3.23336  9.95951           2       62.9129  F    K        | 
|    mult/clk_gate_m_reg/CK      CLKGATETST_X1 Rise  0.0420 0.0030 0.0090    0.0010            1.8122                                      FA            | 
|    mult/clk_gate_m_reg/GCK     CLKGATETST_X1 Rise  0.1810 0.1390 0.1180             18.8287  30.3889  49.2176           32      64.1629  FA   K        | 
| Data Path:                                                                                                                                             | 
|    mult/m_reg[0]/CK            DFF_X1        Rise  0.1850 0.0040 0.1180                      0.949653                                    F             | 
|    mult/m_reg[0]/Q             DFF_X1        Fall  0.2950 0.1100 0.0130             1.77295  6.51211  8.28506           3       50.4464  F             | 
|    mult/i_0/m[0]                             Fall  0.2950 0.0000                                                                                       | 
|    mult/i_0/i_0/A              HA_X1         Fall  0.2950 0.0000 0.0130                      3.05682                                                   | 
|    mult/i_0/i_0/CO             HA_X1         Fall  0.3280 0.0330 0.0080             0.425639 2.76208  3.18772           1       75.6138                | 
|    mult/i_0/i_1/CI             FA_X1         Fall  0.3280 0.0000 0.0080                      2.66475                                                   | 
|    mult/i_0/i_1/CO             FA_X1         Fall  0.3990 0.0710 0.0160             0.787994 2.76208  3.55007           1       75.6138                | 
|    mult/i_0/i_2/CI             FA_X1         Fall  0.3990 0.0000 0.0160                      2.66475                                                   | 
|    mult/i_0/i_2/CO             FA_X1         Fall  0.4720 0.0730 0.0150             0.491751 2.76208  3.25383           1       50.4464                | 
|    mult/i_0/i_3/CI             FA_X1         Fall  0.4720 0.0000 0.0150                      2.66475                                                   | 
|    mult/i_0/i_3/CO             FA_X1         Fall  0.5450 0.0730 0.0160             0.598671 2.76208  3.36075           1       50.4464                | 
|    mult/i_0/i_4/CI             FA_X1         Fall  0.5450 0.0000 0.0160                      2.66475                                                   | 
|    mult/i_0/i_4/CO             FA_X1         Fall  0.6190 0.0740 0.0160             0.601648 2.76208  3.36373           1       50.4464                | 
|    mult/i_0/i_5/CI             FA_X1         Fall  0.6190 0.0000 0.0160                      2.66475                                                   | 
|    mult/i_0/i_5/CO             FA_X1         Fall  0.6940 0.0750 0.0160             1.00262  2.76208  3.7647            1       62.0871                | 
|    mult/i_0/i_6/CI             FA_X1         Fall  0.6940 0.0000 0.0160                      2.66475                                                   | 
|    mult/i_0/i_6/CO             FA_X1         Fall  0.7690 0.0750 0.0160             0.95477  2.76208  3.71685           1       62.0871                | 
|    mult/i_0/i_7/CI             FA_X1         Fall  0.7690 0.0000 0.0160                      2.66475                                                   | 
|    mult/i_0/i_7/CO             FA_X1         Fall  0.8420 0.0730 0.0150             0.443784 2.76208  3.20586           1       68.0469                | 
|    mult/i_0/i_8/CI             FA_X1         Fall  0.8420 0.0000 0.0150                      2.66475                                                   | 
|    mult/i_0/i_8/CO             FA_X1         Fall  0.9150 0.0730 0.0160             0.619271 2.76208  3.38135           1       68.0469                | 
|    mult/i_0/i_9/CI             FA_X1         Fall  0.9150 0.0000 0.0160                      2.66475                                                   | 
|    mult/i_0/i_9/CO             FA_X1         Fall  0.9890 0.0740 0.0160             0.690312 2.76208  3.45239           1       68.0469                | 
|    mult/i_0/i_10/CI            FA_X1         Fall  0.9890 0.0000 0.0160                      2.66475                                                   | 
|    mult/i_0/i_10/CO            FA_X1         Fall  1.0630 0.0740 0.0160             0.743109 2.76208  3.50519           1       68.0469                | 
|    mult/i_0/i_11/CI            FA_X1         Fall  1.0630 0.0000 0.0160                      2.66475                                                   | 
|    mult/i_0/i_11/CO            FA_X1         Fall  1.1360 0.0730 0.0150             0.236774 2.76208  2.99885           1       70.5469                | 
|    mult/i_0/i_12/CI            FA_X1         Fall  1.1360 0.0000 0.0150                      2.66475                                                   | 
|    mult/i_0/i_12/CO            FA_X1         Fall  1.2100 0.0740 0.0160             0.71838  2.76208  3.48046           1       70.5469                | 
|    mult/i_0/i_13/CI            FA_X1         Fall  1.2100 0.0000 0.0160                      2.66475                                                   | 
|    mult/i_0/i_13/CO            FA_X1         Fall  1.2830 0.0730 0.0150             0.514458 2.76208  3.27654           1       70.5469                | 
|    mult/i_0/i_14/CI            FA_X1         Fall  1.2830 0.0000 0.0150                      2.66475                                                   | 
|    mult/i_0/i_14/CO            FA_X1         Fall  1.3550 0.0720 0.0150             0.276243 2.76208  3.03832           1       70.1004                | 
|    mult/i_0/i_15/CI            FA_X1         Fall  1.3550 0.0000 0.0150                      2.66475                                                   | 
|    mult/i_0/i_15/CO            FA_X1         Fall  1.4280 0.0730 0.0160             0.68421  2.76208  3.44629           1       70.1004                | 
|    mult/i_0/i_16/CI            FA_X1         Fall  1.4280 0.0000 0.0160                      2.66475                                                   | 
|    mult/i_0/i_16/CO            FA_X1         Fall  1.5010 0.0730 0.0150             0.350847 2.76208  3.11293           1       70.1004                | 
|    mult/i_0/i_17/CI            FA_X1         Fall  1.5010 0.0000 0.0150                      2.66475                                                   | 
|    mult/i_0/i_17/CO            FA_X1         Fall  1.5740 0.0730 0.0150             0.372804 2.76208  3.13488           1       70.1004                | 
|    mult/i_0/i_18/CI            FA_X1         Fall  1.5740 0.0000 0.0150                      2.66475                                                   | 
|    mult/i_0/i_18/CO            FA_X1         Fall  1.6470 0.0730 0.0160             0.613412 2.76208  3.37549           1       73.5156                | 
|    mult/i_0/i_19/CI            FA_X1         Fall  1.6470 0.0000 0.0160                      2.66475                                                   | 
|    mult/i_0/i_19/CO            FA_X1         Fall  1.7210 0.0740 0.0160             0.745529 2.76208  3.50761           1       73.5156                | 
|    mult/i_0/i_20/CI            FA_X1         Fall  1.7210 0.0000 0.0160                      2.66475                                                   | 
|    mult/i_0/i_20/CO            FA_X1         Fall  1.7940 0.0730 0.0150             0.53826  2.76208  3.30034           1       73.5156                | 
|    mult/i_0/i_21/CI            FA_X1         Fall  1.7940 0.0000 0.0150                      2.66475                                                   | 
|    mult/i_0/i_21/CO            FA_X1         Fall  1.8660 0.0720 0.0150             0.236872 2.76208  2.99895           1       65.2567                | 
|    mult/i_0/i_22/CI            FA_X1         Fall  1.8660 0.0000 0.0150                      2.66475                                                   | 
|    mult/i_0/i_22/CO            FA_X1         Fall  1.9390 0.0730 0.0150             0.564487 2.76208  3.32656           1       65.2567                | 
|    mult/i_0/i_23/CI            FA_X1         Fall  1.9390 0.0000 0.0150                      2.66475                                                   | 
|    mult/i_0/i_23/CO            FA_X1         Fall  2.0140 0.0750 0.0160             1.12405  2.76208  3.88612           1       65.2567                | 
|    mult/i_0/i_24/CI            FA_X1         Fall  2.0150 0.0010 0.0160    0.0010            2.66475                                                   | 
|    mult/i_0/i_24/CO            FA_X1         Fall  2.0890 0.0740 0.0160             0.63403  2.76208  3.39611           1       65.2567                | 
|    mult/i_0/i_25/CI            FA_X1         Fall  2.0890 0.0000 0.0160                      2.66475                                                   | 
|    mult/i_0/i_25/CO            FA_X1         Fall  2.1630 0.0740 0.0160             0.855988 2.76208  3.61807           1       68.2254                | 
|    mult/i_0/i_26/CI            FA_X1         Fall  2.1630 0.0000 0.0160                      2.66475                                                   | 
|    mult/i_0/i_26/CO            FA_X1         Fall  2.2370 0.0740 0.0160             0.659847 2.76208  3.42192           1       68.2254                | 
|    mult/i_0/i_27/CI            FA_X1         Fall  2.2370 0.0000 0.0160                      2.66475                                                   | 
|    mult/i_0/i_27/CO            FA_X1         Fall  2.3100 0.0730 0.0150             0.474129 2.76208  3.23621           1       64.1629                | 
|    mult/i_0/i_28/CI            FA_X1         Fall  2.3100 0.0000 0.0150                      2.66475                                                   | 
|    mult/i_0/i_28/CO            FA_X1         Fall  2.3820 0.0720 0.0150             0.293311 2.76208  3.05539           1       56.6183                | 
|    mult/i_0/i_29/CI            FA_X1         Fall  2.3820 0.0000 0.0150                      2.66475                                                   | 
|    mult/i_0/i_29/S             FA_X1         Fall  2.4710 0.0890 0.0160             0.898718 1.58671  2.48543           1       56.6183                | 
|    mult/i_0/p_0[29]                          Fall  2.4710 0.0000                                                                                       | 
|    mult/i_2_91/C2              AOI222_X1     Fall  2.4710 0.0000 0.0160                      1.50088                                                   | 
|    mult/i_2_91/ZN              AOI222_X1     Rise  2.5690 0.0980 0.0500             0.380571 1.70023  2.0808            1       56.6183                | 
|    mult/i_2_90/A               INV_X1        Rise  2.5690 0.0000 0.0500                      1.70023                                                   | 
|    mult/i_2_90/ZN              INV_X1        Fall  2.5780 0.0090 0.0120             0.464584 1.14029  1.60487           1       56.6183                | 
|    mult/out_reg[60]/D          DFF_X1        Fall  2.5780 0.0000 0.0120                      1.06234                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to mult/out_reg[60]/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000 1.25089  5.81013  7.06102           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c57/A BUF_X8    Rise  0.0000 0.0000 0.0000          6.58518                                     F             | 
|    CTS_L1_tid1__c1_tid1__c57/Z BUF_X8    Rise  0.0150 0.0150 0.0060 0.958598 5.70005  6.65865           1       81.2723  F    K        | 
|    mult/clk__CTS_1_PP_1                  Rise  0.0150 0.0000                                                                           | 
|    mult/CTS_L2_c_tid1_36/A     INV_X4    Rise  0.0150 0.0000 0.0060          6.25843                                     F             | 
|    mult/CTS_L2_c_tid1_36/ZN    INV_X4    Fall  0.0230 0.0080 0.0040 4.42577  5.70005  10.1258           1       81.2723  F    K        | 
|    mult/CTS_L3_c_tid1_35/A     INV_X4    Fall  0.0250 0.0020 0.0050          5.70005                                     F             | 
|    mult/CTS_L3_c_tid1_35/ZN    INV_X4    Rise  0.0370 0.0120 0.0090 6.72615  2.91637  9.64253           2       62.9129  F    K        | 
|    mult/CTS_L4_c_tid1_26/A     CLKBUF_X3 Rise  0.0380 0.0010 0.0090          1.42116                                     F             | 
|    mult/CTS_L4_c_tid1_26/Z     CLKBUF_X3 Rise  0.0740 0.0360 0.0130 5.41368  5.70005  11.1137           1       70.1004  F    K        | 
|    mult/CTS_L5_c_tid1_24/A     INV_X4    Rise  0.0760 0.0020 0.0130          6.25843                                     F             | 
|    mult/CTS_L5_c_tid1_24/ZN    INV_X4    Fall  0.1010 0.0250 0.0160 4.06628  50.6202  54.6865           2       100      F    K        | 
|    mult/CTS_L6_c_tid1_13/A     INV_X4    Fall  0.1020 0.0010 0.0160          5.70005                                     F             | 
|    mult/CTS_L6_c_tid1_13/ZN    INV_X4    Rise  0.1620 0.0600 0.0610 36.8856  54.8122  91.6978           64      75.6138  F    K        | 
|    mult/out_reg[60]/CK         DFF_X1    Rise  0.1700 0.0080 0.0610          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| target clock propagated network latency   |  0.1700 3.1700 | 
| library setup check                       | -0.0260 3.1440 | 
| data required time                        |  3.1440        | 
|                                           |                | 
| data required time                        |  3.1440        | 
| data arrival time                         | -2.5780        | 
| pessimism                                 |  0.0010        | 
|                                           |                | 
| slack                                     |  0.5670        | 
--------------------------------------------------------------


 Timing Path to mult/out_reg[59]/D 
  
 Path Start Point : mult/m_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : mult/out_reg[59] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             1.25089  6.58518  7.83607           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c57/A BUF_X8        Rise  0.0000 0.0000 0.0000                      6.58518                                     F             | 
|    CTS_L1_tid1__c1_tid1__c57/Z BUF_X8        Rise  0.0160 0.0160 0.0060             0.958598 6.25843  7.21702           1       81.2723  F    K        | 
|    mult/clk__CTS_1_PP_1                      Rise  0.0160 0.0000                                                                                       | 
|    mult/CTS_L2_c_tid1_36/A     INV_X4        Rise  0.0170 0.0010 0.0060    0.0010            6.25843                                     F             | 
|    mult/CTS_L2_c_tid1_36/ZN    INV_X4        Fall  0.0250 0.0080 0.0050             4.42577  6.25843  10.6842           1       81.2723  F    K        | 
|    mult/CTS_L3_c_tid1_35/A     INV_X4        Fall  0.0270 0.0020 0.0050                      5.70005                                     F             | 
|    mult/CTS_L3_c_tid1_35/ZN    INV_X4        Rise  0.0390 0.0120 0.0090             6.72615  3.23336  9.95951           2       62.9129  F    K        | 
|    mult/clk_gate_m_reg/CK      CLKGATETST_X1 Rise  0.0420 0.0030 0.0090    0.0010            1.8122                                      FA            | 
|    mult/clk_gate_m_reg/GCK     CLKGATETST_X1 Rise  0.1810 0.1390 0.1180             18.8287  30.3889  49.2176           32      64.1629  FA   K        | 
| Data Path:                                                                                                                                             | 
|    mult/m_reg[0]/CK            DFF_X1        Rise  0.1850 0.0040 0.1180                      0.949653                                    F             | 
|    mult/m_reg[0]/Q             DFF_X1        Fall  0.2950 0.1100 0.0130             1.77295  6.51211  8.28506           3       50.4464  F             | 
|    mult/i_0/m[0]                             Fall  0.2950 0.0000                                                                                       | 
|    mult/i_0/i_0/A              HA_X1         Fall  0.2950 0.0000 0.0130                      3.05682                                                   | 
|    mult/i_0/i_0/CO             HA_X1         Fall  0.3280 0.0330 0.0080             0.425639 2.76208  3.18772           1       75.6138                | 
|    mult/i_0/i_1/CI             FA_X1         Fall  0.3280 0.0000 0.0080                      2.66475                                                   | 
|    mult/i_0/i_1/CO             FA_X1         Fall  0.3990 0.0710 0.0160             0.787994 2.76208  3.55007           1       75.6138                | 
|    mult/i_0/i_2/CI             FA_X1         Fall  0.3990 0.0000 0.0160                      2.66475                                                   | 
|    mult/i_0/i_2/CO             FA_X1         Fall  0.4720 0.0730 0.0150             0.491751 2.76208  3.25383           1       50.4464                | 
|    mult/i_0/i_3/CI             FA_X1         Fall  0.4720 0.0000 0.0150                      2.66475                                                   | 
|    mult/i_0/i_3/CO             FA_X1         Fall  0.5450 0.0730 0.0160             0.598671 2.76208  3.36075           1       50.4464                | 
|    mult/i_0/i_4/CI             FA_X1         Fall  0.5450 0.0000 0.0160                      2.66475                                                   | 
|    mult/i_0/i_4/CO             FA_X1         Fall  0.6190 0.0740 0.0160             0.601648 2.76208  3.36373           1       50.4464                | 
|    mult/i_0/i_5/CI             FA_X1         Fall  0.6190 0.0000 0.0160                      2.66475                                                   | 
|    mult/i_0/i_5/CO             FA_X1         Fall  0.6940 0.0750 0.0160             1.00262  2.76208  3.7647            1       62.0871                | 
|    mult/i_0/i_6/CI             FA_X1         Fall  0.6940 0.0000 0.0160                      2.66475                                                   | 
|    mult/i_0/i_6/CO             FA_X1         Fall  0.7690 0.0750 0.0160             0.95477  2.76208  3.71685           1       62.0871                | 
|    mult/i_0/i_7/CI             FA_X1         Fall  0.7690 0.0000 0.0160                      2.66475                                                   | 
|    mult/i_0/i_7/CO             FA_X1         Fall  0.8420 0.0730 0.0150             0.443784 2.76208  3.20586           1       68.0469                | 
|    mult/i_0/i_8/CI             FA_X1         Fall  0.8420 0.0000 0.0150                      2.66475                                                   | 
|    mult/i_0/i_8/CO             FA_X1         Fall  0.9150 0.0730 0.0160             0.619271 2.76208  3.38135           1       68.0469                | 
|    mult/i_0/i_9/CI             FA_X1         Fall  0.9150 0.0000 0.0160                      2.66475                                                   | 
|    mult/i_0/i_9/CO             FA_X1         Fall  0.9890 0.0740 0.0160             0.690312 2.76208  3.45239           1       68.0469                | 
|    mult/i_0/i_10/CI            FA_X1         Fall  0.9890 0.0000 0.0160                      2.66475                                                   | 
|    mult/i_0/i_10/CO            FA_X1         Fall  1.0630 0.0740 0.0160             0.743109 2.76208  3.50519           1       68.0469                | 
|    mult/i_0/i_11/CI            FA_X1         Fall  1.0630 0.0000 0.0160                      2.66475                                                   | 
|    mult/i_0/i_11/CO            FA_X1         Fall  1.1360 0.0730 0.0150             0.236774 2.76208  2.99885           1       70.5469                | 
|    mult/i_0/i_12/CI            FA_X1         Fall  1.1360 0.0000 0.0150                      2.66475                                                   | 
|    mult/i_0/i_12/CO            FA_X1         Fall  1.2100 0.0740 0.0160             0.71838  2.76208  3.48046           1       70.5469                | 
|    mult/i_0/i_13/CI            FA_X1         Fall  1.2100 0.0000 0.0160                      2.66475                                                   | 
|    mult/i_0/i_13/CO            FA_X1         Fall  1.2830 0.0730 0.0150             0.514458 2.76208  3.27654           1       70.5469                | 
|    mult/i_0/i_14/CI            FA_X1         Fall  1.2830 0.0000 0.0150                      2.66475                                                   | 
|    mult/i_0/i_14/CO            FA_X1         Fall  1.3550 0.0720 0.0150             0.276243 2.76208  3.03832           1       70.1004                | 
|    mult/i_0/i_15/CI            FA_X1         Fall  1.3550 0.0000 0.0150                      2.66475                                                   | 
|    mult/i_0/i_15/CO            FA_X1         Fall  1.4280 0.0730 0.0160             0.68421  2.76208  3.44629           1       70.1004                | 
|    mult/i_0/i_16/CI            FA_X1         Fall  1.4280 0.0000 0.0160                      2.66475                                                   | 
|    mult/i_0/i_16/CO            FA_X1         Fall  1.5010 0.0730 0.0150             0.350847 2.76208  3.11293           1       70.1004                | 
|    mult/i_0/i_17/CI            FA_X1         Fall  1.5010 0.0000 0.0150                      2.66475                                                   | 
|    mult/i_0/i_17/CO            FA_X1         Fall  1.5740 0.0730 0.0150             0.372804 2.76208  3.13488           1       70.1004                | 
|    mult/i_0/i_18/CI            FA_X1         Fall  1.5740 0.0000 0.0150                      2.66475                                                   | 
|    mult/i_0/i_18/CO            FA_X1         Fall  1.6470 0.0730 0.0160             0.613412 2.76208  3.37549           1       73.5156                | 
|    mult/i_0/i_19/CI            FA_X1         Fall  1.6470 0.0000 0.0160                      2.66475                                                   | 
|    mult/i_0/i_19/CO            FA_X1         Fall  1.7210 0.0740 0.0160             0.745529 2.76208  3.50761           1       73.5156                | 
|    mult/i_0/i_20/CI            FA_X1         Fall  1.7210 0.0000 0.0160                      2.66475                                                   | 
|    mult/i_0/i_20/CO            FA_X1         Fall  1.7940 0.0730 0.0150             0.53826  2.76208  3.30034           1       73.5156                | 
|    mult/i_0/i_21/CI            FA_X1         Fall  1.7940 0.0000 0.0150                      2.66475                                                   | 
|    mult/i_0/i_21/CO            FA_X1         Fall  1.8660 0.0720 0.0150             0.236872 2.76208  2.99895           1       65.2567                | 
|    mult/i_0/i_22/CI            FA_X1         Fall  1.8660 0.0000 0.0150                      2.66475                                                   | 
|    mult/i_0/i_22/CO            FA_X1         Fall  1.9390 0.0730 0.0150             0.564487 2.76208  3.32656           1       65.2567                | 
|    mult/i_0/i_23/CI            FA_X1         Fall  1.9390 0.0000 0.0150                      2.66475                                                   | 
|    mult/i_0/i_23/CO            FA_X1         Fall  2.0140 0.0750 0.0160             1.12405  2.76208  3.88612           1       65.2567                | 
|    mult/i_0/i_24/CI            FA_X1         Fall  2.0150 0.0010 0.0160    0.0010            2.66475                                                   | 
|    mult/i_0/i_24/CO            FA_X1         Fall  2.0890 0.0740 0.0160             0.63403  2.76208  3.39611           1       65.2567                | 
|    mult/i_0/i_25/CI            FA_X1         Fall  2.0890 0.0000 0.0160                      2.66475                                                   | 
|    mult/i_0/i_25/CO            FA_X1         Fall  2.1630 0.0740 0.0160             0.855988 2.76208  3.61807           1       68.2254                | 
|    mult/i_0/i_26/CI            FA_X1         Fall  2.1630 0.0000 0.0160                      2.66475                                                   | 
|    mult/i_0/i_26/CO            FA_X1         Fall  2.2370 0.0740 0.0160             0.659847 2.76208  3.42192           1       68.2254                | 
|    mult/i_0/i_27/CI            FA_X1         Fall  2.2370 0.0000 0.0160                      2.66475                                                   | 
|    mult/i_0/i_27/CO            FA_X1         Fall  2.3100 0.0730 0.0150             0.474129 2.76208  3.23621           1       64.1629                | 
|    mult/i_0/i_28/CI            FA_X1         Fall  2.3100 0.0000 0.0150                      2.66475                                                   | 
|    mult/i_0/i_28/S             FA_X1         Fall  2.3990 0.0890 0.0160             0.776288 1.58671  2.363             1       56.6183                | 
|    mult/i_0/p_0[28]                          Fall  2.3990 0.0000                                                                                       | 
|    mult/i_2_89/C2              AOI222_X1     Fall  2.3990 0.0000 0.0160                      1.50088                                                   | 
|    mult/i_2_89/ZN              AOI222_X1     Rise  2.4980 0.0990 0.0510             0.487046 1.70023  2.18728           1       64.1629                | 
|    mult/i_2_88/A               INV_X1        Rise  2.5020 0.0040 0.0510    0.0040            1.70023                                                   | 
|    mult/i_2_88/ZN              INV_X1        Fall  2.5110 0.0090 0.0110             0.325404 1.14029  1.46569           1       64.1629                | 
|    mult/out_reg[59]/D          DFF_X1        Fall  2.5110 0.0000 0.0110                      1.06234                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to mult/out_reg[59]/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000 1.25089  5.81013  7.06102           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c57/A BUF_X8    Rise  0.0000 0.0000 0.0000          6.58518                                     F             | 
|    CTS_L1_tid1__c1_tid1__c57/Z BUF_X8    Rise  0.0150 0.0150 0.0060 0.958598 5.70005  6.65865           1       81.2723  F    K        | 
|    mult/clk__CTS_1_PP_1                  Rise  0.0150 0.0000                                                                           | 
|    mult/CTS_L2_c_tid1_36/A     INV_X4    Rise  0.0150 0.0000 0.0060          6.25843                                     F             | 
|    mult/CTS_L2_c_tid1_36/ZN    INV_X4    Fall  0.0230 0.0080 0.0040 4.42577  5.70005  10.1258           1       81.2723  F    K        | 
|    mult/CTS_L3_c_tid1_35/A     INV_X4    Fall  0.0250 0.0020 0.0050          5.70005                                     F             | 
|    mult/CTS_L3_c_tid1_35/ZN    INV_X4    Rise  0.0370 0.0120 0.0090 6.72615  2.91637  9.64253           2       62.9129  F    K        | 
|    mult/CTS_L4_c_tid1_26/A     CLKBUF_X3 Rise  0.0380 0.0010 0.0090          1.42116                                     F             | 
|    mult/CTS_L4_c_tid1_26/Z     CLKBUF_X3 Rise  0.0740 0.0360 0.0130 5.41368  5.70005  11.1137           1       70.1004  F    K        | 
|    mult/CTS_L5_c_tid1_24/A     INV_X4    Rise  0.0760 0.0020 0.0130          6.25843                                     F             | 
|    mult/CTS_L5_c_tid1_24/ZN    INV_X4    Fall  0.1010 0.0250 0.0160 4.06628  50.6202  54.6865           2       100      F    K        | 
|    mult/CTS_L6_c_tid1_13/A     INV_X4    Fall  0.1020 0.0010 0.0160          5.70005                                     F             | 
|    mult/CTS_L6_c_tid1_13/ZN    INV_X4    Rise  0.1620 0.0600 0.0610 36.8856  54.8122  91.6978           64      75.6138  F    K        | 
|    mult/out_reg[59]/CK         DFF_X1    Rise  0.1760 0.0140 0.0610          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| target clock propagated network latency   |  0.1760 3.1760 | 
| library setup check                       | -0.0260 3.1500 | 
| data required time                        |  3.1500        | 
|                                           |                | 
| data required time                        |  3.1500        | 
| data arrival time                         | -2.5110        | 
| pessimism                                 |  0.0010        | 
|                                           |                | 
| slack                                     |  0.6400        | 
--------------------------------------------------------------


 Timing Path to result[2] 
  
 Path Start Point : outB/out_reg[2] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : result[2] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000             1.25089  6.58518  7.83607           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c57/A BUF_X8    Fall  1.5000 0.0000 0.0000                      5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c57/Z BUF_X8    Fall  1.5190 0.0190 0.0050             0.958598 6.25843  7.21702           1       81.2723  F    K        | 
|    mult/clk__CTS_1_PP_1                  Fall  1.5190 0.0000                                                                                       | 
|    mult/CTS_L2_c_tid1_36/A     INV_X4    Fall  1.5190 0.0000 0.0050                      5.70005                                     F             | 
|    mult/CTS_L2_c_tid1_36/ZN    INV_X4    Rise  1.5320 0.0130 0.0090             4.42577  6.25843  10.6842           1       81.2723  F    K        | 
|    mult/CTS_L3_c_tid1_35/A     INV_X4    Rise  1.5350 0.0030 0.0090    0.0010            6.25843                                     F             | 
|    mult/CTS_L3_c_tid1_35/ZN    INV_X4    Fall  1.5430 0.0080 0.0050             6.72615  3.23336  9.95951           2       62.9129  F    K        | 
|    mult/CTS_L4_c_tid1_26/A     CLKBUF_X3 Fall  1.5440 0.0010 0.0050                      1.24879                                     F             | 
|    mult/CTS_L4_c_tid1_26/Z     CLKBUF_X3 Fall  1.5800 0.0360 0.0130             5.41368  6.25843  11.6721           1       70.1004  F    K        | 
|    mult/CTS_L5_c_tid1_24/A     INV_X4    Fall  1.5820 0.0020 0.0130                      5.70005                                     F             | 
|    mult/CTS_L5_c_tid1_24/ZN    INV_X4    Rise  1.6280 0.0460 0.0370             4.06628  55.4499  59.5162           2       100      F    K        | 
|    mult/clk__CTS_1_PP_0                  Rise  1.6280 0.0000                                                                                       | 
|    regA/clk__CTS_1_PP_37                 Rise  1.6280 0.0000                                                                                       | 
|    regA/CTS_L6_c_tid1_28/A     INV_X32   Rise  1.6290 0.0010 0.0370                      49.1915                                     F             | 
|    regA/CTS_L6_c_tid1_28/ZN    INV_X32   Fall  1.6360 0.0070 0.0080             0.122694 25.2281  25.3508           1       81.2723  F    K        | 
|    regA/CTS_L7_c_tid1_23/A     INV_X16   Fall  1.6360 0.0000 0.0080                      23.0141                                     F             | 
|    regA/CTS_L7_c_tid1_23/ZN    INV_X16   Rise  1.6450 0.0090 0.0050             5.1981   6.25843  11.4565           1       81.2723  F    K        | 
|    regA/CTS_L8_c_tid1_22/A     INV_X4    Rise  1.6470 0.0020 0.0050                      6.25843                                     F             | 
|    regA/CTS_L8_c_tid1_22/ZN    INV_X4    Fall  1.6590 0.0120 0.0110             12.8179  25.0337  37.8516           4       75.6138  F    K        | 
|    regA/clk__CTS_1_PP_36                 Fall  1.6590 0.0000                                                                                       | 
|    regB/clk__CTS_1_PP_31                 Fall  1.6590 0.0000                                                                                       | 
|    regB/CTS_L9_c_tid1_4/A      INV_X4    Fall  1.6670 0.0080 0.0140    0.0010            5.70005                                     F             | 
|    regB/CTS_L9_c_tid1_4/ZN     INV_X4    Rise  1.7080 0.0410 0.0330             14.9976  36.0868  51.0844           38      81.2723  F    K        | 
|    regB/clk__CTS_1_PP_2                  Rise  1.7080 0.0000                                                                                       | 
|    outB/clk__CTS_1_PP_3                  Rise  1.7080 0.0000                                                                                       | 
| Data Path:                                                                                                                                         | 
|    outB/out_reg[2]/CK          DFF_X1    Rise  1.7120 0.0040 0.0330                      0.949653                                    F             | 
|    outB/out_reg[2]/Q           DFF_X1    Fall  1.8170 0.1050 0.0150             1.33147  10       11.3315           1       61.3616  F             | 
|    outB/out[2]                           Fall  1.8170 0.0000                                                                                       | 
|    result[2]                             Fall  1.8190 0.0020 0.0150    0.0020            10                                          c             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 1.25089  5.81013 7.06102           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| output delay                              | -0.5000 2.5000 | 
| data required time                        |  2.5000        | 
|                                           |                | 
| data required time                        |  2.5000        | 
| data arrival time                         | -1.8190        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.6810        | 
--------------------------------------------------------------


 Timing Path to result[63] 
  
 Path Start Point : outB/out_reg[63] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : result[63] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000             1.25089  6.58518  7.83607           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c57/A BUF_X8    Fall  1.5000 0.0000 0.0000                      5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c57/Z BUF_X8    Fall  1.5190 0.0190 0.0050             0.958598 6.25843  7.21702           1       81.2723  F    K        | 
|    mult/clk__CTS_1_PP_1                  Fall  1.5190 0.0000                                                                                       | 
|    mult/CTS_L2_c_tid1_36/A     INV_X4    Fall  1.5190 0.0000 0.0050                      5.70005                                     F             | 
|    mult/CTS_L2_c_tid1_36/ZN    INV_X4    Rise  1.5320 0.0130 0.0090             4.42577  6.25843  10.6842           1       81.2723  F    K        | 
|    mult/CTS_L3_c_tid1_35/A     INV_X4    Rise  1.5350 0.0030 0.0090    0.0010            6.25843                                     F             | 
|    mult/CTS_L3_c_tid1_35/ZN    INV_X4    Fall  1.5430 0.0080 0.0050             6.72615  3.23336  9.95951           2       62.9129  F    K        | 
|    mult/CTS_L4_c_tid1_26/A     CLKBUF_X3 Fall  1.5440 0.0010 0.0050                      1.24879                                     F             | 
|    mult/CTS_L4_c_tid1_26/Z     CLKBUF_X3 Fall  1.5800 0.0360 0.0130             5.41368  6.25843  11.6721           1       70.1004  F    K        | 
|    mult/CTS_L5_c_tid1_24/A     INV_X4    Fall  1.5820 0.0020 0.0130                      5.70005                                     F             | 
|    mult/CTS_L5_c_tid1_24/ZN    INV_X4    Rise  1.6280 0.0460 0.0370             4.06628  55.4499  59.5162           2       100      F    K        | 
|    mult/clk__CTS_1_PP_0                  Rise  1.6280 0.0000                                                                                       | 
|    regA/clk__CTS_1_PP_37                 Rise  1.6280 0.0000                                                                                       | 
|    regA/CTS_L6_c_tid1_28/A     INV_X32   Rise  1.6290 0.0010 0.0370                      49.1915                                     F             | 
|    regA/CTS_L6_c_tid1_28/ZN    INV_X32   Fall  1.6360 0.0070 0.0080             0.122694 25.2281  25.3508           1       81.2723  F    K        | 
|    regA/CTS_L7_c_tid1_23/A     INV_X16   Fall  1.6360 0.0000 0.0080                      23.0141                                     F             | 
|    regA/CTS_L7_c_tid1_23/ZN    INV_X16   Rise  1.6450 0.0090 0.0050             5.1981   6.25843  11.4565           1       81.2723  F    K        | 
|    regA/CTS_L8_c_tid1_22/A     INV_X4    Rise  1.6470 0.0020 0.0050                      6.25843                                     F             | 
|    regA/CTS_L8_c_tid1_22/ZN    INV_X4    Fall  1.6590 0.0120 0.0110             12.8179  25.0337  37.8516           4       75.6138  F    K        | 
|    regA/CTS_L9_c_tid1_6/A      INV_X4    Fall  1.6680 0.0090 0.0140    0.0010            5.70005                                     F             | 
|    regA/CTS_L9_c_tid1_6/ZN     INV_X4    Rise  1.7000 0.0320 0.0270             12.4788  25.6406  38.1195           27      65.2567  F    K        | 
|    regA/clk__CTS_1_PP_2                  Rise  1.7000 0.0000                                                                                       | 
|    outB/clk__CTS_1_PP_2                  Rise  1.7000 0.0000                                                                                       | 
| Data Path:                                                                                                                                         | 
|    outB/out_reg[63]/CK         DFF_X1    Rise  1.7040 0.0040 0.0270                      0.949653                                    F             | 
|    outB/out_reg[63]/Q          DFF_X1    Fall  1.8180 0.1140 0.0240             0.231804 20       20.2318           2       64.1629  F             | 
|    outB/out[63]                          Fall  1.8180 0.0000                                                                                       | 
|    result[63]                            Fall  1.8180 0.0000 0.0240                      10                                          c             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 1.25089  5.81013 7.06102           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| output delay                              | -0.5000 2.5000 | 
| data required time                        |  2.5000        | 
|                                           |                | 
| data required time                        |  2.5000        | 
| data arrival time                         | -1.8180        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.6820        | 
--------------------------------------------------------------


 Timing Path to result[62] 
  
 Path Start Point : outB/out_reg[63] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : result[62] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000             1.25089  6.58518  7.83607           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c57/A BUF_X8    Fall  1.5000 0.0000 0.0000                      5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c57/Z BUF_X8    Fall  1.5190 0.0190 0.0050             0.958598 6.25843  7.21702           1       81.2723  F    K        | 
|    mult/clk__CTS_1_PP_1                  Fall  1.5190 0.0000                                                                                       | 
|    mult/CTS_L2_c_tid1_36/A     INV_X4    Fall  1.5190 0.0000 0.0050                      5.70005                                     F             | 
|    mult/CTS_L2_c_tid1_36/ZN    INV_X4    Rise  1.5320 0.0130 0.0090             4.42577  6.25843  10.6842           1       81.2723  F    K        | 
|    mult/CTS_L3_c_tid1_35/A     INV_X4    Rise  1.5350 0.0030 0.0090    0.0010            6.25843                                     F             | 
|    mult/CTS_L3_c_tid1_35/ZN    INV_X4    Fall  1.5430 0.0080 0.0050             6.72615  3.23336  9.95951           2       62.9129  F    K        | 
|    mult/CTS_L4_c_tid1_26/A     CLKBUF_X3 Fall  1.5440 0.0010 0.0050                      1.24879                                     F             | 
|    mult/CTS_L4_c_tid1_26/Z     CLKBUF_X3 Fall  1.5800 0.0360 0.0130             5.41368  6.25843  11.6721           1       70.1004  F    K        | 
|    mult/CTS_L5_c_tid1_24/A     INV_X4    Fall  1.5820 0.0020 0.0130                      5.70005                                     F             | 
|    mult/CTS_L5_c_tid1_24/ZN    INV_X4    Rise  1.6280 0.0460 0.0370             4.06628  55.4499  59.5162           2       100      F    K        | 
|    mult/clk__CTS_1_PP_0                  Rise  1.6280 0.0000                                                                                       | 
|    regA/clk__CTS_1_PP_37                 Rise  1.6280 0.0000                                                                                       | 
|    regA/CTS_L6_c_tid1_28/A     INV_X32   Rise  1.6290 0.0010 0.0370                      49.1915                                     F             | 
|    regA/CTS_L6_c_tid1_28/ZN    INV_X32   Fall  1.6360 0.0070 0.0080             0.122694 25.2281  25.3508           1       81.2723  F    K        | 
|    regA/CTS_L7_c_tid1_23/A     INV_X16   Fall  1.6360 0.0000 0.0080                      23.0141                                     F             | 
|    regA/CTS_L7_c_tid1_23/ZN    INV_X16   Rise  1.6450 0.0090 0.0050             5.1981   6.25843  11.4565           1       81.2723  F    K        | 
|    regA/CTS_L8_c_tid1_22/A     INV_X4    Rise  1.6470 0.0020 0.0050                      6.25843                                     F             | 
|    regA/CTS_L8_c_tid1_22/ZN    INV_X4    Fall  1.6590 0.0120 0.0110             12.8179  25.0337  37.8516           4       75.6138  F    K        | 
|    regA/CTS_L9_c_tid1_6/A      INV_X4    Fall  1.6680 0.0090 0.0140    0.0010            5.70005                                     F             | 
|    regA/CTS_L9_c_tid1_6/ZN     INV_X4    Rise  1.7000 0.0320 0.0270             12.4788  25.6406  38.1195           27      65.2567  F    K        | 
|    regA/clk__CTS_1_PP_2                  Rise  1.7000 0.0000                                                                                       | 
|    outB/clk__CTS_1_PP_2                  Rise  1.7000 0.0000                                                                                       | 
| Data Path:                                                                                                                                         | 
|    outB/out_reg[63]/CK         DFF_X1    Rise  1.7040 0.0040 0.0270                      0.949653                                    F             | 
|    outB/out_reg[63]/Q          DFF_X1    Fall  1.8180 0.1140 0.0240             0.231804 20       20.2318           2       64.1629  F             | 
|    outB/out[63]                          Fall  1.8180 0.0000                                                                                       | 
|    result[62]                            Fall  1.8180 0.0000 0.0240                      10                                          c             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 1.25089  5.81013 7.06102           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| output delay                              | -0.5000 2.5000 | 
| data required time                        |  2.5000        | 
|                                           |                | 
| data required time                        |  2.5000        | 
| data arrival time                         | -1.8180        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.6820        | 
--------------------------------------------------------------


 Timing Path to result[33] 
  
 Path Start Point : outB/out_reg[33] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : result[33] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000             1.25089  6.58518  7.83607           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c57/A BUF_X8    Fall  1.5000 0.0000 0.0000                      5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c57/Z BUF_X8    Fall  1.5190 0.0190 0.0050             0.958598 6.25843  7.21702           1       81.2723  F    K        | 
|    mult/clk__CTS_1_PP_1                  Fall  1.5190 0.0000                                                                                       | 
|    mult/CTS_L2_c_tid1_36/A     INV_X4    Fall  1.5190 0.0000 0.0050                      5.70005                                     F             | 
|    mult/CTS_L2_c_tid1_36/ZN    INV_X4    Rise  1.5320 0.0130 0.0090             4.42577  6.25843  10.6842           1       81.2723  F    K        | 
|    mult/CTS_L3_c_tid1_35/A     INV_X4    Rise  1.5350 0.0030 0.0090    0.0010            6.25843                                     F             | 
|    mult/CTS_L3_c_tid1_35/ZN    INV_X4    Fall  1.5430 0.0080 0.0050             6.72615  3.23336  9.95951           2       62.9129  F    K        | 
|    mult/CTS_L4_c_tid1_26/A     CLKBUF_X3 Fall  1.5440 0.0010 0.0050                      1.24879                                     F             | 
|    mult/CTS_L4_c_tid1_26/Z     CLKBUF_X3 Fall  1.5800 0.0360 0.0130             5.41368  6.25843  11.6721           1       70.1004  F    K        | 
|    mult/CTS_L5_c_tid1_24/A     INV_X4    Fall  1.5820 0.0020 0.0130                      5.70005                                     F             | 
|    mult/CTS_L5_c_tid1_24/ZN    INV_X4    Rise  1.6280 0.0460 0.0370             4.06628  55.4499  59.5162           2       100      F    K        | 
|    mult/clk__CTS_1_PP_0                  Rise  1.6280 0.0000                                                                                       | 
|    regA/clk__CTS_1_PP_37                 Rise  1.6280 0.0000                                                                                       | 
|    regA/CTS_L6_c_tid1_28/A     INV_X32   Rise  1.6290 0.0010 0.0370                      49.1915                                     F             | 
|    regA/CTS_L6_c_tid1_28/ZN    INV_X32   Fall  1.6360 0.0070 0.0080             0.122694 25.2281  25.3508           1       81.2723  F    K        | 
|    regA/CTS_L7_c_tid1_23/A     INV_X16   Fall  1.6360 0.0000 0.0080                      23.0141                                     F             | 
|    regA/CTS_L7_c_tid1_23/ZN    INV_X16   Rise  1.6450 0.0090 0.0050             5.1981   6.25843  11.4565           1       81.2723  F    K        | 
|    regA/CTS_L8_c_tid1_22/A     INV_X4    Rise  1.6470 0.0020 0.0050                      6.25843                                     F             | 
|    regA/CTS_L8_c_tid1_22/ZN    INV_X4    Fall  1.6590 0.0120 0.0110             12.8179  25.0337  37.8516           4       75.6138  F    K        | 
|    regA/clk__CTS_1_PP_36                 Fall  1.6590 0.0000                                                                                       | 
|    regB/clk__CTS_1_PP_31                 Fall  1.6590 0.0000                                                                                       | 
|    regB/CTS_L9_c_tid1_4/A      INV_X4    Fall  1.6670 0.0080 0.0140    0.0010            5.70005                                     F             | 
|    regB/CTS_L9_c_tid1_4/ZN     INV_X4    Rise  1.7080 0.0410 0.0330             14.9976  36.0868  51.0844           38      81.2723  F    K        | 
|    regB/clk__CTS_1_PP_2                  Rise  1.7080 0.0000                                                                                       | 
|    outB/clk__CTS_1_PP_3                  Rise  1.7080 0.0000                                                                                       | 
| Data Path:                                                                                                                                         | 
|    outB/out_reg[33]/CK         DFF_X1    Rise  1.7120 0.0040 0.0330                      0.949653                                    F             | 
|    outB/out_reg[33]/Q          DFF_X1    Fall  1.8170 0.1050 0.0160             1.4823   10       11.4823           1       56.6183  F             | 
|    outB/out[33]                          Fall  1.8170 0.0000                                                                                       | 
|    result[33]                            Fall  1.8180 0.0010 0.0160                      10                                          c             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 1.25089  5.81013 7.06102           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| output delay                              | -0.5000 2.5000 | 
| data required time                        |  2.5000        | 
|                                           |                | 
| data required time                        |  2.5000        | 
| data arrival time                         | -1.8180        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.6820        | 
--------------------------------------------------------------


 Timing Path to result[32] 
  
 Path Start Point : outB/out_reg[32] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : result[32] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000             1.25089  6.58518  7.83607           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c57/A BUF_X8    Fall  1.5000 0.0000 0.0000                      5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c57/Z BUF_X8    Fall  1.5190 0.0190 0.0050             0.958598 6.25843  7.21702           1       81.2723  F    K        | 
|    mult/clk__CTS_1_PP_1                  Fall  1.5190 0.0000                                                                                       | 
|    mult/CTS_L2_c_tid1_36/A     INV_X4    Fall  1.5190 0.0000 0.0050                      5.70005                                     F             | 
|    mult/CTS_L2_c_tid1_36/ZN    INV_X4    Rise  1.5320 0.0130 0.0090             4.42577  6.25843  10.6842           1       81.2723  F    K        | 
|    mult/CTS_L3_c_tid1_35/A     INV_X4    Rise  1.5350 0.0030 0.0090    0.0010            6.25843                                     F             | 
|    mult/CTS_L3_c_tid1_35/ZN    INV_X4    Fall  1.5430 0.0080 0.0050             6.72615  3.23336  9.95951           2       62.9129  F    K        | 
|    mult/CTS_L4_c_tid1_26/A     CLKBUF_X3 Fall  1.5440 0.0010 0.0050                      1.24879                                     F             | 
|    mult/CTS_L4_c_tid1_26/Z     CLKBUF_X3 Fall  1.5800 0.0360 0.0130             5.41368  6.25843  11.6721           1       70.1004  F    K        | 
|    mult/CTS_L5_c_tid1_24/A     INV_X4    Fall  1.5820 0.0020 0.0130                      5.70005                                     F             | 
|    mult/CTS_L5_c_tid1_24/ZN    INV_X4    Rise  1.6280 0.0460 0.0370             4.06628  55.4499  59.5162           2       100      F    K        | 
|    mult/clk__CTS_1_PP_0                  Rise  1.6280 0.0000                                                                                       | 
|    regA/clk__CTS_1_PP_37                 Rise  1.6280 0.0000                                                                                       | 
|    regA/CTS_L6_c_tid1_28/A     INV_X32   Rise  1.6290 0.0010 0.0370                      49.1915                                     F             | 
|    regA/CTS_L6_c_tid1_28/ZN    INV_X32   Fall  1.6360 0.0070 0.0080             0.122694 25.2281  25.3508           1       81.2723  F    K        | 
|    regA/CTS_L7_c_tid1_23/A     INV_X16   Fall  1.6360 0.0000 0.0080                      23.0141                                     F             | 
|    regA/CTS_L7_c_tid1_23/ZN    INV_X16   Rise  1.6450 0.0090 0.0050             5.1981   6.25843  11.4565           1       81.2723  F    K        | 
|    regA/CTS_L8_c_tid1_22/A     INV_X4    Rise  1.6470 0.0020 0.0050                      6.25843                                     F             | 
|    regA/CTS_L8_c_tid1_22/ZN    INV_X4    Fall  1.6590 0.0120 0.0110             12.8179  25.0337  37.8516           4       75.6138  F    K        | 
|    regA/clk__CTS_1_PP_36                 Fall  1.6590 0.0000                                                                                       | 
|    regB/clk__CTS_1_PP_31                 Fall  1.6590 0.0000                                                                                       | 
|    regB/CTS_L9_c_tid1_4/A      INV_X4    Fall  1.6670 0.0080 0.0140    0.0010            5.70005                                     F             | 
|    regB/CTS_L9_c_tid1_4/ZN     INV_X4    Rise  1.7080 0.0410 0.0330             14.9976  36.0868  51.0844           38      81.2723  F    K        | 
|    regB/clk__CTS_1_PP_2                  Rise  1.7080 0.0000                                                                                       | 
|    outB/clk__CTS_1_PP_3                  Rise  1.7080 0.0000                                                                                       | 
| Data Path:                                                                                                                                         | 
|    outB/out_reg[32]/CK         DFF_X1    Rise  1.7120 0.0040 0.0330                      0.949653                                    F             | 
|    outB/out_reg[32]/Q          DFF_X1    Fall  1.8170 0.1050 0.0160             1.46934  10       11.4693           1       75.6138  F             | 
|    outB/out[32]                          Fall  1.8170 0.0000                                                                                       | 
|    result[32]                            Fall  1.8180 0.0010 0.0160                      10                                          c             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 1.25089  5.81013 7.06102           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| output delay                              | -0.5000 2.5000 | 
| data required time                        |  2.5000        | 
|                                           |                | 
| data required time                        |  2.5000        | 
| data arrival time                         | -1.8180        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.6820        | 
--------------------------------------------------------------


 Timing Path to result[0] 
  
 Path Start Point : outB/out_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : result[0] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000             1.25089  6.58518  7.83607           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c57/A BUF_X8    Fall  1.5000 0.0000 0.0000                      5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c57/Z BUF_X8    Fall  1.5190 0.0190 0.0050             0.958598 6.25843  7.21702           1       81.2723  F    K        | 
|    mult/clk__CTS_1_PP_1                  Fall  1.5190 0.0000                                                                                       | 
|    mult/CTS_L2_c_tid1_36/A     INV_X4    Fall  1.5190 0.0000 0.0050                      5.70005                                     F             | 
|    mult/CTS_L2_c_tid1_36/ZN    INV_X4    Rise  1.5320 0.0130 0.0090             4.42577  6.25843  10.6842           1       81.2723  F    K        | 
|    mult/CTS_L3_c_tid1_35/A     INV_X4    Rise  1.5350 0.0030 0.0090    0.0010            6.25843                                     F             | 
|    mult/CTS_L3_c_tid1_35/ZN    INV_X4    Fall  1.5430 0.0080 0.0050             6.72615  3.23336  9.95951           2       62.9129  F    K        | 
|    mult/CTS_L4_c_tid1_26/A     CLKBUF_X3 Fall  1.5440 0.0010 0.0050                      1.24879                                     F             | 
|    mult/CTS_L4_c_tid1_26/Z     CLKBUF_X3 Fall  1.5800 0.0360 0.0130             5.41368  6.25843  11.6721           1       70.1004  F    K        | 
|    mult/CTS_L5_c_tid1_24/A     INV_X4    Fall  1.5820 0.0020 0.0130                      5.70005                                     F             | 
|    mult/CTS_L5_c_tid1_24/ZN    INV_X4    Rise  1.6280 0.0460 0.0370             4.06628  55.4499  59.5162           2       100      F    K        | 
|    mult/clk__CTS_1_PP_0                  Rise  1.6280 0.0000                                                                                       | 
|    regA/clk__CTS_1_PP_37                 Rise  1.6280 0.0000                                                                                       | 
|    regA/CTS_L6_c_tid1_28/A     INV_X32   Rise  1.6290 0.0010 0.0370                      49.1915                                     F             | 
|    regA/CTS_L6_c_tid1_28/ZN    INV_X32   Fall  1.6360 0.0070 0.0080             0.122694 25.2281  25.3508           1       81.2723  F    K        | 
|    regA/CTS_L7_c_tid1_23/A     INV_X16   Fall  1.6360 0.0000 0.0080                      23.0141                                     F             | 
|    regA/CTS_L7_c_tid1_23/ZN    INV_X16   Rise  1.6450 0.0090 0.0050             5.1981   6.25843  11.4565           1       81.2723  F    K        | 
|    regA/CTS_L8_c_tid1_22/A     INV_X4    Rise  1.6470 0.0020 0.0050                      6.25843                                     F             | 
|    regA/CTS_L8_c_tid1_22/ZN    INV_X4    Fall  1.6590 0.0120 0.0110             12.8179  25.0337  37.8516           4       75.6138  F    K        | 
|    regA/clk__CTS_1_PP_36                 Fall  1.6590 0.0000                                                                                       | 
|    regB/clk__CTS_1_PP_31                 Fall  1.6590 0.0000                                                                                       | 
|    regB/CTS_L9_c_tid1_4/A      INV_X4    Fall  1.6670 0.0080 0.0140    0.0010            5.70005                                     F             | 
|    regB/CTS_L9_c_tid1_4/ZN     INV_X4    Rise  1.7080 0.0410 0.0330             14.9976  36.0868  51.0844           38      81.2723  F    K        | 
|    regB/clk__CTS_1_PP_2                  Rise  1.7080 0.0000                                                                                       | 
|    outB/clk__CTS_1_PP_3                  Rise  1.7080 0.0000                                                                                       | 
| Data Path:                                                                                                                                         | 
|    outB/out_reg[0]/CK          DFF_X1    Rise  1.7120 0.0040 0.0330                      0.949653                                    F             | 
|    outB/out_reg[0]/Q           DFF_X1    Fall  1.8170 0.1050 0.0150             1.3847   10       11.3847           1       56.6183  F             | 
|    outB/out[0]                           Fall  1.8170 0.0000                                                                                       | 
|    result[0]                             Fall  1.8170 0.0000 0.0150                      10                                          c             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 1.25089  5.81013 7.06102           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| output delay                              | -0.5000 2.5000 | 
| data required time                        |  2.5000        | 
|                                           |                | 
| data required time                        |  2.5000        | 
| data arrival time                         | -1.8170        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.6830        | 
--------------------------------------------------------------


info UI33: performed report_timing for 0 sec (CPU time: 0 sec; MEM: RSS - 388M, CVMEM - 1742M, PVMEM - 2263M)
