Warning (10268): Verilog HDL information at counter_up_down.v(31): always construct contains both blocking and non-blocking assignments File: C:/Users/Fredi/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/PBL_3/PBL_Elevador/Testes/Projeto_esboco2/counter_up_down.v Line: 31
