<?xml version="1.0" encoding="utf-8"?>
<module id="PCIIF" HW_revision="" XML_version="1" description="Peripheral Component Interconnect Interface">
	<register id="PCISTATSET" acronym="PCISTATSET" offset="0x010" width="32" description="Sets internal Status Register">
		<bitfield id="_RESV" width="15" begin="31" end="17" resetval="0" description="Reserved" range="" rwaccess="NA">
		</bitfield>
		<bitfield id="INTA_IN" width="1" begin="16" end="16" resetval="0" description="assert INTA_N input.                             0 = INTA_N input de-asserted 1 = INTA_N input asserted" range="" rwaccess="RW1S">
		</bitfield>
		<bitfield id="_RESV" width="9" begin="15" end="7" resetval="0" description="Reserved" range="" rwaccess="NA">
		</bitfield>
		<bitfield id="PERR_DET" width="1" begin="6" end="6" resetval="0" description="Set parity error.                                      0 = No parity error detected 1 = Parity error detected" range="" rwaccess="RW1S">
		</bitfield>
		<bitfield id="SERR_DET" width="1" begin="5" end="5" resetval="0" description="Set system error.                                  0 = No system error detected 1 = System error detected" range="" rwaccess="RW1S">
		</bitfield>
		<bitfield id="_RESV" width="2" begin="4" end="3" resetval="0" description="Reserved" range="" rwaccess="NA">
		</bitfield>
		<bitfield id="MS_ABRT_DET" width="1" begin="2" end="2" resetval="0" description="Set master abort bit                              0 = No master abort detected. 1 = Master abort detected" range="" rwaccess="RW1S">
		</bitfield>
		<bitfield id="TGT_ABRT_DET" width="1" begin="1" end="1" resetval="0" description="Set target abort bit                                0 = No target abort detected 1 = Target abort detected" range="" rwaccess="RW1S">
		</bitfield>
		<bitfield id="_RESV" width="1" begin="0" end="0" resetval="0" description="Reserved" range="" rwaccess="NA">
		</bitfield>
	</register>
	<register id="PCISTATCLR" acronym="PCISTATCLR" offset="0x014" width="32" description="Clears internal Status Register">
		<bitfield id="_RESV" width="15" begin="31" end="17" resetval="0" description="Reserved" range="" rwaccess="NA">
		</bitfield>
		<bitfield id="INTA_IN" width="1" begin="16" end="16" resetval="0" description="Clear INTA_N input                               0 = INTA_N input de-asserted 1 = INTA_N input asserted" range="" rwaccess="RW1C">
		</bitfield>
		<bitfield id="_RESV" width="9" begin="15" end="7" resetval="0" description="Reserved" range="" rwaccess="NA">
		</bitfield>
		<bitfield id="PERR_DET" width="1" begin="6" end="6" resetval="0" description="Clear Parity error detected                     0 = No parity error detected 1 = Parity error detected" range="" rwaccess="RW1C">
		</bitfield>
		<bitfield id="SERR_DET" width="1" begin="5" end="5" resetval="0" description="Clear System error detected                  0 = No system error detected 1 = System error detected" range="" rwaccess="RW1C">
		</bitfield>
		<bitfield id="_RESV" width="2" begin="4" end="3" resetval="0" description="Reserved" range="" rwaccess="NA">
		</bitfield>
		<bitfield id="MS_ABRT_DET" width="1" begin="2" end="2" resetval="0" description="Clear Master abort detected                   0 = No master abort detected. 1 = Master abort detected" range="" rwaccess="RW1C">
		</bitfield>
		<bitfield id="TGT_ABRT_DET" width="1" begin="1" end="1" resetval="0" description="Clear Target abort detected                    0 = No target abort detected 1 = Target abort detected" range="" rwaccess="RW1C">
		</bitfield>
		<bitfield id="_RESV" width="1" begin="0" end="0" resetval="0" description="Reserved" range="" rwaccess="NA">
		</bitfield>
	</register>
	<register id="PCIHINTSET" acronym="PCIHINTSET" offset="0x020" width="32" description="Set internal Host Interrupt Enable Register">
		<bitfield id="_RESV" width="25" begin="31" end="7" resetval="0" description="Reserved" range="" rwaccess="NA">
		</bitfield>
		<bitfield id="PERR_DET" width="1" begin="6" end="6" resetval="0" description="Interrupt enable for PERR_Det" range="" rwaccess="RW1S">
		</bitfield>
		<bitfield id="SERR_DET" width="1" begin="5" end="5" resetval="0" description="Interrupt enable for SERR_Det" range="" rwaccess="RW1S">
		</bitfield>
		<bitfield id="_RESV" width="2" begin="4" end="3" resetval="0" description="Reserved" range="" rwaccess="R">
		</bitfield>
		<bitfield id="MS_ABRT_DET" width="1" begin="2" end="2" resetval="0" description="Interrupt enable for Master_Abort_Det" range="" rwaccess="RW1S">
		</bitfield>
		<bitfield id="TGT_ABRT_DET" width="1" begin="1" end="1" resetval="0" description="Interrupt enable for Target_Abort_Det" range="" rwaccess="RW1S">
		</bitfield>
		<bitfield id="_RESV" width="1" begin="0" end="0" resetval="0" description="Reserved" range="" rwaccess="R">
		</bitfield>
	</register>
	<register id="PCIHINTCLR" acronym="PCIHINTCLR" offset="0x024" width="32" description="Clear internal Host Interrupt Enable Register">
		<bitfield id="_RESV" width="25" begin="31" end="7" resetval="0" description="Reserved" range="" rwaccess="NA">
		</bitfield>
		<bitfield id="PERR_DET" width="1" begin="6" end="6" resetval="0" description="Clear Interrupt  PERR_Det" range="" rwaccess="RW1C">
		</bitfield>
		<bitfield id="SERR_DET" width="1" begin="5" end="5" resetval="0" description="Clear Interrupt  SERR_Det" range="" rwaccess="RW1C">
		</bitfield>
		<bitfield id="_RESV" width="2" begin="4" end="3" resetval="0" description="Reserved" range="" rwaccess="R">
		</bitfield>
		<bitfield id="MS_ABRT_DET" width="1" begin="2" end="2" resetval="0" description="Clear Master abort detected" range="" rwaccess="RW1C">
		</bitfield>
		<bitfield id="TGT_ABRT_DET" width="1" begin="1" end="1" resetval="0" description="Clear Target abort detected" range="" rwaccess="RW1C">
		</bitfield>
		<bitfield id="_RESV" width="1" begin="0" end="0" resetval="0" description="Reserved" range="" rwaccess="R">
		</bitfield>
	</register>
	<register id="PCIBINTSET" acronym="PCIBINTSET" offset="0x030" width="32" description="Set internal Back End Application Interrupt Enable Register">
		<bitfield id="_RESV" width="15" begin="31" end="17" resetval="0" description="Reserved" range="" rwaccess="NA">
		</bitfield>
		<bitfield id="INTA_IN" width="1" begin="16" end="16" resetval="0" description="Interrupt enable for INTA_In" range="" rwaccess="RW1S">
		</bitfield>
		<bitfield id="_RESV" width="9" begin="15" end="7" resetval="0" description="Reserved" range="" rwaccess="R">
		</bitfield>
		<bitfield id="PERR_DET" width="1" begin="6" end="6" resetval="0" description="Interrupt enable for PERR_Det" range="" rwaccess="RW1S">
		</bitfield>
		<bitfield id="SERR_DET" width="1" begin="5" end="5" resetval="0" description="Interrupt enable for SERR_Det" range="" rwaccess="RW1S">
		</bitfield>
		<bitfield id="_RESV" width="2" begin="4" end="3" resetval="0" description="Reserved" range="" rwaccess="R">
		</bitfield>
		<bitfield id="MS_ABRT_DET" width="1" begin="2" end="2" resetval="0" description="Interrupt enable for Master_Abort_Det" range="" rwaccess="RW1S">
		</bitfield>
		<bitfield id="TGT_ABRT_DET" width="1" begin="1" end="1" resetval="0" description="Interrupt enable for Target_Abort_Det" range="" rwaccess="RW1S">
		</bitfield>
		<bitfield id="_RESV" width="1" begin="0" end="0" resetval="0" description="Reserved" range="" rwaccess="R">
		</bitfield>
	</register>
	<register id="PCIBINTCLR" acronym="PCIBINTCLR" offset="0x034" width="32" description="Clear internal Back End Application Interrupt Enable Register">
		<bitfield id="_RESV" width="15" begin="31" end="17" resetval="0" description="Reserved" range="" rwaccess="NA">
		</bitfield>
		<bitfield id="INTA_IN" width="1" begin="16" end="16" resetval="0" description="Clear Interrupt INTA_In" range="" rwaccess="RW1C">
		</bitfield>
		<bitfield id="_RESV" width="9" begin="15" end="7" resetval="0" description="Reserved" range="" rwaccess="R">
		</bitfield>
		<bitfield id="PERR_DET" width="1" begin="6" end="6" resetval="0" description="Clear Interrupt  PERR_Det" range="" rwaccess="RW1C">
		</bitfield>
		<bitfield id="SERR_DET" width="1" begin="5" end="5" resetval="0" description="Clear Interrupt  SERR_Det" range="" rwaccess="RW1C">
		</bitfield>
		<bitfield id="_RESV" width="2" begin="4" end="3" resetval="0" description="Reserved" range="" rwaccess="R">
		</bitfield>
		<bitfield id="MS_ABRT_DET" width="1" begin="2" end="2" resetval="0" description="Clear Master abort detected" range="" rwaccess="RW1C">
		</bitfield>
		<bitfield id="TGT_ABRT_DET" width="1" begin="1" end="1" resetval="0" description="Clear Target abort detected" range="" rwaccess="RW1C">
		</bitfield>
		<bitfield id="_RESV" width="1" begin="0" end="0" resetval="0" description="Reserved" range="" rwaccess="R">
		</bitfield>
	</register>
	<register id="PCIBCLKMGT" acronym="PCIBCLKMGT" offset="0x038" width="32" description="This register is used to control clock management behaviors that are specific to the back end application and its interaction with the PCIIF">
		<bitfield id="_RESV" width="23" begin="31" end="9" resetval="0" description="Reserved" range="" rwaccess="R">
		</bitfield>
		<bitfield id="CLKRUN_EN" width="1" begin="8" end="8" resetval="1" description="This bit controls whether or not the PCIIF should always force the CLKRUN to stay  asserted by reasserting CLKRUN whenever it is detected de-asserted                                                               " range="" rwaccess="RW">
		</bitfield>
		<bitfield id="_RESV" width="7" begin="7" end="1" resetval="0" description="Reserved" range="" rwaccess="R">
		</bitfield>
		<bitfield id="AUTO_CLKRUN_EN" width="1" begin="0" end="0" resetval="0" description="This bit controls whether or not the PCIIF should automatically re-assert CLKRUN" range="" rwaccess="RW">
		</bitfield>
	</register>
	<register id="PCIVENDEVMIR" acronym="PCIVENDEVMIR" offset="0x100" width="32" description="This register is used to initialize the Vendor ID and / or Device ID in the PCI Configuration Space">
		<bitfield id="DEV_ID" width="16" begin="31" end="16" resetval="45056" description="Device ID. Identifies a specific device from the manufacturer. The Device ID is specified by the device manufacturer" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="VEN_ID" width="16" begin="15" end="0" resetval="4172" description="Vendor ID.Uniquely identifies the manufacturer of the device. The Vendor ID is specified by the PCI Special Interest Group to insure uniqueness" range="" rwaccess="RW">
		</bitfield>
	</register>
	<register id="PCICSRMIR" acronym="PCICSRMIR" offset="0x104" width="32" description="This register is used to initialize certain bits in the PCI Configuration Space Command / Status register">
		<bitfield id="DET_PAR_ERR" width="1" begin="31" end="31" resetval="0" description="This bit is set by the PCIIF to indicate that it detected a parity error" range="" rwaccess="RW1C">
		</bitfield>
		<bitfield id="SIG_SYS_ERR" width="1" begin="30" end="30" resetval="0" description="This bit is set by the PCIIF to indicate that it signaled a system error on the SERR_N pin." range="" rwaccess="RW1C">
		</bitfield>
		<bitfield id="RCV_MS_ABRT" width="1" begin="29" end="29" resetval="0" description="This bit is set by the PCI master unit in the PCIIF to indicate that it terminated a transaction with a master abort" range="" rwaccess="RW1C">
		</bitfield>
		<bitfield id="RCV_TGT_ABRT" width="1" begin="28" end="28" resetval="0" description="This bit is set by the PCI master unit in the PCIIF to indicate that it has received a target abort when acting as a bus master" range="" rwaccess="RW1C">
		</bitfield>
		<bitfield id="SIG_TGT_ABRT" width="1" begin="27" end="27" resetval="0" description="This bit is always 0 since the PCIIF cannot issue a target abort" range="" rwaccess="R">
		</bitfield>
		<bitfield id="DEVSEL_TIM" width="2" begin="26" end="25" resetval="27" description="This bit indicates the decode response time capability of the device" range="" rwaccess="R">
		</bitfield>
		<bitfield id="MS_DPAR_REP" width="1" begin="24" end="24" resetval="0" description="This bit is set by the PCI master unit in the PCIIF when all of the following conditions are met.                                                                                           1.The PCIIF asserted PERR_N or               observed   PERR_N asserted               2.The PCIIF PCI master unit was the bus     master during the observed PERR_N        assertion                                            3. The Parity Error Response Bit  is Set.                " range="" rwaccess="RW1C">
		</bitfield>
		<bitfield id="FAST_BTOB_CAP" width="1" begin="23" end="23" resetval="0" description="This bit indicates that the device is capable of performing fast back to  back transactions" range="" rwaccess="R">
		</bitfield>
		<bitfield id="_RESV" width="1" begin="22" end="22" resetval="0" description="Reserved" range="" rwaccess="R">
		</bitfield>
		<bitfield id="_66MHZ_CAP" width="1" begin="21" end="21" resetval="233767149" description="This bit indicates whether or not the interface is capable of meeting the 66MHz PCI" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="CAP_LIST_IMPL" width="1" begin="20" end="20" resetval="0" description="This bit indicates whether or not the interface provides at least one capabilities list" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="INT_STAT" width="1" begin="19" end="19" resetval="0" description="This bit indicates the current interrupt status for the function as generated by the interrupt registers in the back end interface." range="" rwaccess="R">
		</bitfield>
		<bitfield id="_RESV" width="8" begin="18" end="11" resetval="0" description="Reserved" range="" rwaccess="R">
		</bitfield>
		<bitfield id="INT_DIS" width="1" begin="10" end="10" resetval="0" description="This bit is a disable for the output driver on the INTA_N pin" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="FAST_BTOB_EN" width="1" begin="9" end="9" resetval="0" description="This bit controls whether or not the device is allowed to perform back to back writes to different targets." range="" rwaccess="R">
		</bitfield>
		<bitfield id="SERR_N_EN" width="1" begin="8" end="8" resetval="0" description="This bit is an enable for the output driver on the SERR_N pin" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="_RESV" width="1" begin="7" end="7" resetval="0" description="Reserved" range="" rwaccess="R">
		</bitfield>
		<bitfield id="PAR_ERR_RES" width="1" begin="6" end="6" resetval="0" description="This bit controls whether or not the device responds to detected parity errors." range="" rwaccess="RW">
		</bitfield>
		<bitfield id="VGA_PAL_SNP" width="1" begin="5" end="5" resetval="0" description="VGA Palette Snoop" range="" rwaccess="R">
		</bitfield>
		<bitfield id="MEM_WRINV_EN" width="1" begin="4" end="4" resetval="0" description="This bit enables the device to use the Memory Write and Invalidate command." range="" rwaccess="RW">
		</bitfield>
		<bitfield id="SP_CYCL" width="1" begin="3" end="3" resetval="0" description="This bit controls the device's response to special cycle commands" range="" rwaccess="R">
		</bitfield>
		<bitfield id="BUS_MS" width="1" begin="2" end="2" resetval="0" description="This bit enables the device to act as a PCI bus master" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="MEM_SP" width="1" begin="1" end="1" resetval="0" description="This bit enables the device to respond to memory accesses within it's address space" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="IO_SP" width="1" begin="0" end="0" resetval="0" description="This bit enables the device to respond to I/O accesses within it's address space. If this bit is cleared, the PCIIF will not respond to IO mapped accesses" range="" rwaccess="R">
		</bitfield>
	</register>
	<register id="PCICLREVMIR" acronym="PCICLREVMIR" offset="0x108" width="32" description="This register is used to initialize the Class Code and / or Revision ID">
		<bitfield id="CL_CODE" width="24" begin="31" end="8" resetval="233767149" description="Class Code. Identifies the generic and specific function and programming interface of the device. The Class Code is specified by the device manufacturer" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="REV_ID" width="8" begin="7" end="0" resetval="233767149" description="Revision ID. Identifies a revision of the specific device. The Revision ID is specified by the device manufacturer" range="" rwaccess="RW">
		</bitfield>
	</register>
	<register id="PCICLINEMIR" acronym="PCICLINEMIR" offset="0x10C" width="32" description="This register is used to set latency timer and cacheline size">
		<bitfield id="BIST" width="8" begin="31" end="24" resetval="0" description="Hardwired to 0" range="" rwaccess="R">
		</bitfield>
		<bitfield id="HDR_TYPE" width="8" begin="23" end="16" resetval="0" description="Header Type. Identifies the layout of bytes 10h through 3Fh and if the device is single or multi-function" range="" rwaccess="R">
		</bitfield>
		<bitfield id="LAT_TMR" width="8" begin="15" end="8" resetval="0" description="Latency Timer. The latency timer register is provided so that the host can restrict the continued usage of the PCI bus by a master involved in a multiple data cycle transaction." range="" rwaccess="RW">
		</bitfield>
		<bitfield id="CACHELN_SIZ" width="8" begin="7" end="0" resetval="0" description="Cacheline Size.This register is provided so that the host can inform the device of the cache line size in units of 32 bit words." range="" rwaccess="RW">
		</bitfield>
	</register>
	<register id="PCIBAR0MSK" acronym="PCIBAR0MSK" offset="0x110" width="32" description="The Base Address Mask Registers control the size and prefetchability of the PCI Configuration Base Address Registers">
		<bitfield id="ADDRMASK" width="28" begin="31" end="4" resetval="267911168" description="Address Mask Bit.These bits control the writability of corresponding bits in the corresponding PCI Configuration Base Address Register." range="" rwaccess="RW">
		</bitfield>
		<bitfield id="PREFETCH_EN" width="1" begin="3" end="3" resetval="27" description="Prefetchable enable. This bit specifies whether or not the memory space controlled by the corresponding PCI Configruation Base Address Register is prefetchable." range="" rwaccess="RW">
		</bitfield>
		<bitfield id="_RESV" width="3" begin="2" end="0" resetval="0" description="Reserved" range="" rwaccess="R">
		</bitfield>
	</register>
	<register id="PCIBAR1MSK" acronym="PCIBAR1MSK" offset="0x114" width="32" description="The Base Address Mask Registers control the size and prefetchability of the PCI Configuration Base Address Registers">
		<bitfield id="ADDRMASK" width="28" begin="31" end="4" resetval="268173312" description="Address Mask Bit.These bits control the writability of corresponding bits in the corresponding PCI Configuration Base Address Register." range="" rwaccess="RW">
		</bitfield>
		<bitfield id="PREFETCH_EN" width="1" begin="3" end="3" resetval="27" description="Prefetchable enable. This bit specifies whether or not the memory space controlled by the corresponding PCI Configruation Base Address Register is prefetchable." range="" rwaccess="RW">
		</bitfield>
		<bitfield id="_RESV" width="3" begin="2" end="0" resetval="0" description="Reserved" range="" rwaccess="R">
		</bitfield>
	</register>
	<register id="PCIBAR2MSK" acronym="PCIBAR2MSK" offset="0x118" width="32" description="The Base Address Mask Registers control the size and prefetchability of the PCI Configuration Base Address Registers">
		<bitfield id="ADDRMASK" width="28" begin="31" end="4" resetval="267911168" description="Address Mask Bit.These bits control the writability of corresponding bits in the corresponding PCI Configuration Base Address Register." range="" rwaccess="RW">
		</bitfield>
		<bitfield id="PREFETCH_EN" width="1" begin="3" end="3" resetval="27" description="Prefetchable enable. This bit specifies whether or not the memory space controlled by the corresponding PCI Configruation Base Address Register is prefetchable." range="" rwaccess="RW">
		</bitfield>
		<bitfield id="_RESV" width="3" begin="2" end="0" resetval="0" description="Reserved" range="" rwaccess="R">
		</bitfield>
	</register>
	<register id="PCIBAR3MSK" acronym="PCIBAR3MSK" offset="0x11C" width="32" description="The Base Address Mask Registers control the size and prefetchability of the PCI Configuration Base Address Registers">
		<bitfield id="ADDRMASK" width="28" begin="31" end="4" resetval="267911168" description="Address Mask Bit.These bits control the writability of corresponding bits in the corresponding PCI Configuration Base Address Register." range="" rwaccess="RW">
		</bitfield>
		<bitfield id="PREFETCH_EN" width="1" begin="3" end="3" resetval="27" description="Prefetchable enable. This bit specifies whether or not the memory space controlled by the corresponding PCI Configruation Base Address Register is prefetchable." range="" rwaccess="RW">
		</bitfield>
		<bitfield id="_RESV" width="3" begin="2" end="0" resetval="0" description="Reserved" range="" rwaccess="R">
		</bitfield>
	</register>
	<register id="PCIBAR4MSK" acronym="PCIBAR4MSK" offset="0x120" width="32" description="The Base Address Mask Registers control the size and prefetchability of the PCI Configuration Base Address Registers">
		<bitfield id="ADDRMASK" width="28" begin="31" end="4" resetval="267911168" description="Address Mask Bit.These bits control the writability of corresponding bits in the corresponding PCI Configuration Base Address Register." range="" rwaccess="RW">
		</bitfield>
		<bitfield id="PREFETCH_EN" width="1" begin="3" end="3" resetval="27" description="Prefetchable enable. This bit specifies whether or not the memory space controlled by the corresponding PCI Configruation Base Address Register is prefetchable." range="" rwaccess="RW">
		</bitfield>
		<bitfield id="_RESV" width="3" begin="2" end="0" resetval="0" description="Reserved" range="" rwaccess="R">
		</bitfield>
	</register>
	<register id="PCIBAR5MSK" acronym="PCIBAR5MSK" offset="0x124" width="32" description="The Base Address Mask Registers control the size and prefetchability of the PCI Configuration Base Address Registers">
		<bitfield id="ADDRMASK" width="28" begin="31" end="4" resetval="267911168" description="Address Mask Bit.These bits control the writability of corresponding bits in the corresponding PCI Configuration Base Address Register." range="" rwaccess="RW">
		</bitfield>
		<bitfield id="PREFETCH_EN" width="1" begin="3" end="3" resetval="27" description="Prefetchable enable. This bit specifies whether or not the memory space controlled by the corresponding PCI Configruation Base Address Register is prefetchable." range="" rwaccess="RW">
		</bitfield>
		<bitfield id="_RESV" width="3" begin="2" end="0" resetval="0" description="Reserved" range="" rwaccess="R">
		</bitfield>
	</register>
	<register id="PCISUBIDMIR" acronym="PCISUBIDMIR" offset="0x12C" width="32" description="PCIIF Subsystem Vendor ID / Subsystem ID">
		<bitfield id="SUBSYS_ID" width="16" begin="31" end="16" resetval="0" description="Subsystem Id. Identifies the board level device.The Subsystem ID is specified by the board level manufacturer." range="" rwaccess="RW">
		</bitfield>
		<bitfield id="SUBSYS_VEN_ID" width="16" begin="15" end="0" resetval="0" description="Subsystem Vendor Id. Identifies the board level manufacturer. The Subsystem Vendor ID is specified by the PCI Special Interest Group." range="" rwaccess="RW">
		</bitfield>
	</register>
	<register id="PCICPBPTRMIR" acronym="PCICPBPTRMIR" offset="0x134" width="32" description="Capabilities Pointer ">
		<bitfield id="_RESV" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="R">
		</bitfield>
		<bitfield id="CAP" width="8" begin="7" end="0" resetval="64" description="Capabilities Pointer. This constant specifies the address in configuration space where the first entry in the capabilities list is located." range="" rwaccess="R">
		</bitfield>
	</register>
	<register id="PCILGINTMIR" acronym="PCILGINTMIR" offset="0x13C" width="32" description="Set Max Latency / Min Grant">
		<bitfield id="MAX_LAT" width="8" begin="31" end="24" resetval="0" description="This specifies how often the device needs to gain access to the PCI bus in 0.25 micro sec units." range="" rwaccess="RW">
		</bitfield>
		<bitfield id="MIN_GRNT" width="8" begin="23" end="16" resetval="0" description="This specifies the length of the burst period for the device needs in 0.25 micro sec units." range="" rwaccess="RW">
		</bitfield>
		<bitfield id="INT_PIN" width="8" begin="15" end="8" resetval="1" description="This register tells which interrupt pin the device uses. This register is hardwired to a 01h in the PCIIF to indicate that interrupt A will be used." range="" rwaccess="R">
		</bitfield>
		<bitfield id="INT_LINE" width="8" begin="7" end="0" resetval="0" description="The value in this 8 bit register is written by the host and indicates which input of the system interrupt controller the PCIIF interrupt pin is connected to." range="" rwaccess="RW">
		</bitfield>
	</register>
	<register id="PCISLVCNTL" acronym="PCISLVCNTL" offset="0x180" width="32" description="PCIIF Slave Control">
		<bitfield id="_RESV" width="10" begin="31" end="22" resetval="0" description="Reserved" range="" rwaccess="R">
		</bitfield>
		<bitfield id="BASE5_EN" width="1" begin="21" end="21" resetval="27" description="Enable BASE 5 Config.                         0 = Disable BASE 5 Config 1 = Enable BASE 5 Config" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="BASE4_EN" width="1" begin="20" end="20" resetval="27" description="Enable BASE 4 Config                           0 = Disable BASE 4 Config 1 = Enable BASE 4 Config" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="BASE3_EN" width="1" begin="19" end="19" resetval="27" description="Enable BASE 3 Config                           0 = Disable BASE 3 Config 1 = Enable BASE 3 Config" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="BASE2_EN" width="1" begin="18" end="18" resetval="27" description="Enable BASE 2 Config                           0 = Disable BASE 2 Config 1 = Enable BASE 2 Config" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="BASE1_EN" width="1" begin="17" end="17" resetval="27" description="Enable BASE 1 Config                           0 = Disable BASE 1 Config 1 = Enable BASE 1 Config" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="BASE0_EN" width="1" begin="16" end="16" resetval="27" description="Enable BASE 0 Config                           0 = Disable BASE 0 Config 1 = Enable BASE 0 Config" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="_RESV" width="11" begin="15" end="5" resetval="0" description="Reserved" range="" rwaccess="R">
		</bitfield>
		<bitfield id="FORCE_DEL_READ_MUL" width="1" begin="4" end="4" resetval="0" description="Force Delayed Read Multiple.                 0 = Slave should respond with normal 16 clock cycle timeout and retry mechanism for Memory Read Multiple transactions     1 = Slave should immediately respond with a retry whenever a Memory Read Multiple transaction is decoded for this slave." range="" rwaccess="RW">
		</bitfield>
		<bitfield id="FORCE_DEL_READ_LN" width="1" begin="3" end="3" resetval="0" description="Force Delayed Read Line.                     0 = Slave should respond with normal 16 clock cycle timeout and retry mechanism for Memory Read Line transactions        1 = Slave should immediately respond with a retry whenever a Memory Read Line transaction is decoded for this slave." range="" rwaccess="RW">
		</bitfield>
		<bitfield id="FORCE_DEL_READ" width="1" begin="2" end="2" resetval="0" description="Force Delayed Read.                            0 = Slave should respond with normal 16 clock cycle timeout and retry mechanism for Memory Read transactions               1 = Slave should immediately respond with a retry whenever a Memory Read transaction is decoded for this slave." range="" rwaccess="RW">
		</bitfield>
		<bitfield id="DIS_SLV_TOUT" width="1" begin="1" end="1" resetval="0" description="Disable Slave timeout.                           0 = Slave responds with normal 16 clock cycle timeout mechanism                       1 = Slave will insert wait states on the PCI Bus indefinitely until the access is ready to complete" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="CFG_DONE" width="1" begin="0" end="0" resetval="0" description="Indicates if the Configuration Registers have been loaded with their proper reset values:                                                  0 = Configuration Registers are being loaded. No access allowed into PCI interface.                                              1 = Configuration Registers loading is complete. PCI interface will accept accesses." range="" rwaccess="RW">
		</bitfield>
	</register>
	<register id="PCIBAR0TRL" acronym="PCIBAR0TRL" offset="0x1C0" width="32" description="This register control the translation of transaction addresses">
		<bitfield id="TRANS_ADDR" width="28" begin="31" end="4" resetval="524288" description="This is the address that is to bitwise replace the slave transaction address.This is multiplexed on a bitwise basis with the original PCI address using the corresponding PCIIF Base Address Mask register bits 31:4 as the multiplexer select." range="" rwaccess="RW">
		</bitfield>
		<bitfield id="_RESV" width="4" begin="3" end="0" resetval="0" description="Reserved" range="" rwaccess="R">
		</bitfield>
	</register>
	<register id="PCIBAR1TRL" acronym="PCIBAR1TRL" offset="0x1C4" width="32" description="This register control the translation of transaction addresses">
		<bitfield id="TRANS_ADDR" width="28" begin="31" end="4" resetval="1572864" description="This is the address that is to bitwise replace the slave transaction address.This is multiplexed on a bitwise basis with the original PCI address using the corresponding PCIIF Base Address Mask register bits 31:4 as the multiplexer select." range="" rwaccess="RW">
		</bitfield>
		<bitfield id="_RESV" width="4" begin="3" end="0" resetval="0" description="Reserved" range="" rwaccess="R">
		</bitfield>
	</register>
	<register id="PCIBAR2TRL" acronym="PCIBAR2TRL" offset="0x1C8" width="32" description="This register control the translation of transaction addresses">
		<bitfield id="TRANS_ADDR" width="28" begin="31" end="4" resetval="2621440" description="This is the address that is to bitwise replace the slave transaction address.This is multiplexed on a bitwise basis with the original PCI address using the corresponding PCIIF Base Address Mask register bits 31:4 as the multiplexer select." range="" rwaccess="RW">
		</bitfield>
		<bitfield id="_RESV" width="4" begin="3" end="0" resetval="0" description="Reserved" range="" rwaccess="R">
		</bitfield>
	</register>
	<register id="PCIBAR3TRL" acronym="PCIBAR3TRL" offset="0x1CC" width="32" description="This register control the translation of transaction addresses">
		<bitfield id="TRANS_ADDR" width="28" begin="31" end="4" resetval="134217728" description="This is the address that is to bitwise replace the slave transaction address.This is multiplexed on a bitwise basis with the original PCI address using the corresponding PCIIF Base Address Mask register bits 31:4 as the multiplexer select." range="" rwaccess="RW">
		</bitfield>
		<bitfield id="_RESV" width="4" begin="3" end="0" resetval="0" description="Reserved" range="" rwaccess="R">
		</bitfield>
	</register>
	<register id="PCIBAR4TRL" acronym="PCIBAR4TRL" offset="0x1D0" width="32" description="This register control the translation of transaction addresses">
		<bitfield id="TRANS_ADDR" width="28" begin="31" end="4" resetval="167772160" description="This is the address that is to bitwise replace the slave transaction address.This is multiplexed on a bitwise basis with the original PCI address using the corresponding PCIIF Base Address Mask register bits 31:4 as the multiplexer select." range="" rwaccess="RW">
		</bitfield>
		<bitfield id="_RESV" width="4" begin="3" end="0" resetval="0" description="Reserved" range="" rwaccess="R">
		</bitfield>
	</register>
	<register id="PCIBAR5TRL" acronym="PCIBAR5TRL" offset="0x1D4" width="32" description="This register control the translation of transaction addresses">
		<bitfield id="TRANS_ADDR" width="28" begin="31" end="4" resetval="234881024" description="This is the address that is to bitwise replace the slave transaction address.This is multiplexed on a bitwise basis with the original PCI address using the corresponding PCIIF Base Address Mask register bits 31:4 as the multiplexer select." range="" rwaccess="RW">
		</bitfield>
		<bitfield id="_RESV" width="4" begin="3" end="0" resetval="0" description="Reserved" range="" rwaccess="R">
		</bitfield>
	</register>
	<register id="PCIBARMIR_0" acronym="PCIBARMIR_0" offset="480" width="32" description="PCIIF Base Address Mirror Register">
		<bitfield id="ADDR" width="28" begin="31" end="4" resetval="0" description="These bits can be written by the host in order to allow initialization of the base address at startup" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="PREFETCH" width="1" begin="3" end="3" resetval="27" description="This bit specifies whether or not the memory space controlled by this base address register is prefetchable" range="" rwaccess="R">
		</bitfield>
		<bitfield id="TYPE" width="2" begin="2" end="1" resetval="0" description="These bits indicate the size of the base address register" range="" rwaccess="R">
		</bitfield>
		<bitfield id="IOMEM_SP_IND" width="1" begin="0" end="0" resetval="0" description="This bit indicates whether the base address maps into the host's memory or I/O space" range="" rwaccess="R">
		</bitfield>
	</register>
	<register id="PCIBARMIR_1" acronym="PCIBARMIR_1" offset="484" width="32" description="PCIIF Base Address Mirror Register">
		<bitfield id="ADDR" width="28" begin="31" end="4" resetval="0" description="These bits can be written by the host in order to allow initialization of the base address at startup" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="PREFETCH" width="1" begin="3" end="3" resetval="27" description="This bit specifies whether or not the memory space controlled by this base address register is prefetchable" range="" rwaccess="R">
		</bitfield>
		<bitfield id="TYPE" width="2" begin="2" end="1" resetval="0" description="These bits indicate the size of the base address register" range="" rwaccess="R">
		</bitfield>
		<bitfield id="IOMEM_SP_IND" width="1" begin="0" end="0" resetval="0" description="This bit indicates whether the base address maps into the host's memory or I/O space" range="" rwaccess="R">
		</bitfield>
	</register>
	<register id="PCIBARMIR_2" acronym="PCIBARMIR_2" offset="488" width="32" description="PCIIF Base Address Mirror Register">
		<bitfield id="ADDR" width="28" begin="31" end="4" resetval="0" description="These bits can be written by the host in order to allow initialization of the base address at startup" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="PREFETCH" width="1" begin="3" end="3" resetval="27" description="This bit specifies whether or not the memory space controlled by this base address register is prefetchable" range="" rwaccess="R">
		</bitfield>
		<bitfield id="TYPE" width="2" begin="2" end="1" resetval="0" description="These bits indicate the size of the base address register" range="" rwaccess="R">
		</bitfield>
		<bitfield id="IOMEM_SP_IND" width="1" begin="0" end="0" resetval="0" description="This bit indicates whether the base address maps into the host's memory or I/O space" range="" rwaccess="R">
		</bitfield>
	</register>
	<register id="PCIBARMIR_3" acronym="PCIBARMIR_3" offset="492" width="32" description="PCIIF Base Address Mirror Register">
		<bitfield id="ADDR" width="28" begin="31" end="4" resetval="0" description="These bits can be written by the host in order to allow initialization of the base address at startup" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="PREFETCH" width="1" begin="3" end="3" resetval="27" description="This bit specifies whether or not the memory space controlled by this base address register is prefetchable" range="" rwaccess="R">
		</bitfield>
		<bitfield id="TYPE" width="2" begin="2" end="1" resetval="0" description="These bits indicate the size of the base address register" range="" rwaccess="R">
		</bitfield>
		<bitfield id="IOMEM_SP_IND" width="1" begin="0" end="0" resetval="0" description="This bit indicates whether the base address maps into the host's memory or I/O space" range="" rwaccess="R">
		</bitfield>
	</register>
	<register id="PCIBARMIR_4" acronym="PCIBARMIR_4" offset="496" width="32" description="PCIIF Base Address Mirror Register">
		<bitfield id="ADDR" width="28" begin="31" end="4" resetval="0" description="These bits can be written by the host in order to allow initialization of the base address at startup" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="PREFETCH" width="1" begin="3" end="3" resetval="27" description="This bit specifies whether or not the memory space controlled by this base address register is prefetchable" range="" rwaccess="R">
		</bitfield>
		<bitfield id="TYPE" width="2" begin="2" end="1" resetval="0" description="These bits indicate the size of the base address register" range="" rwaccess="R">
		</bitfield>
		<bitfield id="IOMEM_SP_IND" width="1" begin="0" end="0" resetval="0" description="This bit indicates whether the base address maps into the host's memory or I/O space" range="" rwaccess="R">
		</bitfield>
	</register>
	<register id="PCIBARMIR_5" acronym="PCIBARMIR_5" offset="500" width="32" description="PCIIF Base Address Mirror Register">
		<bitfield id="ADDR" width="28" begin="31" end="4" resetval="0" description="These bits can be written by the host in order to allow initialization of the base address at startup" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="PREFETCH" width="1" begin="3" end="3" resetval="27" description="This bit specifies whether or not the memory space controlled by this base address register is prefetchable" range="" rwaccess="R">
		</bitfield>
		<bitfield id="TYPE" width="2" begin="2" end="1" resetval="0" description="These bits indicate the size of the base address register" range="" rwaccess="R">
		</bitfield>
		<bitfield id="IOMEM_SP_IND" width="1" begin="0" end="0" resetval="0" description="This bit indicates whether the base address maps into the host's memory or I/O space" range="" rwaccess="R">
		</bitfield>
	</register>
	<register id="PCIMCFGDAT" acronym="PCIMCFGDAT" offset="0x300" width="32" description="PCIIF Master Configuration / IO Access Data Register">
		<bitfield id="DATA" width="32" begin="31" end="0" resetval="0" description="Software writes the data into this register bit for a configuration/IO write, or reads the data from this register for a configuration/IO read." range="" rwaccess="RW">
		</bitfield>
	</register>
	<register id="PCIMCFGADR" acronym="PCIMCFGADR" offset="0x304" width="32" description="PCIIF Master Configuration / IO Access Address Register">
		<bitfield id="ADDR" width="32" begin="31" end="0" resetval="0" description="Address for Configuration/IO Transaction. Bits 1:0 are ignored for a Configuration Transaction. Software must ensure that Bits 1:0 of the Address correspond to the Byte_Enables that are written in the Configuration / IO Access Command register for IO transactions to ensure that the access is legal on the PCI bus." range="" rwaccess="RW">
		</bitfield>
	</register>
	<register id="PCIMCFGCMD" acronym="PCIMCFGCMD" offset="0x308" width="32" description="PCIIF Master Configuration / IO Access Command Register">
		<bitfield id="READY" width="1" begin="31" end="31" resetval="1" description="The ready bit should be checked to assure previous transaction is complete" range="" rwaccess="R">
		</bitfield>
		<bitfield id="_RESV" width="23" begin="30" end="8" resetval="0" description="Reserved" range="" rwaccess="R">
		</bitfield>
		<bitfield id="BYTE_EN" width="4" begin="7" end="4" resetval="0" description="Byte Enables" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="_RESV" width="1" begin="3" end="3" resetval="0" description="Reserved" range="" rwaccess="R">
		</bitfield>
		<bitfield id="TYPE" width="1" begin="2" end="2" resetval="0" description="Set Configuration and IO Transaction      0 = Configuration Transaction                  1 = IO Transaction" range="" rwaccess="RW">
			<bitenum id="CONFIG_SPACE" value="0" token="CONFIG_SPACE" description="Enable Configuration space access" />
			<bitenum id="IO_SPACE" value="1" token="IO_SPACE" description="Enable IO space access" />
		</bitfield>
		<bitfield id="_RESV" width="1" begin="1" end="1" resetval="0" description="Reserved" range="" rwaccess="R">
		</bitfield>
		<bitfield id="RD_WR" width="1" begin="0" end="0" resetval="0" description="Set read and write operation                   0 = Write                                               1 = Read" range="" rwaccess="RW">
			<bitenum id="WRITE" value="0" token="WRITE" description="Enable Configration/IO Write" />
			<bitenum id="READ" value="1" token="READ" description="Enable Configration/IO Read" />
		</bitfield>
	</register>
	<register id="PCIMSTCFG" acronym="PCIMSTCFG" offset="0x310" width="32" description="PCIIF Master Configuration Register">
		<bitfield id="_RESV" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R">
		</bitfield>
		<bitfield id="CFG_FLUSH_IF_NOT_ENABLED" width="1" begin="10" end="10" resetval="0" description="Controls whether or not the Master will flush Configuration transactions from the proxyregisters if the Master is not enabled" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="IO_FLUSH_IF_NOT_ENABLED" width="1" begin="9" end="9" resetval="0" description="Controls whether or not the Master will flush I/O transactions from the proxy registers if the Master is not enabled" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="MEM_FLUSH_IF_NOT_ENABLED" width="1" begin="8" end="8" resetval="0" description="Controls whether or not the Master will flush transactions on the pcim interface if the Master is not enabled" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="_RESV" width="5" begin="7" end="3" resetval="0" description="Reserved" range="" rwaccess="R">
		</bitfield>
		<bitfield id="SW_MEM_RD_MULT_EN" width="1" begin="2" end="2" resetval="1" description="Controls whether or not the Master command generation logic is permitted to use the Memory Read Multiple command" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="SW_MEM_RD_LINE_EN" width="1" begin="1" end="1" resetval="1" description="Controls whether or not the Master command generation logic is permitted to use the Memory Read Line command" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="SW_MEM_WRINV_EN" width="1" begin="0" end="0" resetval="1" description="Controls whether or not the Master command generation logic is permitted to use the Memory Write and Invalidate command" range="" rwaccess="RW">
		</bitfield>
	</register>
	<register id="PCIADDSUB_0" acronym="PCIADDSUB_0" offset="788" width="32" description="Address Translation Register">
		<bitfield id="ADD_SUBS" width="9" begin="31" end="23" resetval="0" description="Substitutes the 9 MSBs of VBUS address" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="_RESV" width="23" begin="22" end="0" resetval="0" description="Reserved" range="" rwaccess="R">
		</bitfield>
	</register>
	<register id="PCIADDSUB_1" acronym="PCIADDSUB_1" offset="792" width="32" description="Address Translation Register">
		<bitfield id="ADD_SUBS" width="9" begin="31" end="23" resetval="0" description="Substitutes the 9 MSBs of VBUS address" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="_RESV" width="23" begin="22" end="0" resetval="0" description="Reserved" range="" rwaccess="R">
		</bitfield>
	</register>
	<register id="PCIADDSUB_2" acronym="PCIADDSUB_2" offset="796" width="32" description="Address Translation Register">
		<bitfield id="ADD_SUBS" width="9" begin="31" end="23" resetval="0" description="Substitutes the 9 MSBs of VBUS address" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="_RESV" width="23" begin="22" end="0" resetval="0" description="Reserved" range="" rwaccess="R">
		</bitfield>
	</register>
	<register id="PCIADDSUB_3" acronym="PCIADDSUB_3" offset="800" width="32" description="Address Translation Register">
		<bitfield id="ADD_SUBS" width="9" begin="31" end="23" resetval="0" description="Substitutes the 9 MSBs of VBUS address" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="_RESV" width="23" begin="22" end="0" resetval="0" description="Reserved" range="" rwaccess="R">
		</bitfield>
	</register>
	<register id="PCIADDSUB_4" acronym="PCIADDSUB_4" offset="804" width="32" description="Address Translation Register">
		<bitfield id="ADD_SUBS" width="9" begin="31" end="23" resetval="0" description="Substitutes the 9 MSBs of VBUS address" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="_RESV" width="23" begin="22" end="0" resetval="0" description="Reserved" range="" rwaccess="R">
		</bitfield>
	</register>
	<register id="PCIADDSUB_5" acronym="PCIADDSUB_5" offset="808" width="32" description="Address Translation Register">
		<bitfield id="ADD_SUBS" width="9" begin="31" end="23" resetval="0" description="Substitutes the 9 MSBs of VBUS address" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="_RESV" width="23" begin="22" end="0" resetval="0" description="Reserved" range="" rwaccess="R">
		</bitfield>
	</register>
	<register id="PCIADDSUB_6" acronym="PCIADDSUB_6" offset="812" width="32" description="Address Translation Register">
		<bitfield id="ADD_SUBS" width="9" begin="31" end="23" resetval="0" description="Substitutes the 9 MSBs of VBUS address" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="_RESV" width="23" begin="22" end="0" resetval="0" description="Reserved" range="" rwaccess="R">
		</bitfield>
	</register>
	<register id="PCIADDSUB_7" acronym="PCIADDSUB_7" offset="816" width="32" description="Address Translation Register">
		<bitfield id="ADD_SUBS" width="9" begin="31" end="23" resetval="0" description="Substitutes the 9 MSBs of VBUS address" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="_RESV" width="23" begin="22" end="0" resetval="0" description="Reserved" range="" rwaccess="R">
		</bitfield>
	</register>
	<register id="PCIADDSUB_8" acronym="PCIADDSUB_8" offset="820" width="32" description="Address Translation Register">
		<bitfield id="ADD_SUBS" width="9" begin="31" end="23" resetval="0" description="Substitutes the 9 MSBs of VBUS address" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="_RESV" width="23" begin="22" end="0" resetval="0" description="Reserved" range="" rwaccess="R">
		</bitfield>
	</register>
	<register id="PCIADDSUB_9" acronym="PCIADDSUB_9" offset="824" width="32" description="Address Translation Register">
		<bitfield id="ADD_SUBS" width="9" begin="31" end="23" resetval="0" description="Substitutes the 9 MSBs of VBUS address" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="_RESV" width="23" begin="22" end="0" resetval="0" description="Reserved" range="" rwaccess="R">
		</bitfield>
	</register>
	<register id="PCIADDSUB_10" acronym="PCIADDSUB_10" offset="828" width="32" description="Address Translation Register">
		<bitfield id="ADD_SUBS" width="9" begin="31" end="23" resetval="0" description="Substitutes the 9 MSBs of VBUS address" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="_RESV" width="23" begin="22" end="0" resetval="0" description="Reserved" range="" rwaccess="R">
		</bitfield>
	</register>
	<register id="PCIADDSUB_11" acronym="PCIADDSUB_11" offset="832" width="32" description="Address Translation Register">
		<bitfield id="ADD_SUBS" width="9" begin="31" end="23" resetval="0" description="Substitutes the 9 MSBs of VBUS address" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="_RESV" width="23" begin="22" end="0" resetval="0" description="Reserved" range="" rwaccess="R">
		</bitfield>
	</register>
	<register id="PCIADDSUB_12" acronym="PCIADDSUB_12" offset="836" width="32" description="Address Translation Register">
		<bitfield id="ADD_SUBS" width="9" begin="31" end="23" resetval="0" description="Substitutes the 9 MSBs of VBUS address" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="_RESV" width="23" begin="22" end="0" resetval="0" description="Reserved" range="" rwaccess="R">
		</bitfield>
	</register>
	<register id="PCIADDSUB_13" acronym="PCIADDSUB_13" offset="840" width="32" description="Address Translation Register">
		<bitfield id="ADD_SUBS" width="9" begin="31" end="23" resetval="0" description="Substitutes the 9 MSBs of VBUS address" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="_RESV" width="23" begin="22" end="0" resetval="0" description="Reserved" range="" rwaccess="R">
		</bitfield>
	</register>
	<register id="PCIADDSUB_14" acronym="PCIADDSUB_14" offset="844" width="32" description="Address Translation Register">
		<bitfield id="ADD_SUBS" width="9" begin="31" end="23" resetval="0" description="Substitutes the 9 MSBs of VBUS address" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="_RESV" width="23" begin="22" end="0" resetval="0" description="Reserved" range="" rwaccess="R">
		</bitfield>
	</register>
	<register id="PCIADDSUB_15" acronym="PCIADDSUB_15" offset="848" width="32" description="Address Translation Register">
		<bitfield id="ADD_SUBS" width="9" begin="31" end="23" resetval="0" description="Substitutes the 9 MSBs of VBUS address" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="_RESV" width="23" begin="22" end="0" resetval="0" description="Reserved" range="" rwaccess="R">
		</bitfield>
	</register>
	<register id="PCIADDSUB_16" acronym="PCIADDSUB_16" offset="852" width="32" description="Address Translation Register">
		<bitfield id="ADD_SUBS" width="9" begin="31" end="23" resetval="0" description="Substitutes the 9 MSBs of VBUS address" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="_RESV" width="23" begin="22" end="0" resetval="0" description="Reserved" range="" rwaccess="R">
		</bitfield>
	</register>
	<register id="PCIADDSUB_17" acronym="PCIADDSUB_17" offset="856" width="32" description="Address Translation Register">
		<bitfield id="ADD_SUBS" width="9" begin="31" end="23" resetval="0" description="Substitutes the 9 MSBs of VBUS address" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="_RESV" width="23" begin="22" end="0" resetval="0" description="Reserved" range="" rwaccess="R">
		</bitfield>
	</register>
	<register id="PCIADDSUB_18" acronym="PCIADDSUB_18" offset="860" width="32" description="Address Translation Register">
		<bitfield id="ADD_SUBS" width="9" begin="31" end="23" resetval="0" description="Substitutes the 9 MSBs of VBUS address" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="_RESV" width="23" begin="22" end="0" resetval="0" description="Reserved" range="" rwaccess="R">
		</bitfield>
	</register>
	<register id="PCIADDSUB_19" acronym="PCIADDSUB_19" offset="864" width="32" description="Address Translation Register">
		<bitfield id="ADD_SUBS" width="9" begin="31" end="23" resetval="0" description="Substitutes the 9 MSBs of VBUS address" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="_RESV" width="23" begin="22" end="0" resetval="0" description="Reserved" range="" rwaccess="R">
		</bitfield>
	</register>
	<register id="PCIADDSUB_20" acronym="PCIADDSUB_20" offset="868" width="32" description="Address Translation Register">
		<bitfield id="ADD_SUBS" width="9" begin="31" end="23" resetval="0" description="Substitutes the 9 MSBs of VBUS address" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="_RESV" width="23" begin="22" end="0" resetval="0" description="Reserved" range="" rwaccess="R">
		</bitfield>
	</register>
	<register id="PCIADDSUB_21" acronym="PCIADDSUB_21" offset="872" width="32" description="Address Translation Register">
		<bitfield id="ADD_SUBS" width="9" begin="31" end="23" resetval="0" description="Substitutes the 9 MSBs of VBUS address" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="_RESV" width="23" begin="22" end="0" resetval="0" description="Reserved" range="" rwaccess="R">
		</bitfield>
	</register>
	<register id="PCIADDSUB_22" acronym="PCIADDSUB_22" offset="876" width="32" description="Address Translation Register">
		<bitfield id="ADD_SUBS" width="9" begin="31" end="23" resetval="0" description="Substitutes the 9 MSBs of VBUS address" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="_RESV" width="23" begin="22" end="0" resetval="0" description="Reserved" range="" rwaccess="R">
		</bitfield>
	</register>
	<register id="PCIADDSUB_23" acronym="PCIADDSUB_23" offset="880" width="32" description="Address Translation Register">
		<bitfield id="ADD_SUBS" width="9" begin="31" end="23" resetval="0" description="Substitutes the 9 MSBs of VBUS address" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="_RESV" width="23" begin="22" end="0" resetval="0" description="Reserved" range="" rwaccess="R">
		</bitfield>
	</register>
	<register id="PCIADDSUB_24" acronym="PCIADDSUB_24" offset="884" width="32" description="Address Translation Register">
		<bitfield id="ADD_SUBS" width="9" begin="31" end="23" resetval="0" description="Substitutes the 9 MSBs of VBUS address" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="_RESV" width="23" begin="22" end="0" resetval="0" description="Reserved" range="" rwaccess="R">
		</bitfield>
	</register>
	<register id="PCIADDSUB_25" acronym="PCIADDSUB_25" offset="888" width="32" description="Address Translation Register">
		<bitfield id="ADD_SUBS" width="9" begin="31" end="23" resetval="0" description="Substitutes the 9 MSBs of VBUS address" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="_RESV" width="23" begin="22" end="0" resetval="0" description="Reserved" range="" rwaccess="R">
		</bitfield>
	</register>
	<register id="PCIADDSUB_26" acronym="PCIADDSUB_26" offset="892" width="32" description="Address Translation Register">
		<bitfield id="ADD_SUBS" width="9" begin="31" end="23" resetval="0" description="Substitutes the 9 MSBs of VBUS address" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="_RESV" width="23" begin="22" end="0" resetval="0" description="Reserved" range="" rwaccess="R">
		</bitfield>
	</register>
	<register id="PCIADDSUB_27" acronym="PCIADDSUB_27" offset="896" width="32" description="Address Translation Register">
		<bitfield id="ADD_SUBS" width="9" begin="31" end="23" resetval="0" description="Substitutes the 9 MSBs of VBUS address" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="_RESV" width="23" begin="22" end="0" resetval="0" description="Reserved" range="" rwaccess="R">
		</bitfield>
	</register>
	<register id="PCIADDSUB_28" acronym="PCIADDSUB_28" offset="900" width="32" description="Address Translation Register">
		<bitfield id="ADD_SUBS" width="9" begin="31" end="23" resetval="0" description="Substitutes the 9 MSBs of VBUS address" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="_RESV" width="23" begin="22" end="0" resetval="0" description="Reserved" range="" rwaccess="R">
		</bitfield>
	</register>
	<register id="PCIADDSUB_29" acronym="PCIADDSUB_29" offset="904" width="32" description="Address Translation Register">
		<bitfield id="ADD_SUBS" width="9" begin="31" end="23" resetval="0" description="Substitutes the 9 MSBs of VBUS address" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="_RESV" width="23" begin="22" end="0" resetval="0" description="Reserved" range="" rwaccess="R">
		</bitfield>
	</register>
	<register id="PCIADDSUB_30" acronym="PCIADDSUB_30" offset="908" width="32" description="Address Translation Register">
		<bitfield id="ADD_SUBS" width="9" begin="31" end="23" resetval="0" description="Substitutes the 9 MSBs of VBUS address" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="_RESV" width="23" begin="22" end="0" resetval="0" description="Reserved" range="" rwaccess="R">
		</bitfield>
	</register>
	<register id="PCIADDSUB_31" acronym="PCIADDSUB_31" offset="912" width="32" description="Address Translation Register">
		<bitfield id="ADD_SUBS" width="9" begin="31" end="23" resetval="0" description="Substitutes the 9 MSBs of VBUS address" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="_RESV" width="23" begin="22" end="0" resetval="0" description="Reserved" range="" rwaccess="R">
		</bitfield>
	</register>
	<register id="PCIVENDEVPRG" acronym="PCIVENDEVPRG" offset="0x394" width="32" description="Provides default values for the vendor and device id">
		<bitfield id="VALUE" width="32" begin="31" end="0" resetval="2952794188" description="Default value of vendor_id, device_id" range="" rwaccess="RW">
		</bitfield>
	</register>
	<register id="PCICMDSTATPRG" acronym="PCICMDSTATPRG" offset="0x398" width="32" description="Provides default values for the command status mirror register">
		<bitfield id="_RESV" width="30" begin="31" end="2" resetval="0" description="Reserved" range="" rwaccess="R">
		</bitfield>
		<bitfield id="_66MHZ_CAP" width="1" begin="1" end="1" resetval="233767149" description="Default value for 66MHz capable field of command status register of PCIIF" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="CAP_LIST" width="1" begin="0" end="0" resetval="0" description="Default value for capabilities list implemented field of command status register of PCIIF" range="" rwaccess="RW">
		</bitfield>
	</register>
	<register id="PCICLREVPRG" acronym="PCICLREVPRG" offset="0x39C" width="32" description="Provides default values to Class code/Revision ID mirror register ">
		<bitfield id="VALUE" width="32" begin="31" end="0" resetval="1" description="Default value for class code and revision id" range="" rwaccess="RW">
		</bitfield>
	</register>
	<register id="PCISUBIDPRG" acronym="PCISUBIDPRG" offset="0x3A0" width="32" description="Provides default values to subsystem vendor id and subsystem id">
		<bitfield id="VALUE" width="32" begin="31" end="0" resetval="0" description="Default value for subsystem vendor id and subsystem id" range="" rwaccess="RW">
		</bitfield>
	</register>
	<register id="PCIMAXLGPRG" acronym="PCIMAXLGPRG" offset="0x3A4" width="32" description="Provides default values for max latency and min grant">
		<bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="R">
		</bitfield>
		<bitfield id="VALUE" width="16" begin="15" end="0" resetval="0" description="Default values for max latency and min grant" range="" rwaccess="RW">
		</bitfield>
	</register>
	<register id="PCILRSTREG" acronym="PCILRSTREG" offset="0x3A8" width="32" description="Supplies lreset to GEM">
		<bitfield id="_RESV" width="31" begin="31" end="1" resetval="0" description="Reserved" range="" rwaccess="R">
		</bitfield>
		<bitfield id="LRESET" width="1" begin="0" end="0" resetval="233767149" description="Provides lreset to GEM via boot_controller" range="" rwaccess="RW">
		</bitfield>
	</register>
	<register id="PCICFGDONE" acronym="PCICFGDONE" offset="0x3AC" width="32" description="Supplies config done to pciif core">
		<bitfield id="_RESV" width="31" begin="31" end="1" resetval="0" description="Reserved" range="" rwaccess="R">
		</bitfield>
		<bitfield id="CONFIG_DONE" width="1" begin="0" end="0" resetval="233767149" description="Provides config done to pciif_core. Reset by hard reset from pll and reset controller" range="" rwaccess="RW">
		</bitfield>
	</register>
	<register id="PCIBAR0MPRG" acronym="PCIBAR0MPRG" offset="0x3B0" width="32" description="Default value for PCI base address mask register0 ">
		<bitfield id="_RESV" width="4" begin="31" end="28" resetval="0" description="Reserved" range="" rwaccess="R">
		</bitfield>
		<bitfield id="MASK" width="28" begin="27" end="0" resetval="268173312" description="Provides default value for Base address mask register0" range="" rwaccess="RW">
		</bitfield>
	</register>
	<register id="PCIBAR1MPRG" acronym="PCIBAR1MPRG" offset="0x3B4" width="32" description="Default value for PCI base address mask register1">
		<bitfield id="_RESV" width="4" begin="31" end="28" resetval="0" description="Reserved" range="" rwaccess="R">
		</bitfield>
		<bitfield id="MASK" width="28" begin="27" end="0" resetval="267911168" description="Provides default value for Base address mask register1" range="" rwaccess="RW">
		</bitfield>
	</register>
	<register id="PCIBAR2MPRG" acronym="PCIBAR2MPRG" offset="0x3B8" width="32" description="Default value for PCI base address mask register2">
		<bitfield id="_RESV" width="4" begin="31" end="28" resetval="0" description="Reserved" range="" rwaccess="R">
		</bitfield>
		<bitfield id="MASK" width="28" begin="27" end="0" resetval="268435455" description="Provides default value for Base address mask register2" range="" rwaccess="RW">
		</bitfield>
	</register>
	<register id="PCIBAR3MPRG" acronym="PCIBAR3MPRG" offset="0x3BC" width="32" description="Default value for PCI base address mask register3">
		<bitfield id="_RESV" width="4" begin="31" end="28" resetval="0" description="Reserved" range="" rwaccess="R">
		</bitfield>
		<bitfield id="MASK" width="28" begin="27" end="0" resetval="0" description="Provides default value for Base address mask register3" range="" rwaccess="RW">
		</bitfield>
	</register>
	<register id="PCIBAR4MPRG" acronym="PCIBAR4MPRG" offset="0x3C0" width="32" description="Default value for PCI base address mask register4">
		<bitfield id="_RESV" width="4" begin="31" end="28" resetval="0" description="Reserved" range="" rwaccess="R">
		</bitfield>
		<bitfield id="MASK" width="28" begin="27" end="0" resetval="0" description="Provides default value for Base address mask register4" range="" rwaccess="RW">
		</bitfield>
	</register>
	<register id="PCIBAR5MPRG" acronym="PCIBAR5MPRG" offset="0x3C4" width="32" description="Default value for PCI base address mask register5">
		<bitfield id="_RESV" width="4" begin="31" end="28" resetval="0" description="Reserved" range="" rwaccess="R">
		</bitfield>
		<bitfield id="MASK" width="28" begin="27" end="0" resetval="0" description="Provides default value for Base address mask register5" range="" rwaccess="RW">
		</bitfield>
	</register>
	<register id="PCIBAR0PRG" acronym="PCIBAR0PRG" offset="0x3C8" width="32" description="Default value for PCI base address register0 ">
		<bitfield id="_RESV" width="31" begin="31" end="1" resetval="0" description="Reserved" range="" rwaccess="R">
		</bitfield>
		<bitfield id="VAL" width="1" begin="0" end="0" resetval="1" description="Provides default value for prefetchable bit of Base address register0" range="" rwaccess="RW">
		</bitfield>
	</register>
	<register id="PCIBAR1PRG" acronym="PCIBAR1PRG" offset="0x3CC" width="32" description="Default value for PCI base address register1">
		<bitfield id="_RESV" width="31" begin="31" end="1" resetval="0" description="Reserved" range="" rwaccess="R">
		</bitfield>
		<bitfield id="VAL" width="1" begin="0" end="0" resetval="0" description="Provides default value for prefetchable bit of Base address register1" range="" rwaccess="RW">
		</bitfield>
	</register>
	<register id="PCIBAR2PRG" acronym="PCIBAR2PRG" offset="0x3D0" width="32" description="Default value for PCI base address register2">
		<bitfield id="_RESV" width="31" begin="31" end="1" resetval="0" description="Reserved" range="" rwaccess="R">
		</bitfield>
		<bitfield id="VAL" width="1" begin="0" end="0" resetval="0" description="Provides default value for prefetchable bit of Base address register2" range="" rwaccess="RW">
		</bitfield>
	</register>
	<register id="PCIBAR3PRG" acronym="PCIBAR3PRG" offset="0x3D4" width="32" description="Default value for PCI base address register3">
		<bitfield id="_RESV" width="31" begin="31" end="1" resetval="0" description="Reserved" range="" rwaccess="R">
		</bitfield>
		<bitfield id="VAL" width="1" begin="0" end="0" resetval="0" description="Provides default value for prefetchable bit of Base address register3" range="" rwaccess="RW">
		</bitfield>
	</register>
	<register id="PCIBAR4PRG" acronym="PCIBAR4PRG" offset="0x3D8" width="32" description="Default value for PCI base address register4">
		<bitfield id="_RESV" width="31" begin="31" end="1" resetval="0" description="Reserved" range="" rwaccess="R">
		</bitfield>
		<bitfield id="VAL" width="1" begin="0" end="0" resetval="0" description="Provides default value for prefetchable bit of Base address register4" range="" rwaccess="RW">
		</bitfield>
	</register>
	<register id="PCIBAR5PRG" acronym="PCIBAR5PRG" offset="0x3DC" width="32" description="Default value for PCI base address register5">
		<bitfield id="_RESV" width="31" begin="31" end="1" resetval="0" description="Reserved" range="" rwaccess="R">
		</bitfield>
		<bitfield id="VAL" width="1" begin="0" end="0" resetval="0" description="Provides default value for prefetchable bit of Base address register5" range="" rwaccess="RW">
		</bitfield>
	</register>
	<register id="PCIBAR0TRLPRG" acronym="PCIBAR0TRLPRG" offset="0x3E0" width="32" description="Default value for Base address translation register0">
		<bitfield id="_RESV" width="4" begin="31" end="28" resetval="0" description="Reserved" range="" rwaccess="R">
		</bitfield>
		<bitfield id="TRANS_ADDR" width="28" begin="27" end="0" resetval="524288" description="Provides default value for Base address translation register0" range="" rwaccess="RW">
		</bitfield>
	</register>
	<register id="PCIBAR1TRLPRG" acronym="PCIBAR1TRLPRG" offset="0x3E4" width="32" description="Default value for Base address translation register1">
		<bitfield id="_RESV" width="4" begin="31" end="28" resetval="0" description="Reserved" range="" rwaccess="R">
		</bitfield>
		<bitfield id="TRANS_ADDR" width="28" begin="27" end="0" resetval="1572864" description="Provides default value for Base address translation register1" range="" rwaccess="RW">
		</bitfield>
	</register>
	<register id="PCIBAR2TRLPRG" acronym="PCIBAR2TRLPRG" offset="0x3E8" width="32" description="Default value for Base address translation register2">
		<bitfield id="_RESV" width="4" begin="31" end="28" resetval="0" description="Reserved" range="" rwaccess="R">
		</bitfield>
		<bitfield id="TRANS_ADDR" width="28" begin="27" end="0" resetval="2621440" description="Provides default value for Base address translation register2" range="" rwaccess="RW">
		</bitfield>
	</register>
	<register id="PCIBAR3TRLPRG" acronym="PCIBAR3TRLPRG" offset="0x3EC" width="32" description="Default value for Base address translation register3">
		<bitfield id="_RESV" width="4" begin="31" end="28" resetval="0" description="Reserved" range="" rwaccess="R">
		</bitfield>
		<bitfield id="TRANS_ADDR" width="28" begin="27" end="0" resetval="134217728" description="Provides default value for Base address translation register3" range="" rwaccess="RW">
		</bitfield>
	</register>
	<register id="PCIBAR4TRLPRG" acronym="PCIBAR4TRLPRG" offset="0x3F0" width="32" description="Default value for Base address translation register4">
		<bitfield id="_RESV" width="4" begin="31" end="28" resetval="0" description="Reserved" range="" rwaccess="R">
		</bitfield>
		<bitfield id="TRANS_ADDR" width="28" begin="27" end="0" resetval="167772160" description="Provides default value for Base address translation register4" range="" rwaccess="RW">
		</bitfield>
	</register>
	<register id="PCIBAR5TRLPRG" acronym="PCIBAR5TRLPRG" offset="0x3F4" width="32" description="Default value for Base address translation register5">
		<bitfield id="_RESV" width="4" begin="31" end="28" resetval="0" description="Reserved" range="" rwaccess="R">
		</bitfield>
		<bitfield id="TRANS_ADDR" width="28" begin="27" end="0" resetval="234881024" description="Provides default value for Base address translation register5" range="" rwaccess="RW">
		</bitfield>
	</register>
	<register id="PCIBASENPRG" acronym="PCIBASENPRG" offset="0x3F8" width="32" description="Default value for enables for the base address">
		<bitfield id="_RESV" width="26" begin="31" end="6" resetval="0" description="Reserved" range="" rwaccess="R">
		</bitfield>
		<bitfield id="BASE_EN" width="6" begin="5" end="0" resetval="63" description="Provides default value for base address enable for base address0 (bit 0), base address1 (bit1), base address2 (bit2), base address3 (bit3), base address4 (bit4),base address5 (bit5)" range="" rwaccess="RW">
		</bitfield>
	</register>
</module>
