{
  "module_name": "ccu-sun8i-a83t.c",
  "hash_id": "6cc403f9ed195fb75b5698207c957e5fdbac5136e2d38c5835379f911a40e830",
  "original_prompt": "Ingested from linux-6.6.14/drivers/clk/sunxi-ng/ccu-sun8i-a83t.c",
  "human_readable_source": "\n \n\n#include <linux/clk-provider.h>\n#include <linux/io.h>\n#include <linux/module.h>\n#include <linux/platform_device.h>\n\n#include \"ccu_common.h\"\n#include \"ccu_reset.h\"\n\n#include \"ccu_div.h\"\n#include \"ccu_gate.h\"\n#include \"ccu_mp.h\"\n#include \"ccu_mux.h\"\n#include \"ccu_nkmp.h\"\n#include \"ccu_nm.h\"\n#include \"ccu_phase.h\"\n\n#include \"ccu-sun8i-a83t.h\"\n\n#define CCU_SUN8I_A83T_LOCK_REG\t0x20c\n\n \n#define SUN8I_A83T_PLL_C0CPUX_REG\t0x000\n#define SUN8I_A83T_PLL_C1CPUX_REG\t0x004\n\nstatic struct ccu_mult pll_c0cpux_clk = {\n\t.enable\t\t= BIT(31),\n\t.lock\t\t= BIT(0),\n\t.mult\t\t= _SUNXI_CCU_MULT_OFFSET_MIN_MAX(8, 8, 0, 12, 0),\n\t.common\t\t= {\n\t\t.reg\t\t= SUN8I_A83T_PLL_C0CPUX_REG,\n\t\t.lock_reg\t= CCU_SUN8I_A83T_LOCK_REG,\n\t\t.features\t= CCU_FEATURE_LOCK_REG,\n\t\t.hw.init\t= CLK_HW_INIT(\"pll-c0cpux\", \"osc24M\",\n\t\t\t\t\t      &ccu_mult_ops,\n\t\t\t\t\t      CLK_SET_RATE_UNGATE),\n\t},\n};\n\nstatic struct ccu_mult pll_c1cpux_clk = {\n\t.enable\t\t= BIT(31),\n\t.lock\t\t= BIT(1),\n\t.mult\t\t= _SUNXI_CCU_MULT_OFFSET_MIN_MAX(8, 8, 0, 12, 0),\n\t.common\t\t= {\n\t\t.reg\t\t= SUN8I_A83T_PLL_C1CPUX_REG,\n\t\t.lock_reg\t= CCU_SUN8I_A83T_LOCK_REG,\n\t\t.features\t= CCU_FEATURE_LOCK_REG,\n\t\t.hw.init\t= CLK_HW_INIT(\"pll-c1cpux\", \"osc24M\",\n\t\t\t\t\t      &ccu_mult_ops,\n\t\t\t\t\t      CLK_SET_RATE_UNGATE),\n\t},\n};\n\n \n#define SUN8I_A83T_PLL_AUDIO_REG\t0x008\n\n \nstatic struct ccu_sdm_setting pll_audio_sdm_table[] = {\n\t{ .rate = 45158400, .pattern = 0xc00121ff, .m = 29, .n = 54 },\n\t{ .rate = 49152000, .pattern = 0xc000e147, .m = 30, .n = 61 },\n};\n\nstatic struct ccu_nm pll_audio_clk = {\n\t.enable\t\t= BIT(31),\n\t.lock\t\t= BIT(2),\n\t.n\t\t= _SUNXI_CCU_MULT_OFFSET_MIN_MAX(8, 8, 0, 12, 0),\n\t.m\t\t= _SUNXI_CCU_DIV(0, 6),\n\t.fixed_post_div\t= 2,\n\t.sdm\t\t= _SUNXI_CCU_SDM(pll_audio_sdm_table, BIT(24),\n\t\t\t\t\t 0x284, BIT(31)),\n\t.common\t\t= {\n\t\t.reg\t\t= SUN8I_A83T_PLL_AUDIO_REG,\n\t\t.lock_reg\t= CCU_SUN8I_A83T_LOCK_REG,\n\t\t.features\t= CCU_FEATURE_LOCK_REG |\n\t\t\t\t  CCU_FEATURE_FIXED_POSTDIV |\n\t\t\t\t  CCU_FEATURE_SIGMA_DELTA_MOD,\n\t\t.hw.init\t= CLK_HW_INIT(\"pll-audio\", \"osc24M\",\n\t\t\t\t\t      &ccu_nm_ops, CLK_SET_RATE_UNGATE),\n\t},\n};\n\n \nstatic struct ccu_nkmp pll_video0_clk = {\n\t.enable\t\t= BIT(31),\n\t.lock\t\t= BIT(3),\n\t.n\t\t= _SUNXI_CCU_MULT_OFFSET_MIN_MAX(8, 8, 0, 12, 0),\n\t.m\t\t= _SUNXI_CCU_DIV(16, 1),  \n\t.p\t\t= _SUNXI_CCU_DIV(0, 2),  \n\t.max_rate\t= 3000000000UL,\n\t.common\t\t= {\n\t\t.reg\t\t= 0x010,\n\t\t.lock_reg\t= CCU_SUN8I_A83T_LOCK_REG,\n\t\t.features\t= CCU_FEATURE_LOCK_REG,\n\t\t.hw.init\t= CLK_HW_INIT(\"pll-video0\", \"osc24M\",\n\t\t\t\t\t      &ccu_nkmp_ops,\n\t\t\t\t\t      CLK_SET_RATE_UNGATE),\n\t},\n};\n\nstatic struct ccu_nkmp pll_ve_clk = {\n\t.enable\t\t= BIT(31),\n\t.lock\t\t= BIT(4),\n\t.n\t\t= _SUNXI_CCU_MULT_OFFSET_MIN_MAX(8, 8, 0, 12, 0),\n\t.m\t\t= _SUNXI_CCU_DIV(16, 1),  \n\t.p\t\t= _SUNXI_CCU_DIV(18, 1),  \n\t.common\t\t= {\n\t\t.reg\t\t= 0x018,\n\t\t.lock_reg\t= CCU_SUN8I_A83T_LOCK_REG,\n\t\t.features\t= CCU_FEATURE_LOCK_REG,\n\t\t.hw.init\t= CLK_HW_INIT(\"pll-ve\", \"osc24M\",\n\t\t\t\t\t      &ccu_nkmp_ops,\n\t\t\t\t\t      CLK_SET_RATE_UNGATE),\n\t},\n};\n\nstatic struct ccu_nkmp pll_ddr_clk = {\n\t.enable\t\t= BIT(31),\n\t.lock\t\t= BIT(5),\n\t.n\t\t= _SUNXI_CCU_MULT_MIN(8, 8, 12),\n\t.m\t\t= _SUNXI_CCU_DIV(16, 1),  \n\t.p\t\t= _SUNXI_CCU_DIV(18, 1),  \n\t.common\t\t= {\n\t\t.reg\t\t= 0x020,\n\t\t.lock_reg\t= CCU_SUN8I_A83T_LOCK_REG,\n\t\t.features\t= CCU_FEATURE_LOCK_REG,\n\t\t.hw.init\t= CLK_HW_INIT(\"pll-ddr\", \"osc24M\",\n\t\t\t\t\t      &ccu_nkmp_ops,\n\t\t\t\t\t      CLK_SET_RATE_UNGATE),\n\t},\n};\n\nstatic struct ccu_nkmp pll_periph_clk = {\n\t.enable\t\t= BIT(31),\n\t.lock\t\t= BIT(6),\n\t.n\t\t= _SUNXI_CCU_MULT_OFFSET_MIN_MAX(8, 8, 0, 12, 0),\n\t.m\t\t= _SUNXI_CCU_DIV(16, 1),  \n\t.p\t\t= _SUNXI_CCU_DIV(18, 1),  \n\t.common\t\t= {\n\t\t.reg\t\t= 0x028,\n\t\t.lock_reg\t= CCU_SUN8I_A83T_LOCK_REG,\n\t\t.features\t= CCU_FEATURE_LOCK_REG,\n\t\t.hw.init\t= CLK_HW_INIT(\"pll-periph\", \"osc24M\",\n\t\t\t\t\t      &ccu_nkmp_ops,\n\t\t\t\t\t      CLK_SET_RATE_UNGATE),\n\t},\n};\n\nstatic struct ccu_nkmp pll_gpu_clk = {\n\t.enable\t\t= BIT(31),\n\t.lock\t\t= BIT(7),\n\t.n\t\t= _SUNXI_CCU_MULT_OFFSET_MIN_MAX(8, 8, 0, 12, 0),\n\t.m\t\t= _SUNXI_CCU_DIV(16, 1),  \n\t.p\t\t= _SUNXI_CCU_DIV(18, 1),  \n\t.common\t\t= {\n\t\t.reg\t\t= 0x038,\n\t\t.lock_reg\t= CCU_SUN8I_A83T_LOCK_REG,\n\t\t.features\t= CCU_FEATURE_LOCK_REG,\n\t\t.hw.init\t= CLK_HW_INIT(\"pll-gpu\", \"osc24M\",\n\t\t\t\t\t      &ccu_nkmp_ops,\n\t\t\t\t\t      CLK_SET_RATE_UNGATE),\n\t},\n};\n\nstatic struct ccu_nkmp pll_hsic_clk = {\n\t.enable\t\t= BIT(31),\n\t.lock\t\t= BIT(8),\n\t.n\t\t= _SUNXI_CCU_MULT_OFFSET_MIN_MAX(8, 8, 0, 12, 0),\n\t.m\t\t= _SUNXI_CCU_DIV(16, 1),  \n\t.p\t\t= _SUNXI_CCU_DIV(18, 1),  \n\t.common\t\t= {\n\t\t.reg\t\t= 0x044,\n\t\t.lock_reg\t= CCU_SUN8I_A83T_LOCK_REG,\n\t\t.features\t= CCU_FEATURE_LOCK_REG,\n\t\t.hw.init\t= CLK_HW_INIT(\"pll-hsic\", \"osc24M\",\n\t\t\t\t\t      &ccu_nkmp_ops,\n\t\t\t\t\t      CLK_SET_RATE_UNGATE),\n\t},\n};\n\nstatic struct ccu_nkmp pll_de_clk = {\n\t.enable\t\t= BIT(31),\n\t.lock\t\t= BIT(9),\n\t.n\t\t= _SUNXI_CCU_MULT_OFFSET_MIN_MAX(8, 8, 0, 12, 0),\n\t.m\t\t= _SUNXI_CCU_DIV(16, 1),  \n\t.p\t\t= _SUNXI_CCU_DIV(18, 1),  \n\t.common\t\t= {\n\t\t.reg\t\t= 0x048,\n\t\t.lock_reg\t= CCU_SUN8I_A83T_LOCK_REG,\n\t\t.features\t= CCU_FEATURE_LOCK_REG,\n\t\t.hw.init\t= CLK_HW_INIT(\"pll-de\", \"osc24M\",\n\t\t\t\t\t      &ccu_nkmp_ops,\n\t\t\t\t\t      CLK_SET_RATE_UNGATE),\n\t},\n};\n\nstatic struct ccu_nkmp pll_video1_clk = {\n\t.enable\t\t= BIT(31),\n\t.lock\t\t= BIT(10),\n\t.n\t\t= _SUNXI_CCU_MULT_OFFSET_MIN_MAX(8, 8, 0, 12, 0),\n\t.m\t\t= _SUNXI_CCU_DIV(16, 1),  \n\t.p\t\t= _SUNXI_CCU_DIV(0, 2),  \n\t.max_rate\t= 3000000000UL,\n\t.common\t\t= {\n\t\t.reg\t\t= 0x04c,\n\t\t.lock_reg\t= CCU_SUN8I_A83T_LOCK_REG,\n\t\t.features\t= CCU_FEATURE_LOCK_REG,\n\t\t.hw.init\t= CLK_HW_INIT(\"pll-video1\", \"osc24M\",\n\t\t\t\t\t      &ccu_nkmp_ops,\n\t\t\t\t\t      CLK_SET_RATE_UNGATE),\n\t},\n};\n\nstatic const char * const c0cpux_parents[] = { \"osc24M\", \"pll-c0cpux\" };\nstatic SUNXI_CCU_MUX(c0cpux_clk, \"c0cpux\", c0cpux_parents,\n\t\t     0x50, 12, 1, CLK_SET_RATE_PARENT | CLK_IS_CRITICAL);\n\nstatic const char * const c1cpux_parents[] = { \"osc24M\", \"pll-c1cpux\" };\nstatic SUNXI_CCU_MUX(c1cpux_clk, \"c1cpux\", c1cpux_parents,\n\t\t     0x50, 28, 1, CLK_SET_RATE_PARENT | CLK_IS_CRITICAL);\n\nstatic SUNXI_CCU_M(axi0_clk, \"axi0\", \"c0cpux\", 0x050, 0, 2, 0);\nstatic SUNXI_CCU_M(axi1_clk, \"axi1\", \"c1cpux\", 0x050, 16, 2, 0);\n\nstatic const char * const ahb1_parents[] = { \"osc16M-d512\", \"osc24M\",\n\t\t\t\t\t     \"pll-periph\",\n\t\t\t\t\t     \"pll-periph\" };\nstatic const struct ccu_mux_var_prediv ahb1_predivs[] = {\n\t{ .index = 2, .shift = 6, .width = 2 },\n\t{ .index = 3, .shift = 6, .width = 2 },\n};\nstatic struct ccu_div ahb1_clk = {\n\t.div\t\t= _SUNXI_CCU_DIV_FLAGS(4, 2, CLK_DIVIDER_POWER_OF_TWO),\n\t.mux\t\t= {\n\t\t.shift\t= 12,\n\t\t.width\t= 2,\n\n\t\t.var_predivs\t= ahb1_predivs,\n\t\t.n_var_predivs\t= ARRAY_SIZE(ahb1_predivs),\n\t},\n\t.common\t\t= {\n\t\t.reg\t\t= 0x054,\n\t\t.hw.init\t= CLK_HW_INIT_PARENTS(\"ahb1\",\n\t\t\t\t\t\t      ahb1_parents,\n\t\t\t\t\t\t      &ccu_div_ops,\n\t\t\t\t\t\t      0),\n\t},\n};\n\nstatic SUNXI_CCU_M(apb1_clk, \"apb1\", \"ahb1\", 0x054, 8, 2, 0);\n\nstatic const char * const apb2_parents[] = { \"osc16M-d512\", \"osc24M\",\n\t\t\t\t\t     \"pll-periph\", \"pll-periph\" };\n\nstatic SUNXI_CCU_MP_WITH_MUX(apb2_clk, \"apb2\", apb2_parents, 0x058,\n\t\t\t     0, 5,\t \n\t\t\t     16, 2,\t \n\t\t\t     24, 2,\t \n\t\t\t     0);\n\nstatic const char * const ahb2_parents[] = { \"ahb1\", \"pll-periph\" };\nstatic const struct ccu_mux_fixed_prediv ahb2_prediv = {\n\t.index = 1, .div = 2\n};\nstatic struct ccu_mux ahb2_clk = {\n\t.mux\t\t= {\n\t\t.shift\t\t= 0,\n\t\t.width\t\t= 2,\n\t\t.fixed_predivs\t= &ahb2_prediv,\n\t\t.n_predivs\t= 1,\n\t},\n\t.common\t\t= {\n\t\t.reg\t\t= 0x05c,\n\t\t.hw.init\t= CLK_HW_INIT_PARENTS(\"ahb2\",\n\t\t\t\t\t\t      ahb2_parents,\n\t\t\t\t\t\t      &ccu_mux_ops,\n\t\t\t\t\t\t      0),\n\t},\n};\n\nstatic SUNXI_CCU_GATE(bus_mipi_dsi_clk,\t\"bus-mipi-dsi\",\t\"ahb1\",\n\t\t      0x060, BIT(1), 0);\nstatic SUNXI_CCU_GATE(bus_ss_clk,\t\"bus-ss\",\t\"ahb1\",\n\t\t      0x060, BIT(5), 0);\nstatic SUNXI_CCU_GATE(bus_dma_clk,\t\"bus-dma\",\t\"ahb1\",\n\t\t      0x060, BIT(6), 0);\nstatic SUNXI_CCU_GATE(bus_mmc0_clk,\t\"bus-mmc0\",\t\"ahb1\",\n\t\t      0x060, BIT(8), 0);\nstatic SUNXI_CCU_GATE(bus_mmc1_clk,\t\"bus-mmc1\",\t\"ahb1\",\n\t\t      0x060, BIT(9), 0);\nstatic SUNXI_CCU_GATE(bus_mmc2_clk,\t\"bus-mmc2\",\t\"ahb1\",\n\t\t      0x060, BIT(10), 0);\nstatic SUNXI_CCU_GATE(bus_nand_clk,\t\"bus-nand\",\t\"ahb1\",\n\t\t      0x060, BIT(13), 0);\nstatic SUNXI_CCU_GATE(bus_dram_clk,\t\"bus-dram\",\t\"ahb1\",\n\t\t      0x060, BIT(14), 0);\nstatic SUNXI_CCU_GATE(bus_emac_clk,\t\"bus-emac\",\t\"ahb2\",\n\t\t      0x060, BIT(17), 0);\nstatic SUNXI_CCU_GATE(bus_hstimer_clk,\t\"bus-hstimer\",\t\"ahb1\",\n\t\t      0x060, BIT(19), 0);\nstatic SUNXI_CCU_GATE(bus_spi0_clk,\t\"bus-spi0\",\t\"ahb1\",\n\t\t      0x060, BIT(20), 0);\nstatic SUNXI_CCU_GATE(bus_spi1_clk,\t\"bus-spi1\",\t\"ahb1\",\n\t\t      0x060, BIT(21), 0);\nstatic SUNXI_CCU_GATE(bus_otg_clk,\t\"bus-otg\",\t\"ahb1\",\n\t\t      0x060, BIT(24), 0);\nstatic SUNXI_CCU_GATE(bus_ehci0_clk,\t\"bus-ehci0\",\t\"ahb2\",\n\t\t      0x060, BIT(26), 0);\nstatic SUNXI_CCU_GATE(bus_ehci1_clk,\t\"bus-ehci1\",\t\"ahb2\",\n\t\t      0x060, BIT(27), 0);\nstatic SUNXI_CCU_GATE(bus_ohci0_clk,\t\"bus-ohci0\",\t\"ahb2\",\n\t\t      0x060, BIT(29), 0);\n\nstatic SUNXI_CCU_GATE(bus_ve_clk,\t\"bus-ve\",\t\"ahb1\",\n\t\t      0x064, BIT(0), 0);\nstatic SUNXI_CCU_GATE(bus_tcon0_clk,\t\"bus-tcon0\",\t\"ahb1\",\n\t\t      0x064, BIT(4), 0);\nstatic SUNXI_CCU_GATE(bus_tcon1_clk,\t\"bus-tcon1\",\t\"ahb1\",\n\t\t      0x064, BIT(5), 0);\nstatic SUNXI_CCU_GATE(bus_csi_clk,\t\"bus-csi\",\t\"ahb1\",\n\t\t      0x064, BIT(8), 0);\nstatic SUNXI_CCU_GATE(bus_hdmi_clk,\t\"bus-hdmi\",\t\"ahb1\",\n\t\t      0x064, BIT(11), 0);\nstatic SUNXI_CCU_GATE(bus_de_clk,\t\"bus-de\",\t\"ahb1\",\n\t\t      0x064, BIT(12), 0);\nstatic SUNXI_CCU_GATE(bus_gpu_clk,\t\"bus-gpu\",\t\"ahb1\",\n\t\t      0x064, BIT(20), 0);\nstatic SUNXI_CCU_GATE(bus_msgbox_clk,\t\"bus-msgbox\",\t\"ahb1\",\n\t\t      0x064, BIT(21), 0);\nstatic SUNXI_CCU_GATE(bus_spinlock_clk,\t\"bus-spinlock\",\t\"ahb1\",\n\t\t      0x064, BIT(22), 0);\n\nstatic SUNXI_CCU_GATE(bus_spdif_clk,\t\"bus-spdif\",\t\"apb1\",\n\t\t      0x068, BIT(1), 0);\nstatic SUNXI_CCU_GATE(bus_pio_clk,\t\"bus-pio\",\t\"apb1\",\n\t\t      0x068, BIT(5), 0);\nstatic SUNXI_CCU_GATE(bus_i2s0_clk,\t\"bus-i2s0\",\t\"apb1\",\n\t\t      0x068, BIT(12), 0);\nstatic SUNXI_CCU_GATE(bus_i2s1_clk,\t\"bus-i2s1\",\t\"apb1\",\n\t\t      0x068, BIT(13), 0);\nstatic SUNXI_CCU_GATE(bus_i2s2_clk,\t\"bus-i2s2\",\t\"apb1\",\n\t\t      0x068, BIT(14), 0);\nstatic SUNXI_CCU_GATE(bus_tdm_clk,\t\"bus-tdm\",\t\"apb1\",\n\t\t      0x068, BIT(15), 0);\n\nstatic SUNXI_CCU_GATE(bus_i2c0_clk,\t\"bus-i2c0\",\t\"apb2\",\n\t\t      0x06c, BIT(0), 0);\nstatic SUNXI_CCU_GATE(bus_i2c1_clk,\t\"bus-i2c1\",\t\"apb2\",\n\t\t      0x06c, BIT(1), 0);\nstatic SUNXI_CCU_GATE(bus_i2c2_clk,\t\"bus-i2c2\",\t\"apb2\",\n\t\t      0x06c, BIT(2), 0);\nstatic SUNXI_CCU_GATE(bus_uart0_clk,\t\"bus-uart0\",\t\"apb2\",\n\t\t      0x06c, BIT(16), 0);\nstatic SUNXI_CCU_GATE(bus_uart1_clk,\t\"bus-uart1\",\t\"apb2\",\n\t\t      0x06c, BIT(17), 0);\nstatic SUNXI_CCU_GATE(bus_uart2_clk,\t\"bus-uart2\",\t\"apb2\",\n\t\t      0x06c, BIT(18), 0);\nstatic SUNXI_CCU_GATE(bus_uart3_clk,\t\"bus-uart3\",\t\"apb2\",\n\t\t      0x06c, BIT(19), 0);\nstatic SUNXI_CCU_GATE(bus_uart4_clk,\t\"bus-uart4\",\t\"apb2\",\n\t\t      0x06c, BIT(20), 0);\n\nstatic const char * const cci400_parents[] = { \"osc24M\", \"pll-periph\",\n\t\t\t\t\t       \"pll-hsic\" };\nstatic struct ccu_div cci400_clk = {\n\t.div\t\t= _SUNXI_CCU_DIV_FLAGS(0, 2, 0),\n\t.mux\t\t= _SUNXI_CCU_MUX(24, 2),\n\t.common\t\t= {\n\t\t.reg\t\t= 0x078,\n\t\t.hw.init\t= CLK_HW_INIT_PARENTS(\"cci400\",\n\t\t\t\t\t\t      cci400_parents,\n\t\t\t\t\t\t      &ccu_div_ops,\n\t\t\t\t\t\t      CLK_IS_CRITICAL),\n\t},\n};\n\nstatic const char * const mod0_default_parents[] = { \"osc24M\", \"pll-periph\" };\n\nstatic SUNXI_CCU_MP_WITH_MUX_GATE(nand_clk, \"nand\", mod0_default_parents,\n\t\t\t\t  0x080,\n\t\t\t\t  0, 4,\t\t \n\t\t\t\t  16, 2,\t \n\t\t\t\t  24, 2,\t \n\t\t\t\t  BIT(31),\t \n\t\t\t\t  0);\n\nstatic SUNXI_CCU_MP_WITH_MUX_GATE(mmc0_clk, \"mmc0\", mod0_default_parents,\n\t\t\t\t  0x088,\n\t\t\t\t  0, 4,\t\t \n\t\t\t\t  16, 2,\t \n\t\t\t\t  24, 2,\t \n\t\t\t\t  BIT(31),\t \n\t\t\t\t  0);\n\nstatic SUNXI_CCU_PHASE(mmc0_sample_clk, \"mmc0-sample\", \"mmc0\",\n\t\t       0x088, 20, 3, 0);\nstatic SUNXI_CCU_PHASE(mmc0_output_clk, \"mmc0-output\", \"mmc0\",\n\t\t       0x088, 8, 3, 0);\n\nstatic SUNXI_CCU_MP_WITH_MUX_GATE(mmc1_clk, \"mmc1\", mod0_default_parents,\n\t\t\t\t  0x08c,\n\t\t\t\t  0, 4,\t\t \n\t\t\t\t  16, 2,\t \n\t\t\t\t  24, 2,\t \n\t\t\t\t  BIT(31),\t \n\t\t\t\t  0);\n\nstatic SUNXI_CCU_PHASE(mmc1_sample_clk, \"mmc1-sample\", \"mmc1\",\n\t\t       0x08c, 20, 3, 0);\nstatic SUNXI_CCU_PHASE(mmc1_output_clk, \"mmc1-output\", \"mmc1\",\n\t\t       0x08c, 8, 3, 0);\n\nstatic SUNXI_CCU_MP_MMC_WITH_MUX_GATE(mmc2_clk, \"mmc2\", mod0_default_parents,\n\t\t\t\t      0x090, 0);\n\nstatic SUNXI_CCU_PHASE(mmc2_sample_clk, \"mmc2-sample\", \"mmc2\",\n\t\t       0x090, 20, 3, 0);\nstatic SUNXI_CCU_PHASE(mmc2_output_clk, \"mmc2-output\", \"mmc2\",\n\t\t       0x090, 8, 3, 0);\n\nstatic SUNXI_CCU_MP_WITH_MUX_GATE(ss_clk, \"ss\", mod0_default_parents,\n\t\t\t\t  0x09c,\n\t\t\t\t  0, 4,\t\t \n\t\t\t\t  16, 2,\t \n\t\t\t\t  24, 2,\t \n\t\t\t\t  BIT(31),\t \n\t\t\t\t  0);\n\nstatic SUNXI_CCU_MP_WITH_MUX_GATE(spi0_clk, \"spi0\", mod0_default_parents,\n\t\t\t\t  0x0a0,\n\t\t\t\t  0, 4,\t\t \n\t\t\t\t  16, 2,\t \n\t\t\t\t  24, 4,\t \n\t\t\t\t  BIT(31),\t \n\t\t\t\t  0);\n\nstatic SUNXI_CCU_MP_WITH_MUX_GATE(spi1_clk, \"spi1\", mod0_default_parents,\n\t\t\t\t  0x0a4,\n\t\t\t\t  0, 4,\t\t \n\t\t\t\t  16, 2,\t \n\t\t\t\t  24, 4,\t \n\t\t\t\t  BIT(31),\t \n\t\t\t\t  0);\n\nstatic SUNXI_CCU_M_WITH_GATE(i2s0_clk, \"i2s0\", \"pll-audio\",\n\t\t\t     0x0b0, 0, 4, BIT(31), CLK_SET_RATE_PARENT);\nstatic SUNXI_CCU_M_WITH_GATE(i2s1_clk, \"i2s1\", \"pll-audio\",\n\t\t\t     0x0b4, 0, 4, BIT(31), CLK_SET_RATE_PARENT);\nstatic SUNXI_CCU_M_WITH_GATE(i2s2_clk, \"i2s2\", \"pll-audio\",\n\t\t\t     0x0b8, 0, 4, BIT(31), CLK_SET_RATE_PARENT);\nstatic SUNXI_CCU_M_WITH_GATE(tdm_clk, \"tdm\", \"pll-audio\",\n\t\t\t     0x0bc, 0, 4, BIT(31), CLK_SET_RATE_PARENT);\nstatic SUNXI_CCU_M_WITH_GATE(spdif_clk, \"spdif\", \"pll-audio\",\n\t\t\t     0x0c0, 0, 4, BIT(31), CLK_SET_RATE_PARENT);\n\nstatic SUNXI_CCU_GATE(usb_phy0_clk,\t\"usb-phy0\",\t\"osc24M\",\n\t\t      0x0cc, BIT(8), 0);\nstatic SUNXI_CCU_GATE(usb_phy1_clk,\t\"usb-phy1\",\t\"osc24M\",\n\t\t      0x0cc, BIT(9), 0);\nstatic SUNXI_CCU_GATE(usb_hsic_clk,\t\"usb-hsic\",\t\"pll-hsic\",\n\t\t      0x0cc, BIT(10), 0);\nstatic struct ccu_gate usb_hsic_12m_clk = {\n\t.enable\t= BIT(11),\n\t.common\t= {\n\t\t.reg\t\t= 0x0cc,\n\t\t.prediv\t\t= 2,\n\t\t.features\t= CCU_FEATURE_ALL_PREDIV,\n\t\t.hw.init\t= CLK_HW_INIT(\"usb-hsic-12m\", \"osc24M\",\n\t\t\t\t\t      &ccu_gate_ops, 0),\n\t}\n};\nstatic SUNXI_CCU_GATE(usb_ohci0_clk,\t\"usb-ohci0\",\t\"osc24M\",\n\t\t      0x0cc, BIT(16), 0);\n\n \nstatic SUNXI_CCU_M(dram_clk, \"dram\", \"pll-ddr\", 0x0f4, 0, 4, CLK_IS_CRITICAL);\n\nstatic SUNXI_CCU_GATE(dram_ve_clk,\t\"dram-ve\",\t\"dram\",\n\t\t      0x100, BIT(0), 0);\nstatic SUNXI_CCU_GATE(dram_csi_clk,\t\"dram-csi\",\t\"dram\",\n\t\t      0x100, BIT(1), 0);\n\nstatic const char * const tcon0_parents[] = { \"pll-video0\" };\nstatic SUNXI_CCU_MUX_WITH_GATE(tcon0_clk, \"tcon0\", tcon0_parents,\n\t\t\t\t 0x118, 24, 3, BIT(31), CLK_SET_RATE_PARENT);\n\nstatic const char * const tcon1_parents[] = { \"pll-video1\" };\nstatic SUNXI_CCU_M_WITH_MUX_GATE(tcon1_clk, \"tcon1\", tcon1_parents,\n\t\t\t\t 0x11c, 0, 4, 24, 2, BIT(31), CLK_SET_RATE_PARENT);\n\nstatic SUNXI_CCU_GATE(csi_misc_clk, \"csi-misc\", \"osc24M\", 0x130, BIT(16), 0);\n\nstatic SUNXI_CCU_GATE(mipi_csi_clk, \"mipi-csi\", \"osc24M\", 0x130, BIT(31), 0);\n\nstatic const char * const csi_mclk_parents[] = { \"pll-video0\", \"pll-de\",\n\t\t\t\t\t\t \"osc24M\" };\nstatic const u8 csi_mclk_table[] = { 0, 3, 5 };\nstatic SUNXI_CCU_M_WITH_MUX_TABLE_GATE(csi_mclk_clk, \"csi-mclk\",\n\t\t\t\t       csi_mclk_parents, csi_mclk_table,\n\t\t\t\t       0x134,\n\t\t\t\t       0, 5,\t \n\t\t\t\t       8, 3,\t \n\t\t\t\t       BIT(15),\t \n\t\t\t\t       0);\n\nstatic const char * const csi_sclk_parents[] = { \"pll-periph\", \"pll-ve\" };\nstatic const u8 csi_sclk_table[] = { 0, 5 };\nstatic SUNXI_CCU_M_WITH_MUX_TABLE_GATE(csi_sclk_clk, \"csi-sclk\",\n\t\t\t\t       csi_sclk_parents, csi_sclk_table,\n\t\t\t\t       0x134,\n\t\t\t\t       16, 4,\t \n\t\t\t\t       24, 3,\t \n\t\t\t\t       BIT(31),\t \n\t\t\t\t       0);\n\nstatic SUNXI_CCU_M_WITH_GATE(ve_clk, \"ve\", \"pll-ve\", 0x13c,\n\t\t\t     16, 3, BIT(31), CLK_SET_RATE_PARENT);\n\nstatic SUNXI_CCU_GATE(avs_clk, \"avs\", \"osc24M\", 0x144, BIT(31), 0);\n\nstatic const char * const hdmi_parents[] = { \"pll-video1\" };\nstatic SUNXI_CCU_M_WITH_MUX_GATE(hdmi_clk, \"hdmi\", hdmi_parents,\n\t\t\t\t 0x150,\n\t\t\t\t 0, 4,\t \n\t\t\t\t 24, 2,\t \n\t\t\t\t BIT(31),\t \n\t\t\t\t CLK_SET_RATE_PARENT);\n\nstatic SUNXI_CCU_GATE(hdmi_slow_clk, \"hdmi-slow\", \"osc24M\", 0x154, BIT(31), 0);\n\nstatic const char * const mbus_parents[] = { \"osc24M\", \"pll-periph\",\n\t\t\t\t\t     \"pll-ddr\" };\nstatic SUNXI_CCU_M_WITH_MUX_GATE(mbus_clk, \"mbus\", mbus_parents,\n\t\t\t\t 0x15c,\n\t\t\t\t 0, 3,\t \n\t\t\t\t 24, 2,\t \n\t\t\t\t BIT(31),\t \n\t\t\t\t CLK_IS_CRITICAL);\n\nstatic const char * const mipi_dsi0_parents[] = { \"pll-video0\" };\nstatic const u8 mipi_dsi0_table[] = { 8 };\nstatic SUNXI_CCU_M_WITH_MUX_TABLE_GATE(mipi_dsi0_clk, \"mipi-dsi0\",\n\t\t\t\t       mipi_dsi0_parents, mipi_dsi0_table,\n\t\t\t\t       0x168,\n\t\t\t\t       0, 4,\t \n\t\t\t\t       24, 4,\t \n\t\t\t\t       BIT(31),\t \n\t\t\t\t       CLK_SET_RATE_PARENT);\n\nstatic const char * const mipi_dsi1_parents[] = { \"osc24M\", \"pll-video0\" };\nstatic const u8 mipi_dsi1_table[] = { 0, 9 };\nstatic SUNXI_CCU_M_WITH_MUX_TABLE_GATE(mipi_dsi1_clk, \"mipi-dsi1\",\n\t\t\t\t       mipi_dsi1_parents, mipi_dsi1_table,\n\t\t\t\t       0x16c,\n\t\t\t\t       0, 4,\t \n\t\t\t\t       24, 4,\t \n\t\t\t\t       BIT(31),\t \n\t\t\t\t       CLK_SET_RATE_PARENT);\n\nstatic SUNXI_CCU_M_WITH_GATE(gpu_core_clk, \"gpu-core\", \"pll-gpu\", 0x1a0,\n\t\t\t     0, 3, BIT(31), CLK_SET_RATE_PARENT);\n\nstatic const char * const gpu_memory_parents[] = { \"pll-gpu\", \"pll-ddr\" };\nstatic SUNXI_CCU_M_WITH_MUX_GATE(gpu_memory_clk, \"gpu-memory\",\n\t\t\t\t gpu_memory_parents,\n\t\t\t\t 0x1a4,\n\t\t\t\t 0, 3,\t\t \n\t\t\t\t 24, 1,\t\t \n\t\t\t\t BIT(31),\t \n\t\t\t\t CLK_SET_RATE_PARENT);\n\nstatic SUNXI_CCU_M_WITH_GATE(gpu_hyd_clk, \"gpu-hyd\", \"pll-gpu\", 0x1a8,\n\t\t\t     0, 3, BIT(31), CLK_SET_RATE_PARENT);\n\nstatic struct ccu_common *sun8i_a83t_ccu_clks[] = {\n\t&pll_c0cpux_clk.common,\n\t&pll_c1cpux_clk.common,\n\t&pll_audio_clk.common,\n\t&pll_video0_clk.common,\n\t&pll_ve_clk.common,\n\t&pll_ddr_clk.common,\n\t&pll_periph_clk.common,\n\t&pll_gpu_clk.common,\n\t&pll_hsic_clk.common,\n\t&pll_de_clk.common,\n\t&pll_video1_clk.common,\n\t&c0cpux_clk.common,\n\t&c1cpux_clk.common,\n\t&axi0_clk.common,\n\t&axi1_clk.common,\n\t&ahb1_clk.common,\n\t&ahb2_clk.common,\n\t&apb1_clk.common,\n\t&apb2_clk.common,\n\t&bus_mipi_dsi_clk.common,\n\t&bus_ss_clk.common,\n\t&bus_dma_clk.common,\n\t&bus_mmc0_clk.common,\n\t&bus_mmc1_clk.common,\n\t&bus_mmc2_clk.common,\n\t&bus_nand_clk.common,\n\t&bus_dram_clk.common,\n\t&bus_emac_clk.common,\n\t&bus_hstimer_clk.common,\n\t&bus_spi0_clk.common,\n\t&bus_spi1_clk.common,\n\t&bus_otg_clk.common,\n\t&bus_ehci0_clk.common,\n\t&bus_ehci1_clk.common,\n\t&bus_ohci0_clk.common,\n\t&bus_ve_clk.common,\n\t&bus_tcon0_clk.common,\n\t&bus_tcon1_clk.common,\n\t&bus_csi_clk.common,\n\t&bus_hdmi_clk.common,\n\t&bus_de_clk.common,\n\t&bus_gpu_clk.common,\n\t&bus_msgbox_clk.common,\n\t&bus_spinlock_clk.common,\n\t&bus_spdif_clk.common,\n\t&bus_pio_clk.common,\n\t&bus_i2s0_clk.common,\n\t&bus_i2s1_clk.common,\n\t&bus_i2s2_clk.common,\n\t&bus_tdm_clk.common,\n\t&bus_i2c0_clk.common,\n\t&bus_i2c1_clk.common,\n\t&bus_i2c2_clk.common,\n\t&bus_uart0_clk.common,\n\t&bus_uart1_clk.common,\n\t&bus_uart2_clk.common,\n\t&bus_uart3_clk.common,\n\t&bus_uart4_clk.common,\n\t&cci400_clk.common,\n\t&nand_clk.common,\n\t&mmc0_clk.common,\n\t&mmc0_sample_clk.common,\n\t&mmc0_output_clk.common,\n\t&mmc1_clk.common,\n\t&mmc1_sample_clk.common,\n\t&mmc1_output_clk.common,\n\t&mmc2_clk.common,\n\t&mmc2_sample_clk.common,\n\t&mmc2_output_clk.common,\n\t&ss_clk.common,\n\t&spi0_clk.common,\n\t&spi1_clk.common,\n\t&i2s0_clk.common,\n\t&i2s1_clk.common,\n\t&i2s2_clk.common,\n\t&tdm_clk.common,\n\t&spdif_clk.common,\n\t&usb_phy0_clk.common,\n\t&usb_phy1_clk.common,\n\t&usb_hsic_clk.common,\n\t&usb_hsic_12m_clk.common,\n\t&usb_ohci0_clk.common,\n\t&dram_clk.common,\n\t&dram_ve_clk.common,\n\t&dram_csi_clk.common,\n\t&tcon0_clk.common,\n\t&tcon1_clk.common,\n\t&csi_misc_clk.common,\n\t&mipi_csi_clk.common,\n\t&csi_mclk_clk.common,\n\t&csi_sclk_clk.common,\n\t&ve_clk.common,\n\t&avs_clk.common,\n\t&hdmi_clk.common,\n\t&hdmi_slow_clk.common,\n\t&mbus_clk.common,\n\t&mipi_dsi0_clk.common,\n\t&mipi_dsi1_clk.common,\n\t&gpu_core_clk.common,\n\t&gpu_memory_clk.common,\n\t&gpu_hyd_clk.common,\n};\n\nstatic struct clk_hw_onecell_data sun8i_a83t_hw_clks = {\n\t.hws\t= {\n\t\t[CLK_PLL_C0CPUX]\t= &pll_c0cpux_clk.common.hw,\n\t\t[CLK_PLL_C1CPUX]\t= &pll_c1cpux_clk.common.hw,\n\t\t[CLK_PLL_AUDIO]\t\t= &pll_audio_clk.common.hw,\n\t\t[CLK_PLL_VIDEO0]\t= &pll_video0_clk.common.hw,\n\t\t[CLK_PLL_VE]\t\t= &pll_ve_clk.common.hw,\n\t\t[CLK_PLL_DDR]\t\t= &pll_ddr_clk.common.hw,\n\t\t[CLK_PLL_PERIPH]\t= &pll_periph_clk.common.hw,\n\t\t[CLK_PLL_GPU]\t\t= &pll_gpu_clk.common.hw,\n\t\t[CLK_PLL_HSIC]\t\t= &pll_hsic_clk.common.hw,\n\t\t[CLK_PLL_DE]\t\t= &pll_de_clk.common.hw,\n\t\t[CLK_PLL_VIDEO1]\t= &pll_video1_clk.common.hw,\n\t\t[CLK_C0CPUX]\t\t= &c0cpux_clk.common.hw,\n\t\t[CLK_C1CPUX]\t\t= &c1cpux_clk.common.hw,\n\t\t[CLK_AXI0]\t\t= &axi0_clk.common.hw,\n\t\t[CLK_AXI1]\t\t= &axi1_clk.common.hw,\n\t\t[CLK_AHB1]\t\t= &ahb1_clk.common.hw,\n\t\t[CLK_AHB2]\t\t= &ahb2_clk.common.hw,\n\t\t[CLK_APB1]\t\t= &apb1_clk.common.hw,\n\t\t[CLK_APB2]\t\t= &apb2_clk.common.hw,\n\t\t[CLK_BUS_MIPI_DSI]\t= &bus_mipi_dsi_clk.common.hw,\n\t\t[CLK_BUS_SS]\t\t= &bus_ss_clk.common.hw,\n\t\t[CLK_BUS_DMA]\t\t= &bus_dma_clk.common.hw,\n\t\t[CLK_BUS_MMC0]\t\t= &bus_mmc0_clk.common.hw,\n\t\t[CLK_BUS_MMC1]\t\t= &bus_mmc1_clk.common.hw,\n\t\t[CLK_BUS_MMC2]\t\t= &bus_mmc2_clk.common.hw,\n\t\t[CLK_BUS_NAND]\t\t= &bus_nand_clk.common.hw,\n\t\t[CLK_BUS_DRAM]\t\t= &bus_dram_clk.common.hw,\n\t\t[CLK_BUS_EMAC]\t\t= &bus_emac_clk.common.hw,\n\t\t[CLK_BUS_HSTIMER]\t= &bus_hstimer_clk.common.hw,\n\t\t[CLK_BUS_SPI0]\t\t= &bus_spi0_clk.common.hw,\n\t\t[CLK_BUS_SPI1]\t\t= &bus_spi1_clk.common.hw,\n\t\t[CLK_BUS_OTG]\t\t= &bus_otg_clk.common.hw,\n\t\t[CLK_BUS_EHCI0]\t\t= &bus_ehci0_clk.common.hw,\n\t\t[CLK_BUS_EHCI1]\t\t= &bus_ehci1_clk.common.hw,\n\t\t[CLK_BUS_OHCI0]\t\t= &bus_ohci0_clk.common.hw,\n\t\t[CLK_BUS_VE]\t\t= &bus_ve_clk.common.hw,\n\t\t[CLK_BUS_TCON0]\t\t= &bus_tcon0_clk.common.hw,\n\t\t[CLK_BUS_TCON1]\t\t= &bus_tcon1_clk.common.hw,\n\t\t[CLK_BUS_CSI]\t\t= &bus_csi_clk.common.hw,\n\t\t[CLK_BUS_HDMI]\t\t= &bus_hdmi_clk.common.hw,\n\t\t[CLK_BUS_DE]\t\t= &bus_de_clk.common.hw,\n\t\t[CLK_BUS_GPU]\t\t= &bus_gpu_clk.common.hw,\n\t\t[CLK_BUS_MSGBOX]\t= &bus_msgbox_clk.common.hw,\n\t\t[CLK_BUS_SPINLOCK]\t= &bus_spinlock_clk.common.hw,\n\t\t[CLK_BUS_SPDIF]\t\t= &bus_spdif_clk.common.hw,\n\t\t[CLK_BUS_PIO]\t\t= &bus_pio_clk.common.hw,\n\t\t[CLK_BUS_I2S0]\t\t= &bus_i2s0_clk.common.hw,\n\t\t[CLK_BUS_I2S1]\t\t= &bus_i2s1_clk.common.hw,\n\t\t[CLK_BUS_I2S2]\t\t= &bus_i2s2_clk.common.hw,\n\t\t[CLK_BUS_TDM]\t\t= &bus_tdm_clk.common.hw,\n\t\t[CLK_BUS_I2C0]\t\t= &bus_i2c0_clk.common.hw,\n\t\t[CLK_BUS_I2C1]\t\t= &bus_i2c1_clk.common.hw,\n\t\t[CLK_BUS_I2C2]\t\t= &bus_i2c2_clk.common.hw,\n\t\t[CLK_BUS_UART0]\t\t= &bus_uart0_clk.common.hw,\n\t\t[CLK_BUS_UART1]\t\t= &bus_uart1_clk.common.hw,\n\t\t[CLK_BUS_UART2]\t\t= &bus_uart2_clk.common.hw,\n\t\t[CLK_BUS_UART3]\t\t= &bus_uart3_clk.common.hw,\n\t\t[CLK_BUS_UART4]\t\t= &bus_uart4_clk.common.hw,\n\t\t[CLK_CCI400]\t\t= &cci400_clk.common.hw,\n\t\t[CLK_NAND]\t\t= &nand_clk.common.hw,\n\t\t[CLK_MMC0]\t\t= &mmc0_clk.common.hw,\n\t\t[CLK_MMC0_SAMPLE]\t= &mmc0_sample_clk.common.hw,\n\t\t[CLK_MMC0_OUTPUT]\t= &mmc0_output_clk.common.hw,\n\t\t[CLK_MMC1]\t\t= &mmc1_clk.common.hw,\n\t\t[CLK_MMC1_SAMPLE]\t= &mmc1_sample_clk.common.hw,\n\t\t[CLK_MMC1_OUTPUT]\t= &mmc1_output_clk.common.hw,\n\t\t[CLK_MMC2]\t\t= &mmc2_clk.common.hw,\n\t\t[CLK_MMC2_SAMPLE]\t= &mmc2_sample_clk.common.hw,\n\t\t[CLK_MMC2_OUTPUT]\t= &mmc2_output_clk.common.hw,\n\t\t[CLK_SS]\t\t= &ss_clk.common.hw,\n\t\t[CLK_SPI0]\t\t= &spi0_clk.common.hw,\n\t\t[CLK_SPI1]\t\t= &spi1_clk.common.hw,\n\t\t[CLK_I2S0]\t\t= &i2s0_clk.common.hw,\n\t\t[CLK_I2S1]\t\t= &i2s1_clk.common.hw,\n\t\t[CLK_I2S2]\t\t= &i2s2_clk.common.hw,\n\t\t[CLK_TDM]\t\t= &tdm_clk.common.hw,\n\t\t[CLK_SPDIF]\t\t= &spdif_clk.common.hw,\n\t\t[CLK_USB_PHY0]\t\t= &usb_phy0_clk.common.hw,\n\t\t[CLK_USB_PHY1]\t\t= &usb_phy1_clk.common.hw,\n\t\t[CLK_USB_HSIC]\t\t= &usb_hsic_clk.common.hw,\n\t\t[CLK_USB_HSIC_12M]\t= &usb_hsic_12m_clk.common.hw,\n\t\t[CLK_USB_OHCI0]\t\t= &usb_ohci0_clk.common.hw,\n\t\t[CLK_DRAM]\t\t= &dram_clk.common.hw,\n\t\t[CLK_DRAM_VE]\t\t= &dram_ve_clk.common.hw,\n\t\t[CLK_DRAM_CSI]\t\t= &dram_csi_clk.common.hw,\n\t\t[CLK_TCON0]\t\t= &tcon0_clk.common.hw,\n\t\t[CLK_TCON1]\t\t= &tcon1_clk.common.hw,\n\t\t[CLK_CSI_MISC]\t\t= &csi_misc_clk.common.hw,\n\t\t[CLK_MIPI_CSI]\t\t= &mipi_csi_clk.common.hw,\n\t\t[CLK_CSI_MCLK]\t\t= &csi_mclk_clk.common.hw,\n\t\t[CLK_CSI_SCLK]\t\t= &csi_sclk_clk.common.hw,\n\t\t[CLK_VE]\t\t= &ve_clk.common.hw,\n\t\t[CLK_AVS]\t\t= &avs_clk.common.hw,\n\t\t[CLK_HDMI]\t\t= &hdmi_clk.common.hw,\n\t\t[CLK_HDMI_SLOW]\t\t= &hdmi_slow_clk.common.hw,\n\t\t[CLK_MBUS]\t\t= &mbus_clk.common.hw,\n\t\t[CLK_MIPI_DSI0]\t\t= &mipi_dsi0_clk.common.hw,\n\t\t[CLK_MIPI_DSI1]\t\t= &mipi_dsi1_clk.common.hw,\n\t\t[CLK_GPU_CORE]\t\t= &gpu_core_clk.common.hw,\n\t\t[CLK_GPU_MEMORY]\t= &gpu_memory_clk.common.hw,\n\t\t[CLK_GPU_HYD]\t\t= &gpu_hyd_clk.common.hw,\n\t},\n\t.num\t= CLK_NUMBER,\n};\n\nstatic struct ccu_reset_map sun8i_a83t_ccu_resets[] = {\n\t[RST_USB_PHY0]\t\t= { 0x0cc, BIT(0) },\n\t[RST_USB_PHY1]\t\t= { 0x0cc, BIT(1) },\n\t[RST_USB_HSIC]\t\t= { 0x0cc, BIT(2) },\n\t[RST_DRAM]\t\t= { 0x0f4, BIT(31) },\n\t[RST_MBUS]\t\t= { 0x0fc, BIT(31) },\n\t[RST_BUS_MIPI_DSI]\t= { 0x2c0, BIT(1) },\n\t[RST_BUS_SS]\t\t= { 0x2c0, BIT(5) },\n\t[RST_BUS_DMA]\t\t= { 0x2c0, BIT(6) },\n\t[RST_BUS_MMC0]\t\t= { 0x2c0, BIT(8) },\n\t[RST_BUS_MMC1]\t\t= { 0x2c0, BIT(9) },\n\t[RST_BUS_MMC2]\t\t= { 0x2c0, BIT(10) },\n\t[RST_BUS_NAND]\t\t= { 0x2c0, BIT(13) },\n\t[RST_BUS_DRAM]\t\t= { 0x2c0, BIT(14) },\n\t[RST_BUS_EMAC]\t\t= { 0x2c0, BIT(17) },\n\t[RST_BUS_HSTIMER]\t= { 0x2c0, BIT(19) },\n\t[RST_BUS_SPI0]\t\t= { 0x2c0, BIT(20) },\n\t[RST_BUS_SPI1]\t\t= { 0x2c0, BIT(21) },\n\t[RST_BUS_OTG]\t\t= { 0x2c0, BIT(24) },\n\t[RST_BUS_EHCI0]\t\t= { 0x2c0, BIT(26) },\n\t[RST_BUS_EHCI1]\t\t= { 0x2c0, BIT(27) },\n\t[RST_BUS_OHCI0]\t\t= { 0x2c0, BIT(29) },\n\t[RST_BUS_VE]\t\t= { 0x2c4, BIT(0) },\n\t[RST_BUS_TCON0]\t\t= { 0x2c4, BIT(4) },\n\t[RST_BUS_TCON1]\t\t= { 0x2c4, BIT(5) },\n\t[RST_BUS_CSI]\t\t= { 0x2c4, BIT(8) },\n\t[RST_BUS_HDMI0]\t\t= { 0x2c4, BIT(10) },\n\t[RST_BUS_HDMI1]\t\t= { 0x2c4, BIT(11) },\n\t[RST_BUS_DE]\t\t= { 0x2c4, BIT(12) },\n\t[RST_BUS_GPU]\t\t= { 0x2c4, BIT(20) },\n\t[RST_BUS_MSGBOX]\t= { 0x2c4, BIT(21) },\n\t[RST_BUS_SPINLOCK]\t= { 0x2c4, BIT(22) },\n\t[RST_BUS_LVDS]\t\t= { 0x2c8, BIT(0) },\n\t[RST_BUS_SPDIF]\t\t= { 0x2d0, BIT(1) },\n\t[RST_BUS_I2S0]\t\t= { 0x2d0, BIT(12) },\n\t[RST_BUS_I2S1]\t\t= { 0x2d0, BIT(13) },\n\t[RST_BUS_I2S2]\t\t= { 0x2d0, BIT(14) },\n\t[RST_BUS_TDM]\t\t= { 0x2d0, BIT(15) },\n\t[RST_BUS_I2C0]\t\t= { 0x2d8, BIT(0) },\n\t[RST_BUS_I2C1]\t\t= { 0x2d8, BIT(1) },\n\t[RST_BUS_I2C2]\t\t= { 0x2d8, BIT(2) },\n\t[RST_BUS_UART0]\t\t= { 0x2d8, BIT(16) },\n\t[RST_BUS_UART1]\t\t= { 0x2d8, BIT(17) },\n\t[RST_BUS_UART2]\t\t= { 0x2d8, BIT(18) },\n\t[RST_BUS_UART3]\t\t= { 0x2d8, BIT(19) },\n\t[RST_BUS_UART4]\t\t= { 0x2d8, BIT(20) },\n};\n\nstatic const struct sunxi_ccu_desc sun8i_a83t_ccu_desc = {\n\t.ccu_clks\t= sun8i_a83t_ccu_clks,\n\t.num_ccu_clks\t= ARRAY_SIZE(sun8i_a83t_ccu_clks),\n\n\t.hw_clks\t= &sun8i_a83t_hw_clks,\n\n\t.resets\t\t= sun8i_a83t_ccu_resets,\n\t.num_resets\t= ARRAY_SIZE(sun8i_a83t_ccu_resets),\n};\n\n#define SUN8I_A83T_PLL_P_SHIFT\t16\n#define SUN8I_A83T_PLL_N_SHIFT\t8\n#define SUN8I_A83T_PLL_N_WIDTH\t8\n\nstatic void sun8i_a83t_cpu_pll_fixup(void __iomem *reg)\n{\n\tu32 val = readl(reg);\n\n\t \n\tif (!(val & BIT(SUN8I_A83T_PLL_P_SHIFT)))\n\t\treturn;\n\n\t \n\tval &= ~GENMASK(SUN8I_A83T_PLL_N_SHIFT + SUN8I_A83T_PLL_N_WIDTH - 1,\n\t\t\tSUN8I_A83T_PLL_N_SHIFT);\n\tval |= 17 << SUN8I_A83T_PLL_N_SHIFT;\n\n\t \n\tval &= ~BIT(SUN8I_A83T_PLL_P_SHIFT);\n\n\twritel(val, reg);\n}\n\nstatic int sun8i_a83t_ccu_probe(struct platform_device *pdev)\n{\n\tvoid __iomem *reg;\n\tu32 val;\n\n\treg = devm_platform_ioremap_resource(pdev, 0);\n\tif (IS_ERR(reg))\n\t\treturn PTR_ERR(reg);\n\n\t \n\tval = readl(reg + SUN8I_A83T_PLL_AUDIO_REG);\n\tval &= ~BIT(16);\n\tval |= BIT(18);\n\twritel(val, reg + SUN8I_A83T_PLL_AUDIO_REG);\n\n\t \n\tsun8i_a83t_cpu_pll_fixup(reg + SUN8I_A83T_PLL_C0CPUX_REG);\n\tsun8i_a83t_cpu_pll_fixup(reg + SUN8I_A83T_PLL_C1CPUX_REG);\n\n\treturn devm_sunxi_ccu_probe(&pdev->dev, reg, &sun8i_a83t_ccu_desc);\n}\n\nstatic const struct of_device_id sun8i_a83t_ccu_ids[] = {\n\t{ .compatible = \"allwinner,sun8i-a83t-ccu\" },\n\t{ }\n};\n\nstatic struct platform_driver sun8i_a83t_ccu_driver = {\n\t.probe\t= sun8i_a83t_ccu_probe,\n\t.driver\t= {\n\t\t.name\t= \"sun8i-a83t-ccu\",\n\t\t.suppress_bind_attrs = true,\n\t\t.of_match_table\t= sun8i_a83t_ccu_ids,\n\t},\n};\nmodule_platform_driver(sun8i_a83t_ccu_driver);\n\nMODULE_IMPORT_NS(SUNXI_CCU);\nMODULE_LICENSE(\"GPL\");\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}