{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 06 17:21:52 2022 " "Info: Processing started: Tue Dec 06 17:21:52 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab4 -c Lab4 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Lab4 -c Lab4" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divider.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Divider-Divide " "Info: Found design unit 1: Divider-Divide" {  } { { "Divider.vhd" "" { Text "M:/Lab4/Divider.vhd" 20 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Divider " "Info: Found entity 1: Divider" {  } { { "Divider.vhd" "" { Text "M:/Lab4/Divider.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binary_counter.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file binary_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 binary_counter-rtl " "Info: Found design unit 1: binary_counter-rtl" {  } { { "binary_counter.vhd" "" { Text "M:/Lab4/binary_counter.vhd" 22 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 binary_counter " "Info: Found entity 1: binary_counter" {  } { { "binary_counter.vhd" "" { Text "M:/Lab4/binary_counter.vhd" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signed_substractor.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file signed_substractor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 signed_substractor-rtl " "Info: Found design unit 1: signed_substractor-rtl" {  } { { "signed_substractor.vhd" "" { Text "M:/Lab4/signed_substractor.vhd" 22 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 signed_substractor " "Info: Found entity 1: signed_substractor" {  } { { "signed_substractor.vhd" "" { Text "M:/Lab4/signed_substractor.vhd" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signed_adder.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file signed_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 signed_adder-rtl " "Info: Found design unit 1: signed_adder-rtl" {  } { { "signed_adder.vhd" "" { Text "M:/Lab4/signed_adder.vhd" 22 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 signed_adder " "Info: Found entity 1: signed_adder" {  } { { "signed_adder.vhd" "" { Text "M:/Lab4/signed_adder.vhd" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "myregister.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file myregister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 myRegister-myregister " "Info: Found design unit 1: myRegister-myregister" {  } { { "myRegister.vhd" "" { Text "M:/Lab4/myRegister.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 myRegister " "Info: Found entity 1: myRegister" {  } { { "myRegister.vhd" "" { Text "M:/Lab4/myRegister.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file controlunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ControlUnit-rtl " "Info: Found design unit 1: ControlUnit-rtl" {  } { { "ControlUnit.vhd" "" { Text "M:/Lab4/ControlUnit.vhd" 22 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Info: Found entity 1: ControlUnit" {  } { { "ControlUnit.vhd" "" { Text "M:/Lab4/ControlUnit.vhd" 11 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxnbits.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file muxnbits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MuxNbits-muxNbits2adr " "Info: Found design unit 1: MuxNbits-muxNbits2adr" {  } { { "MuxNbits.vhd" "" { Text "M:/Lab4/MuxNbits.vhd" 21 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 MuxNbits " "Info: Found entity 1: MuxNbits" {  } { { "MuxNbits.vhd" "" { Text "M:/Lab4/MuxNbits.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Divider " "Info: Elaborating entity \"Divider\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Remainder Divider.vhd(13) " "Warning (10541): VHDL Signal Declaration warning at Divider.vhd(13): used implicit default value for signal \"Remainder\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Divider.vhd" "" { Text "M:/Lab4/Divider.vhd" 13 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Quotient Divider.vhd(13) " "Warning (10541): VHDL Signal Declaration warning at Divider.vhd(13): used implicit default value for signal \"Quotient\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Divider.vhd" "" { Text "M:/Lab4/Divider.vhd" 13 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "Remainder\[0\] GND " "Warning (13410): Pin \"Remainder\[0\]\" is stuck at GND" {  } { { "Divider.vhd" "" { Text "M:/Lab4/Divider.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Remainder\[1\] GND " "Warning (13410): Pin \"Remainder\[1\]\" is stuck at GND" {  } { { "Divider.vhd" "" { Text "M:/Lab4/Divider.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Remainder\[2\] GND " "Warning (13410): Pin \"Remainder\[2\]\" is stuck at GND" {  } { { "Divider.vhd" "" { Text "M:/Lab4/Divider.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Remainder\[3\] GND " "Warning (13410): Pin \"Remainder\[3\]\" is stuck at GND" {  } { { "Divider.vhd" "" { Text "M:/Lab4/Divider.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Remainder\[4\] GND " "Warning (13410): Pin \"Remainder\[4\]\" is stuck at GND" {  } { { "Divider.vhd" "" { Text "M:/Lab4/Divider.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Remainder\[5\] GND " "Warning (13410): Pin \"Remainder\[5\]\" is stuck at GND" {  } { { "Divider.vhd" "" { Text "M:/Lab4/Divider.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Remainder\[6\] GND " "Warning (13410): Pin \"Remainder\[6\]\" is stuck at GND" {  } { { "Divider.vhd" "" { Text "M:/Lab4/Divider.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Remainder\[7\] GND " "Warning (13410): Pin \"Remainder\[7\]\" is stuck at GND" {  } { { "Divider.vhd" "" { Text "M:/Lab4/Divider.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Quotient\[0\] GND " "Warning (13410): Pin \"Quotient\[0\]\" is stuck at GND" {  } { { "Divider.vhd" "" { Text "M:/Lab4/Divider.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Quotient\[1\] GND " "Warning (13410): Pin \"Quotient\[1\]\" is stuck at GND" {  } { { "Divider.vhd" "" { Text "M:/Lab4/Divider.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Quotient\[2\] GND " "Warning (13410): Pin \"Quotient\[2\]\" is stuck at GND" {  } { { "Divider.vhd" "" { Text "M:/Lab4/Divider.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Quotient\[3\] GND " "Warning (13410): Pin \"Quotient\[3\]\" is stuck at GND" {  } { { "Divider.vhd" "" { Text "M:/Lab4/Divider.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Quotient\[4\] GND " "Warning (13410): Pin \"Quotient\[4\]\" is stuck at GND" {  } { { "Divider.vhd" "" { Text "M:/Lab4/Divider.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Quotient\[5\] GND " "Warning (13410): Pin \"Quotient\[5\]\" is stuck at GND" {  } { { "Divider.vhd" "" { Text "M:/Lab4/Divider.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Quotient\[6\] GND " "Warning (13410): Pin \"Quotient\[6\]\" is stuck at GND" {  } { { "Divider.vhd" "" { Text "M:/Lab4/Divider.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Quotient\[7\] GND " "Warning (13410): Pin \"Quotient\[7\]\" is stuck at GND" {  } { { "Divider.vhd" "" { Text "M:/Lab4/Divider.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "19 " "Warning: Design contains 19 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "cmd_mux " "Warning (15610): No output dependent on input pin \"cmd_mux\"" {  } { { "Divider.vhd" "" { Text "M:/Lab4/Divider.vhd" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clock " "Warning (15610): No output dependent on input pin \"clock\"" {  } { { "Divider.vhd" "" { Text "M:/Lab4/Divider.vhd" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "Warning (15610): No output dependent on input pin \"reset\"" {  } { { "Divider.vhd" "" { Text "M:/Lab4/Divider.vhd" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Dividend\[0\] " "Warning (15610): No output dependent on input pin \"Dividend\[0\]\"" {  } { { "Divider.vhd" "" { Text "M:/Lab4/Divider.vhd" 10 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Dividend\[1\] " "Warning (15610): No output dependent on input pin \"Dividend\[1\]\"" {  } { { "Divider.vhd" "" { Text "M:/Lab4/Divider.vhd" 10 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Dividend\[2\] " "Warning (15610): No output dependent on input pin \"Dividend\[2\]\"" {  } { { "Divider.vhd" "" { Text "M:/Lab4/Divider.vhd" 10 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Dividend\[3\] " "Warning (15610): No output dependent on input pin \"Dividend\[3\]\"" {  } { { "Divider.vhd" "" { Text "M:/Lab4/Divider.vhd" 10 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Dividend\[4\] " "Warning (15610): No output dependent on input pin \"Dividend\[4\]\"" {  } { { "Divider.vhd" "" { Text "M:/Lab4/Divider.vhd" 10 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Dividend\[5\] " "Warning (15610): No output dependent on input pin \"Dividend\[5\]\"" {  } { { "Divider.vhd" "" { Text "M:/Lab4/Divider.vhd" 10 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Dividend\[6\] " "Warning (15610): No output dependent on input pin \"Dividend\[6\]\"" {  } { { "Divider.vhd" "" { Text "M:/Lab4/Divider.vhd" 10 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Dividend\[7\] " "Warning (15610): No output dependent on input pin \"Dividend\[7\]\"" {  } { { "Divider.vhd" "" { Text "M:/Lab4/Divider.vhd" 10 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Divisor\[0\] " "Warning (15610): No output dependent on input pin \"Divisor\[0\]\"" {  } { { "Divider.vhd" "" { Text "M:/Lab4/Divider.vhd" 10 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Divisor\[1\] " "Warning (15610): No output dependent on input pin \"Divisor\[1\]\"" {  } { { "Divider.vhd" "" { Text "M:/Lab4/Divider.vhd" 10 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Divisor\[2\] " "Warning (15610): No output dependent on input pin \"Divisor\[2\]\"" {  } { { "Divider.vhd" "" { Text "M:/Lab4/Divider.vhd" 10 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Divisor\[3\] " "Warning (15610): No output dependent on input pin \"Divisor\[3\]\"" {  } { { "Divider.vhd" "" { Text "M:/Lab4/Divider.vhd" 10 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Divisor\[4\] " "Warning (15610): No output dependent on input pin \"Divisor\[4\]\"" {  } { { "Divider.vhd" "" { Text "M:/Lab4/Divider.vhd" 10 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Divisor\[5\] " "Warning (15610): No output dependent on input pin \"Divisor\[5\]\"" {  } { { "Divider.vhd" "" { Text "M:/Lab4/Divider.vhd" 10 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Divisor\[6\] " "Warning (15610): No output dependent on input pin \"Divisor\[6\]\"" {  } { { "Divider.vhd" "" { Text "M:/Lab4/Divider.vhd" 10 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Divisor\[7\] " "Warning (15610): No output dependent on input pin \"Divisor\[7\]\"" {  } { { "Divider.vhd" "" { Text "M:/Lab4/Divider.vhd" 10 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "35 " "Info: Implemented 35 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Info: Implemented 19 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Info: Implemented 16 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 39 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 39 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4452 " "Info: Peak virtual memory: 4452 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 06 17:21:54 2022 " "Info: Processing ended: Tue Dec 06 17:21:54 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
