testbench
NERDTree
verible
TBD9rain
verilog
systemverilog
modelsim
powerline
DevIcons
nvim
json
coc
filelist
ctrl
resize
github
powershell
config
gvim
untracked
rebase
submodule
unregister
submodules
iteratively
unmerged
unstaged
Untrack
Vim9
CMD
gitignore
QuestaSim
ModelSim
testcase
DUT
https
http
README
RGB
onboard
UltiSnips
ultisnips
linter
filetype
marco
DSP
