# Lab 2: Padframe with DAC

Cade Thornton

10/23/2023

ENCE 3501

## Table of Contents

-------

+ [Introduction](#Introduction )
+ [Pad Cell](#Link)
    * [Schematic](#Schematic)
    * [Layout](#Layout)
+ [PadFrame](#Link)
    * [Schematic](#Schematic)
    * [Layout](#Layout)
+ [PadFrameDAC](#Link)
    * [Schematic](#Schematic)
    * [Layout](#Layout)
+ [Conclusion](#Conclusion)

## Introduction 

-------

<p align="center"> 
The goal of this lab is to create a padframe that contains the 5-bit DAC made previously. The padframe will consist of various subcomponent libraries that will be made over the course of this lab.
</p>

<p align="center">
  <img src="PadFrameDAC/documentation/padframe_dac/schematics/padFrameTotal.png" alt="img">
</p>

<div align="center">
  <p style="font-size: small;">
    Figure 1 (Padframe with DAC)
  </p>
</div>


## Pad Cell

### Schematic
<p align="center"> 
A single pad cell schematic in electricVLSI is shown below. It consists of only a wire node intended to be used in the padframe
</p>

<p align="center">
  <img src="PadFrameDAC/documentation/pad/schematics/padCellsche.png" alt="img">
</p>

<div align="center">
  <p style="font-size: small;">
    Figure 2 (Pad Cell Schematic)
  </p>
</div>

<p align="center"> 
And here is the icon generated by the pad cell schematic
</p>

<p align="center">
  <img src="PadFrameDAC/documentation/pad/schematics/padCellsche.png" alt="img">
</p>

<div align="center">
  <p style="font-size: small;">
    Figure 2 (Pad Cell Schematic)
  </p>
</div>


### Layout 


------

## Pad Frame

### Schematic 

### Layout


-------

## Padframe DAC

### Schematic 
### Layout 

## Conclusion

------


