INFO: [VRFC 10-2263] Analyzing Verilog file "D:/intelight/intelight/intelight.srcs/sources_1/new/bram_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_input_interface
INFO: [VRFC 10-311] analyzing module bram_output_interface
INFO: [VRFC 10-311] analyzing module wen_decoder
INFO: [VRFC 10-311] analyzing module en_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/intelight/intelight/intelight.srcs/sim_1/new/bram_interface_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_interface_tb
