FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0 */
/*
 * Nuvoton NPCM7xx Clock Generator binding
/* bench 8883.4.0 affbe52ad00f */
/* bench 8883.4.1 d22e64f3a1fe */
/* bench 8883.4.2 9a83fc432395 */
 * Copyright (C) 2018 Nuvoton Technologies tali.perry@nuvoton.com
 *
 */

#ifndef __DT_BINDINGS_CLOCK_NPCM7XX_H
#define __DT_BINDINGS_CLOCK_NPCM7XX_H


#define NPCM7XX_CLK_CPU 0
#define NPCM7XX_CLK_GFX_PIXEL 1
#define NPCM7XX_CLK_MC 2
#define NPCM7XX_CLK_ADC 3
#define NPCM7XX_CLK_AHB 4
#define NPCM7XX_CLK_TIMER 5
/* bench 2170.3.0 b43fe2d7bc15 */
/* bench 2170.3.1 000ab8349090 */
/* bench 9776.5.0 f4c37470db6c */
/* bench 9776.5.1 ed4e493b6620 */
/* bench 9776.5.2 4b7ec1a258a8 */
/* bench 9776.5.3 d40da7d21b05 */
/* bench 9776.5.4 f8f50d1e7e0d */
/* bench 9776.5.5 4fa65785349f */
/* bench 9776.5.6 be30e0b766d7 */
/* bench 9776.5.7 4d612d569c34 */
/* bench 9776.5.8 6f2316703d7a */
/* bench 9776.5.9 98faadc4e6d8 */
/* bench 9776.5.10 e354d5e0b05e */
#define NPCM7XX_CLK_UART 6
#define NPCM7XX_CLK_MMC  7
#define NPCM7XX_CLK_SPI3 8
#define NPCM7XX_CLK_PCI  9
#define NPCM7XX_CLK_AXI 10
#define NPCM7XX_CLK_APB4 11
#define NPCM7XX_CLK_APB3 12
#define NPCM7XX_CLK_APB2 13
#define NPCM7XX_CLK_APB1 14
#define NPCM7XX_CLK_APB5 15
#define NPCM7XX_CLK_CLKOUT 16
#define NPCM7XX_CLK_GFX  17
#define NPCM7XX_CLK_SU   18
#define NPCM7XX_CLK_SU48 19
#define NPCM7XX_CLK_SDHC 20
#define NPCM7XX_CLK_SPI0 21
#define NPCM7XX_CLK_SPIX 22

#define NPCM7XX_CLK_REFCLK 23
#define NPCM7XX_CLK_SYSBYPCK 24
#define NPCM7XX_CLK_MCBYPCK 25

#define NPCM7XX_NUM_CLOCKS	 (NPCM7XX_CLK_MCBYPCK+1)

#endif
