<pre>
<h3>
<a href="http://www.clifford.at/yosys/" target="_blank">yosys</a>
</h3>
description: event comma operator
should_fail: 0
tags: 9.4.2.1
incdirs: 
top_module: 
files: <a href="../../../tests/chapter-9/9.4.2.1--event_comma_op.sv.html" target="file-frame">tests/chapter-9/9.4.2.1--event_comma_op.sv</a>



-- Executing script file `scr.ys' --

1. Executing Verilog-2005 frontend.
Parsing SystemVerilog input from `<a href="../../../tests/chapter-9/9.4.2.1--event_comma_op.sv.html" target="file-frame">tests/chapter-9/9.4.2.1--event_comma_op.sv</a>' to AST representation.
Generating RTLIL representation for module `\block_tb'.
Note: Assuming pure combinatorial block at <a href="../../../tests/chapter-9/9.4.2.1--event_comma_op.sv.html#l-13" target="file-frame">tests/chapter-9/9.4.2.1--event_comma_op.sv:13</a> in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.


</pre>