!_TAG_FILE_FORMAT	2	/extended format; --format=1 will not append ;" to lines/
!_TAG_FILE_SORTED	1	/0=unsorted, 1=sorted, 2=foldcase/
!_TAG_PROGRAM_AUTHOR	Darren Hiebert	/dhiebert@users.sourceforge.net/
!_TAG_PROGRAM_NAME	Exuberant Ctags	//
!_TAG_PROGRAM_URL	http://ctags.sourceforge.net	/official site/
!_TAG_PROGRAM_VERSION	5.5.4	//
A1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t A1;                                      \/**< I2C Address Register 1, offset: 0x0 *\/$/;"	m	struct:I2C_MemMap
A2	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t A2;                                      \/**< I2C Address Register 2, offset: 0x9 *\/$/;"	m	struct:I2C_MemMap
AC12ERR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t AC12ERR;                                \/**< Auto CMD12 Error Status Register, offset: 0x3C *\/$/;"	m	struct:SDHC_MemMap
ACCESS16BIT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^    } ACCESS16BIT;$/;"	m	union:CRC_MemMap::<anonymous>
ACCESS8BIT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^    } ACCESS8BIT;$/;"	m	union:CRC_MemMap::<anonymous>
ACPR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t ACPR;                                   \/**< Asynchronous Clock Prescaler Register, offset: 0x10 *\/$/;"	m	struct:TPIU_MemMap
ACTIVE_DEBUG	.\trtemp\bsp\x86\gprs.c	30;"	d	file:
ACTIVE_DEBUG	.\trtemp\bsp\x86\gprs.c	32;"	d	file:
ACTIVE_DEBUG	.\trtemp\bsp\x86\gps.c	30;"	d	file:
ACTIVE_DEBUG	.\trtemp\bsp\x86\gps.c	32;"	d	file:
ACTIVE_DEBUG	.\trtemp\bsp\x86\tmp.c	29;"	d	file:
ACTIVE_DEBUG	.\trtemp\bsp\x86\tmp.c	31;"	d	file:
ACTIVE_DEBUG	.\trtemp\gprsmgr\gmgract.c	19;"	d	file:
ACTIVE_DEBUG	.\trtemp\gprsmgr\gmgract.c	21;"	d	file:
ACTIVE_DEBUG	.\trtemp\tempctrl\tctrlact.c	21;"	d	file:
ACTIVE_DEBUG	.\trtemp\tempctrl\tctrlact.c	23;"	d	file:
ACTIVE_DEBUG	.\trtemp\tracking\trkact.c	23;"	d	file:
ACTIVE_DEBUG	.\trtemp\tracking\trkact.c	25;"	d	file:
ACTLR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t ACTLR;                                  \/**< Auxiliary Control Register,, offset: 0x8 *\/$/;"	m	struct:SCB_MemMap
ADC0_BASE_PTR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	509;"	d
ADC0_CFG1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	529;"	d
ADC0_CFG2	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	530;"	d
ADC0_CLM0	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	554;"	d
ADC0_CLM1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	553;"	d
ADC0_CLM2	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	552;"	d
ADC0_CLM3	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	551;"	d
ADC0_CLM4	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	550;"	d
ADC0_CLMD	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	548;"	d
ADC0_CLMS	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	549;"	d
ADC0_CLP0	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	546;"	d
ADC0_CLP1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	545;"	d
ADC0_CLP2	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	544;"	d
ADC0_CLP3	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	543;"	d
ADC0_CLP4	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	542;"	d
ADC0_CLPD	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	540;"	d
ADC0_CLPS	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	541;"	d
ADC0_CV1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	533;"	d
ADC0_CV2	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	534;"	d
ADC0_MG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	539;"	d
ADC0_OFS	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	537;"	d
ADC0_PG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	538;"	d
ADC0_PGA	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	547;"	d
ADC0_R	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	588;"	d
ADC0_RA	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	531;"	d
ADC0_RB	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	532;"	d
ADC0_SC1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	586;"	d
ADC0_SC1A	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	527;"	d
ADC0_SC1B	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	528;"	d
ADC0_SC2	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	535;"	d
ADC0_SC3	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	536;"	d
ADC1_BASE_PTR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	511;"	d
ADC1_CFG1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	558;"	d
ADC1_CFG2	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	559;"	d
ADC1_CLM0	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	583;"	d
ADC1_CLM1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	582;"	d
ADC1_CLM2	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	581;"	d
ADC1_CLM3	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	580;"	d
ADC1_CLM4	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	579;"	d
ADC1_CLMD	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	577;"	d
ADC1_CLMS	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	578;"	d
ADC1_CLP0	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	575;"	d
ADC1_CLP1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	574;"	d
ADC1_CLP2	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	573;"	d
ADC1_CLP3	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	572;"	d
ADC1_CLP4	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	571;"	d
ADC1_CLPD	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	569;"	d
ADC1_CLPS	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	570;"	d
ADC1_CV1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	562;"	d
ADC1_CV2	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	563;"	d
ADC1_MG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	568;"	d
ADC1_OFS	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	566;"	d
ADC1_PG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	567;"	d
ADC1_PGA	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	576;"	d
ADC1_R	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	589;"	d
ADC1_RA	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	560;"	d
ADC1_RB	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	561;"	d
ADC1_SC1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	587;"	d
ADC1_SC1A	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	556;"	d
ADC1_SC1B	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	557;"	d
ADC1_SC2	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	564;"	d
ADC1_SC3	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	565;"	d
ADC_BASE_PTRS	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	513;"	d
ADC_CFG1_ADICLK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	364;"	d
ADC_CFG1_ADICLK_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	362;"	d
ADC_CFG1_ADICLK_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	363;"	d
ADC_CFG1_ADIV	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	372;"	d
ADC_CFG1_ADIV_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	370;"	d
ADC_CFG1_ADIV_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	371;"	d
ADC_CFG1_ADLPC_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	373;"	d
ADC_CFG1_ADLPC_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	374;"	d
ADC_CFG1_ADLSMP_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	368;"	d
ADC_CFG1_ADLSMP_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	369;"	d
ADC_CFG1_MODE	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	367;"	d
ADC_CFG1_MODE_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	365;"	d
ADC_CFG1_MODE_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	366;"	d
ADC_CFG1_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	311;"	d
ADC_CFG2_ADACKEN_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	381;"	d
ADC_CFG2_ADACKEN_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	382;"	d
ADC_CFG2_ADHSC_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	379;"	d
ADC_CFG2_ADHSC_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	380;"	d
ADC_CFG2_ADLSTS	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	378;"	d
ADC_CFG2_ADLSTS_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	376;"	d
ADC_CFG2_ADLSTS_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	377;"	d
ADC_CFG2_MUXSEL_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	383;"	d
ADC_CFG2_MUXSEL_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	384;"	d
ADC_CFG2_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	312;"	d
ADC_CLM0_CLM0	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	500;"	d
ADC_CLM0_CLM0_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	498;"	d
ADC_CLM0_CLM0_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	499;"	d
ADC_CLM0_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	335;"	d
ADC_CLM1_CLM1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	496;"	d
ADC_CLM1_CLM1_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	494;"	d
ADC_CLM1_CLM1_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	495;"	d
ADC_CLM1_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	334;"	d
ADC_CLM2_CLM2	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	492;"	d
ADC_CLM2_CLM2_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	490;"	d
ADC_CLM2_CLM2_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	491;"	d
ADC_CLM2_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	333;"	d
ADC_CLM3_CLM3	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	488;"	d
ADC_CLM3_CLM3_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	486;"	d
ADC_CLM3_CLM3_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	487;"	d
ADC_CLM3_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	332;"	d
ADC_CLM4_CLM4	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	484;"	d
ADC_CLM4_CLM4_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	482;"	d
ADC_CLM4_CLM4_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	483;"	d
ADC_CLM4_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	331;"	d
ADC_CLMD_CLMD	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	476;"	d
ADC_CLMD_CLMD_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	474;"	d
ADC_CLMD_CLMD_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	475;"	d
ADC_CLMD_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	329;"	d
ADC_CLMS_CLMS	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	480;"	d
ADC_CLMS_CLMS_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	478;"	d
ADC_CLMS_CLMS_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	479;"	d
ADC_CLMS_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	330;"	d
ADC_CLP0_CLP0	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	464;"	d
ADC_CLP0_CLP0_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	462;"	d
ADC_CLP0_CLP0_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	463;"	d
ADC_CLP0_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	327;"	d
ADC_CLP1_CLP1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	460;"	d
ADC_CLP1_CLP1_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	458;"	d
ADC_CLP1_CLP1_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	459;"	d
ADC_CLP1_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	326;"	d
ADC_CLP2_CLP2	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	456;"	d
ADC_CLP2_CLP2_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	454;"	d
ADC_CLP2_CLP2_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	455;"	d
ADC_CLP2_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	325;"	d
ADC_CLP3_CLP3	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	452;"	d
ADC_CLP3_CLP3_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	450;"	d
ADC_CLP3_CLP3_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	451;"	d
ADC_CLP3_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	324;"	d
ADC_CLP4_CLP4	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	448;"	d
ADC_CLP4_CLP4_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	446;"	d
ADC_CLP4_CLP4_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	447;"	d
ADC_CLP4_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	323;"	d
ADC_CLPD_CLPD	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	440;"	d
ADC_CLPD_CLPD_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	438;"	d
ADC_CLPD_CLPD_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	439;"	d
ADC_CLPD_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	321;"	d
ADC_CLPS_CLPS	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	444;"	d
ADC_CLPS_CLPS_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	442;"	d
ADC_CLPS_CLPS_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	443;"	d
ADC_CLPS_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	322;"	d
ADC_CV1_CV	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	392;"	d
ADC_CV1_CV_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	390;"	d
ADC_CV1_CV_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	391;"	d
ADC_CV1_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	314;"	d
ADC_CV2_CV	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	396;"	d
ADC_CV2_CV_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	394;"	d
ADC_CV2_CV_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	395;"	d
ADC_CV2_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	315;"	d
ADC_MG_MG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	436;"	d
ADC_MG_MG_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	434;"	d
ADC_MG_MG_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	435;"	d
ADC_MG_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	320;"	d
ADC_MemMap	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^typedef struct ADC_MemMap {$/;"	s
ADC_MemMapPtr	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^} volatile *ADC_MemMapPtr;$/;"	t
ADC_OFS_OFS	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	428;"	d
ADC_OFS_OFS_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	426;"	d
ADC_OFS_OFS_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	427;"	d
ADC_OFS_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	318;"	d
ADC_PGA_PGAEN_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	471;"	d
ADC_PGA_PGAEN_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	472;"	d
ADC_PGA_PGAG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	468;"	d
ADC_PGA_PGAG_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	466;"	d
ADC_PGA_PGAG_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	467;"	d
ADC_PGA_PGALPb_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	469;"	d
ADC_PGA_PGALPb_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	470;"	d
ADC_PGA_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	328;"	d
ADC_PG_PG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	432;"	d
ADC_PG_PG_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	430;"	d
ADC_PG_PG_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	431;"	d
ADC_PG_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	319;"	d
ADC_R_D	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	388;"	d
ADC_R_D_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	386;"	d
ADC_R_D_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	387;"	d
ADC_R_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	313;"	d
ADC_SC1_ADCH	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	354;"	d
ADC_SC1_ADCH_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	352;"	d
ADC_SC1_ADCH_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	353;"	d
ADC_SC1_AIEN_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	357;"	d
ADC_SC1_AIEN_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	358;"	d
ADC_SC1_COCO_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	359;"	d
ADC_SC1_COCO_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	360;"	d
ADC_SC1_DIFF_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	355;"	d
ADC_SC1_DIFF_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	356;"	d
ADC_SC1_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	310;"	d
ADC_SC2_ACFE_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	407;"	d
ADC_SC2_ACFE_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	408;"	d
ADC_SC2_ACFGT_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	405;"	d
ADC_SC2_ACFGT_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	406;"	d
ADC_SC2_ACREN_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	403;"	d
ADC_SC2_ACREN_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	404;"	d
ADC_SC2_ADACT_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	411;"	d
ADC_SC2_ADACT_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	412;"	d
ADC_SC2_ADTRG_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	409;"	d
ADC_SC2_ADTRG_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	410;"	d
ADC_SC2_DMAEN_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	401;"	d
ADC_SC2_DMAEN_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	402;"	d
ADC_SC2_REFSEL	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	400;"	d
ADC_SC2_REFSEL_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	398;"	d
ADC_SC2_REFSEL_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	399;"	d
ADC_SC2_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	316;"	d
ADC_SC3_ADCO_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	419;"	d
ADC_SC3_ADCO_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	420;"	d
ADC_SC3_AVGE_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	417;"	d
ADC_SC3_AVGE_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	418;"	d
ADC_SC3_AVGS	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	416;"	d
ADC_SC3_AVGS_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	414;"	d
ADC_SC3_AVGS_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	415;"	d
ADC_SC3_CALF_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	421;"	d
ADC_SC3_CALF_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	422;"	d
ADC_SC3_CAL_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	423;"	d
ADC_SC3_CAL_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	424;"	d
ADC_SC3_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	317;"	d
ADDINFO	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t ADDINFO;                                 \/**< Peripheral Additional Info register, offset: 0xC *\/$/;"	m	struct:USB_MemMap
ADDR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t ADDR;                                    \/**< Address register, offset: 0x98 *\/$/;"	m	struct:USB_MemMap
ADMAES	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t ADMAES;                                 \/**< ADMA Error Status register, offset: 0x54 *\/$/;"	m	struct:SDHC_MemMap
ADR_CA	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t ADR_CA[9];                              \/**< General Purpose Register 0 - Add to register command..General Purpose Register 8 - Add to register command, array offset: 0x8C8, array step: 0x4 *\/$/;"	m	struct:CAU_MemMap
ADR_CAA	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t ADR_CAA;                                \/**< Accumulator register - Add to register command, offset: 0x8C4 *\/$/;"	m	struct:CAU_MemMap
ADR_CASR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t ADR_CASR;                               \/**< Status register  - Add Register command, offset: 0x8C0 *\/$/;"	m	struct:CAU_MemMap
ADSADDR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t ADSADDR;                                \/**< ADMA System Addressregister, offset: 0x58 *\/$/;"	m	struct:SDHC_MemMap
AESC_CA	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t AESC_CA[9];                             \/**< General Purpose Register 0 - AES Column Operation command..General Purpose Register 8 - AES Column Operation command, array offset: 0xB08, array step: 0x4 *\/$/;"	m	struct:CAU_MemMap
AESC_CAA	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t AESC_CAA;                               \/**< Accumulator register - AES Column Operation command, offset: 0xB04 *\/$/;"	m	struct:CAU_MemMap
AESC_CASR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t AESC_CASR;                              \/**< Status register  - AES Column Operation command, offset: 0xB00 *\/$/;"	m	struct:CAU_MemMap
AESIC_CA	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t AESIC_CA[9];                            \/**< General Purpose Register 0 - AES Inverse Column Operation command..General Purpose Register 8 - AES Inverse Column Operation command, array offset: 0xB48, array step: 0x4 *\/$/;"	m	struct:CAU_MemMap
AESIC_CAA	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t AESIC_CAA;                              \/**< Accumulator register - AES Inverse Column Operation command, offset: 0xB44 *\/$/;"	m	struct:CAU_MemMap
AESIC_CASR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t AESIC_CASR;                             \/**< Status register  - AES Inverse Column Operation command, offset: 0xB40 *\/$/;"	m	struct:CAU_MemMap
AFSR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t AFSR;                                   \/**< Auxiliary Fault Status Register, offset: 0xD3C *\/$/;"	m	struct:SCB_MemMap
AIPS0_BASE_PTR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1505;"	d
AIPS0_MPRA	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1523;"	d
AIPS0_PACRA	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1524;"	d
AIPS0_PACRB	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1525;"	d
AIPS0_PACRC	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1526;"	d
AIPS0_PACRD	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1527;"	d
AIPS0_PACRE	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1528;"	d
AIPS0_PACRF	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1529;"	d
AIPS0_PACRG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1530;"	d
AIPS0_PACRH	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1531;"	d
AIPS0_PACRI	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1532;"	d
AIPS0_PACRJ	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1533;"	d
AIPS0_PACRK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1534;"	d
AIPS0_PACRL	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1535;"	d
AIPS0_PACRM	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1536;"	d
AIPS0_PACRN	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1537;"	d
AIPS0_PACRO	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1538;"	d
AIPS0_PACRP	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1539;"	d
AIPS1_BASE_PTR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1507;"	d
AIPS1_MPRA	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1541;"	d
AIPS1_PACRA	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1542;"	d
AIPS1_PACRB	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1543;"	d
AIPS1_PACRC	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1544;"	d
AIPS1_PACRD	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1545;"	d
AIPS1_PACRE	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1546;"	d
AIPS1_PACRF	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1547;"	d
AIPS1_PACRG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1548;"	d
AIPS1_PACRH	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1549;"	d
AIPS1_PACRI	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1550;"	d
AIPS1_PACRJ	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1551;"	d
AIPS1_PACRK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1552;"	d
AIPS1_PACRL	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1553;"	d
AIPS1_PACRM	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1554;"	d
AIPS1_PACRN	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1555;"	d
AIPS1_PACRO	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1556;"	d
AIPS1_PACRP	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1557;"	d
AIPS_BASE_PTRS	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1509;"	d
AIPS_MPRA_MPL0_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	707;"	d
AIPS_MPRA_MPL0_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	708;"	d
AIPS_MPRA_MPL1_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	701;"	d
AIPS_MPRA_MPL1_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	702;"	d
AIPS_MPRA_MPL2_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	695;"	d
AIPS_MPRA_MPL2_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	696;"	d
AIPS_MPRA_MPL3_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	689;"	d
AIPS_MPRA_MPL3_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	690;"	d
AIPS_MPRA_MPL4_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	683;"	d
AIPS_MPRA_MPL4_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	684;"	d
AIPS_MPRA_MPL5_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	677;"	d
AIPS_MPRA_MPL5_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	678;"	d
AIPS_MPRA_MTR0_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	711;"	d
AIPS_MPRA_MTR0_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	712;"	d
AIPS_MPRA_MTR1_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	705;"	d
AIPS_MPRA_MTR1_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	706;"	d
AIPS_MPRA_MTR2_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	699;"	d
AIPS_MPRA_MTR2_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	700;"	d
AIPS_MPRA_MTR3_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	693;"	d
AIPS_MPRA_MTR3_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	694;"	d
AIPS_MPRA_MTR4_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	687;"	d
AIPS_MPRA_MTR4_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	688;"	d
AIPS_MPRA_MTR5_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	681;"	d
AIPS_MPRA_MTR5_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	682;"	d
AIPS_MPRA_MTW0_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	709;"	d
AIPS_MPRA_MTW0_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	710;"	d
AIPS_MPRA_MTW1_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	703;"	d
AIPS_MPRA_MTW1_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	704;"	d
AIPS_MPRA_MTW2_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	697;"	d
AIPS_MPRA_MTW2_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	698;"	d
AIPS_MPRA_MTW3_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	691;"	d
AIPS_MPRA_MTW3_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	692;"	d
AIPS_MPRA_MTW4_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	685;"	d
AIPS_MPRA_MTW4_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	686;"	d
AIPS_MPRA_MTW5_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	679;"	d
AIPS_MPRA_MTW5_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	680;"	d
AIPS_MPRA_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	644;"	d
AIPS_MemMap	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^typedef struct AIPS_MemMap {$/;"	s
AIPS_MemMapPtr	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^} volatile *AIPS_MemMapPtr;$/;"	t
AIPS_PACRA_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	645;"	d
AIPS_PACRA_SP0_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	760;"	d
AIPS_PACRA_SP0_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	761;"	d
AIPS_PACRA_SP1_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	754;"	d
AIPS_PACRA_SP1_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	755;"	d
AIPS_PACRA_SP2_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	748;"	d
AIPS_PACRA_SP2_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	749;"	d
AIPS_PACRA_SP3_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	742;"	d
AIPS_PACRA_SP3_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	743;"	d
AIPS_PACRA_SP4_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	736;"	d
AIPS_PACRA_SP4_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	737;"	d
AIPS_PACRA_SP5_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	730;"	d
AIPS_PACRA_SP5_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	731;"	d
AIPS_PACRA_SP6_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	724;"	d
AIPS_PACRA_SP6_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	725;"	d
AIPS_PACRA_SP7_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	718;"	d
AIPS_PACRA_SP7_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	719;"	d
AIPS_PACRA_TP0_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	756;"	d
AIPS_PACRA_TP0_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	757;"	d
AIPS_PACRA_TP1_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	750;"	d
AIPS_PACRA_TP1_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	751;"	d
AIPS_PACRA_TP2_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	744;"	d
AIPS_PACRA_TP2_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	745;"	d
AIPS_PACRA_TP3_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	738;"	d
AIPS_PACRA_TP3_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	739;"	d
AIPS_PACRA_TP4_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	732;"	d
AIPS_PACRA_TP4_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	733;"	d
AIPS_PACRA_TP5_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	726;"	d
AIPS_PACRA_TP5_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	727;"	d
AIPS_PACRA_TP6_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	720;"	d
AIPS_PACRA_TP6_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	721;"	d
AIPS_PACRA_TP7_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	714;"	d
AIPS_PACRA_TP7_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	715;"	d
AIPS_PACRA_WP0_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	758;"	d
AIPS_PACRA_WP0_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	759;"	d
AIPS_PACRA_WP1_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	752;"	d
AIPS_PACRA_WP1_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	753;"	d
AIPS_PACRA_WP2_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	746;"	d
AIPS_PACRA_WP2_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	747;"	d
AIPS_PACRA_WP3_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	740;"	d
AIPS_PACRA_WP3_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	741;"	d
AIPS_PACRA_WP4_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	734;"	d
AIPS_PACRA_WP4_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	735;"	d
AIPS_PACRA_WP5_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	728;"	d
AIPS_PACRA_WP5_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	729;"	d
AIPS_PACRA_WP6_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	722;"	d
AIPS_PACRA_WP6_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	723;"	d
AIPS_PACRA_WP7_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	716;"	d
AIPS_PACRA_WP7_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	717;"	d
AIPS_PACRB_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	646;"	d
AIPS_PACRB_SP0_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	809;"	d
AIPS_PACRB_SP0_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	810;"	d
AIPS_PACRB_SP1_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	803;"	d
AIPS_PACRB_SP1_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	804;"	d
AIPS_PACRB_SP2_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	797;"	d
AIPS_PACRB_SP2_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	798;"	d
AIPS_PACRB_SP3_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	791;"	d
AIPS_PACRB_SP3_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	792;"	d
AIPS_PACRB_SP4_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	785;"	d
AIPS_PACRB_SP4_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	786;"	d
AIPS_PACRB_SP5_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	779;"	d
AIPS_PACRB_SP5_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	780;"	d
AIPS_PACRB_SP6_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	773;"	d
AIPS_PACRB_SP6_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	774;"	d
AIPS_PACRB_SP7_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	767;"	d
AIPS_PACRB_SP7_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	768;"	d
AIPS_PACRB_TP0_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	805;"	d
AIPS_PACRB_TP0_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	806;"	d
AIPS_PACRB_TP1_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	799;"	d
AIPS_PACRB_TP1_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	800;"	d
AIPS_PACRB_TP2_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	793;"	d
AIPS_PACRB_TP2_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	794;"	d
AIPS_PACRB_TP3_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	787;"	d
AIPS_PACRB_TP3_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	788;"	d
AIPS_PACRB_TP4_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	781;"	d
AIPS_PACRB_TP4_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	782;"	d
AIPS_PACRB_TP5_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	775;"	d
AIPS_PACRB_TP5_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	776;"	d
AIPS_PACRB_TP6_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	769;"	d
AIPS_PACRB_TP6_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	770;"	d
AIPS_PACRB_TP7_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	763;"	d
AIPS_PACRB_TP7_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	764;"	d
AIPS_PACRB_WP0_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	807;"	d
AIPS_PACRB_WP0_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	808;"	d
AIPS_PACRB_WP1_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	801;"	d
AIPS_PACRB_WP1_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	802;"	d
AIPS_PACRB_WP2_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	795;"	d
AIPS_PACRB_WP2_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	796;"	d
AIPS_PACRB_WP3_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	789;"	d
AIPS_PACRB_WP3_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	790;"	d
AIPS_PACRB_WP4_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	783;"	d
AIPS_PACRB_WP4_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	784;"	d
AIPS_PACRB_WP5_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	777;"	d
AIPS_PACRB_WP5_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	778;"	d
AIPS_PACRB_WP6_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	771;"	d
AIPS_PACRB_WP6_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	772;"	d
AIPS_PACRB_WP7_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	765;"	d
AIPS_PACRB_WP7_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	766;"	d
AIPS_PACRC_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	647;"	d
AIPS_PACRC_SP0_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	858;"	d
AIPS_PACRC_SP0_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	859;"	d
AIPS_PACRC_SP1_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	852;"	d
AIPS_PACRC_SP1_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	853;"	d
AIPS_PACRC_SP2_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	846;"	d
AIPS_PACRC_SP2_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	847;"	d
AIPS_PACRC_SP3_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	840;"	d
AIPS_PACRC_SP3_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	841;"	d
AIPS_PACRC_SP4_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	834;"	d
AIPS_PACRC_SP4_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	835;"	d
AIPS_PACRC_SP5_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	828;"	d
AIPS_PACRC_SP5_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	829;"	d
AIPS_PACRC_SP6_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	822;"	d
AIPS_PACRC_SP6_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	823;"	d
AIPS_PACRC_SP7_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	816;"	d
AIPS_PACRC_SP7_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	817;"	d
AIPS_PACRC_TP0_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	854;"	d
AIPS_PACRC_TP0_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	855;"	d
AIPS_PACRC_TP1_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	848;"	d
AIPS_PACRC_TP1_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	849;"	d
AIPS_PACRC_TP2_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	842;"	d
AIPS_PACRC_TP2_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	843;"	d
AIPS_PACRC_TP3_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	836;"	d
AIPS_PACRC_TP3_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	837;"	d
AIPS_PACRC_TP4_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	830;"	d
AIPS_PACRC_TP4_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	831;"	d
AIPS_PACRC_TP5_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	824;"	d
AIPS_PACRC_TP5_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	825;"	d
AIPS_PACRC_TP6_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	818;"	d
AIPS_PACRC_TP6_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	819;"	d
AIPS_PACRC_TP7_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	812;"	d
AIPS_PACRC_TP7_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	813;"	d
AIPS_PACRC_WP0_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	856;"	d
AIPS_PACRC_WP0_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	857;"	d
AIPS_PACRC_WP1_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	850;"	d
AIPS_PACRC_WP1_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	851;"	d
AIPS_PACRC_WP2_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	844;"	d
AIPS_PACRC_WP2_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	845;"	d
AIPS_PACRC_WP3_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	838;"	d
AIPS_PACRC_WP3_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	839;"	d
AIPS_PACRC_WP4_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	832;"	d
AIPS_PACRC_WP4_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	833;"	d
AIPS_PACRC_WP5_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	826;"	d
AIPS_PACRC_WP5_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	827;"	d
AIPS_PACRC_WP6_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	820;"	d
AIPS_PACRC_WP6_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	821;"	d
AIPS_PACRC_WP7_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	814;"	d
AIPS_PACRC_WP7_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	815;"	d
AIPS_PACRD_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	648;"	d
AIPS_PACRD_SP0_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	907;"	d
AIPS_PACRD_SP0_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	908;"	d
AIPS_PACRD_SP1_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	901;"	d
AIPS_PACRD_SP1_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	902;"	d
AIPS_PACRD_SP2_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	895;"	d
AIPS_PACRD_SP2_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	896;"	d
AIPS_PACRD_SP3_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	889;"	d
AIPS_PACRD_SP3_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	890;"	d
AIPS_PACRD_SP4_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	883;"	d
AIPS_PACRD_SP4_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	884;"	d
AIPS_PACRD_SP5_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	877;"	d
AIPS_PACRD_SP5_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	878;"	d
AIPS_PACRD_SP6_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	871;"	d
AIPS_PACRD_SP6_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	872;"	d
AIPS_PACRD_SP7_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	865;"	d
AIPS_PACRD_SP7_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	866;"	d
AIPS_PACRD_TP0_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	903;"	d
AIPS_PACRD_TP0_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	904;"	d
AIPS_PACRD_TP1_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	897;"	d
AIPS_PACRD_TP1_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	898;"	d
AIPS_PACRD_TP2_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	891;"	d
AIPS_PACRD_TP2_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	892;"	d
AIPS_PACRD_TP3_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	885;"	d
AIPS_PACRD_TP3_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	886;"	d
AIPS_PACRD_TP4_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	879;"	d
AIPS_PACRD_TP4_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	880;"	d
AIPS_PACRD_TP5_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	873;"	d
AIPS_PACRD_TP5_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	874;"	d
AIPS_PACRD_TP6_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	867;"	d
AIPS_PACRD_TP6_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	868;"	d
AIPS_PACRD_TP7_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	861;"	d
AIPS_PACRD_TP7_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	862;"	d
AIPS_PACRD_WP0_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	905;"	d
AIPS_PACRD_WP0_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	906;"	d
AIPS_PACRD_WP1_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	899;"	d
AIPS_PACRD_WP1_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	900;"	d
AIPS_PACRD_WP2_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	893;"	d
AIPS_PACRD_WP2_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	894;"	d
AIPS_PACRD_WP3_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	887;"	d
AIPS_PACRD_WP3_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	888;"	d
AIPS_PACRD_WP4_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	881;"	d
AIPS_PACRD_WP4_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	882;"	d
AIPS_PACRD_WP5_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	875;"	d
AIPS_PACRD_WP5_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	876;"	d
AIPS_PACRD_WP6_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	869;"	d
AIPS_PACRD_WP6_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	870;"	d
AIPS_PACRD_WP7_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	863;"	d
AIPS_PACRD_WP7_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	864;"	d
AIPS_PACRE_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	649;"	d
AIPS_PACRE_SP0_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	956;"	d
AIPS_PACRE_SP0_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	957;"	d
AIPS_PACRE_SP1_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	950;"	d
AIPS_PACRE_SP1_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	951;"	d
AIPS_PACRE_SP2_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	944;"	d
AIPS_PACRE_SP2_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	945;"	d
AIPS_PACRE_SP3_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	938;"	d
AIPS_PACRE_SP3_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	939;"	d
AIPS_PACRE_SP4_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	932;"	d
AIPS_PACRE_SP4_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	933;"	d
AIPS_PACRE_SP5_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	926;"	d
AIPS_PACRE_SP5_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	927;"	d
AIPS_PACRE_SP6_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	920;"	d
AIPS_PACRE_SP6_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	921;"	d
AIPS_PACRE_SP7_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	914;"	d
AIPS_PACRE_SP7_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	915;"	d
AIPS_PACRE_TP0_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	952;"	d
AIPS_PACRE_TP0_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	953;"	d
AIPS_PACRE_TP1_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	946;"	d
AIPS_PACRE_TP1_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	947;"	d
AIPS_PACRE_TP2_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	940;"	d
AIPS_PACRE_TP2_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	941;"	d
AIPS_PACRE_TP3_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	934;"	d
AIPS_PACRE_TP3_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	935;"	d
AIPS_PACRE_TP4_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	928;"	d
AIPS_PACRE_TP4_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	929;"	d
AIPS_PACRE_TP5_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	922;"	d
AIPS_PACRE_TP5_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	923;"	d
AIPS_PACRE_TP6_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	916;"	d
AIPS_PACRE_TP6_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	917;"	d
AIPS_PACRE_TP7_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	910;"	d
AIPS_PACRE_TP7_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	911;"	d
AIPS_PACRE_WP0_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	954;"	d
AIPS_PACRE_WP0_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	955;"	d
AIPS_PACRE_WP1_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	948;"	d
AIPS_PACRE_WP1_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	949;"	d
AIPS_PACRE_WP2_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	942;"	d
AIPS_PACRE_WP2_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	943;"	d
AIPS_PACRE_WP3_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	936;"	d
AIPS_PACRE_WP3_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	937;"	d
AIPS_PACRE_WP4_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	930;"	d
AIPS_PACRE_WP4_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	931;"	d
AIPS_PACRE_WP5_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	924;"	d
AIPS_PACRE_WP5_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	925;"	d
AIPS_PACRE_WP6_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	918;"	d
AIPS_PACRE_WP6_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	919;"	d
AIPS_PACRE_WP7_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	912;"	d
AIPS_PACRE_WP7_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	913;"	d
AIPS_PACRF_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	650;"	d
AIPS_PACRF_SP0_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1005;"	d
AIPS_PACRF_SP0_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1006;"	d
AIPS_PACRF_SP1_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	999;"	d
AIPS_PACRF_SP1_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1000;"	d
AIPS_PACRF_SP2_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	993;"	d
AIPS_PACRF_SP2_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	994;"	d
AIPS_PACRF_SP3_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	987;"	d
AIPS_PACRF_SP3_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	988;"	d
AIPS_PACRF_SP4_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	981;"	d
AIPS_PACRF_SP4_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	982;"	d
AIPS_PACRF_SP5_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	975;"	d
AIPS_PACRF_SP5_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	976;"	d
AIPS_PACRF_SP6_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	969;"	d
AIPS_PACRF_SP6_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	970;"	d
AIPS_PACRF_SP7_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	963;"	d
AIPS_PACRF_SP7_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	964;"	d
AIPS_PACRF_TP0_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1001;"	d
AIPS_PACRF_TP0_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1002;"	d
AIPS_PACRF_TP1_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	995;"	d
AIPS_PACRF_TP1_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	996;"	d
AIPS_PACRF_TP2_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	989;"	d
AIPS_PACRF_TP2_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	990;"	d
AIPS_PACRF_TP3_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	983;"	d
AIPS_PACRF_TP3_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	984;"	d
AIPS_PACRF_TP4_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	977;"	d
AIPS_PACRF_TP4_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	978;"	d
AIPS_PACRF_TP5_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	971;"	d
AIPS_PACRF_TP5_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	972;"	d
AIPS_PACRF_TP6_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	965;"	d
AIPS_PACRF_TP6_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	966;"	d
AIPS_PACRF_TP7_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	959;"	d
AIPS_PACRF_TP7_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	960;"	d
AIPS_PACRF_WP0_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1003;"	d
AIPS_PACRF_WP0_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1004;"	d
AIPS_PACRF_WP1_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	997;"	d
AIPS_PACRF_WP1_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	998;"	d
AIPS_PACRF_WP2_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	991;"	d
AIPS_PACRF_WP2_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	992;"	d
AIPS_PACRF_WP3_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	985;"	d
AIPS_PACRF_WP3_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	986;"	d
AIPS_PACRF_WP4_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	979;"	d
AIPS_PACRF_WP4_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	980;"	d
AIPS_PACRF_WP5_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	973;"	d
AIPS_PACRF_WP5_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	974;"	d
AIPS_PACRF_WP6_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	967;"	d
AIPS_PACRF_WP6_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	968;"	d
AIPS_PACRF_WP7_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	961;"	d
AIPS_PACRF_WP7_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	962;"	d
AIPS_PACRG_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	651;"	d
AIPS_PACRG_SP0_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1054;"	d
AIPS_PACRG_SP0_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1055;"	d
AIPS_PACRG_SP1_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1048;"	d
AIPS_PACRG_SP1_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1049;"	d
AIPS_PACRG_SP2_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1042;"	d
AIPS_PACRG_SP2_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1043;"	d
AIPS_PACRG_SP3_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1036;"	d
AIPS_PACRG_SP3_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1037;"	d
AIPS_PACRG_SP4_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1030;"	d
AIPS_PACRG_SP4_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1031;"	d
AIPS_PACRG_SP5_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1024;"	d
AIPS_PACRG_SP5_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1025;"	d
AIPS_PACRG_SP6_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1018;"	d
AIPS_PACRG_SP6_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1019;"	d
AIPS_PACRG_SP7_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1012;"	d
AIPS_PACRG_SP7_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1013;"	d
AIPS_PACRG_TP0_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1050;"	d
AIPS_PACRG_TP0_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1051;"	d
AIPS_PACRG_TP1_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1044;"	d
AIPS_PACRG_TP1_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1045;"	d
AIPS_PACRG_TP2_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1038;"	d
AIPS_PACRG_TP2_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1039;"	d
AIPS_PACRG_TP3_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1032;"	d
AIPS_PACRG_TP3_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1033;"	d
AIPS_PACRG_TP4_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1026;"	d
AIPS_PACRG_TP4_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1027;"	d
AIPS_PACRG_TP5_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1020;"	d
AIPS_PACRG_TP5_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1021;"	d
AIPS_PACRG_TP6_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1014;"	d
AIPS_PACRG_TP6_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1015;"	d
AIPS_PACRG_TP7_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1008;"	d
AIPS_PACRG_TP7_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1009;"	d
AIPS_PACRG_WP0_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1052;"	d
AIPS_PACRG_WP0_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1053;"	d
AIPS_PACRG_WP1_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1046;"	d
AIPS_PACRG_WP1_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1047;"	d
AIPS_PACRG_WP2_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1040;"	d
AIPS_PACRG_WP2_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1041;"	d
AIPS_PACRG_WP3_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1034;"	d
AIPS_PACRG_WP3_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1035;"	d
AIPS_PACRG_WP4_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1028;"	d
AIPS_PACRG_WP4_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1029;"	d
AIPS_PACRG_WP5_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1022;"	d
AIPS_PACRG_WP5_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1023;"	d
AIPS_PACRG_WP6_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1016;"	d
AIPS_PACRG_WP6_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1017;"	d
AIPS_PACRG_WP7_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1010;"	d
AIPS_PACRG_WP7_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1011;"	d
AIPS_PACRH_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	652;"	d
AIPS_PACRH_SP0_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1103;"	d
AIPS_PACRH_SP0_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1104;"	d
AIPS_PACRH_SP1_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1097;"	d
AIPS_PACRH_SP1_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1098;"	d
AIPS_PACRH_SP2_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1091;"	d
AIPS_PACRH_SP2_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1092;"	d
AIPS_PACRH_SP3_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1085;"	d
AIPS_PACRH_SP3_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1086;"	d
AIPS_PACRH_SP4_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1079;"	d
AIPS_PACRH_SP4_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1080;"	d
AIPS_PACRH_SP5_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1073;"	d
AIPS_PACRH_SP5_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1074;"	d
AIPS_PACRH_SP6_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1067;"	d
AIPS_PACRH_SP6_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1068;"	d
AIPS_PACRH_SP7_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1061;"	d
AIPS_PACRH_SP7_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1062;"	d
AIPS_PACRH_TP0_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1099;"	d
AIPS_PACRH_TP0_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1100;"	d
AIPS_PACRH_TP1_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1093;"	d
AIPS_PACRH_TP1_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1094;"	d
AIPS_PACRH_TP2_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1087;"	d
AIPS_PACRH_TP2_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1088;"	d
AIPS_PACRH_TP3_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1081;"	d
AIPS_PACRH_TP3_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1082;"	d
AIPS_PACRH_TP4_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1075;"	d
AIPS_PACRH_TP4_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1076;"	d
AIPS_PACRH_TP5_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1069;"	d
AIPS_PACRH_TP5_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1070;"	d
AIPS_PACRH_TP6_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1063;"	d
AIPS_PACRH_TP6_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1064;"	d
AIPS_PACRH_TP7_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1057;"	d
AIPS_PACRH_TP7_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1058;"	d
AIPS_PACRH_WP0_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1101;"	d
AIPS_PACRH_WP0_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1102;"	d
AIPS_PACRH_WP1_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1095;"	d
AIPS_PACRH_WP1_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1096;"	d
AIPS_PACRH_WP2_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1089;"	d
AIPS_PACRH_WP2_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1090;"	d
AIPS_PACRH_WP3_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1083;"	d
AIPS_PACRH_WP3_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1084;"	d
AIPS_PACRH_WP4_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1077;"	d
AIPS_PACRH_WP4_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1078;"	d
AIPS_PACRH_WP5_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1071;"	d
AIPS_PACRH_WP5_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1072;"	d
AIPS_PACRH_WP6_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1065;"	d
AIPS_PACRH_WP6_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1066;"	d
AIPS_PACRH_WP7_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1059;"	d
AIPS_PACRH_WP7_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1060;"	d
AIPS_PACRI_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	653;"	d
AIPS_PACRI_SP0_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1152;"	d
AIPS_PACRI_SP0_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1153;"	d
AIPS_PACRI_SP1_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1146;"	d
AIPS_PACRI_SP1_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1147;"	d
AIPS_PACRI_SP2_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1140;"	d
AIPS_PACRI_SP2_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1141;"	d
AIPS_PACRI_SP3_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1134;"	d
AIPS_PACRI_SP3_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1135;"	d
AIPS_PACRI_SP4_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1128;"	d
AIPS_PACRI_SP4_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1129;"	d
AIPS_PACRI_SP5_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1122;"	d
AIPS_PACRI_SP5_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1123;"	d
AIPS_PACRI_SP6_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1116;"	d
AIPS_PACRI_SP6_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1117;"	d
AIPS_PACRI_SP7_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1110;"	d
AIPS_PACRI_SP7_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1111;"	d
AIPS_PACRI_TP0_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1148;"	d
AIPS_PACRI_TP0_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1149;"	d
AIPS_PACRI_TP1_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1142;"	d
AIPS_PACRI_TP1_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1143;"	d
AIPS_PACRI_TP2_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1136;"	d
AIPS_PACRI_TP2_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1137;"	d
AIPS_PACRI_TP3_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1130;"	d
AIPS_PACRI_TP3_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1131;"	d
AIPS_PACRI_TP4_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1124;"	d
AIPS_PACRI_TP4_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1125;"	d
AIPS_PACRI_TP5_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1118;"	d
AIPS_PACRI_TP5_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1119;"	d
AIPS_PACRI_TP6_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1112;"	d
AIPS_PACRI_TP6_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1113;"	d
AIPS_PACRI_TP7_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1106;"	d
AIPS_PACRI_TP7_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1107;"	d
AIPS_PACRI_WP0_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1150;"	d
AIPS_PACRI_WP0_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1151;"	d
AIPS_PACRI_WP1_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1144;"	d
AIPS_PACRI_WP1_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1145;"	d
AIPS_PACRI_WP2_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1138;"	d
AIPS_PACRI_WP2_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1139;"	d
AIPS_PACRI_WP3_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1132;"	d
AIPS_PACRI_WP3_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1133;"	d
AIPS_PACRI_WP4_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1126;"	d
AIPS_PACRI_WP4_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1127;"	d
AIPS_PACRI_WP5_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1120;"	d
AIPS_PACRI_WP5_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1121;"	d
AIPS_PACRI_WP6_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1114;"	d
AIPS_PACRI_WP6_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1115;"	d
AIPS_PACRI_WP7_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1108;"	d
AIPS_PACRI_WP7_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1109;"	d
AIPS_PACRJ_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	654;"	d
AIPS_PACRJ_SP0_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1201;"	d
AIPS_PACRJ_SP0_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1202;"	d
AIPS_PACRJ_SP1_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1195;"	d
AIPS_PACRJ_SP1_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1196;"	d
AIPS_PACRJ_SP2_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1189;"	d
AIPS_PACRJ_SP2_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1190;"	d
AIPS_PACRJ_SP3_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1183;"	d
AIPS_PACRJ_SP3_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1184;"	d
AIPS_PACRJ_SP4_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1177;"	d
AIPS_PACRJ_SP4_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1178;"	d
AIPS_PACRJ_SP5_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1171;"	d
AIPS_PACRJ_SP5_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1172;"	d
AIPS_PACRJ_SP6_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1165;"	d
AIPS_PACRJ_SP6_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1166;"	d
AIPS_PACRJ_SP7_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1159;"	d
AIPS_PACRJ_SP7_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1160;"	d
AIPS_PACRJ_TP0_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1197;"	d
AIPS_PACRJ_TP0_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1198;"	d
AIPS_PACRJ_TP1_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1191;"	d
AIPS_PACRJ_TP1_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1192;"	d
AIPS_PACRJ_TP2_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1185;"	d
AIPS_PACRJ_TP2_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1186;"	d
AIPS_PACRJ_TP3_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1179;"	d
AIPS_PACRJ_TP3_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1180;"	d
AIPS_PACRJ_TP4_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1173;"	d
AIPS_PACRJ_TP4_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1174;"	d
AIPS_PACRJ_TP5_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1167;"	d
AIPS_PACRJ_TP5_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1168;"	d
AIPS_PACRJ_TP6_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1161;"	d
AIPS_PACRJ_TP6_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1162;"	d
AIPS_PACRJ_TP7_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1155;"	d
AIPS_PACRJ_TP7_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1156;"	d
AIPS_PACRJ_WP0_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1199;"	d
AIPS_PACRJ_WP0_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1200;"	d
AIPS_PACRJ_WP1_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1193;"	d
AIPS_PACRJ_WP1_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1194;"	d
AIPS_PACRJ_WP2_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1187;"	d
AIPS_PACRJ_WP2_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1188;"	d
AIPS_PACRJ_WP3_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1181;"	d
AIPS_PACRJ_WP3_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1182;"	d
AIPS_PACRJ_WP4_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1175;"	d
AIPS_PACRJ_WP4_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1176;"	d
AIPS_PACRJ_WP5_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1169;"	d
AIPS_PACRJ_WP5_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1170;"	d
AIPS_PACRJ_WP6_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1163;"	d
AIPS_PACRJ_WP6_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1164;"	d
AIPS_PACRJ_WP7_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1157;"	d
AIPS_PACRJ_WP7_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1158;"	d
AIPS_PACRK_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	655;"	d
AIPS_PACRK_SP0_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1250;"	d
AIPS_PACRK_SP0_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1251;"	d
AIPS_PACRK_SP1_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1244;"	d
AIPS_PACRK_SP1_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1245;"	d
AIPS_PACRK_SP2_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1238;"	d
AIPS_PACRK_SP2_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1239;"	d
AIPS_PACRK_SP3_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1232;"	d
AIPS_PACRK_SP3_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1233;"	d
AIPS_PACRK_SP4_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1226;"	d
AIPS_PACRK_SP4_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1227;"	d
AIPS_PACRK_SP5_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1220;"	d
AIPS_PACRK_SP5_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1221;"	d
AIPS_PACRK_SP6_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1214;"	d
AIPS_PACRK_SP6_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1215;"	d
AIPS_PACRK_SP7_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1208;"	d
AIPS_PACRK_SP7_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1209;"	d
AIPS_PACRK_TP0_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1246;"	d
AIPS_PACRK_TP0_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1247;"	d
AIPS_PACRK_TP1_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1240;"	d
AIPS_PACRK_TP1_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1241;"	d
AIPS_PACRK_TP2_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1234;"	d
AIPS_PACRK_TP2_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1235;"	d
AIPS_PACRK_TP3_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1228;"	d
AIPS_PACRK_TP3_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1229;"	d
AIPS_PACRK_TP4_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1222;"	d
AIPS_PACRK_TP4_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1223;"	d
AIPS_PACRK_TP5_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1216;"	d
AIPS_PACRK_TP5_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1217;"	d
AIPS_PACRK_TP6_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1210;"	d
AIPS_PACRK_TP6_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1211;"	d
AIPS_PACRK_TP7_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1204;"	d
AIPS_PACRK_TP7_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1205;"	d
AIPS_PACRK_WP0_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1248;"	d
AIPS_PACRK_WP0_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1249;"	d
AIPS_PACRK_WP1_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1242;"	d
AIPS_PACRK_WP1_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1243;"	d
AIPS_PACRK_WP2_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1236;"	d
AIPS_PACRK_WP2_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1237;"	d
AIPS_PACRK_WP3_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1230;"	d
AIPS_PACRK_WP3_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1231;"	d
AIPS_PACRK_WP4_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1224;"	d
AIPS_PACRK_WP4_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1225;"	d
AIPS_PACRK_WP5_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1218;"	d
AIPS_PACRK_WP5_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1219;"	d
AIPS_PACRK_WP6_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1212;"	d
AIPS_PACRK_WP6_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1213;"	d
AIPS_PACRK_WP7_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1206;"	d
AIPS_PACRK_WP7_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1207;"	d
AIPS_PACRL_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	656;"	d
AIPS_PACRL_SP0_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1299;"	d
AIPS_PACRL_SP0_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1300;"	d
AIPS_PACRL_SP1_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1293;"	d
AIPS_PACRL_SP1_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1294;"	d
AIPS_PACRL_SP2_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1287;"	d
AIPS_PACRL_SP2_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1288;"	d
AIPS_PACRL_SP3_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1281;"	d
AIPS_PACRL_SP3_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1282;"	d
AIPS_PACRL_SP4_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1275;"	d
AIPS_PACRL_SP4_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1276;"	d
AIPS_PACRL_SP5_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1269;"	d
AIPS_PACRL_SP5_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1270;"	d
AIPS_PACRL_SP6_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1263;"	d
AIPS_PACRL_SP6_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1264;"	d
AIPS_PACRL_SP7_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1257;"	d
AIPS_PACRL_SP7_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1258;"	d
AIPS_PACRL_TP0_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1295;"	d
AIPS_PACRL_TP0_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1296;"	d
AIPS_PACRL_TP1_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1289;"	d
AIPS_PACRL_TP1_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1290;"	d
AIPS_PACRL_TP2_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1283;"	d
AIPS_PACRL_TP2_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1284;"	d
AIPS_PACRL_TP3_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1277;"	d
AIPS_PACRL_TP3_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1278;"	d
AIPS_PACRL_TP4_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1271;"	d
AIPS_PACRL_TP4_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1272;"	d
AIPS_PACRL_TP5_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1265;"	d
AIPS_PACRL_TP5_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1266;"	d
AIPS_PACRL_TP6_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1259;"	d
AIPS_PACRL_TP6_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1260;"	d
AIPS_PACRL_TP7_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1253;"	d
AIPS_PACRL_TP7_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1254;"	d
AIPS_PACRL_WP0_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1297;"	d
AIPS_PACRL_WP0_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1298;"	d
AIPS_PACRL_WP1_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1291;"	d
AIPS_PACRL_WP1_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1292;"	d
AIPS_PACRL_WP2_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1285;"	d
AIPS_PACRL_WP2_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1286;"	d
AIPS_PACRL_WP3_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1279;"	d
AIPS_PACRL_WP3_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1280;"	d
AIPS_PACRL_WP4_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1273;"	d
AIPS_PACRL_WP4_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1274;"	d
AIPS_PACRL_WP5_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1267;"	d
AIPS_PACRL_WP5_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1268;"	d
AIPS_PACRL_WP6_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1261;"	d
AIPS_PACRL_WP6_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1262;"	d
AIPS_PACRL_WP7_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1255;"	d
AIPS_PACRL_WP7_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1256;"	d
AIPS_PACRM_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	657;"	d
AIPS_PACRM_SP0_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1348;"	d
AIPS_PACRM_SP0_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1349;"	d
AIPS_PACRM_SP1_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1342;"	d
AIPS_PACRM_SP1_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1343;"	d
AIPS_PACRM_SP2_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1336;"	d
AIPS_PACRM_SP2_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1337;"	d
AIPS_PACRM_SP3_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1330;"	d
AIPS_PACRM_SP3_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1331;"	d
AIPS_PACRM_SP4_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1324;"	d
AIPS_PACRM_SP4_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1325;"	d
AIPS_PACRM_SP5_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1318;"	d
AIPS_PACRM_SP5_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1319;"	d
AIPS_PACRM_SP6_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1312;"	d
AIPS_PACRM_SP6_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1313;"	d
AIPS_PACRM_SP7_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1306;"	d
AIPS_PACRM_SP7_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1307;"	d
AIPS_PACRM_TP0_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1344;"	d
AIPS_PACRM_TP0_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1345;"	d
AIPS_PACRM_TP1_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1338;"	d
AIPS_PACRM_TP1_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1339;"	d
AIPS_PACRM_TP2_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1332;"	d
AIPS_PACRM_TP2_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1333;"	d
AIPS_PACRM_TP3_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1326;"	d
AIPS_PACRM_TP3_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1327;"	d
AIPS_PACRM_TP4_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1320;"	d
AIPS_PACRM_TP4_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1321;"	d
AIPS_PACRM_TP5_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1314;"	d
AIPS_PACRM_TP5_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1315;"	d
AIPS_PACRM_TP6_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1308;"	d
AIPS_PACRM_TP6_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1309;"	d
AIPS_PACRM_TP7_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1302;"	d
AIPS_PACRM_TP7_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1303;"	d
AIPS_PACRM_WP0_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1346;"	d
AIPS_PACRM_WP0_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1347;"	d
AIPS_PACRM_WP1_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1340;"	d
AIPS_PACRM_WP1_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1341;"	d
AIPS_PACRM_WP2_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1334;"	d
AIPS_PACRM_WP2_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1335;"	d
AIPS_PACRM_WP3_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1328;"	d
AIPS_PACRM_WP3_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1329;"	d
AIPS_PACRM_WP4_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1322;"	d
AIPS_PACRM_WP4_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1323;"	d
AIPS_PACRM_WP5_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1316;"	d
AIPS_PACRM_WP5_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1317;"	d
AIPS_PACRM_WP6_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1310;"	d
AIPS_PACRM_WP6_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1311;"	d
AIPS_PACRM_WP7_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1304;"	d
AIPS_PACRM_WP7_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1305;"	d
AIPS_PACRN_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	658;"	d
AIPS_PACRN_SP0_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1397;"	d
AIPS_PACRN_SP0_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1398;"	d
AIPS_PACRN_SP1_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1391;"	d
AIPS_PACRN_SP1_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1392;"	d
AIPS_PACRN_SP2_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1385;"	d
AIPS_PACRN_SP2_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1386;"	d
AIPS_PACRN_SP3_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1379;"	d
AIPS_PACRN_SP3_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1380;"	d
AIPS_PACRN_SP4_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1373;"	d
AIPS_PACRN_SP4_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1374;"	d
AIPS_PACRN_SP5_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1367;"	d
AIPS_PACRN_SP5_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1368;"	d
AIPS_PACRN_SP6_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1361;"	d
AIPS_PACRN_SP6_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1362;"	d
AIPS_PACRN_SP7_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1355;"	d
AIPS_PACRN_SP7_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1356;"	d
AIPS_PACRN_TP0_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1393;"	d
AIPS_PACRN_TP0_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1394;"	d
AIPS_PACRN_TP1_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1387;"	d
AIPS_PACRN_TP1_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1388;"	d
AIPS_PACRN_TP2_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1381;"	d
AIPS_PACRN_TP2_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1382;"	d
AIPS_PACRN_TP3_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1375;"	d
AIPS_PACRN_TP3_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1376;"	d
AIPS_PACRN_TP4_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1369;"	d
AIPS_PACRN_TP4_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1370;"	d
AIPS_PACRN_TP5_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1363;"	d
AIPS_PACRN_TP5_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1364;"	d
AIPS_PACRN_TP6_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1357;"	d
AIPS_PACRN_TP6_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1358;"	d
AIPS_PACRN_TP7_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1351;"	d
AIPS_PACRN_TP7_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1352;"	d
AIPS_PACRN_WP0_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1395;"	d
AIPS_PACRN_WP0_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1396;"	d
AIPS_PACRN_WP1_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1389;"	d
AIPS_PACRN_WP1_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1390;"	d
AIPS_PACRN_WP2_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1383;"	d
AIPS_PACRN_WP2_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1384;"	d
AIPS_PACRN_WP3_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1377;"	d
AIPS_PACRN_WP3_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1378;"	d
AIPS_PACRN_WP4_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1371;"	d
AIPS_PACRN_WP4_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1372;"	d
AIPS_PACRN_WP5_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1365;"	d
AIPS_PACRN_WP5_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1366;"	d
AIPS_PACRN_WP6_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1359;"	d
AIPS_PACRN_WP6_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1360;"	d
AIPS_PACRN_WP7_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1353;"	d
AIPS_PACRN_WP7_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1354;"	d
AIPS_PACRO_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	659;"	d
AIPS_PACRO_SP0_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1446;"	d
AIPS_PACRO_SP0_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1447;"	d
AIPS_PACRO_SP1_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1440;"	d
AIPS_PACRO_SP1_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1441;"	d
AIPS_PACRO_SP2_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1434;"	d
AIPS_PACRO_SP2_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1435;"	d
AIPS_PACRO_SP3_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1428;"	d
AIPS_PACRO_SP3_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1429;"	d
AIPS_PACRO_SP4_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1422;"	d
AIPS_PACRO_SP4_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1423;"	d
AIPS_PACRO_SP5_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1416;"	d
AIPS_PACRO_SP5_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1417;"	d
AIPS_PACRO_SP6_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1410;"	d
AIPS_PACRO_SP6_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1411;"	d
AIPS_PACRO_SP7_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1404;"	d
AIPS_PACRO_SP7_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1405;"	d
AIPS_PACRO_TP0_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1442;"	d
AIPS_PACRO_TP0_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1443;"	d
AIPS_PACRO_TP1_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1436;"	d
AIPS_PACRO_TP1_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1437;"	d
AIPS_PACRO_TP2_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1430;"	d
AIPS_PACRO_TP2_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1431;"	d
AIPS_PACRO_TP3_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1424;"	d
AIPS_PACRO_TP3_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1425;"	d
AIPS_PACRO_TP4_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1418;"	d
AIPS_PACRO_TP4_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1419;"	d
AIPS_PACRO_TP5_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1412;"	d
AIPS_PACRO_TP5_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1413;"	d
AIPS_PACRO_TP6_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1406;"	d
AIPS_PACRO_TP6_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1407;"	d
AIPS_PACRO_TP7_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1400;"	d
AIPS_PACRO_TP7_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1401;"	d
AIPS_PACRO_WP0_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1444;"	d
AIPS_PACRO_WP0_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1445;"	d
AIPS_PACRO_WP1_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1438;"	d
AIPS_PACRO_WP1_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1439;"	d
AIPS_PACRO_WP2_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1432;"	d
AIPS_PACRO_WP2_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1433;"	d
AIPS_PACRO_WP3_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1426;"	d
AIPS_PACRO_WP3_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1427;"	d
AIPS_PACRO_WP4_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1420;"	d
AIPS_PACRO_WP4_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1421;"	d
AIPS_PACRO_WP5_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1414;"	d
AIPS_PACRO_WP5_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1415;"	d
AIPS_PACRO_WP6_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1408;"	d
AIPS_PACRO_WP6_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1409;"	d
AIPS_PACRO_WP7_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1402;"	d
AIPS_PACRO_WP7_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1403;"	d
AIPS_PACRP_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	660;"	d
AIPS_PACRP_SP0_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1495;"	d
AIPS_PACRP_SP0_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1496;"	d
AIPS_PACRP_SP1_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1489;"	d
AIPS_PACRP_SP1_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1490;"	d
AIPS_PACRP_SP2_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1483;"	d
AIPS_PACRP_SP2_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1484;"	d
AIPS_PACRP_SP3_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1477;"	d
AIPS_PACRP_SP3_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1478;"	d
AIPS_PACRP_SP4_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1471;"	d
AIPS_PACRP_SP4_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1472;"	d
AIPS_PACRP_SP5_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1465;"	d
AIPS_PACRP_SP5_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1466;"	d
AIPS_PACRP_SP6_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1459;"	d
AIPS_PACRP_SP6_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1460;"	d
AIPS_PACRP_SP7_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1453;"	d
AIPS_PACRP_SP7_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1454;"	d
AIPS_PACRP_TP0_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1491;"	d
AIPS_PACRP_TP0_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1492;"	d
AIPS_PACRP_TP1_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1485;"	d
AIPS_PACRP_TP1_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1486;"	d
AIPS_PACRP_TP2_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1479;"	d
AIPS_PACRP_TP2_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1480;"	d
AIPS_PACRP_TP3_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1473;"	d
AIPS_PACRP_TP3_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1474;"	d
AIPS_PACRP_TP4_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1467;"	d
AIPS_PACRP_TP4_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1468;"	d
AIPS_PACRP_TP5_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1461;"	d
AIPS_PACRP_TP5_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1462;"	d
AIPS_PACRP_TP6_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1455;"	d
AIPS_PACRP_TP6_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1456;"	d
AIPS_PACRP_TP7_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1449;"	d
AIPS_PACRP_TP7_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1450;"	d
AIPS_PACRP_WP0_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1493;"	d
AIPS_PACRP_WP0_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1494;"	d
AIPS_PACRP_WP1_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1487;"	d
AIPS_PACRP_WP1_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1488;"	d
AIPS_PACRP_WP2_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1481;"	d
AIPS_PACRP_WP2_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1482;"	d
AIPS_PACRP_WP3_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1475;"	d
AIPS_PACRP_WP3_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1476;"	d
AIPS_PACRP_WP4_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1469;"	d
AIPS_PACRP_WP4_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1470;"	d
AIPS_PACRP_WP5_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1463;"	d
AIPS_PACRP_WP5_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1464;"	d
AIPS_PACRP_WP6_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1457;"	d
AIPS_PACRP_WP6_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1458;"	d
AIPS_PACRP_WP7_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1451;"	d
AIPS_PACRP_WP7_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1452;"	d
AIRCR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t AIRCR;                                  \/**< Application Interrupt and Reset Control Register, offset: 0xD0C *\/$/;"	m	struct:SCB_MemMap
APP_INTVECT_ELEM	.\oven\bsp\twrk60iar72\cm4f\MCUinit.c	/^} APP_INTVECT_ELEM;$/;"	t	file:
ARM_INTERRUPT_LEVEL_BITS	.\oven\bsp\twrk60iar72\cm4f\arm_cm4.h	13;"	d
ATCOR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t ATCOR;                                  \/**< Timer Correction Register, offset: 0x410 *\/$/;"	m	struct:ENET_MemMap
ATCR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t ATCR;                                   \/**< Timer Control Register, offset: 0x400 *\/$/;"	m	struct:ENET_MemMap
ATCVH	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t ATCVH;                                   \/**< MCG Auto Trim Compare Value High Register, offset: 0xA *\/$/;"	m	struct:MCG_MemMap
ATCVL	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t ATCVL;                                   \/**< MCG Auto Trim Compare Value Low Register, offset: 0xB *\/$/;"	m	struct:MCG_MemMap
ATINC	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t ATINC;                                  \/**< Time-Stamping Clock Period Register, offset: 0x414 *\/$/;"	m	struct:ENET_MemMap
ATOFF	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t ATOFF;                                  \/**< Timer Offset Register, offset: 0x408 *\/$/;"	m	struct:ENET_MemMap
ATPER	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t ATPER;                                  \/**< Timer Period Register, offset: 0x40C *\/$/;"	m	struct:ENET_MemMap
ATSTMP	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t ATSTMP;                                 \/**< Timestamp of Last Transmitted Frame, offset: 0x418 *\/$/;"	m	struct:ENET_MemMap
ATTR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^    uint16_t ATTR;                                   \/**< TCD Transfer Attributes, array offset: 0x1006, array step: 0x20 *\/$/;"	m	struct:DMA_MemMap::<anonymous>
ATVR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t ATVR;                                   \/**< Timer Value Register, offset: 0x404 *\/$/;"	m	struct:ENET_MemMap
AUTHSTATUS	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t AUTHSTATUS;                             \/**< Authentication Status Register, offset: 0xFB8 *\/$/;"	m	struct:ETB_MemMap
AUTHSTATUS	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t AUTHSTATUS;                             \/**< Authentication Status Register, offset: 0xFB8 *\/$/;"	m	struct:ETF_MemMap
AUTHSTATUS	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t AUTHSTATUS;                             \/**< Authentication Status Register, offset: 0xFB8 *\/$/;"	m	struct:ETM_MemMap
AXBS_BASE_PTR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1699;"	d
AXBS_BASE_PTRS	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1701;"	d
AXBS_CRS	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1734;"	d
AXBS_CRS0	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1716;"	d
AXBS_CRS1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1718;"	d
AXBS_CRS2	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1720;"	d
AXBS_CRS3	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1722;"	d
AXBS_CRS4	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1724;"	d
AXBS_CRS_ARB	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1662;"	d
AXBS_CRS_ARB_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1660;"	d
AXBS_CRS_ARB_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1661;"	d
AXBS_CRS_HLP_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1663;"	d
AXBS_CRS_HLP_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1664;"	d
AXBS_CRS_PARK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1656;"	d
AXBS_CRS_PARK_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1654;"	d
AXBS_CRS_PARK_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1655;"	d
AXBS_CRS_PCTL	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1659;"	d
AXBS_CRS_PCTL_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1657;"	d
AXBS_CRS_PCTL_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1658;"	d
AXBS_CRS_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1612;"	d
AXBS_CRS_RO_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1665;"	d
AXBS_CRS_RO_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1666;"	d
AXBS_MGPCR0	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1725;"	d
AXBS_MGPCR0_AULB	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1670;"	d
AXBS_MGPCR0_AULB_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1668;"	d
AXBS_MGPCR0_AULB_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1669;"	d
AXBS_MGPCR0_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1613;"	d
AXBS_MGPCR1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1726;"	d
AXBS_MGPCR1_AULB	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1674;"	d
AXBS_MGPCR1_AULB_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1672;"	d
AXBS_MGPCR1_AULB_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1673;"	d
AXBS_MGPCR1_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1614;"	d
AXBS_MGPCR2	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1727;"	d
AXBS_MGPCR2_AULB	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1678;"	d
AXBS_MGPCR2_AULB_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1676;"	d
AXBS_MGPCR2_AULB_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1677;"	d
AXBS_MGPCR2_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1615;"	d
AXBS_MGPCR3	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1728;"	d
AXBS_MGPCR3_AULB	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1682;"	d
AXBS_MGPCR3_AULB_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1680;"	d
AXBS_MGPCR3_AULB_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1681;"	d
AXBS_MGPCR3_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1616;"	d
AXBS_MGPCR4	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1729;"	d
AXBS_MGPCR4_AULB	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1686;"	d
AXBS_MGPCR4_AULB_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1684;"	d
AXBS_MGPCR4_AULB_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1685;"	d
AXBS_MGPCR4_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1617;"	d
AXBS_MGPCR5	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1730;"	d
AXBS_MGPCR5_AULB	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1690;"	d
AXBS_MGPCR5_AULB_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1688;"	d
AXBS_MGPCR5_AULB_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1689;"	d
AXBS_MGPCR5_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1618;"	d
AXBS_MemMap	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^typedef struct AXBS_MemMap {$/;"	s
AXBS_MemMapPtr	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^} volatile *AXBS_MemMapPtr;$/;"	t
AXBS_PRS	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1733;"	d
AXBS_PRS0	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1715;"	d
AXBS_PRS1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1717;"	d
AXBS_PRS2	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1719;"	d
AXBS_PRS3	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1721;"	d
AXBS_PRS4	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1723;"	d
AXBS_PRS_M0	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1637;"	d
AXBS_PRS_M0_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1635;"	d
AXBS_PRS_M0_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1636;"	d
AXBS_PRS_M1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1640;"	d
AXBS_PRS_M1_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1638;"	d
AXBS_PRS_M1_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1639;"	d
AXBS_PRS_M2	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1643;"	d
AXBS_PRS_M2_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1641;"	d
AXBS_PRS_M2_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1642;"	d
AXBS_PRS_M3	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1646;"	d
AXBS_PRS_M3_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1644;"	d
AXBS_PRS_M3_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1645;"	d
AXBS_PRS_M4	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1649;"	d
AXBS_PRS_M4_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1647;"	d
AXBS_PRS_M4_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1648;"	d
AXBS_PRS_M5	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1652;"	d
AXBS_PRS_M5_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1650;"	d
AXBS_PRS_M5_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1651;"	d
AXBS_PRS_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1611;"	d
B1T	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t B1T;                                     \/**< UART CEA709.1-B Beta1 Timer, offset: 0x24 *\/$/;"	m	struct:UART_MemMap
BACKKEY0	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t BACKKEY0;                                \/**< Backdoor Comparison Key 0., offset: 0x3 *\/$/;"	m	struct:NV_MemMap
BACKKEY1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t BACKKEY1;                                \/**< Backdoor Comparison Key 1., offset: 0x2 *\/$/;"	m	struct:NV_MemMap
BACKKEY2	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t BACKKEY2;                                \/**< Backdoor Comparison Key 2., offset: 0x1 *\/$/;"	m	struct:NV_MemMap
BACKKEY3	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t BACKKEY3;                                \/**< Backdoor Comparison Key 3., offset: 0x0 *\/$/;"	m	struct:NV_MemMap
BACKKEY4	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t BACKKEY4;                                \/**< Backdoor Comparison Key 4., offset: 0x7 *\/$/;"	m	struct:NV_MemMap
BACKKEY5	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t BACKKEY5;                                \/**< Backdoor Comparison Key 5., offset: 0x6 *\/$/;"	m	struct:NV_MemMap
BACKKEY6	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t BACKKEY6;                                \/**< Backdoor Comparison Key 6., offset: 0x5 *\/$/;"	m	struct:NV_MemMap
BACKKEY7	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t BACKKEY7;                                \/**< Backdoor Comparison Key 7., offset: 0x4 *\/$/;"	m	struct:NV_MemMap
BDH	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t BDH;                                     \/**< UART Baud Rate Registers: High, offset: 0x0 *\/$/;"	m	struct:UART_MemMap
BDL	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t BDL;                                     \/**< UART Baud Rate Registers: Low, offset: 0x1 *\/$/;"	m	struct:UART_MemMap
BDTPAGE1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t BDTPAGE1;                                \/**< BDT Page Register 1, offset: 0x9C *\/$/;"	m	struct:USB_MemMap
BDTPAGE2	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t BDTPAGE2;                                \/**< BDT Page Register 2, offset: 0xB0 *\/$/;"	m	struct:USB_MemMap
BDTPAGE3	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t BDTPAGE3;                                \/**< BDT Page Register 3, offset: 0xB4 *\/$/;"	m	struct:USB_MemMap
BFAR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t BFAR;                                   \/**< BusFault Address Register, offset: 0xD38 *\/$/;"	m	struct:SCB_MemMap
BIN_TRACE	.\oven\bsp\win32vc08\bsp.c	56;"	d	file:
BIN_TRACE	.\trtemp\bsp\x86\bsp.c	33;"	d	file:
BITBAND_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	92;"	d
BITER_ELINKNO	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^      uint16_t BITER_ELINKNO;                          \/**< TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled), array offset: 0x101E, array step: 0x20 *\/$/;"	m	union:DMA_MemMap::<anonymous>::<anonymous>
BITER_ELINKYES	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^      uint16_t BITER_ELINKYES;                         \/**< TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled), array offset: 0x101E, array step: 0x20 *\/$/;"	m	union:DMA_MemMap::<anonymous>::<anonymous>
BLKATTR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t BLKATTR;                                \/**< Block Attributes register, offset: 0x4 *\/$/;"	m	struct:SDHC_MemMap
BSP_HIGHEST_IRQ_PRI	.\oven\bsp\twrk60iar72\bsp.h	58;"	d
BSP_KERNEL_IRQ_PRIO	.\oven\bsp\twrk60iar72\bsp.h	56;"	d
BSP_TICKS_PER_SEC	.\oven\bsp\twrk60iar72\bsp.h	61;"	d
BSP_TICKS_PER_SEC	.\oven\bsp\win32vc08\bsp.h	52;"	d
BSP_TICKS_PER_SEC	.\trtemp\bsp\x86\bsp.h	14;"	d
BSP_TS_RATE_HZ	.\oven\bsp\twrk60iar72\bsp.h	71;"	d
BSP_TS_RATE_HZ	.\oven\bsp\win32vc08\bsp.h	61;"	d
BSP_UART_IRQ_PRIO	.\oven\bsp\twrk60iar72\bsp.h	57;"	d
C0	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t C0;                                      \/**< DAC Control Register, offset: 0x21 *\/$/;"	m	struct:DAC_MemMap
C1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^    uint32_t C1;                                     \/**< Channel n Control Register 1, array offset: 0x10, array step: 0x28 *\/$/;"	m	struct:PDB_MemMap::<anonymous>
C1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t C1;                                      \/**< DAC Control Register 1, offset: 0x22 *\/$/;"	m	struct:DAC_MemMap
C1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t C1;                                      \/**< I2C Control Register 1, offset: 0x2 *\/$/;"	m	struct:I2C_MemMap
C1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t C1;                                      \/**< MCG Control 1 Register, offset: 0x0 *\/$/;"	m	struct:MCG_MemMap
C1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t C1;                                      \/**< UART Control Register 1, offset: 0x2 *\/$/;"	m	struct:UART_MemMap
C10	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t C10;                                     \/**< MCG Control 10 Register, offset: 0xF *\/$/;"	m	struct:MCG_MemMap
C2	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t C2;                                      \/**< DAC Control Register 2, offset: 0x23 *\/$/;"	m	struct:DAC_MemMap
C2	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t C2;                                      \/**< I2C Control Register 2, offset: 0x5 *\/$/;"	m	struct:I2C_MemMap
C2	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t C2;                                      \/**< MCG Control 2 Register, offset: 0x1 *\/$/;"	m	struct:MCG_MemMap
C2	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t C2;                                      \/**< UART Control Register 2, offset: 0x3 *\/$/;"	m	struct:UART_MemMap
C3	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t C3;                                      \/**< MCG Control 3 Register, offset: 0x2 *\/$/;"	m	struct:MCG_MemMap
C3	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t C3;                                      \/**< UART Control Register 3, offset: 0x6 *\/$/;"	m	struct:UART_MemMap
C4	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t C4;                                      \/**< MCG Control 4 Register, offset: 0x3 *\/$/;"	m	struct:MCG_MemMap
C4	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t C4;                                      \/**< UART Control Register 4, offset: 0xA *\/$/;"	m	struct:UART_MemMap
C5	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t C5;                                      \/**< MCG Control 5 Register, offset: 0x4 *\/$/;"	m	struct:MCG_MemMap
C5	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t C5;                                      \/**< UART Control Register 5, offset: 0xB *\/$/;"	m	struct:UART_MemMap
C6	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t C6;                                      \/**< MCG Control 6 Register, offset: 0x5 *\/$/;"	m	struct:MCG_MemMap
C6	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t C6;                                      \/**< UART CEA709.1-B Control Register 6, offset: 0x21 *\/$/;"	m	struct:UART_MemMap
C7	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t C7;                                      \/**< MCG Control 7 Register, offset: 0xC *\/$/;"	m	struct:MCG_MemMap
C7816	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t C7816;                                   \/**< UART 7816 Control Register, offset: 0x18 *\/$/;"	m	struct:UART_MemMap
C8	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t C8;                                      \/**< MCG Control 8 Register, offset: 0xD *\/$/;"	m	struct:MCG_MemMap
C9	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t C9;                                      \/**< MCG Control 9 Register, offset: 0xE *\/$/;"	m	struct:MCG_MemMap
CA	.\rkh\source\include\rkhitl.h	188;"	d
CALIB	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t CALIB;                                  \/**< SysTick Calibration Value Register, offset: 0xC *\/$/;"	m	struct:SysTick_MemMap
CAN0_BASE_PTR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2092;"	d
CAN0_CRCR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2122;"	d
CAN0_CS	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2303;"	d
CAN0_CS0	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2125;"	d
CAN0_CS1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2129;"	d
CAN0_CS10	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2165;"	d
CAN0_CS11	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2169;"	d
CAN0_CS12	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2173;"	d
CAN0_CS13	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2177;"	d
CAN0_CS14	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2181;"	d
CAN0_CS15	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2185;"	d
CAN0_CS2	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2133;"	d
CAN0_CS3	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2137;"	d
CAN0_CS4	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2141;"	d
CAN0_CS5	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2145;"	d
CAN0_CS6	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2149;"	d
CAN0_CS7	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2153;"	d
CAN0_CS8	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2157;"	d
CAN0_CS9	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2161;"	d
CAN0_CTRL1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2111;"	d
CAN0_CTRL2	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2120;"	d
CAN0_ECR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2116;"	d
CAN0_ESR1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2117;"	d
CAN0_ESR2	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2121;"	d
CAN0_ID	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2305;"	d
CAN0_ID0	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2126;"	d
CAN0_ID1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2130;"	d
CAN0_ID10	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2166;"	d
CAN0_ID11	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2170;"	d
CAN0_ID12	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2174;"	d
CAN0_ID13	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2178;"	d
CAN0_ID14	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2182;"	d
CAN0_ID15	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2186;"	d
CAN0_ID2	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2134;"	d
CAN0_ID3	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2138;"	d
CAN0_ID4	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2142;"	d
CAN0_ID5	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2146;"	d
CAN0_ID6	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2150;"	d
CAN0_ID7	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2154;"	d
CAN0_ID8	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2158;"	d
CAN0_ID9	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2162;"	d
CAN0_IFLAG1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2119;"	d
CAN0_IFLAG2	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15913;"	d
CAN0_IMASK1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2118;"	d
CAN0_IMASK2	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15907;"	d
CAN0_MCR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2110;"	d
CAN0_RX14MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2114;"	d
CAN0_RX15MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2115;"	d
CAN0_RXFGMASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2123;"	d
CAN0_RXFIR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2124;"	d
CAN0_RXIMR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2311;"	d
CAN0_RXIMR0	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2189;"	d
CAN0_RXIMR1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2190;"	d
CAN0_RXIMR10	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2199;"	d
CAN0_RXIMR11	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2200;"	d
CAN0_RXIMR12	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2201;"	d
CAN0_RXIMR13	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2202;"	d
CAN0_RXIMR14	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2203;"	d
CAN0_RXIMR15	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2204;"	d
CAN0_RXIMR2	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2191;"	d
CAN0_RXIMR3	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2192;"	d
CAN0_RXIMR4	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2193;"	d
CAN0_RXIMR5	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2194;"	d
CAN0_RXIMR6	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2195;"	d
CAN0_RXIMR7	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2196;"	d
CAN0_RXIMR8	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2197;"	d
CAN0_RXIMR9	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2198;"	d
CAN0_RXMGMASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2113;"	d
CAN0_TIMER	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2112;"	d
CAN0_WORD0	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2307;"	d
CAN0_WORD00	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2127;"	d
CAN0_WORD01	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2131;"	d
CAN0_WORD010	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2167;"	d
CAN0_WORD011	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2171;"	d
CAN0_WORD012	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2175;"	d
CAN0_WORD013	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2179;"	d
CAN0_WORD014	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2183;"	d
CAN0_WORD015	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2187;"	d
CAN0_WORD02	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2135;"	d
CAN0_WORD03	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2139;"	d
CAN0_WORD04	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2143;"	d
CAN0_WORD05	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2147;"	d
CAN0_WORD06	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2151;"	d
CAN0_WORD07	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2155;"	d
CAN0_WORD08	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2159;"	d
CAN0_WORD09	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2163;"	d
CAN0_WORD1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2309;"	d
CAN0_WORD10	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2128;"	d
CAN0_WORD11	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2132;"	d
CAN0_WORD110	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2168;"	d
CAN0_WORD111	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2172;"	d
CAN0_WORD112	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2176;"	d
CAN0_WORD113	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2180;"	d
CAN0_WORD114	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2184;"	d
CAN0_WORD115	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2188;"	d
CAN0_WORD12	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2136;"	d
CAN0_WORD13	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2140;"	d
CAN0_WORD14	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2144;"	d
CAN0_WORD15	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2148;"	d
CAN0_WORD16	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2152;"	d
CAN0_WORD17	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2156;"	d
CAN0_WORD18	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2160;"	d
CAN0_WORD19	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2164;"	d
CAN1_BASE_PTR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2094;"	d
CAN1_CRCR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2218;"	d
CAN1_CS	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2304;"	d
CAN1_CS0	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2221;"	d
CAN1_CS1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2225;"	d
CAN1_CS10	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2261;"	d
CAN1_CS11	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2265;"	d
CAN1_CS12	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2269;"	d
CAN1_CS13	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2273;"	d
CAN1_CS14	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2277;"	d
CAN1_CS15	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2281;"	d
CAN1_CS2	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2229;"	d
CAN1_CS3	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2233;"	d
CAN1_CS4	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2237;"	d
CAN1_CS5	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2241;"	d
CAN1_CS6	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2245;"	d
CAN1_CS7	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2249;"	d
CAN1_CS8	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2253;"	d
CAN1_CS9	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2257;"	d
CAN1_CTRL1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2207;"	d
CAN1_CTRL2	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2216;"	d
CAN1_ECR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2212;"	d
CAN1_ESR1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2213;"	d
CAN1_ESR2	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2217;"	d
CAN1_ID	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2306;"	d
CAN1_ID0	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2222;"	d
CAN1_ID1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2226;"	d
CAN1_ID10	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2262;"	d
CAN1_ID11	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2266;"	d
CAN1_ID12	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2270;"	d
CAN1_ID13	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2274;"	d
CAN1_ID14	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2278;"	d
CAN1_ID15	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2282;"	d
CAN1_ID2	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2230;"	d
CAN1_ID3	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2234;"	d
CAN1_ID4	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2238;"	d
CAN1_ID5	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2242;"	d
CAN1_ID6	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2246;"	d
CAN1_ID7	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2250;"	d
CAN1_ID8	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2254;"	d
CAN1_ID9	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2258;"	d
CAN1_IFLAG1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2215;"	d
CAN1_IFLAG2	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15914;"	d
CAN1_IMASK1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2214;"	d
CAN1_IMASK2	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15908;"	d
CAN1_MCR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2206;"	d
CAN1_RX14MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2210;"	d
CAN1_RX15MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2211;"	d
CAN1_RXFGMASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2219;"	d
CAN1_RXFIR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2220;"	d
CAN1_RXIMR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2312;"	d
CAN1_RXIMR0	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2285;"	d
CAN1_RXIMR1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2286;"	d
CAN1_RXIMR10	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2295;"	d
CAN1_RXIMR11	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2296;"	d
CAN1_RXIMR12	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2297;"	d
CAN1_RXIMR13	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2298;"	d
CAN1_RXIMR14	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2299;"	d
CAN1_RXIMR15	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2300;"	d
CAN1_RXIMR2	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2287;"	d
CAN1_RXIMR3	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2288;"	d
CAN1_RXIMR4	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2289;"	d
CAN1_RXIMR5	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2290;"	d
CAN1_RXIMR6	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2291;"	d
CAN1_RXIMR7	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2292;"	d
CAN1_RXIMR8	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2293;"	d
CAN1_RXIMR9	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2294;"	d
CAN1_RXMGMASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2209;"	d
CAN1_TIMER	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2208;"	d
CAN1_WORD0	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2308;"	d
CAN1_WORD00	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2223;"	d
CAN1_WORD01	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2227;"	d
CAN1_WORD010	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2263;"	d
CAN1_WORD011	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2267;"	d
CAN1_WORD012	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2271;"	d
CAN1_WORD013	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2275;"	d
CAN1_WORD014	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2279;"	d
CAN1_WORD015	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2283;"	d
CAN1_WORD02	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2231;"	d
CAN1_WORD03	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2235;"	d
CAN1_WORD04	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2239;"	d
CAN1_WORD05	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2243;"	d
CAN1_WORD06	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2247;"	d
CAN1_WORD07	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2251;"	d
CAN1_WORD08	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2255;"	d
CAN1_WORD09	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2259;"	d
CAN1_WORD1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2310;"	d
CAN1_WORD10	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2224;"	d
CAN1_WORD11	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2228;"	d
CAN1_WORD110	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2264;"	d
CAN1_WORD111	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2268;"	d
CAN1_WORD112	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2272;"	d
CAN1_WORD113	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2276;"	d
CAN1_WORD114	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2280;"	d
CAN1_WORD115	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2284;"	d
CAN1_WORD12	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2232;"	d
CAN1_WORD13	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2236;"	d
CAN1_WORD14	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2240;"	d
CAN1_WORD15	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2244;"	d
CAN1_WORD16	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2248;"	d
CAN1_WORD17	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2252;"	d
CAN1_WORD18	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2256;"	d
CAN1_WORD19	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2260;"	d
CAN_BASE_PTRS	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2096;"	d
CAN_CRCR_MBCRC	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2019;"	d
CAN_CRCR_MBCRC_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2017;"	d
CAN_CRCR_MBCRC_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2018;"	d
CAN_CRCR_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1810;"	d
CAN_CRCR_TXCRC	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2016;"	d
CAN_CRCR_TXCRC_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2014;"	d
CAN_CRCR_TXCRC_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2015;"	d
CAN_CS_CODE	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2043;"	d
CAN_CS_CODE_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2041;"	d
CAN_CS_CODE_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2042;"	d
CAN_CS_DLC	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2034;"	d
CAN_CS_DLC_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2032;"	d
CAN_CS_DLC_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2033;"	d
CAN_CS_IDE_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2037;"	d
CAN_CS_IDE_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2038;"	d
CAN_CS_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1813;"	d
CAN_CS_RTR_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2035;"	d
CAN_CS_RTR_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2036;"	d
CAN_CS_SRR_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2039;"	d
CAN_CS_SRR_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2040;"	d
CAN_CS_TIME_STAMP	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2031;"	d
CAN_CS_TIME_STAMP_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2029;"	d
CAN_CS_TIME_STAMP_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2030;"	d
CAN_CTRL1_BOFFMSK_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1898;"	d
CAN_CTRL1_BOFFMSK_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1899;"	d
CAN_CTRL1_BOFFREC_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1884;"	d
CAN_CTRL1_BOFFREC_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1885;"	d
CAN_CTRL1_CLKSRC_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1894;"	d
CAN_CTRL1_CLKSRC_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1895;"	d
CAN_CTRL1_ERRMSK_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1896;"	d
CAN_CTRL1_ERRMSK_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1897;"	d
CAN_CTRL1_LBUF_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1880;"	d
CAN_CTRL1_LBUF_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1881;"	d
CAN_CTRL1_LOM_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1878;"	d
CAN_CTRL1_LOM_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1879;"	d
CAN_CTRL1_LPB_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1892;"	d
CAN_CTRL1_LPB_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1893;"	d
CAN_CTRL1_PRESDIV	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1911;"	d
CAN_CTRL1_PRESDIV_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1909;"	d
CAN_CTRL1_PRESDIV_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1910;"	d
CAN_CTRL1_PROPSEG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1877;"	d
CAN_CTRL1_PROPSEG_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1875;"	d
CAN_CTRL1_PROPSEG_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1876;"	d
CAN_CTRL1_PSEG1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1905;"	d
CAN_CTRL1_PSEG1_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1903;"	d
CAN_CTRL1_PSEG1_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1904;"	d
CAN_CTRL1_PSEG2	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1902;"	d
CAN_CTRL1_PSEG2_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1900;"	d
CAN_CTRL1_PSEG2_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1901;"	d
CAN_CTRL1_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1799;"	d
CAN_CTRL1_RJW	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1908;"	d
CAN_CTRL1_RJW_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1906;"	d
CAN_CTRL1_RJW_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1907;"	d
CAN_CTRL1_RWRNMSK_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1888;"	d
CAN_CTRL1_RWRNMSK_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1889;"	d
CAN_CTRL1_SMP_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1886;"	d
CAN_CTRL1_SMP_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1887;"	d
CAN_CTRL1_TSYN_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1882;"	d
CAN_CTRL1_TSYN_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1883;"	d
CAN_CTRL1_TWRNMSK_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1890;"	d
CAN_CTRL1_TWRNMSK_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1891;"	d
CAN_CTRL2_EACEN_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1991;"	d
CAN_CTRL2_EACEN_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1992;"	d
CAN_CTRL2_MRP_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1995;"	d
CAN_CTRL2_MRP_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1996;"	d
CAN_CTRL2_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1808;"	d
CAN_CTRL2_RFFN	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2002;"	d
CAN_CTRL2_RFFN_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2000;"	d
CAN_CTRL2_RFFN_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2001;"	d
CAN_CTRL2_RRS_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1993;"	d
CAN_CTRL2_RRS_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1994;"	d
CAN_CTRL2_TASD	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1999;"	d
CAN_CTRL2_TASD_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1997;"	d
CAN_CTRL2_TASD_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1998;"	d
CAN_CTRL2_WRMFRZ_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2003;"	d
CAN_CTRL2_WRMFRZ_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2004;"	d
CAN_ECR_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1804;"	d
CAN_ECR_RXERRCNT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1934;"	d
CAN_ECR_RXERRCNT_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1932;"	d
CAN_ECR_RXERRCNT_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1933;"	d
CAN_ECR_TXERRCNT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1931;"	d
CAN_ECR_TXERRCNT_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1929;"	d
CAN_ECR_TXERRCNT_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1930;"	d
CAN_ESR1_ACKERR_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1961;"	d
CAN_ESR1_ACKERR_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1962;"	d
CAN_ESR1_BIT0ERR_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1963;"	d
CAN_ESR1_BIT0ERR_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1964;"	d
CAN_ESR1_BIT1ERR_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1965;"	d
CAN_ESR1_BIT1ERR_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1966;"	d
CAN_ESR1_BOFFINT_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1940;"	d
CAN_ESR1_BOFFINT_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1941;"	d
CAN_ESR1_CRCERR_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1959;"	d
CAN_ESR1_CRCERR_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1960;"	d
CAN_ESR1_ERRINT_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1938;"	d
CAN_ESR1_ERRINT_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1939;"	d
CAN_ESR1_FLTCONF	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1946;"	d
CAN_ESR1_FLTCONF_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1944;"	d
CAN_ESR1_FLTCONF_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1945;"	d
CAN_ESR1_FRMERR_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1957;"	d
CAN_ESR1_FRMERR_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1958;"	d
CAN_ESR1_IDLE_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1949;"	d
CAN_ESR1_IDLE_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1950;"	d
CAN_ESR1_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1805;"	d
CAN_ESR1_RWRNINT_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1967;"	d
CAN_ESR1_RWRNINT_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1968;"	d
CAN_ESR1_RXWRN_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1951;"	d
CAN_ESR1_RXWRN_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1952;"	d
CAN_ESR1_RX_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1942;"	d
CAN_ESR1_RX_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1943;"	d
CAN_ESR1_STFERR_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1955;"	d
CAN_ESR1_STFERR_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1956;"	d
CAN_ESR1_SYNCH_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1971;"	d
CAN_ESR1_SYNCH_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1972;"	d
CAN_ESR1_TWRNINT_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1969;"	d
CAN_ESR1_TWRNINT_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1970;"	d
CAN_ESR1_TXWRN_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1953;"	d
CAN_ESR1_TXWRN_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1954;"	d
CAN_ESR1_TX_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1947;"	d
CAN_ESR1_TX_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1948;"	d
CAN_ESR1_WAKINT_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1936;"	d
CAN_ESR1_WAKINT_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1937;"	d
CAN_ESR2_IMB_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2006;"	d
CAN_ESR2_IMB_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2007;"	d
CAN_ESR2_LPTM	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2012;"	d
CAN_ESR2_LPTM_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2010;"	d
CAN_ESR2_LPTM_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2011;"	d
CAN_ESR2_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1809;"	d
CAN_ESR2_VPS_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2008;"	d
CAN_ESR2_VPS_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2009;"	d
CAN_ID_EXT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2047;"	d
CAN_ID_EXT_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2045;"	d
CAN_ID_EXT_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2046;"	d
CAN_ID_PRIO	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2053;"	d
CAN_ID_PRIO_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2051;"	d
CAN_ID_PRIO_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2052;"	d
CAN_ID_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1814;"	d
CAN_ID_STD	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2050;"	d
CAN_ID_STD_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2048;"	d
CAN_ID_STD_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2049;"	d
CAN_IFLAG1_BUF31TO8I	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1989;"	d
CAN_IFLAG1_BUF31TO8I_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1987;"	d
CAN_IFLAG1_BUF31TO8I_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1988;"	d
CAN_IFLAG1_BUF4TO0I	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1980;"	d
CAN_IFLAG1_BUF4TO0I_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1978;"	d
CAN_IFLAG1_BUF4TO0I_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1979;"	d
CAN_IFLAG1_BUF5I_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1981;"	d
CAN_IFLAG1_BUF5I_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1982;"	d
CAN_IFLAG1_BUF6I_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1983;"	d
CAN_IFLAG1_BUF6I_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1984;"	d
CAN_IFLAG1_BUF7I_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1985;"	d
CAN_IFLAG1_BUF7I_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1986;"	d
CAN_IFLAG1_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1807;"	d
CAN_IFLAG2_BUFHI	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15917;"	d
CAN_IFLAG2_BUFHI_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15915;"	d
CAN_IFLAG2_BUFHI_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15916;"	d
CAN_IFLAG2_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15912;"	d
CAN_IMASK1_BUFLM	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1976;"	d
CAN_IMASK1_BUFLM_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1974;"	d
CAN_IMASK1_BUFLM_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1975;"	d
CAN_IMASK1_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1806;"	d
CAN_IMASK2_BUFHM	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15911;"	d
CAN_IMASK2_BUFHM_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15909;"	d
CAN_IMASK2_BUFHM_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15910;"	d
CAN_IMASK2_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15906;"	d
CAN_MCR_AEN_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1840;"	d
CAN_MCR_AEN_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1841;"	d
CAN_MCR_FRZACK_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1858;"	d
CAN_MCR_FRZACK_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1859;"	d
CAN_MCR_FRZ_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1870;"	d
CAN_MCR_FRZ_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1871;"	d
CAN_MCR_HALT_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1866;"	d
CAN_MCR_HALT_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1867;"	d
CAN_MCR_IDAM	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1839;"	d
CAN_MCR_IDAM_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1837;"	d
CAN_MCR_IDAM_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1838;"	d
CAN_MCR_IRMQ_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1844;"	d
CAN_MCR_IRMQ_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1845;"	d
CAN_MCR_LPMACK_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1850;"	d
CAN_MCR_LPMACK_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1851;"	d
CAN_MCR_LPRIOEN_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1842;"	d
CAN_MCR_LPRIOEN_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1843;"	d
CAN_MCR_MAXMB	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1836;"	d
CAN_MCR_MAXMB_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1834;"	d
CAN_MCR_MAXMB_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1835;"	d
CAN_MCR_MDIS_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1872;"	d
CAN_MCR_MDIS_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1873;"	d
CAN_MCR_NOTRDY_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1864;"	d
CAN_MCR_NOTRDY_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1865;"	d
CAN_MCR_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1798;"	d
CAN_MCR_RFEN_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1868;"	d
CAN_MCR_RFEN_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1869;"	d
CAN_MCR_SLFWAK_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1854;"	d
CAN_MCR_SLFWAK_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1855;"	d
CAN_MCR_SOFTRST_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1860;"	d
CAN_MCR_SOFTRST_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1861;"	d
CAN_MCR_SRXDIS_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1846;"	d
CAN_MCR_SRXDIS_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1847;"	d
CAN_MCR_SUPV_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1856;"	d
CAN_MCR_SUPV_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1857;"	d
CAN_MCR_WAKMSK_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1862;"	d
CAN_MCR_WAKMSK_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1863;"	d
CAN_MCR_WAKSRC_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1848;"	d
CAN_MCR_WAKSRC_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1849;"	d
CAN_MCR_WRNEN_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1852;"	d
CAN_MCR_WRNEN_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1853;"	d
CAN_MemMap	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^typedef struct CAN_MemMap {$/;"	s
CAN_MemMapPtr	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^} volatile *CAN_MemMapPtr;$/;"	t
CAN_RX14MASK_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1802;"	d
CAN_RX14MASK_RX14M	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1923;"	d
CAN_RX14MASK_RX14M_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1921;"	d
CAN_RX14MASK_RX14M_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1922;"	d
CAN_RX15MASK_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1803;"	d
CAN_RX15MASK_RX15M	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1927;"	d
CAN_RX15MASK_RX15M_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1925;"	d
CAN_RX15MASK_RX15M_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1926;"	d
CAN_RXFGMASK_FGM	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2023;"	d
CAN_RXFGMASK_FGM_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2021;"	d
CAN_RXFGMASK_FGM_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2022;"	d
CAN_RXFGMASK_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1811;"	d
CAN_RXFIR_IDHIT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2027;"	d
CAN_RXFIR_IDHIT_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2025;"	d
CAN_RXFIR_IDHIT_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2026;"	d
CAN_RXFIR_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1812;"	d
CAN_RXIMR_MI	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2083;"	d
CAN_RXIMR_MI_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2081;"	d
CAN_RXIMR_MI_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2082;"	d
CAN_RXIMR_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1817;"	d
CAN_RXMGMASK_MG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1919;"	d
CAN_RXMGMASK_MG_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1917;"	d
CAN_RXMGMASK_MG_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1918;"	d
CAN_RXMGMASK_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1801;"	d
CAN_TIMER_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1800;"	d
CAN_TIMER_TIMER	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1915;"	d
CAN_TIMER_TIMER_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1913;"	d
CAN_TIMER_TIMER_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1914;"	d
CAN_WORD0_DATA_BYTE_0	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2066;"	d
CAN_WORD0_DATA_BYTE_0_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2064;"	d
CAN_WORD0_DATA_BYTE_0_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2065;"	d
CAN_WORD0_DATA_BYTE_1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2063;"	d
CAN_WORD0_DATA_BYTE_1_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2061;"	d
CAN_WORD0_DATA_BYTE_1_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2062;"	d
CAN_WORD0_DATA_BYTE_2	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2060;"	d
CAN_WORD0_DATA_BYTE_2_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2058;"	d
CAN_WORD0_DATA_BYTE_2_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2059;"	d
CAN_WORD0_DATA_BYTE_3	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2057;"	d
CAN_WORD0_DATA_BYTE_3_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2055;"	d
CAN_WORD0_DATA_BYTE_3_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2056;"	d
CAN_WORD0_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1815;"	d
CAN_WORD1_DATA_BYTE_4	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2079;"	d
CAN_WORD1_DATA_BYTE_4_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2077;"	d
CAN_WORD1_DATA_BYTE_4_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2078;"	d
CAN_WORD1_DATA_BYTE_5	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2076;"	d
CAN_WORD1_DATA_BYTE_5_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2074;"	d
CAN_WORD1_DATA_BYTE_5_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2075;"	d
CAN_WORD1_DATA_BYTE_6	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2073;"	d
CAN_WORD1_DATA_BYTE_6_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2071;"	d
CAN_WORD1_DATA_BYTE_6_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2072;"	d
CAN_WORD1_DATA_BYTE_7	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2070;"	d
CAN_WORD1_DATA_BYTE_7_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2068;"	d
CAN_WORD1_DATA_BYTE_7_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2069;"	d
CAN_WORD1_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	1816;"	d
CAU_ADR_CA	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2618;"	d
CAU_ADR_CA0	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2549;"	d
CAU_ADR_CA1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2550;"	d
CAU_ADR_CA2	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2551;"	d
CAU_ADR_CA3	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2552;"	d
CAU_ADR_CA4	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2553;"	d
CAU_ADR_CA5	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2554;"	d
CAU_ADR_CA6	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2555;"	d
CAU_ADR_CA7	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2556;"	d
CAU_ADR_CA8	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2557;"	d
CAU_ADR_CAA	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2548;"	d
CAU_ADR_CAA_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2389;"	d
CAU_ADR_CASR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2547;"	d
CAU_ADR_CASR_DPE_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2440;"	d
CAU_ADR_CASR_DPE_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2441;"	d
CAU_ADR_CASR_IC_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2438;"	d
CAU_ADR_CASR_IC_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2439;"	d
CAU_ADR_CASR_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2388;"	d
CAU_ADR_CASR_VER	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2444;"	d
CAU_ADR_CASR_VER_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2442;"	d
CAU_ADR_CASR_VER_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2443;"	d
CAU_ADR_CA_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2390;"	d
CAU_AESC_CA	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2622;"	d
CAU_AESC_CA0	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2593;"	d
CAU_AESC_CA1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2594;"	d
CAU_AESC_CA2	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2595;"	d
CAU_AESC_CA3	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2596;"	d
CAU_AESC_CA4	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2597;"	d
CAU_AESC_CA5	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2598;"	d
CAU_AESC_CA6	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2599;"	d
CAU_AESC_CA7	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2600;"	d
CAU_AESC_CA8	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2601;"	d
CAU_AESC_CAA	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2592;"	d
CAU_AESC_CAA_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2401;"	d
CAU_AESC_CASR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2591;"	d
CAU_AESC_CASR_DPE_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2472;"	d
CAU_AESC_CASR_DPE_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2473;"	d
CAU_AESC_CASR_IC_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2470;"	d
CAU_AESC_CASR_IC_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2471;"	d
CAU_AESC_CASR_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2400;"	d
CAU_AESC_CASR_VER	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2476;"	d
CAU_AESC_CASR_VER_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2474;"	d
CAU_AESC_CASR_VER_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2475;"	d
CAU_AESC_CA_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2402;"	d
CAU_AESIC_CA	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2623;"	d
CAU_AESIC_CA0	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2604;"	d
CAU_AESIC_CA1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2605;"	d
CAU_AESIC_CA2	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2606;"	d
CAU_AESIC_CA3	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2607;"	d
CAU_AESIC_CA4	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2608;"	d
CAU_AESIC_CA5	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2609;"	d
CAU_AESIC_CA6	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2610;"	d
CAU_AESIC_CA7	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2611;"	d
CAU_AESIC_CA8	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2612;"	d
CAU_AESIC_CAA	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2603;"	d
CAU_AESIC_CAA_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2404;"	d
CAU_AESIC_CASR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2602;"	d
CAU_AESIC_CASR_DPE_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2480;"	d
CAU_AESIC_CASR_DPE_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2481;"	d
CAU_AESIC_CASR_IC_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2478;"	d
CAU_AESIC_CASR_IC_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2479;"	d
CAU_AESIC_CASR_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2403;"	d
CAU_AESIC_CASR_VER	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2484;"	d
CAU_AESIC_CASR_VER_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2482;"	d
CAU_AESIC_CASR_VER_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2483;"	d
CAU_AESIC_CA_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2405;"	d
CAU_BASE_PTR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2493;"	d
CAU_BASE_PTRS	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2495;"	d
CAU_DIRECT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2615;"	d
CAU_DIRECT0	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2509;"	d
CAU_DIRECT1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2510;"	d
CAU_DIRECT10	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2519;"	d
CAU_DIRECT11	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2520;"	d
CAU_DIRECT12	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2521;"	d
CAU_DIRECT13	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2522;"	d
CAU_DIRECT14	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2523;"	d
CAU_DIRECT15	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2524;"	d
CAU_DIRECT2	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2511;"	d
CAU_DIRECT3	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2512;"	d
CAU_DIRECT4	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2513;"	d
CAU_DIRECT5	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2514;"	d
CAU_DIRECT6	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2515;"	d
CAU_DIRECT7	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2516;"	d
CAU_DIRECT8	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2517;"	d
CAU_DIRECT9	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2518;"	d
CAU_DIRECT_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2381;"	d
CAU_LDR_CA	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2616;"	d
CAU_LDR_CA0	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2527;"	d
CAU_LDR_CA1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2528;"	d
CAU_LDR_CA2	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2529;"	d
CAU_LDR_CA3	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2530;"	d
CAU_LDR_CA4	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2531;"	d
CAU_LDR_CA5	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2532;"	d
CAU_LDR_CA6	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2533;"	d
CAU_LDR_CA7	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2534;"	d
CAU_LDR_CA8	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2535;"	d
CAU_LDR_CAA	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2526;"	d
CAU_LDR_CAA_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2383;"	d
CAU_LDR_CASR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2525;"	d
CAU_LDR_CASR_DPE_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2424;"	d
CAU_LDR_CASR_DPE_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2425;"	d
CAU_LDR_CASR_IC_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2422;"	d
CAU_LDR_CASR_IC_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2423;"	d
CAU_LDR_CASR_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2382;"	d
CAU_LDR_CASR_VER	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2428;"	d
CAU_LDR_CASR_VER_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2426;"	d
CAU_LDR_CASR_VER_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2427;"	d
CAU_LDR_CA_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2384;"	d
CAU_MemMap	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^typedef struct CAU_MemMap {$/;"	s
CAU_MemMapPtr	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^} volatile *CAU_MemMapPtr;$/;"	t
CAU_RADR_CA	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2619;"	d
CAU_RADR_CA0	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2560;"	d
CAU_RADR_CA1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2561;"	d
CAU_RADR_CA2	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2562;"	d
CAU_RADR_CA3	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2563;"	d
CAU_RADR_CA4	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2564;"	d
CAU_RADR_CA5	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2565;"	d
CAU_RADR_CA6	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2566;"	d
CAU_RADR_CA7	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2567;"	d
CAU_RADR_CA8	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2568;"	d
CAU_RADR_CAA	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2559;"	d
CAU_RADR_CAA_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2392;"	d
CAU_RADR_CASR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2558;"	d
CAU_RADR_CASR_DPE_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2448;"	d
CAU_RADR_CASR_DPE_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2449;"	d
CAU_RADR_CASR_IC_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2446;"	d
CAU_RADR_CASR_IC_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2447;"	d
CAU_RADR_CASR_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2391;"	d
CAU_RADR_CASR_VER	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2452;"	d
CAU_RADR_CASR_VER_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2450;"	d
CAU_RADR_CASR_VER_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2451;"	d
CAU_RADR_CA_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2393;"	d
CAU_ROTL_CA	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2621;"	d
CAU_ROTL_CA0	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2582;"	d
CAU_ROTL_CA1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2583;"	d
CAU_ROTL_CA2	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2584;"	d
CAU_ROTL_CA3	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2585;"	d
CAU_ROTL_CA4	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2586;"	d
CAU_ROTL_CA5	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2587;"	d
CAU_ROTL_CA6	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2588;"	d
CAU_ROTL_CA7	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2589;"	d
CAU_ROTL_CA8	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2590;"	d
CAU_ROTL_CAA	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2581;"	d
CAU_ROTL_CAA_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2398;"	d
CAU_ROTL_CASR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2580;"	d
CAU_ROTL_CASR_DPE_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2464;"	d
CAU_ROTL_CASR_DPE_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2465;"	d
CAU_ROTL_CASR_IC_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2462;"	d
CAU_ROTL_CASR_IC_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2463;"	d
CAU_ROTL_CASR_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2397;"	d
CAU_ROTL_CASR_VER	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2468;"	d
CAU_ROTL_CASR_VER_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2466;"	d
CAU_ROTL_CASR_VER_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2467;"	d
CAU_ROTL_CA_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2399;"	d
CAU_STR_CA	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2617;"	d
CAU_STR_CA0	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2538;"	d
CAU_STR_CA1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2539;"	d
CAU_STR_CA2	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2540;"	d
CAU_STR_CA3	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2541;"	d
CAU_STR_CA4	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2542;"	d
CAU_STR_CA5	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2543;"	d
CAU_STR_CA6	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2544;"	d
CAU_STR_CA7	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2545;"	d
CAU_STR_CA8	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2546;"	d
CAU_STR_CAA	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2537;"	d
CAU_STR_CAA_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2386;"	d
CAU_STR_CASR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2536;"	d
CAU_STR_CASR_DPE_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2432;"	d
CAU_STR_CASR_DPE_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2433;"	d
CAU_STR_CASR_IC_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2430;"	d
CAU_STR_CASR_IC_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2431;"	d
CAU_STR_CASR_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2385;"	d
CAU_STR_CASR_VER	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2436;"	d
CAU_STR_CASR_VER_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2434;"	d
CAU_STR_CASR_VER_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2435;"	d
CAU_STR_CA_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2387;"	d
CAU_XOR_CA	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2620;"	d
CAU_XOR_CA0	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2571;"	d
CAU_XOR_CA1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2572;"	d
CAU_XOR_CA2	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2573;"	d
CAU_XOR_CA3	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2574;"	d
CAU_XOR_CA4	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2575;"	d
CAU_XOR_CA5	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2576;"	d
CAU_XOR_CA6	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2577;"	d
CAU_XOR_CA7	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2578;"	d
CAU_XOR_CA8	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2579;"	d
CAU_XOR_CAA	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2570;"	d
CAU_XOR_CAA_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2395;"	d
CAU_XOR_CASR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2569;"	d
CAU_XOR_CASR_DPE_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2456;"	d
CAU_XOR_CASR_DPE_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2457;"	d
CAU_XOR_CASR_IC_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2454;"	d
CAU_XOR_CASR_IC_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2455;"	d
CAU_XOR_CASR_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2394;"	d
CAU_XOR_CASR_VER	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2460;"	d
CAU_XOR_CASR_VER_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2458;"	d
CAU_XOR_CASR_VER_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2459;"	d
CAU_XOR_CA_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2396;"	d
CB	.\rkh\source\include\rkhitl.h	174;"	d
CBSC	.\rkh\source\include\rkhitl.h	177;"	d
CCD	.\rkh\source\include\rkhitl.h	178;"	d
CCE	.\rkh\source\include\rkhitl.h	194;"	d
CCER	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t CCER;                                   \/**< Configuration Code Extension Register, offset: 0x1E8 *\/$/;"	m	struct:ETM_MemMap
CCH	.\rkh\source\include\rkhitl.h	179;"	d
CCMP	.\rkh\source\include\rkhitl.h	176;"	d
CCR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t CCR;                                    \/**< Configuration Code Register, offset: 0x4 *\/$/;"	m	struct:ETM_MemMap
CCR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t CCR;                                    \/**< Configuration and Control Register, offset: 0xD14 *\/$/;"	m	struct:SCB_MemMap
CDNE	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t CDNE;                                    \/**< Clear DONE Status Bit Register, offset: 0x1C *\/$/;"	m	struct:DMA_MemMap
CE	.\rkh\source\include\rkhitl.h	193;"	d
CEEI	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t CEEI;                                    \/**< Clear Enable Error Interrupt Register, offset: 0x18 *\/$/;"	m	struct:DMA_MemMap
CEGF	.\trtemp\trtemp.h	156;"	d
CENP	.\rkh\source\include\rkhitl.h	189;"	d
CENPCN	.\rkh\source\include\rkhitl.h	191;"	d
CERQ	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t CERQ;                                    \/**< Clear Enable Request Register, offset: 0x1A *\/$/;"	m	struct:DMA_MemMap
CERR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t CERR;                                    \/**< Clear Error Register, offset: 0x1E *\/$/;"	m	struct:DMA_MemMap
CESR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t CESR;                                   \/**< Control\/Error Status Register, offset: 0x0 *\/$/;"	m	struct:MPU_MemMap
CEXP	.\rkh\source\include\rkhitl.h	190;"	d
CEXPCN	.\rkh\source\include\rkhitl.h	192;"	d
CFG1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t CFG1;                                   \/**< ADC Configuration Register 1, offset: 0x8 *\/$/;"	m	struct:ADC_MemMap
CFG2	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t CFG2;                                   \/**< ADC Configuration Register 2, offset: 0xC *\/$/;"	m	struct:ADC_MemMap
CFGIO_TRC_CTS	.\oven\bsp\twrk60iar72\gpio.h	69;"	d
CFGIO_TRC_RTS	.\oven\bsp\twrk60iar72\gpio.h	68;"	d
CFGIO_TRC_RXD	.\oven\bsp\twrk60iar72\gpio.h	66;"	d
CFGIO_TRC_TXD	.\oven\bsp\twrk60iar72\gpio.h	67;"	d
CFIFO	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t CFIFO;                                   \/**< UART FIFO Control Register, offset: 0x11 *\/$/;"	m	struct:UART_MemMap
CFSR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t CFSR;                                   \/**< Configurable Fault Status Registers, offset: 0xD28 *\/$/;"	m	struct:SCB_MemMap
CFV1_INTERRUPT_MASK	.\rkh\source\portable\cfv1\rkhs\cw6_3\rkhport.c	69;"	d	file:
CG	.\rkh\source\include\rkhitl.h	187;"	d
CGH1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t CGH1;                                    \/**< CMT Carrier Generator High Data Register 1, offset: 0x0 *\/$/;"	m	struct:CMT_MemMap
CGH2	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t CGH2;                                    \/**< CMT Carrier Generator High Data Register 2, offset: 0x2 *\/$/;"	m	struct:CMT_MemMap
CGL1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t CGL1;                                    \/**< CMT Carrier Generator Low Data Register 1, offset: 0x1 *\/$/;"	m	struct:CMT_MemMap
CGL2	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t CGL2;                                    \/**< CMT Carrier Generator Low Data Register 2, offset: 0x3 *\/$/;"	m	struct:CMT_MemMap
CH	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  } CH[2];$/;"	m	struct:PDB_MemMap
CH	.\rkh\source\include\rkhitl.h	180;"	d
CHANNEL	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  } CHANNEL[4];$/;"	m	struct:ENET_MemMap
CHANNEL	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  } CHANNEL[4];$/;"	m	struct:PIT_MemMap
CHCFG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t CHCFG[16];                               \/**< Channel Configuration register, array offset: 0x0, array step: 0x1 *\/$/;"	m	struct:DMAMUX_MemMap
CIA	.\rkh\source\include\rkhitl.h	2167;"	d
CID0	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t CID0;                                   \/**< Component Identification Register 0., offset: 0xFF0 *\/$/;"	m	struct:DWT_MemMap
CID0	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t CID0;                                   \/**< Component Identification Register 0., offset: 0xFF0 *\/$/;"	m	struct:FPB_MemMap
CID0	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t CID0;                                   \/**< Component Identification Register 0., offset: 0xFF0 *\/$/;"	m	struct:ITM_MemMap
CID0	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t CID0;                                   \/**< Component Identification Register 0., offset: 0xFF0 *\/$/;"	m	struct:TPIU_MemMap
CID1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t CID1;                                   \/**< Component Identification Register 1., offset: 0xFF4 *\/$/;"	m	struct:DWT_MemMap
CID1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t CID1;                                   \/**< Component Identification Register 1., offset: 0xFF4 *\/$/;"	m	struct:FPB_MemMap
CID1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t CID1;                                   \/**< Component Identification Register 1., offset: 0xFF4 *\/$/;"	m	struct:ITM_MemMap
CID1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t CID1;                                   \/**< Component Identification Register 1., offset: 0xFF4 *\/$/;"	m	struct:TPIU_MemMap
CID2	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t CID2;                                   \/**< Component Identification Register 2., offset: 0xFF8 *\/$/;"	m	struct:DWT_MemMap
CID2	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t CID2;                                   \/**< Component Identification Register 2., offset: 0xFF8 *\/$/;"	m	struct:FPB_MemMap
CID2	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t CID2;                                   \/**< Component Identification Register 2., offset: 0xFF8 *\/$/;"	m	struct:ITM_MemMap
CID2	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t CID2;                                   \/**< Component Identification Register 2., offset: 0xFF8 *\/$/;"	m	struct:TPIU_MemMap
CID3	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t CID3;                                   \/**< Component Identification Register 3., offset: 0xFFC *\/$/;"	m	struct:DWT_MemMap
CID3	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t CID3;                                   \/**< Component Identification Register 3., offset: 0xFFC *\/$/;"	m	struct:FPB_MemMap
CID3	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t CID3;                                   \/**< Component Identification Register 3., offset: 0xFFC *\/$/;"	m	struct:ITM_MemMap
CID4	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t CID4;                                   \/**< Component Identification Register 3., offset: 0xFFC *\/$/;"	m	struct:TPIU_MemMap
CIDR0	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t CIDR0;                                  \/**< Component Identification Register 0, offset: 0xFF0 *\/$/;"	m	struct:ETB_MemMap
CIDR0	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t CIDR0;                                  \/**< Component Identification Register 0, offset: 0xFF0 *\/$/;"	m	struct:ETF_MemMap
CIDR0	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t CIDR0;                                  \/**< Component Identification Register 0, offset: 0xFF0 *\/$/;"	m	struct:ETM_MemMap
CIDR1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t CIDR1;                                  \/**< Component Identification Register 1, offset: 0xFF4 *\/$/;"	m	struct:ETB_MemMap
CIDR1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t CIDR1;                                  \/**< Component Identification Register 1, offset: 0xFF4 *\/$/;"	m	struct:ETF_MemMap
CIDR1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t CIDR1;                                  \/**< Component Identification Register 1, offset: 0xFF4 *\/$/;"	m	struct:ETM_MemMap
CIDR2	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t CIDR2;                                  \/**< Component Identification Register 2, offset: 0xFF8 *\/$/;"	m	struct:ETB_MemMap
CIDR2	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t CIDR2;                                  \/**< Component Identification Register 2, offset: 0xFF8 *\/$/;"	m	struct:ETF_MemMap
CIDR2	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t CIDR2;                                  \/**< Component Identification Register 2, offset: 0xFF8 *\/$/;"	m	struct:ETM_MemMap
CIDR3	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t CIDR3;                                  \/**< Component Identification Register 3, offset: 0xFFC *\/$/;"	m	struct:ETB_MemMap
CIDR3	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t CIDR3;                                  \/**< Component Identification Register 3, offset: 0xFFC *\/$/;"	m	struct:ETF_MemMap
CIDR3	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t CIDR3;                                  \/**< Component Identification Register 3, offset: 0xFFC *\/$/;"	m	struct:ETM_MemMap
CINT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t CINT;                                    \/**< Clear Interrupt Request Register, offset: 0x1F *\/$/;"	m	struct:DMA_MemMap
CITER_ELINKNO	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^      uint16_t CITER_ELINKNO;                          \/**< TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled), array offset: 0x1016, array step: 0x20 *\/$/;"	m	union:DMA_MemMap::<anonymous>::<anonymous>
CITER_ELINKYES	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^      uint16_t CITER_ELINKYES;                         \/**< TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled), array offset: 0x1016, array step: 0x20 *\/$/;"	m	union:DMA_MemMap::<anonymous>::<anonymous>
CLAIMCLR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t CLAIMCLR;                               \/**< Claim Tag Clear Register, offset: 0xFA4 *\/$/;"	m	struct:ETB_MemMap
CLAIMCLR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t CLAIMCLR;                               \/**< Claim Tag Clear Register, offset: 0xFA4 *\/$/;"	m	struct:ETF_MemMap
CLAIMCLR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t CLAIMCLR;                               \/**< Claim Tag Clear Register, offset: 0xFA4 *\/$/;"	m	struct:ETM_MemMap
CLAIMCLR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t CLAIMCLR;                               \/**< Claim Tag Clear Register, offset: 0xFA4 *\/$/;"	m	struct:TPIU_MemMap
CLAIMSET	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t CLAIMSET;                               \/**< Claim Tag Set Register, offset: 0xFA0 *\/$/;"	m	struct:ETB_MemMap
CLAIMSET	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t CLAIMSET;                               \/**< Claim Tag Set Register, offset: 0xFA0 *\/$/;"	m	struct:ETF_MemMap
CLAIMSET	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t CLAIMSET;                               \/**< Claim Tag Set Register, offset: 0xFA0 *\/$/;"	m	struct:ETM_MemMap
CLAIMSET	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t CLAIMSET;                               \/**< Claim Tag Set Register, offset: 0xFA0 *\/$/;"	m	struct:TPIU_MemMap
CLKDIV1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t CLKDIV1;                                \/**< System Clock Divider Register 1, offset: 0x1044 *\/$/;"	m	struct:SIM_MemMap
CLKDIV2	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t CLKDIV2;                                \/**< System Clock Divider Register 2, offset: 0x1048 *\/$/;"	m	struct:SIM_MemMap
CLKPRESCALER	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t CLKPRESCALER;                            \/**< Clock Prescaler Register, offset: 0x5 *\/$/;"	m	struct:EWM_MemMap
CLM0	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t CLM0;                                   \/**< ADC Minus-Side General Calibration Value Register, offset: 0x6C *\/$/;"	m	struct:ADC_MemMap
CLM1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t CLM1;                                   \/**< ADC Minus-Side General Calibration Value Register, offset: 0x68 *\/$/;"	m	struct:ADC_MemMap
CLM2	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t CLM2;                                   \/**< ADC Minus-Side General Calibration Value Register, offset: 0x64 *\/$/;"	m	struct:ADC_MemMap
CLM3	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t CLM3;                                   \/**< ADC Minus-Side General Calibration Value Register, offset: 0x60 *\/$/;"	m	struct:ADC_MemMap
CLM4	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t CLM4;                                   \/**< ADC Minus-Side General Calibration Value Register, offset: 0x5C *\/$/;"	m	struct:ADC_MemMap
CLMD	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t CLMD;                                   \/**< ADC Minus-Side General Calibration Value Register, offset: 0x54 *\/$/;"	m	struct:ADC_MemMap
CLMS	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t CLMS;                                   \/**< ADC Minus-Side General Calibration Value Register, offset: 0x58 *\/$/;"	m	struct:ADC_MemMap
CLOCK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t CLOCK;                                  \/**< Clock register, offset: 0x4 *\/$/;"	m	struct:USBDCD_MemMap
CLOSE	.\oven\oven_1\ovenevt.h	/^	CLOSE,	\/* door is close *\/$/;"	e	enum:ov_sigs_t
CLOSE	.\oven\oven_2\ovenevt.h	/^	CLOSE,	\/* door is close *\/$/;"	e	enum:ov_sigs_t
CLOSE	.\oven\oven_3\ovenevt.h	/^	CLOSE,	\/* door is close *\/$/;"	e	enum:ov_sigs_t
CLOSE	.\oven\oven_4\ovenevt.h	/^	CLOSE,	\/* door is close *\/$/;"	e	enum:ov_sigs_t
CLOSE	.\oven\oven_5\ovenevt.h	/^	CLOSE,	\/* door is close *\/$/;"	e	enum:ov_sigs_t
CLOSE	.\oven\oven_6\ovenevt.h	/^	CLOSE,	\/* door is close *\/$/;"	e	enum:ov_sigs_t
CLP0	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t CLP0;                                   \/**< ADC Plus-Side General Calibration Value Register, offset: 0x4C *\/$/;"	m	struct:ADC_MemMap
CLP1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t CLP1;                                   \/**< ADC Plus-Side General Calibration Value Register, offset: 0x48 *\/$/;"	m	struct:ADC_MemMap
CLP2	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t CLP2;                                   \/**< ADC Plus-Side General Calibration Value Register, offset: 0x44 *\/$/;"	m	struct:ADC_MemMap
CLP3	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t CLP3;                                   \/**< ADC Plus-Side General Calibration Value Register, offset: 0x40 *\/$/;"	m	struct:ADC_MemMap
CLP4	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t CLP4;                                   \/**< ADC Plus-Side General Calibration Value Register, offset: 0x3C *\/$/;"	m	struct:ADC_MemMap
CLPD	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t CLPD;                                   \/**< ADC Plus-Side General Calibration Value Register, offset: 0x34 *\/$/;"	m	struct:ADC_MemMap
CLPS	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t CLPS;                                   \/**< ADC Plus-Side General Calibration Value Register, offset: 0x38 *\/$/;"	m	struct:ADC_MemMap
CM	.\rkh\source\include\rkhitl.h	183;"	d
CMD1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t CMD1;                                    \/**< CMT Modulator Data Register Mark High, offset: 0x6 *\/$/;"	m	struct:CMT_MemMap
CMD2	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t CMD2;                                    \/**< CMT Modulator Data Register Mark Low, offset: 0x7 *\/$/;"	m	struct:CMT_MemMap
CMD3	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t CMD3;                                    \/**< CMT Modulator Data Register Space High, offset: 0x8 *\/$/;"	m	struct:CMT_MemMap
CMD4	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t CMD4;                                    \/**< CMT Modulator Data Register Space Low, offset: 0x9 *\/$/;"	m	struct:CMT_MemMap
CMDARG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t CMDARG;                                 \/**< Command Argument register, offset: 0x8 *\/$/;"	m	struct:SDHC_MemMap
CMDRSP	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t CMDRSP[4];                              \/**< Command Response 0..Command Response 3, array offset: 0x10, array step: 0x4 *\/$/;"	m	struct:SDHC_MemMap
CMP0_BASE_PTR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2750;"	d
CMP0_CR0	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2770;"	d
CMP0_CR1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2771;"	d
CMP0_DACCR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2774;"	d
CMP0_FPR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2772;"	d
CMP0_MUXCR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2775;"	d
CMP0_SCR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2773;"	d
CMP1_BASE_PTR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2752;"	d
CMP1_CR0	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2777;"	d
CMP1_CR1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2778;"	d
CMP1_DACCR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2781;"	d
CMP1_FPR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2779;"	d
CMP1_MUXCR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2782;"	d
CMP1_SCR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2780;"	d
CMP2_BASE_PTR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2754;"	d
CMP2_CR0	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2784;"	d
CMP2_CR1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2785;"	d
CMP2_DACCR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2788;"	d
CMP2_FPR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2786;"	d
CMP2_MUXCR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2789;"	d
CMP2_SCR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2787;"	d
CMPCHG_T	.\trtemp\trtemp.h	/^} CMPCHG_T;$/;"	t
CMPH	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t CMPH;                                    \/**< Compare High Register, offset: 0x3 *\/$/;"	m	struct:EWM_MemMap
CMPL	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t CMPL;                                    \/**< Compare Low Register, offset: 0x2 *\/$/;"	m	struct:EWM_MemMap
CMP_BASE_PTRS	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2756;"	d
CMP_CR0_FILTER_CNT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2692;"	d
CMP_CR0_FILTER_CNT_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2690;"	d
CMP_CR0_FILTER_CNT_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2691;"	d
CMP_CR0_HYSTCTR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2689;"	d
CMP_CR0_HYSTCTR_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2687;"	d
CMP_CR0_HYSTCTR_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2688;"	d
CMP_CR0_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2665;"	d
CMP_CR1_COS_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2698;"	d
CMP_CR1_COS_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2699;"	d
CMP_CR1_EN_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2694;"	d
CMP_CR1_EN_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2695;"	d
CMP_CR1_INV_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2700;"	d
CMP_CR1_INV_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2701;"	d
CMP_CR1_OPE_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2696;"	d
CMP_CR1_OPE_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2697;"	d
CMP_CR1_PMODE_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2702;"	d
CMP_CR1_PMODE_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2703;"	d
CMP_CR1_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2666;"	d
CMP_CR1_SE_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2706;"	d
CMP_CR1_SE_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2707;"	d
CMP_CR1_WE_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2704;"	d
CMP_CR1_WE_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2705;"	d
CMP_DACCR_DACEN_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2731;"	d
CMP_DACCR_DACEN_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2732;"	d
CMP_DACCR_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2669;"	d
CMP_DACCR_VOSEL	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2728;"	d
CMP_DACCR_VOSEL_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2726;"	d
CMP_DACCR_VOSEL_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2727;"	d
CMP_DACCR_VRSEL_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2729;"	d
CMP_DACCR_VRSEL_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2730;"	d
CMP_FAILURE	.\trtemp\trtemp.h	/^	CMP_FAILURE,$/;"	e	enum:trtemp_sigs
CMP_FAILURE_RST	.\trtemp\trtemp.h	/^	CMP_FAILURE_RST,$/;"	e	enum:trtemp_sigs
CMP_FPR_FILT_PER	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2711;"	d
CMP_FPR_FILT_PER_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2709;"	d
CMP_FPR_FILT_PER_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2710;"	d
CMP_FPR_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2667;"	d
CMP_MUXCR_MSEL	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2736;"	d
CMP_MUXCR_MSEL_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2734;"	d
CMP_MUXCR_MSEL_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2735;"	d
CMP_MUXCR_PSEL	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2739;"	d
CMP_MUXCR_PSEL_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2737;"	d
CMP_MUXCR_PSEL_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2738;"	d
CMP_MUXCR_PSTM_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2740;"	d
CMP_MUXCR_PSTM_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2741;"	d
CMP_MUXCR_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2670;"	d
CMP_MemMap	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^typedef struct CMP_MemMap {$/;"	s
CMP_MemMapPtr	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^} volatile *CMP_MemMapPtr;$/;"	t
CMP_SCR_CFF_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2715;"	d
CMP_SCR_CFF_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2716;"	d
CMP_SCR_CFR_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2717;"	d
CMP_SCR_CFR_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2718;"	d
CMP_SCR_COUT_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2713;"	d
CMP_SCR_COUT_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2714;"	d
CMP_SCR_DMAEN_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2723;"	d
CMP_SCR_DMAEN_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2724;"	d
CMP_SCR_IEF_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2719;"	d
CMP_SCR_IEF_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2720;"	d
CMP_SCR_IER_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2721;"	d
CMP_SCR_IER_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2722;"	d
CMP_SCR_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2668;"	d
CMP_STATES	.\trtemp\tempctrl\tctrl.h	/^enum CMP_STATES$/;"	g
CMR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t CMR;                                    \/**< Low Power Timer Compare Register, offset: 0x8 *\/$/;"	m	struct:LPTMR_MemMap
CMT_BASE_PTR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2934;"	d
CMT_BASE_PTRS	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2936;"	d
CMT_CGH1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2950;"	d
CMT_CGH1_PH	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2867;"	d
CMT_CGH1_PH_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2865;"	d
CMT_CGH1_PH_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2866;"	d
CMT_CGH1_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2837;"	d
CMT_CGH2	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2952;"	d
CMT_CGH2_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2839;"	d
CMT_CGH2_SH	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2875;"	d
CMT_CGH2_SH_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2873;"	d
CMT_CGH2_SH_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2874;"	d
CMT_CGL1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2951;"	d
CMT_CGL1_PL	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2871;"	d
CMT_CGL1_PL_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2869;"	d
CMT_CGL1_PL_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2870;"	d
CMT_CGL1_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2838;"	d
CMT_CGL2	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2953;"	d
CMT_CGL2_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2840;"	d
CMT_CGL2_SL	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2879;"	d
CMT_CGL2_SL_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2877;"	d
CMT_CGL2_SL_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2878;"	d
CMT_CMD1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2956;"	d
CMT_CMD1_MB	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2906;"	d
CMT_CMD1_MB_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2904;"	d
CMT_CMD1_MB_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2905;"	d
CMT_CMD1_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2843;"	d
CMT_CMD2	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2957;"	d
CMT_CMD2_MB	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2910;"	d
CMT_CMD2_MB_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2908;"	d
CMT_CMD2_MB_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2909;"	d
CMT_CMD2_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2844;"	d
CMT_CMD3	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2958;"	d
CMT_CMD3_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2845;"	d
CMT_CMD3_SB	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2914;"	d
CMT_CMD3_SB_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2912;"	d
CMT_CMD3_SB_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2913;"	d
CMT_CMD4	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2959;"	d
CMT_CMD4_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2846;"	d
CMT_CMD4_SB	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2918;"	d
CMT_CMD4_SB_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2916;"	d
CMT_CMD4_SB_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2917;"	d
CMT_DMA	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2961;"	d
CMT_DMA_DMA_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2924;"	d
CMT_DMA_DMA_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2925;"	d
CMT_DMA_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2848;"	d
CMT_MSC	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2955;"	d
CMT_MSC_BASE_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2894;"	d
CMT_MSC_BASE_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2895;"	d
CMT_MSC_CMTDIV	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2900;"	d
CMT_MSC_CMTDIV_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2898;"	d
CMT_MSC_CMTDIV_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2899;"	d
CMT_MSC_EOCF_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2901;"	d
CMT_MSC_EOCF_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2902;"	d
CMT_MSC_EOCIE_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2890;"	d
CMT_MSC_EOCIE_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2891;"	d
CMT_MSC_EXSPC_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2896;"	d
CMT_MSC_EXSPC_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2897;"	d
CMT_MSC_FSK_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2892;"	d
CMT_MSC_FSK_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2893;"	d
CMT_MSC_MCGEN_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2888;"	d
CMT_MSC_MCGEN_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2889;"	d
CMT_MSC_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2842;"	d
CMT_MemMap	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^typedef struct CMT_MemMap {$/;"	s
CMT_MemMapPtr	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^} volatile *CMT_MemMapPtr;$/;"	t
CMT_OC	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2954;"	d
CMT_OC_CMTPOL_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2883;"	d
CMT_OC_CMTPOL_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2884;"	d
CMT_OC_IROL_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2885;"	d
CMT_OC_IROL_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2886;"	d
CMT_OC_IROPEN_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2881;"	d
CMT_OC_IROPEN_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2882;"	d
CMT_OC_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2841;"	d
CMT_PPS	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2960;"	d
CMT_PPS_PPSDIV	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2922;"	d
CMT_PPS_PPSDIV_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2920;"	d
CMT_PPS_PPSDIV_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2921;"	d
CMT_PPS_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	2847;"	d
CNR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t CNR;                                    \/**< Low Power Timer Counter Register, offset: 0xC *\/$/;"	m	struct:LPTMR_MemMap
CNT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t CNT;                                    \/**< Counter Register, offset: 0x8 *\/$/;"	m	struct:PDB_MemMap
CNT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t CNT;                                    \/**< Counter, offset: 0x4 *\/$/;"	m	struct:FTM_MemMap
CNTIN	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t CNTIN;                                  \/**< Counter Initial Value, offset: 0x4C *\/$/;"	m	struct:FTM_MemMap
CNTR1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t CNTR1;                                  \/**< Counter Register, offset: 0x100 *\/$/;"	m	struct:TSI_MemMap
CNTR11	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t CNTR11;                                 \/**< Counter Register, offset: 0x114 *\/$/;"	m	struct:TSI_MemMap
CNTR13	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t CNTR13;                                 \/**< Counter Register, offset: 0x118 *\/$/;"	m	struct:TSI_MemMap
CNTR15	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t CNTR15;                                 \/**< Counter Register, offset: 0x11C *\/$/;"	m	struct:TSI_MemMap
CNTR3	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t CNTR3;                                  \/**< Counter Register, offset: 0x104 *\/$/;"	m	struct:TSI_MemMap
CNTR5	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t CNTR5;                                  \/**< Counter Register, offset: 0x108 *\/$/;"	m	struct:TSI_MemMap
CNTR7	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t CNTR7;                                  \/**< Counter Register, offset: 0x10C *\/$/;"	m	struct:TSI_MemMap
CNTR9	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t CNTR9;                                  \/**< Counter Register, offset: 0x110 *\/$/;"	m	struct:TSI_MemMap
CNTRLDVR1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t CNTRLDVR1;                              \/**< Free-running counter reload value, offset: 0x140 *\/$/;"	m	struct:ETM_MemMap
COMBINE	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t COMBINE;                                \/**< Function For Linked Channels, offset: 0x64 *\/$/;"	m	struct:FTM_MemMap
COMP	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^    uint32_t COMP;                                   \/**< Comparator Register 0..Comparator Register 3, array offset: 0x20, array step: 0x10 *\/$/;"	m	struct:DWT_MemMap::<anonymous>
COMP	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t COMP[8];                                \/**< FlashPatch Comparator Register 0..FlashPatch Comparator Register 7, array offset: 0x8, array step: 0x4 *\/$/;"	m	struct:FPB_MemMap
COMPARATOR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  } COMPARATOR[4];$/;"	m	struct:DWT_MemMap
COMPRESSOR_FAILRST	.\trtemp\tempctrl\tctrl.h	/^	COMPRESSOR_FAILRST,$/;"	e	enum:CMP_STATES
COMPRESSOR_FAILURE	.\trtemp\tempctrl\tctrl.h	/^	COMPRESSOR_FAILURE,$/;"	e	enum:CMP_STATES
COMPRESSOR_IDLE	.\trtemp\tempctrl\tctrl.h	/^	COMPRESSOR_IDLE,$/;"	e	enum:CMP_STATES
COMPRESSOR_RUNNING	.\trtemp\tempctrl\tctrl.h	/^	COMPRESSOR_RUNNING,$/;"	e	enum:CMP_STATES
COMP_STATE	.\trtemp\bsp\x86\keymap.h	45;"	d
CONF	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t CONF;                                   \/**< Configuration, offset: 0x84 *\/$/;"	m	struct:FTM_MemMap
CONTROL	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t CONTROL;                                \/**< Control register, offset: 0x0 *\/$/;"	m	struct:USBDCD_MemMap
CONTROL	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t CONTROL;                                 \/**< USB OTG Control register, offset: 0x108 *\/$/;"	m	struct:USB_MemMap
CONTROLS	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  } CONTROLS[8];$/;"	m	struct:FTM_MemMap
CPICNT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t CPICNT;                                 \/**< CPI Count Register, offset: 0x8 *\/$/;"	m	struct:DWT_MemMap
CPP	.\rkh\source\include\rkhitl.h	186;"	d
CPT	.\rkh\source\include\rkhitl.h	185;"	d
CPTIM	.\rkh\source\rkhtim.c	55;"	d	file:
CPUID	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t CPUID;                                  \/**< CPUID Base Register, offset: 0xD00 *\/$/;"	m	struct:SCB_MemMap
CPU_FNCT_VOID	.\oven\bsp\twrk60iar72\cm4f\MCUinit.c	/^typedef  void (*CPU_FNCT_VOID)(void);$/;"	t	file:
CPW	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t CPW;                                     \/**< UART CEA709.1-B Collision Pulse Width, offset: 0x2F *\/$/;"	m	struct:UART_MemMap
CQ	.\rkh\source\include\rkhitl.h	197;"	d
CR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t CR;                                     \/**< Control Register, offset: 0x0 *\/$/;"	m	struct:DMA_MemMap
CR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t CR;                                     \/**< Control Register, offset: 0xC *\/$/;"	m	struct:MCM_MemMap
CR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t CR;                                     \/**< Main Control Register, offset: 0x0 *\/$/;"	m	struct:ETM_MemMap
CR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t CR;                                     \/**< RNGA Control Register, offset: 0x0 *\/$/;"	m	struct:RNG_MemMap
CR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t CR;                                     \/**< RTC Control Register, offset: 0x10 *\/$/;"	m	struct:RTC_MemMap
CR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t CR;                                      \/**< OSC Control Register, offset: 0x0 *\/$/;"	m	struct:OSC_MemMap
CR0	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t CR0;                                     \/**< CMP Control Register 0, offset: 0x0 *\/$/;"	m	struct:CMP_MemMap
CR1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t CR1;                                     \/**< CMP Control Register 1, offset: 0x1 *\/$/;"	m	struct:CMP_MemMap
CRC	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^    uint32_t CRC;                                    \/**< CRC Data register, offset: 0x0 *\/$/;"	m	union:CRC_MemMap::<anonymous>
CRCH	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^      uint16_t CRCH;                                   \/**< CRC_CRCH register., offset: 0x2 *\/$/;"	m	struct:CRC_MemMap::<anonymous>::<anonymous>
CRCHL	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^      uint8_t CRCHL;                                   \/**< CRC_CRCHL register., offset: 0x2 *\/$/;"	m	struct:CRC_MemMap::<anonymous>::<anonymous>
CRCHU	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^      uint8_t CRCHU;                                   \/**< CRC_CRCHU register., offset: 0x3 *\/$/;"	m	struct:CRC_MemMap::<anonymous>::<anonymous>
CRCL	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^      uint16_t CRCL;                                   \/**< CRC_CRCL register., offset: 0x0 *\/$/;"	m	struct:CRC_MemMap::<anonymous>::<anonymous>
CRCLL	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^      uint8_t CRCLL;                                   \/**< CRC_CRCLL register., offset: 0x0 *\/$/;"	m	struct:CRC_MemMap::<anonymous>::<anonymous>
CRCLU	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^      uint8_t CRCLU;                                   \/**< CRC_CRCLU register., offset: 0x1 *\/$/;"	m	struct:CRC_MemMap::<anonymous>::<anonymous>
CRCR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t CRCR;                                   \/**< CRC Register, offset: 0x44 *\/$/;"	m	struct:CAN_MemMap
CRC_BASE_PTR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3163;"	d
CRC_BASE_PTRS	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3165;"	d
CRC_CRC	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3179;"	d
CRC_CRCH	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3183;"	d
CRC_CRCHL	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3184;"	d
CRC_CRCHL_CRCHL	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3093;"	d
CRC_CRCHL_CRCHL_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3091;"	d
CRC_CRCHL_CRCHL_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3092;"	d
CRC_CRCHL_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3035;"	d
CRC_CRCHU	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3185;"	d
CRC_CRCHU_CRCHU	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3097;"	d
CRC_CRCHU_CRCHU_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3095;"	d
CRC_CRCHU_CRCHU_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3096;"	d
CRC_CRCHU_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3036;"	d
CRC_CRCH_CRCH	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3068;"	d
CRC_CRCH_CRCH_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3066;"	d
CRC_CRCH_CRCH_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3067;"	d
CRC_CRCH_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3031;"	d
CRC_CRCL	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3180;"	d
CRC_CRCLL	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3181;"	d
CRC_CRCLL_CRCLL	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3085;"	d
CRC_CRCLL_CRCLL_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3083;"	d
CRC_CRCLL_CRCLL_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3084;"	d
CRC_CRCLL_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3033;"	d
CRC_CRCLU	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3182;"	d
CRC_CRCLU_CRCLU	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3089;"	d
CRC_CRCLU_CRCLU_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3087;"	d
CRC_CRCLU_CRCLU_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3088;"	d
CRC_CRCLU_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3034;"	d
CRC_CRCL_CRCL	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3064;"	d
CRC_CRCL_CRCL_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3062;"	d
CRC_CRCL_CRCL_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3063;"	d
CRC_CRCL_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3030;"	d
CRC_CRC_HL	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3078;"	d
CRC_CRC_HL_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3076;"	d
CRC_CRC_HL_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3077;"	d
CRC_CRC_HU	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3081;"	d
CRC_CRC_HU_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3079;"	d
CRC_CRC_HU_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3080;"	d
CRC_CRC_LL	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3072;"	d
CRC_CRC_LL_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3070;"	d
CRC_CRC_LL_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3071;"	d
CRC_CRC_LU	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3075;"	d
CRC_CRC_LU_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3073;"	d
CRC_CRC_LU_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3074;"	d
CRC_CRC_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3032;"	d
CRC_CTRL	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3193;"	d
CRC_CTRLHU	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3194;"	d
CRC_CTRLHU_FXOR_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3147;"	d
CRC_CTRLHU_FXOR_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3148;"	d
CRC_CTRLHU_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3045;"	d
CRC_CTRLHU_TCRC_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3143;"	d
CRC_CTRLHU_TCRC_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3144;"	d
CRC_CTRLHU_TOT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3154;"	d
CRC_CTRLHU_TOTR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3151;"	d
CRC_CTRLHU_TOTR_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3149;"	d
CRC_CTRLHU_TOTR_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3150;"	d
CRC_CTRLHU_TOT_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3152;"	d
CRC_CTRLHU_TOT_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3153;"	d
CRC_CTRLHU_WAS_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3145;"	d
CRC_CTRLHU_WAS_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3146;"	d
CRC_CTRL_FXOR_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3134;"	d
CRC_CTRL_FXOR_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3135;"	d
CRC_CTRL_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3044;"	d
CRC_CTRL_TCRC_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3130;"	d
CRC_CTRL_TCRC_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3131;"	d
CRC_CTRL_TOT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3141;"	d
CRC_CTRL_TOTR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3138;"	d
CRC_CTRL_TOTR_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3136;"	d
CRC_CTRL_TOTR_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3137;"	d
CRC_CTRL_TOT_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3139;"	d
CRC_CTRL_TOT_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3140;"	d
CRC_CTRL_WAS_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3132;"	d
CRC_CTRL_WAS_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3133;"	d
CRC_GPOLY	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3186;"	d
CRC_GPOLYH	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3190;"	d
CRC_GPOLYHL	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3191;"	d
CRC_GPOLYHL_GPOLYHL	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3124;"	d
CRC_GPOLYHL_GPOLYHL_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3122;"	d
CRC_GPOLYHL_GPOLYHL_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3123;"	d
CRC_GPOLYHL_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3042;"	d
CRC_GPOLYHU	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3192;"	d
CRC_GPOLYHU_GPOLYHU	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3128;"	d
CRC_GPOLYHU_GPOLYHU_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3126;"	d
CRC_GPOLYHU_GPOLYHU_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3127;"	d
CRC_GPOLYHU_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3043;"	d
CRC_GPOLYH_GPOLYH	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3105;"	d
CRC_GPOLYH_GPOLYH_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3103;"	d
CRC_GPOLYH_GPOLYH_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3104;"	d
CRC_GPOLYH_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3038;"	d
CRC_GPOLYL	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3187;"	d
CRC_GPOLYLL	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3188;"	d
CRC_GPOLYLL_GPOLYLL	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3116;"	d
CRC_GPOLYLL_GPOLYLL_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3114;"	d
CRC_GPOLYLL_GPOLYLL_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3115;"	d
CRC_GPOLYLL_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3040;"	d
CRC_GPOLYLU	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3189;"	d
CRC_GPOLYLU_GPOLYLU	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3120;"	d
CRC_GPOLYLU_GPOLYLU_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3118;"	d
CRC_GPOLYLU_GPOLYLU_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3119;"	d
CRC_GPOLYLU_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3041;"	d
CRC_GPOLYL_GPOLYL	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3101;"	d
CRC_GPOLYL_GPOLYL_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3099;"	d
CRC_GPOLYL_GPOLYL_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3100;"	d
CRC_GPOLYL_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3037;"	d
CRC_GPOLY_HIGH	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3112;"	d
CRC_GPOLY_HIGH_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3110;"	d
CRC_GPOLY_HIGH_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3111;"	d
CRC_GPOLY_LOW	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3109;"	d
CRC_GPOLY_LOW_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3107;"	d
CRC_GPOLY_LOW_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3108;"	d
CRC_GPOLY_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3039;"	d
CRC_MemMap	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^typedef struct CRC_MemMap {$/;"	s
CRC_MemMapPtr	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^} volatile *CRC_MemMapPtr;$/;"	t
CRS	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^    uint32_t CRS;                                    \/**< Control Register, array offset: 0x10, array step: 0x100 *\/$/;"	m	struct:AXBS_MemMap::<anonymous>
CRSM	.\rkh\source\include\rkhitl.h	182;"	d
CS	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^    uint32_t CS;                                     \/**< Message Buffer 0 CS Register..Message Buffer 15 CS Register, array offset: 0x80, array step: 0x10 *\/$/;"	m	struct:CAN_MemMap::<anonymous>
CS	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  } CS[6];$/;"	m	struct:FB_MemMap
CSAR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^    uint32_t CSAR;                                   \/**< Chip Select Address Register, array offset: 0x0, array step: 0xC *\/$/;"	m	struct:FB_MemMap::<anonymous>
CSBM	.\rkh\source\include\rkhitl.h	181;"	d
CSCR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^    uint32_t CSCR;                                   \/**< Chip Select Control Register, array offset: 0x8, array step: 0xC *\/$/;"	m	struct:FB_MemMap::<anonymous>
CSMA	.\rkh\source\include\rkhitl.h	196;"	d
CSMR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^    uint32_t CSMR;                                   \/**< Chip Select Mask Register, array offset: 0x4, array step: 0xC *\/$/;"	m	struct:FB_MemMap::<anonymous>
CSPMCR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t CSPMCR;                                 \/**< Chip Select port Multiplexing Control Register, offset: 0x60 *\/$/;"	m	struct:FB_MemMap
CSPSR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t CSPSR;                                  \/**< Current Parallel Port Size Register, offset: 0x4 *\/$/;"	m	struct:TPIU_MemMap
CSR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^    uint16_t CSR;                                    \/**< TCD Control and Status, array offset: 0x101C, array step: 0x20 *\/$/;"	m	struct:DMA_MemMap::<anonymous>
CSR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t CSR;                                    \/**< Low Power Timer Control Status Register, offset: 0x0 *\/$/;"	m	struct:LPTMR_MemMap
CSR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t CSR;                                    \/**< SysTick Control and Status Register, offset: 0x0 *\/$/;"	m	struct:SysTick_MemMap
CSREQ	.\trtemp\trtemp.h	260;"	d
CST	.\rkh\source\include\rkhitl.h	175;"	d
CT	.\rkh\source\include\rkhitl.h	184;"	d
CTA	.\rkh\source\include\rkhitl.h	2619;"	d
CTAR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^    uint32_t CTAR[2];                                \/**< DSPI Clock and Transfer Attributes Register (In Master Mode), array offset: 0xC, array step: 0x4 *\/$/;"	m	union:SPI_MemMap::<anonymous>
CTAR_SLAVE	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^    uint32_t CTAR_SLAVE[1];                          \/**< Clock and Transfer Attributes Register (In Slave Mode), array offset: 0xC, array step: 0x4 *\/$/;"	m	union:SPI_MemMap::<anonymous>
CTL	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t CTL;                                    \/**< Control Register, offset: 0x20 *\/$/;"	m	struct:ETB_MemMap
CTL	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t CTL;                                     \/**< Control register, offset: 0x94 *\/$/;"	m	struct:USB_MemMap
CTRL	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^    uint32_t CTRL;                                   \/**< CRC Control register, offset: 0x8 *\/$/;"	m	union:CRC_MemMap::<anonymous>
CTRL	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t CTRL;                                   \/**< Control Register, offset: 0x0 *\/$/;"	m	struct:DWT_MemMap
CTRL	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t CTRL;                                   \/**< FlashPatch Control Register, offset: 0x0 *\/$/;"	m	struct:FPB_MemMap
CTRL	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t CTRL;                                    \/**< Control Register, offset: 0x0 *\/$/;"	m	struct:EWM_MemMap
CTRL1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t CTRL1;                                  \/**< Control 1 register, offset: 0x4 *\/$/;"	m	struct:CAN_MemMap
CTRL2	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t CTRL2;                                  \/**< Control 2 register, offset: 0x34 *\/$/;"	m	struct:CAN_MemMap
CTRLHU	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^      uint8_t CTRLHU;                                  \/**< CRC_CTRLHU register., offset: 0xB *\/$/;"	m	struct:CRC_MemMap::<anonymous>::<anonymous>
CTRL_ACCESS8BIT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^    } CTRL_ACCESS8BIT;$/;"	m	union:CRC_MemMap::<anonymous>
CTS	.\trtemp\trtemp.h	75;"	d
CV	.\rkh\source\include\rkhitl.h	195;"	d
CV1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t CV1;                                    \/**< Compare Value Registers, offset: 0x18 *\/$/;"	m	struct:ADC_MemMap
CV2	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t CV2;                                    \/**< Compare Value Registers, offset: 0x1C *\/$/;"	m	struct:ADC_MemMap
CVAL	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^    uint32_t CVAL;                                   \/**< Current Timer Value Register, array offset: 0x104, array step: 0x10 *\/$/;"	m	struct:PIT_MemMap::<anonymous>
CVR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t CVR;                                    \/**< SysTick Current Value Register, offset: 0x8 *\/$/;"	m	struct:SysTick_MemMap
CYCCNT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t CYCCNT;                                 \/**< Cycle Count Register, offset: 0x4 *\/$/;"	m	struct:DWT_MemMap
CnSC	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^    uint32_t CnSC;                                   \/**< Channel (n) Status And Control, array offset: 0xC, array step: 0x8 *\/$/;"	m	struct:FTM_MemMap::<anonymous>
CnV	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^    uint32_t CnV;                                    \/**< Channel (n) Value, array offset: 0x10, array step: 0x8 *\/$/;"	m	struct:FTM_MemMap::<anonymous>
CoreDebug_BASE_PTR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3265;"	d
CoreDebug_BASE_PTRS	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3267;"	d
CoreDebug_MemMap	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^typedef struct CoreDebug_MemMap {$/;"	s
CoreDebug_MemMapPtr	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^} volatile *CoreDebug_MemMapPtr;$/;"	t
CoreDebug_base_DCRDR_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3240;"	d
CoreDebug_base_DCRSR_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3239;"	d
CoreDebug_base_DEMCR_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3241;"	d
CoreDebug_base_DHCSR_Read_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3237;"	d
CoreDebug_base_DHCSR_Write_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3238;"	d
Cpu_SetBASEPRI	.\oven\bsp\twrk60iar72\cm4f\MCUinit.c	/^void Cpu_SetBASEPRI(register uint32_t Level) {$/;"	f
Cpu_SetBASEPRI	.\oven\bsp\twrk60iar72\cm4f\MCUinit.c	63;"	d	file:
D	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t D;                                       \/**< I2C Data I\/O register, offset: 0x4 *\/$/;"	m	struct:I2C_MemMap
D	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t D;                                       \/**< UART Data Register, offset: 0x7 *\/$/;"	m	struct:UART_MemMap
DAC	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  } DAC[2];$/;"	m	struct:PDB_MemMap
DAC0_BASE_PTR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3408;"	d
DAC0_C0	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3459;"	d
DAC0_C1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3460;"	d
DAC0_C2	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3461;"	d
DAC0_DAT0H	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3427;"	d
DAC0_DAT0L	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3426;"	d
DAC0_DAT10H	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3447;"	d
DAC0_DAT10L	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3446;"	d
DAC0_DAT11H	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3449;"	d
DAC0_DAT11L	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3448;"	d
DAC0_DAT12H	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3451;"	d
DAC0_DAT12L	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3450;"	d
DAC0_DAT13H	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3453;"	d
DAC0_DAT13L	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3452;"	d
DAC0_DAT14H	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3455;"	d
DAC0_DAT14L	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3454;"	d
DAC0_DAT15H	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3457;"	d
DAC0_DAT15L	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3456;"	d
DAC0_DAT1H	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3429;"	d
DAC0_DAT1L	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3428;"	d
DAC0_DAT2H	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3431;"	d
DAC0_DAT2L	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3430;"	d
DAC0_DAT3H	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3433;"	d
DAC0_DAT3L	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3432;"	d
DAC0_DAT4H	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3435;"	d
DAC0_DAT4L	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3434;"	d
DAC0_DAT5H	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3437;"	d
DAC0_DAT5L	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3436;"	d
DAC0_DAT6H	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3439;"	d
DAC0_DAT6L	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3438;"	d
DAC0_DAT7H	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3441;"	d
DAC0_DAT7L	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3440;"	d
DAC0_DAT8H	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3443;"	d
DAC0_DAT8L	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3442;"	d
DAC0_DAT9H	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3445;"	d
DAC0_DAT9L	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3444;"	d
DAC0_DATH	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3503;"	d
DAC0_DATL	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3501;"	d
DAC0_SR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3458;"	d
DAC1_BASE_PTR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3410;"	d
DAC1_C0	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3496;"	d
DAC1_C1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3497;"	d
DAC1_C2	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3498;"	d
DAC1_DAT0H	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3464;"	d
DAC1_DAT0L	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3463;"	d
DAC1_DAT10H	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3484;"	d
DAC1_DAT10L	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3483;"	d
DAC1_DAT11H	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3486;"	d
DAC1_DAT11L	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3485;"	d
DAC1_DAT12H	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3488;"	d
DAC1_DAT12L	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3487;"	d
DAC1_DAT13H	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3490;"	d
DAC1_DAT13L	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3489;"	d
DAC1_DAT14H	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3492;"	d
DAC1_DAT14L	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3491;"	d
DAC1_DAT15H	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3494;"	d
DAC1_DAT15L	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3493;"	d
DAC1_DAT1H	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3466;"	d
DAC1_DAT1L	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3465;"	d
DAC1_DAT2H	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3468;"	d
DAC1_DAT2L	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3467;"	d
DAC1_DAT3H	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3470;"	d
DAC1_DAT3L	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3469;"	d
DAC1_DAT4H	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3472;"	d
DAC1_DAT4L	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3471;"	d
DAC1_DAT5H	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3474;"	d
DAC1_DAT5L	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3473;"	d
DAC1_DAT6H	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3476;"	d
DAC1_DAT6L	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3475;"	d
DAC1_DAT7H	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3478;"	d
DAC1_DAT7L	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3477;"	d
DAC1_DAT8H	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3480;"	d
DAC1_DAT8L	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3479;"	d
DAC1_DAT9H	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3482;"	d
DAC1_DAT9L	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3481;"	d
DAC1_DATH	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3504;"	d
DAC1_DATL	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3502;"	d
DAC1_SR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3495;"	d
DACCR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t DACCR;                                   \/**< DAC Control Register, offset: 0x4 *\/$/;"	m	struct:CMP_MemMap
DAC_BASE_PTRS	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3412;"	d
DAC_C0_DACBBIEN_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3366;"	d
DAC_C0_DACBBIEN_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3367;"	d
DAC_C0_DACBTIEN_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3368;"	d
DAC_C0_DACBTIEN_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3369;"	d
DAC_C0_DACBWIEN_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3370;"	d
DAC_C0_DACBWIEN_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3371;"	d
DAC_C0_DACEN_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3380;"	d
DAC_C0_DACEN_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3381;"	d
DAC_C0_DACRFS_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3378;"	d
DAC_C0_DACRFS_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3379;"	d
DAC_C0_DACSWTRG_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3374;"	d
DAC_C0_DACSWTRG_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3375;"	d
DAC_C0_DACTRGSEL_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3376;"	d
DAC_C0_DACTRGSEL_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3377;"	d
DAC_C0_LPEN_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3372;"	d
DAC_C0_LPEN_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3373;"	d
DAC_C0_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3332;"	d
DAC_C1_DACBFEN_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3383;"	d
DAC_C1_DACBFEN_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3384;"	d
DAC_C1_DACBFMD	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3387;"	d
DAC_C1_DACBFMD_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3385;"	d
DAC_C1_DACBFMD_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3386;"	d
DAC_C1_DACBFWM	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3390;"	d
DAC_C1_DACBFWM_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3388;"	d
DAC_C1_DACBFWM_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3389;"	d
DAC_C1_DMAEN_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3391;"	d
DAC_C1_DMAEN_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3392;"	d
DAC_C1_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3333;"	d
DAC_C2_DACBFRP	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3399;"	d
DAC_C2_DACBFRP_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3397;"	d
DAC_C2_DACBFRP_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3398;"	d
DAC_C2_DACBFUP	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3396;"	d
DAC_C2_DACBFUP_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3394;"	d
DAC_C2_DACBFUP_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3395;"	d
DAC_C2_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3334;"	d
DAC_DATH_DATA	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15923;"	d
DAC_DATH_DATA1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3357;"	d
DAC_DATH_DATA1_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3355;"	d
DAC_DATH_DATA1_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3356;"	d
DAC_DATH_DATA_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15921;"	d
DAC_DATH_DATA_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15922;"	d
DAC_DATH_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3330;"	d
DAC_DATL_DATA	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15920;"	d
DAC_DATL_DATA0	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3353;"	d
DAC_DATL_DATA0_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3351;"	d
DAC_DATL_DATA0_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3352;"	d
DAC_DATL_DATA_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15918;"	d
DAC_DATL_DATA_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15919;"	d
DAC_DATL_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3329;"	d
DAC_MemMap	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^typedef struct DAC_MemMap {$/;"	s
DAC_MemMapPtr	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^} volatile *DAC_MemMapPtr;$/;"	t
DAC_SR_DACBFRPBF_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3359;"	d
DAC_SR_DACBFRPBF_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3360;"	d
DAC_SR_DACBFRPTF_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3361;"	d
DAC_SR_DACBFRPTF_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3362;"	d
DAC_SR_DACBFWMF_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3363;"	d
DAC_SR_DACBFWMF_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3364;"	d
DAC_SR_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3331;"	d
DADDR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^    uint32_t DADDR;                                  \/**< TCD Destination Address, array offset: 0x1010, array step: 0x20 *\/$/;"	m	struct:DMA_MemMap::<anonymous>
DAT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  } DAT[16];$/;"	m	struct:DAC_MemMap
DATA_L	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^    uint32_t DATA_L;                                 \/**< Cache Data Storage (lower word), array offset: 0x204, array step: index*0x40, index2*0x8 *\/$/;"	m	struct:FMC_MemMap::<anonymous>
DATA_U	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^    uint32_t DATA_U;                                 \/**< Cache Data Storage (upper word), array offset: 0x200, array step: index*0x40, index2*0x8 *\/$/;"	m	struct:FMC_MemMap::<anonymous>
DATH	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^    uint8_t DATH;                                    \/**< DAC Data High Register, array offset: 0x1, array step: 0x2 *\/$/;"	m	struct:DAC_MemMap::<anonymous>
DATL	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^    uint8_t DATL;                                    \/**< DAC Data Low Register, array offset: 0x0, array step: 0x2 *\/$/;"	m	struct:DAC_MemMap::<anonymous>
DATPORT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t DATPORT;                                \/**< Buffer Data Port register, offset: 0x20 *\/$/;"	m	struct:SDHC_MemMap
DBG_MODULE_NAME	.\trtemp\bsp\x86\debug.h	20;"	d
DBG_MODULE_NAME	.\trtemp\bsp\x86\debug.h	9;"	d
DBG_OFFSET	.\trtemp\bsp\x86\debug.h	29;"	d
DCHPRI0	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t DCHPRI0;                                 \/**< Channel n Priority Register, offset: 0x103 *\/$/;"	m	struct:DMA_MemMap
DCHPRI1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t DCHPRI1;                                 \/**< Channel n Priority Register, offset: 0x102 *\/$/;"	m	struct:DMA_MemMap
DCHPRI10	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t DCHPRI10;                                \/**< Channel n Priority Register, offset: 0x109 *\/$/;"	m	struct:DMA_MemMap
DCHPRI11	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t DCHPRI11;                                \/**< Channel n Priority Register, offset: 0x108 *\/$/;"	m	struct:DMA_MemMap
DCHPRI12	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t DCHPRI12;                                \/**< Channel n Priority Register, offset: 0x10F *\/$/;"	m	struct:DMA_MemMap
DCHPRI13	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t DCHPRI13;                                \/**< Channel n Priority Register, offset: 0x10E *\/$/;"	m	struct:DMA_MemMap
DCHPRI14	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t DCHPRI14;                                \/**< Channel n Priority Register, offset: 0x10D *\/$/;"	m	struct:DMA_MemMap
DCHPRI15	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t DCHPRI15;                                \/**< Channel n Priority Register, offset: 0x10C *\/$/;"	m	struct:DMA_MemMap
DCHPRI2	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t DCHPRI2;                                 \/**< Channel n Priority Register, offset: 0x101 *\/$/;"	m	struct:DMA_MemMap
DCHPRI3	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t DCHPRI3;                                 \/**< Channel n Priority Register, offset: 0x100 *\/$/;"	m	struct:DMA_MemMap
DCHPRI4	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t DCHPRI4;                                 \/**< Channel n Priority Register, offset: 0x107 *\/$/;"	m	struct:DMA_MemMap
DCHPRI5	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t DCHPRI5;                                 \/**< Channel n Priority Register, offset: 0x106 *\/$/;"	m	struct:DMA_MemMap
DCHPRI6	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t DCHPRI6;                                 \/**< Channel n Priority Register, offset: 0x105 *\/$/;"	m	struct:DMA_MemMap
DCHPRI7	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t DCHPRI7;                                 \/**< Channel n Priority Register, offset: 0x104 *\/$/;"	m	struct:DMA_MemMap
DCHPRI8	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t DCHPRI8;                                 \/**< Channel n Priority Register, offset: 0x10B *\/$/;"	m	struct:DMA_MemMap
DCHPRI9	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t DCHPRI9;                                 \/**< Channel n Priority Register, offset: 0x10A *\/$/;"	m	struct:DMA_MemMap
DCRDR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3284;"	d
DCRSR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3283;"	d
DEADTIME	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t DEADTIME;                               \/**< Deadtime Insertion Control, offset: 0x68 *\/$/;"	m	struct:FTM_MemMap
DEMCR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3285;"	d
DEM_CR_TRCENA	.\oven\bsp\twrk60iar72\cm4f\cpu.c	87;"	d	file:
DEVID	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t DEVID;                                  \/**< Device ID Register, offset: 0xFC8 *\/$/;"	m	struct:ETB_MemMap
DEVID	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t DEVID;                                  \/**< Device ID Register, offset: 0xFC8 *\/$/;"	m	struct:ETF_MemMap
DEVID	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t DEVID;                                  \/**< TPIU_DEVID Register, offset: 0xFC8 *\/$/;"	m	struct:TPIU_MemMap
DEVTYPE	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t DEVTYPE;                                \/**< CoreSight Device Type Register, offset: 0xFCC *\/$/;"	m	struct:ETM_MemMap
DEVTYPE	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t DEVTYPE;                                \/**< Device Type Identifier Register, offset: 0xFCC *\/$/;"	m	struct:ETB_MemMap
DEVTYPE	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t DEVTYPE;                                \/**< Device Type Identifier Register, offset: 0xFCC *\/$/;"	m	struct:ETF_MemMap
DFCR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t DFCR;                                   \/**< Digital Filter Clock Register, offset: 0xC4 *\/$/;"	m	struct:PORT_MemMap
DFER	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t DFER;                                   \/**< Digital Filter Enable Register, offset: 0xC0 *\/$/;"	m	struct:PORT_MemMap
DFSR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t DFSR;                                   \/**< Debug Fault Status Register, offset: 0xD30 *\/$/;"	m	struct:SCB_MemMap
DFWR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t DFWR;                                   \/**< Digital Filter Width Register, offset: 0xC8 *\/$/;"	m	struct:PORT_MemMap
DHCSR_Read	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3281;"	d
DHCSR_Write	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3282;"	d
DIRECT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t DIRECT[16];                             \/**< Direct access register 0..Direct access register 15, array offset: 0x0, array step: 0x4 *\/$/;"	m	struct:CAU_MemMap
DLAST_SGA	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^    uint32_t DLAST_SGA;                              \/**< TCD Last Destination Address Adjustment\/Scatter Gather Address, array offset: 0x1018, array step: 0x20 *\/$/;"	m	struct:DMA_MemMap::<anonymous>
DLY	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^    uint32_t DLY[2];                                 \/**< Channel n Delay 0 Register..Channel n Delay 1 Register, array offset: 0x18, array step: index*0x28, index2*0x4 *\/$/;"	m	struct:PDB_MemMap::<anonymous>
DMA	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t DMA;                                     \/**< CMT Direct Memory Access Register, offset: 0xB *\/$/;"	m	struct:CMT_MemMap
DMAMUX_BASE_PTR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4555;"	d
DMAMUX_BASE_PTRS	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4557;"	d
DMAMUX_CHCFG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4589;"	d
DMAMUX_CHCFG0	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4571;"	d
DMAMUX_CHCFG1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4572;"	d
DMAMUX_CHCFG10	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4581;"	d
DMAMUX_CHCFG11	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4582;"	d
DMAMUX_CHCFG12	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4583;"	d
DMAMUX_CHCFG13	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4584;"	d
DMAMUX_CHCFG14	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4585;"	d
DMAMUX_CHCFG15	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4586;"	d
DMAMUX_CHCFG2	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4573;"	d
DMAMUX_CHCFG3	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4574;"	d
DMAMUX_CHCFG4	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4575;"	d
DMAMUX_CHCFG5	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4576;"	d
DMAMUX_CHCFG6	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4577;"	d
DMAMUX_CHCFG7	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4578;"	d
DMAMUX_CHCFG8	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4579;"	d
DMAMUX_CHCFG9	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4580;"	d
DMAMUX_CHCFG_ENBL_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4545;"	d
DMAMUX_CHCFG_ENBL_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4546;"	d
DMAMUX_CHCFG_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4523;"	d
DMAMUX_CHCFG_SOURCE	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4542;"	d
DMAMUX_CHCFG_SOURCE_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4540;"	d
DMAMUX_CHCFG_SOURCE_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4541;"	d
DMAMUX_CHCFG_TRIG_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4543;"	d
DMAMUX_CHCFG_TRIG_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4544;"	d
DMAMUX_MemMap	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^typedef struct DMAMUX_MemMap {$/;"	s
DMAMUX_MemMapPtr	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^} volatile *DMAMUX_MemMapPtr;$/;"	t
DMA_ATTR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4474;"	d
DMA_ATTR_DMOD	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4076;"	d
DMA_ATTR_DMOD_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4074;"	d
DMA_ATTR_DMOD_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4075;"	d
DMA_ATTR_DSIZE	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4073;"	d
DMA_ATTR_DSIZE_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4071;"	d
DMA_ATTR_DSIZE_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4072;"	d
DMA_ATTR_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3634;"	d
DMA_ATTR_SMOD	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4082;"	d
DMA_ATTR_SMOD_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4080;"	d
DMA_ATTR_SMOD_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4081;"	d
DMA_ATTR_SSIZE	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4079;"	d
DMA_ATTR_SSIZE_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4077;"	d
DMA_ATTR_SSIZE_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4078;"	d
DMA_BASE_PTR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4183;"	d
DMA_BASE_PTRS	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4185;"	d
DMA_BITER_ELINKNO	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4485;"	d
DMA_BITER_ELINKNO_BITER	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4163;"	d
DMA_BITER_ELINKNO_BITER_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4161;"	d
DMA_BITER_ELINKNO_BITER_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4162;"	d
DMA_BITER_ELINKNO_ELINK_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4164;"	d
DMA_BITER_ELINKNO_ELINK_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4165;"	d
DMA_BITER_ELINKNO_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3645;"	d
DMA_BITER_ELINKYES	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4486;"	d
DMA_BITER_ELINKYES_BITER	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4169;"	d
DMA_BITER_ELINKYES_BITER_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4167;"	d
DMA_BITER_ELINKYES_BITER_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4168;"	d
DMA_BITER_ELINKYES_ELINK_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4173;"	d
DMA_BITER_ELINKYES_ELINK_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4174;"	d
DMA_BITER_ELINKYES_LINKCH	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4172;"	d
DMA_BITER_ELINKYES_LINKCH_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4170;"	d
DMA_BITER_ELINKYES_LINKCH_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4171;"	d
DMA_BITER_ELINKYES_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3646;"	d
DMA_CDNE	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4207;"	d
DMA_CDNE_CADN_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3807;"	d
DMA_CDNE_CADN_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3808;"	d
DMA_CDNE_CDNE	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3806;"	d
DMA_CDNE_CDNE_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3804;"	d
DMA_CDNE_CDNE_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3805;"	d
DMA_CDNE_NOP_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3809;"	d
DMA_CDNE_NOP_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3810;"	d
DMA_CDNE_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3609;"	d
DMA_CEEI	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4203;"	d
DMA_CEEI_CAEE_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3775;"	d
DMA_CEEI_CAEE_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3776;"	d
DMA_CEEI_CEEI	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3774;"	d
DMA_CEEI_CEEI_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3772;"	d
DMA_CEEI_CEEI_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3773;"	d
DMA_CEEI_NOP_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3777;"	d
DMA_CEEI_NOP_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3778;"	d
DMA_CEEI_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3605;"	d
DMA_CERQ	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4205;"	d
DMA_CERQ_CAER_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3791;"	d
DMA_CERQ_CAER_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3792;"	d
DMA_CERQ_CERQ	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3790;"	d
DMA_CERQ_CERQ_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3788;"	d
DMA_CERQ_CERQ_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3789;"	d
DMA_CERQ_NOP_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3793;"	d
DMA_CERQ_NOP_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3794;"	d
DMA_CERQ_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3607;"	d
DMA_CERR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4209;"	d
DMA_CERR_CAEI_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3823;"	d
DMA_CERR_CAEI_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3824;"	d
DMA_CERR_CERR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3822;"	d
DMA_CERR_CERR_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3820;"	d
DMA_CERR_CERR_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3821;"	d
DMA_CERR_NOP_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3825;"	d
DMA_CERR_NOP_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3826;"	d
DMA_CERR_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3611;"	d
DMA_CINT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4210;"	d
DMA_CINT_CAIR_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3831;"	d
DMA_CINT_CAIR_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3832;"	d
DMA_CINT_CINT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3830;"	d
DMA_CINT_CINT_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3828;"	d
DMA_CINT_CINT_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3829;"	d
DMA_CINT_NOP_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3833;"	d
DMA_CINT_NOP_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3834;"	d
DMA_CINT_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3612;"	d
DMA_CITER_ELINKNO	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4481;"	d
DMA_CITER_ELINKNO_CITER	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4121;"	d
DMA_CITER_ELINKNO_CITER_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4119;"	d
DMA_CITER_ELINKNO_CITER_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4120;"	d
DMA_CITER_ELINKNO_ELINK_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4122;"	d
DMA_CITER_ELINKNO_ELINK_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4123;"	d
DMA_CITER_ELINKNO_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3641;"	d
DMA_CITER_ELINKYES	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4482;"	d
DMA_CITER_ELINKYES_CITER	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4127;"	d
DMA_CITER_ELINKYES_CITER_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4125;"	d
DMA_CITER_ELINKYES_CITER_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4126;"	d
DMA_CITER_ELINKYES_ELINK_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4131;"	d
DMA_CITER_ELINKYES_ELINK_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4132;"	d
DMA_CITER_ELINKYES_LINKCH	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4130;"	d
DMA_CITER_ELINKYES_LINKCH_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4128;"	d
DMA_CITER_ELINKYES_LINKCH_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4129;"	d
DMA_CITER_ELINKYES_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3642;"	d
DMA_CR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4199;"	d
DMA_CR_CLM_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3671;"	d
DMA_CR_CLM_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3672;"	d
DMA_CR_CX_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3677;"	d
DMA_CR_CX_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3678;"	d
DMA_CR_ECX_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3675;"	d
DMA_CR_ECX_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3676;"	d
DMA_CR_EDBG_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3663;"	d
DMA_CR_EDBG_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3664;"	d
DMA_CR_EMLM_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3673;"	d
DMA_CR_EMLM_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3674;"	d
DMA_CR_ERCA_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3665;"	d
DMA_CR_ERCA_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3666;"	d
DMA_CR_HALT_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3669;"	d
DMA_CR_HALT_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3670;"	d
DMA_CR_HOE_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3667;"	d
DMA_CR_HOE_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3668;"	d
DMA_CR_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3601;"	d
DMA_CSR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4484;"	d
DMA_CSR_ACTIVE_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4150;"	d
DMA_CSR_ACTIVE_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4151;"	d
DMA_CSR_BWC	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4159;"	d
DMA_CSR_BWC_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4157;"	d
DMA_CSR_BWC_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4158;"	d
DMA_CSR_DONE_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4152;"	d
DMA_CSR_DONE_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4153;"	d
DMA_CSR_DREQ_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4144;"	d
DMA_CSR_DREQ_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4145;"	d
DMA_CSR_ESG_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4146;"	d
DMA_CSR_ESG_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4147;"	d
DMA_CSR_INTHALF_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4142;"	d
DMA_CSR_INTHALF_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4143;"	d
DMA_CSR_INTMAJOR_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4140;"	d
DMA_CSR_INTMAJOR_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4141;"	d
DMA_CSR_MAJORELINK_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4148;"	d
DMA_CSR_MAJORELINK_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4149;"	d
DMA_CSR_MAJORLINKCH	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4156;"	d
DMA_CSR_MAJORLINKCH_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4154;"	d
DMA_CSR_MAJORLINKCH_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4155;"	d
DMA_CSR_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3644;"	d
DMA_CSR_START_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4138;"	d
DMA_CSR_START_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4139;"	d
DMA_DADDR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4479;"	d
DMA_DADDR_DADDR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4113;"	d
DMA_DADDR_DADDR_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4111;"	d
DMA_DADDR_DADDR_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4112;"	d
DMA_DADDR_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3639;"	d
DMA_DCHPRI0	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4217;"	d
DMA_DCHPRI0_CHPRI	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3961;"	d
DMA_DCHPRI0_CHPRI_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3959;"	d
DMA_DCHPRI0_CHPRI_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3960;"	d
DMA_DCHPRI0_DPA_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3962;"	d
DMA_DCHPRI0_DPA_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3963;"	d
DMA_DCHPRI0_ECP_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3964;"	d
DMA_DCHPRI0_ECP_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3965;"	d
DMA_DCHPRI0_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3619;"	d
DMA_DCHPRI1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4216;"	d
DMA_DCHPRI10	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4223;"	d
DMA_DCHPRI10_CHPRI	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4009;"	d
DMA_DCHPRI10_CHPRI_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4007;"	d
DMA_DCHPRI10_CHPRI_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4008;"	d
DMA_DCHPRI10_DPA_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4010;"	d
DMA_DCHPRI10_DPA_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4011;"	d
DMA_DCHPRI10_ECP_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4012;"	d
DMA_DCHPRI10_ECP_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4013;"	d
DMA_DCHPRI10_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3625;"	d
DMA_DCHPRI11	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4222;"	d
DMA_DCHPRI11_CHPRI	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4001;"	d
DMA_DCHPRI11_CHPRI_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3999;"	d
DMA_DCHPRI11_CHPRI_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4000;"	d
DMA_DCHPRI11_DPA_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4002;"	d
DMA_DCHPRI11_DPA_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4003;"	d
DMA_DCHPRI11_ECP_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4004;"	d
DMA_DCHPRI11_ECP_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4005;"	d
DMA_DCHPRI11_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3624;"	d
DMA_DCHPRI12	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4229;"	d
DMA_DCHPRI12_CHPRI	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4057;"	d
DMA_DCHPRI12_CHPRI_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4055;"	d
DMA_DCHPRI12_CHPRI_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4056;"	d
DMA_DCHPRI12_DPA_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4058;"	d
DMA_DCHPRI12_DPA_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4059;"	d
DMA_DCHPRI12_ECP_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4060;"	d
DMA_DCHPRI12_ECP_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4061;"	d
DMA_DCHPRI12_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3631;"	d
DMA_DCHPRI13	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4228;"	d
DMA_DCHPRI13_CHPRI	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4049;"	d
DMA_DCHPRI13_CHPRI_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4047;"	d
DMA_DCHPRI13_CHPRI_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4048;"	d
DMA_DCHPRI13_DPA_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4050;"	d
DMA_DCHPRI13_DPA_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4051;"	d
DMA_DCHPRI13_ECP_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4052;"	d
DMA_DCHPRI13_ECP_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4053;"	d
DMA_DCHPRI13_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3630;"	d
DMA_DCHPRI14	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4227;"	d
DMA_DCHPRI14_CHPRI	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4041;"	d
DMA_DCHPRI14_CHPRI_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4039;"	d
DMA_DCHPRI14_CHPRI_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4040;"	d
DMA_DCHPRI14_DPA_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4042;"	d
DMA_DCHPRI14_DPA_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4043;"	d
DMA_DCHPRI14_ECP_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4044;"	d
DMA_DCHPRI14_ECP_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4045;"	d
DMA_DCHPRI14_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3629;"	d
DMA_DCHPRI15	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4226;"	d
DMA_DCHPRI15_CHPRI	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4033;"	d
DMA_DCHPRI15_CHPRI_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4031;"	d
DMA_DCHPRI15_CHPRI_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4032;"	d
DMA_DCHPRI15_DPA_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4034;"	d
DMA_DCHPRI15_DPA_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4035;"	d
DMA_DCHPRI15_ECP_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4036;"	d
DMA_DCHPRI15_ECP_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4037;"	d
DMA_DCHPRI15_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3628;"	d
DMA_DCHPRI1_CHPRI	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3953;"	d
DMA_DCHPRI1_CHPRI_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3951;"	d
DMA_DCHPRI1_CHPRI_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3952;"	d
DMA_DCHPRI1_DPA_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3954;"	d
DMA_DCHPRI1_DPA_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3955;"	d
DMA_DCHPRI1_ECP_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3956;"	d
DMA_DCHPRI1_ECP_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3957;"	d
DMA_DCHPRI1_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3618;"	d
DMA_DCHPRI2	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4215;"	d
DMA_DCHPRI2_CHPRI	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3945;"	d
DMA_DCHPRI2_CHPRI_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3943;"	d
DMA_DCHPRI2_CHPRI_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3944;"	d
DMA_DCHPRI2_DPA_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3946;"	d
DMA_DCHPRI2_DPA_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3947;"	d
DMA_DCHPRI2_ECP_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3948;"	d
DMA_DCHPRI2_ECP_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3949;"	d
DMA_DCHPRI2_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3617;"	d
DMA_DCHPRI3	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4214;"	d
DMA_DCHPRI3_CHPRI	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3937;"	d
DMA_DCHPRI3_CHPRI_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3935;"	d
DMA_DCHPRI3_CHPRI_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3936;"	d
DMA_DCHPRI3_DPA_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3938;"	d
DMA_DCHPRI3_DPA_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3939;"	d
DMA_DCHPRI3_ECP_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3940;"	d
DMA_DCHPRI3_ECP_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3941;"	d
DMA_DCHPRI3_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3616;"	d
DMA_DCHPRI4	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4221;"	d
DMA_DCHPRI4_CHPRI	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3993;"	d
DMA_DCHPRI4_CHPRI_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3991;"	d
DMA_DCHPRI4_CHPRI_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3992;"	d
DMA_DCHPRI4_DPA_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3994;"	d
DMA_DCHPRI4_DPA_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3995;"	d
DMA_DCHPRI4_ECP_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3996;"	d
DMA_DCHPRI4_ECP_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3997;"	d
DMA_DCHPRI4_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3623;"	d
DMA_DCHPRI5	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4220;"	d
DMA_DCHPRI5_CHPRI	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3985;"	d
DMA_DCHPRI5_CHPRI_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3983;"	d
DMA_DCHPRI5_CHPRI_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3984;"	d
DMA_DCHPRI5_DPA_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3986;"	d
DMA_DCHPRI5_DPA_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3987;"	d
DMA_DCHPRI5_ECP_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3988;"	d
DMA_DCHPRI5_ECP_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3989;"	d
DMA_DCHPRI5_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3622;"	d
DMA_DCHPRI6	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4219;"	d
DMA_DCHPRI6_CHPRI	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3977;"	d
DMA_DCHPRI6_CHPRI_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3975;"	d
DMA_DCHPRI6_CHPRI_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3976;"	d
DMA_DCHPRI6_DPA_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3978;"	d
DMA_DCHPRI6_DPA_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3979;"	d
DMA_DCHPRI6_ECP_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3980;"	d
DMA_DCHPRI6_ECP_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3981;"	d
DMA_DCHPRI6_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3621;"	d
DMA_DCHPRI7	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4218;"	d
DMA_DCHPRI7_CHPRI	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3969;"	d
DMA_DCHPRI7_CHPRI_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3967;"	d
DMA_DCHPRI7_CHPRI_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3968;"	d
DMA_DCHPRI7_DPA_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3970;"	d
DMA_DCHPRI7_DPA_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3971;"	d
DMA_DCHPRI7_ECP_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3972;"	d
DMA_DCHPRI7_ECP_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3973;"	d
DMA_DCHPRI7_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3620;"	d
DMA_DCHPRI8	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4225;"	d
DMA_DCHPRI8_CHPRI	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4025;"	d
DMA_DCHPRI8_CHPRI_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4023;"	d
DMA_DCHPRI8_CHPRI_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4024;"	d
DMA_DCHPRI8_DPA_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4026;"	d
DMA_DCHPRI8_DPA_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4027;"	d
DMA_DCHPRI8_ECP_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4028;"	d
DMA_DCHPRI8_ECP_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4029;"	d
DMA_DCHPRI8_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3627;"	d
DMA_DCHPRI9	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4224;"	d
DMA_DCHPRI9_CHPRI	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4017;"	d
DMA_DCHPRI9_CHPRI_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4015;"	d
DMA_DCHPRI9_CHPRI_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4016;"	d
DMA_DCHPRI9_DPA_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4018;"	d
DMA_DCHPRI9_DPA_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4019;"	d
DMA_DCHPRI9_ECP_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4020;"	d
DMA_DCHPRI9_ECP_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4021;"	d
DMA_DCHPRI9_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3626;"	d
DMA_DLAST_SGA	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4483;"	d
DMA_DLAST_SGA_DLASTSGA	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4136;"	d
DMA_DLAST_SGA_DLASTSGA_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4134;"	d
DMA_DLAST_SGA_DLASTSGA_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4135;"	d
DMA_DLAST_SGA_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3643;"	d
DMA_DOFF	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4480;"	d
DMA_DOFF_DOFF	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4117;"	d
DMA_DOFF_DOFF_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4115;"	d
DMA_DOFF_DOFF_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4116;"	d
DMA_DOFF_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3640;"	d
DMA_EEI	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4202;"	d
DMA_EEI_EEI0_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3739;"	d
DMA_EEI_EEI0_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3740;"	d
DMA_EEI_EEI10_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3759;"	d
DMA_EEI_EEI10_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3760;"	d
DMA_EEI_EEI11_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3761;"	d
DMA_EEI_EEI11_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3762;"	d
DMA_EEI_EEI12_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3763;"	d
DMA_EEI_EEI12_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3764;"	d
DMA_EEI_EEI13_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3765;"	d
DMA_EEI_EEI13_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3766;"	d
DMA_EEI_EEI14_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3767;"	d
DMA_EEI_EEI14_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3768;"	d
DMA_EEI_EEI15_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3769;"	d
DMA_EEI_EEI15_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3770;"	d
DMA_EEI_EEI1_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3741;"	d
DMA_EEI_EEI1_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3742;"	d
DMA_EEI_EEI2_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3743;"	d
DMA_EEI_EEI2_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3744;"	d
DMA_EEI_EEI3_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3745;"	d
DMA_EEI_EEI3_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3746;"	d
DMA_EEI_EEI4_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3747;"	d
DMA_EEI_EEI4_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3748;"	d
DMA_EEI_EEI5_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3749;"	d
DMA_EEI_EEI5_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3750;"	d
DMA_EEI_EEI6_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3751;"	d
DMA_EEI_EEI6_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3752;"	d
DMA_EEI_EEI7_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3753;"	d
DMA_EEI_EEI7_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3754;"	d
DMA_EEI_EEI8_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3755;"	d
DMA_EEI_EEI8_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3756;"	d
DMA_EEI_EEI9_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3757;"	d
DMA_EEI_EEI9_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3758;"	d
DMA_EEI_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3604;"	d
DMA_ERQ	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4201;"	d
DMA_ERQ_ERQ0_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3706;"	d
DMA_ERQ_ERQ0_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3707;"	d
DMA_ERQ_ERQ10_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3726;"	d
DMA_ERQ_ERQ10_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3727;"	d
DMA_ERQ_ERQ11_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3728;"	d
DMA_ERQ_ERQ11_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3729;"	d
DMA_ERQ_ERQ12_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3730;"	d
DMA_ERQ_ERQ12_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3731;"	d
DMA_ERQ_ERQ13_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3732;"	d
DMA_ERQ_ERQ13_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3733;"	d
DMA_ERQ_ERQ14_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3734;"	d
DMA_ERQ_ERQ14_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3735;"	d
DMA_ERQ_ERQ15_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3736;"	d
DMA_ERQ_ERQ15_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3737;"	d
DMA_ERQ_ERQ1_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3708;"	d
DMA_ERQ_ERQ1_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3709;"	d
DMA_ERQ_ERQ2_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3710;"	d
DMA_ERQ_ERQ2_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3711;"	d
DMA_ERQ_ERQ3_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3712;"	d
DMA_ERQ_ERQ3_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3713;"	d
DMA_ERQ_ERQ4_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3714;"	d
DMA_ERQ_ERQ4_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3715;"	d
DMA_ERQ_ERQ5_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3716;"	d
DMA_ERQ_ERQ5_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3717;"	d
DMA_ERQ_ERQ6_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3718;"	d
DMA_ERQ_ERQ6_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3719;"	d
DMA_ERQ_ERQ7_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3720;"	d
DMA_ERQ_ERQ7_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3721;"	d
DMA_ERQ_ERQ8_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3722;"	d
DMA_ERQ_ERQ8_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3723;"	d
DMA_ERQ_ERQ9_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3724;"	d
DMA_ERQ_ERQ9_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3725;"	d
DMA_ERQ_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3603;"	d
DMA_ERR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4212;"	d
DMA_ERR_ERR0_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3869;"	d
DMA_ERR_ERR0_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3870;"	d
DMA_ERR_ERR10_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3889;"	d
DMA_ERR_ERR10_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3890;"	d
DMA_ERR_ERR11_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3891;"	d
DMA_ERR_ERR11_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3892;"	d
DMA_ERR_ERR12_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3893;"	d
DMA_ERR_ERR12_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3894;"	d
DMA_ERR_ERR13_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3895;"	d
DMA_ERR_ERR13_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3896;"	d
DMA_ERR_ERR14_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3897;"	d
DMA_ERR_ERR14_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3898;"	d
DMA_ERR_ERR15_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3899;"	d
DMA_ERR_ERR15_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3900;"	d
DMA_ERR_ERR1_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3871;"	d
DMA_ERR_ERR1_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3872;"	d
DMA_ERR_ERR2_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3873;"	d
DMA_ERR_ERR2_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3874;"	d
DMA_ERR_ERR3_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3875;"	d
DMA_ERR_ERR3_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3876;"	d
DMA_ERR_ERR4_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3877;"	d
DMA_ERR_ERR4_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3878;"	d
DMA_ERR_ERR5_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3879;"	d
DMA_ERR_ERR5_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3880;"	d
DMA_ERR_ERR6_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3881;"	d
DMA_ERR_ERR6_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3882;"	d
DMA_ERR_ERR7_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3883;"	d
DMA_ERR_ERR7_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3884;"	d
DMA_ERR_ERR8_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3885;"	d
DMA_ERR_ERR8_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3886;"	d
DMA_ERR_ERR9_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3887;"	d
DMA_ERR_ERR9_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3888;"	d
DMA_ERR_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3614;"	d
DMA_ES	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4200;"	d
DMA_ES_CPE_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3699;"	d
DMA_ES_CPE_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3700;"	d
DMA_ES_DAE_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3690;"	d
DMA_ES_DAE_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3691;"	d
DMA_ES_DBE_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3680;"	d
DMA_ES_DBE_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3681;"	d
DMA_ES_DOE_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3688;"	d
DMA_ES_DOE_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3689;"	d
DMA_ES_ECX_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3701;"	d
DMA_ES_ECX_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3702;"	d
DMA_ES_ERRCHN	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3698;"	d
DMA_ES_ERRCHN_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3696;"	d
DMA_ES_ERRCHN_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3697;"	d
DMA_ES_NCE_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3686;"	d
DMA_ES_NCE_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3687;"	d
DMA_ES_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3602;"	d
DMA_ES_SAE_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3694;"	d
DMA_ES_SAE_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3695;"	d
DMA_ES_SBE_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3682;"	d
DMA_ES_SBE_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3683;"	d
DMA_ES_SGE_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3684;"	d
DMA_ES_SGE_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3685;"	d
DMA_ES_SOE_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3692;"	d
DMA_ES_SOE_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3693;"	d
DMA_ES_VLD_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3703;"	d
DMA_ES_VLD_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3704;"	d
DMA_HRS	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4213;"	d
DMA_HRS_HRS0_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3902;"	d
DMA_HRS_HRS0_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3903;"	d
DMA_HRS_HRS10_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3922;"	d
DMA_HRS_HRS10_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3923;"	d
DMA_HRS_HRS11_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3924;"	d
DMA_HRS_HRS11_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3925;"	d
DMA_HRS_HRS12_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3926;"	d
DMA_HRS_HRS12_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3927;"	d
DMA_HRS_HRS13_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3928;"	d
DMA_HRS_HRS13_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3929;"	d
DMA_HRS_HRS14_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3930;"	d
DMA_HRS_HRS14_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3931;"	d
DMA_HRS_HRS15_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3932;"	d
DMA_HRS_HRS15_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3933;"	d
DMA_HRS_HRS1_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3904;"	d
DMA_HRS_HRS1_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3905;"	d
DMA_HRS_HRS2_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3906;"	d
DMA_HRS_HRS2_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3907;"	d
DMA_HRS_HRS3_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3908;"	d
DMA_HRS_HRS3_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3909;"	d
DMA_HRS_HRS4_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3910;"	d
DMA_HRS_HRS4_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3911;"	d
DMA_HRS_HRS5_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3912;"	d
DMA_HRS_HRS5_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3913;"	d
DMA_HRS_HRS6_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3914;"	d
DMA_HRS_HRS6_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3915;"	d
DMA_HRS_HRS7_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3916;"	d
DMA_HRS_HRS7_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3917;"	d
DMA_HRS_HRS8_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3918;"	d
DMA_HRS_HRS8_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3919;"	d
DMA_HRS_HRS9_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3920;"	d
DMA_HRS_HRS9_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3921;"	d
DMA_HRS_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3615;"	d
DMA_INT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4211;"	d
DMA_INT_INT0_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3836;"	d
DMA_INT_INT0_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3837;"	d
DMA_INT_INT10_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3856;"	d
DMA_INT_INT10_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3857;"	d
DMA_INT_INT11_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3858;"	d
DMA_INT_INT11_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3859;"	d
DMA_INT_INT12_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3860;"	d
DMA_INT_INT12_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3861;"	d
DMA_INT_INT13_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3862;"	d
DMA_INT_INT13_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3863;"	d
DMA_INT_INT14_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3864;"	d
DMA_INT_INT14_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3865;"	d
DMA_INT_INT15_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3866;"	d
DMA_INT_INT15_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3867;"	d
DMA_INT_INT1_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3838;"	d
DMA_INT_INT1_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3839;"	d
DMA_INT_INT2_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3840;"	d
DMA_INT_INT2_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3841;"	d
DMA_INT_INT3_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3842;"	d
DMA_INT_INT3_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3843;"	d
DMA_INT_INT4_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3844;"	d
DMA_INT_INT4_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3845;"	d
DMA_INT_INT5_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3846;"	d
DMA_INT_INT5_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3847;"	d
DMA_INT_INT6_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3848;"	d
DMA_INT_INT6_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3849;"	d
DMA_INT_INT7_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3850;"	d
DMA_INT_INT7_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3851;"	d
DMA_INT_INT8_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3852;"	d
DMA_INT_INT8_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3853;"	d
DMA_INT_INT9_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3854;"	d
DMA_INT_INT9_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3855;"	d
DMA_INT_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3613;"	d
DMA_MemMap	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^typedef struct DMA_MemMap {$/;"	s
DMA_MemMapPtr	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^} volatile *DMA_MemMapPtr;$/;"	t
DMA_NBYTES_MLNO	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4475;"	d
DMA_NBYTES_MLNO_NBYTES	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4086;"	d
DMA_NBYTES_MLNO_NBYTES_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4084;"	d
DMA_NBYTES_MLNO_NBYTES_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4085;"	d
DMA_NBYTES_MLNO_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3635;"	d
DMA_NBYTES_MLOFFNO	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4476;"	d
DMA_NBYTES_MLOFFNO_DMLOE_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4091;"	d
DMA_NBYTES_MLOFFNO_DMLOE_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4092;"	d
DMA_NBYTES_MLOFFNO_NBYTES	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4090;"	d
DMA_NBYTES_MLOFFNO_NBYTES_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4088;"	d
DMA_NBYTES_MLOFFNO_NBYTES_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4089;"	d
DMA_NBYTES_MLOFFNO_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3636;"	d
DMA_NBYTES_MLOFFNO_SMLOE_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4093;"	d
DMA_NBYTES_MLOFFNO_SMLOE_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4094;"	d
DMA_NBYTES_MLOFFYES	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4477;"	d
DMA_NBYTES_MLOFFYES_DMLOE_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4102;"	d
DMA_NBYTES_MLOFFYES_DMLOE_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4103;"	d
DMA_NBYTES_MLOFFYES_MLOFF	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4101;"	d
DMA_NBYTES_MLOFFYES_MLOFF_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4099;"	d
DMA_NBYTES_MLOFFYES_MLOFF_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4100;"	d
DMA_NBYTES_MLOFFYES_NBYTES	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4098;"	d
DMA_NBYTES_MLOFFYES_NBYTES_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4096;"	d
DMA_NBYTES_MLOFFYES_NBYTES_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4097;"	d
DMA_NBYTES_MLOFFYES_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3637;"	d
DMA_NBYTES_MLOFFYES_SMLOE_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4104;"	d
DMA_NBYTES_MLOFFYES_SMLOE_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4105;"	d
DMA_SADDR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4472;"	d
DMA_SADDR_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3632;"	d
DMA_SADDR_SADDR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4065;"	d
DMA_SADDR_SADDR_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4063;"	d
DMA_SADDR_SADDR_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4064;"	d
DMA_SEEI	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4204;"	d
DMA_SEEI_NOP_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3785;"	d
DMA_SEEI_NOP_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3786;"	d
DMA_SEEI_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3606;"	d
DMA_SEEI_SAEE_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3783;"	d
DMA_SEEI_SAEE_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3784;"	d
DMA_SEEI_SEEI	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3782;"	d
DMA_SEEI_SEEI_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3780;"	d
DMA_SEEI_SEEI_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3781;"	d
DMA_SERQ	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4206;"	d
DMA_SERQ_NOP_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3801;"	d
DMA_SERQ_NOP_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3802;"	d
DMA_SERQ_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3608;"	d
DMA_SERQ_SAER_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3799;"	d
DMA_SERQ_SAER_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3800;"	d
DMA_SERQ_SERQ	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3798;"	d
DMA_SERQ_SERQ_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3796;"	d
DMA_SERQ_SERQ_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3797;"	d
DMA_SLAST	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4478;"	d
DMA_SLAST_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3638;"	d
DMA_SLAST_SLAST	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4109;"	d
DMA_SLAST_SLAST_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4107;"	d
DMA_SLAST_SLAST_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4108;"	d
DMA_SOFF	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4473;"	d
DMA_SOFF_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3633;"	d
DMA_SOFF_SOFF	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4069;"	d
DMA_SOFF_SOFF_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4067;"	d
DMA_SOFF_SOFF_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4068;"	d
DMA_SSRT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4208;"	d
DMA_SSRT_NOP_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3817;"	d
DMA_SSRT_NOP_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3818;"	d
DMA_SSRT_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3610;"	d
DMA_SSRT_SAST_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3815;"	d
DMA_SSRT_SAST_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3816;"	d
DMA_SSRT_SSRT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3814;"	d
DMA_SSRT_SSRT_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3812;"	d
DMA_SSRT_SSRT_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	3813;"	d
DMA_TCD0_ATTR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4232;"	d
DMA_TCD0_BITER_ELINKNO	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4243;"	d
DMA_TCD0_BITER_ELINKYES	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4244;"	d
DMA_TCD0_CITER_ELINKNO	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4239;"	d
DMA_TCD0_CITER_ELINKYES	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4240;"	d
DMA_TCD0_CSR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4242;"	d
DMA_TCD0_DADDR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4237;"	d
DMA_TCD0_DLASTSGA	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4241;"	d
DMA_TCD0_DOFF	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4238;"	d
DMA_TCD0_NBYTES_MLNO	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4233;"	d
DMA_TCD0_NBYTES_MLOFFNO	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4234;"	d
DMA_TCD0_NBYTES_MLOFFYES	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4235;"	d
DMA_TCD0_SADDR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4230;"	d
DMA_TCD0_SLAST	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4236;"	d
DMA_TCD0_SOFF	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4231;"	d
DMA_TCD10_ATTR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4382;"	d
DMA_TCD10_BITER_ELINKNO	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4393;"	d
DMA_TCD10_BITER_ELINKYES	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4394;"	d
DMA_TCD10_CITER_ELINKNO	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4389;"	d
DMA_TCD10_CITER_ELINKYES	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4390;"	d
DMA_TCD10_CSR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4392;"	d
DMA_TCD10_DADDR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4387;"	d
DMA_TCD10_DLASTSGA	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4391;"	d
DMA_TCD10_DOFF	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4388;"	d
DMA_TCD10_NBYTES_MLNO	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4383;"	d
DMA_TCD10_NBYTES_MLOFFNO	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4384;"	d
DMA_TCD10_NBYTES_MLOFFYES	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4385;"	d
DMA_TCD10_SADDR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4380;"	d
DMA_TCD10_SLAST	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4386;"	d
DMA_TCD10_SOFF	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4381;"	d
DMA_TCD11_ATTR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4397;"	d
DMA_TCD11_BITER_ELINKNO	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4408;"	d
DMA_TCD11_BITER_ELINKYES	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4409;"	d
DMA_TCD11_CITER_ELINKNO	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4404;"	d
DMA_TCD11_CITER_ELINKYES	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4405;"	d
DMA_TCD11_CSR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4407;"	d
DMA_TCD11_DADDR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4402;"	d
DMA_TCD11_DLASTSGA	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4406;"	d
DMA_TCD11_DOFF	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4403;"	d
DMA_TCD11_NBYTES_MLNO	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4398;"	d
DMA_TCD11_NBYTES_MLOFFNO	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4399;"	d
DMA_TCD11_NBYTES_MLOFFYES	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4400;"	d
DMA_TCD11_SADDR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4395;"	d
DMA_TCD11_SLAST	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4401;"	d
DMA_TCD11_SOFF	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4396;"	d
DMA_TCD12_ATTR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4412;"	d
DMA_TCD12_BITER_ELINKNO	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4423;"	d
DMA_TCD12_BITER_ELINKYES	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4424;"	d
DMA_TCD12_CITER_ELINKNO	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4419;"	d
DMA_TCD12_CITER_ELINKYES	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4420;"	d
DMA_TCD12_CSR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4422;"	d
DMA_TCD12_DADDR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4417;"	d
DMA_TCD12_DLASTSGA	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4421;"	d
DMA_TCD12_DOFF	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4418;"	d
DMA_TCD12_NBYTES_MLNO	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4413;"	d
DMA_TCD12_NBYTES_MLOFFNO	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4414;"	d
DMA_TCD12_NBYTES_MLOFFYES	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4415;"	d
DMA_TCD12_SADDR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4410;"	d
DMA_TCD12_SLAST	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4416;"	d
DMA_TCD12_SOFF	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4411;"	d
DMA_TCD13_ATTR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4427;"	d
DMA_TCD13_BITER_ELINKNO	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4438;"	d
DMA_TCD13_BITER_ELINKYES	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4439;"	d
DMA_TCD13_CITER_ELINKNO	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4434;"	d
DMA_TCD13_CITER_ELINKYES	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4435;"	d
DMA_TCD13_CSR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4437;"	d
DMA_TCD13_DADDR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4432;"	d
DMA_TCD13_DLASTSGA	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4436;"	d
DMA_TCD13_DOFF	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4433;"	d
DMA_TCD13_NBYTES_MLNO	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4428;"	d
DMA_TCD13_NBYTES_MLOFFNO	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4429;"	d
DMA_TCD13_NBYTES_MLOFFYES	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4430;"	d
DMA_TCD13_SADDR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4425;"	d
DMA_TCD13_SLAST	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4431;"	d
DMA_TCD13_SOFF	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4426;"	d
DMA_TCD14_ATTR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4442;"	d
DMA_TCD14_BITER_ELINKNO	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4453;"	d
DMA_TCD14_BITER_ELINKYES	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4454;"	d
DMA_TCD14_CITER_ELINKNO	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4449;"	d
DMA_TCD14_CITER_ELINKYES	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4450;"	d
DMA_TCD14_CSR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4452;"	d
DMA_TCD14_DADDR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4447;"	d
DMA_TCD14_DLASTSGA	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4451;"	d
DMA_TCD14_DOFF	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4448;"	d
DMA_TCD14_NBYTES_MLNO	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4443;"	d
DMA_TCD14_NBYTES_MLOFFNO	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4444;"	d
DMA_TCD14_NBYTES_MLOFFYES	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4445;"	d
DMA_TCD14_SADDR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4440;"	d
DMA_TCD14_SLAST	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4446;"	d
DMA_TCD14_SOFF	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4441;"	d
DMA_TCD15_ATTR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4457;"	d
DMA_TCD15_BITER_ELINKNO	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4468;"	d
DMA_TCD15_BITER_ELINKYES	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4469;"	d
DMA_TCD15_CITER_ELINKNO	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4464;"	d
DMA_TCD15_CITER_ELINKYES	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4465;"	d
DMA_TCD15_CSR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4467;"	d
DMA_TCD15_DADDR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4462;"	d
DMA_TCD15_DLASTSGA	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4466;"	d
DMA_TCD15_DOFF	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4463;"	d
DMA_TCD15_NBYTES_MLNO	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4458;"	d
DMA_TCD15_NBYTES_MLOFFNO	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4459;"	d
DMA_TCD15_NBYTES_MLOFFYES	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4460;"	d
DMA_TCD15_SADDR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4455;"	d
DMA_TCD15_SLAST	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4461;"	d
DMA_TCD15_SOFF	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4456;"	d
DMA_TCD1_ATTR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4247;"	d
DMA_TCD1_BITER_ELINKNO	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4258;"	d
DMA_TCD1_BITER_ELINKYES	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4259;"	d
DMA_TCD1_CITER_ELINKNO	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4254;"	d
DMA_TCD1_CITER_ELINKYES	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4255;"	d
DMA_TCD1_CSR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4257;"	d
DMA_TCD1_DADDR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4252;"	d
DMA_TCD1_DLASTSGA	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4256;"	d
DMA_TCD1_DOFF	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4253;"	d
DMA_TCD1_NBYTES_MLNO	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4248;"	d
DMA_TCD1_NBYTES_MLOFFNO	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4249;"	d
DMA_TCD1_NBYTES_MLOFFYES	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4250;"	d
DMA_TCD1_SADDR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4245;"	d
DMA_TCD1_SLAST	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4251;"	d
DMA_TCD1_SOFF	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4246;"	d
DMA_TCD2_ATTR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4262;"	d
DMA_TCD2_BITER_ELINKNO	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4273;"	d
DMA_TCD2_BITER_ELINKYES	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4274;"	d
DMA_TCD2_CITER_ELINKNO	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4269;"	d
DMA_TCD2_CITER_ELINKYES	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4270;"	d
DMA_TCD2_CSR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4272;"	d
DMA_TCD2_DADDR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4267;"	d
DMA_TCD2_DLASTSGA	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4271;"	d
DMA_TCD2_DOFF	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4268;"	d
DMA_TCD2_NBYTES_MLNO	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4263;"	d
DMA_TCD2_NBYTES_MLOFFNO	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4264;"	d
DMA_TCD2_NBYTES_MLOFFYES	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4265;"	d
DMA_TCD2_SADDR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4260;"	d
DMA_TCD2_SLAST	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4266;"	d
DMA_TCD2_SOFF	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4261;"	d
DMA_TCD3_ATTR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4277;"	d
DMA_TCD3_BITER_ELINKNO	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4288;"	d
DMA_TCD3_BITER_ELINKYES	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4289;"	d
DMA_TCD3_CITER_ELINKNO	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4284;"	d
DMA_TCD3_CITER_ELINKYES	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4285;"	d
DMA_TCD3_CSR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4287;"	d
DMA_TCD3_DADDR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4282;"	d
DMA_TCD3_DLASTSGA	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4286;"	d
DMA_TCD3_DOFF	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4283;"	d
DMA_TCD3_NBYTES_MLNO	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4278;"	d
DMA_TCD3_NBYTES_MLOFFNO	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4279;"	d
DMA_TCD3_NBYTES_MLOFFYES	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4280;"	d
DMA_TCD3_SADDR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4275;"	d
DMA_TCD3_SLAST	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4281;"	d
DMA_TCD3_SOFF	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4276;"	d
DMA_TCD4_ATTR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4292;"	d
DMA_TCD4_BITER_ELINKNO	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4303;"	d
DMA_TCD4_BITER_ELINKYES	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4304;"	d
DMA_TCD4_CITER_ELINKNO	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4299;"	d
DMA_TCD4_CITER_ELINKYES	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4300;"	d
DMA_TCD4_CSR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4302;"	d
DMA_TCD4_DADDR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4297;"	d
DMA_TCD4_DLASTSGA	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4301;"	d
DMA_TCD4_DOFF	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4298;"	d
DMA_TCD4_NBYTES_MLNO	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4293;"	d
DMA_TCD4_NBYTES_MLOFFNO	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4294;"	d
DMA_TCD4_NBYTES_MLOFFYES	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4295;"	d
DMA_TCD4_SADDR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4290;"	d
DMA_TCD4_SLAST	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4296;"	d
DMA_TCD4_SOFF	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4291;"	d
DMA_TCD5_ATTR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4307;"	d
DMA_TCD5_BITER_ELINKNO	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4318;"	d
DMA_TCD5_BITER_ELINKYES	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4319;"	d
DMA_TCD5_CITER_ELINKNO	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4314;"	d
DMA_TCD5_CITER_ELINKYES	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4315;"	d
DMA_TCD5_CSR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4317;"	d
DMA_TCD5_DADDR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4312;"	d
DMA_TCD5_DLASTSGA	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4316;"	d
DMA_TCD5_DOFF	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4313;"	d
DMA_TCD5_NBYTES_MLNO	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4308;"	d
DMA_TCD5_NBYTES_MLOFFNO	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4309;"	d
DMA_TCD5_NBYTES_MLOFFYES	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4310;"	d
DMA_TCD5_SADDR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4305;"	d
DMA_TCD5_SLAST	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4311;"	d
DMA_TCD5_SOFF	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4306;"	d
DMA_TCD6_ATTR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4322;"	d
DMA_TCD6_BITER_ELINKNO	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4333;"	d
DMA_TCD6_BITER_ELINKYES	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4334;"	d
DMA_TCD6_CITER_ELINKNO	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4329;"	d
DMA_TCD6_CITER_ELINKYES	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4330;"	d
DMA_TCD6_CSR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4332;"	d
DMA_TCD6_DADDR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4327;"	d
DMA_TCD6_DLASTSGA	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4331;"	d
DMA_TCD6_DOFF	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4328;"	d
DMA_TCD6_NBYTES_MLNO	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4323;"	d
DMA_TCD6_NBYTES_MLOFFNO	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4324;"	d
DMA_TCD6_NBYTES_MLOFFYES	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4325;"	d
DMA_TCD6_SADDR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4320;"	d
DMA_TCD6_SLAST	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4326;"	d
DMA_TCD6_SOFF	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4321;"	d
DMA_TCD7_ATTR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4337;"	d
DMA_TCD7_BITER_ELINKNO	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4348;"	d
DMA_TCD7_BITER_ELINKYES	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4349;"	d
DMA_TCD7_CITER_ELINKNO	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4344;"	d
DMA_TCD7_CITER_ELINKYES	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4345;"	d
DMA_TCD7_CSR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4347;"	d
DMA_TCD7_DADDR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4342;"	d
DMA_TCD7_DLASTSGA	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4346;"	d
DMA_TCD7_DOFF	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4343;"	d
DMA_TCD7_NBYTES_MLNO	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4338;"	d
DMA_TCD7_NBYTES_MLOFFNO	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4339;"	d
DMA_TCD7_NBYTES_MLOFFYES	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4340;"	d
DMA_TCD7_SADDR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4335;"	d
DMA_TCD7_SLAST	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4341;"	d
DMA_TCD7_SOFF	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4336;"	d
DMA_TCD8_ATTR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4352;"	d
DMA_TCD8_BITER_ELINKNO	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4363;"	d
DMA_TCD8_BITER_ELINKYES	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4364;"	d
DMA_TCD8_CITER_ELINKNO	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4359;"	d
DMA_TCD8_CITER_ELINKYES	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4360;"	d
DMA_TCD8_CSR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4362;"	d
DMA_TCD8_DADDR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4357;"	d
DMA_TCD8_DLASTSGA	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4361;"	d
DMA_TCD8_DOFF	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4358;"	d
DMA_TCD8_NBYTES_MLNO	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4353;"	d
DMA_TCD8_NBYTES_MLOFFNO	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4354;"	d
DMA_TCD8_NBYTES_MLOFFYES	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4355;"	d
DMA_TCD8_SADDR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4350;"	d
DMA_TCD8_SLAST	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4356;"	d
DMA_TCD8_SOFF	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4351;"	d
DMA_TCD9_ATTR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4367;"	d
DMA_TCD9_BITER_ELINKNO	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4378;"	d
DMA_TCD9_BITER_ELINKYES	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4379;"	d
DMA_TCD9_CITER_ELINKNO	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4374;"	d
DMA_TCD9_CITER_ELINKYES	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4375;"	d
DMA_TCD9_CSR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4377;"	d
DMA_TCD9_DADDR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4372;"	d
DMA_TCD9_DLASTSGA	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4376;"	d
DMA_TCD9_DOFF	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4373;"	d
DMA_TCD9_NBYTES_MLNO	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4368;"	d
DMA_TCD9_NBYTES_MLOFFNO	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4369;"	d
DMA_TCD9_NBYTES_MLOFFYES	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4370;"	d
DMA_TCD9_SADDR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4365;"	d
DMA_TCD9_SLAST	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4371;"	d
DMA_TCD9_SOFF	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4366;"	d
DOFF	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^    uint16_t DOFF;                                   \/**< TCD Signed Destination Address Offset, array offset: 0x1014, array step: 0x20 *\/$/;"	m	struct:DMA_MemMap::<anonymous>
DSADDR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t DSADDR;                                 \/**< DMA System Address register, offset: 0x0 *\/$/;"	m	struct:SDHC_MemMap
DWT_BASE_PTR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4698;"	d
DWT_BASE_PTRS	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4700;"	d
DWT_CID0	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4742;"	d
DWT_CID0_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4671;"	d
DWT_CID1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4743;"	d
DWT_CID1_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4672;"	d
DWT_CID2	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4744;"	d
DWT_CID2_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4673;"	d
DWT_CID3	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4745;"	d
DWT_CID3_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4674;"	d
DWT_COMP	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4748;"	d
DWT_COMP0	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4722;"	d
DWT_COMP1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4725;"	d
DWT_COMP2	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4728;"	d
DWT_COMP3	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4731;"	d
DWT_COMP_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4660;"	d
DWT_CPICNT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4716;"	d
DWT_CPICNT_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4654;"	d
DWT_CR_CYCCNTENA	.\oven\bsp\twrk60iar72\cm4f\cpu.c	88;"	d	file:
DWT_CTRL	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4714;"	d
DWT_CTRL_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4652;"	d
DWT_CYCCNT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4715;"	d
DWT_CYCCNT_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4653;"	d
DWT_EXCCNT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4717;"	d
DWT_EXCCNT_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4655;"	d
DWT_FOLDCNT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4720;"	d
DWT_FOLDCNT_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4658;"	d
DWT_FUNCTION	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4750;"	d
DWT_FUNCTION0	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4724;"	d
DWT_FUNCTION1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4727;"	d
DWT_FUNCTION2	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4730;"	d
DWT_FUNCTION3	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4733;"	d
DWT_FUNCTION_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4662;"	d
DWT_LSUCNT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4719;"	d
DWT_LSUCNT_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4657;"	d
DWT_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4749;"	d
DWT_MASK0	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4723;"	d
DWT_MASK1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4726;"	d
DWT_MASK2	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4729;"	d
DWT_MASK3	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4732;"	d
DWT_MASK_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4661;"	d
DWT_MemMap	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^typedef struct DWT_MemMap {$/;"	s
DWT_MemMapPtr	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^} volatile *DWT_MemMapPtr;$/;"	t
DWT_PCSR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4721;"	d
DWT_PCSR_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4659;"	d
DWT_PID0	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4738;"	d
DWT_PID0_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4667;"	d
DWT_PID1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4739;"	d
DWT_PID1_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4668;"	d
DWT_PID2	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4740;"	d
DWT_PID2_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4669;"	d
DWT_PID3	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4741;"	d
DWT_PID3_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4670;"	d
DWT_PID4	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4734;"	d
DWT_PID4_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4663;"	d
DWT_PID5	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4735;"	d
DWT_PID5_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4664;"	d
DWT_PID6	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4736;"	d
DWT_PID6_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4665;"	d
DWT_PID7	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4737;"	d
DWT_PID7_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4666;"	d
DWT_SLEEPCNT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4718;"	d
DWT_SLEEPCNT_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4656;"	d
DW_KEY	.\trtemp\bsp\x86\keymap.h	30;"	d
DisableInterrupts	.\oven\bsp\twrk60iar72\cm4f\arm_cm4.h	31;"	d
EAR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^    uint32_t EAR;                                    \/**< Error Address Register, slave port n, array offset: 0x10, array step: 0x8 *\/$/;"	m	struct:MPU_MemMap::<anonymous>
ECHANGE	.\rkh\source\include\rkhtrc.h	235;"	d
ECR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t ECR;                                    \/**< Error Counter, offset: 0x1C *\/$/;"	m	struct:CAN_MemMap
ECR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t ECR;                                    \/**< Ethernet Control Register, offset: 0x24 *\/$/;"	m	struct:ENET_MemMap
ED	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t ED;                                      \/**< UART Extended Data Register, offset: 0xC *\/$/;"	m	struct:UART_MemMap
EDR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^    uint32_t EDR;                                    \/**< Error Detail Register, slave port n, array offset: 0x14, array step: 0x8 *\/$/;"	m	struct:MPU_MemMap::<anonymous>
EEI	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t EEI;                                    \/**< Enable Error Interrupt Register, offset: 0x14 *\/$/;"	m	struct:DMA_MemMap
EEVR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t EEVR;                                   \/**< Trace Enable Event Register, offset: 0x20 *\/$/;"	m	struct:ETM_MemMap
EGPSFRM_T	.\trtemp\trtemp.h	/^} EGPSFRM_T;$/;"	t
EIMR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t EIMR;                                   \/**< Interrupt Mask Register, offset: 0x8 *\/$/;"	m	struct:ENET_MemMap
EIR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t EIR;                                    \/**< Interrupt Event Register, offset: 0x4 *\/$/;"	m	struct:ENET_MemMap
ELSE	.\rkh\source\include\rkh.h	192;"	d
EMGR_DBG	.\trtemp\bsp\x86\debug.h	/^	EMGR_DBG,$/;"	e
EMGR_DBG_CFG	.\trtemp\bsp\x86\dbgcfg.h	30;"	d
EMGR_MAX_DEFER_EVENT	.\trtemp\gprsmgr\gmgr.h	51;"	d
EMITTER_ON_TIME	.\oven\oven_1\oven.h	13;"	d
EMITTER_ON_TIME	.\oven\oven_2\oven.h	13;"	d
EMITTER_ON_TIME	.\oven\oven_3\oven.h	13;"	d
EMITTER_ON_TIME	.\oven\oven_4\oven.h	13;"	d
EMITTER_ON_TIME	.\oven\oven_5\oven.h	13;"	d
EMITTER_ON_TIME	.\oven\oven_6\oven.h	13;"	d
ENDPOINT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  } ENDPOINT[16];$/;"	m	struct:USB_MemMap
ENDPT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^    uint8_t ENDPT;                                   \/**< Endpoint Control register, array offset: 0xC0, array step: 0x4 *\/$/;"	m	struct:USB_MemMap::<anonymous>
ENET_ATCOR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5471;"	d
ENET_ATCOR_COR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5322;"	d
ENET_ATCOR_COR_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5320;"	d
ENET_ATCOR_COR_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5321;"	d
ENET_ATCOR_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4991;"	d
ENET_ATCR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5467;"	d
ENET_ATCR_CAPTURE_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5303;"	d
ENET_ATCR_CAPTURE_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5304;"	d
ENET_ATCR_EN_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5291;"	d
ENET_ATCR_EN_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5292;"	d
ENET_ATCR_OFFEN_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5293;"	d
ENET_ATCR_OFFEN_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5294;"	d
ENET_ATCR_OFFRST_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5295;"	d
ENET_ATCR_OFFRST_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5296;"	d
ENET_ATCR_PEREN_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5297;"	d
ENET_ATCR_PEREN_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5298;"	d
ENET_ATCR_PINPER_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5299;"	d
ENET_ATCR_PINPER_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5300;"	d
ENET_ATCR_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4987;"	d
ENET_ATCR_RESTART_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5301;"	d
ENET_ATCR_RESTART_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5302;"	d
ENET_ATCR_SLAVE_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5305;"	d
ENET_ATCR_SLAVE_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5306;"	d
ENET_ATINC	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5472;"	d
ENET_ATINC_INC	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5326;"	d
ENET_ATINC_INC_CORR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5329;"	d
ENET_ATINC_INC_CORR_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5327;"	d
ENET_ATINC_INC_CORR_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5328;"	d
ENET_ATINC_INC_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5324;"	d
ENET_ATINC_INC_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5325;"	d
ENET_ATINC_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4992;"	d
ENET_ATOFF	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5469;"	d
ENET_ATOFF_OFFSET	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5314;"	d
ENET_ATOFF_OFFSET_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5312;"	d
ENET_ATOFF_OFFSET_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5313;"	d
ENET_ATOFF_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4989;"	d
ENET_ATPER	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5470;"	d
ENET_ATPER_PERIOD	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5318;"	d
ENET_ATPER_PERIOD_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5316;"	d
ENET_ATPER_PERIOD_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5317;"	d
ENET_ATPER_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4990;"	d
ENET_ATSTMP	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5473;"	d
ENET_ATSTMP_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4993;"	d
ENET_ATSTMP_TIMESTAMP	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5333;"	d
ENET_ATSTMP_TIMESTAMP_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5331;"	d
ENET_ATSTMP_TIMESTAMP_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5332;"	d
ENET_ATVR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5468;"	d
ENET_ATVR_ATIME	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5310;"	d
ENET_ATVR_ATIME_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5308;"	d
ENET_ATVR_ATIME_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5309;"	d
ENET_ATVR_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4988;"	d
ENET_BASE_PTR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5365;"	d
ENET_BASE_PTRS	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5367;"	d
ENET_ECR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5385;"	d
ENET_ECR_DBGEN_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5095;"	d
ENET_ECR_DBGEN_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5096;"	d
ENET_ECR_DBSWP_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5099;"	d
ENET_ECR_DBSWP_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5100;"	d
ENET_ECR_EN1588_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5093;"	d
ENET_ECR_EN1588_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5094;"	d
ENET_ECR_ETHEREN_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5087;"	d
ENET_ECR_ETHEREN_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5088;"	d
ENET_ECR_MAGICEN_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5089;"	d
ENET_ECR_MAGICEN_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5090;"	d
ENET_ECR_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4905;"	d
ENET_ECR_RESET_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5085;"	d
ENET_ECR_RESET_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5086;"	d
ENET_ECR_SLEEP_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5091;"	d
ENET_ECR_SLEEP_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5092;"	d
ENET_ECR_STOPEN_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5097;"	d
ENET_ECR_STOPEN_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5098;"	d
ENET_EIMR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5382;"	d
ENET_EIMR_BABR_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5076;"	d
ENET_EIMR_BABR_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5077;"	d
ENET_EIMR_BABT_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5074;"	d
ENET_EIMR_BABT_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5075;"	d
ENET_EIMR_EBERR_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5060;"	d
ENET_EIMR_EBERR_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5061;"	d
ENET_EIMR_GRA_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5072;"	d
ENET_EIMR_GRA_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5073;"	d
ENET_EIMR_LC_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5058;"	d
ENET_EIMR_LC_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5059;"	d
ENET_EIMR_MII_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5062;"	d
ENET_EIMR_MII_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5063;"	d
ENET_EIMR_PLR_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5052;"	d
ENET_EIMR_PLR_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5053;"	d
ENET_EIMR_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4902;"	d
ENET_EIMR_RL_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5056;"	d
ENET_EIMR_RL_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5057;"	d
ENET_EIMR_RXB_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5064;"	d
ENET_EIMR_RXB_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5065;"	d
ENET_EIMR_RXF_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5066;"	d
ENET_EIMR_RXF_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5067;"	d
ENET_EIMR_TS_AVAIL_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5048;"	d
ENET_EIMR_TS_AVAIL_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5049;"	d
ENET_EIMR_TS_TIMER_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5046;"	d
ENET_EIMR_TS_TIMER_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5047;"	d
ENET_EIMR_TXB_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5068;"	d
ENET_EIMR_TXB_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5069;"	d
ENET_EIMR_TXF_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5070;"	d
ENET_EIMR_TXF_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5071;"	d
ENET_EIMR_UN_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5054;"	d
ENET_EIMR_UN_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5055;"	d
ENET_EIMR_WAKEUP_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5050;"	d
ENET_EIMR_WAKEUP_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5051;"	d
ENET_EIR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5381;"	d
ENET_EIR_BABR_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5043;"	d
ENET_EIR_BABR_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5044;"	d
ENET_EIR_BABT_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5041;"	d
ENET_EIR_BABT_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5042;"	d
ENET_EIR_EBERR_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5027;"	d
ENET_EIR_EBERR_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5028;"	d
ENET_EIR_GRA_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5039;"	d
ENET_EIR_GRA_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5040;"	d
ENET_EIR_LC_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5025;"	d
ENET_EIR_LC_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5026;"	d
ENET_EIR_MII_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5029;"	d
ENET_EIR_MII_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5030;"	d
ENET_EIR_PLR_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5019;"	d
ENET_EIR_PLR_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5020;"	d
ENET_EIR_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4901;"	d
ENET_EIR_RL_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5023;"	d
ENET_EIR_RL_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5024;"	d
ENET_EIR_RXB_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5031;"	d
ENET_EIR_RXB_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5032;"	d
ENET_EIR_RXF_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5033;"	d
ENET_EIR_RXF_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5034;"	d
ENET_EIR_TS_AVAIL_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5015;"	d
ENET_EIR_TS_AVAIL_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5016;"	d
ENET_EIR_TS_TIMER_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5013;"	d
ENET_EIR_TS_TIMER_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5014;"	d
ENET_EIR_TXB_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5035;"	d
ENET_EIR_TXB_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5036;"	d
ENET_EIR_TXF_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5037;"	d
ENET_EIR_TXF_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5038;"	d
ENET_EIR_UN_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5021;"	d
ENET_EIR_UN_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5022;"	d
ENET_EIR_WAKEUP_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5017;"	d
ENET_EIR_WAKEUP_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5018;"	d
ENET_FTRL	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5410;"	d
ENET_FTRL_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4930;"	d
ENET_FTRL_TRUNC_FL	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5271;"	d
ENET_FTRL_TRUNC_FL_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5269;"	d
ENET_FTRL_TRUNC_FL_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5270;"	d
ENET_GALR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5397;"	d
ENET_GALR_GADDR2	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5217;"	d
ENET_GALR_GADDR2_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5215;"	d
ENET_GALR_GADDR2_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5216;"	d
ENET_GALR_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4917;"	d
ENET_GAUR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5396;"	d
ENET_GAUR_GADDR1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5213;"	d
ENET_GAUR_GADDR1_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5211;"	d
ENET_GAUR_GADDR1_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5212;"	d
ENET_GAUR_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4916;"	d
ENET_IALR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5395;"	d
ENET_IALR_IADDR2	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5209;"	d
ENET_IALR_IADDR2_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5207;"	d
ENET_IALR_IADDR2_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5208;"	d
ENET_IALR_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4915;"	d
ENET_IAUR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5394;"	d
ENET_IAUR_IADDR1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5205;"	d
ENET_IAUR_IADDR1_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5203;"	d
ENET_IAUR_IADDR1_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5204;"	d
ENET_IAUR_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4914;"	d
ENET_IEEE_R_ALIGN	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5463;"	d
ENET_IEEE_R_ALIGN_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4983;"	d
ENET_IEEE_R_CRC	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5462;"	d
ENET_IEEE_R_CRC_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4982;"	d
ENET_IEEE_R_DROP	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5460;"	d
ENET_IEEE_R_FDXFC	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5465;"	d
ENET_IEEE_R_FDXFC_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4985;"	d
ENET_IEEE_R_FRAME_OK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5461;"	d
ENET_IEEE_R_MACERR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5464;"	d
ENET_IEEE_R_MACERR_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4984;"	d
ENET_IEEE_R_OCTETS_OK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5466;"	d
ENET_IEEE_R_OCTETS_OK_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4986;"	d
ENET_IEEE_T_1COL	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5433;"	d
ENET_IEEE_T_1COL_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4953;"	d
ENET_IEEE_T_CSERR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5439;"	d
ENET_IEEE_T_CSERR_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4959;"	d
ENET_IEEE_T_DEF	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5435;"	d
ENET_IEEE_T_DROP	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5431;"	d
ENET_IEEE_T_DROP_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4951;"	d
ENET_IEEE_T_EXCOL	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5437;"	d
ENET_IEEE_T_EXCOL_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4957;"	d
ENET_IEEE_T_FDXFC	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5441;"	d
ENET_IEEE_T_FDXFC_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4961;"	d
ENET_IEEE_T_FRAME_OK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5432;"	d
ENET_IEEE_T_FRAME_OK_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4952;"	d
ENET_IEEE_T_LCOL	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5436;"	d
ENET_IEEE_T_LCOL_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4956;"	d
ENET_IEEE_T_MACERR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5438;"	d
ENET_IEEE_T_MACERR_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4958;"	d
ENET_IEEE_T_MCOL	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5434;"	d
ENET_IEEE_T_MCOL_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4954;"	d
ENET_IEEE_T_OCTETS_OK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5442;"	d
ENET_IEEE_T_OCTETS_OK_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4962;"	d
ENET_IEEE_T_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4955;"	d
ENET_IEEE_T_SQE	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5440;"	d
ENET_IEEE_T_SQE_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4960;"	d
ENET_MIBC	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5388;"	d
ENET_MIBC_MIB_CLEAR_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5130;"	d
ENET_MIBC_MIB_CLEAR_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5131;"	d
ENET_MIBC_MIB_DIS_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5134;"	d
ENET_MIBC_MIB_DIS_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5135;"	d
ENET_MIBC_MIB_IDLE_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5132;"	d
ENET_MIBC_MIB_IDLE_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5133;"	d
ENET_MIBC_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4908;"	d
ENET_MMFR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5386;"	d
ENET_MMFR_DATA	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5104;"	d
ENET_MMFR_DATA_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5102;"	d
ENET_MMFR_DATA_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5103;"	d
ENET_MMFR_OP	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5116;"	d
ENET_MMFR_OP_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5114;"	d
ENET_MMFR_OP_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5115;"	d
ENET_MMFR_PA	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5113;"	d
ENET_MMFR_PA_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5111;"	d
ENET_MMFR_PA_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5112;"	d
ENET_MMFR_RA	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5110;"	d
ENET_MMFR_RA_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5108;"	d
ENET_MMFR_RA_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5109;"	d
ENET_MMFR_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4906;"	d
ENET_MMFR_ST	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5119;"	d
ENET_MMFR_ST_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5117;"	d
ENET_MMFR_ST_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5118;"	d
ENET_MMFR_TA	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5107;"	d
ENET_MMFR_TA_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5105;"	d
ENET_MMFR_TA_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5106;"	d
ENET_MRBR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5401;"	d
ENET_MRBR_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4921;"	d
ENET_MRBR_R_BUF_SIZE	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5235;"	d
ENET_MRBR_R_BUF_SIZE_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5233;"	d
ENET_MRBR_R_BUF_SIZE_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5234;"	d
ENET_MSCR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5387;"	d
ENET_MSCR_DIS_PRE_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5124;"	d
ENET_MSCR_DIS_PRE_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5125;"	d
ENET_MSCR_HOLDTIME	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5128;"	d
ENET_MSCR_HOLDTIME_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5126;"	d
ENET_MSCR_HOLDTIME_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5127;"	d
ENET_MSCR_MII_SPEED	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5123;"	d
ENET_MSCR_MII_SPEED_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5121;"	d
ENET_MSCR_MII_SPEED_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5122;"	d
ENET_MSCR_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4907;"	d
ENET_MemMap	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^typedef struct ENET_MemMap {$/;"	s
ENET_MemMapPtr	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^} volatile *ENET_MemMapPtr;$/;"	t
ENET_OPD	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5393;"	d
ENET_OPD_OPCODE	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5201;"	d
ENET_OPD_OPCODE_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5199;"	d
ENET_OPD_OPCODE_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5200;"	d
ENET_OPD_PAUSE_DUR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5198;"	d
ENET_OPD_PAUSE_DUR_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5196;"	d
ENET_OPD_PAUSE_DUR_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5197;"	d
ENET_OPD_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4913;"	d
ENET_PALR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5391;"	d
ENET_PALR_PADDR1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5187;"	d
ENET_PALR_PADDR1_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5185;"	d
ENET_PALR_PADDR1_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5186;"	d
ENET_PALR_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4911;"	d
ENET_PAUR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5392;"	d
ENET_PAUR_PADDR2	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5194;"	d
ENET_PAUR_PADDR2_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5192;"	d
ENET_PAUR_PADDR2_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5193;"	d
ENET_PAUR_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4912;"	d
ENET_PAUR_TYPE	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5191;"	d
ENET_PAUR_TYPE_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5189;"	d
ENET_PAUR_TYPE_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5190;"	d
ENET_RACC	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5412;"	d
ENET_RACC_IPDIS_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5282;"	d
ENET_RACC_IPDIS_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5283;"	d
ENET_RACC_LINEDIS_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5286;"	d
ENET_RACC_LINEDIS_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5287;"	d
ENET_RACC_PADREM_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5280;"	d
ENET_RACC_PADREM_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5281;"	d
ENET_RACC_PRODIS_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5284;"	d
ENET_RACC_PRODIS_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5285;"	d
ENET_RACC_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4932;"	d
ENET_RACC_SHIFT16_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5288;"	d
ENET_RACC_SHIFT16_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5289;"	d
ENET_RAEM	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5404;"	d
ENET_RAEM_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4924;"	d
ENET_RAEM_RX_ALMOST_EMPTY	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5247;"	d
ENET_RAEM_RX_ALMOST_EMPTY_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5245;"	d
ENET_RAEM_RX_ALMOST_EMPTY_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5246;"	d
ENET_RAFL	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5405;"	d
ENET_RAFL_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4925;"	d
ENET_RAFL_RX_ALMOST_FULL	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5251;"	d
ENET_RAFL_RX_ALMOST_FULL_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5249;"	d
ENET_RAFL_RX_ALMOST_FULL_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5250;"	d
ENET_RCR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5389;"	d
ENET_RCR_BC_REJ_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5145;"	d
ENET_RCR_BC_REJ_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5146;"	d
ENET_RCR_CFEN_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5159;"	d
ENET_RCR_CFEN_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5160;"	d
ENET_RCR_CRCFWD_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5157;"	d
ENET_RCR_CRCFWD_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5158;"	d
ENET_RCR_DRT_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5139;"	d
ENET_RCR_DRT_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5140;"	d
ENET_RCR_FCE_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5147;"	d
ENET_RCR_FCE_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5148;"	d
ENET_RCR_GRS_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5166;"	d
ENET_RCR_GRS_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5167;"	d
ENET_RCR_LOOP_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5137;"	d
ENET_RCR_LOOP_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5138;"	d
ENET_RCR_MAX_FL	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5163;"	d
ENET_RCR_MAX_FL_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5161;"	d
ENET_RCR_MAX_FL_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5162;"	d
ENET_RCR_MII_MODE_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5141;"	d
ENET_RCR_MII_MODE_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5142;"	d
ENET_RCR_NLC_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5164;"	d
ENET_RCR_NLC_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5165;"	d
ENET_RCR_PADEN_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5153;"	d
ENET_RCR_PADEN_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5154;"	d
ENET_RCR_PAUFWD_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5155;"	d
ENET_RCR_PAUFWD_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5156;"	d
ENET_RCR_PROM_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5143;"	d
ENET_RCR_PROM_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5144;"	d
ENET_RCR_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4909;"	d
ENET_RCR_RMII_10T_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5151;"	d
ENET_RCR_RMII_10T_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5152;"	d
ENET_RCR_RMII_MODE_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5149;"	d
ENET_RCR_RMII_MODE_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5150;"	d
ENET_RDAR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5383;"	d
ENET_RDAR_RDAR_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5079;"	d
ENET_RDAR_RDAR_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5080;"	d
ENET_RDAR_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4903;"	d
ENET_RDSR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5399;"	d
ENET_RDSR_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4919;"	d
ENET_RDSR_R_DES_START	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5227;"	d
ENET_RDSR_R_DES_START_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5225;"	d
ENET_RDSR_R_DES_START_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5226;"	d
ENET_RMON_R_BC_PKT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5444;"	d
ENET_RMON_R_BC_PKT_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4964;"	d
ENET_RMON_R_CRC_ALIGN	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5446;"	d
ENET_RMON_R_CRC_ALIGN_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4966;"	d
ENET_RMON_R_DROP_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4980;"	d
ENET_RMON_R_FRAG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5449;"	d
ENET_RMON_R_FRAG_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4969;"	d
ENET_RMON_R_FRAME_OK_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4981;"	d
ENET_RMON_R_JAB	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5450;"	d
ENET_RMON_R_JAB_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4970;"	d
ENET_RMON_R_MC_PKT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5445;"	d
ENET_RMON_R_MC_PKT_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4965;"	d
ENET_RMON_R_OCTETS	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5459;"	d
ENET_RMON_R_OCTETS_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4979;"	d
ENET_RMON_R_OVERSIZE	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5448;"	d
ENET_RMON_R_OVERSIZE_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4968;"	d
ENET_RMON_R_P1024TO2047	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5457;"	d
ENET_RMON_R_P1024TO2047_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4977;"	d
ENET_RMON_R_P128TO255	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5454;"	d
ENET_RMON_R_P128TO255_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4974;"	d
ENET_RMON_R_P256TO511	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5455;"	d
ENET_RMON_R_P256TO511_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4975;"	d
ENET_RMON_R_P512TO1023	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5456;"	d
ENET_RMON_R_P512TO1023_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4976;"	d
ENET_RMON_R_P64	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5452;"	d
ENET_RMON_R_P64_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4972;"	d
ENET_RMON_R_P65TO127	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5453;"	d
ENET_RMON_R_P65TO127_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4973;"	d
ENET_RMON_R_PACKETS	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5443;"	d
ENET_RMON_R_PACKETS_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4963;"	d
ENET_RMON_R_P_GTE2048	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5458;"	d
ENET_RMON_R_P_GTE2048_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4978;"	d
ENET_RMON_R_RESVD_0	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5451;"	d
ENET_RMON_R_RESVD_0_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4971;"	d
ENET_RMON_R_UNDERSIZE	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5447;"	d
ENET_RMON_R_UNDERSIZE_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4967;"	d
ENET_RMON_T_BC_PKT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5415;"	d
ENET_RMON_T_BC_PKT_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4935;"	d
ENET_RMON_T_COL	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5422;"	d
ENET_RMON_T_COL_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4942;"	d
ENET_RMON_T_CRC_ALIGN	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5417;"	d
ENET_RMON_T_CRC_ALIGN_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4937;"	d
ENET_RMON_T_DROP	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5413;"	d
ENET_RMON_T_DROP_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4933;"	d
ENET_RMON_T_FRAG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5420;"	d
ENET_RMON_T_FRAG_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4940;"	d
ENET_RMON_T_JAB	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5421;"	d
ENET_RMON_T_JAB_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4941;"	d
ENET_RMON_T_MC_PKT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5416;"	d
ENET_RMON_T_MC_PKT_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4936;"	d
ENET_RMON_T_OCTETS	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5430;"	d
ENET_RMON_T_OCTETS_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4950;"	d
ENET_RMON_T_OVERSIZE	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5419;"	d
ENET_RMON_T_OVERSIZE_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4939;"	d
ENET_RMON_T_P1024TO2047	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5428;"	d
ENET_RMON_T_P1024TO2047_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4948;"	d
ENET_RMON_T_P128TO255	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5425;"	d
ENET_RMON_T_P128TO255_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4945;"	d
ENET_RMON_T_P256TO511	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5426;"	d
ENET_RMON_T_P256TO511_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4946;"	d
ENET_RMON_T_P512TO1023	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5427;"	d
ENET_RMON_T_P512TO1023_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4947;"	d
ENET_RMON_T_P64	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5423;"	d
ENET_RMON_T_P64_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4943;"	d
ENET_RMON_T_P65TO127	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5424;"	d
ENET_RMON_T_P65TO127_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4944;"	d
ENET_RMON_T_PACKETS	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5414;"	d
ENET_RMON_T_PACKETS_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4934;"	d
ENET_RMON_T_P_GTE2048	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5429;"	d
ENET_RMON_T_P_GTE2048_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4949;"	d
ENET_RMON_T_UNDERSIZE	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5418;"	d
ENET_RMON_T_UNDERSIZE_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4938;"	d
ENET_RSEM	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5403;"	d
ENET_RSEM_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4923;"	d
ENET_RSEM_RX_SECTION_EMPTY	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5243;"	d
ENET_RSEM_RX_SECTION_EMPTY_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5241;"	d
ENET_RSEM_RX_SECTION_EMPTY_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5242;"	d
ENET_RSFL	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5402;"	d
ENET_RSFL_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4922;"	d
ENET_RSFL_RX_SECTION_FULL	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5239;"	d
ENET_RSFL_RX_SECTION_FULL_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5237;"	d
ENET_RSFL_RX_SECTION_FULL_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5238;"	d
ENET_TACC	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5411;"	d
ENET_TACC_IPCHK_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5275;"	d
ENET_TACC_IPCHK_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5276;"	d
ENET_TACC_PROCHK_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5277;"	d
ENET_TACC_PROCHK_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5278;"	d
ENET_TACC_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4931;"	d
ENET_TACC_SHIFT16_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5273;"	d
ENET_TACC_SHIFT16_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5274;"	d
ENET_TAEM	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5407;"	d
ENET_TAEM_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4927;"	d
ENET_TAEM_TX_ALMOST_EMPTY	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5259;"	d
ENET_TAEM_TX_ALMOST_EMPTY_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5257;"	d
ENET_TAEM_TX_ALMOST_EMPTY_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5258;"	d
ENET_TAFL	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5408;"	d
ENET_TAFL_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4928;"	d
ENET_TAFL_TX_ALMOST_FULL	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5263;"	d
ENET_TAFL_TX_ALMOST_FULL_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5261;"	d
ENET_TAFL_TX_ALMOST_FULL_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5262;"	d
ENET_TCCR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5486;"	d
ENET_TCCR0	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5476;"	d
ENET_TCCR1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5478;"	d
ENET_TCCR2	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5480;"	d
ENET_TCCR3	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5482;"	d
ENET_TCCR_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4996;"	d
ENET_TCCR_TCC	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5356;"	d
ENET_TCCR_TCC_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5354;"	d
ENET_TCCR_TCC_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5355;"	d
ENET_TCR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5390;"	d
ENET_TCR_ADDINS_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5180;"	d
ENET_TCR_ADDINS_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5181;"	d
ENET_TCR_ADDSEL	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5179;"	d
ENET_TCR_ADDSEL_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5177;"	d
ENET_TCR_ADDSEL_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5178;"	d
ENET_TCR_CRCFWD_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5182;"	d
ENET_TCR_CRCFWD_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5183;"	d
ENET_TCR_FDEN_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5171;"	d
ENET_TCR_FDEN_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5172;"	d
ENET_TCR_GTS_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5169;"	d
ENET_TCR_GTS_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5170;"	d
ENET_TCR_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4910;"	d
ENET_TCR_RFC_PAUSE_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5175;"	d
ENET_TCR_RFC_PAUSE_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5176;"	d
ENET_TCR_TFC_PAUSE_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5173;"	d
ENET_TCR_TFC_PAUSE_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5174;"	d
ENET_TCSR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5485;"	d
ENET_TCSR0	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5475;"	d
ENET_TCSR1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5477;"	d
ENET_TCSR2	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5479;"	d
ENET_TCSR3	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5481;"	d
ENET_TCSR_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4995;"	d
ENET_TCSR_TDRE_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5344;"	d
ENET_TCSR_TDRE_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5345;"	d
ENET_TCSR_TF_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5351;"	d
ENET_TCSR_TF_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5352;"	d
ENET_TCSR_TIE_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5349;"	d
ENET_TCSR_TIE_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5350;"	d
ENET_TCSR_TMODE	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5348;"	d
ENET_TCSR_TMODE_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5346;"	d
ENET_TCSR_TMODE_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5347;"	d
ENET_TDAR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5384;"	d
ENET_TDAR_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4904;"	d
ENET_TDAR_TDAR_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5082;"	d
ENET_TDAR_TDAR_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5083;"	d
ENET_TDSR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5400;"	d
ENET_TDSR_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4920;"	d
ENET_TDSR_X_DES_START	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5231;"	d
ENET_TDSR_X_DES_START_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5229;"	d
ENET_TDSR_X_DES_START_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5230;"	d
ENET_TFWR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5398;"	d
ENET_TFWR_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4918;"	d
ENET_TFWR_STRFWD_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5222;"	d
ENET_TFWR_STRFWD_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5223;"	d
ENET_TFWR_TFWR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5221;"	d
ENET_TFWR_TFWR_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5219;"	d
ENET_TFWR_TFWR_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5220;"	d
ENET_TGSR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5474;"	d
ENET_TGSR_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4994;"	d
ENET_TGSR_TF0_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5335;"	d
ENET_TGSR_TF0_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5336;"	d
ENET_TGSR_TF1_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5337;"	d
ENET_TGSR_TF1_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5338;"	d
ENET_TGSR_TF2_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5339;"	d
ENET_TGSR_TF2_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5340;"	d
ENET_TGSR_TF3_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5341;"	d
ENET_TGSR_TF3_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5342;"	d
ENET_TIPG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5409;"	d
ENET_TIPG_IPG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5267;"	d
ENET_TIPG_IPG_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5265;"	d
ENET_TIPG_IPG_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5266;"	d
ENET_TIPG_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4929;"	d
ENET_TSEM	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5406;"	d
ENET_TSEM_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	4926;"	d
ENET_TSEM_TX_SECTION_EMPTY	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5255;"	d
ENET_TSEM_TX_SECTION_EMPTY_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5253;"	d
ENET_TSEM_TX_SECTION_EMPTY_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5254;"	d
EP1_GUARD	.\trtemp\bsp\x86\bsp.c	45;"	d	file:
EPOS_TOUT	.\trtemp\trtemp.h	/^	EPOS_TOUT,$/;"	e	enum:trtemp_sigs
ER	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t ER;                                     \/**< RNGA Entropy Register, offset: 0x8 *\/$/;"	m	struct:RNG_MemMap
ERQ	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t ERQ;                                    \/**< Enable Request Register, offset: 0xC *\/$/;"	m	struct:DMA_MemMap
ERR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t ERR;                                    \/**< Error Register, offset: 0x2C *\/$/;"	m	struct:DMA_MemMap
ERREN	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t ERREN;                                   \/**< Error Interrupt Enable register, offset: 0x8C *\/$/;"	m	struct:USB_MemMap
ERRSTAT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t ERRSTAT;                                 \/**< Error Interrupt Status register, offset: 0x88 *\/$/;"	m	struct:USB_MemMap
ES	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t ES;                                     \/**< Error Status Register, offset: 0x4 *\/$/;"	m	struct:DMA_MemMap
ESC	.\oven\bsp\win32vc08\bsp.c	58;"	d	file:
ESC_CODE	.\trtemp\bsp\x86\keymap.h	26;"	d
ESC_KEY	.\trtemp\bsp\x86\keymap.h	25;"	d
ESR1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t ESR1;                                   \/**< Error and Status 1 register, offset: 0x20 *\/$/;"	m	struct:CAN_MemMap
ESR2	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t ESR2;                                   \/**< Error and Status 2 register, offset: 0x38 *\/$/;"	m	struct:CAN_MemMap
ESTOP_TOUT	.\trtemp\trtemp.h	/^	ESTOP_TOUT,$/;"	e	enum:trtemp_sigs
ET7816	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t ET7816;                                  \/**< UART 7816 Error Threshold Register, offset: 0x1E *\/$/;"	m	struct:UART_MemMap
ETBCC	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t ETBCC;                                  \/**< ETB Counter Control register, offset: 0x14 *\/$/;"	m	struct:MCM_MemMap
ETBCNT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t ETBCNT;                                 \/**< ETB Counter Value register, offset: 0x1C *\/$/;"	m	struct:MCM_MemMap
ETBRL	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t ETBRL;                                  \/**< ETB Reload register, offset: 0x18 *\/$/;"	m	struct:MCM_MemMap
ETB_AUTHSTATUS	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5665;"	d
ETB_AUTHSTATUS_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5589;"	d
ETB_BASE_PTR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5627;"	d
ETB_BASE_PTRS	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5629;"	d
ETB_CIDR0	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5676;"	d
ETB_CIDR0_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5600;"	d
ETB_CIDR1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5677;"	d
ETB_CIDR1_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5601;"	d
ETB_CIDR2	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5678;"	d
ETB_CIDR2_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5602;"	d
ETB_CIDR3	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5679;"	d
ETB_CIDR3_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5603;"	d
ETB_CLAIMCLR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5662;"	d
ETB_CLAIMCLR_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5586;"	d
ETB_CLAIMSET	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5661;"	d
ETB_CLAIMSET_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5585;"	d
ETB_CTL	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5649;"	d
ETB_CTL_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5573;"	d
ETB_DEVID	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5666;"	d
ETB_DEVID_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5590;"	d
ETB_DEVTYPE	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5667;"	d
ETB_DEVTYPE_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5591;"	d
ETB_FFCR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5652;"	d
ETB_FFCR_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5576;"	d
ETB_FFSR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5651;"	d
ETB_FFSR_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5575;"	d
ETB_ITATBCTR0	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5659;"	d
ETB_ITATBCTR0_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5583;"	d
ETB_ITATBCTR1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5658;"	d
ETB_ITATBCTR1_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5582;"	d
ETB_ITATBCTR2	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5657;"	d
ETB_ITATBCTR2_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5581;"	d
ETB_ITATBDATA0	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5656;"	d
ETB_ITATBDATA0_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5580;"	d
ETB_ITCTRL	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5660;"	d
ETB_ITCTRL_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5584;"	d
ETB_ITMISCOP0	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5653;"	d
ETB_ITMISCOP0_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5577;"	d
ETB_ITTRFLIN	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5655;"	d
ETB_ITTRFLINACK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5654;"	d
ETB_ITTRFLINACK_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5578;"	d
ETB_ITTRFLIN_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5579;"	d
ETB_LAR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5663;"	d
ETB_LAR_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5587;"	d
ETB_LSR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5664;"	d
ETB_LSR_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5588;"	d
ETB_MemMap	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^typedef struct ETB_MemMap {$/;"	s
ETB_MemMapPtr	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^} volatile *ETB_MemMapPtr;$/;"	t
ETB_PIDR0	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5672;"	d
ETB_PIDR0_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5596;"	d
ETB_PIDR1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5673;"	d
ETB_PIDR1_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5597;"	d
ETB_PIDR2	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5674;"	d
ETB_PIDR2_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5598;"	d
ETB_PIDR3	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5675;"	d
ETB_PIDR3_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5599;"	d
ETB_PIDR4	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5668;"	d
ETB_PIDR4_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5592;"	d
ETB_PIDR5	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5669;"	d
ETB_PIDR5_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5593;"	d
ETB_PIDR6	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5670;"	d
ETB_PIDR6_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5594;"	d
ETB_PIDR7	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5671;"	d
ETB_PIDR7_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5595;"	d
ETB_RDP	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5643;"	d
ETB_RDP_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5567;"	d
ETB_RRD	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5645;"	d
ETB_RRD_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5569;"	d
ETB_RRP	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5646;"	d
ETB_RRP_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5570;"	d
ETB_RWD	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5650;"	d
ETB_RWD_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5574;"	d
ETB_RWP	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5647;"	d
ETB_RWP_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5571;"	d
ETB_STS	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5644;"	d
ETB_STS_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5568;"	d
ETB_TRG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5648;"	d
ETB_TRG_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5572;"	d
ETF_AUTHSTATUS	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5822;"	d
ETF_AUTHSTATUS_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5757;"	d
ETF_BASE_PTR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5795;"	d
ETF_BASE_PTRS	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5797;"	d
ETF_CIDR0	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5833;"	d
ETF_CIDR0_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5768;"	d
ETF_CIDR1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5834;"	d
ETF_CIDR1_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5769;"	d
ETF_CIDR2	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5835;"	d
ETF_CIDR2_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5770;"	d
ETF_CIDR3	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5836;"	d
ETF_CIDR3_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5771;"	d
ETF_CLAIMCLR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5819;"	d
ETF_CLAIMCLR_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5754;"	d
ETF_CLAIMSET	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5818;"	d
ETF_CLAIMSET_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5753;"	d
ETF_DEVID	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5823;"	d
ETF_DEVID_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5758;"	d
ETF_DEVTYPE	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5824;"	d
ETF_DEVTYPE_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5759;"	d
ETF_FCR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5811;"	d
ETF_FCR_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5746;"	d
ETF_ITATBCTR0	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5816;"	d
ETF_ITATBCTR0_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5751;"	d
ETF_ITATBCTR1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5815;"	d
ETF_ITATBCTR1_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5750;"	d
ETF_ITATBCTR2	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5814;"	d
ETF_ITATBCTR2_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5749;"	d
ETF_ITATBDATA0	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5813;"	d
ETF_ITATBDATA0_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5748;"	d
ETF_ITCTRL	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5817;"	d
ETF_ITCTRL_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5752;"	d
ETF_LAR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5820;"	d
ETF_LAR_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5755;"	d
ETF_LSR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5821;"	d
ETF_LSR_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5756;"	d
ETF_MemMap	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^typedef struct ETF_MemMap {$/;"	s
ETF_MemMapPtr	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^} volatile *ETF_MemMapPtr;$/;"	t
ETF_PCR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5812;"	d
ETF_PCR_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5747;"	d
ETF_PIDR0	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5829;"	d
ETF_PIDR0_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5764;"	d
ETF_PIDR1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5830;"	d
ETF_PIDR1_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5765;"	d
ETF_PIDR2	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5831;"	d
ETF_PIDR2_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5766;"	d
ETF_PIDR3	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5832;"	d
ETF_PIDR3_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5767;"	d
ETF_PIDR4	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5825;"	d
ETF_PIDR4_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5760;"	d
ETF_PIDR5	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5826;"	d
ETF_PIDR5_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5761;"	d
ETF_PIDR6	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5827;"	d
ETF_PIDR6_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5762;"	d
ETF_PIDR7	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5828;"	d
ETF_PIDR7_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5763;"	d
ETMAUTHSTATUS	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6034;"	d
ETMCCER	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6019;"	d
ETMCCR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6009;"	d
ETMCIDR0	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6044;"	d
ETMCIDR1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6045;"	d
ETMCIDR2	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6046;"	d
ETMCIDR3	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6047;"	d
ETMCLAIMCLR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6031;"	d
ETMCLAIMSET	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6030;"	d
ETMCNTRLDVR1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6016;"	d
ETMCR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6008;"	d
ETMDEVTYPE	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6035;"	d
ETMEEVR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6013;"	d
ETMFFLR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6015;"	d
ETMIDR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6018;"	d
ETMIDR2	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6023;"	d
ETMITCTRL	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6029;"	d
ETMLAR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6032;"	d
ETMLSR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6033;"	d
ETMPDSR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6024;"	d
ETMPIDR0	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6040;"	d
ETMPIDR1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6041;"	d
ETMPIDR2	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6042;"	d
ETMPIDR3	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6043;"	d
ETMPIDR4	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6036;"	d
ETMPIDR5	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6037;"	d
ETMPIDR6	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6038;"	d
ETMPIDR7	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6039;"	d
ETMSCR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6012;"	d
ETMSR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6011;"	d
ETMSYNCFR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6017;"	d
ETMTECR1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6014;"	d
ETMTESSEICR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6020;"	d
ETMTRACEIDR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6022;"	d
ETMTRIGGER	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6010;"	d
ETMTSEVR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6021;"	d
ETM_AUTHSTATUS_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5955;"	d
ETM_BASE_PTR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5992;"	d
ETM_BASE_PTRS	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5994;"	d
ETM_CCER_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5940;"	d
ETM_CCR_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5930;"	d
ETM_CIDR0_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5965;"	d
ETM_CIDR1_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5966;"	d
ETM_CIDR2_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5967;"	d
ETM_CIDR3_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5968;"	d
ETM_CLAIMCLR_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5952;"	d
ETM_CLAIMSET_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5951;"	d
ETM_CNTRLDVR1_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5937;"	d
ETM_CR_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5929;"	d
ETM_DEVTYPE_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5956;"	d
ETM_EEVR_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5934;"	d
ETM_FFLR_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5936;"	d
ETM_IDR2_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5944;"	d
ETM_IDR_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5939;"	d
ETM_ITATBCTR0	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6028;"	d
ETM_ITATBCTR0_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5949;"	d
ETM_ITATBCTR2	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6027;"	d
ETM_ITATBCTR2_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5948;"	d
ETM_ITCTRL_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5950;"	d
ETM_ITMISCIN	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6025;"	d
ETM_ITMISCIN_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5946;"	d
ETM_ITTRIGOUT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6026;"	d
ETM_ITTRIGOUT_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5947;"	d
ETM_LAR_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5953;"	d
ETM_LSR_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5954;"	d
ETM_MemMap	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^typedef struct ETM_MemMap {$/;"	s
ETM_MemMapPtr	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^} volatile *ETM_MemMapPtr;$/;"	t
ETM_PDSR_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5945;"	d
ETM_PIDR0_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5961;"	d
ETM_PIDR1_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5962;"	d
ETM_PIDR2_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5963;"	d
ETM_PIDR3_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5964;"	d
ETM_PIDR4_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5957;"	d
ETM_PIDR5_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5958;"	d
ETM_PIDR6_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5959;"	d
ETM_PIDR7_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5960;"	d
ETM_SCR_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5933;"	d
ETM_SR_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5932;"	d
ETM_SYNCFR_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5938;"	d
ETM_TECR1_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5935;"	d
ETM_TESSEICR_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5941;"	d
ETM_TRACEIDR_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5943;"	d
ETM_TRIGGER_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5931;"	d
ETM_TSEVR_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	5942;"	d
EUNCHANGE	.\rkh\source\include\rkhtrc.h	236;"	d
EVENT_DATA_T	.\trtemp\trtemp.h	/^} EVENT_DATA_T;$/;"	t
EWM_BASE_PTR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6142;"	d
EWM_BASE_PTRS	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6144;"	d
EWM_CLKPRESCALER	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6162;"	d
EWM_CLKPRESCALER_CLK_DIV	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6133;"	d
EWM_CLKPRESCALER_CLK_DIV_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6131;"	d
EWM_CLKPRESCALER_CLK_DIV_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6132;"	d
EWM_CLKPRESCALER_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6093;"	d
EWM_CMPH	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6161;"	d
EWM_CMPH_COMPAREH	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6129;"	d
EWM_CMPH_COMPAREH_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6127;"	d
EWM_CMPH_COMPAREH_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6128;"	d
EWM_CMPH_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6092;"	d
EWM_CMPL	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6160;"	d
EWM_CMPL_COMPAREL	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6125;"	d
EWM_CMPL_COMPAREL_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6123;"	d
EWM_CMPL_COMPAREL_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6124;"	d
EWM_CMPL_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6091;"	d
EWM_CTRL	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6158;"	d
EWM_CTRL_ASSIN_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6112;"	d
EWM_CTRL_ASSIN_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6113;"	d
EWM_CTRL_EWMEN_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6110;"	d
EWM_CTRL_EWMEN_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6111;"	d
EWM_CTRL_INEN_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6114;"	d
EWM_CTRL_INEN_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6115;"	d
EWM_CTRL_INTEN_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6116;"	d
EWM_CTRL_INTEN_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6117;"	d
EWM_CTRL_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6089;"	d
EWM_MemMap	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^typedef struct EWM_MemMap {$/;"	s
EWM_MemMapPtr	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^} volatile *EWM_MemMapPtr;$/;"	t
EWM_SERV	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6159;"	d
EWM_SERV_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6090;"	d
EWM_SERV_SERVICE	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6121;"	d
EWM_SERV_SERVICE_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6119;"	d
EWM_SERV_SERVICE_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6120;"	d
EXCCNT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t EXCCNT;                                 \/**< Exception Overhead Count Register, offset: 0xC *\/$/;"	m	struct:DWT_MemMap
EXIT_KEY	.\trtemp\bsp\x86\keymap.h	51;"	d
EXTE	.\rkh\source\include\rkhtrc.h	232;"	d
EXTTRIG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t EXTTRIG;                                \/**< FTM External Trigger, offset: 0x6C *\/$/;"	m	struct:FTM_MemMap
EnableInterrupts	.\oven\bsp\twrk60iar72\cm4f\arm_cm4.h	28;"	d
F	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t F;                                       \/**< I2C Frequency Divider register, offset: 0x1 *\/$/;"	m	struct:I2C_MemMap
F1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t F1;                                      \/**< LLWU Flag 1 register, offset: 0x5 *\/$/;"	m	struct:LLWU_MemMap
F2	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t F2;                                      \/**< LLWU Flag 2 register, offset: 0x6 *\/$/;"	m	struct:LLWU_MemMap
F3	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t F3;                                      \/**< LLWU Flag 3 register, offset: 0x7 *\/$/;"	m	struct:LLWU_MemMap
FALSE	.\oven\bsp\twrk60iar72\cm4f\arm_cm4.h	43;"	d
FALSE	.\oven\bsp\twrk60iar72\cm4f\arm_cm4.h	45;"	d
FB_BASE_PTR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6293;"	d
FB_BASE_PTRS	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6295;"	d
FB_CSAR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6330;"	d
FB_CSAR0	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6309;"	d
FB_CSAR1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6312;"	d
FB_CSAR2	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6315;"	d
FB_CSAR3	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6318;"	d
FB_CSAR4	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6321;"	d
FB_CSAR5	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6324;"	d
FB_CSAR_BA	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6227;"	d
FB_CSAR_BA_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6225;"	d
FB_CSAR_BA_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6226;"	d
FB_CSAR_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6205;"	d
FB_CSCR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6332;"	d
FB_CSCR0	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6311;"	d
FB_CSCR1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6314;"	d
FB_CSCR2	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6317;"	d
FB_CSCR3	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6320;"	d
FB_CSCR4	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6323;"	d
FB_CSCR5	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6326;"	d
FB_CSCR_AA_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6246;"	d
FB_CSCR_AA_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6247;"	d
FB_CSCR_ASET	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6261;"	d
FB_CSCR_ASET_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6259;"	d
FB_CSCR_ASET_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6260;"	d
FB_CSCR_BEM_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6241;"	d
FB_CSCR_BEM_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6242;"	d
FB_CSCR_BLS_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6248;"	d
FB_CSCR_BLS_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6249;"	d
FB_CSCR_BSTR_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6239;"	d
FB_CSCR_BSTR_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6240;"	d
FB_CSCR_BSTW_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6237;"	d
FB_CSCR_BSTW_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6238;"	d
FB_CSCR_EXTS_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6262;"	d
FB_CSCR_EXTS_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6263;"	d
FB_CSCR_PS	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6245;"	d
FB_CSCR_PS_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6243;"	d
FB_CSCR_PS_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6244;"	d
FB_CSCR_RDAH	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6258;"	d
FB_CSCR_RDAH_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6256;"	d
FB_CSCR_RDAH_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6257;"	d
FB_CSCR_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6207;"	d
FB_CSCR_SWS	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6268;"	d
FB_CSCR_SWSEN_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6264;"	d
FB_CSCR_SWSEN_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6265;"	d
FB_CSCR_SWS_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6266;"	d
FB_CSCR_SWS_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6267;"	d
FB_CSCR_WRAH	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6255;"	d
FB_CSCR_WRAH_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6253;"	d
FB_CSCR_WRAH_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6254;"	d
FB_CSCR_WS	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6252;"	d
FB_CSCR_WS_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6250;"	d
FB_CSCR_WS_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6251;"	d
FB_CSMR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6331;"	d
FB_CSMR0	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6310;"	d
FB_CSMR1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6313;"	d
FB_CSMR2	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6316;"	d
FB_CSMR3	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6319;"	d
FB_CSMR4	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6322;"	d
FB_CSMR5	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6325;"	d
FB_CSMR_BAM	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6235;"	d
FB_CSMR_BAM_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6233;"	d
FB_CSMR_BAM_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6234;"	d
FB_CSMR_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6206;"	d
FB_CSMR_V_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6229;"	d
FB_CSMR_V_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6230;"	d
FB_CSMR_WP_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6231;"	d
FB_CSMR_WP_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6232;"	d
FB_CSPMCR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6327;"	d
FB_CSPMCR_GROUP1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6284;"	d
FB_CSPMCR_GROUP1_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6282;"	d
FB_CSPMCR_GROUP1_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6283;"	d
FB_CSPMCR_GROUP2	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6281;"	d
FB_CSPMCR_GROUP2_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6279;"	d
FB_CSPMCR_GROUP2_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6280;"	d
FB_CSPMCR_GROUP3	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6278;"	d
FB_CSPMCR_GROUP3_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6276;"	d
FB_CSPMCR_GROUP3_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6277;"	d
FB_CSPMCR_GROUP4	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6275;"	d
FB_CSPMCR_GROUP4_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6273;"	d
FB_CSPMCR_GROUP4_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6274;"	d
FB_CSPMCR_GROUP5	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6272;"	d
FB_CSPMCR_GROUP5_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6270;"	d
FB_CSPMCR_GROUP5_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6271;"	d
FB_CSPMCR_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6208;"	d
FB_MemMap	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^typedef struct FB_MemMap {$/;"	s
FB_MemMapPtr	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^} volatile *FB_MemMapPtr;$/;"	t
FCCOB0	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t FCCOB0;                                  \/**< Flash Common Command Object Registers, offset: 0x7 *\/$/;"	m	struct:FTFL_MemMap
FCCOB1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t FCCOB1;                                  \/**< Flash Common Command Object Registers, offset: 0x6 *\/$/;"	m	struct:FTFL_MemMap
FCCOB2	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t FCCOB2;                                  \/**< Flash Common Command Object Registers, offset: 0x5 *\/$/;"	m	struct:FTFL_MemMap
FCCOB3	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t FCCOB3;                                  \/**< Flash Common Command Object Registers, offset: 0x4 *\/$/;"	m	struct:FTFL_MemMap
FCCOB4	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t FCCOB4;                                  \/**< Flash Common Command Object Registers, offset: 0xB *\/$/;"	m	struct:FTFL_MemMap
FCCOB5	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t FCCOB5;                                  \/**< Flash Common Command Object Registers, offset: 0xA *\/$/;"	m	struct:FTFL_MemMap
FCCOB6	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t FCCOB6;                                  \/**< Flash Common Command Object Registers, offset: 0x9 *\/$/;"	m	struct:FTFL_MemMap
FCCOB7	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t FCCOB7;                                  \/**< Flash Common Command Object Registers, offset: 0x8 *\/$/;"	m	struct:FTFL_MemMap
FCCOB8	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t FCCOB8;                                  \/**< Flash Common Command Object Registers, offset: 0xF *\/$/;"	m	struct:FTFL_MemMap
FCCOB9	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t FCCOB9;                                  \/**< Flash Common Command Object Registers, offset: 0xE *\/$/;"	m	struct:FTFL_MemMap
FCCOBA	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t FCCOBA;                                  \/**< Flash Common Command Object Registers, offset: 0xD *\/$/;"	m	struct:FTFL_MemMap
FCCOBB	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t FCCOBB;                                  \/**< Flash Common Command Object Registers, offset: 0xC *\/$/;"	m	struct:FTFL_MemMap
FCFG1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t FCFG1;                                  \/**< Flash Configuration Register 1, offset: 0x104C *\/$/;"	m	struct:SIM_MemMap
FCFG2	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t FCFG2;                                  \/**< Flash Configuration Register 2, offset: 0x1050 *\/$/;"	m	struct:SIM_MemMap
FCNFG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t FCNFG;                                   \/**< Flash Configuration Register, offset: 0x1 *\/$/;"	m	struct:FTFL_MemMap
FCR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t FCR;                                    \/**< Funnel Control Register, offset: 0x0 *\/$/;"	m	struct:ETF_MemMap
FDPROT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t FDPROT;                                  \/**< Data Flash Protection Register, offset: 0x17 *\/$/;"	m	struct:FTFL_MemMap
FDPROT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t FDPROT;                                  \/**< Non-volatile D-Flash Protection Register, offset: 0xF *\/$/;"	m	struct:NV_MemMap
FEPROT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t FEPROT;                                  \/**< EEPROM Protection Register, offset: 0x16 *\/$/;"	m	struct:FTFL_MemMap
FEPROT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t FEPROT;                                  \/**< Non-volatile EERAM Protection Register, offset: 0xE *\/$/;"	m	struct:NV_MemMap
FEVT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t FEVT;                                   \/**< Force Event register, offset: 0x50 *\/$/;"	m	struct:SDHC_MemMap
FFCR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t FFCR;                                   \/**< Formatter and Flush Control Register, offset: 0x304 *\/$/;"	m	struct:ETB_MemMap
FFCR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t FFCR;                                   \/**< Formatter and Flush Control Register, offset: 0x304 *\/$/;"	m	struct:TPIU_MemMap
FFLR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t FFLR;                                   \/**< FIFOFULL Level Register, offset: 0x28 *\/$/;"	m	struct:ETM_MemMap
FFSR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t FFSR;                                   \/**< Formatter and Flush Status Register, offset: 0x300 *\/$/;"	m	struct:ETB_MemMap
FFSR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t FFSR;                                   \/**< Formatter and Flush Status Register, offset: 0x300 *\/$/;"	m	struct:TPIU_MemMap
FIFODATA0	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t FIFODATA0;                              \/**< FIFODATA0 Register, offset: 0xEEC *\/$/;"	m	struct:TPIU_MemMap
FIFODATA1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t FIFODATA1;                              \/**< FIFODATA1 Register, offset: 0xEFC *\/$/;"	m	struct:TPIU_MemMap
FILT1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t FILT1;                                   \/**< LLWU Pin Filter 1 register, offset: 0x8 *\/$/;"	m	struct:LLWU_MemMap
FILT2	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t FILT2;                                   \/**< LLWU Pin Filter 2 register, offset: 0x9 *\/$/;"	m	struct:LLWU_MemMap
FILTER	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t FILTER;                                 \/**< Input Capture Filter Control, offset: 0x78 *\/$/;"	m	struct:FTM_MemMap
FILTER_OFF	.\rkh\source\include\rkhtrc.h	/^	FILTER_ON, FILTER_OFF$/;"	e
FILTER_ON	.\rkh\source\include\rkhtrc.h	/^	FILTER_ON, FILTER_OFF$/;"	e
FIND_BRANCH	.\rkh\source\rkh.c	111;"	d	file:
FIND_TRANS	.\rkh\source\rkh.c	75;"	d	file:
FLAT	.\rkh\source\include\rkh.h	/^	FLAT,$/;"	e
FLT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t FLT;                                     \/**< I2C Programmable Input Glitch Filter register, offset: 0x6 *\/$/;"	m	struct:I2C_MemMap
FLTCTRL	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t FLTCTRL;                                \/**< Fault Control, offset: 0x7C *\/$/;"	m	struct:FTM_MemMap
FLTPOL	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t FLTPOL;                                 \/**< FTM Fault Input Polarity, offset: 0x88 *\/$/;"	m	struct:FTM_MemMap
FMC_BASE_PTR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6507;"	d
FMC_BASE_PTRS	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6509;"	d
FMC_DATAW0S0L	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6559;"	d
FMC_DATAW0S0U	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6558;"	d
FMC_DATAW0S1L	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6561;"	d
FMC_DATAW0S1U	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6560;"	d
FMC_DATAW0S2L	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6563;"	d
FMC_DATAW0S2U	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6562;"	d
FMC_DATAW0S3L	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6565;"	d
FMC_DATAW0S3U	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6564;"	d
FMC_DATAW0S4L	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6567;"	d
FMC_DATAW0S4U	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6566;"	d
FMC_DATAW0S5L	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6569;"	d
FMC_DATAW0S5U	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6568;"	d
FMC_DATAW0S6L	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6571;"	d
FMC_DATAW0S6U	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6570;"	d
FMC_DATAW0S7L	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6573;"	d
FMC_DATAW0S7U	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6572;"	d
FMC_DATAW1S0L	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6575;"	d
FMC_DATAW1S0U	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6574;"	d
FMC_DATAW1S1L	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6577;"	d
FMC_DATAW1S1U	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6576;"	d
FMC_DATAW1S2L	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6579;"	d
FMC_DATAW1S2U	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6578;"	d
FMC_DATAW1S3L	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6581;"	d
FMC_DATAW1S3U	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6580;"	d
FMC_DATAW1S4L	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6583;"	d
FMC_DATAW1S4U	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6582;"	d
FMC_DATAW1S5L	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6585;"	d
FMC_DATAW1S5U	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6584;"	d
FMC_DATAW1S6L	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6587;"	d
FMC_DATAW1S6U	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6586;"	d
FMC_DATAW1S7L	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6589;"	d
FMC_DATAW1S7U	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6588;"	d
FMC_DATAW2S0L	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6591;"	d
FMC_DATAW2S0U	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6590;"	d
FMC_DATAW2S1L	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6593;"	d
FMC_DATAW2S1U	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6592;"	d
FMC_DATAW2S2L	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6595;"	d
FMC_DATAW2S2U	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6594;"	d
FMC_DATAW2S3L	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6597;"	d
FMC_DATAW2S3U	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6596;"	d
FMC_DATAW2S4L	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6599;"	d
FMC_DATAW2S4U	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6598;"	d
FMC_DATAW2S5L	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6601;"	d
FMC_DATAW2S5U	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6600;"	d
FMC_DATAW2S6L	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6603;"	d
FMC_DATAW2S6U	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6602;"	d
FMC_DATAW2S7L	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6605;"	d
FMC_DATAW2S7U	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6604;"	d
FMC_DATAW3S0L	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6607;"	d
FMC_DATAW3S0U	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6606;"	d
FMC_DATAW3S1L	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6609;"	d
FMC_DATAW3S1U	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6608;"	d
FMC_DATAW3S2L	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6611;"	d
FMC_DATAW3S2U	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6610;"	d
FMC_DATAW3S3L	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6613;"	d
FMC_DATAW3S3U	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6612;"	d
FMC_DATAW3S4L	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6615;"	d
FMC_DATAW3S4U	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6614;"	d
FMC_DATAW3S5L	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6617;"	d
FMC_DATAW3S5U	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6616;"	d
FMC_DATAW3S6L	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6619;"	d
FMC_DATAW3S6U	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6618;"	d
FMC_DATAW3S7L	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6621;"	d
FMC_DATAW3S7U	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6620;"	d
FMC_DATA_L	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6626;"	d
FMC_DATA_L_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6383;"	d
FMC_DATA_L_data	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6498;"	d
FMC_DATA_L_data_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6496;"	d
FMC_DATA_L_data_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6497;"	d
FMC_DATA_U	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6625;"	d
FMC_DATA_U_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6382;"	d
FMC_DATA_U_data	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6494;"	d
FMC_DATA_U_data_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6492;"	d
FMC_DATA_U_data_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6493;"	d
FMC_MemMap	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^typedef struct FMC_MemMap {$/;"	s
FMC_MemMapPtr	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^} volatile *FMC_MemMapPtr;$/;"	t
FMC_PFAPR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6523;"	d
FMC_PFAPR_M0AP	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6402;"	d
FMC_PFAPR_M0AP_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6400;"	d
FMC_PFAPR_M0AP_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6401;"	d
FMC_PFAPR_M0PFD_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6424;"	d
FMC_PFAPR_M0PFD_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6425;"	d
FMC_PFAPR_M1AP	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6405;"	d
FMC_PFAPR_M1AP_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6403;"	d
FMC_PFAPR_M1AP_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6404;"	d
FMC_PFAPR_M1PFD_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6426;"	d
FMC_PFAPR_M1PFD_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6427;"	d
FMC_PFAPR_M2AP	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6408;"	d
FMC_PFAPR_M2AP_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6406;"	d
FMC_PFAPR_M2AP_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6407;"	d
FMC_PFAPR_M2PFD_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6428;"	d
FMC_PFAPR_M2PFD_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6429;"	d
FMC_PFAPR_M3AP	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6411;"	d
FMC_PFAPR_M3AP_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6409;"	d
FMC_PFAPR_M3AP_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6410;"	d
FMC_PFAPR_M3PFD_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6430;"	d
FMC_PFAPR_M3PFD_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6431;"	d
FMC_PFAPR_M4AP	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6414;"	d
FMC_PFAPR_M4AP_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6412;"	d
FMC_PFAPR_M4AP_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6413;"	d
FMC_PFAPR_M4PFD_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6432;"	d
FMC_PFAPR_M4PFD_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6433;"	d
FMC_PFAPR_M5AP	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6417;"	d
FMC_PFAPR_M5AP_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6415;"	d
FMC_PFAPR_M5AP_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6416;"	d
FMC_PFAPR_M5PFD_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6434;"	d
FMC_PFAPR_M5PFD_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6435;"	d
FMC_PFAPR_M6AP	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6420;"	d
FMC_PFAPR_M6AP_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6418;"	d
FMC_PFAPR_M6AP_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6419;"	d
FMC_PFAPR_M6PFD_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6436;"	d
FMC_PFAPR_M6PFD_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6437;"	d
FMC_PFAPR_M7AP	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6423;"	d
FMC_PFAPR_M7AP_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6421;"	d
FMC_PFAPR_M7AP_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6422;"	d
FMC_PFAPR_M7PFD_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6438;"	d
FMC_PFAPR_M7PFD_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6439;"	d
FMC_PFAPR_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6378;"	d
FMC_PFB0CR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6524;"	d
FMC_PFB0CR_B0DCE_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6449;"	d
FMC_PFB0CR_B0DCE_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6450;"	d
FMC_PFB0CR_B0DPE_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6445;"	d
FMC_PFB0CR_B0DPE_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6446;"	d
FMC_PFB0CR_B0ICE_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6447;"	d
FMC_PFB0CR_B0ICE_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6448;"	d
FMC_PFB0CR_B0IPE_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6443;"	d
FMC_PFB0CR_B0IPE_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6444;"	d
FMC_PFB0CR_B0MW	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6456;"	d
FMC_PFB0CR_B0MW_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6454;"	d
FMC_PFB0CR_B0MW_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6455;"	d
FMC_PFB0CR_B0RWSC	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6467;"	d
FMC_PFB0CR_B0RWSC_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6465;"	d
FMC_PFB0CR_B0RWSC_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6466;"	d
FMC_PFB0CR_B0SEBE_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6441;"	d
FMC_PFB0CR_B0SEBE_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6442;"	d
FMC_PFB0CR_CINV_WAY	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6461;"	d
FMC_PFB0CR_CINV_WAY_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6459;"	d
FMC_PFB0CR_CINV_WAY_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6460;"	d
FMC_PFB0CR_CLCK_WAY	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6464;"	d
FMC_PFB0CR_CLCK_WAY_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6462;"	d
FMC_PFB0CR_CLCK_WAY_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6463;"	d
FMC_PFB0CR_CRC	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6453;"	d
FMC_PFB0CR_CRC_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6451;"	d
FMC_PFB0CR_CRC_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6452;"	d
FMC_PFB0CR_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6379;"	d
FMC_PFB0CR_S_B_INV_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6457;"	d
FMC_PFB0CR_S_B_INV_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6458;"	d
FMC_PFB1CR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6525;"	d
FMC_PFB1CR_B1DCE_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6477;"	d
FMC_PFB1CR_B1DCE_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6478;"	d
FMC_PFB1CR_B1DPE_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6473;"	d
FMC_PFB1CR_B1DPE_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6474;"	d
FMC_PFB1CR_B1ICE_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6475;"	d
FMC_PFB1CR_B1ICE_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6476;"	d
FMC_PFB1CR_B1IPE_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6471;"	d
FMC_PFB1CR_B1IPE_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6472;"	d
FMC_PFB1CR_B1MW	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6481;"	d
FMC_PFB1CR_B1MW_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6479;"	d
FMC_PFB1CR_B1MW_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6480;"	d
FMC_PFB1CR_B1RWSC	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6484;"	d
FMC_PFB1CR_B1RWSC_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6482;"	d
FMC_PFB1CR_B1RWSC_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6483;"	d
FMC_PFB1CR_B1SEBE_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6469;"	d
FMC_PFB1CR_B1SEBE_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6470;"	d
FMC_PFB1CR_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6380;"	d
FMC_TAGVD	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6624;"	d
FMC_TAGVDW0S0	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6526;"	d
FMC_TAGVDW0S1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6527;"	d
FMC_TAGVDW0S2	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6528;"	d
FMC_TAGVDW0S3	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6529;"	d
FMC_TAGVDW0S4	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6530;"	d
FMC_TAGVDW0S5	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6531;"	d
FMC_TAGVDW0S6	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6532;"	d
FMC_TAGVDW0S7	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6533;"	d
FMC_TAGVDW1S0	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6534;"	d
FMC_TAGVDW1S1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6535;"	d
FMC_TAGVDW1S2	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6536;"	d
FMC_TAGVDW1S3	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6537;"	d
FMC_TAGVDW1S4	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6538;"	d
FMC_TAGVDW1S5	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6539;"	d
FMC_TAGVDW1S6	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6540;"	d
FMC_TAGVDW1S7	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6541;"	d
FMC_TAGVDW2S0	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6542;"	d
FMC_TAGVDW2S1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6543;"	d
FMC_TAGVDW2S2	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6544;"	d
FMC_TAGVDW2S3	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6545;"	d
FMC_TAGVDW2S4	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6546;"	d
FMC_TAGVDW2S5	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6547;"	d
FMC_TAGVDW2S6	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6548;"	d
FMC_TAGVDW2S7	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6549;"	d
FMC_TAGVDW3S0	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6550;"	d
FMC_TAGVDW3S1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6551;"	d
FMC_TAGVDW3S2	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6552;"	d
FMC_TAGVDW3S3	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6553;"	d
FMC_TAGVDW3S4	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6554;"	d
FMC_TAGVDW3S5	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6555;"	d
FMC_TAGVDW3S6	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6556;"	d
FMC_TAGVDW3S7	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6557;"	d
FMC_TAGVD_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6381;"	d
FMC_TAGVD_tag	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6490;"	d
FMC_TAGVD_tag_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6488;"	d
FMC_TAGVD_tag_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6489;"	d
FMC_TAGVD_valid_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6486;"	d
FMC_TAGVD_valid_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6487;"	d
FMS	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t FMS;                                    \/**< Fault Mode Status, offset: 0x74 *\/$/;"	m	struct:FTM_MemMap
FOLDCNT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t FOLDCNT;                                \/**< Folded-instruction Count Register, offset: 0x18 *\/$/;"	m	struct:DWT_MemMap
FOPT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t FOPT;                                    \/**< Flash Option Register, offset: 0x3 *\/$/;"	m	struct:FTFL_MemMap
FOPT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t FOPT;                                    \/**< Non-volatile Flash Option Register, offset: 0xD *\/$/;"	m	struct:NV_MemMap
FOREVER	.\rkh\source\include\rkhitl.h	167;"	d
FPB_BASE_PTR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6716;"	d
FPB_BASE_PTRS	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6718;"	d
FPB_CID0_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6689;"	d
FPB_CID1_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6690;"	d
FPB_CID2_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6691;"	d
FPB_CID3_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6692;"	d
FPB_COMP	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6756;"	d
FPB_COMP_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6680;"	d
FPB_CTRL_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6678;"	d
FPB_MemMap	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^typedef struct FPB_MemMap {$/;"	s
FPB_MemMapPtr	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^} volatile *FPB_MemMapPtr;$/;"	t
FPB_PID0_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6685;"	d
FPB_PID1_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6686;"	d
FPB_PID2_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6687;"	d
FPB_PID3_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6688;"	d
FPB_PID4_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6681;"	d
FPB_PID5_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6682;"	d
FPB_PID6_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6683;"	d
FPB_PID7_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6684;"	d
FPB_REMAP_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6679;"	d
FPR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t FPR;                                     \/**< CMP Filter Period Register, offset: 0x2 *\/$/;"	m	struct:CMP_MemMap
FPROT0	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t FPROT0;                                  \/**< Non-volatile P-Flash Protection 0 - High Register, offset: 0xB *\/$/;"	m	struct:NV_MemMap
FPROT0	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t FPROT0;                                  \/**< Program Flash Protection Registers, offset: 0x13 *\/$/;"	m	struct:FTFL_MemMap
FPROT1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t FPROT1;                                  \/**< Non-volatile P-Flash Protection 0 - Low Register, offset: 0xA *\/$/;"	m	struct:NV_MemMap
FPROT1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t FPROT1;                                  \/**< Program Flash Protection Registers, offset: 0x12 *\/$/;"	m	struct:FTFL_MemMap
FPROT2	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t FPROT2;                                  \/**< Non-volatile P-Flash Protection 1 - High Register, offset: 0x9 *\/$/;"	m	struct:NV_MemMap
FPROT2	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t FPROT2;                                  \/**< Program Flash Protection Registers, offset: 0x11 *\/$/;"	m	struct:FTFL_MemMap
FPROT3	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t FPROT3;                                  \/**< Non-volatile P-Flash Protection 1 - Low Register, offset: 0x8 *\/$/;"	m	struct:NV_MemMap
FPROT3	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t FPROT3;                                  \/**< Program Flash Protection Registers, offset: 0x10 *\/$/;"	m	struct:FTFL_MemMap
FP_CID0	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6750;"	d
FP_CID1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6751;"	d
FP_CID2	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6752;"	d
FP_CID3	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6753;"	d
FP_COMP0	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6734;"	d
FP_COMP1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6735;"	d
FP_COMP2	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6736;"	d
FP_COMP3	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6737;"	d
FP_COMP4	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6738;"	d
FP_COMP5	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6739;"	d
FP_COMP6	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6740;"	d
FP_COMP7	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6741;"	d
FP_CTRL	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6732;"	d
FP_PID0	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6746;"	d
FP_PID1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6747;"	d
FP_PID2	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6748;"	d
FP_PID3	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6749;"	d
FP_PID4	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6742;"	d
FP_PID5	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6743;"	d
FP_PID6	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6744;"	d
FP_PID7	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6745;"	d
FP_REMAP	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6733;"	d
FRMNUMH	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t FRMNUMH;                                 \/**< Frame Number Register High, offset: 0xA4 *\/$/;"	m	struct:USB_MemMap
FRMNUML	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t FRMNUML;                                 \/**< Frame Number Register Low, offset: 0xA0 *\/$/;"	m	struct:USB_MemMap
FSCR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t FSCR;                                   \/**< Formatter Synchronization Counter Register, offset: 0x308 *\/$/;"	m	struct:TPIU_MemMap
FSEC	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t FSEC;                                    \/**< Flash Security Register, offset: 0x2 *\/$/;"	m	struct:FTFL_MemMap
FSEC	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t FSEC;                                    \/**< Non-volatile Flash Security Register, offset: 0xC *\/$/;"	m	struct:NV_MemMap
FSTAT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t FSTAT;                                   \/**< Flash Status Register, offset: 0x0 *\/$/;"	m	struct:FTFL_MemMap
FTBIN_CLOSE	.\oven\bsp\win32vc08\bsp.c	137;"	d	file:
FTBIN_CLOSE	.\oven\bsp\win32vc08\bsp.c	146;"	d	file:
FTBIN_CLOSE	.\trtemp\bsp\x86\bsp.c	109;"	d	file:
FTBIN_CLOSE	.\trtemp\bsp\x86\bsp.c	119;"	d	file:
FTBIN_FLUSH	.\oven\bsp\win32vc08\bsp.c	132;"	d	file:
FTBIN_FLUSH	.\oven\bsp\win32vc08\bsp.c	145;"	d	file:
FTBIN_FLUSH	.\trtemp\bsp\x86\bsp.c	106;"	d	file:
FTBIN_FLUSH	.\trtemp\bsp\x86\bsp.c	118;"	d	file:
FTBIN_OPEN	.\oven\bsp\win32vc08\bsp.c	138;"	d	file:
FTBIN_OPEN	.\oven\bsp\win32vc08\bsp.c	147;"	d	file:
FTBIN_OPEN	.\trtemp\bsp\x86\bsp.c	111;"	d	file:
FTBIN_OPEN	.\trtemp\bsp\x86\bsp.c	120;"	d	file:
FTFL_BASE_PTR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6977;"	d
FTFL_BASE_PTRS	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6979;"	d
FTFL_FCCOB0	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7000;"	d
FTFL_FCCOB0_CCOBn	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6912;"	d
FTFL_FCCOB0_CCOBn_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6910;"	d
FTFL_FCCOB0_CCOBn_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6911;"	d
FTFL_FCCOB0_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6822;"	d
FTFL_FCCOB1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6999;"	d
FTFL_FCCOB1_CCOBn	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6908;"	d
FTFL_FCCOB1_CCOBn_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6906;"	d
FTFL_FCCOB1_CCOBn_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6907;"	d
FTFL_FCCOB1_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6821;"	d
FTFL_FCCOB2	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6998;"	d
FTFL_FCCOB2_CCOBn	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6904;"	d
FTFL_FCCOB2_CCOBn_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6902;"	d
FTFL_FCCOB2_CCOBn_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6903;"	d
FTFL_FCCOB2_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6820;"	d
FTFL_FCCOB3	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6997;"	d
FTFL_FCCOB3_CCOBn	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6900;"	d
FTFL_FCCOB3_CCOBn_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6898;"	d
FTFL_FCCOB3_CCOBn_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6899;"	d
FTFL_FCCOB3_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6819;"	d
FTFL_FCCOB4	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7004;"	d
FTFL_FCCOB4_CCOBn	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6928;"	d
FTFL_FCCOB4_CCOBn_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6926;"	d
FTFL_FCCOB4_CCOBn_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6927;"	d
FTFL_FCCOB4_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6826;"	d
FTFL_FCCOB5	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7003;"	d
FTFL_FCCOB5_CCOBn	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6924;"	d
FTFL_FCCOB5_CCOBn_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6922;"	d
FTFL_FCCOB5_CCOBn_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6923;"	d
FTFL_FCCOB5_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6825;"	d
FTFL_FCCOB6	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7002;"	d
FTFL_FCCOB6_CCOBn	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6920;"	d
FTFL_FCCOB6_CCOBn_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6918;"	d
FTFL_FCCOB6_CCOBn_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6919;"	d
FTFL_FCCOB6_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6824;"	d
FTFL_FCCOB7	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7001;"	d
FTFL_FCCOB7_CCOBn	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6916;"	d
FTFL_FCCOB7_CCOBn_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6914;"	d
FTFL_FCCOB7_CCOBn_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6915;"	d
FTFL_FCCOB7_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6823;"	d
FTFL_FCCOB8	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7008;"	d
FTFL_FCCOB8_CCOBn	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6944;"	d
FTFL_FCCOB8_CCOBn_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6942;"	d
FTFL_FCCOB8_CCOBn_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6943;"	d
FTFL_FCCOB8_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6830;"	d
FTFL_FCCOB9	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7007;"	d
FTFL_FCCOB9_CCOBn	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6940;"	d
FTFL_FCCOB9_CCOBn_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6938;"	d
FTFL_FCCOB9_CCOBn_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6939;"	d
FTFL_FCCOB9_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6829;"	d
FTFL_FCCOBA	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7006;"	d
FTFL_FCCOBA_CCOBn	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6936;"	d
FTFL_FCCOBA_CCOBn_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6934;"	d
FTFL_FCCOBA_CCOBn_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6935;"	d
FTFL_FCCOBA_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6828;"	d
FTFL_FCCOBB	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7005;"	d
FTFL_FCCOBB_CCOBn	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6932;"	d
FTFL_FCCOBB_CCOBn_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6930;"	d
FTFL_FCCOBB_CCOBn_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6931;"	d
FTFL_FCCOBB_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6827;"	d
FTFL_FCNFG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6994;"	d
FTFL_FCNFG_CCIE_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6878;"	d
FTFL_FCNFG_CCIE_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6879;"	d
FTFL_FCNFG_EEERDY_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6864;"	d
FTFL_FCNFG_EEERDY_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6865;"	d
FTFL_FCNFG_ERSAREQ_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6874;"	d
FTFL_FCNFG_ERSAREQ_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6875;"	d
FTFL_FCNFG_ERSSUSP_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6872;"	d
FTFL_FCNFG_ERSSUSP_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6873;"	d
FTFL_FCNFG_PFLSH_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6868;"	d
FTFL_FCNFG_PFLSH_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6869;"	d
FTFL_FCNFG_RAMRDY_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6866;"	d
FTFL_FCNFG_RAMRDY_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6867;"	d
FTFL_FCNFG_RDCOLLIE_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6876;"	d
FTFL_FCNFG_RDCOLLIE_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6877;"	d
FTFL_FCNFG_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6816;"	d
FTFL_FCNFG_SWAP_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6870;"	d
FTFL_FCNFG_SWAP_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6871;"	d
FTFL_FDPROT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7014;"	d
FTFL_FDPROT_DPROT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6968;"	d
FTFL_FDPROT_DPROT_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6966;"	d
FTFL_FDPROT_DPROT_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6967;"	d
FTFL_FDPROT_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6836;"	d
FTFL_FEPROT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7013;"	d
FTFL_FEPROT_EPROT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6964;"	d
FTFL_FEPROT_EPROT_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6962;"	d
FTFL_FEPROT_EPROT_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6963;"	d
FTFL_FEPROT_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6835;"	d
FTFL_FOPT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6996;"	d
FTFL_FOPT_OPT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6896;"	d
FTFL_FOPT_OPT_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6894;"	d
FTFL_FOPT_OPT_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6895;"	d
FTFL_FOPT_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6818;"	d
FTFL_FPROT0	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7012;"	d
FTFL_FPROT0_PROT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6960;"	d
FTFL_FPROT0_PROT_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6958;"	d
FTFL_FPROT0_PROT_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6959;"	d
FTFL_FPROT0_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6834;"	d
FTFL_FPROT1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7011;"	d
FTFL_FPROT1_PROT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6956;"	d
FTFL_FPROT1_PROT_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6954;"	d
FTFL_FPROT1_PROT_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6955;"	d
FTFL_FPROT1_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6833;"	d
FTFL_FPROT2	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7010;"	d
FTFL_FPROT2_PROT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6952;"	d
FTFL_FPROT2_PROT_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6950;"	d
FTFL_FPROT2_PROT_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6951;"	d
FTFL_FPROT2_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6832;"	d
FTFL_FPROT3	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7009;"	d
FTFL_FPROT3_PROT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6948;"	d
FTFL_FPROT3_PROT_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6946;"	d
FTFL_FPROT3_PROT_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6947;"	d
FTFL_FPROT3_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6831;"	d
FTFL_FSEC	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6995;"	d
FTFL_FSEC_FSLACC	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6886;"	d
FTFL_FSEC_FSLACC_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6884;"	d
FTFL_FSEC_FSLACC_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6885;"	d
FTFL_FSEC_KEYEN	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6892;"	d
FTFL_FSEC_KEYEN_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6890;"	d
FTFL_FSEC_KEYEN_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6891;"	d
FTFL_FSEC_MEEN	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6889;"	d
FTFL_FSEC_MEEN_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6887;"	d
FTFL_FSEC_MEEN_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6888;"	d
FTFL_FSEC_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6817;"	d
FTFL_FSEC_SEC	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6883;"	d
FTFL_FSEC_SEC_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6881;"	d
FTFL_FSEC_SEC_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6882;"	d
FTFL_FSTAT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6993;"	d
FTFL_FSTAT_ACCERR_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6857;"	d
FTFL_FSTAT_ACCERR_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6858;"	d
FTFL_FSTAT_CCIF_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6861;"	d
FTFL_FSTAT_CCIF_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6862;"	d
FTFL_FSTAT_FPVIOL_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6855;"	d
FTFL_FSTAT_FPVIOL_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6856;"	d
FTFL_FSTAT_MGSTAT0_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6853;"	d
FTFL_FSTAT_MGSTAT0_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6854;"	d
FTFL_FSTAT_RDCOLERR_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6859;"	d
FTFL_FSTAT_RDCOLERR_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6860;"	d
FTFL_FSTAT_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	6815;"	d
FTFL_FlashConfig_BASE_PTR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9809;"	d
FTFL_MemMap	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^typedef struct FTFL_MemMap {$/;"	s
FTFL_MemMapPtr	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^} volatile *FTFL_MemMapPtr;$/;"	t
FTM0_BASE_PTR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7528;"	d
FTM0_C0SC	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7551;"	d
FTM0_C0V	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7552;"	d
FTM0_C1SC	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7553;"	d
FTM0_C1V	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7554;"	d
FTM0_C2SC	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7555;"	d
FTM0_C2V	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7556;"	d
FTM0_C3SC	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7557;"	d
FTM0_C3V	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7558;"	d
FTM0_C4SC	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7559;"	d
FTM0_C4V	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7560;"	d
FTM0_C5SC	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7561;"	d
FTM0_C5V	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7562;"	d
FTM0_C6SC	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7563;"	d
FTM0_C6V	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7564;"	d
FTM0_C7SC	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7565;"	d
FTM0_C7V	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7566;"	d
FTM0_CNT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7549;"	d
FTM0_CNTIN	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7567;"	d
FTM0_COMBINE	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7573;"	d
FTM0_CONF	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7581;"	d
FTM0_CnSC	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7645;"	d
FTM0_CnV	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7648;"	d
FTM0_DEADTIME	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7574;"	d
FTM0_EXTTRIG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7575;"	d
FTM0_FILTER	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7578;"	d
FTM0_FLTCTRL	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7579;"	d
FTM0_FLTPOL	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7582;"	d
FTM0_FMS	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7577;"	d
FTM0_INVCTRL	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7584;"	d
FTM0_MOD	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7550;"	d
FTM0_MODE	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7569;"	d
FTM0_OUTINIT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7571;"	d
FTM0_OUTMASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7572;"	d
FTM0_POL	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7576;"	d
FTM0_PWMLOAD	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7586;"	d
FTM0_QDCTRL	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7580;"	d
FTM0_SC	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7548;"	d
FTM0_STATUS	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7568;"	d
FTM0_SWOCTRL	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7585;"	d
FTM0_SYNC	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7570;"	d
FTM0_SYNCONF	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7583;"	d
FTM1_BASE_PTR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7530;"	d
FTM1_C0SC	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7591;"	d
FTM1_C0V	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7592;"	d
FTM1_C1SC	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7593;"	d
FTM1_C1V	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7594;"	d
FTM1_CNT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7589;"	d
FTM1_CNTIN	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7595;"	d
FTM1_COMBINE	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7601;"	d
FTM1_CONF	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7609;"	d
FTM1_CnSC	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7646;"	d
FTM1_CnV	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7649;"	d
FTM1_DEADTIME	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7602;"	d
FTM1_EXTTRIG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7603;"	d
FTM1_FILTER	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7606;"	d
FTM1_FLTCTRL	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7607;"	d
FTM1_FLTPOL	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7610;"	d
FTM1_FMS	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7605;"	d
FTM1_INVCTRL	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7612;"	d
FTM1_MOD	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7590;"	d
FTM1_MODE	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7597;"	d
FTM1_OUTINIT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7599;"	d
FTM1_OUTMASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7600;"	d
FTM1_POL	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7604;"	d
FTM1_PWMLOAD	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7614;"	d
FTM1_QDCTRL	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7608;"	d
FTM1_SC	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7588;"	d
FTM1_STATUS	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7596;"	d
FTM1_SWOCTRL	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7613;"	d
FTM1_SYNC	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7598;"	d
FTM1_SYNCONF	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7611;"	d
FTM2_BASE_PTR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7532;"	d
FTM2_C0SC	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7619;"	d
FTM2_C0V	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7620;"	d
FTM2_C1SC	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7621;"	d
FTM2_C1V	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7622;"	d
FTM2_CNT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7617;"	d
FTM2_CNTIN	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7623;"	d
FTM2_COMBINE	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7629;"	d
FTM2_CONF	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7637;"	d
FTM2_CnSC	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7647;"	d
FTM2_CnV	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7650;"	d
FTM2_DEADTIME	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7630;"	d
FTM2_EXTTRIG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7631;"	d
FTM2_FILTER	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7634;"	d
FTM2_FLTCTRL	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7635;"	d
FTM2_FLTPOL	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7638;"	d
FTM2_FMS	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7633;"	d
FTM2_INVCTRL	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7640;"	d
FTM2_MOD	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7618;"	d
FTM2_MODE	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7625;"	d
FTM2_OUTINIT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7627;"	d
FTM2_OUTMASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7628;"	d
FTM2_POL	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7632;"	d
FTM2_PWMLOAD	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7642;"	d
FTM2_QDCTRL	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7636;"	d
FTM2_SC	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7616;"	d
FTM2_STATUS	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7624;"	d
FTM2_SWOCTRL	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7641;"	d
FTM2_SYNC	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7626;"	d
FTM2_SYNCONF	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7639;"	d
FTM_BASE_PTRS	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7534;"	d
FTM_CNTIN_INIT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7160;"	d
FTM_CNTIN_INIT_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7158;"	d
FTM_CNTIN_INIT_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7159;"	d
FTM_CNTIN_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7082;"	d
FTM_CNT_COUNT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7133;"	d
FTM_CNT_COUNT_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7131;"	d
FTM_CNT_COUNT_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7132;"	d
FTM_CNT_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7078;"	d
FTM_COMBINE_COMBINE0_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7246;"	d
FTM_COMBINE_COMBINE0_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7247;"	d
FTM_COMBINE_COMBINE1_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7260;"	d
FTM_COMBINE_COMBINE1_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7261;"	d
FTM_COMBINE_COMBINE2_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7274;"	d
FTM_COMBINE_COMBINE2_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7275;"	d
FTM_COMBINE_COMBINE3_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7288;"	d
FTM_COMBINE_COMBINE3_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7289;"	d
FTM_COMBINE_COMP0_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7248;"	d
FTM_COMBINE_COMP0_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7249;"	d
FTM_COMBINE_COMP1_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7262;"	d
FTM_COMBINE_COMP1_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7263;"	d
FTM_COMBINE_COMP2_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7276;"	d
FTM_COMBINE_COMP2_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7277;"	d
FTM_COMBINE_COMP3_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7290;"	d
FTM_COMBINE_COMP3_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7291;"	d
FTM_COMBINE_DECAP0_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7252;"	d
FTM_COMBINE_DECAP0_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7253;"	d
FTM_COMBINE_DECAP1_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7266;"	d
FTM_COMBINE_DECAP1_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7267;"	d
FTM_COMBINE_DECAP2_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7280;"	d
FTM_COMBINE_DECAP2_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7281;"	d
FTM_COMBINE_DECAP3_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7294;"	d
FTM_COMBINE_DECAP3_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7295;"	d
FTM_COMBINE_DECAPEN0_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7250;"	d
FTM_COMBINE_DECAPEN0_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7251;"	d
FTM_COMBINE_DECAPEN1_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7264;"	d
FTM_COMBINE_DECAPEN1_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7265;"	d
FTM_COMBINE_DECAPEN2_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7278;"	d
FTM_COMBINE_DECAPEN2_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7279;"	d
FTM_COMBINE_DECAPEN3_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7292;"	d
FTM_COMBINE_DECAPEN3_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7293;"	d
FTM_COMBINE_DTEN0_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7254;"	d
FTM_COMBINE_DTEN0_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7255;"	d
FTM_COMBINE_DTEN1_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7268;"	d
FTM_COMBINE_DTEN1_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7269;"	d
FTM_COMBINE_DTEN2_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7282;"	d
FTM_COMBINE_DTEN2_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7283;"	d
FTM_COMBINE_DTEN3_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7296;"	d
FTM_COMBINE_DTEN3_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7297;"	d
FTM_COMBINE_FAULTEN0_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7258;"	d
FTM_COMBINE_FAULTEN0_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7259;"	d
FTM_COMBINE_FAULTEN1_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7272;"	d
FTM_COMBINE_FAULTEN1_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7273;"	d
FTM_COMBINE_FAULTEN2_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7286;"	d
FTM_COMBINE_FAULTEN2_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7287;"	d
FTM_COMBINE_FAULTEN3_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7300;"	d
FTM_COMBINE_FAULTEN3_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7301;"	d
FTM_COMBINE_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7088;"	d
FTM_COMBINE_SYNCEN0_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7256;"	d
FTM_COMBINE_SYNCEN0_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7257;"	d
FTM_COMBINE_SYNCEN1_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7270;"	d
FTM_COMBINE_SYNCEN1_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7271;"	d
FTM_COMBINE_SYNCEN2_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7284;"	d
FTM_COMBINE_SYNCEN2_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7285;"	d
FTM_COMBINE_SYNCEN3_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7298;"	d
FTM_COMBINE_SYNCEN3_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7299;"	d
FTM_CONF_BDMMODE	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7414;"	d
FTM_CONF_BDMMODE_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7412;"	d
FTM_CONF_BDMMODE_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7413;"	d
FTM_CONF_GTBEEN_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7415;"	d
FTM_CONF_GTBEEN_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7416;"	d
FTM_CONF_GTBEOUT_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7417;"	d
FTM_CONF_GTBEOUT_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7418;"	d
FTM_CONF_NUMTOF	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7411;"	d
FTM_CONF_NUMTOF_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7409;"	d
FTM_CONF_NUMTOF_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7410;"	d
FTM_CONF_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7096;"	d
FTM_CnSC_CHF_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7151;"	d
FTM_CnSC_CHF_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7152;"	d
FTM_CnSC_CHIE_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7149;"	d
FTM_CnSC_CHIE_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7150;"	d
FTM_CnSC_DMA_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7139;"	d
FTM_CnSC_DMA_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7140;"	d
FTM_CnSC_ELSA_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7141;"	d
FTM_CnSC_ELSA_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7142;"	d
FTM_CnSC_ELSB_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7143;"	d
FTM_CnSC_ELSB_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7144;"	d
FTM_CnSC_MSA_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7145;"	d
FTM_CnSC_MSA_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7146;"	d
FTM_CnSC_MSB_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7147;"	d
FTM_CnSC_MSB_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7148;"	d
FTM_CnSC_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7080;"	d
FTM_CnV_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7081;"	d
FTM_CnV_VAL	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7156;"	d
FTM_CnV_VAL_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7154;"	d
FTM_CnV_VAL_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7155;"	d
FTM_DEADTIME_DTPS	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7308;"	d
FTM_DEADTIME_DTPS_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7306;"	d
FTM_DEADTIME_DTPS_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7307;"	d
FTM_DEADTIME_DTVAL	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7305;"	d
FTM_DEADTIME_DTVAL_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7303;"	d
FTM_DEADTIME_DTVAL_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7304;"	d
FTM_DEADTIME_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7089;"	d
FTM_EXTTRIG_CH0TRIG_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7318;"	d
FTM_EXTTRIG_CH0TRIG_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7319;"	d
FTM_EXTTRIG_CH1TRIG_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7320;"	d
FTM_EXTTRIG_CH1TRIG_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7321;"	d
FTM_EXTTRIG_CH2TRIG_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7310;"	d
FTM_EXTTRIG_CH2TRIG_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7311;"	d
FTM_EXTTRIG_CH3TRIG_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7312;"	d
FTM_EXTTRIG_CH3TRIG_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7313;"	d
FTM_EXTTRIG_CH4TRIG_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7314;"	d
FTM_EXTTRIG_CH4TRIG_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7315;"	d
FTM_EXTTRIG_CH5TRIG_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7316;"	d
FTM_EXTTRIG_CH5TRIG_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7317;"	d
FTM_EXTTRIG_INITTRIGEN_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7322;"	d
FTM_EXTTRIG_INITTRIGEN_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7323;"	d
FTM_EXTTRIG_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7090;"	d
FTM_EXTTRIG_TRIGF_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7324;"	d
FTM_EXTTRIG_TRIGF_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7325;"	d
FTM_FILTER_CH0FVAL	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7361;"	d
FTM_FILTER_CH0FVAL_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7359;"	d
FTM_FILTER_CH0FVAL_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7360;"	d
FTM_FILTER_CH1FVAL	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7364;"	d
FTM_FILTER_CH1FVAL_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7362;"	d
FTM_FILTER_CH1FVAL_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7363;"	d
FTM_FILTER_CH2FVAL	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7367;"	d
FTM_FILTER_CH2FVAL_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7365;"	d
FTM_FILTER_CH2FVAL_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7366;"	d
FTM_FILTER_CH3FVAL	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7370;"	d
FTM_FILTER_CH3FVAL_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7368;"	d
FTM_FILTER_CH3FVAL_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7369;"	d
FTM_FILTER_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7093;"	d
FTM_FLTCTRL_FAULT0EN_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7372;"	d
FTM_FLTCTRL_FAULT0EN_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7373;"	d
FTM_FLTCTRL_FAULT1EN_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7374;"	d
FTM_FLTCTRL_FAULT1EN_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7375;"	d
FTM_FLTCTRL_FAULT2EN_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7376;"	d
FTM_FLTCTRL_FAULT2EN_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7377;"	d
FTM_FLTCTRL_FAULT3EN_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7378;"	d
FTM_FLTCTRL_FAULT3EN_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7379;"	d
FTM_FLTCTRL_FFLTR0EN_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7380;"	d
FTM_FLTCTRL_FFLTR0EN_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7381;"	d
FTM_FLTCTRL_FFLTR1EN_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7382;"	d
FTM_FLTCTRL_FFLTR1EN_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7383;"	d
FTM_FLTCTRL_FFLTR2EN_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7384;"	d
FTM_FLTCTRL_FFLTR2EN_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7385;"	d
FTM_FLTCTRL_FFLTR3EN_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7386;"	d
FTM_FLTCTRL_FFLTR3EN_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7387;"	d
FTM_FLTCTRL_FFVAL	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7390;"	d
FTM_FLTCTRL_FFVAL_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7388;"	d
FTM_FLTCTRL_FFVAL_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7389;"	d
FTM_FLTCTRL_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7094;"	d
FTM_FLTPOL_FLT0POL_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7420;"	d
FTM_FLTPOL_FLT0POL_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7421;"	d
FTM_FLTPOL_FLT1POL_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7422;"	d
FTM_FLTPOL_FLT1POL_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7423;"	d
FTM_FLTPOL_FLT2POL_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7424;"	d
FTM_FLTPOL_FLT2POL_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7425;"	d
FTM_FLTPOL_FLT3POL_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7426;"	d
FTM_FLTPOL_FLT3POL_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7427;"	d
FTM_FLTPOL_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7097;"	d
FTM_FMS_FAULTF0_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7344;"	d
FTM_FMS_FAULTF0_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7345;"	d
FTM_FMS_FAULTF1_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7346;"	d
FTM_FMS_FAULTF1_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7347;"	d
FTM_FMS_FAULTF2_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7348;"	d
FTM_FMS_FAULTF2_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7349;"	d
FTM_FMS_FAULTF3_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7350;"	d
FTM_FMS_FAULTF3_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7351;"	d
FTM_FMS_FAULTF_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7356;"	d
FTM_FMS_FAULTF_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7357;"	d
FTM_FMS_FAULTIN_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7352;"	d
FTM_FMS_FAULTIN_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7353;"	d
FTM_FMS_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7092;"	d
FTM_FMS_WPEN_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7354;"	d
FTM_FMS_WPEN_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7355;"	d
FTM_INVCTRL_INV0EN_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7460;"	d
FTM_INVCTRL_INV0EN_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7461;"	d
FTM_INVCTRL_INV1EN_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7462;"	d
FTM_INVCTRL_INV1EN_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7463;"	d
FTM_INVCTRL_INV2EN_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7464;"	d
FTM_INVCTRL_INV2EN_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7465;"	d
FTM_INVCTRL_INV3EN_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7466;"	d
FTM_INVCTRL_INV3EN_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7467;"	d
FTM_INVCTRL_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7099;"	d
FTM_MODE_CAPTEST_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7187;"	d
FTM_MODE_CAPTEST_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7188;"	d
FTM_MODE_FAULTIE_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7192;"	d
FTM_MODE_FAULTIE_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7193;"	d
FTM_MODE_FAULTM	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7191;"	d
FTM_MODE_FAULTM_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7189;"	d
FTM_MODE_FAULTM_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7190;"	d
FTM_MODE_FTMEN_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7179;"	d
FTM_MODE_FTMEN_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7180;"	d
FTM_MODE_INIT_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7181;"	d
FTM_MODE_INIT_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7182;"	d
FTM_MODE_PWMSYNC_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7185;"	d
FTM_MODE_PWMSYNC_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7186;"	d
FTM_MODE_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7084;"	d
FTM_MODE_WPDIS_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7183;"	d
FTM_MODE_WPDIS_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7184;"	d
FTM_MOD_MOD	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7137;"	d
FTM_MOD_MOD_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7135;"	d
FTM_MOD_MOD_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7136;"	d
FTM_MOD_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7079;"	d
FTM_MemMap	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^typedef struct FTM_MemMap {$/;"	s
FTM_MemMapPtr	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^} volatile *FTM_MemMapPtr;$/;"	t
FTM_OUTINIT_CH0OI_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7212;"	d
FTM_OUTINIT_CH0OI_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7213;"	d
FTM_OUTINIT_CH1OI_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7214;"	d
FTM_OUTINIT_CH1OI_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7215;"	d
FTM_OUTINIT_CH2OI_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7216;"	d
FTM_OUTINIT_CH2OI_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7217;"	d
FTM_OUTINIT_CH3OI_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7218;"	d
FTM_OUTINIT_CH3OI_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7219;"	d
FTM_OUTINIT_CH4OI_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7220;"	d
FTM_OUTINIT_CH4OI_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7221;"	d
FTM_OUTINIT_CH5OI_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7222;"	d
FTM_OUTINIT_CH5OI_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7223;"	d
FTM_OUTINIT_CH6OI_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7224;"	d
FTM_OUTINIT_CH6OI_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7225;"	d
FTM_OUTINIT_CH7OI_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7226;"	d
FTM_OUTINIT_CH7OI_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7227;"	d
FTM_OUTINIT_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7086;"	d
FTM_OUTMASK_CH0OM_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7229;"	d
FTM_OUTMASK_CH0OM_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7230;"	d
FTM_OUTMASK_CH1OM_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7231;"	d
FTM_OUTMASK_CH1OM_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7232;"	d
FTM_OUTMASK_CH2OM_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7233;"	d
FTM_OUTMASK_CH2OM_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7234;"	d
FTM_OUTMASK_CH3OM_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7235;"	d
FTM_OUTMASK_CH3OM_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7236;"	d
FTM_OUTMASK_CH4OM_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7237;"	d
FTM_OUTMASK_CH4OM_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7238;"	d
FTM_OUTMASK_CH5OM_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7239;"	d
FTM_OUTMASK_CH5OM_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7240;"	d
FTM_OUTMASK_CH6OM_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7241;"	d
FTM_OUTMASK_CH6OM_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7242;"	d
FTM_OUTMASK_CH7OM_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7243;"	d
FTM_OUTMASK_CH7OM_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7244;"	d
FTM_OUTMASK_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7087;"	d
FTM_POL_POL0_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7327;"	d
FTM_POL_POL0_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7328;"	d
FTM_POL_POL1_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7329;"	d
FTM_POL_POL1_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7330;"	d
FTM_POL_POL2_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7331;"	d
FTM_POL_POL2_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7332;"	d
FTM_POL_POL3_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7333;"	d
FTM_POL_POL3_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7334;"	d
FTM_POL_POL4_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7335;"	d
FTM_POL_POL4_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7336;"	d
FTM_POL_POL5_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7337;"	d
FTM_POL_POL5_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7338;"	d
FTM_POL_POL6_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7339;"	d
FTM_POL_POL6_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7340;"	d
FTM_POL_POL7_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7341;"	d
FTM_POL_POL7_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7342;"	d
FTM_POL_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7091;"	d
FTM_PWMLOAD_CH0SEL_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7502;"	d
FTM_PWMLOAD_CH0SEL_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7503;"	d
FTM_PWMLOAD_CH1SEL_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7504;"	d
FTM_PWMLOAD_CH1SEL_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7505;"	d
FTM_PWMLOAD_CH2SEL_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7506;"	d
FTM_PWMLOAD_CH2SEL_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7507;"	d
FTM_PWMLOAD_CH3SEL_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7508;"	d
FTM_PWMLOAD_CH3SEL_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7509;"	d
FTM_PWMLOAD_CH4SEL_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7510;"	d
FTM_PWMLOAD_CH4SEL_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7511;"	d
FTM_PWMLOAD_CH5SEL_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7512;"	d
FTM_PWMLOAD_CH5SEL_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7513;"	d
FTM_PWMLOAD_CH6SEL_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7514;"	d
FTM_PWMLOAD_CH6SEL_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7515;"	d
FTM_PWMLOAD_CH7SEL_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7516;"	d
FTM_PWMLOAD_CH7SEL_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7517;"	d
FTM_PWMLOAD_LDOK_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7518;"	d
FTM_PWMLOAD_LDOK_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7519;"	d
FTM_PWMLOAD_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7101;"	d
FTM_QDCTRL_PHAFLTREN_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7406;"	d
FTM_QDCTRL_PHAFLTREN_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7407;"	d
FTM_QDCTRL_PHAPOL_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7402;"	d
FTM_QDCTRL_PHAPOL_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7403;"	d
FTM_QDCTRL_PHBFLTREN_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7404;"	d
FTM_QDCTRL_PHBFLTREN_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7405;"	d
FTM_QDCTRL_PHBPOL_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7400;"	d
FTM_QDCTRL_PHBPOL_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7401;"	d
FTM_QDCTRL_QUADEN_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7392;"	d
FTM_QDCTRL_QUADEN_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7393;"	d
FTM_QDCTRL_QUADIR_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7396;"	d
FTM_QDCTRL_QUADIR_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7397;"	d
FTM_QDCTRL_QUADMODE_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7398;"	d
FTM_QDCTRL_QUADMODE_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7399;"	d
FTM_QDCTRL_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7095;"	d
FTM_QDCTRL_TOFDIR_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7394;"	d
FTM_QDCTRL_TOFDIR_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7395;"	d
FTM_SC_CLKS	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7123;"	d
FTM_SC_CLKS_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7121;"	d
FTM_SC_CLKS_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7122;"	d
FTM_SC_CPWMS_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7124;"	d
FTM_SC_CPWMS_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7125;"	d
FTM_SC_PS	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7120;"	d
FTM_SC_PS_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7118;"	d
FTM_SC_PS_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7119;"	d
FTM_SC_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7077;"	d
FTM_SC_TOF_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7128;"	d
FTM_SC_TOF_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7129;"	d
FTM_SC_TOIE_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7126;"	d
FTM_SC_TOIE_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7127;"	d
FTM_STATUS_CH0F_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7162;"	d
FTM_STATUS_CH0F_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7163;"	d
FTM_STATUS_CH1F_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7164;"	d
FTM_STATUS_CH1F_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7165;"	d
FTM_STATUS_CH2F_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7166;"	d
FTM_STATUS_CH2F_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7167;"	d
FTM_STATUS_CH3F_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7168;"	d
FTM_STATUS_CH3F_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7169;"	d
FTM_STATUS_CH4F_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7170;"	d
FTM_STATUS_CH4F_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7171;"	d
FTM_STATUS_CH5F_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7172;"	d
FTM_STATUS_CH5F_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7173;"	d
FTM_STATUS_CH6F_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7174;"	d
FTM_STATUS_CH6F_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7175;"	d
FTM_STATUS_CH7F_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7176;"	d
FTM_STATUS_CH7F_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7177;"	d
FTM_STATUS_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7083;"	d
FTM_SWOCTRL_CH0OCV_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7485;"	d
FTM_SWOCTRL_CH0OCV_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7486;"	d
FTM_SWOCTRL_CH0OC_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7469;"	d
FTM_SWOCTRL_CH0OC_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7470;"	d
FTM_SWOCTRL_CH1OCV_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7487;"	d
FTM_SWOCTRL_CH1OCV_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7488;"	d
FTM_SWOCTRL_CH1OC_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7471;"	d
FTM_SWOCTRL_CH1OC_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7472;"	d
FTM_SWOCTRL_CH2OCV_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7489;"	d
FTM_SWOCTRL_CH2OCV_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7490;"	d
FTM_SWOCTRL_CH2OC_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7473;"	d
FTM_SWOCTRL_CH2OC_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7474;"	d
FTM_SWOCTRL_CH3OCV_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7491;"	d
FTM_SWOCTRL_CH3OCV_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7492;"	d
FTM_SWOCTRL_CH3OC_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7475;"	d
FTM_SWOCTRL_CH3OC_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7476;"	d
FTM_SWOCTRL_CH4OCV_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7493;"	d
FTM_SWOCTRL_CH4OCV_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7494;"	d
FTM_SWOCTRL_CH4OC_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7477;"	d
FTM_SWOCTRL_CH4OC_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7478;"	d
FTM_SWOCTRL_CH5OCV_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7495;"	d
FTM_SWOCTRL_CH5OCV_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7496;"	d
FTM_SWOCTRL_CH5OC_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7479;"	d
FTM_SWOCTRL_CH5OC_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7480;"	d
FTM_SWOCTRL_CH6OCV_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7497;"	d
FTM_SWOCTRL_CH6OCV_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7498;"	d
FTM_SWOCTRL_CH6OC_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7481;"	d
FTM_SWOCTRL_CH6OC_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7482;"	d
FTM_SWOCTRL_CH7OCV_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7499;"	d
FTM_SWOCTRL_CH7OCV_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7500;"	d
FTM_SWOCTRL_CH7OC_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7483;"	d
FTM_SWOCTRL_CH7OC_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7484;"	d
FTM_SWOCTRL_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7100;"	d
FTM_SYNCONF_CNTINC_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7431;"	d
FTM_SYNCONF_CNTINC_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7432;"	d
FTM_SYNCONF_HWINVC_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7455;"	d
FTM_SYNCONF_HWINVC_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7456;"	d
FTM_SYNCONF_HWOM_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7453;"	d
FTM_SYNCONF_HWOM_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7454;"	d
FTM_SYNCONF_HWRSTCNT_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7449;"	d
FTM_SYNCONF_HWRSTCNT_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7450;"	d
FTM_SYNCONF_HWSOC_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7457;"	d
FTM_SYNCONF_HWSOC_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7458;"	d
FTM_SYNCONF_HWTRIGMODE_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7429;"	d
FTM_SYNCONF_HWTRIGMODE_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7430;"	d
FTM_SYNCONF_HWWRBUF_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7451;"	d
FTM_SYNCONF_HWWRBUF_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7452;"	d
FTM_SYNCONF_INVC_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7433;"	d
FTM_SYNCONF_INVC_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7434;"	d
FTM_SYNCONF_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7098;"	d
FTM_SYNCONF_SWINVC_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7445;"	d
FTM_SYNCONF_SWINVC_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7446;"	d
FTM_SYNCONF_SWOC_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7435;"	d
FTM_SYNCONF_SWOC_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7436;"	d
FTM_SYNCONF_SWOM_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7443;"	d
FTM_SYNCONF_SWOM_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7444;"	d
FTM_SYNCONF_SWRSTCNT_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7439;"	d
FTM_SYNCONF_SWRSTCNT_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7440;"	d
FTM_SYNCONF_SWSOC_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7447;"	d
FTM_SYNCONF_SWSOC_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7448;"	d
FTM_SYNCONF_SWWRBUF_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7441;"	d
FTM_SYNCONF_SWWRBUF_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7442;"	d
FTM_SYNCONF_SYNCMODE_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7437;"	d
FTM_SYNCONF_SYNCMODE_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7438;"	d
FTM_SYNC_CNTMAX_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7197;"	d
FTM_SYNC_CNTMAX_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7198;"	d
FTM_SYNC_CNTMIN_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7195;"	d
FTM_SYNC_CNTMIN_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7196;"	d
FTM_SYNC_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7085;"	d
FTM_SYNC_REINIT_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7199;"	d
FTM_SYNC_REINIT_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7200;"	d
FTM_SYNC_SWSYNC_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7209;"	d
FTM_SYNC_SWSYNC_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7210;"	d
FTM_SYNC_SYNCHOM_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7201;"	d
FTM_SYNC_SYNCHOM_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7202;"	d
FTM_SYNC_TRIG0_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7203;"	d
FTM_SYNC_TRIG0_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7204;"	d
FTM_SYNC_TRIG1_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7205;"	d
FTM_SYNC_TRIG1_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7206;"	d
FTM_SYNC_TRIG2_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7207;"	d
FTM_SYNC_TRIG2_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7208;"	d
FTRL	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t FTRL;                                   \/**< Frame Truncation Length, offset: 0x1B0 *\/$/;"	m	struct:ENET_MemMap
FUNCTION	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^    uint32_t FUNCTION;                               \/**< Function Register 0..Function Register 3, array offset: 0x28, array step: 0x10 *\/$/;"	m	struct:DWT_MemMap::<anonymous>
Fnct	.\oven\bsp\twrk60iar72\cm4f\MCUinit.c	/^    CPU_FNCT_VOID Fnct;$/;"	m	file:
GALR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t GALR;                                   \/**< Descriptor Group Lower Address Register, offset: 0x124 *\/$/;"	m	struct:ENET_MemMap
GAUR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t GAUR;                                   \/**< Descriptor Group Upper Address Register, offset: 0x120 *\/$/;"	m	struct:ENET_MemMap
GENCS	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t GENCS;                                  \/**< General Control and Status register, offset: 0x0 *\/$/;"	m	struct:TSI_MemMap
GETEVT	.\rkh\source\rkhtrc.c	60;"	d	file:
GETGRP	.\rkh\source\rkhtrc.c	59;"	d	file:
GMGR_PRIO	.\trtemp\trtemp.h	/^	GMGR_PRIO,$/;"	e	enum:smaprio
GPCHR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t GPCHR;                                  \/**< Global Pin Control High Register, offset: 0x84 *\/$/;"	m	struct:PORT_MemMap
GPCLR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t GPCLR;                                  \/**< Global Pin Control Low Register, offset: 0x80 *\/$/;"	m	struct:PORT_MemMap
GPIOA_PCOR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7771;"	d
GPIOA_PDDR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7774;"	d
GPIOA_PDIR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7773;"	d
GPIOA_PDOR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7769;"	d
GPIOA_PSOR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7770;"	d
GPIOA_PTOR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7772;"	d
GPIOB_PCOR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7778;"	d
GPIOB_PDDR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7781;"	d
GPIOB_PDIR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7780;"	d
GPIOB_PDOR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7776;"	d
GPIOB_PSOR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7777;"	d
GPIOB_PTOR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7779;"	d
GPIOC_PCOR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7785;"	d
GPIOC_PDDR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7788;"	d
GPIOC_PDIR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7787;"	d
GPIOC_PDOR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7783;"	d
GPIOC_PSOR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7784;"	d
GPIOC_PTOR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7786;"	d
GPIOD_PCOR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7792;"	d
GPIOD_PDDR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7795;"	d
GPIOD_PDIR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7794;"	d
GPIOD_PDOR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7790;"	d
GPIOD_PSOR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7791;"	d
GPIOD_PTOR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7793;"	d
GPIOE_PCOR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7799;"	d
GPIOE_PDDR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7802;"	d
GPIOE_PDIR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7801;"	d
GPIOE_PDOR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7797;"	d
GPIOE_PSOR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7798;"	d
GPIOE_PTOR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7800;"	d
GPIO_BASE_PTRS	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7755;"	d
GPIO_MemMap	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^typedef struct GPIO_MemMap {$/;"	s
GPIO_MemMapPtr	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^} volatile *GPIO_MemMapPtr;$/;"	t
GPIO_PCOR_PTCO	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7724;"	d
GPIO_PCOR_PTCO_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7722;"	d
GPIO_PCOR_PTCO_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7723;"	d
GPIO_PCOR_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7694;"	d
GPIO_PDDR_PDD	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7736;"	d
GPIO_PDDR_PDD_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7734;"	d
GPIO_PDDR_PDD_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7735;"	d
GPIO_PDDR_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7697;"	d
GPIO_PDIR_PDI	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7732;"	d
GPIO_PDIR_PDI_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7730;"	d
GPIO_PDIR_PDI_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7731;"	d
GPIO_PDIR_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7696;"	d
GPIO_PDOR_PDO	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7716;"	d
GPIO_PDOR_PDO_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7714;"	d
GPIO_PDOR_PDO_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7715;"	d
GPIO_PDOR_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7692;"	d
GPIO_PSOR_PTSO	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7720;"	d
GPIO_PSOR_PTSO_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7718;"	d
GPIO_PSOR_PTSO_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7719;"	d
GPIO_PSOR_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7693;"	d
GPIO_PTOR_PTTO	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7728;"	d
GPIO_PTOR_PTTO_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7726;"	d
GPIO_PTOR_PTTO_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7727;"	d
GPIO_PTOR_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7695;"	d
GPOLY	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^    uint32_t GPOLY;                                  \/**< CRC Polynomial register, offset: 0x4 *\/$/;"	m	union:CRC_MemMap::<anonymous>
GPOLYH	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^      uint16_t GPOLYH;                                 \/**< CRC_GPOLYH register., offset: 0x6 *\/$/;"	m	struct:CRC_MemMap::<anonymous>::<anonymous>
GPOLYHL	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^      uint8_t GPOLYHL;                                 \/**< CRC_GPOLYHL register., offset: 0x6 *\/$/;"	m	struct:CRC_MemMap::<anonymous>::<anonymous>
GPOLYHU	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^      uint8_t GPOLYHU;                                 \/**< CRC_GPOLYHU register., offset: 0x7 *\/$/;"	m	struct:CRC_MemMap::<anonymous>::<anonymous>
GPOLYL	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^      uint16_t GPOLYL;                                 \/**< CRC_GPOLYL register., offset: 0x4 *\/$/;"	m	struct:CRC_MemMap::<anonymous>::<anonymous>
GPOLYLL	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^      uint8_t GPOLYLL;                                 \/**< CRC_GPOLYLL register., offset: 0x4 *\/$/;"	m	struct:CRC_MemMap::<anonymous>::<anonymous>
GPOLYLU	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^      uint8_t GPOLYLU;                                 \/**< CRC_GPOLYLU register., offset: 0x5 *\/$/;"	m	struct:CRC_MemMap::<anonymous>::<anonymous>
GPOLY_ACCESS16BIT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^    } GPOLY_ACCESS16BIT;$/;"	m	union:CRC_MemMap::<anonymous>
GPOLY_ACCESS8BIT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^    } GPOLY_ACCESS8BIT;$/;"	m	union:CRC_MemMap::<anonymous>
GPRS_DBG	.\trtemp\bsp\x86\debug.h	/^	GPRS_DBG$/;"	e
GPRS_DBG_CFG	.\trtemp\bsp\x86\dbgcfg.h	31;"	d
GPRS_LINK	.\trtemp\bsp\x86\keymap.h	43;"	d
GPRS_RESP_TIME	.\trtemp\bsp\x86\gprs.h	30;"	d
GPSFRM	.\trtemp\trtemp.h	/^	GPSFRM,$/;"	e	enum:trtemp_sigs
GPSFRM_T	.\trtemp\bsp\x86\gps.h	/^} GPSFRM_T;$/;"	t
GPS_DBG	.\trtemp\bsp\x86\debug.h	/^	GPS_DBG,$/;"	e
GPS_DBG_CFG	.\trtemp\bsp\x86\dbgcfg.h	28;"	d
GPS_IS_OFFLINE	.\trtemp\tracking\trk.h	/^	GPS_IS_OFFLINE,$/;"	e	enum:GPS_STATES
GPS_IS_ONLINE	.\trtemp\tracking\trk.h	/^	GPS_IS_ONLINE,$/;"	e	enum:GPS_STATES
GPS_SATS	.\trtemp\bsp\x86\keymap.h	47;"	d
GPS_STATES	.\trtemp\tracking\trk.h	/^enum GPS_STATES$/;"	g
GPS_TICK	.\trtemp\bsp\x86\gps.h	26;"	d
GRPLSH	.\rkh\source\include\rkhtrc.h	231;"	d
HCAL	.\rkh\source\include\rkh.h	/^	HCAL,$/;"	e
HFSR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t HFSR;                                   \/**< HardFault Status register, offset: 0xD2C *\/$/;"	m	struct:SCB_MemMap
HLP_KEY	.\trtemp\bsp\x86\keymap.h	49;"	d
HOSTVER	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t HOSTVER;                                \/**< Host Controller Version, offset: 0xFC *\/$/;"	m	struct:SDHC_MemMap
HRS	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t HRS;                                    \/**< Hardware Request Status Register, offset: 0x34 *\/$/;"	m	struct:DMA_MemMap
HTCAPBLT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t HTCAPBLT;                               \/**< Host Controller Capabilities, offset: 0x40 *\/$/;"	m	struct:SDHC_MemMap
I2C0_A1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8003;"	d
I2C0_A2	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8012;"	d
I2C0_BASE_PTR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7985;"	d
I2C0_C1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8005;"	d
I2C0_C2	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8008;"	d
I2C0_D	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8007;"	d
I2C0_F	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8004;"	d
I2C0_FLT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8009;"	d
I2C0_RA	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8010;"	d
I2C0_S	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8006;"	d
I2C0_SLTH	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8013;"	d
I2C0_SLTL	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8014;"	d
I2C0_SMB	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8011;"	d
I2C1_A1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8016;"	d
I2C1_A2	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8025;"	d
I2C1_BASE_PTR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7987;"	d
I2C1_C1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8018;"	d
I2C1_C2	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8021;"	d
I2C1_D	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8020;"	d
I2C1_F	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8017;"	d
I2C1_FLT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8022;"	d
I2C1_RA	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8023;"	d
I2C1_S	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8019;"	d
I2C1_SLTH	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8026;"	d
I2C1_SLTL	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8027;"	d
I2C1_SMB	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8024;"	d
I2C_A1_AD	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7880;"	d
I2C_A1_AD_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7878;"	d
I2C_A1_AD_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7879;"	d
I2C_A1_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7850;"	d
I2C_A2_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7859;"	d
I2C_A2_SAD	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7968;"	d
I2C_A2_SAD_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7966;"	d
I2C_A2_SAD_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7967;"	d
I2C_BASE_PTRS	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7989;"	d
I2C_C1_DMAEN_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7889;"	d
I2C_C1_DMAEN_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7890;"	d
I2C_C1_IICEN_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7903;"	d
I2C_C1_IICEN_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7904;"	d
I2C_C1_IICIE_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7901;"	d
I2C_C1_IICIE_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7902;"	d
I2C_C1_MST_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7899;"	d
I2C_C1_MST_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7900;"	d
I2C_C1_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7852;"	d
I2C_C1_RSTA_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7893;"	d
I2C_C1_RSTA_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7894;"	d
I2C_C1_TXAK_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7895;"	d
I2C_C1_TXAK_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7896;"	d
I2C_C1_TX_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7897;"	d
I2C_C1_TX_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7898;"	d
I2C_C1_WUEN_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7891;"	d
I2C_C1_WUEN_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7892;"	d
I2C_C2_AD	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7929;"	d
I2C_C2_ADEXT_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7936;"	d
I2C_C2_ADEXT_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7937;"	d
I2C_C2_AD_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7927;"	d
I2C_C2_AD_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7928;"	d
I2C_C2_GCAEN_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7938;"	d
I2C_C2_GCAEN_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7939;"	d
I2C_C2_HDRS_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7934;"	d
I2C_C2_HDRS_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7935;"	d
I2C_C2_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7855;"	d
I2C_C2_RMEN_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7930;"	d
I2C_C2_RMEN_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7931;"	d
I2C_C2_SBRC_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7932;"	d
I2C_C2_SBRC_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7933;"	d
I2C_D_DATA	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7925;"	d
I2C_D_DATA_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7923;"	d
I2C_D_DATA_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7924;"	d
I2C_D_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7854;"	d
I2C_FLT_FLT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7943;"	d
I2C_FLT_FLT_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7941;"	d
I2C_FLT_FLT_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7942;"	d
I2C_FLT_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7856;"	d
I2C_F_ICR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7884;"	d
I2C_F_ICR_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7882;"	d
I2C_F_ICR_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7883;"	d
I2C_F_MULT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7887;"	d
I2C_F_MULT_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7885;"	d
I2C_F_MULT_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7886;"	d
I2C_F_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7851;"	d
I2C_MemMap	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^typedef struct I2C_MemMap {$/;"	s
I2C_MemMapPtr	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^} volatile *I2C_MemMapPtr;$/;"	t
I2C_RA_RAD	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7947;"	d
I2C_RA_RAD_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7945;"	d
I2C_RA_RAD_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7946;"	d
I2C_RA_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7857;"	d
I2C_SLTH_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7860;"	d
I2C_SLTH_SSLT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7972;"	d
I2C_SLTH_SSLT_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7970;"	d
I2C_SLTH_SSLT_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7971;"	d
I2C_SLTL_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7861;"	d
I2C_SLTL_SSLT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7976;"	d
I2C_SLTL_SSLT_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7974;"	d
I2C_SLTL_SSLT_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7975;"	d
I2C_SMB_ALERTEN_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7961;"	d
I2C_SMB_ALERTEN_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7962;"	d
I2C_SMB_FACK_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7963;"	d
I2C_SMB_FACK_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7964;"	d
I2C_SMB_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7858;"	d
I2C_SMB_SHTF1_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7953;"	d
I2C_SMB_SHTF1_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7954;"	d
I2C_SMB_SHTF2IE_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7949;"	d
I2C_SMB_SHTF2IE_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7950;"	d
I2C_SMB_SHTF2_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7951;"	d
I2C_SMB_SHTF2_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7952;"	d
I2C_SMB_SIICAEN_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7959;"	d
I2C_SMB_SIICAEN_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7960;"	d
I2C_SMB_SLTF_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7955;"	d
I2C_SMB_SLTF_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7956;"	d
I2C_SMB_TCKSEL_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7957;"	d
I2C_SMB_TCKSEL_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7958;"	d
I2C_S_ARBL_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7914;"	d
I2C_S_ARBL_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7915;"	d
I2C_S_BUSY_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7916;"	d
I2C_S_BUSY_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7917;"	d
I2C_S_IAAS_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7918;"	d
I2C_S_IAAS_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7919;"	d
I2C_S_IICIF_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7908;"	d
I2C_S_IICIF_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7909;"	d
I2C_S_RAM_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7912;"	d
I2C_S_RAM_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7913;"	d
I2C_S_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7853;"	d
I2C_S_RXAK_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7906;"	d
I2C_S_RXAK_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7907;"	d
I2C_S_SRW_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7910;"	d
I2C_S_SRW_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7911;"	d
I2C_S_TCF_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7920;"	d
I2C_S_TCF_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7921;"	d
I2S0_BASE_PTR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8361;"	d
I2S0_MCR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8399;"	d
I2S0_MDR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8400;"	d
I2S0_RCR1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8389;"	d
I2S0_RCR2	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8390;"	d
I2S0_RCR3	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8391;"	d
I2S0_RCR4	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8392;"	d
I2S0_RCR5	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8393;"	d
I2S0_RCSR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8388;"	d
I2S0_RDR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8405;"	d
I2S0_RDR0	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8394;"	d
I2S0_RDR1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8395;"	d
I2S0_RFR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8406;"	d
I2S0_RFR0	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8396;"	d
I2S0_RFR1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8397;"	d
I2S0_RMR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8398;"	d
I2S0_TCR1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8378;"	d
I2S0_TCR2	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8379;"	d
I2S0_TCR3	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8380;"	d
I2S0_TCR4	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8381;"	d
I2S0_TCR5	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8382;"	d
I2S0_TCSR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8377;"	d
I2S0_TDR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8403;"	d
I2S0_TDR0	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8383;"	d
I2S0_TDR1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8384;"	d
I2S0_TFR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8404;"	d
I2S0_TFR0	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8385;"	d
I2S0_TFR1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8386;"	d
I2S0_TMR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8387;"	d
I2S_BASE_PTRS	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8363;"	d
I2S_MCR_DUF_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8344;"	d
I2S_MCR_DUF_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8345;"	d
I2S_MCR_MICS	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8341;"	d
I2S_MCR_MICS_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8339;"	d
I2S_MCR_MICS_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8340;"	d
I2S_MCR_MOE_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8342;"	d
I2S_MCR_MOE_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8343;"	d
I2S_MCR_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8109;"	d
I2S_MDR_DIVIDE	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8349;"	d
I2S_MDR_DIVIDE_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8347;"	d
I2S_MDR_DIVIDE_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8348;"	d
I2S_MDR_FRACT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8352;"	d
I2S_MDR_FRACT_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8350;"	d
I2S_MDR_FRACT_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8351;"	d
I2S_MDR_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8110;"	d
I2S_MemMap	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^typedef struct I2S_MemMap {$/;"	s
I2S_MemMapPtr	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^} volatile *I2S_MemMapPtr;$/;"	t
I2S_RCR1_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8101;"	d
I2S_RCR1_RFW	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8272;"	d
I2S_RCR1_RFW_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8270;"	d
I2S_RCR1_RFW_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8271;"	d
I2S_RCR2_BCD_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8277;"	d
I2S_RCR2_BCD_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8278;"	d
I2S_RCR2_BCI_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8284;"	d
I2S_RCR2_BCI_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8285;"	d
I2S_RCR2_BCP_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8279;"	d
I2S_RCR2_BCP_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8280;"	d
I2S_RCR2_BCS_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8286;"	d
I2S_RCR2_BCS_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8287;"	d
I2S_RCR2_DIV	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8276;"	d
I2S_RCR2_DIV_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8274;"	d
I2S_RCR2_DIV_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8275;"	d
I2S_RCR2_MSEL	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8283;"	d
I2S_RCR2_MSEL_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8281;"	d
I2S_RCR2_MSEL_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8282;"	d
I2S_RCR2_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8102;"	d
I2S_RCR2_SYNC	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8290;"	d
I2S_RCR2_SYNC_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8288;"	d
I2S_RCR2_SYNC_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8289;"	d
I2S_RCR3_RCE	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8297;"	d
I2S_RCR3_RCE_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8295;"	d
I2S_RCR3_RCE_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8296;"	d
I2S_RCR3_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8103;"	d
I2S_RCR3_WDFL	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8294;"	d
I2S_RCR3_WDFL_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8292;"	d
I2S_RCR3_WDFL_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8293;"	d
I2S_RCR4_FRSZ	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8312;"	d
I2S_RCR4_FRSZ_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8310;"	d
I2S_RCR4_FRSZ_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8311;"	d
I2S_RCR4_FSD_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8299;"	d
I2S_RCR4_FSD_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8300;"	d
I2S_RCR4_FSE_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8303;"	d
I2S_RCR4_FSE_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8304;"	d
I2S_RCR4_FSP_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8301;"	d
I2S_RCR4_FSP_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8302;"	d
I2S_RCR4_MF_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8305;"	d
I2S_RCR4_MF_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8306;"	d
I2S_RCR4_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8104;"	d
I2S_RCR4_SYWD	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8309;"	d
I2S_RCR4_SYWD_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8307;"	d
I2S_RCR4_SYWD_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8308;"	d
I2S_RCR5_FBT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8316;"	d
I2S_RCR5_FBT_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8314;"	d
I2S_RCR5_FBT_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8315;"	d
I2S_RCR5_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8105;"	d
I2S_RCR5_W0W	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8319;"	d
I2S_RCR5_W0W_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8317;"	d
I2S_RCR5_W0W_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8318;"	d
I2S_RCR5_WNW	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8322;"	d
I2S_RCR5_WNW_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8320;"	d
I2S_RCR5_WNW_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8321;"	d
I2S_RCSR_BCE_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8261;"	d
I2S_RCSR_BCE_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8262;"	d
I2S_RCSR_DBGE_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8263;"	d
I2S_RCSR_DBGE_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8264;"	d
I2S_RCSR_FEF_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8251;"	d
I2S_RCSR_FEF_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8252;"	d
I2S_RCSR_FEIE_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8241;"	d
I2S_RCSR_FEIE_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8242;"	d
I2S_RCSR_FRDE_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8233;"	d
I2S_RCSR_FRDE_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8234;"	d
I2S_RCSR_FRF_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8247;"	d
I2S_RCSR_FRF_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8248;"	d
I2S_RCSR_FRIE_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8237;"	d
I2S_RCSR_FRIE_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8238;"	d
I2S_RCSR_FR_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8259;"	d
I2S_RCSR_FR_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8260;"	d
I2S_RCSR_FWDE_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8235;"	d
I2S_RCSR_FWDE_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8236;"	d
I2S_RCSR_FWF_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8249;"	d
I2S_RCSR_FWF_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8250;"	d
I2S_RCSR_FWIE_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8239;"	d
I2S_RCSR_FWIE_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8240;"	d
I2S_RCSR_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8100;"	d
I2S_RCSR_RE_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8267;"	d
I2S_RCSR_RE_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8268;"	d
I2S_RCSR_SEF_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8253;"	d
I2S_RCSR_SEF_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8254;"	d
I2S_RCSR_SEIE_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8243;"	d
I2S_RCSR_SEIE_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8244;"	d
I2S_RCSR_SR_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8257;"	d
I2S_RCSR_SR_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8258;"	d
I2S_RCSR_STOPE_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8265;"	d
I2S_RCSR_STOPE_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8266;"	d
I2S_RCSR_WSF_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8255;"	d
I2S_RCSR_WSF_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8256;"	d
I2S_RCSR_WSIE_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8245;"	d
I2S_RCSR_WSIE_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8246;"	d
I2S_RDR_RDR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8326;"	d
I2S_RDR_RDR_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8324;"	d
I2S_RDR_RDR_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8325;"	d
I2S_RDR_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8106;"	d
I2S_RFR_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8107;"	d
I2S_RFR_RFP	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8330;"	d
I2S_RFR_RFP_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8328;"	d
I2S_RFR_RFP_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8329;"	d
I2S_RFR_WFP	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8333;"	d
I2S_RFR_WFP_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8331;"	d
I2S_RFR_WFP_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8332;"	d
I2S_RMR_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8108;"	d
I2S_RMR_RWM	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8337;"	d
I2S_RMR_RWM_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8335;"	d
I2S_RMR_RWM_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8336;"	d
I2S_TCR1_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8092;"	d
I2S_TCR1_TFW	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8166;"	d
I2S_TCR1_TFW_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8164;"	d
I2S_TCR1_TFW_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8165;"	d
I2S_TCR2_BCD_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8171;"	d
I2S_TCR2_BCD_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8172;"	d
I2S_TCR2_BCI_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8178;"	d
I2S_TCR2_BCI_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8179;"	d
I2S_TCR2_BCP_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8173;"	d
I2S_TCR2_BCP_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8174;"	d
I2S_TCR2_BCS_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8180;"	d
I2S_TCR2_BCS_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8181;"	d
I2S_TCR2_DIV	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8170;"	d
I2S_TCR2_DIV_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8168;"	d
I2S_TCR2_DIV_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8169;"	d
I2S_TCR2_MSEL	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8177;"	d
I2S_TCR2_MSEL_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8175;"	d
I2S_TCR2_MSEL_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8176;"	d
I2S_TCR2_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8093;"	d
I2S_TCR2_SYNC	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8184;"	d
I2S_TCR2_SYNC_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8182;"	d
I2S_TCR2_SYNC_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8183;"	d
I2S_TCR3_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8094;"	d
I2S_TCR3_TCE	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8191;"	d
I2S_TCR3_TCE_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8189;"	d
I2S_TCR3_TCE_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8190;"	d
I2S_TCR3_WDFL	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8188;"	d
I2S_TCR3_WDFL_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8186;"	d
I2S_TCR3_WDFL_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8187;"	d
I2S_TCR4_FRSZ	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8206;"	d
I2S_TCR4_FRSZ_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8204;"	d
I2S_TCR4_FRSZ_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8205;"	d
I2S_TCR4_FSD_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8193;"	d
I2S_TCR4_FSD_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8194;"	d
I2S_TCR4_FSE_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8197;"	d
I2S_TCR4_FSE_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8198;"	d
I2S_TCR4_FSP_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8195;"	d
I2S_TCR4_FSP_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8196;"	d
I2S_TCR4_MF_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8199;"	d
I2S_TCR4_MF_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8200;"	d
I2S_TCR4_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8095;"	d
I2S_TCR4_SYWD	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8203;"	d
I2S_TCR4_SYWD_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8201;"	d
I2S_TCR4_SYWD_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8202;"	d
I2S_TCR5_FBT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8210;"	d
I2S_TCR5_FBT_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8208;"	d
I2S_TCR5_FBT_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8209;"	d
I2S_TCR5_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8096;"	d
I2S_TCR5_W0W	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8213;"	d
I2S_TCR5_W0W_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8211;"	d
I2S_TCR5_W0W_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8212;"	d
I2S_TCR5_WNW	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8216;"	d
I2S_TCR5_WNW_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8214;"	d
I2S_TCR5_WNW_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8215;"	d
I2S_TCSR_BCE_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8155;"	d
I2S_TCSR_BCE_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8156;"	d
I2S_TCSR_DBGE_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8157;"	d
I2S_TCSR_DBGE_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8158;"	d
I2S_TCSR_FEF_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8145;"	d
I2S_TCSR_FEF_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8146;"	d
I2S_TCSR_FEIE_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8135;"	d
I2S_TCSR_FEIE_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8136;"	d
I2S_TCSR_FRDE_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8127;"	d
I2S_TCSR_FRDE_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8128;"	d
I2S_TCSR_FRF_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8141;"	d
I2S_TCSR_FRF_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8142;"	d
I2S_TCSR_FRIE_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8131;"	d
I2S_TCSR_FRIE_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8132;"	d
I2S_TCSR_FR_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8153;"	d
I2S_TCSR_FR_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8154;"	d
I2S_TCSR_FWDE_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8129;"	d
I2S_TCSR_FWDE_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8130;"	d
I2S_TCSR_FWF_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8143;"	d
I2S_TCSR_FWF_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8144;"	d
I2S_TCSR_FWIE_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8133;"	d
I2S_TCSR_FWIE_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8134;"	d
I2S_TCSR_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8091;"	d
I2S_TCSR_SEF_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8147;"	d
I2S_TCSR_SEF_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8148;"	d
I2S_TCSR_SEIE_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8137;"	d
I2S_TCSR_SEIE_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8138;"	d
I2S_TCSR_SR_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8151;"	d
I2S_TCSR_SR_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8152;"	d
I2S_TCSR_STOPE_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8159;"	d
I2S_TCSR_STOPE_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8160;"	d
I2S_TCSR_TE_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8161;"	d
I2S_TCSR_TE_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8162;"	d
I2S_TCSR_WSF_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8149;"	d
I2S_TCSR_WSF_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8150;"	d
I2S_TCSR_WSIE_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8139;"	d
I2S_TCSR_WSIE_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8140;"	d
I2S_TDR_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8097;"	d
I2S_TDR_TDR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8220;"	d
I2S_TDR_TDR_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8218;"	d
I2S_TDR_TDR_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8219;"	d
I2S_TFR_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8098;"	d
I2S_TFR_RFP	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8224;"	d
I2S_TFR_RFP_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8222;"	d
I2S_TFR_RFP_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8223;"	d
I2S_TFR_WFP	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8227;"	d
I2S_TFR_WFP_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8225;"	d
I2S_TFR_WFP_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8226;"	d
I2S_TMR_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8099;"	d
I2S_TMR_TWM	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8231;"	d
I2S_TMR_TWM_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8229;"	d
I2S_TMR_TWM_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8230;"	d
IABR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t IABR[4];                                \/**< Interrupt Active bit Register n, array offset: 0x200, array step: 0x4 *\/$/;"	m	struct:NVIC_MemMap
IALR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t IALR;                                   \/**< Descriptor Individual Lower Address Register, offset: 0x11C *\/$/;"	m	struct:ENET_MemMap
IAUR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t IAUR;                                   \/**< Descriptor Individual Upper Address Register, offset: 0x118 *\/$/;"	m	struct:ENET_MemMap
ICER	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t ICER[4];                                \/**< Interrupt Clear Enable Register n, array offset: 0x80, array step: 0x4 *\/$/;"	m	struct:NVIC_MemMap
ICPR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t ICPR[4];                                \/**< Interrupt Clear Pending Register n, array offset: 0x180, array step: 0x4 *\/$/;"	m	struct:NVIC_MemMap
ICSR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t ICSR;                                   \/**< Interrupt Control and State Register, offset: 0xD04 *\/$/;"	m	struct:SCB_MemMap
ID	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^    uint32_t ID;                                     \/**< Message Buffer 0 ID Register..Message Buffer 15 ID Register, array offset: 0x84, array step: 0x10 *\/$/;"	m	struct:CAN_MemMap::<anonymous>
IDCOMP	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t IDCOMP;                                  \/**< Peripheral ID Complement register, offset: 0x4 *\/$/;"	m	struct:USB_MemMap
IDLY	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t IDLY;                                   \/**< Interrupt Delay Register, offset: 0xC *\/$/;"	m	struct:PDB_MemMap
IDR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t IDR;                                    \/**< ID Register, offset: 0x1E4 *\/$/;"	m	struct:ETM_MemMap
IDR2	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t IDR2;                                   \/**< ETM ID Register 2, offset: 0x208 *\/$/;"	m	struct:ETM_MemMap
IE	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t IE;                                      \/**< UART CEA709.1-B Interrupt Enable Register, offset: 0x29 *\/$/;"	m	struct:UART_MemMap
IE7816	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t IE7816;                                  \/**< UART 7816 Interrupt Enable Register, offset: 0x19 *\/$/;"	m	struct:UART_MemMap
IEEE_R_ALIGN	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t IEEE_R_ALIGN;                           \/**< Frames Received with Alignment Error (IEEE_R_ALIGN), offset: 0x2D4 *\/$/;"	m	struct:ENET_MemMap
IEEE_R_CRC	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t IEEE_R_CRC;                             \/**< Frames Received with CRC Error (IEEE_R_CRC), offset: 0x2D0 *\/$/;"	m	struct:ENET_MemMap
IEEE_R_FDXFC	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t IEEE_R_FDXFC;                           \/**< Flow Control Pause frames received (IEEE_R_FDXFC), offset: 0x2DC *\/$/;"	m	struct:ENET_MemMap
IEEE_R_MACERR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t IEEE_R_MACERR;                          \/**< Receive Fifo Overflow count (IEEE_R_MACERR), offset: 0x2D8 *\/$/;"	m	struct:ENET_MemMap
IEEE_R_OCTETS_OK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t IEEE_R_OCTETS_OK;                       \/**< Octet count for Frames Rcvd w\/o Error (IEEE_R_OCTETS_OK). Counts total octets (includes header and FCS fields)., offset: 0x2E0 *\/$/;"	m	struct:ENET_MemMap
IEEE_T_1COL	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t IEEE_T_1COL;                            \/**< Frames Transmitted with Single Collision (IEEE_T_1COL), offset: 0x250 *\/$/;"	m	struct:ENET_MemMap
IEEE_T_CSERR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t IEEE_T_CSERR;                           \/**< Frames Transmitted with Carrier Sense Error (IEEE_T_CSERR), offset: 0x268 *\/$/;"	m	struct:ENET_MemMap
IEEE_T_DEF	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t IEEE_T_DEF;                             \/**< Frames Transmitted after Deferral Delay (IEEE_T_DEF), offset: 0x258 *\/$/;"	m	struct:ENET_MemMap
IEEE_T_DROP	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t IEEE_T_DROP;                            \/**< Count of frames not counted correctly (IEEE_T_DROP). NOTE: Counter not implemented (read 0 always) as not applicable., offset: 0x248 *\/$/;"	m	struct:ENET_MemMap
IEEE_T_EXCOL	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t IEEE_T_EXCOL;                           \/**< Frames Transmitted with Excessive Collisions (IEEE_T_EXCOL), offset: 0x260 *\/$/;"	m	struct:ENET_MemMap
IEEE_T_FDXFC	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t IEEE_T_FDXFC;                           \/**< Flow Control Pause frames transmitted (IEEE_T_FDXFC), offset: 0x270 *\/$/;"	m	struct:ENET_MemMap
IEEE_T_FRAME_OK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t IEEE_T_FRAME_OK;                        \/**< Frames Transmitted OK (IEEE_T_FRAME_OK), offset: 0x24C *\/$/;"	m	struct:ENET_MemMap
IEEE_T_LCOL	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t IEEE_T_LCOL;                            \/**< Frames Transmitted with Late Collision (IEEE_T_LCOL), offset: 0x25C *\/$/;"	m	struct:ENET_MemMap
IEEE_T_MACERR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t IEEE_T_MACERR;                          \/**< Frames Transmitted with Tx FIFO Underrun (IEEE_T_MACERR), offset: 0x264 *\/$/;"	m	struct:ENET_MemMap
IEEE_T_MCOL	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t IEEE_T_MCOL;                            \/**< Frames Transmitted with Multiple Collisions (IEEE_T_MCOL), offset: 0x254 *\/$/;"	m	struct:ENET_MemMap
IEEE_T_OCTETS_OK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t IEEE_T_OCTETS_OK;                       \/**< Octet count for Frames Transmitted w\/o Error (IEEE_T_OCTETS_OK). NOTE: Counts total octets (includes header and FCS fields)., offset: 0x274 *\/$/;"	m	struct:ENET_MemMap
IEEE_T_SQE	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t IEEE_T_SQE;                             \/**< Frames Transmitted with SQE Error (IEEE_T_SQE). NOTE: Counter not implemented (read 0 always) as no SQE information is available., offset: 0x26C *\/$/;"	m	struct:ENET_MemMap
IER	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t IER;                                    \/**< RTC Interrupt Enable Register, offset: 0x1C *\/$/;"	m	struct:RTC_MemMap
IFLAG1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t IFLAG1;                                 \/**< Interrupt Flags 1 register, offset: 0x30 *\/$/;"	m	struct:CAN_MemMap
IMASK1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t IMASK1;                                 \/**< Interrupt Masks 1 register, offset: 0x28 *\/$/;"	m	struct:CAN_MemMap
INFO_EXEC_TRS	.\rkh\source\rkh.c	137;"	d	file:
INFO_EXEC_TRS	.\rkh\source\rkh.c	140;"	d	file:
INFO_RCV_EVENTS	.\rkh\source\rkh.c	136;"	d	file:
INFO_RCV_EVENTS	.\rkh\source\rkh.c	139;"	d	file:
INT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^    uint32_t INT;                                    \/**< DAC Interval n Register, array offset: 0x154, array step: 0x8 *\/$/;"	m	struct:PDB_MemMap::<anonymous>
INT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t INT;                                    \/**< Interrupt Request Register, offset: 0x24 *\/$/;"	m	struct:DMA_MemMap
INTC	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^    uint32_t INTC;                                   \/**< DAC Interval Trigger n Control Register, array offset: 0x150, array step: 0x8 *\/$/;"	m	struct:PDB_MemMap::<anonymous>
INTEN	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t INTEN;                                   \/**< Interrupt Enable register, offset: 0x84 *\/$/;"	m	struct:USB_MemMap
INT_ADC0	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  INT_ADC0                     = 73,               \/**< ADC0 interrupt *\/$/;"	e
INT_ADC1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  INT_ADC1                     = 74,               \/**< ADC1 interrupt *\/$/;"	e
INT_Bus_Fault	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  INT_Bus_Fault                = 5,                \/**< Bus Fault *\/$/;"	e
INT_CAN0_Bus_Off	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  INT_CAN0_Bus_Off             = 46,               \/**< CAN0 bus off interrupt *\/$/;"	e
INT_CAN0_Error	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  INT_CAN0_Error               = 47,               \/**< CAN0 error interrupt *\/$/;"	e
INT_CAN0_ORed_Message_buffer	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  INT_CAN0_ORed_Message_buffer = 45,               \/**< CAN0 OR'd message buffers interrupt *\/$/;"	e
INT_CAN0_Rx_Warning	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  INT_CAN0_Rx_Warning          = 49,               \/**< CAN0 Rx warning interrupt *\/$/;"	e
INT_CAN0_Tx_Warning	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  INT_CAN0_Tx_Warning          = 48,               \/**< CAN0 Tx warning interrupt *\/$/;"	e
INT_CAN0_Wake_Up	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  INT_CAN0_Wake_Up             = 50,               \/**< CAN0 wake up interrupt *\/$/;"	e
INT_CAN1_Bus_Off	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  INT_CAN1_Bus_Off             = 54,               \/**< CAN1 bus off interrupt *\/$/;"	e
INT_CAN1_Error	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  INT_CAN1_Error               = 55,               \/**< CAN1 error interrupt *\/$/;"	e
INT_CAN1_ORed_Message_buffer	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  INT_CAN1_ORed_Message_buffer = 53,               \/**< CAN1 OR'd message buffers interrupt *\/$/;"	e
INT_CAN1_Rx_Warning	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  INT_CAN1_Rx_Warning          = 57,               \/**< CAN1 Rx warning interrupt *\/$/;"	e
INT_CAN1_Tx_Warning	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  INT_CAN1_Tx_Warning          = 56,               \/**< CAN1 Tx warning interrupt *\/$/;"	e
INT_CAN1_Wake_Up	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  INT_CAN1_Wake_Up             = 58,               \/**< CAN1 wake up interrupt *\/$/;"	e
INT_CMP0	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  INT_CMP0                     = 75,               \/**< CMP0 interrupt *\/$/;"	e
INT_CMP1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  INT_CMP1                     = 76,               \/**< CMP1 interrupt *\/$/;"	e
INT_CMP2	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  INT_CMP2                     = 77,               \/**< CMP2 interrupt *\/$/;"	e
INT_CMT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  INT_CMT                      = 81,               \/**< CMT interrupt *\/$/;"	e
INT_DAC0	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  INT_DAC0                     = 97,               \/**< DAC0 interrupt *\/$/;"	e
INT_DAC1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  INT_DAC1                     = 98,               \/**< DAC1 interrupt *\/$/;"	e
INT_DMA0	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  INT_DMA0                     = 16,               \/**< DMA Channel 0 Transfer Complete *\/$/;"	e
INT_DMA1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  INT_DMA1                     = 17,               \/**< DMA Channel 1 Transfer Complete *\/$/;"	e
INT_DMA10	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  INT_DMA10                    = 26,               \/**< DMA Channel 10 Transfer Complete *\/$/;"	e
INT_DMA11	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  INT_DMA11                    = 27,               \/**< DMA Channel 11 Transfer Complete *\/$/;"	e
INT_DMA12	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  INT_DMA12                    = 28,               \/**< DMA Channel 12 Transfer Complete *\/$/;"	e
INT_DMA13	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  INT_DMA13                    = 29,               \/**< DMA Channel 13 Transfer Complete *\/$/;"	e
INT_DMA14	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  INT_DMA14                    = 30,               \/**< DMA Channel 14 Transfer Complete *\/$/;"	e
INT_DMA15	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  INT_DMA15                    = 31,               \/**< DMA Channel 15 Transfer Complete *\/$/;"	e
INT_DMA2	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  INT_DMA2                     = 18,               \/**< DMA Channel 2 Transfer Complete *\/$/;"	e
INT_DMA3	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  INT_DMA3                     = 19,               \/**< DMA Channel 3 Transfer Complete *\/$/;"	e
INT_DMA4	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  INT_DMA4                     = 20,               \/**< DMA Channel 4 Transfer Complete *\/$/;"	e
INT_DMA5	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  INT_DMA5                     = 21,               \/**< DMA Channel 5 Transfer Complete *\/$/;"	e
INT_DMA6	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  INT_DMA6                     = 22,               \/**< DMA Channel 6 Transfer Complete *\/$/;"	e
INT_DMA7	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  INT_DMA7                     = 23,               \/**< DMA Channel 7 Transfer Complete *\/$/;"	e
INT_DMA8	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  INT_DMA8                     = 24,               \/**< DMA Channel 8 Transfer Complete *\/$/;"	e
INT_DMA9	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  INT_DMA9                     = 25,               \/**< DMA Channel 9 Transfer Complete *\/$/;"	e
INT_DMA_Error	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  INT_DMA_Error                = 32,               \/**< DMA Error Interrupt *\/$/;"	e
INT_DebugMonitor	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  INT_DebugMonitor             = 12,               \/**< Debug Monitor *\/$/;"	e
INT_ENET_1588_Timer	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  INT_ENET_1588_Timer          = 91,               \/**< Ethernet MAC IEEE 1588 Timer Interrupt *\/$/;"	e
INT_ENET_Error	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  INT_ENET_Error               = 94,               \/**< Ethernet MAC Error and miscelaneous Interrupt *\/$/;"	e
INT_ENET_Receive	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  INT_ENET_Receive             = 93,               \/**< Ethernet MAC Receive Interrupt *\/$/;"	e
INT_ENET_Transmit	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  INT_ENET_Transmit            = 92,               \/**< Ethernet MAC Transmit Interrupt *\/$/;"	e
INT_FTFL	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  INT_FTFL                     = 34,               \/**< FTFL Interrupt *\/$/;"	e
INT_FTM0	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  INT_FTM0                     = 78,               \/**< FTM0 fault, overflow and channels interrupt *\/$/;"	e
INT_FTM1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  INT_FTM1                     = 79,               \/**< FTM1 fault, overflow and channels interrupt *\/$/;"	e
INT_FTM2	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  INT_FTM2                     = 80,               \/**< FTM2 fault, overflow and channels interrupt *\/$/;"	e
INT_Hard_Fault	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  INT_Hard_Fault               = 3,                \/**< Hard Fault *\/$/;"	e
INT_I2C0	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  INT_I2C0                     = 40,               \/**< I2C0 interrupt *\/$/;"	e
INT_I2C1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  INT_I2C1                     = 41,               \/**< I2C1 interrupt *\/$/;"	e
INT_I2S0_Rx	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  INT_I2S0_Rx                  = 52,               \/**< I2S0 receive interrupt *\/$/;"	e
INT_I2S0_Tx	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  INT_I2S0_Tx                  = 51,               \/**< I2S0 transmit interrupt *\/$/;"	e
INT_Initial_Program_Counter	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  INT_Initial_Program_Counter  = 1,                \/**< Initial Program Counter *\/$/;"	e
INT_Initial_Stack_Pointer	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  INT_Initial_Stack_Pointer    = 0,                \/**< Initial Stack Pointer *\/$/;"	e
INT_LLW	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  INT_LLW                      = 37,               \/**< Low Leakage Wakeup *\/$/;"	e
INT_LPTimer	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  INT_LPTimer                  = 101,              \/**< LPTimer interrupt *\/$/;"	e
INT_LVD_LVW	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  INT_LVD_LVW                  = 36,               \/**< Low Voltage Detect, Low Voltage Warning *\/$/;"	e
INT_MCG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  INT_MCG                      = 100,              \/**< MCG Interrupt *\/$/;"	e
INT_MCM	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  INT_MCM                      = 33,               \/**< Normal Interrupt *\/$/;"	e
INT_Mem_Manage_Fault	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  INT_Mem_Manage_Fault         = 4,                \/**< MemManage Fault *\/$/;"	e
INT_NMI	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  INT_NMI                      = 2,                \/**< Non-maskable Interrupt (NMI) *\/$/;"	e
INT_PDB0	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  INT_PDB0                     = 88,               \/**< PDB0 Interrupt *\/$/;"	e
INT_PIT0	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  INT_PIT0                     = 84,               \/**< PIT timer channel 0 interrupt *\/$/;"	e
INT_PIT1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  INT_PIT1                     = 85,               \/**< PIT timer channel 1 interrupt *\/$/;"	e
INT_PIT2	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  INT_PIT2                     = 86,               \/**< PIT timer channel 2 interrupt *\/$/;"	e
INT_PIT3	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  INT_PIT3                     = 87,               \/**< PIT timer channel 3 interrupt *\/$/;"	e
INT_PORTA	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  INT_PORTA                    = 103,              \/**< Port A interrupt *\/$/;"	e
INT_PORTB	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  INT_PORTB                    = 104,              \/**< Port B interrupt *\/$/;"	e
INT_PORTC	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  INT_PORTC                    = 105,              \/**< Port C interrupt *\/$/;"	e
INT_PORTD	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  INT_PORTD                    = 106,              \/**< Port D interrupt *\/$/;"	e
INT_PORTE	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  INT_PORTE                    = 107,              \/**< Port E interrupt *\/$/;"	e
INT_PendableSrvReq	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  INT_PendableSrvReq           = 14,               \/**< Pendable request for system service (PendableSrvReq) *\/$/;"	e
INT_RNG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  INT_RNG                      = 39,               \/**< RNGB Interrupt *\/$/;"	e
INT_RTC	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  INT_RTC                      = 82,               \/**< RTC interrupt *\/$/;"	e
INT_RTC_Seconds	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  INT_RTC_Seconds              = 83,               \/**< RTC seconds interrupt *\/$/;"	e
INT_Read_Collision	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  INT_Read_Collision           = 35,               \/**< Read Collision Interrupt *\/$/;"	e
INT_Reserved10	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  INT_Reserved10               = 10,               \/**< Reserved interrupt 10 *\/$/;"	e
INT_Reserved102	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  INT_Reserved102              = 102,              \/**< Reserved interrupt 102 *\/$/;"	e
INT_Reserved108	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  INT_Reserved108              = 108,              \/**< Reserved interrupt 108 *\/$/;"	e
INT_Reserved109	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  INT_Reserved109              = 109,              \/**< Reserved interrupt 109 *\/$/;"	e
INT_Reserved111	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  INT_Reserved111              = 111,              \/**< Reserved interrupt 111 *\/$/;"	e
INT_Reserved112	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  INT_Reserved112              = 112,              \/**< Reserved interrupt 112 *\/$/;"	e
INT_Reserved113	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  INT_Reserved113              = 113,              \/**< Reserved interrupt 113 *\/$/;"	e
INT_Reserved114	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  INT_Reserved114              = 114,              \/**< Reserved interrupt 114 *\/$/;"	e
INT_Reserved115	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  INT_Reserved115              = 115,              \/**< Reserved interrupt 115 *\/$/;"	e
INT_Reserved116	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  INT_Reserved116              = 116,              \/**< Reserved interrupt 116 *\/$/;"	e
INT_Reserved117	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  INT_Reserved117              = 117,              \/**< Reserved interrupt 117 *\/$/;"	e
INT_Reserved118	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  INT_Reserved118              = 118,              \/**< Reserved interrupt 118 *\/$/;"	e
INT_Reserved119	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  INT_Reserved119              = 119               \/**< Reserved interrupt 119 *\/$/;"	e
INT_Reserved13	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  INT_Reserved13               = 13,               \/**< Reserved interrupt 13 *\/$/;"	e
INT_Reserved59	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  INT_Reserved59               = 59,               \/**< Reserved interrupt 59 *\/$/;"	e
INT_Reserved7	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  INT_Reserved7                = 7,                \/**< Reserved interrupt 7 *\/$/;"	e
INT_Reserved8	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  INT_Reserved8                = 8,                \/**< Reserved interrupt 8 *\/$/;"	e
INT_Reserved9	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  INT_Reserved9                = 9,                \/**< Reserved interrupt 9 *\/$/;"	e
INT_Reserved95	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  INT_Reserved95               = 95,               \/**< Reserved interrupt 95 *\/$/;"	e
INT_SDHC	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  INT_SDHC                     = 96,               \/**< SDHC Interrupt *\/$/;"	e
INT_SPI0	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  INT_SPI0                     = 42,               \/**< SPI0 Interrupt *\/$/;"	e
INT_SPI1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  INT_SPI1                     = 43,               \/**< SPI1 Interrupt *\/$/;"	e
INT_SPI2	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  INT_SPI2                     = 44,               \/**< SPI2 Interrupt *\/$/;"	e
INT_SVCall	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  INT_SVCall                   = 11,               \/**< Supervisor call (SVCall) *\/$/;"	e
INT_SWI	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  INT_SWI                      = 110,              \/**< Software interrupt *\/$/;"	e
INT_SysTick	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  INT_SysTick                  = 15,               \/**< SysTick Interrupt *\/$/;"	e
INT_TSI0	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  INT_TSI0                     = 99,               \/**< TSI0 Interrupt *\/$/;"	e
INT_UART0_ERR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  INT_UART0_ERR                = 62,               \/**< UART0 Error interrupt *\/$/;"	e
INT_UART0_LON	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  INT_UART0_LON                = 60,               \/**< UART0 LON interrupt *\/$/;"	e
INT_UART0_RX_TX	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  INT_UART0_RX_TX              = 61,               \/**< UART0 Receive\/Transmit interrupt *\/$/;"	e
INT_UART1_ERR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  INT_UART1_ERR                = 64,               \/**< UART1 Error interrupt *\/$/;"	e
INT_UART1_RX_TX	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  INT_UART1_RX_TX              = 63,               \/**< UART1 Receive\/Transmit interrupt *\/$/;"	e
INT_UART2_ERR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  INT_UART2_ERR                = 66,               \/**< UART2 Error interrupt *\/$/;"	e
INT_UART2_RX_TX	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  INT_UART2_RX_TX              = 65,               \/**< UART2 Receive\/Transmit interrupt *\/$/;"	e
INT_UART3_ERR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  INT_UART3_ERR                = 68,               \/**< UART3 Error interrupt *\/$/;"	e
INT_UART3_RX_TX	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  INT_UART3_RX_TX              = 67,               \/**< UART3 Receive\/Transmit interrupt *\/$/;"	e
INT_UART4_ERR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  INT_UART4_ERR                = 70,               \/**< UART4 Error interrupt *\/$/;"	e
INT_UART4_RX_TX	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  INT_UART4_RX_TX              = 69,               \/**< UART4 Receive\/Transmit interrupt *\/$/;"	e
INT_UART5_ERR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  INT_UART5_ERR                = 72,               \/**< UART5 Error interrupt *\/$/;"	e
INT_UART5_RX_TX	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  INT_UART5_RX_TX              = 71,               \/**< UART5 Receive\/Transmit interrupt *\/$/;"	e
INT_USB0	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  INT_USB0                     = 89,               \/**< USB0 interrupt *\/$/;"	e
INT_USBDCD	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  INT_USBDCD                   = 90,               \/**< USBDCD Interrupt *\/$/;"	e
INT_Usage_Fault	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  INT_Usage_Fault              = 6,                \/**< Usage Fault *\/$/;"	e
INT_Watchdog	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  INT_Watchdog                 = 38,               \/**< WDOG Interrupt *\/$/;"	e
INVCTRL	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t INVCTRL;                                \/**< FTM Inverting Control, offset: 0x90 *\/$/;"	m	struct:FTM_MemMap
IP	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t IP[106];                                 \/**< Interrupt Priority Register n, array offset: 0x300, array step: 0x1 *\/$/;"	m	struct:NVIC_MemMap
IR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t IR;                                      \/**< UART Infrared Register, offset: 0xE *\/$/;"	m	struct:UART_MemMap
IRQInterruptIndex	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^} IRQInterruptIndex;$/;"	t
IRQSIGEN	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t IRQSIGEN;                               \/**< Interrupt Signal Enable register, offset: 0x38 *\/$/;"	m	struct:SDHC_MemMap
IRQSTAT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t IRQSTAT;                                \/**< Interrupt Status register, offset: 0x30 *\/$/;"	m	struct:SDHC_MemMap
IRQSTATEN	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t IRQSTATEN;                              \/**< Interrupt Status Enable register, offset: 0x34 *\/$/;"	m	struct:SDHC_MemMap
IRQ_NONCORE_NUMBER_BASE	.\oven\bsp\twrk60iar72\cm4f\cpu.h	13;"	d
IRQ_NUMBER	.\oven\bsp\twrk60iar72\cm4f\cpu.h	14;"	d
IS7816	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t IS7816;                                  \/**< UART 7816 Interrupt Status Register, offset: 0x1A *\/$/;"	m	struct:UART_MemMap
ISER	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t ISER[4];                                \/**< Interrupt Set Enable Register n, array offset: 0x0, array step: 0x4 *\/$/;"	m	struct:NVIC_MemMap
ISFR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t ISFR;                                   \/**< Interrupt Status Flag Register, offset: 0xA0 *\/$/;"	m	struct:PORT_MemMap
ISPR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t ISPR[4];                                \/**< Interrupt Set Pending Register n, array offset: 0x100, array step: 0x4 *\/$/;"	m	struct:NVIC_MemMap
ISR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t ISR;                                    \/**< Interrupt Status Register, offset: 0x10 *\/$/;"	m	struct:MCM_MemMap
ISTAT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t ISTAT;                                   \/**< Interrupt Status register, offset: 0x80 *\/$/;"	m	struct:USB_MemMap
IS_COMPOSITE	.\rkh\source\rkh.c	59;"	d	file:
IS_EMPTY_HIST	.\rkh\source\rkh.c	54;"	d	file:
IS_FOUND_TRANS	.\rkh\source\rkh.c	55;"	d	file:
IS_INTERNAL_TRANSITION	.\rkh\source\rkh.c	53;"	d	file:
IS_NOT_FOUND_TRANS	.\rkh\source\rkh.c	56;"	d	file:
IS_NOT_INTERNAL_TRANSITION	.\rkh\source\rkh.c	52;"	d	file:
IS_PSEUDO	.\rkh\source\rkh.c	58;"	d	file:
IS_REF_SUBMACHINE	.\rkh\source\rkh.c	61;"	d	file:
IS_SUBMACHINE	.\rkh\source\rkh.c	60;"	d	file:
IS_VALID_GUARD	.\rkh\source\rkh.c	57;"	d	file:
ITATBCTR0	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t ITATBCTR0;                              \/**< ETM Integration Test ATB Control 0 Register, offset: 0xEF8 *\/$/;"	m	struct:ETM_MemMap
ITATBCTR0	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t ITATBCTR0;                              \/**< Integration Register, ITATBCTR0, offset: 0xEF8 *\/$/;"	m	struct:ETB_MemMap
ITATBCTR0	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t ITATBCTR0;                              \/**< Integration Register, ITATBCTR0, offset: 0xEF8 *\/$/;"	m	struct:ETF_MemMap
ITATBCTR0	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t ITATBCTR0;                              \/**< Integration Test ATB Control 0 Register, offset: 0xEF8 *\/$/;"	m	struct:TPIU_MemMap
ITATBCTR1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t ITATBCTR1;                              \/**< Integration Register, ITATBCTR1, offset: 0xEF4 *\/$/;"	m	struct:ETB_MemMap
ITATBCTR1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t ITATBCTR1;                              \/**< Integration Register, ITATBCTR1, offset: 0xEF4 *\/$/;"	m	struct:ETF_MemMap
ITATBCTR2	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t ITATBCTR2;                              \/**< ETM Integration Test ATB Control 2 Register, offset: 0xEF0 *\/$/;"	m	struct:ETM_MemMap
ITATBCTR2	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t ITATBCTR2;                              \/**< Integration Register, ITATBCTR2, offset: 0xEF0 *\/$/;"	m	struct:ETB_MemMap
ITATBCTR2	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t ITATBCTR2;                              \/**< Integration Register, ITATBCTR2, offset: 0xEF0 *\/$/;"	m	struct:ETF_MemMap
ITATBCTR2	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t ITATBCTR2;                              \/**< Integration Test ATB Control 2 Register, offset: 0xEF0 *\/$/;"	m	struct:TPIU_MemMap
ITATBDATA0	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t ITATBDATA0;                             \/**< Integration Register, ITATBDATA0, offset: 0xEEC *\/$/;"	m	struct:ETB_MemMap
ITATBDATA0	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t ITATBDATA0;                             \/**< Integration Register, ITATBDATA0, offset: 0xEEC *\/$/;"	m	struct:ETF_MemMap
ITCTRL	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t ITCTRL;                                 \/**< Integration Mode Control Register, offset: 0xF00 *\/$/;"	m	struct:ETB_MemMap
ITCTRL	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t ITCTRL;                                 \/**< Integration Mode Control Register, offset: 0xF00 *\/$/;"	m	struct:ETF_MemMap
ITCTRL	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t ITCTRL;                                 \/**< Integration Mode Control Register, offset: 0xF00 *\/$/;"	m	struct:ETM_MemMap
ITCTRL	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t ITCTRL;                                 \/**< Integration Mode Control Register, offset: 0xF00 *\/$/;"	m	struct:TPIU_MemMap
ITMISCIN	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t ITMISCIN;                               \/**< Integration Test Miscelaneous Inputs Register, offset: 0xEE0 *\/$/;"	m	struct:ETM_MemMap
ITMISCOP0	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t ITMISCOP0;                              \/**< Integration Register, ITMISCOP0, offset: 0xEE0 *\/$/;"	m	struct:ETB_MemMap
ITM_BASE_PTR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8510;"	d
ITM_BASE_PTRS	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8512;"	d
ITM_CID0	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8603;"	d
ITM_CID0_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8483;"	d
ITM_CID1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8604;"	d
ITM_CID1_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8484;"	d
ITM_CID2	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8605;"	d
ITM_CID2_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8485;"	d
ITM_CID3	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8606;"	d
ITM_CID3_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8486;"	d
ITM_LAR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8593;"	d
ITM_LAR_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8473;"	d
ITM_LSR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8594;"	d
ITM_LSR_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8474;"	d
ITM_MemMap	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^typedef struct ITM_MemMap {$/;"	s
ITM_MemMapPtr	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^} volatile *ITM_MemMapPtr;$/;"	t
ITM_PID0	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8599;"	d
ITM_PID0_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8479;"	d
ITM_PID1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8600;"	d
ITM_PID1_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8480;"	d
ITM_PID2	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8601;"	d
ITM_PID2_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8481;"	d
ITM_PID3	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8602;"	d
ITM_PID3_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8482;"	d
ITM_PID4	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8595;"	d
ITM_PID4_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8475;"	d
ITM_PID5	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8596;"	d
ITM_PID5_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8476;"	d
ITM_PID6	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8597;"	d
ITM_PID6_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8477;"	d
ITM_PID7	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8598;"	d
ITM_PID7_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8478;"	d
ITM_STIM0_READ	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8526;"	d
ITM_STIM0_WRITE	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8527;"	d
ITM_STIM10_READ	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8546;"	d
ITM_STIM10_WRITE	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8547;"	d
ITM_STIM11_READ	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8548;"	d
ITM_STIM11_WRITE	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8549;"	d
ITM_STIM12_READ	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8550;"	d
ITM_STIM12_WRITE	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8551;"	d
ITM_STIM13_READ	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8552;"	d
ITM_STIM13_WRITE	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8553;"	d
ITM_STIM14_READ	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8554;"	d
ITM_STIM14_WRITE	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8555;"	d
ITM_STIM15_READ	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8556;"	d
ITM_STIM15_WRITE	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8557;"	d
ITM_STIM16_READ	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8558;"	d
ITM_STIM16_WRITE	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8559;"	d
ITM_STIM17_READ	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8560;"	d
ITM_STIM17_WRITE	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8561;"	d
ITM_STIM18_READ	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8562;"	d
ITM_STIM18_WRITE	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8563;"	d
ITM_STIM19_READ	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8564;"	d
ITM_STIM19_WRITE	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8565;"	d
ITM_STIM1_READ	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8528;"	d
ITM_STIM1_WRITE	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8529;"	d
ITM_STIM20_READ	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8566;"	d
ITM_STIM20_WRITE	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8567;"	d
ITM_STIM21_READ	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8568;"	d
ITM_STIM21_WRITE	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8569;"	d
ITM_STIM22_READ	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8570;"	d
ITM_STIM22_WRITE	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8571;"	d
ITM_STIM23_READ	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8572;"	d
ITM_STIM23_WRITE	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8573;"	d
ITM_STIM24_READ	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8574;"	d
ITM_STIM24_WRITE	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8575;"	d
ITM_STIM25_READ	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8576;"	d
ITM_STIM25_WRITE	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8577;"	d
ITM_STIM26_READ	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8578;"	d
ITM_STIM26_WRITE	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8579;"	d
ITM_STIM27_READ	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8580;"	d
ITM_STIM27_WRITE	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8581;"	d
ITM_STIM28_READ	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8582;"	d
ITM_STIM28_WRITE	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8583;"	d
ITM_STIM29_READ	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8584;"	d
ITM_STIM29_WRITE	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8585;"	d
ITM_STIM2_READ	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8530;"	d
ITM_STIM2_WRITE	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8531;"	d
ITM_STIM30_READ	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8586;"	d
ITM_STIM30_WRITE	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8587;"	d
ITM_STIM31_READ	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8588;"	d
ITM_STIM31_WRITE	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8589;"	d
ITM_STIM3_READ	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8532;"	d
ITM_STIM3_WRITE	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8533;"	d
ITM_STIM4_READ	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8534;"	d
ITM_STIM4_WRITE	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8535;"	d
ITM_STIM5_READ	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8536;"	d
ITM_STIM5_WRITE	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8537;"	d
ITM_STIM6_READ	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8538;"	d
ITM_STIM6_WRITE	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8539;"	d
ITM_STIM7_READ	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8540;"	d
ITM_STIM7_WRITE	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8541;"	d
ITM_STIM8_READ	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8542;"	d
ITM_STIM8_WRITE	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8543;"	d
ITM_STIM9_READ	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8544;"	d
ITM_STIM9_WRITE	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8545;"	d
ITM_STIM_READ	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8609;"	d
ITM_STIM_READ_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8468;"	d
ITM_STIM_WRITE	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8610;"	d
ITM_STIM_WRITE_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8469;"	d
ITM_TCR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8592;"	d
ITM_TCR_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8472;"	d
ITM_TER	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8590;"	d
ITM_TER_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8470;"	d
ITM_TPR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8591;"	d
ITM_TPR_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8471;"	d
ITTRFLIN	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t ITTRFLIN;                               \/**< Integration Register, ITTRFLIN, offset: 0xEE8 *\/$/;"	m	struct:ETB_MemMap
ITTRFLINACK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t ITTRFLINACK;                            \/**< Integration Register, ITTRFLINACK, offset: 0xEE4 *\/$/;"	m	struct:ETB_MemMap
ITTRIGOUT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t ITTRIGOUT;                              \/**< Integration Test Trigger Out Register, offset: 0xEE8 *\/$/;"	m	struct:ETM_MemMap
KCFG_PINSEL	.\oven\bsp\twrk60iar72\cm4f\kinetis.h	36;"	d
KGPIO	.\oven\bsp\twrk60iar72\cm4f\kinetis.h	77;"	d
KGPIO_PDDR_IN	.\oven\bsp\twrk60iar72\cm4f\kinetis.h	63;"	d
KGPIO_PDDR_OUT	.\oven\bsp\twrk60iar72\cm4f\kinetis.h	62;"	d
KGPIO_PDOR_HIGH	.\oven\bsp\twrk60iar72\cm4f\kinetis.h	65;"	d
KGPIO_PDOR_LOW	.\oven\bsp\twrk60iar72\cm4f\kinetis.h	66;"	d
KPRPH	.\oven\bsp\twrk60iar72\cm4f\kinetis.h	88;"	d
KSET_PCLKD	.\oven\bsp\twrk60iar72\cm4f\kinetis.h	25;"	d
KSET_PCLKE	.\oven\bsp\twrk60iar72\cm4f\kinetis.h	17;"	d
KUART0	.\oven\bsp\twrk60iar72\kuart.c	/^	KUART0,$/;"	e	file:
KUART1	.\oven\bsp\twrk60iar72\kuart.c	/^	KUART1,$/;"	e	file:
KUART2	.\oven\bsp\twrk60iar72\kuart.c	/^	KUART2,$/;"	e	file:
KUART3	.\oven\bsp\twrk60iar72\kuart.c	/^	KUART3,$/;"	e	file:
KUART4	.\oven\bsp\twrk60iar72\kuart.c	/^	KUART4,$/;"	e	file:
KUART5	.\oven\bsp\twrk60iar72\kuart.c	/^	KUART5$/;"	e	file:
KUARTPP_ST	.\oven\bsp\twrk60iar72\kuart.h	/^} KUARTPP_ST;$/;"	t
KUARTRX_CB	.\oven\bsp\twrk60iar72\kuart.h	/^typedef void(*KUARTRX_CB)(uint8_t d);$/;"	t
KUART_HFC_DISABLE	.\oven\bsp\twrk60iar72\kuart.h	/^	KUART_HFC_DISABLE,$/;"	e
KUART_HFC_ENABLE	.\oven\bsp\twrk60iar72\kuart.h	/^	KUART_HFC_ENABLE$/;"	e
KUART_HFC_T	.\oven\bsp\twrk60iar72\kuart.h	/^}KUART_HFC_T;$/;"	t
KUART_IRQ_ST	.\oven\bsp\twrk60iar72\kuart.c	/^}KUART_IRQ_ST;$/;"	t	file:
LAR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t LAR;                                    \/**< Lock Access Register, offset: 0xFB0 *\/$/;"	m	struct:ETB_MemMap
LAR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t LAR;                                    \/**< Lock Access Register, offset: 0xFB0 *\/$/;"	m	struct:ETF_MemMap
LAR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t LAR;                                    \/**< Lock Access Register, offset: 0xFB0 *\/$/;"	m	struct:ETM_MemMap
LAR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t LAR;                                    \/**< Lock Access Register, offset: 0xFB0 *\/$/;"	m	struct:ITM_MemMap
LDR_CA	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t LDR_CA[9];                              \/**< General Purpose Register 0 - Load Register command..General Purpose Register 8 - Load Register command, array offset: 0x848, array step: 0x4 *\/$/;"	m	struct:CAU_MemMap
LDR_CAA	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t LDR_CAA;                                \/**< Accumulator register - Load Register command, offset: 0x844 *\/$/;"	m	struct:CAU_MemMap
LDR_CASR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t LDR_CASR;                               \/**< Status register  - Load Register command, offset: 0x840 *\/$/;"	m	struct:CAU_MemMap
LDVAL	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^    uint32_t LDVAL;                                  \/**< Timer Load Value Register, array offset: 0x100, array step: 0x10 *\/$/;"	m	struct:PIT_MemMap::<anonymous>
LED1	.\oven\bsp\twrk60iar72\gpio.h	54;"	d
LED2	.\oven\bsp\twrk60iar72\gpio.h	55;"	d
LED3	.\oven\bsp\twrk60iar72\gpio.h	56;"	d
LED4	.\oven\bsp\twrk60iar72\gpio.h	57;"	d
LFT_KEY	.\trtemp\bsp\x86\keymap.h	28;"	d
LLWU_BASE_PTR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8834;"	d
LLWU_BASE_PTRS	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8836;"	d
LLWU_F1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8855;"	d
LLWU_F1_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8662;"	d
LLWU_F1_WUF0_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8753;"	d
LLWU_F1_WUF0_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8754;"	d
LLWU_F1_WUF1_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8755;"	d
LLWU_F1_WUF1_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8756;"	d
LLWU_F1_WUF2_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8757;"	d
LLWU_F1_WUF2_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8758;"	d
LLWU_F1_WUF3_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8759;"	d
LLWU_F1_WUF3_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8760;"	d
LLWU_F1_WUF4_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8761;"	d
LLWU_F1_WUF4_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8762;"	d
LLWU_F1_WUF5_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8763;"	d
LLWU_F1_WUF5_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8764;"	d
LLWU_F1_WUF6_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8765;"	d
LLWU_F1_WUF6_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8766;"	d
LLWU_F1_WUF7_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8767;"	d
LLWU_F1_WUF7_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8768;"	d
LLWU_F2	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8856;"	d
LLWU_F2_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8663;"	d
LLWU_F2_WUF10_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8774;"	d
LLWU_F2_WUF10_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8775;"	d
LLWU_F2_WUF11_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8776;"	d
LLWU_F2_WUF11_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8777;"	d
LLWU_F2_WUF12_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8778;"	d
LLWU_F2_WUF12_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8779;"	d
LLWU_F2_WUF13_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8780;"	d
LLWU_F2_WUF13_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8781;"	d
LLWU_F2_WUF14_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8782;"	d
LLWU_F2_WUF14_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8783;"	d
LLWU_F2_WUF15_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8784;"	d
LLWU_F2_WUF15_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8785;"	d
LLWU_F2_WUF8_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8770;"	d
LLWU_F2_WUF8_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8771;"	d
LLWU_F2_WUF9_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8772;"	d
LLWU_F2_WUF9_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8773;"	d
LLWU_F3	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8857;"	d
LLWU_F3_MWUF0_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8787;"	d
LLWU_F3_MWUF0_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8788;"	d
LLWU_F3_MWUF1_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8789;"	d
LLWU_F3_MWUF1_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8790;"	d
LLWU_F3_MWUF2_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8791;"	d
LLWU_F3_MWUF2_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8792;"	d
LLWU_F3_MWUF3_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8793;"	d
LLWU_F3_MWUF3_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8794;"	d
LLWU_F3_MWUF4_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8795;"	d
LLWU_F3_MWUF4_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8796;"	d
LLWU_F3_MWUF5_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8797;"	d
LLWU_F3_MWUF5_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8798;"	d
LLWU_F3_MWUF6_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8799;"	d
LLWU_F3_MWUF6_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8800;"	d
LLWU_F3_MWUF7_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8801;"	d
LLWU_F3_MWUF7_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8802;"	d
LLWU_F3_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8664;"	d
LLWU_FILT1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8858;"	d
LLWU_FILT1_FILTE	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8809;"	d
LLWU_FILT1_FILTE_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8807;"	d
LLWU_FILT1_FILTE_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8808;"	d
LLWU_FILT1_FILTF_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8810;"	d
LLWU_FILT1_FILTF_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8811;"	d
LLWU_FILT1_FILTSEL	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8806;"	d
LLWU_FILT1_FILTSEL_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8804;"	d
LLWU_FILT1_FILTSEL_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8805;"	d
LLWU_FILT1_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8665;"	d
LLWU_FILT2	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8859;"	d
LLWU_FILT2_FILTE	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8818;"	d
LLWU_FILT2_FILTE_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8816;"	d
LLWU_FILT2_FILTE_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8817;"	d
LLWU_FILT2_FILTF_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8819;"	d
LLWU_FILT2_FILTF_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8820;"	d
LLWU_FILT2_FILTSEL	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8815;"	d
LLWU_FILT2_FILTSEL_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8813;"	d
LLWU_FILT2_FILTSEL_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8814;"	d
LLWU_FILT2_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8666;"	d
LLWU_ME	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8854;"	d
LLWU_ME_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8661;"	d
LLWU_ME_WUME0_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8736;"	d
LLWU_ME_WUME0_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8737;"	d
LLWU_ME_WUME1_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8738;"	d
LLWU_ME_WUME1_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8739;"	d
LLWU_ME_WUME2_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8740;"	d
LLWU_ME_WUME2_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8741;"	d
LLWU_ME_WUME3_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8742;"	d
LLWU_ME_WUME3_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8743;"	d
LLWU_ME_WUME4_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8744;"	d
LLWU_ME_WUME4_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8745;"	d
LLWU_ME_WUME5_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8746;"	d
LLWU_ME_WUME5_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8747;"	d
LLWU_ME_WUME6_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8748;"	d
LLWU_ME_WUME6_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8749;"	d
LLWU_ME_WUME7_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8750;"	d
LLWU_ME_WUME7_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8751;"	d
LLWU_MemMap	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^typedef struct LLWU_MemMap {$/;"	s
LLWU_MemMapPtr	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^} volatile *LLWU_MemMapPtr;$/;"	t
LLWU_PE1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8850;"	d
LLWU_PE1_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8657;"	d
LLWU_PE1_WUPE0	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8686;"	d
LLWU_PE1_WUPE0_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8684;"	d
LLWU_PE1_WUPE0_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8685;"	d
LLWU_PE1_WUPE1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8689;"	d
LLWU_PE1_WUPE1_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8687;"	d
LLWU_PE1_WUPE1_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8688;"	d
LLWU_PE1_WUPE2	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8692;"	d
LLWU_PE1_WUPE2_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8690;"	d
LLWU_PE1_WUPE2_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8691;"	d
LLWU_PE1_WUPE3	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8695;"	d
LLWU_PE1_WUPE3_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8693;"	d
LLWU_PE1_WUPE3_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8694;"	d
LLWU_PE2	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8851;"	d
LLWU_PE2_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8658;"	d
LLWU_PE2_WUPE4	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8699;"	d
LLWU_PE2_WUPE4_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8697;"	d
LLWU_PE2_WUPE4_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8698;"	d
LLWU_PE2_WUPE5	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8702;"	d
LLWU_PE2_WUPE5_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8700;"	d
LLWU_PE2_WUPE5_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8701;"	d
LLWU_PE2_WUPE6	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8705;"	d
LLWU_PE2_WUPE6_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8703;"	d
LLWU_PE2_WUPE6_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8704;"	d
LLWU_PE2_WUPE7	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8708;"	d
LLWU_PE2_WUPE7_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8706;"	d
LLWU_PE2_WUPE7_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8707;"	d
LLWU_PE3	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8852;"	d
LLWU_PE3_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8659;"	d
LLWU_PE3_WUPE10	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8718;"	d
LLWU_PE3_WUPE10_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8716;"	d
LLWU_PE3_WUPE10_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8717;"	d
LLWU_PE3_WUPE11	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8721;"	d
LLWU_PE3_WUPE11_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8719;"	d
LLWU_PE3_WUPE11_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8720;"	d
LLWU_PE3_WUPE8	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8712;"	d
LLWU_PE3_WUPE8_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8710;"	d
LLWU_PE3_WUPE8_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8711;"	d
LLWU_PE3_WUPE9	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8715;"	d
LLWU_PE3_WUPE9_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8713;"	d
LLWU_PE3_WUPE9_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8714;"	d
LLWU_PE4	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8853;"	d
LLWU_PE4_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8660;"	d
LLWU_PE4_WUPE12	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8725;"	d
LLWU_PE4_WUPE12_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8723;"	d
LLWU_PE4_WUPE12_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8724;"	d
LLWU_PE4_WUPE13	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8728;"	d
LLWU_PE4_WUPE13_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8726;"	d
LLWU_PE4_WUPE13_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8727;"	d
LLWU_PE4_WUPE14	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8731;"	d
LLWU_PE4_WUPE14_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8729;"	d
LLWU_PE4_WUPE14_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8730;"	d
LLWU_PE4_WUPE15	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8734;"	d
LLWU_PE4_WUPE15_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8732;"	d
LLWU_PE4_WUPE15_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8733;"	d
LLWU_RST	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8860;"	d
LLWU_RST_LLRSTE_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8824;"	d
LLWU_RST_LLRSTE_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8825;"	d
LLWU_RST_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8667;"	d
LLWU_RST_RSTFILT_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8822;"	d
LLWU_RST_RSTFILT_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8823;"	d
LPTMR0_BASE_PTR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8960;"	d
LPTMR0_CMR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8978;"	d
LPTMR0_CNR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8979;"	d
LPTMR0_CSR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8976;"	d
LPTMR0_PSR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8977;"	d
LPTMR_BASE_PTRS	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8962;"	d
LPTMR_CMR_COMPARE	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8947;"	d
LPTMR_CMR_COMPARE_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8945;"	d
LPTMR_CMR_COMPARE_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8946;"	d
LPTMR_CMR_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8902;"	d
LPTMR_CNR_COUNTER	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8951;"	d
LPTMR_CNR_COUNTER_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8949;"	d
LPTMR_CNR_COUNTER_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8950;"	d
LPTMR_CNR_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8903;"	d
LPTMR_CSR_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8900;"	d
LPTMR_CSR_TCF_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8933;"	d
LPTMR_CSR_TCF_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8934;"	d
LPTMR_CSR_TEN_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8920;"	d
LPTMR_CSR_TEN_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8921;"	d
LPTMR_CSR_TFC_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8924;"	d
LPTMR_CSR_TFC_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8925;"	d
LPTMR_CSR_TIE_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8931;"	d
LPTMR_CSR_TIE_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8932;"	d
LPTMR_CSR_TMS_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8922;"	d
LPTMR_CSR_TMS_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8923;"	d
LPTMR_CSR_TPP_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8926;"	d
LPTMR_CSR_TPP_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8927;"	d
LPTMR_CSR_TPS	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8930;"	d
LPTMR_CSR_TPS_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8928;"	d
LPTMR_CSR_TPS_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8929;"	d
LPTMR_MemMap	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^typedef struct LPTMR_MemMap {$/;"	s
LPTMR_MemMapPtr	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^} volatile *LPTMR_MemMapPtr;$/;"	t
LPTMR_PSR_PBYP_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8939;"	d
LPTMR_PSR_PBYP_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8940;"	d
LPTMR_PSR_PCS	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8938;"	d
LPTMR_PSR_PCS_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8936;"	d
LPTMR_PSR_PCS_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8937;"	d
LPTMR_PSR_PRESCALE	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8943;"	d
LPTMR_PSR_PRESCALE_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8941;"	d
LPTMR_PSR_PRESCALE_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8942;"	d
LPTMR_PSR_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	8901;"	d
LR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t LR;                                     \/**< RTC Lock Register, offset: 0x18 *\/$/;"	m	struct:RTC_MemMap
LSR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t LSR;                                    \/**< Lock Status Register, offset: 0xFB4 *\/$/;"	m	struct:ETB_MemMap
LSR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t LSR;                                    \/**< Lock Status Register, offset: 0xFB4 *\/$/;"	m	struct:ETF_MemMap
LSR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t LSR;                                    \/**< Lock Status Register, offset: 0xFB4 *\/$/;"	m	struct:ETM_MemMap
LSR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t LSR;                                    \/**< Lock Status Register, offset: 0xFB4 *\/$/;"	m	struct:ITM_MemMap
LSUCNT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t LSUCNT;                                 \/**< LSU Count Register, offset: 0x14 *\/$/;"	m	struct:DWT_MemMap
LVDSC1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t LVDSC1;                                  \/**< Low Voltage Detect Status And Control 1 register, offset: 0x0 *\/$/;"	m	struct:PMC_MemMap
LVDSC2	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t LVDSC2;                                  \/**< Low Voltage Detect Status And Control 2 register, offset: 0x1 *\/$/;"	m	struct:PMC_MemMap
MA1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t MA1;                                     \/**< UART Match Address Registers 1, offset: 0x8 *\/$/;"	m	struct:UART_MemMap
MA2	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t MA2;                                     \/**< UART Match Address Registers 2, offset: 0x9 *\/$/;"	m	struct:UART_MemMap
MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^    uint32_t MASK;                                   \/**< Mask Register 0..Mask Register 3, array offset: 0x24, array step: 0x10 *\/$/;"	m	struct:DWT_MemMap::<anonymous>
MAX_SIZEOF_QURC	.\oven\oven_5\ovenact.c	35;"	d	file:
MAX_SIZEOF_QURC	.\oven\oven_6\ovenact.c	35;"	d	file:
MB	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  } MB[16];$/;"	m	struct:CAN_MemMap
MCG_ATCVH	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9202;"	d
MCG_ATCVH_ATCVH	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9153;"	d
MCG_ATCVH_ATCVH_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9151;"	d
MCG_ATCVH_ATCVH_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9152;"	d
MCG_ATCVH_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9039;"	d
MCG_ATCVL	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9203;"	d
MCG_ATCVL_ATCVL	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9157;"	d
MCG_ATCVL_ATCVL_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9155;"	d
MCG_ATCVL_ATCVL_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9156;"	d
MCG_ATCVL_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9040;"	d
MCG_BASE_PTR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9178;"	d
MCG_BASE_PTRS	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9180;"	d
MCG_C1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9194;"	d
MCG_C10	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9207;"	d
MCG_C10_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9044;"	d
MCG_C1_CLKS	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9072;"	d
MCG_C1_CLKS_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9070;"	d
MCG_C1_CLKS_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9071;"	d
MCG_C1_FRDIV	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9069;"	d
MCG_C1_FRDIV_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9067;"	d
MCG_C1_FRDIV_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9068;"	d
MCG_C1_IRCLKEN_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9063;"	d
MCG_C1_IRCLKEN_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9064;"	d
MCG_C1_IREFSTEN_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9061;"	d
MCG_C1_IREFSTEN_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9062;"	d
MCG_C1_IREFS_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9065;"	d
MCG_C1_IREFS_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9066;"	d
MCG_C1_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9031;"	d
MCG_C2	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9195;"	d
MCG_C2_EREFS0_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9078;"	d
MCG_C2_EREFS0_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9079;"	d
MCG_C2_HGO0_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9080;"	d
MCG_C2_HGO0_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9081;"	d
MCG_C2_IRCS_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9074;"	d
MCG_C2_IRCS_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9075;"	d
MCG_C2_LOCRE0_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9085;"	d
MCG_C2_LOCRE0_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9086;"	d
MCG_C2_LP_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9076;"	d
MCG_C2_LP_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9077;"	d
MCG_C2_RANGE0	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9084;"	d
MCG_C2_RANGE0_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9082;"	d
MCG_C2_RANGE0_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9083;"	d
MCG_C2_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9032;"	d
MCG_C3	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9196;"	d
MCG_C3_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9033;"	d
MCG_C3_SCTRIM	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9090;"	d
MCG_C3_SCTRIM_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9088;"	d
MCG_C3_SCTRIM_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9089;"	d
MCG_C4	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9197;"	d
MCG_C4_DMX32	.\oven\bsp\twrk60iar72\cm4f\cpu.h	17;"	d
MCG_C4_DMX32_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9100;"	d
MCG_C4_DMX32_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9101;"	d
MCG_C4_DRST_DRS	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9099;"	d
MCG_C4_DRST_DRS_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9097;"	d
MCG_C4_DRST_DRS_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9098;"	d
MCG_C4_DRST_DRS_VAL	.\oven\bsp\twrk60iar72\cm4f\cpu.h	16;"	d
MCG_C4_FCTRIM	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9096;"	d
MCG_C4_FCTRIM_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9094;"	d
MCG_C4_FCTRIM_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9095;"	d
MCG_C4_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9034;"	d
MCG_C4_SCFTRIM_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9092;"	d
MCG_C4_SCFTRIM_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9093;"	d
MCG_C5	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9198;"	d
MCG_C5_PLLCLKEN0_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9108;"	d
MCG_C5_PLLCLKEN0_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9109;"	d
MCG_C5_PLLSTEN0_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9106;"	d
MCG_C5_PLLSTEN0_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9107;"	d
MCG_C5_PRDIV0	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9105;"	d
MCG_C5_PRDIV0_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9103;"	d
MCG_C5_PRDIV0_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9104;"	d
MCG_C5_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9035;"	d
MCG_C6	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9199;"	d
MCG_C6_CME0_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9114;"	d
MCG_C6_CME0_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9115;"	d
MCG_C6_LOLIE0_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9118;"	d
MCG_C6_LOLIE0_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9119;"	d
MCG_C6_PLLS_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9116;"	d
MCG_C6_PLLS_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9117;"	d
MCG_C6_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9036;"	d
MCG_C6_VDIV0	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9113;"	d
MCG_C6_VDIV0_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9111;"	d
MCG_C6_VDIV0_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9112;"	d
MCG_C7	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9204;"	d
MCG_C7_OSCSEL_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9159;"	d
MCG_C7_OSCSEL_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9160;"	d
MCG_C7_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9041;"	d
MCG_C8	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9205;"	d
MCG_C8_CME1_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9164;"	d
MCG_C8_CME1_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9165;"	d
MCG_C8_LOCRE1_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9168;"	d
MCG_C8_LOCRE1_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9169;"	d
MCG_C8_LOCS1_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9162;"	d
MCG_C8_LOCS1_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9163;"	d
MCG_C8_LOLRE_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9166;"	d
MCG_C8_LOLRE_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9167;"	d
MCG_C8_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9042;"	d
MCG_C9	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9206;"	d
MCG_C9_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9043;"	d
MCG_MemMap	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^typedef struct MCG_MemMap {$/;"	s
MCG_MemMapPtr	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^} volatile *MCG_MemMapPtr;$/;"	t
MCG_S	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9200;"	d
MCG_SC	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9201;"	d
MCG_SC_ATME_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9148;"	d
MCG_SC_ATME_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9149;"	d
MCG_SC_ATMF_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9144;"	d
MCG_SC_ATMF_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9145;"	d
MCG_SC_ATMS_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9146;"	d
MCG_SC_ATMS_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9147;"	d
MCG_SC_FCRDIV	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9141;"	d
MCG_SC_FCRDIV_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9139;"	d
MCG_SC_FCRDIV_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9140;"	d
MCG_SC_FLTPRSRV_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9142;"	d
MCG_SC_FLTPRSRV_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9143;"	d
MCG_SC_LOCS0_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9137;"	d
MCG_SC_LOCS0_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9138;"	d
MCG_SC_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9038;"	d
MCG_S_CLKST	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9127;"	d
MCG_S_CLKST_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9125;"	d
MCG_S_CLKST_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9126;"	d
MCG_S_IRCST_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9121;"	d
MCG_S_IRCST_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9122;"	d
MCG_S_IREFST_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9128;"	d
MCG_S_IREFST_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9129;"	d
MCG_S_LOCK0_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9132;"	d
MCG_S_LOCK0_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9133;"	d
MCG_S_LOLS0_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15924;"	d
MCG_S_LOLS0_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15925;"	d
MCG_S_LOLS_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9134;"	d
MCG_S_LOLS_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9135;"	d
MCG_S_OSCINIT0_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9123;"	d
MCG_S_OSCINIT0_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9124;"	d
MCG_S_PLLST_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9130;"	d
MCG_S_PLLST_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9131;"	d
MCG_S_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9037;"	d
MCM_BASE_PTR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9334;"	d
MCM_BASE_PTRS	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9336;"	d
MCM_CR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9352;"	d
MCM_CR_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9255;"	d
MCM_CR_SRAMLAP	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9292;"	d
MCM_CR_SRAMLAP_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9290;"	d
MCM_CR_SRAMLAP_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9291;"	d
MCM_CR_SRAMLWP_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9293;"	d
MCM_CR_SRAMLWP_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9294;"	d
MCM_CR_SRAMUAP	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9287;"	d
MCM_CR_SRAMUAP_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9285;"	d
MCM_CR_SRAMUAP_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9286;"	d
MCM_CR_SRAMUWP_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9288;"	d
MCM_CR_SRAMUWP_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9289;"	d
MCM_ETBCC	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9354;"	d
MCM_ETBCC_CNTEN_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9303;"	d
MCM_ETBCC_CNTEN_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9304;"	d
MCM_ETBCC_ETDIS_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9310;"	d
MCM_ETBCC_ETDIS_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9311;"	d
MCM_ETBCC_ITDIS_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9312;"	d
MCM_ETBCC_ITDIS_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9313;"	d
MCM_ETBCC_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9257;"	d
MCM_ETBCC_RLRQ_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9308;"	d
MCM_ETBCC_RLRQ_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9309;"	d
MCM_ETBCC_RSPT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9307;"	d
MCM_ETBCC_RSPT_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9305;"	d
MCM_ETBCC_RSPT_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9306;"	d
MCM_ETBCNT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9356;"	d
MCM_ETBCNT_COUNTER	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9321;"	d
MCM_ETBCNT_COUNTER_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9319;"	d
MCM_ETBCNT_COUNTER_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9320;"	d
MCM_ETBCNT_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9259;"	d
MCM_ETBRL	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9355;"	d
MCM_ETBRL_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9258;"	d
MCM_ETBRL_RELOAD	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9317;"	d
MCM_ETBRL_RELOAD_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9315;"	d
MCM_ETBRL_RELOAD_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9316;"	d
MCM_ISR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9353;"	d
MCM_ISR_DHREQ_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9300;"	d
MCM_ISR_DHREQ_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9301;"	d
MCM_ISR_IRQ_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9296;"	d
MCM_ISR_IRQ_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9297;"	d
MCM_ISR_NMI_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9298;"	d
MCM_ISR_NMI_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9299;"	d
MCM_ISR_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9256;"	d
MCM_MemMap	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^typedef struct MCM_MemMap {$/;"	s
MCM_MemMapPtr	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^} volatile *MCM_MemMapPtr;$/;"	t
MCM_PID	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9357;"	d
MCM_PID_PID	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9325;"	d
MCM_PID_PID_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9323;"	d
MCM_PID_PID_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9324;"	d
MCM_PID_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9260;"	d
MCM_PLAMC	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9351;"	d
MCM_PLAMC_AMC	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9283;"	d
MCM_PLAMC_AMC_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9281;"	d
MCM_PLAMC_AMC_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9282;"	d
MCM_PLAMC_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9254;"	d
MCM_PLASC	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9350;"	d
MCM_PLASC_ASC	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9279;"	d
MCM_PLASC_ASC_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9277;"	d
MCM_PLASC_ASC_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9278;"	d
MCM_PLASC_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9253;"	d
MCR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t MCR;                                    \/**< Module Configuration Register, offset: 0x0 *\/$/;"	m	struct:CAN_MemMap
MCR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t MCR;                                    \/**< Module Configuration Register, offset: 0x0 *\/$/;"	m	struct:SPI_MemMap
MCR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t MCR;                                    \/**< PIT Module Control Register, offset: 0x0 *\/$/;"	m	struct:PIT_MemMap
MCR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t MCR;                                    \/**< SAI MCLK Control Register, offset: 0x100 *\/$/;"	m	struct:I2S_MemMap
MCU_ACTIVE	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	75;"	d
MCU_BUSCLK_DIV	.\oven\bsp\twrk60iar72\cm4f\cpu.h	20;"	d
MCU_CORECLK_DIV	.\oven\bsp\twrk60iar72\cm4f\cpu.h	19;"	d
MCU_FBUSCLK_DIV	.\oven\bsp\twrk60iar72\cm4f\cpu.h	21;"	d
MCU_FLSHCLK_DIV	.\oven\bsp\twrk60iar72\cm4f\cpu.h	22;"	d
MCU_MEM_MAP_VERSION	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	81;"	d
MCU_MEM_MAP_VERSION_MINOR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	83;"	d
MCU_MK60D10	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	69;"	d
MCU_TS_RATE_HZ	.\oven\bsp\twrk60iar72\cm4f\cpu.h	25;"	d
MCU_init	.\oven\bsp\twrk60iar72\cm4f\MCUinit.c	/^void MCU_init(void)$/;"	f
MDR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t MDR;                                    \/**< SAI MCLK Divide Register, offset: 0x104 *\/$/;"	m	struct:I2S_MemMap
ME	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t ME;                                      \/**< LLWU Module Enable register, offset: 0x4 *\/$/;"	m	struct:LLWU_MemMap
MG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t MG;                                     \/**< ADC Minus-Side Gain Register, offset: 0x30 *\/$/;"	m	struct:ADC_MemMap
MGPCR0	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t MGPCR0;                                 \/**< Master General Purpose Control Register, offset: 0x800 *\/$/;"	m	struct:AXBS_MemMap
MGPCR1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t MGPCR1;                                 \/**< Master General Purpose Control Register, offset: 0x900 *\/$/;"	m	struct:AXBS_MemMap
MGPCR2	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t MGPCR2;                                 \/**< Master General Purpose Control Register, offset: 0xA00 *\/$/;"	m	struct:AXBS_MemMap
MGPCR3	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t MGPCR3;                                 \/**< Master General Purpose Control Register, offset: 0xB00 *\/$/;"	m	struct:AXBS_MemMap
MGPCR4	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t MGPCR4;                                 \/**< Master General Purpose Control Register, offset: 0xC00 *\/$/;"	m	struct:AXBS_MemMap
MGPCR5	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t MGPCR5;                                 \/**< Master General Purpose Control Register, offset: 0xD00 *\/$/;"	m	struct:AXBS_MemMap
MIBC	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t MIBC;                                   \/**< MIB Control Register, offset: 0x64 *\/$/;"	m	struct:ENET_MemMap
MInt	.\oven\bsp\twrk60iar72\mytypes.h	/^typedef int				MInt;$/;"	t
MInt	.\oven\bsp\twrk60iar72\mytypes.h	/^typedef schar			MInt;$/;"	t
MKBASE	.\rkh\source\include\rkhitl.h	1737;"	d
MKBASIC	.\rkh\source\include\rkhitl.h	1743;"	d
MKBASIC	.\rkh\source\include\rkhitl.h	1746;"	d
MKBASIC	.\rkh\source\include\rkhitl.h	1751;"	d
MKBASIC	.\rkh\source\include\rkhitl.h	1754;"	d
MKBASIC	.\rkh\source\include\rkhitl.h	1764;"	d
MKBASIC	.\rkh\source\include\rkhitl.h	1767;"	d
MKCOMP	.\rkh\source\include\rkhitl.h	1744;"	d
MKCOMP	.\rkh\source\include\rkhitl.h	1747;"	d
MKCOMP	.\rkh\source\include\rkhitl.h	1752;"	d
MKCOMP	.\rkh\source\include\rkhitl.h	1755;"	d
MKCOMP	.\rkh\source\include\rkhitl.h	1765;"	d
MKCOMP	.\rkh\source\include\rkhitl.h	1768;"	d
MKENP	.\rkh\source\include\rkhitl.h	1761;"	d
MKENP	.\rkh\source\include\rkhitl.h	1773;"	d
MKMCH	.\rkh\source\include\rkhitl.h	1760;"	d
MKMCH	.\rkh\source\include\rkhitl.h	1772;"	d
MKRRKH	.\rkh\source\include\rkhitl.h	1711;"	d
MKRRKH	.\rkh\source\include\rkhitl.h	1714;"	d
MKRRKH	.\rkh\source\include\rkhitl.h	1719;"	d
MKRRKH	.\rkh\source\include\rkhitl.h	1722;"	d
MKSBM	.\rkh\source\include\rkhitl.h	1759;"	d
MKSBM	.\rkh\source\include\rkhitl.h	1771;"	d
MKSMA	.\rkh\source\include\rkhitl.h	1728;"	d
MKST	.\rkh\source\include\rkhitl.h	1758;"	d
MKST	.\rkh\source\include\rkhitl.h	1770;"	d
MK_EVT	.\rkh\source\include\rkhitl.h	1782;"	d
MK_EVT_STRUCT	.\rkh\source\include\rkhitl.h	1788;"	d
MK_ROM_EVT	.\rkh\source\include\rkhitl.h	1785;"	d
MK_SET_EVT	.\rkh\source\include\rkhitl.h	1777;"	d
MMCBOOT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t MMCBOOT;                                \/**< MMC Boot register, offset: 0xC4 *\/$/;"	m	struct:SDHC_MemMap
MMFAR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t MMFAR;                                  \/**< MemManage Address Register, offset: 0xD34 *\/$/;"	m	struct:SCB_MemMap
MMFR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t MMFR;                                   \/**< MII Management Frame Register, offset: 0x40 *\/$/;"	m	struct:ENET_MemMap
MOD	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t MOD;                                    \/**< Modulo, offset: 0x8 *\/$/;"	m	struct:FTM_MemMap
MOD	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t MOD;                                    \/**< Modulus Register, offset: 0x4 *\/$/;"	m	struct:PDB_MemMap
MODE	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t MODE;                                   \/**< Features Mode Selection, offset: 0x54 *\/$/;"	m	struct:FTM_MemMap
MODEM	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t MODEM;                                   \/**< UART Modem Register, offset: 0xD *\/$/;"	m	struct:UART_MemMap
MPRA	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t MPRA;                                   \/**< Master Privilege Register A, offset: 0x0 *\/$/;"	m	struct:AIPS_MemMap
MPU_BASE_PTR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9552;"	d
MPU_BASE_PTRS	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9554;"	d
MPU_CESR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9568;"	d
MPU_CESR_HRL	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9434;"	d
MPU_CESR_HRL_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9432;"	d
MPU_CESR_HRL_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9433;"	d
MPU_CESR_NRGD	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9428;"	d
MPU_CESR_NRGD_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9426;"	d
MPU_CESR_NRGD_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9427;"	d
MPU_CESR_NSP	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9431;"	d
MPU_CESR_NSP_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9429;"	d
MPU_CESR_NSP_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9430;"	d
MPU_CESR_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9403;"	d
MPU_CESR_SPERR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9437;"	d
MPU_CESR_SPERR_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9435;"	d
MPU_CESR_SPERR_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9436;"	d
MPU_CESR_VLD_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9424;"	d
MPU_CESR_VLD_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9425;"	d
MPU_EAR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9641;"	d
MPU_EAR0	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9569;"	d
MPU_EAR1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9571;"	d
MPU_EAR2	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9573;"	d
MPU_EAR3	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9575;"	d
MPU_EAR4	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9577;"	d
MPU_EAR_EADDR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9441;"	d
MPU_EAR_EADDR_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9439;"	d
MPU_EAR_EADDR_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9440;"	d
MPU_EAR_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9404;"	d
MPU_EDR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9642;"	d
MPU_EDR0	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9570;"	d
MPU_EDR1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9572;"	d
MPU_EDR2	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9574;"	d
MPU_EDR3	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9576;"	d
MPU_EDR4	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9578;"	d
MPU_EDR_EACD	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9453;"	d
MPU_EDR_EACD_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9451;"	d
MPU_EDR_EACD_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9452;"	d
MPU_EDR_EATTR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9447;"	d
MPU_EDR_EATTR_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9445;"	d
MPU_EDR_EATTR_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9446;"	d
MPU_EDR_EMN	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9450;"	d
MPU_EDR_EMN_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9448;"	d
MPU_EDR_EMN_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9449;"	d
MPU_EDR_ERW_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9443;"	d
MPU_EDR_ERW_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9444;"	d
MPU_EDR_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9405;"	d
MPU_MemMap	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^typedef struct MPU_MemMap {$/;"	s
MPU_MemMapPtr	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^} volatile *MPU_MemMapPtr;$/;"	t
MPU_RGD0_WORD0	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9579;"	d
MPU_RGD0_WORD1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9580;"	d
MPU_RGD0_WORD2	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9581;"	d
MPU_RGD0_WORD3	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9582;"	d
MPU_RGD10_WORD0	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9619;"	d
MPU_RGD10_WORD1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9620;"	d
MPU_RGD10_WORD2	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9621;"	d
MPU_RGD10_WORD3	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9622;"	d
MPU_RGD11_WORD0	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9623;"	d
MPU_RGD11_WORD1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9624;"	d
MPU_RGD11_WORD2	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9625;"	d
MPU_RGD11_WORD3	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9626;"	d
MPU_RGD1_WORD0	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9583;"	d
MPU_RGD1_WORD1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9584;"	d
MPU_RGD1_WORD2	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9585;"	d
MPU_RGD1_WORD3	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9586;"	d
MPU_RGD2_WORD0	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9587;"	d
MPU_RGD2_WORD1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9588;"	d
MPU_RGD2_WORD2	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9589;"	d
MPU_RGD2_WORD3	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9590;"	d
MPU_RGD3_WORD0	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9591;"	d
MPU_RGD3_WORD1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9592;"	d
MPU_RGD3_WORD2	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9593;"	d
MPU_RGD3_WORD3	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9594;"	d
MPU_RGD4_WORD0	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9595;"	d
MPU_RGD4_WORD1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9596;"	d
MPU_RGD4_WORD2	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9597;"	d
MPU_RGD4_WORD3	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9598;"	d
MPU_RGD5_WORD0	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9599;"	d
MPU_RGD5_WORD1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9600;"	d
MPU_RGD5_WORD2	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9601;"	d
MPU_RGD5_WORD3	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9602;"	d
MPU_RGD6_WORD0	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9603;"	d
MPU_RGD6_WORD1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9604;"	d
MPU_RGD6_WORD2	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9605;"	d
MPU_RGD6_WORD3	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9606;"	d
MPU_RGD7_WORD0	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9607;"	d
MPU_RGD7_WORD1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9608;"	d
MPU_RGD7_WORD2	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9609;"	d
MPU_RGD7_WORD3	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9610;"	d
MPU_RGD8_WORD0	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9611;"	d
MPU_RGD8_WORD1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9612;"	d
MPU_RGD8_WORD2	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9613;"	d
MPU_RGD8_WORD3	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9614;"	d
MPU_RGD9_WORD0	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9615;"	d
MPU_RGD9_WORD1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9616;"	d
MPU_RGD9_WORD2	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9617;"	d
MPU_RGD9_WORD3	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9618;"	d
MPU_RGDAAC	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9644;"	d
MPU_RGDAAC0	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9627;"	d
MPU_RGDAAC1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9628;"	d
MPU_RGDAAC10	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9637;"	d
MPU_RGDAAC11	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9638;"	d
MPU_RGDAAC2	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9629;"	d
MPU_RGDAAC3	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9630;"	d
MPU_RGDAAC4	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9631;"	d
MPU_RGDAAC5	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9632;"	d
MPU_RGDAAC6	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9633;"	d
MPU_RGDAAC7	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9634;"	d
MPU_RGDAAC8	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9635;"	d
MPU_RGDAAC9	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9636;"	d
MPU_RGDAAC_M0SM	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9509;"	d
MPU_RGDAAC_M0SM_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9507;"	d
MPU_RGDAAC_M0SM_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9508;"	d
MPU_RGDAAC_M0UM	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9506;"	d
MPU_RGDAAC_M0UM_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9504;"	d
MPU_RGDAAC_M0UM_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9505;"	d
MPU_RGDAAC_M1SM	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9515;"	d
MPU_RGDAAC_M1SM_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9513;"	d
MPU_RGDAAC_M1SM_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9514;"	d
MPU_RGDAAC_M1UM	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9512;"	d
MPU_RGDAAC_M1UM_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9510;"	d
MPU_RGDAAC_M1UM_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9511;"	d
MPU_RGDAAC_M2SM	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9521;"	d
MPU_RGDAAC_M2SM_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9519;"	d
MPU_RGDAAC_M2SM_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9520;"	d
MPU_RGDAAC_M2UM	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9518;"	d
MPU_RGDAAC_M2UM_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9516;"	d
MPU_RGDAAC_M2UM_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9517;"	d
MPU_RGDAAC_M3SM	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9527;"	d
MPU_RGDAAC_M3SM_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9525;"	d
MPU_RGDAAC_M3SM_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9526;"	d
MPU_RGDAAC_M3UM	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9524;"	d
MPU_RGDAAC_M3UM_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9522;"	d
MPU_RGDAAC_M3UM_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9523;"	d
MPU_RGDAAC_M4RE_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9530;"	d
MPU_RGDAAC_M4RE_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9531;"	d
MPU_RGDAAC_M4WE_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9528;"	d
MPU_RGDAAC_M4WE_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9529;"	d
MPU_RGDAAC_M5RE_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9534;"	d
MPU_RGDAAC_M5RE_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9535;"	d
MPU_RGDAAC_M5WE_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9532;"	d
MPU_RGDAAC_M5WE_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9533;"	d
MPU_RGDAAC_M6RE_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9538;"	d
MPU_RGDAAC_M6RE_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9539;"	d
MPU_RGDAAC_M6WE_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9536;"	d
MPU_RGDAAC_M6WE_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9537;"	d
MPU_RGDAAC_M7RE_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9542;"	d
MPU_RGDAAC_M7RE_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9543;"	d
MPU_RGDAAC_M7WE_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9540;"	d
MPU_RGDAAC_M7WE_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9541;"	d
MPU_RGDAAC_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9407;"	d
MPU_WORD	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9643;"	d
MPU_WORD_ENDADDR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9465;"	d
MPU_WORD_ENDADDR_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9463;"	d
MPU_WORD_ENDADDR_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9464;"	d
MPU_WORD_M0SM	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9462;"	d
MPU_WORD_M0SM_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9460;"	d
MPU_WORD_M0SM_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9461;"	d
MPU_WORD_M0UM	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9457;"	d
MPU_WORD_M0UM_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9455;"	d
MPU_WORD_M0UM_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9456;"	d
MPU_WORD_M1SM	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9474;"	d
MPU_WORD_M1SM_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9472;"	d
MPU_WORD_M1SM_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9473;"	d
MPU_WORD_M1UM	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9471;"	d
MPU_WORD_M1UM_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9469;"	d
MPU_WORD_M1UM_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9470;"	d
MPU_WORD_M2SM	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9480;"	d
MPU_WORD_M2SM_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9478;"	d
MPU_WORD_M2SM_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9479;"	d
MPU_WORD_M2UM	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9477;"	d
MPU_WORD_M2UM_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9475;"	d
MPU_WORD_M2UM_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9476;"	d
MPU_WORD_M3SM	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9486;"	d
MPU_WORD_M3SM_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9484;"	d
MPU_WORD_M3SM_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9485;"	d
MPU_WORD_M3UM	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9483;"	d
MPU_WORD_M3UM_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9481;"	d
MPU_WORD_M3UM_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9482;"	d
MPU_WORD_M4RE_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9489;"	d
MPU_WORD_M4RE_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9490;"	d
MPU_WORD_M4WE_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9487;"	d
MPU_WORD_M4WE_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9488;"	d
MPU_WORD_M5RE_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9493;"	d
MPU_WORD_M5RE_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9494;"	d
MPU_WORD_M5WE_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9491;"	d
MPU_WORD_M5WE_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9492;"	d
MPU_WORD_M6RE_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9497;"	d
MPU_WORD_M6RE_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9498;"	d
MPU_WORD_M6WE_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9495;"	d
MPU_WORD_M6WE_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9496;"	d
MPU_WORD_M7RE_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9501;"	d
MPU_WORD_M7RE_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9502;"	d
MPU_WORD_M7WE_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9499;"	d
MPU_WORD_M7WE_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9500;"	d
MPU_WORD_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9406;"	d
MPU_WORD_SRTADDR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9468;"	d
MPU_WORD_SRTADDR_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9466;"	d
MPU_WORD_SRTADDR_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9467;"	d
MPU_WORD_VLD_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9458;"	d
MPU_WORD_VLD_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9459;"	d
MR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t MR;                                      \/**< Mode Register, offset: 0x7 *\/$/;"	m	struct:RCM_MemMap
MRBR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t MRBR;                                   \/**< Maximum Receive Buffer Size Register, offset: 0x188 *\/$/;"	m	struct:ENET_MemMap
MSC	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t MSC;                                     \/**< CMT Modulator Status and Control Register, offset: 0x5 *\/$/;"	m	struct:CMT_MemMap
MSCR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t MSCR;                                   \/**< MII Speed Control Register, offset: 0x44 *\/$/;"	m	struct:ENET_MemMap
MUInt	.\oven\bsp\twrk60iar72\mytypes.h	/^typedef uchar			MUInt;$/;"	t
MUInt	.\oven\bsp\twrk60iar72\mytypes.h	/^typedef uint			MUInt;$/;"	t
MUXCR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t MUXCR;                                   \/**< MUX Control Register, offset: 0x5 *\/$/;"	m	struct:CMP_MemMap
NBYTES_MLNO	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^      uint32_t NBYTES_MLNO;                            \/**< TCD Minor Byte Count (Minor Loop Disabled), array offset: 0x1008, array step: 0x20 *\/$/;"	m	union:DMA_MemMap::<anonymous>::<anonymous>
NBYTES_MLOFFNO	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^      uint32_t NBYTES_MLOFFNO;                         \/**< TCD Signed Minor Loop Offset (Minor Loop Enabled and Offset Disabled), array offset: 0x1008, array step: 0x20 *\/$/;"	m	union:DMA_MemMap::<anonymous>::<anonymous>
NBYTES_MLOFFYES	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^      uint32_t NBYTES_MLOFFYES;                        \/**< TCD Signed Minor Loop Offset (Minor Loop and Offset Enabled), array offset: 0x1008, array step: 0x20 *\/$/;"	m	union:DMA_MemMap::<anonymous>::<anonymous>
NGSH	.\rkh\source\include\rkhtrc.h	226;"	d
NGSH	.\rkh\source\include\rkhtrc.h	228;"	d
NULL	.\oven\bsp\twrk60iar72\cm4f\arm_cm4.h	53;"	d
NULL	.\oven\bsp\twrk60iar72\cm4f\arm_cm4.h	55;"	d
NUM_CMPSTS	.\trtemp\tempctrl\tctrl.h	/^	NUM_CMPSTS$/;"	e	enum:CMP_STATES
NUM_GPS_STATES	.\trtemp\tracking\trk.h	/^	NUM_GPS_STATES$/;"	e	enum:GPS_STATES
NUM_TRTEMP_EVT	.\trtemp\trtemp.h	/^	NUM_TRTEMP_EVT$/;"	e	enum:trtemp_sigs
NVICIABR0	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10294;"	d
NVICIABR1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10295;"	d
NVICIABR2	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10296;"	d
NVICIABR3	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10297;"	d
NVICICER0	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10282;"	d
NVICICER1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10283;"	d
NVICICER2	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10284;"	d
NVICICER3	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10285;"	d
NVICICPR0	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10290;"	d
NVICICPR1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10291;"	d
NVICICPR2	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10292;"	d
NVICICPR3	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10293;"	d
NVICIP0	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10298;"	d
NVICIP1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10299;"	d
NVICIP10	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10308;"	d
NVICIP100	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10398;"	d
NVICIP101	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10399;"	d
NVICIP102	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10400;"	d
NVICIP103	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10401;"	d
NVICIP104	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10402;"	d
NVICIP105	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10403;"	d
NVICIP11	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10309;"	d
NVICIP12	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10310;"	d
NVICIP13	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10311;"	d
NVICIP14	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10312;"	d
NVICIP15	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10313;"	d
NVICIP16	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10314;"	d
NVICIP17	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10315;"	d
NVICIP18	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10316;"	d
NVICIP19	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10317;"	d
NVICIP2	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10300;"	d
NVICIP20	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10318;"	d
NVICIP21	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10319;"	d
NVICIP22	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10320;"	d
NVICIP23	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10321;"	d
NVICIP24	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10322;"	d
NVICIP25	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10323;"	d
NVICIP26	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10324;"	d
NVICIP27	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10325;"	d
NVICIP28	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10326;"	d
NVICIP29	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10327;"	d
NVICIP3	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10301;"	d
NVICIP30	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10328;"	d
NVICIP31	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10329;"	d
NVICIP32	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10330;"	d
NVICIP33	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10331;"	d
NVICIP34	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10332;"	d
NVICIP35	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10333;"	d
NVICIP36	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10334;"	d
NVICIP37	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10335;"	d
NVICIP38	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10336;"	d
NVICIP39	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10337;"	d
NVICIP4	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10302;"	d
NVICIP40	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10338;"	d
NVICIP41	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10339;"	d
NVICIP42	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10340;"	d
NVICIP43	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10341;"	d
NVICIP44	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10342;"	d
NVICIP45	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10343;"	d
NVICIP46	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10344;"	d
NVICIP47	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10345;"	d
NVICIP48	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10346;"	d
NVICIP49	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10347;"	d
NVICIP5	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10303;"	d
NVICIP50	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10348;"	d
NVICIP51	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10349;"	d
NVICIP52	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10350;"	d
NVICIP53	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10351;"	d
NVICIP54	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10352;"	d
NVICIP55	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10353;"	d
NVICIP56	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10354;"	d
NVICIP57	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10355;"	d
NVICIP58	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10356;"	d
NVICIP59	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10357;"	d
NVICIP6	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10304;"	d
NVICIP60	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10358;"	d
NVICIP61	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10359;"	d
NVICIP62	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10360;"	d
NVICIP63	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10361;"	d
NVICIP64	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10362;"	d
NVICIP65	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10363;"	d
NVICIP66	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10364;"	d
NVICIP67	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10365;"	d
NVICIP68	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10366;"	d
NVICIP69	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10367;"	d
NVICIP7	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10305;"	d
NVICIP70	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10368;"	d
NVICIP71	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10369;"	d
NVICIP72	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10370;"	d
NVICIP73	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10371;"	d
NVICIP74	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10372;"	d
NVICIP75	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10373;"	d
NVICIP76	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10374;"	d
NVICIP77	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10375;"	d
NVICIP78	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10376;"	d
NVICIP79	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10377;"	d
NVICIP8	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10306;"	d
NVICIP80	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10378;"	d
NVICIP81	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10379;"	d
NVICIP82	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10380;"	d
NVICIP83	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10381;"	d
NVICIP84	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10382;"	d
NVICIP85	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10383;"	d
NVICIP86	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10384;"	d
NVICIP87	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10385;"	d
NVICIP88	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10386;"	d
NVICIP89	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10387;"	d
NVICIP9	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10307;"	d
NVICIP90	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10388;"	d
NVICIP91	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10389;"	d
NVICIP92	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10390;"	d
NVICIP93	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10391;"	d
NVICIP94	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10392;"	d
NVICIP95	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10393;"	d
NVICIP96	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10394;"	d
NVICIP97	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10395;"	d
NVICIP98	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10396;"	d
NVICIP99	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10397;"	d
NVICISER0	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10278;"	d
NVICISER1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10279;"	d
NVICISER2	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10280;"	d
NVICISER3	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10281;"	d
NVICISPR0	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10286;"	d
NVICISPR1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10287;"	d
NVICISPR2	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10288;"	d
NVICISPR3	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10289;"	d
NVICSTIR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10404;"	d
NVIC_BASE_PTR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10262;"	d
NVIC_BASE_PTRS	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10264;"	d
NVIC_IABR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10411;"	d
NVIC_IABR_ACTIVE	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9930;"	d
NVIC_IABR_ACTIVE_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9928;"	d
NVIC_IABR_ACTIVE_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9929;"	d
NVIC_IABR_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9893;"	d
NVIC_ICER	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10408;"	d
NVIC_ICER_CLRENA	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9918;"	d
NVIC_ICER_CLRENA_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9916;"	d
NVIC_ICER_CLRENA_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9917;"	d
NVIC_ICER_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9890;"	d
NVIC_ICPR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10410;"	d
NVIC_ICPR_CLRPEND	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9926;"	d
NVIC_ICPR_CLRPEND_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9924;"	d
NVIC_ICPR_CLRPEND_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9925;"	d
NVIC_ICPR_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9892;"	d
NVIC_IP	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10412;"	d
NVIC_IP_PRI0	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9934;"	d
NVIC_IP_PRI0_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9932;"	d
NVIC_IP_PRI0_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9933;"	d
NVIC_IP_PRI1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9937;"	d
NVIC_IP_PRI10	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9964;"	d
NVIC_IP_PRI100	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10234;"	d
NVIC_IP_PRI100_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10232;"	d
NVIC_IP_PRI100_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10233;"	d
NVIC_IP_PRI101	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10237;"	d
NVIC_IP_PRI101_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10235;"	d
NVIC_IP_PRI101_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10236;"	d
NVIC_IP_PRI102	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10240;"	d
NVIC_IP_PRI102_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10238;"	d
NVIC_IP_PRI102_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10239;"	d
NVIC_IP_PRI103	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10243;"	d
NVIC_IP_PRI103_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10241;"	d
NVIC_IP_PRI103_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10242;"	d
NVIC_IP_PRI104	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10246;"	d
NVIC_IP_PRI104_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10244;"	d
NVIC_IP_PRI104_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10245;"	d
NVIC_IP_PRI105	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10249;"	d
NVIC_IP_PRI105_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10247;"	d
NVIC_IP_PRI105_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10248;"	d
NVIC_IP_PRI10_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9962;"	d
NVIC_IP_PRI10_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9963;"	d
NVIC_IP_PRI11	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9967;"	d
NVIC_IP_PRI11_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9965;"	d
NVIC_IP_PRI11_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9966;"	d
NVIC_IP_PRI12	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9970;"	d
NVIC_IP_PRI12_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9968;"	d
NVIC_IP_PRI12_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9969;"	d
NVIC_IP_PRI13	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9973;"	d
NVIC_IP_PRI13_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9971;"	d
NVIC_IP_PRI13_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9972;"	d
NVIC_IP_PRI14	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9976;"	d
NVIC_IP_PRI14_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9974;"	d
NVIC_IP_PRI14_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9975;"	d
NVIC_IP_PRI15	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9979;"	d
NVIC_IP_PRI15_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9977;"	d
NVIC_IP_PRI15_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9978;"	d
NVIC_IP_PRI16	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9982;"	d
NVIC_IP_PRI16_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9980;"	d
NVIC_IP_PRI16_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9981;"	d
NVIC_IP_PRI17	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9985;"	d
NVIC_IP_PRI17_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9983;"	d
NVIC_IP_PRI17_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9984;"	d
NVIC_IP_PRI18	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9988;"	d
NVIC_IP_PRI18_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9986;"	d
NVIC_IP_PRI18_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9987;"	d
NVIC_IP_PRI19	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9991;"	d
NVIC_IP_PRI19_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9989;"	d
NVIC_IP_PRI19_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9990;"	d
NVIC_IP_PRI1_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9935;"	d
NVIC_IP_PRI1_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9936;"	d
NVIC_IP_PRI2	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9940;"	d
NVIC_IP_PRI20	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9994;"	d
NVIC_IP_PRI20_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9992;"	d
NVIC_IP_PRI20_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9993;"	d
NVIC_IP_PRI21	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9997;"	d
NVIC_IP_PRI21_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9995;"	d
NVIC_IP_PRI21_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9996;"	d
NVIC_IP_PRI22	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10000;"	d
NVIC_IP_PRI22_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9998;"	d
NVIC_IP_PRI22_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9999;"	d
NVIC_IP_PRI23	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10003;"	d
NVIC_IP_PRI23_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10001;"	d
NVIC_IP_PRI23_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10002;"	d
NVIC_IP_PRI24	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10006;"	d
NVIC_IP_PRI24_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10004;"	d
NVIC_IP_PRI24_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10005;"	d
NVIC_IP_PRI25	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10009;"	d
NVIC_IP_PRI25_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10007;"	d
NVIC_IP_PRI25_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10008;"	d
NVIC_IP_PRI26	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10012;"	d
NVIC_IP_PRI26_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10010;"	d
NVIC_IP_PRI26_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10011;"	d
NVIC_IP_PRI27	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10015;"	d
NVIC_IP_PRI27_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10013;"	d
NVIC_IP_PRI27_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10014;"	d
NVIC_IP_PRI28	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10018;"	d
NVIC_IP_PRI28_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10016;"	d
NVIC_IP_PRI28_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10017;"	d
NVIC_IP_PRI29	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10021;"	d
NVIC_IP_PRI29_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10019;"	d
NVIC_IP_PRI29_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10020;"	d
NVIC_IP_PRI2_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9938;"	d
NVIC_IP_PRI2_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9939;"	d
NVIC_IP_PRI3	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9943;"	d
NVIC_IP_PRI30	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10024;"	d
NVIC_IP_PRI30_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10022;"	d
NVIC_IP_PRI30_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10023;"	d
NVIC_IP_PRI31	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10027;"	d
NVIC_IP_PRI31_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10025;"	d
NVIC_IP_PRI31_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10026;"	d
NVIC_IP_PRI32	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10030;"	d
NVIC_IP_PRI32_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10028;"	d
NVIC_IP_PRI32_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10029;"	d
NVIC_IP_PRI33	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10033;"	d
NVIC_IP_PRI33_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10031;"	d
NVIC_IP_PRI33_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10032;"	d
NVIC_IP_PRI34	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10036;"	d
NVIC_IP_PRI34_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10034;"	d
NVIC_IP_PRI34_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10035;"	d
NVIC_IP_PRI35	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10039;"	d
NVIC_IP_PRI35_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10037;"	d
NVIC_IP_PRI35_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10038;"	d
NVIC_IP_PRI36	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10042;"	d
NVIC_IP_PRI36_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10040;"	d
NVIC_IP_PRI36_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10041;"	d
NVIC_IP_PRI37	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10045;"	d
NVIC_IP_PRI37_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10043;"	d
NVIC_IP_PRI37_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10044;"	d
NVIC_IP_PRI38	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10048;"	d
NVIC_IP_PRI38_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10046;"	d
NVIC_IP_PRI38_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10047;"	d
NVIC_IP_PRI39	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10051;"	d
NVIC_IP_PRI39_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10049;"	d
NVIC_IP_PRI39_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10050;"	d
NVIC_IP_PRI3_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9941;"	d
NVIC_IP_PRI3_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9942;"	d
NVIC_IP_PRI4	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9946;"	d
NVIC_IP_PRI40	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10054;"	d
NVIC_IP_PRI40_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10052;"	d
NVIC_IP_PRI40_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10053;"	d
NVIC_IP_PRI41	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10057;"	d
NVIC_IP_PRI41_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10055;"	d
NVIC_IP_PRI41_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10056;"	d
NVIC_IP_PRI42	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10060;"	d
NVIC_IP_PRI42_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10058;"	d
NVIC_IP_PRI42_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10059;"	d
NVIC_IP_PRI43	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10063;"	d
NVIC_IP_PRI43_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10061;"	d
NVIC_IP_PRI43_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10062;"	d
NVIC_IP_PRI44	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10066;"	d
NVIC_IP_PRI44_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10064;"	d
NVIC_IP_PRI44_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10065;"	d
NVIC_IP_PRI45	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10069;"	d
NVIC_IP_PRI45_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10067;"	d
NVIC_IP_PRI45_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10068;"	d
NVIC_IP_PRI46	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10072;"	d
NVIC_IP_PRI46_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10070;"	d
NVIC_IP_PRI46_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10071;"	d
NVIC_IP_PRI47	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10075;"	d
NVIC_IP_PRI47_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10073;"	d
NVIC_IP_PRI47_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10074;"	d
NVIC_IP_PRI48	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10078;"	d
NVIC_IP_PRI48_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10076;"	d
NVIC_IP_PRI48_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10077;"	d
NVIC_IP_PRI49	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10081;"	d
NVIC_IP_PRI49_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10079;"	d
NVIC_IP_PRI49_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10080;"	d
NVIC_IP_PRI4_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9944;"	d
NVIC_IP_PRI4_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9945;"	d
NVIC_IP_PRI5	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9949;"	d
NVIC_IP_PRI50	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10084;"	d
NVIC_IP_PRI50_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10082;"	d
NVIC_IP_PRI50_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10083;"	d
NVIC_IP_PRI51	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10087;"	d
NVIC_IP_PRI51_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10085;"	d
NVIC_IP_PRI51_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10086;"	d
NVIC_IP_PRI52	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10090;"	d
NVIC_IP_PRI52_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10088;"	d
NVIC_IP_PRI52_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10089;"	d
NVIC_IP_PRI53	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10093;"	d
NVIC_IP_PRI53_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10091;"	d
NVIC_IP_PRI53_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10092;"	d
NVIC_IP_PRI54	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10096;"	d
NVIC_IP_PRI54_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10094;"	d
NVIC_IP_PRI54_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10095;"	d
NVIC_IP_PRI55	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10099;"	d
NVIC_IP_PRI55_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10097;"	d
NVIC_IP_PRI55_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10098;"	d
NVIC_IP_PRI56	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10102;"	d
NVIC_IP_PRI56_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10100;"	d
NVIC_IP_PRI56_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10101;"	d
NVIC_IP_PRI57	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10105;"	d
NVIC_IP_PRI57_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10103;"	d
NVIC_IP_PRI57_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10104;"	d
NVIC_IP_PRI58	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10108;"	d
NVIC_IP_PRI58_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10106;"	d
NVIC_IP_PRI58_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10107;"	d
NVIC_IP_PRI59	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10111;"	d
NVIC_IP_PRI59_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10109;"	d
NVIC_IP_PRI59_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10110;"	d
NVIC_IP_PRI5_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9947;"	d
NVIC_IP_PRI5_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9948;"	d
NVIC_IP_PRI6	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9952;"	d
NVIC_IP_PRI60	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10114;"	d
NVIC_IP_PRI60_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10112;"	d
NVIC_IP_PRI60_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10113;"	d
NVIC_IP_PRI61	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10117;"	d
NVIC_IP_PRI61_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10115;"	d
NVIC_IP_PRI61_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10116;"	d
NVIC_IP_PRI62	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10120;"	d
NVIC_IP_PRI62_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10118;"	d
NVIC_IP_PRI62_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10119;"	d
NVIC_IP_PRI63	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10123;"	d
NVIC_IP_PRI63_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10121;"	d
NVIC_IP_PRI63_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10122;"	d
NVIC_IP_PRI64	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10126;"	d
NVIC_IP_PRI64_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10124;"	d
NVIC_IP_PRI64_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10125;"	d
NVIC_IP_PRI65	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10129;"	d
NVIC_IP_PRI65_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10127;"	d
NVIC_IP_PRI65_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10128;"	d
NVIC_IP_PRI66	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10132;"	d
NVIC_IP_PRI66_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10130;"	d
NVIC_IP_PRI66_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10131;"	d
NVIC_IP_PRI67	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10135;"	d
NVIC_IP_PRI67_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10133;"	d
NVIC_IP_PRI67_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10134;"	d
NVIC_IP_PRI68	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10138;"	d
NVIC_IP_PRI68_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10136;"	d
NVIC_IP_PRI68_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10137;"	d
NVIC_IP_PRI69	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10141;"	d
NVIC_IP_PRI69_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10139;"	d
NVIC_IP_PRI69_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10140;"	d
NVIC_IP_PRI6_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9950;"	d
NVIC_IP_PRI6_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9951;"	d
NVIC_IP_PRI7	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9955;"	d
NVIC_IP_PRI70	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10144;"	d
NVIC_IP_PRI70_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10142;"	d
NVIC_IP_PRI70_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10143;"	d
NVIC_IP_PRI71	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10147;"	d
NVIC_IP_PRI71_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10145;"	d
NVIC_IP_PRI71_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10146;"	d
NVIC_IP_PRI72	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10150;"	d
NVIC_IP_PRI72_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10148;"	d
NVIC_IP_PRI72_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10149;"	d
NVIC_IP_PRI73	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10153;"	d
NVIC_IP_PRI73_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10151;"	d
NVIC_IP_PRI73_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10152;"	d
NVIC_IP_PRI74	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10156;"	d
NVIC_IP_PRI74_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10154;"	d
NVIC_IP_PRI74_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10155;"	d
NVIC_IP_PRI75	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10159;"	d
NVIC_IP_PRI75_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10157;"	d
NVIC_IP_PRI75_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10158;"	d
NVIC_IP_PRI76	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10162;"	d
NVIC_IP_PRI76_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10160;"	d
NVIC_IP_PRI76_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10161;"	d
NVIC_IP_PRI77	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10165;"	d
NVIC_IP_PRI77_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10163;"	d
NVIC_IP_PRI77_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10164;"	d
NVIC_IP_PRI78	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10168;"	d
NVIC_IP_PRI78_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10166;"	d
NVIC_IP_PRI78_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10167;"	d
NVIC_IP_PRI79	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10171;"	d
NVIC_IP_PRI79_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10169;"	d
NVIC_IP_PRI79_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10170;"	d
NVIC_IP_PRI7_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9953;"	d
NVIC_IP_PRI7_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9954;"	d
NVIC_IP_PRI8	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9958;"	d
NVIC_IP_PRI80	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10174;"	d
NVIC_IP_PRI80_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10172;"	d
NVIC_IP_PRI80_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10173;"	d
NVIC_IP_PRI81	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10177;"	d
NVIC_IP_PRI81_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10175;"	d
NVIC_IP_PRI81_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10176;"	d
NVIC_IP_PRI82	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10180;"	d
NVIC_IP_PRI82_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10178;"	d
NVIC_IP_PRI82_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10179;"	d
NVIC_IP_PRI83	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10183;"	d
NVIC_IP_PRI83_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10181;"	d
NVIC_IP_PRI83_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10182;"	d
NVIC_IP_PRI84	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10186;"	d
NVIC_IP_PRI84_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10184;"	d
NVIC_IP_PRI84_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10185;"	d
NVIC_IP_PRI85	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10189;"	d
NVIC_IP_PRI85_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10187;"	d
NVIC_IP_PRI85_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10188;"	d
NVIC_IP_PRI86	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10192;"	d
NVIC_IP_PRI86_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10190;"	d
NVIC_IP_PRI86_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10191;"	d
NVIC_IP_PRI87	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10195;"	d
NVIC_IP_PRI87_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10193;"	d
NVIC_IP_PRI87_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10194;"	d
NVIC_IP_PRI88	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10198;"	d
NVIC_IP_PRI88_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10196;"	d
NVIC_IP_PRI88_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10197;"	d
NVIC_IP_PRI89	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10201;"	d
NVIC_IP_PRI89_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10199;"	d
NVIC_IP_PRI89_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10200;"	d
NVIC_IP_PRI8_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9956;"	d
NVIC_IP_PRI8_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9957;"	d
NVIC_IP_PRI9	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9961;"	d
NVIC_IP_PRI90	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10204;"	d
NVIC_IP_PRI90_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10202;"	d
NVIC_IP_PRI90_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10203;"	d
NVIC_IP_PRI91	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10207;"	d
NVIC_IP_PRI91_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10205;"	d
NVIC_IP_PRI91_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10206;"	d
NVIC_IP_PRI92	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10210;"	d
NVIC_IP_PRI92_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10208;"	d
NVIC_IP_PRI92_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10209;"	d
NVIC_IP_PRI93	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10213;"	d
NVIC_IP_PRI93_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10211;"	d
NVIC_IP_PRI93_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10212;"	d
NVIC_IP_PRI94	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10216;"	d
NVIC_IP_PRI94_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10214;"	d
NVIC_IP_PRI94_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10215;"	d
NVIC_IP_PRI95	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10219;"	d
NVIC_IP_PRI95_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10217;"	d
NVIC_IP_PRI95_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10218;"	d
NVIC_IP_PRI96	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10222;"	d
NVIC_IP_PRI96_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10220;"	d
NVIC_IP_PRI96_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10221;"	d
NVIC_IP_PRI97	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10225;"	d
NVIC_IP_PRI97_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10223;"	d
NVIC_IP_PRI97_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10224;"	d
NVIC_IP_PRI98	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10228;"	d
NVIC_IP_PRI98_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10226;"	d
NVIC_IP_PRI98_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10227;"	d
NVIC_IP_PRI99	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10231;"	d
NVIC_IP_PRI99_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10229;"	d
NVIC_IP_PRI99_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10230;"	d
NVIC_IP_PRI9_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9959;"	d
NVIC_IP_PRI9_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9960;"	d
NVIC_IP_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9894;"	d
NVIC_ISER	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10407;"	d
NVIC_ISER_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9889;"	d
NVIC_ISER_SETENA	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9914;"	d
NVIC_ISER_SETENA_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9912;"	d
NVIC_ISER_SETENA_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9913;"	d
NVIC_ISPR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10409;"	d
NVIC_ISPR_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9891;"	d
NVIC_ISPR_SETPEND	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9922;"	d
NVIC_ISPR_SETPEND_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9920;"	d
NVIC_ISPR_SETPEND_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9921;"	d
NVIC_MemMap	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^typedef struct NVIC_MemMap {$/;"	s
NVIC_MemMapPtr	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^} volatile *NVIC_MemMapPtr;$/;"	t
NVIC_STIR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10413;"	d
NVIC_STIR_INTID	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10253;"	d
NVIC_STIR_INTID_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10251;"	d
NVIC_STIR_INTID_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10252;"	d
NVIC_STIR_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9895;"	d
NV_BACKKEY0	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9828;"	d
NV_BACKKEY0_KEY	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9742;"	d
NV_BACKKEY0_KEY_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9740;"	d
NV_BACKKEY0_KEY_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9741;"	d
NV_BACKKEY0_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9699;"	d
NV_BACKKEY1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9827;"	d
NV_BACKKEY1_KEY	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9738;"	d
NV_BACKKEY1_KEY_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9736;"	d
NV_BACKKEY1_KEY_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9737;"	d
NV_BACKKEY1_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9698;"	d
NV_BACKKEY2	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9826;"	d
NV_BACKKEY2_KEY	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9734;"	d
NV_BACKKEY2_KEY_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9732;"	d
NV_BACKKEY2_KEY_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9733;"	d
NV_BACKKEY2_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9697;"	d
NV_BACKKEY3	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9825;"	d
NV_BACKKEY3_KEY	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9730;"	d
NV_BACKKEY3_KEY_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9728;"	d
NV_BACKKEY3_KEY_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9729;"	d
NV_BACKKEY3_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9696;"	d
NV_BACKKEY4	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9832;"	d
NV_BACKKEY4_KEY	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9758;"	d
NV_BACKKEY4_KEY_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9756;"	d
NV_BACKKEY4_KEY_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9757;"	d
NV_BACKKEY4_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9703;"	d
NV_BACKKEY5	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9831;"	d
NV_BACKKEY5_KEY	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9754;"	d
NV_BACKKEY5_KEY_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9752;"	d
NV_BACKKEY5_KEY_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9753;"	d
NV_BACKKEY5_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9702;"	d
NV_BACKKEY6	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9830;"	d
NV_BACKKEY6_KEY	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9750;"	d
NV_BACKKEY6_KEY_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9748;"	d
NV_BACKKEY6_KEY_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9749;"	d
NV_BACKKEY6_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9701;"	d
NV_BACKKEY7	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9829;"	d
NV_BACKKEY7_KEY	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9746;"	d
NV_BACKKEY7_KEY_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9744;"	d
NV_BACKKEY7_KEY_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9745;"	d
NV_BACKKEY7_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9700;"	d
NV_BASE_PTRS	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9811;"	d
NV_FDPROT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9840;"	d
NV_FDPROT_DPROT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9800;"	d
NV_FDPROT_DPROT_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9798;"	d
NV_FDPROT_DPROT_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9799;"	d
NV_FDPROT_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9711;"	d
NV_FEPROT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9839;"	d
NV_FEPROT_EPROT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9796;"	d
NV_FEPROT_EPROT_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9794;"	d
NV_FEPROT_EPROT_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9795;"	d
NV_FEPROT_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9710;"	d
NV_FOPT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9838;"	d
NV_FOPT_EZPORT_DIS_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9791;"	d
NV_FOPT_EZPORT_DIS_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9792;"	d
NV_FOPT_LPBOOT_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9789;"	d
NV_FOPT_LPBOOT_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9790;"	d
NV_FOPT_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9709;"	d
NV_FPROT0	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9836;"	d
NV_FPROT0_PROT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9774;"	d
NV_FPROT0_PROT_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9772;"	d
NV_FPROT0_PROT_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9773;"	d
NV_FPROT0_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9707;"	d
NV_FPROT1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9835;"	d
NV_FPROT1_PROT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9770;"	d
NV_FPROT1_PROT_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9768;"	d
NV_FPROT1_PROT_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9769;"	d
NV_FPROT1_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9706;"	d
NV_FPROT2	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9834;"	d
NV_FPROT2_PROT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9766;"	d
NV_FPROT2_PROT_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9764;"	d
NV_FPROT2_PROT_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9765;"	d
NV_FPROT2_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9705;"	d
NV_FPROT3	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9833;"	d
NV_FPROT3_PROT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9762;"	d
NV_FPROT3_PROT_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9760;"	d
NV_FPROT3_PROT_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9761;"	d
NV_FPROT3_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9704;"	d
NV_FSEC	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9837;"	d
NV_FSEC_FSLACC	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9781;"	d
NV_FSEC_FSLACC_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9779;"	d
NV_FSEC_FSLACC_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9780;"	d
NV_FSEC_KEYEN	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9787;"	d
NV_FSEC_KEYEN_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9785;"	d
NV_FSEC_KEYEN_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9786;"	d
NV_FSEC_MEEN	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9784;"	d
NV_FSEC_MEEN_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9782;"	d
NV_FSEC_MEEN_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9783;"	d
NV_FSEC_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9708;"	d
NV_FSEC_SEC	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9778;"	d
NV_FSEC_SEC_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9776;"	d
NV_FSEC_SEC_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	9777;"	d
NV_MemMap	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^typedef struct NV_MemMap {$/;"	s
NV_MemMapPtr	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^} volatile *NV_MemMapPtr;$/;"	t
OBSERVE	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t OBSERVE;                                 \/**< USB OTG Observe register, offset: 0x104 *\/$/;"	m	struct:USB_MemMap
OC	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t OC;                                      \/**< CMT Output Control Register, offset: 0x4 *\/$/;"	m	struct:CMT_MemMap
OFF	.\oven\bsp\twrk60iar72\cm4f\arm_cm4.h	63;"	d
OFF	.\oven\bsp\twrk60iar72\cm4f\arm_cm4.h	65;"	d
OFS	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t OFS;                                    \/**< ADC Offset Correction Register, offset: 0x28 *\/$/;"	m	struct:ADC_MemMap
ON	.\oven\bsp\twrk60iar72\cm4f\arm_cm4.h	58;"	d
ON	.\oven\bsp\twrk60iar72\cm4f\arm_cm4.h	60;"	d
OPD	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t OPD;                                    \/**< Opcode\/Pause Duration Register, offset: 0xEC *\/$/;"	m	struct:ENET_MemMap
OPEN	.\oven\oven_1\ovenevt.h	/^	OPEN,	\/* door is open  *\/$/;"	e	enum:ov_sigs_t
OPEN	.\oven\oven_2\ovenevt.h	/^	OPEN,	\/* door is open  *\/$/;"	e	enum:ov_sigs_t
OPEN	.\oven\oven_3\ovenevt.h	/^	OPEN,	\/* door is open  *\/$/;"	e	enum:ov_sigs_t
OPEN	.\oven\oven_4\ovenevt.h	/^	OPEN,	\/* door is open  *\/$/;"	e	enum:ov_sigs_t
OPEN	.\oven\oven_5\ovenevt.h	/^	OPEN,	\/* door is open  *\/$/;"	e	enum:ov_sigs_t
OPEN	.\oven\oven_6\ovenevt.h	/^	OPEN,	\/* door is open  *\/$/;"	e	enum:ov_sigs_t
OR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t OR;                                     \/**< RNGA Output Register, offset: 0xC *\/$/;"	m	struct:RNG_MemMap
OSC_BASE_PTR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10487;"	d
OSC_BASE_PTRS	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10489;"	d
OSC_CR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10503;"	d
OSC_CR_ERCLKEN_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10477;"	d
OSC_CR_ERCLKEN_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10478;"	d
OSC_CR_EREFSTEN_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10475;"	d
OSC_CR_EREFSTEN_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10476;"	d
OSC_CR_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10450;"	d
OSC_CR_SC16P_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10467;"	d
OSC_CR_SC16P_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10468;"	d
OSC_CR_SC2P_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10473;"	d
OSC_CR_SC2P_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10474;"	d
OSC_CR_SC4P_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10471;"	d
OSC_CR_SC4P_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10472;"	d
OSC_CR_SC8P_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10469;"	d
OSC_CR_SC8P_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10470;"	d
OSC_MemMap	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^typedef struct OSC_MemMap {$/;"	s
OSC_MemMapPtr	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^} volatile *OSC_MemMapPtr;$/;"	t
OTGCTL	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t OTGCTL;                                  \/**< OTG Control register, offset: 0x1C *\/$/;"	m	struct:USB_MemMap
OTGICR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t OTGICR;                                  \/**< OTG Interrupt Control Register, offset: 0x14 *\/$/;"	m	struct:USB_MemMap
OTGISTAT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t OTGISTAT;                                \/**< OTG Interrupt Status register, offset: 0x10 *\/$/;"	m	struct:USB_MemMap
OTGSTAT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t OTGSTAT;                                 \/**< OTG Status register, offset: 0x18 *\/$/;"	m	struct:USB_MemMap
OUTINIT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t OUTINIT;                                \/**< Initial State For Channels Output, offset: 0x5C *\/$/;"	m	struct:FTM_MemMap
OUTMASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t OUTMASK;                                \/**< Output Mask, offset: 0x60 *\/$/;"	m	struct:FTM_MemMap
OVEN_T	.\oven\oven_1\oven.h	/^} OVEN_T;			\/* SMA derived from RKH_SMA_T structure *\/$/;"	t
OVEN_T	.\oven\oven_2\oven.h	/^} OVEN_T;			\/* SMA derived from RKH_SMA_T structure *\/$/;"	t
OVEN_T	.\oven\oven_3\oven.h	/^} OVEN_T;			\/* SMA derived from RKH_SMA_T structure *\/$/;"	t
OVEN_T	.\oven\oven_4\oven.h	/^} OVEN_T;			\/* SMA derived from RKH_SMA_T structure *\/$/;"	t
OVEN_T	.\oven\oven_5\oven.h	/^} OVEN_T;			\/* SMA derived from RKH_SMA_T structure *\/$/;"	t
OVEN_T	.\oven\oven_6\oven.h	/^} OVEN_T;			\/* SMA derived from RKH_SMA_T structure *\/$/;"	t
OV_SIGS_T	.\oven\oven_1\ovenevt.h	/^} OV_SIGS_T;$/;"	t
OV_SIGS_T	.\oven\oven_2\ovenevt.h	/^} OV_SIGS_T;$/;"	t
OV_SIGS_T	.\oven\oven_3\ovenevt.h	/^} OV_SIGS_T;$/;"	t
OV_SIGS_T	.\oven\oven_4\ovenevt.h	/^} OV_SIGS_T;$/;"	t
OV_SIGS_T	.\oven\oven_5\ovenevt.h	/^} OV_SIGS_T;$/;"	t
OV_SIGS_T	.\oven\oven_6\ovenevt.h	/^} OV_SIGS_T;$/;"	t
PACRA	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t PACRA;                                  \/**< Peripheral Access Control Register, offset: 0x20 *\/$/;"	m	struct:AIPS_MemMap
PACRB	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t PACRB;                                  \/**< Peripheral Access Control Register, offset: 0x24 *\/$/;"	m	struct:AIPS_MemMap
PACRC	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t PACRC;                                  \/**< Peripheral Access Control Register, offset: 0x28 *\/$/;"	m	struct:AIPS_MemMap
PACRD	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t PACRD;                                  \/**< Peripheral Access Control Register, offset: 0x2C *\/$/;"	m	struct:AIPS_MemMap
PACRE	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t PACRE;                                  \/**< Peripheral Access Control Register, offset: 0x40 *\/$/;"	m	struct:AIPS_MemMap
PACRF	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t PACRF;                                  \/**< Peripheral Access Control Register, offset: 0x44 *\/$/;"	m	struct:AIPS_MemMap
PACRG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t PACRG;                                  \/**< Peripheral Access Control Register, offset: 0x48 *\/$/;"	m	struct:AIPS_MemMap
PACRH	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t PACRH;                                  \/**< Peripheral Access Control Register, offset: 0x4C *\/$/;"	m	struct:AIPS_MemMap
PACRI	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t PACRI;                                  \/**< Peripheral Access Control Register, offset: 0x50 *\/$/;"	m	struct:AIPS_MemMap
PACRJ	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t PACRJ;                                  \/**< Peripheral Access Control Register, offset: 0x54 *\/$/;"	m	struct:AIPS_MemMap
PACRK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t PACRK;                                  \/**< Peripheral Access Control Register, offset: 0x58 *\/$/;"	m	struct:AIPS_MemMap
PACRL	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t PACRL;                                  \/**< Peripheral Access Control Register, offset: 0x5C *\/$/;"	m	struct:AIPS_MemMap
PACRM	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t PACRM;                                  \/**< Peripheral Access Control Register, offset: 0x60 *\/$/;"	m	struct:AIPS_MemMap
PACRN	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t PACRN;                                  \/**< Peripheral Access Control Register, offset: 0x64 *\/$/;"	m	struct:AIPS_MemMap
PACRO	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t PACRO;                                  \/**< Peripheral Access Control Register, offset: 0x68 *\/$/;"	m	struct:AIPS_MemMap
PACRP	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t PACRP;                                  \/**< Peripheral Access Control Register, offset: 0x6C *\/$/;"	m	struct:AIPS_MemMap
PALR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t PALR;                                   \/**< Physical Address Lower Register, offset: 0xE4 *\/$/;"	m	struct:ENET_MemMap
PAUR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t PAUR;                                   \/**< Physical Address Upper Register, offset: 0xE8 *\/$/;"	m	struct:ENET_MemMap
PCOR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t PCOR;                                   \/**< Port Clear Output Register, offset: 0x8 *\/$/;"	m	struct:GPIO_MemMap
PCR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t PCR;                                    \/**< Priority Control Register, offset: 0x4 *\/$/;"	m	struct:ETF_MemMap
PCR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t PCR[32];                                \/**< Pin Control Register n, array offset: 0x0, array step: 0x4 *\/$/;"	m	struct:PORT_MemMap
PCSR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t PCSR;                                   \/**< Program Counter Sample Register, offset: 0x1C *\/$/;"	m	struct:DWT_MemMap
PCTH	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t PCTH;                                    \/**< UART CEA709.1-B Packet Cycle Time Counter High, offset: 0x22 *\/$/;"	m	struct:UART_MemMap
PCTL	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t PCTL;                                    \/**< UART CEA709.1-B Packet Cycle Time Counter Low, offset: 0x23 *\/$/;"	m	struct:UART_MemMap
PDB0_BASE_PTR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10673;"	d
PDB0_C1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10711;"	d
PDB0_CH0C1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10693;"	d
PDB0_CH0DLY0	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10695;"	d
PDB0_CH0DLY1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10696;"	d
PDB0_CH0S	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10694;"	d
PDB0_CH1C1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10697;"	d
PDB0_CH1DLY0	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10699;"	d
PDB0_CH1DLY1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10700;"	d
PDB0_CH1S	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10698;"	d
PDB0_CNT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10691;"	d
PDB0_DACINT0	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10702;"	d
PDB0_DACINT1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10704;"	d
PDB0_DACINTC0	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10701;"	d
PDB0_DACINTC1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10703;"	d
PDB0_DLY	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10713;"	d
PDB0_IDLY	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10692;"	d
PDB0_INT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10715;"	d
PDB0_INTC	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10714;"	d
PDB0_MOD	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10690;"	d
PDB0_PO0DLY	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10706;"	d
PDB0_PO1DLY	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10707;"	d
PDB0_PO2DLY	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10708;"	d
PDB0_PODLY	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10716;"	d
PDB0_POEN	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10705;"	d
PDB0_S	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10712;"	d
PDB0_SC	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10689;"	d
PDB_BASE_PTRS	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10675;"	d
PDB_C1_BB	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10633;"	d
PDB_C1_BB_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10631;"	d
PDB_C1_BB_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10632;"	d
PDB_C1_EN	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10627;"	d
PDB_C1_EN_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10625;"	d
PDB_C1_EN_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10626;"	d
PDB_C1_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10561;"	d
PDB_C1_TOS	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10630;"	d
PDB_C1_TOS_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10628;"	d
PDB_C1_TOS_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10629;"	d
PDB_CNT_CNT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10619;"	d
PDB_CNT_CNT_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10617;"	d
PDB_CNT_CNT_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10618;"	d
PDB_CNT_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10559;"	d
PDB_DLY_DLY	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10644;"	d
PDB_DLY_DLY_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10642;"	d
PDB_DLY_DLY_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10643;"	d
PDB_DLY_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10563;"	d
PDB_IDLY_IDLY	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10623;"	d
PDB_IDLY_IDLY_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10621;"	d
PDB_IDLY_IDLY_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10622;"	d
PDB_IDLY_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10560;"	d
PDB_INTC_EXT_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10648;"	d
PDB_INTC_EXT_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10649;"	d
PDB_INTC_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10564;"	d
PDB_INTC_TOE_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10646;"	d
PDB_INTC_TOE_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10647;"	d
PDB_INT_INT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10653;"	d
PDB_INT_INT_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10651;"	d
PDB_INT_INT_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10652;"	d
PDB_INT_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10565;"	d
PDB_MOD_MOD	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10615;"	d
PDB_MOD_MOD_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10613;"	d
PDB_MOD_MOD_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10614;"	d
PDB_MOD_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10558;"	d
PDB_MemMap	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^typedef struct PDB_MemMap {$/;"	s
PDB_MemMapPtr	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^} volatile *PDB_MemMapPtr;$/;"	t
PDB_PODLY_DLY1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10664;"	d
PDB_PODLY_DLY1_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10662;"	d
PDB_PODLY_DLY1_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10663;"	d
PDB_PODLY_DLY2	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10661;"	d
PDB_PODLY_DLY2_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10659;"	d
PDB_PODLY_DLY2_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10660;"	d
PDB_PODLY_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10567;"	d
PDB_POEN_POEN	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10657;"	d
PDB_POEN_POEN_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10655;"	d
PDB_POEN_POEN_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10656;"	d
PDB_POEN_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10566;"	d
PDB_SC_CONT_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10586;"	d
PDB_SC_CONT_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10587;"	d
PDB_SC_DMAEN_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10603;"	d
PDB_SC_DMAEN_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10604;"	d
PDB_SC_LDMOD	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10611;"	d
PDB_SC_LDMOD_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10609;"	d
PDB_SC_LDMOD_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10610;"	d
PDB_SC_LDOK_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10584;"	d
PDB_SC_LDOK_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10585;"	d
PDB_SC_MULT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10590;"	d
PDB_SC_MULT_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10588;"	d
PDB_SC_MULT_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10589;"	d
PDB_SC_PDBEIE_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10607;"	d
PDB_SC_PDBEIE_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10608;"	d
PDB_SC_PDBEN_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10595;"	d
PDB_SC_PDBEN_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10596;"	d
PDB_SC_PDBIE_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10591;"	d
PDB_SC_PDBIE_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10592;"	d
PDB_SC_PDBIF_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10593;"	d
PDB_SC_PDBIF_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10594;"	d
PDB_SC_PRESCALER	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10602;"	d
PDB_SC_PRESCALER_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10600;"	d
PDB_SC_PRESCALER_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10601;"	d
PDB_SC_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10557;"	d
PDB_SC_SWTRIG_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10605;"	d
PDB_SC_SWTRIG_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10606;"	d
PDB_SC_TRGSEL	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10599;"	d
PDB_SC_TRGSEL_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10597;"	d
PDB_SC_TRGSEL_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10598;"	d
PDB_S_CF	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10640;"	d
PDB_S_CF_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10638;"	d
PDB_S_CF_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10639;"	d
PDB_S_ERR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10637;"	d
PDB_S_ERR_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10635;"	d
PDB_S_ERR_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10636;"	d
PDB_S_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10562;"	d
PDDR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t PDDR;                                   \/**< Port Data Direction Register, offset: 0x14 *\/$/;"	m	struct:GPIO_MemMap
PDIR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t PDIR;                                   \/**< Port Data Input Register, offset: 0x10 *\/$/;"	m	struct:GPIO_MemMap
PDOR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t PDOR;                                   \/**< Port Data Output Register, offset: 0x0 *\/$/;"	m	struct:GPIO_MemMap
PDSR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t PDSR;                                   \/**< Device Power-Down Status Register, offset: 0x314 *\/$/;"	m	struct:ETM_MemMap
PE1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t PE1;                                     \/**< LLWU Pin Enable 1 register, offset: 0x0 *\/$/;"	m	struct:LLWU_MemMap
PE2	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t PE2;                                     \/**< LLWU Pin Enable 2 register, offset: 0x1 *\/$/;"	m	struct:LLWU_MemMap
PE3	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t PE3;                                     \/**< LLWU Pin Enable 3 register, offset: 0x2 *\/$/;"	m	struct:LLWU_MemMap
PE4	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t PE4;                                     \/**< LLWU Pin Enable 4 register, offset: 0x3 *\/$/;"	m	struct:LLWU_MemMap
PEN	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t PEN;                                    \/**< Pin Enable register, offset: 0x8 *\/$/;"	m	struct:TSI_MemMap
PERID	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t PERID;                                   \/**< Peripheral ID register, offset: 0x0 *\/$/;"	m	struct:USB_MemMap
PE_ISR	.\oven\bsp\twrk60iar72\cm4f\MCUinit.c	/^PE_ISR(isrINT_NMI)$/;"	f
PE_ISR	.\oven\bsp\twrk60iar72\cm4f\MCUinit.c	/^PE_ISR(isr_default)$/;"	f
PE_ISR	.\oven\bsp\twrk60iar72\cm4f\MCUinit.h	37;"	d
PE_MCUINIT	.\oven\bsp\twrk60iar72\cm4f\MCUinit.c	28;"	d	file:
PFAPR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t PFAPR;                                  \/**< Flash Access Protection Register, offset: 0x0 *\/$/;"	m	struct:FMC_MemMap
PFB0CR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t PFB0CR;                                 \/**< Flash Bank 0 Control Register, offset: 0x4 *\/$/;"	m	struct:FMC_MemMap
PFB1CR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t PFB1CR;                                 \/**< Flash Bank 1 Control Register, offset: 0x8 *\/$/;"	m	struct:FMC_MemMap
PFIFO	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t PFIFO;                                   \/**< UART FIFO Parameters, offset: 0x10 *\/$/;"	m	struct:UART_MemMap
PG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t PG;                                     \/**< ADC Plus-Side Gain Register, offset: 0x2C *\/$/;"	m	struct:ADC_MemMap
PGA	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t PGA;                                    \/**< ADC PGA Register, offset: 0x50 *\/$/;"	m	struct:ADC_MemMap
PID	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t PID;                                    \/**< Process ID register, offset: 0x30 *\/$/;"	m	struct:MCM_MemMap
PID0	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t PID0;                                   \/**< Peripheral Identification Register 0., offset: 0xFE0 *\/$/;"	m	struct:DWT_MemMap
PID0	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t PID0;                                   \/**< Peripheral Identification Register 0., offset: 0xFE0 *\/$/;"	m	struct:FPB_MemMap
PID0	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t PID0;                                   \/**< Peripheral Identification Register 0., offset: 0xFE0 *\/$/;"	m	struct:ITM_MemMap
PID0	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t PID0;                                   \/**< Peripheral Identification Register 0., offset: 0xFE0 *\/$/;"	m	struct:TPIU_MemMap
PID1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t PID1;                                   \/**< Peripheral Identification Register 1., offset: 0xFE4 *\/$/;"	m	struct:DWT_MemMap
PID1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t PID1;                                   \/**< Peripheral Identification Register 1., offset: 0xFE4 *\/$/;"	m	struct:FPB_MemMap
PID1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t PID1;                                   \/**< Peripheral Identification Register 1., offset: 0xFE4 *\/$/;"	m	struct:ITM_MemMap
PID1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t PID1;                                   \/**< Peripheral Identification Register 1., offset: 0xFE4 *\/$/;"	m	struct:TPIU_MemMap
PID2	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t PID2;                                   \/**< Peripheral Identification Register 2., offset: 0xFE8 *\/$/;"	m	struct:DWT_MemMap
PID2	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t PID2;                                   \/**< Peripheral Identification Register 2., offset: 0xFE8 *\/$/;"	m	struct:FPB_MemMap
PID2	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t PID2;                                   \/**< Peripheral Identification Register 2., offset: 0xFE8 *\/$/;"	m	struct:ITM_MemMap
PID2	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t PID2;                                   \/**< Peripheral Identification Register 2., offset: 0xFE8 *\/$/;"	m	struct:TPIU_MemMap
PID3	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t PID3;                                   \/**< Peripheral Identification Register 3., offset: 0xFEC *\/$/;"	m	struct:DWT_MemMap
PID3	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t PID3;                                   \/**< Peripheral Identification Register 3., offset: 0xFEC *\/$/;"	m	struct:FPB_MemMap
PID3	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t PID3;                                   \/**< Peripheral Identification Register 3., offset: 0xFEC *\/$/;"	m	struct:ITM_MemMap
PID3	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t PID3;                                   \/**< Peripheral Identification Register 3., offset: 0xFEC *\/$/;"	m	struct:TPIU_MemMap
PID4	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t PID4;                                   \/**< Peripheral Identification Register 4., offset: 0xFD0 *\/$/;"	m	struct:DWT_MemMap
PID4	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t PID4;                                   \/**< Peripheral Identification Register 4., offset: 0xFD0 *\/$/;"	m	struct:FPB_MemMap
PID4	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t PID4;                                   \/**< Peripheral Identification Register 4., offset: 0xFD0 *\/$/;"	m	struct:ITM_MemMap
PID4	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t PID4;                                   \/**< Peripheral Identification Register 4., offset: 0xFD0 *\/$/;"	m	struct:TPIU_MemMap
PID5	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t PID5;                                   \/**< Peripheral Identification Register 5., offset: 0xFD4 *\/$/;"	m	struct:DWT_MemMap
PID5	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t PID5;                                   \/**< Peripheral Identification Register 5., offset: 0xFD4 *\/$/;"	m	struct:FPB_MemMap
PID5	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t PID5;                                   \/**< Peripheral Identification Register 5., offset: 0xFD4 *\/$/;"	m	struct:ITM_MemMap
PID5	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t PID5;                                   \/**< Peripheral Identification Register 5., offset: 0xFD4 *\/$/;"	m	struct:TPIU_MemMap
PID6	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t PID6;                                   \/**< Peripheral Identification Register 6., offset: 0xFD8 *\/$/;"	m	struct:DWT_MemMap
PID6	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t PID6;                                   \/**< Peripheral Identification Register 6., offset: 0xFD8 *\/$/;"	m	struct:FPB_MemMap
PID6	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t PID6;                                   \/**< Peripheral Identification Register 6., offset: 0xFD8 *\/$/;"	m	struct:ITM_MemMap
PID6	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t PID6;                                   \/**< Peripheral Identification Register 6., offset: 0xFD8 *\/$/;"	m	struct:TPIU_MemMap
PID7	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t PID7;                                   \/**< Peripheral Identification Register 7., offset: 0xFDC *\/$/;"	m	struct:DWT_MemMap
PID7	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t PID7;                                   \/**< Peripheral Identification Register 7., offset: 0xFDC *\/$/;"	m	struct:FPB_MemMap
PID7	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t PID7;                                   \/**< Peripheral Identification Register 7., offset: 0xFDC *\/$/;"	m	struct:ITM_MemMap
PID7	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t PID7;                                   \/**< Peripheral Identification Register 7., offset: 0xFDC *\/$/;"	m	struct:TPIU_MemMap
PIDR0	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t PIDR0;                                  \/**< Peripheral Identification Register 0, offset: 0xFE0 *\/$/;"	m	struct:ETB_MemMap
PIDR0	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t PIDR0;                                  \/**< Peripheral Identification Register 0, offset: 0xFE0 *\/$/;"	m	struct:ETF_MemMap
PIDR0	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t PIDR0;                                  \/**< Peripheral Identification Register 0, offset: 0xFE0 *\/$/;"	m	struct:ETM_MemMap
PIDR1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t PIDR1;                                  \/**< Peripheral Identification Register 1, offset: 0xFE4 *\/$/;"	m	struct:ETB_MemMap
PIDR1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t PIDR1;                                  \/**< Peripheral Identification Register 1, offset: 0xFE4 *\/$/;"	m	struct:ETF_MemMap
PIDR1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t PIDR1;                                  \/**< Peripheral Identification Register 1, offset: 0xFE4 *\/$/;"	m	struct:ETM_MemMap
PIDR2	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t PIDR2;                                  \/**< Peripheral Identification Register 2, offset: 0xFE8 *\/$/;"	m	struct:ETB_MemMap
PIDR2	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t PIDR2;                                  \/**< Peripheral Identification Register 2, offset: 0xFE8 *\/$/;"	m	struct:ETF_MemMap
PIDR2	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t PIDR2;                                  \/**< Peripheral Identification Register 2, offset: 0xFE8 *\/$/;"	m	struct:ETM_MemMap
PIDR3	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t PIDR3;                                  \/**< Peripheral Identification Register 3, offset: 0xFEC *\/$/;"	m	struct:ETB_MemMap
PIDR3	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t PIDR3;                                  \/**< Peripheral Identification Register 3, offset: 0xFEC *\/$/;"	m	struct:ETF_MemMap
PIDR3	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t PIDR3;                                  \/**< Peripheral Identification Register 3, offset: 0xFEC *\/$/;"	m	struct:ETM_MemMap
PIDR4	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t PIDR4;                                  \/**< Peripheral Identification Register 4, offset: 0xFD0 *\/$/;"	m	struct:ETB_MemMap
PIDR4	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t PIDR4;                                  \/**< Peripheral Identification Register 4, offset: 0xFD0 *\/$/;"	m	struct:ETF_MemMap
PIDR4	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t PIDR4;                                  \/**< Peripheral Identification Register 4, offset: 0xFD0 *\/$/;"	m	struct:ETM_MemMap
PIDR5	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t PIDR5;                                  \/**< Peripheral Identification Register 5, offset: 0xFD4 *\/$/;"	m	struct:ETB_MemMap
PIDR5	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t PIDR5;                                  \/**< Peripheral Identification Register 5, offset: 0xFD4 *\/$/;"	m	struct:ETF_MemMap
PIDR5	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t PIDR5;                                  \/**< Peripheral Identification Register 5, offset: 0xFD4 *\/$/;"	m	struct:ETM_MemMap
PIDR6	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t PIDR6;                                  \/**< Peripheral Identification Register 6, offset: 0xFD8 *\/$/;"	m	struct:ETB_MemMap
PIDR6	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t PIDR6;                                  \/**< Peripheral Identification Register 6, offset: 0xFD8 *\/$/;"	m	struct:ETF_MemMap
PIDR6	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t PIDR6;                                  \/**< Peripheral Identification Register 6, offset: 0xFD8 *\/$/;"	m	struct:ETM_MemMap
PIDR7	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t PIDR7;                                  \/**< Peripheral Identification Register 7, offset: 0xFDC *\/$/;"	m	struct:ETB_MemMap
PIDR7	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t PIDR7;                                  \/**< Peripheral Identification Register 7, offset: 0xFDC *\/$/;"	m	struct:ETF_MemMap
PIDR7	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t PIDR7;                                  \/**< Peripheral Identification Register 7, offset: 0xFDC *\/$/;"	m	struct:ETM_MemMap
PIT_BASE_PTR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10811;"	d
PIT_BASE_PTRS	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10813;"	d
PIT_CVAL	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10847;"	d
PIT_CVAL0	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10829;"	d
PIT_CVAL1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10833;"	d
PIT_CVAL2	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10837;"	d
PIT_CVAL3	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10841;"	d
PIT_CVAL_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10762;"	d
PIT_CVAL_TVL	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10792;"	d
PIT_CVAL_TVL_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10790;"	d
PIT_CVAL_TVL_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10791;"	d
PIT_LDVAL	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10846;"	d
PIT_LDVAL0	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10828;"	d
PIT_LDVAL1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10832;"	d
PIT_LDVAL2	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10836;"	d
PIT_LDVAL3	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10840;"	d
PIT_LDVAL_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10761;"	d
PIT_LDVAL_TSV	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10788;"	d
PIT_LDVAL_TSV_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10786;"	d
PIT_LDVAL_TSV_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10787;"	d
PIT_MCR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10827;"	d
PIT_MCR_FRZ_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10781;"	d
PIT_MCR_FRZ_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10782;"	d
PIT_MCR_MDIS_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10783;"	d
PIT_MCR_MDIS_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10784;"	d
PIT_MCR_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10760;"	d
PIT_MemMap	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^typedef struct PIT_MemMap {$/;"	s
PIT_MemMapPtr	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^} volatile *PIT_MemMapPtr;$/;"	t
PIT_TCTRL	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10848;"	d
PIT_TCTRL0	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10830;"	d
PIT_TCTRL1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10834;"	d
PIT_TCTRL2	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10838;"	d
PIT_TCTRL3	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10842;"	d
PIT_TCTRL_CHN_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10798;"	d
PIT_TCTRL_CHN_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10799;"	d
PIT_TCTRL_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10763;"	d
PIT_TCTRL_TEN_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10794;"	d
PIT_TCTRL_TEN_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10795;"	d
PIT_TCTRL_TIE_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10796;"	d
PIT_TCTRL_TIE_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10797;"	d
PIT_TFLG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10849;"	d
PIT_TFLG0	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10831;"	d
PIT_TFLG1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10835;"	d
PIT_TFLG2	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10839;"	d
PIT_TFLG3	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10843;"	d
PIT_TFLG_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10764;"	d
PIT_TFLG_TIF_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10801;"	d
PIT_TFLG_TIF_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10802;"	d
PLAMC	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint16_t PLAMC;                                  \/**< Crossbar Switch (AXBS) Master Configuration, offset: 0xA *\/$/;"	m	struct:MCM_MemMap
PLASC	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint16_t PLASC;                                  \/**< Crossbar Switch (AXBS) Slave Configuration, offset: 0x8 *\/$/;"	m	struct:MCM_MemMap
PMCTRL	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t PMCTRL;                                  \/**< Power Mode Control register, offset: 0x1 *\/$/;"	m	struct:SMC_MemMap
PMC_BASE_PTR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10945;"	d
PMC_BASE_PTRS	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10947;"	d
PMC_LVDSC1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10961;"	d
PMC_LVDSC1_LVDACK_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10914;"	d
PMC_LVDSC1_LVDACK_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10915;"	d
PMC_LVDSC1_LVDF_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10916;"	d
PMC_LVDSC1_LVDF_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10917;"	d
PMC_LVDSC1_LVDIE_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10912;"	d
PMC_LVDSC1_LVDIE_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10913;"	d
PMC_LVDSC1_LVDRE_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10910;"	d
PMC_LVDSC1_LVDRE_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10911;"	d
PMC_LVDSC1_LVDV	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10909;"	d
PMC_LVDSC1_LVDV_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10907;"	d
PMC_LVDSC1_LVDV_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10908;"	d
PMC_LVDSC1_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10888;"	d
PMC_LVDSC2	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10962;"	d
PMC_LVDSC2_LVWACK_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10924;"	d
PMC_LVDSC2_LVWACK_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10925;"	d
PMC_LVDSC2_LVWF_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10926;"	d
PMC_LVDSC2_LVWF_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10927;"	d
PMC_LVDSC2_LVWIE_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10922;"	d
PMC_LVDSC2_LVWIE_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10923;"	d
PMC_LVDSC2_LVWV	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10921;"	d
PMC_LVDSC2_LVWV_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10919;"	d
PMC_LVDSC2_LVWV_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10920;"	d
PMC_LVDSC2_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10889;"	d
PMC_MemMap	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^typedef struct PMC_MemMap {$/;"	s
PMC_MemMapPtr	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^} volatile *PMC_MemMapPtr;$/;"	t
PMC_REGSC	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10963;"	d
PMC_REGSC_ACKISO_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10933;"	d
PMC_REGSC_ACKISO_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10934;"	d
PMC_REGSC_BGBE_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10929;"	d
PMC_REGSC_BGBE_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10930;"	d
PMC_REGSC_BGEN_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10935;"	d
PMC_REGSC_BGEN_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10936;"	d
PMC_REGSC_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10890;"	d
PMC_REGSC_REGONS_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10931;"	d
PMC_REGSC_REGONS_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	10932;"	d
PMPROT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t PMPROT;                                  \/**< Power Mode Protection register, offset: 0x0 *\/$/;"	m	struct:SMC_MemMap
PMSTAT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t PMSTAT;                                  \/**< Power Mode Status register, offset: 0x3 *\/$/;"	m	struct:SMC_MemMap
PODLY	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t PODLY[3];                               \/**< Pulse-Out n Delay Register, array offset: 0x194, array step: 0x4 *\/$/;"	m	struct:PDB_MemMap
POEN	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t POEN;                                   \/**< Pulse-Out n Enable Register, offset: 0x190 *\/$/;"	m	struct:PDB_MemMap
POL	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t POL;                                    \/**< Channels Polarity, offset: 0x70 *\/$/;"	m	struct:FTM_MemMap
POPR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t POPR;                                   \/**< POP RX FIFO Register, offset: 0x38 *\/$/;"	m	struct:SPI_MemMap
PORTA_BASE_PTR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11090;"	d
PORTA_DFCR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11150;"	d
PORTA_DFER	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11149;"	d
PORTA_DFWR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11151;"	d
PORTA_GPCHR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11147;"	d
PORTA_GPCLR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11146;"	d
PORTA_ISFR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11148;"	d
PORTA_PCR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11310;"	d
PORTA_PCR0	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11114;"	d
PORTA_PCR1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11115;"	d
PORTA_PCR10	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11124;"	d
PORTA_PCR11	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11125;"	d
PORTA_PCR12	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11126;"	d
PORTA_PCR13	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11127;"	d
PORTA_PCR14	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11128;"	d
PORTA_PCR15	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11129;"	d
PORTA_PCR16	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11130;"	d
PORTA_PCR17	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11131;"	d
PORTA_PCR18	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11132;"	d
PORTA_PCR19	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11133;"	d
PORTA_PCR2	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11116;"	d
PORTA_PCR20	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11134;"	d
PORTA_PCR21	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11135;"	d
PORTA_PCR22	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11136;"	d
PORTA_PCR23	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11137;"	d
PORTA_PCR24	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11138;"	d
PORTA_PCR25	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11139;"	d
PORTA_PCR26	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11140;"	d
PORTA_PCR27	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11141;"	d
PORTA_PCR28	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11142;"	d
PORTA_PCR29	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11143;"	d
PORTA_PCR3	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11117;"	d
PORTA_PCR30	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11144;"	d
PORTA_PCR31	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11145;"	d
PORTA_PCR4	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11118;"	d
PORTA_PCR5	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11119;"	d
PORTA_PCR6	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11120;"	d
PORTA_PCR7	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11121;"	d
PORTA_PCR8	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11122;"	d
PORTA_PCR9	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11123;"	d
PORTB_BASE_PTR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11092;"	d
PORTB_DFCR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11189;"	d
PORTB_DFER	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11188;"	d
PORTB_DFWR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11190;"	d
PORTB_GPCHR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11186;"	d
PORTB_GPCLR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11185;"	d
PORTB_ISFR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11187;"	d
PORTB_PCR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11311;"	d
PORTB_PCR0	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11153;"	d
PORTB_PCR1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11154;"	d
PORTB_PCR10	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11163;"	d
PORTB_PCR11	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11164;"	d
PORTB_PCR12	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11165;"	d
PORTB_PCR13	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11166;"	d
PORTB_PCR14	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11167;"	d
PORTB_PCR15	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11168;"	d
PORTB_PCR16	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11169;"	d
PORTB_PCR17	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11170;"	d
PORTB_PCR18	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11171;"	d
PORTB_PCR19	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11172;"	d
PORTB_PCR2	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11155;"	d
PORTB_PCR20	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11173;"	d
PORTB_PCR21	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11174;"	d
PORTB_PCR22	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11175;"	d
PORTB_PCR23	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11176;"	d
PORTB_PCR24	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11177;"	d
PORTB_PCR25	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11178;"	d
PORTB_PCR26	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11179;"	d
PORTB_PCR27	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11180;"	d
PORTB_PCR28	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11181;"	d
PORTB_PCR29	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11182;"	d
PORTB_PCR3	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11156;"	d
PORTB_PCR30	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11183;"	d
PORTB_PCR31	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11184;"	d
PORTB_PCR4	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11157;"	d
PORTB_PCR5	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11158;"	d
PORTB_PCR6	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11159;"	d
PORTB_PCR7	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11160;"	d
PORTB_PCR8	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11161;"	d
PORTB_PCR9	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11162;"	d
PORTC_BASE_PTR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11094;"	d
PORTC_DFCR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11228;"	d
PORTC_DFER	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11227;"	d
PORTC_DFWR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11229;"	d
PORTC_GPCHR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11225;"	d
PORTC_GPCLR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11224;"	d
PORTC_ISFR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11226;"	d
PORTC_PCR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11312;"	d
PORTC_PCR0	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11192;"	d
PORTC_PCR1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11193;"	d
PORTC_PCR10	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11202;"	d
PORTC_PCR11	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11203;"	d
PORTC_PCR12	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11204;"	d
PORTC_PCR13	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11205;"	d
PORTC_PCR14	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11206;"	d
PORTC_PCR15	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11207;"	d
PORTC_PCR16	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11208;"	d
PORTC_PCR17	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11209;"	d
PORTC_PCR18	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11210;"	d
PORTC_PCR19	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11211;"	d
PORTC_PCR2	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11194;"	d
PORTC_PCR20	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11212;"	d
PORTC_PCR21	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11213;"	d
PORTC_PCR22	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11214;"	d
PORTC_PCR23	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11215;"	d
PORTC_PCR24	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11216;"	d
PORTC_PCR25	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11217;"	d
PORTC_PCR26	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11218;"	d
PORTC_PCR27	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11219;"	d
PORTC_PCR28	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11220;"	d
PORTC_PCR29	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11221;"	d
PORTC_PCR3	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11195;"	d
PORTC_PCR30	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11222;"	d
PORTC_PCR31	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11223;"	d
PORTC_PCR4	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11196;"	d
PORTC_PCR5	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11197;"	d
PORTC_PCR6	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11198;"	d
PORTC_PCR7	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11199;"	d
PORTC_PCR8	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11200;"	d
PORTC_PCR9	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11201;"	d
PORTD_BASE_PTR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11096;"	d
PORTD_DFCR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11267;"	d
PORTD_DFER	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11266;"	d
PORTD_DFWR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11268;"	d
PORTD_GPCHR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11264;"	d
PORTD_GPCLR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11263;"	d
PORTD_ISFR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11265;"	d
PORTD_PCR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11313;"	d
PORTD_PCR0	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11231;"	d
PORTD_PCR1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11232;"	d
PORTD_PCR10	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11241;"	d
PORTD_PCR11	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11242;"	d
PORTD_PCR12	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11243;"	d
PORTD_PCR13	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11244;"	d
PORTD_PCR14	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11245;"	d
PORTD_PCR15	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11246;"	d
PORTD_PCR16	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11247;"	d
PORTD_PCR17	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11248;"	d
PORTD_PCR18	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11249;"	d
PORTD_PCR19	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11250;"	d
PORTD_PCR2	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11233;"	d
PORTD_PCR20	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11251;"	d
PORTD_PCR21	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11252;"	d
PORTD_PCR22	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11253;"	d
PORTD_PCR23	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11254;"	d
PORTD_PCR24	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11255;"	d
PORTD_PCR25	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11256;"	d
PORTD_PCR26	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11257;"	d
PORTD_PCR27	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11258;"	d
PORTD_PCR28	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11259;"	d
PORTD_PCR29	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11260;"	d
PORTD_PCR3	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11234;"	d
PORTD_PCR30	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11261;"	d
PORTD_PCR31	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11262;"	d
PORTD_PCR4	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11235;"	d
PORTD_PCR5	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11236;"	d
PORTD_PCR6	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11237;"	d
PORTD_PCR7	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11238;"	d
PORTD_PCR8	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11239;"	d
PORTD_PCR9	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11240;"	d
PORTE_BASE_PTR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11098;"	d
PORTE_DFCR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11306;"	d
PORTE_DFER	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11305;"	d
PORTE_DFWR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11307;"	d
PORTE_GPCHR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11303;"	d
PORTE_GPCLR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11302;"	d
PORTE_ISFR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11304;"	d
PORTE_PCR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11314;"	d
PORTE_PCR0	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11270;"	d
PORTE_PCR1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11271;"	d
PORTE_PCR10	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11280;"	d
PORTE_PCR11	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11281;"	d
PORTE_PCR12	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11282;"	d
PORTE_PCR13	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11283;"	d
PORTE_PCR14	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11284;"	d
PORTE_PCR15	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11285;"	d
PORTE_PCR16	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11286;"	d
PORTE_PCR17	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11287;"	d
PORTE_PCR18	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11288;"	d
PORTE_PCR19	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11289;"	d
PORTE_PCR2	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11272;"	d
PORTE_PCR20	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11290;"	d
PORTE_PCR21	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11291;"	d
PORTE_PCR22	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11292;"	d
PORTE_PCR23	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11293;"	d
PORTE_PCR24	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11294;"	d
PORTE_PCR25	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11295;"	d
PORTE_PCR26	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11296;"	d
PORTE_PCR27	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11297;"	d
PORTE_PCR28	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11298;"	d
PORTE_PCR29	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11299;"	d
PORTE_PCR3	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11273;"	d
PORTE_PCR30	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11300;"	d
PORTE_PCR31	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11301;"	d
PORTE_PCR4	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11274;"	d
PORTE_PCR5	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11275;"	d
PORTE_PCR6	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11276;"	d
PORTE_PCR7	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11277;"	d
PORTE_PCR8	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11278;"	d
PORTE_PCR9	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11279;"	d
PORT_BASE_PTRS	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11100;"	d
PORT_DFCR_CS_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11076;"	d
PORT_DFCR_CS_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11077;"	d
PORT_DFCR_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11013;"	d
PORT_DFER_DFE	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11074;"	d
PORT_DFER_DFE_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11072;"	d
PORT_DFER_DFE_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11073;"	d
PORT_DFER_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11012;"	d
PORT_DFWR_FILT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11081;"	d
PORT_DFWR_FILT_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11079;"	d
PORT_DFWR_FILT_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11080;"	d
PORT_DFWR_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11014;"	d
PORT_DSE_HIGH	.\oven\bsp\twrk60iar72\cm4f\kinetis.h	60;"	d
PORT_DSE_LOW	.\oven\bsp\twrk60iar72\cm4f\kinetis.h	59;"	d
PORT_GPCHR_GPWD	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11063;"	d
PORT_GPCHR_GPWD_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11061;"	d
PORT_GPCHR_GPWD_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11062;"	d
PORT_GPCHR_GPWE	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11066;"	d
PORT_GPCHR_GPWE_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11064;"	d
PORT_GPCHR_GPWE_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11065;"	d
PORT_GPCHR_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11010;"	d
PORT_GPCLR_GPWD	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11056;"	d
PORT_GPCLR_GPWD_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11054;"	d
PORT_GPCLR_GPWD_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11055;"	d
PORT_GPCLR_GPWE	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11059;"	d
PORT_GPCLR_GPWE_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11057;"	d
PORT_GPCLR_GPWE_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11058;"	d
PORT_GPCLR_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11009;"	d
PORT_ISFR_ISF	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11070;"	d
PORT_ISFR_ISF_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11068;"	d
PORT_ISFR_ISF_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11069;"	d
PORT_ISFR_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11011;"	d
PORT_MUX_ALT2	.\oven\bsp\twrk60iar72\cm4f\kinetis.h	96;"	d
PORT_MUX_ALT3	.\oven\bsp\twrk60iar72\cm4f\kinetis.h	97;"	d
PORT_MUX_ALT4	.\oven\bsp\twrk60iar72\cm4f\kinetis.h	98;"	d
PORT_MUX_ALT5	.\oven\bsp\twrk60iar72\cm4f\kinetis.h	99;"	d
PORT_MUX_ALT6	.\oven\bsp\twrk60iar72\cm4f\kinetis.h	100;"	d
PORT_MUX_ALT7	.\oven\bsp\twrk60iar72\cm4f\kinetis.h	101;"	d
PORT_MUX_ANALOG	.\oven\bsp\twrk60iar72\cm4f\kinetis.h	94;"	d
PORT_MUX_GPIO	.\oven\bsp\twrk60iar72\cm4f\kinetis.h	95;"	d
PORT_MemMap	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^typedef struct PORT_MemMap {$/;"	s
PORT_MemMapPtr	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^} volatile *PORT_MemMapPtr;$/;"	t
PORT_ODE	.\oven\bsp\twrk60iar72\cm4f\kinetis.h	58;"	d
PORT_PCR_DSE_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11041;"	d
PORT_PCR_DSE_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11042;"	d
PORT_PCR_IRQC	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11050;"	d
PORT_PCR_IRQC_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11048;"	d
PORT_PCR_IRQC_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11049;"	d
PORT_PCR_ISF_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11051;"	d
PORT_PCR_ISF_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11052;"	d
PORT_PCR_LK_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11046;"	d
PORT_PCR_LK_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11047;"	d
PORT_PCR_MUX	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11045;"	d
PORT_PCR_MUX_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11043;"	d
PORT_PCR_MUX_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11044;"	d
PORT_PCR_ODE_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11039;"	d
PORT_PCR_ODE_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11040;"	d
PORT_PCR_PE_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11033;"	d
PORT_PCR_PE_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11034;"	d
PORT_PCR_PFE_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11037;"	d
PORT_PCR_PFE_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11038;"	d
PORT_PCR_PS_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11031;"	d
PORT_PCR_PS_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11032;"	d
PORT_PCR_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11008;"	d
PORT_PCR_SRE_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11035;"	d
PORT_PCR_SRE_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11036;"	d
PORT_PE	.\oven\bsp\twrk60iar72\cm4f\kinetis.h	49;"	d
PORT_PFE	.\oven\bsp\twrk60iar72\cm4f\kinetis.h	52;"	d
PORT_PS_DOWN_ENABLE	.\oven\bsp\twrk60iar72\cm4f\kinetis.h	50;"	d
PORT_PS_UP_ENABLE	.\oven\bsp\twrk60iar72\cm4f\kinetis.h	51;"	d
PORT_SRE_FAST	.\oven\bsp\twrk60iar72\cm4f\kinetis.h	56;"	d
PORT_SRE_SLOW	.\oven\bsp\twrk60iar72\cm4f\kinetis.h	57;"	d
PPS	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t PPS;                                     \/**< CMT Primary Prescaler Register, offset: 0xA *\/$/;"	m	struct:CMT_MemMap
PRE	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t PRE;                                     \/**< UART CEA709.1-B Preamble, offset: 0x27 *\/$/;"	m	struct:UART_MemMap
PRESC	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint16_t PRESC;                                  \/**< Watchdog Prescaler register, offset: 0x16 *\/$/;"	m	struct:WDOG_MemMap
PRINT_GPRS_BAR	.\trtemp\bsp\x86\bsp.c	128;"	d	file:
PRINT_STIMULUS_BAR	.\trtemp\bsp\x86\bsp.c	124;"	d	file:
PROCTL	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t PROCTL;                                 \/**< Protocol Control register, offset: 0x28 *\/$/;"	m	struct:SDHC_MemMap
PRS	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^    uint32_t PRS;                                    \/**< Priority Registers Slave, array offset: 0x0, array step: 0x100 *\/$/;"	m	struct:AXBS_MemMap::<anonymous>
PRSSTAT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t PRSSTAT;                                \/**< Present State register, offset: 0x24 *\/$/;"	m	struct:SDHC_MemMap
PR_OFFSET	.\trtemp\bsp\x86\debug.h	28;"	d
PSOR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t PSOR;                                   \/**< Port Set Output Register, offset: 0x4 *\/$/;"	m	struct:GPIO_MemMap
PSR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t PSR;                                    \/**< Low Power Timer Prescale Register, offset: 0x4 *\/$/;"	m	struct:LPTMR_MemMap
PTA_BASE_PTR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7745;"	d
PTB_BASE_PTR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7747;"	d
PTC_BASE_PTR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7749;"	d
PTD_BASE_PTR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7751;"	d
PTE_BASE_PTR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	7753;"	d
PTOR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t PTOR;                                   \/**< Port Toggle Output Register, offset: 0xC *\/$/;"	m	struct:GPIO_MemMap
PUSHR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^    uint32_t PUSHR;                                  \/**< PUSH TX FIFO Register In Master Mode, offset: 0x34 *\/$/;"	m	union:SPI_MemMap::<anonymous>
PUSHR_SLAVE	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^    uint32_t PUSHR_SLAVE;                            \/**< PUSH TX FIFO Register In Slave Mode, offset: 0x34 *\/$/;"	m	union:SPI_MemMap::<anonymous>
PWMLOAD	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t PWMLOAD;                                \/**< FTM PWM Load, offset: 0x98 *\/$/;"	m	struct:FTM_MemMap
Ptr	.\oven\bsp\twrk60iar72\cm4f\MCUinit.c	/^    void *Ptr;$/;"	m	file:
QDCTRL	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t QDCTRL;                                 \/**< Quadrature Decoder Control And Status, offset: 0x80 *\/$/;"	m	struct:FTM_MemMap
QGMGR_STO_SIZE	.\trtemp\main.c	28;"	d	file:
QSTO_SIZE	.\oven\oven_1\main.c	14;"	d	file:
QSTO_SIZE	.\oven\oven_2\main.c	14;"	d	file:
QSTO_SIZE	.\oven\oven_3\main.c	14;"	d	file:
QSTO_SIZE	.\oven\oven_4\main.c	14;"	d	file:
QSTO_SIZE	.\oven\oven_5\main.c	14;"	d	file:
QSTO_SIZE	.\oven\oven_6\main.c	14;"	d	file:
QTCTRL_STO_SIZE	.\trtemp\main.c	33;"	d	file:
QTRK_STO_SIZE	.\trtemp\main.c	38;"	d	file:
R	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t R[2];                                   \/**< ADC Data Result Register, array offset: 0x10, array step: 0x4 *\/$/;"	m	struct:ADC_MemMap
RA	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t RA;                                      \/**< I2C Range Address register, offset: 0x7 *\/$/;"	m	struct:I2C_MemMap
RACC	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t RACC;                                   \/**< Receive Accelerator Function Configuration, offset: 0x1C4 *\/$/;"	m	struct:ENET_MemMap
RADR_CA	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t RADR_CA[9];                             \/**< General Purpose Register 0 - Reverse and Add to Register command..General Purpose Register 8 - Reverse and Add to Register command, array offset: 0x908, array step: 0x4 *\/$/;"	m	struct:CAU_MemMap
RADR_CAA	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t RADR_CAA;                               \/**< Accumulator register - Reverse and Add to Register command, offset: 0x904 *\/$/;"	m	struct:CAU_MemMap
RADR_CASR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t RADR_CASR;                              \/**< Status register  - Reverse and Add to Register command, offset: 0x900 *\/$/;"	m	struct:CAU_MemMap
RAEM	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t RAEM;                                   \/**< Receive FIFO Almost Empty Threshold, offset: 0x198 *\/$/;"	m	struct:ENET_MemMap
RAFL	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t RAFL;                                   \/**< Receive FIFO Almost Full Threshold, offset: 0x19C *\/$/;"	m	struct:ENET_MemMap
RAR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t RAR;                                    \/**< RTC Read Access Register, offset: 0x804 *\/$/;"	m	struct:RTC_MemMap
RCFIFO	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t RCFIFO;                                  \/**< UART FIFO Receive Count, offset: 0x16 *\/$/;"	m	struct:UART_MemMap
RCM_BASE_PTR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11426;"	d
RCM_BASE_PTRS	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11428;"	d
RCM_MR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11446;"	d
RCM_MR_EZP_MS_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11416;"	d
RCM_MR_EZP_MS_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11417;"	d
RCM_MR_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11361;"	d
RCM_MemMap	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^typedef struct RCM_MemMap {$/;"	s
RCM_MemMapPtr	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^} volatile *RCM_MemMapPtr;$/;"	t
RCM_RPFC	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11444;"	d
RCM_RPFC_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11359;"	d
RCM_RPFC_RSTFLTSRW	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11408;"	d
RCM_RPFC_RSTFLTSRW_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11406;"	d
RCM_RPFC_RSTFLTSRW_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11407;"	d
RCM_RPFC_RSTFLTSS_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11409;"	d
RCM_RPFC_RSTFLTSS_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11410;"	d
RCM_RPFW	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11445;"	d
RCM_RPFW_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11360;"	d
RCM_RPFW_RSTFLTSEL	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11414;"	d
RCM_RPFW_RSTFLTSEL_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11412;"	d
RCM_RPFW_RSTFLTSEL_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11413;"	d
RCM_SRS0	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11442;"	d
RCM_SRS0_LOC_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11382;"	d
RCM_SRS0_LOC_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11383;"	d
RCM_SRS0_LOL_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11384;"	d
RCM_SRS0_LOL_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11385;"	d
RCM_SRS0_LVD_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11380;"	d
RCM_SRS0_LVD_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11381;"	d
RCM_SRS0_PIN_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11388;"	d
RCM_SRS0_PIN_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11389;"	d
RCM_SRS0_POR_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11390;"	d
RCM_SRS0_POR_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11391;"	d
RCM_SRS0_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11357;"	d
RCM_SRS0_WAKEUP_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11378;"	d
RCM_SRS0_WAKEUP_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11379;"	d
RCM_SRS0_WDOG_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11386;"	d
RCM_SRS0_WDOG_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11387;"	d
RCM_SRS1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11443;"	d
RCM_SRS1_EZPT_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11401;"	d
RCM_SRS1_EZPT_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11402;"	d
RCM_SRS1_JTAG_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11393;"	d
RCM_SRS1_JTAG_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11394;"	d
RCM_SRS1_LOCKUP_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11395;"	d
RCM_SRS1_LOCKUP_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11396;"	d
RCM_SRS1_MDM_AP_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11399;"	d
RCM_SRS1_MDM_AP_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11400;"	d
RCM_SRS1_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11358;"	d
RCM_SRS1_SACKERR_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11403;"	d
RCM_SRS1_SACKERR_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11404;"	d
RCM_SRS1_SW_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11397;"	d
RCM_SRS1_SW_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11398;"	d
RCR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t RCR;                                    \/**< Receive Control Register, offset: 0x84 *\/$/;"	m	struct:ENET_MemMap
RCR1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t RCR1;                                   \/**< SAI Receive Configuration 1 Register, offset: 0x84 *\/$/;"	m	struct:I2S_MemMap
RCR2	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t RCR2;                                   \/**< SAI Receive Configuration 2 Register, offset: 0x88 *\/$/;"	m	struct:I2S_MemMap
RCR3	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t RCR3;                                   \/**< SAI Receive Configuration 3 Register, offset: 0x8C *\/$/;"	m	struct:I2S_MemMap
RCR4	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t RCR4;                                   \/**< SAI Receive Configuration 4 Register, offset: 0x90 *\/$/;"	m	struct:I2S_MemMap
RCR5	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t RCR5;                                   \/**< SAI Receive Configuration 5 Register, offset: 0x94 *\/$/;"	m	struct:I2S_MemMap
RCSR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t RCSR;                                   \/**< SAI Receive Control Register, offset: 0x80 *\/$/;"	m	struct:I2S_MemMap
RDAR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t RDAR;                                   \/**< Receive Descriptor Active Register, offset: 0x10 *\/$/;"	m	struct:ENET_MemMap
RDP	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t RDP;                                    \/**< RAM Depth Register, offset: 0x4 *\/$/;"	m	struct:ETB_MemMap
RDR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t RDR[2];                                 \/**< SAI Receive Data Register, array offset: 0xA0, array step: 0x4 *\/$/;"	m	struct:I2S_MemMap
RDSR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t RDSR;                                   \/**< Receive Descriptor Ring Start Register, offset: 0x180 *\/$/;"	m	struct:ENET_MemMap
REFRESH	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint16_t REFRESH;                                \/**< Watchdog Refresh register, offset: 0xC *\/$/;"	m	struct:WDOG_MemMap
REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t REG[8];                                 \/**< Register file register, array offset: 0x0, array step: 0x4 *\/$/;"	m	struct:RFSYS_MemMap
REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t REG[8];                                 \/**< VBAT register file register, array offset: 0x0, array step: 0x4 *\/$/;"	m	struct:RFVBAT_MemMap
REGSC	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t REGSC;                                   \/**< Regulator Status And Control register, offset: 0x2 *\/$/;"	m	struct:PMC_MemMap
REMAP	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t REMAP;                                  \/**< FlashPatch Remap Register, offset: 0x4 *\/$/;"	m	struct:FPB_MemMap
RESERVED_0	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^      uint8_t RESERVED_0[3];$/;"	m	struct:CRC_MemMap::<anonymous>::<anonymous>
RESERVED_0	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^    uint8_t RESERVED_0[12];$/;"	m	struct:AXBS_MemMap::<anonymous>
RESERVED_0	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^    uint8_t RESERVED_0[24];$/;"	m	struct:PDB_MemMap::<anonymous>
RESERVED_0	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^    uint8_t RESERVED_0[3];$/;"	m	struct:USB_MemMap::<anonymous>
RESERVED_0	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^    uint8_t RESERVED_0[4];$/;"	m	struct:DWT_MemMap::<anonymous>
RESERVED_0	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t RESERVED_0[112];$/;"	m	struct:NVIC_MemMap
RESERVED_0	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t RESERVED_0[12];$/;"	m	struct:MPU_MemMap
RESERVED_0	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t RESERVED_0[1];$/;"	m	struct:EWM_MemMap
RESERVED_0	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t RESERVED_0[1];$/;"	m	struct:MCG_MemMap
RESERVED_0	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t RESERVED_0[1];$/;"	m	struct:UART_MemMap
RESERVED_0	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t RESERVED_0[2016];$/;"	m	struct:RTC_MemMap
RESERVED_0	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t RESERVED_0[2048];$/;"	m	struct:CAU_MemMap
RESERVED_0	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t RESERVED_0[240];$/;"	m	struct:PDB_MemMap
RESERVED_0	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t RESERVED_0[240];$/;"	m	struct:TSI_MemMap
RESERVED_0	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t RESERVED_0[244];$/;"	m	struct:FMC_MemMap
RESERVED_0	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t RESERVED_0[24];$/;"	m	struct:FB_MemMap
RESERVED_0	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t RESERVED_0[24];$/;"	m	struct:PORT_MemMap
RESERVED_0	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t RESERVED_0[252];$/;"	m	struct:PIT_MemMap
RESERVED_0	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t RESERVED_0[28];$/;"	m	struct:AIPS_MemMap
RESERVED_0	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t RESERVED_0[2];$/;"	m	struct:FTFL_MemMap
RESERVED_0	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t RESERVED_0[2];$/;"	m	struct:RCM_MemMap
RESERVED_0	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t RESERVED_0[3456];$/;"	m	struct:ITM_MemMap
RESERVED_0	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t RESERVED_0[3812];$/;"	m	struct:ETF_MemMap
RESERVED_0	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t RESERVED_0[3952];$/;"	m	struct:DWT_MemMap
RESERVED_0	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t RESERVED_0[3];$/;"	m	struct:USB_MemMap
RESERVED_0	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t RESERVED_0[4008];$/;"	m	struct:FPB_MemMap
RESERVED_0	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t RESERVED_0[4092];$/;"	m	struct:SIM_MemMap
RESERVED_0	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t RESERVED_0[4];$/;"	m	struct:CAN_MemMap
RESERVED_0	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t RESERVED_0[4];$/;"	m	struct:DMA_MemMap
RESERVED_0	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t RESERVED_0[4];$/;"	m	struct:ENET_MemMap
RESERVED_0	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t RESERVED_0[4];$/;"	m	struct:ETB_MemMap
RESERVED_0	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t RESERVED_0[4];$/;"	m	struct:ETM_MemMap
RESERVED_0	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t RESERVED_0[4];$/;"	m	struct:SPI_MemMap
RESERVED_0	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t RESERVED_0[4];$/;"	m	struct:USBDCD_MemMap
RESERVED_0	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t RESERVED_0[768];$/;"	m	struct:AXBS_MemMap
RESERVED_0	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t RESERVED_0[8];$/;"	m	struct:I2S_MemMap
RESERVED_0	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t RESERVED_0[8];$/;"	m	struct:MCM_MemMap
RESERVED_0	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t RESERVED_0[8];$/;"	m	struct:SCB_MemMap
RESERVED_0	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t RESERVED_0[8];$/;"	m	struct:SDHC_MemMap
RESERVED_0	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t RESERVED_0[8];$/;"	m	struct:TPIU_MemMap
RESERVED_1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^    uint8_t RESERVED_1[236];$/;"	m	struct:AXBS_MemMap::<anonymous>
RESERVED_1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t RESERVED_1[100];$/;"	m	struct:SDHC_MemMap
RESERVED_1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t RESERVED_1[112];$/;"	m	struct:NVIC_MemMap
RESERVED_1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t RESERVED_1[128];$/;"	m	struct:FMC_MemMap
RESERVED_1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t RESERVED_1[16];$/;"	m	struct:AIPS_MemMap
RESERVED_1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t RESERVED_1[16];$/;"	m	struct:MCM_MemMap
RESERVED_1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t RESERVED_1[1];$/;"	m	struct:MCG_MemMap
RESERVED_1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t RESERVED_1[1];$/;"	m	struct:RCM_MemMap
RESERVED_1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t RESERVED_1[1];$/;"	m	struct:UART_MemMap
RESERVED_1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t RESERVED_1[20];$/;"	m	struct:CAU_MemMap
RESERVED_1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t RESERVED_1[220];$/;"	m	struct:TPIU_MemMap
RESERVED_1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t RESERVED_1[24];$/;"	m	struct:I2S_MemMap
RESERVED_1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t RESERVED_1[24];$/;"	m	struct:SPI_MemMap
RESERVED_1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t RESERVED_1[252];$/;"	m	struct:AXBS_MemMap
RESERVED_1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t RESERVED_1[28];$/;"	m	struct:PORT_MemMap
RESERVED_1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t RESERVED_1[3316];$/;"	m	struct:SCB_MemMap
RESERVED_1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t RESERVED_1[3];$/;"	m	struct:USB_MemMap
RESERVED_1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t RESERVED_1[48];$/;"	m	struct:PDB_MemMap
RESERVED_1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t RESERVED_1[4];$/;"	m	struct:CAN_MemMap
RESERVED_1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t RESERVED_1[4];$/;"	m	struct:DMA_MemMap
RESERVED_1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t RESERVED_1[4];$/;"	m	struct:ENET_MemMap
RESERVED_1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t RESERVED_1[4];$/;"	m	struct:ETB_MemMap
RESERVED_1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t RESERVED_1[4];$/;"	m	struct:ETF_MemMap
RESERVED_1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t RESERVED_1[4];$/;"	m	struct:SIM_MemMap
RESERVED_1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t RESERVED_1[60];$/;"	m	struct:ITM_MemMap
RESERVED_1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t RESERVED_1[8];$/;"	m	struct:ETM_MemMap
RESERVED_1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t RESERVED_1[968];$/;"	m	struct:MPU_MemMap
RESERVED_10	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t RESERVED_10[3];$/;"	m	struct:USB_MemMap
RESERVED_10	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t RESERVED_10[4];$/;"	m	struct:ETM_MemMap
RESERVED_10	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t RESERVED_10[56];$/;"	m	struct:ENET_MemMap
RESERVED_11	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t RESERVED_11[3];$/;"	m	struct:USB_MemMap
RESERVED_11	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t RESERVED_11[4];$/;"	m	struct:ENET_MemMap
RESERVED_11	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t RESERVED_11[4];$/;"	m	struct:ETM_MemMap
RESERVED_12	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t RESERVED_12[12];$/;"	m	struct:ENET_MemMap
RESERVED_12	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t RESERVED_12[3];$/;"	m	struct:USB_MemMap
RESERVED_12	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t RESERVED_12[4];$/;"	m	struct:ETM_MemMap
RESERVED_13	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t RESERVED_13[3];$/;"	m	struct:USB_MemMap
RESERVED_13	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t RESERVED_13[4];$/;"	m	struct:ETM_MemMap
RESERVED_13	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t RESERVED_13[56];$/;"	m	struct:ENET_MemMap
RESERVED_14	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t RESERVED_14[12];$/;"	m	struct:ENET_MemMap
RESERVED_14	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t RESERVED_14[156];$/;"	m	struct:ETM_MemMap
RESERVED_14	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t RESERVED_14[3];$/;"	m	struct:USB_MemMap
RESERVED_15	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t RESERVED_15[284];$/;"	m	struct:ENET_MemMap
RESERVED_15	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t RESERVED_15[3];$/;"	m	struct:USB_MemMap
RESERVED_15	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t RESERVED_15[8];$/;"	m	struct:ETM_MemMap
RESERVED_16	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t RESERVED_16[16];$/;"	m	struct:ETM_MemMap
RESERVED_16	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t RESERVED_16[3];$/;"	m	struct:USB_MemMap
RESERVED_16	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t RESERVED_16[488];$/;"	m	struct:ENET_MemMap
RESERVED_17	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t RESERVED_17[3];$/;"	m	struct:USB_MemMap
RESERVED_18	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t RESERVED_18[3];$/;"	m	struct:USB_MemMap
RESERVED_19	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t RESERVED_19[3];$/;"	m	struct:USB_MemMap
RESERVED_2	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t RESERVED_2[112];$/;"	m	struct:NVIC_MemMap
RESERVED_2	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t RESERVED_2[12];$/;"	m	struct:ENET_MemMap
RESERVED_2	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t RESERVED_2[156];$/;"	m	struct:ETF_MemMap
RESERVED_2	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t RESERVED_2[1];$/;"	m	struct:UART_MemMap
RESERVED_2	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t RESERVED_2[20];$/;"	m	struct:CAU_MemMap
RESERVED_2	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t RESERVED_2[24];$/;"	m	struct:I2S_MemMap
RESERVED_2	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t RESERVED_2[252];$/;"	m	struct:AXBS_MemMap
RESERVED_2	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t RESERVED_2[276];$/;"	m	struct:ETM_MemMap
RESERVED_2	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t RESERVED_2[3];$/;"	m	struct:USB_MemMap
RESERVED_2	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t RESERVED_2[48];$/;"	m	struct:SPI_MemMap
RESERVED_2	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t RESERVED_2[4];$/;"	m	struct:CAN_MemMap
RESERVED_2	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t RESERVED_2[4];$/;"	m	struct:DMA_MemMap
RESERVED_2	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t RESERVED_2[4];$/;"	m	struct:SIM_MemMap
RESERVED_2	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t RESERVED_2[524];$/;"	m	struct:TPIU_MemMap
RESERVED_2	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t RESERVED_2[52];$/;"	m	struct:SDHC_MemMap
RESERVED_2	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t RESERVED_2[60];$/;"	m	struct:ITM_MemMap
RESERVED_2	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t RESERVED_2[728];$/;"	m	struct:ETB_MemMap
RESERVED_2	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t RESERVED_2[832];$/;"	m	struct:MPU_MemMap
RESERVED_20	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t RESERVED_20[3];$/;"	m	struct:USB_MemMap
RESERVED_21	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t RESERVED_21[11];$/;"	m	struct:USB_MemMap
RESERVED_22	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t RESERVED_22[3];$/;"	m	struct:USB_MemMap
RESERVED_23	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t RESERVED_23[3];$/;"	m	struct:USB_MemMap
RESERVED_24	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t RESERVED_24[3];$/;"	m	struct:USB_MemMap
RESERVED_25	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t RESERVED_25[7];$/;"	m	struct:USB_MemMap
RESERVED_3	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t RESERVED_3[112];$/;"	m	struct:NVIC_MemMap
RESERVED_3	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t RESERVED_3[156];$/;"	m	struct:ETM_MemMap
RESERVED_3	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t RESERVED_3[20];$/;"	m	struct:CAU_MemMap
RESERVED_3	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t RESERVED_3[24];$/;"	m	struct:ENET_MemMap
RESERVED_3	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t RESERVED_3[252];$/;"	m	struct:AXBS_MemMap
RESERVED_3	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t RESERVED_3[28];$/;"	m	struct:I2S_MemMap
RESERVED_3	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t RESERVED_3[300];$/;"	m	struct:ITM_MemMap
RESERVED_3	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t RESERVED_3[3032];$/;"	m	struct:ETB_MemMap
RESERVED_3	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t RESERVED_3[3036];$/;"	m	struct:TPIU_MemMap
RESERVED_3	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t RESERVED_3[3];$/;"	m	struct:USB_MemMap
RESERVED_3	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t RESERVED_3[4];$/;"	m	struct:DMA_MemMap
RESERVED_3	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t RESERVED_3[8];$/;"	m	struct:CAN_MemMap
RESERVED_3	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t RESERVED_3[8];$/;"	m	struct:ETF_MemMap
RESERVED_3	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t RESERVED_3[8];$/;"	m	struct:SIM_MemMap
RESERVED_4	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t RESERVED_4[12];$/;"	m	struct:ETF_MemMap
RESERVED_4	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t RESERVED_4[240];$/;"	m	struct:NVIC_MemMap
RESERVED_4	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t RESERVED_4[24];$/;"	m	struct:ITM_MemMap
RESERVED_4	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t RESERVED_4[252];$/;"	m	struct:AXBS_MemMap
RESERVED_4	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t RESERVED_4[28];$/;"	m	struct:ENET_MemMap
RESERVED_4	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t RESERVED_4[3];$/;"	m	struct:USB_MemMap
RESERVED_4	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t RESERVED_4[48];$/;"	m	struct:CAN_MemMap
RESERVED_4	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t RESERVED_4[4];$/;"	m	struct:DMA_MemMap
RESERVED_4	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t RESERVED_4[4];$/;"	m	struct:ETB_MemMap
RESERVED_4	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t RESERVED_4[4];$/;"	m	struct:ETM_MemMap
RESERVED_4	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t RESERVED_4[4];$/;"	m	struct:TPIU_MemMap
RESERVED_4	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t RESERVED_4[84];$/;"	m	struct:CAU_MemMap
RESERVED_4	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t RESERVED_4[8];$/;"	m	struct:I2S_MemMap
RESERVED_5	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t RESERVED_5[156];$/;"	m	struct:ETB_MemMap
RESERVED_5	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t RESERVED_5[156];$/;"	m	struct:TPIU_MemMap
RESERVED_5	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t RESERVED_5[1792];$/;"	m	struct:CAN_MemMap
RESERVED_5	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t RESERVED_5[200];$/;"	m	struct:DMA_MemMap
RESERVED_5	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t RESERVED_5[20];$/;"	m	struct:CAU_MemMap
RESERVED_5	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t RESERVED_5[24];$/;"	m	struct:I2S_MemMap
RESERVED_5	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t RESERVED_5[252];$/;"	m	struct:AXBS_MemMap
RESERVED_5	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t RESERVED_5[2710];$/;"	m	struct:NVIC_MemMap
RESERVED_5	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t RESERVED_5[28];$/;"	m	struct:ENET_MemMap
RESERVED_5	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t RESERVED_5[3];$/;"	m	struct:USB_MemMap
RESERVED_5	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t RESERVED_5[4];$/;"	m	struct:ETM_MemMap
RESERVED_6	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t RESERVED_6[24];$/;"	m	struct:I2S_MemMap
RESERVED_6	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t RESERVED_6[276];$/;"	m	struct:CAU_MemMap
RESERVED_6	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t RESERVED_6[32];$/;"	m	struct:TPIU_MemMap
RESERVED_6	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t RESERVED_6[3824];$/;"	m	struct:DMA_MemMap
RESERVED_6	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t RESERVED_6[3];$/;"	m	struct:USB_MemMap
RESERVED_6	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t RESERVED_6[4];$/;"	m	struct:ETM_MemMap
RESERVED_6	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t RESERVED_6[60];$/;"	m	struct:ENET_MemMap
RESERVED_6	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t RESERVED_6[8];$/;"	m	struct:ETB_MemMap
RESERVED_7	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t RESERVED_7[12];$/;"	m	struct:ETB_MemMap
RESERVED_7	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t RESERVED_7[20];$/;"	m	struct:CAU_MemMap
RESERVED_7	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t RESERVED_7[28];$/;"	m	struct:ENET_MemMap
RESERVED_7	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t RESERVED_7[28];$/;"	m	struct:I2S_MemMap
RESERVED_7	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t RESERVED_7[4];$/;"	m	struct:ETM_MemMap
RESERVED_7	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t RESERVED_7[4];$/;"	m	struct:TPIU_MemMap
RESERVED_7	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t RESERVED_7[99];$/;"	m	struct:USB_MemMap
RESERVED_8	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t RESERVED_8[264];$/;"	m	struct:ETM_MemMap
RESERVED_8	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t RESERVED_8[3];$/;"	m	struct:USB_MemMap
RESERVED_8	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t RESERVED_8[40];$/;"	m	struct:ENET_MemMap
RESERVED_9	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t RESERVED_9[28];$/;"	m	struct:ENET_MemMap
RESERVED_9	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t RESERVED_9[3016];$/;"	m	struct:ETM_MemMap
RESERVED_9	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t RESERVED_9[3];$/;"	m	struct:USB_MemMap
REV	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t REV;                                     \/**< Peripheral Revision register, offset: 0x8 *\/$/;"	m	struct:USB_MemMap
RFR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t RFR[2];                                 \/**< SAI Receive FIFO Register, array offset: 0xC0, array step: 0x4 *\/$/;"	m	struct:I2S_MemMap
RFSYS_BASE_PTR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11520;"	d
RFSYS_BASE_PTRS	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11522;"	d
RFSYS_MemMap	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^typedef struct RFSYS_MemMap {$/;"	s
RFSYS_MemMapPtr	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^} volatile *RFSYS_MemMapPtr;$/;"	t
RFSYS_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11546;"	d
RFSYS_REG0	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11536;"	d
RFSYS_REG1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11537;"	d
RFSYS_REG2	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11538;"	d
RFSYS_REG3	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11539;"	d
RFSYS_REG4	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11540;"	d
RFSYS_REG5	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11541;"	d
RFSYS_REG6	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11542;"	d
RFSYS_REG7	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11543;"	d
RFSYS_REG_HH	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11511;"	d
RFSYS_REG_HH_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11509;"	d
RFSYS_REG_HH_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11510;"	d
RFSYS_REG_HL	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11508;"	d
RFSYS_REG_HL_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11506;"	d
RFSYS_REG_HL_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11507;"	d
RFSYS_REG_LH	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11505;"	d
RFSYS_REG_LH_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11503;"	d
RFSYS_REG_LH_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11504;"	d
RFSYS_REG_LL	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11502;"	d
RFSYS_REG_LL_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11500;"	d
RFSYS_REG_LL_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11501;"	d
RFSYS_REG_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11483;"	d
RFVBAT_BASE_PTR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11620;"	d
RFVBAT_BASE_PTRS	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11622;"	d
RFVBAT_MemMap	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^typedef struct RFVBAT_MemMap {$/;"	s
RFVBAT_MemMapPtr	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^} volatile *RFVBAT_MemMapPtr;$/;"	t
RFVBAT_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11646;"	d
RFVBAT_REG0	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11636;"	d
RFVBAT_REG1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11637;"	d
RFVBAT_REG2	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11638;"	d
RFVBAT_REG3	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11639;"	d
RFVBAT_REG4	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11640;"	d
RFVBAT_REG5	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11641;"	d
RFVBAT_REG6	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11642;"	d
RFVBAT_REG7	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11643;"	d
RFVBAT_REG_HH	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11611;"	d
RFVBAT_REG_HH_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11609;"	d
RFVBAT_REG_HH_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11610;"	d
RFVBAT_REG_HL	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11608;"	d
RFVBAT_REG_HL_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11606;"	d
RFVBAT_REG_HL_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11607;"	d
RFVBAT_REG_LH	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11605;"	d
RFVBAT_REG_LH_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11603;"	d
RFVBAT_REG_LH_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11604;"	d
RFVBAT_REG_LL	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11602;"	d
RFVBAT_REG_LL_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11600;"	d
RFVBAT_REG_LL_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11601;"	d
RFVBAT_REG_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11583;"	d
RGDAAC	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t RGDAAC[12];                             \/**< Region Descriptor Alternate Access Control n, array offset: 0x800, array step: 0x4 *\/$/;"	m	struct:MPU_MemMap
RGT_KEY	.\trtemp\bsp\x86\keymap.h	29;"	d
RIDT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t RIDT;                                    \/**< UART CEA709.1-B Receive Indeterminate Time, offset: 0x30 *\/$/;"	m	struct:UART_MemMap
RKHROM	.\rkh\source\portable\80x86\linux_st\gnu\rkhport.h	163;"	d
RKHROM	.\rkh\source\portable\80x86\win32_mt\vc08\rkhport.h	156;"	d
RKHROM	.\rkh\source\portable\80x86\win32_st\vc08\rkhport.h	161;"	d
RKHROM	.\rkh\source\portable\arm-cortex\rkhs\arm_cm0\cw_v10\rkhport.h	160;"	d
RKHROM	.\rkh\source\portable\arm-cortex\rkhs\arm_cm3\codered\rkhport.h	161;"	d
RKHROM	.\rkh\source\portable\arm-cortex\rkhs\arm_cm4f\cw_v10\rkhport.h	161;"	d
RKHROM	.\rkh\source\portable\arm-cortex\rkhs\arm_cm4f\iar_v7_2\rkhport.h	161;"	d
RKHROM	.\rkh\source\portable\cfv1\rkhs\cw6_3\rkhport.h	156;"	d
RKHROM	.\rkh\source\portable\s08\rkhs\cw6_3\rkhport.h	164;"	d
RKH_ACTIVE	.\rkh\source\include\rkhdef.h	68;"	d
RKH_ALLEGE	.\rkh\source\include\rkhassert.h	192;"	d
RKH_ALLEGE	.\rkh\source\include\rkhassert.h	211;"	d
RKH_ALLOC_EVT	.\rkh\source\include\rkh.h	2277;"	d
RKH_ALLOC_EVT	.\rkh\source\include\rkh.h	2280;"	d
RKH_ANY	.\rkh\source\include\rkhitl.h	142;"	d
RKH_ARRAY_SMA	.\rkh\source\include\rkh.h	1106;"	d
RKH_ARRAY_SMA_CREATE	.\rkh\source\include\rkh.h	1075;"	d
RKH_ARRAY_SMA_DCLR	.\rkh\source\include\rkh.h	1047;"	d
RKH_ASSERT	.\rkh\source\include\rkhassert.h	172;"	d
RKH_ASSERT	.\rkh\source\include\rkhassert.h	210;"	d
RKH_ASSERT_EN	.\trtemp\rkhcfg.h	97;"	d
RKH_BASE_T	.\rkh\source\include\rkhitl.h	/^typedef struct RKH_BASE_T$/;"	s
RKH_BASE_T	.\rkh\source\include\rkhitl.h	/^} RKH_BASE_T;$/;"	t
RKH_BASIC	.\rkh\source\include\rkhitl.h	1591;"	d
RKH_BIT	.\rkh\source\include\rkhdef.h	95;"	d
RKH_BIT08	.\rkh\source\include\rkhdef.h	108;"	d
RKH_BIT16	.\rkh\source\include\rkhdef.h	109;"	d
RKH_BIT32	.\rkh\source\include\rkhdef.h	110;"	d
RKH_BIT_CLR_08	.\rkh\source\include\rkhdef.h	180;"	d
RKH_BIT_CLR_16	.\rkh\source\include\rkhdef.h	182;"	d
RKH_BIT_CLR_32	.\rkh\source\include\rkhdef.h	184;"	d
RKH_BIT_IS_CLR	.\rkh\source\include\rkhdef.h	218;"	d
RKH_BIT_IS_CLR_ANY	.\rkh\source\include\rkhdef.h	251;"	d
RKH_BIT_IS_SET	.\rkh\source\include\rkhdef.h	201;"	d
RKH_BIT_IS_SET_ANY	.\rkh\source\include\rkhdef.h	235;"	d
RKH_BIT_MASK	.\rkh\source\include\rkhdef.h	125;"	d
RKH_BIT_MASK_08	.\rkh\source\include\rkhdef.h	140;"	d
RKH_BIT_MASK_16	.\rkh\source\include\rkhdef.h	142;"	d
RKH_BIT_MASK_32	.\rkh\source\include\rkhdef.h	144;"	d
RKH_BIT_SET_08	.\rkh\source\include\rkhdef.h	160;"	d
RKH_BIT_SET_16	.\rkh\source\include\rkhdef.h	162;"	d
RKH_BIT_SET_32	.\rkh\source\include\rkhdef.h	164;"	d
RKH_BRANCH	.\oven\oven_6\oven.c	/^	RKH_BRANCH( ELSE, 				NULL,			&off ),$/;"	v
RKH_BRANCH	.\oven\oven_6\oven.c	/^	RKH_BRANCH( chk_restart_cnt,	defer_start,	&on ),$/;"	v
RKH_BRANCH	.\rkh\source\include\rkh.h	919;"	d
RKH_BRANCH	.\trtemp\tracking\trk.c	/^	RKH_BRANCH( ELSE, 		rel_curr_pos,	&gps_offline ),$/;"	v
RKH_BRANCH	.\trtemp\tracking\trk.c	/^	RKH_BRANCH( is_online, 	upd_curr_pos,	&gps_chk_vmax ),$/;"	v
RKH_CALL_ACTION	.\rkh\source\include\rkhitl.h	2657;"	d
RKH_CALL_ACTION	.\rkh\source\include\rkhitl.h	2663;"	d
RKH_CALL_ACTION	.\rkh\source\include\rkhitl.h	2669;"	d
RKH_CALL_ACTION	.\rkh\source\include\rkhitl.h	2674;"	d
RKH_CAST	.\rkh\source\include\rkh.h	2765;"	d
RKH_CFGPORT_NATIVE_DYN_EVT_EN	.\rkh\source\include\rkhitl.h	1254;"	d
RKH_CFGPORT_NATIVE_DYN_EVT_EN	.\rkh\source\include\rkhitl.h	1255;"	d
RKH_CFGPORT_NATIVE_DYN_EVT_EN	.\rkh\source\include\rkhitl.h	1851;"	d
RKH_CFGPORT_NATIVE_DYN_EVT_EN	.\rkh\source\portable\80x86\linux_st\gnu\rkhport.h	111;"	d
RKH_CFGPORT_NATIVE_DYN_EVT_EN	.\rkh\source\portable\80x86\win32_mt\vc08\rkhport.h	104;"	d
RKH_CFGPORT_NATIVE_DYN_EVT_EN	.\rkh\source\portable\80x86\win32_st\vc08\rkhport.h	109;"	d
RKH_CFGPORT_NATIVE_DYN_EVT_EN	.\rkh\source\portable\arm-cortex\rkhs\arm_cm0\cw_v10\rkhport.h	100;"	d
RKH_CFGPORT_NATIVE_DYN_EVT_EN	.\rkh\source\portable\arm-cortex\rkhs\arm_cm3\codered\rkhport.h	101;"	d
RKH_CFGPORT_NATIVE_DYN_EVT_EN	.\rkh\source\portable\arm-cortex\rkhs\arm_cm4f\cw_v10\rkhport.h	101;"	d
RKH_CFGPORT_NATIVE_DYN_EVT_EN	.\rkh\source\portable\arm-cortex\rkhs\arm_cm4f\iar_v7_2\rkhport.h	101;"	d
RKH_CFGPORT_NATIVE_DYN_EVT_EN	.\rkh\source\portable\cfv1\rkhs\cw6_3\rkhport.h	104;"	d
RKH_CFGPORT_NATIVE_DYN_EVT_EN	.\rkh\source\portable\s08\rkhs\cw6_3\rkhport.h	104;"	d
RKH_CFGPORT_NATIVE_EQUEUE_EN	.\rkh\source\include\rkhitl.h	1840;"	d
RKH_CFGPORT_NATIVE_EQUEUE_EN	.\rkh\source\portable\80x86\linux_st\gnu\rkhport.h	100;"	d
RKH_CFGPORT_NATIVE_EQUEUE_EN	.\rkh\source\portable\80x86\win32_mt\vc08\rkhport.h	93;"	d
RKH_CFGPORT_NATIVE_EQUEUE_EN	.\rkh\source\portable\80x86\win32_st\vc08\rkhport.h	98;"	d
RKH_CFGPORT_NATIVE_EQUEUE_EN	.\rkh\source\portable\arm-cortex\rkhs\arm_cm0\cw_v10\rkhport.h	89;"	d
RKH_CFGPORT_NATIVE_EQUEUE_EN	.\rkh\source\portable\arm-cortex\rkhs\arm_cm3\codered\rkhport.h	90;"	d
RKH_CFGPORT_NATIVE_EQUEUE_EN	.\rkh\source\portable\arm-cortex\rkhs\arm_cm4f\cw_v10\rkhport.h	90;"	d
RKH_CFGPORT_NATIVE_EQUEUE_EN	.\rkh\source\portable\arm-cortex\rkhs\arm_cm4f\iar_v7_2\rkhport.h	90;"	d
RKH_CFGPORT_NATIVE_EQUEUE_EN	.\rkh\source\portable\cfv1\rkhs\cw6_3\rkhport.h	93;"	d
RKH_CFGPORT_NATIVE_EQUEUE_EN	.\rkh\source\portable\s08\rkhs\cw6_3\rkhport.h	93;"	d
RKH_CFGPORT_NATIVE_SCHEDULER_EN	.\rkh\source\include\rkhitl.h	1831;"	d
RKH_CFGPORT_NATIVE_SCHEDULER_EN	.\rkh\source\portable\80x86\linux_st\gnu\rkhport.h	91;"	d
RKH_CFGPORT_NATIVE_SCHEDULER_EN	.\rkh\source\portable\80x86\win32_mt\vc08\rkhport.h	84;"	d
RKH_CFGPORT_NATIVE_SCHEDULER_EN	.\rkh\source\portable\80x86\win32_st\vc08\rkhport.h	89;"	d
RKH_CFGPORT_NATIVE_SCHEDULER_EN	.\rkh\source\portable\arm-cortex\rkhs\arm_cm0\cw_v10\rkhport.h	80;"	d
RKH_CFGPORT_NATIVE_SCHEDULER_EN	.\rkh\source\portable\arm-cortex\rkhs\arm_cm3\codered\rkhport.h	81;"	d
RKH_CFGPORT_NATIVE_SCHEDULER_EN	.\rkh\source\portable\arm-cortex\rkhs\arm_cm4f\cw_v10\rkhport.h	81;"	d
RKH_CFGPORT_NATIVE_SCHEDULER_EN	.\rkh\source\portable\arm-cortex\rkhs\arm_cm4f\iar_v7_2\rkhport.h	81;"	d
RKH_CFGPORT_NATIVE_SCHEDULER_EN	.\rkh\source\portable\cfv1\rkhs\cw6_3\rkhport.h	84;"	d
RKH_CFGPORT_NATIVE_SCHEDULER_EN	.\rkh\source\portable\s08\rkhs\cw6_3\rkhport.h	84;"	d
RKH_CFGPORT_REENTRANT_EN	.\rkh\source\include\rkhitl.h	1859;"	d
RKH_CFGPORT_REENTRANT_EN	.\rkh\source\portable\80x86\linux_st\gnu\rkhport.h	119;"	d
RKH_CFGPORT_REENTRANT_EN	.\rkh\source\portable\80x86\win32_mt\vc08\rkhport.h	112;"	d
RKH_CFGPORT_REENTRANT_EN	.\rkh\source\portable\80x86\win32_st\vc08\rkhport.h	117;"	d
RKH_CFGPORT_REENTRANT_EN	.\rkh\source\portable\arm-cortex\rkhs\arm_cm0\cw_v10\rkhport.h	108;"	d
RKH_CFGPORT_REENTRANT_EN	.\rkh\source\portable\arm-cortex\rkhs\arm_cm3\codered\rkhport.h	109;"	d
RKH_CFGPORT_REENTRANT_EN	.\rkh\source\portable\arm-cortex\rkhs\arm_cm4f\cw_v10\rkhport.h	109;"	d
RKH_CFGPORT_REENTRANT_EN	.\rkh\source\portable\arm-cortex\rkhs\arm_cm4f\iar_v7_2\rkhport.h	109;"	d
RKH_CFGPORT_REENTRANT_EN	.\rkh\source\portable\cfv1\rkhs\cw6_3\rkhport.h	112;"	d
RKH_CFGPORT_REENTRANT_EN	.\rkh\source\portable\s08\rkhs\cw6_3\rkhport.h	112;"	d
RKH_CFGPORT_SMA_QSTO_EN	.\rkh\source\include\rkhitl.h	1888;"	d
RKH_CFGPORT_SMA_QSTO_EN	.\rkh\source\portable\80x86\linux_st\gnu\rkhport.h	148;"	d
RKH_CFGPORT_SMA_QSTO_EN	.\rkh\source\portable\80x86\win32_mt\vc08\rkhport.h	141;"	d
RKH_CFGPORT_SMA_QSTO_EN	.\rkh\source\portable\80x86\win32_st\vc08\rkhport.h	146;"	d
RKH_CFGPORT_SMA_QSTO_EN	.\rkh\source\portable\arm-cortex\rkhs\arm_cm0\cw_v10\rkhport.h	137;"	d
RKH_CFGPORT_SMA_QSTO_EN	.\rkh\source\portable\arm-cortex\rkhs\arm_cm3\codered\rkhport.h	138;"	d
RKH_CFGPORT_SMA_QSTO_EN	.\rkh\source\portable\arm-cortex\rkhs\arm_cm4f\cw_v10\rkhport.h	138;"	d
RKH_CFGPORT_SMA_QSTO_EN	.\rkh\source\portable\arm-cortex\rkhs\arm_cm4f\iar_v7_2\rkhport.h	138;"	d
RKH_CFGPORT_SMA_QSTO_EN	.\rkh\source\portable\cfv1\rkhs\cw6_3\rkhport.h	141;"	d
RKH_CFGPORT_SMA_QSTO_EN	.\rkh\source\portable\s08\rkhs\cw6_3\rkhport.h	141;"	d
RKH_CFGPORT_SMA_STK_EN	.\rkh\source\include\rkhitl.h	1896;"	d
RKH_CFGPORT_SMA_STK_EN	.\rkh\source\portable\80x86\linux_st\gnu\rkhport.h	156;"	d
RKH_CFGPORT_SMA_STK_EN	.\rkh\source\portable\80x86\win32_mt\vc08\rkhport.h	149;"	d
RKH_CFGPORT_SMA_STK_EN	.\rkh\source\portable\80x86\win32_st\vc08\rkhport.h	154;"	d
RKH_CFGPORT_SMA_STK_EN	.\rkh\source\portable\arm-cortex\rkhs\arm_cm0\cw_v10\rkhport.h	145;"	d
RKH_CFGPORT_SMA_STK_EN	.\rkh\source\portable\arm-cortex\rkhs\arm_cm3\codered\rkhport.h	146;"	d
RKH_CFGPORT_SMA_STK_EN	.\rkh\source\portable\arm-cortex\rkhs\arm_cm4f\cw_v10\rkhport.h	146;"	d
RKH_CFGPORT_SMA_STK_EN	.\rkh\source\portable\arm-cortex\rkhs\arm_cm4f\iar_v7_2\rkhport.h	146;"	d
RKH_CFGPORT_SMA_STK_EN	.\rkh\source\portable\cfv1\rkhs\cw6_3\rkhport.h	149;"	d
RKH_CFGPORT_SMA_STK_EN	.\rkh\source\portable\s08\rkhs\cw6_3\rkhport.h	149;"	d
RKH_CFGPORT_SMA_THREAD_DATA_EN	.\rkh\source\include\rkhitl.h	1821;"	d
RKH_CFGPORT_SMA_THREAD_DATA_EN	.\rkh\source\portable\80x86\linux_st\gnu\rkhport.h	81;"	d
RKH_CFGPORT_SMA_THREAD_DATA_EN	.\rkh\source\portable\80x86\win32_mt\vc08\rkhport.h	74;"	d
RKH_CFGPORT_SMA_THREAD_DATA_EN	.\rkh\source\portable\80x86\win32_st\vc08\rkhport.h	79;"	d
RKH_CFGPORT_SMA_THREAD_DATA_EN	.\rkh\source\portable\arm-cortex\rkhs\arm_cm0\cw_v10\rkhport.h	70;"	d
RKH_CFGPORT_SMA_THREAD_DATA_EN	.\rkh\source\portable\arm-cortex\rkhs\arm_cm3\codered\rkhport.h	71;"	d
RKH_CFGPORT_SMA_THREAD_DATA_EN	.\rkh\source\portable\arm-cortex\rkhs\arm_cm4f\cw_v10\rkhport.h	71;"	d
RKH_CFGPORT_SMA_THREAD_DATA_EN	.\rkh\source\portable\arm-cortex\rkhs\arm_cm4f\iar_v7_2\rkhport.h	71;"	d
RKH_CFGPORT_SMA_THREAD_DATA_EN	.\rkh\source\portable\cfv1\rkhs\cw6_3\rkhport.h	74;"	d
RKH_CFGPORT_SMA_THREAD_DATA_EN	.\rkh\source\portable\s08\rkhs\cw6_3\rkhport.h	74;"	d
RKH_CFGPORT_SMA_THREAD_EN	.\rkh\source\include\rkhitl.h	1813;"	d
RKH_CFGPORT_SMA_THREAD_EN	.\rkh\source\portable\80x86\linux_st\gnu\rkhport.h	73;"	d
RKH_CFGPORT_SMA_THREAD_EN	.\rkh\source\portable\80x86\win32_mt\vc08\rkhport.h	66;"	d
RKH_CFGPORT_SMA_THREAD_EN	.\rkh\source\portable\80x86\win32_st\vc08\rkhport.h	71;"	d
RKH_CFGPORT_SMA_THREAD_EN	.\rkh\source\portable\arm-cortex\rkhs\arm_cm0\cw_v10\rkhport.h	62;"	d
RKH_CFGPORT_SMA_THREAD_EN	.\rkh\source\portable\arm-cortex\rkhs\arm_cm3\codered\rkhport.h	63;"	d
RKH_CFGPORT_SMA_THREAD_EN	.\rkh\source\portable\arm-cortex\rkhs\arm_cm4f\cw_v10\rkhport.h	63;"	d
RKH_CFGPORT_SMA_THREAD_EN	.\rkh\source\portable\arm-cortex\rkhs\arm_cm4f\iar_v7_2\rkhport.h	63;"	d
RKH_CFGPORT_SMA_THREAD_EN	.\rkh\source\portable\cfv1\rkhs\cw6_3\rkhport.h	66;"	d
RKH_CFGPORT_SMA_THREAD_EN	.\rkh\source\portable\s08\rkhs\cw6_3\rkhport.h	66;"	d
RKH_CFGPORT_TRC_SIZEOF_FUN_PTR	.\rkh\source\include\rkhitl.h	1873;"	d
RKH_CFGPORT_TRC_SIZEOF_FUN_PTR	.\rkh\source\portable\80x86\linux_st\gnu\rkhport.h	133;"	d
RKH_CFGPORT_TRC_SIZEOF_FUN_PTR	.\rkh\source\portable\80x86\win32_mt\vc08\rkhport.h	126;"	d
RKH_CFGPORT_TRC_SIZEOF_FUN_PTR	.\rkh\source\portable\80x86\win32_st\vc08\rkhport.h	131;"	d
RKH_CFGPORT_TRC_SIZEOF_FUN_PTR	.\rkh\source\portable\arm-cortex\rkhs\arm_cm0\cw_v10\rkhport.h	122;"	d
RKH_CFGPORT_TRC_SIZEOF_FUN_PTR	.\rkh\source\portable\arm-cortex\rkhs\arm_cm3\codered\rkhport.h	123;"	d
RKH_CFGPORT_TRC_SIZEOF_FUN_PTR	.\rkh\source\portable\arm-cortex\rkhs\arm_cm4f\cw_v10\rkhport.h	123;"	d
RKH_CFGPORT_TRC_SIZEOF_FUN_PTR	.\rkh\source\portable\arm-cortex\rkhs\arm_cm4f\iar_v7_2\rkhport.h	123;"	d
RKH_CFGPORT_TRC_SIZEOF_FUN_PTR	.\rkh\source\portable\cfv1\rkhs\cw6_3\rkhport.h	126;"	d
RKH_CFGPORT_TRC_SIZEOF_FUN_PTR	.\rkh\source\portable\s08\rkhs\cw6_3\rkhport.h	126;"	d
RKH_CFGPORT_TRC_SIZEOF_PTR	.\rkh\source\include\rkhitl.h	1866;"	d
RKH_CFGPORT_TRC_SIZEOF_PTR	.\rkh\source\portable\80x86\linux_st\gnu\rkhport.h	126;"	d
RKH_CFGPORT_TRC_SIZEOF_PTR	.\rkh\source\portable\80x86\win32_mt\vc08\rkhport.h	119;"	d
RKH_CFGPORT_TRC_SIZEOF_PTR	.\rkh\source\portable\80x86\win32_st\vc08\rkhport.h	124;"	d
RKH_CFGPORT_TRC_SIZEOF_PTR	.\rkh\source\portable\arm-cortex\rkhs\arm_cm0\cw_v10\rkhport.h	115;"	d
RKH_CFGPORT_TRC_SIZEOF_PTR	.\rkh\source\portable\arm-cortex\rkhs\arm_cm3\codered\rkhport.h	116;"	d
RKH_CFGPORT_TRC_SIZEOF_PTR	.\rkh\source\portable\arm-cortex\rkhs\arm_cm4f\cw_v10\rkhport.h	116;"	d
RKH_CFGPORT_TRC_SIZEOF_PTR	.\rkh\source\portable\arm-cortex\rkhs\arm_cm4f\iar_v7_2\rkhport.h	116;"	d
RKH_CFGPORT_TRC_SIZEOF_PTR	.\rkh\source\portable\cfv1\rkhs\cw6_3\rkhport.h	119;"	d
RKH_CFGPORT_TRC_SIZEOF_PTR	.\rkh\source\portable\s08\rkhs\cw6_3\rkhport.h	119;"	d
RKH_CFGPORT_TRC_SIZEOF_TSTAMP	.\rkh\source\include\rkhitl.h	1880;"	d
RKH_CFGPORT_TRC_SIZEOF_TSTAMP	.\rkh\source\portable\80x86\linux_st\gnu\rkhport.h	140;"	d
RKH_CFGPORT_TRC_SIZEOF_TSTAMP	.\rkh\source\portable\80x86\win32_mt\vc08\rkhport.h	133;"	d
RKH_CFGPORT_TRC_SIZEOF_TSTAMP	.\rkh\source\portable\80x86\win32_st\vc08\rkhport.h	138;"	d
RKH_CFGPORT_TRC_SIZEOF_TSTAMP	.\rkh\source\portable\arm-cortex\rkhs\arm_cm0\cw_v10\rkhport.h	129;"	d
RKH_CFGPORT_TRC_SIZEOF_TSTAMP	.\rkh\source\portable\arm-cortex\rkhs\arm_cm3\codered\rkhport.h	130;"	d
RKH_CFGPORT_TRC_SIZEOF_TSTAMP	.\rkh\source\portable\arm-cortex\rkhs\arm_cm4f\cw_v10\rkhport.h	130;"	d
RKH_CFGPORT_TRC_SIZEOF_TSTAMP	.\rkh\source\portable\arm-cortex\rkhs\arm_cm4f\iar_v7_2\rkhport.h	130;"	d
RKH_CFGPORT_TRC_SIZEOF_TSTAMP	.\rkh\source\portable\cfv1\rkhs\cw6_3\rkhport.h	133;"	d
RKH_CFGPORT_TRC_SIZEOF_TSTAMP	.\rkh\source\portable\s08\rkhs\cw6_3\rkhport.h	133;"	d
RKH_CFG_FWK_ASSERT_EN	.\oven\oven_1\rkhcfg.h	125;"	d
RKH_CFG_FWK_ASSERT_EN	.\oven\oven_2\rkhcfg.h	125;"	d
RKH_CFG_FWK_ASSERT_EN	.\oven\oven_3\rkhcfg.h	125;"	d
RKH_CFG_FWK_ASSERT_EN	.\oven\oven_4\rkhcfg.h	125;"	d
RKH_CFG_FWK_ASSERT_EN	.\oven\oven_5\rkhcfg.h	125;"	d
RKH_CFG_FWK_ASSERT_EN	.\oven\oven_6\rkhcfg.h	125;"	d
RKH_CFG_FWK_DEFER_EVT_EN	.\oven\oven_1\rkhcfg.h	113;"	d
RKH_CFG_FWK_DEFER_EVT_EN	.\oven\oven_2\rkhcfg.h	113;"	d
RKH_CFG_FWK_DEFER_EVT_EN	.\oven\oven_3\rkhcfg.h	113;"	d
RKH_CFG_FWK_DEFER_EVT_EN	.\oven\oven_4\rkhcfg.h	113;"	d
RKH_CFG_FWK_DEFER_EVT_EN	.\oven\oven_5\rkhcfg.h	113;"	d
RKH_CFG_FWK_DEFER_EVT_EN	.\oven\oven_6\rkhcfg.h	113;"	d
RKH_CFG_FWK_DYN_EVT_EN	.\oven\oven_1\rkhcfg.h	70;"	d
RKH_CFG_FWK_DYN_EVT_EN	.\oven\oven_2\rkhcfg.h	70;"	d
RKH_CFG_FWK_DYN_EVT_EN	.\oven\oven_3\rkhcfg.h	70;"	d
RKH_CFG_FWK_DYN_EVT_EN	.\oven\oven_4\rkhcfg.h	70;"	d
RKH_CFG_FWK_DYN_EVT_EN	.\oven\oven_5\rkhcfg.h	70;"	d
RKH_CFG_FWK_DYN_EVT_EN	.\oven\oven_6\rkhcfg.h	70;"	d
RKH_CFG_FWK_MAX_EVT_POOL	.\oven\oven_1\rkhcfg.h	80;"	d
RKH_CFG_FWK_MAX_EVT_POOL	.\oven\oven_2\rkhcfg.h	80;"	d
RKH_CFG_FWK_MAX_EVT_POOL	.\oven\oven_3\rkhcfg.h	80;"	d
RKH_CFG_FWK_MAX_EVT_POOL	.\oven\oven_4\rkhcfg.h	80;"	d
RKH_CFG_FWK_MAX_EVT_POOL	.\oven\oven_5\rkhcfg.h	80;"	d
RKH_CFG_FWK_MAX_EVT_POOL	.\oven\oven_6\rkhcfg.h	80;"	d
RKH_CFG_FWK_MAX_SIGNALS	.\oven\oven_1\rkhcfg.h	96;"	d
RKH_CFG_FWK_MAX_SIGNALS	.\oven\oven_2\rkhcfg.h	96;"	d
RKH_CFG_FWK_MAX_SIGNALS	.\oven\oven_3\rkhcfg.h	96;"	d
RKH_CFG_FWK_MAX_SIGNALS	.\oven\oven_4\rkhcfg.h	96;"	d
RKH_CFG_FWK_MAX_SIGNALS	.\oven\oven_5\rkhcfg.h	96;"	d
RKH_CFG_FWK_MAX_SIGNALS	.\oven\oven_6\rkhcfg.h	96;"	d
RKH_CFG_FWK_MAX_SMA	.\oven\oven_1\rkhcfg.h	62;"	d
RKH_CFG_FWK_MAX_SMA	.\oven\oven_2\rkhcfg.h	62;"	d
RKH_CFG_FWK_MAX_SMA	.\oven\oven_3\rkhcfg.h	62;"	d
RKH_CFG_FWK_MAX_SMA	.\oven\oven_4\rkhcfg.h	62;"	d
RKH_CFG_FWK_MAX_SMA	.\oven\oven_5\rkhcfg.h	62;"	d
RKH_CFG_FWK_MAX_SMA	.\oven\oven_6\rkhcfg.h	62;"	d
RKH_CFG_FWK_SIZEOF_EVT	.\oven\oven_1\rkhcfg.h	89;"	d
RKH_CFG_FWK_SIZEOF_EVT	.\oven\oven_2\rkhcfg.h	89;"	d
RKH_CFG_FWK_SIZEOF_EVT	.\oven\oven_3\rkhcfg.h	89;"	d
RKH_CFG_FWK_SIZEOF_EVT	.\oven\oven_4\rkhcfg.h	89;"	d
RKH_CFG_FWK_SIZEOF_EVT	.\oven\oven_5\rkhcfg.h	89;"	d
RKH_CFG_FWK_SIZEOF_EVT	.\oven\oven_6\rkhcfg.h	89;"	d
RKH_CFG_FWK_SIZEOF_EVT_SIZE	.\oven\oven_1\rkhcfg.h	105;"	d
RKH_CFG_FWK_SIZEOF_EVT_SIZE	.\oven\oven_2\rkhcfg.h	105;"	d
RKH_CFG_FWK_SIZEOF_EVT_SIZE	.\oven\oven_3\rkhcfg.h	105;"	d
RKH_CFG_FWK_SIZEOF_EVT_SIZE	.\oven\oven_4\rkhcfg.h	105;"	d
RKH_CFG_FWK_SIZEOF_EVT_SIZE	.\oven\oven_5\rkhcfg.h	105;"	d
RKH_CFG_FWK_SIZEOF_EVT_SIZE	.\oven\oven_6\rkhcfg.h	105;"	d
RKH_CFG_FWK_TICK_RATE_HZ	.\oven\oven_1\rkhcfg.h	196;"	d
RKH_CFG_FWK_TICK_RATE_HZ	.\oven\oven_2\rkhcfg.h	196;"	d
RKH_CFG_FWK_TICK_RATE_HZ	.\oven\oven_3\rkhcfg.h	196;"	d
RKH_CFG_FWK_TICK_RATE_HZ	.\oven\oven_4\rkhcfg.h	196;"	d
RKH_CFG_FWK_TICK_RATE_HZ	.\oven\oven_5\rkhcfg.h	196;"	d
RKH_CFG_FWK_TICK_RATE_HZ	.\oven\oven_6\rkhcfg.h	196;"	d
RKH_CFG_HOOK_DISPATCH_EN	.\oven\oven_1\rkhcfg.h	133;"	d
RKH_CFG_HOOK_DISPATCH_EN	.\oven\oven_2\rkhcfg.h	133;"	d
RKH_CFG_HOOK_DISPATCH_EN	.\oven\oven_3\rkhcfg.h	133;"	d
RKH_CFG_HOOK_DISPATCH_EN	.\oven\oven_4\rkhcfg.h	133;"	d
RKH_CFG_HOOK_DISPATCH_EN	.\oven\oven_5\rkhcfg.h	133;"	d
RKH_CFG_HOOK_DISPATCH_EN	.\oven\oven_6\rkhcfg.h	133;"	d
RKH_CFG_HOOK_EXIT_EN	.\oven\oven_1\rkhcfg.h	171;"	d
RKH_CFG_HOOK_EXIT_EN	.\oven\oven_2\rkhcfg.h	171;"	d
RKH_CFG_HOOK_EXIT_EN	.\oven\oven_3\rkhcfg.h	171;"	d
RKH_CFG_HOOK_EXIT_EN	.\oven\oven_4\rkhcfg.h	171;"	d
RKH_CFG_HOOK_EXIT_EN	.\oven\oven_5\rkhcfg.h	171;"	d
RKH_CFG_HOOK_EXIT_EN	.\oven\oven_6\rkhcfg.h	171;"	d
RKH_CFG_HOOK_SIGNAL_EN	.\oven\oven_1\rkhcfg.h	142;"	d
RKH_CFG_HOOK_SIGNAL_EN	.\oven\oven_2\rkhcfg.h	142;"	d
RKH_CFG_HOOK_SIGNAL_EN	.\oven\oven_3\rkhcfg.h	142;"	d
RKH_CFG_HOOK_SIGNAL_EN	.\oven\oven_4\rkhcfg.h	142;"	d
RKH_CFG_HOOK_SIGNAL_EN	.\oven\oven_5\rkhcfg.h	142;"	d
RKH_CFG_HOOK_SIGNAL_EN	.\oven\oven_6\rkhcfg.h	142;"	d
RKH_CFG_HOOK_START_EN	.\oven\oven_1\rkhcfg.h	161;"	d
RKH_CFG_HOOK_START_EN	.\oven\oven_2\rkhcfg.h	161;"	d
RKH_CFG_HOOK_START_EN	.\oven\oven_3\rkhcfg.h	161;"	d
RKH_CFG_HOOK_START_EN	.\oven\oven_4\rkhcfg.h	161;"	d
RKH_CFG_HOOK_START_EN	.\oven\oven_5\rkhcfg.h	161;"	d
RKH_CFG_HOOK_START_EN	.\oven\oven_6\rkhcfg.h	161;"	d
RKH_CFG_HOOK_TIMEOUT_EN	.\oven\oven_1\rkhcfg.h	152;"	d
RKH_CFG_HOOK_TIMEOUT_EN	.\oven\oven_2\rkhcfg.h	152;"	d
RKH_CFG_HOOK_TIMEOUT_EN	.\oven\oven_3\rkhcfg.h	152;"	d
RKH_CFG_HOOK_TIMEOUT_EN	.\oven\oven_4\rkhcfg.h	152;"	d
RKH_CFG_HOOK_TIMEOUT_EN	.\oven\oven_5\rkhcfg.h	152;"	d
RKH_CFG_HOOK_TIMEOUT_EN	.\oven\oven_6\rkhcfg.h	152;"	d
RKH_CFG_HOOK_TIMETICK_EN	.\oven\oven_1\rkhcfg.h	186;"	d
RKH_CFG_HOOK_TIMETICK_EN	.\oven\oven_2\rkhcfg.h	186;"	d
RKH_CFG_HOOK_TIMETICK_EN	.\oven\oven_3\rkhcfg.h	186;"	d
RKH_CFG_HOOK_TIMETICK_EN	.\oven\oven_4\rkhcfg.h	186;"	d
RKH_CFG_HOOK_TIMETICK_EN	.\oven\oven_5\rkhcfg.h	186;"	d
RKH_CFG_HOOK_TIMETICK_EN	.\oven\oven_6\rkhcfg.h	186;"	d
RKH_CFG_MP_EN	.\oven\oven_1\rkhcfg.h	687;"	d
RKH_CFG_MP_EN	.\oven\oven_2\rkhcfg.h	687;"	d
RKH_CFG_MP_EN	.\oven\oven_3\rkhcfg.h	687;"	d
RKH_CFG_MP_EN	.\oven\oven_4\rkhcfg.h	687;"	d
RKH_CFG_MP_EN	.\oven\oven_5\rkhcfg.h	687;"	d
RKH_CFG_MP_EN	.\oven\oven_6\rkhcfg.h	687;"	d
RKH_CFG_MP_GET_BSIZE_EN	.\oven\oven_1\rkhcfg.h	716;"	d
RKH_CFG_MP_GET_BSIZE_EN	.\oven\oven_2\rkhcfg.h	716;"	d
RKH_CFG_MP_GET_BSIZE_EN	.\oven\oven_3\rkhcfg.h	716;"	d
RKH_CFG_MP_GET_BSIZE_EN	.\oven\oven_4\rkhcfg.h	716;"	d
RKH_CFG_MP_GET_BSIZE_EN	.\oven\oven_5\rkhcfg.h	716;"	d
RKH_CFG_MP_GET_BSIZE_EN	.\oven\oven_6\rkhcfg.h	716;"	d
RKH_CFG_MP_GET_INFO_EN	.\oven\oven_1\rkhcfg.h	743;"	d
RKH_CFG_MP_GET_INFO_EN	.\oven\oven_2\rkhcfg.h	743;"	d
RKH_CFG_MP_GET_INFO_EN	.\oven\oven_3\rkhcfg.h	743;"	d
RKH_CFG_MP_GET_INFO_EN	.\oven\oven_4\rkhcfg.h	743;"	d
RKH_CFG_MP_GET_INFO_EN	.\oven\oven_5\rkhcfg.h	743;"	d
RKH_CFG_MP_GET_INFO_EN	.\oven\oven_6\rkhcfg.h	743;"	d
RKH_CFG_MP_GET_LWM_EN	.\oven\oven_1\rkhcfg.h	735;"	d
RKH_CFG_MP_GET_LWM_EN	.\oven\oven_2\rkhcfg.h	735;"	d
RKH_CFG_MP_GET_LWM_EN	.\oven\oven_3\rkhcfg.h	735;"	d
RKH_CFG_MP_GET_LWM_EN	.\oven\oven_4\rkhcfg.h	735;"	d
RKH_CFG_MP_GET_LWM_EN	.\oven\oven_5\rkhcfg.h	735;"	d
RKH_CFG_MP_GET_LWM_EN	.\oven\oven_6\rkhcfg.h	735;"	d
RKH_CFG_MP_GET_NFREE_EN	.\oven\oven_1\rkhcfg.h	725;"	d
RKH_CFG_MP_GET_NFREE_EN	.\oven\oven_2\rkhcfg.h	725;"	d
RKH_CFG_MP_GET_NFREE_EN	.\oven\oven_3\rkhcfg.h	725;"	d
RKH_CFG_MP_GET_NFREE_EN	.\oven\oven_4\rkhcfg.h	725;"	d
RKH_CFG_MP_GET_NFREE_EN	.\oven\oven_5\rkhcfg.h	725;"	d
RKH_CFG_MP_GET_NFREE_EN	.\oven\oven_6\rkhcfg.h	725;"	d
RKH_CFG_MP_REDUCED_EN	.\oven\oven_1\rkhcfg.h	694;"	d
RKH_CFG_MP_REDUCED_EN	.\oven\oven_2\rkhcfg.h	694;"	d
RKH_CFG_MP_REDUCED_EN	.\oven\oven_3\rkhcfg.h	694;"	d
RKH_CFG_MP_REDUCED_EN	.\oven\oven_4\rkhcfg.h	694;"	d
RKH_CFG_MP_REDUCED_EN	.\oven\oven_5\rkhcfg.h	694;"	d
RKH_CFG_MP_REDUCED_EN	.\oven\oven_6\rkhcfg.h	694;"	d
RKH_CFG_MP_SIZEOF_BSIZE	.\oven\oven_1\rkhcfg.h	701;"	d
RKH_CFG_MP_SIZEOF_BSIZE	.\oven\oven_2\rkhcfg.h	701;"	d
RKH_CFG_MP_SIZEOF_BSIZE	.\oven\oven_3\rkhcfg.h	701;"	d
RKH_CFG_MP_SIZEOF_BSIZE	.\oven\oven_4\rkhcfg.h	701;"	d
RKH_CFG_MP_SIZEOF_BSIZE	.\oven\oven_5\rkhcfg.h	701;"	d
RKH_CFG_MP_SIZEOF_BSIZE	.\oven\oven_6\rkhcfg.h	701;"	d
RKH_CFG_MP_SIZEOF_NBLOCK	.\oven\oven_1\rkhcfg.h	708;"	d
RKH_CFG_MP_SIZEOF_NBLOCK	.\oven\oven_2\rkhcfg.h	708;"	d
RKH_CFG_MP_SIZEOF_NBLOCK	.\oven\oven_3\rkhcfg.h	708;"	d
RKH_CFG_MP_SIZEOF_NBLOCK	.\oven\oven_4\rkhcfg.h	708;"	d
RKH_CFG_MP_SIZEOF_NBLOCK	.\oven\oven_5\rkhcfg.h	708;"	d
RKH_CFG_MP_SIZEOF_NBLOCK	.\oven\oven_6\rkhcfg.h	708;"	d
RKH_CFG_RQ_DEPLETE_EN	.\oven\oven_1\rkhcfg.h	651;"	d
RKH_CFG_RQ_DEPLETE_EN	.\oven\oven_2\rkhcfg.h	651;"	d
RKH_CFG_RQ_DEPLETE_EN	.\oven\oven_3\rkhcfg.h	651;"	d
RKH_CFG_RQ_DEPLETE_EN	.\oven\oven_4\rkhcfg.h	651;"	d
RKH_CFG_RQ_DEPLETE_EN	.\oven\oven_5\rkhcfg.h	651;"	d
RKH_CFG_RQ_DEPLETE_EN	.\oven\oven_6\rkhcfg.h	651;"	d
RKH_CFG_RQ_EN	.\oven\oven_1\rkhcfg.h	609;"	d
RKH_CFG_RQ_EN	.\oven\oven_2\rkhcfg.h	609;"	d
RKH_CFG_RQ_EN	.\oven\oven_3\rkhcfg.h	609;"	d
RKH_CFG_RQ_EN	.\oven\oven_4\rkhcfg.h	609;"	d
RKH_CFG_RQ_EN	.\oven\oven_5\rkhcfg.h	609;"	d
RKH_CFG_RQ_EN	.\oven\oven_6\rkhcfg.h	609;"	d
RKH_CFG_RQ_GET_INFO_EN	.\oven\oven_1\rkhcfg.h	634;"	d
RKH_CFG_RQ_GET_INFO_EN	.\oven\oven_2\rkhcfg.h	634;"	d
RKH_CFG_RQ_GET_INFO_EN	.\oven\oven_3\rkhcfg.h	634;"	d
RKH_CFG_RQ_GET_INFO_EN	.\oven\oven_4\rkhcfg.h	634;"	d
RKH_CFG_RQ_GET_INFO_EN	.\oven\oven_5\rkhcfg.h	634;"	d
RKH_CFG_RQ_GET_INFO_EN	.\oven\oven_6\rkhcfg.h	634;"	d
RKH_CFG_RQ_GET_LWMARK_EN	.\oven\oven_1\rkhcfg.h	626;"	d
RKH_CFG_RQ_GET_LWMARK_EN	.\oven\oven_2\rkhcfg.h	626;"	d
RKH_CFG_RQ_GET_LWMARK_EN	.\oven\oven_3\rkhcfg.h	626;"	d
RKH_CFG_RQ_GET_LWMARK_EN	.\oven\oven_4\rkhcfg.h	626;"	d
RKH_CFG_RQ_GET_LWMARK_EN	.\oven\oven_5\rkhcfg.h	626;"	d
RKH_CFG_RQ_GET_LWMARK_EN	.\oven\oven_6\rkhcfg.h	626;"	d
RKH_CFG_RQ_GET_NELEMS_EN	.\oven\oven_1\rkhcfg.h	668;"	d
RKH_CFG_RQ_GET_NELEMS_EN	.\oven\oven_2\rkhcfg.h	668;"	d
RKH_CFG_RQ_GET_NELEMS_EN	.\oven\oven_3\rkhcfg.h	668;"	d
RKH_CFG_RQ_GET_NELEMS_EN	.\oven\oven_4\rkhcfg.h	668;"	d
RKH_CFG_RQ_GET_NELEMS_EN	.\oven\oven_5\rkhcfg.h	668;"	d
RKH_CFG_RQ_GET_NELEMS_EN	.\oven\oven_6\rkhcfg.h	668;"	d
RKH_CFG_RQ_IS_FULL_EN	.\oven\oven_1\rkhcfg.h	659;"	d
RKH_CFG_RQ_IS_FULL_EN	.\oven\oven_2\rkhcfg.h	659;"	d
RKH_CFG_RQ_IS_FULL_EN	.\oven\oven_3\rkhcfg.h	659;"	d
RKH_CFG_RQ_IS_FULL_EN	.\oven\oven_4\rkhcfg.h	659;"	d
RKH_CFG_RQ_IS_FULL_EN	.\oven\oven_5\rkhcfg.h	659;"	d
RKH_CFG_RQ_IS_FULL_EN	.\oven\oven_6\rkhcfg.h	659;"	d
RKH_CFG_RQ_PUT_LIFO_EN	.\oven\oven_1\rkhcfg.h	677;"	d
RKH_CFG_RQ_PUT_LIFO_EN	.\oven\oven_2\rkhcfg.h	677;"	d
RKH_CFG_RQ_PUT_LIFO_EN	.\oven\oven_3\rkhcfg.h	677;"	d
RKH_CFG_RQ_PUT_LIFO_EN	.\oven\oven_4\rkhcfg.h	677;"	d
RKH_CFG_RQ_PUT_LIFO_EN	.\oven\oven_5\rkhcfg.h	677;"	d
RKH_CFG_RQ_PUT_LIFO_EN	.\oven\oven_6\rkhcfg.h	677;"	d
RKH_CFG_RQ_READ_EN	.\oven\oven_1\rkhcfg.h	642;"	d
RKH_CFG_RQ_READ_EN	.\oven\oven_2\rkhcfg.h	642;"	d
RKH_CFG_RQ_READ_EN	.\oven\oven_3\rkhcfg.h	642;"	d
RKH_CFG_RQ_READ_EN	.\oven\oven_4\rkhcfg.h	642;"	d
RKH_CFG_RQ_READ_EN	.\oven\oven_5\rkhcfg.h	642;"	d
RKH_CFG_RQ_READ_EN	.\oven\oven_6\rkhcfg.h	642;"	d
RKH_CFG_RQ_SIZEOF_NELEM	.\oven\oven_1\rkhcfg.h	617;"	d
RKH_CFG_RQ_SIZEOF_NELEM	.\oven\oven_2\rkhcfg.h	617;"	d
RKH_CFG_RQ_SIZEOF_NELEM	.\oven\oven_3\rkhcfg.h	617;"	d
RKH_CFG_RQ_SIZEOF_NELEM	.\oven\oven_4\rkhcfg.h	617;"	d
RKH_CFG_RQ_SIZEOF_NELEM	.\oven\oven_5\rkhcfg.h	617;"	d
RKH_CFG_RQ_SIZEOF_NELEM	.\oven\oven_6\rkhcfg.h	617;"	d
RKH_CFG_SMA_ACT_ARG_EVT_EN	.\oven\oven_1\rkhcfg.h	362;"	d
RKH_CFG_SMA_ACT_ARG_EVT_EN	.\oven\oven_2\rkhcfg.h	362;"	d
RKH_CFG_SMA_ACT_ARG_EVT_EN	.\oven\oven_3\rkhcfg.h	362;"	d
RKH_CFG_SMA_ACT_ARG_EVT_EN	.\oven\oven_4\rkhcfg.h	362;"	d
RKH_CFG_SMA_ACT_ARG_EVT_EN	.\oven\oven_5\rkhcfg.h	362;"	d
RKH_CFG_SMA_ACT_ARG_EVT_EN	.\oven\oven_6\rkhcfg.h	362;"	d
RKH_CFG_SMA_ACT_ARG_SMA_EN	.\oven\oven_1\rkhcfg.h	354;"	d
RKH_CFG_SMA_ACT_ARG_SMA_EN	.\oven\oven_2\rkhcfg.h	354;"	d
RKH_CFG_SMA_ACT_ARG_SMA_EN	.\oven\oven_3\rkhcfg.h	354;"	d
RKH_CFG_SMA_ACT_ARG_SMA_EN	.\oven\oven_4\rkhcfg.h	354;"	d
RKH_CFG_SMA_ACT_ARG_SMA_EN	.\oven\oven_5\rkhcfg.h	354;"	d
RKH_CFG_SMA_ACT_ARG_SMA_EN	.\oven\oven_6\rkhcfg.h	354;"	d
RKH_CFG_SMA_CHOICE_EN	.\oven\oven_1\rkhcfg.h	273;"	d
RKH_CFG_SMA_CHOICE_EN	.\oven\oven_2\rkhcfg.h	273;"	d
RKH_CFG_SMA_CHOICE_EN	.\oven\oven_3\rkhcfg.h	273;"	d
RKH_CFG_SMA_CHOICE_EN	.\oven\oven_4\rkhcfg.h	273;"	d
RKH_CFG_SMA_CHOICE_EN	.\oven\oven_5\rkhcfg.h	273;"	d
RKH_CFG_SMA_CHOICE_EN	.\oven\oven_6\rkhcfg.h	273;"	d
RKH_CFG_SMA_CONDITIONAL_EN	.\oven\oven_1\rkhcfg.h	280;"	d
RKH_CFG_SMA_CONDITIONAL_EN	.\oven\oven_2\rkhcfg.h	280;"	d
RKH_CFG_SMA_CONDITIONAL_EN	.\oven\oven_3\rkhcfg.h	280;"	d
RKH_CFG_SMA_CONDITIONAL_EN	.\oven\oven_4\rkhcfg.h	280;"	d
RKH_CFG_SMA_CONDITIONAL_EN	.\oven\oven_5\rkhcfg.h	280;"	d
RKH_CFG_SMA_CONDITIONAL_EN	.\oven\oven_6\rkhcfg.h	280;"	d
RKH_CFG_SMA_DEEP_HIST_EN	.\oven\oven_1\rkhcfg.h	259;"	d
RKH_CFG_SMA_DEEP_HIST_EN	.\oven\oven_2\rkhcfg.h	259;"	d
RKH_CFG_SMA_DEEP_HIST_EN	.\oven\oven_3\rkhcfg.h	259;"	d
RKH_CFG_SMA_DEEP_HIST_EN	.\oven\oven_4\rkhcfg.h	259;"	d
RKH_CFG_SMA_DEEP_HIST_EN	.\oven\oven_5\rkhcfg.h	259;"	d
RKH_CFG_SMA_DEEP_HIST_EN	.\oven\oven_6\rkhcfg.h	259;"	d
RKH_CFG_SMA_ENT_ARG_SMA_EN	.\oven\oven_1\rkhcfg.h	322;"	d
RKH_CFG_SMA_ENT_ARG_SMA_EN	.\oven\oven_2\rkhcfg.h	322;"	d
RKH_CFG_SMA_ENT_ARG_SMA_EN	.\oven\oven_3\rkhcfg.h	322;"	d
RKH_CFG_SMA_ENT_ARG_SMA_EN	.\oven\oven_4\rkhcfg.h	322;"	d
RKH_CFG_SMA_ENT_ARG_SMA_EN	.\oven\oven_5\rkhcfg.h	322;"	d
RKH_CFG_SMA_ENT_ARG_SMA_EN	.\oven\oven_6\rkhcfg.h	322;"	d
RKH_CFG_SMA_ENT_ARG_STATE_EN	.\oven\oven_1\rkhcfg.h	330;"	d
RKH_CFG_SMA_ENT_ARG_STATE_EN	.\oven\oven_2\rkhcfg.h	330;"	d
RKH_CFG_SMA_ENT_ARG_STATE_EN	.\oven\oven_3\rkhcfg.h	330;"	d
RKH_CFG_SMA_ENT_ARG_STATE_EN	.\oven\oven_4\rkhcfg.h	330;"	d
RKH_CFG_SMA_ENT_ARG_STATE_EN	.\oven\oven_5\rkhcfg.h	330;"	d
RKH_CFG_SMA_ENT_ARG_STATE_EN	.\oven\oven_6\rkhcfg.h	330;"	d
RKH_CFG_SMA_EXT_ARG_SMA_EN	.\oven\oven_1\rkhcfg.h	338;"	d
RKH_CFG_SMA_EXT_ARG_SMA_EN	.\oven\oven_2\rkhcfg.h	338;"	d
RKH_CFG_SMA_EXT_ARG_SMA_EN	.\oven\oven_3\rkhcfg.h	338;"	d
RKH_CFG_SMA_EXT_ARG_SMA_EN	.\oven\oven_4\rkhcfg.h	338;"	d
RKH_CFG_SMA_EXT_ARG_SMA_EN	.\oven\oven_5\rkhcfg.h	338;"	d
RKH_CFG_SMA_EXT_ARG_SMA_EN	.\oven\oven_6\rkhcfg.h	338;"	d
RKH_CFG_SMA_EXT_ARG_STATE_EN	.\oven\oven_1\rkhcfg.h	346;"	d
RKH_CFG_SMA_EXT_ARG_STATE_EN	.\oven\oven_2\rkhcfg.h	346;"	d
RKH_CFG_SMA_EXT_ARG_STATE_EN	.\oven\oven_3\rkhcfg.h	346;"	d
RKH_CFG_SMA_EXT_ARG_STATE_EN	.\oven\oven_4\rkhcfg.h	346;"	d
RKH_CFG_SMA_EXT_ARG_STATE_EN	.\oven\oven_5\rkhcfg.h	346;"	d
RKH_CFG_SMA_EXT_ARG_STATE_EN	.\oven\oven_6\rkhcfg.h	346;"	d
RKH_CFG_SMA_GET_INFO_EN	.\oven\oven_1\rkhcfg.h	206;"	d
RKH_CFG_SMA_GET_INFO_EN	.\oven\oven_2\rkhcfg.h	206;"	d
RKH_CFG_SMA_GET_INFO_EN	.\oven\oven_3\rkhcfg.h	206;"	d
RKH_CFG_SMA_GET_INFO_EN	.\oven\oven_4\rkhcfg.h	206;"	d
RKH_CFG_SMA_GET_INFO_EN	.\oven\oven_5\rkhcfg.h	206;"	d
RKH_CFG_SMA_GET_INFO_EN	.\oven\oven_6\rkhcfg.h	206;"	d
RKH_CFG_SMA_GRD_ARG_EVT_EN	.\oven\oven_1\rkhcfg.h	370;"	d
RKH_CFG_SMA_GRD_ARG_EVT_EN	.\oven\oven_2\rkhcfg.h	370;"	d
RKH_CFG_SMA_GRD_ARG_EVT_EN	.\oven\oven_3\rkhcfg.h	370;"	d
RKH_CFG_SMA_GRD_ARG_EVT_EN	.\oven\oven_4\rkhcfg.h	370;"	d
RKH_CFG_SMA_GRD_ARG_EVT_EN	.\oven\oven_5\rkhcfg.h	370;"	d
RKH_CFG_SMA_GRD_ARG_EVT_EN	.\oven\oven_6\rkhcfg.h	370;"	d
RKH_CFG_SMA_GRD_ARG_SMA_EN	.\oven\oven_1\rkhcfg.h	378;"	d
RKH_CFG_SMA_GRD_ARG_SMA_EN	.\oven\oven_2\rkhcfg.h	378;"	d
RKH_CFG_SMA_GRD_ARG_SMA_EN	.\oven\oven_3\rkhcfg.h	378;"	d
RKH_CFG_SMA_GRD_ARG_SMA_EN	.\oven\oven_4\rkhcfg.h	378;"	d
RKH_CFG_SMA_GRD_ARG_SMA_EN	.\oven\oven_5\rkhcfg.h	378;"	d
RKH_CFG_SMA_GRD_ARG_SMA_EN	.\oven\oven_6\rkhcfg.h	378;"	d
RKH_CFG_SMA_HCAL_EN	.\oven\oven_1\rkhcfg.h	227;"	d
RKH_CFG_SMA_HCAL_EN	.\oven\oven_2\rkhcfg.h	227;"	d
RKH_CFG_SMA_HCAL_EN	.\oven\oven_3\rkhcfg.h	227;"	d
RKH_CFG_SMA_HCAL_EN	.\oven\oven_4\rkhcfg.h	227;"	d
RKH_CFG_SMA_HCAL_EN	.\oven\oven_5\rkhcfg.h	227;"	d
RKH_CFG_SMA_HCAL_EN	.\oven\oven_6\rkhcfg.h	227;"	d
RKH_CFG_SMA_INIT_ARG_SMA_EN	.\oven\oven_1\rkhcfg.h	314;"	d
RKH_CFG_SMA_INIT_ARG_SMA_EN	.\oven\oven_2\rkhcfg.h	314;"	d
RKH_CFG_SMA_INIT_ARG_SMA_EN	.\oven\oven_3\rkhcfg.h	314;"	d
RKH_CFG_SMA_INIT_ARG_SMA_EN	.\oven\oven_4\rkhcfg.h	314;"	d
RKH_CFG_SMA_INIT_ARG_SMA_EN	.\oven\oven_5\rkhcfg.h	314;"	d
RKH_CFG_SMA_INIT_ARG_SMA_EN	.\oven\oven_6\rkhcfg.h	314;"	d
RKH_CFG_SMA_INIT_EVT_EN	.\oven\oven_1\rkhcfg.h	303;"	d
RKH_CFG_SMA_INIT_EVT_EN	.\oven\oven_2\rkhcfg.h	303;"	d
RKH_CFG_SMA_INIT_EVT_EN	.\oven\oven_3\rkhcfg.h	303;"	d
RKH_CFG_SMA_INIT_EVT_EN	.\oven\oven_4\rkhcfg.h	303;"	d
RKH_CFG_SMA_INIT_EVT_EN	.\oven\oven_5\rkhcfg.h	303;"	d
RKH_CFG_SMA_INIT_EVT_EN	.\oven\oven_6\rkhcfg.h	303;"	d
RKH_CFG_SMA_MAX_HCAL_DEPTH	.\oven\oven_1\rkhcfg.h	236;"	d
RKH_CFG_SMA_MAX_HCAL_DEPTH	.\oven\oven_2\rkhcfg.h	236;"	d
RKH_CFG_SMA_MAX_HCAL_DEPTH	.\oven\oven_3\rkhcfg.h	236;"	d
RKH_CFG_SMA_MAX_HCAL_DEPTH	.\oven\oven_4\rkhcfg.h	236;"	d
RKH_CFG_SMA_MAX_HCAL_DEPTH	.\oven\oven_5\rkhcfg.h	236;"	d
RKH_CFG_SMA_MAX_HCAL_DEPTH	.\oven\oven_6\rkhcfg.h	236;"	d
RKH_CFG_SMA_MAX_TRC_SEGS	.\oven\oven_1\rkhcfg.h	245;"	d
RKH_CFG_SMA_MAX_TRC_SEGS	.\oven\oven_2\rkhcfg.h	245;"	d
RKH_CFG_SMA_MAX_TRC_SEGS	.\oven\oven_3\rkhcfg.h	245;"	d
RKH_CFG_SMA_MAX_TRC_SEGS	.\oven\oven_4\rkhcfg.h	245;"	d
RKH_CFG_SMA_MAX_TRC_SEGS	.\oven\oven_5\rkhcfg.h	245;"	d
RKH_CFG_SMA_MAX_TRC_SEGS	.\oven\oven_6\rkhcfg.h	245;"	d
RKH_CFG_SMA_PPRO_ARG_SMA_EN	.\oven\oven_1\rkhcfg.h	387;"	d
RKH_CFG_SMA_PPRO_ARG_SMA_EN	.\oven\oven_2\rkhcfg.h	387;"	d
RKH_CFG_SMA_PPRO_ARG_SMA_EN	.\oven\oven_3\rkhcfg.h	387;"	d
RKH_CFG_SMA_PPRO_ARG_SMA_EN	.\oven\oven_4\rkhcfg.h	387;"	d
RKH_CFG_SMA_PPRO_ARG_SMA_EN	.\oven\oven_5\rkhcfg.h	387;"	d
RKH_CFG_SMA_PPRO_ARG_SMA_EN	.\oven\oven_6\rkhcfg.h	387;"	d
RKH_CFG_SMA_PPRO_EN	.\oven\oven_1\rkhcfg.h	218;"	d
RKH_CFG_SMA_PPRO_EN	.\oven\oven_2\rkhcfg.h	218;"	d
RKH_CFG_SMA_PPRO_EN	.\oven\oven_3\rkhcfg.h	218;"	d
RKH_CFG_SMA_PPRO_EN	.\oven\oven_4\rkhcfg.h	218;"	d
RKH_CFG_SMA_PPRO_EN	.\oven\oven_5\rkhcfg.h	218;"	d
RKH_CFG_SMA_PPRO_EN	.\oven\oven_6\rkhcfg.h	218;"	d
RKH_CFG_SMA_PSEUDOSTATE_EN	.\oven\oven_1\rkhcfg.h	252;"	d
RKH_CFG_SMA_PSEUDOSTATE_EN	.\oven\oven_2\rkhcfg.h	252;"	d
RKH_CFG_SMA_PSEUDOSTATE_EN	.\oven\oven_3\rkhcfg.h	252;"	d
RKH_CFG_SMA_PSEUDOSTATE_EN	.\oven\oven_4\rkhcfg.h	252;"	d
RKH_CFG_SMA_PSEUDOSTATE_EN	.\oven\oven_5\rkhcfg.h	252;"	d
RKH_CFG_SMA_PSEUDOSTATE_EN	.\oven\oven_6\rkhcfg.h	252;"	d
RKH_CFG_SMA_SHALLOW_HIST_EN	.\oven\oven_1\rkhcfg.h	266;"	d
RKH_CFG_SMA_SHALLOW_HIST_EN	.\oven\oven_2\rkhcfg.h	266;"	d
RKH_CFG_SMA_SHALLOW_HIST_EN	.\oven\oven_3\rkhcfg.h	266;"	d
RKH_CFG_SMA_SHALLOW_HIST_EN	.\oven\oven_4\rkhcfg.h	266;"	d
RKH_CFG_SMA_SHALLOW_HIST_EN	.\oven\oven_5\rkhcfg.h	266;"	d
RKH_CFG_SMA_SHALLOW_HIST_EN	.\oven\oven_6\rkhcfg.h	266;"	d
RKH_CFG_SMA_SUBMACHINE_EN	.\oven\oven_1\rkhcfg.h	287;"	d
RKH_CFG_SMA_SUBMACHINE_EN	.\oven\oven_2\rkhcfg.h	287;"	d
RKH_CFG_SMA_SUBMACHINE_EN	.\oven\oven_3\rkhcfg.h	287;"	d
RKH_CFG_SMA_SUBMACHINE_EN	.\oven\oven_4\rkhcfg.h	287;"	d
RKH_CFG_SMA_SUBMACHINE_EN	.\oven\oven_5\rkhcfg.h	287;"	d
RKH_CFG_SMA_SUBMACHINE_EN	.\oven\oven_6\rkhcfg.h	287;"	d
RKH_CFG_SMA_TRC_SNDR_EN	.\oven\oven_1\rkhcfg.h	294;"	d
RKH_CFG_SMA_TRC_SNDR_EN	.\oven\oven_2\rkhcfg.h	294;"	d
RKH_CFG_SMA_TRC_SNDR_EN	.\oven\oven_3\rkhcfg.h	294;"	d
RKH_CFG_SMA_TRC_SNDR_EN	.\oven\oven_4\rkhcfg.h	294;"	d
RKH_CFG_SMA_TRC_SNDR_EN	.\oven\oven_5\rkhcfg.h	294;"	d
RKH_CFG_SMA_TRC_SNDR_EN	.\oven\oven_6\rkhcfg.h	294;"	d
RKH_CFG_TMR_EN	.\oven\oven_1\rkhcfg.h	753;"	d
RKH_CFG_TMR_EN	.\oven\oven_2\rkhcfg.h	753;"	d
RKH_CFG_TMR_EN	.\oven\oven_3\rkhcfg.h	753;"	d
RKH_CFG_TMR_EN	.\oven\oven_4\rkhcfg.h	753;"	d
RKH_CFG_TMR_EN	.\oven\oven_5\rkhcfg.h	753;"	d
RKH_CFG_TMR_EN	.\oven\oven_6\rkhcfg.h	753;"	d
RKH_CFG_TMR_GET_INFO_EN	.\oven\oven_1\rkhcfg.h	777;"	d
RKH_CFG_TMR_GET_INFO_EN	.\oven\oven_2\rkhcfg.h	777;"	d
RKH_CFG_TMR_GET_INFO_EN	.\oven\oven_3\rkhcfg.h	777;"	d
RKH_CFG_TMR_GET_INFO_EN	.\oven\oven_4\rkhcfg.h	777;"	d
RKH_CFG_TMR_GET_INFO_EN	.\oven\oven_5\rkhcfg.h	777;"	d
RKH_CFG_TMR_GET_INFO_EN	.\oven\oven_6\rkhcfg.h	777;"	d
RKH_CFG_TMR_HOOK_EN	.\oven\oven_1\rkhcfg.h	769;"	d
RKH_CFG_TMR_HOOK_EN	.\oven\oven_2\rkhcfg.h	769;"	d
RKH_CFG_TMR_HOOK_EN	.\oven\oven_3\rkhcfg.h	769;"	d
RKH_CFG_TMR_HOOK_EN	.\oven\oven_4\rkhcfg.h	769;"	d
RKH_CFG_TMR_HOOK_EN	.\oven\oven_5\rkhcfg.h	769;"	d
RKH_CFG_TMR_HOOK_EN	.\oven\oven_6\rkhcfg.h	769;"	d
RKH_CFG_TMR_SIZEOF_NTIMER	.\oven\oven_1\rkhcfg.h	761;"	d
RKH_CFG_TMR_SIZEOF_NTIMER	.\oven\oven_2\rkhcfg.h	761;"	d
RKH_CFG_TMR_SIZEOF_NTIMER	.\oven\oven_3\rkhcfg.h	761;"	d
RKH_CFG_TMR_SIZEOF_NTIMER	.\oven\oven_4\rkhcfg.h	761;"	d
RKH_CFG_TMR_SIZEOF_NTIMER	.\oven\oven_5\rkhcfg.h	761;"	d
RKH_CFG_TMR_SIZEOF_NTIMER	.\oven\oven_6\rkhcfg.h	761;"	d
RKH_CFG_TRC_ALL_EN	.\oven\oven_1\rkhcfg.h	440;"	d
RKH_CFG_TRC_ALL_EN	.\oven\oven_2\rkhcfg.h	440;"	d
RKH_CFG_TRC_ALL_EN	.\oven\oven_3\rkhcfg.h	440;"	d
RKH_CFG_TRC_ALL_EN	.\oven\oven_4\rkhcfg.h	440;"	d
RKH_CFG_TRC_ALL_EN	.\oven\oven_5\rkhcfg.h	440;"	d
RKH_CFG_TRC_ALL_EN	.\oven\oven_6\rkhcfg.h	440;"	d
RKH_CFG_TRC_ASSERT_EN	.\oven\oven_1\rkhcfg.h	489;"	d
RKH_CFG_TRC_ASSERT_EN	.\oven\oven_2\rkhcfg.h	489;"	d
RKH_CFG_TRC_ASSERT_EN	.\oven\oven_3\rkhcfg.h	489;"	d
RKH_CFG_TRC_ASSERT_EN	.\oven\oven_4\rkhcfg.h	489;"	d
RKH_CFG_TRC_ASSERT_EN	.\oven\oven_5\rkhcfg.h	489;"	d
RKH_CFG_TRC_ASSERT_EN	.\oven\oven_6\rkhcfg.h	489;"	d
RKH_CFG_TRC_CHK_EN	.\oven\oven_1\rkhcfg.h	584;"	d
RKH_CFG_TRC_CHK_EN	.\oven\oven_2\rkhcfg.h	584;"	d
RKH_CFG_TRC_CHK_EN	.\oven\oven_3\rkhcfg.h	584;"	d
RKH_CFG_TRC_CHK_EN	.\oven\oven_4\rkhcfg.h	584;"	d
RKH_CFG_TRC_CHK_EN	.\oven\oven_5\rkhcfg.h	584;"	d
RKH_CFG_TRC_CHK_EN	.\oven\oven_6\rkhcfg.h	584;"	d
RKH_CFG_TRC_EN	.\oven\oven_1\rkhcfg.h	397;"	d
RKH_CFG_TRC_EN	.\oven\oven_2\rkhcfg.h	397;"	d
RKH_CFG_TRC_EN	.\oven\oven_3\rkhcfg.h	397;"	d
RKH_CFG_TRC_EN	.\oven\oven_4\rkhcfg.h	397;"	d
RKH_CFG_TRC_EN	.\oven\oven_5\rkhcfg.h	397;"	d
RKH_CFG_TRC_EN	.\oven\oven_6\rkhcfg.h	397;"	d
RKH_CFG_TRC_FWK_EN	.\oven\oven_1\rkhcfg.h	482;"	d
RKH_CFG_TRC_FWK_EN	.\oven\oven_2\rkhcfg.h	482;"	d
RKH_CFG_TRC_FWK_EN	.\oven\oven_3\rkhcfg.h	482;"	d
RKH_CFG_TRC_FWK_EN	.\oven\oven_4\rkhcfg.h	482;"	d
RKH_CFG_TRC_FWK_EN	.\oven\oven_5\rkhcfg.h	482;"	d
RKH_CFG_TRC_FWK_EN	.\oven\oven_6\rkhcfg.h	482;"	d
RKH_CFG_TRC_MP_EN	.\oven\oven_1\rkhcfg.h	447;"	d
RKH_CFG_TRC_MP_EN	.\oven\oven_2\rkhcfg.h	447;"	d
RKH_CFG_TRC_MP_EN	.\oven\oven_3\rkhcfg.h	447;"	d
RKH_CFG_TRC_MP_EN	.\oven\oven_4\rkhcfg.h	447;"	d
RKH_CFG_TRC_MP_EN	.\oven\oven_5\rkhcfg.h	447;"	d
RKH_CFG_TRC_MP_EN	.\oven\oven_6\rkhcfg.h	447;"	d
RKH_CFG_TRC_NSEQ_EN	.\oven\oven_1\rkhcfg.h	577;"	d
RKH_CFG_TRC_NSEQ_EN	.\oven\oven_2\rkhcfg.h	577;"	d
RKH_CFG_TRC_NSEQ_EN	.\oven\oven_3\rkhcfg.h	577;"	d
RKH_CFG_TRC_NSEQ_EN	.\oven\oven_4\rkhcfg.h	577;"	d
RKH_CFG_TRC_NSEQ_EN	.\oven\oven_5\rkhcfg.h	577;"	d
RKH_CFG_TRC_NSEQ_EN	.\oven\oven_6\rkhcfg.h	577;"	d
RKH_CFG_TRC_RQ_EN	.\oven\oven_1\rkhcfg.h	454;"	d
RKH_CFG_TRC_RQ_EN	.\oven\oven_2\rkhcfg.h	454;"	d
RKH_CFG_TRC_RQ_EN	.\oven\oven_3\rkhcfg.h	454;"	d
RKH_CFG_TRC_RQ_EN	.\oven\oven_4\rkhcfg.h	454;"	d
RKH_CFG_TRC_RQ_EN	.\oven\oven_5\rkhcfg.h	454;"	d
RKH_CFG_TRC_RQ_EN	.\oven\oven_6\rkhcfg.h	454;"	d
RKH_CFG_TRC_RTFIL_EN	.\oven\oven_1\rkhcfg.h	409;"	d
RKH_CFG_TRC_RTFIL_EN	.\oven\oven_2\rkhcfg.h	409;"	d
RKH_CFG_TRC_RTFIL_EN	.\oven\oven_3\rkhcfg.h	409;"	d
RKH_CFG_TRC_RTFIL_EN	.\oven\oven_4\rkhcfg.h	409;"	d
RKH_CFG_TRC_RTFIL_EN	.\oven\oven_5\rkhcfg.h	409;"	d
RKH_CFG_TRC_RTFIL_EN	.\oven\oven_6\rkhcfg.h	409;"	d
RKH_CFG_TRC_RTFIL_SIGNAL_EN	.\oven\oven_1\rkhcfg.h	425;"	d
RKH_CFG_TRC_RTFIL_SIGNAL_EN	.\oven\oven_2\rkhcfg.h	425;"	d
RKH_CFG_TRC_RTFIL_SIGNAL_EN	.\oven\oven_3\rkhcfg.h	425;"	d
RKH_CFG_TRC_RTFIL_SIGNAL_EN	.\oven\oven_4\rkhcfg.h	425;"	d
RKH_CFG_TRC_RTFIL_SIGNAL_EN	.\oven\oven_5\rkhcfg.h	425;"	d
RKH_CFG_TRC_RTFIL_SIGNAL_EN	.\oven\oven_6\rkhcfg.h	425;"	d
RKH_CFG_TRC_RTFIL_SMA_EN	.\oven\oven_1\rkhcfg.h	417;"	d
RKH_CFG_TRC_RTFIL_SMA_EN	.\oven\oven_2\rkhcfg.h	417;"	d
RKH_CFG_TRC_RTFIL_SMA_EN	.\oven\oven_3\rkhcfg.h	417;"	d
RKH_CFG_TRC_RTFIL_SMA_EN	.\oven\oven_4\rkhcfg.h	417;"	d
RKH_CFG_TRC_RTFIL_SMA_EN	.\oven\oven_5\rkhcfg.h	417;"	d
RKH_CFG_TRC_RTFIL_SMA_EN	.\oven\oven_6\rkhcfg.h	417;"	d
RKH_CFG_TRC_SIZEOF_STREAM	.\oven\oven_1\rkhcfg.h	599;"	d
RKH_CFG_TRC_SIZEOF_STREAM	.\oven\oven_2\rkhcfg.h	599;"	d
RKH_CFG_TRC_SIZEOF_STREAM	.\oven\oven_3\rkhcfg.h	599;"	d
RKH_CFG_TRC_SIZEOF_STREAM	.\oven\oven_4\rkhcfg.h	599;"	d
RKH_CFG_TRC_SIZEOF_STREAM	.\oven\oven_5\rkhcfg.h	599;"	d
RKH_CFG_TRC_SIZEOF_STREAM	.\oven\oven_6\rkhcfg.h	599;"	d
RKH_CFG_TRC_SMA_DCH_EN	.\oven\oven_1\rkhcfg.h	503;"	d
RKH_CFG_TRC_SMA_DCH_EN	.\oven\oven_2\rkhcfg.h	503;"	d
RKH_CFG_TRC_SMA_DCH_EN	.\oven\oven_3\rkhcfg.h	503;"	d
RKH_CFG_TRC_SMA_DCH_EN	.\oven\oven_4\rkhcfg.h	503;"	d
RKH_CFG_TRC_SMA_DCH_EN	.\oven\oven_5\rkhcfg.h	503;"	d
RKH_CFG_TRC_SMA_DCH_EN	.\oven\oven_6\rkhcfg.h	503;"	d
RKH_CFG_TRC_SMA_EN	.\oven\oven_1\rkhcfg.h	461;"	d
RKH_CFG_TRC_SMA_EN	.\oven\oven_2\rkhcfg.h	461;"	d
RKH_CFG_TRC_SMA_EN	.\oven\oven_3\rkhcfg.h	461;"	d
RKH_CFG_TRC_SMA_EN	.\oven\oven_4\rkhcfg.h	461;"	d
RKH_CFG_TRC_SMA_EN	.\oven\oven_5\rkhcfg.h	461;"	d
RKH_CFG_TRC_SMA_EN	.\oven\oven_6\rkhcfg.h	461;"	d
RKH_CFG_TRC_SM_CLRH_EN	.\oven\oven_1\rkhcfg.h	510;"	d
RKH_CFG_TRC_SM_CLRH_EN	.\oven\oven_2\rkhcfg.h	510;"	d
RKH_CFG_TRC_SM_CLRH_EN	.\oven\oven_3\rkhcfg.h	510;"	d
RKH_CFG_TRC_SM_CLRH_EN	.\oven\oven_4\rkhcfg.h	510;"	d
RKH_CFG_TRC_SM_CLRH_EN	.\oven\oven_5\rkhcfg.h	510;"	d
RKH_CFG_TRC_SM_CLRH_EN	.\oven\oven_6\rkhcfg.h	510;"	d
RKH_CFG_TRC_SM_EN	.\oven\oven_1\rkhcfg.h	475;"	d
RKH_CFG_TRC_SM_EN	.\oven\oven_2\rkhcfg.h	475;"	d
RKH_CFG_TRC_SM_EN	.\oven\oven_3\rkhcfg.h	475;"	d
RKH_CFG_TRC_SM_EN	.\oven\oven_4\rkhcfg.h	475;"	d
RKH_CFG_TRC_SM_EN	.\oven\oven_5\rkhcfg.h	475;"	d
RKH_CFG_TRC_SM_EN	.\oven\oven_6\rkhcfg.h	475;"	d
RKH_CFG_TRC_SM_ENSTATE_EN	.\oven\oven_1\rkhcfg.h	531;"	d
RKH_CFG_TRC_SM_ENSTATE_EN	.\oven\oven_2\rkhcfg.h	531;"	d
RKH_CFG_TRC_SM_ENSTATE_EN	.\oven\oven_3\rkhcfg.h	531;"	d
RKH_CFG_TRC_SM_ENSTATE_EN	.\oven\oven_4\rkhcfg.h	531;"	d
RKH_CFG_TRC_SM_ENSTATE_EN	.\oven\oven_5\rkhcfg.h	531;"	d
RKH_CFG_TRC_SM_ENSTATE_EN	.\oven\oven_6\rkhcfg.h	531;"	d
RKH_CFG_TRC_SM_EXSTATE_EN	.\oven\oven_1\rkhcfg.h	538;"	d
RKH_CFG_TRC_SM_EXSTATE_EN	.\oven\oven_2\rkhcfg.h	538;"	d
RKH_CFG_TRC_SM_EXSTATE_EN	.\oven\oven_3\rkhcfg.h	538;"	d
RKH_CFG_TRC_SM_EXSTATE_EN	.\oven\oven_4\rkhcfg.h	538;"	d
RKH_CFG_TRC_SM_EXSTATE_EN	.\oven\oven_5\rkhcfg.h	538;"	d
RKH_CFG_TRC_SM_EXSTATE_EN	.\oven\oven_6\rkhcfg.h	538;"	d
RKH_CFG_TRC_SM_INIT_EN	.\oven\oven_1\rkhcfg.h	496;"	d
RKH_CFG_TRC_SM_INIT_EN	.\oven\oven_2\rkhcfg.h	496;"	d
RKH_CFG_TRC_SM_INIT_EN	.\oven\oven_3\rkhcfg.h	496;"	d
RKH_CFG_TRC_SM_INIT_EN	.\oven\oven_4\rkhcfg.h	496;"	d
RKH_CFG_TRC_SM_INIT_EN	.\oven\oven_5\rkhcfg.h	496;"	d
RKH_CFG_TRC_SM_INIT_EN	.\oven\oven_6\rkhcfg.h	496;"	d
RKH_CFG_TRC_SM_NENEX_EN	.\oven\oven_1\rkhcfg.h	546;"	d
RKH_CFG_TRC_SM_NENEX_EN	.\oven\oven_2\rkhcfg.h	546;"	d
RKH_CFG_TRC_SM_NENEX_EN	.\oven\oven_3\rkhcfg.h	546;"	d
RKH_CFG_TRC_SM_NENEX_EN	.\oven\oven_4\rkhcfg.h	546;"	d
RKH_CFG_TRC_SM_NENEX_EN	.\oven\oven_5\rkhcfg.h	546;"	d
RKH_CFG_TRC_SM_NENEX_EN	.\oven\oven_6\rkhcfg.h	546;"	d
RKH_CFG_TRC_SM_NTRNACT_EN	.\oven\oven_1\rkhcfg.h	554;"	d
RKH_CFG_TRC_SM_NTRNACT_EN	.\oven\oven_2\rkhcfg.h	554;"	d
RKH_CFG_TRC_SM_NTRNACT_EN	.\oven\oven_3\rkhcfg.h	554;"	d
RKH_CFG_TRC_SM_NTRNACT_EN	.\oven\oven_4\rkhcfg.h	554;"	d
RKH_CFG_TRC_SM_NTRNACT_EN	.\oven\oven_5\rkhcfg.h	554;"	d
RKH_CFG_TRC_SM_NTRNACT_EN	.\oven\oven_6\rkhcfg.h	554;"	d
RKH_CFG_TRC_SM_PROCESS_EN	.\oven\oven_1\rkhcfg.h	569;"	d
RKH_CFG_TRC_SM_PROCESS_EN	.\oven\oven_2\rkhcfg.h	569;"	d
RKH_CFG_TRC_SM_PROCESS_EN	.\oven\oven_3\rkhcfg.h	569;"	d
RKH_CFG_TRC_SM_PROCESS_EN	.\oven\oven_4\rkhcfg.h	569;"	d
RKH_CFG_TRC_SM_PROCESS_EN	.\oven\oven_5\rkhcfg.h	569;"	d
RKH_CFG_TRC_SM_PROCESS_EN	.\oven\oven_6\rkhcfg.h	569;"	d
RKH_CFG_TRC_SM_STATE_EN	.\oven\oven_1\rkhcfg.h	524;"	d
RKH_CFG_TRC_SM_STATE_EN	.\oven\oven_2\rkhcfg.h	524;"	d
RKH_CFG_TRC_SM_STATE_EN	.\oven\oven_3\rkhcfg.h	524;"	d
RKH_CFG_TRC_SM_STATE_EN	.\oven\oven_4\rkhcfg.h	524;"	d
RKH_CFG_TRC_SM_STATE_EN	.\oven\oven_5\rkhcfg.h	524;"	d
RKH_CFG_TRC_SM_STATE_EN	.\oven\oven_6\rkhcfg.h	524;"	d
RKH_CFG_TRC_SM_TRN_EN	.\oven\oven_1\rkhcfg.h	517;"	d
RKH_CFG_TRC_SM_TRN_EN	.\oven\oven_2\rkhcfg.h	517;"	d
RKH_CFG_TRC_SM_TRN_EN	.\oven\oven_3\rkhcfg.h	517;"	d
RKH_CFG_TRC_SM_TRN_EN	.\oven\oven_4\rkhcfg.h	517;"	d
RKH_CFG_TRC_SM_TRN_EN	.\oven\oven_5\rkhcfg.h	517;"	d
RKH_CFG_TRC_SM_TRN_EN	.\oven\oven_6\rkhcfg.h	517;"	d
RKH_CFG_TRC_SM_TS_STATE_EN	.\oven\oven_1\rkhcfg.h	562;"	d
RKH_CFG_TRC_SM_TS_STATE_EN	.\oven\oven_2\rkhcfg.h	562;"	d
RKH_CFG_TRC_SM_TS_STATE_EN	.\oven\oven_3\rkhcfg.h	562;"	d
RKH_CFG_TRC_SM_TS_STATE_EN	.\oven\oven_4\rkhcfg.h	562;"	d
RKH_CFG_TRC_SM_TS_STATE_EN	.\oven\oven_5\rkhcfg.h	562;"	d
RKH_CFG_TRC_SM_TS_STATE_EN	.\oven\oven_6\rkhcfg.h	562;"	d
RKH_CFG_TRC_TMR_EN	.\oven\oven_1\rkhcfg.h	468;"	d
RKH_CFG_TRC_TMR_EN	.\oven\oven_2\rkhcfg.h	468;"	d
RKH_CFG_TRC_TMR_EN	.\oven\oven_3\rkhcfg.h	468;"	d
RKH_CFG_TRC_TMR_EN	.\oven\oven_4\rkhcfg.h	468;"	d
RKH_CFG_TRC_TMR_EN	.\oven\oven_5\rkhcfg.h	468;"	d
RKH_CFG_TRC_TMR_EN	.\oven\oven_6\rkhcfg.h	468;"	d
RKH_CFG_TRC_TSTAMP_EN	.\oven\oven_1\rkhcfg.h	592;"	d
RKH_CFG_TRC_TSTAMP_EN	.\oven\oven_2\rkhcfg.h	592;"	d
RKH_CFG_TRC_TSTAMP_EN	.\oven\oven_3\rkhcfg.h	592;"	d
RKH_CFG_TRC_TSTAMP_EN	.\oven\oven_4\rkhcfg.h	592;"	d
RKH_CFG_TRC_TSTAMP_EN	.\oven\oven_5\rkhcfg.h	592;"	d
RKH_CFG_TRC_TSTAMP_EN	.\oven\oven_6\rkhcfg.h	592;"	d
RKH_CFG_TRC_USER_TRACE_EN	.\oven\oven_1\rkhcfg.h	433;"	d
RKH_CFG_TRC_USER_TRACE_EN	.\oven\oven_2\rkhcfg.h	433;"	d
RKH_CFG_TRC_USER_TRACE_EN	.\oven\oven_3\rkhcfg.h	433;"	d
RKH_CFG_TRC_USER_TRACE_EN	.\oven\oven_4\rkhcfg.h	433;"	d
RKH_CFG_TRC_USER_TRACE_EN	.\oven\oven_5\rkhcfg.h	433;"	d
RKH_CFG_TRC_USER_TRACE_EN	.\oven\oven_6\rkhcfg.h	433;"	d
RKH_CHOICE	.\rkh\source\include\rkhitl.h	1597;"	d
RKH_CHOICE_ENABLED	.\rkh\source\include\rkhitl.h	1641;"	d
RKH_CHOICE_OR_CONDITIONAL_ENABLED	.\rkh\source\include\rkhitl.h	1647;"	d
RKH_CLR	.\rkh\source\include\rkhdef.h	76;"	d
RKH_CLR_STEP	.\rkh\source\rkh.c	125;"	d	file:
RKH_CLR_STEP	.\rkh\source\rkh.c	129;"	d	file:
RKH_CND_NFOUND	.\rkh\source\include\rkh.h	/^	RKH_CND_NFOUND,$/;"	e
RKH_COMPOSITE	.\rkh\source\include\rkhitl.h	1592;"	d
RKH_CONDITIONAL	.\rkh\source\include\rkhitl.h	1596;"	d
RKH_CPUSR_TYPE	.\rkh\source\include\rkhitl.h	2031;"	d
RKH_CREATE_BASIC_STATE	.\oven\oven_2\oven.c	/^RKH_CREATE_BASIC_STATE( ready, NULL, NULL,  &close, NULL );$/;"	v
RKH_CREATE_BASIC_STATE	.\oven\oven_3\oven.c	/^RKH_CREATE_BASIC_STATE( ready, NULL, NULL,  &close, NULL );$/;"	v
RKH_CREATE_BASIC_STATE	.\oven\oven_6\oven.c	/^RKH_CREATE_BASIC_STATE( off, NULL, NULL,  &cooking, NULL );$/;"	v
RKH_CREATE_BASIC_STATE	.\oven\oven_6\oven.c	/^RKH_CREATE_BASIC_STATE( on, start_cooking, stop_cooking,  &cooking, NULL );$/;"	v
RKH_CREATE_BASIC_STATE	.\rkh\source\include\rkh.h	281;"	d
RKH_CREATE_BRANCH_TABLE	.\rkh\source\include\rkh.h	881;"	d
RKH_CREATE_CHOICE_STATE	.\rkh\source\include\rkh.h	353;"	d
RKH_CREATE_COMP_STATE	.\rkh\source\include\rkh.h	217;"	d
RKH_CREATE_COND_STATE	.\rkh\source\include\rkh.h	317;"	d
RKH_CREATE_DEEP_HISTORY_STATE	.\rkh\source\include\rkh.h	386;"	d
RKH_CREATE_EX_CNNPNT_TABLE	.\rkh\source\include\rkh.h	515;"	d
RKH_CREATE_REF_ENPNT	.\rkh\source\include\rkh.h	742;"	d
RKH_CREATE_REF_EXPNT	.\rkh\source\include\rkh.h	702;"	d
RKH_CREATE_REF_SUBMACHINE	.\rkh\source\include\rkh.h	649;"	d
RKH_CREATE_SHALLOW_HISTORY_STATE	.\oven\oven_4\oven.c	/^RKH_CREATE_SHALLOW_HISTORY_STATE( close_hist, &close );$/;"	v
RKH_CREATE_SHALLOW_HISTORY_STATE	.\oven\oven_5\oven.c	/^RKH_CREATE_SHALLOW_HISTORY_STATE( close_hist, &close );$/;"	v
RKH_CREATE_SHALLOW_HISTORY_STATE	.\oven\oven_6\oven.c	/^RKH_CREATE_SHALLOW_HISTORY_STATE( close_hist, &close );$/;"	v
RKH_CREATE_SHALLOW_HISTORY_STATE	.\rkh\source\include\rkh.h	419;"	d
RKH_CREATE_SUBMACHINE_STATE	.\rkh\source\include\rkh.h	479;"	d
RKH_CREATE_TRANS_TABLE	.\rkh\source\include\rkh.h	773;"	d
RKH_DCLR_BASIC_STATE	.\rkh\source\include\rkh.h	1002;"	d
RKH_DCLR_CHOICE_STATE	.\rkh\source\include\rkh.h	1004;"	d
RKH_DCLR_COMP_STATE	.\rkh\source\include\rkh.h	1001;"	d
RKH_DCLR_COND_STATE	.\rkh\source\include\rkh.h	1003;"	d
RKH_DCLR_DHIST_STATE	.\rkh\source\include\rkh.h	1005;"	d
RKH_DCLR_ENPNT	.\rkh\source\include\rkh.h	1009;"	d
RKH_DCLR_REF_ENPNT	.\rkh\source\include\rkh.h	1011;"	d
RKH_DCLR_REF_EXPNT	.\rkh\source\include\rkh.h	1010;"	d
RKH_DCLR_REF_SUBM	.\rkh\source\include\rkh.h	1008;"	d
RKH_DCLR_SHIST_STATE	.\rkh\source\include\rkh.h	1006;"	d
RKH_DCLR_SM_GLOBAL	.\rkh\source\include\rkh.h	1132;"	d
RKH_DCLR_SUBM_STATE	.\rkh\source\include\rkh.h	1007;"	d
RKH_DECLARE_TR_TBL	.\rkh\source\include\rkh.h	1143;"	d
RKH_DEEP_ENABLED	.\rkh\source\include\rkhitl.h	1625;"	d
RKH_DHISTORY	.\rkh\source\include\rkhitl.h	1599;"	d
RKH_DISABLED	.\rkh\source\include\rkhdef.h	64;"	d
RKH_DIS_INTERRUPT	.\rkh\source\include\rkhitl.h	1985;"	d
RKH_DIS_INTERRUPT	.\rkh\source\portable\80x86\linux_st\gnu\rkhport.h	166;"	d
RKH_DIS_INTERRUPT	.\rkh\source\portable\80x86\win32_mt\vc08\rkhport.h	159;"	d
RKH_DIS_INTERRUPT	.\rkh\source\portable\80x86\win32_st\vc08\rkhport.h	164;"	d
RKH_DIS_INTERRUPT	.\rkh\source\portable\arm-cortex\rkhs\arm_cm0\cw_v10\rkhport.h	163;"	d
RKH_DIS_INTERRUPT	.\rkh\source\portable\arm-cortex\rkhs\arm_cm3\codered\rkhport.h	164;"	d
RKH_DIS_INTERRUPT	.\rkh\source\portable\arm-cortex\rkhs\arm_cm4f\cw_v10\rkhport.h	164;"	d
RKH_DIS_INTERRUPT	.\rkh\source\portable\arm-cortex\rkhs\arm_cm4f\iar_v7_2\rkhport.h	164;"	d
RKH_DIS_INTERRUPT	.\rkh\source\portable\cfv1\rkhs\cw6_3\rkhport.h	159;"	d
RKH_DIS_INTERRUPT	.\rkh\source\portable\s08\rkhs\cw6_3\rkhport.h	167;"	d
RKH_DYNE_GET	.\rkh\source\include\rkh.h	116;"	d
RKH_DYNE_GET	.\rkh\source\include\rkh.h	125;"	d
RKH_DYNE_GET	.\rkh\source\include\rkhitl.h	2127;"	d
RKH_DYNE_GET_ESIZE	.\rkh\source\include\rkh.h	113;"	d
RKH_DYNE_GET_ESIZE	.\rkh\source\include\rkh.h	124;"	d
RKH_DYNE_GET_ESIZE	.\rkh\source\include\rkhitl.h	2112;"	d
RKH_DYNE_INIT	.\rkh\source\include\rkh.h	110;"	d
RKH_DYNE_INIT	.\rkh\source\include\rkh.h	123;"	d
RKH_DYNE_INIT	.\rkh\source\include\rkhitl.h	2100;"	d
RKH_DYNE_PUT	.\rkh\source\include\rkh.h	119;"	d
RKH_DYNE_PUT	.\rkh\source\include\rkh.h	126;"	d
RKH_DYNE_PUT	.\rkh\source\include\rkhitl.h	2141;"	d
RKH_DYNE_TYPE	.\rkh\source\include\rkh.h	108;"	d
RKH_DYNE_TYPE	.\rkh\source\include\rkh.h	122;"	d
RKH_DYNE_TYPE	.\rkh\source\include\rkhitl.h	2083;"	d
RKH_EBTBL	.\rkh\source\include\rkh.h	927;"	d
RKH_ENABLED	.\rkh\source\include\rkhdef.h	65;"	d
RKH_ENA_INTERRUPT	.\rkh\source\include\rkhitl.h	1986;"	d
RKH_ENA_INTERRUPT	.\rkh\source\portable\80x86\linux_st\gnu\rkhport.h	167;"	d
RKH_ENA_INTERRUPT	.\rkh\source\portable\80x86\win32_mt\vc08\rkhport.h	160;"	d
RKH_ENA_INTERRUPT	.\rkh\source\portable\80x86\win32_st\vc08\rkhport.h	165;"	d
RKH_ENA_INTERRUPT	.\rkh\source\portable\arm-cortex\rkhs\arm_cm0\cw_v10\rkhport.h	164;"	d
RKH_ENA_INTERRUPT	.\rkh\source\portable\arm-cortex\rkhs\arm_cm3\codered\rkhport.h	165;"	d
RKH_ENA_INTERRUPT	.\rkh\source\portable\arm-cortex\rkhs\arm_cm4f\cw_v10\rkhport.h	165;"	d
RKH_ENA_INTERRUPT	.\rkh\source\portable\arm-cortex\rkhs\arm_cm4f\iar_v7_2\rkhport.h	165;"	d
RKH_ENA_INTERRUPT	.\rkh\source\portable\cfv1\rkhs\cw6_3\rkhport.h	160;"	d
RKH_ENA_INTERRUPT	.\rkh\source\portable\s08\rkhs\cw6_3\rkhport.h	168;"	d
RKH_END_BRANCH_TABLE	.\rkh\source\include\rkh.h	949;"	d
RKH_END_EX_CNNPNT_TABLE	.\rkh\source\include\rkh.h	589;"	d
RKH_END_TRANS_TABLE	.\rkh\source\include\rkh.h	856;"	d
RKH_ENPCN_T	.\rkh\source\include\rkhitl.h	/^typedef struct RKH_ENPCN_T$/;"	s
RKH_ENPCN_T	.\rkh\source\include\rkhitl.h	/^} RKH_ENPCN_T;$/;"	t
RKH_ENPOINT	.\rkh\source\include\rkhitl.h	1600;"	d
RKH_ENSURE	.\rkh\source\include\rkhassert.h	235;"	d
RKH_ENTER_CRITICAL	.\rkh\source\include\rkhitl.h	2034;"	d
RKH_ENTER_CRITICAL	.\rkh\source\portable\80x86\linux_st\gnu\rkhport.h	169;"	d
RKH_ENTER_CRITICAL	.\rkh\source\portable\80x86\win32_mt\vc08\rkhport.h	162;"	d
RKH_ENTER_CRITICAL	.\rkh\source\portable\80x86\win32_st\vc08\rkhport.h	167;"	d
RKH_ENTER_CRITICAL	.\rkh\source\portable\arm-cortex\rkhs\arm_cm0\cw_v10\rkhport.h	170;"	d
RKH_ENTER_CRITICAL	.\rkh\source\portable\arm-cortex\rkhs\arm_cm3\codered\rkhport.h	171;"	d
RKH_ENTER_CRITICAL	.\rkh\source\portable\arm-cortex\rkhs\arm_cm4f\cw_v10\rkhport.h	171;"	d
RKH_ENTER_CRITICAL	.\rkh\source\portable\arm-cortex\rkhs\arm_cm4f\iar_v7_2\rkhport.h	171;"	d
RKH_ENTER_CRITICAL	.\rkh\source\portable\cfv1\rkhs\cw6_3\rkhport.h	168;"	d
RKH_ENTER_CRITICAL	.\rkh\source\portable\s08\rkhs\cw6_3\rkhport.h	175;"	d
RKH_ENTER_CRITICAL_	.\rkh\source\include\rkhitl.h	2149;"	d
RKH_ENTER_CRITICAL_	.\rkh\source\include\rkhitl.h	2154;"	d
RKH_ENT_ACT_T	.\rkh\source\include\rkhitl.h	/^		typedef void ( *RKH_ENT_ACT_T )(	const struct RKH_SMA_T *sma, $/;"	t
RKH_ENT_ACT_T	.\rkh\source\include\rkhitl.h	/^		typedef void ( *RKH_ENT_ACT_T )( const struct RKH_SMA_T *sma );$/;"	t
RKH_ENT_ACT_T	.\rkh\source\include\rkhitl.h	/^		typedef void ( *RKH_ENT_ACT_T )( const struct RKH_ST_T *state );$/;"	t
RKH_ENT_ACT_T	.\rkh\source\include\rkhitl.h	/^		typedef void ( *RKH_ENT_ACT_T )( void );$/;"	t
RKH_EN_CNNPNT	.\rkh\source\include\rkh.h	618;"	d
RKH_EN_DEFERRED_EVENT	.\trtemp\rkhcfg.h	86;"	d
RKH_EN_DOXYGEN	.\rkh\source\include\rkhitl.h	1802;"	d
RKH_EN_DYNAMIC_EVENT	.\trtemp\rkhcfg.h	51;"	d
RKH_EN_NATIVE_DYN_EVENT	.\trtemp\rkhcfg.h	211;"	d
RKH_EN_NATIVE_EQUEUE	.\trtemp\rkhcfg.h	200;"	d
RKH_EN_NATIVE_SCHEDULER	.\trtemp\rkhcfg.h	187;"	d
RKH_EN_NATIVE_SCHEDULER	.\trtemp\rkhcfg.h	191;"	d
RKH_EN_REENTRANT	.\trtemp\rkhcfg.h	219;"	d
RKH_EN_SMA_THREAD	.\trtemp\rkhcfg.h	157;"	d
RKH_EN_SMA_THREAD	.\trtemp\rkhcfg.h	161;"	d
RKH_EN_SMA_THREAD_DATA	.\trtemp\rkhcfg.h	171;"	d
RKH_EN_SMA_THREAD_DATA	.\trtemp\rkhcfg.h	175;"	d
RKH_EQ_TYPE	.\rkh\source\include\rkhitl.h	1916;"	d
RKH_EQ_TYPE	.\rkh\source\include\rkhs.h	57;"	d
RKH_EQ_TYPE	.\rkh\source\portable\80x86\linux_st\gnu\rkhport.h	173;"	d
RKH_EQ_TYPE	.\rkh\source\portable\80x86\win32_mt\vc08\rkhport.h	166;"	d
RKH_EQ_TYPE	.\rkh\source\portable\80x86\win32_st\vc08\rkhport.h	171;"	d
RKH_EQ_TYPE	.\rkh\source\portable\arm-cortex\rkhs\arm_cm0\cw_v10\rkhport.h	173;"	d
RKH_EQ_TYPE	.\rkh\source\portable\arm-cortex\rkhs\arm_cm3\codered\rkhport.h	174;"	d
RKH_EQ_TYPE	.\rkh\source\portable\arm-cortex\rkhs\arm_cm4f\cw_v10\rkhport.h	174;"	d
RKH_EQ_TYPE	.\rkh\source\portable\arm-cortex\rkhs\arm_cm4f\iar_v7_2\rkhport.h	174;"	d
RKH_EQ_TYPE	.\rkh\source\portable\cfv1\rkhs\cw6_3\rkhport.h	171;"	d
RKH_EQ_TYPE	.\rkh\source\portable\s08\rkhs\cw6_3\rkhport.h	178;"	d
RKH_ERROR	.\rkh\source\include\rkhassert.h	204;"	d
RKH_ERROR	.\rkh\source\include\rkhassert.h	212;"	d
RKH_ESC	.\rkh\source\include\rkhtrc.h	625;"	d
RKH_ESIG_T	.\rkh\source\include\rkhtrc.h	/^	RKH_ESIG_T		\/**< event signal format *\/$/;"	e	enum:RKH_TRC_FMT
RKH_ES_T	.\rkh\source\include\rkhevt.h	/^	typedef rui16_t RKH_ES_T;$/;"	t
RKH_ES_T	.\rkh\source\include\rkhevt.h	/^	typedef rui32_t RKH_ES_T;$/;"	t
RKH_ES_T	.\rkh\source\include\rkhevt.h	/^	typedef rui8_t RKH_ES_T;$/;"	t
RKH_EVT_CAST	.\rkh\source\include\rkh.h	2738;"	d
RKH_EVT_NFOUND	.\rkh\source\include\rkh.h	/^	RKH_EVT_NFOUND,$/;"	e
RKH_EVT_PROC	.\rkh\source\include\rkh.h	/^	RKH_EVT_PROC,$/;"	e
RKH_EVT_T	.\rkh\source\include\rkhevt.h	/^typedef struct RKH_EVT_T$/;"	s
RKH_EVT_T	.\rkh\source\include\rkhevt.h	/^} RKH_EVT_T;$/;"	t
RKH_EXEC_ENTRY	.\rkh\source\include\rkhitl.h	2478;"	d
RKH_EXEC_ENTRY	.\rkh\source\include\rkhitl.h	2487;"	d
RKH_EXEC_ENTRY	.\rkh\source\include\rkhitl.h	2498;"	d
RKH_EXEC_ENTRY	.\rkh\source\include\rkhitl.h	2506;"	d
RKH_EXEC_ENTRY_ACTION	.\rkh\source\rkh.c	207;"	d	file:
RKH_EXEC_ENTRY_ACTION	.\rkh\source\rkh.c	228;"	d	file:
RKH_EXEC_EXIT	.\rkh\source\include\rkhitl.h	2546;"	d
RKH_EXEC_EXIT	.\rkh\source\include\rkhitl.h	2555;"	d
RKH_EXEC_EXIT	.\rkh\source\include\rkhitl.h	2566;"	d
RKH_EXEC_EXIT	.\rkh\source\include\rkhitl.h	2575;"	d
RKH_EXEC_EXIT_ACTION	.\rkh\source\rkh.c	162;"	d	file:
RKH_EXEC_EXIT_ACTION	.\rkh\source\rkh.c	200;"	d	file:
RKH_EXEC_INIT	.\rkh\source\include\rkhitl.h	2186;"	d
RKH_EXEC_INIT	.\rkh\source\include\rkhitl.h	2195;"	d
RKH_EXEC_INIT	.\rkh\source\include\rkhitl.h	2203;"	d
RKH_EXEC_INIT	.\rkh\source\include\rkhitl.h	2210;"	d
RKH_EXEC_THOOK	.\rkh\source\rkhtim.c	58;"	d	file:
RKH_EXEC_THOOK	.\rkh\source\rkhtim.c	64;"	d	file:
RKH_EXEC_TRANSITION	.\rkh\source\rkh.c	118;"	d	file:
RKH_EXIT_CRITICAL	.\rkh\source\include\rkhitl.h	2035;"	d
RKH_EXIT_CRITICAL	.\rkh\source\portable\80x86\linux_st\gnu\rkhport.h	170;"	d
RKH_EXIT_CRITICAL	.\rkh\source\portable\80x86\win32_mt\vc08\rkhport.h	163;"	d
RKH_EXIT_CRITICAL	.\rkh\source\portable\80x86\win32_st\vc08\rkhport.h	168;"	d
RKH_EXIT_CRITICAL	.\rkh\source\portable\arm-cortex\rkhs\arm_cm0\cw_v10\rkhport.h	171;"	d
RKH_EXIT_CRITICAL	.\rkh\source\portable\arm-cortex\rkhs\arm_cm3\codered\rkhport.h	172;"	d
RKH_EXIT_CRITICAL	.\rkh\source\portable\arm-cortex\rkhs\arm_cm4f\cw_v10\rkhport.h	172;"	d
RKH_EXIT_CRITICAL	.\rkh\source\portable\arm-cortex\rkhs\arm_cm4f\iar_v7_2\rkhport.h	172;"	d
RKH_EXIT_CRITICAL	.\rkh\source\portable\cfv1\rkhs\cw6_3\rkhport.h	169;"	d
RKH_EXIT_CRITICAL	.\rkh\source\portable\s08\rkhs\cw6_3\rkhport.h	176;"	d
RKH_EXIT_CRITICAL_	.\rkh\source\include\rkhitl.h	2150;"	d
RKH_EXIT_CRITICAL_	.\rkh\source\include\rkhitl.h	2155;"	d
RKH_EXPCN_T	.\rkh\source\include\rkhitl.h	/^typedef struct RKH_EXPCN_T$/;"	s
RKH_EXPCN_T	.\rkh\source\include\rkhitl.h	/^} RKH_EXPCN_T;$/;"	t
RKH_EXPOINT	.\rkh\source\include\rkhitl.h	1601;"	d
RKH_EXT_ACT_T	.\rkh\source\include\rkhitl.h	/^		typedef void ( *RKH_EXT_ACT_T )(	const struct RKH_SMA_T *sma,$/;"	t
RKH_EXT_ACT_T	.\rkh\source\include\rkhitl.h	/^		typedef void ( *RKH_EXT_ACT_T )( const struct RKH_SMA_T *sma );$/;"	t
RKH_EXT_ACT_T	.\rkh\source\include\rkhitl.h	/^		typedef void ( *RKH_EXT_ACT_T )( const struct RKH_ST_T *state );$/;"	t
RKH_EXT_ACT_T	.\rkh\source\include\rkhitl.h	/^		typedef void ( *RKH_EXT_ACT_T )( void );$/;"	t
RKH_EX_CNNPNT	.\rkh\source\include\rkh.h	564;"	d
RKH_EX_HLEVEL	.\rkh\source\include\rkh.h	/^	RKH_EX_HLEVEL,$/;"	e
RKH_EX_TSEG	.\rkh\source\include\rkh.h	/^	RKH_EX_TSEG,$/;"	e
RKH_FAIL	.\rkh\source\include\rkhdef.h	79;"	d
RKH_FALSE	.\rkh\source\include\rkhdef.h	58;"	d
RKH_FILTER_MODE_MASK	.\rkh\source\include\rkhtrc.h	287;"	d
RKH_FILTER_OFF_ALL_SIGNALS	.\rkh\source\include\rkhtrc.h	3199;"	d
RKH_FILTER_OFF_ALL_SIGNALS	.\rkh\source\include\rkhtrc.h	3205;"	d
RKH_FILTER_OFF_ALL_SIGNALS	.\rkh\source\include\rkhtrc.h	3222;"	d
RKH_FILTER_OFF_ALL_SMA	.\rkh\source\include\rkhtrc.h	3155;"	d
RKH_FILTER_OFF_ALL_SMA	.\rkh\source\include\rkhtrc.h	3162;"	d
RKH_FILTER_OFF_ALL_SMA	.\rkh\source\include\rkhtrc.h	3218;"	d
RKH_FILTER_OFF_EVENT	.\rkh\source\include\rkhtrc.h	3099;"	d
RKH_FILTER_OFF_EVENT	.\rkh\source\include\rkhtrc.h	3212;"	d
RKH_FILTER_OFF_GROUP	.\rkh\source\include\rkhtrc.h	3078;"	d
RKH_FILTER_OFF_GROUP	.\rkh\source\include\rkhtrc.h	3210;"	d
RKH_FILTER_OFF_GROUP_ALL_EVENTS	.\rkh\source\include\rkhtrc.h	3118;"	d
RKH_FILTER_OFF_GROUP_ALL_EVENTS	.\rkh\source\include\rkhtrc.h	3214;"	d
RKH_FILTER_OFF_SIGNAL	.\rkh\source\include\rkhtrc.h	3191;"	d
RKH_FILTER_OFF_SIGNAL	.\rkh\source\include\rkhtrc.h	3204;"	d
RKH_FILTER_OFF_SIGNAL	.\rkh\source\include\rkhtrc.h	3221;"	d
RKH_FILTER_OFF_SMA	.\rkh\source\include\rkhtrc.h	3147;"	d
RKH_FILTER_OFF_SMA	.\rkh\source\include\rkhtrc.h	3161;"	d
RKH_FILTER_OFF_SMA	.\rkh\source\include\rkhtrc.h	3217;"	d
RKH_FILTER_ON_ALL_SIGNALS	.\rkh\source\include\rkhtrc.h	3182;"	d
RKH_FILTER_ON_ALL_SIGNALS	.\rkh\source\include\rkhtrc.h	3203;"	d
RKH_FILTER_ON_ALL_SIGNALS	.\rkh\source\include\rkhtrc.h	3220;"	d
RKH_FILTER_ON_ALL_SMA	.\rkh\source\include\rkhtrc.h	3138;"	d
RKH_FILTER_ON_ALL_SMA	.\rkh\source\include\rkhtrc.h	3160;"	d
RKH_FILTER_ON_ALL_SMA	.\rkh\source\include\rkhtrc.h	3216;"	d
RKH_FILTER_ON_EVENT	.\rkh\source\include\rkhtrc.h	3087;"	d
RKH_FILTER_ON_EVENT	.\rkh\source\include\rkhtrc.h	3211;"	d
RKH_FILTER_ON_GROUP	.\rkh\source\include\rkhtrc.h	3069;"	d
RKH_FILTER_ON_GROUP	.\rkh\source\include\rkhtrc.h	3209;"	d
RKH_FILTER_ON_GROUP_ALL_EVENTS	.\rkh\source\include\rkhtrc.h	3107;"	d
RKH_FILTER_ON_GROUP_ALL_EVENTS	.\rkh\source\include\rkhtrc.h	3213;"	d
RKH_FILTER_ON_SIGNAL	.\rkh\source\include\rkhtrc.h	3173;"	d
RKH_FILTER_ON_SIGNAL	.\rkh\source\include\rkhtrc.h	3202;"	d
RKH_FILTER_ON_SIGNAL	.\rkh\source\include\rkhtrc.h	3219;"	d
RKH_FILTER_ON_SMA	.\rkh\source\include\rkhtrc.h	3129;"	d
RKH_FILTER_ON_SMA	.\rkh\source\include\rkhtrc.h	3159;"	d
RKH_FILTER_ON_SMA	.\rkh\source\include\rkhtrc.h	3215;"	d
RKH_FIL_SIG	.\rkh\source\include\rkhtrc.h	/^	RKH_FIL_TRCE, RKH_FIL_SIG, RKH_FIL_SMA$/;"	e	enum:RKH_FIL_T
RKH_FIL_SMA	.\rkh\source\include\rkhtrc.h	/^	RKH_FIL_TRCE, RKH_FIL_SIG, RKH_FIL_SMA$/;"	e	enum:RKH_FIL_T
RKH_FIL_T	.\rkh\source\include\rkhtrc.h	/^typedef enum RKH_FIL_T$/;"	g
RKH_FIL_T	.\rkh\source\include\rkhtrc.h	/^} RKH_FIL_T;$/;"	t
RKH_FIL_TRCE	.\rkh\source\include\rkhtrc.h	/^	RKH_FIL_TRCE, RKH_FIL_SIG, RKH_FIL_SMA$/;"	e	enum:RKH_FIL_T
RKH_FLG	.\rkh\source\include\rkhtrc.h	623;"	d
RKH_FREE_BLK_T	.\rkh\source\rkhmp.c	/^} RKH_FREE_BLK_T;$/;"	t	file:
RKH_FUN_T	.\rkh\source\include\rkhtrc.h	/^	RKH_FUN_T,		\/**< function pointer format *\/$/;"	e	enum:RKH_TRC_FMT
RKH_FWK_GC	.\rkh\source\include\rkh.h	2323;"	d
RKH_FWK_GC	.\rkh\source\include\rkh.h	2325;"	d
RKH_FWK_RSV	.\rkh\source\include\rkh.h	2351;"	d
RKH_FWK_RSV	.\rkh\source\include\rkh.h	2353;"	d
RKH_FWK_START	.\rkh\source\include\rkhtrc.h	168;"	d
RKH_FWK_TTBL_OFFSET	.\rkh\source\include\rkhtrc.h	221;"	d
RKH_FWK_TTBL_RANGE	.\rkh\source\include\rkhtrc.h	185;"	d
RKH_GET_CSTATE_ID	.\rkh\source\include\rkh.h	2705;"	d
RKH_GET_PRIO	.\rkh\source\include\rkh.h	2729;"	d
RKH_GET_SMA	.\rkh\source\include\rkh.h	2718;"	d
RKH_GET_STEP	.\rkh\source\rkh.c	127;"	d	file:
RKH_GET_STEP	.\rkh\source\rkh.c	131;"	d	file:
RKH_GFALSE	.\rkh\source\include\rkh.h	1400;"	d
RKH_GRD_FALSE	.\rkh\source\include\rkh.h	/^	RKH_GRD_FALSE,$/;"	e
RKH_GTRUE	.\rkh\source\include\rkh.h	1401;"	d
RKH_GUARD_T	.\rkh\source\include\rkhitl.h	/^	typedef rbool_t (*RKH_GUARD_T)( RKH_EVT_T *pe );$/;"	t
RKH_GUARD_T	.\rkh\source\include\rkhitl.h	/^	typedef rbool_t (*RKH_GUARD_T)( const struct RKH_SMA_T *sma );$/;"	t
RKH_GUARD_T	.\rkh\source\include\rkhitl.h	/^	typedef rbool_t (*RKH_GUARD_T)( const struct RKH_SMA_T *sma, $/;"	t
RKH_GUARD_T	.\rkh\source\include\rkhitl.h	/^	typedef rbool_t (*RKH_GUARD_T)( void );$/;"	t
RKH_HISTORY_ENABLED	.\rkh\source\include\rkhitl.h	1619;"	d
RKH_HK_EN_DISPATCH	.\trtemp\rkhcfg.h	105;"	d
RKH_HK_EN_EXIT	.\trtemp\rkhcfg.h	142;"	d
RKH_HK_EN_SIGNAL	.\trtemp\rkhcfg.h	114;"	d
RKH_HK_EN_START	.\trtemp\rkhcfg.h	132;"	d
RKH_HK_EN_TIMEOUT	.\trtemp\rkhcfg.h	123;"	d
RKH_HOOK_DISPATCH	.\rkh\source\include\rkhitl.h	1652;"	d
RKH_HOOK_DISPATCH	.\rkh\source\include\rkhitl.h	1656;"	d
RKH_HOOK_EXIT	.\rkh\source\include\rkhitl.h	1685;"	d
RKH_HOOK_EXIT	.\rkh\source\include\rkhitl.h	1688;"	d
RKH_HOOK_SIGNAL	.\rkh\source\include\rkhitl.h	1669;"	d
RKH_HOOK_SIGNAL	.\rkh\source\include\rkhitl.h	1672;"	d
RKH_HOOK_START	.\rkh\source\include\rkhitl.h	1677;"	d
RKH_HOOK_START	.\rkh\source\include\rkhitl.h	1680;"	d
RKH_HOOK_TIMEOUT	.\rkh\source\include\rkhitl.h	1661;"	d
RKH_HOOK_TIMEOUT	.\rkh\source\include\rkhitl.h	1664;"	d
RKH_HOOK_TIMETICK	.\rkh\source\include\rkhitl.h	1693;"	d
RKH_HOOK_TIMETICK	.\rkh\source\include\rkhitl.h	1696;"	d
RKH_HPPTY_T	.\rkh\source\include\rkh.h	/^} RKH_HPPTY_T;$/;"	t
RKH_I16_T	.\rkh\source\include\rkhtrc.h	/^	RKH_I16_T,		\/**< signed 16-bit integer format *\/$/;"	e	enum:RKH_TRC_FMT
RKH_I32_T	.\rkh\source\include\rkhtrc.h	/^	RKH_I32_T,		\/**< signed 32-bit integer format *\/$/;"	e	enum:RKH_TRC_FMT
RKH_I8_T	.\rkh\source\include\rkhtrc.h	/^	RKH_I8_T,		\/**< signed 8-bit integer format *\/$/;"	e	enum:RKH_TRC_FMT
RKH_INACTIVE	.\rkh\source\include\rkhdef.h	67;"	d
RKH_INC_REF	.\rkh\source\include\rkhevt.h	57;"	d
RKH_INC_REF	.\rkh\source\include\rkhevt.h	63;"	d
RKH_INC_STEP	.\rkh\source\rkh.c	126;"	d	file:
RKH_INC_STEP	.\rkh\source\rkh.c	130;"	d	file:
RKH_INIT_ACT_T	.\rkh\source\include\rkhitl.h	/^	typedef void ( *RKH_INIT_ACT_T )( 	const struct RKH_SMA_T *sma );$/;"	t
RKH_INIT_ACT_T	.\rkh\source\include\rkhitl.h	/^	typedef void ( *RKH_INIT_ACT_T )( 	const struct rkhevt_t *e );$/;"	t
RKH_INIT_ACT_T	.\rkh\source\include\rkhitl.h	/^	typedef void ( *RKH_INIT_ACT_T )( 	const void *sma, $/;"	t
RKH_INIT_ACT_T	.\rkh\source\include\rkhitl.h	/^	typedef void ( *RKH_INIT_ACT_T )( void );$/;"	t
RKH_INIT_BASIC_STATE	.\rkh\source\include\rkh.h	1270;"	d
RKH_INIT_COMPOSITE_STATE	.\rkh\source\include\rkh.h	1294;"	d
RKH_INIT_STATIC_EVT	.\rkh\source\include\rkh.h	2489;"	d
RKH_INVALID	.\rkh\source\include\rkhdef.h	70;"	d
RKH_INVARIANT	.\rkh\source\include\rkhassert.h	246;"	d
RKH_IUPDT_EMPTY	.\rkh\source\rkhrq.c	58;"	d	file:
RKH_IUPDT_EMPTY	.\rkh\source\rkhrq.c	64;"	d	file:
RKH_IUPDT_FULL	.\rkh\source\rkhrq.c	59;"	d	file:
RKH_IUPDT_FULL	.\rkh\source\rkhrq.c	65;"	d	file:
RKH_IUPDT_GET	.\rkh\source\rkhrq.c	57;"	d	file:
RKH_IUPDT_GET	.\rkh\source\rkhrq.c	63;"	d	file:
RKH_IUPDT_PUT	.\rkh\source\rkhrq.c	56;"	d	file:
RKH_IUPDT_PUT	.\rkh\source\rkhrq.c	62;"	d	file:
RKH_IUPDT_READ	.\rkh\source\rkhrq.c	60;"	d	file:
RKH_IUPDT_READ	.\rkh\source\rkhrq.c	66;"	d	file:
RKH_LOWEST_PRIO	.\rkh\source\include\rkhitl.h	155;"	d
RKH_MAX_EPOOL	.\trtemp\rkhcfg.h	61;"	d
RKH_MAX_NUM_TE_PER_GROUP	.\rkh\source\include\rkhtrc.h	55;"	d
RKH_MAX_SMA	.\trtemp\rkhcfg.h	43;"	d
RKH_MEM_T	.\rkh\source\include\rkhtrc.h	/^	RKH_MEM_T,		\/**< up to 255-bytes memory block format *\/$/;"	e	enum:RKH_TRC_FMT
RKH_MODULE_DESC	.\rkh\source\include\rkh.h	92;"	d
RKH_MODULE_GET_DESC	.\rkh\source\include\rkh.h	101;"	d
RKH_MODULE_GET_VERSION	.\rkh\source\include\rkh.h	79;"	d
RKH_MODULE_NAME	.\rkh\source\include\rkhassert.h	116;"	d
RKH_MODULE_NAME	.\rkh\source\include\rkhassert.h	208;"	d
RKH_MODULE_NAME	.\rkh\source\portable\cfv1\rkhs\cw6_3\rkhport.c	/^RKH_MODULE_NAME( rkhport )$/;"	f
RKH_MODULE_NAME	.\rkh\source\portable\s08\rkhs\cw6_3\rkhport.c	/^RKH_MODULE_NAME( rkhport )$/;"	f
RKH_MODULE_NAME	.\rkh\source\rkhrq.c	/^RKH_MODULE_NAME( rkhrq )$/;"	f
RKH_MODULE_VERSION	.\rkh\source\include\rkh.h	70;"	d
RKH_MPBS_T	.\rkh\source\include\rkhmp.h	/^	typedef rui16_t RKH_MPBS_T;$/;"	t
RKH_MPBS_T	.\rkh\source\include\rkhmp.h	/^	typedef rui32_t RKH_MPBS_T;$/;"	t
RKH_MPBS_T	.\rkh\source\include\rkhmp.h	/^	typedef rui8_t RKH_MPBS_T;$/;"	t
RKH_MPI_T	.\rkh\source\include\rkhmp.h	/^} RKH_MPI_T;$/;"	t
RKH_MPNB_T	.\rkh\source\include\rkhmp.h	/^	typedef rui16_t RKH_MPNB_T;$/;"	t
RKH_MPNB_T	.\rkh\source\include\rkhmp.h	/^	typedef rui32_t RKH_MPNB_T;$/;"	t
RKH_MPNB_T	.\rkh\source\include\rkhmp.h	/^	typedef rui8_t RKH_MPNB_T;$/;"	t
RKH_MP_EN	.\trtemp\rkhcfg.h	680;"	d
RKH_MP_EN_GET_BSIZE	.\trtemp\rkhcfg.h	709;"	d
RKH_MP_EN_GET_INFO	.\trtemp\rkhcfg.h	736;"	d
RKH_MP_EN_GET_LWM	.\trtemp\rkhcfg.h	728;"	d
RKH_MP_EN_GET_NFREE	.\trtemp\rkhcfg.h	718;"	d
RKH_MP_REDUCED	.\trtemp\rkhcfg.h	687;"	d
RKH_MP_SIZEOF_BSIZE	.\trtemp\rkhcfg.h	694;"	d
RKH_MP_SIZEOF_NBLOCK	.\trtemp\rkhcfg.h	701;"	d
RKH_MP_START	.\rkh\source\include\rkhtrc.h	163;"	d
RKH_MP_T	.\rkh\source\include\rkhmp.h	/^typedef struct RKH_MP_T$/;"	s
RKH_MP_T	.\rkh\source\include\rkhmp.h	/^} RKH_MP_T;$/;"	t
RKH_MP_TTBL_OFFSET	.\rkh\source\include\rkhtrc.h	216;"	d
RKH_MP_TTBL_RANGE	.\rkh\source\include\rkhtrc.h	180;"	d
RKH_NO	.\rkh\source\include\rkhdef.h	61;"	d
RKH_NULL	.\rkh\source\include\rkhdef.h	53;"	d
RKH_NUM_CODES	.\rkh\source\include\rkh.h	/^	RKH_NUM_CODES$/;"	e
RKH_NUM_HPPTY	.\rkh\source\include\rkh.h	/^	RKH_NUM_HPPTY$/;"	e
RKH_NUM_RDYGRP	.\rkh\source\include\rkhrdy.h	54;"	d
RKH_NUM_RDYGRP	.\rkh\source\include\rkhrdy.h	56;"	d
RKH_NUM_RDYGRP	.\rkh\source\include\rkhrdy.h	58;"	d
RKH_NUM_RDYGRP	.\rkh\source\include\rkhrdy.h	60;"	d
RKH_NUM_RDYGRP	.\rkh\source\include\rkhrdy.h	62;"	d
RKH_NUM_RDYGRP	.\rkh\source\include\rkhrdy.h	64;"	d
RKH_NUM_RDYGRP	.\rkh\source\include\rkhrdy.h	66;"	d
RKH_NUM_RDYGRP	.\rkh\source\include\rkhrdy.h	68;"	d
RKH_OBJ_T	.\rkh\source\include\rkhtrc.h	/^	RKH_OBJ_T,		\/**< object pointer format *\/$/;"	e	enum:RKH_TRC_FMT
RKH_OFF	.\rkh\source\include\rkhdef.h	73;"	d
RKH_OK	.\rkh\source\include\rkhdef.h	80;"	d
RKH_ON	.\rkh\source\include\rkhdef.h	74;"	d
RKH_OSSIGNAL_TYPE	.\rkh\source\include\rkhitl.h	1966;"	d
RKH_OSSIGNAL_TYPE	.\rkh\source\portable\80x86\linux_st\gnu\rkhport.h	174;"	d
RKH_OSSIGNAL_TYPE	.\rkh\source\portable\80x86\win32_mt\vc08\rkhport.h	167;"	d
RKH_OSSIGNAL_TYPE	.\rkh\source\portable\80x86\win32_st\vc08\rkhport.h	172;"	d
RKH_PPRO_T	.\rkh\source\include\rkhitl.h	/^	typedef RKH_SIG_T ( *RKH_PPRO_T )( 	const struct RKH_SMA_T *sma, $/;"	t
RKH_PPRO_T	.\rkh\source\include\rkhitl.h	/^	typedef RKH_SIG_T ( *RKH_PPRO_T )( RKH_EVT_T *pe );$/;"	t
RKH_PROCESS_INPUT	.\rkh\source\rkh.c	102;"	d	file:
RKH_PROCESS_INPUT	.\rkh\source\rkh.c	106;"	d	file:
RKH_PSEUDO	.\rkh\source\include\rkhitl.h	1588;"	d
RKH_PSEUDOSTATE	.\rkh\source\include\rkhitl.h	1610;"	d
RKH_PSEUDOSTATE	.\rkh\source\include\rkhitl.h	1612;"	d
RKH_QINFO_T	.\rkh\source\include\rkhrq.h	/^typedef struct RKH_QINFO_T$/;"	s
RKH_RAM	.\rkh\source\rkh.c	66;"	d	file:
RKH_RAM	.\rkh\source\rkh.c	71;"	d	file:
RKH_RCODE_T	.\rkh\source\include\rkh.h	/^} RKH_RCODE_T;$/;"	t
RKH_RDY_FIND_HIGHEST	.\rkh\source\include\rkhrdy.h	207;"	d
RKH_RDY_INSERT	.\rkh\source\include\rkhrdy.h	170;"	d
RKH_RDY_ISNOT_EMPTY	.\rkh\source\include\rkhrdy.h	153;"	d
RKH_RDY_IS_EMPTY	.\rkh\source\include\rkhrdy.h	142;"	d
RKH_RDY_REM	.\rkh\source\include\rkhrdy.h	187;"	d
RKH_REF_SUBMACHINE	.\rkh\source\include\rkhitl.h	1594;"	d
RKH_REGULAR	.\rkh\source\include\rkhitl.h	1587;"	d
RKH_RELEASE	.\rkh\source\include\rkhitl.h	106;"	d
RKH_REQUIRE	.\rkh\source\include\rkhassert.h	224;"	d
RKH_RG_T	.\rkh\source\include\rkhrdy.h	/^} RKH_RG_T;$/;"	t
RKH_ROM_STATIC_EVENT	.\rkh\source\include\rkh.h	2457;"	d
RKH_ROM_T	.\rkh\source\include\rkhitl.h	/^} RKH_ROM_T;$/;"	t
RKH_ROOT	.\rkh\source\include\rkh.h	957;"	d
RKH_RQCODE_T	.\rkh\source\include\rkhrq.h	/^} RKH_RQCODE_T;$/;"	t
RKH_RQI_T	.\rkh\source\include\rkhrq.h	/^} RKH_RQI_T;$/;"	t
RKH_RQNE_T	.\rkh\source\include\rkhrq.h	/^	typedef rui16_t RKH_RQNE_T;$/;"	t
RKH_RQNE_T	.\rkh\source\include\rkhrq.h	/^	typedef rui32_t RKH_RQNE_T;$/;"	t
RKH_RQNE_T	.\rkh\source\include\rkhrq.h	/^	typedef rui8_t RKH_RQNE_T;$/;"	t
RKH_RQ_EMPTY	.\rkh\source\include\rkhrq.h	/^	RKH_RQ_OK, RKH_RQ_EMPTY, RKH_RQ_FULL$/;"	e
RKH_RQ_EN	.\trtemp\rkhcfg.h	602;"	d
RKH_RQ_EN_DEPLETE	.\trtemp\rkhcfg.h	644;"	d
RKH_RQ_EN_GET_INFO	.\trtemp\rkhcfg.h	627;"	d
RKH_RQ_EN_GET_LWMARK	.\trtemp\rkhcfg.h	619;"	d
RKH_RQ_EN_GET_NELEMS	.\trtemp\rkhcfg.h	661;"	d
RKH_RQ_EN_IS_FULL	.\trtemp\rkhcfg.h	652;"	d
RKH_RQ_EN_PUT_LIFO	.\trtemp\rkhcfg.h	670;"	d
RKH_RQ_EN_READ	.\trtemp\rkhcfg.h	635;"	d
RKH_RQ_FULL	.\rkh\source\include\rkhrq.h	/^	RKH_RQ_OK, RKH_RQ_EMPTY, RKH_RQ_FULL$/;"	e
RKH_RQ_IS_EMPTY	.\rkh\source\include\rkhrq.h	256;"	d
RKH_RQ_OK	.\rkh\source\include\rkhrq.h	/^	RKH_RQ_OK, RKH_RQ_EMPTY, RKH_RQ_FULL$/;"	e
RKH_RQ_SIZEOF_NELEM	.\trtemp\rkhcfg.h	610;"	d
RKH_RQ_START	.\rkh\source\include\rkhtrc.h	164;"	d
RKH_RQ_T	.\rkh\source\include\rkhrq.h	/^typedef struct RKH_RQ_T$/;"	s
RKH_RQ_T	.\rkh\source\include\rkhrq.h	/^} RKH_RQ_T;$/;"	t
RKH_RQ_TTBL_OFFSET	.\rkh\source\include\rkhtrc.h	217;"	d
RKH_RQ_TTBL_RANGE	.\rkh\source\include\rkhtrc.h	181;"	d
RKH_RSM_T	.\rkh\source\include\rkhitl.h	/^typedef struct RKH_RSM_T$/;"	s
RKH_RSM_T	.\rkh\source\include\rkhitl.h	/^} RKH_RSM_T;$/;"	t
RKH_SBSC_T	.\rkh\source\include\rkhitl.h	/^typedef struct RKH_SBSC_T$/;"	s
RKH_SBSC_T	.\rkh\source\include\rkhitl.h	/^} RKH_SBSC_T;$/;"	t
RKH_SCHOICE_T	.\rkh\source\include\rkhitl.h	/^typedef struct RKH_SCHOICE_T$/;"	s
RKH_SCHOICE_T	.\rkh\source\include\rkhitl.h	/^} RKH_SCHOICE_T;$/;"	t
RKH_SCMP_T	.\rkh\source\include\rkhitl.h	/^typedef struct RKH_SCMP_T$/;"	s
RKH_SCMP_T	.\rkh\source\include\rkhitl.h	/^} RKH_SCMP_T;$/;"	t
RKH_SCOND_T	.\rkh\source\include\rkhitl.h	/^typedef struct RKH_SCOND_T$/;"	s
RKH_SCOND_T	.\rkh\source\include\rkhitl.h	/^} RKH_SCOND_T;$/;"	t
RKH_SENP_T	.\rkh\source\include\rkhitl.h	/^typedef struct RKH_SENP_T$/;"	s
RKH_SENP_T	.\rkh\source\include\rkhitl.h	/^} RKH_SENP_T;$/;"	t
RKH_SET	.\rkh\source\include\rkhdef.h	77;"	d
RKH_SET_STATIC_EVENT	.\rkh\source\include\rkh.h	2398;"	d
RKH_SET_THOOK	.\rkh\source\rkhtim.c	61;"	d	file:
RKH_SET_THOOK	.\rkh\source\rkhtim.c	65;"	d	file:
RKH_SEXP_T	.\rkh\source\include\rkhitl.h	/^typedef struct RKH_SEXP_T$/;"	s
RKH_SEXP_T	.\rkh\source\include\rkhitl.h	/^} RKH_SEXP_T;$/;"	t
RKH_SHALLOW_ENABLED	.\rkh\source\include\rkhitl.h	1631;"	d
RKH_SHISTORY	.\rkh\source\include\rkhitl.h	1598;"	d
RKH_SHIST_T	.\rkh\source\include\rkhitl.h	/^typedef struct RKH_SHIST_T$/;"	s
RKH_SHIST_T	.\rkh\source\include\rkhitl.h	/^} RKH_SHIST_T;$/;"	t
RKH_SIG_T	.\rkh\source\include\rkhevt.h	/^	typedef rui16_t RKH_SIG_T;$/;"	t
RKH_SIG_T	.\rkh\source\include\rkhevt.h	/^	typedef rui32_t RKH_SIG_T;$/;"	t
RKH_SIG_T	.\rkh\source\include\rkhevt.h	/^	typedef rui8_t RKH_SIG_T;$/;"	t
RKH_SIZEOF_ESIZE	.\trtemp\rkhcfg.h	78;"	d
RKH_SIZEOF_EVENT	.\trtemp\rkhcfg.h	70;"	d
RKH_SMAI_T	.\rkh\source\include\rkhitl.h	/^typedef struct RKH_SMAI_T$/;"	s
RKH_SMAI_T	.\rkh\source\include\rkhitl.h	/^} RKH_SMAI_T;$/;"	t
RKH_SMA_ACTIVATE	.\rkh\source\include\rkh.h	1696;"	d
RKH_SMA_ACTIVATE	.\rkh\source\include\rkh.h	1704;"	d
RKH_SMA_ACTIVATE	.\rkh\source\include\rkh.h	1716;"	d
RKH_SMA_ACTIVATE	.\rkh\source\include\rkh.h	1724;"	d
RKH_SMA_BLOCK	.\rkh\source\include\rkhitl.h	2046;"	d
RKH_SMA_BLOCK	.\rkh\source\include\rkhs.h	59;"	d
RKH_SMA_BLOCK	.\rkh\source\portable\80x86\linux_st\gnu\rkhport.h	178;"	d
RKH_SMA_BLOCK	.\rkh\source\portable\80x86\win32_mt\vc08\rkhport.h	171;"	d
RKH_SMA_BLOCK	.\rkh\source\portable\80x86\win32_st\vc08\rkhport.h	176;"	d
RKH_SMA_CREATE	.\rkh\source\include\rkh.h	1797;"	d
RKH_SMA_DCLR	.\rkh\source\include\rkh.h	988;"	d
RKH_SMA_EN_ACT_ARG_EVT	.\trtemp\rkhcfg.h	369;"	d
RKH_SMA_EN_ACT_ARG_SMA	.\trtemp\rkhcfg.h	361;"	d
RKH_SMA_EN_CONDITIONAL	.\trtemp\rkhcfg.h	320;"	d
RKH_SMA_EN_DEEP_HISTORY	.\trtemp\rkhcfg.h	299;"	d
RKH_SMA_EN_ENT_ARG_SMA	.\trtemp\rkhcfg.h	345;"	d
RKH_SMA_EN_EXT_ARG_SMA	.\trtemp\rkhcfg.h	353;"	d
RKH_SMA_EN_GET_INFO	.\trtemp\rkhcfg.h	238;"	d
RKH_SMA_EN_GRD_ARG_EVT	.\trtemp\rkhcfg.h	377;"	d
RKH_SMA_EN_GRD_ARG_SMA	.\trtemp\rkhcfg.h	385;"	d
RKH_SMA_EN_HCAL	.\trtemp\rkhcfg.h	267;"	d
RKH_SMA_EN_ID	.\trtemp\rkhcfg.h	230;"	d
RKH_SMA_EN_IEVENT	.\trtemp\rkhcfg.h	150;"	d
RKH_SMA_EN_INIT_ARG_SMA	.\trtemp\rkhcfg.h	337;"	d
RKH_SMA_EN_JUNCTION	.\trtemp\rkhcfg.h	313;"	d
RKH_SMA_EN_PPRO	.\trtemp\rkhcfg.h	258;"	d
RKH_SMA_EN_PPRO_ARG_SMA	.\trtemp\rkhcfg.h	394;"	d
RKH_SMA_EN_PSEUDOSTATE	.\trtemp\rkhcfg.h	292;"	d
RKH_SMA_EN_SHALLOW_HISTORY	.\trtemp\rkhcfg.h	306;"	d
RKH_SMA_EN_STATE_ID	.\trtemp\rkhcfg.h	246;"	d
RKH_SMA_EN_SUBMACHINE	.\trtemp\rkhcfg.h	327;"	d
RKH_SMA_MAX_HCAL_DEPTH	.\trtemp\rkhcfg.h	276;"	d
RKH_SMA_MAX_TRC_SEGS	.\trtemp\rkhcfg.h	285;"	d
RKH_SMA_POST_FIFO	.\rkh\source\include\rkh.h	1893;"	d
RKH_SMA_POST_FIFO	.\rkh\source\include\rkh.h	1899;"	d
RKH_SMA_POST_LIFO	.\rkh\source\include\rkh.h	1961;"	d
RKH_SMA_POST_LIFO	.\rkh\source\include\rkh.h	1967;"	d
RKH_SMA_READY	.\rkh\source\include\rkhitl.h	2058;"	d
RKH_SMA_READY	.\rkh\source\include\rkhs.h	62;"	d
RKH_SMA_READY	.\rkh\source\portable\80x86\linux_st\gnu\rkhport.h	181;"	d
RKH_SMA_READY	.\rkh\source\portable\80x86\win32_mt\vc08\rkhport.h	180;"	d
RKH_SMA_READY	.\rkh\source\portable\80x86\win32_st\vc08\rkhport.h	179;"	d
RKH_SMA_START	.\rkh\source\include\rkhtrc.h	165;"	d
RKH_SMA_T	.\rkh\source\include\rkhitl.h	/^typedef struct RKH_SMA_T$/;"	s
RKH_SMA_T	.\rkh\source\include\rkhitl.h	/^} RKH_SMA_T;$/;"	t
RKH_SMA_TTBL_OFFSET	.\rkh\source\include\rkhtrc.h	218;"	d
RKH_SMA_TTBL_RANGE	.\rkh\source\include\rkhtrc.h	182;"	d
RKH_SMA_UNREADY	.\rkh\source\include\rkhitl.h	2069;"	d
RKH_SMA_UNREADY	.\rkh\source\include\rkhs.h	65;"	d
RKH_SMA_UNREADY	.\rkh\source\portable\80x86\linux_st\gnu\rkhport.h	185;"	d
RKH_SMA_UNREADY	.\rkh\source\portable\80x86\win32_mt\vc08\rkhport.h	183;"	d
RKH_SMA_UNREADY	.\rkh\source\portable\80x86\win32_st\vc08\rkhport.h	183;"	d
RKH_SM_START	.\rkh\source\include\rkhtrc.h	166;"	d
RKH_SM_TTBL_OFFSET	.\rkh\source\include\rkhtrc.h	219;"	d
RKH_SM_TTBL_RANGE	.\rkh\source\include\rkhtrc.h	183;"	d
RKH_SR_ALLOC	.\rkh\source\include\rkhitl.h	2032;"	d
RKH_SR_ALLOC	.\rkh\source\include\rkhitl.h	2147;"	d
RKH_SR_ALLOC	.\rkh\source\include\rkhitl.h	2153;"	d
RKH_SSBM_T	.\rkh\source\include\rkhitl.h	/^typedef struct RKH_SSBM_T$/;"	s
RKH_SSBM_T	.\rkh\source\include\rkhitl.h	/^} RKH_SSBM_T;$/;"	t
RKH_STATIC_EVENT	.\rkh\source\include\rkh.h	2426;"	d
RKH_STR_T	.\rkh\source\include\rkhtrc.h	/^	RKH_STR_T,		\/**< zero-terminated ASCII string format *\/$/;"	e	enum:RKH_TRC_FMT
RKH_ST_T	.\rkh\source\include\rkhitl.h	/^typedef struct RKH_ST_T$/;"	s
RKH_ST_T	.\rkh\source\include\rkhitl.h	/^} RKH_ST_T;$/;"	t
RKH_SUBMACHINE	.\rkh\source\include\rkhitl.h	1593;"	d
RKH_SUBMACHINE_ENABLED	.\rkh\source\include\rkhitl.h	1636;"	d
RKH_TE_FWK_AE	.\rkh\source\include\rkhtrc.h	/^	RKH_TE_FWK_AE,					\/**< \\copydetails RKH_TR_FWK_AE *\/$/;"	e	enum:rkh_trc_events
RKH_TE_FWK_AO	.\rkh\source\include\rkhtrc.h	/^	RKH_TE_FWK_AO,					\/**< \\copydetails RKH_TR_FWK_AO *\/$/;"	e	enum:rkh_trc_events
RKH_TE_FWK_ASSERT	.\rkh\source\include\rkhtrc.h	/^	RKH_TE_FWK_ASSERT,				\/**< \\copydetails RKH_TR_FWK_ASSERT *\/$/;"	e	enum:rkh_trc_events
RKH_TE_FWK_DEFER	.\rkh\source\include\rkhtrc.h	/^	RKH_TE_FWK_DEFER,				\/**< \\copydetails RKH_TR_FWK_DEFER *\/$/;"	e	enum:rkh_trc_events
RKH_TE_FWK_EN	.\rkh\source\include\rkhtrc.h	/^	RKH_TE_FWK_EN = RKH_FWK_START,	\/**< \\copydetails RKH_TR_FWK_EN *\/$/;"	e	enum:rkh_trc_events
RKH_TE_FWK_EPOOL	.\rkh\source\include\rkhtrc.h	/^	RKH_TE_FWK_EPOOL,				\/**< \\copydetails RKH_TR_FWK_EPOOL *\/$/;"	e	enum:rkh_trc_events
RKH_TE_FWK_EPREG	.\rkh\source\include\rkhtrc.h	/^	RKH_TE_FWK_EPREG,				\/**< \\copydetails RKH_TR_FWK_EPREG *\/$/;"	e	enum:rkh_trc_events
RKH_TE_FWK_EX	.\rkh\source\include\rkhtrc.h	/^	RKH_TE_FWK_EX,					\/**< \\copydetails RKH_TR_FWK_EX *\/$/;"	e	enum:rkh_trc_events
RKH_TE_FWK_EXE_FUN	.\rkh\source\include\rkhtrc.h	/^	RKH_TE_FWK_EXE_FUN,				\/**< \\copydetails RKH_TR_FWK_EXE_FUN *\/$/;"	e	enum:rkh_trc_events
RKH_TE_FWK_FUN	.\rkh\source\include\rkhtrc.h	/^	RKH_TE_FWK_FUN,					\/**< \\copydetails RKH_TR_FWK_FUN *\/$/;"	e	enum:rkh_trc_events
RKH_TE_FWK_GC	.\rkh\source\include\rkhtrc.h	/^	RKH_TE_FWK_GC,					\/**< \\copydetails RKH_TR_FWK_GC *\/$/;"	e	enum:rkh_trc_events
RKH_TE_FWK_GCR	.\rkh\source\include\rkhtrc.h	/^	RKH_TE_FWK_GCR,					\/**< \\copydetails RKH_TR_FWK_GCR *\/$/;"	e	enum:rkh_trc_events
RKH_TE_FWK_OBJ	.\rkh\source\include\rkhtrc.h	/^	RKH_TE_FWK_OBJ,					\/**< \\copydetails RKH_TR_FWK_OBJ *\/$/;"	e	enum:rkh_trc_events
RKH_TE_FWK_PSTATE	.\rkh\source\include\rkhtrc.h	/^	RKH_TE_FWK_PSTATE,				\/**< \\copydetails RKH_TR_FWK_PSTATE *\/$/;"	e	enum:rkh_trc_events
RKH_TE_FWK_QUEUE	.\rkh\source\include\rkhtrc.h	/^	RKH_TE_FWK_QUEUE,				\/**< \\copydetails RKH_TR_FWK_QUEUE *\/$/;"	e	enum:rkh_trc_events
RKH_TE_FWK_RCALL	.\rkh\source\include\rkhtrc.h	/^	RKH_TE_FWK_RCALL,				\/**< \\copydetails RKH_TR_FWK_RCALL *\/$/;"	e	enum:rkh_trc_events
RKH_TE_FWK_SIG	.\rkh\source\include\rkhtrc.h	/^	RKH_TE_FWK_SIG,					\/**< \\copydetails RKH_TR_FWK_SIG *\/$/;"	e	enum:rkh_trc_events
RKH_TE_FWK_STATE	.\rkh\source\include\rkhtrc.h	/^	RKH_TE_FWK_STATE,				\/**< \\copydetails RKH_TR_FWK_STATE *\/$/;"	e	enum:rkh_trc_events
RKH_TE_FWK_TCFG	.\rkh\source\include\rkhtrc.h	/^	RKH_TE_FWK_TCFG,				\/**< \\copydetails RKH_TR_FWK_TCFG *\/$/;"	e	enum:rkh_trc_events
RKH_TE_FWK_TIMER	.\rkh\source\include\rkhtrc.h	/^	RKH_TE_FWK_TIMER,				\/**< \\copydetails RKH_TR_FWK_TIMER *\/$/;"	e	enum:rkh_trc_events
RKH_TE_FWK_TUSR	.\rkh\source\include\rkhtrc.h	/^	RKH_TE_FWK_TUSR,				\/**< \\copydetails RKH_TR_FWK_TUSR *\/$/;"	e	enum:rkh_trc_events
RKH_TE_MP_GET	.\rkh\source\include\rkhtrc.h	/^	RKH_TE_MP_GET, 					\/**< \\copydetails RKH_TR_MP_GET *\/$/;"	e	enum:rkh_trc_events
RKH_TE_MP_INIT	.\rkh\source\include\rkhtrc.h	/^	RKH_TE_MP_INIT = RKH_MP_START,	\/**< \\copydetails RKH_TR_MP_INIT *\/$/;"	e	enum:rkh_trc_events
RKH_TE_MP_PUT	.\rkh\source\include\rkhtrc.h	/^	RKH_TE_MP_PUT,					\/**< \\copydetails RKH_TR_MP_PUT *\/$/;"	e	enum:rkh_trc_events
RKH_TE_NEVENT	.\rkh\source\include\rkhtrc.h	/^	RKH_TE_NEVENT = 255$/;"	e	enum:rkh_trc_events
RKH_TE_RQ_DPT	.\rkh\source\include\rkhtrc.h	/^	RKH_TE_RQ_DPT,					\/**< \\copydetails RKH_TR_RQ_DPT *\/$/;"	e	enum:rkh_trc_events
RKH_TE_RQ_FIFO	.\rkh\source\include\rkhtrc.h	/^	RKH_TE_RQ_FIFO,					\/**< \\copydetails RKH_TR_RQ_FIFO *\/$/;"	e	enum:rkh_trc_events
RKH_TE_RQ_FULL	.\rkh\source\include\rkhtrc.h	/^	RKH_TE_RQ_FULL,					\/**< \\copydetails RKH_TR_RQ_FULL *\/$/;"	e	enum:rkh_trc_events
RKH_TE_RQ_GET	.\rkh\source\include\rkhtrc.h	/^	RKH_TE_RQ_GET,					\/**< \\copydetails RKH_TR_RQ_GET *\/$/;"	e	enum:rkh_trc_events
RKH_TE_RQ_GET_LAST	.\rkh\source\include\rkhtrc.h	/^	RKH_TE_RQ_GET_LAST,				\/**< \\copydetails RKH_TR_RQ_GET_LAST *\/$/;"	e	enum:rkh_trc_events
RKH_TE_RQ_INIT	.\rkh\source\include\rkhtrc.h	/^	RKH_TE_RQ_INIT = RKH_RQ_START,	\/**< \\copydetails RKH_TR_RQ_INIT *\/$/;"	e	enum:rkh_trc_events
RKH_TE_RQ_LIFO	.\rkh\source\include\rkhtrc.h	/^	RKH_TE_RQ_LIFO,					\/**< \\copydetails RKH_TR_RQ_LIFO *\/$/;"	e	enum:rkh_trc_events
RKH_TE_SMA_ACT	.\rkh\source\include\rkhtrc.h	/^	RKH_TE_SMA_ACT = RKH_SMA_START,	\/**< \\copydetails RKH_TR_SMA_ACT *\/$/;"	e	enum:rkh_trc_events
RKH_TE_SMA_DCH	.\rkh\source\include\rkhtrc.h	/^	RKH_TE_SMA_DCH,					\/**< \\copydetails RKH_TR_SMA_DCH *\/$/;"	e	enum:rkh_trc_events
RKH_TE_SMA_FIFO	.\rkh\source\include\rkhtrc.h	/^	RKH_TE_SMA_FIFO,				\/**< \\copydetails RKH_TR_SMA_FIFO *\/$/;"	e	enum:rkh_trc_events
RKH_TE_SMA_GET	.\rkh\source\include\rkhtrc.h	/^	RKH_TE_SMA_GET,					\/**< \\copydetails RKH_TR_SMA_GET *\/$/;"	e	enum:rkh_trc_events
RKH_TE_SMA_LIFO	.\rkh\source\include\rkhtrc.h	/^	RKH_TE_SMA_LIFO,				\/**< \\copydetails RKH_TR_SMA_LIFO *\/$/;"	e	enum:rkh_trc_events
RKH_TE_SMA_REG	.\rkh\source\include\rkhtrc.h	/^	RKH_TE_SMA_REG,					\/**< \\copydetails RKH_TR_SMA_REG *\/$/;"	e	enum:rkh_trc_events
RKH_TE_SMA_TERM	.\rkh\source\include\rkhtrc.h	/^	RKH_TE_SMA_TERM,				\/**< \\copydetails RKH_TR_SMA_TERM *\/$/;"	e	enum:rkh_trc_events
RKH_TE_SMA_UNREG	.\rkh\source\include\rkhtrc.h	/^	RKH_TE_SMA_UNREG,				\/**< \\copydetails RKH_TR_SMA_UNREG *\/$/;"	e	enum:rkh_trc_events
RKH_TE_SM_CLRH	.\rkh\source\include\rkhtrc.h	/^	RKH_TE_SM_CLRH,					\/**< \\copydetails RKH_TR_SM_CLRH *\/$/;"	e	enum:rkh_trc_events
RKH_TE_SM_CND_NFOUND	.\rkh\source\include\rkhtrc.h	/^	RKH_TE_SM_CND_NFOUND,			\/**< \\copydetails RKH_TR_SM_CND_NFOUND *\/$/;"	e	enum:rkh_trc_events
RKH_TE_SM_ENSTATE	.\rkh\source\include\rkhtrc.h	/^	RKH_TE_SM_ENSTATE,				\/**< \\copydetails RKH_TR_SM_ENSTATE *\/$/;"	e	enum:rkh_trc_events
RKH_TE_SM_EVT_NFOUND	.\rkh\source\include\rkhtrc.h	/^	RKH_TE_SM_EVT_NFOUND,			\/**< \\copydetails RKH_TR_SM_EVT_NFOUND *\/$/;"	e	enum:rkh_trc_events
RKH_TE_SM_EVT_PROC	.\rkh\source\include\rkhtrc.h	/^	RKH_TE_SM_EVT_PROC,				\/**< \\copydetails RKH_TR_SM_EVT_PROC *\/$/;"	e	enum:rkh_trc_events
RKH_TE_SM_EXSTATE	.\rkh\source\include\rkhtrc.h	/^	RKH_TE_SM_EXSTATE,				\/**< \\copydetails RKH_TR_SM_EXSTATE *\/$/;"	e	enum:rkh_trc_events
RKH_TE_SM_EX_HLEVEL	.\rkh\source\include\rkhtrc.h	/^	RKH_TE_SM_EX_HLEVEL,			\/**< \\copydetails RKH_TR_SM_EX_HLEVEL *\/$/;"	e	enum:rkh_trc_events
RKH_TE_SM_EX_TSEG	.\rkh\source\include\rkhtrc.h	/^	RKH_TE_SM_EX_TSEG,				\/**< \\copydetails RKH_TR_SM_EX_TSEG *\/$/;"	e	enum:rkh_trc_events
RKH_TE_SM_GRD_FALSE	.\rkh\source\include\rkhtrc.h	/^	RKH_TE_SM_GRD_FALSE,			\/**< \\copydetails RKH_TR_SM_GRD_FALSE *\/$/;"	e	enum:rkh_trc_events
RKH_TE_SM_INIT	.\rkh\source\include\rkhtrc.h	/^	RKH_TE_SM_INIT = RKH_SM_START,	\/**< \\copydetails RKH_TR_SM_INIT *\/$/;"	e	enum:rkh_trc_events
RKH_TE_SM_NENEX	.\rkh\source\include\rkhtrc.h	/^	RKH_TE_SM_NENEX,				\/**< \\copydetails RKH_TR_SM_NENEX *\/$/;"	e	enum:rkh_trc_events
RKH_TE_SM_NTRNACT	.\rkh\source\include\rkhtrc.h	/^	RKH_TE_SM_NTRNACT,				\/**< \\copydetails RKH_TR_SM_NTRNACT *\/$/;"	e	enum:rkh_trc_events
RKH_TE_SM_STATE	.\rkh\source\include\rkhtrc.h	/^	RKH_TE_SM_STATE,				\/**< \\copydetails RKH_TR_SM_STATE *\/$/;"	e	enum:rkh_trc_events
RKH_TE_SM_TRN	.\rkh\source\include\rkhtrc.h	/^	RKH_TE_SM_TRN,					\/**< \\copydetails RKH_TR_SM_TRN *\/$/;"	e	enum:rkh_trc_events
RKH_TE_SM_TS_STATE	.\rkh\source\include\rkhtrc.h	/^	RKH_TE_SM_TS_STATE,				\/**< \\copydetails RKH_TR_SM_TS_STATE *\/$/;"	e	enum:rkh_trc_events
RKH_TE_SM_UNKN_STATE	.\rkh\source\include\rkhtrc.h	/^	RKH_TE_SM_UNKN_STATE,			\/**< \\copydetails RKH_TR_SM_UNKN_STATE *\/$/;"	e	enum:rkh_trc_events
RKH_TE_T	.\rkh\source\include\rkhtrc.h	/^typedef rui8_t RKH_TE_T;$/;"	t
RKH_TE_TMR_INIT	.\rkh\source\include\rkhtrc.h	/^	RKH_TE_TMR_INIT = RKH_TMR_START,\/**< \\copydetails RKH_TR_TMR_INIT *\/$/;"	e	enum:rkh_trc_events
RKH_TE_TMR_REM	.\rkh\source\include\rkhtrc.h	/^	RKH_TE_TMR_REM,					\/**< \\copydetails RKH_TR_TMR_REM *\/$/;"	e	enum:rkh_trc_events
RKH_TE_TMR_START	.\rkh\source\include\rkhtrc.h	/^	RKH_TE_TMR_START,				\/**< \\copydetails RKH_TR_TMR_START *\/$/;"	e	enum:rkh_trc_events
RKH_TE_TMR_STOP	.\rkh\source\include\rkhtrc.h	/^	RKH_TE_TMR_STOP,				\/**< \\copydetails RKH_TR_TMR_STOP *\/$/;"	e	enum:rkh_trc_events
RKH_TE_TMR_TOUT	.\rkh\source\include\rkhtrc.h	/^	RKH_TE_TMR_TOUT,				\/**< \\copydetails RKH_TR_TMR_TOUT *\/$/;"	e	enum:rkh_trc_events
RKH_TE_USER	.\rkh\source\include\rkhtrc.h	/^	RKH_TE_USER = RKH_USR_START,$/;"	e	enum:rkh_trc_events
RKH_TG_FWK	.\rkh\source\include\rkhtrc.h	/^	RKH_TG_FWK,$/;"	e	enum:rkh_trc_groups
RKH_TG_MP	.\rkh\source\include\rkhtrc.h	/^	RKH_TG_MP,$/;"	e	enum:rkh_trc_groups
RKH_TG_NGROUP	.\rkh\source\include\rkhtrc.h	/^	RKH_TG_NGROUP$/;"	e	enum:rkh_trc_groups
RKH_TG_RQ	.\rkh\source\include\rkhtrc.h	/^	RKH_TG_RQ,$/;"	e	enum:rkh_trc_groups
RKH_TG_SM	.\rkh\source\include\rkhtrc.h	/^	RKH_TG_SM,$/;"	e	enum:rkh_trc_groups
RKH_TG_SMA	.\rkh\source\include\rkhtrc.h	/^	RKH_TG_SMA,$/;"	e	enum:rkh_trc_groups
RKH_TG_TMR	.\rkh\source\include\rkhtrc.h	/^	RKH_TG_TMR,$/;"	e	enum:rkh_trc_groups
RKH_TG_USR	.\rkh\source\include\rkhtrc.h	/^	RKH_TG_USR,$/;"	e	enum:rkh_trc_groups
RKH_THIS_MODULE	.\rkh\source\include\rkhassert.h	126;"	d
RKH_THIS_MODULE	.\rkh\source\include\rkhassert.h	209;"	d
RKH_THK_T	.\rkh\source\include\rkhtim.h	/^typedef void ( *RKH_THK_T )( void *t );$/;"	t
RKH_THREAD_TYPE	.\rkh\source\include\rkhitl.h	1942;"	d
RKH_THREAD_TYPE	.\rkh\source\portable\80x86\linux_st\gnu\rkhport.h	175;"	d
RKH_THREAD_TYPE	.\rkh\source\portable\80x86\win32_mt\vc08\rkhport.h	168;"	d
RKH_THREAD_TYPE	.\rkh\source\portable\80x86\win32_st\vc08\rkhport.h	173;"	d
RKH_TICK_POST	.\rkh\source\rkhtim.c	75;"	d	file:
RKH_TICK_POST	.\rkh\source\rkhtim.c	79;"	d	file:
RKH_TICK_RATE_MS	.\rkh\source\include\rkhitl.h	477;"	d
RKH_TIME_MIN	.\rkh\source\include\rkhitl.h	491;"	d
RKH_TIME_MS	.\rkh\source\include\rkhitl.h	489;"	d
RKH_TIME_SEC	.\rkh\source\include\rkhitl.h	490;"	d
RKH_TIM_EN	.\trtemp\rkhcfg.h	746;"	d
RKH_TIM_EN_GET_INFO	.\trtemp\rkhcfg.h	778;"	d
RKH_TIM_EN_HOOK	.\trtemp\rkhcfg.h	762;"	d
RKH_TIM_EN_RESTART	.\trtemp\rkhcfg.h	770;"	d
RKH_TIM_MS	.\trtemp\bsp\x86\bsp.h	16;"	d
RKH_TIM_SIZEOF_NTIMER	.\trtemp\rkhcfg.h	754;"	d
RKH_TIM_TICK	.\rkh\source\include\rkh.h	1582;"	d
RKH_TIM_TICK	.\rkh\source\include\rkh.h	1587;"	d
RKH_TIM_TTBL_OFFSET	.\rkh\source\include\rkhtrc.h	220;"	d
RKH_TIM_TTBL_RANGE	.\rkh\source\include\rkhtrc.h	184;"	d
RKH_TINFO_T	.\rkh\source\include\rkhtim.h	/^typedef struct RKH_TINFO_T$/;"	s
RKH_TINFO_T	.\rkh\source\include\rkhtim.h	/^} RKH_TINFO_T;$/;"	t
RKH_TMR_INIT	.\rkh\source\include\rkhtim.h	246;"	d
RKH_TMR_INIT	.\rkh\source\include\rkhtim.h	250;"	d
RKH_TMR_ONESHOT	.\rkh\source\include\rkhtim.h	286;"	d
RKH_TMR_PERIODIC	.\rkh\source\include\rkhtim.h	324;"	d
RKH_TMR_START	.\rkh\source\include\rkhtrc.h	167;"	d
RKH_TMR_T	.\rkh\source\include\rkhtim.h	/^struct RKH_TMR_T$/;"	s
RKH_TMR_T	.\rkh\source\include\rkhtim.h	/^typedef struct RKH_TMR_T RKH_TMR_T;$/;"	t
RKH_TNT_T	.\rkh\source\include\rkhtim.h	/^	typedef rui16_t RKH_TNT_T;$/;"	t
RKH_TNT_T	.\rkh\source\include\rkhtim.h	/^	typedef rui32_t RKH_TNT_T;$/;"	t
RKH_TNT_T	.\rkh\source\include\rkhtim.h	/^	typedef rui8_t RKH_TNT_T;$/;"	t
RKH_TOT_NUM_TRC_EVTS	.\rkh\source\include\rkhtrc.h	194;"	d
RKH_TRC_ALL	.\trtemp\rkhcfg.h	430;"	d
RKH_TRC_ALL_EVENTS	.\rkh\source\include\rkhtrc.h	277;"	d
RKH_TRC_ALL_FILTERS	.\rkh\source\include\rkhtrc.h	286;"	d
RKH_TRC_ALL_GROUPS	.\rkh\source\include\rkhtrc.h	269;"	d
RKH_TRC_AO_ISOFF	.\rkh\source\include\rkhtrc.h	3393;"	d
RKH_TRC_AO_ISOFF	.\rkh\source\include\rkhtrc.h	3396;"	d
RKH_TRC_BEGIN	.\rkh\source\include\rkhtrc.h	707;"	d
RKH_TRC_BEGIN	.\rkh\source\include\rkhtrc.h	814;"	d
RKH_TRC_BEGIN_DFT	.\rkh\source\include\rkhtrc.h	890;"	d
RKH_TRC_BEGIN_NOCRIT	.\rkh\source\include\rkhtrc.h	759;"	d
RKH_TRC_BEGIN_NOCRIT	.\rkh\source\include\rkhtrc.h	834;"	d
RKH_TRC_BEGIN_WOAO	.\rkh\source\include\rkhtrc.h	715;"	d
RKH_TRC_BEGIN_WOAO	.\rkh\source\include\rkhtrc.h	818;"	d
RKH_TRC_BEGIN_WOAOSIG	.\rkh\source\include\rkhtrc.h	729;"	d
RKH_TRC_BEGIN_WOAOSIG	.\rkh\source\include\rkhtrc.h	826;"	d
RKH_TRC_BEGIN_WOAOSIG_NOCRIT	.\rkh\source\include\rkhtrc.h	801;"	d
RKH_TRC_BEGIN_WOAOSIG_NOCRIT	.\rkh\source\include\rkhtrc.h	843;"	d
RKH_TRC_BEGIN_WOAO_NOCRIT	.\rkh\source\include\rkhtrc.h	774;"	d
RKH_TRC_BEGIN_WOAO_NOCRIT	.\rkh\source\include\rkhtrc.h	837;"	d
RKH_TRC_BEGIN_WOFIL	.\rkh\source\include\rkhtrc.h	856;"	d
RKH_TRC_BEGIN_WOFIL_NOCRIT	.\rkh\source\include\rkhtrc.h	874;"	d
RKH_TRC_BEGIN_WOSIG	.\rkh\source\include\rkhtrc.h	722;"	d
RKH_TRC_BEGIN_WOSIG	.\rkh\source\include\rkhtrc.h	822;"	d
RKH_TRC_BEGIN_WOSIG_NOCRIT	.\rkh\source\include\rkhtrc.h	788;"	d
RKH_TRC_BEGIN_WOSIG_NOCRIT	.\rkh\source\include\rkhtrc.h	840;"	d
RKH_TRC_BSIZE	.\rkh\source\include\rkhtrc.h	1306;"	d
RKH_TRC_BSIZE	.\rkh\source\include\rkhtrc.h	1309;"	d
RKH_TRC_BSIZE	.\rkh\source\include\rkhtrc.h	1312;"	d
RKH_TRC_BSIZE	.\rkh\source\include\rkhtrc.h	1315;"	d
RKH_TRC_CHK	.\rkh\source\include\rkhtrc.h	635;"	d
RKH_TRC_CHK	.\rkh\source\include\rkhtrc.h	639;"	d
RKH_TRC_CLOSE	.\rkh\source\include\rkh.h	2870;"	d
RKH_TRC_CLOSE	.\rkh\source\include\rkh.h	2872;"	d
RKH_TRC_EN	.\trtemp\rkhcfg.h	403;"	d
RKH_TRC_END	.\rkh\source\include\rkhtrc.h	746;"	d
RKH_TRC_END	.\rkh\source\include\rkhtrc.h	830;"	d
RKH_TRC_END_DFT	.\rkh\source\include\rkhtrc.h	901;"	d
RKH_TRC_END_NOCRIT	.\rkh\source\include\rkhtrc.h	810;"	d
RKH_TRC_END_NOCRIT	.\rkh\source\include\rkhtrc.h	846;"	d
RKH_TRC_END_WOFIL	.\rkh\source\include\rkhtrc.h	866;"	d
RKH_TRC_END_WOFIL_NOCRIT	.\rkh\source\include\rkhtrc.h	882;"	d
RKH_TRC_EN_CHK	.\trtemp\rkhcfg.h	564;"	d
RKH_TRC_EN_MP	.\trtemp\rkhcfg.h	437;"	d
RKH_TRC_EN_NSEQ	.\trtemp\rkhcfg.h	557;"	d
RKH_TRC_EN_RKH	.\trtemp\rkhcfg.h	472;"	d
RKH_TRC_EN_RQ	.\trtemp\rkhcfg.h	444;"	d
RKH_TRC_EN_SM	.\trtemp\rkhcfg.h	465;"	d
RKH_TRC_EN_SMA	.\trtemp\rkhcfg.h	451;"	d
RKH_TRC_EN_SM_CLRH	.\trtemp\rkhcfg.h	493;"	d
RKH_TRC_EN_SM_CSTATE	.\trtemp\rkhcfg.h	542;"	d
RKH_TRC_EN_SM_DCH	.\trtemp\rkhcfg.h	486;"	d
RKH_TRC_EN_SM_DCH_RC	.\trtemp\rkhcfg.h	549;"	d
RKH_TRC_EN_SM_ENSTATE	.\trtemp\rkhcfg.h	514;"	d
RKH_TRC_EN_SM_EXSTATE	.\trtemp\rkhcfg.h	521;"	d
RKH_TRC_EN_SM_INIT	.\trtemp\rkhcfg.h	479;"	d
RKH_TRC_EN_SM_NENEX	.\trtemp\rkhcfg.h	528;"	d
RKH_TRC_EN_SM_NTRNACT	.\trtemp\rkhcfg.h	535;"	d
RKH_TRC_EN_SM_STATE	.\trtemp\rkhcfg.h	507;"	d
RKH_TRC_EN_SM_TRN	.\trtemp\rkhcfg.h	500;"	d
RKH_TRC_EN_TIM	.\trtemp\rkhcfg.h	458;"	d
RKH_TRC_EN_TSTAMP	.\trtemp\rkhcfg.h	571;"	d
RKH_TRC_ES	.\rkh\source\include\rkhtrc.h	1387;"	d
RKH_TRC_ES	.\rkh\source\include\rkhtrc.h	1390;"	d
RKH_TRC_ES	.\rkh\source\include\rkhtrc.h	1393;"	d
RKH_TRC_ES	.\rkh\source\include\rkhtrc.h	1396;"	d
RKH_TRC_EVENTS	.\rkh\source\include\rkhtrc.h	/^} RKH_TRC_EVENTS;$/;"	t
RKH_TRC_FIL_T	.\rkh\source\include\rkhtrc.h	/^typedef struct RKH_TRC_FIL_T$/;"	s
RKH_TRC_FIL_T	.\rkh\source\include\rkhtrc.h	/^} RKH_TRC_FIL_T;$/;"	t
RKH_TRC_FLG	.\rkh\source\include\rkhtrc.h	649;"	d
RKH_TRC_FLUSH	.\rkh\source\include\rkh.h	2931;"	d
RKH_TRC_FLUSH	.\rkh\source\include\rkh.h	2933;"	d
RKH_TRC_FMT	.\rkh\source\include\rkhtrc.h	/^enum RKH_TRC_FMT$/;"	g
RKH_TRC_FOPT	.\rkh\source\include\rkhtrc.h	/^} RKH_TRC_FOPT;$/;"	t
RKH_TRC_FSLOT	.\rkh\source\include\rkhtrc.h	/^		typedef rui16_t RKH_TRC_FSLOT;$/;"	t
RKH_TRC_FSLOT	.\rkh\source\include\rkhtrc.h	/^		typedef rui32_t RKH_TRC_FSLOT;$/;"	t
RKH_TRC_FSLOT	.\rkh\source\include\rkhtrc.h	/^		typedef rui8_t RKH_TRC_FSLOT;$/;"	t
RKH_TRC_FUN	.\rkh\source\include\rkhtrc.h	1228;"	d
RKH_TRC_FUN	.\rkh\source\include\rkhtrc.h	1231;"	d
RKH_TRC_FUN	.\rkh\source\include\rkhtrc.h	1234;"	d
RKH_TRC_GROUPS	.\rkh\source\include\rkhtrc.h	/^} RKH_TRC_GROUPS;$/;"	t
RKH_TRC_HDR	.\rkh\source\include\rkhtrc.h	1185;"	d
RKH_TRC_MAX_EVENTS	.\rkh\source\include\rkhtrc.h	64;"	d
RKH_TRC_MAX_EVENTS	.\trtemp\rkhcfg.h	412;"	d
RKH_TRC_MAX_EVENTS_IN_BYTES	.\rkh\source\include\rkhtrc.h	209;"	d
RKH_TRC_MAX_GROUPS	.\rkh\source\include\rkhtrc.h	54;"	d
RKH_TRC_MAX_SIGNALS	.\rkh\source\include\rkhtrc.h	89;"	d
RKH_TRC_MAX_SIGNALS	.\rkh\source\include\rkhtrc.h	91;"	d
RKH_TRC_MAX_SMA	.\rkh\source\include\rkhtrc.h	76;"	d
RKH_TRC_MAX_SMA	.\rkh\source\include\rkhtrc.h	78;"	d
RKH_TRC_MP_NMIN	.\rkh\source\include\rkhtrc.h	1266;"	d
RKH_TRC_MP_NMIN	.\rkh\source\include\rkhtrc.h	1269;"	d
RKH_TRC_MP_NMIN	.\rkh\source\include\rkhtrc.h	1275;"	d
RKH_TRC_MP_NMIN	.\rkh\source\include\rkhtrc.h	1278;"	d
RKH_TRC_MP_NMIN	.\rkh\source\include\rkhtrc.h	1284;"	d
RKH_TRC_MP_NMIN	.\rkh\source\include\rkhtrc.h	1287;"	d
RKH_TRC_MP_NMIN	.\rkh\source\include\rkhtrc.h	1293;"	d
RKH_TRC_MP_NMIN	.\rkh\source\include\rkhtrc.h	1296;"	d
RKH_TRC_NBLK	.\rkh\source\include\rkhtrc.h	1263;"	d
RKH_TRC_NBLK	.\rkh\source\include\rkhtrc.h	1272;"	d
RKH_TRC_NBLK	.\rkh\source\include\rkhtrc.h	1281;"	d
RKH_TRC_NBLK	.\rkh\source\include\rkhtrc.h	1290;"	d
RKH_TRC_NE	.\rkh\source\include\rkhtrc.h	1325;"	d
RKH_TRC_NE	.\rkh\source\include\rkhtrc.h	1334;"	d
RKH_TRC_NE	.\rkh\source\include\rkhtrc.h	1343;"	d
RKH_TRC_NE	.\rkh\source\include\rkhtrc.h	1352;"	d
RKH_TRC_NSEQ	.\rkh\source\include\rkhtrc.h	1172;"	d
RKH_TRC_NSEQ	.\rkh\source\include\rkhtrc.h	1176;"	d
RKH_TRC_NTICK	.\rkh\source\include\rkhtrc.h	1244;"	d
RKH_TRC_NTICK	.\rkh\source\include\rkhtrc.h	1247;"	d
RKH_TRC_NTICK	.\rkh\source\include\rkhtrc.h	1250;"	d
RKH_TRC_NTICK	.\rkh\source\include\rkhtrc.h	1253;"	d
RKH_TRC_OPEN	.\rkh\source\include\rkh.h	2831;"	d
RKH_TRC_OPEN	.\rkh\source\include\rkh.h	2833;"	d
RKH_TRC_RQ_NMIN	.\rkh\source\include\rkhtrc.h	1328;"	d
RKH_TRC_RQ_NMIN	.\rkh\source\include\rkhtrc.h	1331;"	d
RKH_TRC_RQ_NMIN	.\rkh\source\include\rkhtrc.h	1337;"	d
RKH_TRC_RQ_NMIN	.\rkh\source\include\rkhtrc.h	1340;"	d
RKH_TRC_RQ_NMIN	.\rkh\source\include\rkhtrc.h	1346;"	d
RKH_TRC_RQ_NMIN	.\rkh\source\include\rkhtrc.h	1349;"	d
RKH_TRC_RQ_NMIN	.\rkh\source\include\rkhtrc.h	1355;"	d
RKH_TRC_RQ_NMIN	.\rkh\source\include\rkhtrc.h	1358;"	d
RKH_TRC_RUNTIME_FILTER	.\trtemp\rkhcfg.h	423;"	d
RKH_TRC_SEND_CFG	.\rkh\source\include\rkh.h	2989;"	d
RKH_TRC_SEND_CFG	.\rkh\source\include\rkh.h	2992;"	d
RKH_TRC_SET_ALL	.\rkh\source\include\rkhtrc.h	284;"	d
RKH_TRC_SIG	.\rkh\source\include\rkhtrc.h	1368;"	d
RKH_TRC_SIG	.\rkh\source\include\rkhtrc.h	1371;"	d
RKH_TRC_SIG	.\rkh\source\include\rkhtrc.h	1374;"	d
RKH_TRC_SIG	.\rkh\source\include\rkhtrc.h	1377;"	d
RKH_TRC_SIG_ISOFF	.\rkh\source\include\rkhtrc.h	3415;"	d
RKH_TRC_SIG_ISOFF	.\rkh\source\include\rkhtrc.h	3418;"	d
RKH_TRC_SIZEOF_POINTER	.\trtemp\rkhcfg.h	592;"	d
RKH_TRC_SIZEOF_STREAM	.\trtemp\rkhcfg.h	585;"	d
RKH_TRC_SIZEOF_TSTAMP	.\trtemp\rkhcfg.h	578;"	d
RKH_TRC_SNDR	.\rkh\source\include\rkhtrc.h	1215;"	d
RKH_TRC_SNDR	.\rkh\source\include\rkhtrc.h	1218;"	d
RKH_TRC_STR	.\rkh\source\include\rkhtrc.h	943;"	d
RKH_TRC_SYM	.\rkh\source\include\rkhtrc.h	1198;"	d
RKH_TRC_SYM	.\rkh\source\include\rkhtrc.h	1201;"	d
RKH_TRC_SYM	.\rkh\source\include\rkhtrc.h	1204;"	d
RKH_TRC_TSTAMP	.\rkh\source\include\rkhtrc.h	664;"	d
RKH_TRC_TSTAMP	.\rkh\source\include\rkhtrc.h	668;"	d
RKH_TRC_TSTAMP	.\rkh\source\include\rkhtrc.h	672;"	d
RKH_TRC_TSTAMP	.\rkh\source\include\rkhtrc.h	676;"	d
RKH_TRC_TSTAMP	.\rkh\source\include\rkhtrc.h	681;"	d
RKH_TRC_U8_RAW	.\rkh\source\include\rkhtrc.h	911;"	d
RKH_TRC_UI16	.\rkh\source\include\rkhtrc.h	927;"	d
RKH_TRC_UI32	.\rkh\source\include\rkhtrc.h	935;"	d
RKH_TRC_UI8	.\rkh\source\include\rkhtrc.h	919;"	d
RKH_TRC_USR_BEGIN	.\rkh\source\include\rkhtrc.h	1147;"	d
RKH_TRC_USR_BEGIN	.\rkh\source\include\rkhtrc.h	982;"	d
RKH_TRC_USR_BEGIN_NOCRIT	.\rkh\source\include\rkhtrc.h	1003;"	d
RKH_TRC_USR_BEGIN_NOCRIT	.\rkh\source\include\rkhtrc.h	1149;"	d
RKH_TRC_USR_END	.\rkh\source\include\rkhtrc.h	1148;"	d
RKH_TRC_USR_END	.\rkh\source\include\rkhtrc.h	994;"	d
RKH_TRC_USR_END_NOCRIT	.\rkh\source\include\rkhtrc.h	1013;"	d
RKH_TRC_USR_END_NOCRIT	.\rkh\source\include\rkhtrc.h	1150;"	d
RKH_TRINT	.\oven\oven_3\oven.c	/^	RKH_TRINT( START,	NULL,	restart_timer ),$/;"	v
RKH_TRINT	.\oven\oven_4\oven.c	/^	RKH_TRINT( START,	NULL,	restart_timer ),$/;"	v
RKH_TRINT	.\oven\oven_5\oven.c	/^	RKH_TRINT( START,	chk_restart_cnt,		inc_defer_start ),$/;"	v
RKH_TRINT	.\rkh\source\include\rkh.h	832;"	d
RKH_TRINT	.\trtemp\gprsmgr\gmgr.c	/^	RKH_TRINT( TERM, 			NULL, 			gmgr_term ),$/;"	v
RKH_TRINT	.\trtemp\tracking\trk.c	/^	RKH_TRINT( EPOS_TOUT, 	NULL, 	send_curr_pos ),$/;"	v
RKH_TRN_ACT_T	.\rkh\source\include\rkhitl.h	/^	typedef void (*RKH_TRN_ACT_T)( 	const struct RKH_SMA_T *sma, $/;"	t
RKH_TRN_ACT_T	.\rkh\source\include\rkhitl.h	/^	typedef void (*RKH_TRN_ACT_T)( RKH_EVT_T *pe );$/;"	t
RKH_TRN_ACT_T	.\rkh\source\include\rkhitl.h	/^	typedef void (*RKH_TRN_ACT_T)( const struct RKH_SMA_T *sma );$/;"	t
RKH_TRN_ACT_T	.\rkh\source\include\rkhitl.h	/^	typedef void (*RKH_TRN_ACT_T)( void );$/;"	t
RKH_TRREG	.\oven\oven_1\oven.c	/^	RKH_TRREG( OPEN,	NULL,	NULL,	&idle ),$/;"	v
RKH_TRREG	.\oven\oven_1\oven.c	/^	RKH_TRREG( START,	NULL,	NULL,	&cooking ),$/;"	v
RKH_TRREG	.\oven\oven_2\oven.c	/^	RKH_TRREG( OPEN,	NULL,	NULL,	&open ),$/;"	v
RKH_TRREG	.\oven\oven_2\oven.c	/^	RKH_TRREG( TOUT,	NULL,	NULL,	&ready ),$/;"	v
RKH_TRREG	.\oven\oven_3\oven.c	/^	RKH_TRREG( OPEN,	NULL,	NULL,	&open ),$/;"	v
RKH_TRREG	.\oven\oven_3\oven.c	/^	RKH_TRREG( TOUT,	NULL,	NULL,	&ready ),$/;"	v
RKH_TRREG	.\oven\oven_4\oven.c	/^	RKH_TRREG( OPEN,	NULL,	NULL,	&open ),$/;"	v
RKH_TRREG	.\oven\oven_4\oven.c	/^	RKH_TRREG( TOUT,	NULL,	NULL,	&ready ),$/;"	v
RKH_TRREG	.\oven\oven_5\oven.c	/^	RKH_TRREG( OPEN,	NULL,	NULL,	&open ),$/;"	v
RKH_TRREG	.\oven\oven_5\oven.c	/^	RKH_TRREG( TOUT,	NULL,		recall_evts,		&ready ),$/;"	v
RKH_TRREG	.\oven\oven_6\oven.c	/^	RKH_TRREG( OPEN,	NULL,	NULL,	&open ),$/;"	v
RKH_TRREG	.\oven\oven_6\oven.c	/^	RKH_TRREG( TOUT,	NULL,		recall_evts,	&ready ),$/;"	v
RKH_TRREG	.\rkh\source\include\rkh.h	807;"	d
RKH_TRREG	.\trtemp\gprsmgr\gmgr.c	/^	RKH_TRREG( SEND_EVT_CFM, 	NULL,	gmgr_send_cfm, 	&gmgr_idle ),$/;"	v
RKH_TRREG	.\trtemp\tempctrl\tctrl.c	/^	RKH_TRREG( CMP_FAILURE_RST, NULL, 	compressor_failrst,	&tctrl_ready ),$/;"	v
RKH_TRREG	.\trtemp\tempctrl\tctrl.c	/^	RKH_TRREG( TSMP, 	upper2tmax, 	compressor_start, 	&cmp_on ),$/;"	v
RKH_TRREG	.\trtemp\tracking\trk.c	/^	RKH_TRREG( GPSFRM, 		NULL, 	NULL,	&gps_chk_online ),$/;"	v
RKH_TRUE	.\rkh\source\include\rkhdef.h	59;"	d
RKH_TR_FWK_AE	.\rkh\source\include\rkhtrc.h	2252;"	d
RKH_TR_FWK_AE	.\rkh\source\include\rkhtrc.h	2864;"	d
RKH_TR_FWK_AE	.\rkh\source\include\rkhtrc.h	2938;"	d
RKH_TR_FWK_AO	.\rkh\source\include\rkhtrc.h	2682;"	d
RKH_TR_FWK_AO	.\rkh\source\include\rkhtrc.h	2877;"	d
RKH_TR_FWK_AO	.\rkh\source\include\rkhtrc.h	2951;"	d
RKH_TR_FWK_ASSERT	.\rkh\source\include\rkhtrc.h	2643;"	d
RKH_TR_FWK_ASSERT	.\rkh\source\include\rkhtrc.h	2650;"	d
RKH_TR_FWK_ASSERT	.\rkh\source\include\rkhtrc.h	2876;"	d
RKH_TR_FWK_ASSERT	.\rkh\source\include\rkhtrc.h	2950;"	d
RKH_TR_FWK_DEFER	.\rkh\source\include\rkhtrc.h	2304;"	d
RKH_TR_FWK_DEFER	.\rkh\source\include\rkhtrc.h	2867;"	d
RKH_TR_FWK_DEFER	.\rkh\source\include\rkhtrc.h	2941;"	d
RKH_TR_FWK_EN	.\rkh\source\include\rkhtrc.h	2207;"	d
RKH_TR_FWK_EN	.\rkh\source\include\rkhtrc.h	2861;"	d
RKH_TR_FWK_EN	.\rkh\source\include\rkhtrc.h	2935;"	d
RKH_TR_FWK_EPOOL	.\rkh\source\include\rkhtrc.h	2818;"	d
RKH_TR_FWK_EPOOL	.\rkh\source\include\rkhtrc.h	2881;"	d
RKH_TR_FWK_EPOOL	.\rkh\source\include\rkhtrc.h	2955;"	d
RKH_TR_FWK_EPREG	.\rkh\source\include\rkhtrc.h	2235;"	d
RKH_TR_FWK_EPREG	.\rkh\source\include\rkhtrc.h	2863;"	d
RKH_TR_FWK_EPREG	.\rkh\source\include\rkhtrc.h	2937;"	d
RKH_TR_FWK_EX	.\rkh\source\include\rkhtrc.h	2221;"	d
RKH_TR_FWK_EX	.\rkh\source\include\rkhtrc.h	2862;"	d
RKH_TR_FWK_EX	.\rkh\source\include\rkhtrc.h	2936;"	d
RKH_TR_FWK_EXE_FUN	.\rkh\source\include\rkhtrc.h	2488;"	d
RKH_TR_FWK_EXE_FUN	.\rkh\source\include\rkhtrc.h	2873;"	d
RKH_TR_FWK_EXE_FUN	.\rkh\source\include\rkhtrc.h	2947;"	d
RKH_TR_FWK_FUN	.\rkh\source\include\rkhtrc.h	2460;"	d
RKH_TR_FWK_FUN	.\rkh\source\include\rkhtrc.h	2872;"	d
RKH_TR_FWK_FUN	.\rkh\source\include\rkhtrc.h	2946;"	d
RKH_TR_FWK_GC	.\rkh\source\include\rkhtrc.h	2270;"	d
RKH_TR_FWK_GC	.\rkh\source\include\rkhtrc.h	2865;"	d
RKH_TR_FWK_GC	.\rkh\source\include\rkhtrc.h	2939;"	d
RKH_TR_FWK_GCR	.\rkh\source\include\rkhtrc.h	2287;"	d
RKH_TR_FWK_GCR	.\rkh\source\include\rkhtrc.h	2866;"	d
RKH_TR_FWK_GCR	.\rkh\source\include\rkhtrc.h	2940;"	d
RKH_TR_FWK_OBJ	.\rkh\source\include\rkhtrc.h	2351;"	d
RKH_TR_FWK_OBJ	.\rkh\source\include\rkhtrc.h	2869;"	d
RKH_TR_FWK_OBJ	.\rkh\source\include\rkhtrc.h	2943;"	d
RKH_TR_FWK_OBJ_NAME	.\rkh\source\include\rkhtrc.h	2385;"	d
RKH_TR_FWK_OBJ_NAME	.\rkh\source\include\rkhtrc.h	2870;"	d
RKH_TR_FWK_OBJ_NAME	.\rkh\source\include\rkhtrc.h	2944;"	d
RKH_TR_FWK_PSTATE	.\rkh\source\include\rkhtrc.h	2750;"	d
RKH_TR_FWK_PSTATE	.\rkh\source\include\rkhtrc.h	2879;"	d
RKH_TR_FWK_PSTATE	.\rkh\source\include\rkhtrc.h	2953;"	d
RKH_TR_FWK_QUEUE	.\rkh\source\include\rkhtrc.h	2853;"	d
RKH_TR_FWK_QUEUE	.\rkh\source\include\rkhtrc.h	2882;"	d
RKH_TR_FWK_QUEUE	.\rkh\source\include\rkhtrc.h	2956;"	d
RKH_TR_FWK_RCALL	.\rkh\source\include\rkhtrc.h	2320;"	d
RKH_TR_FWK_RCALL	.\rkh\source\include\rkhtrc.h	2868;"	d
RKH_TR_FWK_RCALL	.\rkh\source\include\rkhtrc.h	2942;"	d
RKH_TR_FWK_SIG	.\rkh\source\include\rkhtrc.h	2425;"	d
RKH_TR_FWK_SIG	.\rkh\source\include\rkhtrc.h	2871;"	d
RKH_TR_FWK_SIG	.\rkh\source\include\rkhtrc.h	2945;"	d
RKH_TR_FWK_STATE	.\rkh\source\include\rkhtrc.h	2715;"	d
RKH_TR_FWK_STATE	.\rkh\source\include\rkhtrc.h	2878;"	d
RKH_TR_FWK_STATE	.\rkh\source\include\rkhtrc.h	2952;"	d
RKH_TR_FWK_TCFG	.\rkh\source\include\rkhtrc.h	2588;"	d
RKH_TR_FWK_TCFG	.\rkh\source\include\rkhtrc.h	2875;"	d
RKH_TR_FWK_TCFG	.\rkh\source\include\rkhtrc.h	2949;"	d
RKH_TR_FWK_TIMER	.\rkh\source\include\rkhtrc.h	2779;"	d
RKH_TR_FWK_TIMER	.\rkh\source\include\rkhtrc.h	2880;"	d
RKH_TR_FWK_TIMER	.\rkh\source\include\rkhtrc.h	2954;"	d
RKH_TR_FWK_TUSR	.\rkh\source\include\rkhtrc.h	2530;"	d
RKH_TR_FWK_TUSR	.\rkh\source\include\rkhtrc.h	2874;"	d
RKH_TR_FWK_TUSR	.\rkh\source\include\rkhtrc.h	2948;"	d
RKH_TR_MP_GET	.\rkh\source\include\rkhtrc.h	1433;"	d
RKH_TR_MP_GET	.\rkh\source\include\rkhtrc.h	1457;"	d
RKH_TR_MP_GET	.\rkh\source\include\rkhtrc.h	2887;"	d
RKH_TR_MP_INIT	.\rkh\source\include\rkhtrc.h	1416;"	d
RKH_TR_MP_INIT	.\rkh\source\include\rkhtrc.h	1456;"	d
RKH_TR_MP_INIT	.\rkh\source\include\rkhtrc.h	2886;"	d
RKH_TR_MP_PUT	.\rkh\source\include\rkhtrc.h	1450;"	d
RKH_TR_MP_PUT	.\rkh\source\include\rkhtrc.h	1458;"	d
RKH_TR_MP_PUT	.\rkh\source\include\rkhtrc.h	2888;"	d
RKH_TR_RQ_DPT	.\rkh\source\include\rkhtrc.h	1556;"	d
RKH_TR_RQ_DPT	.\rkh\source\include\rkhtrc.h	1581;"	d
RKH_TR_RQ_DPT	.\rkh\source\include\rkhtrc.h	2896;"	d
RKH_TR_RQ_FIFO	.\rkh\source\include\rkhtrc.h	1507;"	d
RKH_TR_RQ_FIFO	.\rkh\source\include\rkhtrc.h	1578;"	d
RKH_TR_RQ_FIFO	.\rkh\source\include\rkhtrc.h	2893;"	d
RKH_TR_RQ_FULL	.\rkh\source\include\rkhtrc.h	1541;"	d
RKH_TR_RQ_FULL	.\rkh\source\include\rkhtrc.h	1580;"	d
RKH_TR_RQ_FULL	.\rkh\source\include\rkhtrc.h	2895;"	d
RKH_TR_RQ_GET	.\rkh\source\include\rkhtrc.h	1491;"	d
RKH_TR_RQ_GET	.\rkh\source\include\rkhtrc.h	1577;"	d
RKH_TR_RQ_GET	.\rkh\source\include\rkhtrc.h	2892;"	d
RKH_TR_RQ_GET_LAST	.\rkh\source\include\rkhtrc.h	1571;"	d
RKH_TR_RQ_GET_LAST	.\rkh\source\include\rkhtrc.h	1582;"	d
RKH_TR_RQ_GET_LAST	.\rkh\source\include\rkhtrc.h	2897;"	d
RKH_TR_RQ_INIT	.\rkh\source\include\rkhtrc.h	1474;"	d
RKH_TR_RQ_INIT	.\rkh\source\include\rkhtrc.h	1576;"	d
RKH_TR_RQ_INIT	.\rkh\source\include\rkhtrc.h	2891;"	d
RKH_TR_RQ_LIFO	.\rkh\source\include\rkhtrc.h	1524;"	d
RKH_TR_RQ_LIFO	.\rkh\source\include\rkhtrc.h	1579;"	d
RKH_TR_RQ_LIFO	.\rkh\source\include\rkhtrc.h	2894;"	d
RKH_TR_SMA_ACT	.\rkh\source\include\rkhtrc.h	1599;"	d
RKH_TR_SMA_ACT	.\rkh\source\include\rkhtrc.h	1719;"	d
RKH_TR_SMA_ACT	.\rkh\source\include\rkhtrc.h	2900;"	d
RKH_TR_SMA_DCH	.\rkh\source\include\rkhtrc.h	1784;"	d
RKH_TR_SMA_DCH	.\rkh\source\include\rkhtrc.h	1793;"	d
RKH_TR_SMA_DCH	.\rkh\source\include\rkhtrc.h	2080;"	d
RKH_TR_SMA_DCH	.\rkh\source\include\rkhtrc.h	2911;"	d
RKH_TR_SMA_FIFO	.\rkh\source\include\rkhtrc.h	1653;"	d
RKH_TR_SMA_FIFO	.\rkh\source\include\rkhtrc.h	1722;"	d
RKH_TR_SMA_FIFO	.\rkh\source\include\rkhtrc.h	2903;"	d
RKH_TR_SMA_GET	.\rkh\source\include\rkhtrc.h	1633;"	d
RKH_TR_SMA_GET	.\rkh\source\include\rkhtrc.h	1721;"	d
RKH_TR_SMA_GET	.\rkh\source\include\rkhtrc.h	2902;"	d
RKH_TR_SMA_LIFO	.\rkh\source\include\rkhtrc.h	1674;"	d
RKH_TR_SMA_LIFO	.\rkh\source\include\rkhtrc.h	1723;"	d
RKH_TR_SMA_LIFO	.\rkh\source\include\rkhtrc.h	2904;"	d
RKH_TR_SMA_REG	.\rkh\source\include\rkhtrc.h	1695;"	d
RKH_TR_SMA_REG	.\rkh\source\include\rkhtrc.h	1724;"	d
RKH_TR_SMA_REG	.\rkh\source\include\rkhtrc.h	2905;"	d
RKH_TR_SMA_TERM	.\rkh\source\include\rkhtrc.h	1616;"	d
RKH_TR_SMA_TERM	.\rkh\source\include\rkhtrc.h	1720;"	d
RKH_TR_SMA_TERM	.\rkh\source\include\rkhtrc.h	2901;"	d
RKH_TR_SMA_UNREG	.\rkh\source\include\rkhtrc.h	1712;"	d
RKH_TR_SMA_UNREG	.\rkh\source\include\rkhtrc.h	1725;"	d
RKH_TR_SMA_UNREG	.\rkh\source\include\rkhtrc.h	2906;"	d
RKH_TR_SM_CLRH	.\rkh\source\include\rkhtrc.h	1763;"	d
RKH_TR_SM_CLRH	.\rkh\source\include\rkhtrc.h	1770;"	d
RKH_TR_SM_CLRH	.\rkh\source\include\rkhtrc.h	2079;"	d
RKH_TR_SM_CLRH	.\rkh\source\include\rkhtrc.h	2910;"	d
RKH_TR_SM_CND_NFOUND	.\rkh\source\include\rkhtrc.h	2014;"	d
RKH_TR_SM_CND_NFOUND	.\rkh\source\include\rkhtrc.h	2071;"	d
RKH_TR_SM_CND_NFOUND	.\rkh\source\include\rkhtrc.h	2091;"	d
RKH_TR_SM_CND_NFOUND	.\rkh\source\include\rkhtrc.h	2922;"	d
RKH_TR_SM_ENSTATE	.\rkh\source\include\rkhtrc.h	1851;"	d
RKH_TR_SM_ENSTATE	.\rkh\source\include\rkhtrc.h	1858;"	d
RKH_TR_SM_ENSTATE	.\rkh\source\include\rkhtrc.h	2083;"	d
RKH_TR_SM_ENSTATE	.\rkh\source\include\rkhtrc.h	2914;"	d
RKH_TR_SM_EVT_NFOUND	.\rkh\source\include\rkhtrc.h	1978;"	d
RKH_TR_SM_EVT_NFOUND	.\rkh\source\include\rkhtrc.h	2070;"	d
RKH_TR_SM_EVT_NFOUND	.\rkh\source\include\rkhtrc.h	2089;"	d
RKH_TR_SM_EVT_NFOUND	.\rkh\source\include\rkhtrc.h	2920;"	d
RKH_TR_SM_EVT_PROC	.\rkh\source\include\rkhtrc.h	1961;"	d
RKH_TR_SM_EVT_PROC	.\rkh\source\include\rkhtrc.h	2069;"	d
RKH_TR_SM_EVT_PROC	.\rkh\source\include\rkhtrc.h	2088;"	d
RKH_TR_SM_EVT_PROC	.\rkh\source\include\rkhtrc.h	2919;"	d
RKH_TR_SM_EXSTATE	.\rkh\source\include\rkhtrc.h	1872;"	d
RKH_TR_SM_EXSTATE	.\rkh\source\include\rkhtrc.h	1879;"	d
RKH_TR_SM_EXSTATE	.\rkh\source\include\rkhtrc.h	2084;"	d
RKH_TR_SM_EXSTATE	.\rkh\source\include\rkhtrc.h	2915;"	d
RKH_TR_SM_EX_HLEVEL	.\rkh\source\include\rkhtrc.h	2046;"	d
RKH_TR_SM_EX_HLEVEL	.\rkh\source\include\rkhtrc.h	2074;"	d
RKH_TR_SM_EX_HLEVEL	.\rkh\source\include\rkhtrc.h	2093;"	d
RKH_TR_SM_EX_HLEVEL	.\rkh\source\include\rkhtrc.h	2924;"	d
RKH_TR_SM_EX_TSEG	.\rkh\source\include\rkhtrc.h	2063;"	d
RKH_TR_SM_EX_TSEG	.\rkh\source\include\rkhtrc.h	2075;"	d
RKH_TR_SM_EX_TSEG	.\rkh\source\include\rkhtrc.h	2094;"	d
RKH_TR_SM_EX_TSEG	.\rkh\source\include\rkhtrc.h	2925;"	d
RKH_TR_SM_GRD_FALSE	.\rkh\source\include\rkhtrc.h	1996;"	d
RKH_TR_SM_GRD_FALSE	.\rkh\source\include\rkhtrc.h	2072;"	d
RKH_TR_SM_GRD_FALSE	.\rkh\source\include\rkhtrc.h	2090;"	d
RKH_TR_SM_GRD_FALSE	.\rkh\source\include\rkhtrc.h	2921;"	d
RKH_TR_SM_INIT	.\rkh\source\include\rkhtrc.h	1742;"	d
RKH_TR_SM_INIT	.\rkh\source\include\rkhtrc.h	1749;"	d
RKH_TR_SM_INIT	.\rkh\source\include\rkhtrc.h	2078;"	d
RKH_TR_SM_INIT	.\rkh\source\include\rkhtrc.h	2909;"	d
RKH_TR_SM_NENEX	.\rkh\source\include\rkhtrc.h	1893;"	d
RKH_TR_SM_NENEX	.\rkh\source\include\rkhtrc.h	1901;"	d
RKH_TR_SM_NENEX	.\rkh\source\include\rkhtrc.h	2085;"	d
RKH_TR_SM_NENEX	.\rkh\source\include\rkhtrc.h	2916;"	d
RKH_TR_SM_NTRNACT	.\rkh\source\include\rkhtrc.h	1915;"	d
RKH_TR_SM_NTRNACT	.\rkh\source\include\rkhtrc.h	1923;"	d
RKH_TR_SM_NTRNACT	.\rkh\source\include\rkhtrc.h	2086;"	d
RKH_TR_SM_NTRNACT	.\rkh\source\include\rkhtrc.h	2917;"	d
RKH_TR_SM_STATE	.\rkh\source\include\rkhtrc.h	1830;"	d
RKH_TR_SM_STATE	.\rkh\source\include\rkhtrc.h	1837;"	d
RKH_TR_SM_STATE	.\rkh\source\include\rkhtrc.h	2082;"	d
RKH_TR_SM_STATE	.\rkh\source\include\rkhtrc.h	2913;"	d
RKH_TR_SM_TRN	.\rkh\source\include\rkhtrc.h	1808;"	d
RKH_TR_SM_TRN	.\rkh\source\include\rkhtrc.h	1816;"	d
RKH_TR_SM_TRN	.\rkh\source\include\rkhtrc.h	2081;"	d
RKH_TR_SM_TRN	.\rkh\source\include\rkhtrc.h	2912;"	d
RKH_TR_SM_TS_STATE	.\rkh\source\include\rkhtrc.h	1937;"	d
RKH_TR_SM_TS_STATE	.\rkh\source\include\rkhtrc.h	1944;"	d
RKH_TR_SM_TS_STATE	.\rkh\source\include\rkhtrc.h	2087;"	d
RKH_TR_SM_TS_STATE	.\rkh\source\include\rkhtrc.h	2918;"	d
RKH_TR_SM_UNKN_STATE	.\rkh\source\include\rkhtrc.h	2030;"	d
RKH_TR_SM_UNKN_STATE	.\rkh\source\include\rkhtrc.h	2073;"	d
RKH_TR_SM_UNKN_STATE	.\rkh\source\include\rkhtrc.h	2092;"	d
RKH_TR_SM_UNKN_STATE	.\rkh\source\include\rkhtrc.h	2923;"	d
RKH_TR_T	.\rkh\source\include\rkhitl.h	/^typedef struct RKH_TR_T$/;"	s
RKH_TR_T	.\rkh\source\include\rkhitl.h	/^} RKH_TR_T;$/;"	t
RKH_TR_TMR_INIT	.\rkh\source\include\rkhtrc.h	2111;"	d
RKH_TR_TMR_INIT	.\rkh\source\include\rkhtrc.h	2186;"	d
RKH_TR_TMR_INIT	.\rkh\source\include\rkhtrc.h	2928;"	d
RKH_TR_TMR_REM	.\rkh\source\include\rkhtrc.h	2181;"	d
RKH_TR_TMR_REM	.\rkh\source\include\rkhtrc.h	2190;"	d
RKH_TR_TMR_REM	.\rkh\source\include\rkhtrc.h	2932;"	d
RKH_TR_TMR_START	.\rkh\source\include\rkhtrc.h	2127;"	d
RKH_TR_TMR_START	.\rkh\source\include\rkhtrc.h	2187;"	d
RKH_TR_TMR_START	.\rkh\source\include\rkhtrc.h	2929;"	d
RKH_TR_TMR_STOP	.\rkh\source\include\rkhtrc.h	2145;"	d
RKH_TR_TMR_STOP	.\rkh\source\include\rkhtrc.h	2188;"	d
RKH_TR_TMR_STOP	.\rkh\source\include\rkhtrc.h	2930;"	d
RKH_TR_TMR_TOUT	.\rkh\source\include\rkhtrc.h	2162;"	d
RKH_TR_TMR_TOUT	.\rkh\source\include\rkhtrc.h	2189;"	d
RKH_TR_TMR_TOUT	.\rkh\source\include\rkhtrc.h	2931;"	d
RKH_TS_T	.\rkh\source\include\rkhtrc.h	/^		typedef rui16_t RKH_TS_T;$/;"	t
RKH_TS_T	.\rkh\source\include\rkhtrc.h	/^		typedef rui32_t RKH_TS_T;$/;"	t
RKH_TS_T	.\rkh\source\include\rkhtrc.h	/^		typedef rui8_t RKH_TS_T;$/;"	t
RKH_TS_T	.\rkh\source\include\rkhtrc.h	/^	typedef rui16_t RKH_TS_T;$/;"	t
RKH_TUSR_FUN	.\rkh\source\include\rkhtrc.h	1118;"	d
RKH_TUSR_FUN	.\rkh\source\include\rkhtrc.h	1121;"	d
RKH_TUSR_FUN	.\rkh\source\include\rkhtrc.h	1124;"	d
RKH_TUSR_FUN	.\rkh\source\include\rkhtrc.h	1161;"	d
RKH_TUSR_I16	.\rkh\source\include\rkhtrc.h	1040;"	d
RKH_TUSR_I16	.\rkh\source\include\rkhtrc.h	1153;"	d
RKH_TUSR_I32	.\rkh\source\include\rkhtrc.h	1058;"	d
RKH_TUSR_I32	.\rkh\source\include\rkhtrc.h	1155;"	d
RKH_TUSR_I8	.\rkh\source\include\rkhtrc.h	1022;"	d
RKH_TUSR_I8	.\rkh\source\include\rkhtrc.h	1151;"	d
RKH_TUSR_MEM	.\rkh\source\include\rkhtrc.h	1093;"	d
RKH_TUSR_MEM	.\rkh\source\include\rkhtrc.h	1159;"	d
RKH_TUSR_OBJ	.\rkh\source\include\rkhtrc.h	1102;"	d
RKH_TUSR_OBJ	.\rkh\source\include\rkhtrc.h	1105;"	d
RKH_TUSR_OBJ	.\rkh\source\include\rkhtrc.h	1108;"	d
RKH_TUSR_OBJ	.\rkh\source\include\rkhtrc.h	1160;"	d
RKH_TUSR_SIG	.\rkh\source\include\rkhtrc.h	1134;"	d
RKH_TUSR_SIG	.\rkh\source\include\rkhtrc.h	1137;"	d
RKH_TUSR_SIG	.\rkh\source\include\rkhtrc.h	1140;"	d
RKH_TUSR_SIG	.\rkh\source\include\rkhtrc.h	1143;"	d
RKH_TUSR_SIG	.\rkh\source\include\rkhtrc.h	1162;"	d
RKH_TUSR_STR	.\rkh\source\include\rkhtrc.h	1085;"	d
RKH_TUSR_STR	.\rkh\source\include\rkhtrc.h	1158;"	d
RKH_TUSR_UI16	.\rkh\source\include\rkhtrc.h	1049;"	d
RKH_TUSR_UI16	.\rkh\source\include\rkhtrc.h	1154;"	d
RKH_TUSR_UI32	.\rkh\source\include\rkhtrc.h	1067;"	d
RKH_TUSR_UI32	.\rkh\source\include\rkhtrc.h	1156;"	d
RKH_TUSR_UI8	.\rkh\source\include\rkhtrc.h	1031;"	d
RKH_TUSR_UI8	.\rkh\source\include\rkhtrc.h	1152;"	d
RKH_TUSR_X32	.\rkh\source\include\rkhtrc.h	1076;"	d
RKH_TUSR_X32	.\rkh\source\include\rkhtrc.h	1157;"	d
RKH_TYPE	.\rkh\source\include\rkhitl.h	1589;"	d
RKH_UI16_T	.\rkh\source\include\rkhtrc.h	/^	RKH_UI16_T,		\/**< unsigned 16-bit integer format *\/$/;"	e	enum:RKH_TRC_FMT
RKH_UI32_T	.\rkh\source\include\rkhtrc.h	/^	RKH_UI32_T,		\/**< unsigned 16-bit integer format *\/$/;"	e	enum:RKH_TRC_FMT
RKH_UI8_T	.\rkh\source\include\rkhtrc.h	/^	RKH_UI8_T,		\/**< unsigned 8-bit integer format *\/$/;"	e	enum:RKH_TRC_FMT
RKH_UNKN_STATE	.\rkh\source\include\rkh.h	/^	RKH_UNKN_STATE,$/;"	e
RKH_UPDATE_SHALLOW_HIST	.\rkh\source\rkh.c	83;"	d	file:
RKH_UPDATE_SHALLOW_HIST	.\rkh\source\rkh.c	90;"	d	file:
RKH_UPDATE_SHALLOW_HIST	.\rkh\source\rkh.c	97;"	d	file:
RKH_USE_TRC_SENDER	.\rkh\source\include\rkhtrc.h	259;"	d
RKH_USR_START	.\rkh\source\include\rkhtrc.h	169;"	d
RKH_USR_TTBL_OFFSET	.\rkh\source\include\rkhtrc.h	222;"	d
RKH_USR_TTBL_RANGE	.\rkh\source\include\rkhtrc.h	186;"	d
RKH_VALID	.\rkh\source\include\rkhdef.h	71;"	d
RKH_VERSION	.\rkh\source\include\rkhitl.h	131;"	d
RKH_VERSION_CODE	.\rkh\source\include\rkhitl.h	97;"	d
RKH_WAIT_FOR_EVENTS	.\rkh\source\portable\80x86\linux_st\gnu\rkhport.h	188;"	d
RKH_WAIT_FOR_EVENTS	.\rkh\source\portable\80x86\win32_st\vc08\rkhport.h	186;"	d
RKH_X32_T	.\rkh\source\include\rkhtrc.h	/^	RKH_X32_T,		\/**< signed 16-bit integer in hex format *\/$/;"	e	enum:RKH_TRC_FMT
RKH_XOR	.\rkh\source\include\rkhtrc.h	621;"	d
RKH_YES	.\rkh\source\include\rkhdef.h	62;"	d
RMON_R_BC_PKT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t RMON_R_BC_PKT;                          \/**< RMON Rx Broadcast Packets (RMON_R_BC_PKT), offset: 0x288 *\/$/;"	m	struct:ENET_MemMap
RMON_R_CRC_ALIGN	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t RMON_R_CRC_ALIGN;                       \/**< RMON Rx Packets w CRC\/Align error (RMON_R_CRC_ALIGN), offset: 0x290 *\/$/;"	m	struct:ENET_MemMap
RMON_R_DROP	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t RMON_R_DROP;                            \/**< Count of frames not counted correctly (IEEE_R_DROP). NOTE: Counter increments if a frame with valid\/missing SFD character is detected and has been dropped. None of the other counters increments if this counter increments., offset: 0x2C8 *\/$/;"	m	struct:ENET_MemMap
RMON_R_FRAG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t RMON_R_FRAG;                            \/**< RMON Rx Packets < 64 bytes, bad CRC (RMON_R_FRAG), offset: 0x29C *\/$/;"	m	struct:ENET_MemMap
RMON_R_FRAME_OK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t RMON_R_FRAME_OK;                        \/**< Frames Received OK (IEEE_R_FRAME_OK), offset: 0x2CC *\/$/;"	m	struct:ENET_MemMap
RMON_R_JAB	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t RMON_R_JAB;                             \/**< RMON Rx Packets > MAX_FL bytes, bad CRC (RMON_R_JAB), offset: 0x2A0 *\/$/;"	m	struct:ENET_MemMap
RMON_R_MC_PKT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t RMON_R_MC_PKT;                          \/**< RMON Rx Multicast Packets (RMON_R_MC_PKT), offset: 0x28C *\/$/;"	m	struct:ENET_MemMap
RMON_R_OCTETS	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t RMON_R_OCTETS;                          \/**< RMON Rx Octets (RMON_R_OCTETS), offset: 0x2C4 *\/$/;"	m	struct:ENET_MemMap
RMON_R_OVERSIZE	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t RMON_R_OVERSIZE;                        \/**< RMON Rx Packets > MAX_FL bytes, good CRC (RMON_R_OVERSIZE), offset: 0x298 *\/$/;"	m	struct:ENET_MemMap
RMON_R_P1024TO2047	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t RMON_R_P1024TO2047;                     \/**< RMON Rx 1024 to 2047 byte packets (RMON_R_P1024TO2047), offset: 0x2BC *\/$/;"	m	struct:ENET_MemMap
RMON_R_P128TO255	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t RMON_R_P128TO255;                       \/**< RMON Rx 128 to 255 byte packets (RMON_R_P128TO255), offset: 0x2B0 *\/$/;"	m	struct:ENET_MemMap
RMON_R_P256TO511	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t RMON_R_P256TO511;                       \/**< RMON Rx 256 to 511 byte packets (RMON_R_P256TO511), offset: 0x2B4 *\/$/;"	m	struct:ENET_MemMap
RMON_R_P512TO1023	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t RMON_R_P512TO1023;                      \/**< RMON Rx 512 to 1023 byte packets (RMON_R_P512TO1023), offset: 0x2B8 *\/$/;"	m	struct:ENET_MemMap
RMON_R_P64	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t RMON_R_P64;                             \/**< RMON Rx 64 byte packets (RMON_R_P64), offset: 0x2A8 *\/$/;"	m	struct:ENET_MemMap
RMON_R_P65TO127	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t RMON_R_P65TO127;                        \/**< RMON Rx 65 to 127 byte packets (RMON_R_P65TO127), offset: 0x2AC *\/$/;"	m	struct:ENET_MemMap
RMON_R_PACKETS	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t RMON_R_PACKETS;                         \/**< RMON Rx packet count (RMON_R_PACKETS), offset: 0x284 *\/$/;"	m	struct:ENET_MemMap
RMON_R_P_GTE2048	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t RMON_R_P_GTE2048;                       \/**< RMON Rx packets w > 2048 bytes (RMON_R_P_GTE2048), offset: 0x2C0 *\/$/;"	m	struct:ENET_MemMap
RMON_R_RESVD_0	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t RMON_R_RESVD_0;                         \/**< Reserved (RMON_R_RESVD_0), offset: 0x2A4 *\/$/;"	m	struct:ENET_MemMap
RMON_R_UNDERSIZE	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t RMON_R_UNDERSIZE;                       \/**< RMON Rx Packets < 64 bytes, good CRC (RMON_R_UNDERSIZE), offset: 0x294 *\/$/;"	m	struct:ENET_MemMap
RMON_T_BC_PKT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t RMON_T_BC_PKT;                          \/**< RMON Tx Broadcast Packets (RMON_T_BC_PKT), offset: 0x208 *\/$/;"	m	struct:ENET_MemMap
RMON_T_COL	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t RMON_T_COL;                             \/**< RMON Tx collision count (RMON_T_COL), offset: 0x224 *\/$/;"	m	struct:ENET_MemMap
RMON_T_CRC_ALIGN	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t RMON_T_CRC_ALIGN;                       \/**< RMON Tx Packets w CRC\/Align error (RMON_T_CRC_ALIGN), offset: 0x210 *\/$/;"	m	struct:ENET_MemMap
RMON_T_DROP	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t RMON_T_DROP;                            \/**< Count of frames not counted correctly (RMON_T_DROP). NOTE: Counter not implemented (read 0 always) as not applicable., offset: 0x200 *\/$/;"	m	struct:ENET_MemMap
RMON_T_FRAG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t RMON_T_FRAG;                            \/**< RMON Tx Packets < 64 bytes, bad CRC (RMON_T_FRAG), offset: 0x21C *\/$/;"	m	struct:ENET_MemMap
RMON_T_JAB	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t RMON_T_JAB;                             \/**< RMON Tx Packets > MAX_FL bytes, bad CRC (RMON_T_JAB), offset: 0x220 *\/$/;"	m	struct:ENET_MemMap
RMON_T_MC_PKT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t RMON_T_MC_PKT;                          \/**< RMON Tx Multicast Packets (RMON_T_MC_PKT), offset: 0x20C *\/$/;"	m	struct:ENET_MemMap
RMON_T_OCTETS	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t RMON_T_OCTETS;                          \/**< RMON Tx Octets (RMON_T_OCTETS), offset: 0x244 *\/$/;"	m	struct:ENET_MemMap
RMON_T_OVERSIZE	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t RMON_T_OVERSIZE;                        \/**< RMON Tx Packets > MAX_FL bytes, good CRC (RMON_T_OVERSIZE), offset: 0x218 *\/$/;"	m	struct:ENET_MemMap
RMON_T_P1024TO2047	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t RMON_T_P1024TO2047;                     \/**< RMON Tx 1024 to 2047 byte packets (RMON_T_P1024TO2047), offset: 0x23C *\/$/;"	m	struct:ENET_MemMap
RMON_T_P128TO255	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t RMON_T_P128TO255;                       \/**< RMON Tx 128 to 255 byte packets (RMON_T_P128TO255), offset: 0x230 *\/$/;"	m	struct:ENET_MemMap
RMON_T_P256TO511	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t RMON_T_P256TO511;                       \/**< RMON Tx 256 to 511 byte packets (RMON_T_P256TO511), offset: 0x234 *\/$/;"	m	struct:ENET_MemMap
RMON_T_P512TO1023	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t RMON_T_P512TO1023;                      \/**< RMON Tx 512 to 1023 byte packets (RMON_T_P512TO1023), offset: 0x238 *\/$/;"	m	struct:ENET_MemMap
RMON_T_P64	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t RMON_T_P64;                             \/**< RMON Tx 64 byte packets (RMON_T_P64), offset: 0x228 *\/$/;"	m	struct:ENET_MemMap
RMON_T_P65TO127	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t RMON_T_P65TO127;                        \/**< RMON Tx 65 to 127 byte packets (RMON_T_P65TO127), offset: 0x22C *\/$/;"	m	struct:ENET_MemMap
RMON_T_PACKETS	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t RMON_T_PACKETS;                         \/**< RMON Tx packet count (RMON_T_PACKETS), offset: 0x204 *\/$/;"	m	struct:ENET_MemMap
RMON_T_P_GTE2048	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t RMON_T_P_GTE2048;                       \/**< RMON Tx packets w > 2048 bytes (RMON_T_P_GTE2048), offset: 0x240 *\/$/;"	m	struct:ENET_MemMap
RMON_T_UNDERSIZE	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t RMON_T_UNDERSIZE;                       \/**< RMON Tx Packets < 64 bytes, good CRC (RMON_T_UNDERSIZE), offset: 0x214 *\/$/;"	m	struct:ENET_MemMap
RMR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t RMR;                                    \/**< SAI Receive Mask Register, offset: 0xE0 *\/$/;"	m	struct:I2S_MemMap
RNG_BASE_PTR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11749;"	d
RNG_BASE_PTRS	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11751;"	d
RNG_CR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11765;"	d
RNG_CR_CLRI_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11712;"	d
RNG_CR_CLRI_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11713;"	d
RNG_CR_GO_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11706;"	d
RNG_CR_GO_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11707;"	d
RNG_CR_HA_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11708;"	d
RNG_CR_HA_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11709;"	d
RNG_CR_INTM_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11710;"	d
RNG_CR_INTM_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11711;"	d
RNG_CR_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11686;"	d
RNG_CR_SLP_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11714;"	d
RNG_CR_SLP_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11715;"	d
RNG_ER	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11767;"	d
RNG_ER_EXT_ENT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11736;"	d
RNG_ER_EXT_ENT_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11734;"	d
RNG_ER_EXT_ENT_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11735;"	d
RNG_ER_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11688;"	d
RNG_MemMap	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^typedef struct RNG_MemMap {$/;"	s
RNG_MemMapPtr	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^} volatile *RNG_MemMapPtr;$/;"	t
RNG_OR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11768;"	d
RNG_OR_RANDOUT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11740;"	d
RNG_OR_RANDOUT_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11738;"	d
RNG_OR_RANDOUT_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11739;"	d
RNG_OR_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11689;"	d
RNG_SR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11766;"	d
RNG_SR_ERRI_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11723;"	d
RNG_SR_ERRI_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11724;"	d
RNG_SR_LRS_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11719;"	d
RNG_SR_LRS_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11720;"	d
RNG_SR_OREG_LVL	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11729;"	d
RNG_SR_OREG_LVL_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11727;"	d
RNG_SR_OREG_LVL_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11728;"	d
RNG_SR_OREG_SIZE	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11732;"	d
RNG_SR_OREG_SIZE_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11730;"	d
RNG_SR_OREG_SIZE_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11731;"	d
RNG_SR_ORU_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11721;"	d
RNG_SR_ORU_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11722;"	d
RNG_SR_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11687;"	d
RNG_SR_SECV_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11717;"	d
RNG_SR_SECV_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11718;"	d
RNG_SR_SLP_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11725;"	d
RNG_SR_SLP_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11726;"	d
ROMRKH_T	.\rkh\source\include\rkhitl.h	/^typedef struct ROMRKH_T$/;"	s
ROTL_CA	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t ROTL_CA[9];                             \/**< General Purpose Register 0 - Rotate Left command..General Purpose Register 8 - Rotate Left command, array offset: 0x9C8, array step: 0x4 *\/$/;"	m	struct:CAU_MemMap
ROTL_CAA	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t ROTL_CAA;                               \/**< Accumulator register - Rotate Left command, offset: 0x9C4 *\/$/;"	m	struct:CAU_MemMap
ROTL_CASR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t ROTL_CASR;                              \/**< Status register  - Rotate Left command, offset: 0x9C0 *\/$/;"	m	struct:CAU_MemMap
RPFC	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t RPFC;                                    \/**< Reset Pin Filter Control register, offset: 0x4 *\/$/;"	m	struct:RCM_MemMap
RPFW	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t RPFW;                                    \/**< Reset Pin Filter Width register, offset: 0x5 *\/$/;"	m	struct:RCM_MemMap
RPL	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t RPL;                                     \/**< UART CEA709.1-B Received Packet Length, offset: 0x2D *\/$/;"	m	struct:UART_MemMap
RPREL	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t RPREL;                                   \/**< UART CEA709.1-B Received Preamble Length, offset: 0x2E *\/$/;"	m	struct:UART_MemMap
RRD	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t RRD;                                    \/**< RAM Read Data Register, offset: 0x10 *\/$/;"	m	struct:ETB_MemMap
RRP	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t RRP;                                    \/**< RAM Read Pointer Register, offset: 0x14 *\/$/;"	m	struct:ETB_MemMap
RSEM	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t RSEM;                                   \/**< Receive FIFO Section Empty Threshold, offset: 0x194 *\/$/;"	m	struct:ENET_MemMap
RSER	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t RSER;                                   \/**< DMA\/Interrupt Request Select and Enable Register, offset: 0x30 *\/$/;"	m	struct:SPI_MemMap
RSFL	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t RSFL;                                   \/**< Receive FIFO Section Full Threshold, offset: 0x190 *\/$/;"	m	struct:ENET_MemMap
RST	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t RST;                                     \/**< LLWU Reset Enable register, offset: 0xA *\/$/;"	m	struct:LLWU_MemMap
RSTCNT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint16_t RSTCNT;                                 \/**< Watchdog Reset Count register, offset: 0x14 *\/$/;"	m	struct:WDOG_MemMap
RTCXTAL	.\oven\bsp\twrk60iar72\cm4f\cpu.h	11;"	d
RTC_BASE_PTR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11957;"	d
RTC_BASE_PTRS	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11959;"	d
RTC_CR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11977;"	d
RTC_CR_CLKO_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11876;"	d
RTC_CR_CLKO_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11877;"	d
RTC_CR_OSCE_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11874;"	d
RTC_CR_OSCE_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11875;"	d
RTC_CR_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11819;"	d
RTC_CR_SC16P_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11878;"	d
RTC_CR_SC16P_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11879;"	d
RTC_CR_SC2P_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11884;"	d
RTC_CR_SC2P_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11885;"	d
RTC_CR_SC4P_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11882;"	d
RTC_CR_SC4P_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11883;"	d
RTC_CR_SC8P_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11880;"	d
RTC_CR_SC8P_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11881;"	d
RTC_CR_SUP_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11870;"	d
RTC_CR_SUP_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11871;"	d
RTC_CR_SWR_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11866;"	d
RTC_CR_SWR_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11867;"	d
RTC_CR_UM_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11872;"	d
RTC_CR_UM_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11873;"	d
RTC_CR_WPE_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11868;"	d
RTC_CR_WPE_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11869;"	d
RTC_IER	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11980;"	d
RTC_IER_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11822;"	d
RTC_IER_TAIE_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11909;"	d
RTC_IER_TAIE_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11910;"	d
RTC_IER_TIIE_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11905;"	d
RTC_IER_TIIE_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11906;"	d
RTC_IER_TOIE_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11907;"	d
RTC_IER_TOIE_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11908;"	d
RTC_IER_TSIE_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11911;"	d
RTC_IER_TSIE_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11912;"	d
RTC_IER_WPON_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11913;"	d
RTC_IER_WPON_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11914;"	d
RTC_LR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11979;"	d
RTC_LR_CRL_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11898;"	d
RTC_LR_CRL_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11899;"	d
RTC_LR_LRL_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11902;"	d
RTC_LR_LRL_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11903;"	d
RTC_LR_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11821;"	d
RTC_LR_SRL_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11900;"	d
RTC_LR_SRL_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11901;"	d
RTC_LR_TCL_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11896;"	d
RTC_LR_TCL_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11897;"	d
RTC_MemMap	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^typedef struct RTC_MemMap {$/;"	s
RTC_MemMapPtr	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^} volatile *RTC_MemMapPtr;$/;"	t
RTC_RAR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11982;"	d
RTC_RAR_CRR_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11941;"	d
RTC_RAR_CRR_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11942;"	d
RTC_RAR_IERR_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11947;"	d
RTC_RAR_IERR_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11948;"	d
RTC_RAR_LRR_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11945;"	d
RTC_RAR_LRR_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11946;"	d
RTC_RAR_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11824;"	d
RTC_RAR_SRR_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11943;"	d
RTC_RAR_SRR_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11944;"	d
RTC_RAR_TARR_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11937;"	d
RTC_RAR_TARR_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11938;"	d
RTC_RAR_TCRR_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11939;"	d
RTC_RAR_TCRR_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11940;"	d
RTC_RAR_TPRR_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11935;"	d
RTC_RAR_TPRR_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11936;"	d
RTC_RAR_TSRR_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11933;"	d
RTC_RAR_TSRR_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11934;"	d
RTC_SR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11978;"	d
RTC_SR_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11820;"	d
RTC_SR_TAF_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11891;"	d
RTC_SR_TAF_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11892;"	d
RTC_SR_TCE_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11893;"	d
RTC_SR_TCE_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11894;"	d
RTC_SR_TIF_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11887;"	d
RTC_SR_TIF_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11888;"	d
RTC_SR_TOF_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11889;"	d
RTC_SR_TOF_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11890;"	d
RTC_TAR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11975;"	d
RTC_TAR_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11817;"	d
RTC_TAR_TAR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11851;"	d
RTC_TAR_TAR_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11849;"	d
RTC_TAR_TAR_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11850;"	d
RTC_TCR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11976;"	d
RTC_TCR_CIC	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11864;"	d
RTC_TCR_CIC_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11862;"	d
RTC_TCR_CIC_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11863;"	d
RTC_TCR_CIR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11858;"	d
RTC_TCR_CIR_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11856;"	d
RTC_TCR_CIR_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11857;"	d
RTC_TCR_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11818;"	d
RTC_TCR_TCR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11855;"	d
RTC_TCR_TCR_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11853;"	d
RTC_TCR_TCR_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11854;"	d
RTC_TCR_TCV	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11861;"	d
RTC_TCR_TCV_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11859;"	d
RTC_TCR_TCV_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11860;"	d
RTC_TPR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11974;"	d
RTC_TPR_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11816;"	d
RTC_TPR_TPR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11847;"	d
RTC_TPR_TPR_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11845;"	d
RTC_TPR_TPR_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11846;"	d
RTC_TSR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11973;"	d
RTC_TSR_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11815;"	d
RTC_TSR_TSR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11843;"	d
RTC_TSR_TSR_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11841;"	d
RTC_TSR_TSR_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11842;"	d
RTC_WAR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11981;"	d
RTC_WAR_CRW_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11924;"	d
RTC_WAR_CRW_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11925;"	d
RTC_WAR_IERW_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11930;"	d
RTC_WAR_IERW_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11931;"	d
RTC_WAR_LRW_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11928;"	d
RTC_WAR_LRW_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11929;"	d
RTC_WAR_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11823;"	d
RTC_WAR_SRW_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11926;"	d
RTC_WAR_SRW_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11927;"	d
RTC_WAR_TARW_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11920;"	d
RTC_WAR_TARW_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11921;"	d
RTC_WAR_TCRW_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11922;"	d
RTC_WAR_TCRW_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11923;"	d
RTC_WAR_TPRW_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11918;"	d
RTC_WAR_TPRW_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11919;"	d
RTC_WAR_TSRW_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11916;"	d
RTC_WAR_TSRW_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	11917;"	d
RVR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t RVR;                                    \/**< SysTick Reload Value Register, offset: 0x4 *\/$/;"	m	struct:SysTick_MemMap
RWD	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t RWD;                                    \/**< RAM Write Data Register, offset: 0x24 *\/$/;"	m	struct:ETB_MemMap
RWFIFO	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t RWFIFO;                                  \/**< UART FIFO Receive Watermark, offset: 0x15 *\/$/;"	m	struct:UART_MemMap
RWP	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t RWP;                                    \/**< RAM Write Pointer Register, offset: 0x18 *\/$/;"	m	struct:ETB_MemMap
RX14MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t RX14MASK;                               \/**< Rx 14 Mask register, offset: 0x14 *\/$/;"	m	struct:CAN_MemMap
RX15MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t RX15MASK;                               \/**< Rx 15 Mask register, offset: 0x18 *\/$/;"	m	struct:CAN_MemMap
RXFGMASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t RXFGMASK;                               \/**< Rx FIFO Global Mask register, offset: 0x48 *\/$/;"	m	struct:CAN_MemMap
RXFIR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t RXFIR;                                  \/**< Rx FIFO Information Register, offset: 0x4C *\/$/;"	m	struct:CAN_MemMap
RXFR0	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t RXFR0;                                  \/**< DSPI Receive FIFO Registers, offset: 0x7C *\/$/;"	m	struct:SPI_MemMap
RXFR1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t RXFR1;                                  \/**< DSPI Receive FIFO Registers, offset: 0x80 *\/$/;"	m	struct:SPI_MemMap
RXFR2	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t RXFR2;                                  \/**< DSPI Receive FIFO Registers, offset: 0x84 *\/$/;"	m	struct:SPI_MemMap
RXFR3	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t RXFR3;                                  \/**< DSPI Receive FIFO Registers, offset: 0x88 *\/$/;"	m	struct:SPI_MemMap
RXIMR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t RXIMR[16];                              \/**< Rx Individual Mask Registers, array offset: 0x880, array step: 0x4 *\/$/;"	m	struct:CAN_MemMap
RXMGMASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t RXMGMASK;                               \/**< Rx Mailboxes Global Mask Register, offset: 0x10 *\/$/;"	m	struct:CAN_MemMap
R_CAST_EVT	.\rkh\source\include\rkhevt.h	54;"	d
R_TRC_AO_NAME_EN	.\rkh\source\include\rkhitl.h	1703;"	d
R_TRC_AO_NAME_EN	.\rkh\source\include\rkhitl.h	1705;"	d
S	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^    uint32_t S;                                      \/**< Channel n Status Register, array offset: 0x14, array step: 0x28 *\/$/;"	m	struct:PDB_MemMap::<anonymous>
S	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t S;                                       \/**< I2C Status register, offset: 0x3 *\/$/;"	m	struct:I2C_MemMap
S	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t S;                                       \/**< MCG Status Register, offset: 0x6 *\/$/;"	m	struct:MCG_MemMap
S1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t S1;                                      \/**< UART Status Register 1, offset: 0x4 *\/$/;"	m	struct:UART_MemMap
S2	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t S2;                                      \/**< UART Status Register 2, offset: 0x5 *\/$/;"	m	struct:UART_MemMap
S3	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t S3;                                      \/**< UART CEA709.1-B Status Register, offset: 0x2B *\/$/;"	m	struct:UART_MemMap
S4	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t S4;                                      \/**< UART CEA709.1-B Status Register, offset: 0x2C *\/$/;"	m	struct:UART_MemMap
SADDR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^    uint32_t SADDR;                                  \/**< TCD Source Address, array offset: 0x1000, array step: 0x20 *\/$/;"	m	struct:DMA_MemMap::<anonymous>
SC	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t SC;                                     \/**< Status And Control, offset: 0x0 *\/$/;"	m	struct:FTM_MemMap
SC	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t SC;                                     \/**< Status and Control Register, offset: 0x0 *\/$/;"	m	struct:PDB_MemMap
SC	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t SC;                                      \/**< MCG Status and Control Register, offset: 0x8 *\/$/;"	m	struct:MCG_MemMap
SC	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t SC;                                      \/**< VREF Status and Control Register, offset: 0x1 *\/$/;"	m	struct:VREF_MemMap
SC1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t SC1[2];                                 \/**< ADC Status and Control Registers 1, array offset: 0x0, array step: 0x4 *\/$/;"	m	struct:ADC_MemMap
SC2	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t SC2;                                    \/**< Status and Control Register 2, offset: 0x20 *\/$/;"	m	struct:ADC_MemMap
SC3	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t SC3;                                    \/**< Status and Control Register 3, offset: 0x24 *\/$/;"	m	struct:ADC_MemMap
SCANC	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t SCANC;                                  \/**< SCAN Control register, offset: 0x4 *\/$/;"	m	struct:TSI_MemMap
SCB_ACTLR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12294;"	d
SCB_ACTLR_DISDEFWBUF_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12072;"	d
SCB_ACTLR_DISDEFWBUF_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12073;"	d
SCB_ACTLR_DISFOLD_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12074;"	d
SCB_ACTLR_DISFOLD_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12075;"	d
SCB_ACTLR_DISMCYCINT_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12070;"	d
SCB_ACTLR_DISMCYCINT_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12071;"	d
SCB_ACTLR_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12037;"	d
SCB_AFSR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12310;"	d
SCB_AFSR_AUXFAULT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12269;"	d
SCB_AFSR_AUXFAULT_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12267;"	d
SCB_AFSR_AUXFAULT_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12268;"	d
SCB_AFSR_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12053;"	d
SCB_AIRCR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12298;"	d
SCB_AIRCR_ENDIANNESS_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12126;"	d
SCB_AIRCR_ENDIANNESS_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12127;"	d
SCB_AIRCR_PRIGROUP	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12125;"	d
SCB_AIRCR_PRIGROUP_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12123;"	d
SCB_AIRCR_PRIGROUP_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12124;"	d
SCB_AIRCR_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12041;"	d
SCB_AIRCR_SYSRESETREQ_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12121;"	d
SCB_AIRCR_SYSRESETREQ_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12122;"	d
SCB_AIRCR_VECTCLRACTIVE_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12119;"	d
SCB_AIRCR_VECTCLRACTIVE_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12120;"	d
SCB_AIRCR_VECTKEY	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12130;"	d
SCB_AIRCR_VECTKEY_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12128;"	d
SCB_AIRCR_VECTKEY_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12129;"	d
SCB_AIRCR_VECTRESET_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12117;"	d
SCB_AIRCR_VECTRESET_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12118;"	d
SCB_BASE_PTRS	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12280;"	d
SCB_BFAR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12309;"	d
SCB_BFAR_ADDRESS	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12265;"	d
SCB_BFAR_ADDRESS_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12263;"	d
SCB_BFAR_ADDRESS_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12264;"	d
SCB_BFAR_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12052;"	d
SCB_CCR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12300;"	d
SCB_CCR_BFHFNMIGN_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12147;"	d
SCB_CCR_BFHFNMIGN_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12148;"	d
SCB_CCR_DIV_0_TRP_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12145;"	d
SCB_CCR_DIV_0_TRP_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12146;"	d
SCB_CCR_NONBASETHRDENA_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12139;"	d
SCB_CCR_NONBASETHRDENA_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12140;"	d
SCB_CCR_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12043;"	d
SCB_CCR_STKALIGN_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12149;"	d
SCB_CCR_STKALIGN_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12150;"	d
SCB_CCR_UNALIGN_TRP_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12143;"	d
SCB_CCR_UNALIGN_TRP_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12144;"	d
SCB_CCR_USERSETMPEND_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12141;"	d
SCB_CCR_USERSETMPEND_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12142;"	d
SCB_CFSR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12305;"	d
SCB_CFSR_BFARVALID_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12226;"	d
SCB_CFSR_BFARVALID_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12227;"	d
SCB_CFSR_DACCVIOL_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12204;"	d
SCB_CFSR_DACCVIOL_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12205;"	d
SCB_CFSR_DIVBYZERO_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12238;"	d
SCB_CFSR_DIVBYZERO_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12239;"	d
SCB_CFSR_IACCVIOL_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12202;"	d
SCB_CFSR_IACCVIOL_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12203;"	d
SCB_CFSR_IBUSERR_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12214;"	d
SCB_CFSR_IBUSERR_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12215;"	d
SCB_CFSR_IMPRECISERR_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12218;"	d
SCB_CFSR_IMPRECISERR_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12219;"	d
SCB_CFSR_INVPC_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12232;"	d
SCB_CFSR_INVPC_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12233;"	d
SCB_CFSR_INVSTATE_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12230;"	d
SCB_CFSR_INVSTATE_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12231;"	d
SCB_CFSR_LSPERR_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12224;"	d
SCB_CFSR_LSPERR_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12225;"	d
SCB_CFSR_MLSPERR_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12210;"	d
SCB_CFSR_MLSPERR_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12211;"	d
SCB_CFSR_MMARVALID_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12212;"	d
SCB_CFSR_MMARVALID_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12213;"	d
SCB_CFSR_MSTKERR_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12208;"	d
SCB_CFSR_MSTKERR_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12209;"	d
SCB_CFSR_MUNSTKERR_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12206;"	d
SCB_CFSR_MUNSTKERR_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12207;"	d
SCB_CFSR_NOCP_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12234;"	d
SCB_CFSR_NOCP_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12235;"	d
SCB_CFSR_PRECISERR_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12216;"	d
SCB_CFSR_PRECISERR_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12217;"	d
SCB_CFSR_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12048;"	d
SCB_CFSR_STKERR_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12222;"	d
SCB_CFSR_STKERR_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12223;"	d
SCB_CFSR_UNALIGNED_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12236;"	d
SCB_CFSR_UNALIGNED_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12237;"	d
SCB_CFSR_UNDEFINSTR_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12228;"	d
SCB_CFSR_UNDEFINSTR_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12229;"	d
SCB_CFSR_UNSTKERR_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12220;"	d
SCB_CFSR_UNSTKERR_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12221;"	d
SCB_CPUID	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12295;"	d
SCB_CPUID_IMPLEMENTER	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12088;"	d
SCB_CPUID_IMPLEMENTER_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12086;"	d
SCB_CPUID_IMPLEMENTER_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12087;"	d
SCB_CPUID_PARTNO	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12082;"	d
SCB_CPUID_PARTNO_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12080;"	d
SCB_CPUID_PARTNO_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12081;"	d
SCB_CPUID_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12038;"	d
SCB_CPUID_REVISION	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12079;"	d
SCB_CPUID_REVISION_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12077;"	d
SCB_CPUID_REVISION_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12078;"	d
SCB_CPUID_VARIANT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12085;"	d
SCB_CPUID_VARIANT_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12083;"	d
SCB_CPUID_VARIANT_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12084;"	d
SCB_DFSR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12307;"	d
SCB_DFSR_BKPT_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12250;"	d
SCB_DFSR_BKPT_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12251;"	d
SCB_DFSR_DWTTRAP_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12252;"	d
SCB_DFSR_DWTTRAP_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12253;"	d
SCB_DFSR_EXTERNAL_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12256;"	d
SCB_DFSR_EXTERNAL_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12257;"	d
SCB_DFSR_HALTED_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12248;"	d
SCB_DFSR_HALTED_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12249;"	d
SCB_DFSR_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12050;"	d
SCB_DFSR_VCATCH_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12254;"	d
SCB_DFSR_VCATCH_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12255;"	d
SCB_HFSR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12306;"	d
SCB_HFSR_DEBUGEVT_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12245;"	d
SCB_HFSR_DEBUGEVT_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12246;"	d
SCB_HFSR_FORCED_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12243;"	d
SCB_HFSR_FORCED_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12244;"	d
SCB_HFSR_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12049;"	d
SCB_HFSR_VECTTBL_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12241;"	d
SCB_HFSR_VECTTBL_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12242;"	d
SCB_ICSR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12296;"	d
SCB_ICSR_ISRPENDING_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12098;"	d
SCB_ICSR_ISRPENDING_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12099;"	d
SCB_ICSR_ISRPREEMPT_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12100;"	d
SCB_ICSR_ISRPREEMPT_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12101;"	d
SCB_ICSR_NMIPENDSET_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12110;"	d
SCB_ICSR_NMIPENDSET_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12111;"	d
SCB_ICSR_PENDSTCLR_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12102;"	d
SCB_ICSR_PENDSTCLR_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12103;"	d
SCB_ICSR_PENDSTSET_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12104;"	d
SCB_ICSR_PENDSTSET_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12105;"	d
SCB_ICSR_PENDSVCLR_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12106;"	d
SCB_ICSR_PENDSVCLR_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12107;"	d
SCB_ICSR_PENDSVSET_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12108;"	d
SCB_ICSR_PENDSVSET_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12109;"	d
SCB_ICSR_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12039;"	d
SCB_ICSR_RETTOBASE_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12093;"	d
SCB_ICSR_RETTOBASE_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12094;"	d
SCB_ICSR_VECTACTIVE	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12092;"	d
SCB_ICSR_VECTACTIVE_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12090;"	d
SCB_ICSR_VECTACTIVE_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12091;"	d
SCB_ICSR_VECTPENDING	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12097;"	d
SCB_ICSR_VECTPENDING_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12095;"	d
SCB_ICSR_VECTPENDING_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12096;"	d
SCB_MMFAR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12308;"	d
SCB_MMFAR_ADDRESS	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12261;"	d
SCB_MMFAR_ADDRESS_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12259;"	d
SCB_MMFAR_ADDRESS_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12260;"	d
SCB_MMFAR_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12051;"	d
SCB_MemMap	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^typedef struct SCB_MemMap {$/;"	s
SCB_MemMapPtr	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^} volatile *SCB_MemMapPtr;$/;"	t
SCB_SCR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12299;"	d
SCB_SCR_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12042;"	d
SCB_SCR_SEVONPEND_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12136;"	d
SCB_SCR_SEVONPEND_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12137;"	d
SCB_SCR_SLEEPDEEP_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12134;"	d
SCB_SCR_SLEEPDEEP_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12135;"	d
SCB_SCR_SLEEPONEXIT_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12132;"	d
SCB_SCR_SLEEPONEXIT_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12133;"	d
SCB_SHCSR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12304;"	d
SCB_SHCSR_BUSFAULTACT_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12175;"	d
SCB_SHCSR_BUSFAULTACT_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12176;"	d
SCB_SHCSR_BUSFAULTENA_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12197;"	d
SCB_SHCSR_BUSFAULTENA_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12198;"	d
SCB_SHCSR_BUSFAULTPENDED_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12191;"	d
SCB_SHCSR_BUSFAULTPENDED_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12192;"	d
SCB_SHCSR_MEMFAULTACT_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12173;"	d
SCB_SHCSR_MEMFAULTACT_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12174;"	d
SCB_SHCSR_MEMFAULTENA_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12195;"	d
SCB_SHCSR_MEMFAULTENA_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12196;"	d
SCB_SHCSR_MEMFAULTPENDED_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12189;"	d
SCB_SHCSR_MEMFAULTPENDED_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12190;"	d
SCB_SHCSR_MONITORACT_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12181;"	d
SCB_SHCSR_MONITORACT_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12182;"	d
SCB_SHCSR_PENDSVACT_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12183;"	d
SCB_SHCSR_PENDSVACT_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12184;"	d
SCB_SHCSR_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12047;"	d
SCB_SHCSR_SVCALLACT_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12179;"	d
SCB_SHCSR_SVCALLACT_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12180;"	d
SCB_SHCSR_SVCALLPENDED_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12193;"	d
SCB_SHCSR_SVCALLPENDED_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12194;"	d
SCB_SHCSR_SYSTICKACT_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12185;"	d
SCB_SHCSR_SYSTICKACT_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12186;"	d
SCB_SHCSR_USGFAULTACT_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12177;"	d
SCB_SHCSR_USGFAULTACT_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12178;"	d
SCB_SHCSR_USGFAULTENA_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12199;"	d
SCB_SHCSR_USGFAULTENA_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12200;"	d
SCB_SHCSR_USGFAULTPENDED_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12187;"	d
SCB_SHCSR_USGFAULTPENDED_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12188;"	d
SCB_SHPR1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12301;"	d
SCB_SHPR1_PRI_4	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12154;"	d
SCB_SHPR1_PRI_4_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12152;"	d
SCB_SHPR1_PRI_4_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12153;"	d
SCB_SHPR1_PRI_5	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12157;"	d
SCB_SHPR1_PRI_5_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12155;"	d
SCB_SHPR1_PRI_5_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12156;"	d
SCB_SHPR1_PRI_6	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12160;"	d
SCB_SHPR1_PRI_6_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12158;"	d
SCB_SHPR1_PRI_6_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12159;"	d
SCB_SHPR1_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12044;"	d
SCB_SHPR2	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12302;"	d
SCB_SHPR2_PRI_11	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12164;"	d
SCB_SHPR2_PRI_11_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12162;"	d
SCB_SHPR2_PRI_11_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12163;"	d
SCB_SHPR2_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12045;"	d
SCB_SHPR3	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12303;"	d
SCB_SHPR3_PRI_14	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12168;"	d
SCB_SHPR3_PRI_14_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12166;"	d
SCB_SHPR3_PRI_14_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12167;"	d
SCB_SHPR3_PRI_15	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12171;"	d
SCB_SHPR3_PRI_15_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12169;"	d
SCB_SHPR3_PRI_15_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12170;"	d
SCB_SHPR3_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12046;"	d
SCB_VTOR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12297;"	d
SCB_VTOR_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12040;"	d
SCB_VTOR_TBLOFF	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12115;"	d
SCB_VTOR_TBLOFF_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12113;"	d
SCB_VTOR_TBLOFF_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12114;"	d
SCGC1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t SCGC1;                                  \/**< System Clock Gating Control Register 1, offset: 0x1028 *\/$/;"	m	struct:SIM_MemMap
SCGC2	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t SCGC2;                                  \/**< System Clock Gating Control Register 2, offset: 0x102C *\/$/;"	m	struct:SIM_MemMap
SCGC3	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t SCGC3;                                  \/**< System Clock Gating Control Register 3, offset: 0x1030 *\/$/;"	m	struct:SIM_MemMap
SCGC4	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t SCGC4;                                  \/**< System Clock Gating Control Register 4, offset: 0x1034 *\/$/;"	m	struct:SIM_MemMap
SCGC5	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t SCGC5;                                  \/**< System Clock Gating Control Register 5, offset: 0x1038 *\/$/;"	m	struct:SIM_MemMap
SCGC6	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t SCGC6;                                  \/**< System Clock Gating Control Register 6, offset: 0x103C *\/$/;"	m	struct:SIM_MemMap
SCGC7	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t SCGC7;                                  \/**< System Clock Gating Control Register 7, offset: 0x1040 *\/$/;"	m	struct:SIM_MemMap
SCR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t SCR;                                    \/**< System Configuration Register, offset: 0x14 *\/$/;"	m	struct:ETM_MemMap
SCR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t SCR;                                    \/**< System Control Register, offset: 0xD10 *\/$/;"	m	struct:SCB_MemMap
SCR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t SCR;                                     \/**< CMP Status and Control Register, offset: 0x3 *\/$/;"	m	struct:CMP_MemMap
SDHC_AC12ERR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12817;"	d
SDHC_AC12ERR_AC12CE_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12672;"	d
SDHC_AC12ERR_AC12CE_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12673;"	d
SDHC_AC12ERR_AC12EBE_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12670;"	d
SDHC_AC12ERR_AC12EBE_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12671;"	d
SDHC_AC12ERR_AC12IE_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12674;"	d
SDHC_AC12ERR_AC12IE_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12675;"	d
SDHC_AC12ERR_AC12NE_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12666;"	d
SDHC_AC12ERR_AC12NE_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12667;"	d
SDHC_AC12ERR_AC12TOE_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12668;"	d
SDHC_AC12ERR_AC12TOE_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12669;"	d
SDHC_AC12ERR_CNIBAC12E_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12676;"	d
SDHC_AC12ERR_CNIBAC12E_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12677;"	d
SDHC_AC12ERR_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12382;"	d
SDHC_ADMAES	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12821;"	d
SDHC_ADMAES_ADMADCE_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12742;"	d
SDHC_ADMAES_ADMADCE_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12743;"	d
SDHC_ADMAES_ADMAES	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12739;"	d
SDHC_ADMAES_ADMAES_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12737;"	d
SDHC_ADMAES_ADMAES_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12738;"	d
SDHC_ADMAES_ADMALME_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12740;"	d
SDHC_ADMAES_ADMALME_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12741;"	d
SDHC_ADMAES_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12386;"	d
SDHC_ADSADDR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12822;"	d
SDHC_ADSADDR_ADSADDR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12747;"	d
SDHC_ADSADDR_ADSADDR_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12745;"	d
SDHC_ADSADDR_ADSADDR_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12746;"	d
SDHC_ADSADDR_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12387;"	d
SDHC_BASE_PTR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12786;"	d
SDHC_BASE_PTRS	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12788;"	d
SDHC_BLKATTR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12803;"	d
SDHC_BLKATTR_BLKCNT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12416;"	d
SDHC_BLKATTR_BLKCNT_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12414;"	d
SDHC_BLKATTR_BLKCNT_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12415;"	d
SDHC_BLKATTR_BLKSIZE	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12413;"	d
SDHC_BLKATTR_BLKSIZE_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12411;"	d
SDHC_BLKATTR_BLKSIZE_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12412;"	d
SDHC_BLKATTR_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12371;"	d
SDHC_CMDARG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12804;"	d
SDHC_CMDARG_CMDARG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12420;"	d
SDHC_CMDARG_CMDARG_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12418;"	d
SDHC_CMDARG_CMDARG_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12419;"	d
SDHC_CMDARG_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12372;"	d
SDHC_CMDRSP	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12828;"	d
SDHC_CMDRSP0	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12806;"	d
SDHC_CMDRSP1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12807;"	d
SDHC_CMDRSP2	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12808;"	d
SDHC_CMDRSP3	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12809;"	d
SDHC_CMDRSP_CMDRSP0	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12450;"	d
SDHC_CMDRSP_CMDRSP0_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12448;"	d
SDHC_CMDRSP_CMDRSP0_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12449;"	d
SDHC_CMDRSP_CMDRSP1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12453;"	d
SDHC_CMDRSP_CMDRSP1_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12451;"	d
SDHC_CMDRSP_CMDRSP1_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12452;"	d
SDHC_CMDRSP_CMDRSP2	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12456;"	d
SDHC_CMDRSP_CMDRSP2_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12454;"	d
SDHC_CMDRSP_CMDRSP2_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12455;"	d
SDHC_CMDRSP_CMDRSP3	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12459;"	d
SDHC_CMDRSP_CMDRSP3_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12457;"	d
SDHC_CMDRSP_CMDRSP3_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12458;"	d
SDHC_CMDRSP_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12374;"	d
SDHC_DATPORT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12810;"	d
SDHC_DATPORT_DATCONT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12463;"	d
SDHC_DATPORT_DATCONT_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12461;"	d
SDHC_DATPORT_DATCONT_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12462;"	d
SDHC_DATPORT_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12375;"	d
SDHC_DSADDR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12802;"	d
SDHC_DSADDR_DSADDR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12409;"	d
SDHC_DSADDR_DSADDR_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12407;"	d
SDHC_DSADDR_DSADDR_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12408;"	d
SDHC_DSADDR_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12370;"	d
SDHC_FEVT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12820;"	d
SDHC_FEVT_AC12CE_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12708;"	d
SDHC_FEVT_AC12CE_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12709;"	d
SDHC_FEVT_AC12EBE_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12710;"	d
SDHC_FEVT_AC12EBE_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12711;"	d
SDHC_FEVT_AC12E_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12730;"	d
SDHC_FEVT_AC12E_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12731;"	d
SDHC_FEVT_AC12IE_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12712;"	d
SDHC_FEVT_AC12IE_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12713;"	d
SDHC_FEVT_AC12NE_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12704;"	d
SDHC_FEVT_AC12NE_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12705;"	d
SDHC_FEVT_AC12TOE_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12706;"	d
SDHC_FEVT_AC12TOE_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12707;"	d
SDHC_FEVT_CCE_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12718;"	d
SDHC_FEVT_CCE_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12719;"	d
SDHC_FEVT_CEBE_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12720;"	d
SDHC_FEVT_CEBE_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12721;"	d
SDHC_FEVT_CIE_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12722;"	d
SDHC_FEVT_CIE_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12723;"	d
SDHC_FEVT_CINT_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12734;"	d
SDHC_FEVT_CINT_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12735;"	d
SDHC_FEVT_CNIBAC12E_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12714;"	d
SDHC_FEVT_CNIBAC12E_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12715;"	d
SDHC_FEVT_CTOE_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12716;"	d
SDHC_FEVT_CTOE_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12717;"	d
SDHC_FEVT_DCE_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12726;"	d
SDHC_FEVT_DCE_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12727;"	d
SDHC_FEVT_DEBE_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12728;"	d
SDHC_FEVT_DEBE_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12729;"	d
SDHC_FEVT_DMAE_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12732;"	d
SDHC_FEVT_DMAE_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12733;"	d
SDHC_FEVT_DTOE_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12724;"	d
SDHC_FEVT_DTOE_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12725;"	d
SDHC_FEVT_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12385;"	d
SDHC_HOSTVER	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12825;"	d
SDHC_HOSTVER_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12390;"	d
SDHC_HOSTVER_SVN	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12774;"	d
SDHC_HOSTVER_SVN_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12772;"	d
SDHC_HOSTVER_SVN_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12773;"	d
SDHC_HOSTVER_VVN	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12777;"	d
SDHC_HOSTVER_VVN_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12775;"	d
SDHC_HOSTVER_VVN_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12776;"	d
SDHC_HTCAPBLT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12818;"	d
SDHC_HTCAPBLT_ADMAS_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12682;"	d
SDHC_HTCAPBLT_ADMAS_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12683;"	d
SDHC_HTCAPBLT_DMAS_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12686;"	d
SDHC_HTCAPBLT_DMAS_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12687;"	d
SDHC_HTCAPBLT_HSS_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12684;"	d
SDHC_HTCAPBLT_HSS_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12685;"	d
SDHC_HTCAPBLT_MBL	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12681;"	d
SDHC_HTCAPBLT_MBL_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12679;"	d
SDHC_HTCAPBLT_MBL_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12680;"	d
SDHC_HTCAPBLT_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12383;"	d
SDHC_HTCAPBLT_SRS_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12688;"	d
SDHC_HTCAPBLT_SRS_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12689;"	d
SDHC_HTCAPBLT_VS18_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12694;"	d
SDHC_HTCAPBLT_VS18_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12695;"	d
SDHC_HTCAPBLT_VS30_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12692;"	d
SDHC_HTCAPBLT_VS30_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12693;"	d
SDHC_HTCAPBLT_VS33_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12690;"	d
SDHC_HTCAPBLT_VS33_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12691;"	d
SDHC_IRQSIGEN	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12816;"	d
SDHC_IRQSIGEN_AC12EIEN_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12661;"	d
SDHC_IRQSIGEN_AC12EIEN_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12662;"	d
SDHC_IRQSIGEN_BGEIEN_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12633;"	d
SDHC_IRQSIGEN_BGEIEN_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12634;"	d
SDHC_IRQSIGEN_BRRIEN_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12639;"	d
SDHC_IRQSIGEN_BRRIEN_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12640;"	d
SDHC_IRQSIGEN_BWRIEN_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12637;"	d
SDHC_IRQSIGEN_BWRIEN_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12638;"	d
SDHC_IRQSIGEN_CCEIEN_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12649;"	d
SDHC_IRQSIGEN_CCEIEN_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12650;"	d
SDHC_IRQSIGEN_CCIEN_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12629;"	d
SDHC_IRQSIGEN_CCIEN_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12630;"	d
SDHC_IRQSIGEN_CEBEIEN_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12651;"	d
SDHC_IRQSIGEN_CEBEIEN_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12652;"	d
SDHC_IRQSIGEN_CIEIEN_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12653;"	d
SDHC_IRQSIGEN_CIEIEN_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12654;"	d
SDHC_IRQSIGEN_CINSIEN_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12641;"	d
SDHC_IRQSIGEN_CINSIEN_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12642;"	d
SDHC_IRQSIGEN_CINTIEN_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12645;"	d
SDHC_IRQSIGEN_CINTIEN_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12646;"	d
SDHC_IRQSIGEN_CRMIEN_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12643;"	d
SDHC_IRQSIGEN_CRMIEN_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12644;"	d
SDHC_IRQSIGEN_CTOEIEN_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12647;"	d
SDHC_IRQSIGEN_CTOEIEN_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12648;"	d
SDHC_IRQSIGEN_DCEIEN_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12657;"	d
SDHC_IRQSIGEN_DCEIEN_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12658;"	d
SDHC_IRQSIGEN_DEBEIEN_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12659;"	d
SDHC_IRQSIGEN_DEBEIEN_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12660;"	d
SDHC_IRQSIGEN_DINTIEN_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12635;"	d
SDHC_IRQSIGEN_DINTIEN_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12636;"	d
SDHC_IRQSIGEN_DMAEIEN_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12663;"	d
SDHC_IRQSIGEN_DMAEIEN_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12664;"	d
SDHC_IRQSIGEN_DTOEIEN_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12655;"	d
SDHC_IRQSIGEN_DTOEIEN_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12656;"	d
SDHC_IRQSIGEN_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12381;"	d
SDHC_IRQSIGEN_TCIEN_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12631;"	d
SDHC_IRQSIGEN_TCIEN_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12632;"	d
SDHC_IRQSTAT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12814;"	d
SDHC_IRQSTATEN	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12815;"	d
SDHC_IRQSTATEN_AC12ESEN_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12624;"	d
SDHC_IRQSTATEN_AC12ESEN_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12625;"	d
SDHC_IRQSTATEN_BGESEN_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12596;"	d
SDHC_IRQSTATEN_BGESEN_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12597;"	d
SDHC_IRQSTATEN_BRRSEN_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12602;"	d
SDHC_IRQSTATEN_BRRSEN_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12603;"	d
SDHC_IRQSTATEN_BWRSEN_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12600;"	d
SDHC_IRQSTATEN_BWRSEN_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12601;"	d
SDHC_IRQSTATEN_CCESEN_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12612;"	d
SDHC_IRQSTATEN_CCESEN_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12613;"	d
SDHC_IRQSTATEN_CCSEN_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12592;"	d
SDHC_IRQSTATEN_CCSEN_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12593;"	d
SDHC_IRQSTATEN_CEBESEN_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12614;"	d
SDHC_IRQSTATEN_CEBESEN_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12615;"	d
SDHC_IRQSTATEN_CIESEN_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12616;"	d
SDHC_IRQSTATEN_CIESEN_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12617;"	d
SDHC_IRQSTATEN_CINSEN_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12604;"	d
SDHC_IRQSTATEN_CINSEN_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12605;"	d
SDHC_IRQSTATEN_CINTSEN_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12608;"	d
SDHC_IRQSTATEN_CINTSEN_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12609;"	d
SDHC_IRQSTATEN_CRMSEN_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12606;"	d
SDHC_IRQSTATEN_CRMSEN_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12607;"	d
SDHC_IRQSTATEN_CTOESEN_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12610;"	d
SDHC_IRQSTATEN_CTOESEN_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12611;"	d
SDHC_IRQSTATEN_DCESEN_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12620;"	d
SDHC_IRQSTATEN_DCESEN_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12621;"	d
SDHC_IRQSTATEN_DEBESEN_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12622;"	d
SDHC_IRQSTATEN_DEBESEN_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12623;"	d
SDHC_IRQSTATEN_DINTSEN_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12598;"	d
SDHC_IRQSTATEN_DINTSEN_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12599;"	d
SDHC_IRQSTATEN_DMAESEN_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12626;"	d
SDHC_IRQSTATEN_DMAESEN_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12627;"	d
SDHC_IRQSTATEN_DTOESEN_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12618;"	d
SDHC_IRQSTATEN_DTOESEN_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12619;"	d
SDHC_IRQSTATEN_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12380;"	d
SDHC_IRQSTATEN_TCSEN_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12594;"	d
SDHC_IRQSTATEN_TCSEN_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12595;"	d
SDHC_IRQSTAT_AC12E_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12587;"	d
SDHC_IRQSTAT_AC12E_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12588;"	d
SDHC_IRQSTAT_BGE_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12559;"	d
SDHC_IRQSTAT_BGE_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12560;"	d
SDHC_IRQSTAT_BRR_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12565;"	d
SDHC_IRQSTAT_BRR_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12566;"	d
SDHC_IRQSTAT_BWR_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12563;"	d
SDHC_IRQSTAT_BWR_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12564;"	d
SDHC_IRQSTAT_CCE_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12575;"	d
SDHC_IRQSTAT_CCE_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12576;"	d
SDHC_IRQSTAT_CC_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12555;"	d
SDHC_IRQSTAT_CC_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12556;"	d
SDHC_IRQSTAT_CEBE_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12577;"	d
SDHC_IRQSTAT_CEBE_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12578;"	d
SDHC_IRQSTAT_CIE_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12579;"	d
SDHC_IRQSTAT_CIE_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12580;"	d
SDHC_IRQSTAT_CINS_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12567;"	d
SDHC_IRQSTAT_CINS_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12568;"	d
SDHC_IRQSTAT_CINT_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12571;"	d
SDHC_IRQSTAT_CINT_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12572;"	d
SDHC_IRQSTAT_CRM_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12569;"	d
SDHC_IRQSTAT_CRM_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12570;"	d
SDHC_IRQSTAT_CTOE_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12573;"	d
SDHC_IRQSTAT_CTOE_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12574;"	d
SDHC_IRQSTAT_DCE_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12583;"	d
SDHC_IRQSTAT_DCE_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12584;"	d
SDHC_IRQSTAT_DEBE_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12585;"	d
SDHC_IRQSTAT_DEBE_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12586;"	d
SDHC_IRQSTAT_DINT_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12561;"	d
SDHC_IRQSTAT_DINT_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12562;"	d
SDHC_IRQSTAT_DMAE_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12589;"	d
SDHC_IRQSTAT_DMAE_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12590;"	d
SDHC_IRQSTAT_DTOE_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12581;"	d
SDHC_IRQSTAT_DTOE_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12582;"	d
SDHC_IRQSTAT_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12379;"	d
SDHC_IRQSTAT_TC_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12557;"	d
SDHC_IRQSTAT_TC_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12558;"	d
SDHC_MMCBOOT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12824;"	d
SDHC_MMCBOOT_AUTOSABGEN_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12766;"	d
SDHC_MMCBOOT_AUTOSABGEN_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12767;"	d
SDHC_MMCBOOT_BOOTACK_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12760;"	d
SDHC_MMCBOOT_BOOTACK_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12761;"	d
SDHC_MMCBOOT_BOOTBLKCNT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12770;"	d
SDHC_MMCBOOT_BOOTBLKCNT_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12768;"	d
SDHC_MMCBOOT_BOOTBLKCNT_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12769;"	d
SDHC_MMCBOOT_BOOTEN_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12764;"	d
SDHC_MMCBOOT_BOOTEN_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12765;"	d
SDHC_MMCBOOT_BOOTMODE_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12762;"	d
SDHC_MMCBOOT_BOOTMODE_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12763;"	d
SDHC_MMCBOOT_DTOCVACK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12759;"	d
SDHC_MMCBOOT_DTOCVACK_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12757;"	d
SDHC_MMCBOOT_DTOCVACK_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12758;"	d
SDHC_MMCBOOT_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12389;"	d
SDHC_MemMap	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^typedef struct SDHC_MemMap {$/;"	s
SDHC_MemMapPtr	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^} volatile *SDHC_MemMapPtr;$/;"	t
SDHC_PROCTL	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12812;"	d
SDHC_PROCTL_CDSS_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12509;"	d
SDHC_PROCTL_CDSS_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12510;"	d
SDHC_PROCTL_CDTL_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12507;"	d
SDHC_PROCTL_CDTL_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12508;"	d
SDHC_PROCTL_CREQ_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12516;"	d
SDHC_PROCTL_CREQ_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12517;"	d
SDHC_PROCTL_D3CD_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12502;"	d
SDHC_PROCTL_D3CD_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12503;"	d
SDHC_PROCTL_DMAS	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12513;"	d
SDHC_PROCTL_DMAS_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12511;"	d
SDHC_PROCTL_DMAS_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12512;"	d
SDHC_PROCTL_DTW	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12501;"	d
SDHC_PROCTL_DTW_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12499;"	d
SDHC_PROCTL_DTW_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12500;"	d
SDHC_PROCTL_EMODE	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12506;"	d
SDHC_PROCTL_EMODE_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12504;"	d
SDHC_PROCTL_EMODE_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12505;"	d
SDHC_PROCTL_IABG_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12520;"	d
SDHC_PROCTL_IABG_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12521;"	d
SDHC_PROCTL_LCTL_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12497;"	d
SDHC_PROCTL_LCTL_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12498;"	d
SDHC_PROCTL_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12377;"	d
SDHC_PROCTL_RWCTL_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12518;"	d
SDHC_PROCTL_RWCTL_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12519;"	d
SDHC_PROCTL_SABGREQ_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12514;"	d
SDHC_PROCTL_SABGREQ_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12515;"	d
SDHC_PROCTL_WECINS_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12524;"	d
SDHC_PROCTL_WECINS_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12525;"	d
SDHC_PROCTL_WECINT_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12522;"	d
SDHC_PROCTL_WECINT_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12523;"	d
SDHC_PROCTL_WECRM_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12526;"	d
SDHC_PROCTL_WECRM_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12527;"	d
SDHC_PRSSTAT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12811;"	d
SDHC_PRSSTAT_BREN_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12487;"	d
SDHC_PRSSTAT_BREN_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12488;"	d
SDHC_PRSSTAT_BWEN_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12485;"	d
SDHC_PRSSTAT_BWEN_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12486;"	d
SDHC_PRSSTAT_CDIHB_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12467;"	d
SDHC_PRSSTAT_CDIHB_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12468;"	d
SDHC_PRSSTAT_CIHB_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12465;"	d
SDHC_PRSSTAT_CIHB_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12466;"	d
SDHC_PRSSTAT_CINS_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12489;"	d
SDHC_PRSSTAT_CINS_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12490;"	d
SDHC_PRSSTAT_CLSL_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12491;"	d
SDHC_PRSSTAT_CLSL_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12492;"	d
SDHC_PRSSTAT_DLA_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12469;"	d
SDHC_PRSSTAT_DLA_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12470;"	d
SDHC_PRSSTAT_DLSL	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12495;"	d
SDHC_PRSSTAT_DLSL_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12493;"	d
SDHC_PRSSTAT_DLSL_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12494;"	d
SDHC_PRSSTAT_HCKOFF_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12475;"	d
SDHC_PRSSTAT_HCKOFF_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12476;"	d
SDHC_PRSSTAT_IPGOFF_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12473;"	d
SDHC_PRSSTAT_IPGOFF_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12474;"	d
SDHC_PRSSTAT_PEROFF_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12477;"	d
SDHC_PRSSTAT_PEROFF_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12478;"	d
SDHC_PRSSTAT_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12376;"	d
SDHC_PRSSTAT_RTA_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12483;"	d
SDHC_PRSSTAT_RTA_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12484;"	d
SDHC_PRSSTAT_SDOFF_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12479;"	d
SDHC_PRSSTAT_SDOFF_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12480;"	d
SDHC_PRSSTAT_SDSTB_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12471;"	d
SDHC_PRSSTAT_SDSTB_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12472;"	d
SDHC_PRSSTAT_WTA_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12481;"	d
SDHC_PRSSTAT_WTA_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12482;"	d
SDHC_SYSCTL	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12813;"	d
SDHC_SYSCTL_DTOCV	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12545;"	d
SDHC_SYSCTL_DTOCV_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12543;"	d
SDHC_SYSCTL_DTOCV_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12544;"	d
SDHC_SYSCTL_DVS	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12539;"	d
SDHC_SYSCTL_DVS_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12537;"	d
SDHC_SYSCTL_DVS_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12538;"	d
SDHC_SYSCTL_HCKEN_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12531;"	d
SDHC_SYSCTL_HCKEN_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12532;"	d
SDHC_SYSCTL_INITA_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12552;"	d
SDHC_SYSCTL_INITA_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12553;"	d
SDHC_SYSCTL_IPGEN_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12529;"	d
SDHC_SYSCTL_IPGEN_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12530;"	d
SDHC_SYSCTL_PEREN_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12533;"	d
SDHC_SYSCTL_PEREN_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12534;"	d
SDHC_SYSCTL_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12378;"	d
SDHC_SYSCTL_RSTA_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12546;"	d
SDHC_SYSCTL_RSTA_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12547;"	d
SDHC_SYSCTL_RSTC_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12548;"	d
SDHC_SYSCTL_RSTC_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12549;"	d
SDHC_SYSCTL_RSTD_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12550;"	d
SDHC_SYSCTL_RSTD_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12551;"	d
SDHC_SYSCTL_SDCLKEN_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12535;"	d
SDHC_SYSCTL_SDCLKEN_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12536;"	d
SDHC_SYSCTL_SDCLKFS	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12542;"	d
SDHC_SYSCTL_SDCLKFS_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12540;"	d
SDHC_SYSCTL_SDCLKFS_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12541;"	d
SDHC_VENDOR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12823;"	d
SDHC_VENDOR_EXBLKNU_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12751;"	d
SDHC_VENDOR_EXBLKNU_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12752;"	d
SDHC_VENDOR_EXTDMAEN_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12749;"	d
SDHC_VENDOR_EXTDMAEN_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12750;"	d
SDHC_VENDOR_INTSTVAL	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12755;"	d
SDHC_VENDOR_INTSTVAL_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12753;"	d
SDHC_VENDOR_INTSTVAL_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12754;"	d
SDHC_VENDOR_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12388;"	d
SDHC_WML	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12819;"	d
SDHC_WML_RDWML	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12699;"	d
SDHC_WML_RDWML_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12697;"	d
SDHC_WML_RDWML_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12698;"	d
SDHC_WML_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12384;"	d
SDHC_WML_WRBRSTLEN	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15905;"	d
SDHC_WML_WRBRSTLEN_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15903;"	d
SDHC_WML_WRBRSTLEN_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15904;"	d
SDHC_WML_WRWML	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12702;"	d
SDHC_WML_WRWML_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12700;"	d
SDHC_WML_WRWML_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12701;"	d
SDHC_XFERTYP	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12805;"	d
SDHC_XFERTYP_AC12EN_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12426;"	d
SDHC_XFERTYP_AC12EN_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12427;"	d
SDHC_XFERTYP_BCEN_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12424;"	d
SDHC_XFERTYP_BCEN_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12425;"	d
SDHC_XFERTYP_CCCEN_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12435;"	d
SDHC_XFERTYP_CCCEN_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12436;"	d
SDHC_XFERTYP_CICEN_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12437;"	d
SDHC_XFERTYP_CICEN_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12438;"	d
SDHC_XFERTYP_CMDINX	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12446;"	d
SDHC_XFERTYP_CMDINX_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12444;"	d
SDHC_XFERTYP_CMDINX_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12445;"	d
SDHC_XFERTYP_CMDTYP	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12443;"	d
SDHC_XFERTYP_CMDTYP_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12441;"	d
SDHC_XFERTYP_CMDTYP_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12442;"	d
SDHC_XFERTYP_DMAEN_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12422;"	d
SDHC_XFERTYP_DMAEN_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12423;"	d
SDHC_XFERTYP_DPSEL_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12439;"	d
SDHC_XFERTYP_DPSEL_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12440;"	d
SDHC_XFERTYP_DTDSEL_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12428;"	d
SDHC_XFERTYP_DTDSEL_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12429;"	d
SDHC_XFERTYP_MSBSEL_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12430;"	d
SDHC_XFERTYP_MSBSEL_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12431;"	d
SDHC_XFERTYP_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12373;"	d
SDHC_XFERTYP_RSPTYP	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12434;"	d
SDHC_XFERTYP_RSPTYP_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12432;"	d
SDHC_XFERTYP_RSPTYP_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12433;"	d
SDID	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t SDID;                                   \/**< System Device Identification Register, offset: 0x1024 *\/$/;"	m	struct:SIM_MemMap
SDTH	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t SDTH;                                    \/**< UART CEA709.1-B Secondary Delay Timer High, offset: 0x25 *\/$/;"	m	struct:UART_MemMap
SDTL	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t SDTL;                                    \/**< UART CEA709.1-B Secondary Delay Timer Low, offset: 0x26 *\/$/;"	m	struct:UART_MemMap
SEEI	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t SEEI;                                    \/**< Set Enable Error Interrupt Register, offset: 0x19 *\/$/;"	m	struct:DMA_MemMap
SEND_EVT_CFM	.\trtemp\trtemp.h	/^	SEND_EVT_CFM,$/;"	e	enum:trtemp_sigs
SEND_EVT_REJ	.\trtemp\trtemp.h	/^	SEND_EVT_REJ,$/;"	e	enum:trtemp_sigs
SEND_EVT_REQ	.\trtemp\trtemp.h	/^	SEND_EVT_REQ,$/;"	e	enum:trtemp_sigs
SEND_EVT_REQ_T	.\trtemp\trtemp.h	/^} SEND_EVT_REQ_T;$/;"	t
SERIAL_TRACE	.\oven\bsp\twrk60iar72\bsp.c	56;"	d	file:
SERIAL_TRACE_CLOSE	.\oven\bsp\twrk60iar72\bsp.c	91;"	d	file:
SERIAL_TRACE_CLOSE	.\oven\bsp\twrk60iar72\bsp.c	99;"	d	file:
SERIAL_TRACE_OPEN	.\oven\bsp\twrk60iar72\bsp.c	90;"	d	file:
SERIAL_TRACE_OPEN	.\oven\bsp\twrk60iar72\bsp.c	98;"	d	file:
SERIAL_TRACE_SEND	.\oven\bsp\twrk60iar72\bsp.c	100;"	d	file:
SERIAL_TRACE_SEND	.\oven\bsp\twrk60iar72\bsp.c	92;"	d	file:
SERIAL_TRACE_SEND_BLOCK	.\oven\bsp\twrk60iar72\bsp.c	101;"	d	file:
SERIAL_TRACE_SEND_BLOCK	.\oven\bsp\twrk60iar72\bsp.c	93;"	d	file:
SERQ	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t SERQ;                                    \/**< Set Enable Request Register, offset: 0x1B *\/$/;"	m	struct:DMA_MemMap
SERV	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t SERV;                                    \/**< Service Register, offset: 0x1 *\/$/;"	m	struct:EWM_MemMap
SET	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  } SET[4][8];$/;"	m	struct:FMC_MemMap
SFIFO	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t SFIFO;                                   \/**< UART FIFO Status Register, offset: 0x12 *\/$/;"	m	struct:UART_MemMap
SHCSR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t SHCSR;                                  \/**< System Handler Control and State Register, offset: 0xD24 *\/$/;"	m	struct:SCB_MemMap
SHOW_GPRS_FMT	.\trtemp\bsp\x86\gprs.c	60;"	d	file:
SHPR1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t SHPR1;                                  \/**< System Handler Priority Register 1, offset: 0xD18 *\/$/;"	m	struct:SCB_MemMap
SHPR2	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t SHPR2;                                  \/**< System Handler Priority Register 2, offset: 0xD1C *\/$/;"	m	struct:SCB_MemMap
SHPR3	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t SHPR3;                                  \/**< System Handler Priority Register 3, offset: 0xD20 *\/$/;"	m	struct:SCB_MemMap
SIMU_PRIO	.\trtemp\trtemp.h	/^	SIMU_PRIO$/;"	e	enum:smaprio
SIM_BASE_PTR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13209;"	d
SIM_BASE_PTRS	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13211;"	d
SIM_CLKDIV1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13239;"	d
SIM_CLKDIV1_OUTDIV1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13150;"	d
SIM_CLKDIV1_OUTDIV1_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13148;"	d
SIM_CLKDIV1_OUTDIV1_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13149;"	d
SIM_CLKDIV1_OUTDIV2	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13147;"	d
SIM_CLKDIV1_OUTDIV2_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13145;"	d
SIM_CLKDIV1_OUTDIV2_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13146;"	d
SIM_CLKDIV1_OUTDIV3	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13144;"	d
SIM_CLKDIV1_OUTDIV3_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13142;"	d
SIM_CLKDIV1_OUTDIV3_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13143;"	d
SIM_CLKDIV1_OUTDIV4	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13141;"	d
SIM_CLKDIV1_OUTDIV4_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13139;"	d
SIM_CLKDIV1_OUTDIV4_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13140;"	d
SIM_CLKDIV1_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12904;"	d
SIM_CLKDIV2	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13240;"	d
SIM_CLKDIV2_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12905;"	d
SIM_CLKDIV2_USBDIV	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13156;"	d
SIM_CLKDIV2_USBDIV_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13154;"	d
SIM_CLKDIV2_USBDIV_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13155;"	d
SIM_CLKDIV2_USBFRAC_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13152;"	d
SIM_CLKDIV2_USBFRAC_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13153;"	d
SIM_FCFG1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13241;"	d
SIM_FCFG1_DEPART	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13164;"	d
SIM_FCFG1_DEPART_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13162;"	d
SIM_FCFG1_DEPART_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13163;"	d
SIM_FCFG1_EESIZE	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13167;"	d
SIM_FCFG1_EESIZE_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13165;"	d
SIM_FCFG1_EESIZE_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13166;"	d
SIM_FCFG1_FLASHDIS_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13158;"	d
SIM_FCFG1_FLASHDIS_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13159;"	d
SIM_FCFG1_FLASHDOZE_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13160;"	d
SIM_FCFG1_FLASHDOZE_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13161;"	d
SIM_FCFG1_NVMSIZE	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13173;"	d
SIM_FCFG1_NVMSIZE_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13171;"	d
SIM_FCFG1_NVMSIZE_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13172;"	d
SIM_FCFG1_PFSIZE	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13170;"	d
SIM_FCFG1_PFSIZE_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13168;"	d
SIM_FCFG1_PFSIZE_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13169;"	d
SIM_FCFG1_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12906;"	d
SIM_FCFG2	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13242;"	d
SIM_FCFG2_MAXADDR0	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13182;"	d
SIM_FCFG2_MAXADDR0_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13180;"	d
SIM_FCFG2_MAXADDR0_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13181;"	d
SIM_FCFG2_MAXADDR1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13177;"	d
SIM_FCFG2_MAXADDR1_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13175;"	d
SIM_FCFG2_MAXADDR1_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13176;"	d
SIM_FCFG2_PFLSH_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13178;"	d
SIM_FCFG2_PFLSH_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13179;"	d
SIM_FCFG2_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12907;"	d
SIM_FCFG2_SWAPPFLSH_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13183;"	d
SIM_FCFG2_SWAPPFLSH_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13184;"	d
SIM_MemMap	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^typedef struct SIM_MemMap {$/;"	s
SIM_MemMapPtr	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^} volatile *SIM_MemMapPtr;$/;"	t
SIM_SCGC1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13232;"	d
SIM_SCGC1_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12897;"	d
SIM_SCGC1_UART4_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13038;"	d
SIM_SCGC1_UART4_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13039;"	d
SIM_SCGC1_UART5_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13040;"	d
SIM_SCGC1_UART5_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13041;"	d
SIM_SCGC2	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13233;"	d
SIM_SCGC2_DAC0_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13045;"	d
SIM_SCGC2_DAC0_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13046;"	d
SIM_SCGC2_DAC1_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13047;"	d
SIM_SCGC2_DAC1_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13048;"	d
SIM_SCGC2_ENET_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13043;"	d
SIM_SCGC2_ENET_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13044;"	d
SIM_SCGC2_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12898;"	d
SIM_SCGC3	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13234;"	d
SIM_SCGC3_ADC1_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13060;"	d
SIM_SCGC3_ADC1_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13061;"	d
SIM_SCGC3_FLEXCAN1_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13052;"	d
SIM_SCGC3_FLEXCAN1_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13053;"	d
SIM_SCGC3_FTM2_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13058;"	d
SIM_SCGC3_FTM2_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13059;"	d
SIM_SCGC3_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12899;"	d
SIM_SCGC3_RNGA_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13050;"	d
SIM_SCGC3_RNGA_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13051;"	d
SIM_SCGC3_SDHC_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13056;"	d
SIM_SCGC3_SDHC_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13057;"	d
SIM_SCGC3_SPI2_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13054;"	d
SIM_SCGC3_SPI2_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13055;"	d
SIM_SCGC4	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13235;"	d
SIM_SCGC4_CMP_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13081;"	d
SIM_SCGC4_CMP_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13082;"	d
SIM_SCGC4_CMT_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13065;"	d
SIM_SCGC4_CMT_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13066;"	d
SIM_SCGC4_EWM_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13063;"	d
SIM_SCGC4_EWM_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13064;"	d
SIM_SCGC4_I2C0_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13067;"	d
SIM_SCGC4_I2C0_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13068;"	d
SIM_SCGC4_I2C1_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13069;"	d
SIM_SCGC4_I2C1_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13070;"	d
SIM_SCGC4_LLWU_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13085;"	d
SIM_SCGC4_LLWU_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13086;"	d
SIM_SCGC4_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12900;"	d
SIM_SCGC4_UART0_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13071;"	d
SIM_SCGC4_UART0_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13072;"	d
SIM_SCGC4_UART1_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13073;"	d
SIM_SCGC4_UART1_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13074;"	d
SIM_SCGC4_UART2_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13075;"	d
SIM_SCGC4_UART2_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13076;"	d
SIM_SCGC4_UART3_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13077;"	d
SIM_SCGC4_UART3_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13078;"	d
SIM_SCGC4_USBOTG_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13079;"	d
SIM_SCGC4_USBOTG_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13080;"	d
SIM_SCGC4_VREF_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13083;"	d
SIM_SCGC4_VREF_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13084;"	d
SIM_SCGC5	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13236;"	d
SIM_SCGC5_LPTIMER_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13088;"	d
SIM_SCGC5_LPTIMER_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13089;"	d
SIM_SCGC5_PORTA_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13092;"	d
SIM_SCGC5_PORTA_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13093;"	d
SIM_SCGC5_PORTB_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13094;"	d
SIM_SCGC5_PORTB_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13095;"	d
SIM_SCGC5_PORTC_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13096;"	d
SIM_SCGC5_PORTC_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13097;"	d
SIM_SCGC5_PORTD_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13098;"	d
SIM_SCGC5_PORTD_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13099;"	d
SIM_SCGC5_PORTE_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13100;"	d
SIM_SCGC5_PORTE_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13101;"	d
SIM_SCGC5_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12901;"	d
SIM_SCGC5_TSI_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13090;"	d
SIM_SCGC5_TSI_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13091;"	d
SIM_SCGC6	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13237;"	d
SIM_SCGC6_ADC0_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13127;"	d
SIM_SCGC6_ADC0_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13128;"	d
SIM_SCGC6_CRC_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13115;"	d
SIM_SCGC6_CRC_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13116;"	d
SIM_SCGC6_DMAMUX_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13105;"	d
SIM_SCGC6_DMAMUX_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13106;"	d
SIM_SCGC6_FLEXCAN0_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13107;"	d
SIM_SCGC6_FLEXCAN0_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13108;"	d
SIM_SCGC6_FTFL_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13103;"	d
SIM_SCGC6_FTFL_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13104;"	d
SIM_SCGC6_FTM0_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13123;"	d
SIM_SCGC6_FTM0_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13124;"	d
SIM_SCGC6_FTM1_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13125;"	d
SIM_SCGC6_FTM1_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13126;"	d
SIM_SCGC6_I2S_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13113;"	d
SIM_SCGC6_I2S_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13114;"	d
SIM_SCGC6_PDB_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13119;"	d
SIM_SCGC6_PDB_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13120;"	d
SIM_SCGC6_PIT_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13121;"	d
SIM_SCGC6_PIT_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13122;"	d
SIM_SCGC6_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12902;"	d
SIM_SCGC6_RNGA_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15926;"	d
SIM_SCGC6_RNGA_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15927;"	d
SIM_SCGC6_RTC_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13129;"	d
SIM_SCGC6_RTC_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13130;"	d
SIM_SCGC6_SPI0_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13109;"	d
SIM_SCGC6_SPI0_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13110;"	d
SIM_SCGC6_SPI1_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13111;"	d
SIM_SCGC6_SPI1_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13112;"	d
SIM_SCGC6_USBDCD_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13117;"	d
SIM_SCGC6_USBDCD_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13118;"	d
SIM_SCGC7	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13238;"	d
SIM_SCGC7_DMA_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13134;"	d
SIM_SCGC7_DMA_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13135;"	d
SIM_SCGC7_FLEXBUS_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13132;"	d
SIM_SCGC7_FLEXBUS_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13133;"	d
SIM_SCGC7_MPU_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13136;"	d
SIM_SCGC7_MPU_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13137;"	d
SIM_SCGC7_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12903;"	d
SIM_SDID	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13231;"	d
SIM_SDID_FAMID	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13033;"	d
SIM_SDID_FAMID_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13031;"	d
SIM_SDID_FAMID_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13032;"	d
SIM_SDID_PINID	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13030;"	d
SIM_SDID_PINID_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13028;"	d
SIM_SDID_PINID_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13029;"	d
SIM_SDID_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12896;"	d
SIM_SDID_REVID	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13036;"	d
SIM_SDID_REVID_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13034;"	d
SIM_SDID_REVID_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13035;"	d
SIM_SOPT1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13225;"	d
SIM_SOPT1CFG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13226;"	d
SIM_SOPT1CFG_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12891;"	d
SIM_SOPT1CFG_URWE_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12941;"	d
SIM_SOPT1CFG_URWE_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12942;"	d
SIM_SOPT1CFG_USSWE_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12945;"	d
SIM_SOPT1CFG_USSWE_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12946;"	d
SIM_SOPT1CFG_UVSWE_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12943;"	d
SIM_SOPT1CFG_UVSWE_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12944;"	d
SIM_SOPT1_OSC32KSEL	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12933;"	d
SIM_SOPT1_OSC32KSEL_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12931;"	d
SIM_SOPT1_OSC32KSEL_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12932;"	d
SIM_SOPT1_RAMSIZE	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12930;"	d
SIM_SOPT1_RAMSIZE_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12928;"	d
SIM_SOPT1_RAMSIZE_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12929;"	d
SIM_SOPT1_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12890;"	d
SIM_SOPT1_USBREGEN_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12938;"	d
SIM_SOPT1_USBREGEN_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12939;"	d
SIM_SOPT1_USBSSTBY_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12936;"	d
SIM_SOPT1_USBSSTBY_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12937;"	d
SIM_SOPT1_USBVSTBY_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12934;"	d
SIM_SOPT1_USBVSTBY_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12935;"	d
SIM_SOPT2	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13227;"	d
SIM_SOPT2_CLKOUTSEL	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12952;"	d
SIM_SOPT2_CLKOUTSEL_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12950;"	d
SIM_SOPT2_CLKOUTSEL_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12951;"	d
SIM_SOPT2_FBSL	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12955;"	d
SIM_SOPT2_FBSL_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12953;"	d
SIM_SOPT2_FBSL_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12954;"	d
SIM_SOPT2_PLLFLLSEL_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12960;"	d
SIM_SOPT2_PLLFLLSEL_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12961;"	d
SIM_SOPT2_PTD7PAD_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12956;"	d
SIM_SOPT2_PTD7PAD_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12957;"	d
SIM_SOPT2_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12892;"	d
SIM_SOPT2_RMIISRC_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12964;"	d
SIM_SOPT2_RMIISRC_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12965;"	d
SIM_SOPT2_RTCCLKOUTSEL_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12948;"	d
SIM_SOPT2_RTCCLKOUTSEL_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12949;"	d
SIM_SOPT2_SDHCSRC	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12971;"	d
SIM_SOPT2_SDHCSRC_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12969;"	d
SIM_SOPT2_SDHCSRC_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12970;"	d
SIM_SOPT2_TIMESRC	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12968;"	d
SIM_SOPT2_TIMESRC_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12966;"	d
SIM_SOPT2_TIMESRC_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12967;"	d
SIM_SOPT2_TRACECLKSEL_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12958;"	d
SIM_SOPT2_TRACECLKSEL_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12959;"	d
SIM_SOPT2_USBSRC_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12962;"	d
SIM_SOPT2_USBSRC_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12963;"	d
SIM_SOPT4	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13228;"	d
SIM_SOPT4_FTM0CLKSEL_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12989;"	d
SIM_SOPT4_FTM0CLKSEL_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12990;"	d
SIM_SOPT4_FTM0FLT0_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12973;"	d
SIM_SOPT4_FTM0FLT0_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12974;"	d
SIM_SOPT4_FTM0FLT1_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12975;"	d
SIM_SOPT4_FTM0FLT1_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12976;"	d
SIM_SOPT4_FTM0FLT2_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12977;"	d
SIM_SOPT4_FTM0FLT2_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12978;"	d
SIM_SOPT4_FTM0TRG0SRC_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12995;"	d
SIM_SOPT4_FTM0TRG0SRC_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12996;"	d
SIM_SOPT4_FTM0TRG1SRC_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12997;"	d
SIM_SOPT4_FTM0TRG1SRC_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12998;"	d
SIM_SOPT4_FTM1CH0SRC	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12985;"	d
SIM_SOPT4_FTM1CH0SRC_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12983;"	d
SIM_SOPT4_FTM1CH0SRC_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12984;"	d
SIM_SOPT4_FTM1CLKSEL_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12991;"	d
SIM_SOPT4_FTM1CLKSEL_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12992;"	d
SIM_SOPT4_FTM1FLT0_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12979;"	d
SIM_SOPT4_FTM1FLT0_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12980;"	d
SIM_SOPT4_FTM2CH0SRC	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12988;"	d
SIM_SOPT4_FTM2CH0SRC_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12986;"	d
SIM_SOPT4_FTM2CH0SRC_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12987;"	d
SIM_SOPT4_FTM2CLKSEL_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12993;"	d
SIM_SOPT4_FTM2CLKSEL_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12994;"	d
SIM_SOPT4_FTM2FLT0_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12981;"	d
SIM_SOPT4_FTM2FLT0_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12982;"	d
SIM_SOPT4_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12893;"	d
SIM_SOPT5	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13229;"	d
SIM_SOPT5_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12894;"	d
SIM_SOPT5_UART0RXSRC	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13005;"	d
SIM_SOPT5_UART0RXSRC_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13003;"	d
SIM_SOPT5_UART0RXSRC_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13004;"	d
SIM_SOPT5_UART0TXSRC	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13002;"	d
SIM_SOPT5_UART0TXSRC_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13000;"	d
SIM_SOPT5_UART0TXSRC_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13001;"	d
SIM_SOPT5_UART1RXSRC	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13011;"	d
SIM_SOPT5_UART1RXSRC_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13009;"	d
SIM_SOPT5_UART1RXSRC_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13010;"	d
SIM_SOPT5_UART1TXSRC	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13008;"	d
SIM_SOPT5_UART1TXSRC_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13006;"	d
SIM_SOPT5_UART1TXSRC_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13007;"	d
SIM_SOPT7	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13230;"	d
SIM_SOPT7_ADC0ALTTRGEN_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13018;"	d
SIM_SOPT7_ADC0ALTTRGEN_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13019;"	d
SIM_SOPT7_ADC0PRETRGSEL_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13016;"	d
SIM_SOPT7_ADC0PRETRGSEL_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13017;"	d
SIM_SOPT7_ADC0TRGSEL	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13015;"	d
SIM_SOPT7_ADC0TRGSEL_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13013;"	d
SIM_SOPT7_ADC0TRGSEL_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13014;"	d
SIM_SOPT7_ADC1ALTTRGEN_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13025;"	d
SIM_SOPT7_ADC1ALTTRGEN_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13026;"	d
SIM_SOPT7_ADC1PRETRGSEL_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13023;"	d
SIM_SOPT7_ADC1PRETRGSEL_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13024;"	d
SIM_SOPT7_ADC1TRGSEL	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13022;"	d
SIM_SOPT7_ADC1TRGSEL_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13020;"	d
SIM_SOPT7_ADC1TRGSEL_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13021;"	d
SIM_SOPT7_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12895;"	d
SIM_UIDH	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13243;"	d
SIM_UIDH_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12908;"	d
SIM_UIDH_UID	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13188;"	d
SIM_UIDH_UID_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13186;"	d
SIM_UIDH_UID_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13187;"	d
SIM_UIDL	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13246;"	d
SIM_UIDL_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12911;"	d
SIM_UIDL_UID	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13200;"	d
SIM_UIDL_UID_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13198;"	d
SIM_UIDL_UID_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13199;"	d
SIM_UIDMH	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13244;"	d
SIM_UIDMH_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12909;"	d
SIM_UIDMH_UID	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13192;"	d
SIM_UIDMH_UID_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13190;"	d
SIM_UIDMH_UID_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13191;"	d
SIM_UIDML	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13245;"	d
SIM_UIDML_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12910;"	d
SIM_UIDML_UID	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13196;"	d
SIM_UIDML_UID_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13194;"	d
SIM_UIDML_UID_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13195;"	d
SIZEOF_EP0STO	.\oven\bsp\twrk60iar72\bsp.c	58;"	d	file:
SIZEOF_EP0STO	.\oven\bsp\win32vc08\bsp.c	60;"	d	file:
SIZEOF_EP0STO	.\trtemp\bsp\x86\bsp.c	42;"	d	file:
SIZEOF_EP0_BLOCK	.\oven\bsp\twrk60iar72\bsp.c	59;"	d	file:
SIZEOF_EP0_BLOCK	.\oven\bsp\win32vc08\bsp.c	61;"	d	file:
SIZEOF_EP0_BLOCK	.\trtemp\bsp\x86\bsp.c	41;"	d	file:
SIZEOF_EP1STO	.\oven\bsp\twrk60iar72\bsp.c	60;"	d	file:
SIZEOF_EP1STO	.\oven\bsp\win32vc08\bsp.c	62;"	d	file:
SIZEOF_EP1STO	.\trtemp\bsp\x86\bsp.c	46;"	d	file:
SIZEOF_EP1_BLOCK	.\oven\bsp\twrk60iar72\bsp.c	61;"	d	file:
SIZEOF_EP1_BLOCK	.\oven\bsp\win32vc08\bsp.c	63;"	d	file:
SIZEOF_EP1_BLOCK	.\trtemp\bsp\x86\bsp.c	44;"	d	file:
SLAST	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^    uint32_t SLAST;                                  \/**< TCD Last Source Address Adjustment, array offset: 0x100C, array step: 0x20 *\/$/;"	m	struct:DMA_MemMap::<anonymous>
SLAVE	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  } SLAVE[5];$/;"	m	struct:AXBS_MemMap
SLEEPCNT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t SLEEPCNT;                               \/**< Sleep Count Register, offset: 0x10 *\/$/;"	m	struct:DWT_MemMap
SLTH	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t SLTH;                                    \/**< I2C SCL Low Timeout Register High, offset: 0xA *\/$/;"	m	struct:I2C_MemMap
SLTL	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t SLTL;                                    \/**< I2C SCL Low Timeout Register Low, offset: 0xB *\/$/;"	m	struct:I2C_MemMap
SMB	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t SMB;                                     \/**< I2C SMBus Control and Status register, offset: 0x8 *\/$/;"	m	struct:I2C_MemMap
SMC_BASE_PTR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13341;"	d
SMC_BASE_PTRS	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13343;"	d
SMC_MemMap	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^typedef struct SMC_MemMap {$/;"	s
SMC_MemMapPtr	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^} volatile *SMC_MemMapPtr;$/;"	t
SMC_PMCTRL	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13358;"	d
SMC_PMCTRL_LPWUI_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13321;"	d
SMC_PMCTRL_LPWUI_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13322;"	d
SMC_PMCTRL_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13287;"	d
SMC_PMCTRL_RUNM	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13320;"	d
SMC_PMCTRL_RUNM_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13318;"	d
SMC_PMCTRL_RUNM_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13319;"	d
SMC_PMCTRL_STOPA_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13316;"	d
SMC_PMCTRL_STOPA_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13317;"	d
SMC_PMCTRL_STOPM	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13315;"	d
SMC_PMCTRL_STOPM_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13313;"	d
SMC_PMCTRL_STOPM_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13314;"	d
SMC_PMPROT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13357;"	d
SMC_PMPROT_ALLS_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13308;"	d
SMC_PMPROT_ALLS_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13309;"	d
SMC_PMPROT_AVLLS_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13306;"	d
SMC_PMPROT_AVLLS_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13307;"	d
SMC_PMPROT_AVLP_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13310;"	d
SMC_PMPROT_AVLP_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13311;"	d
SMC_PMPROT_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13286;"	d
SMC_PMSTAT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13360;"	d
SMC_PMSTAT_PMSTAT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13332;"	d
SMC_PMSTAT_PMSTAT_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13330;"	d
SMC_PMSTAT_PMSTAT_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13331;"	d
SMC_PMSTAT_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13289;"	d
SMC_VLLSCTRL	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13359;"	d
SMC_VLLSCTRL_RAM2PO_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13327;"	d
SMC_VLLSCTRL_RAM2PO_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13328;"	d
SMC_VLLSCTRL_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13288;"	d
SMC_VLLSCTRL_VLLSM	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13326;"	d
SMC_VLLSCTRL_VLLSM_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13324;"	d
SMC_VLLSCTRL_VLLSM_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13325;"	d
SOCKET_TRACE	.\oven\bsp\win32vc08\bsp.c	57;"	d	file:
SOCKET_TRACE	.\trtemp\bsp\x86\bsp.c	34;"	d	file:
SOFF	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^    uint16_t SOFF;                                   \/**< TCD Signed Source Address Offset, array offset: 0x1004, array step: 0x20 *\/$/;"	m	struct:DMA_MemMap::<anonymous>
SOFTHLD	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t SOFTHLD;                                 \/**< SOF Threshold Register, offset: 0xAC *\/$/;"	m	struct:USB_MemMap
SOPT1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t SOPT1;                                  \/**< System Options Register 1, offset: 0x0 *\/$/;"	m	struct:SIM_MemMap
SOPT1CFG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t SOPT1CFG;                               \/**< SOPT1 Configuration Register, offset: 0x4 *\/$/;"	m	struct:SIM_MemMap
SOPT2	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t SOPT2;                                  \/**< System Options Register 2, offset: 0x1004 *\/$/;"	m	struct:SIM_MemMap
SOPT4	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t SOPT4;                                  \/**< System Options Register 4, offset: 0x100C *\/$/;"	m	struct:SIM_MemMap
SOPT5	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t SOPT5;                                  \/**< System Options Register 5, offset: 0x1010 *\/$/;"	m	struct:SIM_MemMap
SOPT7	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t SOPT7;                                  \/**< System Options Register 7, offset: 0x1018 *\/$/;"	m	struct:SIM_MemMap
SP	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  } SP[5];$/;"	m	struct:MPU_MemMap
SPI0_BASE_PTR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13656;"	d
SPI0_CTAR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13734;"	d
SPI0_CTAR0	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13678;"	d
SPI0_CTAR0_SLAVE	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13679;"	d
SPI0_CTAR1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13680;"	d
SPI0_CTAR_SLAVE	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13737;"	d
SPI0_MCR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13676;"	d
SPI0_POPR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13685;"	d
SPI0_PUSHR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13683;"	d
SPI0_PUSHR_SLAVE	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13684;"	d
SPI0_RSER	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13682;"	d
SPI0_RXFR0	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13690;"	d
SPI0_RXFR1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13691;"	d
SPI0_RXFR2	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13692;"	d
SPI0_RXFR3	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13693;"	d
SPI0_SR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13681;"	d
SPI0_TCR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13677;"	d
SPI0_TXFR0	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13686;"	d
SPI0_TXFR1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13687;"	d
SPI0_TXFR2	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13688;"	d
SPI0_TXFR3	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13689;"	d
SPI1_BASE_PTR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13658;"	d
SPI1_CTAR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13735;"	d
SPI1_CTAR0	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13697;"	d
SPI1_CTAR0_SLAVE	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13698;"	d
SPI1_CTAR1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13699;"	d
SPI1_CTAR_SLAVE	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13738;"	d
SPI1_MCR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13695;"	d
SPI1_POPR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13704;"	d
SPI1_PUSHR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13702;"	d
SPI1_PUSHR_SLAVE	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13703;"	d
SPI1_RSER	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13701;"	d
SPI1_RXFR0	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13709;"	d
SPI1_RXFR1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13710;"	d
SPI1_RXFR2	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13711;"	d
SPI1_RXFR3	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13712;"	d
SPI1_SR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13700;"	d
SPI1_TCR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13696;"	d
SPI1_TXFR0	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13705;"	d
SPI1_TXFR1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13706;"	d
SPI1_TXFR2	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13707;"	d
SPI1_TXFR3	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13708;"	d
SPI2_BASE_PTR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13660;"	d
SPI2_CTAR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13736;"	d
SPI2_CTAR0	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13716;"	d
SPI2_CTAR0_SLAVE	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13717;"	d
SPI2_CTAR1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13718;"	d
SPI2_CTAR_SLAVE	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13739;"	d
SPI2_MCR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13714;"	d
SPI2_POPR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13723;"	d
SPI2_PUSHR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13721;"	d
SPI2_PUSHR_SLAVE	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13722;"	d
SPI2_RSER	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13720;"	d
SPI2_RXFR0	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13728;"	d
SPI2_RXFR1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13729;"	d
SPI2_RXFR2	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13730;"	d
SPI2_RXFR3	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13731;"	d
SPI2_SR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13719;"	d
SPI2_TCR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13715;"	d
SPI2_TXFR0	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13724;"	d
SPI2_TXFR1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13725;"	d
SPI2_TXFR2	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13726;"	d
SPI2_TXFR3	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13727;"	d
SPI_BASE_PTRS	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13662;"	d
SPI_CTAR_ASC	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13501;"	d
SPI_CTAR_ASC_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13499;"	d
SPI_CTAR_ASC_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13500;"	d
SPI_CTAR_BR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13495;"	d
SPI_CTAR_BR_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13493;"	d
SPI_CTAR_BR_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13494;"	d
SPI_CTAR_CPHA_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13519;"	d
SPI_CTAR_CPHA_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13520;"	d
SPI_CTAR_CPOL_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13521;"	d
SPI_CTAR_CPOL_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13522;"	d
SPI_CTAR_CSSCK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13504;"	d
SPI_CTAR_CSSCK_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13502;"	d
SPI_CTAR_CSSCK_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13503;"	d
SPI_CTAR_DBR_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13526;"	d
SPI_CTAR_DBR_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13527;"	d
SPI_CTAR_DT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13498;"	d
SPI_CTAR_DT_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13496;"	d
SPI_CTAR_DT_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13497;"	d
SPI_CTAR_FMSZ	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13525;"	d
SPI_CTAR_FMSZ_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13523;"	d
SPI_CTAR_FMSZ_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13524;"	d
SPI_CTAR_LSBFE_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13517;"	d
SPI_CTAR_LSBFE_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13518;"	d
SPI_CTAR_PASC	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13513;"	d
SPI_CTAR_PASC_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13511;"	d
SPI_CTAR_PASC_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13512;"	d
SPI_CTAR_PBR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13507;"	d
SPI_CTAR_PBR_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13505;"	d
SPI_CTAR_PBR_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13506;"	d
SPI_CTAR_PCSSCK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13516;"	d
SPI_CTAR_PCSSCK_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13514;"	d
SPI_CTAR_PCSSCK_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13515;"	d
SPI_CTAR_PDT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13510;"	d
SPI_CTAR_PDT_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13508;"	d
SPI_CTAR_PDT_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13509;"	d
SPI_CTAR_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13422;"	d
SPI_CTAR_SLAVE_CPHA_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13529;"	d
SPI_CTAR_SLAVE_CPHA_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13530;"	d
SPI_CTAR_SLAVE_CPOL_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13531;"	d
SPI_CTAR_SLAVE_CPOL_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13532;"	d
SPI_CTAR_SLAVE_FMSZ	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13535;"	d
SPI_CTAR_SLAVE_FMSZ_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13533;"	d
SPI_CTAR_SLAVE_FMSZ_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13534;"	d
SPI_CTAR_SLAVE_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13423;"	d
SPI_MCR_CLR_RXF_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13458;"	d
SPI_MCR_CLR_RXF_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13459;"	d
SPI_MCR_CLR_TXF_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13460;"	d
SPI_MCR_CLR_TXF_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13461;"	d
SPI_MCR_CONT_SCKE_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13484;"	d
SPI_MCR_CONT_SCKE_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13485;"	d
SPI_MCR_DCONF	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13483;"	d
SPI_MCR_DCONF_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13481;"	d
SPI_MCR_DCONF_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13482;"	d
SPI_MCR_DIS_RXF_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13462;"	d
SPI_MCR_DIS_RXF_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13463;"	d
SPI_MCR_DIS_TXF_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13464;"	d
SPI_MCR_DIS_TXF_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13465;"	d
SPI_MCR_DOZE_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13468;"	d
SPI_MCR_DOZE_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13469;"	d
SPI_MCR_FRZ_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13479;"	d
SPI_MCR_FRZ_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13480;"	d
SPI_MCR_HALT_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13453;"	d
SPI_MCR_HALT_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13454;"	d
SPI_MCR_MDIS_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13466;"	d
SPI_MCR_MDIS_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13467;"	d
SPI_MCR_MSTR_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13486;"	d
SPI_MCR_MSTR_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13487;"	d
SPI_MCR_MTFE_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13477;"	d
SPI_MCR_MTFE_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13478;"	d
SPI_MCR_PCSIS	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13472;"	d
SPI_MCR_PCSIS_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13470;"	d
SPI_MCR_PCSIS_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13471;"	d
SPI_MCR_PCSSE_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13475;"	d
SPI_MCR_PCSSE_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13476;"	d
SPI_MCR_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13420;"	d
SPI_MCR_ROOE_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13473;"	d
SPI_MCR_ROOE_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13474;"	d
SPI_MCR_SMPL_PT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13457;"	d
SPI_MCR_SMPL_PT_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13455;"	d
SPI_MCR_SMPL_PT_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13456;"	d
SPI_MemMap	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^typedef struct SPI_MemMap {$/;"	s
SPI_MemMapPtr	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^} volatile *SPI_MemMapPtr;$/;"	t
SPI_POPR_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13428;"	d
SPI_POPR_RXDATA	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13603;"	d
SPI_POPR_RXDATA_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13601;"	d
SPI_POPR_RXDATA_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13602;"	d
SPI_PUSHR_CONT_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13594;"	d
SPI_PUSHR_CONT_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13595;"	d
SPI_PUSHR_CTAS	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13593;"	d
SPI_PUSHR_CTAS_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13591;"	d
SPI_PUSHR_CTAS_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13592;"	d
SPI_PUSHR_CTCNT_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13587;"	d
SPI_PUSHR_CTCNT_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13588;"	d
SPI_PUSHR_EOQ_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13589;"	d
SPI_PUSHR_EOQ_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13590;"	d
SPI_PUSHR_PCS	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13586;"	d
SPI_PUSHR_PCS_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13584;"	d
SPI_PUSHR_PCS_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13585;"	d
SPI_PUSHR_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13426;"	d
SPI_PUSHR_SLAVE_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13427;"	d
SPI_PUSHR_SLAVE_TXDATA	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13599;"	d
SPI_PUSHR_SLAVE_TXDATA_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13597;"	d
SPI_PUSHR_SLAVE_TXDATA_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13598;"	d
SPI_PUSHR_TXDATA	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13583;"	d
SPI_PUSHR_TXDATA_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13581;"	d
SPI_PUSHR_TXDATA_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13582;"	d
SPI_RSER_EOQF_RE_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13576;"	d
SPI_RSER_EOQF_RE_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13577;"	d
SPI_RSER_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13425;"	d
SPI_RSER_RFDF_DIRS_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13564;"	d
SPI_RSER_RFDF_DIRS_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13565;"	d
SPI_RSER_RFDF_RE_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13566;"	d
SPI_RSER_RFDF_RE_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13567;"	d
SPI_RSER_RFOF_RE_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13568;"	d
SPI_RSER_RFOF_RE_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13569;"	d
SPI_RSER_TCF_RE_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13578;"	d
SPI_RSER_TCF_RE_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13579;"	d
SPI_RSER_TFFF_DIRS_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13570;"	d
SPI_RSER_TFFF_DIRS_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13571;"	d
SPI_RSER_TFFF_RE_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13572;"	d
SPI_RSER_TFFF_RE_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13573;"	d
SPI_RSER_TFUF_RE_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13574;"	d
SPI_RSER_TFUF_RE_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13575;"	d
SPI_RXFR0_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13433;"	d
SPI_RXFR0_RXDATA	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13635;"	d
SPI_RXFR0_RXDATA_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13633;"	d
SPI_RXFR0_RXDATA_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13634;"	d
SPI_RXFR1_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13434;"	d
SPI_RXFR1_RXDATA	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13639;"	d
SPI_RXFR1_RXDATA_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13637;"	d
SPI_RXFR1_RXDATA_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13638;"	d
SPI_RXFR2_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13435;"	d
SPI_RXFR2_RXDATA	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13643;"	d
SPI_RXFR2_RXDATA_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13641;"	d
SPI_RXFR2_RXDATA_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13642;"	d
SPI_RXFR3_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13436;"	d
SPI_RXFR3_RXDATA	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13647;"	d
SPI_RXFR3_RXDATA_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13645;"	d
SPI_RXFR3_RXDATA_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13646;"	d
SPI_SR_EOQF_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13557;"	d
SPI_SR_EOQF_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13558;"	d
SPI_SR_POPNXTPTR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13539;"	d
SPI_SR_POPNXTPTR_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13537;"	d
SPI_SR_POPNXTPTR_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13538;"	d
SPI_SR_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13424;"	d
SPI_SR_RFDF_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13549;"	d
SPI_SR_RFDF_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13550;"	d
SPI_SR_RFOF_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13551;"	d
SPI_SR_RFOF_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13552;"	d
SPI_SR_RXCTR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13542;"	d
SPI_SR_RXCTR_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13540;"	d
SPI_SR_RXCTR_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13541;"	d
SPI_SR_TCF_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13561;"	d
SPI_SR_TCF_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13562;"	d
SPI_SR_TFFF_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13553;"	d
SPI_SR_TFFF_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13554;"	d
SPI_SR_TFUF_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13555;"	d
SPI_SR_TFUF_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13556;"	d
SPI_SR_TXCTR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13548;"	d
SPI_SR_TXCTR_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13546;"	d
SPI_SR_TXCTR_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13547;"	d
SPI_SR_TXNXTPTR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13545;"	d
SPI_SR_TXNXTPTR_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13543;"	d
SPI_SR_TXNXTPTR_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13544;"	d
SPI_SR_TXRXS_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13559;"	d
SPI_SR_TXRXS_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13560;"	d
SPI_TCR_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13421;"	d
SPI_TCR_SPI_TCNT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13491;"	d
SPI_TCR_SPI_TCNT_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13489;"	d
SPI_TCR_SPI_TCNT_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13490;"	d
SPI_TXFR0_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13429;"	d
SPI_TXFR0_TXCMD_TXDATA	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13610;"	d
SPI_TXFR0_TXCMD_TXDATA_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13608;"	d
SPI_TXFR0_TXCMD_TXDATA_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13609;"	d
SPI_TXFR0_TXDATA	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13607;"	d
SPI_TXFR0_TXDATA_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13605;"	d
SPI_TXFR0_TXDATA_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13606;"	d
SPI_TXFR1_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13430;"	d
SPI_TXFR1_TXCMD_TXDATA	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13617;"	d
SPI_TXFR1_TXCMD_TXDATA_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13615;"	d
SPI_TXFR1_TXCMD_TXDATA_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13616;"	d
SPI_TXFR1_TXDATA	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13614;"	d
SPI_TXFR1_TXDATA_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13612;"	d
SPI_TXFR1_TXDATA_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13613;"	d
SPI_TXFR2_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13431;"	d
SPI_TXFR2_TXCMD_TXDATA	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13624;"	d
SPI_TXFR2_TXCMD_TXDATA_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13622;"	d
SPI_TXFR2_TXCMD_TXDATA_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13623;"	d
SPI_TXFR2_TXDATA	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13621;"	d
SPI_TXFR2_TXDATA_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13619;"	d
SPI_TXFR2_TXDATA_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13620;"	d
SPI_TXFR3_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13432;"	d
SPI_TXFR3_TXCMD_TXDATA	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13631;"	d
SPI_TXFR3_TXCMD_TXDATA_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13629;"	d
SPI_TXFR3_TXCMD_TXDATA_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13630;"	d
SPI_TXFR3_TXDATA	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13628;"	d
SPI_TXFR3_TXDATA_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13626;"	d
SPI_TXFR3_TXDATA_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13627;"	d
SPPR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t SPPR;                                   \/**< Selected Pin Protocol Register, offset: 0xF0 *\/$/;"	m	struct:TPIU_MemMap
SR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t SR;                                     \/**< DSPI Status Register, offset: 0x2C *\/$/;"	m	struct:SPI_MemMap
SR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t SR;                                     \/**< ETM Status Register, offset: 0x10 *\/$/;"	m	struct:ETM_MemMap
SR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t SR;                                     \/**< RNGA Status Register, offset: 0x4 *\/$/;"	m	struct:RNG_MemMap
SR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t SR;                                     \/**< RTC Status Register, offset: 0x14 *\/$/;"	m	struct:RTC_MemMap
SR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t SR;                                      \/**< DAC Status Register, offset: 0x20 *\/$/;"	m	struct:DAC_MemMap
SRS0	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t SRS0;                                    \/**< System Reset Status Register 0, offset: 0x0 *\/$/;"	m	struct:RCM_MemMap
SRS1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t SRS1;                                    \/**< System Reset Status Register 1, offset: 0x1 *\/$/;"	m	struct:RCM_MemMap
SSPSR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t SSPSR;                                  \/**< Supported Parallel Port Size Register, offset: 0x0 *\/$/;"	m	struct:TPIU_MemMap
SSRT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t SSRT;                                    \/**< Set START Bit Register, offset: 0x1D *\/$/;"	m	struct:DMA_MemMap
START	.\oven\oven_1\ovenevt.h	/^	START,	\/* dtart button pressed *\/$/;"	e	enum:ov_sigs_t
START	.\oven\oven_2\ovenevt.h	/^	START,	\/* dtart button pressed *\/$/;"	e	enum:ov_sigs_t
START	.\oven\oven_3\ovenevt.h	/^	START,	\/* dtart button pressed *\/$/;"	e	enum:ov_sigs_t
START	.\oven\oven_4\ovenevt.h	/^	START,	\/* dtart button pressed *\/$/;"	e	enum:ov_sigs_t
START	.\oven\oven_5\ovenevt.h	/^	START,	\/* dtart button pressed *\/$/;"	e	enum:ov_sigs_t
START	.\oven\oven_6\ovenevt.h	/^	START,	\/* dtart button pressed *\/$/;"	e	enum:ov_sigs_t
STAT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t STAT;                                    \/**< Status register, offset: 0x90 *\/$/;"	m	struct:USB_MemMap
STATUS	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t STATUS;                                 \/**< Capture And Compare Status, offset: 0x50 *\/$/;"	m	struct:FTM_MemMap
STATUS	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t STATUS;                                 \/**< Status register, offset: 0x8 *\/$/;"	m	struct:USBDCD_MemMap
STCTRLH	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint16_t STCTRLH;                                \/**< Watchdog Status and Control Register High, offset: 0x0 *\/$/;"	m	struct:WDOG_MemMap
STCTRLL	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint16_t STCTRLL;                                \/**< Watchdog Status and Control Register Low, offset: 0x2 *\/$/;"	m	struct:WDOG_MemMap
STIM_READ	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^    uint32_t STIM_READ[32];                          \/**< Stimulus Port Register 0 (for reading)..Stimulus Port Register 31 (for reading), array offset: 0x0, array step: 0x4 *\/$/;"	m	union:ITM_MemMap::<anonymous>
STIM_WRITE	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^    uint32_t STIM_WRITE[32];                         \/**< Stimulus Port Register 0 (for writing)..Stimulus Port Register 31 (for writing), array offset: 0x0, array step: 0x4 *\/$/;"	m	union:ITM_MemMap::<anonymous>
STIR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t STIR[1];                                \/**< Software Trigger Interrupt Register, array offset: 0xE00, array step: 0x4 *\/$/;"	m	struct:NVIC_MemMap
STOP_T	.\trtemp\trtemp.h	/^} STOP_T;$/;"	t
STR_CA	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t STR_CA[9];                              \/**< General Purpose Register 0 - Store Register command..General Purpose Register 8 - Store Register command, array offset: 0x888, array step: 0x4 *\/$/;"	m	struct:CAU_MemMap
STR_CAA	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t STR_CAA;                                \/**< Accumulator register - Store Register command, offset: 0x884 *\/$/;"	m	struct:CAU_MemMap
STR_CASR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t STR_CASR;                               \/**< Status register  - Store Register command, offset: 0x880 *\/$/;"	m	struct:CAU_MemMap
STS	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t STS;                                    \/**< Status Register, offset: 0xC *\/$/;"	m	struct:ETB_MemMap
SW1	.\oven\bsp\twrk60iar72\gpio.h	51;"	d
SW1_SWITCH	.\oven\bsp\twrk60iar72\switch\switch.h	/^	SW1_SWITCH,$/;"	e
SW2	.\oven\bsp\twrk60iar72\gpio.h	52;"	d
SW2_SWITCH	.\oven\bsp\twrk60iar72\switch\switch.h	/^	SW2_SWITCH,$/;"	e
SWITCHS_NUM	.\oven\bsp\twrk60iar72\switch\switch.h	/^	SWITCHS_NUM$/;"	e
SWITCH_ST	.\oven\bsp\twrk60iar72\switch\switch.h	/^}SWITCH_ST;$/;"	t
SWOCTRL	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t SWOCTRL;                                \/**< FTM Software Output Control, offset: 0x94 *\/$/;"	m	struct:FTM_MemMap
SW_PRESSED	.\oven\bsp\twrk60iar72\switch\switch.h	/^	SW_PRESSED$/;"	e
SW_RELEASED	.\oven\bsp\twrk60iar72\switch\switch.h	/^	SW_RELEASED,$/;"	e
SYNC	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t SYNC;                                   \/**< Synchronization, offset: 0x58 *\/$/;"	m	struct:FTM_MemMap
SYNCFR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t SYNCFR;                                 \/**< Synchronization Frequency Register, offset: 0x1E0 *\/$/;"	m	struct:ETM_MemMap
SYNCONF	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t SYNCONF;                                \/**< Synchronization Configuration, offset: 0x8C *\/$/;"	m	struct:FTM_MemMap
SYSCTL	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t SYSCTL;                                 \/**< System Control register, offset: 0x2C *\/$/;"	m	struct:SDHC_MemMap
SYST_CALIB	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13850;"	d
SYST_CSR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13847;"	d
SYST_CVR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13849;"	d
SYST_RVR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13848;"	d
SysTick_BASE_PTR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13831;"	d
SysTick_BASE_PTRS	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13833;"	d
SysTick_CALIB_NOREF_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13821;"	d
SysTick_CALIB_NOREF_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13822;"	d
SysTick_CALIB_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13782;"	d
SysTick_CALIB_SKEW_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13819;"	d
SysTick_CALIB_SKEW_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13820;"	d
SysTick_CALIB_TENMS	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13818;"	d
SysTick_CALIB_TENMS_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13816;"	d
SysTick_CALIB_TENMS_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13817;"	d
SysTick_CSR_CLKSOURCE_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13803;"	d
SysTick_CSR_CLKSOURCE_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13804;"	d
SysTick_CSR_COUNTFLAG_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13805;"	d
SysTick_CSR_COUNTFLAG_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13806;"	d
SysTick_CSR_ENABLE_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13799;"	d
SysTick_CSR_ENABLE_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13800;"	d
SysTick_CSR_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13779;"	d
SysTick_CSR_TICKINT_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13801;"	d
SysTick_CSR_TICKINT_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13802;"	d
SysTick_CVR_CURRENT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13814;"	d
SysTick_CVR_CURRENT_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13812;"	d
SysTick_CVR_CURRENT_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13813;"	d
SysTick_CVR_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13781;"	d
SysTick_MemMap	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^typedef struct SysTick_MemMap {$/;"	s
SysTick_MemMapPtr	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^} volatile *SysTick_MemMapPtr;$/;"	t
SysTick_RVR_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13780;"	d
SysTick_RVR_RELOAD	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13810;"	d
SysTick_RVR_RELOAD_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13808;"	d
SysTick_RVR_RELOAD_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13809;"	d
SystemControl_BASE_PTR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	12278;"	d
TACC	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t TACC;                                   \/**< Transmit Accelerator Function Configuration, offset: 0x1C0 *\/$/;"	m	struct:ENET_MemMap
TAEM	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t TAEM;                                   \/**< Transmit FIFO Almost Empty Threshold, offset: 0x1A4 *\/$/;"	m	struct:ENET_MemMap
TAFL	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t TAFL;                                   \/**< Transmit FIFO Almost Full Threshold, offset: 0x1A8 *\/$/;"	m	struct:ENET_MemMap
TAGVD	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t TAGVD[4][8];                            \/**< Cache Tag Storage, array offset: 0x100, array step: index*0x20, index2*0x4 *\/$/;"	m	struct:FMC_MemMap
TAR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t TAR;                                    \/**< RTC Time Alarm Register, offset: 0x8 *\/$/;"	m	struct:RTC_MemMap
TCCR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^    uint32_t TCCR;                                   \/**< Timer Compare Capture Register, array offset: 0x60C, array step: 0x8 *\/$/;"	m	struct:ENET_MemMap::<anonymous>
TCD	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  } TCD[16];$/;"	m	struct:DMA_MemMap
TCFIFO	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t TCFIFO;                                  \/**< UART FIFO Transmit Count, offset: 0x14 *\/$/;"	m	struct:UART_MemMap
TCP_TRACE_CLOSE	.\oven\bsp\win32vc08\bsp.c	119;"	d	file:
TCP_TRACE_CLOSE	.\oven\bsp\win32vc08\bsp.c	125;"	d	file:
TCP_TRACE_CLOSE	.\trtemp\bsp\x86\bsp.c	100;"	d	file:
TCP_TRACE_CLOSE	.\trtemp\bsp\x86\bsp.c	94;"	d	file:
TCP_TRACE_OPEN	.\oven\bsp\win32vc08\bsp.c	111;"	d	file:
TCP_TRACE_OPEN	.\oven\bsp\win32vc08\bsp.c	124;"	d	file:
TCP_TRACE_OPEN	.\trtemp\bsp\x86\bsp.c	86;"	d	file:
TCP_TRACE_OPEN	.\trtemp\bsp\x86\bsp.c	99;"	d	file:
TCP_TRACE_SEND	.\oven\bsp\win32vc08\bsp.c	120;"	d	file:
TCP_TRACE_SEND	.\oven\bsp\win32vc08\bsp.c	126;"	d	file:
TCP_TRACE_SEND	.\trtemp\bsp\x86\bsp.c	101;"	d	file:
TCP_TRACE_SEND	.\trtemp\bsp\x86\bsp.c	96;"	d	file:
TCP_TRACE_SEND_BLOCK	.\oven\bsp\win32vc08\bsp.c	121;"	d	file:
TCP_TRACE_SEND_BLOCK	.\oven\bsp\win32vc08\bsp.c	127;"	d	file:
TCR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t TCR;                                    \/**< RTC Time Compensation Register, offset: 0xC *\/$/;"	m	struct:RTC_MemMap
TCR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t TCR;                                    \/**< Trace Control Register, offset: 0xE80 *\/$/;"	m	struct:ITM_MemMap
TCR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t TCR;                                    \/**< Transfer Count Register, offset: 0x8 *\/$/;"	m	struct:SPI_MemMap
TCR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t TCR;                                    \/**< Transmit Control Register, offset: 0xC4 *\/$/;"	m	struct:ENET_MemMap
TCR1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t TCR1;                                   \/**< SAI Transmit Configuration 1 Register, offset: 0x4 *\/$/;"	m	struct:I2S_MemMap
TCR2	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t TCR2;                                   \/**< SAI Transmit Configuration 2 Register, offset: 0x8 *\/$/;"	m	struct:I2S_MemMap
TCR3	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t TCR3;                                   \/**< SAI Transmit Configuration 3 Register, offset: 0xC *\/$/;"	m	struct:I2S_MemMap
TCR4	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t TCR4;                                   \/**< SAI Transmit Configuration 4 Register, offset: 0x10 *\/$/;"	m	struct:I2S_MemMap
TCR5	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t TCR5;                                   \/**< SAI Transmit Configuration 5 Register, offset: 0x14 *\/$/;"	m	struct:I2S_MemMap
TCSR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^    uint32_t TCSR;                                   \/**< Timer Control Status Register, array offset: 0x608, array step: 0x8 *\/$/;"	m	struct:ENET_MemMap::<anonymous>
TCSR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t TCSR;                                   \/**< SAI Transmit Control Register, offset: 0x0 *\/$/;"	m	struct:I2S_MemMap
TCTRL	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^    uint32_t TCTRL;                                  \/**< Timer Control Register, array offset: 0x108, array step: 0x10 *\/$/;"	m	struct:PIT_MemMap::<anonymous>
TCTRL_DBG	.\trtemp\bsp\x86\debug.h	/^	TCTRL_DBG,$/;"	e
TCTRL_DBG_CFG	.\trtemp\bsp\x86\dbgcfg.h	27;"	d
TCTRL_PRIO	.\trtemp\trtemp.h	/^	TCTRL_PRIO,$/;"	e	enum:smaprio
TCTRL_TMP_HIGH_TH	.\trtemp\tempctrl\tctrl.h	62;"	d
TCTRL_TMP_LOW_TH	.\trtemp\tempctrl\tctrl.h	54;"	d
TDAR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t TDAR;                                   \/**< Transmit Descriptor Active Register, offset: 0x14 *\/$/;"	m	struct:ENET_MemMap
TDR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t TDR[2];                                 \/**< SAI Transmit Data Register, array offset: 0x20, array step: 0x4 *\/$/;"	m	struct:I2S_MemMap
TDSR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t TDSR;                                   \/**< Transmit Buffer Descriptor Ring Start Register, offset: 0x184 *\/$/;"	m	struct:ENET_MemMap
TECR1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t TECR1;                                  \/**< Trace Enable Control 1 Register, offset: 0x24 *\/$/;"	m	struct:ETM_MemMap
TEMP_DELTA	.\trtemp\bsp\x86\tmp.h	42;"	d
TEMP_INITIAL	.\trtemp\bsp\x86\tmp.h	34;"	d
TEMP_MAX_VALUE	.\trtemp\bsp\x86\tmp.h	50;"	d
TEMP_MIN_VALUE	.\trtemp\bsp\x86\tmp.h	58;"	d
TEMP_TICK	.\trtemp\bsp\x86\tmp.h	26;"	d
TER	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t TER;                                    \/**< Trace Enable Register, offset: 0xE00 *\/$/;"	m	struct:ITM_MemMap
TERM	.\oven\oven_1\ovenevt.h	/^	TERM,   \/* to close application in x86 *\/$/;"	e	enum:ov_sigs_t
TERM	.\oven\oven_2\ovenevt.h	/^	TERM,   \/* to close application in x86 *\/$/;"	e	enum:ov_sigs_t
TERM	.\oven\oven_3\ovenevt.h	/^	TERM,   \/* to close application in x86 *\/$/;"	e	enum:ov_sigs_t
TERM	.\oven\oven_4\ovenevt.h	/^	TERM,   \/* to close application in x86 *\/$/;"	e	enum:ov_sigs_t
TERM	.\oven\oven_5\ovenevt.h	/^	TERM,   \/* to close application in x86 *\/$/;"	e	enum:ov_sigs_t
TERM	.\oven\oven_6\ovenevt.h	/^	TERM,   \/* to close application in x86 *\/$/;"	e	enum:ov_sigs_t
TERM	.\trtemp\trtemp.h	/^	TERM,$/;"	e	enum:trtemp_sigs
TESSEICR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t TESSEICR;                               \/**< TraceEnable Start\/Stop EmbeddedICE Control Register, offset: 0x1F0 *\/$/;"	m	struct:ETM_MemMap
TFLG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^    uint32_t TFLG;                                   \/**< Timer Flag Register, array offset: 0x10C, array step: 0x10 *\/$/;"	m	struct:PIT_MemMap::<anonymous>
TFR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t TFR[2];                                 \/**< SAI Transmit FIFO Register, array offset: 0x40, array step: 0x4 *\/$/;"	m	struct:I2S_MemMap
TFWR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t TFWR;                                   \/**< Transmit FIFO Watermark Register, offset: 0x144 *\/$/;"	m	struct:ENET_MemMap
TGSR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t TGSR;                                   \/**< Timer Global Status Register, offset: 0x604 *\/$/;"	m	struct:ENET_MemMap
THRESHOLD	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t THRESHOLD;                              \/**< Low-Power Channel Threshold register, offset: 0x120 *\/$/;"	m	struct:TSI_MemMap
TIDT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t TIDT;                                    \/**< UART CEA709.1-B Transmit Indeterminate Time, offset: 0x31 *\/$/;"	m	struct:UART_MemMap
TIMER	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t TIMER;                                  \/**< Free Running Timer, offset: 0x8 *\/$/;"	m	struct:CAN_MemMap
TIMER0	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t TIMER0;                                 \/**< TIMER0 register, offset: 0x10 *\/$/;"	m	struct:USBDCD_MemMap
TIMER1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t TIMER1;                                 \/**< TIMER1 register, offset: 0x14 *\/$/;"	m	struct:USBDCD_MemMap
TIMER2	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t TIMER2;                                 \/**< TIMER2 register, offset: 0x18 *\/$/;"	m	struct:USBDCD_MemMap
TIPG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t TIPG;                                   \/**< Transmit Inter-Packet Gap, offset: 0x1AC *\/$/;"	m	struct:ENET_MemMap
TL7816	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t TL7816;                                  \/**< UART 7816 Transmit Length Register, offset: 0x1F *\/$/;"	m	struct:UART_MemMap
TMP_DBG	.\trtemp\bsp\x86\debug.h	/^	TMP_DBG,$/;"	e
TMP_DBG_CFG	.\trtemp\bsp\x86\dbgcfg.h	26;"	d
TMP_DW	.\trtemp\bsp\x86\keymap.h	38;"	d
TMP_UP	.\trtemp\bsp\x86\keymap.h	37;"	d
TMR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t TMR;                                    \/**< SAI Transmit Mask Register, offset: 0x60 *\/$/;"	m	struct:I2S_MemMap
TMROUTH	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint16_t TMROUTH;                                \/**< Watchdog Timer Output Register High, offset: 0x10 *\/$/;"	m	struct:WDOG_MemMap
TMROUTL	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint16_t TMROUTL;                                \/**< Watchdog Timer Output Register Low, offset: 0x12 *\/$/;"	m	struct:WDOG_MemMap
TOKEN	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t TOKEN;                                   \/**< Token register, offset: 0xA8 *\/$/;"	m	struct:USB_MemMap
TOUT	.\oven\oven_1\ovenevt.h	/^	TOUT,	\/* timer expired *\/$/;"	e	enum:ov_sigs_t
TOUT	.\oven\oven_2\ovenevt.h	/^	TOUT,	\/* timer expired *\/$/;"	e	enum:ov_sigs_t
TOUT	.\oven\oven_3\ovenevt.h	/^	TOUT,	\/* timer expired *\/$/;"	e	enum:ov_sigs_t
TOUT	.\oven\oven_4\ovenevt.h	/^	TOUT,	\/* timer expired *\/$/;"	e	enum:ov_sigs_t
TOUT	.\oven\oven_5\ovenevt.h	/^	TOUT,	\/* timer expired *\/$/;"	e	enum:ov_sigs_t
TOUT	.\oven\oven_6\ovenevt.h	/^	TOUT,	\/* timer expired *\/$/;"	e	enum:ov_sigs_t
TOVALH	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint16_t TOVALH;                                 \/**< Watchdog Time-out Value Register High, offset: 0x4 *\/$/;"	m	struct:WDOG_MemMap
TOVALL	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint16_t TOVALL;                                 \/**< Watchdog Time-out Value Register Low, offset: 0x6 *\/$/;"	m	struct:WDOG_MemMap
TPIU_ACPR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13991;"	d
TPIU_ACPR_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13924;"	d
TPIU_BASE_PTR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13973;"	d
TPIU_BASE_PTRS	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13975;"	d
TPIU_CID0	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14013;"	d
TPIU_CID0_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13946;"	d
TPIU_CID1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14014;"	d
TPIU_CID1_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13947;"	d
TPIU_CID2	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14015;"	d
TPIU_CID2_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13948;"	d
TPIU_CID3	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14016;"	d
TPIU_CID4_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13949;"	d
TPIU_CLAIMCLR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14003;"	d
TPIU_CLAIMCLR_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13936;"	d
TPIU_CLAIMSET	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14002;"	d
TPIU_CLAIMSET_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13935;"	d
TPIU_CSPSR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13990;"	d
TPIU_CSPSR_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13923;"	d
TPIU_DEVID	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14004;"	d
TPIU_DEVID_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13937;"	d
TPIU_FFCR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13994;"	d
TPIU_FFCR_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13927;"	d
TPIU_FFSR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13993;"	d
TPIU_FFSR_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13926;"	d
TPIU_FIFODATA0	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13997;"	d
TPIU_FIFODATA0_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13930;"	d
TPIU_FIFODATA1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14000;"	d
TPIU_FIFODATA1_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13933;"	d
TPIU_FSCR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13995;"	d
TPIU_FSCR_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13928;"	d
TPIU_ITATBCTR0	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13999;"	d
TPIU_ITATBCTR0_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13932;"	d
TPIU_ITATBCTR2	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13998;"	d
TPIU_ITATBCTR2_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13931;"	d
TPIU_ITCTRL	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14001;"	d
TPIU_ITCTRL_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13934;"	d
TPIU_MemMap	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^typedef struct TPIU_MemMap {$/;"	s
TPIU_MemMapPtr	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^} volatile *TPIU_MemMapPtr;$/;"	t
TPIU_PID0	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14009;"	d
TPIU_PID0_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13942;"	d
TPIU_PID1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14010;"	d
TPIU_PID1_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13943;"	d
TPIU_PID2	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14011;"	d
TPIU_PID2_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13944;"	d
TPIU_PID3	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14012;"	d
TPIU_PID3_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13945;"	d
TPIU_PID4	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14005;"	d
TPIU_PID4_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13938;"	d
TPIU_PID5	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14006;"	d
TPIU_PID5_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13939;"	d
TPIU_PID6	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14007;"	d
TPIU_PID6_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13940;"	d
TPIU_PID7	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14008;"	d
TPIU_PID7_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13941;"	d
TPIU_SPPR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13992;"	d
TPIU_SPPR_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13925;"	d
TPIU_SSPSR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13989;"	d
TPIU_SSPSR_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13922;"	d
TPIU_TRIGGER	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13996;"	d
TPIU_TRIGGER_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	13929;"	d
TPL	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t TPL;                                     \/**< UART CEA709.1-B Transmit Packet Length, offset: 0x28 *\/$/;"	m	struct:UART_MemMap
TPR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t TPR;                                    \/**< RTC Time Prescaler Register, offset: 0x4 *\/$/;"	m	struct:RTC_MemMap
TPR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t TPR;                                    \/**< Trace Privilege Register, offset: 0xE40 *\/$/;"	m	struct:ITM_MemMap
TRACEIDR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t TRACEIDR;                               \/**< CoreSight Trace ID Register, offset: 0x200 *\/$/;"	m	struct:ETM_MemMap
TRACE_KUART	.\oven\bsp\twrk60iar72\gpio.h	63;"	d
TRCQTY_T	.\rkh\source\include\rkhtrc.h	/^	typedef rui16_t TRCQTY_T;$/;"	t
TRCQTY_T	.\rkh\source\include\rkhtrc.h	/^	typedef rui8_t TRCQTY_T;$/;"	t
TRC_IP_ADDR	.\oven\bsp\win32vc08\bsp.c	103;"	d	file:
TRC_IP_ADDR	.\trtemp\bsp\x86\bsp.c	78;"	d	file:
TRC_MUX_PPTY	.\oven\bsp\twrk60iar72\gpio.h	65;"	d
TRC_TCP_PORT	.\oven\bsp\win32vc08\bsp.c	106;"	d	file:
TRC_TCP_PORT	.\trtemp\bsp\x86\bsp.c	81;"	d	file:
TRG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t TRG;                                    \/**< Trigger Counter Register, offset: 0x1C *\/$/;"	m	struct:ETB_MemMap
TRIGGER	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t TRIGGER;                                \/**< Trigger Event Register, offset: 0x8 *\/$/;"	m	struct:ETM_MemMap
TRIGGER	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t TRIGGER;                                \/**< Trigger Register, offset: 0xEE8 *\/$/;"	m	struct:TPIU_MemMap
TRK_DBG	.\trtemp\bsp\x86\debug.h	/^	TRK_DBG,$/;"	e
TRK_DBG_CFG	.\trtemp\bsp\x86\dbgcfg.h	29;"	d
TRK_MAX_VELOCITY	.\trtemp\tracking\trk.h	65;"	d
TRK_MIN_VELOCITY	.\trtemp\tracking\trk.h	73;"	d
TRK_POS_PRD	.\trtemp\tracking\trk.h	81;"	d
TRK_PRIO	.\trtemp\trtemp.h	/^	TRK_PRIO,$/;"	e	enum:smaprio
TRK_STOP_TIME	.\trtemp\tracking\trk.h	89;"	d
TRM	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t TRM;                                     \/**< VREF Trim Register, offset: 0x0 *\/$/;"	m	struct:VREF_MemMap
TRT_EVENT_TYPES	.\trtemp\trtemp.h	/^enum TRT_EVENT_TYPES$/;"	g
TRT_EVT_COMPRESSOR	.\trtemp\trtemp.h	/^	TRT_EVT_COMPRESSOR,$/;"	e	enum:TRT_EVENT_TYPES
TRT_EVT_POSITION	.\trtemp\trtemp.h	/^	TRT_EVT_POSITION,$/;"	e	enum:TRT_EVENT_TYPES
TRT_EVT_STOP	.\trtemp\trtemp.h	/^	TRT_EVT_STOP,$/;"	e	enum:TRT_EVENT_TYPES
TRT_EVT_VMAX	.\trtemp\trtemp.h	/^	TRT_EVT_VMAX,$/;"	e	enum:TRT_EVENT_TYPES
TRT_NUM_EVT_TYPES	.\trtemp\trtemp.h	/^	TRT_NUM_EVT_TYPES$/;"	e	enum:TRT_EVENT_TYPES
TRUE	.\oven\bsp\twrk60iar72\cm4f\arm_cm4.h	48;"	d
TRUE	.\oven\bsp\twrk60iar72\cm4f\arm_cm4.h	50;"	d
TSEM	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t TSEM;                                   \/**< Transmit FIFO Section Empty Threshold, offset: 0x1A0 *\/$/;"	m	struct:ENET_MemMap
TSEVR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t TSEVR;                                  \/**< Timestamp Event Register, offset: 0x1F8 *\/$/;"	m	struct:ETM_MemMap
TSI0_BASE_PTR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14257;"	d
TSI0_CNTR1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14277;"	d
TSI0_CNTR11	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14282;"	d
TSI0_CNTR13	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14283;"	d
TSI0_CNTR15	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14284;"	d
TSI0_CNTR3	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14278;"	d
TSI0_CNTR5	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14279;"	d
TSI0_CNTR7	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14280;"	d
TSI0_CNTR9	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14281;"	d
TSI0_GENCS	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14273;"	d
TSI0_PEN	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14275;"	d
TSI0_SCANC	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14274;"	d
TSI0_THRESHOLD	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14285;"	d
TSI0_WUCNTR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14276;"	d
TSI_BASE_PTRS	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14259;"	d
TSI_CNTR11_CTN	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14227;"	d
TSI_CNTR11_CTN1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14224;"	d
TSI_CNTR11_CTN1_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14222;"	d
TSI_CNTR11_CTN1_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14223;"	d
TSI_CNTR11_CTN_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14225;"	d
TSI_CNTR11_CTN_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14226;"	d
TSI_CNTR11_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14075;"	d
TSI_CNTR13_CTN	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14234;"	d
TSI_CNTR13_CTN1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14231;"	d
TSI_CNTR13_CTN1_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14229;"	d
TSI_CNTR13_CTN1_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14230;"	d
TSI_CNTR13_CTN_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14232;"	d
TSI_CNTR13_CTN_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14233;"	d
TSI_CNTR13_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14076;"	d
TSI_CNTR15_CTN	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14241;"	d
TSI_CNTR15_CTN1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14238;"	d
TSI_CNTR15_CTN1_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14236;"	d
TSI_CNTR15_CTN1_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14237;"	d
TSI_CNTR15_CTN_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14239;"	d
TSI_CNTR15_CTN_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14240;"	d
TSI_CNTR15_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14077;"	d
TSI_CNTR1_CTN	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14192;"	d
TSI_CNTR1_CTN1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14189;"	d
TSI_CNTR1_CTN1_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14187;"	d
TSI_CNTR1_CTN1_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14188;"	d
TSI_CNTR1_CTN_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14190;"	d
TSI_CNTR1_CTN_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14191;"	d
TSI_CNTR1_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14070;"	d
TSI_CNTR3_CTN	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14199;"	d
TSI_CNTR3_CTN1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14196;"	d
TSI_CNTR3_CTN1_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14194;"	d
TSI_CNTR3_CTN1_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14195;"	d
TSI_CNTR3_CTN_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14197;"	d
TSI_CNTR3_CTN_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14198;"	d
TSI_CNTR3_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14071;"	d
TSI_CNTR5_CTN	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14206;"	d
TSI_CNTR5_CTN1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14203;"	d
TSI_CNTR5_CTN1_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14201;"	d
TSI_CNTR5_CTN1_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14202;"	d
TSI_CNTR5_CTN_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14204;"	d
TSI_CNTR5_CTN_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14205;"	d
TSI_CNTR5_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14072;"	d
TSI_CNTR7_CTN	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14213;"	d
TSI_CNTR7_CTN1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14210;"	d
TSI_CNTR7_CTN1_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14208;"	d
TSI_CNTR7_CTN1_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14209;"	d
TSI_CNTR7_CTN_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14211;"	d
TSI_CNTR7_CTN_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14212;"	d
TSI_CNTR7_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14073;"	d
TSI_CNTR9_CTN	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14220;"	d
TSI_CNTR9_CTN1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14217;"	d
TSI_CNTR9_CTN1_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14215;"	d
TSI_CNTR9_CTN1_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14216;"	d
TSI_CNTR9_CTN_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14218;"	d
TSI_CNTR9_CTN_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14219;"	d
TSI_CNTR9_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14074;"	d
TSI_GENCS_EOSF_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14117;"	d
TSI_GENCS_EOSF_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14118;"	d
TSI_GENCS_ERIE_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14101;"	d
TSI_GENCS_ERIE_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14102;"	d
TSI_GENCS_ESOR_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14099;"	d
TSI_GENCS_ESOR_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14100;"	d
TSI_GENCS_EXTERF_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14113;"	d
TSI_GENCS_EXTERF_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14114;"	d
TSI_GENCS_LPCLKS_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14128;"	d
TSI_GENCS_LPCLKS_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14129;"	d
TSI_GENCS_LPSCNITV	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14127;"	d
TSI_GENCS_LPSCNITV_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14125;"	d
TSI_GENCS_LPSCNITV_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14126;"	d
TSI_GENCS_NSCN	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14124;"	d
TSI_GENCS_NSCN_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14122;"	d
TSI_GENCS_NSCN_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14123;"	d
TSI_GENCS_OUTRGF_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14115;"	d
TSI_GENCS_OUTRGF_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14116;"	d
TSI_GENCS_OVRF_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14111;"	d
TSI_GENCS_OVRF_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14112;"	d
TSI_GENCS_PS	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14121;"	d
TSI_GENCS_PS_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14119;"	d
TSI_GENCS_PS_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14120;"	d
TSI_GENCS_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14066;"	d
TSI_GENCS_SCNIP_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14109;"	d
TSI_GENCS_SCNIP_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14110;"	d
TSI_GENCS_STM_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14097;"	d
TSI_GENCS_STM_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14098;"	d
TSI_GENCS_STPE_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14095;"	d
TSI_GENCS_STPE_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14096;"	d
TSI_GENCS_SWTS_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14107;"	d
TSI_GENCS_SWTS_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14108;"	d
TSI_GENCS_TSIEN_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14105;"	d
TSI_GENCS_TSIEN_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14106;"	d
TSI_GENCS_TSIIE_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14103;"	d
TSI_GENCS_TSIIE_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14104;"	d
TSI_MemMap	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^typedef struct TSI_MemMap {$/;"	s
TSI_MemMapPtr	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^} volatile *TSI_MemMapPtr;$/;"	t
TSI_PEN_LPSP	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14181;"	d
TSI_PEN_LPSP_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14179;"	d
TSI_PEN_LPSP_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14180;"	d
TSI_PEN_PEN0_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14147;"	d
TSI_PEN_PEN0_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14148;"	d
TSI_PEN_PEN10_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14167;"	d
TSI_PEN_PEN10_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14168;"	d
TSI_PEN_PEN11_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14169;"	d
TSI_PEN_PEN11_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14170;"	d
TSI_PEN_PEN12_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14171;"	d
TSI_PEN_PEN12_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14172;"	d
TSI_PEN_PEN13_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14173;"	d
TSI_PEN_PEN13_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14174;"	d
TSI_PEN_PEN14_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14175;"	d
TSI_PEN_PEN14_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14176;"	d
TSI_PEN_PEN15_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14177;"	d
TSI_PEN_PEN15_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14178;"	d
TSI_PEN_PEN1_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14149;"	d
TSI_PEN_PEN1_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14150;"	d
TSI_PEN_PEN2_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14151;"	d
TSI_PEN_PEN2_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14152;"	d
TSI_PEN_PEN3_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14153;"	d
TSI_PEN_PEN3_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14154;"	d
TSI_PEN_PEN4_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14155;"	d
TSI_PEN_PEN4_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14156;"	d
TSI_PEN_PEN5_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14157;"	d
TSI_PEN_PEN5_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14158;"	d
TSI_PEN_PEN6_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14159;"	d
TSI_PEN_PEN6_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14160;"	d
TSI_PEN_PEN7_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14161;"	d
TSI_PEN_PEN7_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14162;"	d
TSI_PEN_PEN8_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14163;"	d
TSI_PEN_PEN8_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14164;"	d
TSI_PEN_PEN9_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14165;"	d
TSI_PEN_PEN9_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14166;"	d
TSI_PEN_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14068;"	d
TSI_SCANC_AMCLKS	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14136;"	d
TSI_SCANC_AMCLKS_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14134;"	d
TSI_SCANC_AMCLKS_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14135;"	d
TSI_SCANC_AMPSC	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14133;"	d
TSI_SCANC_AMPSC_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14131;"	d
TSI_SCANC_AMPSC_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14132;"	d
TSI_SCANC_EXTCHRG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14142;"	d
TSI_SCANC_EXTCHRG_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14140;"	d
TSI_SCANC_EXTCHRG_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14141;"	d
TSI_SCANC_REFCHRG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14145;"	d
TSI_SCANC_REFCHRG_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14143;"	d
TSI_SCANC_REFCHRG_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14144;"	d
TSI_SCANC_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14067;"	d
TSI_SCANC_SMOD	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14139;"	d
TSI_SCANC_SMOD_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14137;"	d
TSI_SCANC_SMOD_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14138;"	d
TSI_THRESHOLD_HTHH	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14245;"	d
TSI_THRESHOLD_HTHH_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14243;"	d
TSI_THRESHOLD_HTHH_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14244;"	d
TSI_THRESHOLD_LTHH	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14248;"	d
TSI_THRESHOLD_LTHH_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14246;"	d
TSI_THRESHOLD_LTHH_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14247;"	d
TSI_THRESHOLD_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14078;"	d
TSI_WUCNTR_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14069;"	d
TSI_WUCNTR_WUCNT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14185;"	d
TSI_WUCNTR_WUCNT_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14183;"	d
TSI_WUCNTR_WUCNT_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14184;"	d
TSMP	.\trtemp\trtemp.h	/^	TSMP,$/;"	e	enum:trtemp_sigs
TSMP_T	.\trtemp\trtemp.h	/^} TSMP_T;$/;"	t
TSR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t TSR;                                    \/**< RTC Time Seconds Register, offset: 0x0 *\/$/;"	m	struct:RTC_MemMap
TWFIFO	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t TWFIFO;                                  \/**< UART FIFO Transmit Watermark, offset: 0x13 *\/$/;"	m	struct:UART_MemMap
TXFR0	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t TXFR0;                                  \/**< DSPI Transmit FIFO Registers, offset: 0x3C *\/$/;"	m	struct:SPI_MemMap
TXFR1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t TXFR1;                                  \/**< DSPI Transmit FIFO Registers, offset: 0x40 *\/$/;"	m	struct:SPI_MemMap
TXFR2	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t TXFR2;                                  \/**< DSPI Transmit FIFO Registers, offset: 0x44 *\/$/;"	m	struct:SPI_MemMap
TXFR3	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t TXFR3;                                  \/**< DSPI Transmit FIFO Registers, offset: 0x48 *\/$/;"	m	struct:SPI_MemMap
UART0_B1T	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14872;"	d
UART0_BASE_PTR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14812;"	d
UART0_BDH	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14838;"	d
UART0_BDL	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14839;"	d
UART0_C1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14840;"	d
UART0_C2	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14841;"	d
UART0_C3	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14844;"	d
UART0_C4	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14848;"	d
UART0_C5	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14849;"	d
UART0_C6	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14869;"	d
UART0_C7816	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14860;"	d
UART0_CFIFO	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14854;"	d
UART0_CPW	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14883;"	d
UART0_D	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14845;"	d
UART0_ED	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14850;"	d
UART0_ET7816	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14867;"	d
UART0_IE	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14877;"	d
UART0_IE7816	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14861;"	d
UART0_IR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14852;"	d
UART0_IS7816	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14862;"	d
UART0_MA1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14846;"	d
UART0_MA2	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14847;"	d
UART0_MODEM	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14851;"	d
UART0_PCTH	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14870;"	d
UART0_PCTL	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14871;"	d
UART0_PFIFO	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14853;"	d
UART0_PRE	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14875;"	d
UART0_RCFIFO	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14859;"	d
UART0_RIDT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14884;"	d
UART0_RPL	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14881;"	d
UART0_RPREL	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14882;"	d
UART0_RWFIFO	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14858;"	d
UART0_S1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14842;"	d
UART0_S2	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14843;"	d
UART0_S3	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14879;"	d
UART0_S4	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14880;"	d
UART0_SDTH	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14873;"	d
UART0_SDTL	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14874;"	d
UART0_SFIFO	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14855;"	d
UART0_TCFIFO	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14857;"	d
UART0_TIDT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14885;"	d
UART0_TL7816	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14868;"	d
UART0_TPL	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14876;"	d
UART0_TWFIFO	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14856;"	d
UART0_WB	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14878;"	d
UART0_WF7816	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14866;"	d
UART0_WN7816	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14865;"	d
UART0_WP7816T0	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14863;"	d
UART0_WP7816T1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14864;"	d
UART1_BASE_PTR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14814;"	d
UART1_BDH	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14887;"	d
UART1_BDL	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14888;"	d
UART1_C1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14889;"	d
UART1_C2	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14890;"	d
UART1_C3	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14893;"	d
UART1_C4	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14897;"	d
UART1_C5	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14898;"	d
UART1_CFIFO	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14903;"	d
UART1_D	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14894;"	d
UART1_ED	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14899;"	d
UART1_IR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14901;"	d
UART1_MA1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14895;"	d
UART1_MA2	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14896;"	d
UART1_MODEM	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14900;"	d
UART1_PFIFO	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14902;"	d
UART1_RCFIFO	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14908;"	d
UART1_RWFIFO	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14907;"	d
UART1_S1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14891;"	d
UART1_S2	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14892;"	d
UART1_SFIFO	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14904;"	d
UART1_TCFIFO	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14906;"	d
UART1_TWFIFO	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14905;"	d
UART2_BASE_PTR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14816;"	d
UART2_BDH	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14910;"	d
UART2_BDL	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14911;"	d
UART2_C1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14912;"	d
UART2_C2	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14913;"	d
UART2_C3	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14916;"	d
UART2_C4	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14920;"	d
UART2_C5	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14921;"	d
UART2_CFIFO	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14926;"	d
UART2_D	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14917;"	d
UART2_ED	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14922;"	d
UART2_IR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14924;"	d
UART2_MA1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14918;"	d
UART2_MA2	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14919;"	d
UART2_MODEM	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14923;"	d
UART2_PFIFO	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14925;"	d
UART2_RCFIFO	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14931;"	d
UART2_RWFIFO	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14930;"	d
UART2_S1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14914;"	d
UART2_S2	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14915;"	d
UART2_SFIFO	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14927;"	d
UART2_TCFIFO	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14929;"	d
UART2_TWFIFO	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14928;"	d
UART3_BASE_PTR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14818;"	d
UART3_BDH	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14933;"	d
UART3_BDL	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14934;"	d
UART3_C1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14935;"	d
UART3_C2	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14936;"	d
UART3_C3	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14939;"	d
UART3_C4	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14943;"	d
UART3_C5	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14944;"	d
UART3_CFIFO	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14949;"	d
UART3_D	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14940;"	d
UART3_ED	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14945;"	d
UART3_IR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14947;"	d
UART3_MA1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14941;"	d
UART3_MA2	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14942;"	d
UART3_MODEM	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14946;"	d
UART3_PFIFO	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14948;"	d
UART3_RCFIFO	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14954;"	d
UART3_RWFIFO	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14953;"	d
UART3_S1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14937;"	d
UART3_S2	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14938;"	d
UART3_SFIFO	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14950;"	d
UART3_TCFIFO	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14952;"	d
UART3_TWFIFO	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14951;"	d
UART4_BASE_PTR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14820;"	d
UART4_BDH	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14956;"	d
UART4_BDL	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14957;"	d
UART4_C1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14958;"	d
UART4_C2	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14959;"	d
UART4_C3	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14962;"	d
UART4_C4	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14966;"	d
UART4_C5	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14967;"	d
UART4_CFIFO	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14972;"	d
UART4_D	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14963;"	d
UART4_ED	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14968;"	d
UART4_IR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14970;"	d
UART4_MA1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14964;"	d
UART4_MA2	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14965;"	d
UART4_MODEM	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14969;"	d
UART4_PFIFO	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14971;"	d
UART4_RCFIFO	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14977;"	d
UART4_RWFIFO	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14976;"	d
UART4_S1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14960;"	d
UART4_S2	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14961;"	d
UART4_SFIFO	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14973;"	d
UART4_TCFIFO	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14975;"	d
UART4_TWFIFO	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14974;"	d
UART5_BASE_PTR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14822;"	d
UART5_BDH	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14979;"	d
UART5_BDL	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14980;"	d
UART5_C1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14981;"	d
UART5_C2	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14982;"	d
UART5_C3	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14985;"	d
UART5_C4	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14989;"	d
UART5_C5	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14990;"	d
UART5_CFIFO	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14995;"	d
UART5_D	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14986;"	d
UART5_ED	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14991;"	d
UART5_IR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14993;"	d
UART5_MA1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14987;"	d
UART5_MA2	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14988;"	d
UART5_MODEM	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14992;"	d
UART5_PFIFO	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14994;"	d
UART5_RCFIFO	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15000;"	d
UART5_RWFIFO	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14999;"	d
UART5_S1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14983;"	d
UART5_S2	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14984;"	d
UART5_SFIFO	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14996;"	d
UART5_TCFIFO	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14998;"	d
UART5_TWFIFO	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14997;"	d
UART_B1T_B1T	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14721;"	d
UART_B1T_B1T_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14719;"	d
UART_B1T_B1T_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14720;"	d
UART_B1T_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14408;"	d
UART_BASE_PTRS	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14824;"	d
UART_BDH_LBKDIE_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14443;"	d
UART_BDH_LBKDIE_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14444;"	d
UART_BDH_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14374;"	d
UART_BDH_RXEDGIE_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14441;"	d
UART_BDH_RXEDGIE_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14442;"	d
UART_BDH_SBR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14440;"	d
UART_BDH_SBR_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14438;"	d
UART_BDH_SBR_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14439;"	d
UART_BDL_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14375;"	d
UART_BDL_SBR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14448;"	d
UART_BDL_SBR_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14446;"	d
UART_BDL_SBR_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14447;"	d
UART_C1_ILT_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14454;"	d
UART_C1_ILT_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14455;"	d
UART_C1_LOOPS_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14464;"	d
UART_C1_LOOPS_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14465;"	d
UART_C1_M_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14458;"	d
UART_C1_M_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14459;"	d
UART_C1_PE_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14452;"	d
UART_C1_PE_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14453;"	d
UART_C1_PT_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14450;"	d
UART_C1_PT_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14451;"	d
UART_C1_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14376;"	d
UART_C1_RSRC_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14460;"	d
UART_C1_RSRC_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14461;"	d
UART_C1_UARTSWAI_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14462;"	d
UART_C1_UARTSWAI_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14463;"	d
UART_C1_WAKE_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14456;"	d
UART_C1_WAKE_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14457;"	d
UART_C2_ILIE_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14475;"	d
UART_C2_ILIE_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14476;"	d
UART_C2_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14377;"	d
UART_C2_RE_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14471;"	d
UART_C2_RE_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14472;"	d
UART_C2_RIE_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14477;"	d
UART_C2_RIE_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14478;"	d
UART_C2_RWU_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14469;"	d
UART_C2_RWU_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14470;"	d
UART_C2_SBK_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14467;"	d
UART_C2_SBK_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14468;"	d
UART_C2_TCIE_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14479;"	d
UART_C2_TCIE_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14480;"	d
UART_C2_TE_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14473;"	d
UART_C2_TE_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14474;"	d
UART_C2_TIE_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14481;"	d
UART_C2_TIE_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14482;"	d
UART_C3_FEIE_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14520;"	d
UART_C3_FEIE_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14521;"	d
UART_C3_NEIE_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14522;"	d
UART_C3_NEIE_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14523;"	d
UART_C3_ORIE_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14524;"	d
UART_C3_ORIE_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14525;"	d
UART_C3_PEIE_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14518;"	d
UART_C3_PEIE_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14519;"	d
UART_C3_R8_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14532;"	d
UART_C3_R8_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14533;"	d
UART_C3_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14380;"	d
UART_C3_T8_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14530;"	d
UART_C3_T8_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14531;"	d
UART_C3_TXDIR_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14528;"	d
UART_C3_TXDIR_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14529;"	d
UART_C3_TXINV_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14526;"	d
UART_C3_TXINV_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14527;"	d
UART_C4_BRFA	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14549;"	d
UART_C4_BRFA_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14547;"	d
UART_C4_BRFA_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14548;"	d
UART_C4_M10_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14550;"	d
UART_C4_M10_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14551;"	d
UART_C4_MAEN1_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14554;"	d
UART_C4_MAEN1_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14555;"	d
UART_C4_MAEN2_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14552;"	d
UART_C4_MAEN2_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14553;"	d
UART_C4_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14384;"	d
UART_C5_RDMAS_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14557;"	d
UART_C5_RDMAS_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14558;"	d
UART_C5_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14385;"	d
UART_C5_TDMAS_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14559;"	d
UART_C5_TDMAS_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14560;"	d
UART_C6_CE_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14704;"	d
UART_C6_CE_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14705;"	d
UART_C6_CP_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14702;"	d
UART_C6_CP_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14703;"	d
UART_C6_EN709_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14708;"	d
UART_C6_EN709_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14709;"	d
UART_C6_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14405;"	d
UART_C6_TX709_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14706;"	d
UART_C6_TX709_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14707;"	d
UART_C7816_ANACK_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14637;"	d
UART_C7816_ANACK_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14638;"	d
UART_C7816_INIT_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14635;"	d
UART_C7816_INIT_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14636;"	d
UART_C7816_ISO_7816E_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14631;"	d
UART_C7816_ISO_7816E_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14632;"	d
UART_C7816_ONACK_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14639;"	d
UART_C7816_ONACK_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14640;"	d
UART_C7816_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14396;"	d
UART_C7816_TTYPE_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14633;"	d
UART_C7816_TTYPE_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14634;"	d
UART_CFIFO_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14390;"	d
UART_CFIFO_RXFLUSH_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14599;"	d
UART_CFIFO_RXFLUSH_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14600;"	d
UART_CFIFO_RXOFE_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14597;"	d
UART_CFIFO_RXOFE_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14598;"	d
UART_CFIFO_RXUFE_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14593;"	d
UART_CFIFO_RXUFE_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14594;"	d
UART_CFIFO_TXFLUSH_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14601;"	d
UART_CFIFO_TXFLUSH_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14602;"	d
UART_CFIFO_TXOFE_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14595;"	d
UART_CFIFO_TXOFE_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14596;"	d
UART_CPW_CPW	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14795;"	d
UART_CPW_CPW_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14793;"	d
UART_CPW_CPW_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14794;"	d
UART_CPW_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14419;"	d
UART_D_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14381;"	d
UART_D_RT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14537;"	d
UART_D_RT_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14535;"	d
UART_D_RT_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14536;"	d
UART_ED_NOISY_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14564;"	d
UART_ED_NOISY_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14565;"	d
UART_ED_PARITYE_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14562;"	d
UART_ED_PARITYE_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14563;"	d
UART_ED_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14386;"	d
UART_ET7816_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14403;"	d
UART_ET7816_RXTHRESHOLD	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14693;"	d
UART_ET7816_RXTHRESHOLD_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14691;"	d
UART_ET7816_RXTHRESHOLD_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14692;"	d
UART_ET7816_TXTHRESHOLD	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14696;"	d
UART_ET7816_TXTHRESHOLD_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14694;"	d
UART_ET7816_TXTHRESHOLD_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14695;"	d
UART_IE7816_BWTE_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14650;"	d
UART_IE7816_BWTE_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14651;"	d
UART_IE7816_CWTE_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14652;"	d
UART_IE7816_CWTE_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14653;"	d
UART_IE7816_GTVE_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14646;"	d
UART_IE7816_GTVE_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14647;"	d
UART_IE7816_INITDE_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14648;"	d
UART_IE7816_INITDE_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14649;"	d
UART_IE7816_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14397;"	d
UART_IE7816_RXTE_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14642;"	d
UART_IE7816_RXTE_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14643;"	d
UART_IE7816_TXTE_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14644;"	d
UART_IE7816_TXTE_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14645;"	d
UART_IE7816_WTE_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14654;"	d
UART_IE7816_WTE_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14655;"	d
UART_IE_ISDIE_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14749;"	d
UART_IE_ISDIE_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14750;"	d
UART_IE_PCTEIE_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14743;"	d
UART_IE_PCTEIE_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14744;"	d
UART_IE_PRXIE_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14747;"	d
UART_IE_PRXIE_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14748;"	d
UART_IE_PSIE_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14741;"	d
UART_IE_PSIE_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14742;"	d
UART_IE_PTXIE_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14745;"	d
UART_IE_PTXIE_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14746;"	d
UART_IE_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14413;"	d
UART_IE_TXFIE_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14739;"	d
UART_IE_TXFIE_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14740;"	d
UART_IE_WBEIE_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14751;"	d
UART_IE_WBEIE_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14752;"	d
UART_IR_IREN_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14579;"	d
UART_IR_IREN_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14580;"	d
UART_IR_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14388;"	d
UART_IR_TNP	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14578;"	d
UART_IR_TNP_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14576;"	d
UART_IR_TNP_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14577;"	d
UART_IS7816_BWT_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14665;"	d
UART_IS7816_BWT_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14666;"	d
UART_IS7816_CWT_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14667;"	d
UART_IS7816_CWT_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14668;"	d
UART_IS7816_GTV_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14661;"	d
UART_IS7816_GTV_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14662;"	d
UART_IS7816_INITD_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14663;"	d
UART_IS7816_INITD_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14664;"	d
UART_IS7816_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14398;"	d
UART_IS7816_RXT_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14657;"	d
UART_IS7816_RXT_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14658;"	d
UART_IS7816_TXT_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14659;"	d
UART_IS7816_TXT_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14660;"	d
UART_IS7816_WT_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14669;"	d
UART_IS7816_WT_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14670;"	d
UART_MA1_MA	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14541;"	d
UART_MA1_MA_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14539;"	d
UART_MA1_MA_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14540;"	d
UART_MA1_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14382;"	d
UART_MA2_MA	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14545;"	d
UART_MA2_MA_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14543;"	d
UART_MA2_MA_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14544;"	d
UART_MA2_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14383;"	d
UART_MODEM_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14387;"	d
UART_MODEM_RXRTSE_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14573;"	d
UART_MODEM_RXRTSE_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14574;"	d
UART_MODEM_TXCTSE_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14567;"	d
UART_MODEM_TXCTSE_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14568;"	d
UART_MODEM_TXRTSE_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14569;"	d
UART_MODEM_TXRTSE_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14570;"	d
UART_MODEM_TXRTSPOL_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14571;"	d
UART_MODEM_TXRTSPOL_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14572;"	d
UART_MemMap	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^typedef struct UART_MemMap {$/;"	s
UART_MemMapPtr	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^} volatile *UART_MemMapPtr;$/;"	t
UART_PCTH_PCTH	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14713;"	d
UART_PCTH_PCTH_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14711;"	d
UART_PCTH_PCTH_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14712;"	d
UART_PCTH_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14406;"	d
UART_PCTL_PCTL	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14717;"	d
UART_PCTL_PCTL_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14715;"	d
UART_PCTL_PCTL_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14716;"	d
UART_PCTL_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14407;"	d
UART_PFIFO_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14389;"	d
UART_PFIFO_RXFE_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14585;"	d
UART_PFIFO_RXFE_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14586;"	d
UART_PFIFO_RXFIFOSIZE	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14584;"	d
UART_PFIFO_RXFIFOSIZE_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14582;"	d
UART_PFIFO_RXFIFOSIZE_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14583;"	d
UART_PFIFO_TXFE_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14590;"	d
UART_PFIFO_TXFE_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14591;"	d
UART_PFIFO_TXFIFOSIZE	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14589;"	d
UART_PFIFO_TXFIFOSIZE_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14587;"	d
UART_PFIFO_TXFIFOSIZE_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14588;"	d
UART_PRE_PREAMBLE	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14733;"	d
UART_PRE_PREAMBLE_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14731;"	d
UART_PRE_PREAMBLE_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14732;"	d
UART_PRE_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14411;"	d
UART_RCFIFO_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14395;"	d
UART_RCFIFO_RXCOUNT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14629;"	d
UART_RCFIFO_RXCOUNT_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14627;"	d
UART_RCFIFO_RXCOUNT_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14628;"	d
UART_RIDT_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14420;"	d
UART_RIDT_RIDT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14799;"	d
UART_RIDT_RIDT_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14797;"	d
UART_RIDT_RIDT_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14798;"	d
UART_RPL_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14417;"	d
UART_RPL_RPL	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14787;"	d
UART_RPL_RPL_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14785;"	d
UART_RPL_RPL_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14786;"	d
UART_RPREL_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14418;"	d
UART_RPREL_RPREL	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14791;"	d
UART_RPREL_RPREL_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14789;"	d
UART_RPREL_RPREL_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14790;"	d
UART_RWFIFO_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14394;"	d
UART_RWFIFO_RXWATER	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14625;"	d
UART_RWFIFO_RXWATER_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14623;"	d
UART_RWFIFO_RXWATER_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14624;"	d
UART_S1_FE_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14486;"	d
UART_S1_FE_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14487;"	d
UART_S1_IDLE_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14492;"	d
UART_S1_IDLE_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14493;"	d
UART_S1_NF_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14488;"	d
UART_S1_NF_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14489;"	d
UART_S1_OR_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14490;"	d
UART_S1_OR_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14491;"	d
UART_S1_PF_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14484;"	d
UART_S1_PF_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14485;"	d
UART_S1_RDRF_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14494;"	d
UART_S1_RDRF_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14495;"	d
UART_S1_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14378;"	d
UART_S1_TC_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14496;"	d
UART_S1_TC_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14497;"	d
UART_S1_TDRE_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14498;"	d
UART_S1_TDRE_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14499;"	d
UART_S2_BRK13_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14505;"	d
UART_S2_BRK13_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14506;"	d
UART_S2_LBKDE_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14503;"	d
UART_S2_LBKDE_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14504;"	d
UART_S2_LBKDIF_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14515;"	d
UART_S2_LBKDIF_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14516;"	d
UART_S2_MSBF_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14511;"	d
UART_S2_MSBF_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14512;"	d
UART_S2_RAF_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14501;"	d
UART_S2_RAF_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14502;"	d
UART_S2_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14379;"	d
UART_S2_RWUID_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14507;"	d
UART_S2_RWUID_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14508;"	d
UART_S2_RXEDGIF_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14513;"	d
UART_S2_RXEDGIF_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14514;"	d
UART_S2_RXINV_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14509;"	d
UART_S2_RXINV_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14510;"	d
UART_S3_ISD_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14768;"	d
UART_S3_ISD_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14769;"	d
UART_S3_PCTEF_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14762;"	d
UART_S3_PCTEF_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14763;"	d
UART_S3_PEF_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14772;"	d
UART_S3_PEF_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14773;"	d
UART_S3_PRXF_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14766;"	d
UART_S3_PRXF_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14767;"	d
UART_S3_PSF_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14760;"	d
UART_S3_PSF_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14761;"	d
UART_S3_PTXF_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14764;"	d
UART_S3_PTXF_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14765;"	d
UART_S3_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14415;"	d
UART_S3_TXFF_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14758;"	d
UART_S3_TXFF_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14759;"	d
UART_S3_WBEF_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14770;"	d
UART_S3_WBEF_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14771;"	d
UART_S4_CDET	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14781;"	d
UART_S4_CDET_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14779;"	d
UART_S4_CDET_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14780;"	d
UART_S4_FE_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14775;"	d
UART_S4_FE_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14776;"	d
UART_S4_ILCV_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14777;"	d
UART_S4_ILCV_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14778;"	d
UART_S4_INITF_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14782;"	d
UART_S4_INITF_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14783;"	d
UART_S4_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14416;"	d
UART_SDTH_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14409;"	d
UART_SDTH_SDTH	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14725;"	d
UART_SDTH_SDTH_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14723;"	d
UART_SDTH_SDTH_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14724;"	d
UART_SDTL_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14410;"	d
UART_SDTL_SDTL	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14729;"	d
UART_SDTL_SDTL_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14727;"	d
UART_SDTL_SDTL_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14728;"	d
UART_SFIFO_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14391;"	d
UART_SFIFO_RXEMPT_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14610;"	d
UART_SFIFO_RXEMPT_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14611;"	d
UART_SFIFO_RXOF_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14608;"	d
UART_SFIFO_RXOF_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14609;"	d
UART_SFIFO_RXUF_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14604;"	d
UART_SFIFO_RXUF_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14605;"	d
UART_SFIFO_TXEMPT_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14612;"	d
UART_SFIFO_TXEMPT_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14613;"	d
UART_SFIFO_TXOF_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14606;"	d
UART_SFIFO_TXOF_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14607;"	d
UART_TCFIFO_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14393;"	d
UART_TCFIFO_TXCOUNT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14621;"	d
UART_TCFIFO_TXCOUNT_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14619;"	d
UART_TCFIFO_TXCOUNT_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14620;"	d
UART_TIDT_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14421;"	d
UART_TIDT_TIDT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14803;"	d
UART_TIDT_TIDT_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14801;"	d
UART_TIDT_TIDT_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14802;"	d
UART_TL7816_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14404;"	d
UART_TL7816_TLEN	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14700;"	d
UART_TL7816_TLEN_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14698;"	d
UART_TL7816_TLEN_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14699;"	d
UART_TPL_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14412;"	d
UART_TPL_TPL	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14737;"	d
UART_TPL_TPL_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14735;"	d
UART_TPL_TPL_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14736;"	d
UART_TWFIFO_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14392;"	d
UART_TWFIFO_TXWATER	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14617;"	d
UART_TWFIFO_TXWATER_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14615;"	d
UART_TWFIFO_TXWATER_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14616;"	d
UART_WB_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14414;"	d
UART_WB_WBASE	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14756;"	d
UART_WB_WBASE_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14754;"	d
UART_WB_WBASE_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14755;"	d
UART_WF7816_GTFD	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14689;"	d
UART_WF7816_GTFD_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14687;"	d
UART_WF7816_GTFD_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14688;"	d
UART_WF7816_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14402;"	d
UART_WN7816_GTN	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14685;"	d
UART_WN7816_GTN_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14683;"	d
UART_WN7816_GTN_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14684;"	d
UART_WN7816_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14401;"	d
UART_WP7816_T_TYPE0_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14399;"	d
UART_WP7816_T_TYPE0_WI	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14674;"	d
UART_WP7816_T_TYPE0_WI_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14672;"	d
UART_WP7816_T_TYPE0_WI_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14673;"	d
UART_WP7816_T_TYPE1_BWI	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14678;"	d
UART_WP7816_T_TYPE1_BWI_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14676;"	d
UART_WP7816_T_TYPE1_BWI_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14677;"	d
UART_WP7816_T_TYPE1_CWI	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14681;"	d
UART_WP7816_T_TYPE1_CWI_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14679;"	d
UART_WP7816_T_TYPE1_CWI_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14680;"	d
UART_WP7816_T_TYPE1_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	14400;"	d
UIDH	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t UIDH;                                   \/**< Unique Identification Register High, offset: 0x1054 *\/$/;"	m	struct:SIM_MemMap
UIDL	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t UIDL;                                   \/**< Unique Identification Register Low, offset: 0x1060 *\/$/;"	m	struct:SIM_MemMap
UIDMH	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t UIDMH;                                  \/**< Unique Identification Register Mid-High, offset: 0x1058 *\/$/;"	m	struct:SIM_MemMap
UIDML	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t UIDML;                                  \/**< Unique Identification Register Mid Low, offset: 0x105C *\/$/;"	m	struct:SIM_MemMap
UNASSIGNED_ISR	.\oven\bsp\twrk60iar72\cm4f\MCUinit.c	293;"	d	file:
UNLOCK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint16_t UNLOCK;                                 \/**< Watchdog Unlock register, offset: 0xE *\/$/;"	m	struct:WDOG_MemMap
UPDATE_IN_PARENT	.\rkh\source\rkh.c	149;"	d	file:
UPDATE_IN_PARENT	.\rkh\source\rkh.c	156;"	d	file:
UPDATE_PARENT	.\rkh\source\rkh.c	145;"	d	file:
UPDATE_PARENT	.\rkh\source\rkh.c	154;"	d	file:
UP_KEY	.\trtemp\bsp\x86\keymap.h	27;"	d
USB0_ADDINFO	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15398;"	d
USB0_ADDR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15409;"	d
USB0_BASE_PTR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15379;"	d
USB0_BDTPAGE1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15410;"	d
USB0_BDTPAGE2	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15415;"	d
USB0_BDTPAGE3	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15416;"	d
USB0_CONTROL	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15435;"	d
USB0_CTL	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15408;"	d
USB0_ENDPT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15440;"	d
USB0_ENDPT0	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15417;"	d
USB0_ENDPT1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15418;"	d
USB0_ENDPT10	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15427;"	d
USB0_ENDPT11	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15428;"	d
USB0_ENDPT12	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15429;"	d
USB0_ENDPT13	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15430;"	d
USB0_ENDPT14	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15431;"	d
USB0_ENDPT15	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15432;"	d
USB0_ENDPT2	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15419;"	d
USB0_ENDPT3	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15420;"	d
USB0_ENDPT4	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15421;"	d
USB0_ENDPT5	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15422;"	d
USB0_ENDPT6	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15423;"	d
USB0_ENDPT7	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15424;"	d
USB0_ENDPT8	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15425;"	d
USB0_ENDPT9	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15426;"	d
USB0_ERREN	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15406;"	d
USB0_ERRSTAT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15405;"	d
USB0_FRMNUMH	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15412;"	d
USB0_FRMNUML	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15411;"	d
USB0_IDCOMP	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15396;"	d
USB0_INTEN	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15404;"	d
USB0_ISTAT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15403;"	d
USB0_OBSERVE	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15434;"	d
USB0_OTGCTL	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15402;"	d
USB0_OTGICR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15400;"	d
USB0_OTGISTAT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15399;"	d
USB0_OTGSTAT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15401;"	d
USB0_PERID	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15395;"	d
USB0_REV	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15397;"	d
USB0_SOFTHLD	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15414;"	d
USB0_STAT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15407;"	d
USB0_TOKEN	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15413;"	d
USB0_USBCTRL	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15433;"	d
USB0_USBFRMADJUST	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15437;"	d
USB0_USBTRC0	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15436;"	d
USBCTRL	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t USBCTRL;                                 \/**< USB Control register, offset: 0x100 *\/$/;"	m	struct:USB_MemMap
USBDCD_BASE_PTR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15563;"	d
USBDCD_BASE_PTRS	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15565;"	d
USBDCD_CLOCK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15580;"	d
USBDCD_CLOCK_CLOCK_SPEED	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15520;"	d
USBDCD_CLOCK_CLOCK_SPEED_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15518;"	d
USBDCD_CLOCK_CLOCK_SPEED_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15519;"	d
USBDCD_CLOCK_CLOCK_UNIT_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15516;"	d
USBDCD_CLOCK_CLOCK_UNIT_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15517;"	d
USBDCD_CLOCK_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15484;"	d
USBDCD_CONTROL	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15579;"	d
USBDCD_CONTROL_IACK_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15505;"	d
USBDCD_CONTROL_IACK_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15506;"	d
USBDCD_CONTROL_IE_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15509;"	d
USBDCD_CONTROL_IE_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15510;"	d
USBDCD_CONTROL_IF_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15507;"	d
USBDCD_CONTROL_IF_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15508;"	d
USBDCD_CONTROL_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15483;"	d
USBDCD_CONTROL_SR_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15513;"	d
USBDCD_CONTROL_SR_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15514;"	d
USBDCD_CONTROL_START_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15511;"	d
USBDCD_CONTROL_START_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15512;"	d
USBDCD_MemMap	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^typedef struct USBDCD_MemMap {$/;"	s
USBDCD_MemMapPtr	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^} volatile *USBDCD_MemMapPtr;$/;"	t
USBDCD_STATUS	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15581;"	d
USBDCD_STATUS_ACTIVE_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15532;"	d
USBDCD_STATUS_ACTIVE_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15533;"	d
USBDCD_STATUS_ERR_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15528;"	d
USBDCD_STATUS_ERR_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15529;"	d
USBDCD_STATUS_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15485;"	d
USBDCD_STATUS_SEQ_RES	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15524;"	d
USBDCD_STATUS_SEQ_RES_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15522;"	d
USBDCD_STATUS_SEQ_RES_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15523;"	d
USBDCD_STATUS_SEQ_STAT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15527;"	d
USBDCD_STATUS_SEQ_STAT_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15525;"	d
USBDCD_STATUS_SEQ_STAT_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15526;"	d
USBDCD_STATUS_TO_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15530;"	d
USBDCD_STATUS_TO_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15531;"	d
USBDCD_TIMER0	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15582;"	d
USBDCD_TIMER0_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15486;"	d
USBDCD_TIMER0_TSEQ_INIT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15540;"	d
USBDCD_TIMER0_TSEQ_INIT_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15538;"	d
USBDCD_TIMER0_TSEQ_INIT_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15539;"	d
USBDCD_TIMER0_TUNITCON	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15537;"	d
USBDCD_TIMER0_TUNITCON_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15535;"	d
USBDCD_TIMER0_TUNITCON_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15536;"	d
USBDCD_TIMER1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15583;"	d
USBDCD_TIMER1_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15487;"	d
USBDCD_TIMER1_TDCD_DBNC	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15547;"	d
USBDCD_TIMER1_TDCD_DBNC_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15545;"	d
USBDCD_TIMER1_TDCD_DBNC_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15546;"	d
USBDCD_TIMER1_TVDPSRC_ON	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15544;"	d
USBDCD_TIMER1_TVDPSRC_ON_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15542;"	d
USBDCD_TIMER1_TVDPSRC_ON_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15543;"	d
USBDCD_TIMER2	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15584;"	d
USBDCD_TIMER2_CHECK_DM	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15551;"	d
USBDCD_TIMER2_CHECK_DM_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15549;"	d
USBDCD_TIMER2_CHECK_DM_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15550;"	d
USBDCD_TIMER2_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15488;"	d
USBDCD_TIMER2_TVDPSRC_CON	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15554;"	d
USBDCD_TIMER2_TVDPSRC_CON_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15552;"	d
USBDCD_TIMER2_TVDPSRC_CON_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15553;"	d
USBFRMADJUST	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t USBFRMADJUST;                            \/**< Frame Adjust Register, offset: 0x114 *\/$/;"	m	struct:USB_MemMap
USBTRC0	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t USBTRC0;                                 \/**< USB Transceiver Control Register 0, offset: 0x10C *\/$/;"	m	struct:USB_MemMap
USB_ADDINFO_IEHOST_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15149;"	d
USB_ADDINFO_IEHOST_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15150;"	d
USB_ADDINFO_IRQNUM	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15153;"	d
USB_ADDINFO_IRQNUM_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15151;"	d
USB_ADDINFO_IRQNUM_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15152;"	d
USB_ADDINFO_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15096;"	d
USB_ADDR_ADDR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15294;"	d
USB_ADDR_ADDR_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15292;"	d
USB_ADDR_ADDR_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15293;"	d
USB_ADDR_LSEN_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15295;"	d
USB_ADDR_LSEN_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15296;"	d
USB_ADDR_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15107;"	d
USB_BASE_PTRS	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15381;"	d
USB_BDTPAGE1_BDTBA	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15300;"	d
USB_BDTPAGE1_BDTBA_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15298;"	d
USB_BDTPAGE1_BDTBA_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15299;"	d
USB_BDTPAGE1_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15108;"	d
USB_BDTPAGE2_BDTBA	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15323;"	d
USB_BDTPAGE2_BDTBA_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15321;"	d
USB_BDTPAGE2_BDTBA_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15322;"	d
USB_BDTPAGE2_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15113;"	d
USB_BDTPAGE3_BDTBA	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15327;"	d
USB_BDTPAGE3_BDTBA_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15325;"	d
USB_BDTPAGE3_BDTBA_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15326;"	d
USB_BDTPAGE3_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15114;"	d
USB_CONTROL_DPPULLUPNONOTG_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15356;"	d
USB_CONTROL_DPPULLUPNONOTG_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15357;"	d
USB_CONTROL_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15118;"	d
USB_CTL_HOSTMODEEN_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15281;"	d
USB_CTL_HOSTMODEEN_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15282;"	d
USB_CTL_JSTATE_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15289;"	d
USB_CTL_JSTATE_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15290;"	d
USB_CTL_ODDRST_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15277;"	d
USB_CTL_ODDRST_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15278;"	d
USB_CTL_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15106;"	d
USB_CTL_RESET_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15283;"	d
USB_CTL_RESET_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15284;"	d
USB_CTL_RESUME_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15279;"	d
USB_CTL_RESUME_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15280;"	d
USB_CTL_SE0_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15287;"	d
USB_CTL_SE0_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15288;"	d
USB_CTL_TXSUSPENDTOKENBUSY_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15285;"	d
USB_CTL_TXSUSPENDTOKENBUSY_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15286;"	d
USB_CTL_USBENSOFEN_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15275;"	d
USB_CTL_USBENSOFEN_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15276;"	d
USB_ENDPT_EPCTLDIS_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15337;"	d
USB_ENDPT_EPCTLDIS_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15338;"	d
USB_ENDPT_EPHSHK_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15329;"	d
USB_ENDPT_EPHSHK_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15330;"	d
USB_ENDPT_EPRXEN_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15335;"	d
USB_ENDPT_EPRXEN_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15336;"	d
USB_ENDPT_EPSTALL_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15331;"	d
USB_ENDPT_EPSTALL_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15332;"	d
USB_ENDPT_EPTXEN_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15333;"	d
USB_ENDPT_EPTXEN_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15334;"	d
USB_ENDPT_HOSTWOHUB_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15341;"	d
USB_ENDPT_HOSTWOHUB_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15342;"	d
USB_ENDPT_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15115;"	d
USB_ENDPT_RETRYDIS_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15339;"	d
USB_ENDPT_RETRYDIS_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15340;"	d
USB_ERREN_BTOERREN_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15260;"	d
USB_ERREN_BTOERREN_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15261;"	d
USB_ERREN_BTSERREN_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15264;"	d
USB_ERREN_BTSERREN_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15265;"	d
USB_ERREN_CRC16EN_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15256;"	d
USB_ERREN_CRC16EN_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15257;"	d
USB_ERREN_CRC5EOFEN_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15254;"	d
USB_ERREN_CRC5EOFEN_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15255;"	d
USB_ERREN_DFN8EN_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15258;"	d
USB_ERREN_DFN8EN_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15259;"	d
USB_ERREN_DMAERREN_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15262;"	d
USB_ERREN_DMAERREN_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15263;"	d
USB_ERREN_PIDERREN_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15252;"	d
USB_ERREN_PIDERREN_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15253;"	d
USB_ERREN_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15104;"	d
USB_ERRSTAT_BTOERR_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15245;"	d
USB_ERRSTAT_BTOERR_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15246;"	d
USB_ERRSTAT_BTSERR_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15249;"	d
USB_ERRSTAT_BTSERR_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15250;"	d
USB_ERRSTAT_CRC16_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15241;"	d
USB_ERRSTAT_CRC16_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15242;"	d
USB_ERRSTAT_CRC5EOF_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15239;"	d
USB_ERRSTAT_CRC5EOF_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15240;"	d
USB_ERRSTAT_DFN8_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15243;"	d
USB_ERRSTAT_DFN8_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15244;"	d
USB_ERRSTAT_DMAERR_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15247;"	d
USB_ERRSTAT_DMAERR_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15248;"	d
USB_ERRSTAT_PIDERR_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15237;"	d
USB_ERRSTAT_PIDERR_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15238;"	d
USB_ERRSTAT_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15103;"	d
USB_FRMNUMH_FRM	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15308;"	d
USB_FRMNUMH_FRM_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15306;"	d
USB_FRMNUMH_FRM_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15307;"	d
USB_FRMNUMH_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15110;"	d
USB_FRMNUML_FRM	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15304;"	d
USB_FRMNUML_FRM_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15302;"	d
USB_FRMNUML_FRM_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15303;"	d
USB_FRMNUML_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15109;"	d
USB_IDCOMP_NID	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15143;"	d
USB_IDCOMP_NID_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15141;"	d
USB_IDCOMP_NID_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15142;"	d
USB_IDCOMP_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15094;"	d
USB_INTEN_ATTACHEN_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15232;"	d
USB_INTEN_ATTACHEN_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15233;"	d
USB_INTEN_ERROREN_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15222;"	d
USB_INTEN_ERROREN_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15223;"	d
USB_INTEN_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15102;"	d
USB_INTEN_RESUMEEN_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15230;"	d
USB_INTEN_RESUMEEN_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15231;"	d
USB_INTEN_SLEEPEN_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15228;"	d
USB_INTEN_SLEEPEN_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15229;"	d
USB_INTEN_SOFTOKEN_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15224;"	d
USB_INTEN_SOFTOKEN_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15225;"	d
USB_INTEN_STALLEN_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15234;"	d
USB_INTEN_STALLEN_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15235;"	d
USB_INTEN_TOKDNEEN_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15226;"	d
USB_INTEN_TOKDNEEN_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15227;"	d
USB_INTEN_USBRSTEN_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15220;"	d
USB_INTEN_USBRSTEN_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15221;"	d
USB_ISTAT_ATTACH_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15215;"	d
USB_ISTAT_ATTACH_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15216;"	d
USB_ISTAT_ERROR_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15205;"	d
USB_ISTAT_ERROR_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15206;"	d
USB_ISTAT_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15101;"	d
USB_ISTAT_RESUME_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15213;"	d
USB_ISTAT_RESUME_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15214;"	d
USB_ISTAT_SLEEP_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15211;"	d
USB_ISTAT_SLEEP_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15212;"	d
USB_ISTAT_SOFTOK_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15207;"	d
USB_ISTAT_SOFTOK_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15208;"	d
USB_ISTAT_STALL_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15217;"	d
USB_ISTAT_STALL_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15218;"	d
USB_ISTAT_TOKDNE_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15209;"	d
USB_ISTAT_TOKDNE_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15210;"	d
USB_ISTAT_USBRST_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15203;"	d
USB_ISTAT_USBRST_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15204;"	d
USB_MemMap	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^typedef struct USB_MemMap {$/;"	s
USB_MemMapPtr	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^} volatile *USB_MemMapPtr;$/;"	t
USB_OBSERVE_DMPD_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15349;"	d
USB_OBSERVE_DMPD_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15350;"	d
USB_OBSERVE_DPPD_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15351;"	d
USB_OBSERVE_DPPD_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15352;"	d
USB_OBSERVE_DPPU_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15353;"	d
USB_OBSERVE_DPPU_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15354;"	d
USB_OBSERVE_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15117;"	d
USB_OTGCTL_DMLOW_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15196;"	d
USB_OTGCTL_DMLOW_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15197;"	d
USB_OTGCTL_DPHIGH_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15200;"	d
USB_OTGCTL_DPHIGH_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15201;"	d
USB_OTGCTL_DPLOW_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15198;"	d
USB_OTGCTL_DPLOW_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15199;"	d
USB_OTGCTL_OTGEN_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15194;"	d
USB_OTGCTL_OTGEN_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15195;"	d
USB_OTGCTL_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15100;"	d
USB_OTGICR_AVBUSEN_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15168;"	d
USB_OTGICR_AVBUSEN_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15169;"	d
USB_OTGICR_BSESSEN_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15170;"	d
USB_OTGICR_BSESSEN_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15171;"	d
USB_OTGICR_IDEN_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15178;"	d
USB_OTGICR_IDEN_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15179;"	d
USB_OTGICR_LINESTATEEN_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15174;"	d
USB_OTGICR_LINESTATEEN_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15175;"	d
USB_OTGICR_ONEMSECEN_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15176;"	d
USB_OTGICR_ONEMSECEN_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15177;"	d
USB_OTGICR_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15098;"	d
USB_OTGICR_SESSVLDEN_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15172;"	d
USB_OTGICR_SESSVLDEN_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15173;"	d
USB_OTGISTAT_AVBUSCHG_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15155;"	d
USB_OTGISTAT_AVBUSCHG_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15156;"	d
USB_OTGISTAT_B_SESS_CHG_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15157;"	d
USB_OTGISTAT_B_SESS_CHG_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15158;"	d
USB_OTGISTAT_IDCHG_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15165;"	d
USB_OTGISTAT_IDCHG_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15166;"	d
USB_OTGISTAT_LINE_STATE_CHG_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15161;"	d
USB_OTGISTAT_LINE_STATE_CHG_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15162;"	d
USB_OTGISTAT_ONEMSEC_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15163;"	d
USB_OTGISTAT_ONEMSEC_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15164;"	d
USB_OTGISTAT_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15097;"	d
USB_OTGISTAT_SESSVLDCHG_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15159;"	d
USB_OTGISTAT_SESSVLDCHG_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15160;"	d
USB_OTGSTAT_AVBUSVLD_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15181;"	d
USB_OTGSTAT_AVBUSVLD_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15182;"	d
USB_OTGSTAT_BSESSEND_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15183;"	d
USB_OTGSTAT_BSESSEND_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15184;"	d
USB_OTGSTAT_ID_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15191;"	d
USB_OTGSTAT_ID_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15192;"	d
USB_OTGSTAT_LINESTATESTABLE_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15187;"	d
USB_OTGSTAT_LINESTATESTABLE_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15188;"	d
USB_OTGSTAT_ONEMSECEN_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15189;"	d
USB_OTGSTAT_ONEMSECEN_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15190;"	d
USB_OTGSTAT_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15099;"	d
USB_OTGSTAT_SESS_VLD_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15185;"	d
USB_OTGSTAT_SESS_VLD_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15186;"	d
USB_PERID_ID	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15139;"	d
USB_PERID_ID_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15137;"	d
USB_PERID_ID_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15138;"	d
USB_PERID_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15093;"	d
USB_REV_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15095;"	d
USB_REV_REV	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15147;"	d
USB_REV_REV_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15145;"	d
USB_REV_REV_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15146;"	d
USB_SOFTHLD_CNT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15319;"	d
USB_SOFTHLD_CNT_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15317;"	d
USB_SOFTHLD_CNT_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15318;"	d
USB_SOFTHLD_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15112;"	d
USB_STAT_ENDP	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15273;"	d
USB_STAT_ENDP_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15271;"	d
USB_STAT_ENDP_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15272;"	d
USB_STAT_ODD_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15267;"	d
USB_STAT_ODD_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15268;"	d
USB_STAT_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15105;"	d
USB_STAT_TX_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15269;"	d
USB_STAT_TX_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15270;"	d
USB_TOKEN_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15111;"	d
USB_TOKEN_TOKENENDPT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15312;"	d
USB_TOKEN_TOKENENDPT_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15310;"	d
USB_TOKEN_TOKENENDPT_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15311;"	d
USB_TOKEN_TOKENPID	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15315;"	d
USB_TOKEN_TOKENPID_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15313;"	d
USB_TOKEN_TOKENPID_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15314;"	d
USB_USBCTRL_PDE_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15344;"	d
USB_USBCTRL_PDE_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15345;"	d
USB_USBCTRL_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15116;"	d
USB_USBCTRL_SUSP_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15346;"	d
USB_USBCTRL_SUSP_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15347;"	d
USB_USBFRMADJUST_ADJ	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15370;"	d
USB_USBFRMADJUST_ADJ_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15368;"	d
USB_USBFRMADJUST_ADJ_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15369;"	d
USB_USBFRMADJUST_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15120;"	d
USB_USBTRC0_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15119;"	d
USB_USBTRC0_SYNC_DET_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15361;"	d
USB_USBTRC0_SYNC_DET_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15362;"	d
USB_USBTRC0_USBRESET_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15365;"	d
USB_USBTRC0_USBRESET_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15366;"	d
USB_USBTRC0_USBRESMEN_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15363;"	d
USB_USBTRC0_USBRESMEN_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15364;"	d
USB_USBTRC0_USB_RESUME_INT_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15359;"	d
USB_USBTRC0_USB_RESUME_INT_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15360;"	d
VEL_DELTA	.\trtemp\bsp\x86\gps.h	34;"	d
VEL_DW	.\trtemp\bsp\x86\keymap.h	41;"	d
VEL_MAX_VALUE	.\trtemp\bsp\x86\gps.h	42;"	d
VEL_MIN_VALUE	.\trtemp\bsp\x86\gps.h	50;"	d
VEL_UP	.\trtemp\bsp\x86\keymap.h	40;"	d
VENDOR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t VENDOR;                                 \/**< Vendor Specific register, offset: 0xC0 *\/$/;"	m	struct:SDHC_MemMap
VLLSCTRL	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t VLLSCTRL;                                \/**< VLLS Control register, offset: 0x2 *\/$/;"	m	struct:SMC_MemMap
VMAX_T	.\trtemp\trtemp.h	/^} VMAX_T;$/;"	t
VREF_BASE_PTR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15665;"	d
VREF_BASE_PTRS	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15667;"	d
VREF_MemMap	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^typedef struct VREF_MemMap {$/;"	s
VREF_MemMapPtr	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^} volatile *VREF_MemMapPtr;$/;"	t
VREF_SC	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15682;"	d
VREF_SC_ICOMPEN_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15651;"	d
VREF_SC_ICOMPEN_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15652;"	d
VREF_SC_MODE_LV	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15648;"	d
VREF_SC_MODE_LV_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15646;"	d
VREF_SC_MODE_LV_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15647;"	d
VREF_SC_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15623;"	d
VREF_SC_REGEN_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15653;"	d
VREF_SC_REGEN_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15654;"	d
VREF_SC_VREFEN_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15655;"	d
VREF_SC_VREFEN_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15656;"	d
VREF_SC_VREFST_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15649;"	d
VREF_SC_VREFST_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15650;"	d
VREF_TRM	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15681;"	d
VREF_TRM_CHOPEN_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15643;"	d
VREF_TRM_CHOPEN_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15644;"	d
VREF_TRM_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15622;"	d
VREF_TRM_TRIM	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15642;"	d
VREF_TRM_TRIM_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15640;"	d
VREF_TRM_TRIM_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15641;"	d
VTOR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t VTOR;                                   \/**< Vector Table Offset Register, offset: 0xD08 *\/$/;"	m	struct:SCB_MemMap
WAR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t WAR;                                    \/**< RTC Write Access Register, offset: 0x800 *\/$/;"	m	struct:RTC_MemMap
WB	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t WB;                                      \/**< UART CEA709.1-B WBASE, offset: 0x2A *\/$/;"	m	struct:UART_MemMap
WDOG_BASE_PTR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15834;"	d
WDOG_BASE_PTRS	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15836;"	d
WDOG_MemMap	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^typedef struct WDOG_MemMap {$/;"	s
WDOG_MemMapPtr	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^} volatile *WDOG_MemMapPtr;$/;"	t
WDOG_PRESC	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15861;"	d
WDOG_PRESC_PRESCVAL	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15825;"	d
WDOG_PRESC_PRESCVAL_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15823;"	d
WDOG_PRESC_PRESCVAL_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15824;"	d
WDOG_PRESC_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15741;"	d
WDOG_REFRESH	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15856;"	d
WDOG_REFRESH_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15736;"	d
WDOG_REFRESH_WDOGREFRESH	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15805;"	d
WDOG_REFRESH_WDOGREFRESH_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15803;"	d
WDOG_REFRESH_WDOGREFRESH_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15804;"	d
WDOG_RSTCNT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15860;"	d
WDOG_RSTCNT_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15740;"	d
WDOG_RSTCNT_RSTCNT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15821;"	d
WDOG_RSTCNT_RSTCNT_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15819;"	d
WDOG_RSTCNT_RSTCNT_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15820;"	d
WDOG_STCTRLH	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15850;"	d
WDOG_STCTRLH_ALLOWUPDATE_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15766;"	d
WDOG_STCTRLH_ALLOWUPDATE_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15767;"	d
WDOG_STCTRLH_BYTESEL	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15780;"	d
WDOG_STCTRLH_BYTESEL_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15778;"	d
WDOG_STCTRLH_BYTESEL_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15779;"	d
WDOG_STCTRLH_CLKSRC_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15760;"	d
WDOG_STCTRLH_CLKSRC_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15761;"	d
WDOG_STCTRLH_DBGEN_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15768;"	d
WDOG_STCTRLH_DBGEN_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15769;"	d
WDOG_STCTRLH_DISTESTWDOG_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15781;"	d
WDOG_STCTRLH_DISTESTWDOG_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15782;"	d
WDOG_STCTRLH_IRQRSTEN_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15762;"	d
WDOG_STCTRLH_IRQRSTEN_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15763;"	d
WDOG_STCTRLH_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15730;"	d
WDOG_STCTRLH_STOPEN_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15770;"	d
WDOG_STCTRLH_STOPEN_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15771;"	d
WDOG_STCTRLH_TESTSEL_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15776;"	d
WDOG_STCTRLH_TESTSEL_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15777;"	d
WDOG_STCTRLH_TESTWDOG_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15774;"	d
WDOG_STCTRLH_TESTWDOG_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15775;"	d
WDOG_STCTRLH_WAITEN_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15772;"	d
WDOG_STCTRLH_WAITEN_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15773;"	d
WDOG_STCTRLH_WDOGEN_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15758;"	d
WDOG_STCTRLH_WDOGEN_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15759;"	d
WDOG_STCTRLH_WINEN_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15764;"	d
WDOG_STCTRLH_WINEN_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15765;"	d
WDOG_STCTRLL	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15851;"	d
WDOG_STCTRLL_INTFLG_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15784;"	d
WDOG_STCTRLL_INTFLG_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15785;"	d
WDOG_STCTRLL_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15731;"	d
WDOG_TMROUTH	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15858;"	d
WDOG_TMROUTH_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15738;"	d
WDOG_TMROUTH_TIMEROUTHIGH	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15813;"	d
WDOG_TMROUTH_TIMEROUTHIGH_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15811;"	d
WDOG_TMROUTH_TIMEROUTHIGH_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15812;"	d
WDOG_TMROUTL	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15859;"	d
WDOG_TMROUTL_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15739;"	d
WDOG_TMROUTL_TIMEROUTLOW	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15817;"	d
WDOG_TMROUTL_TIMEROUTLOW_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15815;"	d
WDOG_TMROUTL_TIMEROUTLOW_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15816;"	d
WDOG_TOVALH	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15852;"	d
WDOG_TOVALH_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15732;"	d
WDOG_TOVALH_TOVALHIGH	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15789;"	d
WDOG_TOVALH_TOVALHIGH_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15787;"	d
WDOG_TOVALH_TOVALHIGH_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15788;"	d
WDOG_TOVALL	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15853;"	d
WDOG_TOVALL_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15733;"	d
WDOG_TOVALL_TOVALLOW	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15793;"	d
WDOG_TOVALL_TOVALLOW_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15791;"	d
WDOG_TOVALL_TOVALLOW_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15792;"	d
WDOG_UNLOCK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15857;"	d
WDOG_UNLOCK_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15737;"	d
WDOG_UNLOCK_WDOGUNLOCK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15809;"	d
WDOG_UNLOCK_WDOGUNLOCK_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15807;"	d
WDOG_UNLOCK_WDOGUNLOCK_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15808;"	d
WDOG_WINH	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15854;"	d
WDOG_WINH_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15734;"	d
WDOG_WINH_WINHIGH	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15797;"	d
WDOG_WINH_WINHIGH_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15795;"	d
WDOG_WINH_WINHIGH_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15796;"	d
WDOG_WINL	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15855;"	d
WDOG_WINL_REG	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15735;"	d
WDOG_WINL_WINLOW	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15801;"	d
WDOG_WINL_WINLOW_MASK	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15799;"	d
WDOG_WINL_WINLOW_SHIFT	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	15800;"	d
WF7816	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t WF7816;                                  \/**< UART 7816 Wait FD Register, offset: 0x1D *\/$/;"	m	struct:UART_MemMap
WIN32_LEAN_AND_MEAN	.\rkh\source\portable\80x86\win32_mt\vc08\rkhport.h	185;"	d
WINH	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint16_t WINH;                                   \/**< Watchdog Window Register High, offset: 0x8 *\/$/;"	m	struct:WDOG_MemMap
WINL	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint16_t WINL;                                   \/**< Watchdog Window Register Low, offset: 0xA *\/$/;"	m	struct:WDOG_MemMap
WML	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t WML;                                    \/**< Watermark Level Register, offset: 0x44 *\/$/;"	m	struct:SDHC_MemMap
WN7816	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint8_t WN7816;                                  \/**< UART 7816 Wait N Register, offset: 0x1C *\/$/;"	m	struct:UART_MemMap
WORD	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t WORD[12][4];                            \/**< Region Descriptor n, Word 0..Region Descriptor n, Word 3, array offset: 0x400, array step: index*0x10, index2*0x4 *\/$/;"	m	struct:MPU_MemMap
WORD0	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^    uint32_t WORD0;                                  \/**< Message Buffer 0 WORD0 Register..Message Buffer 15 WORD0 Register, array offset: 0x88, array step: 0x10 *\/$/;"	m	struct:CAN_MemMap::<anonymous>
WORD1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^    uint32_t WORD1;                                  \/**< Message Buffer 0 WORD1 Register..Message Buffer 15 WORD1 Register, array offset: 0x8C, array step: 0x10 *\/$/;"	m	struct:CAN_MemMap::<anonymous>
WP7816_T_TYPE0	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^    uint8_t WP7816_T_TYPE0;                          \/**< UART 7816 Wait Parameter Register, offset: 0x1B *\/$/;"	m	union:UART_MemMap::<anonymous>
WP7816_T_TYPE1	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^    uint8_t WP7816_T_TYPE1;                          \/**< UART 7816 Wait Parameter Register, offset: 0x1B *\/$/;"	m	union:UART_MemMap::<anonymous>
WUCNTR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t WUCNTR;                                 \/**< Wake-Up Channel Counter Register, offset: 0xC *\/$/;"	m	struct:TSI_MemMap
XFERTYP	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t XFERTYP;                                \/**< Transfer Type register, offset: 0xC *\/$/;"	m	struct:SDHC_MemMap
XOR_CA	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t XOR_CA[9];                              \/**< General Purpose Register 0 - Exclusive Or command..General Purpose Register 8 - Exclusive Or command, array offset: 0x988, array step: 0x4 *\/$/;"	m	struct:CAU_MemMap
XOR_CAA	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t XOR_CAA;                                \/**< Accumulator register - Exclusive Or command, offset: 0x984 *\/$/;"	m	struct:CAU_MemMap
XOR_CASR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t XOR_CASR;                               \/**< Status register  - Exclusive Or command, offset: 0x980 *\/$/;"	m	struct:CAU_MemMap
_ASM_NOP	.\oven\bsp\twrk60iar72\cm4f\arm_cm4.h	33;"	d
_ASM_STOP	.\oven\bsp\twrk60iar72\cm4f\arm_cm4.h	34;"	d
_ASM_WFI	.\oven\bsp\twrk60iar72\cm4f\arm_cm4.h	35;"	d
_CPU_ARM_CM4_H	.\oven\bsp\twrk60iar72\cm4f\arm_cm4.h	9;"	d
__BSP_H__	.\oven\bsp\twrk60iar72\bsp.h	47;"	d
__BSP_H__	.\oven\bsp\win32vc08\bsp.h	46;"	d
__BSP_H__	.\trtemp\bsp\x86\bsp.h	11;"	d
__CPU_H__	.\oven\bsp\twrk60iar72\cm4f\cpu.h	6;"	d
__CRITICAL_H__	.\trtemp\bsp\x86\critical.h	7;"	d
__DBGCFG_H__	.\trtemp\bsp\x86\dbgcfg.h	18;"	d
__DEBUG_H__	.\trtemp\bsp\x86\debug.h	5;"	d
__DeviceInitialization_H	.\oven\bsp\twrk60iar72\cm4f\MCUinit.h	26;"	d
__EMGRACT_H__	.\trtemp\gprsmgr\gmgract.h	11;"	d
__EMGR_H__	.\trtemp\gprsmgr\gmgr.h	20;"	d
__GPIO_H__	.\oven\bsp\twrk60iar72\gpio.h	7;"	d
__GPRS_H__	.\trtemp\bsp\x86\gprs.h	18;"	d
__GPS_H__	.\trtemp\bsp\x86\gps.h	18;"	d
__KEYMAP_H__	.\trtemp\bsp\x86\keymap.h	18;"	d
__KINETIS_H__	.\oven\bsp\twrk60iar72\cm4f\kinetis.h	9;"	d
__KUART_H__	.\oven\bsp\twrk60iar72\kuart.h	9;"	d
__MYTYPES_H__	.\oven\bsp\twrk60iar72\mytypes.h	6;"	d
__OVENACT_H__	.\oven\oven_1\ovenact.h	7;"	d
__OVENACT_H__	.\oven\oven_2\ovenact.h	7;"	d
__OVENACT_H__	.\oven\oven_3\ovenact.h	7;"	d
__OVENACT_H__	.\oven\oven_4\ovenact.h	7;"	d
__OVENACT_H__	.\oven\oven_5\ovenact.h	7;"	d
__OVENACT_H__	.\oven\oven_6\ovenact.h	7;"	d
__OVENEVT_H__	.\oven\oven_1\ovenevt.h	8;"	d
__OVENEVT_H__	.\oven\oven_2\ovenevt.h	8;"	d
__OVENEVT_H__	.\oven\oven_3\ovenevt.h	8;"	d
__OVENEVT_H__	.\oven\oven_4\ovenevt.h	8;"	d
__OVENEVT_H__	.\oven\oven_5\ovenevt.h	8;"	d
__OVENEVT_H__	.\oven\oven_6\ovenevt.h	8;"	d
__OVEN_H__	.\oven\oven_1\oven.h	7;"	d
__OVEN_H__	.\oven\oven_2\oven.h	7;"	d
__OVEN_H__	.\oven\oven_3\oven.h	7;"	d
__OVEN_H__	.\oven\oven_4\oven.h	7;"	d
__OVEN_H__	.\oven\oven_5\oven.h	7;"	d
__OVEN_H__	.\oven\oven_6\oven.h	7;"	d
__RKHASSERT_H__	.\rkh\source\include\rkhassert.h	46;"	d
__RKHCFG_H__	.\oven\oven_1\rkhcfg.h	45;"	d
__RKHCFG_H__	.\oven\oven_2\rkhcfg.h	45;"	d
__RKHCFG_H__	.\oven\oven_3\rkhcfg.h	45;"	d
__RKHCFG_H__	.\oven\oven_4\rkhcfg.h	45;"	d
__RKHCFG_H__	.\oven\oven_5\rkhcfg.h	45;"	d
__RKHCFG_H__	.\oven\oven_6\rkhcfg.h	45;"	d
__RKHCFG_H__	.\trtemp\rkhcfg.h	33;"	d
__RKHDEF_H__	.\rkh\source\include\rkhdef.h	50;"	d
__RKHEVT_H__	.\rkh\source\include\rkhevt.h	47;"	d
__RKHITL_H__	.\rkh\source\include\rkhitl.h	47;"	d
__RKHMP_H__	.\rkh\source\include\rkhmp.h	47;"	d
__RKHPLAT_H__	.\rkh\source\include\rkhplat.h	45;"	d
__RKHPORT_H__	.\rkh\source\portable\80x86\linux_st\gnu\rkhport.h	46;"	d
__RKHPORT_H__	.\rkh\source\portable\80x86\win32_mt\vc08\rkhport.h	46;"	d
__RKHPORT_H__	.\rkh\source\portable\80x86\win32_st\vc08\rkhport.h	46;"	d
__RKHPORT_H__	.\rkh\source\portable\arm-cortex\rkhs\arm_cm0\cw_v10\rkhport.h	45;"	d
__RKHPORT_H__	.\rkh\source\portable\arm-cortex\rkhs\arm_cm3\codered\rkhport.h	46;"	d
__RKHPORT_H__	.\rkh\source\portable\arm-cortex\rkhs\arm_cm4f\cw_v10\rkhport.h	46;"	d
__RKHPORT_H__	.\rkh\source\portable\arm-cortex\rkhs\arm_cm4f\iar_v7_2\rkhport.h	46;"	d
__RKHPORT_H__	.\rkh\source\portable\cfv1\rkhs\cw6_3\rkhport.h	46;"	d
__RKHPORT_H__	.\rkh\source\portable\s08\rkhs\cw6_3\rkhport.h	46;"	d
__RKHRDY_H__	.\rkh\source\include\rkhrdy.h	46;"	d
__RKHRQ_H__	.\rkh\source\include\rkhrq.h	46;"	d
__RKHS_H__	.\rkh\source\include\rkhs.h	46;"	d
__RKHTIM_H__	.\rkh\source\include\rkhtim.h	47;"	d
__RKHTRC_H__	.\rkh\source\include\rkhtrc.h	45;"	d
__RKHTYPE_H__	.\rkh\source\include\rkhtype.h	46;"	d
__RKHT_H__	.\rkh\source\portable\80x86\linux_st\gnu\rkht.h	46;"	d
__RKHT_H__	.\rkh\source\portable\80x86\win32_mt\vc08\rkht.h	46;"	d
__RKHT_H__	.\rkh\source\portable\80x86\win32_st\vc08\rkht.h	46;"	d
__RKHT_H__	.\rkh\source\portable\arm-cortex\rkhs\arm_cm0\cw_v10\rkht.h	46;"	d
__RKHT_H__	.\rkh\source\portable\arm-cortex\rkhs\arm_cm3\codered\rkht.h	46;"	d
__RKHT_H__	.\rkh\source\portable\arm-cortex\rkhs\arm_cm4f\cw_v10\rkht.h	46;"	d
__RKHT_H__	.\rkh\source\portable\arm-cortex\rkhs\arm_cm4f\iar_v7_2\rkht.h	46;"	d
__RKHT_H__	.\rkh\source\portable\cfv1\rkhs\cw6_3\rkht.h	46;"	d
__RKHT_H__	.\rkh\source\portable\s08\rkhs\cw6_3\rkht.h	46;"	d
__RKH_H__	.\rkh\source\include\rkh.h	49;"	d
__SWHDL_H__	.\oven\bsp\twrk60iar72\switch\swhdl.h	6;"	d
__SWITCH_H__	.\oven\bsp\twrk60iar72\switch\switch.h	6;"	d
__TCPTRC_H__	.\oven\bsp\win32vc08\tcptrc.h	51;"	d
__TCPTRC_H__	.\trtemp\bsp\x86\tcptrc.h	35;"	d
__TCTRLACT_H__	.\trtemp\tempctrl\tctrlact.h	11;"	d
__TCTRL_H__	.\trtemp\tempctrl\tctrl.h	20;"	d
__TMP_H__	.\trtemp\bsp\x86\tmp.h	18;"	d
__TRKACT_H__	.\trtemp\tracking\trkact.h	11;"	d
__TRK_H__	.\trtemp\tracking\trk.h	20;"	d
__TRTEMP_H__	.\trtemp\trtemp.h	20;"	d
__init_hardware	.\oven\bsp\twrk60iar72\cm4f\MCUinit.c	/^void __init_hardware(void)$/;"	f
__vector_table	.\oven\bsp\twrk60iar72\cm4f\MCUinit.c	/^ __root  const  APP_INTVECT_ELEM  __vector_table[] @ ".intvec" = {$/;"	v
_clr_gpio	.\oven\bsp\twrk60iar72\gpio.h	29;"	d
_dprintf	.\trtemp\bsp\x86\debug.c	/^_dprintf( const char* fmt, ...)$/;"	f
_get_gpio	.\oven\bsp\twrk60iar72\gpio.h	32;"	d
_init_gpio	.\oven\bsp\twrk60iar72\gpio.h	21;"	d
_mdebug	.\trtemp\bsp\x86\debug.c	/^_mdebug( int i, const char *mn, const char *fn )$/;"	f
_set_gpio	.\oven\bsp\twrk60iar72\gpio.h	28;"	d
_tgl_gpio	.\oven\bsp\twrk60iar72\gpio.h	30;"	d
action	.\rkh\source\include\rkhitl.h	/^	RKH_TRN_ACT_T action;$/;"	m	struct:RKH_ENPCN_T
action	.\rkh\source\include\rkhitl.h	/^	RKH_TRN_ACT_T action;$/;"	m	struct:RKH_EXPCN_T
action	.\rkh\source\include\rkhitl.h	/^	RKH_TRN_ACT_T action;$/;"	m	struct:RKH_TR_T
add_to_list	.\rkh\source\rkhtim.c	68;"	d	file:
base	.\rkh\source\include\rkhitl.h	/^	struct RKH_BASE_T base;$/;"	m	struct:RKH_RSM_T
base	.\rkh\source\include\rkhitl.h	/^	struct RKH_BASE_T base;$/;"	m	struct:RKH_SCHOICE_T
base	.\rkh\source\include\rkhitl.h	/^	struct RKH_BASE_T base;$/;"	m	struct:RKH_SCOND_T
base	.\rkh\source\include\rkhitl.h	/^	struct RKH_BASE_T base;$/;"	m	struct:RKH_SENP_T
base	.\rkh\source\include\rkhitl.h	/^	struct RKH_BASE_T base;$/;"	m	struct:RKH_SEXP_T
base	.\rkh\source\include\rkhitl.h	/^	struct RKH_BASE_T base;$/;"	m	struct:RKH_SHIST_T
base	.\rkh\source\include\rkhitl.h	/^	struct RKH_BASE_T base;$/;"	m	struct:RKH_ST_T
base_DCRDR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t base_DCRDR;                             \/**< Debug Core Register Data Register, offset: 0x8 *\/$/;"	m	struct:CoreDebug_MemMap
base_DCRSR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t base_DCRSR;                             \/**< Debug Core Register Selector Register, offset: 0x4 *\/$/;"	m	struct:CoreDebug_MemMap
base_DEMCR	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^  uint32_t base_DEMCR;                             \/**< Debug Exception and Monitor Control Register, offset: 0xC *\/$/;"	m	struct:CoreDebug_MemMap
base_DHCSR_Read	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^    uint32_t base_DHCSR_Read;                        \/**< Debug Halting Control and Status Register, offset: 0x0 *\/$/;"	m	union:CoreDebug_MemMap::<anonymous>
base_DHCSR_Write	.\oven\bsp\twrk60iar72\cm4f\MK60D10.h	/^    uint32_t base_DHCSR_Write;                       \/**< Debug Halting Control and Status Register, offset: 0x0 *\/$/;"	m	union:CoreDebug_MemMap::<anonymous>
baud	.\oven\bsp\twrk60iar72\kuart.h	/^	unsigned baud;$/;"	m
bsize	.\rkh\source\include\rkhmp.h	/^	RKH_MPBS_T bsize;$/;"	m	struct:RKH_MP_T
bsp_emitter_off	.\oven\bsp\twrk60iar72\bsp.c	/^bsp_emitter_off( void )$/;"	f
bsp_emitter_off	.\oven\bsp\win32vc08\bsp.c	/^bsp_emitter_off( void )$/;"	f
bsp_emitter_on	.\oven\bsp\twrk60iar72\bsp.c	/^bsp_emitter_on( void )$/;"	f
bsp_emitter_on	.\oven\bsp\win32vc08\bsp.c	/^bsp_emitter_on( void )$/;"	f
bsp_init	.\oven\bsp\twrk60iar72\bsp.c	/^bsp_init( int argc, char *argv[]  )$/;"	f
bsp_init	.\oven\bsp\win32vc08\bsp.c	/^bsp_init( int argc, char *argv[] )$/;"	f
bsp_init	.\trtemp\bsp\x86\bsp.c	/^bsp_init( int argc, char *argv[] )$/;"	f
bsp_oven_init	.\oven\bsp\twrk60iar72\bsp.c	/^bsp_oven_init( void )$/;"	f
bsp_oven_init	.\oven\bsp\win32vc08\bsp.c	/^bsp_oven_init( void )$/;"	f
bsp_switch_evt	.\oven\bsp\twrk60iar72\bsp.c	/^bsp_switch_evt( rui8_t s, rui8_t st )$/;"	f
ccr_sp	.\rkh\source\portable\s08\rkhs\cw6_3\rkhport.c	/^static unsigned int ccr_sp = (unsigned int)ccr_sp_mem;$/;"	v	file:
ccr_sp_mem	.\rkh\source\portable\s08\rkhs\cw6_3\rkhport.c	/^static unsigned char ccr_sp_mem[ BSP_MAX_NESTING_CSECT ];$/;"	v	file:
chk	.\rkh\source\rkhtrc.c	/^static rui8_t chk;$/;"	v	file:
chk_restart_cnt	.\oven\oven_5\ovenact.c	/^chk_restart_cnt( void )$/;"	f
chk_restart_cnt	.\oven\oven_6\ovenact.c	/^chk_restart_cnt( void )$/;"	f
close	.\oven\oven_2\oven.h	/^RKH_DCLR_COMP_STATE close;$/;"	v
close	.\oven\oven_3\oven.h	/^RKH_DCLR_COMP_STATE close;$/;"	v
close	.\oven\oven_4\oven.h	/^RKH_DCLR_COMP_STATE close;$/;"	v
close	.\oven\oven_5\oven.h	/^RKH_DCLR_COMP_STATE close;$/;"	v
close	.\oven\oven_6\oven.h	/^RKH_DCLR_COMP_STATE close, cooking;$/;"	v
close_hist	.\oven\oven_4\oven.h	/^RKH_DCLR_SHIST_STATE close_hist;$/;"	v
close_hist	.\oven\oven_5\oven.h	/^RKH_DCLR_SHIST_STATE close_hist;$/;"	v
close_hist	.\oven\oven_6\oven.h	/^RKH_DCLR_SHIST_STATE close_hist;$/;"	v
clr_gpio	.\oven\bsp\twrk60iar72\gpio.h	41;"	d
cmp	.\trtemp\trtemp.h	/^	CMPCHG_T cmp;$/;"	m
cmp_off	.\trtemp\tempctrl\tctrl.h	/^						cmp_off,$/;"	v
cmp_on	.\trtemp\tempctrl\tctrl.h	/^						cmp_on;$/;"	v
cmp_status	.\trtemp\bsp\x86\tmp.c	/^static rkhi8_t cmp_status;$/;"	v	file:
cmp_status_chg	.\trtemp\bsp\x86\tmp.c	/^cmp_status_chg( void )$/;"	f
cmpst_str	.\trtemp\bsp\x86\gprs.c	/^static const char *cmpst_str[] =$/;"	v	file:
compressor_failrst	.\trtemp\tempctrl\tctrlact.c	/^compressor_failrst( RKHEVT_T *pe )$/;"	f
compressor_failure	.\trtemp\tempctrl\tctrlact.c	/^compressor_failure( RKHEVT_T *pe )$/;"	f
compressor_start	.\trtemp\tempctrl\tctrlact.c	/^compressor_start( RKHEVT_T *pe )$/;"	f
compressor_stop	.\trtemp\tempctrl\tctrlact.c	/^compressor_stop( RKHEVT_T *pe )$/;"	f
cooking	.\oven\oven_1\oven.h	/^RKH_DCLR_BASIC_STATE idle, ready, cooking;$/;"	v
cooking	.\oven\oven_2\oven.h	/^RKH_DCLR_BASIC_STATE open, ready, cooking;$/;"	v
cooking	.\oven\oven_3\oven.h	/^RKH_DCLR_BASIC_STATE open, ready, cooking;$/;"	v
cooking	.\oven\oven_4\oven.h	/^RKH_DCLR_BASIC_STATE open, ready, cooking;$/;"	v
cooking	.\oven\oven_5\oven.h	/^RKH_DCLR_BASIC_STATE open, ready, cooking;$/;"	v
cooking	.\oven\oven_6\oven.h	/^RKH_DCLR_COMP_STATE close, cooking;$/;"	v
cooking_cnd	.\oven\oven_6\oven.h	/^RKH_DCLR_COND_STATE cooking_cnd;$/;"	v
cortex_m4_enter_critical	.\rkh\source\portable\arm-cortex\rkhs\arm_cm0\cw_v10\rkhport.c	54;"	d	file:
cortex_m4_enter_critical	.\rkh\source\portable\arm-cortex\rkhs\arm_cm4f\cw_v10\rkhport.c	54;"	d	file:
cortex_m4_enter_critical	.\rkh\source\portable\arm-cortex\rkhs\arm_cm4f\iar_v7_2\rkhport.c	54;"	d	file:
cortex_m4_exit_critical	.\rkh\source\portable\arm-cortex\rkhs\arm_cm0\cw_v10\rkhport.c	62;"	d	file:
cortex_m4_exit_critical	.\rkh\source\portable\arm-cortex\rkhs\arm_cm4f\cw_v10\rkhport.c	62;"	d	file:
cortex_m4_exit_critical	.\rkh\source\portable\arm-cortex\rkhs\arm_cm4f\iar_v7_2\rkhport.c	62;"	d	file:
cpu_init	.\oven\bsp\twrk60iar72\cm4f\cpu.c	/^cpu_init( void )$/;"	f
cpu_reset	.\oven\bsp\twrk60iar72\cm4f\cpu.c	/^cpu_reset( void )$/;"	f
cpu_tstmr_init	.\oven\bsp\twrk60iar72\cm4f\cpu.c	/^cpu_tstmr_init ( void )$/;"	f
cpu_tstmr_read	.\oven\bsp\twrk60iar72\cm4f\cpu.c	/^cpu_tstmr_read( void )$/;"	f
crit_cnt	.\rkh\source\portable\cfv1\rkhs\cw6_3\rkhport.c	/^static unsigned short crit_cnt = 0;$/;"	v	file:
critical_nesting	.\rkh\source\portable\arm-cortex\rkhs\arm_cm0\cw_v10\rkhport.c	/^static ruint critical_nesting;$/;"	v	file:
critical_nesting	.\rkh\source\portable\arm-cortex\rkhs\arm_cm3\codered\rkhport.c	/^static ruint critical_nesting;$/;"	v	file:
critical_nesting	.\rkh\source\portable\arm-cortex\rkhs\arm_cm4f\cw_v10\rkhport.c	/^static ruint critical_nesting;$/;"	v	file:
critical_nesting	.\rkh\source\portable\arm-cortex\rkhs\arm_cm4f\iar_v7_2\rkhport.c	/^static ruint critical_nesting;$/;"	v	file:
csection	.\rkh\source\portable\80x86\win32_mt\vc08\rkhport.c	/^static CRITICAL_SECTION csection;		\/* Win32 critical section object *\/$/;"	v	file:
curr_pos	.\trtemp\tracking\trkact.c	/^static GPSFRM_T curr_pos;$/;"	v	file:
curr_temp	.\trtemp\bsp\x86\tmp.c	/^static rkhi8_t curr_temp = TEMP_INITIAL;$/;"	v	file:
data	.\trtemp\trtemp.h	/^	EVENT_DATA_T data;$/;"	m
debsw	.\oven\bsp\twrk60iar72\switch\switch.h	/^	MUInt debsw;$/;"	m
defchild	.\rkh\source\include\rkhitl.h	/^	RKHROM void *defchild;$/;"	m	struct:RKH_RSM_T
defchild	.\rkh\source\include\rkhitl.h	/^	RKHROM void *defchild;$/;"	m	struct:RKH_SCMP_T
defer_start	.\oven\oven_6\ovenact.c	/^defer_start( const RKH_SMA_T *sma, RKH_EVT_T *pe )$/;"	f
disable_irq	.\oven\bsp\twrk60iar72\cm4f\arm_cm4.c	/^void disable_irq (int irq)$/;"	f
dprintf	.\trtemp\bsp\x86\debug.h	16;"	d
dprintf	.\trtemp\bsp\x86\debug.h	24;"	d
dyp	.\rkh\source\include\rkhitl.h	/^	RKHROM struct RKH_ST_T **dyp;$/;"	m	struct:RKH_RSM_T
e	.\rkh\source\include\rkhevt.h	/^	RKH_SIG_T e;$/;"	m	struct:RKH_EVT_T
e	.\trtemp\trtemp.h	/^	RKHEVT_T e;$/;"	m
emdfq_sto	.\trtemp\gprsmgr\gmgract.c	/^static RKHEVT_T *emdfq_sto[ EMGR_MAX_DEFER_EVENT ];$/;"	v	file:
enable_irq	.\oven\bsp\twrk60iar72\cm4f\arm_cm4.c	/^void enable_irq (int irq)$/;"	f
end	.\rkh\source\include\rkhmp.h	/^	void *end;$/;"	m	struct:RKH_MP_T
enpcn	.\rkh\source\include\rkhitl.h	/^	RKHROM RKH_ENPCN_T *enpcn;$/;"	m	struct:RKH_SENP_T
enter	.\rkh\source\include\rkhitl.h	/^	RKH_ENT_ACT_T enter;$/;"	m	struct:RKH_ST_T
enter_critical	.\trtemp\bsp\x86\critical.h	14;"	d
ep0sto	.\trtemp\bsp\x86\bsp.c	/^static rkhui8_t ep0sto[ SIZEOF_EP0STO ],$/;"	v	file:
ep1sto	.\trtemp\bsp\x86\bsp.c	/^				ep1sto[ SIZEOF_EP1STO ];$/;"	v	file:
equeue	.\rkh\source\include\rkhitl.h	/^	RKH_EQ_TYPE equeue;$/;"	m	struct:RKH_SMA_T
event	.\rkh\source\include\rkhitl.h	/^	RKH_SIG_T event;$/;"	m	struct:RKH_TR_T
evt	.\rkh\source\include\rkhtim.h	/^	RKH_EVT_T *evt;$/;"	m	struct:RKH_TMR_T
exectr	.\rkh\source\include\rkhitl.h	/^	rui16_t exectr;			\/**< # of executed transitions *\/$/;"	m	struct:RKH_SMAI_T
exit	.\rkh\source\include\rkhitl.h	/^	RKH_EXT_ACT_T exit;$/;"	m	struct:RKH_ST_T
exit_critical	.\trtemp\bsp\x86\critical.h	15;"	d
exptbl	.\rkh\source\include\rkhitl.h	/^	RKHROM struct RKH_EXPCN_T *exptbl;$/;"	m	struct:RKH_SSBM_T
fce	.\oven\bsp\twrk60iar72\kuart.h	/^	KUART_HFC_T fce;	\/* flow control enable *\/$/;"	m
fdbg	.\trtemp\bsp\x86\debug.c	/^static FILE *fdbg;$/;"	v	file:
find_channtbl	.\oven\bsp\twrk60iar72\kuart.c	/^find_channtbl( UART_MemMapPtr channel )$/;"	f	file:
fll_mfactor	.\oven\bsp\twrk60iar72\cm4f\cpu.c	/^fll_mfactor( void )$/;"	f	file:
free	.\rkh\source\include\rkhmp.h	/^	rui8_t free;$/;"	m
free	.\rkh\source\include\rkhmp.h	/^	void *free;$/;"	m	struct:RKH_MP_T
frm	.\trtemp\trtemp.h	/^	GPSFRM_T frm;$/;"	m
fsig	.\rkh\source\rkhtrc.c	/^const RKH_TRC_FIL_T fsig = { RKH_TRC_MAX_SIGNALS, 	trcsigftbl };$/;"	v
fsma	.\rkh\source\rkhtrc.c	/^const RKH_TRC_FIL_T fsma = { RKH_TRC_MAX_SMA, 		trcsmaftbl };$/;"	v
ftbin	.\oven\bsp\win32vc08\bsp.c	/^static FILE *ftbin;$/;"	v	file:
ftbin	.\trtemp\bsp\x86\bsp.c	/^static FILE *ftbin;$/;"	v	file:
full	.\rkh\source\include\rkhmp.h	/^	rui8_t full;$/;"	m
g_isr_tick	.\oven\bsp\twrk60iar72\cm4f\cpu.c	/^rui8_t g_isr_tick;$/;"	v
get_curr_temp	.\trtemp\bsp\x86\tmp.c	/^get_curr_temp( void )$/;"	f
get_gpio	.\oven\bsp\twrk60iar72\gpio.h	43;"	d
get_switch_state	.\oven\bsp\twrk60iar72\switch\switch.c	/^get_switch_state( uchar who )$/;"	f
get_ts	.\oven\bsp\twrk60iar72\bsp.h	90;"	d
gets	.\rkh\source\include\rkhmp.h	/^	rui8_t gets;$/;"	m
gevt	.\trtemp\bsp\x86\gprs.c	/^static SEND_EVT_REQ_T gevt;$/;"	v	file:
gmgr	.\trtemp\gprsmgr\gmgr.h	/^RKH_SMA_DCLR( gmgr );$/;"	v
gmgr_defer_evt	.\trtemp\gprsmgr\gmgract.c	/^gmgr_defer_evt( RKHEVT_T *pe )$/;"	f
gmgr_dfq	.\trtemp\gprsmgr\gmgract.c	/^static RKHRQ_T gmgr_dfq;$/;"	v	file:
gmgr_evt_post	.\trtemp\gprsmgr\gmgract.c	/^gmgr_evt_post( SEND_EVT_REQ_T *e )$/;"	f
gmgr_evt_req	.\trtemp\gprsmgr\gmgract.c	/^gmgr_evt_req( void )$/;"	f
gmgr_idle	.\trtemp\gprsmgr\gmgr.h	/^RKH_DCLR_BASIC_STATE	gmgr_idle, gmgr_in_progress;$/;"	v
gmgr_in_progress	.\trtemp\gprsmgr\gmgr.h	/^RKH_DCLR_BASIC_STATE	gmgr_idle, gmgr_in_progress;$/;"	v
gmgr_init	.\trtemp\gprsmgr\gmgract.c	/^gmgr_init( void )$/;"	f
gmgr_send_cfm	.\trtemp\gprsmgr\gmgract.c	/^gmgr_send_cfm( RKHEVT_T *pe )$/;"	f
gmgr_send_last	.\trtemp\gprsmgr\gmgract.c	/^gmgr_send_last( RKHEVT_T *pe )$/;"	f
gmgr_send_req	.\trtemp\gprsmgr\gmgract.c	/^gmgr_send_req( RKHEVT_T *pe )$/;"	f
gmgr_term	.\trtemp\gprsmgr\gmgract.c	/^gmgr_term( RKHEVT_T *pe )$/;"	f
gprs_init	.\trtemp\bsp\x86\gprs.c	/^gprs_init( void )$/;"	f
gprs_isr	.\trtemp\bsp\x86\gprs.c	/^gprs_isr( void )$/;"	f
gprs_link_chg	.\trtemp\bsp\x86\gprs.c	/^gprs_link_chg( void )$/;"	f
gprs_send	.\trtemp\bsp\x86\gprs.c	/^gprs_send( SEND_EVT_REQ_T *p )$/;"	f
gprstick	.\trtemp\bsp\x86\gprs.c	/^static rkhi8_t gprstick;$/;"	v	file:
gps_chk_online	.\trtemp\tracking\trk.h	/^RKH_DCLR_COND_STATE		gps_chk_online,$/;"	v
gps_chk_vmax	.\trtemp\tracking\trk.h	/^						gps_chk_vmax;$/;"	v
gps_init	.\trtemp\bsp\x86\gps.c	/^gps_init( void )$/;"	f
gps_isr	.\trtemp\bsp\x86\gps.c	/^gps_isr( void )$/;"	f
gps_moving	.\trtemp\tracking\trk.h	/^						gps_moving;$/;"	v
gps_offline	.\trtemp\tracking\trk.h	/^RKH_DCLR_BASIC_STATE	gps_offline,$/;"	v
gps_online	.\trtemp\tracking\trk.h	/^RKH_DCLR_COMP_STATE		gps_online;$/;"	v
gps_sats_chg	.\trtemp\bsp\x86\gps.c	/^gps_sats_chg( void )$/;"	f
gps_stop	.\trtemp\tracking\trk.h	/^						gps_stop,$/;"	v
gps_vmax	.\trtemp\tracking\trk.h	/^						gps_vmax,$/;"	v
gpsfrm	.\trtemp\bsp\x86\gps.c	/^static GPSFRM_T gpsfrm;$/;"	v	file:
gpstick	.\trtemp\bsp\x86\gps.c	/^static rkhi8_t gpstick;$/;"	v	file:
grp	.\rkh\source\include\rkhrdy.h	/^	rui8_t grp;$/;"	m
guard	.\rkh\source\include\rkhitl.h	/^	RKH_GUARD_T guard;$/;"	m	struct:RKH_TR_T
history	.\rkh\source\include\rkhitl.h	/^	RKHROM struct RKH_SHIST_T *history;$/;"	m	struct:RKH_SCMP_T
iaction	.\rkh\source\include\rkhitl.h	/^	RKH_INIT_ACT_T iaction;$/;"	m	struct:ROMRKH_T
iaction	.\rkh\source\include\rkhitl.h	/^	RKH_TRN_ACT_T iaction;$/;"	m	struct:RKH_RSM_T
idle	.\oven\oven_1\oven.h	/^RKH_DCLR_BASIC_STATE idle, ready, cooking;$/;"	v
ievent	.\rkh\source\include\rkhitl.h	/^	const RKH_EVT_T *ievent;$/;"	m	struct:ROMRKH_T
in_stop	.\trtemp\tracking\trkact.c	/^in_stop( RKHEVT_T *pe )$/;"	f
inc_defer_start	.\oven\oven_5\ovenact.c	/^inc_defer_start( const RKH_SMA_T *sma, RKH_EVT_T *pe )$/;"	f
inc_start	.\oven\oven_6\ovenact.c	/^inc_start( const RKH_SMA_T *sma, RKH_EVT_T *pe )$/;"	f
info	.\rkh\source\include\rkhtim.h	/^	RKH_TINFO_T info;$/;"	m	struct:RKH_TMR_T
init_critical	.\trtemp\bsp\x86\critical.h	13;"	d
init_gpio	.\oven\bsp\twrk60iar72\gpio.h	39;"	d
init_ioports	.\oven\bsp\twrk60iar72\gpio.h	76;"	d
inits	.\rkh\source\include\rkhmp.h	/^	rui8_t inits;$/;"	m
int16	.\oven\bsp\twrk60iar72\cm4f\arm_cm4.h	/^typedef short int	        int16;  \/* 16 bits *\/$/;"	t
int32	.\oven\bsp\twrk60iar72\cm4f\arm_cm4.h	/^typedef int		            int32;  \/* 32 bits *\/$/;"	t
int8	.\oven\bsp\twrk60iar72\cm4f\arm_cm4.h	/^typedef char			    int8;   \/*  8 bits *\/$/;"	t
is_online	.\trtemp\tracking\trkact.c	/^is_online( RKHEVT_T *pe )$/;"	f
is_vmax	.\trtemp\tracking\trkact.c	/^is_vmax( RKHEVT_T *pe )$/;"	f
isrINT_NMI	.\oven\bsp\twrk60iar72\cm4f\MCUinit.h	/^PE_ISR(isrINT_NMI);$/;"	v
isrINT_UART3_ERR	.\oven\bsp\twrk60iar72\cm4f\MCUinit.h	/^PE_ISR(isrINT_UART3_ERR);$/;"	v
isrINT_UART3_RX_TX	.\oven\bsp\twrk60iar72\cm4f\MCUinit.h	/^PE_ISR(isrINT_UART3_RX_TX);$/;"	v
isr_default	.\oven\bsp\twrk60iar72\cm4f\MCUinit.h	/^PE_ISR(isr_default);$/;"	v
isr_kbd_thread	.\oven\bsp\win32vc08\bsp.c	/^isr_kbd_thread( LPVOID par )	\/* Win32 thread to emulate keyboard ISR *\/$/;"	f	file:
isr_kbd_thread	.\trtemp\bsp\x86\bsp.c	/^isr_kbd_thread( LPVOID par )	\/* Win32 thread to emulate keyboard ISR *\/$/;"	f	file:
isr_systick	.\oven\bsp\twrk60iar72\cm4f\cpu.c	/^isr_systick( void )$/;"	f
isr_tmr_thread	.\oven\bsp\win32vc08\bsp.c	/^isr_tmr_thread( LPVOID par )	\/* Win32 thread to emulate timer ISR *\/$/;"	f	file:
isr_tmr_thread	.\trtemp\bsp\x86\bsp.c	/^isr_tmr_thread( LPVOID par )	\/* Win32 thread to emulate timer ISR *\/$/;"	f	file:
istate	.\rkh\source\include\rkhitl.h	/^	RKHROM struct RKH_ST_T *istate;$/;"	m	struct:ROMRKH_T
ix	.\rkh\source\include\rkhitl.h	/^	rui8_t ix;$/;"	m	struct:RKH_SEXP_T
kuart0_isr	.\oven\bsp\twrk60iar72\kuart.c	/^void kuart0_isr( void ){	kuart_isr( &kuart_channels[KUART0] ); }$/;"	f
kuart1_isr	.\oven\bsp\twrk60iar72\kuart.c	/^void kuart1_isr( void ){	kuart_isr( &kuart_channels[KUART1] ); }$/;"	f
kuart2_isr	.\oven\bsp\twrk60iar72\kuart.c	/^void kuart2_isr( void ){	kuart_isr( &kuart_channels[KUART2] ); }$/;"	f
kuart3_isr	.\oven\bsp\twrk60iar72\kuart.c	/^void kuart3_isr( void ){	kuart_isr( &kuart_channels[KUART3] ); }$/;"	f
kuart4_isr	.\oven\bsp\twrk60iar72\kuart.c	/^void kuart4_isr( void ){	kuart_isr( &kuart_channels[KUART4] ); }$/;"	f
kuart5_isr	.\oven\bsp\twrk60iar72\kuart.c	/^void kuart5_isr( void ){	kuart_isr( &kuart_channels[KUART5] ); }$/;"	f
kuart_channels	.\oven\bsp\twrk60iar72\kuart.c	/^static KUART_IRQ_ST kuart_channels[] =$/;"	v	file:
kuart_getchar	.\oven\bsp\twrk60iar72\kuart.c	/^char kuart_getchar (UART_MemMapPtr channel)$/;"	f
kuart_getchar_present	.\oven\bsp\twrk60iar72\kuart.c	/^kuart_getchar_present (UART_MemMapPtr channel)$/;"	f
kuart_hflwctrl	.\oven\bsp\twrk60iar72\kuart.c	/^kuart_hflwctrl( UART_MemMapPtr channel, KUART_HFC_T ctrl )$/;"	f
kuart_init	.\oven\bsp\twrk60iar72\kuart.c	/^kuart_init ( UART_MemMapPtr channel, const KUARTPP_ST* pu )$/;"	f
kuart_isr	.\oven\bsp\twrk60iar72\kuart.c	/^kuart_isr( KUART_IRQ_ST *p )$/;"	f	file:
kuart_putchar	.\oven\bsp\twrk60iar72\kuart.c	/^kuart_putchar (UART_MemMapPtr channel, char ch)$/;"	f
kuart_putnchar	.\oven\bsp\twrk60iar72\kuart.c	/^kuart_putnchar (UART_MemMapPtr channel, char *p, uint16 n )$/;"	f
kuart_putstr	.\oven\bsp\twrk60iar72\kuart.c	/^kuart_putstr( UART_MemMapPtr channel, char *str )$/;"	f
l_isr_kbd	.\oven\bsp\twrk60iar72\bsp.c	/^static rui8_t l_isr_kbd;$/;"	v	file:
l_isr_kbd	.\oven\bsp\win32vc08\bsp.c	/^static rui8_t l_isr_kbd;$/;"	v	file:
l_isr_tick	.\oven\bsp\win32vc08\bsp.c	/^static rui8_t l_isr_tick;$/;"	v	file:
l_isr_tick	.\rkh\source\portable\80x86\win32_mt\vc08\rkhport.c	/^static rui8_t l_isr_tick;$/;"	v	file:
lat	.\trtemp\bsp\x86\gps.h	/^	rkhui32_t lat;$/;"	m
lat	.\trtemp\trtemp.h	/^	rkhui32_t lat;$/;"	m
link_is_ok	.\trtemp\bsp\x86\gprs.c	/^static rkhui8_t link_is_ok;$/;"	v	file:
lng	.\trtemp\bsp\x86\gps.h	/^	rkhui32_t lng;$/;"	m
lng	.\trtemp\trtemp.h	/^	rkhui32_t lng;$/;"	m
lower2tmin	.\trtemp\tempctrl\tctrlact.c	/^lower2tmin( RKHEVT_T *pe )$/;"	f
lpc17xx_enter_critical	.\rkh\source\portable\arm-cortex\rkhs\arm_cm3\codered\rkhport.c	55;"	d	file:
lpc17xx_exit_critical	.\rkh\source\portable\arm-cortex\rkhs\arm_cm3\codered\rkhport.c	63;"	d	file:
main	.\oven\oven_1\main.c	/^main( int argc, char *argv[] )$/;"	f
main	.\oven\oven_2\main.c	/^main( int argc, char *argv[] )$/;"	f
main	.\oven\oven_3\main.c	/^main( int argc, char *argv[] )$/;"	f
main	.\oven\oven_4\main.c	/^main( int argc, char *argv[] )$/;"	f
main	.\oven\oven_5\main.c	/^main( int argc, char *argv[] )$/;"	f
main	.\oven\oven_6\main.c	/^main( int argc, char *argv[] )$/;"	f
main	.\trtemp\main.c	/^main( int argc, char *argv[] )$/;"	f
mcu_busclk_hz	.\oven\bsp\twrk60iar72\cm4f\cpu.c	/^uint32_t mcu_busclk_hz;$/;"	v
mcu_coreclk_hz	.\oven\bsp\twrk60iar72\cm4f\cpu.c	/^uint32_t mcu_coreclk_hz;$/;"	v
mcu_fbusclk_hz	.\oven\bsp\twrk60iar72\cm4f\cpu.c	/^uint32_t mcu_fbusclk_hz;$/;"	v
mcu_flshclk_hz	.\oven\bsp\twrk60iar72\cm4f\cpu.c	/^uint32_t mcu_flshclk_hz;$/;"	v
mdebug	.\trtemp\bsp\x86\debug.h	14;"	d
mdebug	.\trtemp\bsp\x86\debug.h	22;"	d
mma	.\oven\bsp\twrk60iar72\kuart.c	/^	UART_MemMapPtr mma; \/* uart memory map address*\/$/;"	m	file:
mpi	.\rkh\source\include\rkhmp.h	/^	RKH_MPI_T mpi;$/;"	m	struct:RKH_MP_T
name	.\rkh\source\include\rkhitl.h	/^	const char *name;$/;"	m	struct:RKH_BASE_T
name	.\rkh\source\include\rkhitl.h	/^	const char *name;$/;"	m	struct:ROMRKH_T
nblocks	.\rkh\source\include\rkhmp.h	/^	RKH_MPNB_T nblocks;$/;"	m	struct:RKH_MP_T
ndevt	.\rkh\source\include\rkhitl.h	/^	rui16_t ndevt;			\/**< # of dispatched events *\/$/;"	m	struct:RKH_SMAI_T
nelems	.\rkh\source\include\rkhrq.h	/^	RKH_RQNE_T nelems;$/;"	m	struct:RKH_RQ_T
nempty	.\rkh\source\include\rkhrq.h	/^	rui16_t nempty;		\/*	# of queue empty retrieves *\/$/;"	m	struct:RKH_QINFO_T
nexp	.\rkh\source\include\rkhtim.h	/^	rui16_t nexp;		\/** # of expirations *\/$/;"	m	struct:RKH_TINFO_T
next	.\rkh\source\rkhmp.c	/^    struct rkh_free_blk_t *next;$/;"	m	struct:rkh_free_blk_t	file:
nfree	.\rkh\source\include\rkhmp.h	/^	RKH_MPNB_T nfree;$/;"	m	struct:RKH_MP_T
nfull	.\rkh\source\include\rkhrq.h	/^	rui16_t nfull;		\/*	# of queue full retrieves *\/$/;"	m	struct:RKH_QINFO_T
ngets	.\rkh\source\include\rkhrq.h	/^	rui16_t ngets;		\/*	# of get requests *\/$/;"	m	struct:RKH_QINFO_T
nmin	.\rkh\source\include\rkhmp.h	/^	RKH_MPNB_T nmin;$/;"	m	struct:RKH_MP_T
nmin	.\rkh\source\include\rkhrq.h	/^	RKH_RQNE_T nmin;	$/;"	m	struct:RKH_RQ_T
nputs	.\rkh\source\include\rkhrq.h	/^	rui16_t nputs;		\/*	# of put requests *\/$/;"	m	struct:RKH_QINFO_T
nreads	.\rkh\source\include\rkhrq.h	/^	rui16_t nreads;		\/*	# of queue read requests *\/$/;"	m	struct:RKH_QINFO_T
nref	.\rkh\source\include\rkhevt.h	/^	rui8_t nref;$/;"	m	struct:RKH_EVT_T
nseq	.\rkh\source\rkhtrc.c	/^static rui8_t nseq;$/;"	v	file:
nstart	.\rkh\source\include\rkhtim.h	/^	rui16_t nstart;		\/**	# of start requests *\/$/;"	m	struct:RKH_TINFO_T
nstop	.\rkh\source\include\rkhtim.h	/^	rui16_t nstop;		\/**	# of stop requests *\/$/;"	m	struct:RKH_TINFO_T
ntick	.\rkh\source\include\rkhtim.h	/^	RKH_TNT_T ntick;$/;"	m	struct:RKH_TMR_T
num	.\oven\bsp\twrk60iar72\kuart.c	/^	uint8_t num;$/;"	m	file:
off	.\oven\oven_6\oven.h	/^RKH_DCLR_BASIC_STATE open, ready, on, off;$/;"	v
on	.\oven\oven_6\oven.h	/^RKH_DCLR_BASIC_STATE open, ready, on, off;$/;"	v
open	.\oven\oven_2\oven.h	/^RKH_DCLR_BASIC_STATE open, ready, cooking;$/;"	v
open	.\oven\oven_3\oven.h	/^RKH_DCLR_BASIC_STATE open, ready, cooking;$/;"	v
open	.\oven\oven_4\oven.h	/^RKH_DCLR_BASIC_STATE open, ready, cooking;$/;"	v
open	.\oven\oven_5\oven.h	/^RKH_DCLR_BASIC_STATE open, ready, cooking;$/;"	v
open	.\oven\oven_6\oven.h	/^RKH_DCLR_BASIC_STATE open, ready, on, off;$/;"	v
os_signal	.\rkh\source\include\rkhitl.h	/^	RKH_OSSIGNAL_TYPE os_signal;$/;"	m	struct:RKH_SMA_T
ov_sigs_t	.\oven\oven_1\ovenevt.h	/^typedef enum ov_sigs_t$/;"	g
ov_sigs_t	.\oven\oven_2\ovenevt.h	/^typedef enum ov_sigs_t$/;"	g
ov_sigs_t	.\oven\oven_3\ovenevt.h	/^typedef enum ov_sigs_t$/;"	g
ov_sigs_t	.\oven\oven_4\ovenevt.h	/^typedef enum ov_sigs_t$/;"	g
ov_sigs_t	.\oven\oven_5\ovenevt.h	/^typedef enum ov_sigs_t$/;"	g
ov_sigs_t	.\oven\oven_6\ovenevt.h	/^typedef enum ov_sigs_t$/;"	g
oven	.\oven\oven_1\oven.h	/^RKH_SMA_DCLR( oven );$/;"	v
oven	.\oven\oven_2\oven.h	/^RKH_SMA_DCLR( oven );$/;"	v
oven	.\oven\oven_3\oven.h	/^RKH_SMA_DCLR( oven );$/;"	v
oven	.\oven\oven_4\oven.h	/^RKH_SMA_DCLR( oven );$/;"	v
oven	.\oven\oven_5\oven.h	/^RKH_SMA_DCLR( oven );$/;"	v
oven	.\oven\oven_6\oven.h	/^RKH_SMA_DCLR( oven );$/;"	v
oven_init	.\oven\oven_1\ovenact.c	/^oven_init( void )$/;"	f
oven_init	.\oven\oven_2\ovenact.c	/^oven_init( void )$/;"	f
oven_init	.\oven\oven_3\ovenact.c	/^oven_init( void )$/;"	f
oven_init	.\oven\oven_4\ovenact.c	/^oven_init( void )$/;"	f
oven_init	.\oven\oven_5\ovenact.c	/^oven_init( void )$/;"	f
oven_init	.\oven\oven_6\ovenact.c	/^oven_init( void )$/;"	f
oventim	.\oven\oven_1\ovenact.c	/^RKH_TMR_T oventim;$/;"	v
oventim	.\oven\oven_2\ovenact.c	/^RKH_TMR_T oventim;$/;"	v
oventim	.\oven\oven_3\ovenact.c	/^RKH_TMR_T oventim;$/;"	v
oventim	.\oven\oven_4\ovenact.c	/^RKH_TMR_T oventim;$/;"	v
oventim	.\oven\oven_5\ovenact.c	/^RKH_TMR_T oventim;$/;"	v
oventim	.\oven\oven_6\ovenact.c	/^RKH_TMR_T oventim;$/;"	v
parent	.\rkh\source\include\rkhitl.h	/^	RKHROM RKH_RSM_T *parent;$/;"	m	struct:RKH_SEXP_T
parent	.\rkh\source\include\rkhitl.h	/^	RKHROM RKH_ST_T *parent;$/;"	m	struct:RKH_SHIST_T
parent	.\rkh\source\include\rkhitl.h	/^	RKHROM struct RKH_ST_T *parent;$/;"	m	struct:RKH_SENP_T
parent	.\rkh\source\include\rkhitl.h	/^	RKHROM struct RKH_ST_T *parent;$/;"	m	struct:RKH_ST_T
pend	.\rkh\source\include\rkhrq.h	/^	void **pend;$/;"	m	struct:RKH_RQ_T
period	.\rkh\source\include\rkhtim.h	/^	RKH_TNT_T period;$/;"	m	struct:RKH_TMR_T
pevt	.\trtemp\gprsmgr\gmgract.c	/^static SEND_EVT_REQ_T *pevt;$/;"	v	file:
pin	.\rkh\source\include\rkhrq.h	/^	void **pin;$/;"	m	struct:RKH_RQ_T
pool	.\rkh\source\include\rkhevt.h	/^	rui8_t pool;$/;"	m	struct:RKH_EVT_T
pos	.\trtemp\trtemp.h	/^	GPSFRM_T pos;$/;"	m
pout	.\rkh\source\include\rkhrq.h	/^	void **pout;$/;"	m	struct:RKH_RQ_T
ppos	.\trtemp\tracking\trkact.c	/^static EGPSFRM_T *ppos;$/;"	v	file:
ppty	.\rkh\source\include\rkhitl.h	/^	rui8_t ppty;$/;"	m	struct:ROMRKH_T
prepro	.\rkh\source\include\rkhitl.h	/^	RKH_PPRO_T prepro;$/;"	m	struct:RKH_SBSC_T
prepro	.\rkh\source\include\rkhitl.h	/^	RKH_PPRO_T prepro;$/;"	m	struct:RKH_SCMP_T
print_banner	.\oven\bsp\win32vc08\bsp.c	/^print_banner( void )$/;"	f	file:
print_banner	.\trtemp\bsp\x86\bsp.c	/^print_banner( void )$/;"	f	file:
print_help	.\trtemp\bsp\x86\bsp.c	/^print_help( void )$/;"	f	file:
print_settings	.\trtemp\bsp\x86\bsp.c	/^print_settings( void )$/;"	f	file:
prio	.\oven\bsp\twrk60iar72\kuart.c	/^	uint8_t prio;$/;"	m	file:
prio	.\rkh\source\include\rkhitl.h	/^	rui8_t prio;$/;"	m	struct:ROMRKH_T
program_start	.\oven\bsp\twrk60iar72\cm4f\MCUinit.c	/^static void program_start( void )$/;"	f	file:
pstart	.\rkh\source\include\rkhrq.h	/^	const void **pstart;$/;"	m	struct:RKH_RQ_T
puts	.\rkh\source\include\rkhmp.h	/^	rui8_t puts;$/;"	m
qe_gmgr	.\trtemp\main.c	/^static RKHEVT_T *qe_gmgr[ QGMGR_STO_SIZE ];$/;"	v	file:
qe_tctrl	.\trtemp\main.c	/^static RKHEVT_T *qe_tctrl[ QTCTRL_STO_SIZE ];$/;"	v	file:
qe_trk	.\trtemp\main.c	/^static RKHEVT_T *qe_trk[ QTRK_STO_SIZE ];$/;"	v	file:
qsto	.\oven\oven_1\main.c	/^static RKH_EVT_T *qsto[ QSTO_SIZE ];$/;"	v	file:
qsto	.\oven\oven_2\main.c	/^static RKH_EVT_T *qsto[ QSTO_SIZE ];$/;"	v	file:
qsto	.\oven\oven_3\main.c	/^static RKH_EVT_T *qsto[ QSTO_SIZE ];$/;"	v	file:
qsto	.\oven\oven_4\main.c	/^static RKH_EVT_T *qsto[ QSTO_SIZE ];$/;"	v	file:
qsto	.\oven\oven_5\main.c	/^static RKH_EVT_T *qsto[ QSTO_SIZE ];$/;"	v	file:
qsto	.\oven\oven_6\main.c	/^static RKH_EVT_T *qsto[ QSTO_SIZE ];$/;"	v	file:
qty	.\rkh\source\include\rkhrq.h	/^	RKH_RQNE_T qty;$/;"	m	struct:RKH_RQ_T
qurc	.\oven\oven_5\ovenact.c	/^RKH_RQ_T qurc;$/;"	v
qurc	.\oven\oven_6\ovenact.c	/^RKH_RQ_T qurc;$/;"	v
qurc_sto	.\oven\oven_5\ovenact.c	/^static RKH_EVT_T *qurc_sto[ MAX_SIZEOF_QURC ];$/;"	v	file:
qurc_sto	.\oven\oven_6\ovenact.c	/^static RKH_EVT_T *qurc_sto[ MAX_SIZEOF_QURC ];$/;"	v	file:
rawsw	.\oven\bsp\twrk60iar72\switch\switch.h	/^	MUInt (*rawsw)(void);$/;"	m
rawsw1	.\oven\bsp\twrk60iar72\switch\swhdl.c	/^rawsw1( void )$/;"	f
rawsw2	.\oven\bsp\twrk60iar72\switch\swhdl.c	/^rawsw2( void )$/;"	f
rbool_t	.\rkh\source\portable\80x86\linux_st\gnu\rkht.h	/^typedef unsigned int	rbool_t;$/;"	t
rbool_t	.\rkh\source\portable\80x86\win32_mt\vc08\rkht.h	/^typedef unsigned int	rbool_t;$/;"	t
rbool_t	.\rkh\source\portable\80x86\win32_st\vc08\rkht.h	/^typedef unsigned int	rbool_t;$/;"	t
rbool_t	.\rkh\source\portable\arm-cortex\rkhs\arm_cm0\cw_v10\rkht.h	/^typedef unsigned int	rbool_t;$/;"	t
rbool_t	.\rkh\source\portable\arm-cortex\rkhs\arm_cm3\codered\rkht.h	/^typedef unsigned int	rbool_t;$/;"	t
rbool_t	.\rkh\source\portable\arm-cortex\rkhs\arm_cm4f\cw_v10\rkht.h	/^typedef unsigned int	rbool_t;$/;"	t
rbool_t	.\rkh\source\portable\arm-cortex\rkhs\arm_cm4f\iar_v7_2\rkht.h	/^typedef unsigned int	rbool_t;$/;"	t
rbool_t	.\rkh\source\portable\cfv1\rkhs\cw6_3\rkht.h	/^typedef unsigned int	rbool_t;$/;"	t
rbool_t	.\rkh\source\portable\s08\rkhs\cw6_3\rkht.h	/^typedef unsigned int	rbool_t;$/;"	t
ready	.\oven\oven_1\oven.h	/^RKH_DCLR_BASIC_STATE idle, ready, cooking;$/;"	v
ready	.\oven\oven_2\oven.h	/^RKH_DCLR_BASIC_STATE open, ready, cooking;$/;"	v
ready	.\oven\oven_3\oven.h	/^RKH_DCLR_BASIC_STATE open, ready, cooking;$/;"	v
ready	.\oven\oven_4\oven.h	/^RKH_DCLR_BASIC_STATE open, ready, cooking;$/;"	v
ready	.\oven\oven_5\oven.h	/^RKH_DCLR_BASIC_STATE open, ready, cooking;$/;"	v
ready	.\oven\oven_6\oven.h	/^RKH_DCLR_BASIC_STATE open, ready, on, off;$/;"	v
recall_events	.\trtemp\gprsmgr\gmgract.c	/^recall_events( void )$/;"	f
recall_evts	.\oven\oven_5\ovenact.c	/^recall_evts( const RKH_SMA_T *sma, RKH_EVT_T *pe )$/;"	f
recall_evts	.\oven\oven_6\ovenact.c	/^recall_evts( const RKH_SMA_T *sma, RKH_EVT_T *pe )$/;"	f
rel_curr_pos	.\trtemp\tracking\trkact.c	/^rel_curr_pos( RKHEVT_T *pe )$/;"	f
rem_from_list	.\rkh\source\rkhtim.c	/^rem_from_list( RKH_TMR_T *t, RKH_TMR_T *tprev )$/;"	f	file:
reset_now	.\oven\bsp\twrk60iar72\bsp.h	84;"	d
reset_now	.\oven\bsp\twrk60iar72\bsp.h	86;"	d
restart_cnt	.\oven\oven_5\ovenact.c	/^static rui8_t restart_cnt;$/;"	v	file:
restart_cnt	.\oven\oven_6\ovenact.c	/^static rui8_t restart_cnt;$/;"	v	file:
restart_timer	.\oven\oven_3\ovenact.c	/^restart_timer( void )$/;"	f
restart_timer	.\oven\oven_4\ovenact.c	/^restart_timer( void )$/;"	f
ri16_t	.\rkh\source\portable\80x86\linux_st\gnu\rkht.h	/^typedef signed short 	ri16_t;$/;"	t
ri16_t	.\rkh\source\portable\80x86\win32_mt\vc08\rkht.h	/^typedef signed short 	ri16_t;$/;"	t
ri16_t	.\rkh\source\portable\80x86\win32_st\vc08\rkht.h	/^typedef signed short 	ri16_t;$/;"	t
ri16_t	.\rkh\source\portable\arm-cortex\rkhs\arm_cm0\cw_v10\rkht.h	/^typedef signed short 	ri16_t;$/;"	t
ri16_t	.\rkh\source\portable\arm-cortex\rkhs\arm_cm3\codered\rkht.h	/^typedef signed short 	ri16_t;$/;"	t
ri16_t	.\rkh\source\portable\arm-cortex\rkhs\arm_cm4f\cw_v10\rkht.h	/^typedef signed short 	ri16_t;$/;"	t
ri16_t	.\rkh\source\portable\arm-cortex\rkhs\arm_cm4f\iar_v7_2\rkht.h	/^typedef signed short 	ri16_t;$/;"	t
ri16_t	.\rkh\source\portable\cfv1\rkhs\cw6_3\rkht.h	/^typedef signed short 	ri16_t;$/;"	t
ri16_t	.\rkh\source\portable\s08\rkhs\cw6_3\rkht.h	/^typedef signed short 	ri16_t;$/;"	t
ri32_t	.\rkh\source\portable\80x86\linux_st\gnu\rkht.h	/^typedef signed long		ri32_t;$/;"	t
ri32_t	.\rkh\source\portable\80x86\win32_mt\vc08\rkht.h	/^typedef signed long		ri32_t;$/;"	t
ri32_t	.\rkh\source\portable\80x86\win32_st\vc08\rkht.h	/^typedef signed long		ri32_t;$/;"	t
ri32_t	.\rkh\source\portable\arm-cortex\rkhs\arm_cm0\cw_v10\rkht.h	/^typedef signed long		ri32_t;$/;"	t
ri32_t	.\rkh\source\portable\arm-cortex\rkhs\arm_cm3\codered\rkht.h	/^typedef signed long		ri32_t;$/;"	t
ri32_t	.\rkh\source\portable\arm-cortex\rkhs\arm_cm4f\cw_v10\rkht.h	/^typedef signed long		ri32_t;$/;"	t
ri32_t	.\rkh\source\portable\arm-cortex\rkhs\arm_cm4f\iar_v7_2\rkht.h	/^typedef signed long		ri32_t;$/;"	t
ri32_t	.\rkh\source\portable\cfv1\rkhs\cw6_3\rkht.h	/^typedef signed long		ri32_t;$/;"	t
ri32_t	.\rkh\source\portable\s08\rkhs\cw6_3\rkht.h	/^typedef signed long		ri32_t;$/;"	t
ri8_t	.\rkh\source\portable\80x86\linux_st\gnu\rkht.h	/^typedef signed char 	ri8_t;$/;"	t
ri8_t	.\rkh\source\portable\80x86\win32_mt\vc08\rkht.h	/^typedef signed char 	ri8_t;$/;"	t
ri8_t	.\rkh\source\portable\80x86\win32_st\vc08\rkht.h	/^typedef signed char 	ri8_t;$/;"	t
ri8_t	.\rkh\source\portable\arm-cortex\rkhs\arm_cm0\cw_v10\rkht.h	/^typedef signed char 	ri8_t;$/;"	t
ri8_t	.\rkh\source\portable\arm-cortex\rkhs\arm_cm3\codered\rkht.h	/^typedef signed char 	ri8_t;$/;"	t
ri8_t	.\rkh\source\portable\arm-cortex\rkhs\arm_cm4f\cw_v10\rkht.h	/^typedef signed char 	ri8_t;$/;"	t
ri8_t	.\rkh\source\portable\arm-cortex\rkhs\arm_cm4f\iar_v7_2\rkht.h	/^typedef signed char 	ri8_t;$/;"	t
ri8_t	.\rkh\source\portable\cfv1\rkhs\cw6_3\rkht.h	/^typedef signed char 	ri8_t;$/;"	t
ri8_t	.\rkh\source\portable\s08\rkhs\cw6_3\rkht.h	/^typedef signed char 	ri8_t;$/;"	t
rint	.\rkh\source\portable\80x86\linux_st\gnu\rkht.h	/^typedef signed int		rint;$/;"	t
rint	.\rkh\source\portable\80x86\win32_mt\vc08\rkht.h	/^typedef signed int		rint;$/;"	t
rint	.\rkh\source\portable\80x86\win32_st\vc08\rkht.h	/^typedef signed int		rint;$/;"	t
rint	.\rkh\source\portable\arm-cortex\rkhs\arm_cm0\cw_v10\rkht.h	/^typedef signed int		rint;$/;"	t
rint	.\rkh\source\portable\arm-cortex\rkhs\arm_cm3\codered\rkht.h	/^typedef signed int		rint;$/;"	t
rint	.\rkh\source\portable\arm-cortex\rkhs\arm_cm4f\cw_v10\rkht.h	/^typedef signed int		rint;$/;"	t
rint	.\rkh\source\portable\arm-cortex\rkhs\arm_cm4f\iar_v7_2\rkht.h	/^typedef signed int		rint;$/;"	t
rint	.\rkh\source\portable\cfv1\rkhs\cw6_3\rkht.h	/^typedef signed int		rint;$/;"	t
rint	.\rkh\source\portable\s08\rkhs\cw6_3\rkht.h	/^typedef signed char		rint;$/;"	t
rkh_add_tr_action	.\rkh\source\rkh.c	/^rkh_add_tr_action( RKH_TRN_ACT_T **list, RKH_TRN_ACT_T act, rui8_t *num )$/;"	f	file:
rkh_assert	.\oven\bsp\twrk60iar72\bsp.c	/^rkh_assert( RKHROM char * const file, int line )$/;"	f
rkh_assert	.\oven\bsp\win32vc08\bsp.c	/^rkh_assert( RKHROM char * const file, int line )$/;"	f
rkh_assert	.\trtemp\bsp\x86\bsp.c	/^rkh_assert( RKHROM char * const file, int line )$/;"	f
rkh_call_guard	.\rkh\source\include\rkhitl.h	2708;"	d
rkh_call_guard	.\rkh\source\include\rkhitl.h	2715;"	d
rkh_call_guard	.\rkh\source\include\rkhitl.h	2722;"	d
rkh_call_guard	.\rkh\source\include\rkhitl.h	2728;"	d
rkh_call_prepro	.\rkh\source\include\rkhitl.h	2609;"	d
rkh_call_prepro	.\rkh\source\include\rkhitl.h	2614;"	d
rkh_else	.\rkh\source\rkh.c	/^rkh_else( RKH_EVT_T *pe )$/;"	f
rkh_else	.\rkh\source\rkh.c	/^rkh_else( const struct RKH_SMA_T *sma )$/;"	f
rkh_else	.\rkh\source\rkh.c	/^rkh_else( const struct RKH_SMA_T *sma, RKH_EVT_T *pe )$/;"	f
rkh_else	.\rkh\source\rkh.c	/^rkh_else( void )$/;"	f
rkh_enter_critical	.\rkh\source\portable\80x86\win32_mt\vc08\rkhport.c	/^rkh_enter_critical( void )$/;"	f
rkh_enter_critical	.\rkh\source\portable\arm-cortex\rkhs\arm_cm0\cw_v10\rkhport.c	/^rkh_enter_critical( void )$/;"	f
rkh_enter_critical	.\rkh\source\portable\arm-cortex\rkhs\arm_cm3\codered\rkhport.c	/^rkh_enter_critical( void )$/;"	f
rkh_enter_critical	.\rkh\source\portable\arm-cortex\rkhs\arm_cm4f\cw_v10\rkhport.c	/^rkh_enter_critical( void )$/;"	f
rkh_enter_critical	.\rkh\source\portable\arm-cortex\rkhs\arm_cm4f\iar_v7_2\rkhport.c	/^rkh_enter_critical( void )$/;"	f
rkh_enter_critical	.\rkh\source\portable\cfv1\rkhs\cw6_3\rkhport.c	/^rkh_enter_critical( void )$/;"	f
rkh_enter_critical	.\rkh\source\portable\s08\rkhs\cw6_3\rkhport.c	/^rkh_enter_critical( void )$/;"	f
rkh_exit_critical	.\rkh\source\portable\80x86\win32_mt\vc08\rkhport.c	/^rkh_exit_critical( void )$/;"	f
rkh_exit_critical	.\rkh\source\portable\arm-cortex\rkhs\arm_cm0\cw_v10\rkhport.c	/^rkh_exit_critical( void )$/;"	f
rkh_exit_critical	.\rkh\source\portable\arm-cortex\rkhs\arm_cm3\codered\rkhport.c	/^rkh_exit_critical( void )$/;"	f
rkh_exit_critical	.\rkh\source\portable\arm-cortex\rkhs\arm_cm4f\cw_v10\rkhport.c	/^rkh_exit_critical( void )$/;"	f
rkh_exit_critical	.\rkh\source\portable\arm-cortex\rkhs\arm_cm4f\iar_v7_2\rkhport.c	/^rkh_exit_critical( void )$/;"	f
rkh_exit_critical	.\rkh\source\portable\cfv1\rkhs\cw6_3\rkhport.c	/^rkh_exit_critical( void )$/;"	f
rkh_exit_critical	.\rkh\source\portable\s08\rkhs\cw6_3\rkhport.c	/^rkh_exit_critical( void )$/;"	f
rkh_free_blk_t	.\rkh\source\rkhmp.c	/^typedef struct rkh_free_blk_t$/;"	s	file:
rkh_fwk_ae	.\rkh\source\rkhdyn.c	/^rkh_fwk_ae( RKH_ES_T esize, RKH_SIG_T e )$/;"	f
rkh_fwk_clear_history	.\rkh\source\include\rkh.h	2778;"	d
rkh_fwk_clear_history	.\rkh\source\rkh.c	/^rkh_fwk_clear_history( RKHROM RKH_SHIST_T *h )$/;"	f
rkh_fwk_defer	.\rkh\source\rkhdyn.c	/^rkh_fwk_defer( RKH_RQ_T *q, const RKH_EVT_T *e )$/;"	f
rkh_fwk_enter	.\rkh\source\portable\80x86\linux_st\gnu\rkhport.c	/^rkh_fwk_enter( void )$/;"	f
rkh_fwk_enter	.\rkh\source\portable\80x86\win32_mt\vc08\rkhport.c	/^rkh_fwk_enter( void )$/;"	f
rkh_fwk_enter	.\rkh\source\portable\80x86\win32_st\vc08\rkhport.c	/^rkh_fwk_enter( void )$/;"	f
rkh_fwk_enter	.\rkh\source\rkhs.c	/^rkh_fwk_enter( void )$/;"	f
rkh_fwk_epool_register	.\rkh\source\rkhdyn.c	/^rkh_fwk_epool_register( void *sstart, rui32_t ssize, RKH_ES_T esize )$/;"	f
rkh_fwk_exit	.\rkh\source\portable\80x86\linux_st\gnu\rkhport.c	/^rkh_fwk_exit( void )$/;"	f
rkh_fwk_exit	.\rkh\source\portable\80x86\win32_mt\vc08\rkhport.c	/^rkh_fwk_exit( void )$/;"	f
rkh_fwk_exit	.\rkh\source\portable\80x86\win32_st\vc08\rkhport.c	/^rkh_fwk_exit( void )$/;"	f
rkh_fwk_exit	.\rkh\source\rkhs.c	/^rkh_fwk_exit( void )$/;"	f
rkh_fwk_gc	.\rkh\source\rkhdyn.c	/^rkh_fwk_gc( RKH_EVT_T *e )$/;"	f
rkh_fwk_init	.\rkh\source\portable\80x86\linux_st\gnu\rkhport.c	/^rkh_fwk_init( void )$/;"	f
rkh_fwk_init	.\rkh\source\portable\80x86\win32_mt\vc08\rkhport.c	/^rkh_fwk_init( void )$/;"	f
rkh_fwk_init	.\rkh\source\portable\80x86\win32_st\vc08\rkhport.c	/^rkh_fwk_init( void )$/;"	f
rkh_fwk_recall	.\rkh\source\rkhdyn.c	/^rkh_fwk_recall( RKH_SMA_T *sma, RKH_RQ_T *q )$/;"	f
rkh_fwk_reserve	.\rkh\source\rkhdyn.c	/^rkh_fwk_reserve( RKH_EVT_T *e )$/;"	f
rkh_get_port_desc	.\rkh\source\portable\80x86\linux_st\gnu\rkhport.c	/^rkh_get_port_desc( void )$/;"	f
rkh_get_port_desc	.\rkh\source\portable\80x86\win32_mt\vc08\rkhport.c	/^rkh_get_port_desc( void )$/;"	f
rkh_get_port_desc	.\rkh\source\portable\80x86\win32_st\vc08\rkhport.c	/^rkh_get_port_desc( void )$/;"	f
rkh_get_port_desc	.\rkh\source\portable\arm-cortex\rkhs\arm_cm0\cw_v10\rkhport.c	/^rkh_get_port_desc( void )$/;"	f
rkh_get_port_desc	.\rkh\source\portable\arm-cortex\rkhs\arm_cm3\codered\rkhport.c	/^rkh_get_port_desc( void )$/;"	f
rkh_get_port_desc	.\rkh\source\portable\arm-cortex\rkhs\arm_cm4f\cw_v10\rkhport.c	/^rkh_get_port_desc( void )$/;"	f
rkh_get_port_desc	.\rkh\source\portable\arm-cortex\rkhs\arm_cm4f\iar_v7_2\rkhport.c	/^rkh_get_port_desc( void )$/;"	f
rkh_get_port_desc	.\rkh\source\portable\cfv1\rkhs\cw6_3\rkhport.c	/^rkh_get_port_desc( void )$/;"	f
rkh_get_port_desc	.\rkh\source\portable\s08\rkhs\cw6_3\rkhport.c	/^rkh_get_port_desc( void )$/;"	f
rkh_get_port_version	.\rkh\source\portable\80x86\linux_st\gnu\rkhport.c	/^rkh_get_port_version( void )$/;"	f
rkh_get_port_version	.\rkh\source\portable\80x86\win32_mt\vc08\rkhport.c	/^rkh_get_port_version( void )$/;"	f
rkh_get_port_version	.\rkh\source\portable\80x86\win32_st\vc08\rkhport.c	/^rkh_get_port_version( void )$/;"	f
rkh_get_port_version	.\rkh\source\portable\arm-cortex\rkhs\arm_cm0\cw_v10\rkhport.c	/^rkh_get_port_version( void )$/;"	f
rkh_get_port_version	.\rkh\source\portable\arm-cortex\rkhs\arm_cm3\codered\rkhport.c	/^rkh_get_port_version( void )$/;"	f
rkh_get_port_version	.\rkh\source\portable\arm-cortex\rkhs\arm_cm4f\cw_v10\rkhport.c	/^rkh_get_port_version( void )$/;"	f
rkh_get_port_version	.\rkh\source\portable\arm-cortex\rkhs\arm_cm4f\iar_v7_2\rkhport.c	/^rkh_get_port_version( void )$/;"	f
rkh_hk_exit	.\trtemp\bsp\x86\bsp.c	/^rkh_hk_exit( void ) $/;"	f
rkh_hk_idle	.\trtemp\bsp\x86\bsp.c	/^rkh_hk_idle( void )				\/* called within critical section *\/$/;"	f
rkh_hk_start	.\trtemp\bsp\x86\bsp.c	/^rkh_hk_start( void ) $/;"	f
rkh_hook_exit	.\oven\bsp\twrk60iar72\bsp.c	/^rkh_hook_exit( void ) $/;"	f
rkh_hook_exit	.\oven\bsp\win32vc08\bsp.c	/^rkh_hook_exit( void ) $/;"	f
rkh_hook_idle	.\oven\bsp\twrk60iar72\bsp.c	/^rkh_hook_idle( void )				\/* called within critical section *\/$/;"	f
rkh_hook_idle	.\oven\bsp\win32vc08\bsp.c	/^rkh_hook_idle( void )				\/* called within critical section *\/$/;"	f
rkh_hook_start	.\oven\bsp\twrk60iar72\bsp.c	/^rkh_hook_start( void ) $/;"	f
rkh_hook_start	.\oven\bsp\win32vc08\bsp.c	/^rkh_hook_start( void ) $/;"	f
rkh_hook_timetick	.\oven\bsp\twrk60iar72\bsp.c	/^rkh_hook_timetick( void )$/;"	f
rkh_hook_timetick	.\oven\bsp\win32vc08\bsp.c	/^rkh_hook_timetick( void )$/;"	f
rkh_maptbl	.\rkh\source\rkhtbl.c	/^RKHROM rui8_t rkh_maptbl[] = $/;"	v
rkh_mp_clear_info	.\rkh\source\rkhmp.c	/^rkh_mp_clear_info( RKH_MP_T *mp )$/;"	f
rkh_mp_get	.\rkh\source\rkhmp.c	/^rkh_mp_get( RKH_MP_T *mp )$/;"	f
rkh_mp_get_bsize	.\rkh\source\rkhmp.c	/^rkh_mp_get_bsize( RKH_MP_T *mp )$/;"	f
rkh_mp_get_info	.\rkh\source\rkhmp.c	/^rkh_mp_get_info( RKH_MP_T *mp, RKH_MPI_T *mpi )$/;"	f
rkh_mp_get_low_wmark	.\rkh\source\rkhmp.c	/^rkh_mp_get_low_wmark( RKH_MP_T *mp )$/;"	f
rkh_mp_get_nfree	.\rkh\source\rkhmp.c	/^rkh_mp_get_nfree( RKH_MP_T *mp )$/;"	f
rkh_mp_init	.\rkh\source\rkhmp.c	/^rkh_mp_init( RKH_MP_T *mp, void *sstart, rui16_t ssize, $/;"	f
rkh_mp_put	.\rkh\source\rkhmp.c	/^rkh_mp_put( RKH_MP_T *mp, void *blk )$/;"	f
rkh_rq_clear_info	.\rkh\source\rkhrq.c	/^rkh_rq_clear_info( RKH_RQ_T *q )$/;"	f
rkh_rq_deplete	.\rkh\source\rkhrq.c	/^rkh_rq_deplete( RKH_RQ_T *q )$/;"	f
rkh_rq_get	.\rkh\source\rkhrq.c	/^rkh_rq_get( RKH_RQ_T *q  )$/;"	f
rkh_rq_get_info	.\rkh\source\rkhrq.c	/^rkh_rq_get_info( RKH_RQ_T *q, RKH_RQI_T *pqi )$/;"	f
rkh_rq_get_lwm	.\rkh\source\rkhrq.c	/^rkh_rq_get_lwm( RKH_RQ_T *q )$/;"	f
rkh_rq_get_num	.\rkh\source\rkhrq.c	/^rkh_rq_get_num( RKH_RQ_T *q )$/;"	f
rkh_rq_is_full	.\rkh\source\rkhrq.c	/^rkh_rq_is_full( RKH_RQ_T *q )$/;"	f
rkh_rq_put_fifo	.\rkh\source\rkhrq.c	/^rkh_rq_put_fifo( RKH_RQ_T *q, const void *pe )$/;"	f
rkh_rq_put_lifo	.\rkh\source\rkhrq.c	/^rkh_rq_put_lifo( RKH_RQ_T *q, const void *pe )$/;"	f
rkh_rq_read	.\rkh\source\rkhrq.c	/^rkh_rq_read( RKH_RQ_T *q, void *pe )$/;"	f
rkh_set_tickrate	.\rkh\source\portable\80x86\win32_mt\vc08\rkhport.c	/^rkh_set_tickrate( rui32_t tick_rate_hz )$/;"	f
rkh_sma_activate	.\rkh\source\portable\80x86\linux_st\gnu\rkhport.c	/^rkh_sma_activate(	RKH_SMA_T *sma, const RKH_EVT_T **qs, RKH_RQNE_T qsize, $/;"	f
rkh_sma_activate	.\rkh\source\portable\80x86\win32_mt\vc08\rkhport.c	/^rkh_sma_activate( RKH_SMA_T *sma, const RKH_EVT_T **qs, RKH_RQNE_T qsize, $/;"	f
rkh_sma_activate	.\rkh\source\portable\80x86\win32_st\vc08\rkhport.c	/^rkh_sma_activate(	RKH_SMA_T *sma, const RKH_EVT_T **qs, RKH_RQNE_T qsize, $/;"	f
rkh_sma_activate	.\rkh\source\rkhs.c	/^rkh_sma_activate(	RKH_SMA_T *sma, const RKH_EVT_T **qs, RKH_RQNE_T qsize, $/;"	f
rkh_sma_clear_info	.\rkh\source\rkh.c	/^rkh_sma_clear_info( RKH_SMA_T *sma )$/;"	f
rkh_sma_dispatch	.\rkh\source\rkh.c	/^rkh_sma_dispatch( RKH_SMA_T *sma, RKH_EVT_T *pe )$/;"	f
rkh_sma_get	.\rkh\source\rkhdyn.c	/^rkh_sma_get( RKH_SMA_T *sma )$/;"	f
rkh_sma_get_info	.\rkh\source\rkh.c	/^rkh_sma_get_info( RKH_SMA_T *sma, RKH_SMAI_T *psi )$/;"	f
rkh_sma_init_hsm	.\rkh\source\rkh.c	/^rkh_sma_init_hsm( RKH_SMA_T *sma )$/;"	f
rkh_sma_post_fifo	.\rkh\source\rkhdyn.c	/^rkh_sma_post_fifo( RKH_SMA_T *sma, const RKH_EVT_T *e, $/;"	f
rkh_sma_post_lifo	.\rkh\source\rkhdyn.c	/^rkh_sma_post_lifo( RKH_SMA_T *sma, const RKH_EVT_T *e, $/;"	f
rkh_sma_register	.\rkh\source\rkhsma.c	/^rkh_sma_register( RKH_SMA_T *sma )$/;"	f
rkh_sma_terminate	.\rkh\source\portable\80x86\linux_st\gnu\rkhport.c	/^rkh_sma_terminate( RKH_SMA_T *sma )$/;"	f
rkh_sma_terminate	.\rkh\source\portable\80x86\win32_mt\vc08\rkhport.c	/^rkh_sma_terminate( RKH_SMA_T *sma )$/;"	f
rkh_sma_terminate	.\rkh\source\portable\80x86\win32_st\vc08\rkhport.c	/^rkh_sma_terminate( RKH_SMA_T *sma )$/;"	f
rkh_sma_terminate	.\rkh\source\rkhs.c	/^rkh_sma_terminate( RKH_SMA_T *sma )$/;"	f
rkh_sma_unregister	.\rkh\source\rkhsma.c	/^rkh_sma_unregister( RKH_SMA_T *sma )$/;"	f
rkh_sptbl	.\rkh\source\rkhsma.c	/^RKH_SMA_T *rkh_sptbl[ RKH_CFG_FWK_MAX_SMA ];			\/* registered SMA table *\/$/;"	v
rkh_tmr_clear_info	.\rkh\source\rkhtim.c	/^rkh_tmr_clear_info( RKH_TMR_T *t )$/;"	f
rkh_tmr_get_info	.\rkh\source\rkhtim.c	/^rkh_tmr_get_info( RKH_TMR_T *t, RKH_TINFO_T *info )$/;"	f
rkh_tmr_init_	.\rkh\source\rkhtim.c	/^rkh_tmr_init_( RKH_TMR_T *t, const RKH_EVT_T *e )$/;"	f
rkh_tmr_start	.\rkh\source\rkhtim.c	/^rkh_tmr_start( RKH_TMR_T *t, const struct RKH_SMA_T *sma, RKH_TNT_T itick )$/;"	f
rkh_tmr_stop	.\rkh\source\rkhtim.c	/^rkh_tmr_stop( RKH_TMR_T *t )$/;"	f
rkh_tmr_tick	.\rkh\source\rkhtim.c	/^rkh_tmr_tick( const void *const sender )$/;"	f
rkh_trc_ao	.\rkh\source\rkhtrc.c	/^rkh_trc_ao( struct RKH_SMA_T *ao )$/;"	f
rkh_trc_begin	.\rkh\source\rkhtrc.c	/^rkh_trc_begin( rui8_t eid )$/;"	f
rkh_trc_clear_chk	.\rkh\source\rkhtrc.c	/^rkh_trc_clear_chk( void )$/;"	f
rkh_trc_close	.\oven\bsp\twrk60iar72\bsp.c	/^rkh_trc_close( void )$/;"	f
rkh_trc_close	.\oven\bsp\win32vc08\bsp.c	/^rkh_trc_close( void )$/;"	f
rkh_trc_close	.\trtemp\bsp\x86\bsp.c	/^rkh_trc_close( void )$/;"	f
rkh_trc_end	.\rkh\source\rkhtrc.c	/^rkh_trc_end( void )$/;"	f
rkh_trc_events	.\rkh\source\include\rkhtrc.h	/^typedef enum rkh_trc_events$/;"	g
rkh_trc_filter_event_	.\rkh\source\rkhtrc.c	/^rkh_trc_filter_event_( rui8_t ctrl, rui8_t evt )$/;"	f
rkh_trc_filter_group_	.\rkh\source\rkhtrc.c	/^rkh_trc_filter_group_( rui8_t ctrl, rui8_t grp, rui8_t mode )$/;"	f
rkh_trc_flush	.\oven\bsp\twrk60iar72\bsp.c	/^rkh_trc_flush( void )$/;"	f
rkh_trc_flush	.\oven\bsp\win32vc08\bsp.c	/^rkh_trc_flush( void )$/;"	f
rkh_trc_flush	.\trtemp\bsp\x86\bsp.c	/^rkh_trc_flush( void )$/;"	f
rkh_trc_fmt_mem	.\rkh\source\rkhtrc.c	/^rkh_trc_fmt_mem( const rui8_t *mem, rui8_t size )$/;"	f
rkh_trc_fmt_str	.\rkh\source\rkhtrc.c	/^rkh_trc_fmt_str( const char *s )$/;"	f
rkh_trc_fmt_u16	.\rkh\source\rkhtrc.c	/^rkh_trc_fmt_u16( rui8_t fmt, rui16_t d )$/;"	f
rkh_trc_fmt_u32	.\rkh\source\rkhtrc.c	/^rkh_trc_fmt_u32( rui8_t fmt, rui32_t d )$/;"	f
rkh_trc_fmt_u8	.\rkh\source\rkhtrc.c	/^rkh_trc_fmt_u8( rui8_t fmt, rui8_t d )$/;"	f
rkh_trc_get	.\rkh\source\rkhtrc.c	/^rkh_trc_get( void )$/;"	f
rkh_trc_get_block	.\rkh\source\rkhtrc.c	/^rkh_trc_get_block( TRCQTY_T *nget )$/;"	f
rkh_trc_getts	.\oven\bsp\twrk60iar72\bsp.c	/^rkh_trc_getts( void )$/;"	f
rkh_trc_getts	.\oven\bsp\win32vc08\bsp.c	/^rkh_trc_getts( void )$/;"	f
rkh_trc_getts	.\trtemp\bsp\x86\bsp.c	/^rkh_trc_getts( void )$/;"	f
rkh_trc_groups	.\rkh\source\include\rkhtrc.h	/^typedef enum rkh_trc_groups$/;"	g
rkh_trc_init	.\rkh\source\rkhtrc.c	/^rkh_trc_init( void )$/;"	f
rkh_trc_isoff_	.\rkh\source\rkhtrc.c	/^rkh_trc_isoff_( rui8_t e )$/;"	f
rkh_trc_obj	.\rkh\source\rkhtrc.c	/^rkh_trc_obj( rui8_t tre, rui8_t *obj, const char *obj_name )$/;"	f
rkh_trc_open	.\oven\bsp\twrk60iar72\bsp.c	/^rkh_trc_open( void )$/;"	f
rkh_trc_open	.\oven\bsp\win32vc08\bsp.c	/^rkh_trc_open( void )$/;"	f
rkh_trc_open	.\trtemp\bsp\x86\bsp.c	/^rkh_trc_open( void )$/;"	f
rkh_trc_put	.\rkh\source\rkhtrc.c	/^rkh_trc_put( rui8_t b )$/;"	f
rkh_trc_sig	.\rkh\source\rkhtrc.c	/^rkh_trc_sig( RKH_SIG_T sig, const char *sig_name )$/;"	f
rkh_trc_simfil	.\rkh\source\rkhtrc.c	/^rkh_trc_simfil( const RKH_TRC_FIL_T *filter, 	RKH_TRC_FSLOT slot, $/;"	f
rkh_trc_simfil_isoff	.\rkh\source\rkhtrc.c	/^rkh_trc_simfil_isoff( const RKH_TRC_FIL_T *filter, RKH_TRC_FSLOT slot )$/;"	f
rkh_trc_state	.\rkh\source\rkhtrc.c	/^rkh_trc_state( struct RKH_SMA_T *ao, rui8_t *state )$/;"	f
rkh_trc_str	.\rkh\source\rkhtrc.c	/^rkh_trc_str( const char *s )$/;"	f
rkh_trc_u16	.\rkh\source\rkhtrc.c	/^rkh_trc_u16( rui16_t d )$/;"	f
rkh_trc_u32	.\rkh\source\rkhtrc.c	/^rkh_trc_u32( rui32_t d )$/;"	f
rkh_trc_u8	.\rkh\source\rkhtrc.c	/^rkh_trc_u8( rui8_t d )$/;"	f
rkh_unmaptbl	.\rkh\source\rkhtbl.c	/^RKHROM rui8_t rkh_unmaptbl[] = $/;"	v
rkh_update_deep_hist	.\rkh\source\rkh.c	/^	rkh_update_deep_hist( RKHROM RKH_ST_T *from )$/;"	f	file:
rkh_update_deep_hist	.\rkh\source\rkh.c	280;"	d	file:
rkhnpool	.\rkh\source\rkhdyn.c	/^static rui8_t rkhnpool;$/;"	v	file:
rkhrg	.\rkh\source\portable\80x86\linux_st\gnu\rkhport.c	/^RKH_RG_T rkhrg;					\/* ready group of SMAs *\/$/;"	v
rkhrg	.\rkh\source\portable\80x86\win32_st\vc08\rkhport.c	/^RKH_RG_T rkhrg;					\/* ready group of SMAs *\/$/;"	v
romrkh	.\rkh\source\include\rkhitl.h	/^	RKHROM RKH_ROM_T *romrkh;$/;"	m	struct:RKH_SMA_T
room_in_dfq	.\trtemp\gprsmgr\gmgract.c	/^room_in_dfq( RKHEVT_T *pe )$/;"	f
rqi	.\rkh\source\include\rkhrq.h	/^	RKH_RQI_T rqi;$/;"	m	struct:RKH_RQ_T
rui16_t	.\rkh\source\portable\80x86\linux_st\gnu\rkht.h	/^typedef unsigned short 	rui16_t;$/;"	t
rui16_t	.\rkh\source\portable\80x86\win32_mt\vc08\rkht.h	/^typedef unsigned short 	rui16_t;$/;"	t
rui16_t	.\rkh\source\portable\80x86\win32_st\vc08\rkht.h	/^typedef unsigned short 	rui16_t;$/;"	t
rui16_t	.\rkh\source\portable\arm-cortex\rkhs\arm_cm0\cw_v10\rkht.h	/^typedef unsigned short 	rui16_t;$/;"	t
rui16_t	.\rkh\source\portable\arm-cortex\rkhs\arm_cm3\codered\rkht.h	/^typedef unsigned short 	rui16_t;$/;"	t
rui16_t	.\rkh\source\portable\arm-cortex\rkhs\arm_cm4f\cw_v10\rkht.h	/^typedef unsigned short 	rui16_t;$/;"	t
rui16_t	.\rkh\source\portable\arm-cortex\rkhs\arm_cm4f\iar_v7_2\rkht.h	/^typedef unsigned short 	rui16_t;$/;"	t
rui16_t	.\rkh\source\portable\cfv1\rkhs\cw6_3\rkht.h	/^typedef unsigned short 	rui16_t;$/;"	t
rui16_t	.\rkh\source\portable\s08\rkhs\cw6_3\rkht.h	/^typedef unsigned short 	rui16_t;$/;"	t
rui32_t	.\rkh\source\portable\80x86\linux_st\gnu\rkht.h	/^typedef unsigned long	rui32_t;$/;"	t
rui32_t	.\rkh\source\portable\80x86\win32_mt\vc08\rkht.h	/^typedef unsigned long	rui32_t;$/;"	t
rui32_t	.\rkh\source\portable\80x86\win32_st\vc08\rkht.h	/^typedef unsigned long	rui32_t;$/;"	t
rui32_t	.\rkh\source\portable\arm-cortex\rkhs\arm_cm0\cw_v10\rkht.h	/^typedef unsigned long	rui32_t;$/;"	t
rui32_t	.\rkh\source\portable\arm-cortex\rkhs\arm_cm3\codered\rkht.h	/^typedef unsigned long	rui32_t;$/;"	t
rui32_t	.\rkh\source\portable\arm-cortex\rkhs\arm_cm4f\cw_v10\rkht.h	/^typedef unsigned long	rui32_t;$/;"	t
rui32_t	.\rkh\source\portable\arm-cortex\rkhs\arm_cm4f\iar_v7_2\rkht.h	/^typedef unsigned long	rui32_t;$/;"	t
rui32_t	.\rkh\source\portable\cfv1\rkhs\cw6_3\rkht.h	/^typedef unsigned long	rui32_t;$/;"	t
rui32_t	.\rkh\source\portable\s08\rkhs\cw6_3\rkht.h	/^typedef unsigned long	rui32_t;$/;"	t
rui8_t	.\rkh\source\portable\80x86\linux_st\gnu\rkht.h	/^typedef unsigned char 	rui8_t;$/;"	t
rui8_t	.\rkh\source\portable\80x86\win32_mt\vc08\rkht.h	/^typedef unsigned char 	rui8_t;$/;"	t
rui8_t	.\rkh\source\portable\80x86\win32_st\vc08\rkht.h	/^typedef unsigned char 	rui8_t;$/;"	t
rui8_t	.\rkh\source\portable\arm-cortex\rkhs\arm_cm0\cw_v10\rkht.h	/^typedef unsigned char 	rui8_t;$/;"	t
rui8_t	.\rkh\source\portable\arm-cortex\rkhs\arm_cm3\codered\rkht.h	/^typedef unsigned char 	rui8_t;$/;"	t
rui8_t	.\rkh\source\portable\arm-cortex\rkhs\arm_cm4f\cw_v10\rkht.h	/^typedef unsigned char 	rui8_t;$/;"	t
rui8_t	.\rkh\source\portable\arm-cortex\rkhs\arm_cm4f\iar_v7_2\rkht.h	/^typedef unsigned char 	rui8_t;$/;"	t
rui8_t	.\rkh\source\portable\cfv1\rkhs\cw6_3\rkht.h	/^typedef unsigned char 	rui8_t;$/;"	t
rui8_t	.\rkh\source\portable\s08\rkhs\cw6_3\rkht.h	/^typedef unsigned char 	rui8_t;$/;"	t
ruint	.\rkh\source\portable\80x86\linux_st\gnu\rkht.h	/^typedef unsigned int	ruint;$/;"	t
ruint	.\rkh\source\portable\80x86\win32_mt\vc08\rkht.h	/^typedef unsigned int	ruint;$/;"	t
ruint	.\rkh\source\portable\80x86\win32_st\vc08\rkht.h	/^typedef unsigned int	ruint;$/;"	t
ruint	.\rkh\source\portable\arm-cortex\rkhs\arm_cm0\cw_v10\rkht.h	/^typedef unsigned int	ruint;$/;"	t
ruint	.\rkh\source\portable\arm-cortex\rkhs\arm_cm3\codered\rkht.h	/^typedef unsigned int	ruint;$/;"	t
ruint	.\rkh\source\portable\arm-cortex\rkhs\arm_cm4f\cw_v10\rkht.h	/^typedef unsigned int	ruint;$/;"	t
ruint	.\rkh\source\portable\arm-cortex\rkhs\arm_cm4f\iar_v7_2\rkht.h	/^typedef unsigned int	ruint;$/;"	t
ruint	.\rkh\source\portable\cfv1\rkhs\cw6_3\rkht.h	/^typedef unsigned int	ruint;$/;"	t
ruint	.\rkh\source\portable\s08\rkhs\cw6_3\rkht.h	/^typedef unsigned char	ruint;$/;"	t
running	.\oven\bsp\win32vc08\bsp.c	/^rui8_t running;$/;"	v
running	.\rkh\source\include\rkhitl.h	/^	rbool_t running;$/;"	m	struct:RKH_SMA_T
running	.\rkh\source\portable\80x86\win32_mt\vc08\rkhport.c	/^static rui8_t running;$/;"	v	file:
running	.\trtemp\bsp\x86\bsp.c	/^rkhui8_t running;$/;"	v
rx_ffsz	.\oven\bsp\twrk60iar72\kuart.h	/^	uint8 rx_ffsz;		\/* rx fifo size *\/$/;"	m
rxcb	.\oven\bsp\twrk60iar72\kuart.c	/^	KUARTRX_CB rxcb;$/;"	m	file:
rxcb	.\oven\bsp\twrk60iar72\kuart.h	/^	KUARTRX_CB rxcb;		\/* rx callback function *\/$/;"	m
sbm	.\rkh\source\include\rkhitl.h	/^	RKHROM struct RKH_RSM_T *sbm;$/;"	m	struct:RKH_SSBM_T
schar	.\oven\bsp\twrk60iar72\mytypes.h	/^typedef signed char		schar;$/;"	t
send_curr_pos	.\trtemp\tracking\trkact.c	/^send_curr_pos( RKHEVT_T *pe )$/;"	f
send_in_stop	.\trtemp\tracking\trkact.c	/^send_in_stop( RKHEVT_T *pe )$/;"	f
send_vmax_limit	.\trtemp\tracking\trkact.c	/^send_vmax_limit( void )$/;"	f
set_curr_pos	.\trtemp\tracking\trkact.c	/^set_curr_pos( RKHEVT_T *pe )$/;"	f
set_gpio	.\oven\bsp\twrk60iar72\gpio.h	40;"	d
set_irq_priority	.\oven\bsp\twrk60iar72\cm4f\arm_cm4.c	/^void set_irq_priority (int irq, int prio)$/;"	f
show_evt	.\trtemp\bsp\x86\gprs.c	/^show_evt( void )$/;"	f	file:
show_evt_compressor	.\trtemp\bsp\x86\gprs.c	/^show_evt_compressor( CMPCHG_T *p )$/;"	f	file:
show_evt_position	.\trtemp\bsp\x86\gprs.c	/^show_evt_position( GPSFRM_T *p )$/;"	f	file:
show_evt_stop	.\trtemp\bsp\x86\gprs.c	/^show_evt_stop( STOP_T *p )$/;"	f	file:
show_evt_vmax	.\trtemp\bsp\x86\gprs.c	/^show_evt_vmax( VMAX_T *p )$/;"	f	file:
sinfo	.\rkh\source\include\rkhitl.h	/^	RKH_SMAI_T sinfo;$/;"	m	struct:RKH_SMA_T
size	.\rkh\source\include\rkhtrc.h	/^	RKH_TRC_FSLOT size;		\/** Size of filter table in bytes *\/$/;"	m	struct:RKH_TRC_FIL_T
sma	.\oven\oven_1\oven.h	/^	RKH_SMA_T sma;	\/* base structure *\/$/;"	m
sma	.\oven\oven_2\oven.h	/^	RKH_SMA_T sma;	\/* base structure *\/$/;"	m
sma	.\oven\oven_3\oven.h	/^	RKH_SMA_T sma;	\/* base structure *\/$/;"	m
sma	.\oven\oven_4\oven.h	/^	RKH_SMA_T sma;	\/* base structure *\/$/;"	m
sma	.\oven\oven_5\oven.h	/^	RKH_SMA_T sma;	\/* base structure *\/$/;"	m
sma	.\oven\oven_6\oven.h	/^	RKH_SMA_T sma;	\/* base structure *\/$/;"	m
sma	.\rkh\source\include\rkhrq.h	/^	const struct RKH_SMA_T *sma;$/;"	m	struct:RKH_RQ_T
sma	.\rkh\source\include\rkhtim.h	/^	const struct RKH_SMA_T *sma;$/;"	m	struct:RKH_TMR_T
sma_is_rdy	.\rkh\source\portable\80x86\linux_st\gnu\rkhport.c	/^sem_t sma_is_rdy;          		\/* Semaphore to signal when SMAs are ready *\/$/;"	v
sma_is_rdy	.\rkh\source\portable\80x86\win32_st\vc08\rkhport.c	/^HANDLE sma_is_rdy;          	\/* Win32 event to signal when SMAs are ready *\/$/;"	v
smaprio	.\trtemp\trtemp.h	/^enum smaprio$/;"	g
sr_mem	.\rkh\source\portable\cfv1\rkhs\cw6_3\rkhport.c	/^static unsigned short sr_mem;$/;"	v	file:
st	.\rkh\source\include\rkhitl.h	/^	RKH_ST_T st;$/;"	m	struct:RKH_SBSC_T
st	.\rkh\source\include\rkhitl.h	/^	RKH_ST_T st;$/;"	m	struct:RKH_SCMP_T
st	.\rkh\source\include\rkhitl.h	/^	RKH_ST_T st;$/;"	m	struct:RKH_SSBM_T
start	.\rkh\source\include\rkhmp.h	/^	void *start;$/;"	m	struct:RKH_MP_T
start_cooking	.\oven\oven_1\ovenact.c	/^start_cooking( void )$/;"	f
start_cooking	.\oven\oven_2\ovenact.c	/^start_cooking( void )$/;"	f
start_cooking	.\oven\oven_3\ovenact.c	/^start_cooking( void )$/;"	f
start_cooking	.\oven\oven_4\ovenact.c	/^start_cooking( void )$/;"	f
start_cooking	.\oven\oven_5\ovenact.c	/^start_cooking( void )$/;"	f
start_cooking	.\oven\oven_6\ovenact.c	/^start_cooking( void )$/;"	f
start_epos_tmr	.\trtemp\tracking\trkact.c	/^start_epos_tmr( void )$/;"	f
start_estop_tmr	.\trtemp\tracking\trkact.c	/^start_estop_tmr( void )$/;"	f
state	.\oven\bsp\twrk60iar72\switch\switch.h	/^	uchar state;$/;"	m
state	.\rkh\source\include\rkhitl.h	/^	RKHROM struct RKH_ST_T *state;$/;"	m	struct:RKH_SMA_T
state	.\trtemp\bsp\x86\gps.h	/^	rkhui32_t state;$/;"	m
state	.\trtemp\trtemp.h	/^	rkhui8_t state;$/;"	m
stop	.\oven\bsp\twrk60iar72\cm4f\arm_cm4.c	/^void stop (void)$/;"	f
stop	.\trtemp\trtemp.h	/^	STOP_T stop;$/;"	m
stop_cooking	.\oven\oven_1\ovenact.c	/^stop_cooking( void )$/;"	f
stop_cooking	.\oven\oven_2\ovenact.c	/^stop_cooking( void )$/;"	f
stop_cooking	.\oven\oven_3\ovenact.c	/^stop_cooking( void )$/;"	f
stop_cooking	.\oven\oven_4\ovenact.c	/^stop_cooking( void )$/;"	f
stop_cooking	.\oven\oven_5\ovenact.c	/^stop_cooking( void )$/;"	f
stop_cooking	.\oven\oven_6\ovenact.c	/^stop_cooking( void )$/;"	f
stop_epos_tmr	.\trtemp\tracking\trkact.c	/^stop_epos_tmr( void )$/;"	f
stop_estop_tmr	.\trtemp\tracking\trkact.c	/^stop_estop_tmr( void )$/;"	f
sw2_tgl	.\oven\bsp\twrk60iar72\bsp.c	/^static rbool_t sw2_tgl;$/;"	v	file:
switch_tick	.\oven\bsp\twrk60iar72\switch\switch.c	/^switch_tick( void )$/;"	f
switchs	.\oven\bsp\twrk60iar72\switch\switch.c	/^static SWITCH_ST switchs[SWITCHS_NUM] = $/;"	v	file:
systick_init	.\oven\bsp\twrk60iar72\cm4f\cpu.c	/^systick_init( uint32_t tick_hz )$/;"	f
target	.\rkh\source\include\rkhitl.h	/^	RKHROM RKH_ST_T **target;$/;"	m	struct:RKH_SHIST_T
target	.\rkh\source\include\rkhitl.h	/^	RKHROM void *target;$/;"	m	struct:RKH_ENPCN_T
target	.\rkh\source\include\rkhitl.h	/^	RKHROM void *target;$/;"	m	struct:RKH_EXPCN_T
target	.\rkh\source\include\rkhitl.h	/^	RKHROM void *target;$/;"	m	struct:RKH_TR_T
tbl	.\rkh\source\include\rkhrdy.h	/^	unsigned char tbl[ RKH_NUM_RDYGRP ];$/;"	m
tbl	.\rkh\source\include\rkhtrc.h	/^	rui8_t *const tbl;		\/** Points to filter table in RAM *\/$/;"	m	struct:RKH_TRC_FIL_T
tcp_trace_close	.\oven\bsp\win32vc08\tcptrc.c	/^tcp_trace_close( SOCKET s )$/;"	f
tcp_trace_close	.\trtemp\bsp\x86\tcptrc.c	/^tcp_trace_close( SOCKET s )$/;"	f
tcp_trace_open	.\oven\bsp\win32vc08\tcptrc.c	/^tcp_trace_open( unsigned short port, char *srv_ip, SOCKET *ps )$/;"	f
tcp_trace_open	.\trtemp\bsp\x86\tcptrc.c	/^tcp_trace_open( unsigned short port, char *srv_ip, SOCKET *ps )$/;"	f
tcp_trace_send	.\oven\bsp\win32vc08\tcptrc.c	/^tcp_trace_send( SOCKET s, const char *buf, int len )$/;"	f
tcp_trace_send	.\trtemp\bsp\x86\tcptrc.c	/^tcp_trace_send( SOCKET s, char c )$/;"	f
tctrl	.\trtemp\tempctrl\tctrl.h	/^RKH_SMA_DCLR( tctrl );$/;"	v
tctrl_init	.\trtemp\tempctrl\tctrlact.c	/^tctrl_init( void )$/;"	f
tctrl_on_failure	.\trtemp\tempctrl\tctrl.h	/^RKH_DCLR_BASIC_STATE	tctrl_on_failure,$/;"	v
tctrl_ready	.\trtemp\tempctrl\tctrl.h	/^RKH_DCLR_COMP_STATE		tctrl_ready;$/;"	v
tctrl_send_evt	.\trtemp\tempctrl\tctrlact.c	/^tctrl_send_evt( rkhui8_t st, rkhui8_t temp )$/;"	f	file:
temp	.\trtemp\trtemp.h	/^	rkhi8_t temp;$/;"	m
tgl_gpio	.\oven\bsp\twrk60iar72\gpio.h	42;"	d
thead	.\rkh\source\rkhtim.c	/^static RKH_TMR_T *thead;$/;"	v	file:
thread	.\rkh\source\include\rkhitl.h	/^	RKH_THREAD_TYPE thread;$/;"	m	struct:RKH_SMA_T
thread_function	.\rkh\source\portable\80x86\win32_mt\vc08\rkhport.c	/^thread_function( LPVOID arg )$/;"	f	file:
tick_msec	.\oven\bsp\win32vc08\bsp.c	/^static DWORD tick_msec;			\/* clock tick in msec *\/$/;"	v	file:
tick_msec	.\rkh\source\portable\80x86\win32_mt\vc08\rkhport.c	/^static DWORD tick_msec = 10u;			\/* clock tick in [msec] *\/$/;"	v	file:
tick_msec	.\trtemp\bsp\x86\bsp.c	/^static DWORD tick_msec;			\/* clock tick in msec *\/$/;"	v	file:
timhk	.\rkh\source\include\rkhtim.h	/^	RKH_THK_T timhk;$/;"	m	struct:RKH_TMR_T
tmp_dec	.\trtemp\bsp\x86\tmp.c	/^tmp_dec( void )$/;"	f
tmp_inc	.\trtemp\bsp\x86\tmp.c	/^tmp_inc( void )$/;"	f
tmp_init	.\trtemp\bsp\x86\tmp.c	/^tmp_init( void )$/;"	f
tmp_isr	.\trtemp\bsp\x86\tmp.c	/^tmp_isr( void )$/;"	f
tmptick	.\trtemp\bsp\x86\tmp.c	/^static rkhi8_t tmptick;$/;"	v	file:
tnext	.\rkh\source\include\rkhtim.h	/^	RKH_TMR_T *tnext;$/;"	m	struct:RKH_TMR_T
tpos	.\trtemp\tracking\trkact.c	/^static RKHT_T tpos, tstop; $/;"	v	file:
trceftbl	.\rkh\source\rkhtrc.c	/^static rui8_t trceftbl[ RKH_TRC_MAX_EVENTS_IN_BYTES ];$/;"	v	file:
trcend	.\rkh\source\rkhtrc.c	/^static RKH_TE_T *trcin, *trcout, *trcend;$/;"	v	file:
trcgfilter	.\rkh\source\rkhtrc.c	/^static rui8_t trcgfilter;$/;"	v	file:
trcgmtbl	.\rkh\source\rkhtrc.c	/^static RKHROM rui8_t trcgmtbl[] =$/;"	v	file:
trcin	.\rkh\source\rkhtrc.c	/^static RKH_TE_T *trcin, *trcout, *trcend;$/;"	v	file:
trcout	.\rkh\source\rkhtrc.c	/^static RKH_TE_T *trcin, *trcout, *trcend;$/;"	v	file:
trcqty	.\rkh\source\rkhtrc.c	/^static TRCQTY_T trcqty;$/;"	v	file:
trcsigftbl	.\rkh\source\rkhtrc.c	/^static rui8_t trcsigftbl[ RKH_TRC_MAX_SIGNALS ];$/;"	v	file:
trcsmaftbl	.\rkh\source\rkhtrc.c	/^static rui8_t trcsmaftbl[ RKH_TRC_MAX_SMA ];$/;"	v	file:
trcstm	.\rkh\source\rkhtrc.c	/^static RKH_TE_T trcstm[ RKH_CFG_TRC_SIZEOF_STREAM ];$/;"	v	file:
trk	.\trtemp\tracking\trk.h	/^RKH_SMA_DCLR( trk );$/;"	v
trk_init	.\trtemp\tracking\trkact.c	/^trk_init( void )$/;"	f
trt_crt_sec	.\trtemp\bsp\x86\bsp.c	/^CRITICAL_SECTION trt_crt_sec;	\/* critical section for this demo aplication *\/$/;"	v
trtbl	.\rkh\source\include\rkhitl.h	/^	RKHROM struct RKH_TR_T *trtbl;$/;"	m	struct:RKH_SBSC_T
trtbl	.\rkh\source\include\rkhitl.h	/^	RKHROM struct RKH_TR_T *trtbl;$/;"	m	struct:RKH_SCHOICE_T
trtbl	.\rkh\source\include\rkhitl.h	/^	RKHROM struct RKH_TR_T *trtbl;$/;"	m	struct:RKH_SCMP_T
trtbl	.\rkh\source\include\rkhitl.h	/^	RKHROM struct RKH_TR_T *trtbl;$/;"	m	struct:RKH_SCOND_T
trtbl	.\rkh\source\include\rkhitl.h	/^	RKHROM struct RKH_TR_T *trtbl;$/;"	m	struct:RKH_SSBM_T
trtemp_sigs	.\trtemp\trtemp.h	/^enum trtemp_sigs$/;"	g
trtemp_trace_filters	.\trtemp\main.c	/^trtemp_trace_filters( void )$/;"	f
trtemp_trace_sigobj	.\trtemp\main.c	/^trtemp_trace_sigobj( void )$/;"	f
trz_uart	.\oven\bsp\twrk60iar72\bsp.c	/^	static const KUARTPP_ST trz_uart = $/;"	v	file:
ts	.\trtemp\trtemp.h	/^	ts_t ts;$/;"	m
ts_cntr	.\oven\bsp\win32vc08\bsp.c	/^static RKH_TS_T ts_cntr;		\/* time stamp counter *\/$/;"	v	file:
ts_t	.\trtemp\trtemp.h	/^typedef rkhui16_t ts_t;$/;"	t
tsock	.\oven\bsp\win32vc08\bsp.c	/^	static SOCKET tsock;$/;"	v	file:
tsock	.\trtemp\bsp\x86\bsp.c	/^	static SOCKET tsock;$/;"	v	file:
tstop	.\trtemp\tracking\trkact.c	/^static RKHT_T tpos, tstop; $/;"	v	file:
tx_ffsz	.\oven\bsp\twrk60iar72\kuart.h	/^	uint8 tx_ffsz;		\/* tx fifo size *\/$/;"	m
type	.\rkh\source\include\rkhitl.h	/^	ruint type;					$/;"	m	struct:RKH_BASE_T
type	.\trtemp\trtemp.h	/^	rkhui8_t type;$/;"	m
uchar	.\oven\bsp\twrk60iar72\mytypes.h	/^typedef unsigned char	uchar;$/;"	t
uint	.\oven\bsp\twrk60iar72\mytypes.h	/^typedef unsigned int	uint;$/;"	t
uint16	.\oven\bsp\twrk60iar72\cm4f\arm_cm4.h	/^typedef unsigned short int	uint16; \/* 16 bits *\/$/;"	t
uint32	.\oven\bsp\twrk60iar72\cm4f\arm_cm4.h	/^typedef unsigned long int	uint32; \/* 32 bits *\/$/;"	t
uint8	.\oven\bsp\twrk60iar72\cm4f\arm_cm4.h	/^typedef unsigned char		uint8;  \/*  8 bits *\/$/;"	t
ulong	.\oven\bsp\twrk60iar72\mytypes.h	/^typedef unsigned long	ulong;$/;"	t
upd_curr_pos	.\trtemp\tracking\trkact.c	/^upd_curr_pos( RKHEVT_T *pe )$/;"	f
upper2tmax	.\trtemp\tempctrl\tctrlact.c	/^upper2tmax( RKHEVT_T *pe )$/;"	f
used	.\rkh\source\include\rkhtim.h	/^	rui8_t used;$/;"	m	struct:RKH_TMR_T
ushort	.\oven\bsp\twrk60iar72\mytypes.h	/^typedef unsigned short	ushort;$/;"	t
vel	.\trtemp\bsp\x86\gps.h	/^	rkhui32_t vel;$/;"	m
vel	.\trtemp\trtemp.h	/^	rkhui32_t vel;$/;"	m
vel_dec	.\trtemp\bsp\x86\gps.c	/^vel_dec( void )$/;"	f
vel_inc	.\trtemp\bsp\x86\gps.c	/^vel_inc( void )$/;"	f
vint16	.\oven\bsp\twrk60iar72\cm4f\arm_cm4.h	/^typedef volatile int16		vint16; \/* 16 bits *\/$/;"	t
vint32	.\oven\bsp\twrk60iar72\cm4f\arm_cm4.h	/^typedef volatile int32		vint32; \/* 32 bits *\/$/;"	t
vint8	.\oven\bsp\twrk60iar72\cm4f\arm_cm4.h	/^typedef volatile int8		vint8;  \/*  8 bits *\/$/;"	t
vmax	.\trtemp\trtemp.h	/^	VMAX_T vmax;$/;"	m
vuint16	.\oven\bsp\twrk60iar72\cm4f\arm_cm4.h	/^typedef volatile uint16		vuint16; \/* 16 bits *\/$/;"	t
vuint32	.\oven\bsp\twrk60iar72\cm4f\arm_cm4.h	/^typedef volatile uint32		vuint32; \/* 32 bits *\/$/;"	t
vuint8	.\oven\bsp\twrk60iar72\cm4f\arm_cm4.h	/^typedef volatile uint8		vuint8;  \/*  8 bits *\/$/;"	t
wait	.\oven\bsp\twrk60iar72\cm4f\arm_cm4.c	/^void wait (void)$/;"	f
wdog_disable	.\oven\bsp\twrk60iar72\cm4f\MCUinit.c	/^void wdog_disable(void)$/;"	f
write_vtor	.\oven\bsp\twrk60iar72\cm4f\arm_cm4.c	/^void write_vtor (int vtor)$/;"	f
