Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Sun Mar 22 18:28:01 2020
| Host         : patricknaughton01 running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 16384 combinational loops in the design. (HIGH)


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -39.460    -2955.474                   1873                15305        0.077        0.000                      0                15305        3.750        0.000                       0                  2533  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0        -39.460    -2955.474                   1873                15305        0.077        0.000                      0                15305        3.750        0.000                       0                  2533  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :         1873  Failing Endpoints,  Worst Slack      -39.460ns,  Total Violation    -2955.474ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.077ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -39.460ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[60]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        46.775ns  (logic 15.875ns (33.939%)  route 30.900ns (66.061%))
  Logic Levels:           79  (BUFG=1 CARRY4=15 LUT1=63)
  Clock Path Skew:        2.656ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.187ns
    Computed max time borrow:         4.813ns
    Time borrowed from endpoint:      4.813ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.659ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2536, routed)        1.991     3.285    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X43Y103        LUT1 (Prop_lut1_I0_O)        0.124     3.409 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149     3.558    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X43Y103        LUT1 (Prop_lut1_I0_O)        0.124     3.682 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.282     3.964    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X41Y103        LUT1 (Prop_lut1_I0_O)        0.124     4.088 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292     4.380    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X41Y102        LUT1 (Prop_lut1_I0_O)        0.124     4.504 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.295     4.799    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X41Y101        LUT1 (Prop_lut1_I0_O)        0.124     4.923 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.294     5.217    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X42Y101        LUT1 (Prop_lut1_I0_O)        0.124     5.341 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.165     5.506    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X42Y101        LUT1 (Prop_lut1_I0_O)        0.124     5.630 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.286     5.917    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X42Y101        LUT1 (Prop_lut1_I0_O)        0.124     6.041 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.171     6.212    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X42Y101        LUT1 (Prop_lut1_I0_O)        0.124     6.336 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.302     6.638    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X42Y102        LUT1 (Prop_lut1_I0_O)        0.124     6.762 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.282     7.044    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X41Y102        LUT1 (Prop_lut1_I0_O)        0.124     7.168 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.283     7.451    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X43Y102        LUT1 (Prop_lut1_I0_O)        0.124     7.575 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.292     7.867    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X43Y101        LUT1 (Prop_lut1_I0_O)        0.124     7.991 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149     8.140    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X43Y101        LUT1 (Prop_lut1_I0_O)        0.124     8.264 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.295     8.560    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X43Y102        LUT1 (Prop_lut1_I0_O)        0.124     8.684 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.264     8.948    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X43Y102        LUT1 (Prop_lut1_I0_O)        0.124     9.072 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.154     9.226    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X43Y102        LUT1 (Prop_lut1_I0_O)        0.124     9.350 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.354     9.704    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X42Y102        LUT1 (Prop_lut1_I0_O)        0.124     9.828 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.411    10.239    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X47Y102        LUT1 (Prop_lut1_I0_O)        0.124    10.363 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.264    10.627    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X47Y102        LUT1 (Prop_lut1_I0_O)        0.124    10.751 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.291    11.043    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X44Y102        LUT1 (Prop_lut1_I0_O)        0.124    11.167 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.298    11.465    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X45Y100        LUT1 (Prop_lut1_I0_O)        0.124    11.589 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.395    11.984    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X47Y101        LUT1 (Prop_lut1_I0_O)        0.124    12.108 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.264    12.372    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X47Y101        LUT1 (Prop_lut1_I0_O)        0.124    12.496 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.291    12.788    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X44Y101        LUT1 (Prop_lut1_I0_O)        0.124    12.912 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158    13.070    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X44Y101        LUT1 (Prop_lut1_I0_O)        0.124    13.194 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.162    13.355    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X44Y101        LUT1 (Prop_lut1_I0_O)        0.124    13.479 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    13.771    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X45Y101        LUT1 (Prop_lut1_I0_O)        0.124    13.895 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.149    14.044    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X45Y101        LUT1 (Prop_lut1_I0_O)        0.124    14.168 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    14.322    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X45Y101        LUT1 (Prop_lut1_I0_O)        0.124    14.446 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.303    14.749    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X44Y100        LUT1 (Prop_lut1_I0_O)        0.124    14.873 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.280    15.152    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X44Y100        LUT1 (Prop_lut1_I0_O)        0.124    15.276 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.310    15.586    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X42Y100        LUT1 (Prop_lut1_I0_O)        0.124    15.710 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    16.001    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X40Y100        LUT1 (Prop_lut1_I0_O)        0.124    16.125 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.161    16.287    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X40Y100        LUT1 (Prop_lut1_I0_O)        0.124    16.411 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.304    16.715    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X42Y100        LUT1 (Prop_lut1_I0_O)        0.124    16.839 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.291    17.130    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X43Y100        LUT1 (Prop_lut1_I0_O)        0.124    17.254 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    17.405    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X43Y100        LUT1 (Prop_lut1_I0_O)        0.124    17.529 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.154    17.683    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X43Y100        LUT1 (Prop_lut1_I0_O)        0.124    17.807 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.414    18.221    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X40Y101        LUT1 (Prop_lut1_I0_O)        0.124    18.345 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.158    18.503    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X40Y101        LUT1 (Prop_lut1_I0_O)        0.124    18.627 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.295    18.922    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X41Y102        LUT1 (Prop_lut1_I0_O)        0.124    19.046 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.303    19.349    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X40Y101        LUT1 (Prop_lut1_I0_O)        0.124    19.473 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.294    19.767    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X41Y101        LUT1 (Prop_lut1_I0_O)        0.124    19.891 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.287    20.179    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X43Y101        LUT1 (Prop_lut1_I0_O)        0.124    20.303 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.285    20.588    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X41Y101        LUT1 (Prop_lut1_I0_O)        0.124    20.712 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.312    21.024    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X39Y102        LUT1 (Prop_lut1_I0_O)        0.124    21.148 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    21.299    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X39Y102        LUT1 (Prop_lut1_I0_O)        0.124    21.423 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.302    21.725    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X38Y101        LUT1 (Prop_lut1_I0_O)        0.124    21.849 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    22.011    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X38Y101        LUT1 (Prop_lut1_I0_O)        0.124    22.135 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.171    22.306    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X38Y101        LUT1 (Prop_lut1_I0_O)        0.124    22.430 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.301    22.731    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X37Y102        LUT1 (Prop_lut1_I0_O)        0.124    22.855 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.295    23.150    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X37Y101        LUT1 (Prop_lut1_I0_O)        0.124    23.274 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.284    23.558    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X39Y101        LUT1 (Prop_lut1_I0_O)        0.124    23.682 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.149    23.831    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X39Y101        LUT1 (Prop_lut1_I0_O)        0.124    23.955 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.295    24.250    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X39Y100        LUT1 (Prop_lut1_I0_O)        0.124    24.374 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.350    24.724    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X38Y100        LUT1 (Prop_lut1_I0_O)        0.124    24.848 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    25.010    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X38Y100        LUT1 (Prop_lut1_I0_O)        0.124    25.134 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.284    25.418    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X37Y100        LUT1 (Prop_lut1_I0_O)        0.124    25.542 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    25.691    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X37Y100        LUT1 (Prop_lut1_I0_O)        0.124    25.815 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.283    26.098    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X39Y100        LUT1 (Prop_lut1_I0_O)        0.124    26.222 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    26.373    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X39Y100        LUT1 (Prop_lut1_I0_O)        0.124    26.497 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.154    26.651    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X39Y100        LUT1 (Prop_lut1_I0_O)        0.124    26.775 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.502    27.277    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X40Y99         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    27.803 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.665    28.468    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X38Y99         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    29.018 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.861    29.879    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X41Y100        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.405 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.796    31.201    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X41Y99         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    31.727 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.773    32.501    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X42Y98         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    33.051 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.872    33.922    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X43Y98         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    34.448 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.809    35.257    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X42Y97         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    35.807 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.768    36.575    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X41Y96         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    37.101 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.935    38.036    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X40Y96         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    38.562 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.796    39.358    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X44Y97         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    39.884 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.879    40.763    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X45Y97         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    41.289 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.784    42.073    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X48Y97         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    42.599 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.879    43.478    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X49Y97         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    44.004 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.780    44.784    design_1_i/top_0/inst/tdc1/delay_bufs[52]
    SLICE_X49Y96         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    45.310 r  design_1_i/top_0/inst/tdc1/genblk2[13].delay_k/CO[3]
                         net (fo=2, routed)           0.939    46.249    design_1_i/top_0/inst/tdc1/delay_bufs[56]
    SLICE_X48Y96         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    46.775 r  design_1_i/top_0/inst/tdc1/genblk2[14].delay_k/CO[3]
                         net (fo=1, routed)           0.000    46.775    design_1_i/top_0/inst/tdc1/delay_bufs[60]
    SLICE_X48Y96         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2536, routed)        1.477     2.656    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X48Y96         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[60]/G
                         clock pessimism              0.000     2.656    
                         clock uncertainty           -0.154     2.502    
                         time borrowed                4.813     7.315    
  -------------------------------------------------------------------
                         required time                          7.315    
                         arrival time                         -46.775    
  -------------------------------------------------------------------
                         slack                                -39.460    

Slack (VIOLATED) :        -39.230ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[59]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        46.789ns  (logic 15.889ns (33.959%)  route 30.900ns (66.041%))
  Logic Levels:           79  (BUFG=1 CARRY4=15 LUT1=63)
  Clock Path Skew:        2.656ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.057ns
    Computed max time borrow:         5.057ns
    Time borrowed from endpoint:      5.057ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.903ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2536, routed)        1.991     3.285    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X43Y103        LUT1 (Prop_lut1_I0_O)        0.124     3.409 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149     3.558    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X43Y103        LUT1 (Prop_lut1_I0_O)        0.124     3.682 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.282     3.964    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X41Y103        LUT1 (Prop_lut1_I0_O)        0.124     4.088 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292     4.380    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X41Y102        LUT1 (Prop_lut1_I0_O)        0.124     4.504 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.295     4.799    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X41Y101        LUT1 (Prop_lut1_I0_O)        0.124     4.923 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.294     5.217    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X42Y101        LUT1 (Prop_lut1_I0_O)        0.124     5.341 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.165     5.506    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X42Y101        LUT1 (Prop_lut1_I0_O)        0.124     5.630 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.286     5.917    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X42Y101        LUT1 (Prop_lut1_I0_O)        0.124     6.041 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.171     6.212    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X42Y101        LUT1 (Prop_lut1_I0_O)        0.124     6.336 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.302     6.638    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X42Y102        LUT1 (Prop_lut1_I0_O)        0.124     6.762 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.282     7.044    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X41Y102        LUT1 (Prop_lut1_I0_O)        0.124     7.168 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.283     7.451    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X43Y102        LUT1 (Prop_lut1_I0_O)        0.124     7.575 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.292     7.867    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X43Y101        LUT1 (Prop_lut1_I0_O)        0.124     7.991 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149     8.140    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X43Y101        LUT1 (Prop_lut1_I0_O)        0.124     8.264 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.295     8.560    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X43Y102        LUT1 (Prop_lut1_I0_O)        0.124     8.684 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.264     8.948    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X43Y102        LUT1 (Prop_lut1_I0_O)        0.124     9.072 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.154     9.226    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X43Y102        LUT1 (Prop_lut1_I0_O)        0.124     9.350 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.354     9.704    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X42Y102        LUT1 (Prop_lut1_I0_O)        0.124     9.828 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.411    10.239    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X47Y102        LUT1 (Prop_lut1_I0_O)        0.124    10.363 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.264    10.627    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X47Y102        LUT1 (Prop_lut1_I0_O)        0.124    10.751 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.291    11.043    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X44Y102        LUT1 (Prop_lut1_I0_O)        0.124    11.167 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.298    11.465    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X45Y100        LUT1 (Prop_lut1_I0_O)        0.124    11.589 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.395    11.984    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X47Y101        LUT1 (Prop_lut1_I0_O)        0.124    12.108 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.264    12.372    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X47Y101        LUT1 (Prop_lut1_I0_O)        0.124    12.496 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.291    12.788    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X44Y101        LUT1 (Prop_lut1_I0_O)        0.124    12.912 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158    13.070    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X44Y101        LUT1 (Prop_lut1_I0_O)        0.124    13.194 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.162    13.355    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X44Y101        LUT1 (Prop_lut1_I0_O)        0.124    13.479 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    13.771    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X45Y101        LUT1 (Prop_lut1_I0_O)        0.124    13.895 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.149    14.044    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X45Y101        LUT1 (Prop_lut1_I0_O)        0.124    14.168 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    14.322    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X45Y101        LUT1 (Prop_lut1_I0_O)        0.124    14.446 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.303    14.749    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X44Y100        LUT1 (Prop_lut1_I0_O)        0.124    14.873 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.280    15.152    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X44Y100        LUT1 (Prop_lut1_I0_O)        0.124    15.276 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.310    15.586    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X42Y100        LUT1 (Prop_lut1_I0_O)        0.124    15.710 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    16.001    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X40Y100        LUT1 (Prop_lut1_I0_O)        0.124    16.125 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.161    16.287    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X40Y100        LUT1 (Prop_lut1_I0_O)        0.124    16.411 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.304    16.715    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X42Y100        LUT1 (Prop_lut1_I0_O)        0.124    16.839 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.291    17.130    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X43Y100        LUT1 (Prop_lut1_I0_O)        0.124    17.254 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    17.405    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X43Y100        LUT1 (Prop_lut1_I0_O)        0.124    17.529 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.154    17.683    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X43Y100        LUT1 (Prop_lut1_I0_O)        0.124    17.807 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.414    18.221    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X40Y101        LUT1 (Prop_lut1_I0_O)        0.124    18.345 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.158    18.503    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X40Y101        LUT1 (Prop_lut1_I0_O)        0.124    18.627 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.295    18.922    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X41Y102        LUT1 (Prop_lut1_I0_O)        0.124    19.046 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.303    19.349    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X40Y101        LUT1 (Prop_lut1_I0_O)        0.124    19.473 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.294    19.767    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X41Y101        LUT1 (Prop_lut1_I0_O)        0.124    19.891 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.287    20.179    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X43Y101        LUT1 (Prop_lut1_I0_O)        0.124    20.303 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.285    20.588    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X41Y101        LUT1 (Prop_lut1_I0_O)        0.124    20.712 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.312    21.024    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X39Y102        LUT1 (Prop_lut1_I0_O)        0.124    21.148 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    21.299    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X39Y102        LUT1 (Prop_lut1_I0_O)        0.124    21.423 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.302    21.725    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X38Y101        LUT1 (Prop_lut1_I0_O)        0.124    21.849 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    22.011    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X38Y101        LUT1 (Prop_lut1_I0_O)        0.124    22.135 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.171    22.306    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X38Y101        LUT1 (Prop_lut1_I0_O)        0.124    22.430 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.301    22.731    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X37Y102        LUT1 (Prop_lut1_I0_O)        0.124    22.855 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.295    23.150    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X37Y101        LUT1 (Prop_lut1_I0_O)        0.124    23.274 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.284    23.558    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X39Y101        LUT1 (Prop_lut1_I0_O)        0.124    23.682 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.149    23.831    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X39Y101        LUT1 (Prop_lut1_I0_O)        0.124    23.955 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.295    24.250    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X39Y100        LUT1 (Prop_lut1_I0_O)        0.124    24.374 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.350    24.724    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X38Y100        LUT1 (Prop_lut1_I0_O)        0.124    24.848 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    25.010    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X38Y100        LUT1 (Prop_lut1_I0_O)        0.124    25.134 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.284    25.418    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X37Y100        LUT1 (Prop_lut1_I0_O)        0.124    25.542 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    25.691    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X37Y100        LUT1 (Prop_lut1_I0_O)        0.124    25.815 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.283    26.098    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X39Y100        LUT1 (Prop_lut1_I0_O)        0.124    26.222 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    26.373    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X39Y100        LUT1 (Prop_lut1_I0_O)        0.124    26.497 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.154    26.651    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X39Y100        LUT1 (Prop_lut1_I0_O)        0.124    26.775 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.502    27.277    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X40Y99         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    27.803 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.665    28.468    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X38Y99         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    29.018 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.861    29.879    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X41Y100        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.405 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.796    31.201    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X41Y99         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    31.727 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.773    32.501    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X42Y98         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    33.051 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.872    33.922    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X43Y98         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    34.448 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.809    35.257    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X42Y97         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    35.807 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.768    36.575    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X41Y96         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    37.101 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.935    38.036    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X40Y96         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    38.562 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.796    39.358    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X44Y97         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    39.884 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.879    40.763    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X45Y97         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    41.289 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.784    42.073    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X48Y97         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    42.599 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.879    43.478    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X49Y97         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    44.004 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.780    44.784    design_1_i/top_0/inst/tdc1/delay_bufs[52]
    SLICE_X49Y96         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    45.310 r  design_1_i/top_0/inst/tdc1/genblk2[13].delay_k/CO[3]
                         net (fo=2, routed)           0.939    46.249    design_1_i/top_0/inst/tdc1/delay_bufs[56]
    SLICE_X48Y96         CARRY4 (Prop_carry4_DI[0]_CO[2])
                                                      0.540    46.789 r  design_1_i/top_0/inst/tdc1/genblk2[14].delay_k/CO[2]
                         net (fo=1, routed)           0.000    46.789    design_1_i/top_0/inst/tdc1/delay_bufs[59]
    SLICE_X48Y96         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2536, routed)        1.477     2.656    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X48Y96         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[59]/G
                         clock pessimism              0.000     2.656    
                         clock uncertainty           -0.154     2.502    
                         time borrowed                5.057     7.559    
  -------------------------------------------------------------------
                         required time                          7.559    
                         arrival time                         -46.789    
  -------------------------------------------------------------------
                         slack                                -39.230    

Slack (VIOLATED) :        -39.155ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[58]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        46.714ns  (logic 15.814ns (33.853%)  route 30.900ns (66.147%))
  Logic Levels:           79  (BUFG=1 CARRY4=15 LUT1=63)
  Clock Path Skew:        2.656ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.057ns
    Computed max time borrow:         5.057ns
    Time borrowed from endpoint:      5.057ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.903ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2536, routed)        1.991     3.285    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X43Y103        LUT1 (Prop_lut1_I0_O)        0.124     3.409 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149     3.558    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X43Y103        LUT1 (Prop_lut1_I0_O)        0.124     3.682 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.282     3.964    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X41Y103        LUT1 (Prop_lut1_I0_O)        0.124     4.088 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292     4.380    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X41Y102        LUT1 (Prop_lut1_I0_O)        0.124     4.504 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.295     4.799    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X41Y101        LUT1 (Prop_lut1_I0_O)        0.124     4.923 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.294     5.217    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X42Y101        LUT1 (Prop_lut1_I0_O)        0.124     5.341 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.165     5.506    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X42Y101        LUT1 (Prop_lut1_I0_O)        0.124     5.630 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.286     5.917    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X42Y101        LUT1 (Prop_lut1_I0_O)        0.124     6.041 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.171     6.212    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X42Y101        LUT1 (Prop_lut1_I0_O)        0.124     6.336 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.302     6.638    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X42Y102        LUT1 (Prop_lut1_I0_O)        0.124     6.762 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.282     7.044    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X41Y102        LUT1 (Prop_lut1_I0_O)        0.124     7.168 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.283     7.451    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X43Y102        LUT1 (Prop_lut1_I0_O)        0.124     7.575 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.292     7.867    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X43Y101        LUT1 (Prop_lut1_I0_O)        0.124     7.991 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149     8.140    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X43Y101        LUT1 (Prop_lut1_I0_O)        0.124     8.264 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.295     8.560    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X43Y102        LUT1 (Prop_lut1_I0_O)        0.124     8.684 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.264     8.948    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X43Y102        LUT1 (Prop_lut1_I0_O)        0.124     9.072 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.154     9.226    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X43Y102        LUT1 (Prop_lut1_I0_O)        0.124     9.350 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.354     9.704    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X42Y102        LUT1 (Prop_lut1_I0_O)        0.124     9.828 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.411    10.239    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X47Y102        LUT1 (Prop_lut1_I0_O)        0.124    10.363 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.264    10.627    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X47Y102        LUT1 (Prop_lut1_I0_O)        0.124    10.751 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.291    11.043    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X44Y102        LUT1 (Prop_lut1_I0_O)        0.124    11.167 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.298    11.465    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X45Y100        LUT1 (Prop_lut1_I0_O)        0.124    11.589 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.395    11.984    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X47Y101        LUT1 (Prop_lut1_I0_O)        0.124    12.108 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.264    12.372    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X47Y101        LUT1 (Prop_lut1_I0_O)        0.124    12.496 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.291    12.788    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X44Y101        LUT1 (Prop_lut1_I0_O)        0.124    12.912 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158    13.070    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X44Y101        LUT1 (Prop_lut1_I0_O)        0.124    13.194 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.162    13.355    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X44Y101        LUT1 (Prop_lut1_I0_O)        0.124    13.479 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    13.771    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X45Y101        LUT1 (Prop_lut1_I0_O)        0.124    13.895 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.149    14.044    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X45Y101        LUT1 (Prop_lut1_I0_O)        0.124    14.168 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    14.322    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X45Y101        LUT1 (Prop_lut1_I0_O)        0.124    14.446 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.303    14.749    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X44Y100        LUT1 (Prop_lut1_I0_O)        0.124    14.873 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.280    15.152    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X44Y100        LUT1 (Prop_lut1_I0_O)        0.124    15.276 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.310    15.586    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X42Y100        LUT1 (Prop_lut1_I0_O)        0.124    15.710 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    16.001    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X40Y100        LUT1 (Prop_lut1_I0_O)        0.124    16.125 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.161    16.287    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X40Y100        LUT1 (Prop_lut1_I0_O)        0.124    16.411 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.304    16.715    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X42Y100        LUT1 (Prop_lut1_I0_O)        0.124    16.839 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.291    17.130    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X43Y100        LUT1 (Prop_lut1_I0_O)        0.124    17.254 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    17.405    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X43Y100        LUT1 (Prop_lut1_I0_O)        0.124    17.529 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.154    17.683    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X43Y100        LUT1 (Prop_lut1_I0_O)        0.124    17.807 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.414    18.221    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X40Y101        LUT1 (Prop_lut1_I0_O)        0.124    18.345 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.158    18.503    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X40Y101        LUT1 (Prop_lut1_I0_O)        0.124    18.627 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.295    18.922    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X41Y102        LUT1 (Prop_lut1_I0_O)        0.124    19.046 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.303    19.349    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X40Y101        LUT1 (Prop_lut1_I0_O)        0.124    19.473 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.294    19.767    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X41Y101        LUT1 (Prop_lut1_I0_O)        0.124    19.891 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.287    20.179    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X43Y101        LUT1 (Prop_lut1_I0_O)        0.124    20.303 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.285    20.588    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X41Y101        LUT1 (Prop_lut1_I0_O)        0.124    20.712 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.312    21.024    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X39Y102        LUT1 (Prop_lut1_I0_O)        0.124    21.148 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    21.299    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X39Y102        LUT1 (Prop_lut1_I0_O)        0.124    21.423 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.302    21.725    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X38Y101        LUT1 (Prop_lut1_I0_O)        0.124    21.849 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    22.011    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X38Y101        LUT1 (Prop_lut1_I0_O)        0.124    22.135 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.171    22.306    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X38Y101        LUT1 (Prop_lut1_I0_O)        0.124    22.430 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.301    22.731    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X37Y102        LUT1 (Prop_lut1_I0_O)        0.124    22.855 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.295    23.150    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X37Y101        LUT1 (Prop_lut1_I0_O)        0.124    23.274 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.284    23.558    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X39Y101        LUT1 (Prop_lut1_I0_O)        0.124    23.682 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.149    23.831    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X39Y101        LUT1 (Prop_lut1_I0_O)        0.124    23.955 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.295    24.250    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X39Y100        LUT1 (Prop_lut1_I0_O)        0.124    24.374 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.350    24.724    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X38Y100        LUT1 (Prop_lut1_I0_O)        0.124    24.848 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    25.010    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X38Y100        LUT1 (Prop_lut1_I0_O)        0.124    25.134 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.284    25.418    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X37Y100        LUT1 (Prop_lut1_I0_O)        0.124    25.542 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    25.691    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X37Y100        LUT1 (Prop_lut1_I0_O)        0.124    25.815 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.283    26.098    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X39Y100        LUT1 (Prop_lut1_I0_O)        0.124    26.222 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    26.373    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X39Y100        LUT1 (Prop_lut1_I0_O)        0.124    26.497 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.154    26.651    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X39Y100        LUT1 (Prop_lut1_I0_O)        0.124    26.775 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.502    27.277    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X40Y99         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    27.803 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.665    28.468    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X38Y99         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    29.018 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.861    29.879    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X41Y100        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.405 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.796    31.201    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X41Y99         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    31.727 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.773    32.501    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X42Y98         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    33.051 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.872    33.922    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X43Y98         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    34.448 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.809    35.257    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X42Y97         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    35.807 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.768    36.575    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X41Y96         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    37.101 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.935    38.036    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X40Y96         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    38.562 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.796    39.358    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X44Y97         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    39.884 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.879    40.763    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X45Y97         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    41.289 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.784    42.073    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X48Y97         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    42.599 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.879    43.478    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X49Y97         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    44.004 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.780    44.784    design_1_i/top_0/inst/tdc1/delay_bufs[52]
    SLICE_X49Y96         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    45.310 r  design_1_i/top_0/inst/tdc1/genblk2[13].delay_k/CO[3]
                         net (fo=2, routed)           0.939    46.249    design_1_i/top_0/inst/tdc1/delay_bufs[56]
    SLICE_X48Y96         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465    46.714 r  design_1_i/top_0/inst/tdc1/genblk2[14].delay_k/CO[1]
                         net (fo=1, routed)           0.000    46.714    design_1_i/top_0/inst/tdc1/delay_bufs[58]
    SLICE_X48Y96         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2536, routed)        1.477     2.656    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X48Y96         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[58]/G
                         clock pessimism              0.000     2.656    
                         clock uncertainty           -0.154     2.502    
                         time borrowed                5.057     7.559    
  -------------------------------------------------------------------
                         required time                          7.559    
                         arrival time                         -46.714    
  -------------------------------------------------------------------
                         slack                                -39.155    

Slack (VIOLATED) :        -39.069ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[57]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        46.628ns  (logic 15.728ns (33.731%)  route 30.900ns (66.269%))
  Logic Levels:           79  (BUFG=1 CARRY4=15 LUT1=63)
  Clock Path Skew:        2.656ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.057ns
    Computed max time borrow:         5.057ns
    Time borrowed from endpoint:      5.057ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.903ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2536, routed)        1.991     3.285    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X43Y103        LUT1 (Prop_lut1_I0_O)        0.124     3.409 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149     3.558    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X43Y103        LUT1 (Prop_lut1_I0_O)        0.124     3.682 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.282     3.964    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X41Y103        LUT1 (Prop_lut1_I0_O)        0.124     4.088 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292     4.380    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X41Y102        LUT1 (Prop_lut1_I0_O)        0.124     4.504 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.295     4.799    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X41Y101        LUT1 (Prop_lut1_I0_O)        0.124     4.923 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.294     5.217    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X42Y101        LUT1 (Prop_lut1_I0_O)        0.124     5.341 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.165     5.506    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X42Y101        LUT1 (Prop_lut1_I0_O)        0.124     5.630 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.286     5.917    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X42Y101        LUT1 (Prop_lut1_I0_O)        0.124     6.041 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.171     6.212    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X42Y101        LUT1 (Prop_lut1_I0_O)        0.124     6.336 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.302     6.638    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X42Y102        LUT1 (Prop_lut1_I0_O)        0.124     6.762 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.282     7.044    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X41Y102        LUT1 (Prop_lut1_I0_O)        0.124     7.168 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.283     7.451    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X43Y102        LUT1 (Prop_lut1_I0_O)        0.124     7.575 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.292     7.867    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X43Y101        LUT1 (Prop_lut1_I0_O)        0.124     7.991 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149     8.140    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X43Y101        LUT1 (Prop_lut1_I0_O)        0.124     8.264 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.295     8.560    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X43Y102        LUT1 (Prop_lut1_I0_O)        0.124     8.684 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.264     8.948    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X43Y102        LUT1 (Prop_lut1_I0_O)        0.124     9.072 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.154     9.226    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X43Y102        LUT1 (Prop_lut1_I0_O)        0.124     9.350 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.354     9.704    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X42Y102        LUT1 (Prop_lut1_I0_O)        0.124     9.828 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.411    10.239    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X47Y102        LUT1 (Prop_lut1_I0_O)        0.124    10.363 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.264    10.627    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X47Y102        LUT1 (Prop_lut1_I0_O)        0.124    10.751 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.291    11.043    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X44Y102        LUT1 (Prop_lut1_I0_O)        0.124    11.167 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.298    11.465    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X45Y100        LUT1 (Prop_lut1_I0_O)        0.124    11.589 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.395    11.984    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X47Y101        LUT1 (Prop_lut1_I0_O)        0.124    12.108 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.264    12.372    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X47Y101        LUT1 (Prop_lut1_I0_O)        0.124    12.496 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.291    12.788    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X44Y101        LUT1 (Prop_lut1_I0_O)        0.124    12.912 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158    13.070    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X44Y101        LUT1 (Prop_lut1_I0_O)        0.124    13.194 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.162    13.355    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X44Y101        LUT1 (Prop_lut1_I0_O)        0.124    13.479 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    13.771    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X45Y101        LUT1 (Prop_lut1_I0_O)        0.124    13.895 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.149    14.044    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X45Y101        LUT1 (Prop_lut1_I0_O)        0.124    14.168 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    14.322    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X45Y101        LUT1 (Prop_lut1_I0_O)        0.124    14.446 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.303    14.749    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X44Y100        LUT1 (Prop_lut1_I0_O)        0.124    14.873 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.280    15.152    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X44Y100        LUT1 (Prop_lut1_I0_O)        0.124    15.276 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.310    15.586    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X42Y100        LUT1 (Prop_lut1_I0_O)        0.124    15.710 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    16.001    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X40Y100        LUT1 (Prop_lut1_I0_O)        0.124    16.125 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.161    16.287    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X40Y100        LUT1 (Prop_lut1_I0_O)        0.124    16.411 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.304    16.715    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X42Y100        LUT1 (Prop_lut1_I0_O)        0.124    16.839 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.291    17.130    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X43Y100        LUT1 (Prop_lut1_I0_O)        0.124    17.254 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    17.405    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X43Y100        LUT1 (Prop_lut1_I0_O)        0.124    17.529 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.154    17.683    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X43Y100        LUT1 (Prop_lut1_I0_O)        0.124    17.807 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.414    18.221    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X40Y101        LUT1 (Prop_lut1_I0_O)        0.124    18.345 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.158    18.503    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X40Y101        LUT1 (Prop_lut1_I0_O)        0.124    18.627 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.295    18.922    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X41Y102        LUT1 (Prop_lut1_I0_O)        0.124    19.046 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.303    19.349    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X40Y101        LUT1 (Prop_lut1_I0_O)        0.124    19.473 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.294    19.767    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X41Y101        LUT1 (Prop_lut1_I0_O)        0.124    19.891 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.287    20.179    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X43Y101        LUT1 (Prop_lut1_I0_O)        0.124    20.303 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.285    20.588    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X41Y101        LUT1 (Prop_lut1_I0_O)        0.124    20.712 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.312    21.024    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X39Y102        LUT1 (Prop_lut1_I0_O)        0.124    21.148 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    21.299    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X39Y102        LUT1 (Prop_lut1_I0_O)        0.124    21.423 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.302    21.725    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X38Y101        LUT1 (Prop_lut1_I0_O)        0.124    21.849 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    22.011    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X38Y101        LUT1 (Prop_lut1_I0_O)        0.124    22.135 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.171    22.306    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X38Y101        LUT1 (Prop_lut1_I0_O)        0.124    22.430 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.301    22.731    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X37Y102        LUT1 (Prop_lut1_I0_O)        0.124    22.855 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.295    23.150    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X37Y101        LUT1 (Prop_lut1_I0_O)        0.124    23.274 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.284    23.558    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X39Y101        LUT1 (Prop_lut1_I0_O)        0.124    23.682 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.149    23.831    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X39Y101        LUT1 (Prop_lut1_I0_O)        0.124    23.955 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.295    24.250    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X39Y100        LUT1 (Prop_lut1_I0_O)        0.124    24.374 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.350    24.724    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X38Y100        LUT1 (Prop_lut1_I0_O)        0.124    24.848 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    25.010    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X38Y100        LUT1 (Prop_lut1_I0_O)        0.124    25.134 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.284    25.418    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X37Y100        LUT1 (Prop_lut1_I0_O)        0.124    25.542 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    25.691    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X37Y100        LUT1 (Prop_lut1_I0_O)        0.124    25.815 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.283    26.098    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X39Y100        LUT1 (Prop_lut1_I0_O)        0.124    26.222 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    26.373    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X39Y100        LUT1 (Prop_lut1_I0_O)        0.124    26.497 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.154    26.651    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X39Y100        LUT1 (Prop_lut1_I0_O)        0.124    26.775 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.502    27.277    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X40Y99         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    27.803 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.665    28.468    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X38Y99         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    29.018 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.861    29.879    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X41Y100        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.405 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.796    31.201    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X41Y99         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    31.727 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.773    32.501    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X42Y98         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    33.051 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.872    33.922    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X43Y98         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    34.448 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.809    35.257    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X42Y97         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    35.807 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.768    36.575    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X41Y96         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    37.101 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.935    38.036    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X40Y96         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    38.562 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.796    39.358    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X44Y97         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    39.884 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.879    40.763    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X45Y97         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    41.289 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.784    42.073    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X48Y97         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    42.599 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.879    43.478    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X49Y97         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    44.004 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.780    44.784    design_1_i/top_0/inst/tdc1/delay_bufs[52]
    SLICE_X49Y96         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    45.310 r  design_1_i/top_0/inst/tdc1/genblk2[13].delay_k/CO[3]
                         net (fo=2, routed)           0.939    46.249    design_1_i/top_0/inst/tdc1/delay_bufs[56]
    SLICE_X48Y96         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379    46.628 r  design_1_i/top_0/inst/tdc1/genblk2[14].delay_k/CO[0]
                         net (fo=1, routed)           0.000    46.628    design_1_i/top_0/inst/tdc1/delay_bufs[57]
    SLICE_X48Y96         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2536, routed)        1.477     2.656    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X48Y96         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[57]/G
                         clock pessimism              0.000     2.656    
                         clock uncertainty           -0.154     2.502    
                         time borrowed                5.057     7.559    
  -------------------------------------------------------------------
                         required time                          7.559    
                         arrival time                         -46.628    
  -------------------------------------------------------------------
                         slack                                -39.069    

Slack (VIOLATED) :        -37.765ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[55]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        45.324ns  (logic 15.363ns (33.896%)  route 29.961ns (66.104%))
  Logic Levels:           78  (BUFG=1 CARRY4=14 LUT1=63)
  Clock Path Skew:        2.656ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.057ns
    Computed max time borrow:         5.057ns
    Time borrowed from endpoint:      5.057ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.903ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2536, routed)        1.991     3.285    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X43Y103        LUT1 (Prop_lut1_I0_O)        0.124     3.409 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149     3.558    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X43Y103        LUT1 (Prop_lut1_I0_O)        0.124     3.682 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.282     3.964    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X41Y103        LUT1 (Prop_lut1_I0_O)        0.124     4.088 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292     4.380    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X41Y102        LUT1 (Prop_lut1_I0_O)        0.124     4.504 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.295     4.799    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X41Y101        LUT1 (Prop_lut1_I0_O)        0.124     4.923 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.294     5.217    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X42Y101        LUT1 (Prop_lut1_I0_O)        0.124     5.341 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.165     5.506    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X42Y101        LUT1 (Prop_lut1_I0_O)        0.124     5.630 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.286     5.917    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X42Y101        LUT1 (Prop_lut1_I0_O)        0.124     6.041 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.171     6.212    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X42Y101        LUT1 (Prop_lut1_I0_O)        0.124     6.336 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.302     6.638    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X42Y102        LUT1 (Prop_lut1_I0_O)        0.124     6.762 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.282     7.044    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X41Y102        LUT1 (Prop_lut1_I0_O)        0.124     7.168 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.283     7.451    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X43Y102        LUT1 (Prop_lut1_I0_O)        0.124     7.575 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.292     7.867    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X43Y101        LUT1 (Prop_lut1_I0_O)        0.124     7.991 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149     8.140    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X43Y101        LUT1 (Prop_lut1_I0_O)        0.124     8.264 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.295     8.560    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X43Y102        LUT1 (Prop_lut1_I0_O)        0.124     8.684 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.264     8.948    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X43Y102        LUT1 (Prop_lut1_I0_O)        0.124     9.072 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.154     9.226    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X43Y102        LUT1 (Prop_lut1_I0_O)        0.124     9.350 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.354     9.704    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X42Y102        LUT1 (Prop_lut1_I0_O)        0.124     9.828 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.411    10.239    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X47Y102        LUT1 (Prop_lut1_I0_O)        0.124    10.363 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.264    10.627    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X47Y102        LUT1 (Prop_lut1_I0_O)        0.124    10.751 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.291    11.043    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X44Y102        LUT1 (Prop_lut1_I0_O)        0.124    11.167 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.298    11.465    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X45Y100        LUT1 (Prop_lut1_I0_O)        0.124    11.589 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.395    11.984    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X47Y101        LUT1 (Prop_lut1_I0_O)        0.124    12.108 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.264    12.372    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X47Y101        LUT1 (Prop_lut1_I0_O)        0.124    12.496 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.291    12.788    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X44Y101        LUT1 (Prop_lut1_I0_O)        0.124    12.912 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158    13.070    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X44Y101        LUT1 (Prop_lut1_I0_O)        0.124    13.194 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.162    13.355    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X44Y101        LUT1 (Prop_lut1_I0_O)        0.124    13.479 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    13.771    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X45Y101        LUT1 (Prop_lut1_I0_O)        0.124    13.895 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.149    14.044    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X45Y101        LUT1 (Prop_lut1_I0_O)        0.124    14.168 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    14.322    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X45Y101        LUT1 (Prop_lut1_I0_O)        0.124    14.446 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.303    14.749    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X44Y100        LUT1 (Prop_lut1_I0_O)        0.124    14.873 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.280    15.152    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X44Y100        LUT1 (Prop_lut1_I0_O)        0.124    15.276 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.310    15.586    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X42Y100        LUT1 (Prop_lut1_I0_O)        0.124    15.710 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    16.001    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X40Y100        LUT1 (Prop_lut1_I0_O)        0.124    16.125 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.161    16.287    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X40Y100        LUT1 (Prop_lut1_I0_O)        0.124    16.411 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.304    16.715    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X42Y100        LUT1 (Prop_lut1_I0_O)        0.124    16.839 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.291    17.130    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X43Y100        LUT1 (Prop_lut1_I0_O)        0.124    17.254 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    17.405    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X43Y100        LUT1 (Prop_lut1_I0_O)        0.124    17.529 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.154    17.683    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X43Y100        LUT1 (Prop_lut1_I0_O)        0.124    17.807 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.414    18.221    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X40Y101        LUT1 (Prop_lut1_I0_O)        0.124    18.345 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.158    18.503    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X40Y101        LUT1 (Prop_lut1_I0_O)        0.124    18.627 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.295    18.922    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X41Y102        LUT1 (Prop_lut1_I0_O)        0.124    19.046 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.303    19.349    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X40Y101        LUT1 (Prop_lut1_I0_O)        0.124    19.473 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.294    19.767    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X41Y101        LUT1 (Prop_lut1_I0_O)        0.124    19.891 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.287    20.179    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X43Y101        LUT1 (Prop_lut1_I0_O)        0.124    20.303 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.285    20.588    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X41Y101        LUT1 (Prop_lut1_I0_O)        0.124    20.712 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.312    21.024    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X39Y102        LUT1 (Prop_lut1_I0_O)        0.124    21.148 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    21.299    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X39Y102        LUT1 (Prop_lut1_I0_O)        0.124    21.423 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.302    21.725    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X38Y101        LUT1 (Prop_lut1_I0_O)        0.124    21.849 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    22.011    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X38Y101        LUT1 (Prop_lut1_I0_O)        0.124    22.135 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.171    22.306    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X38Y101        LUT1 (Prop_lut1_I0_O)        0.124    22.430 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.301    22.731    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X37Y102        LUT1 (Prop_lut1_I0_O)        0.124    22.855 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.295    23.150    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X37Y101        LUT1 (Prop_lut1_I0_O)        0.124    23.274 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.284    23.558    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X39Y101        LUT1 (Prop_lut1_I0_O)        0.124    23.682 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.149    23.831    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X39Y101        LUT1 (Prop_lut1_I0_O)        0.124    23.955 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.295    24.250    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X39Y100        LUT1 (Prop_lut1_I0_O)        0.124    24.374 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.350    24.724    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X38Y100        LUT1 (Prop_lut1_I0_O)        0.124    24.848 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    25.010    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X38Y100        LUT1 (Prop_lut1_I0_O)        0.124    25.134 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.284    25.418    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X37Y100        LUT1 (Prop_lut1_I0_O)        0.124    25.542 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    25.691    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X37Y100        LUT1 (Prop_lut1_I0_O)        0.124    25.815 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.283    26.098    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X39Y100        LUT1 (Prop_lut1_I0_O)        0.124    26.222 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    26.373    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X39Y100        LUT1 (Prop_lut1_I0_O)        0.124    26.497 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.154    26.651    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X39Y100        LUT1 (Prop_lut1_I0_O)        0.124    26.775 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.502    27.277    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X40Y99         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    27.803 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.665    28.468    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X38Y99         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    29.018 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.861    29.879    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X41Y100        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.405 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.796    31.201    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X41Y99         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    31.727 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.773    32.501    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X42Y98         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    33.051 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.872    33.922    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X43Y98         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    34.448 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.809    35.257    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X42Y97         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    35.807 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.768    36.575    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X41Y96         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    37.101 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.935    38.036    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X40Y96         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    38.562 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.796    39.358    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X44Y97         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    39.884 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.879    40.763    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X45Y97         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    41.289 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.784    42.073    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X48Y97         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    42.599 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.879    43.478    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X49Y97         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    44.004 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.780    44.784    design_1_i/top_0/inst/tdc1/delay_bufs[52]
    SLICE_X49Y96         CARRY4 (Prop_carry4_DI[0]_CO[2])
                                                      0.540    45.324 r  design_1_i/top_0/inst/tdc1/genblk2[13].delay_k/CO[2]
                         net (fo=1, routed)           0.000    45.324    design_1_i/top_0/inst/tdc1/delay_bufs[55]
    SLICE_X49Y96         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2536, routed)        1.477     2.656    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X49Y96         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[55]/G
                         clock pessimism              0.000     2.656    
                         clock uncertainty           -0.154     2.502    
                         time borrowed                5.057     7.559    
  -------------------------------------------------------------------
                         required time                          7.559    
                         arrival time                         -45.324    
  -------------------------------------------------------------------
                         slack                                -37.765    

Slack (VIOLATED) :        -37.690ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[54]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        45.249ns  (logic 15.288ns (33.787%)  route 29.961ns (66.213%))
  Logic Levels:           78  (BUFG=1 CARRY4=14 LUT1=63)
  Clock Path Skew:        2.656ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.057ns
    Computed max time borrow:         5.057ns
    Time borrowed from endpoint:      5.057ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.903ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2536, routed)        1.991     3.285    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X43Y103        LUT1 (Prop_lut1_I0_O)        0.124     3.409 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149     3.558    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X43Y103        LUT1 (Prop_lut1_I0_O)        0.124     3.682 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.282     3.964    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X41Y103        LUT1 (Prop_lut1_I0_O)        0.124     4.088 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292     4.380    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X41Y102        LUT1 (Prop_lut1_I0_O)        0.124     4.504 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.295     4.799    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X41Y101        LUT1 (Prop_lut1_I0_O)        0.124     4.923 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.294     5.217    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X42Y101        LUT1 (Prop_lut1_I0_O)        0.124     5.341 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.165     5.506    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X42Y101        LUT1 (Prop_lut1_I0_O)        0.124     5.630 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.286     5.917    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X42Y101        LUT1 (Prop_lut1_I0_O)        0.124     6.041 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.171     6.212    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X42Y101        LUT1 (Prop_lut1_I0_O)        0.124     6.336 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.302     6.638    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X42Y102        LUT1 (Prop_lut1_I0_O)        0.124     6.762 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.282     7.044    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X41Y102        LUT1 (Prop_lut1_I0_O)        0.124     7.168 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.283     7.451    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X43Y102        LUT1 (Prop_lut1_I0_O)        0.124     7.575 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.292     7.867    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X43Y101        LUT1 (Prop_lut1_I0_O)        0.124     7.991 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149     8.140    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X43Y101        LUT1 (Prop_lut1_I0_O)        0.124     8.264 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.295     8.560    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X43Y102        LUT1 (Prop_lut1_I0_O)        0.124     8.684 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.264     8.948    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X43Y102        LUT1 (Prop_lut1_I0_O)        0.124     9.072 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.154     9.226    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X43Y102        LUT1 (Prop_lut1_I0_O)        0.124     9.350 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.354     9.704    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X42Y102        LUT1 (Prop_lut1_I0_O)        0.124     9.828 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.411    10.239    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X47Y102        LUT1 (Prop_lut1_I0_O)        0.124    10.363 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.264    10.627    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X47Y102        LUT1 (Prop_lut1_I0_O)        0.124    10.751 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.291    11.043    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X44Y102        LUT1 (Prop_lut1_I0_O)        0.124    11.167 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.298    11.465    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X45Y100        LUT1 (Prop_lut1_I0_O)        0.124    11.589 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.395    11.984    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X47Y101        LUT1 (Prop_lut1_I0_O)        0.124    12.108 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.264    12.372    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X47Y101        LUT1 (Prop_lut1_I0_O)        0.124    12.496 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.291    12.788    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X44Y101        LUT1 (Prop_lut1_I0_O)        0.124    12.912 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158    13.070    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X44Y101        LUT1 (Prop_lut1_I0_O)        0.124    13.194 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.162    13.355    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X44Y101        LUT1 (Prop_lut1_I0_O)        0.124    13.479 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    13.771    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X45Y101        LUT1 (Prop_lut1_I0_O)        0.124    13.895 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.149    14.044    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X45Y101        LUT1 (Prop_lut1_I0_O)        0.124    14.168 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    14.322    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X45Y101        LUT1 (Prop_lut1_I0_O)        0.124    14.446 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.303    14.749    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X44Y100        LUT1 (Prop_lut1_I0_O)        0.124    14.873 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.280    15.152    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X44Y100        LUT1 (Prop_lut1_I0_O)        0.124    15.276 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.310    15.586    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X42Y100        LUT1 (Prop_lut1_I0_O)        0.124    15.710 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    16.001    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X40Y100        LUT1 (Prop_lut1_I0_O)        0.124    16.125 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.161    16.287    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X40Y100        LUT1 (Prop_lut1_I0_O)        0.124    16.411 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.304    16.715    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X42Y100        LUT1 (Prop_lut1_I0_O)        0.124    16.839 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.291    17.130    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X43Y100        LUT1 (Prop_lut1_I0_O)        0.124    17.254 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    17.405    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X43Y100        LUT1 (Prop_lut1_I0_O)        0.124    17.529 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.154    17.683    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X43Y100        LUT1 (Prop_lut1_I0_O)        0.124    17.807 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.414    18.221    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X40Y101        LUT1 (Prop_lut1_I0_O)        0.124    18.345 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.158    18.503    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X40Y101        LUT1 (Prop_lut1_I0_O)        0.124    18.627 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.295    18.922    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X41Y102        LUT1 (Prop_lut1_I0_O)        0.124    19.046 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.303    19.349    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X40Y101        LUT1 (Prop_lut1_I0_O)        0.124    19.473 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.294    19.767    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X41Y101        LUT1 (Prop_lut1_I0_O)        0.124    19.891 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.287    20.179    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X43Y101        LUT1 (Prop_lut1_I0_O)        0.124    20.303 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.285    20.588    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X41Y101        LUT1 (Prop_lut1_I0_O)        0.124    20.712 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.312    21.024    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X39Y102        LUT1 (Prop_lut1_I0_O)        0.124    21.148 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    21.299    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X39Y102        LUT1 (Prop_lut1_I0_O)        0.124    21.423 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.302    21.725    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X38Y101        LUT1 (Prop_lut1_I0_O)        0.124    21.849 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    22.011    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X38Y101        LUT1 (Prop_lut1_I0_O)        0.124    22.135 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.171    22.306    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X38Y101        LUT1 (Prop_lut1_I0_O)        0.124    22.430 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.301    22.731    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X37Y102        LUT1 (Prop_lut1_I0_O)        0.124    22.855 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.295    23.150    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X37Y101        LUT1 (Prop_lut1_I0_O)        0.124    23.274 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.284    23.558    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X39Y101        LUT1 (Prop_lut1_I0_O)        0.124    23.682 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.149    23.831    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X39Y101        LUT1 (Prop_lut1_I0_O)        0.124    23.955 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.295    24.250    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X39Y100        LUT1 (Prop_lut1_I0_O)        0.124    24.374 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.350    24.724    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X38Y100        LUT1 (Prop_lut1_I0_O)        0.124    24.848 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    25.010    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X38Y100        LUT1 (Prop_lut1_I0_O)        0.124    25.134 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.284    25.418    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X37Y100        LUT1 (Prop_lut1_I0_O)        0.124    25.542 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    25.691    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X37Y100        LUT1 (Prop_lut1_I0_O)        0.124    25.815 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.283    26.098    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X39Y100        LUT1 (Prop_lut1_I0_O)        0.124    26.222 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    26.373    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X39Y100        LUT1 (Prop_lut1_I0_O)        0.124    26.497 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.154    26.651    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X39Y100        LUT1 (Prop_lut1_I0_O)        0.124    26.775 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.502    27.277    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X40Y99         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    27.803 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.665    28.468    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X38Y99         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    29.018 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.861    29.879    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X41Y100        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.405 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.796    31.201    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X41Y99         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    31.727 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.773    32.501    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X42Y98         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    33.051 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.872    33.922    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X43Y98         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    34.448 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.809    35.257    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X42Y97         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    35.807 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.768    36.575    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X41Y96         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    37.101 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.935    38.036    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X40Y96         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    38.562 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.796    39.358    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X44Y97         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    39.884 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.879    40.763    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X45Y97         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    41.289 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.784    42.073    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X48Y97         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    42.599 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.879    43.478    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X49Y97         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    44.004 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.780    44.784    design_1_i/top_0/inst/tdc1/delay_bufs[52]
    SLICE_X49Y96         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465    45.249 r  design_1_i/top_0/inst/tdc1/genblk2[13].delay_k/CO[1]
                         net (fo=1, routed)           0.000    45.249    design_1_i/top_0/inst/tdc1/delay_bufs[54]
    SLICE_X49Y96         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2536, routed)        1.477     2.656    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X49Y96         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[54]/G
                         clock pessimism              0.000     2.656    
                         clock uncertainty           -0.154     2.502    
                         time borrowed                5.057     7.559    
  -------------------------------------------------------------------
                         required time                          7.559    
                         arrival time                         -45.249    
  -------------------------------------------------------------------
                         slack                                -37.690    

Slack (VIOLATED) :        -37.659ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[56]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        45.310ns  (logic 15.349ns (33.876%)  route 29.961ns (66.124%))
  Logic Levels:           78  (BUFG=1 CARRY4=14 LUT1=63)
  Clock Path Skew:        2.656ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.149ns
    Computed max time borrow:         5.149ns
    Time borrowed from endpoint:      5.149ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.995ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2536, routed)        1.991     3.285    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X43Y103        LUT1 (Prop_lut1_I0_O)        0.124     3.409 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149     3.558    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X43Y103        LUT1 (Prop_lut1_I0_O)        0.124     3.682 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.282     3.964    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X41Y103        LUT1 (Prop_lut1_I0_O)        0.124     4.088 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292     4.380    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X41Y102        LUT1 (Prop_lut1_I0_O)        0.124     4.504 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.295     4.799    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X41Y101        LUT1 (Prop_lut1_I0_O)        0.124     4.923 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.294     5.217    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X42Y101        LUT1 (Prop_lut1_I0_O)        0.124     5.341 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.165     5.506    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X42Y101        LUT1 (Prop_lut1_I0_O)        0.124     5.630 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.286     5.917    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X42Y101        LUT1 (Prop_lut1_I0_O)        0.124     6.041 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.171     6.212    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X42Y101        LUT1 (Prop_lut1_I0_O)        0.124     6.336 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.302     6.638    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X42Y102        LUT1 (Prop_lut1_I0_O)        0.124     6.762 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.282     7.044    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X41Y102        LUT1 (Prop_lut1_I0_O)        0.124     7.168 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.283     7.451    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X43Y102        LUT1 (Prop_lut1_I0_O)        0.124     7.575 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.292     7.867    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X43Y101        LUT1 (Prop_lut1_I0_O)        0.124     7.991 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149     8.140    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X43Y101        LUT1 (Prop_lut1_I0_O)        0.124     8.264 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.295     8.560    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X43Y102        LUT1 (Prop_lut1_I0_O)        0.124     8.684 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.264     8.948    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X43Y102        LUT1 (Prop_lut1_I0_O)        0.124     9.072 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.154     9.226    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X43Y102        LUT1 (Prop_lut1_I0_O)        0.124     9.350 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.354     9.704    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X42Y102        LUT1 (Prop_lut1_I0_O)        0.124     9.828 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.411    10.239    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X47Y102        LUT1 (Prop_lut1_I0_O)        0.124    10.363 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.264    10.627    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X47Y102        LUT1 (Prop_lut1_I0_O)        0.124    10.751 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.291    11.043    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X44Y102        LUT1 (Prop_lut1_I0_O)        0.124    11.167 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.298    11.465    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X45Y100        LUT1 (Prop_lut1_I0_O)        0.124    11.589 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.395    11.984    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X47Y101        LUT1 (Prop_lut1_I0_O)        0.124    12.108 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.264    12.372    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X47Y101        LUT1 (Prop_lut1_I0_O)        0.124    12.496 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.291    12.788    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X44Y101        LUT1 (Prop_lut1_I0_O)        0.124    12.912 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158    13.070    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X44Y101        LUT1 (Prop_lut1_I0_O)        0.124    13.194 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.162    13.355    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X44Y101        LUT1 (Prop_lut1_I0_O)        0.124    13.479 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    13.771    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X45Y101        LUT1 (Prop_lut1_I0_O)        0.124    13.895 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.149    14.044    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X45Y101        LUT1 (Prop_lut1_I0_O)        0.124    14.168 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    14.322    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X45Y101        LUT1 (Prop_lut1_I0_O)        0.124    14.446 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.303    14.749    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X44Y100        LUT1 (Prop_lut1_I0_O)        0.124    14.873 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.280    15.152    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X44Y100        LUT1 (Prop_lut1_I0_O)        0.124    15.276 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.310    15.586    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X42Y100        LUT1 (Prop_lut1_I0_O)        0.124    15.710 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    16.001    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X40Y100        LUT1 (Prop_lut1_I0_O)        0.124    16.125 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.161    16.287    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X40Y100        LUT1 (Prop_lut1_I0_O)        0.124    16.411 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.304    16.715    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X42Y100        LUT1 (Prop_lut1_I0_O)        0.124    16.839 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.291    17.130    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X43Y100        LUT1 (Prop_lut1_I0_O)        0.124    17.254 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    17.405    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X43Y100        LUT1 (Prop_lut1_I0_O)        0.124    17.529 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.154    17.683    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X43Y100        LUT1 (Prop_lut1_I0_O)        0.124    17.807 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.414    18.221    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X40Y101        LUT1 (Prop_lut1_I0_O)        0.124    18.345 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.158    18.503    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X40Y101        LUT1 (Prop_lut1_I0_O)        0.124    18.627 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.295    18.922    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X41Y102        LUT1 (Prop_lut1_I0_O)        0.124    19.046 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.303    19.349    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X40Y101        LUT1 (Prop_lut1_I0_O)        0.124    19.473 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.294    19.767    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X41Y101        LUT1 (Prop_lut1_I0_O)        0.124    19.891 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.287    20.179    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X43Y101        LUT1 (Prop_lut1_I0_O)        0.124    20.303 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.285    20.588    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X41Y101        LUT1 (Prop_lut1_I0_O)        0.124    20.712 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.312    21.024    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X39Y102        LUT1 (Prop_lut1_I0_O)        0.124    21.148 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    21.299    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X39Y102        LUT1 (Prop_lut1_I0_O)        0.124    21.423 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.302    21.725    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X38Y101        LUT1 (Prop_lut1_I0_O)        0.124    21.849 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    22.011    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X38Y101        LUT1 (Prop_lut1_I0_O)        0.124    22.135 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.171    22.306    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X38Y101        LUT1 (Prop_lut1_I0_O)        0.124    22.430 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.301    22.731    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X37Y102        LUT1 (Prop_lut1_I0_O)        0.124    22.855 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.295    23.150    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X37Y101        LUT1 (Prop_lut1_I0_O)        0.124    23.274 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.284    23.558    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X39Y101        LUT1 (Prop_lut1_I0_O)        0.124    23.682 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.149    23.831    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X39Y101        LUT1 (Prop_lut1_I0_O)        0.124    23.955 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.295    24.250    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X39Y100        LUT1 (Prop_lut1_I0_O)        0.124    24.374 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.350    24.724    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X38Y100        LUT1 (Prop_lut1_I0_O)        0.124    24.848 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    25.010    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X38Y100        LUT1 (Prop_lut1_I0_O)        0.124    25.134 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.284    25.418    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X37Y100        LUT1 (Prop_lut1_I0_O)        0.124    25.542 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    25.691    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X37Y100        LUT1 (Prop_lut1_I0_O)        0.124    25.815 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.283    26.098    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X39Y100        LUT1 (Prop_lut1_I0_O)        0.124    26.222 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    26.373    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X39Y100        LUT1 (Prop_lut1_I0_O)        0.124    26.497 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.154    26.651    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X39Y100        LUT1 (Prop_lut1_I0_O)        0.124    26.775 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.502    27.277    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X40Y99         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    27.803 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.665    28.468    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X38Y99         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    29.018 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.861    29.879    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X41Y100        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.405 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.796    31.201    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X41Y99         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    31.727 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.773    32.501    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X42Y98         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    33.051 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.872    33.922    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X43Y98         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    34.448 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.809    35.257    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X42Y97         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    35.807 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.768    36.575    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X41Y96         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    37.101 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.935    38.036    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X40Y96         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    38.562 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.796    39.358    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X44Y97         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    39.884 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.879    40.763    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X45Y97         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    41.289 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.784    42.073    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X48Y97         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    42.599 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.879    43.478    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X49Y97         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    44.004 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.780    44.784    design_1_i/top_0/inst/tdc1/delay_bufs[52]
    SLICE_X49Y96         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    45.310 r  design_1_i/top_0/inst/tdc1/genblk2[13].delay_k/CO[3]
                         net (fo=2, routed)           0.000    45.310    design_1_i/top_0/inst/tdc1/delay_bufs[56]
    SLICE_X49Y96         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2536, routed)        1.477     2.656    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X49Y96         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[56]/G
                         clock pessimism              0.000     2.656    
                         clock uncertainty           -0.154     2.502    
                         time borrowed                5.149     7.651    
  -------------------------------------------------------------------
                         required time                          7.651    
                         arrival time                         -45.310    
  -------------------------------------------------------------------
                         slack                                -37.659    

Slack (VIOLATED) :        -37.604ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[53]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        45.163ns  (logic 15.202ns (33.661%)  route 29.961ns (66.339%))
  Logic Levels:           78  (BUFG=1 CARRY4=14 LUT1=63)
  Clock Path Skew:        2.656ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.057ns
    Computed max time borrow:         5.057ns
    Time borrowed from endpoint:      5.057ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.903ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2536, routed)        1.991     3.285    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X43Y103        LUT1 (Prop_lut1_I0_O)        0.124     3.409 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149     3.558    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X43Y103        LUT1 (Prop_lut1_I0_O)        0.124     3.682 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.282     3.964    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X41Y103        LUT1 (Prop_lut1_I0_O)        0.124     4.088 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292     4.380    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X41Y102        LUT1 (Prop_lut1_I0_O)        0.124     4.504 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.295     4.799    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X41Y101        LUT1 (Prop_lut1_I0_O)        0.124     4.923 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.294     5.217    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X42Y101        LUT1 (Prop_lut1_I0_O)        0.124     5.341 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.165     5.506    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X42Y101        LUT1 (Prop_lut1_I0_O)        0.124     5.630 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.286     5.917    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X42Y101        LUT1 (Prop_lut1_I0_O)        0.124     6.041 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.171     6.212    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X42Y101        LUT1 (Prop_lut1_I0_O)        0.124     6.336 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.302     6.638    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X42Y102        LUT1 (Prop_lut1_I0_O)        0.124     6.762 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.282     7.044    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X41Y102        LUT1 (Prop_lut1_I0_O)        0.124     7.168 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.283     7.451    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X43Y102        LUT1 (Prop_lut1_I0_O)        0.124     7.575 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.292     7.867    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X43Y101        LUT1 (Prop_lut1_I0_O)        0.124     7.991 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149     8.140    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X43Y101        LUT1 (Prop_lut1_I0_O)        0.124     8.264 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.295     8.560    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X43Y102        LUT1 (Prop_lut1_I0_O)        0.124     8.684 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.264     8.948    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X43Y102        LUT1 (Prop_lut1_I0_O)        0.124     9.072 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.154     9.226    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X43Y102        LUT1 (Prop_lut1_I0_O)        0.124     9.350 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.354     9.704    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X42Y102        LUT1 (Prop_lut1_I0_O)        0.124     9.828 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.411    10.239    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X47Y102        LUT1 (Prop_lut1_I0_O)        0.124    10.363 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.264    10.627    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X47Y102        LUT1 (Prop_lut1_I0_O)        0.124    10.751 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.291    11.043    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X44Y102        LUT1 (Prop_lut1_I0_O)        0.124    11.167 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.298    11.465    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X45Y100        LUT1 (Prop_lut1_I0_O)        0.124    11.589 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.395    11.984    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X47Y101        LUT1 (Prop_lut1_I0_O)        0.124    12.108 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.264    12.372    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X47Y101        LUT1 (Prop_lut1_I0_O)        0.124    12.496 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.291    12.788    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X44Y101        LUT1 (Prop_lut1_I0_O)        0.124    12.912 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158    13.070    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X44Y101        LUT1 (Prop_lut1_I0_O)        0.124    13.194 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.162    13.355    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X44Y101        LUT1 (Prop_lut1_I0_O)        0.124    13.479 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    13.771    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X45Y101        LUT1 (Prop_lut1_I0_O)        0.124    13.895 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.149    14.044    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X45Y101        LUT1 (Prop_lut1_I0_O)        0.124    14.168 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    14.322    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X45Y101        LUT1 (Prop_lut1_I0_O)        0.124    14.446 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.303    14.749    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X44Y100        LUT1 (Prop_lut1_I0_O)        0.124    14.873 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.280    15.152    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X44Y100        LUT1 (Prop_lut1_I0_O)        0.124    15.276 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.310    15.586    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X42Y100        LUT1 (Prop_lut1_I0_O)        0.124    15.710 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    16.001    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X40Y100        LUT1 (Prop_lut1_I0_O)        0.124    16.125 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.161    16.287    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X40Y100        LUT1 (Prop_lut1_I0_O)        0.124    16.411 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.304    16.715    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X42Y100        LUT1 (Prop_lut1_I0_O)        0.124    16.839 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.291    17.130    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X43Y100        LUT1 (Prop_lut1_I0_O)        0.124    17.254 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    17.405    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X43Y100        LUT1 (Prop_lut1_I0_O)        0.124    17.529 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.154    17.683    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X43Y100        LUT1 (Prop_lut1_I0_O)        0.124    17.807 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.414    18.221    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X40Y101        LUT1 (Prop_lut1_I0_O)        0.124    18.345 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.158    18.503    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X40Y101        LUT1 (Prop_lut1_I0_O)        0.124    18.627 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.295    18.922    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X41Y102        LUT1 (Prop_lut1_I0_O)        0.124    19.046 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.303    19.349    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X40Y101        LUT1 (Prop_lut1_I0_O)        0.124    19.473 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.294    19.767    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X41Y101        LUT1 (Prop_lut1_I0_O)        0.124    19.891 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.287    20.179    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X43Y101        LUT1 (Prop_lut1_I0_O)        0.124    20.303 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.285    20.588    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X41Y101        LUT1 (Prop_lut1_I0_O)        0.124    20.712 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.312    21.024    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X39Y102        LUT1 (Prop_lut1_I0_O)        0.124    21.148 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    21.299    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X39Y102        LUT1 (Prop_lut1_I0_O)        0.124    21.423 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.302    21.725    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X38Y101        LUT1 (Prop_lut1_I0_O)        0.124    21.849 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    22.011    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X38Y101        LUT1 (Prop_lut1_I0_O)        0.124    22.135 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.171    22.306    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X38Y101        LUT1 (Prop_lut1_I0_O)        0.124    22.430 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.301    22.731    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X37Y102        LUT1 (Prop_lut1_I0_O)        0.124    22.855 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.295    23.150    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X37Y101        LUT1 (Prop_lut1_I0_O)        0.124    23.274 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.284    23.558    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X39Y101        LUT1 (Prop_lut1_I0_O)        0.124    23.682 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.149    23.831    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X39Y101        LUT1 (Prop_lut1_I0_O)        0.124    23.955 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.295    24.250    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X39Y100        LUT1 (Prop_lut1_I0_O)        0.124    24.374 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.350    24.724    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X38Y100        LUT1 (Prop_lut1_I0_O)        0.124    24.848 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    25.010    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X38Y100        LUT1 (Prop_lut1_I0_O)        0.124    25.134 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.284    25.418    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X37Y100        LUT1 (Prop_lut1_I0_O)        0.124    25.542 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    25.691    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X37Y100        LUT1 (Prop_lut1_I0_O)        0.124    25.815 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.283    26.098    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X39Y100        LUT1 (Prop_lut1_I0_O)        0.124    26.222 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    26.373    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X39Y100        LUT1 (Prop_lut1_I0_O)        0.124    26.497 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.154    26.651    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X39Y100        LUT1 (Prop_lut1_I0_O)        0.124    26.775 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.502    27.277    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X40Y99         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    27.803 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.665    28.468    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X38Y99         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    29.018 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.861    29.879    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X41Y100        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.405 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.796    31.201    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X41Y99         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    31.727 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.773    32.501    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X42Y98         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    33.051 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.872    33.922    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X43Y98         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    34.448 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.809    35.257    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X42Y97         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    35.807 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.768    36.575    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X41Y96         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    37.101 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.935    38.036    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X40Y96         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    38.562 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.796    39.358    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X44Y97         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    39.884 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.879    40.763    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X45Y97         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    41.289 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.784    42.073    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X48Y97         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    42.599 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.879    43.478    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X49Y97         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    44.004 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.780    44.784    design_1_i/top_0/inst/tdc1/delay_bufs[52]
    SLICE_X49Y96         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379    45.163 r  design_1_i/top_0/inst/tdc1/genblk2[13].delay_k/CO[0]
                         net (fo=1, routed)           0.000    45.163    design_1_i/top_0/inst/tdc1/delay_bufs[53]
    SLICE_X49Y96         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2536, routed)        1.477     2.656    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X49Y96         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[53]/G
                         clock pessimism              0.000     2.656    
                         clock uncertainty           -0.154     2.502    
                         time borrowed                5.057     7.559    
  -------------------------------------------------------------------
                         required time                          7.559    
                         arrival time                         -45.163    
  -------------------------------------------------------------------
                         slack                                -37.604    

Slack (VIOLATED) :        -36.458ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[51]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        44.018ns  (logic 14.837ns (33.707%)  route 29.181ns (66.293%))
  Logic Levels:           77  (BUFG=1 CARRY4=13 LUT1=63)
  Clock Path Skew:        2.657ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.057ns
    Computed max time borrow:         5.057ns
    Time borrowed from endpoint:      5.057ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.903ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2536, routed)        1.991     3.285    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X43Y103        LUT1 (Prop_lut1_I0_O)        0.124     3.409 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149     3.558    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X43Y103        LUT1 (Prop_lut1_I0_O)        0.124     3.682 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.282     3.964    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X41Y103        LUT1 (Prop_lut1_I0_O)        0.124     4.088 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292     4.380    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X41Y102        LUT1 (Prop_lut1_I0_O)        0.124     4.504 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.295     4.799    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X41Y101        LUT1 (Prop_lut1_I0_O)        0.124     4.923 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.294     5.217    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X42Y101        LUT1 (Prop_lut1_I0_O)        0.124     5.341 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.165     5.506    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X42Y101        LUT1 (Prop_lut1_I0_O)        0.124     5.630 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.286     5.917    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X42Y101        LUT1 (Prop_lut1_I0_O)        0.124     6.041 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.171     6.212    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X42Y101        LUT1 (Prop_lut1_I0_O)        0.124     6.336 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.302     6.638    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X42Y102        LUT1 (Prop_lut1_I0_O)        0.124     6.762 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.282     7.044    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X41Y102        LUT1 (Prop_lut1_I0_O)        0.124     7.168 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.283     7.451    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X43Y102        LUT1 (Prop_lut1_I0_O)        0.124     7.575 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.292     7.867    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X43Y101        LUT1 (Prop_lut1_I0_O)        0.124     7.991 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149     8.140    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X43Y101        LUT1 (Prop_lut1_I0_O)        0.124     8.264 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.295     8.560    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X43Y102        LUT1 (Prop_lut1_I0_O)        0.124     8.684 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.264     8.948    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X43Y102        LUT1 (Prop_lut1_I0_O)        0.124     9.072 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.154     9.226    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X43Y102        LUT1 (Prop_lut1_I0_O)        0.124     9.350 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.354     9.704    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X42Y102        LUT1 (Prop_lut1_I0_O)        0.124     9.828 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.411    10.239    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X47Y102        LUT1 (Prop_lut1_I0_O)        0.124    10.363 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.264    10.627    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X47Y102        LUT1 (Prop_lut1_I0_O)        0.124    10.751 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.291    11.043    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X44Y102        LUT1 (Prop_lut1_I0_O)        0.124    11.167 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.298    11.465    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X45Y100        LUT1 (Prop_lut1_I0_O)        0.124    11.589 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.395    11.984    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X47Y101        LUT1 (Prop_lut1_I0_O)        0.124    12.108 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.264    12.372    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X47Y101        LUT1 (Prop_lut1_I0_O)        0.124    12.496 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.291    12.788    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X44Y101        LUT1 (Prop_lut1_I0_O)        0.124    12.912 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158    13.070    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X44Y101        LUT1 (Prop_lut1_I0_O)        0.124    13.194 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.162    13.355    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X44Y101        LUT1 (Prop_lut1_I0_O)        0.124    13.479 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    13.771    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X45Y101        LUT1 (Prop_lut1_I0_O)        0.124    13.895 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.149    14.044    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X45Y101        LUT1 (Prop_lut1_I0_O)        0.124    14.168 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    14.322    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X45Y101        LUT1 (Prop_lut1_I0_O)        0.124    14.446 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.303    14.749    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X44Y100        LUT1 (Prop_lut1_I0_O)        0.124    14.873 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.280    15.152    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X44Y100        LUT1 (Prop_lut1_I0_O)        0.124    15.276 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.310    15.586    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X42Y100        LUT1 (Prop_lut1_I0_O)        0.124    15.710 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    16.001    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X40Y100        LUT1 (Prop_lut1_I0_O)        0.124    16.125 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.161    16.287    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X40Y100        LUT1 (Prop_lut1_I0_O)        0.124    16.411 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.304    16.715    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X42Y100        LUT1 (Prop_lut1_I0_O)        0.124    16.839 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.291    17.130    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X43Y100        LUT1 (Prop_lut1_I0_O)        0.124    17.254 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    17.405    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X43Y100        LUT1 (Prop_lut1_I0_O)        0.124    17.529 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.154    17.683    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X43Y100        LUT1 (Prop_lut1_I0_O)        0.124    17.807 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.414    18.221    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X40Y101        LUT1 (Prop_lut1_I0_O)        0.124    18.345 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.158    18.503    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X40Y101        LUT1 (Prop_lut1_I0_O)        0.124    18.627 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.295    18.922    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X41Y102        LUT1 (Prop_lut1_I0_O)        0.124    19.046 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.303    19.349    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X40Y101        LUT1 (Prop_lut1_I0_O)        0.124    19.473 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.294    19.767    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X41Y101        LUT1 (Prop_lut1_I0_O)        0.124    19.891 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.287    20.179    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X43Y101        LUT1 (Prop_lut1_I0_O)        0.124    20.303 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.285    20.588    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X41Y101        LUT1 (Prop_lut1_I0_O)        0.124    20.712 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.312    21.024    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X39Y102        LUT1 (Prop_lut1_I0_O)        0.124    21.148 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    21.299    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X39Y102        LUT1 (Prop_lut1_I0_O)        0.124    21.423 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.302    21.725    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X38Y101        LUT1 (Prop_lut1_I0_O)        0.124    21.849 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    22.011    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X38Y101        LUT1 (Prop_lut1_I0_O)        0.124    22.135 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.171    22.306    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X38Y101        LUT1 (Prop_lut1_I0_O)        0.124    22.430 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.301    22.731    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X37Y102        LUT1 (Prop_lut1_I0_O)        0.124    22.855 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.295    23.150    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X37Y101        LUT1 (Prop_lut1_I0_O)        0.124    23.274 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.284    23.558    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X39Y101        LUT1 (Prop_lut1_I0_O)        0.124    23.682 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.149    23.831    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X39Y101        LUT1 (Prop_lut1_I0_O)        0.124    23.955 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.295    24.250    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X39Y100        LUT1 (Prop_lut1_I0_O)        0.124    24.374 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.350    24.724    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X38Y100        LUT1 (Prop_lut1_I0_O)        0.124    24.848 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    25.010    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X38Y100        LUT1 (Prop_lut1_I0_O)        0.124    25.134 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.284    25.418    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X37Y100        LUT1 (Prop_lut1_I0_O)        0.124    25.542 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    25.691    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X37Y100        LUT1 (Prop_lut1_I0_O)        0.124    25.815 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.283    26.098    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X39Y100        LUT1 (Prop_lut1_I0_O)        0.124    26.222 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    26.373    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X39Y100        LUT1 (Prop_lut1_I0_O)        0.124    26.497 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.154    26.651    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X39Y100        LUT1 (Prop_lut1_I0_O)        0.124    26.775 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.502    27.277    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X40Y99         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    27.803 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.665    28.468    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X38Y99         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    29.018 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.861    29.879    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X41Y100        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.405 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.796    31.201    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X41Y99         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    31.727 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.773    32.501    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X42Y98         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    33.051 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.872    33.922    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X43Y98         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    34.448 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.809    35.257    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X42Y97         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    35.807 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.768    36.575    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X41Y96         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    37.101 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.935    38.036    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X40Y96         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    38.562 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.796    39.358    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X44Y97         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    39.884 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.879    40.763    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X45Y97         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    41.289 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.784    42.073    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X48Y97         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    42.599 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.879    43.478    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X49Y97         CARRY4 (Prop_carry4_DI[0]_CO[2])
                                                      0.540    44.018 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[2]
                         net (fo=1, routed)           0.000    44.018    design_1_i/top_0/inst/tdc1/delay_bufs[51]
    SLICE_X49Y97         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2536, routed)        1.478     2.657    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X49Y97         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[51]/G
                         clock pessimism              0.000     2.657    
                         clock uncertainty           -0.154     2.503    
                         time borrowed                5.057     7.560    
  -------------------------------------------------------------------
                         required time                          7.560    
                         arrival time                         -44.018    
  -------------------------------------------------------------------
                         slack                                -36.458    

Slack (VIOLATED) :        -36.383ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[50]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        43.943ns  (logic 14.762ns (33.594%)  route 29.181ns (66.406%))
  Logic Levels:           77  (BUFG=1 CARRY4=13 LUT1=63)
  Clock Path Skew:        2.657ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.057ns
    Computed max time borrow:         5.057ns
    Time borrowed from endpoint:      5.057ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.903ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2536, routed)        1.991     3.285    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X43Y103        LUT1 (Prop_lut1_I0_O)        0.124     3.409 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149     3.558    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X43Y103        LUT1 (Prop_lut1_I0_O)        0.124     3.682 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.282     3.964    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X41Y103        LUT1 (Prop_lut1_I0_O)        0.124     4.088 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292     4.380    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X41Y102        LUT1 (Prop_lut1_I0_O)        0.124     4.504 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.295     4.799    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X41Y101        LUT1 (Prop_lut1_I0_O)        0.124     4.923 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.294     5.217    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X42Y101        LUT1 (Prop_lut1_I0_O)        0.124     5.341 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.165     5.506    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X42Y101        LUT1 (Prop_lut1_I0_O)        0.124     5.630 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.286     5.917    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X42Y101        LUT1 (Prop_lut1_I0_O)        0.124     6.041 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.171     6.212    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X42Y101        LUT1 (Prop_lut1_I0_O)        0.124     6.336 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.302     6.638    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X42Y102        LUT1 (Prop_lut1_I0_O)        0.124     6.762 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.282     7.044    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X41Y102        LUT1 (Prop_lut1_I0_O)        0.124     7.168 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.283     7.451    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X43Y102        LUT1 (Prop_lut1_I0_O)        0.124     7.575 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.292     7.867    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X43Y101        LUT1 (Prop_lut1_I0_O)        0.124     7.991 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149     8.140    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X43Y101        LUT1 (Prop_lut1_I0_O)        0.124     8.264 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.295     8.560    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X43Y102        LUT1 (Prop_lut1_I0_O)        0.124     8.684 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.264     8.948    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X43Y102        LUT1 (Prop_lut1_I0_O)        0.124     9.072 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.154     9.226    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X43Y102        LUT1 (Prop_lut1_I0_O)        0.124     9.350 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.354     9.704    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X42Y102        LUT1 (Prop_lut1_I0_O)        0.124     9.828 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.411    10.239    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X47Y102        LUT1 (Prop_lut1_I0_O)        0.124    10.363 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.264    10.627    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X47Y102        LUT1 (Prop_lut1_I0_O)        0.124    10.751 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.291    11.043    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X44Y102        LUT1 (Prop_lut1_I0_O)        0.124    11.167 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.298    11.465    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X45Y100        LUT1 (Prop_lut1_I0_O)        0.124    11.589 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.395    11.984    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X47Y101        LUT1 (Prop_lut1_I0_O)        0.124    12.108 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.264    12.372    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X47Y101        LUT1 (Prop_lut1_I0_O)        0.124    12.496 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.291    12.788    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X44Y101        LUT1 (Prop_lut1_I0_O)        0.124    12.912 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158    13.070    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X44Y101        LUT1 (Prop_lut1_I0_O)        0.124    13.194 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.162    13.355    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X44Y101        LUT1 (Prop_lut1_I0_O)        0.124    13.479 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    13.771    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X45Y101        LUT1 (Prop_lut1_I0_O)        0.124    13.895 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.149    14.044    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X45Y101        LUT1 (Prop_lut1_I0_O)        0.124    14.168 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    14.322    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X45Y101        LUT1 (Prop_lut1_I0_O)        0.124    14.446 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.303    14.749    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X44Y100        LUT1 (Prop_lut1_I0_O)        0.124    14.873 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.280    15.152    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X44Y100        LUT1 (Prop_lut1_I0_O)        0.124    15.276 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.310    15.586    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X42Y100        LUT1 (Prop_lut1_I0_O)        0.124    15.710 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    16.001    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X40Y100        LUT1 (Prop_lut1_I0_O)        0.124    16.125 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.161    16.287    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X40Y100        LUT1 (Prop_lut1_I0_O)        0.124    16.411 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.304    16.715    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X42Y100        LUT1 (Prop_lut1_I0_O)        0.124    16.839 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.291    17.130    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X43Y100        LUT1 (Prop_lut1_I0_O)        0.124    17.254 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    17.405    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X43Y100        LUT1 (Prop_lut1_I0_O)        0.124    17.529 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.154    17.683    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X43Y100        LUT1 (Prop_lut1_I0_O)        0.124    17.807 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.414    18.221    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X40Y101        LUT1 (Prop_lut1_I0_O)        0.124    18.345 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.158    18.503    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X40Y101        LUT1 (Prop_lut1_I0_O)        0.124    18.627 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.295    18.922    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X41Y102        LUT1 (Prop_lut1_I0_O)        0.124    19.046 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.303    19.349    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X40Y101        LUT1 (Prop_lut1_I0_O)        0.124    19.473 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.294    19.767    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X41Y101        LUT1 (Prop_lut1_I0_O)        0.124    19.891 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.287    20.179    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X43Y101        LUT1 (Prop_lut1_I0_O)        0.124    20.303 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.285    20.588    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X41Y101        LUT1 (Prop_lut1_I0_O)        0.124    20.712 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.312    21.024    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X39Y102        LUT1 (Prop_lut1_I0_O)        0.124    21.148 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    21.299    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X39Y102        LUT1 (Prop_lut1_I0_O)        0.124    21.423 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.302    21.725    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X38Y101        LUT1 (Prop_lut1_I0_O)        0.124    21.849 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    22.011    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X38Y101        LUT1 (Prop_lut1_I0_O)        0.124    22.135 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.171    22.306    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X38Y101        LUT1 (Prop_lut1_I0_O)        0.124    22.430 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.301    22.731    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X37Y102        LUT1 (Prop_lut1_I0_O)        0.124    22.855 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.295    23.150    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X37Y101        LUT1 (Prop_lut1_I0_O)        0.124    23.274 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.284    23.558    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X39Y101        LUT1 (Prop_lut1_I0_O)        0.124    23.682 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.149    23.831    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X39Y101        LUT1 (Prop_lut1_I0_O)        0.124    23.955 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.295    24.250    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X39Y100        LUT1 (Prop_lut1_I0_O)        0.124    24.374 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.350    24.724    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X38Y100        LUT1 (Prop_lut1_I0_O)        0.124    24.848 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    25.010    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X38Y100        LUT1 (Prop_lut1_I0_O)        0.124    25.134 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.284    25.418    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X37Y100        LUT1 (Prop_lut1_I0_O)        0.124    25.542 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    25.691    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X37Y100        LUT1 (Prop_lut1_I0_O)        0.124    25.815 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.283    26.098    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X39Y100        LUT1 (Prop_lut1_I0_O)        0.124    26.222 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    26.373    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X39Y100        LUT1 (Prop_lut1_I0_O)        0.124    26.497 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.154    26.651    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X39Y100        LUT1 (Prop_lut1_I0_O)        0.124    26.775 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.502    27.277    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X40Y99         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    27.803 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.665    28.468    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X38Y99         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    29.018 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.861    29.879    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X41Y100        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.405 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.796    31.201    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X41Y99         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    31.727 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.773    32.501    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X42Y98         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    33.051 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.872    33.922    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X43Y98         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    34.448 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.809    35.257    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X42Y97         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    35.807 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.768    36.575    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X41Y96         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    37.101 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.935    38.036    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X40Y96         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    38.562 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.796    39.358    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X44Y97         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    39.884 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.879    40.763    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X45Y97         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    41.289 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.784    42.073    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X48Y97         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    42.599 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.879    43.478    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X49Y97         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465    43.943 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[1]
                         net (fo=1, routed)           0.000    43.943    design_1_i/top_0/inst/tdc1/delay_bufs[50]
    SLICE_X49Y97         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2536, routed)        1.478     2.657    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X49Y97         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[50]/G
                         clock pessimism              0.000     2.657    
                         clock uncertainty           -0.154     2.503    
                         time borrowed                5.057     7.560    
  -------------------------------------------------------------------
                         required time                          7.560    
                         arrival time                         -43.943    
  -------------------------------------------------------------------
                         slack                                -36.383    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/tdc1/latches_reg[7]/G
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/delay_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.158ns (49.258%)  route 0.163ns (50.742%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2536, routed)        0.639     0.975    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X41Y100        LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[7]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y100        LDCE (EnToQ_ldce_G_Q)        0.158     1.133 r  design_1_i/top_0/inst/tdc1/latches_reg[7]/Q
                         net (fo=1, routed)           0.163     1.296    design_1_i/top_0/inst/tdc1/latches[7]
    SLICE_X42Y99         FDRE                                         r  design_1_i/top_0/inst/tdc1/delay_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2536, routed)        0.825     1.191    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X42Y99         FDRE                                         r  design_1_i/top_0/inst/tdc1/delay_reg[7]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X42Y99         FDRE (Hold_fdre_C_D)         0.063     1.219    design_1_i/top_0/inst/tdc1/delay_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.219    
                         arrival time                           1.296    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/tdc1/latches_reg[1]/G
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/delay_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.158ns (48.758%)  route 0.166ns (51.242%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2536, routed)        0.639     0.975    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X40Y100        LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[1]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y100        LDCE (EnToQ_ldce_G_Q)        0.158     1.133 r  design_1_i/top_0/inst/tdc1/latches_reg[1]/Q
                         net (fo=1, routed)           0.166     1.299    design_1_i/top_0/inst/tdc1/latches[1]
    SLICE_X43Y99         FDRE                                         r  design_1_i/top_0/inst/tdc1/delay_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2536, routed)        0.825     1.191    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X43Y99         FDRE                                         r  design_1_i/top_0/inst/tdc1/delay_reg[1]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X43Y99         FDRE (Hold_fdre_C_D)         0.066     1.222    design_1_i/top_0/inst/tdc1/delay_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.222    
                         arrival time                           1.299    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/tdc1/latches_reg[8]/G
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/delay_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.158ns (49.318%)  route 0.162ns (50.682%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2536, routed)        0.639     0.975    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X41Y100        LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[8]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y100        LDCE (EnToQ_ldce_G_Q)        0.158     1.133 r  design_1_i/top_0/inst/tdc1/latches_reg[8]/Q
                         net (fo=1, routed)           0.162     1.295    design_1_i/top_0/inst/tdc1/latches[8]
    SLICE_X42Y99         FDRE                                         r  design_1_i/top_0/inst/tdc1/delay_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2536, routed)        0.825     1.191    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X42Y99         FDRE                                         r  design_1_i/top_0/inst/tdc1/delay_reg[8]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X42Y99         FDRE (Hold_fdre_C_D)         0.060     1.216    design_1_i/top_0/inst/tdc1/delay_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.295    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.186ns (78.117%)  route 0.052ns (21.883%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2536, routed)        0.572     0.908    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X31Y86         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y86         FDRE (Prop_fdre_C_Q)         0.141     1.049 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[8]/Q
                         net (fo=1, routed)           0.052     1.101    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_wrap_reg[11]_0[8]
    SLICE_X30Y86         LUT6 (Prop_lut6_I4_O)        0.045     1.146 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_wrap[8]_i_1/O
                         net (fo=1, routed)           0.000     1.146    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[11]_1[8]
    SLICE_X30Y86         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2536, routed)        0.839     1.205    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X30Y86         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[8]/C
                         clock pessimism             -0.284     0.921    
    SLICE_X30Y86         FDRE (Hold_fdre_C_D)         0.121     1.042    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.042    
                         arrival time                           1.146    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.071%)  route 0.115ns (44.929%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2536, routed)        0.577     0.913    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X29Y97         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y97         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/Q
                         net (fo=1, routed)           0.115     1.169    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[5]
    SLICE_X26Y98         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2536, routed)        0.844     1.210    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y98         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4/CLK
                         clock pessimism             -0.264     0.946    
    SLICE_X26Y98         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.055    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4
  -------------------------------------------------------------------
                         required time                         -1.055    
                         arrival time                           1.169    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.644%)  route 0.117ns (45.356%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2536, routed)        0.577     0.913    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X29Y97         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y97         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[3]/Q
                         net (fo=1, routed)           0.117     1.171    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[7]
    SLICE_X26Y98         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2536, routed)        0.844     1.210    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y98         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK
                         clock pessimism             -0.264     0.946    
    SLICE_X26Y98         SRL16E (Hold_srl16e_CLK_D)
                                                      0.108     1.054    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4
  -------------------------------------------------------------------
                         required time                         -1.054    
                         arrival time                           1.171    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2536, routed)        0.564     0.900    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X27Y79         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y79         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[4]/Q
                         net (fo=1, routed)           0.056     1.096    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[4]
    SLICE_X27Y79         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2536, routed)        0.832     1.198    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X27Y79         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/C
                         clock pessimism             -0.298     0.900    
    SLICE_X27Y79         FDRE (Hold_fdre_C_D)         0.075     0.975    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.975    
                         arrival time                           1.096    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2536, routed)        0.555     0.891    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X49Y94         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y94         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056     1.087    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/s_level_out_d1_cdc_to
    SLICE_X49Y94         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2536, routed)        0.824     1.190    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X49Y94         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.299     0.891    
    SLICE_X49Y94         FDRE (Hold_fdre_C_D)         0.075     0.966    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -0.966    
                         arrival time                           1.087    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2536, routed)        0.564     0.900    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X27Y79         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y79         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[5]/Q
                         net (fo=1, routed)           0.056     1.096    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[5]
    SLICE_X27Y79         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2536, routed)        0.832     1.198    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X27Y79         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/C
                         clock pessimism             -0.298     0.900    
    SLICE_X27Y79         FDRE (Hold_fdre_C_D)         0.071     0.971    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.971    
                         arrival time                           1.096    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/tdc1/latches_reg[2]/G
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/delay_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.158ns (41.681%)  route 0.221ns (58.319%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2536, routed)        0.639     0.975    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X40Y100        LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[2]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y100        LDCE (EnToQ_ldce_G_Q)        0.158     1.133 r  design_1_i/top_0/inst/tdc1/latches_reg[2]/Q
                         net (fo=1, routed)           0.221     1.354    design_1_i/top_0/inst/tdc1/latches[2]
    SLICE_X43Y99         FDRE                                         r  design_1_i/top_0/inst/tdc1/delay_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2536, routed)        0.825     1.191    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X43Y99         FDRE                                         r  design_1_i/top_0/inst/tdc1/delay_reg[2]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X43Y99         FDRE (Hold_fdre_C_D)         0.070     1.226    design_1_i/top_0/inst/tdc1/delay_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.226    
                         arrival time                           1.354    
  -------------------------------------------------------------------
                         slack                                  0.128    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X28Y92    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[0]/C
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X28Y92    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[1]/C
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X28Y92    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[2]/C
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X28Y92    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[3]/C
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X28Y92    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[4]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X35Y91    design_1_i/top_0/inst/rmsAccQ_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X32Y98    design_1_i/top_0/inst/rmsAccQ_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X32Y98    design_1_i/top_0/inst/rmsAccQ_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X32Y98    design_1_i/top_0/inst/rmsAccQ_reg[12]/C
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y71    design_1_i/top_0/inst/ram1/ram_reg_7168_7423_0_0/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y71    design_1_i/top_0/inst/ram1/ram_reg_7168_7423_0_0/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y71    design_1_i/top_0/inst/ram1/ram_reg_7168_7423_0_0/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y71    design_1_i/top_0/inst/ram1/ram_reg_7168_7423_0_0/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X54Y66    design_1_i/top_0/inst/ram1/ram_reg_1024_1279_15_15/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X54Y66    design_1_i/top_0/inst/ram1/ram_reg_1024_1279_15_15/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X54Y66    design_1_i/top_0/inst/ram1/ram_reg_1024_1279_15_15/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X54Y66    design_1_i/top_0/inst/ram1/ram_reg_1024_1279_15_15/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y68    design_1_i/top_0/inst/ram1/ram_reg_5632_5887_0_0/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y68    design_1_i/top_0/inst/ram1/ram_reg_5632_5887_0_0/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y85    design_1_i/top_0/inst/ram1/ram_reg_0_255_5_5/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y85    design_1_i/top_0/inst/ram1/ram_reg_0_255_5_5/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y85    design_1_i/top_0/inst/ram1/ram_reg_0_255_5_5/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y85    design_1_i/top_0/inst/ram1/ram_reg_0_255_5_5/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y86    design_1_i/top_0/inst/ram1/ram_reg_0_255_6_6/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y86    design_1_i/top_0/inst/ram1/ram_reg_0_255_6_6/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X54Y85    design_1_i/top_0/inst/ram1/ram_reg_2560_2815_2_2/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X54Y85    design_1_i/top_0/inst/ram1/ram_reg_2560_2815_2_2/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X54Y85    design_1_i/top_0/inst/ram1/ram_reg_2560_2815_2_2/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X54Y85    design_1_i/top_0/inst/ram1/ram_reg_2560_2815_2_2/RAMS64E_D/CLK



