{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 2, "design__inferred_latch__count": 0, "design__instance__count": 7150, "design__instance__area": 108693, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_5v00": 138, "design__max_cap_violation__count__corner:nom_tt_025C_5v00": 13, "power__internal__total": 0.009433475323021412, "power__switching__total": 0.00508114555850625, "power__leakage__total": 1.7433302446079324e-06, "power__total": 0.01451636478304863, "clock__skew__worst_hold__corner:nom_tt_025C_5v00": -0.331863, "clock__skew__worst_setup__corner:nom_tt_025C_5v00": -0.331863, "timing__hold__ws__corner:nom_tt_025C_5v00": 0.587476, "timing__setup__ws__corner:nom_tt_025C_5v00": 50.881649, "timing__hold__tns__corner:nom_tt_025C_5v00": 0.0, "timing__setup__tns__corner:nom_tt_025C_5v00": 0.0, "timing__hold__wns__corner:nom_tt_025C_5v00": 0.0, "timing__setup__wns__corner:nom_tt_025C_5v00": 0.0, "timing__hold_vio__count__corner:nom_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_5v00": 0.587476, "timing__hold_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_5v00": Infinity, "timing__setup_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "design__max_slew_violation__count": 17, "design__max_fanout_violation__count": 138, "design__max_cap_violation__count": 17, "clock__skew__worst_hold": -0.211972, "clock__skew__worst_setup": -0.60077, "timing__hold__ws": 0.264721, "timing__setup__ws": 43.06638, "timing__hold__tns": 0.0, "timing__setup__tns": 0.0, "timing__hold__wns": 0.0, "timing__setup__wns": 0.0, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": 0.264721, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 0, "timing__setup_r2r__ws": 51.479275, "timing__setup_r2r_vio__count": 0, "design__die__bbox": "0.0 0.0 547.94 565.86", "design__core__bbox": "6.72 15.68 540.96 548.8", "design__io": 77, "design__die__area": 310057, "design__core__area": 284814, "design__instance__count__stdcell": 7150, "design__instance__area__stdcell": 108693, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__utilization": 0.381628, "design__instance__utilization__stdcell": 0.381628, "floorplan__design__io": 75, "design__io__hpwl": 28045938, "design__power_grid_violation__count__net:VSS": 0, "design__power_grid_violation__count__net:VDD": 0, "design__power_grid_violation__count": 0, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 25733.7, "design__instance__displacement__mean": 3.599, "design__instance__displacement__max": 63.84, "route__wirelength__estimated": 145599, "design__violations": 0, "design__instance__count__setup_buffer": 0, "design__instance__count__hold_buffer": 2, "antenna__violating__nets": 0, "antenna__violating__pins": 0, "route__antenna_violation__count": 0, "route__net": 3504, "route__net__special": 2, "route__drc_errors__iter:1": 1687, "route__wirelength__iter:1": 175209, "route__drc_errors__iter:2": 243, "route__wirelength__iter:2": 173595, "route__drc_errors__iter:3": 182, "route__wirelength__iter:3": 173096, "route__drc_errors__iter:4": 1, "route__wirelength__iter:4": 172848, "route__drc_errors__iter:5": 0, "route__wirelength__iter:5": 172851, "route__drc_errors": 0, "route__wirelength": 172851, "route__vias": 25661, "route__vias__singlecut": 25661, "route__vias__multicut": 0, "design__disconnected_pin__count": 0, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 986.05, "timing__unannotated_net__count__corner:nom_tt_025C_5v00": 0, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:nom_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:nom_ss_125C_4v50": 138, "design__max_cap_violation__count__corner:nom_ss_125C_4v50": 14, "clock__skew__worst_hold__corner:nom_ss_125C_4v50": -0.591531, "clock__skew__worst_setup__corner:nom_ss_125C_4v50": -0.591531, "timing__hold__ws__corner:nom_ss_125C_4v50": 1.314567, "timing__setup__ws__corner:nom_ss_125C_4v50": 43.436234, "timing__hold__tns__corner:nom_ss_125C_4v50": 0.0, "timing__setup__tns__corner:nom_ss_125C_4v50": 0.0, "timing__hold__wns__corner:nom_ss_125C_4v50": 0.0, "timing__setup__wns__corner:nom_ss_125C_4v50": 0.0, "timing__hold_vio__count__corner:nom_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:nom_ss_125C_4v50": 1.314567, "timing__hold_r2r_vio__count__corner:nom_ss_125C_4v50": 0, "timing__setup_vio__count__corner:nom_ss_125C_4v50": 0, "timing__setup_r2r__ws__corner:nom_ss_125C_4v50": 51.856953, "timing__setup_r2r_vio__count__corner:nom_ss_125C_4v50": 0, "timing__unannotated_net__count__corner:nom_ss_125C_4v50": 0, "timing__unannotated_net_filtered__count__corner:nom_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_5v50": 138, "design__max_cap_violation__count__corner:nom_ff_n40C_5v50": 13, "clock__skew__worst_hold__corner:nom_ff_n40C_5v50": -0.215652, "clock__skew__worst_setup__corner:nom_ff_n40C_5v50": -0.215652, "timing__hold__ws__corner:nom_ff_n40C_5v50": 0.266404, "timing__setup__ws__corner:nom_ff_n40C_5v50": 54.170036, "timing__hold__tns__corner:nom_ff_n40C_5v50": 0.0, "timing__setup__tns__corner:nom_ff_n40C_5v50": 0.0, "timing__hold__wns__corner:nom_ff_n40C_5v50": 0.0, "timing__setup__wns__corner:nom_ff_n40C_5v50": 0.0, "timing__hold_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_5v50": 0.266404, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_5v50": Infinity, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_5v50": 0, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:min_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:min_tt_025C_5v00": 138, "design__max_cap_violation__count__corner:min_tt_025C_5v00": 9, "clock__skew__worst_hold__corner:min_tt_025C_5v00": -0.326822, "clock__skew__worst_setup__corner:min_tt_025C_5v00": -0.326822, "timing__hold__ws__corner:min_tt_025C_5v00": 0.584888, "timing__setup__ws__corner:min_tt_025C_5v00": 51.056702, "timing__hold__tns__corner:min_tt_025C_5v00": 0.0, "timing__setup__tns__corner:min_tt_025C_5v00": 0.0, "timing__hold__wns__corner:min_tt_025C_5v00": 0.0, "timing__setup__wns__corner:min_tt_025C_5v00": 0.0, "timing__hold_vio__count__corner:min_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:min_tt_025C_5v00": 0.584888, "timing__hold_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:min_tt_025C_5v00": Infinity, "timing__setup_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:min_tt_025C_5v00": 0, "timing__unannotated_net_filtered__count__corner:min_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:min_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:min_ss_125C_4v50": 138, "design__max_cap_violation__count__corner:min_ss_125C_4v50": 9, "clock__skew__worst_hold__corner:min_ss_125C_4v50": -0.583804, "clock__skew__worst_setup__corner:min_ss_125C_4v50": -0.583804, "timing__hold__ws__corner:min_ss_125C_4v50": 1.310678, "timing__setup__ws__corner:min_ss_125C_4v50": 43.744087, "timing__hold__tns__corner:min_ss_125C_4v50": 0.0, "timing__setup__tns__corner:min_ss_125C_4v50": 0.0, "timing__hold__wns__corner:min_ss_125C_4v50": 0.0, "timing__setup__wns__corner:min_ss_125C_4v50": 0.0, "timing__hold_vio__count__corner:min_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:min_ss_125C_4v50": 1.310678, "timing__hold_r2r_vio__count__corner:min_ss_125C_4v50": 0, "timing__setup_vio__count__corner:min_ss_125C_4v50": 0, "timing__setup_r2r__ws__corner:min_ss_125C_4v50": 52.17234, "timing__setup_r2r_vio__count__corner:min_ss_125C_4v50": 0, "timing__unannotated_net__count__corner:min_ss_125C_4v50": 0, "timing__unannotated_net_filtered__count__corner:min_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:min_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_5v50": 138, "design__max_cap_violation__count__corner:min_ff_n40C_5v50": 9, "clock__skew__worst_hold__corner:min_ff_n40C_5v50": -0.211972, "clock__skew__worst_setup__corner:min_ff_n40C_5v50": -0.211972, "timing__hold__ws__corner:min_ff_n40C_5v50": 0.264721, "timing__setup__ws__corner:min_ff_n40C_5v50": 54.286022, "timing__hold__tns__corner:min_ff_n40C_5v50": 0.0, "timing__setup__tns__corner:min_ff_n40C_5v50": 0.0, "timing__hold__wns__corner:min_ff_n40C_5v50": 0.0, "timing__setup__wns__corner:min_ff_n40C_5v50": 0.0, "timing__hold_vio__count__corner:min_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_5v50": 0.264721, "timing__hold_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_5v50": Infinity, "timing__setup_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:min_ff_n40C_5v50": 0, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:max_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:max_tt_025C_5v00": 138, "design__max_cap_violation__count__corner:max_tt_025C_5v00": 17, "clock__skew__worst_hold__corner:max_tt_025C_5v00": -0.337377, "clock__skew__worst_setup__corner:max_tt_025C_5v00": -0.337377, "timing__hold__ws__corner:max_tt_025C_5v00": 0.590542, "timing__setup__ws__corner:max_tt_025C_5v00": 50.671768, "timing__hold__tns__corner:max_tt_025C_5v00": 0.0, "timing__setup__tns__corner:max_tt_025C_5v00": 0.0, "timing__hold__wns__corner:max_tt_025C_5v00": 0.0, "timing__setup__wns__corner:max_tt_025C_5v00": 0.0, "timing__hold_vio__count__corner:max_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:max_tt_025C_5v00": 0.590542, "timing__hold_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:max_tt_025C_5v00": Infinity, "timing__setup_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:max_tt_025C_5v00": 0, "timing__unannotated_net_filtered__count__corner:max_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:max_ss_125C_4v50": 17, "design__max_fanout_violation__count__corner:max_ss_125C_4v50": 138, "design__max_cap_violation__count__corner:max_ss_125C_4v50": 17, "clock__skew__worst_hold__corner:max_ss_125C_4v50": -0.60077, "clock__skew__worst_setup__corner:max_ss_125C_4v50": -0.60077, "timing__hold__ws__corner:max_ss_125C_4v50": 1.319214, "timing__setup__ws__corner:max_ss_125C_4v50": 43.06638, "timing__hold__tns__corner:max_ss_125C_4v50": 0.0, "timing__setup__tns__corner:max_ss_125C_4v50": 0.0, "timing__hold__wns__corner:max_ss_125C_4v50": 0.0, "timing__setup__wns__corner:max_ss_125C_4v50": 0.0, "timing__hold_vio__count__corner:max_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:max_ss_125C_4v50": 1.319214, "timing__hold_r2r_vio__count__corner:max_ss_125C_4v50": 0, "timing__setup_vio__count__corner:max_ss_125C_4v50": 0, "timing__setup_r2r__ws__corner:max_ss_125C_4v50": 51.479275, "timing__setup_r2r_vio__count__corner:max_ss_125C_4v50": 0, "timing__unannotated_net__count__corner:max_ss_125C_4v50": 0, "timing__unannotated_net_filtered__count__corner:max_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:max_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_5v50": 138, "design__max_cap_violation__count__corner:max_ff_n40C_5v50": 15, "clock__skew__worst_hold__corner:max_ff_n40C_5v50": -0.219875, "clock__skew__worst_setup__corner:max_ff_n40C_5v50": -0.219875, "timing__hold__ws__corner:max_ff_n40C_5v50": 0.268234, "timing__setup__ws__corner:max_ff_n40C_5v50": 54.031384, "timing__hold__tns__corner:max_ff_n40C_5v50": 0.0, "timing__setup__tns__corner:max_ff_n40C_5v50": 0.0, "timing__hold__wns__corner:max_ff_n40C_5v50": 0.0, "timing__setup__wns__corner:max_ff_n40C_5v50": 0.0, "timing__hold_vio__count__corner:max_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_5v50": 0.268234, "timing__hold_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_5v50": Infinity, "timing__setup_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count": 0, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VDD__corner:nom_tt_025C_5v00": 4.99844, "design_powergrid__drop__average__net:VDD__corner:nom_tt_025C_5v00": 0.000208673, "design_powergrid__drop__worst__net:VDD__corner:nom_tt_025C_5v00": 0.00156366, "design_powergrid__voltage__worst__net:VSS__corner:nom_tt_025C_5v00": 0.00164396, "design_powergrid__drop__average__net:VSS__corner:nom_tt_025C_5v00": 0.000204882, "design_powergrid__drop__worst__net:VSS__corner:nom_tt_025C_5v00": 0.00164396, "ir__voltage__worst": 5, "ir__drop__avg": 0.000209, "ir__drop__worst": 0.00156, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}