module mux_81(I, sel, Y);
    input [7:0] I;
    input [2:0] sel;
    output reg Y;

    always @(*) begin
        case (sel)
            3'b000: Y = I[0];
            3'b001: Y = I[1];
            3'b010: Y = I[2];
            3'b011: Y = I[3];
            3'b100: Y = I[4];
            3'b101: Y = I[5];
            3'b110: Y = I[6];
            3'b111: Y = I[7];
            default: Y = 1'b0;
        endcase
    end
endmodule
