// Seed: 2337617754
module module_0 (
    output tri1 id_0,
    input supply0 id_1,
    input supply0 id_2,
    input wor id_3,
    output tri1 id_4,
    input tri0 id_5,
    output wor id_6
);
  uwire id_8 = -1;
  assign id_6 = id_8;
endmodule
module module_1 #(
    parameter id_2  = 32'd24,
    parameter id_21 = 32'd9,
    parameter id_28 = 32'd28,
    parameter id_32 = 32'd74,
    parameter id_5  = 32'd66,
    parameter id_6  = 32'd59,
    parameter id_9  = 32'd29
) (
    input supply1 id_0,
    output tri0 id_1,
    input wire _id_2,
    output supply0 id_3,
    output tri id_4,
    input supply0 _id_5,
    input supply1 _id_6,
    output uwire id_7
);
  wire _id_9;
  wire [-1 : ~  id_5  ==  1 'b0] id_10;
  logic ["" : 1  ==  id_6] \id_11 ;
  ;
  module_0 modCall_1 (
      id_3,
      id_0,
      id_0,
      id_0,
      id_4,
      id_0,
      id_4
  );
  assign modCall_1.id_2 = 0;
  logic [7:0]
      id_12,
      id_13,
      id_14,
      id_15,
      id_16,
      id_17,
      id_18,
      id_19,
      id_20,
      _id_21,
      id_22,
      id_23,
      id_24,
      id_25,
      id_26,
      id_27,
      _id_28,
      id_29,
      id_30,
      id_31;
  logic [id_21 : id_21] _id_32 = id_16;
  logic id_33 = -1;
  assign id_25[id_9*-1 : id_32>id_28#(.id_2(1))] = 1;
  assign id_29[id_9] = -1;
  timeunit 1ps;
endmodule
