# RISC-V core

**Description:**

Verilog implementation of RISC-V RV32I ISA

Project is a part of 'Advanced Microprocessor Architectures' Masters course

The final goal is to have a compiled C code running on the FPGA implementation of a design with communication with the PC over UART

**Status:**   
In development - Integration

**Further development:**  
TBD    
  
### **Project Structure**
**RTL:** /src  
**Direct TB:**  /verif/direct_tb  
**Documentation:**  /docs  

### **Branches**
**Main - stable release:** *main*  
**Ongoing development:** *dev*   
**Documentation:** *doc*  

