{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 24 22:05:03 2017 " "Info: Processing started: Tue Oct 24 22:05:03 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Multiplier -c Multiplier " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Multiplier -c Multiplier" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg_display_two.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file seg_display_two.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Seg_Display_Two-struct " "Info: Found design unit 1: Seg_Display_Two-struct" {  } { { "Seg_Display_Two.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Multiplication/Multiplier/Seg_Display_Two.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Seg_Display_Two " "Info: Found entity 1: Seg_Display_Two" {  } { { "Seg_Display_Two.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Multiplication/Multiplier/Seg_Display_Two.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg_display_decoder.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file seg_display_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Seg_Display_Decoder-struct " "Info: Found design unit 1: Seg_Display_Decoder-struct" {  } { { "Seg_Display_Decoder.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Multiplication/Multiplier/Seg_Display_Decoder.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Seg_Display_Decoder " "Info: Found entity 1: Seg_Display_Decoder" {  } { { "Seg_Display_Decoder.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Multiplication/Multiplier/Seg_Display_Decoder.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "csc21100_4bit_add_sub.vhd 4 2 " "Info: Found 4 design units, including 2 entities, in source file csc21100_4bit_add_sub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Csc21100_1bit_add_sub-Behaviour " "Info: Found design unit 1: Csc21100_1bit_add_sub-Behaviour" {  } { { "Csc21100_4bit_add_sub.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Multiplication/Multiplier/Csc21100_4bit_add_sub.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 Csc21100_4bit_add_sub-Behaviour " "Info: Found design unit 2: Csc21100_4bit_add_sub-Behaviour" {  } { { "Csc21100_4bit_add_sub.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Multiplication/Multiplier/Csc21100_4bit_add_sub.vhd" 34 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Csc21100_1bit_add_sub " "Info: Found entity 1: Csc21100_1bit_add_sub" {  } { { "Csc21100_4bit_add_sub.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Multiplication/Multiplier/Csc21100_4bit_add_sub.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 Csc21100_4bit_add_sub " "Info: Found entity 2: Csc21100_4bit_add_sub" {  } { { "Csc21100_4bit_add_sub.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Multiplication/Multiplier/Csc21100_4bit_add_sub.vhd" 26 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file multiplier.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Multiplier-Struct " "Info: Found design unit 1: Multiplier-Struct" {  } { { "Multiplier.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Multiplication/Multiplier/Multiplier.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Multiplier " "Info: Found entity 1: Multiplier" {  } { { "Multiplier.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Multiplication/Multiplier/Multiplier.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block_schematic.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file block_schematic.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Block_Schematic " "Info: Found entity 1: Block_Schematic" {  } { { "Block_Schematic.bdf" "" { Schematic "C:/Users/gerti/Desktop/VHDL Report/Multiplication/Multiplier/Block_Schematic.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block2.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file block2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Block2 " "Info: Found entity 1: Block2" {  } { { "Block2.bdf" "" { Schematic "C:/Users/gerti/Desktop/VHDL Report/Multiplication/Multiplier/Block2.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file fulladder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FullAdder-Struct " "Info: Found design unit 1: FullAdder-Struct" {  } { { "FullAdder.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Multiplication/Multiplier/FullAdder.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 FullAdder " "Info: Found entity 1: FullAdder" {  } { { "FullAdder.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Multiplication/Multiplier/FullAdder.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Display-struct " "Info: Found design unit 1: Display-struct" {  } { { "Display.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Multiplication/Multiplier/Display.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Display " "Info: Found entity 1: Display" {  } { { "Display.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Multiplication/Multiplier/Display.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block1.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file block1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Block1 " "Info: Found entity 1: Block1" {  } { { "Block1.bdf" "" { Schematic "C:/Users/gerti/Desktop/VHDL Report/Multiplication/Multiplier/Block1.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buswire.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file buswire.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 busWire-struct " "Info: Found design unit 1: busWire-struct" {  } { { "busWire.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Multiplication/Multiplier/busWire.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 busWire " "Info: Found entity 1: busWire" {  } { { "busWire.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Multiplication/Multiplier/busWire.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Block_Schematic " "Info: Elaborating entity \"Block_Schematic\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Seg_Display_Decoder Seg_Display_Decoder:inst1 " "Info: Elaborating entity \"Seg_Display_Decoder\" for hierarchy \"Seg_Display_Decoder:inst1\"" {  } { { "Block_Schematic.bdf" "inst1" { Schematic "C:/Users/gerti/Desktop/VHDL Report/Multiplication/Multiplier/Block_Schematic.bdf" { { -32 440 536 128 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Seg_Display_Two Seg_Display_Two:inst4 " "Info: Elaborating entity \"Seg_Display_Two\" for hierarchy \"Seg_Display_Two:inst4\"" {  } { { "Block_Schematic.bdf" "inst4" { Schematic "C:/Users/gerti/Desktop/VHDL Report/Multiplication/Multiplier/Block_Schematic.bdf" { { 208 712 848 304 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "busWire busWire:inst3 " "Info: Elaborating entity \"busWire\" for hierarchy \"busWire:inst3\"" {  } { { "Block_Schematic.bdf" "inst3" { Schematic "C:/Users/gerti/Desktop/VHDL Report/Multiplication/Multiplier/Block_Schematic.bdf" { { 112 600 696 304 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Block2 Block2:inst " "Info: Elaborating entity \"Block2\" for hierarchy \"Block2:inst\"" {  } { { "Block_Schematic.bdf" "inst" { Schematic "C:/Users/gerti/Desktop/VHDL Report/Multiplication/Multiplier/Block_Schematic.bdf" { { 128 440 536 320 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FullAdder Block2:inst\|FullAdder:inst9 " "Info: Elaborating entity \"FullAdder\" for hierarchy \"Block2:inst\|FullAdder:inst9\"" {  } { { "Block2.bdf" "inst9" { Schematic "C:/Users/gerti/Desktop/VHDL Report/Multiplication/Multiplier/Block2.bdf" { { 368 296 392 464 "inst9" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "93 " "Info: Implemented 93 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Info: Implemented 8 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Info: Implemented 28 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "57 " "Info: Implemented 57 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "230 " "Info: Peak virtual memory: 230 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 24 22:05:05 2017 " "Info: Processing ended: Tue Oct 24 22:05:05 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
