ARM GAS  /tmp/ccafMUW6.s 			page 1


   1              		.cpu cortex-m7
   2              		.eabi_attribute 28, 1
   3              		.eabi_attribute 20, 1
   4              		.eabi_attribute 21, 1
   5              		.eabi_attribute 23, 3
   6              		.eabi_attribute 24, 1
   7              		.eabi_attribute 25, 1
   8              		.eabi_attribute 26, 1
   9              		.eabi_attribute 30, 1
  10              		.eabi_attribute 34, 1
  11              		.eabi_attribute 18, 4
  12              		.file	"interface.c"
  13              		.text
  14              	.Ltext0:
  15              		.cfi_sections	.debug_frame
  16              		.section	.rodata.memory_read.str1.4,"aMS",%progbits,1
  17              		.align	2
  18              	.LC0:
  19 0000 4D656D6F 		.ascii	"Memory [0x%04X]:     (0x%02X)\012\015\000"
  19      7279205B 
  19      30782530 
  19      34585D3A 
  19      20202020 
  20              		.align	2
  21              	.LC1:
  22 0020 4D656D6F 		.ascii	"Memory [0x%04X]: '%c' (0x%02X)\012\015\000"
  22      7279205B 
  22      30782530 
  22      34585D3A 
  22      20272563 
  23              		.section	.text.memory_read,"ax",%progbits
  24              		.align	1
  25              		.arch armv7e-m
  26              		.syntax unified
  27              		.thumb
  28              		.thumb_func
  29              		.fpu fpv5-d16
  31              	memory_read:
  32              	.LVL0:
  33              	.LFB154:
  34              		.file 1 "../Core/Src/interface.c"
   1:../Core/Src/interface.c **** #include "utils.h"
   2:../Core/Src/interface.c **** #include "parser.h"
   3:../Core/Src/interface.c **** 
   4:../Core/Src/interface.c **** #include "usart.h"
   5:../Core/Src/interface.c **** #include "gpio.h"
   6:../Core/Src/interface.c **** #include "adc.h"
   7:../Core/Src/interface.c **** 
   8:../Core/Src/interface.c **** #include <stdlib.h>
   9:../Core/Src/interface.c **** 
  10:../Core/Src/interface.c **** /******************************************************************************
  11:../Core/Src/interface.c **** Private defines
  12:../Core/Src/interface.c **** ******************************************************************************/
  13:../Core/Src/interface.c **** 
  14:../Core/Src/interface.c **** // SRAM1: 0x20020000 - 0x2007BFFF (368kB)
  15:../Core/Src/interface.c **** #define SRAM_BASE (uint8_t *)0x20060000		// read and write memory base pointer
  16:../Core/Src/interface.c **** #define SRAM_TOP (uint8_t *)0x2006FFFF		// read and write memory top pointer
ARM GAS  /tmp/ccafMUW6.s 			page 2


  17:../Core/Src/interface.c **** 
  18:../Core/Src/interface.c **** /******************************************************************************
  19:../Core/Src/interface.c **** Function Helpers Prototypes
  20:../Core/Src/interface.c **** ******************************************************************************/
  21:../Core/Src/interface.c **** 
  22:../Core/Src/interface.c **** static char memory_read(uint16_t addr, uint8_t len);
  23:../Core/Src/interface.c **** static char memory_write(uint16_t addr, uint8_t len, char byte);
  24:../Core/Src/interface.c **** 
  25:../Core/Src/interface.c **** /******************************************************************************
  26:../Core/Src/interface.c **** @function  Version
  27:../Core/Src/interface.c **** @usage		 VER
  28:../Core/Src/interface.c **** 
  29:../Core/Src/interface.c **** @brief	 	 Prints the version and colaborators info 
  30:../Core/Src/interface.c **** ******************************************************************************/
  31:../Core/Src/interface.c **** char ver_cb(uint8_t argc, char** argv)
  32:../Core/Src/interface.c **** {
  33:../Core/Src/interface.c **** 	if(argc != 1) // number of arguments invalid?
  34:../Core/Src/interface.c **** 		return (char)(-EINVARG);
  35:../Core/Src/interface.c **** 	
  36:../Core/Src/interface.c **** 	// 1.0 Interfacing with STM
  37:../Core/Src/interface.c **** 	// 1.1 Sampling using ADC
  38:../Core/Src/interface.c **** 	// 1.2 Digital filters (IIR/FIR)
  39:../Core/Src/interface.c **** 	UART_puts("Current version: 1.2\n\rUsing STM32F767ZI-NUCLEO.\n\n\r");
  40:../Core/Src/interface.c **** 	UART_puts("Developers:\n\r- Diogo Fernandes\n\r- Tomas Abreu\n\r@LPI-II Universidade do Minho, Apr
  41:../Core/Src/interface.c **** 	return 0;
  42:../Core/Src/interface.c **** }
  43:../Core/Src/interface.c **** 
  44:../Core/Src/interface.c **** /******************************************************************************
  45:../Core/Src/interface.c **** @function  Memory Read
  46:../Core/Src/interface.c **** @usage		 MR <addr16> <length8>
  47:../Core/Src/interface.c **** 
  48:../Core/Src/interface.c **** @brief	 	 Read <length> memory positions, starting on <addr>
  49:../Core/Src/interface.c **** ******************************************************************************/
  50:../Core/Src/interface.c **** char mr_cb(uint8_t argc, char** argv)
  51:../Core/Src/interface.c **** {
  52:../Core/Src/interface.c **** 	uint32_t addr;
  53:../Core/Src/interface.c **** 	uint16_t len;
  54:../Core/Src/interface.c **** 	
  55:../Core/Src/interface.c **** 	if(argc != 3) // number of arguments invalid?
  56:../Core/Src/interface.c **** 		return (char)(-EINVARG);
  57:../Core/Src/interface.c **** 	
  58:../Core/Src/interface.c **** 	addr = my_atoi(argv[1]);		// converts argument to int 
  59:../Core/Src/interface.c **** 	if(!IS_ADDR16(addr))
  60:../Core/Src/interface.c **** 		return (char)(-EINVARG);
  61:../Core/Src/interface.c **** 	
  62:../Core/Src/interface.c **** 	len = my_atoi(argv[2]);			// converts argument to int 
  63:../Core/Src/interface.c **** 	if((len == 0) || (!IS_ADDR8(len)))
  64:../Core/Src/interface.c **** 		return (char)(-EINVARG);
  65:../Core/Src/interface.c **** 	
  66:../Core/Src/interface.c **** 	return memory_read(addr, len);
  67:../Core/Src/interface.c **** }
  68:../Core/Src/interface.c **** 
  69:../Core/Src/interface.c **** /******************************************************************************
  70:../Core/Src/interface.c **** @function  Memory Write
  71:../Core/Src/interface.c **** @usage		 MW <addr16> <length8> <byte8>
  72:../Core/Src/interface.c **** 
  73:../Core/Src/interface.c **** @brief	 	 Write <byte>, starting on memory address <addr> for <lenght> positions
ARM GAS  /tmp/ccafMUW6.s 			page 3


  74:../Core/Src/interface.c **** ******************************************************************************/
  75:../Core/Src/interface.c **** char mw_cb(uint8_t argc, char** argv)
  76:../Core/Src/interface.c **** {
  77:../Core/Src/interface.c **** 	uint32_t addr;
  78:../Core/Src/interface.c **** 	uint16_t len;
  79:../Core/Src/interface.c **** 	uint16_t byte;
  80:../Core/Src/interface.c **** 	
  81:../Core/Src/interface.c **** 	if(argc != 4) 	// number of arguments invalid?
  82:../Core/Src/interface.c **** 		return (char)(-EINVARG);
  83:../Core/Src/interface.c **** 	
  84:../Core/Src/interface.c **** 	addr = my_atoi(argv[1]);	// converts argument to int 
  85:../Core/Src/interface.c **** 	if(!IS_ADDR16(addr))
  86:../Core/Src/interface.c **** 		return (char)(-EINVARG);
  87:../Core/Src/interface.c **** 	
  88:../Core/Src/interface.c **** 	len = (char) my_atoi(argv[2]);	// converts argument to int 
  89:../Core/Src/interface.c **** 	if((len == 0) || (!IS_ADDR8(len)))
  90:../Core/Src/interface.c **** 		return (char)(-EINVARG);
  91:../Core/Src/interface.c **** 		
  92:../Core/Src/interface.c **** 	byte = (char) my_atoi(argv[3]);	// converts argument to int 
  93:../Core/Src/interface.c **** 	if(!IS_ADDR8(byte))
  94:../Core/Src/interface.c **** 		return (char)(-EINVARG);
  95:../Core/Src/interface.c **** 
  96:../Core/Src/interface.c **** 	return memory_write(addr, len, byte);
  97:../Core/Src/interface.c **** }
  98:../Core/Src/interface.c **** 
  99:../Core/Src/interface.c **** /******************************************************************************
 100:../Core/Src/interface.c **** @function  Make Pin Input
 101:../Core/Src/interface.c **** @usage		 MI <port_addr8> <pin_setting8>
 102:../Core/Src/interface.c **** 
 103:../Core/Src/interface.c **** @brief	 	 
 104:../Core/Src/interface.c **** ******************************************************************************/
 105:../Core/Src/interface.c **** char mi_cb(uint8_t argc, char** argv)
 106:../Core/Src/interface.c **** {
 107:../Core/Src/interface.c **** 	uint16_t port_addr;
 108:../Core/Src/interface.c **** 	uint32_t pin_setting;
 109:../Core/Src/interface.c **** 	char str[32];	// Output message
 110:../Core/Src/interface.c **** 	
 111:../Core/Src/interface.c **** 	if(argc != 3) // number of arguments invalid?
 112:../Core/Src/interface.c **** 		return (char)(-EINVARG);
 113:../Core/Src/interface.c **** 	
 114:../Core/Src/interface.c **** 	port_addr = my_atoi(argv[1]);
 115:../Core/Src/interface.c **** 	if(!IS_PORT_ADDR(port_addr))
 116:../Core/Src/interface.c **** 		return (char)(-EINVARG);
 117:../Core/Src/interface.c **** 	
 118:../Core/Src/interface.c **** 	pin_setting = my_atoi(argv[2]);
 119:../Core/Src/interface.c **** 	if(!IS_PIN_SETTING(pin_setting))
 120:../Core/Src/interface.c **** 		return (char)(-EINVARG);
 121:../Core/Src/interface.c **** 	
 122:../Core/Src/interface.c **** 	if(GPIO_check_res_pins(port_addr, &pin_setting))
 123:../Core/Src/interface.c **** 		UART_puts("Reserved pins cannot be configured.\n\r");
 124:../Core/Src/interface.c **** 	
 125:../Core/Src/interface.c **** 	GPIO_config_pins(port_addr, pin_setting, GPIO_MODE_INPUT);
 126:../Core/Src/interface.c **** 	
 127:../Core/Src/interface.c **** 	for(uint8_t i = 0; i < 16; i++) // check entire byte for bits at level high
 128:../Core/Src/interface.c **** 	{
 129:../Core/Src/interface.c **** 		if(((pin_setting & 0x01) == 1) && (GPIO_PIN_MODE(port_addr, i) == GPIO_MODE_INPUT)) // checks if 
 130:../Core/Src/interface.c **** 		{
ARM GAS  /tmp/ccafMUW6.s 			page 4


 131:../Core/Src/interface.c **** 			sprintf(str, "Pin %2d configured as input.\n\r", i);
 132:../Core/Src/interface.c **** 			UART_puts(str);
 133:../Core/Src/interface.c **** 		}
 134:../Core/Src/interface.c **** 		pin_setting >>= 1;
 135:../Core/Src/interface.c **** 	}
 136:../Core/Src/interface.c **** 	return 0;
 137:../Core/Src/interface.c **** }
 138:../Core/Src/interface.c **** 
 139:../Core/Src/interface.c **** /******************************************************************************
 140:../Core/Src/interface.c **** @function  Make Pin Output
 141:../Core/Src/interface.c **** @usage		 MO <port_addr8> <pin_setting8>
 142:../Core/Src/interface.c **** 
 143:../Core/Src/interface.c **** @brief	 	 
 144:../Core/Src/interface.c **** ******************************************************************************/
 145:../Core/Src/interface.c **** char mo_cb(uint8_t argc, char** argv)
 146:../Core/Src/interface.c **** {
 147:../Core/Src/interface.c **** 	uint16_t port_addr;
 148:../Core/Src/interface.c **** 	uint32_t pin_setting;
 149:../Core/Src/interface.c **** 	char str[32];	// Output message
 150:../Core/Src/interface.c **** 	
 151:../Core/Src/interface.c **** 	if(argc != 3) // number of arguments invalid?
 152:../Core/Src/interface.c **** 		return (char)(-EINVARG);
 153:../Core/Src/interface.c **** 	
 154:../Core/Src/interface.c **** 	port_addr = my_atoi(argv[1]);
 155:../Core/Src/interface.c **** 	if(!IS_PORT_ADDR(port_addr))
 156:../Core/Src/interface.c **** 		return (char)(-EINVARG);
 157:../Core/Src/interface.c **** 	
 158:../Core/Src/interface.c **** 	pin_setting = my_atoi(argv[2]);
 159:../Core/Src/interface.c **** 	if(!IS_PIN_SETTING(pin_setting))
 160:../Core/Src/interface.c **** 		return (char)(-EINVARG);
 161:../Core/Src/interface.c **** 		
 162:../Core/Src/interface.c **** 	if(GPIO_check_res_pins(port_addr, &pin_setting))
 163:../Core/Src/interface.c **** 		UART_puts("Reserved pins cannot be configured.\n\r");
 164:../Core/Src/interface.c **** 	
 165:../Core/Src/interface.c **** 	GPIO_config_pins(port_addr, pin_setting, GPIO_MODE_OUTPUT_PP);
 166:../Core/Src/interface.c **** 	
 167:../Core/Src/interface.c **** 	for(uint8_t i = 0; i < 16; i++) // check entire byte for bits at level high
 168:../Core/Src/interface.c **** 	{
 169:../Core/Src/interface.c **** 		if(((pin_setting & 0x01) == 1) && (GPIO_PIN_MODE(port_addr, i) == GPIO_MODE_OUTPUT_PP)) // checks
 170:../Core/Src/interface.c **** 		{
 171:../Core/Src/interface.c **** 			sprintf(str, "Pin %2d configured as output.\n\r", i);		
 172:../Core/Src/interface.c **** 			UART_puts(str);
 173:../Core/Src/interface.c **** 		}
 174:../Core/Src/interface.c **** 		pin_setting >>= 1;
 175:../Core/Src/interface.c **** 	}
 176:../Core/Src/interface.c **** 	return 0;
 177:../Core/Src/interface.c **** }
 178:../Core/Src/interface.c **** 
 179:../Core/Src/interface.c **** /******************************************************************************
 180:../Core/Src/interface.c **** @function  Read Digital Input
 181:../Core/Src/interface.c **** @usage		 RD <port_addr8> <pin_setting8>
 182:../Core/Src/interface.c **** 
 183:../Core/Src/interface.c **** @brief	 	 
 184:../Core/Src/interface.c **** ******************************************************************************/
 185:../Core/Src/interface.c **** char rd_cb(uint8_t argc, char** argv)
 186:../Core/Src/interface.c **** {
 187:../Core/Src/interface.c **** 	uint16_t port_addr;
ARM GAS  /tmp/ccafMUW6.s 			page 5


 188:../Core/Src/interface.c **** 	uint32_t pin_setting;
 189:../Core/Src/interface.c **** 	char str[42];	// Output message
 190:../Core/Src/interface.c **** 	
 191:../Core/Src/interface.c **** 	if(argc != 3) // number of arguments invalid?
 192:../Core/Src/interface.c **** 		return (char)(-EINVARG);
 193:../Core/Src/interface.c **** 	
 194:../Core/Src/interface.c **** 	port_addr = my_atoi(argv[1]);
 195:../Core/Src/interface.c **** 	if(!IS_PORT_ADDR(port_addr))
 196:../Core/Src/interface.c **** 		return (char)(-EINVARG);
 197:../Core/Src/interface.c **** 	
 198:../Core/Src/interface.c **** 	pin_setting = my_atoi(argv[2]);
 199:../Core/Src/interface.c **** 	if(!IS_PIN_SETTING(pin_setting))
 200:../Core/Src/interface.c **** 		return (char)(-EINVARG);
 201:../Core/Src/interface.c **** 	
 202:../Core/Src/interface.c **** 	sprintf(str, "GPIO Port %c\n\r", (char)(port_addr + 'A'));
 203:../Core/Src/interface.c **** 	UART_puts(str);
 204:../Core/Src/interface.c **** 	
 205:../Core/Src/interface.c **** 	for(uint8_t i = 0; i < 16; i++) // check entire byte for bits at level high
 206:../Core/Src/interface.c **** 	{
 207:../Core/Src/interface.c **** 		if((pin_setting & 0x01) == 1) // checks if LSB is 1
 208:../Core/Src/interface.c **** 		{
 209:../Core/Src/interface.c **** 			if(GPIO_PIN_MODE(port_addr, i) == GPIO_MODE_INPUT) // PinMode as input?
 210:../Core/Src/interface.c **** 			{
 211:../Core/Src/interface.c **** 				uint8_t val;
 212:../Core/Src/interface.c **** 				val = HAL_GPIO_ReadPin(GPIO_Ports[port_addr], GPIO_Pins[i]);
 213:../Core/Src/interface.c **** 				sprintf(str, "Pin %2d - '%d'\n\r", i, val);
 214:../Core/Src/interface.c **** 			}
 215:../Core/Src/interface.c **** 			else
 216:../Core/Src/interface.c **** 				sprintf(str, "Pin %2d not configured as input mode.\n\r", i);	// not able to read pin value
 217:../Core/Src/interface.c **** 			
 218:../Core/Src/interface.c **** 			UART_puts(str);
 219:../Core/Src/interface.c **** 		}
 220:../Core/Src/interface.c **** 		else
 221:../Core/Src/interface.c **** 			UART_puts("0\n\r");
 222:../Core/Src/interface.c **** 		
 223:../Core/Src/interface.c **** 		pin_setting >>= 1;
 224:../Core/Src/interface.c **** 	}
 225:../Core/Src/interface.c **** 	return 0;
 226:../Core/Src/interface.c **** }
 227:../Core/Src/interface.c **** 
 228:../Core/Src/interface.c **** /******************************************************************************
 229:../Core/Src/interface.c **** @function  Write Digital Output
 230:../Core/Src/interface.c **** @usage		 WD <port_addr8> <pin_setting8> <pin_values8>
 231:../Core/Src/interface.c **** 
 232:../Core/Src/interface.c **** @brief	 	 
 233:../Core/Src/interface.c **** ******************************************************************************/
 234:../Core/Src/interface.c **** char wd_cb(uint8_t argc, char** argv)
 235:../Core/Src/interface.c **** {
 236:../Core/Src/interface.c **** 	uint16_t port_addr;
 237:../Core/Src/interface.c **** 	uint32_t pin_setting;
 238:../Core/Src/interface.c **** 	uint16_t pin_values;
 239:../Core/Src/interface.c **** 	char str[42];	// Output message
 240:../Core/Src/interface.c **** 	
 241:../Core/Src/interface.c **** 	if(argc != 4) // number of arguments invalid?
 242:../Core/Src/interface.c **** 		return (char)(-EINVARG);
 243:../Core/Src/interface.c **** 	
 244:../Core/Src/interface.c **** 	port_addr = my_atoi(argv[1]);
ARM GAS  /tmp/ccafMUW6.s 			page 6


 245:../Core/Src/interface.c **** 	if(!IS_PORT_ADDR(port_addr))
 246:../Core/Src/interface.c **** 		return (char)(-EINVARG);
 247:../Core/Src/interface.c **** 	
 248:../Core/Src/interface.c **** 	pin_setting = my_atoi(argv[2]);
 249:../Core/Src/interface.c **** 	if(!IS_PIN_SETTING(pin_setting))
 250:../Core/Src/interface.c **** 		return (char)(-EINVARG);
 251:../Core/Src/interface.c **** 	
 252:../Core/Src/interface.c **** 	pin_values = my_atoi(argv[3]);
 253:../Core/Src/interface.c **** 	if(!IS_ADDR8(pin_values))
 254:../Core/Src/interface.c **** 		return (char)(-EINVARG);
 255:../Core/Src/interface.c **** 
 256:../Core/Src/interface.c **** 	sprintf(str, "GPIO Port %c\n\r", (char)(port_addr + 'A'));
 257:../Core/Src/interface.c **** 	UART_puts(str);
 258:../Core/Src/interface.c **** 	
 259:../Core/Src/interface.c **** 	for(uint8_t i = 0; i < 16; i++) // check entire byte for bits at level high
 260:../Core/Src/interface.c **** 	{
 261:../Core/Src/interface.c **** 		if((pin_setting & 0x01) == 1) // checks if LSB is 1
 262:../Core/Src/interface.c **** 		{
 263:../Core/Src/interface.c **** 			if(GPIO_PIN_MODE(port_addr, i) == GPIO_MODE_OUTPUT_PP) // PinMode as output push-pull?
 264:../Core/Src/interface.c **** 			{
 265:../Core/Src/interface.c **** 				uint8_t pin_val = (pin_values & 0x01);
 266:../Core/Src/interface.c **** 				HAL_GPIO_WritePin(GPIO_Ports[port_addr], GPIO_Pins[i], (GPIO_PinState)pin_val);
 267:../Core/Src/interface.c **** 				sprintf(str, "Pin %2d - '%d'\n\r", i, pin_val);
 268:../Core/Src/interface.c **** 			}
 269:../Core/Src/interface.c **** 			else
 270:../Core/Src/interface.c **** 				sprintf(str, "Pin %2d not configured as output mode.\n\r", i);	// not able to read pin value
 271:../Core/Src/interface.c **** 			
 272:../Core/Src/interface.c **** 			UART_puts(str);
 273:../Core/Src/interface.c **** 		}
 274:../Core/Src/interface.c **** 		pin_setting >>= 1;
 275:../Core/Src/interface.c **** 		pin_values >>= 1;
 276:../Core/Src/interface.c **** 	}
 277:../Core/Src/interface.c **** 	
 278:../Core/Src/interface.c **** 	return 0;
 279:../Core/Src/interface.c **** }
 280:../Core/Src/interface.c **** 
 281:../Core/Src/interface.c **** /******************************************************************************
 282:../Core/Src/interface.c **** @function  Analog Read
 283:../Core/Src/interface.c **** @usage		 RA <addr2>
 284:../Core/Src/interface.c **** 
 285:../Core/Src/interface.c **** @brief	 	 
 286:../Core/Src/interface.c **** ******************************************************************************/
 287:../Core/Src/interface.c **** char ra_cb(uint8_t argc, char** argv)
 288:../Core/Src/interface.c **** {
 289:../Core/Src/interface.c **** 	uint8_t addr;
 290:../Core/Src/interface.c **** 	uint32_t adcValue;
 291:../Core/Src/interface.c **** 	uint32_t volt;
 292:../Core/Src/interface.c **** 	char str[40];	// Output message
 293:../Core/Src/interface.c **** 	
 294:../Core/Src/interface.c **** 	if(argc != 2) // number of arguments invalid?
 295:../Core/Src/interface.c **** 		return (char)(-EINVARG);
 296:../Core/Src/interface.c **** 	
 297:../Core/Src/interface.c **** 	addr = my_atoi(argv[1]);
 298:../Core/Src/interface.c **** 	if(!IS_ADDR4(addr))
 299:../Core/Src/interface.c **** 		return (char)(-EINVARG);
 300:../Core/Src/interface.c **** 
 301:../Core/Src/interface.c **** 	if(ADC_Config_Channel(&hadc1, addr)) // PinMode as output push-pull?
ARM GAS  /tmp/ccafMUW6.s 			page 7


 302:../Core/Src/interface.c **** 	{
 303:../Core/Src/interface.c **** 		UART_puts("Pin not configured as input mode.\n\r");	// not able to read pin value
 304:../Core/Src/interface.c **** 		return (char)(-EPERM);
 305:../Core/Src/interface.c **** 	}
 306:../Core/Src/interface.c **** 	
 307:../Core/Src/interface.c **** 	adcValue = ADC_Polling_Conv(&hadc1);
 308:../Core/Src/interface.c **** 	volt = ((double)adcValue * 3300 / 4095);
 309:../Core/Src/interface.c **** 	sprintf(str, "ADC Channel %2d value: %ld mV.\n\r", addr, volt);
 310:../Core/Src/interface.c **** 	UART_puts(str);
 311:../Core/Src/interface.c **** 	
 312:../Core/Src/interface.c **** 	ADC_DeConfig_Channel(&hadc1, addr); // Restores initial pin mode
 313:../Core/Src/interface.c **** 	
 314:../Core/Src/interface.c **** 	return 0;
 315:../Core/Src/interface.c **** }
 316:../Core/Src/interface.c **** 
 317:../Core/Src/interface.c **** 
 318:../Core/Src/interface.c **** /******************************************************************************
 319:../Core/Src/interface.c **** 
 320:../Core/Src/interface.c **** 
 321:../Core/Src/interface.c **** 
 322:../Core/Src/interface.c **** Function Helpers Implementation
 323:../Core/Src/interface.c **** 
 324:../Core/Src/interface.c **** 
 325:../Core/Src/interface.c **** 
 326:../Core/Src/interface.c **** ******************************************************************************/
 327:../Core/Src/interface.c **** 
 328:../Core/Src/interface.c **** 
 329:../Core/Src/interface.c **** /******************************************************************************
 330:../Core/Src/interface.c **** @function  Memory Read
 331:../Core/Src/interface.c **** @usage		 MR <addr16> <length8>
 332:../Core/Src/interface.c **** @param  	 Base reading address
 333:../Core/Src/interface.c **** @param  	 Number of addresses to be read
 334:../Core/Src/interface.c **** 
 335:../Core/Src/interface.c **** @brief	 	 Read <length> memory positions, starting on <addr>
 336:../Core/Src/interface.c **** ******************************************************************************/
 337:../Core/Src/interface.c **** static char memory_read(uint16_t addr, uint8_t len)
 338:../Core/Src/interface.c **** {
  35              		.loc 1 338 1 view -0
  36              		.cfi_startproc
  37              		@ args = 0, pretend = 0, frame = 48
  38              		@ frame_needed = 0, uses_anonymous_args = 0
  39              		.loc 1 338 1 is_stmt 0 view .LVU1
  40 0000 F0B5     		push	{r4, r5, r6, r7, lr}
  41              	.LCFI0:
  42              		.cfi_def_cfa_offset 20
  43              		.cfi_offset 4, -20
  44              		.cfi_offset 5, -16
  45              		.cfi_offset 6, -12
  46              		.cfi_offset 7, -8
  47              		.cfi_offset 14, -4
  48 0002 8FB0     		sub	sp, sp, #60
  49              	.LCFI1:
  50              		.cfi_def_cfa_offset 80
 339:../Core/Src/interface.c **** 	uint8_t i;
  51              		.loc 1 339 2 is_stmt 1 view .LVU2
 340:../Core/Src/interface.c **** 	uint8_t* memory_ptr = (SRAM_BASE + addr); // Start reading memory from SRAM_BASE. addr is used as 
  52              		.loc 1 340 2 view .LVU3
ARM GAS  /tmp/ccafMUW6.s 			page 8


  53              		.loc 1 340 11 is_stmt 0 view .LVU4
  54 0004 154E     		ldr	r6, .L10
  55 0006 0644     		add	r6, r6, r0
  56              	.LVL1:
 341:../Core/Src/interface.c **** 	char str[42];	// Output message
  57              		.loc 1 341 2 is_stmt 1 view .LVU5
 342:../Core/Src/interface.c **** 	
 343:../Core/Src/interface.c **** 	if((memory_ptr + (len - 1)) > SRAM_TOP) // Check if memory_ptr won't go over memory top
  58              		.loc 1 343 2 view .LVU6
  59              		.loc 1 343 17 is_stmt 0 view .LVU7
  60 0008 4B1E     		subs	r3, r1, #1
  61 000a 3344     		add	r3, r3, r6
  62              		.loc 1 343 4 view .LVU8
  63 000c 144A     		ldr	r2, .L10+4
  64 000e 9342     		cmp	r3, r2
  65 0010 22D8     		bhi	.L7
  66 0012 0446     		mov	r4, r0
  67 0014 0F46     		mov	r7, r1
 344:../Core/Src/interface.c **** 		return (char)(-EINVARG);
 345:../Core/Src/interface.c **** 
 346:../Core/Src/interface.c **** 	for (i = 0; i < len; i++, addr++, memory_ptr++)
  68              		.loc 1 346 9 view .LVU9
  69 0016 0025     		movs	r5, #0
  70 0018 0DE0     		b	.L3
  71              	.LVL2:
  72              	.L4:
 347:../Core/Src/interface.c **** 	{
 348:../Core/Src/interface.c **** 		if(!IS_PRINTABLE(*memory_ptr)) // checks if (*memory_ptr) is a printable character
 349:../Core/Src/interface.c **** 			sprintf(str, "Memory [0x%04X]:     (0x%02X)\n\r", addr, (*memory_ptr));
 350:../Core/Src/interface.c **** 		else // Character is printable
 351:../Core/Src/interface.c **** 			sprintf(str, "Memory [0x%04X]: '%c' (0x%02X)\n\r", addr, (*memory_ptr), (*memory_ptr));
  73              		.loc 1 351 4 is_stmt 1 view .LVU10
  74 001a 0093     		str	r3, [sp]
  75 001c 2246     		mov	r2, r4
  76 001e 1149     		ldr	r1, .L10+8
  77 0020 03A8     		add	r0, sp, #12
  78 0022 FFF7FEFF 		bl	sprintf
  79              	.LVL3:
  80              	.L5:
 352:../Core/Src/interface.c **** 		
 353:../Core/Src/interface.c **** 		UART_puts(str); // Print string
  81              		.loc 1 353 3 discriminator 2 view .LVU11
  82 0026 03A8     		add	r0, sp, #12
  83 0028 FFF7FEFF 		bl	UART_puts
  84              	.LVL4:
 346:../Core/Src/interface.c **** 	{
  85              		.loc 1 346 23 discriminator 2 view .LVU12
 346:../Core/Src/interface.c **** 	{
  86              		.loc 1 346 24 is_stmt 0 discriminator 2 view .LVU13
  87 002c 0135     		adds	r5, r5, #1
  88              	.LVL5:
 346:../Core/Src/interface.c **** 	{
  89              		.loc 1 346 24 discriminator 2 view .LVU14
  90 002e EDB2     		uxtb	r5, r5
  91              	.LVL6:
 346:../Core/Src/interface.c **** 	{
  92              		.loc 1 346 32 discriminator 2 view .LVU15
ARM GAS  /tmp/ccafMUW6.s 			page 9


  93 0030 0134     		adds	r4, r4, #1
  94              	.LVL7:
 346:../Core/Src/interface.c **** 	{
  95              		.loc 1 346 32 discriminator 2 view .LVU16
  96 0032 A4B2     		uxth	r4, r4
  97              	.LVL8:
 346:../Core/Src/interface.c **** 	{
  98              		.loc 1 346 46 discriminator 2 view .LVU17
  99 0034 0136     		adds	r6, r6, #1
 100              	.LVL9:
 101              	.L3:
 346:../Core/Src/interface.c **** 	{
 102              		.loc 1 346 14 is_stmt 1 discriminator 1 view .LVU18
 346:../Core/Src/interface.c **** 	{
 103              		.loc 1 346 2 is_stmt 0 discriminator 1 view .LVU19
 104 0036 BD42     		cmp	r5, r7
 105 0038 0BD2     		bcs	.L9
 348:../Core/Src/interface.c **** 			sprintf(str, "Memory [0x%04X]:     (0x%02X)\n\r", addr, (*memory_ptr));
 106              		.loc 1 348 3 is_stmt 1 view .LVU20
 348:../Core/Src/interface.c **** 			sprintf(str, "Memory [0x%04X]:     (0x%02X)\n\r", addr, (*memory_ptr));
 107              		.loc 1 348 7 is_stmt 0 view .LVU21
 108 003a 3378     		ldrb	r3, [r6]	@ zero_extendqisi2
 348:../Core/Src/interface.c **** 			sprintf(str, "Memory [0x%04X]:     (0x%02X)\n\r", addr, (*memory_ptr));
 109              		.loc 1 348 6 view .LVU22
 110 003c A3F12002 		sub	r2, r3, #32
 111 0040 D2B2     		uxtb	r2, r2
 348:../Core/Src/interface.c **** 			sprintf(str, "Memory [0x%04X]:     (0x%02X)\n\r", addr, (*memory_ptr));
 112              		.loc 1 348 5 view .LVU23
 113 0042 5E2A     		cmp	r2, #94
 114 0044 E9D9     		bls	.L4
 349:../Core/Src/interface.c **** 		else // Character is printable
 115              		.loc 1 349 4 is_stmt 1 view .LVU24
 116 0046 2246     		mov	r2, r4
 117 0048 0749     		ldr	r1, .L10+12
 118 004a 03A8     		add	r0, sp, #12
 119 004c FFF7FEFF 		bl	sprintf
 120              	.LVL10:
 121 0050 E9E7     		b	.L5
 122              	.L9:
 354:../Core/Src/interface.c **** 	}
 355:../Core/Src/interface.c **** 	
 356:../Core/Src/interface.c **** 	return 0;
 123              		.loc 1 356 9 is_stmt 0 view .LVU25
 124 0052 0020     		movs	r0, #0
 125              	.LVL11:
 126              	.L2:
 357:../Core/Src/interface.c **** }
 127              		.loc 1 357 1 view .LVU26
 128 0054 0FB0     		add	sp, sp, #60
 129              	.LCFI2:
 130              		.cfi_remember_state
 131              		.cfi_def_cfa_offset 20
 132              		@ sp needed
 133 0056 F0BD     		pop	{r4, r5, r6, r7, pc}
 134              	.LVL12:
 135              	.L7:
 136              	.LCFI3:
ARM GAS  /tmp/ccafMUW6.s 			page 10


 137              		.cfi_restore_state
 344:../Core/Src/interface.c **** 
 138              		.loc 1 344 10 view .LVU27
 139 0058 FA20     		movs	r0, #250
 140              	.LVL13:
 344:../Core/Src/interface.c **** 
 141              		.loc 1 344 10 view .LVU28
 142 005a FBE7     		b	.L2
 143              	.L11:
 144              		.align	2
 145              	.L10:
 146 005c 00000620 		.word	537264128
 147 0060 FFFF0620 		.word	537329663
 148 0064 20000000 		.word	.LC1
 149 0068 00000000 		.word	.LC0
 150              		.cfi_endproc
 151              	.LFE154:
 153              		.section	.rodata.memory_write.str1.4,"aMS",%progbits,1
 154              		.align	2
 155              	.LC2:
 156 0000 42797465 		.ascii	"Byte 0x%02X:\012\015\000"
 156      20307825 
 156      3032583A 
 156      0A0D00
 157 000f 00       		.align	2
 158              	.LC3:
 159 0010 42797465 		.ascii	"Byte '%c' [0x%02X]:\012\015\000"
 159      20272563 
 159      27205B30 
 159      78253032 
 159      585D3A0A 
 160 0026 0000     		.align	2
 161              	.LC4:
 162 0028 094D656D 		.ascii	"\011Memory [0x%04X] successfuly written.\012\015\000"
 162      6F727920 
 162      5B307825 
 162      3034585D 
 162      20737563 
 163              		.section	.text.memory_write,"ax",%progbits
 164              		.align	1
 165              		.syntax unified
 166              		.thumb
 167              		.thumb_func
 168              		.fpu fpv5-d16
 170              	memory_write:
 171              	.LVL14:
 172              	.LFB155:
 358:../Core/Src/interface.c **** 
 359:../Core/Src/interface.c **** /******************************************************************************
 360:../Core/Src/interface.c **** @function  Memory Write
 361:../Core/Src/interface.c **** @usage		 MW <addr16> <length8> <byte8>
 362:../Core/Src/interface.c **** @param  	 Base writing address
 363:../Core/Src/interface.c **** @param  	 Number of addresses to be written
 364:../Core/Src/interface.c **** @param  	 Byte to be written 
 365:../Core/Src/interface.c **** 
 366:../Core/Src/interface.c **** @brief	 	 Write <byte>, starting on memory address <addr> for <lenght> positions
 367:../Core/Src/interface.c **** ******************************************************************************/
ARM GAS  /tmp/ccafMUW6.s 			page 11


 368:../Core/Src/interface.c **** static char memory_write(uint16_t addr, uint8_t len, char byte)
 369:../Core/Src/interface.c **** {
 173              		.loc 1 369 1 is_stmt 1 view -0
 174              		.cfi_startproc
 175              		@ args = 0, pretend = 0, frame = 48
 176              		@ frame_needed = 0, uses_anonymous_args = 0
 177              		.loc 1 369 1 is_stmt 0 view .LVU30
 178 0000 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
 179              	.LCFI4:
 180              		.cfi_def_cfa_offset 24
 181              		.cfi_offset 4, -24
 182              		.cfi_offset 5, -20
 183              		.cfi_offset 6, -16
 184              		.cfi_offset 7, -12
 185              		.cfi_offset 8, -8
 186              		.cfi_offset 14, -4
 187 0004 8CB0     		sub	sp, sp, #48
 188              	.LCFI5:
 189              		.cfi_def_cfa_offset 72
 190 0006 1746     		mov	r7, r2
 370:../Core/Src/interface.c **** 	uint8_t i;
 191              		.loc 1 370 2 is_stmt 1 view .LVU31
 371:../Core/Src/interface.c **** 	uint8_t* memory_ptr = (SRAM_BASE + addr); // Start reading memory from SRAM_BASE. addr is used as 
 192              		.loc 1 371 2 view .LVU32
 193              		.loc 1 371 11 is_stmt 0 view .LVU33
 194 0008 1A4E     		ldr	r6, .L20
 195 000a 0644     		add	r6, r6, r0
 196              	.LVL15:
 372:../Core/Src/interface.c **** 	char str[42];	// Output message
 197              		.loc 1 372 2 is_stmt 1 view .LVU34
 373:../Core/Src/interface.c **** 	
 374:../Core/Src/interface.c **** 	if((memory_ptr + (len - 1)) > SRAM_TOP) // Check if memory_ptr won't go over memory top
 198              		.loc 1 374 2 view .LVU35
 199              		.loc 1 374 17 is_stmt 0 view .LVU36
 200 000c 4B1E     		subs	r3, r1, #1
 201 000e 3344     		add	r3, r3, r6
 202              		.loc 1 374 4 view .LVU37
 203 0010 194A     		ldr	r2, .L20+4
 204              	.LVL16:
 205              		.loc 1 374 4 view .LVU38
 206 0012 9342     		cmp	r3, r2
 207 0014 2BD8     		bhi	.L18
 208 0016 0446     		mov	r4, r0
 209 0018 8846     		mov	r8, r1
 375:../Core/Src/interface.c **** 		return (char)(-EINVARG);
 376:../Core/Src/interface.c **** 
 377:../Core/Src/interface.c **** 	if(!IS_PRINTABLE(byte)) // checks if (byte) is a printable character
 210              		.loc 1 377 2 is_stmt 1 view .LVU39
 211              		.loc 1 377 5 is_stmt 0 view .LVU40
 212 001a A7F12003 		sub	r3, r7, #32
 213 001e DBB2     		uxtb	r3, r3
 214              		.loc 1 377 4 view .LVU41
 215 0020 5E2B     		cmp	r3, #94
 216 0022 09D9     		bls	.L14
 378:../Core/Src/interface.c **** 		sprintf(str, "Byte 0x%02X:\n\r", byte);
 217              		.loc 1 378 3 is_stmt 1 view .LVU42
 218 0024 3A46     		mov	r2, r7
ARM GAS  /tmp/ccafMUW6.s 			page 12


 219 0026 1549     		ldr	r1, .L20+8
 220              	.LVL17:
 221              		.loc 1 378 3 is_stmt 0 view .LVU43
 222 0028 01A8     		add	r0, sp, #4
 223              	.LVL18:
 224              		.loc 1 378 3 view .LVU44
 225 002a FFF7FEFF 		bl	sprintf
 226              	.LVL19:
 227              	.L15:
 379:../Core/Src/interface.c **** 	else // Character is printable
 380:../Core/Src/interface.c **** 		sprintf(str, "Byte '%c' [0x%02X]:\n\r", byte, byte);
 381:../Core/Src/interface.c **** 	
 382:../Core/Src/interface.c **** 	UART_puts(str);
 228              		.loc 1 382 2 is_stmt 1 view .LVU45
 229 002e 01A8     		add	r0, sp, #4
 230 0030 FFF7FEFF 		bl	UART_puts
 231              	.LVL20:
 383:../Core/Src/interface.c **** 	for (i = 0; i < len; i++, addr++, memory_ptr++)
 232              		.loc 1 383 2 view .LVU46
 233              		.loc 1 383 9 is_stmt 0 view .LVU47
 234 0034 0025     		movs	r5, #0
 235              		.loc 1 383 2 view .LVU48
 236 0036 14E0     		b	.L16
 237              	.LVL21:
 238              	.L14:
 380:../Core/Src/interface.c **** 	
 239              		.loc 1 380 3 is_stmt 1 view .LVU49
 240 0038 3B46     		mov	r3, r7
 241 003a 3A46     		mov	r2, r7
 242 003c 1049     		ldr	r1, .L20+12
 243              	.LVL22:
 380:../Core/Src/interface.c **** 	
 244              		.loc 1 380 3 is_stmt 0 view .LVU50
 245 003e 01A8     		add	r0, sp, #4
 246              	.LVL23:
 380:../Core/Src/interface.c **** 	
 247              		.loc 1 380 3 view .LVU51
 248 0040 FFF7FEFF 		bl	sprintf
 249              	.LVL24:
 250 0044 F3E7     		b	.L15
 251              	.LVL25:
 252              	.L17:
 384:../Core/Src/interface.c **** 	{
 385:../Core/Src/interface.c **** 		(*memory_ptr) = byte;	// write memory pointed by memory_ptr
 253              		.loc 1 385 3 is_stmt 1 discriminator 3 view .LVU52
 254              		.loc 1 385 17 is_stmt 0 discriminator 3 view .LVU53
 255 0046 06F8017B 		strb	r7, [r6], #1
 256              	.LVL26:
 386:../Core/Src/interface.c **** 		sprintf(str, "\tMemory [0x%04X] successfuly written.\n\r", addr); // format the string we want to
 257              		.loc 1 386 3 is_stmt 1 discriminator 3 view .LVU54
 258 004a 2246     		mov	r2, r4
 259 004c 0D49     		ldr	r1, .L20+16
 260 004e 01A8     		add	r0, sp, #4
 261 0050 FFF7FEFF 		bl	sprintf
 262              	.LVL27:
 387:../Core/Src/interface.c **** 		UART_puts(str); // Print string
 263              		.loc 1 387 3 discriminator 3 view .LVU55
ARM GAS  /tmp/ccafMUW6.s 			page 13


 264 0054 01A8     		add	r0, sp, #4
 265 0056 FFF7FEFF 		bl	UART_puts
 266              	.LVL28:
 383:../Core/Src/interface.c **** 	{
 267              		.loc 1 383 23 discriminator 3 view .LVU56
 383:../Core/Src/interface.c **** 	{
 268              		.loc 1 383 24 is_stmt 0 discriminator 3 view .LVU57
 269 005a 0135     		adds	r5, r5, #1
 270              	.LVL29:
 383:../Core/Src/interface.c **** 	{
 271              		.loc 1 383 24 discriminator 3 view .LVU58
 272 005c EDB2     		uxtb	r5, r5
 273              	.LVL30:
 383:../Core/Src/interface.c **** 	{
 274              		.loc 1 383 32 discriminator 3 view .LVU59
 275 005e 0134     		adds	r4, r4, #1
 276              	.LVL31:
 383:../Core/Src/interface.c **** 	{
 277              		.loc 1 383 32 discriminator 3 view .LVU60
 278 0060 A4B2     		uxth	r4, r4
 279              	.LVL32:
 280              	.L16:
 383:../Core/Src/interface.c **** 	{
 281              		.loc 1 383 14 is_stmt 1 discriminator 1 view .LVU61
 383:../Core/Src/interface.c **** 	{
 282              		.loc 1 383 2 is_stmt 0 discriminator 1 view .LVU62
 283 0062 4545     		cmp	r5, r8
 284 0064 EFD3     		bcc	.L17
 388:../Core/Src/interface.c **** 	}
 389:../Core/Src/interface.c **** 	
 390:../Core/Src/interface.c **** 	return 0;
 285              		.loc 1 390 9 view .LVU63
 286 0066 0020     		movs	r0, #0
 287              	.LVL33:
 288              	.L13:
 391:../Core/Src/interface.c **** }
 289              		.loc 1 391 1 view .LVU64
 290 0068 0CB0     		add	sp, sp, #48
 291              	.LCFI6:
 292              		.cfi_remember_state
 293              		.cfi_def_cfa_offset 24
 294              		@ sp needed
 295 006a BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 296              	.LVL34:
 297              	.L18:
 298              	.LCFI7:
 299              		.cfi_restore_state
 375:../Core/Src/interface.c **** 
 300              		.loc 1 375 10 view .LVU65
 301 006e FA20     		movs	r0, #250
 302              	.LVL35:
 375:../Core/Src/interface.c **** 
 303              		.loc 1 375 10 view .LVU66
 304 0070 FAE7     		b	.L13
 305              	.L21:
 306 0072 00BF     		.align	2
 307              	.L20:
ARM GAS  /tmp/ccafMUW6.s 			page 14


 308 0074 00000620 		.word	537264128
 309 0078 FFFF0620 		.word	537329663
 310 007c 00000000 		.word	.LC2
 311 0080 10000000 		.word	.LC3
 312 0084 28000000 		.word	.LC4
 313              		.cfi_endproc
 314              	.LFE155:
 316              		.section	.rodata.ver_cb.str1.4,"aMS",%progbits,1
 317              		.align	2
 318              	.LC5:
 319 0000 43757272 		.ascii	"Current version: 1.2\012\015Using STM32F767ZI-NUCLE"
 319      656E7420 
 319      76657273 
 319      696F6E3A 
 319      20312E32 
 320 002d 4F2E0A0A 		.ascii	"O.\012\012\015\000"
 320      0D00
 321 0033 00       		.align	2
 322              	.LC6:
 323 0034 44657665 		.ascii	"Developers:\012\015- Diogo Fernandes\012\015- Tomas"
 323      6C6F7065 
 323      72733A0A 
 323      0D2D2044 
 323      696F676F 
 324 005b 20416272 		.ascii	" Abreu\012\015@LPI-II Universidade do Minho, April "
 324      65750A0D 
 324      404C5049 
 324      2D494920 
 324      556E6976 
 325 0088 32303231 		.ascii	"2021\012\015\000"
 325      0A0D00
 326              		.section	.text.ver_cb,"ax",%progbits
 327              		.align	1
 328              		.global	ver_cb
 329              		.syntax unified
 330              		.thumb
 331              		.thumb_func
 332              		.fpu fpv5-d16
 334              	ver_cb:
 335              	.LVL36:
 336              	.LFB146:
  32:../Core/Src/interface.c **** 	if(argc != 1) // number of arguments invalid?
 337              		.loc 1 32 1 is_stmt 1 view -0
 338              		.cfi_startproc
 339              		@ args = 0, pretend = 0, frame = 0
 340              		@ frame_needed = 0, uses_anonymous_args = 0
  33:../Core/Src/interface.c **** 		return (char)(-EINVARG);
 341              		.loc 1 33 2 view .LVU68
  33:../Core/Src/interface.c **** 		return (char)(-EINVARG);
 342              		.loc 1 33 4 is_stmt 0 view .LVU69
 343 0000 0128     		cmp	r0, #1
 344 0002 01D0     		beq	.L29
  34:../Core/Src/interface.c **** 	
 345              		.loc 1 34 10 view .LVU70
 346 0004 FA20     		movs	r0, #250
 347              	.LVL37:
  42:../Core/Src/interface.c **** 
ARM GAS  /tmp/ccafMUW6.s 			page 15


 348              		.loc 1 42 1 view .LVU71
 349 0006 7047     		bx	lr
 350              	.LVL38:
 351              	.L29:
  32:../Core/Src/interface.c **** 	if(argc != 1) // number of arguments invalid?
 352              		.loc 1 32 1 view .LVU72
 353 0008 08B5     		push	{r3, lr}
 354              	.LCFI8:
 355              		.cfi_def_cfa_offset 8
 356              		.cfi_offset 3, -8
 357              		.cfi_offset 14, -4
  39:../Core/Src/interface.c **** 	UART_puts("Developers:\n\r- Diogo Fernandes\n\r- Tomas Abreu\n\r@LPI-II Universidade do Minho, Apr
 358              		.loc 1 39 2 is_stmt 1 view .LVU73
 359 000a 0448     		ldr	r0, .L30
 360              	.LVL39:
  39:../Core/Src/interface.c **** 	UART_puts("Developers:\n\r- Diogo Fernandes\n\r- Tomas Abreu\n\r@LPI-II Universidade do Minho, Apr
 361              		.loc 1 39 2 is_stmt 0 view .LVU74
 362 000c FFF7FEFF 		bl	UART_puts
 363              	.LVL40:
  40:../Core/Src/interface.c **** 	return 0;
 364              		.loc 1 40 2 is_stmt 1 view .LVU75
 365 0010 0348     		ldr	r0, .L30+4
 366 0012 FFF7FEFF 		bl	UART_puts
 367              	.LVL41:
  41:../Core/Src/interface.c **** }
 368              		.loc 1 41 2 view .LVU76
  41:../Core/Src/interface.c **** }
 369              		.loc 1 41 9 is_stmt 0 view .LVU77
 370 0016 0020     		movs	r0, #0
  42:../Core/Src/interface.c **** 
 371              		.loc 1 42 1 view .LVU78
 372 0018 08BD     		pop	{r3, pc}
 373              	.L31:
 374 001a 00BF     		.align	2
 375              	.L30:
 376 001c 00000000 		.word	.LC5
 377 0020 34000000 		.word	.LC6
 378              		.cfi_endproc
 379              	.LFE146:
 381              		.section	.text.mr_cb,"ax",%progbits
 382              		.align	1
 383              		.global	mr_cb
 384              		.syntax unified
 385              		.thumb
 386              		.thumb_func
 387              		.fpu fpv5-d16
 389              	mr_cb:
 390              	.LVL42:
 391              	.LFB147:
  51:../Core/Src/interface.c **** 	uint32_t addr;
 392              		.loc 1 51 1 is_stmt 1 view -0
 393              		.cfi_startproc
 394              		@ args = 0, pretend = 0, frame = 0
 395              		@ frame_needed = 0, uses_anonymous_args = 0
  52:../Core/Src/interface.c **** 	uint16_t len;
 396              		.loc 1 52 2 view .LVU80
  53:../Core/Src/interface.c **** 	
ARM GAS  /tmp/ccafMUW6.s 			page 16


 397              		.loc 1 53 2 view .LVU81
  55:../Core/Src/interface.c **** 		return (char)(-EINVARG);
 398              		.loc 1 55 2 view .LVU82
  55:../Core/Src/interface.c **** 		return (char)(-EINVARG);
 399              		.loc 1 55 4 is_stmt 0 view .LVU83
 400 0000 0328     		cmp	r0, #3
 401 0002 01D0     		beq	.L41
  56:../Core/Src/interface.c **** 	
 402              		.loc 1 56 10 view .LVU84
 403 0004 FA20     		movs	r0, #250
 404              	.LVL43:
  67:../Core/Src/interface.c **** 
 405              		.loc 1 67 1 view .LVU85
 406 0006 7047     		bx	lr
 407              	.LVL44:
 408              	.L41:
  51:../Core/Src/interface.c **** 	uint32_t addr;
 409              		.loc 1 51 1 view .LVU86
 410 0008 38B5     		push	{r3, r4, r5, lr}
 411              	.LCFI9:
 412              		.cfi_def_cfa_offset 16
 413              		.cfi_offset 3, -16
 414              		.cfi_offset 4, -12
 415              		.cfi_offset 5, -8
 416              		.cfi_offset 14, -4
 417 000a 0C46     		mov	r4, r1
  58:../Core/Src/interface.c **** 	if(!IS_ADDR16(addr))
 418              		.loc 1 58 2 is_stmt 1 view .LVU87
  58:../Core/Src/interface.c **** 	if(!IS_ADDR16(addr))
 419              		.loc 1 58 9 is_stmt 0 view .LVU88
 420 000c 4868     		ldr	r0, [r1, #4]
 421              	.LVL45:
  58:../Core/Src/interface.c **** 	if(!IS_ADDR16(addr))
 422              		.loc 1 58 9 view .LVU89
 423 000e FFF7FEFF 		bl	my_atoi
 424              	.LVL46:
  58:../Core/Src/interface.c **** 	if(!IS_ADDR16(addr))
 425              		.loc 1 58 9 view .LVU90
 426 0012 0546     		mov	r5, r0
 427              	.LVL47:
  59:../Core/Src/interface.c **** 		return (char)(-EINVARG);
 428              		.loc 1 59 2 is_stmt 1 view .LVU91
  59:../Core/Src/interface.c **** 		return (char)(-EINVARG);
 429              		.loc 1 59 4 is_stmt 0 view .LVU92
 430 0014 B0F5803F 		cmp	r0, #65536
 431 0018 0CD2     		bcs	.L35
  62:../Core/Src/interface.c **** 	if((len == 0) || (!IS_ADDR8(len)))
 432              		.loc 1 62 2 is_stmt 1 view .LVU93
  62:../Core/Src/interface.c **** 	if((len == 0) || (!IS_ADDR8(len)))
 433              		.loc 1 62 8 is_stmt 0 view .LVU94
 434 001a A068     		ldr	r0, [r4, #8]
 435              	.LVL48:
  62:../Core/Src/interface.c **** 	if((len == 0) || (!IS_ADDR8(len)))
 436              		.loc 1 62 8 view .LVU95
 437 001c FFF7FEFF 		bl	my_atoi
 438              	.LVL49:
  62:../Core/Src/interface.c **** 	if((len == 0) || (!IS_ADDR8(len)))
ARM GAS  /tmp/ccafMUW6.s 			page 17


 439              		.loc 1 62 6 view .LVU96
 440 0020 83B2     		uxth	r3, r0
 441              	.LVL50:
  63:../Core/Src/interface.c **** 		return (char)(-EINVARG);
 442              		.loc 1 63 2 is_stmt 1 view .LVU97
  63:../Core/Src/interface.c **** 		return (char)(-EINVARG);
 443              		.loc 1 63 16 is_stmt 0 view .LVU98
 444 0022 013B     		subs	r3, r3, #1
 445              	.LVL51:
  63:../Core/Src/interface.c **** 		return (char)(-EINVARG);
 446              		.loc 1 63 16 view .LVU99
 447 0024 9BB2     		uxth	r3, r3
 448              	.LVL52:
  63:../Core/Src/interface.c **** 		return (char)(-EINVARG);
 449              		.loc 1 63 4 view .LVU100
 450 0026 FE2B     		cmp	r3, #254
 451 0028 06D8     		bhi	.L36
  66:../Core/Src/interface.c **** }
 452              		.loc 1 66 2 is_stmt 1 view .LVU101
  66:../Core/Src/interface.c **** }
 453              		.loc 1 66 9 is_stmt 0 view .LVU102
 454 002a C1B2     		uxtb	r1, r0
 455 002c A8B2     		uxth	r0, r5
 456              	.LVL53:
  66:../Core/Src/interface.c **** }
 457              		.loc 1 66 9 view .LVU103
 458 002e FFF7FEFF 		bl	memory_read
 459              	.LVL54:
 460              	.L33:
  67:../Core/Src/interface.c **** 
 461              		.loc 1 67 1 view .LVU104
 462 0032 38BD     		pop	{r3, r4, r5, pc}
 463              	.LVL55:
 464              	.L35:
  60:../Core/Src/interface.c **** 	
 465              		.loc 1 60 10 view .LVU105
 466 0034 FA20     		movs	r0, #250
 467              	.LVL56:
  60:../Core/Src/interface.c **** 	
 468              		.loc 1 60 10 view .LVU106
 469 0036 FCE7     		b	.L33
 470              	.LVL57:
 471              	.L36:
  64:../Core/Src/interface.c **** 	
 472              		.loc 1 64 10 view .LVU107
 473 0038 FA20     		movs	r0, #250
 474              	.LVL58:
  64:../Core/Src/interface.c **** 	
 475              		.loc 1 64 10 view .LVU108
 476 003a FAE7     		b	.L33
 477              		.cfi_endproc
 478              	.LFE147:
 480              		.section	.text.mw_cb,"ax",%progbits
 481              		.align	1
 482              		.global	mw_cb
 483              		.syntax unified
 484              		.thumb
ARM GAS  /tmp/ccafMUW6.s 			page 18


 485              		.thumb_func
 486              		.fpu fpv5-d16
 488              	mw_cb:
 489              	.LVL59:
 490              	.LFB148:
  76:../Core/Src/interface.c **** 	uint32_t addr;
 491              		.loc 1 76 1 is_stmt 1 view -0
 492              		.cfi_startproc
 493              		@ args = 0, pretend = 0, frame = 0
 494              		@ frame_needed = 0, uses_anonymous_args = 0
  77:../Core/Src/interface.c **** 	uint16_t len;
 495              		.loc 1 77 2 view .LVU110
  78:../Core/Src/interface.c **** 	uint16_t byte;
 496              		.loc 1 78 2 view .LVU111
  79:../Core/Src/interface.c **** 	
 497              		.loc 1 79 2 view .LVU112
  81:../Core/Src/interface.c **** 		return (char)(-EINVARG);
 498              		.loc 1 81 2 view .LVU113
  81:../Core/Src/interface.c **** 		return (char)(-EINVARG);
 499              		.loc 1 81 4 is_stmt 0 view .LVU114
 500 0000 0428     		cmp	r0, #4
 501 0002 01D0     		beq	.L51
  82:../Core/Src/interface.c **** 	
 502              		.loc 1 82 10 view .LVU115
 503 0004 FA20     		movs	r0, #250
 504              	.LVL60:
  97:../Core/Src/interface.c **** 
 505              		.loc 1 97 1 view .LVU116
 506 0006 7047     		bx	lr
 507              	.LVL61:
 508              	.L51:
  76:../Core/Src/interface.c **** 	uint32_t addr;
 509              		.loc 1 76 1 view .LVU117
 510 0008 70B5     		push	{r4, r5, r6, lr}
 511              	.LCFI10:
 512              		.cfi_def_cfa_offset 16
 513              		.cfi_offset 4, -16
 514              		.cfi_offset 5, -12
 515              		.cfi_offset 6, -8
 516              		.cfi_offset 14, -4
 517 000a 0D46     		mov	r5, r1
  84:../Core/Src/interface.c **** 	if(!IS_ADDR16(addr))
 518              		.loc 1 84 2 is_stmt 1 view .LVU118
  84:../Core/Src/interface.c **** 	if(!IS_ADDR16(addr))
 519              		.loc 1 84 9 is_stmt 0 view .LVU119
 520 000c 4868     		ldr	r0, [r1, #4]
 521              	.LVL62:
  84:../Core/Src/interface.c **** 	if(!IS_ADDR16(addr))
 522              		.loc 1 84 9 view .LVU120
 523 000e FFF7FEFF 		bl	my_atoi
 524              	.LVL63:
  84:../Core/Src/interface.c **** 	if(!IS_ADDR16(addr))
 525              		.loc 1 84 9 view .LVU121
 526 0012 0446     		mov	r4, r0
 527              	.LVL64:
  85:../Core/Src/interface.c **** 		return (char)(-EINVARG);
 528              		.loc 1 85 2 is_stmt 1 view .LVU122
ARM GAS  /tmp/ccafMUW6.s 			page 19


  85:../Core/Src/interface.c **** 		return (char)(-EINVARG);
 529              		.loc 1 85 4 is_stmt 0 view .LVU123
 530 0014 B0F5803F 		cmp	r0, #65536
 531 0018 10D2     		bcs	.L45
  88:../Core/Src/interface.c **** 	if((len == 0) || (!IS_ADDR8(len)))
 532              		.loc 1 88 2 is_stmt 1 view .LVU124
  88:../Core/Src/interface.c **** 	if((len == 0) || (!IS_ADDR8(len)))
 533              		.loc 1 88 15 is_stmt 0 view .LVU125
 534 001a A868     		ldr	r0, [r5, #8]
 535              	.LVL65:
  88:../Core/Src/interface.c **** 	if((len == 0) || (!IS_ADDR8(len)))
 536              		.loc 1 88 15 view .LVU126
 537 001c FFF7FEFF 		bl	my_atoi
 538              	.LVL66:
  88:../Core/Src/interface.c **** 	if((len == 0) || (!IS_ADDR8(len)))
 539              		.loc 1 88 8 view .LVU127
 540 0020 C6B2     		uxtb	r6, r0
 541              	.LVL67:
  89:../Core/Src/interface.c **** 		return (char)(-EINVARG);
 542              		.loc 1 89 2 is_stmt 1 view .LVU128
  89:../Core/Src/interface.c **** 		return (char)(-EINVARG);
 543              		.loc 1 89 16 is_stmt 0 view .LVU129
 544 0022 731E     		subs	r3, r6, #1
 545 0024 9BB2     		uxth	r3, r3
  89:../Core/Src/interface.c **** 		return (char)(-EINVARG);
 546              		.loc 1 89 4 view .LVU130
 547 0026 FE2B     		cmp	r3, #254
 548 0028 0AD8     		bhi	.L46
  92:../Core/Src/interface.c **** 	if(!IS_ADDR8(byte))
 549              		.loc 1 92 2 is_stmt 1 view .LVU131
  92:../Core/Src/interface.c **** 	if(!IS_ADDR8(byte))
 550              		.loc 1 92 16 is_stmt 0 view .LVU132
 551 002a E868     		ldr	r0, [r5, #12]
 552 002c FFF7FEFF 		bl	my_atoi
 553              	.LVL68:
  93:../Core/Src/interface.c **** 		return (char)(-EINVARG);
 554              		.loc 1 93 2 is_stmt 1 view .LVU133
  96:../Core/Src/interface.c **** }
 555              		.loc 1 96 2 view .LVU134
  96:../Core/Src/interface.c **** }
 556              		.loc 1 96 9 is_stmt 0 view .LVU135
 557 0030 C2B2     		uxtb	r2, r0
 558 0032 3146     		mov	r1, r6
 559 0034 A0B2     		uxth	r0, r4
 560              	.LVL69:
  96:../Core/Src/interface.c **** }
 561              		.loc 1 96 9 view .LVU136
 562 0036 FFF7FEFF 		bl	memory_write
 563              	.LVL70:
 564              	.L43:
  97:../Core/Src/interface.c **** 
 565              		.loc 1 97 1 view .LVU137
 566 003a 70BD     		pop	{r4, r5, r6, pc}
 567              	.LVL71:
 568              	.L45:
  86:../Core/Src/interface.c **** 	
 569              		.loc 1 86 10 view .LVU138
ARM GAS  /tmp/ccafMUW6.s 			page 20


 570 003c FA20     		movs	r0, #250
 571              	.LVL72:
  86:../Core/Src/interface.c **** 	
 572              		.loc 1 86 10 view .LVU139
 573 003e FCE7     		b	.L43
 574              	.LVL73:
 575              	.L46:
  90:../Core/Src/interface.c **** 		
 576              		.loc 1 90 10 view .LVU140
 577 0040 FA20     		movs	r0, #250
 578 0042 FAE7     		b	.L43
 579              		.cfi_endproc
 580              	.LFE148:
 582              		.section	.rodata.mi_cb.str1.4,"aMS",%progbits,1
 583              		.align	2
 584              	.LC7:
 585 0000 52657365 		.ascii	"Reserved pins cannot be configured.\012\015\000"
 585      72766564 
 585      2070696E 
 585      73206361 
 585      6E6E6F74 
 586 0026 0000     		.align	2
 587              	.LC8:
 588 0028 50696E20 		.ascii	"Pin %2d configured as input.\012\015\000"
 588      25326420 
 588      636F6E66 
 588      69677572 
 588      65642061 
 589              		.section	.text.mi_cb,"ax",%progbits
 590              		.align	1
 591              		.global	mi_cb
 592              		.syntax unified
 593              		.thumb
 594              		.thumb_func
 595              		.fpu fpv5-d16
 597              	mi_cb:
 598              	.LVL74:
 599              	.LFB149:
 106:../Core/Src/interface.c **** 	uint16_t port_addr;
 600              		.loc 1 106 1 is_stmt 1 view -0
 601              		.cfi_startproc
 602              		@ args = 0, pretend = 0, frame = 40
 603              		@ frame_needed = 0, uses_anonymous_args = 0
 107:../Core/Src/interface.c **** 	uint32_t pin_setting;
 604              		.loc 1 107 2 view .LVU142
 108:../Core/Src/interface.c **** 	char str[32];	// Output message
 605              		.loc 1 108 2 view .LVU143
 109:../Core/Src/interface.c **** 	
 606              		.loc 1 109 2 view .LVU144
 111:../Core/Src/interface.c **** 		return (char)(-EINVARG);
 607              		.loc 1 111 2 view .LVU145
 111:../Core/Src/interface.c **** 		return (char)(-EINVARG);
 608              		.loc 1 111 4 is_stmt 0 view .LVU146
 609 0000 0328     		cmp	r0, #3
 610 0002 01D0     		beq	.L65
 112:../Core/Src/interface.c **** 	
 611              		.loc 1 112 10 view .LVU147
ARM GAS  /tmp/ccafMUW6.s 			page 21


 612 0004 FA20     		movs	r0, #250
 613              	.LVL75:
 137:../Core/Src/interface.c **** 
 614              		.loc 1 137 1 view .LVU148
 615 0006 7047     		bx	lr
 616              	.LVL76:
 617              	.L65:
 106:../Core/Src/interface.c **** 	uint16_t port_addr;
 618              		.loc 1 106 1 view .LVU149
 619 0008 70B5     		push	{r4, r5, r6, lr}
 620              	.LCFI11:
 621              		.cfi_def_cfa_offset 16
 622              		.cfi_offset 4, -16
 623              		.cfi_offset 5, -12
 624              		.cfi_offset 6, -8
 625              		.cfi_offset 14, -4
 626 000a 8AB0     		sub	sp, sp, #40
 627              	.LCFI12:
 628              		.cfi_def_cfa_offset 56
 629 000c 0C46     		mov	r4, r1
 114:../Core/Src/interface.c **** 	if(!IS_PORT_ADDR(port_addr))
 630              		.loc 1 114 2 is_stmt 1 view .LVU150
 114:../Core/Src/interface.c **** 	if(!IS_PORT_ADDR(port_addr))
 631              		.loc 1 114 14 is_stmt 0 view .LVU151
 632 000e 4868     		ldr	r0, [r1, #4]
 633              	.LVL77:
 114:../Core/Src/interface.c **** 	if(!IS_PORT_ADDR(port_addr))
 634              		.loc 1 114 14 view .LVU152
 635 0010 FFF7FEFF 		bl	my_atoi
 636              	.LVL78:
 114:../Core/Src/interface.c **** 	if(!IS_PORT_ADDR(port_addr))
 637              		.loc 1 114 14 view .LVU153
 638 0014 0546     		mov	r5, r0
 114:../Core/Src/interface.c **** 	if(!IS_PORT_ADDR(port_addr))
 639              		.loc 1 114 12 view .LVU154
 640 0016 86B2     		uxth	r6, r0
 641              	.LVL79:
 115:../Core/Src/interface.c **** 		return (char)(-EINVARG);
 642              		.loc 1 115 2 is_stmt 1 view .LVU155
 115:../Core/Src/interface.c **** 		return (char)(-EINVARG);
 643              		.loc 1 115 4 is_stmt 0 view .LVU156
 644 0018 0A2E     		cmp	r6, #10
 645 001a 39D8     		bhi	.L59
 118:../Core/Src/interface.c **** 	if(!IS_PIN_SETTING(pin_setting))
 646              		.loc 1 118 2 is_stmt 1 view .LVU157
 118:../Core/Src/interface.c **** 	if(!IS_PIN_SETTING(pin_setting))
 647              		.loc 1 118 16 is_stmt 0 view .LVU158
 648 001c A068     		ldr	r0, [r4, #8]
 649 001e FFF7FEFF 		bl	my_atoi
 650              	.LVL80:
 118:../Core/Src/interface.c **** 	if(!IS_PIN_SETTING(pin_setting))
 651              		.loc 1 118 14 view .LVU159
 652 0022 0990     		str	r0, [sp, #36]
 119:../Core/Src/interface.c **** 		return (char)(-EINVARG);
 653              		.loc 1 119 2 is_stmt 1 view .LVU160
 119:../Core/Src/interface.c **** 		return (char)(-EINVARG);
 654              		.loc 1 119 5 is_stmt 0 view .LVU161
ARM GAS  /tmp/ccafMUW6.s 			page 22


 655 0024 0138     		subs	r0, r0, #1
 119:../Core/Src/interface.c **** 		return (char)(-EINVARG);
 656              		.loc 1 119 4 view .LVU162
 657 0026 4FF6FE73 		movw	r3, #65534
 658 002a 9842     		cmp	r0, r3
 659 002c 32D8     		bhi	.L60
 122:../Core/Src/interface.c **** 		UART_puts("Reserved pins cannot be configured.\n\r");
 660              		.loc 1 122 2 is_stmt 1 view .LVU163
 122:../Core/Src/interface.c **** 		UART_puts("Reserved pins cannot be configured.\n\r");
 661              		.loc 1 122 5 is_stmt 0 view .LVU164
 662 002e 09A9     		add	r1, sp, #36
 663 0030 3046     		mov	r0, r6
 664 0032 FFF7FEFF 		bl	GPIO_check_res_pins
 665              	.LVL81:
 122:../Core/Src/interface.c **** 		UART_puts("Reserved pins cannot be configured.\n\r");
 666              		.loc 1 122 4 view .LVU165
 667 0036 30B9     		cbnz	r0, .L66
 668              	.L54:
 125:../Core/Src/interface.c **** 	
 669              		.loc 1 125 2 is_stmt 1 view .LVU166
 670 0038 0022     		movs	r2, #0
 671 003a 0999     		ldr	r1, [sp, #36]
 672 003c E8B2     		uxtb	r0, r5
 673 003e FFF7FEFF 		bl	GPIO_config_pins
 674              	.LVL82:
 127:../Core/Src/interface.c **** 	{
 675              		.loc 1 127 2 view .LVU167
 676              	.LBB2:
 127:../Core/Src/interface.c **** 	{
 677              		.loc 1 127 6 view .LVU168
 127:../Core/Src/interface.c **** 	{
 678              		.loc 1 127 14 is_stmt 0 view .LVU169
 679 0042 0024     		movs	r4, #0
 680              	.LVL83:
 127:../Core/Src/interface.c **** 	{
 681              		.loc 1 127 2 view .LVU170
 682 0044 08E0     		b	.L55
 683              	.LVL84:
 684              	.L66:
 127:../Core/Src/interface.c **** 	{
 685              		.loc 1 127 2 view .LVU171
 686              	.LBE2:
 123:../Core/Src/interface.c **** 	
 687              		.loc 1 123 3 is_stmt 1 view .LVU172
 688 0046 1448     		ldr	r0, .L68
 689 0048 FFF7FEFF 		bl	UART_puts
 690              	.LVL85:
 691 004c F4E7     		b	.L54
 692              	.LVL86:
 693              	.L56:
 694              	.LBB3:
 134:../Core/Src/interface.c **** 	}
 695              		.loc 1 134 3 discriminator 2 view .LVU173
 134:../Core/Src/interface.c **** 	}
 696              		.loc 1 134 15 is_stmt 0 discriminator 2 view .LVU174
 697 004e 099B     		ldr	r3, [sp, #36]
 698 0050 5B08     		lsrs	r3, r3, #1
ARM GAS  /tmp/ccafMUW6.s 			page 23


 699 0052 0993     		str	r3, [sp, #36]
 127:../Core/Src/interface.c **** 	{
 700              		.loc 1 127 29 is_stmt 1 discriminator 2 view .LVU175
 127:../Core/Src/interface.c **** 	{
 701              		.loc 1 127 30 is_stmt 0 discriminator 2 view .LVU176
 702 0054 0134     		adds	r4, r4, #1
 703              	.LVL87:
 127:../Core/Src/interface.c **** 	{
 704              		.loc 1 127 30 discriminator 2 view .LVU177
 705 0056 E4B2     		uxtb	r4, r4
 706              	.LVL88:
 707              	.L55:
 127:../Core/Src/interface.c **** 	{
 708              		.loc 1 127 21 is_stmt 1 discriminator 1 view .LVU178
 127:../Core/Src/interface.c **** 	{
 709              		.loc 1 127 2 is_stmt 0 discriminator 1 view .LVU179
 710 0058 0F2C     		cmp	r4, #15
 711 005a 16D8     		bhi	.L67
 129:../Core/Src/interface.c **** 		{
 712              		.loc 1 129 3 is_stmt 1 view .LVU180
 129:../Core/Src/interface.c **** 		{
 713              		.loc 1 129 5 is_stmt 0 view .LVU181
 714 005c 099B     		ldr	r3, [sp, #36]
 715 005e 13F0010F 		tst	r3, #1
 716 0062 F4D0     		beq	.L56
 129:../Core/Src/interface.c **** 		{
 717              		.loc 1 129 38 discriminator 1 view .LVU182
 718 0064 ABB2     		uxth	r3, r5
 719 0066 0D4A     		ldr	r2, .L68+4
 720 0068 52F82330 		ldr	r3, [r2, r3, lsl #2]
 721 006c 1B68     		ldr	r3, [r3]
 722 006e 6200     		lsls	r2, r4, #1
 723 0070 D340     		lsrs	r3, r3, r2
 129:../Core/Src/interface.c **** 		{
 724              		.loc 1 129 34 discriminator 1 view .LVU183
 725 0072 13F0030F 		tst	r3, #3
 726 0076 EAD1     		bne	.L56
 131:../Core/Src/interface.c **** 			UART_puts(str);
 727              		.loc 1 131 4 is_stmt 1 view .LVU184
 728 0078 2246     		mov	r2, r4
 729 007a 0949     		ldr	r1, .L68+8
 730 007c 01A8     		add	r0, sp, #4
 731 007e FFF7FEFF 		bl	sprintf
 732              	.LVL89:
 132:../Core/Src/interface.c **** 		}
 733              		.loc 1 132 4 view .LVU185
 734 0082 01A8     		add	r0, sp, #4
 735 0084 FFF7FEFF 		bl	UART_puts
 736              	.LVL90:
 737 0088 E1E7     		b	.L56
 738              	.L67:
 739              	.LBE3:
 136:../Core/Src/interface.c **** }
 740              		.loc 1 136 9 is_stmt 0 view .LVU186
 741 008a 0020     		movs	r0, #0
 742              	.LVL91:
 743              	.L53:
ARM GAS  /tmp/ccafMUW6.s 			page 24


 137:../Core/Src/interface.c **** 
 744              		.loc 1 137 1 view .LVU187
 745 008c 0AB0     		add	sp, sp, #40
 746              	.LCFI13:
 747              		.cfi_remember_state
 748              		.cfi_def_cfa_offset 16
 749              		@ sp needed
 750 008e 70BD     		pop	{r4, r5, r6, pc}
 751              	.LVL92:
 752              	.L59:
 753              	.LCFI14:
 754              		.cfi_restore_state
 116:../Core/Src/interface.c **** 	
 755              		.loc 1 116 10 view .LVU188
 756 0090 FA20     		movs	r0, #250
 757 0092 FBE7     		b	.L53
 758              	.L60:
 120:../Core/Src/interface.c **** 	
 759              		.loc 1 120 10 view .LVU189
 760 0094 FA20     		movs	r0, #250
 761 0096 F9E7     		b	.L53
 762              	.L69:
 763              		.align	2
 764              	.L68:
 765 0098 00000000 		.word	.LC7
 766 009c 00000000 		.word	GPIO_Ports
 767 00a0 28000000 		.word	.LC8
 768              		.cfi_endproc
 769              	.LFE149:
 771              		.section	.rodata.mo_cb.str1.4,"aMS",%progbits,1
 772              		.align	2
 773              	.LC9:
 774 0000 50696E20 		.ascii	"Pin %2d configured as output.\012\015\000"
 774      25326420 
 774      636F6E66 
 774      69677572 
 774      65642061 
 775              		.section	.text.mo_cb,"ax",%progbits
 776              		.align	1
 777              		.global	mo_cb
 778              		.syntax unified
 779              		.thumb
 780              		.thumb_func
 781              		.fpu fpv5-d16
 783              	mo_cb:
 784              	.LVL93:
 785              	.LFB150:
 146:../Core/Src/interface.c **** 	uint16_t port_addr;
 786              		.loc 1 146 1 is_stmt 1 view -0
 787              		.cfi_startproc
 788              		@ args = 0, pretend = 0, frame = 40
 789              		@ frame_needed = 0, uses_anonymous_args = 0
 147:../Core/Src/interface.c **** 	uint32_t pin_setting;
 790              		.loc 1 147 2 view .LVU191
 148:../Core/Src/interface.c **** 	char str[32];	// Output message
 791              		.loc 1 148 2 view .LVU192
 149:../Core/Src/interface.c **** 	
ARM GAS  /tmp/ccafMUW6.s 			page 25


 792              		.loc 1 149 2 view .LVU193
 151:../Core/Src/interface.c **** 		return (char)(-EINVARG);
 793              		.loc 1 151 2 view .LVU194
 151:../Core/Src/interface.c **** 		return (char)(-EINVARG);
 794              		.loc 1 151 4 is_stmt 0 view .LVU195
 795 0000 0328     		cmp	r0, #3
 796 0002 01D0     		beq	.L83
 152:../Core/Src/interface.c **** 	
 797              		.loc 1 152 10 view .LVU196
 798 0004 FA20     		movs	r0, #250
 799              	.LVL94:
 177:../Core/Src/interface.c **** 
 800              		.loc 1 177 1 view .LVU197
 801 0006 7047     		bx	lr
 802              	.LVL95:
 803              	.L83:
 146:../Core/Src/interface.c **** 	uint16_t port_addr;
 804              		.loc 1 146 1 view .LVU198
 805 0008 70B5     		push	{r4, r5, r6, lr}
 806              	.LCFI15:
 807              		.cfi_def_cfa_offset 16
 808              		.cfi_offset 4, -16
 809              		.cfi_offset 5, -12
 810              		.cfi_offset 6, -8
 811              		.cfi_offset 14, -4
 812 000a 8AB0     		sub	sp, sp, #40
 813              	.LCFI16:
 814              		.cfi_def_cfa_offset 56
 815 000c 0C46     		mov	r4, r1
 154:../Core/Src/interface.c **** 	if(!IS_PORT_ADDR(port_addr))
 816              		.loc 1 154 2 is_stmt 1 view .LVU199
 154:../Core/Src/interface.c **** 	if(!IS_PORT_ADDR(port_addr))
 817              		.loc 1 154 14 is_stmt 0 view .LVU200
 818 000e 4868     		ldr	r0, [r1, #4]
 819              	.LVL96:
 154:../Core/Src/interface.c **** 	if(!IS_PORT_ADDR(port_addr))
 820              		.loc 1 154 14 view .LVU201
 821 0010 FFF7FEFF 		bl	my_atoi
 822              	.LVL97:
 154:../Core/Src/interface.c **** 	if(!IS_PORT_ADDR(port_addr))
 823              		.loc 1 154 14 view .LVU202
 824 0014 0546     		mov	r5, r0
 154:../Core/Src/interface.c **** 	if(!IS_PORT_ADDR(port_addr))
 825              		.loc 1 154 12 view .LVU203
 826 0016 86B2     		uxth	r6, r0
 827              	.LVL98:
 155:../Core/Src/interface.c **** 		return (char)(-EINVARG);
 828              		.loc 1 155 2 is_stmt 1 view .LVU204
 155:../Core/Src/interface.c **** 		return (char)(-EINVARG);
 829              		.loc 1 155 4 is_stmt 0 view .LVU205
 830 0018 0A2E     		cmp	r6, #10
 831 001a 3AD8     		bhi	.L77
 158:../Core/Src/interface.c **** 	if(!IS_PIN_SETTING(pin_setting))
 832              		.loc 1 158 2 is_stmt 1 view .LVU206
 158:../Core/Src/interface.c **** 	if(!IS_PIN_SETTING(pin_setting))
 833              		.loc 1 158 16 is_stmt 0 view .LVU207
 834 001c A068     		ldr	r0, [r4, #8]
ARM GAS  /tmp/ccafMUW6.s 			page 26


 835 001e FFF7FEFF 		bl	my_atoi
 836              	.LVL99:
 158:../Core/Src/interface.c **** 	if(!IS_PIN_SETTING(pin_setting))
 837              		.loc 1 158 14 view .LVU208
 838 0022 0990     		str	r0, [sp, #36]
 159:../Core/Src/interface.c **** 		return (char)(-EINVARG);
 839              		.loc 1 159 2 is_stmt 1 view .LVU209
 159:../Core/Src/interface.c **** 		return (char)(-EINVARG);
 840              		.loc 1 159 5 is_stmt 0 view .LVU210
 841 0024 0138     		subs	r0, r0, #1
 159:../Core/Src/interface.c **** 		return (char)(-EINVARG);
 842              		.loc 1 159 4 view .LVU211
 843 0026 4FF6FE73 		movw	r3, #65534
 844 002a 9842     		cmp	r0, r3
 845 002c 33D8     		bhi	.L78
 162:../Core/Src/interface.c **** 		UART_puts("Reserved pins cannot be configured.\n\r");
 846              		.loc 1 162 2 is_stmt 1 view .LVU212
 162:../Core/Src/interface.c **** 		UART_puts("Reserved pins cannot be configured.\n\r");
 847              		.loc 1 162 5 is_stmt 0 view .LVU213
 848 002e 09A9     		add	r1, sp, #36
 849 0030 3046     		mov	r0, r6
 850 0032 FFF7FEFF 		bl	GPIO_check_res_pins
 851              	.LVL100:
 162:../Core/Src/interface.c **** 		UART_puts("Reserved pins cannot be configured.\n\r");
 852              		.loc 1 162 4 view .LVU214
 853 0036 30B9     		cbnz	r0, .L84
 854              	.L72:
 165:../Core/Src/interface.c **** 	
 855              		.loc 1 165 2 is_stmt 1 view .LVU215
 856 0038 0122     		movs	r2, #1
 857 003a 0999     		ldr	r1, [sp, #36]
 858 003c E8B2     		uxtb	r0, r5
 859 003e FFF7FEFF 		bl	GPIO_config_pins
 860              	.LVL101:
 167:../Core/Src/interface.c **** 	{
 861              		.loc 1 167 2 view .LVU216
 862              	.LBB4:
 167:../Core/Src/interface.c **** 	{
 863              		.loc 1 167 6 view .LVU217
 167:../Core/Src/interface.c **** 	{
 864              		.loc 1 167 14 is_stmt 0 view .LVU218
 865 0042 0024     		movs	r4, #0
 866              	.LVL102:
 167:../Core/Src/interface.c **** 	{
 867              		.loc 1 167 2 view .LVU219
 868 0044 08E0     		b	.L73
 869              	.LVL103:
 870              	.L84:
 167:../Core/Src/interface.c **** 	{
 871              		.loc 1 167 2 view .LVU220
 872              	.LBE4:
 163:../Core/Src/interface.c **** 	
 873              		.loc 1 163 3 is_stmt 1 view .LVU221
 874 0046 1548     		ldr	r0, .L86
 875 0048 FFF7FEFF 		bl	UART_puts
 876              	.LVL104:
 877 004c F4E7     		b	.L72
ARM GAS  /tmp/ccafMUW6.s 			page 27


 878              	.LVL105:
 879              	.L74:
 880              	.LBB5:
 174:../Core/Src/interface.c **** 	}
 881              		.loc 1 174 3 discriminator 2 view .LVU222
 174:../Core/Src/interface.c **** 	}
 882              		.loc 1 174 15 is_stmt 0 discriminator 2 view .LVU223
 883 004e 099B     		ldr	r3, [sp, #36]
 884 0050 5B08     		lsrs	r3, r3, #1
 885 0052 0993     		str	r3, [sp, #36]
 167:../Core/Src/interface.c **** 	{
 886              		.loc 1 167 29 is_stmt 1 discriminator 2 view .LVU224
 167:../Core/Src/interface.c **** 	{
 887              		.loc 1 167 30 is_stmt 0 discriminator 2 view .LVU225
 888 0054 0134     		adds	r4, r4, #1
 889              	.LVL106:
 167:../Core/Src/interface.c **** 	{
 890              		.loc 1 167 30 discriminator 2 view .LVU226
 891 0056 E4B2     		uxtb	r4, r4
 892              	.LVL107:
 893              	.L73:
 167:../Core/Src/interface.c **** 	{
 894              		.loc 1 167 21 is_stmt 1 discriminator 1 view .LVU227
 167:../Core/Src/interface.c **** 	{
 895              		.loc 1 167 2 is_stmt 0 discriminator 1 view .LVU228
 896 0058 0F2C     		cmp	r4, #15
 897 005a 17D8     		bhi	.L85
 169:../Core/Src/interface.c **** 		{
 898              		.loc 1 169 3 is_stmt 1 view .LVU229
 169:../Core/Src/interface.c **** 		{
 899              		.loc 1 169 5 is_stmt 0 view .LVU230
 900 005c 099B     		ldr	r3, [sp, #36]
 901 005e 13F0010F 		tst	r3, #1
 902 0062 F4D0     		beq	.L74
 169:../Core/Src/interface.c **** 		{
 903              		.loc 1 169 38 discriminator 1 view .LVU231
 904 0064 ABB2     		uxth	r3, r5
 905 0066 0E4A     		ldr	r2, .L86+4
 906 0068 52F82330 		ldr	r3, [r2, r3, lsl #2]
 907 006c 1B68     		ldr	r3, [r3]
 908 006e 6200     		lsls	r2, r4, #1
 909 0070 D340     		lsrs	r3, r3, r2
 910 0072 03F00303 		and	r3, r3, #3
 169:../Core/Src/interface.c **** 		{
 911              		.loc 1 169 34 discriminator 1 view .LVU232
 912 0076 012B     		cmp	r3, #1
 913 0078 E9D1     		bne	.L74
 171:../Core/Src/interface.c **** 			UART_puts(str);
 914              		.loc 1 171 4 is_stmt 1 view .LVU233
 915 007a 2246     		mov	r2, r4
 916 007c 0949     		ldr	r1, .L86+8
 917 007e 01A8     		add	r0, sp, #4
 918 0080 FFF7FEFF 		bl	sprintf
 919              	.LVL108:
 172:../Core/Src/interface.c **** 		}
 920              		.loc 1 172 4 view .LVU234
 921 0084 01A8     		add	r0, sp, #4
ARM GAS  /tmp/ccafMUW6.s 			page 28


 922 0086 FFF7FEFF 		bl	UART_puts
 923              	.LVL109:
 924 008a E0E7     		b	.L74
 925              	.L85:
 926              	.LBE5:
 176:../Core/Src/interface.c **** }
 927              		.loc 1 176 9 is_stmt 0 view .LVU235
 928 008c 0020     		movs	r0, #0
 929              	.LVL110:
 930              	.L71:
 177:../Core/Src/interface.c **** 
 931              		.loc 1 177 1 view .LVU236
 932 008e 0AB0     		add	sp, sp, #40
 933              	.LCFI17:
 934              		.cfi_remember_state
 935              		.cfi_def_cfa_offset 16
 936              		@ sp needed
 937 0090 70BD     		pop	{r4, r5, r6, pc}
 938              	.LVL111:
 939              	.L77:
 940              	.LCFI18:
 941              		.cfi_restore_state
 156:../Core/Src/interface.c **** 	
 942              		.loc 1 156 10 view .LVU237
 943 0092 FA20     		movs	r0, #250
 944 0094 FBE7     		b	.L71
 945              	.L78:
 160:../Core/Src/interface.c **** 		
 946              		.loc 1 160 10 view .LVU238
 947 0096 FA20     		movs	r0, #250
 948 0098 F9E7     		b	.L71
 949              	.L87:
 950 009a 00BF     		.align	2
 951              	.L86:
 952 009c 00000000 		.word	.LC7
 953 00a0 00000000 		.word	GPIO_Ports
 954 00a4 00000000 		.word	.LC9
 955              		.cfi_endproc
 956              	.LFE150:
 958              		.section	.rodata.rd_cb.str1.4,"aMS",%progbits,1
 959              		.align	2
 960              	.LC10:
 961 0000 4750494F 		.ascii	"GPIO Port %c\012\015\000"
 961      20506F72 
 961      74202563 
 961      0A0D00
 962 000f 00       		.align	2
 963              	.LC11:
 964 0010 50696E20 		.ascii	"Pin %2d - '%d'\012\015\000"
 964      25326420 
 964      2D202725 
 964      64270A0D 
 964      00
 965 0021 000000   		.align	2
 966              	.LC12:
 967 0024 50696E20 		.ascii	"Pin %2d not configured as input mode.\012\015\000"
 967      25326420 
ARM GAS  /tmp/ccafMUW6.s 			page 29


 967      6E6F7420 
 967      636F6E66 
 967      69677572 
 968              		.align	2
 969              	.LC13:
 970 004c 300A0D00 		.ascii	"0\012\015\000"
 971              		.section	.text.rd_cb,"ax",%progbits
 972              		.align	1
 973              		.global	rd_cb
 974              		.syntax unified
 975              		.thumb
 976              		.thumb_func
 977              		.fpu fpv5-d16
 979              	rd_cb:
 980              	.LVL112:
 981              	.LFB151:
 186:../Core/Src/interface.c **** 	uint16_t port_addr;
 982              		.loc 1 186 1 is_stmt 1 view -0
 983              		.cfi_startproc
 984              		@ args = 0, pretend = 0, frame = 48
 985              		@ frame_needed = 0, uses_anonymous_args = 0
 187:../Core/Src/interface.c **** 	uint32_t pin_setting;
 986              		.loc 1 187 2 view .LVU240
 188:../Core/Src/interface.c **** 	char str[42];	// Output message
 987              		.loc 1 188 2 view .LVU241
 189:../Core/Src/interface.c **** 	
 988              		.loc 1 189 2 view .LVU242
 191:../Core/Src/interface.c **** 		return (char)(-EINVARG);
 989              		.loc 1 191 2 view .LVU243
 191:../Core/Src/interface.c **** 		return (char)(-EINVARG);
 990              		.loc 1 191 4 is_stmt 0 view .LVU244
 991 0000 0328     		cmp	r0, #3
 992 0002 01D0     		beq	.L103
 192:../Core/Src/interface.c **** 	
 993              		.loc 1 192 10 view .LVU245
 994 0004 FA20     		movs	r0, #250
 995              	.LVL113:
 226:../Core/Src/interface.c **** 
 996              		.loc 1 226 1 view .LVU246
 997 0006 7047     		bx	lr
 998              	.LVL114:
 999              	.L103:
 186:../Core/Src/interface.c **** 	uint16_t port_addr;
 1000              		.loc 1 186 1 view .LVU247
 1001 0008 70B5     		push	{r4, r5, r6, lr}
 1002              	.LCFI19:
 1003              		.cfi_def_cfa_offset 16
 1004              		.cfi_offset 4, -16
 1005              		.cfi_offset 5, -12
 1006              		.cfi_offset 6, -8
 1007              		.cfi_offset 14, -4
 1008 000a 8CB0     		sub	sp, sp, #48
 1009              	.LCFI20:
 1010              		.cfi_def_cfa_offset 64
 1011 000c 0C46     		mov	r4, r1
 194:../Core/Src/interface.c **** 	if(!IS_PORT_ADDR(port_addr))
 1012              		.loc 1 194 2 is_stmt 1 view .LVU248
ARM GAS  /tmp/ccafMUW6.s 			page 30


 194:../Core/Src/interface.c **** 	if(!IS_PORT_ADDR(port_addr))
 1013              		.loc 1 194 14 is_stmt 0 view .LVU249
 1014 000e 4868     		ldr	r0, [r1, #4]
 1015              	.LVL115:
 194:../Core/Src/interface.c **** 	if(!IS_PORT_ADDR(port_addr))
 1016              		.loc 1 194 14 view .LVU250
 1017 0010 FFF7FEFF 		bl	my_atoi
 1018              	.LVL116:
 194:../Core/Src/interface.c **** 	if(!IS_PORT_ADDR(port_addr))
 1019              		.loc 1 194 14 view .LVU251
 1020 0014 0646     		mov	r6, r0
 194:../Core/Src/interface.c **** 	if(!IS_PORT_ADDR(port_addr))
 1021              		.loc 1 194 12 view .LVU252
 1022 0016 83B2     		uxth	r3, r0
 1023              	.LVL117:
 195:../Core/Src/interface.c **** 		return (char)(-EINVARG);
 1024              		.loc 1 195 2 is_stmt 1 view .LVU253
 195:../Core/Src/interface.c **** 		return (char)(-EINVARG);
 1025              		.loc 1 195 4 is_stmt 0 view .LVU254
 1026 0018 0A2B     		cmp	r3, #10
 1027 001a 41D8     		bhi	.L97
 198:../Core/Src/interface.c **** 	if(!IS_PIN_SETTING(pin_setting))
 1028              		.loc 1 198 2 is_stmt 1 view .LVU255
 198:../Core/Src/interface.c **** 	if(!IS_PIN_SETTING(pin_setting))
 1029              		.loc 1 198 16 is_stmt 0 view .LVU256
 1030 001c A068     		ldr	r0, [r4, #8]
 1031 001e FFF7FEFF 		bl	my_atoi
 1032              	.LVL118:
 198:../Core/Src/interface.c **** 	if(!IS_PIN_SETTING(pin_setting))
 1033              		.loc 1 198 16 view .LVU257
 1034 0022 0546     		mov	r5, r0
 1035              	.LVL119:
 199:../Core/Src/interface.c **** 		return (char)(-EINVARG);
 1036              		.loc 1 199 2 is_stmt 1 view .LVU258
 199:../Core/Src/interface.c **** 		return (char)(-EINVARG);
 1037              		.loc 1 199 5 is_stmt 0 view .LVU259
 1038 0024 421E     		subs	r2, r0, #1
 199:../Core/Src/interface.c **** 		return (char)(-EINVARG);
 1039              		.loc 1 199 4 view .LVU260
 1040 0026 4FF6FE73 		movw	r3, #65534
 1041 002a 9A42     		cmp	r2, r3
 1042 002c 3AD8     		bhi	.L98
 202:../Core/Src/interface.c **** 	UART_puts(str);
 1043              		.loc 1 202 2 is_stmt 1 view .LVU261
 202:../Core/Src/interface.c **** 	UART_puts(str);
 1044              		.loc 1 202 35 is_stmt 0 view .LVU262
 1045 002e 06F14102 		add	r2, r6, #65
 202:../Core/Src/interface.c **** 	UART_puts(str);
 1046              		.loc 1 202 2 view .LVU263
 1047 0032 D2B2     		uxtb	r2, r2
 1048 0034 1C49     		ldr	r1, .L105
 1049 0036 01A8     		add	r0, sp, #4
 1050              	.LVL120:
 202:../Core/Src/interface.c **** 	UART_puts(str);
 1051              		.loc 1 202 2 view .LVU264
 1052 0038 FFF7FEFF 		bl	sprintf
 1053              	.LVL121:
ARM GAS  /tmp/ccafMUW6.s 			page 31


 203:../Core/Src/interface.c **** 	
 1054              		.loc 1 203 2 is_stmt 1 view .LVU265
 1055 003c 01A8     		add	r0, sp, #4
 1056 003e FFF7FEFF 		bl	UART_puts
 1057              	.LVL122:
 205:../Core/Src/interface.c **** 	{
 1058              		.loc 1 205 2 view .LVU266
 1059              	.LBB6:
 205:../Core/Src/interface.c **** 	{
 1060              		.loc 1 205 6 view .LVU267
 205:../Core/Src/interface.c **** 	{
 1061              		.loc 1 205 14 is_stmt 0 view .LVU268
 1062 0042 0024     		movs	r4, #0
 1063              	.LVL123:
 205:../Core/Src/interface.c **** 	{
 1064              		.loc 1 205 2 view .LVU269
 1065 0044 0AE0     		b	.L90
 1066              	.LVL124:
 1067              	.L92:
 216:../Core/Src/interface.c **** 			
 1068              		.loc 1 216 5 is_stmt 1 view .LVU270
 1069 0046 2246     		mov	r2, r4
 1070 0048 1849     		ldr	r1, .L105+4
 1071 004a 01A8     		add	r0, sp, #4
 1072 004c FFF7FEFF 		bl	sprintf
 1073              	.LVL125:
 1074              	.L93:
 218:../Core/Src/interface.c **** 		}
 1075              		.loc 1 218 4 view .LVU271
 1076 0050 01A8     		add	r0, sp, #4
 1077 0052 FFF7FEFF 		bl	UART_puts
 1078              	.LVL126:
 1079              	.L94:
 223:../Core/Src/interface.c **** 	}
 1080              		.loc 1 223 3 discriminator 2 view .LVU272
 223:../Core/Src/interface.c **** 	}
 1081              		.loc 1 223 15 is_stmt 0 discriminator 2 view .LVU273
 1082 0056 6D08     		lsrs	r5, r5, #1
 1083              	.LVL127:
 205:../Core/Src/interface.c **** 	{
 1084              		.loc 1 205 29 is_stmt 1 discriminator 2 view .LVU274
 205:../Core/Src/interface.c **** 	{
 1085              		.loc 1 205 30 is_stmt 0 discriminator 2 view .LVU275
 1086 0058 0134     		adds	r4, r4, #1
 1087              	.LVL128:
 205:../Core/Src/interface.c **** 	{
 1088              		.loc 1 205 30 discriminator 2 view .LVU276
 1089 005a E4B2     		uxtb	r4, r4
 1090              	.LVL129:
 1091              	.L90:
 205:../Core/Src/interface.c **** 	{
 1092              		.loc 1 205 21 is_stmt 1 discriminator 1 view .LVU277
 205:../Core/Src/interface.c **** 	{
 1093              		.loc 1 205 2 is_stmt 0 discriminator 1 view .LVU278
 1094 005c 0F2C     		cmp	r4, #15
 1095 005e 1CD8     		bhi	.L104
 207:../Core/Src/interface.c **** 		{
ARM GAS  /tmp/ccafMUW6.s 			page 32


 1096              		.loc 1 207 3 is_stmt 1 view .LVU279
 207:../Core/Src/interface.c **** 		{
 1097              		.loc 1 207 5 is_stmt 0 view .LVU280
 1098 0060 15F0010F 		tst	r5, #1
 1099 0064 15D0     		beq	.L91
 209:../Core/Src/interface.c **** 			{
 1100              		.loc 1 209 4 is_stmt 1 view .LVU281
 209:../Core/Src/interface.c **** 			{
 1101              		.loc 1 209 7 is_stmt 0 view .LVU282
 1102 0066 B3B2     		uxth	r3, r6
 1103 0068 114A     		ldr	r2, .L105+8
 1104 006a 52F82300 		ldr	r0, [r2, r3, lsl #2]
 1105 006e 0368     		ldr	r3, [r0]
 1106 0070 6200     		lsls	r2, r4, #1
 1107 0072 D340     		lsrs	r3, r3, r2
 209:../Core/Src/interface.c **** 			{
 1108              		.loc 1 209 6 view .LVU283
 1109 0074 13F0030F 		tst	r3, #3
 1110 0078 E5D1     		bne	.L92
 1111              	.LBB7:
 211:../Core/Src/interface.c **** 				val = HAL_GPIO_ReadPin(GPIO_Ports[port_addr], GPIO_Pins[i]);
 1112              		.loc 1 211 5 is_stmt 1 view .LVU284
 212:../Core/Src/interface.c **** 				sprintf(str, "Pin %2d - '%d'\n\r", i, val);
 1113              		.loc 1 212 5 view .LVU285
 212:../Core/Src/interface.c **** 				sprintf(str, "Pin %2d - '%d'\n\r", i, val);
 1114              		.loc 1 212 11 is_stmt 0 view .LVU286
 1115 007a 0E4B     		ldr	r3, .L105+12
 1116 007c 33F81410 		ldrh	r1, [r3, r4, lsl #1]
 1117 0080 FFF7FEFF 		bl	HAL_GPIO_ReadPin
 1118              	.LVL130:
 1119 0084 0346     		mov	r3, r0
 1120              	.LVL131:
 213:../Core/Src/interface.c **** 			}
 1121              		.loc 1 213 5 is_stmt 1 view .LVU287
 1122 0086 2246     		mov	r2, r4
 1123 0088 0B49     		ldr	r1, .L105+16
 1124 008a 01A8     		add	r0, sp, #4
 1125 008c FFF7FEFF 		bl	sprintf
 1126              	.LVL132:
 213:../Core/Src/interface.c **** 			}
 1127              		.loc 1 213 5 is_stmt 0 view .LVU288
 1128              	.LBE7:
 1129 0090 DEE7     		b	.L93
 1130              	.L91:
 221:../Core/Src/interface.c **** 		
 1131              		.loc 1 221 4 is_stmt 1 view .LVU289
 1132 0092 0A48     		ldr	r0, .L105+20
 1133 0094 FFF7FEFF 		bl	UART_puts
 1134              	.LVL133:
 1135 0098 DDE7     		b	.L94
 1136              	.L104:
 1137              	.LBE6:
 225:../Core/Src/interface.c **** }
 1138              		.loc 1 225 9 is_stmt 0 view .LVU290
 1139 009a 0020     		movs	r0, #0
 1140              	.LVL134:
 1141              	.L89:
ARM GAS  /tmp/ccafMUW6.s 			page 33


 226:../Core/Src/interface.c **** 
 1142              		.loc 1 226 1 view .LVU291
 1143 009c 0CB0     		add	sp, sp, #48
 1144              	.LCFI21:
 1145              		.cfi_remember_state
 1146              		.cfi_def_cfa_offset 16
 1147              		@ sp needed
 1148 009e 70BD     		pop	{r4, r5, r6, pc}
 1149              	.LVL135:
 1150              	.L97:
 1151              	.LCFI22:
 1152              		.cfi_restore_state
 196:../Core/Src/interface.c **** 	
 1153              		.loc 1 196 10 view .LVU292
 1154 00a0 FA20     		movs	r0, #250
 1155 00a2 FBE7     		b	.L89
 1156              	.LVL136:
 1157              	.L98:
 200:../Core/Src/interface.c **** 	
 1158              		.loc 1 200 10 view .LVU293
 1159 00a4 FA20     		movs	r0, #250
 1160              	.LVL137:
 200:../Core/Src/interface.c **** 	
 1161              		.loc 1 200 10 view .LVU294
 1162 00a6 F9E7     		b	.L89
 1163              	.L106:
 1164              		.align	2
 1165              	.L105:
 1166 00a8 00000000 		.word	.LC10
 1167 00ac 24000000 		.word	.LC12
 1168 00b0 00000000 		.word	GPIO_Ports
 1169 00b4 00000000 		.word	GPIO_Pins
 1170 00b8 10000000 		.word	.LC11
 1171 00bc 4C000000 		.word	.LC13
 1172              		.cfi_endproc
 1173              	.LFE151:
 1175              		.section	.rodata.wd_cb.str1.4,"aMS",%progbits,1
 1176              		.align	2
 1177              	.LC14:
 1178 0000 50696E20 		.ascii	"Pin %2d not configured as output mode.\012\015\000"
 1178      25326420 
 1178      6E6F7420 
 1178      636F6E66 
 1178      69677572 
 1179              		.section	.text.wd_cb,"ax",%progbits
 1180              		.align	1
 1181              		.global	wd_cb
 1182              		.syntax unified
 1183              		.thumb
 1184              		.thumb_func
 1185              		.fpu fpv5-d16
 1187              	wd_cb:
 1188              	.LVL138:
 1189              	.LFB152:
 235:../Core/Src/interface.c **** 	uint16_t port_addr;
 1190              		.loc 1 235 1 is_stmt 1 view -0
 1191              		.cfi_startproc
ARM GAS  /tmp/ccafMUW6.s 			page 34


 1192              		@ args = 0, pretend = 0, frame = 48
 1193              		@ frame_needed = 0, uses_anonymous_args = 0
 236:../Core/Src/interface.c **** 	uint32_t pin_setting;
 1194              		.loc 1 236 2 view .LVU296
 237:../Core/Src/interface.c **** 	uint16_t pin_values;
 1195              		.loc 1 237 2 view .LVU297
 238:../Core/Src/interface.c **** 	char str[42];	// Output message
 1196              		.loc 1 238 2 view .LVU298
 239:../Core/Src/interface.c **** 	
 1197              		.loc 1 239 2 view .LVU299
 241:../Core/Src/interface.c **** 		return (char)(-EINVARG);
 1198              		.loc 1 241 2 view .LVU300
 241:../Core/Src/interface.c **** 		return (char)(-EINVARG);
 1199              		.loc 1 241 4 is_stmt 0 view .LVU301
 1200 0000 0428     		cmp	r0, #4
 1201 0002 01D0     		beq	.L122
 242:../Core/Src/interface.c **** 	
 1202              		.loc 1 242 10 view .LVU302
 1203 0004 FA20     		movs	r0, #250
 1204              	.LVL139:
 279:../Core/Src/interface.c **** 
 1205              		.loc 1 279 1 view .LVU303
 1206 0006 7047     		bx	lr
 1207              	.LVL140:
 1208              	.L122:
 235:../Core/Src/interface.c **** 	uint16_t port_addr;
 1209              		.loc 1 235 1 view .LVU304
 1210 0008 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
 1211              	.LCFI23:
 1212              		.cfi_def_cfa_offset 24
 1213              		.cfi_offset 4, -24
 1214              		.cfi_offset 5, -20
 1215              		.cfi_offset 6, -16
 1216              		.cfi_offset 7, -12
 1217              		.cfi_offset 8, -8
 1218              		.cfi_offset 14, -4
 1219 000c 8CB0     		sub	sp, sp, #48
 1220              	.LCFI24:
 1221              		.cfi_def_cfa_offset 72
 1222 000e 0C46     		mov	r4, r1
 244:../Core/Src/interface.c **** 	if(!IS_PORT_ADDR(port_addr))
 1223              		.loc 1 244 2 is_stmt 1 view .LVU305
 244:../Core/Src/interface.c **** 	if(!IS_PORT_ADDR(port_addr))
 1224              		.loc 1 244 14 is_stmt 0 view .LVU306
 1225 0010 4868     		ldr	r0, [r1, #4]
 1226              	.LVL141:
 244:../Core/Src/interface.c **** 	if(!IS_PORT_ADDR(port_addr))
 1227              		.loc 1 244 14 view .LVU307
 1228 0012 FFF7FEFF 		bl	my_atoi
 1229              	.LVL142:
 244:../Core/Src/interface.c **** 	if(!IS_PORT_ADDR(port_addr))
 1230              		.loc 1 244 14 view .LVU308
 1231 0016 0746     		mov	r7, r0
 244:../Core/Src/interface.c **** 	if(!IS_PORT_ADDR(port_addr))
 1232              		.loc 1 244 12 view .LVU309
 1233 0018 83B2     		uxth	r3, r0
 1234              	.LVL143:
ARM GAS  /tmp/ccafMUW6.s 			page 35


 245:../Core/Src/interface.c **** 		return (char)(-EINVARG);
 1235              		.loc 1 245 2 is_stmt 1 view .LVU310
 245:../Core/Src/interface.c **** 		return (char)(-EINVARG);
 1236              		.loc 1 245 4 is_stmt 0 view .LVU311
 1237 001a 0A2B     		cmp	r3, #10
 1238 001c 47D8     		bhi	.L115
 248:../Core/Src/interface.c **** 	if(!IS_PIN_SETTING(pin_setting))
 1239              		.loc 1 248 2 is_stmt 1 view .LVU312
 248:../Core/Src/interface.c **** 	if(!IS_PIN_SETTING(pin_setting))
 1240              		.loc 1 248 16 is_stmt 0 view .LVU313
 1241 001e A068     		ldr	r0, [r4, #8]
 1242 0020 FFF7FEFF 		bl	my_atoi
 1243              	.LVL144:
 248:../Core/Src/interface.c **** 	if(!IS_PIN_SETTING(pin_setting))
 1244              		.loc 1 248 16 view .LVU314
 1245 0024 0546     		mov	r5, r0
 1246              	.LVL145:
 249:../Core/Src/interface.c **** 		return (char)(-EINVARG);
 1247              		.loc 1 249 2 is_stmt 1 view .LVU315
 249:../Core/Src/interface.c **** 		return (char)(-EINVARG);
 1248              		.loc 1 249 5 is_stmt 0 view .LVU316
 1249 0026 421E     		subs	r2, r0, #1
 249:../Core/Src/interface.c **** 		return (char)(-EINVARG);
 1250              		.loc 1 249 4 view .LVU317
 1251 0028 4FF6FE73 		movw	r3, #65534
 1252 002c 9A42     		cmp	r2, r3
 1253 002e 42D8     		bhi	.L116
 252:../Core/Src/interface.c **** 	if(!IS_ADDR8(pin_values))
 1254              		.loc 1 252 2 is_stmt 1 view .LVU318
 252:../Core/Src/interface.c **** 	if(!IS_ADDR8(pin_values))
 1255              		.loc 1 252 15 is_stmt 0 view .LVU319
 1256 0030 E068     		ldr	r0, [r4, #12]
 1257              	.LVL146:
 252:../Core/Src/interface.c **** 	if(!IS_ADDR8(pin_values))
 1258              		.loc 1 252 15 view .LVU320
 1259 0032 FFF7FEFF 		bl	my_atoi
 1260              	.LVL147:
 252:../Core/Src/interface.c **** 	if(!IS_ADDR8(pin_values))
 1261              		.loc 1 252 13 view .LVU321
 1262 0036 86B2     		uxth	r6, r0
 1263              	.LVL148:
 253:../Core/Src/interface.c **** 		return (char)(-EINVARG);
 1264              		.loc 1 253 2 is_stmt 1 view .LVU322
 253:../Core/Src/interface.c **** 		return (char)(-EINVARG);
 1265              		.loc 1 253 4 is_stmt 0 view .LVU323
 1266 0038 FF2E     		cmp	r6, #255
 1267 003a 3ED8     		bhi	.L117
 256:../Core/Src/interface.c **** 	UART_puts(str);
 1268              		.loc 1 256 2 is_stmt 1 view .LVU324
 256:../Core/Src/interface.c **** 	UART_puts(str);
 1269              		.loc 1 256 35 is_stmt 0 view .LVU325
 1270 003c 07F14102 		add	r2, r7, #65
 256:../Core/Src/interface.c **** 	UART_puts(str);
 1271              		.loc 1 256 2 view .LVU326
 1272 0040 D2B2     		uxtb	r2, r2
 1273 0042 1F49     		ldr	r1, .L125
 1274 0044 01A8     		add	r0, sp, #4
ARM GAS  /tmp/ccafMUW6.s 			page 36


 1275 0046 FFF7FEFF 		bl	sprintf
 1276              	.LVL149:
 257:../Core/Src/interface.c **** 	
 1277              		.loc 1 257 2 is_stmt 1 view .LVU327
 1278 004a 01A8     		add	r0, sp, #4
 1279 004c FFF7FEFF 		bl	UART_puts
 1280              	.LVL150:
 259:../Core/Src/interface.c **** 	{
 1281              		.loc 1 259 2 view .LVU328
 1282              	.LBB8:
 259:../Core/Src/interface.c **** 	{
 1283              		.loc 1 259 6 view .LVU329
 259:../Core/Src/interface.c **** 	{
 1284              		.loc 1 259 14 is_stmt 0 view .LVU330
 1285 0050 0024     		movs	r4, #0
 1286              	.LVL151:
 259:../Core/Src/interface.c **** 	{
 1287              		.loc 1 259 2 view .LVU331
 1288 0052 14E0     		b	.L109
 1289              	.LVL152:
 1290              	.L124:
 1291              	.LBB9:
 265:../Core/Src/interface.c **** 				HAL_GPIO_WritePin(GPIO_Ports[port_addr], GPIO_Pins[i], (GPIO_PinState)pin_val);
 1292              		.loc 1 265 5 is_stmt 1 view .LVU332
 265:../Core/Src/interface.c **** 				HAL_GPIO_WritePin(GPIO_Ports[port_addr], GPIO_Pins[i], (GPIO_PinState)pin_val);
 1293              		.loc 1 265 13 is_stmt 0 view .LVU333
 1294 0054 06F00108 		and	r8, r6, #1
 1295              	.LVL153:
 266:../Core/Src/interface.c **** 				sprintf(str, "Pin %2d - '%d'\n\r", i, pin_val);
 1296              		.loc 1 266 5 is_stmt 1 view .LVU334
 1297 0058 4246     		mov	r2, r8
 1298 005a 1A4B     		ldr	r3, .L125+4
 1299 005c 33F81410 		ldrh	r1, [r3, r4, lsl #1]
 1300 0060 FFF7FEFF 		bl	HAL_GPIO_WritePin
 1301              	.LVL154:
 267:../Core/Src/interface.c **** 			}
 1302              		.loc 1 267 5 view .LVU335
 1303 0064 4346     		mov	r3, r8
 1304 0066 2246     		mov	r2, r4
 1305 0068 1749     		ldr	r1, .L125+8
 1306 006a 01A8     		add	r0, sp, #4
 1307 006c FFF7FEFF 		bl	sprintf
 1308              	.LVL155:
 1309              	.L112:
 267:../Core/Src/interface.c **** 			}
 1310              		.loc 1 267 5 is_stmt 0 view .LVU336
 1311              	.LBE9:
 272:../Core/Src/interface.c **** 		}
 1312              		.loc 1 272 4 is_stmt 1 view .LVU337
 1313 0070 01A8     		add	r0, sp, #4
 1314 0072 FFF7FEFF 		bl	UART_puts
 1315              	.LVL156:
 1316              	.L110:
 274:../Core/Src/interface.c **** 		pin_values >>= 1;
 1317              		.loc 1 274 3 discriminator 2 view .LVU338
 274:../Core/Src/interface.c **** 		pin_values >>= 1;
 1318              		.loc 1 274 15 is_stmt 0 discriminator 2 view .LVU339
ARM GAS  /tmp/ccafMUW6.s 			page 37


 1319 0076 6D08     		lsrs	r5, r5, #1
 1320              	.LVL157:
 275:../Core/Src/interface.c **** 	}
 1321              		.loc 1 275 3 is_stmt 1 discriminator 2 view .LVU340
 275:../Core/Src/interface.c **** 	}
 1322              		.loc 1 275 14 is_stmt 0 discriminator 2 view .LVU341
 1323 0078 7608     		lsrs	r6, r6, #1
 1324              	.LVL158:
 259:../Core/Src/interface.c **** 	{
 1325              		.loc 1 259 29 is_stmt 1 discriminator 2 view .LVU342
 259:../Core/Src/interface.c **** 	{
 1326              		.loc 1 259 30 is_stmt 0 discriminator 2 view .LVU343
 1327 007a 0134     		adds	r4, r4, #1
 1328              	.LVL159:
 259:../Core/Src/interface.c **** 	{
 1329              		.loc 1 259 30 discriminator 2 view .LVU344
 1330 007c E4B2     		uxtb	r4, r4
 1331              	.LVL160:
 1332              	.L109:
 259:../Core/Src/interface.c **** 	{
 1333              		.loc 1 259 21 is_stmt 1 discriminator 1 view .LVU345
 259:../Core/Src/interface.c **** 	{
 1334              		.loc 1 259 2 is_stmt 0 discriminator 1 view .LVU346
 1335 007e 0F2C     		cmp	r4, #15
 1336 0080 13D8     		bhi	.L123
 261:../Core/Src/interface.c **** 		{
 1337              		.loc 1 261 3 is_stmt 1 view .LVU347
 261:../Core/Src/interface.c **** 		{
 1338              		.loc 1 261 5 is_stmt 0 view .LVU348
 1339 0082 15F0010F 		tst	r5, #1
 1340 0086 F6D0     		beq	.L110
 263:../Core/Src/interface.c **** 			{
 1341              		.loc 1 263 4 is_stmt 1 view .LVU349
 263:../Core/Src/interface.c **** 			{
 1342              		.loc 1 263 7 is_stmt 0 view .LVU350
 1343 0088 BBB2     		uxth	r3, r7
 1344 008a 104A     		ldr	r2, .L125+12
 1345 008c 52F82300 		ldr	r0, [r2, r3, lsl #2]
 1346 0090 0368     		ldr	r3, [r0]
 1347 0092 6200     		lsls	r2, r4, #1
 1348 0094 D340     		lsrs	r3, r3, r2
 1349 0096 03F00303 		and	r3, r3, #3
 263:../Core/Src/interface.c **** 			{
 1350              		.loc 1 263 6 view .LVU351
 1351 009a 012B     		cmp	r3, #1
 1352 009c DAD0     		beq	.L124
 270:../Core/Src/interface.c **** 			
 1353              		.loc 1 270 5 is_stmt 1 view .LVU352
 1354 009e 2246     		mov	r2, r4
 1355 00a0 0B49     		ldr	r1, .L125+16
 1356 00a2 01A8     		add	r0, sp, #4
 1357 00a4 FFF7FEFF 		bl	sprintf
 1358              	.LVL161:
 1359 00a8 E2E7     		b	.L112
 1360              	.L123:
 1361              	.LBE8:
 278:../Core/Src/interface.c **** }
ARM GAS  /tmp/ccafMUW6.s 			page 38


 1362              		.loc 1 278 9 is_stmt 0 view .LVU353
 1363 00aa 0020     		movs	r0, #0
 1364              	.LBB10:
 1365 00ac 00E0     		b	.L108
 1366              	.LVL162:
 1367              	.L115:
 278:../Core/Src/interface.c **** }
 1368              		.loc 1 278 9 view .LVU354
 1369              	.LBE10:
 246:../Core/Src/interface.c **** 	
 1370              		.loc 1 246 10 view .LVU355
 1371 00ae FA20     		movs	r0, #250
 1372              	.LVL163:
 1373              	.L108:
 279:../Core/Src/interface.c **** 
 1374              		.loc 1 279 1 view .LVU356
 1375 00b0 0CB0     		add	sp, sp, #48
 1376              	.LCFI25:
 1377              		.cfi_remember_state
 1378              		.cfi_def_cfa_offset 24
 1379              		@ sp needed
 1380 00b2 BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 1381              	.LVL164:
 1382              	.L116:
 1383              	.LCFI26:
 1384              		.cfi_restore_state
 250:../Core/Src/interface.c **** 	
 1385              		.loc 1 250 10 view .LVU357
 1386 00b6 FA20     		movs	r0, #250
 1387              	.LVL165:
 250:../Core/Src/interface.c **** 	
 1388              		.loc 1 250 10 view .LVU358
 1389 00b8 FAE7     		b	.L108
 1390              	.LVL166:
 1391              	.L117:
 254:../Core/Src/interface.c **** 
 1392              		.loc 1 254 10 view .LVU359
 1393 00ba FA20     		movs	r0, #250
 1394 00bc F8E7     		b	.L108
 1395              	.L126:
 1396 00be 00BF     		.align	2
 1397              	.L125:
 1398 00c0 00000000 		.word	.LC10
 1399 00c4 00000000 		.word	GPIO_Pins
 1400 00c8 10000000 		.word	.LC11
 1401 00cc 00000000 		.word	GPIO_Ports
 1402 00d0 00000000 		.word	.LC14
 1403              		.cfi_endproc
 1404              	.LFE152:
 1406              		.section	.rodata.ra_cb.str1.4,"aMS",%progbits,1
 1407              		.align	2
 1408              	.LC15:
 1409 0000 50696E20 		.ascii	"Pin not configured as input mode.\012\015\000"
 1409      6E6F7420 
 1409      636F6E66 
 1409      69677572 
 1409      65642061 
ARM GAS  /tmp/ccafMUW6.s 			page 39


 1410              		.align	2
 1411              	.LC16:
 1412 0024 41444320 		.ascii	"ADC Channel %2d value: %ld mV.\012\015\000"
 1412      4368616E 
 1412      6E656C20 
 1412      25326420 
 1412      76616C75 
 1413              		.section	.text.ra_cb,"ax",%progbits
 1414              		.align	1
 1415              		.global	ra_cb
 1416              		.syntax unified
 1417              		.thumb
 1418              		.thumb_func
 1419              		.fpu fpv5-d16
 1421              	ra_cb:
 1422              	.LVL167:
 1423              	.LFB153:
 288:../Core/Src/interface.c **** 	uint8_t addr;
 1424              		.loc 1 288 1 is_stmt 1 view -0
 1425              		.cfi_startproc
 1426              		@ args = 0, pretend = 0, frame = 40
 1427              		@ frame_needed = 0, uses_anonymous_args = 0
 288:../Core/Src/interface.c **** 	uint8_t addr;
 1428              		.loc 1 288 1 is_stmt 0 view .LVU361
 1429 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 1430              	.LCFI27:
 1431              		.cfi_def_cfa_offset 20
 1432              		.cfi_offset 4, -20
 1433              		.cfi_offset 5, -16
 1434              		.cfi_offset 6, -12
 1435              		.cfi_offset 7, -8
 1436              		.cfi_offset 14, -4
 1437 0002 8BB0     		sub	sp, sp, #44
 1438              	.LCFI28:
 1439              		.cfi_def_cfa_offset 64
 289:../Core/Src/interface.c **** 	uint32_t adcValue;
 1440              		.loc 1 289 2 is_stmt 1 view .LVU362
 290:../Core/Src/interface.c **** 	uint32_t volt;
 1441              		.loc 1 290 2 view .LVU363
 291:../Core/Src/interface.c **** 	char str[40];	// Output message
 1442              		.loc 1 291 2 view .LVU364
 292:../Core/Src/interface.c **** 	
 1443              		.loc 1 292 2 view .LVU365
 294:../Core/Src/interface.c **** 		return (char)(-EINVARG);
 1444              		.loc 1 294 2 view .LVU366
 294:../Core/Src/interface.c **** 		return (char)(-EINVARG);
 1445              		.loc 1 294 4 is_stmt 0 view .LVU367
 1446 0004 0228     		cmp	r0, #2
 1447 0006 03D0     		beq	.L133
 295:../Core/Src/interface.c **** 	
 1448              		.loc 1 295 10 view .LVU368
 1449 0008 FA25     		movs	r5, #250
 1450              	.LVL168:
 1451              	.L128:
 315:../Core/Src/interface.c **** 
 1452              		.loc 1 315 1 view .LVU369
 1453 000a 2846     		mov	r0, r5
ARM GAS  /tmp/ccafMUW6.s 			page 40


 1454 000c 0BB0     		add	sp, sp, #44
 1455              	.LCFI29:
 1456              		.cfi_remember_state
 1457              		.cfi_def_cfa_offset 20
 1458              		@ sp needed
 1459 000e F0BD     		pop	{r4, r5, r6, r7, pc}
 1460              	.LVL169:
 1461              	.L133:
 1462              	.LCFI30:
 1463              		.cfi_restore_state
 297:../Core/Src/interface.c **** 	if(!IS_ADDR4(addr))
 1464              		.loc 1 297 2 is_stmt 1 view .LVU370
 297:../Core/Src/interface.c **** 	if(!IS_ADDR4(addr))
 1465              		.loc 1 297 9 is_stmt 0 view .LVU371
 1466 0010 4868     		ldr	r0, [r1, #4]
 1467              	.LVL170:
 297:../Core/Src/interface.c **** 	if(!IS_ADDR4(addr))
 1468              		.loc 1 297 9 view .LVU372
 1469 0012 FFF7FEFF 		bl	my_atoi
 1470              	.LVL171:
 297:../Core/Src/interface.c **** 	if(!IS_ADDR4(addr))
 1471              		.loc 1 297 9 view .LVU373
 1472 0016 0446     		mov	r4, r0
 297:../Core/Src/interface.c **** 	if(!IS_ADDR4(addr))
 1473              		.loc 1 297 7 view .LVU374
 1474 0018 C6B2     		uxtb	r6, r0
 1475              	.LVL172:
 298:../Core/Src/interface.c **** 		return (char)(-EINVARG);
 1476              		.loc 1 298 2 is_stmt 1 view .LVU375
 298:../Core/Src/interface.c **** 		return (char)(-EINVARG);
 1477              		.loc 1 298 4 is_stmt 0 view .LVU376
 1478 001a 0F2E     		cmp	r6, #15
 1479 001c 2BD8     		bhi	.L131
 301:../Core/Src/interface.c **** 	{
 1480              		.loc 1 301 2 is_stmt 1 view .LVU377
 301:../Core/Src/interface.c **** 	{
 1481              		.loc 1 301 5 is_stmt 0 view .LVU378
 1482 001e 3146     		mov	r1, r6
 1483 0020 1B48     		ldr	r0, .L135+16
 1484 0022 FFF7FEFF 		bl	ADC_Config_Channel
 1485              	.LVL173:
 301:../Core/Src/interface.c **** 	{
 1486              		.loc 1 301 4 view .LVU379
 1487 0026 0546     		mov	r5, r0
 1488 0028 00BB     		cbnz	r0, .L134
 307:../Core/Src/interface.c **** 	volt = ((double)adcValue * 3300 / 4095);
 1489              		.loc 1 307 2 is_stmt 1 view .LVU380
 307:../Core/Src/interface.c **** 	volt = ((double)adcValue * 3300 / 4095);
 1490              		.loc 1 307 13 is_stmt 0 view .LVU381
 1491 002a 194F     		ldr	r7, .L135+16
 1492 002c 3846     		mov	r0, r7
 1493 002e FFF7FEFF 		bl	ADC_Polling_Conv
 1494              	.LVL174:
 1495 0032 07EE100A 		vmov	s14, r0	@ int
 1496              	.LVL175:
 308:../Core/Src/interface.c **** 	sprintf(str, "ADC Channel %2d value: %ld mV.\n\r", addr, volt);
 1497              		.loc 1 308 2 is_stmt 1 view .LVU382
ARM GAS  /tmp/ccafMUW6.s 			page 41


 308:../Core/Src/interface.c **** 	sprintf(str, "ADC Channel %2d value: %ld mV.\n\r", addr, volt);
 1498              		.loc 1 308 10 is_stmt 0 view .LVU383
 1499 0036 B8EE477B 		vcvt.f64.u32	d7, s14
 308:../Core/Src/interface.c **** 	sprintf(str, "ADC Channel %2d value: %ld mV.\n\r", addr, volt);
 1500              		.loc 1 308 27 view .LVU384
 1501 003a 9FED116B 		vldr.64	d6, .L135
 1502 003e 27EE067B 		vmul.f64	d7, d7, d6
 308:../Core/Src/interface.c **** 	sprintf(str, "ADC Channel %2d value: %ld mV.\n\r", addr, volt);
 1503              		.loc 1 308 34 view .LVU385
 1504 0042 9FED115B 		vldr.64	d5, .L135+8
 1505 0046 87EE056B 		vdiv.f64	d6, d7, d5
 1506              	.LVL176:
 309:../Core/Src/interface.c **** 	UART_puts(str);
 1507              		.loc 1 309 2 is_stmt 1 view .LVU386
 1508 004a FCEEC67B 		vcvt.u32.f64	s15, d6
 1509              	.LVL177:
 309:../Core/Src/interface.c **** 	UART_puts(str);
 1510              		.loc 1 309 2 is_stmt 0 view .LVU387
 1511 004e 17EE903A 		vmov	r3, s15	@ int
 1512 0052 E2B2     		uxtb	r2, r4
 1513 0054 0F49     		ldr	r1, .L135+20
 1514 0056 6846     		mov	r0, sp
 1515              	.LVL178:
 309:../Core/Src/interface.c **** 	UART_puts(str);
 1516              		.loc 1 309 2 view .LVU388
 1517 0058 FFF7FEFF 		bl	sprintf
 1518              	.LVL179:
 310:../Core/Src/interface.c **** 	
 1519              		.loc 1 310 2 is_stmt 1 view .LVU389
 1520 005c 6846     		mov	r0, sp
 1521 005e FFF7FEFF 		bl	UART_puts
 1522              	.LVL180:
 312:../Core/Src/interface.c **** 	
 1523              		.loc 1 312 2 view .LVU390
 1524 0062 3146     		mov	r1, r6
 1525 0064 3846     		mov	r0, r7
 1526 0066 FFF7FEFF 		bl	ADC_DeConfig_Channel
 1527              	.LVL181:
 314:../Core/Src/interface.c **** }
 1528              		.loc 1 314 2 view .LVU391
 314:../Core/Src/interface.c **** }
 1529              		.loc 1 314 9 is_stmt 0 view .LVU392
 1530 006a CEE7     		b	.L128
 1531              	.L134:
 303:../Core/Src/interface.c **** 		return (char)(-EPERM);
 1532              		.loc 1 303 3 is_stmt 1 view .LVU393
 1533 006c 0A48     		ldr	r0, .L135+24
 1534 006e FFF7FEFF 		bl	UART_puts
 1535              	.LVL182:
 304:../Core/Src/interface.c **** 	}
 1536              		.loc 1 304 3 view .LVU394
 304:../Core/Src/interface.c **** 	}
 1537              		.loc 1 304 10 is_stmt 0 view .LVU395
 1538 0072 F925     		movs	r5, #249
 1539 0074 C9E7     		b	.L128
 1540              	.L131:
 299:../Core/Src/interface.c **** 
ARM GAS  /tmp/ccafMUW6.s 			page 42


 1541              		.loc 1 299 10 view .LVU396
 1542 0076 FA25     		movs	r5, #250
 1543 0078 C7E7     		b	.L128
 1544              	.L136:
 1545 007a 00BFAFF3 		.align	3
 1545      0080
 1546              	.L135:
 1547 0080 00000000 		.word	0
 1548 0084 00C8A940 		.word	1084868608
 1549 0088 00000000 		.word	0
 1550 008c 00FEAF40 		.word	1085275648
 1551 0090 00000000 		.word	hadc1
 1552 0094 24000000 		.word	.LC16
 1553 0098 00000000 		.word	.LC15
 1554              		.cfi_endproc
 1555              	.LFE153:
 1557              		.text
 1558              	.Letext0:
 1559              		.file 2 "/usr/lib/gcc/arm-none-eabi/10.3.1/include/stdint.h"
 1560              		.file 3 "../Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f767xx.h"
 1561              		.file 4 "../Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h"
 1562              		.file 5 "../Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_def.h"
 1563              		.file 6 "../Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_gpio.h"
 1564              		.file 7 "../Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_dma.h"
 1565              		.file 8 "../Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_adc.h"
 1566              		.file 9 "../Core/Inc/gpio.h"
 1567              		.file 10 "../Core/Inc/adc.h"
 1568              		.file 11 "/usr/include/newlib/stdio.h"
 1569              		.file 12 "../Core/Inc/usart.h"
 1570              		.file 13 "../Core/Inc/utils.h"
ARM GAS  /tmp/ccafMUW6.s 			page 43


DEFINED SYMBOLS
                            *ABS*:0000000000000000 interface.c
     /tmp/ccafMUW6.s:17     .rodata.memory_read.str1.4:0000000000000000 $d
     /tmp/ccafMUW6.s:24     .text.memory_read:0000000000000000 $t
     /tmp/ccafMUW6.s:31     .text.memory_read:0000000000000000 memory_read
     /tmp/ccafMUW6.s:146    .text.memory_read:000000000000005c $d
     /tmp/ccafMUW6.s:154    .rodata.memory_write.str1.4:0000000000000000 $d
     /tmp/ccafMUW6.s:164    .text.memory_write:0000000000000000 $t
     /tmp/ccafMUW6.s:170    .text.memory_write:0000000000000000 memory_write
     /tmp/ccafMUW6.s:308    .text.memory_write:0000000000000074 $d
     /tmp/ccafMUW6.s:317    .rodata.ver_cb.str1.4:0000000000000000 $d
     /tmp/ccafMUW6.s:327    .text.ver_cb:0000000000000000 $t
     /tmp/ccafMUW6.s:334    .text.ver_cb:0000000000000000 ver_cb
     /tmp/ccafMUW6.s:376    .text.ver_cb:000000000000001c $d
     /tmp/ccafMUW6.s:382    .text.mr_cb:0000000000000000 $t
     /tmp/ccafMUW6.s:389    .text.mr_cb:0000000000000000 mr_cb
     /tmp/ccafMUW6.s:481    .text.mw_cb:0000000000000000 $t
     /tmp/ccafMUW6.s:488    .text.mw_cb:0000000000000000 mw_cb
     /tmp/ccafMUW6.s:583    .rodata.mi_cb.str1.4:0000000000000000 $d
     /tmp/ccafMUW6.s:590    .text.mi_cb:0000000000000000 $t
     /tmp/ccafMUW6.s:597    .text.mi_cb:0000000000000000 mi_cb
     /tmp/ccafMUW6.s:765    .text.mi_cb:0000000000000098 $d
     /tmp/ccafMUW6.s:772    .rodata.mo_cb.str1.4:0000000000000000 $d
     /tmp/ccafMUW6.s:776    .text.mo_cb:0000000000000000 $t
     /tmp/ccafMUW6.s:783    .text.mo_cb:0000000000000000 mo_cb
     /tmp/ccafMUW6.s:952    .text.mo_cb:000000000000009c $d
     /tmp/ccafMUW6.s:959    .rodata.rd_cb.str1.4:0000000000000000 $d
     /tmp/ccafMUW6.s:972    .text.rd_cb:0000000000000000 $t
     /tmp/ccafMUW6.s:979    .text.rd_cb:0000000000000000 rd_cb
     /tmp/ccafMUW6.s:1166   .text.rd_cb:00000000000000a8 $d
     /tmp/ccafMUW6.s:1176   .rodata.wd_cb.str1.4:0000000000000000 $d
     /tmp/ccafMUW6.s:1180   .text.wd_cb:0000000000000000 $t
     /tmp/ccafMUW6.s:1187   .text.wd_cb:0000000000000000 wd_cb
     /tmp/ccafMUW6.s:1398   .text.wd_cb:00000000000000c0 $d
     /tmp/ccafMUW6.s:1407   .rodata.ra_cb.str1.4:0000000000000000 $d
     /tmp/ccafMUW6.s:1414   .text.ra_cb:0000000000000000 $t
     /tmp/ccafMUW6.s:1421   .text.ra_cb:0000000000000000 ra_cb
     /tmp/ccafMUW6.s:1547   .text.ra_cb:0000000000000080 $d

UNDEFINED SYMBOLS
sprintf
UART_puts
my_atoi
GPIO_check_res_pins
GPIO_config_pins
GPIO_Ports
HAL_GPIO_ReadPin
GPIO_Pins
HAL_GPIO_WritePin
ADC_Config_Channel
ADC_Polling_Conv
ADC_DeConfig_Channel
hadc1
