Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date              : Sat Nov 18 14:58:03 2023
| Host              : havarti running 64-bit Ubuntu 20.04.6 LTS
| Command           : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design            : main
| Device            : xczu3eg-sbva484
| Speed File        : -1  PRODUCTION 1.29 08-03-2020
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1026)
6. checking no_output_delay (1024)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1026)
---------------------------------
 There are 1026 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1024)
----------------------------------
 There are 1024 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -4.763    -2375.373                    937                 4755        0.039        0.000                      0                 4755        3.225        0.000                       0                  3275  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 3.500}        7.000           142.857         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                -4.763    -2375.373                    937                 4755        0.039        0.000                      0                 4755        3.225        0.000                       0                  3275  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :          937  Failing Endpoints,  Worst Slack       -4.763ns,  Total Violation    -2375.373ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.039ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.225ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.763ns  (required time - arrival time)
  Source:                 inst1/inst0/inst0/inst2/inst0/p0_in1_i_reg[28]_replica_3/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            inst1/inst0/inst0/inst2/inst0/p1_ne_7815_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        11.746ns  (logic 6.051ns (51.515%)  route 5.695ns (48.485%))
  Logic Levels:           35  (CARRY8=5 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT4=4 LUT5=2 LUT6=16)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3274, unset)         0.035     0.035    inst1/inst0/inst0/inst2/inst0/clk
    SLICE_X36Y38         FDRE                                         r  inst1/inst0/inst0/inst2/inst0/p0_in1_i_reg[28]_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y38         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     0.131 f  inst1/inst0/inst0/inst2/inst0/p0_in1_i_reg[28]_replica_3/Q
                         net (fo=4, routed)           0.108     0.239    inst1/inst0/inst0/inst2/inst0/p0_in1_i_reg[30]_4[5]_repN_3
    SLICE_X36Y39         LUT4 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.113     0.352 f  inst1/inst0/inst0/inst2/inst0/i___111_i_2/O
                         net (fo=33, routed)          0.481     0.833    inst1/inst0/inst0/inst2/inst0/p0_in1_i_reg[28]_1
    SLICE_X38Y38         LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.177     1.010 f  inst1/inst0/inst0/inst2/inst0/umul48b_24b_x_24b_return_i_4__0/O
                         net (fo=2, routed)           0.184     1.194    inst1/inst0/inst0/inst2/inst0/umul48b_24b_x_24b_return/B[13]
    DSP48E2_X3Y14        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[13]_B2_DATA[13])
                                                      0.195     1.389 r  inst1/inst0/inst0/inst2/inst0/umul48b_24b_x_24b_return/DSP_A_B_DATA_INST/B2_DATA[13]
                         net (fo=1, routed)           0.000     1.389    inst1/inst0/inst0/inst2/inst0/umul48b_24b_x_24b_return/DSP_A_B_DATA.B2_DATA<13>
    DSP48E2_X3Y14        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[13]_B2B1[13])
                                                      0.092     1.481 r  inst1/inst0/inst0/inst2/inst0/umul48b_24b_x_24b_return/DSP_PREADD_DATA_INST/B2B1[13]
                         net (fo=1, routed)           0.000     1.481    inst1/inst0/inst0/inst2/inst0/umul48b_24b_x_24b_return/DSP_PREADD_DATA.B2B1<13>
    DSP48E2_X3Y14        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[13]_U[42])
                                                      0.737     2.218 f  inst1/inst0/inst0/inst2/inst0/umul48b_24b_x_24b_return/DSP_MULTIPLIER_INST/U[42]
                         net (fo=1, routed)           0.000     2.218    inst1/inst0/inst0/inst2/inst0/umul48b_24b_x_24b_return/DSP_MULTIPLIER.U<42>
    DSP48E2_X3Y14        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[42]_U_DATA[42])
                                                      0.059     2.277 r  inst1/inst0/inst0/inst2/inst0/umul48b_24b_x_24b_return/DSP_M_DATA_INST/U_DATA[42]
                         net (fo=1, routed)           0.000     2.277    inst1/inst0/inst0/inst2/inst0/umul48b_24b_x_24b_return/DSP_M_DATA.U_DATA<42>
    DSP48E2_X3Y14        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[42]_ALU_OUT[47])
                                                      0.699     2.976 f  inst1/inst0/inst0/inst2/inst0/umul48b_24b_x_24b_return/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     2.976    inst1/inst0/inst0/inst2/inst0/umul48b_24b_x_24b_return/DSP_ALU.ALU_OUT<47>
    DSP48E2_X3Y14        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     3.135 r  inst1/inst0/inst0/inst2/inst0/umul48b_24b_x_24b_return/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     3.151    inst1/inst0/inst0/inst2/inst0/umul48b_24b_x_24b_return__0/PCIN[47]
    DSP48E2_X3Y15        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[0])
                                                      0.698     3.849 r  inst1/inst0/inst0/inst2/inst0/umul48b_24b_x_24b_return__0/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, routed)           0.000     3.849    inst1/inst0/inst0/inst2/inst0/umul48b_24b_x_24b_return__0/DSP_ALU.ALU_OUT<0>
    DSP48E2_X3Y15        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[0]_P[0])
                                                      0.141     3.990 f  inst1/inst0/inst0/inst2/inst0/umul48b_24b_x_24b_return__0/DSP_OUTPUT_INST/P[0]
                         net (fo=1, routed)           0.232     4.222    inst1/inst0/inst0/inst2/inst0/umul48b_24b_x_24b_return__0_n_105
    SLICE_X39Y35         LUT4 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.039     4.261 f  inst1/inst0/inst0/inst2/inst0/i___65_i_34/O
                         net (fo=1, routed)           0.162     4.423    inst1/inst0/inst0/inst2/inst0/i___65_i_34_n_0
    SLICE_X39Y35         LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.100     4.523 f  inst1/inst0/inst0/inst2/inst0/i___65_i_33/O
                         net (fo=1, routed)           0.183     4.706    inst1/inst0/inst0/inst2/inst0/i___65_i_33_n_0
    SLICE_X39Y39         LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.150     4.856 f  inst1/inst0/inst0/inst2/inst0/i___65_i_30/O
                         net (fo=1, routed)           0.050     4.906    inst1/inst0/inst0/inst2/inst0/i___65_i_30_n_0
    SLICE_X39Y39         LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.038     4.944 f  inst1/inst0/inst0/inst2/inst0/i___65_i_24/O
                         net (fo=3, routed)           0.428     5.372    inst1/inst0/inst0/inst2/inst0/i___65_i_24_n_0
    SLICE_X37Y41         LUT5 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.064     5.436 r  inst1/inst0/inst0/inst2/inst0/i___65_i_9/O
                         net (fo=31, routed)          0.268     5.704    inst1/inst0/inst0/inst2/inst0/i___65_i_9_n_0
    SLICE_X37Y46         LUT6 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.101     5.805 r  inst1/inst0/inst0/inst2/inst0/i___59_i_11/O
                         net (fo=9, routed)           0.235     6.040    inst1/inst0/inst0/inst2/inst0/i___59_i_11_n_0
    SLICE_X36Y47         LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.063     6.103 r  inst1/inst0/inst0/inst2/inst0/i___90_i_8/O
                         net (fo=5, routed)           0.118     6.221    inst1/inst0/inst0/inst2/inst0/i___90_i_8_n_0
    SLICE_X36Y48         LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.149     6.370 f  inst1/inst0/inst0/inst2/inst0/i___90_i_3__0/O
                         net (fo=41, routed)          0.495     6.865    inst1/inst0/inst0/inst2/inst0/p0_in1_i_reg[24]_9
    SLICE_X31Y53         LUT6 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.116     6.981 f  inst1/inst0/inst0/inst2/inst0/i___89_i_5__0/O
                         net (fo=1, routed)           0.398     7.379    inst1/inst0/inst0/inst2/inst0/i___89_i_5__0_n_0
    SLICE_X37Y53         CARRY8 (Prop_CARRY8_SLICEM_DI[1]_CO[3])
                                                      0.181     7.560 f  inst1/inst0/inst0/inst2/inst0/i___89_i_1__0/CO[3]
                         net (fo=67, routed)          0.326     7.886    inst1/inst0/inst0/inst2/inst0/i___89_i_10_0[0]
    SLICE_X36Y56         LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.039     7.925 r  inst1/inst0/inst0/inst2/inst0/i___48_i_14/O
                         net (fo=5, routed)           0.243     8.168    inst1/inst0/inst0/inst2/inst0/i___48_i_14_n_0
    SLICE_X35Y55         LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.174     8.342 r  inst1/inst0/inst0/inst2/inst0/i___46_i_77/O
                         net (fo=8, routed)           0.256     8.598    inst1/inst0/inst0/inst2/inst0/i___46_i_77_n_0
    SLICE_X34Y58         LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.178     8.776 f  inst1/inst0/inst0/inst2/inst0/i___46_i_58__0/O
                         net (fo=1, routed)           0.138     8.914    inst1/inst0/inst0/inst2/inst0/i___46_i_58__0_n_0
    SLICE_X34Y58         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.182     9.096 f  inst1/inst0/inst0/inst2/inst0/i___46_i_28__0/O
                         net (fo=1, routed)           0.048     9.144    inst1/inst0/inst0/inst2/inst0/i___46_i_28__0_n_0
    SLICE_X34Y58         LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.098     9.242 f  inst1/inst0/inst0/inst2/inst0/i___46_i_8__0/O
                         net (fo=2, routed)           0.170     9.412    inst1/inst0/inst0/inst2/inst0/i___46_i_8__0_n_0
    SLICE_X35Y58         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.149     9.561 r  inst1/inst0/inst0/inst2/inst0/i___46_i_1/O
                         net (fo=2, routed)           0.250     9.811    inst1/inst0/inst0/inst2/inst0/i___46_i_8__0_0
    SLICE_X37Y59         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.194    10.005 r  inst1/inst0/inst0/inst2/inst0/p1_bit_slice_7809_reg[15]_i_27/CO[7]
                         net (fo=1, routed)           0.028    10.033    inst1/inst0/inst0/inst2/inst0/p1_bit_slice_7809_reg[15]_i_27_n_0
    SLICE_X37Y60         CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.104    10.137 r  inst1/inst0/inst0/inst2/inst0/p1_bit_slice_7809_reg[23]_i_22/O[3]
                         net (fo=1, routed)           0.253    10.390    inst1/inst0/inst0/inst2/inst0/p1_addend_x__3_comb0[12]
    SLICE_X36Y60         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.040    10.430 r  inst1/inst0/inst0/inst2/inst0/p1_bit_slice_7809[15]_i_5__0/O
                         net (fo=2, routed)           0.214    10.644    inst1/inst0/inst0/inst2/inst0/p1_bit_slice_7809[15]_i_5__0_n_0
    SLICE_X35Y61         LUT4 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.064    10.708 r  inst1/inst0/inst0/inst2/inst0/p1_bit_slice_7809[15]_i_13__0/O
                         net (fo=1, routed)           0.008    10.716    inst1/inst0/inst0/inst2/inst0/p1_bit_slice_7809[15]_i_13__0_n_0
    SLICE_X35Y61         CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.195    10.911 r  inst1/inst0/inst0/inst2/inst0/p1_bit_slice_7809_reg[15]_i_1__0/CO[7]
                         net (fo=1, routed)           0.028    10.939    inst1/inst0/inst0/inst2/inst0/p1_bit_slice_7809_reg[15]_i_1__0_n_0
    SLICE_X35Y62         CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.152    11.091 r  inst1/inst0/inst0/inst2/inst0/p1_bit_slice_7809_reg[23]_i_1__0/O[5]
                         net (fo=2, routed)           0.156    11.247    inst1/inst0/inst0/inst2/inst0/p1_bit_slice_7809_reg[23]_i_1__0_n_10
    SLICE_X34Y62         LUT4 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.177    11.424 r  inst1/inst0/inst0/inst2/inst0/p1_ne_7815_i_7__0/O
                         net (fo=1, routed)           0.053    11.477    inst1/inst0/inst0/inst2/inst0/p1_ne_7815_i_7__0_n_0
    SLICE_X34Y62         LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.098    11.575 r  inst1/inst0/inst0/inst2/inst0/p1_ne_7815_i_4__0/O
                         net (fo=2, routed)           0.103    11.678    inst1/inst0/inst0/inst2/inst0/p1_ne_7815_i_4__0_n_0
    SLICE_X34Y63         LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.040    11.718 r  inst1/inst0/inst0/inst2/inst0/p1_ne_7815_i_1__0/O
                         net (fo=1, routed)           0.063    11.781    inst1/inst0/inst0/inst2/inst0/p1_ne_7815_comb
    SLICE_X34Y63         FDRE                                         r  inst1/inst0/inst0/inst2/inst0/p1_ne_7815_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=3274, unset)         0.026     7.026    inst1/inst0/inst0/inst2/inst0/clk
    SLICE_X34Y63         FDRE                                         r  inst1/inst0/inst0/inst2/inst0/p1_ne_7815_reg/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X34Y63         FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.027     7.018    inst1/inst0/inst0/inst2/inst0/p1_ne_7815_reg
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                         -11.781    
  -------------------------------------------------------------------
                         slack                                 -4.763    

Slack (VIOLATED) :        -4.730ns  (required time - arrival time)
  Source:                 inst1/inst0/inst0/inst2/inst0/p0_in1_i_reg[28]_replica_3/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            inst1/inst0/inst0/inst2/inst0/p1_fraction_is_zero__1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        11.713ns  (logic 6.049ns (51.643%)  route 5.664ns (48.357%))
  Logic Levels:           35  (CARRY8=5 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT4=4 LUT5=2 LUT6=16)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3274, unset)         0.035     0.035    inst1/inst0/inst0/inst2/inst0/clk
    SLICE_X36Y38         FDRE                                         r  inst1/inst0/inst0/inst2/inst0/p0_in1_i_reg[28]_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y38         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     0.131 f  inst1/inst0/inst0/inst2/inst0/p0_in1_i_reg[28]_replica_3/Q
                         net (fo=4, routed)           0.108     0.239    inst1/inst0/inst0/inst2/inst0/p0_in1_i_reg[30]_4[5]_repN_3
    SLICE_X36Y39         LUT4 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.113     0.352 f  inst1/inst0/inst0/inst2/inst0/i___111_i_2/O
                         net (fo=33, routed)          0.481     0.833    inst1/inst0/inst0/inst2/inst0/p0_in1_i_reg[28]_1
    SLICE_X38Y38         LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.177     1.010 f  inst1/inst0/inst0/inst2/inst0/umul48b_24b_x_24b_return_i_4__0/O
                         net (fo=2, routed)           0.184     1.194    inst1/inst0/inst0/inst2/inst0/umul48b_24b_x_24b_return/B[13]
    DSP48E2_X3Y14        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[13]_B2_DATA[13])
                                                      0.195     1.389 r  inst1/inst0/inst0/inst2/inst0/umul48b_24b_x_24b_return/DSP_A_B_DATA_INST/B2_DATA[13]
                         net (fo=1, routed)           0.000     1.389    inst1/inst0/inst0/inst2/inst0/umul48b_24b_x_24b_return/DSP_A_B_DATA.B2_DATA<13>
    DSP48E2_X3Y14        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[13]_B2B1[13])
                                                      0.092     1.481 r  inst1/inst0/inst0/inst2/inst0/umul48b_24b_x_24b_return/DSP_PREADD_DATA_INST/B2B1[13]
                         net (fo=1, routed)           0.000     1.481    inst1/inst0/inst0/inst2/inst0/umul48b_24b_x_24b_return/DSP_PREADD_DATA.B2B1<13>
    DSP48E2_X3Y14        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[13]_U[42])
                                                      0.737     2.218 f  inst1/inst0/inst0/inst2/inst0/umul48b_24b_x_24b_return/DSP_MULTIPLIER_INST/U[42]
                         net (fo=1, routed)           0.000     2.218    inst1/inst0/inst0/inst2/inst0/umul48b_24b_x_24b_return/DSP_MULTIPLIER.U<42>
    DSP48E2_X3Y14        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[42]_U_DATA[42])
                                                      0.059     2.277 r  inst1/inst0/inst0/inst2/inst0/umul48b_24b_x_24b_return/DSP_M_DATA_INST/U_DATA[42]
                         net (fo=1, routed)           0.000     2.277    inst1/inst0/inst0/inst2/inst0/umul48b_24b_x_24b_return/DSP_M_DATA.U_DATA<42>
    DSP48E2_X3Y14        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[42]_ALU_OUT[47])
                                                      0.699     2.976 f  inst1/inst0/inst0/inst2/inst0/umul48b_24b_x_24b_return/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     2.976    inst1/inst0/inst0/inst2/inst0/umul48b_24b_x_24b_return/DSP_ALU.ALU_OUT<47>
    DSP48E2_X3Y14        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     3.135 r  inst1/inst0/inst0/inst2/inst0/umul48b_24b_x_24b_return/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     3.151    inst1/inst0/inst0/inst2/inst0/umul48b_24b_x_24b_return__0/PCIN[47]
    DSP48E2_X3Y15        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[0])
                                                      0.698     3.849 r  inst1/inst0/inst0/inst2/inst0/umul48b_24b_x_24b_return__0/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, routed)           0.000     3.849    inst1/inst0/inst0/inst2/inst0/umul48b_24b_x_24b_return__0/DSP_ALU.ALU_OUT<0>
    DSP48E2_X3Y15        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[0]_P[0])
                                                      0.141     3.990 f  inst1/inst0/inst0/inst2/inst0/umul48b_24b_x_24b_return__0/DSP_OUTPUT_INST/P[0]
                         net (fo=1, routed)           0.232     4.222    inst1/inst0/inst0/inst2/inst0/umul48b_24b_x_24b_return__0_n_105
    SLICE_X39Y35         LUT4 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.039     4.261 f  inst1/inst0/inst0/inst2/inst0/i___65_i_34/O
                         net (fo=1, routed)           0.162     4.423    inst1/inst0/inst0/inst2/inst0/i___65_i_34_n_0
    SLICE_X39Y35         LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.100     4.523 f  inst1/inst0/inst0/inst2/inst0/i___65_i_33/O
                         net (fo=1, routed)           0.183     4.706    inst1/inst0/inst0/inst2/inst0/i___65_i_33_n_0
    SLICE_X39Y39         LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.150     4.856 f  inst1/inst0/inst0/inst2/inst0/i___65_i_30/O
                         net (fo=1, routed)           0.050     4.906    inst1/inst0/inst0/inst2/inst0/i___65_i_30_n_0
    SLICE_X39Y39         LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.038     4.944 f  inst1/inst0/inst0/inst2/inst0/i___65_i_24/O
                         net (fo=3, routed)           0.428     5.372    inst1/inst0/inst0/inst2/inst0/i___65_i_24_n_0
    SLICE_X37Y41         LUT5 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.064     5.436 r  inst1/inst0/inst0/inst2/inst0/i___65_i_9/O
                         net (fo=31, routed)          0.268     5.704    inst1/inst0/inst0/inst2/inst0/i___65_i_9_n_0
    SLICE_X37Y46         LUT6 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.101     5.805 r  inst1/inst0/inst0/inst2/inst0/i___59_i_11/O
                         net (fo=9, routed)           0.235     6.040    inst1/inst0/inst0/inst2/inst0/i___59_i_11_n_0
    SLICE_X36Y47         LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.063     6.103 r  inst1/inst0/inst0/inst2/inst0/i___90_i_8/O
                         net (fo=5, routed)           0.118     6.221    inst1/inst0/inst0/inst2/inst0/i___90_i_8_n_0
    SLICE_X36Y48         LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.149     6.370 f  inst1/inst0/inst0/inst2/inst0/i___90_i_3__0/O
                         net (fo=41, routed)          0.495     6.865    inst1/inst0/inst0/inst2/inst0/p0_in1_i_reg[24]_9
    SLICE_X31Y53         LUT6 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.116     6.981 f  inst1/inst0/inst0/inst2/inst0/i___89_i_5__0/O
                         net (fo=1, routed)           0.398     7.379    inst1/inst0/inst0/inst2/inst0/i___89_i_5__0_n_0
    SLICE_X37Y53         CARRY8 (Prop_CARRY8_SLICEM_DI[1]_CO[3])
                                                      0.181     7.560 f  inst1/inst0/inst0/inst2/inst0/i___89_i_1__0/CO[3]
                         net (fo=67, routed)          0.326     7.886    inst1/inst0/inst0/inst2/inst0/i___89_i_10_0[0]
    SLICE_X36Y56         LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.039     7.925 r  inst1/inst0/inst0/inst2/inst0/i___48_i_14/O
                         net (fo=5, routed)           0.243     8.168    inst1/inst0/inst0/inst2/inst0/i___48_i_14_n_0
    SLICE_X35Y55         LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.174     8.342 r  inst1/inst0/inst0/inst2/inst0/i___46_i_77/O
                         net (fo=8, routed)           0.256     8.598    inst1/inst0/inst0/inst2/inst0/i___46_i_77_n_0
    SLICE_X34Y58         LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.178     8.776 f  inst1/inst0/inst0/inst2/inst0/i___46_i_58__0/O
                         net (fo=1, routed)           0.138     8.914    inst1/inst0/inst0/inst2/inst0/i___46_i_58__0_n_0
    SLICE_X34Y58         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.182     9.096 f  inst1/inst0/inst0/inst2/inst0/i___46_i_28__0/O
                         net (fo=1, routed)           0.048     9.144    inst1/inst0/inst0/inst2/inst0/i___46_i_28__0_n_0
    SLICE_X34Y58         LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.098     9.242 f  inst1/inst0/inst0/inst2/inst0/i___46_i_8__0/O
                         net (fo=2, routed)           0.170     9.412    inst1/inst0/inst0/inst2/inst0/i___46_i_8__0_n_0
    SLICE_X35Y58         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.149     9.561 r  inst1/inst0/inst0/inst2/inst0/i___46_i_1/O
                         net (fo=2, routed)           0.250     9.811    inst1/inst0/inst0/inst2/inst0/i___46_i_8__0_0
    SLICE_X37Y59         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.194    10.005 r  inst1/inst0/inst0/inst2/inst0/p1_bit_slice_7809_reg[15]_i_27/CO[7]
                         net (fo=1, routed)           0.028    10.033    inst1/inst0/inst0/inst2/inst0/p1_bit_slice_7809_reg[15]_i_27_n_0
    SLICE_X37Y60         CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.104    10.137 r  inst1/inst0/inst0/inst2/inst0/p1_bit_slice_7809_reg[23]_i_22/O[3]
                         net (fo=1, routed)           0.253    10.390    inst1/inst0/inst0/inst2/inst0/p1_addend_x__3_comb0[12]
    SLICE_X36Y60         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.040    10.430 r  inst1/inst0/inst0/inst2/inst0/p1_bit_slice_7809[15]_i_5__0/O
                         net (fo=2, routed)           0.214    10.644    inst1/inst0/inst0/inst2/inst0/p1_bit_slice_7809[15]_i_5__0_n_0
    SLICE_X35Y61         LUT4 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.064    10.708 r  inst1/inst0/inst0/inst2/inst0/p1_bit_slice_7809[15]_i_13__0/O
                         net (fo=1, routed)           0.008    10.716    inst1/inst0/inst0/inst2/inst0/p1_bit_slice_7809[15]_i_13__0_n_0
    SLICE_X35Y61         CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.195    10.911 r  inst1/inst0/inst0/inst2/inst0/p1_bit_slice_7809_reg[15]_i_1__0/CO[7]
                         net (fo=1, routed)           0.028    10.939    inst1/inst0/inst0/inst2/inst0/p1_bit_slice_7809_reg[15]_i_1__0_n_0
    SLICE_X35Y62         CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.152    11.091 f  inst1/inst0/inst0/inst2/inst0/p1_bit_slice_7809_reg[23]_i_1__0/O[5]
                         net (fo=2, routed)           0.156    11.247    inst1/inst0/inst0/inst2/inst0/p1_bit_slice_7809_reg[23]_i_1__0_n_10
    SLICE_X34Y62         LUT4 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.177    11.424 f  inst1/inst0/inst0/inst2/inst0/p1_ne_7815_i_7__0/O
                         net (fo=1, routed)           0.053    11.477    inst1/inst0/inst0/inst2/inst0/p1_ne_7815_i_7__0_n_0
    SLICE_X34Y62         LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.098    11.575 f  inst1/inst0/inst0/inst2/inst0/p1_ne_7815_i_4__0/O
                         net (fo=2, routed)           0.053    11.628    inst1/inst0/inst0/inst2/inst0/p1_ne_7815_i_4__0_n_0
    SLICE_X34Y62         LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.038    11.666 r  inst1/inst0/inst0/inst2/inst0/p1_fraction_is_zero__1_i_1__0/O
                         net (fo=1, routed)           0.082    11.748    inst1/inst0/inst0/inst2/inst0/p1_fraction_is_zero__1_comb
    SLICE_X34Y62         FDRE                                         r  inst1/inst0/inst0/inst2/inst0/p1_fraction_is_zero__1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=3274, unset)         0.026     7.026    inst1/inst0/inst0/inst2/inst0/clk
    SLICE_X34Y62         FDRE                                         r  inst1/inst0/inst0/inst2/inst0/p1_fraction_is_zero__1_reg/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X34Y62         FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.027     7.018    inst1/inst0/inst0/inst2/inst0/p1_fraction_is_zero__1_reg
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                         -11.748    
  -------------------------------------------------------------------
                         slack                                 -4.730    

Slack (VIOLATED) :        -4.708ns  (required time - arrival time)
  Source:                 inst1/inst0/inst0/inst1/inst0/p0_in1_r_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            inst1/inst0/inst0/inst1/inst0/p1_ne_7815_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        11.687ns  (logic 6.233ns (53.333%)  route 5.454ns (46.667%))
  Logic Levels:           40  (CARRY8=8 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT3=2 LUT4=3 LUT5=4 LUT6=15)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 7.024 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3274, unset)         0.037     0.037    inst1/inst0/inst0/inst1/inst0/clk
    SLICE_X4Y64          FDRE                                         r  inst1/inst0/inst0/inst1/inst0/p0_in1_r_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y64          FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.094     0.131 f  inst1/inst0/inst0/inst1/inst0/p0_in1_r_reg[25]/Q
                         net (fo=2, routed)           0.066     0.197    inst1/inst0/inst0/inst1/inst0/p0_in1_r_reg[30]_1[2]
    SLICE_X4Y64          LUT4 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.115     0.312 f  inst1/inst0/inst0/inst1/inst0/i___73_i_3/O
                         net (fo=40, routed)          0.160     0.472    inst1/inst0/inst0/inst1/inst0/p0_in1_r_reg[25]_0
    SLICE_X4Y63          LUT6 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.177     0.649 f  inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__1_i_7/O
                         net (fo=2, routed)           0.373     1.022    inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__1/B[10]
    DSP48E2_X0Y21        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[10]_B2_DATA[10])
                                                      0.195     1.217 r  inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__1/DSP_A_B_DATA_INST/B2_DATA[10]
                         net (fo=1, routed)           0.000     1.217    inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__1/DSP_A_B_DATA.B2_DATA<10>
    DSP48E2_X0Y21        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[10]_B2B1[10])
                                                      0.092     1.309 r  inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__1/DSP_PREADD_DATA_INST/B2B1[10]
                         net (fo=1, routed)           0.000     1.309    inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__1/DSP_PREADD_DATA.B2B1<10>
    DSP48E2_X0Y21        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[10]_U[40])
                                                      0.737     2.046 f  inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__1/DSP_MULTIPLIER_INST/U[40]
                         net (fo=1, routed)           0.000     2.046    inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__1/DSP_MULTIPLIER.U<40>
    DSP48E2_X0Y21        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[40]_U_DATA[40])
                                                      0.059     2.105 r  inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__1/DSP_M_DATA_INST/U_DATA[40]
                         net (fo=1, routed)           0.000     2.105    inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__1/DSP_M_DATA.U_DATA<40>
    DSP48E2_X0Y21        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[40]_ALU_OUT[47])
                                                      0.699     2.804 f  inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__1/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     2.804    inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__1/DSP_ALU.ALU_OUT<47>
    DSP48E2_X0Y21        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     2.963 r  inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__1/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.042     3.005    inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__2/PCIN[47]
    DSP48E2_X0Y22        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[30])
                                                      0.698     3.703 f  inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__2/DSP_ALU_INST/ALU_OUT[30]
                         net (fo=1, routed)           0.000     3.703    inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__2/DSP_ALU.ALU_OUT<30>
    DSP48E2_X0Y22        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[30]_P[30])
                                                      0.141     3.844 r  inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__2/DSP_OUTPUT_INST/P[30]
                         net (fo=66, routed)          0.345     4.189    inst1/inst0/inst0/inst1/inst0_n_1
    SLICE_X4Y59          LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.062     4.251 r  inst1/inst0/inst0/inst1/i___143/O
                         net (fo=3, routed)           0.109     4.360    inst1/inst0/inst0/inst1/inst0/i___119_i_3_0
    SLICE_X4Y60          LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.041     4.401 f  inst1/inst0/inst0/inst1/inst0/i___131_i_14/O
                         net (fo=7, routed)           0.265     4.666    inst1/inst0/inst0/inst1/inst0/i___131_i_14_n_0
    SLICE_X4Y69          LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.062     4.728 r  inst1/inst0/inst0/inst1/inst0/i___14_i_10/O
                         net (fo=49, routed)          0.131     4.859    inst1/inst0/inst0/inst1/inst0/i___14_i_10_n_0
    SLICE_X3Y69          LUT5 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.039     4.898 r  inst1/inst0/inst0/inst1/inst0/i___87_i_19/O
                         net (fo=1, routed)           0.199     5.097    inst1/inst0/inst0/inst1/inst0/i___87_i_19_n_0
    SLICE_X3Y70          CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.238     5.335 f  inst1/inst0/inst0/inst1/inst0/i___87_i_5/CO[7]
                         net (fo=1, routed)           0.028     5.363    inst1/inst0/inst0/inst1/inst0/i___87_i_5_n_0
    SLICE_X3Y71          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     5.386 f  inst1/inst0/inst0/inst1/inst0/i___88_i_4/CO[7]
                         net (fo=1, routed)           0.028     5.414    inst1/inst0/inst0/inst1/inst0/i___88_i_4_n_0
    SLICE_X3Y72          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[6])
                                                      0.116     5.530 f  inst1/inst0/inst0/inst1/inst0/i___131_i_1/CO[6]
                         net (fo=15, routed)          0.233     5.763    inst1/inst0/inst0/inst1/inst0/i___131_i_12_0[0]
    SLICE_X4Y74          LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.062     5.825 r  inst1/inst0/inst0/inst1/inst0/i___119_i_6/O
                         net (fo=6, routed)           0.117     5.942    inst1/inst0/inst0/inst1/inst0/i___119_i_6_n_0
    SLICE_X4Y76          LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.038     5.980 r  inst1/inst0/inst0/inst1/inst0/i___123_i_9/O
                         net (fo=1, routed)           0.195     6.175    inst1/inst0/inst0/inst1/inst0/i___123_i_9_n_0
    SLICE_X5Y76          LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.182     6.357 f  inst1/inst0/inst0/inst1/inst0/i___123_i_2/O
                         net (fo=17, routed)          0.198     6.555    inst1/inst0/inst0/inst1/inst0_n_216
    SLICE_X5Y76          LUT5 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.039     6.594 r  inst1/inst0/inst0/inst1/i___130/O
                         net (fo=27, routed)          0.302     6.896    inst1/inst0/inst0/inst1/inst0/p1_greater_exp_bexp__1_reg[1]_0
    SLICE_X8Y82          LUT3 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.100     6.996 f  inst1/inst0/inst0/inst1/inst0/i___113_i_1/O
                         net (fo=4, routed)           0.107     7.103    inst1/inst0/inst0/inst1/inst0_n_637
    SLICE_X8Y83          LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.039     7.142 r  inst1/inst0/inst0/inst1/i___118__0/O
                         net (fo=1, routed)           0.011     7.153    inst1/inst0/inst0/inst1/inst0/p1_greater_exp_sign__1_reg_1[0]
    SLICE_X8Y83          CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[3])
                                                      0.230     7.383 r  inst1/inst0/inst0/inst1/inst0/i___28_i_2/CO[3]
                         net (fo=77, routed)          0.220     7.603    inst1/inst0/inst0/inst1/inst0/i___118__0[0]
    SLICE_X8Y85          LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.038     7.641 r  inst1/inst0/inst0/inst1/inst0/p1_greater_exp_bexp__1[3]_i_1/O
                         net (fo=4, routed)           0.191     7.832    inst1/inst0/inst0/inst1/inst0/p1_greater_exp_bexp__1_comb[3]
    SLICE_X8Y88          LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.177     8.009 r  inst1/inst0/inst0/inst1/inst0/i___109_i_25/O
                         net (fo=1, routed)           0.102     8.111    inst1/inst0/inst0/inst1/inst0/i___109_i_25_n_0
    SLICE_X8Y89          LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.039     8.150 r  inst1/inst0/inst0/inst1/inst0/i___109_i_14/O
                         net (fo=44, routed)          0.162     8.312    inst1/inst0/inst0/inst1/inst0/i___109_i_14_n_0
    SLICE_X8Y90          LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.064     8.376 f  inst1/inst0/inst0/inst1/inst0/i___13_i_131/O
                         net (fo=3, routed)           0.269     8.645    inst1/inst0/inst0/inst1/inst0/i___13_i_131_n_0
    SLICE_X6Y90          LUT6 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.178     8.823 f  inst1/inst0/inst0/inst1/inst0/i___13_i_87/O
                         net (fo=2, routed)           0.166     8.989    inst1/inst0/inst0/inst1/inst0/i___13_i_87_n_0
    SLICE_X6Y93          LUT5 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.100     9.089 f  inst1/inst0/inst0/inst1/inst0/i___13_i_32/O
                         net (fo=1, routed)           0.098     9.187    inst1/inst0/inst0/inst1/inst0/i___13_i_32_n_0
    SLICE_X5Y92          LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.098     9.285 f  inst1/inst0/inst0/inst1/inst0/i___13_i_10/O
                         net (fo=1, routed)           0.214     9.499    inst1/inst0/inst0/inst1/inst0/i___13_i_10_n_0
    SLICE_X5Y90          LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.113     9.612 r  inst1/inst0/inst0/inst1/inst0/i___13_i_2/O
                         net (fo=2, routed)           0.292     9.904    inst1/inst0/inst0/inst1/inst0/i___13_i_13_0
    SLICE_X4Y86          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.194    10.098 r  inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7809_reg[15]_i_25/CO[7]
                         net (fo=1, routed)           0.028    10.126    inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7809_reg[15]_i_25_n_0
    SLICE_X4Y87          CARRY8 (Prop_CARRY8_SLICEM_CI_O[4])
                                                      0.109    10.235 r  inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7809_reg[23]_i_28/O[4]
                         net (fo=1, routed)           0.322    10.557    inst1/inst0/inst0/inst1/inst0/p1_addend_y__3_comb0[13]
    SLICE_X5Y86          LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.098    10.655 r  inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7809[15]_i_10/O
                         net (fo=1, routed)           0.024    10.679    inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7809[15]_i_10_n_0
    SLICE_X5Y86          CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.202    10.881 r  inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7809_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.028    10.909    inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7809_reg[15]_i_1_n_0
    SLICE_X5Y87          CARRY8 (Prop_CARRY8_SLICEM_CI_O[6])
                                                      0.136    11.045 r  inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7809_reg[23]_i_1/O[6]
                         net (fo=2, routed)           0.201    11.246    inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7809_reg[23]_i_1_n_9
    SLICE_X6Y87          LUT4 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.064    11.310 r  inst1/inst0/inst0/inst1/inst0/p1_ne_7815_i_5/O
                         net (fo=1, routed)           0.102    11.412    inst1/inst0/inst0/inst1/inst0/p1_ne_7815_i_5_n_0
    SLICE_X6Y85          LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.038    11.450 f  inst1/inst0/inst0/inst1/inst0/p1_ne_7815_i_3/O
                         net (fo=2, routed)           0.067    11.517    inst1/inst0/inst0/inst1/inst0/p1_ne_7815_i_3_n_0
    SLICE_X6Y85          LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.148    11.665 r  inst1/inst0/inst0/inst1/inst0/p1_ne_7815_i_1/O
                         net (fo=1, routed)           0.059    11.724    inst1/inst0/inst0/inst1/inst0/p1_ne_7815_comb
    SLICE_X6Y85          FDRE                                         r  inst1/inst0/inst0/inst1/inst0/p1_ne_7815_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=3274, unset)         0.024     7.024    inst1/inst0/inst0/inst1/inst0/clk
    SLICE_X6Y85          FDRE                                         r  inst1/inst0/inst0/inst1/inst0/p1_ne_7815_reg/C
                         clock pessimism              0.000     7.024    
                         clock uncertainty           -0.035     6.989    
    SLICE_X6Y85          FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.027     7.016    inst1/inst0/inst0/inst1/inst0/p1_ne_7815_reg
  -------------------------------------------------------------------
                         required time                          7.016    
                         arrival time                         -11.724    
  -------------------------------------------------------------------
                         slack                                 -4.708    

Slack (VIOLATED) :        -4.697ns  (required time - arrival time)
  Source:                 inst1/inst0/inst0/inst1/inst0/p0_in1_i_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            inst1/inst0/inst0/inst1/inst0/p1_ne_7814_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        11.676ns  (logic 6.113ns (52.355%)  route 5.563ns (47.645%))
  Logic Levels:           40  (CARRY8=9 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT3=1 LUT4=2 LUT5=4 LUT6=16)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 7.024 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3274, unset)         0.037     0.037    inst1/inst0/inst0/inst1/inst0/clk
    SLICE_X14Y60         FDRE                                         r  inst1/inst0/inst0/inst1/inst0/p0_in1_i_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y60         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.095     0.132 f  inst1/inst0/inst0/inst1/inst0/p0_in1_i_reg[30]/Q
                         net (fo=8, routed)           0.125     0.257    inst1/inst0/inst0/inst1/inst0/p0_in1_i_reg[30]_0[7]
    SLICE_X14Y60         LUT4 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.116     0.373 f  inst1/inst0/inst0/inst1/inst0/i___154_i_2/O
                         net (fo=37, routed)          0.240     0.613    inst1/inst0/inst0/inst1/inst0/p0_in1_i_reg[25]_0
    SLICE_X13Y58         LUT6 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.100     0.713 f  inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return_i_14/O
                         net (fo=2, routed)           0.543     1.256    inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__3/B[3]
    DSP48E2_X1Y22        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[3]_B2_DATA[3])
                                                      0.195     1.451 r  inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__3/DSP_A_B_DATA_INST/B2_DATA[3]
                         net (fo=1, routed)           0.000     1.451    inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__3/DSP_A_B_DATA.B2_DATA<3>
    DSP48E2_X1Y22        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[3]_B2B1[3])
                                                      0.092     1.543 r  inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__3/DSP_PREADD_DATA_INST/B2B1[3]
                         net (fo=1, routed)           0.000     1.543    inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__3/DSP_PREADD_DATA.B2B1<3>
    DSP48E2_X1Y22        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[3]_U[35])
                                                      0.737     2.280 f  inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__3/DSP_MULTIPLIER_INST/U[35]
                         net (fo=1, routed)           0.000     2.280    inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__3/DSP_MULTIPLIER.U<35>
    DSP48E2_X1Y22        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[35]_U_DATA[35])
                                                      0.059     2.339 r  inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__3/DSP_M_DATA_INST/U_DATA[35]
                         net (fo=1, routed)           0.000     2.339    inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__3/DSP_M_DATA.U_DATA<35>
    DSP48E2_X1Y22        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[35]_ALU_OUT[47])
                                                      0.699     3.038 f  inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__3/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     3.038    inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__3/DSP_ALU.ALU_OUT<47>
    DSP48E2_X1Y22        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     3.197 r  inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__3/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     3.213    inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__4/PCIN[47]
    DSP48E2_X1Y23        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[30])
                                                      0.698     3.911 f  inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__4/DSP_ALU_INST/ALU_OUT[30]
                         net (fo=1, routed)           0.000     3.911    inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__4/DSP_ALU.ALU_OUT<30>
    DSP48E2_X1Y23        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[30]_P[30])
                                                      0.141     4.052 r  inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__4/DSP_OUTPUT_INST/P[30]
                         net (fo=62, routed)          0.403     4.455    inst1/inst0/inst0/inst1/inst0_n_9
    SLICE_X15Y58         LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.064     4.519 r  inst1/inst0/inst0/inst1/i___154/O
                         net (fo=1, routed)           0.050     4.569    inst1/inst0/inst0/inst1/inst0/i___149_i_8_0
    SLICE_X15Y58         LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.100     4.669 r  inst1/inst0/inst0/inst1/inst0/i___152_i_7/O
                         net (fo=6, routed)           0.172     4.841    inst1/inst0/inst0/inst1/inst0/i___152_i_7_n_0
    SLICE_X17Y58         LUT6 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.064     4.905 r  inst1/inst0/inst0/inst1/inst0/i___152_i_12/O
                         net (fo=47, routed)          0.073     4.978    inst1/inst0/inst0/inst1/inst0/i___152_i_12_n_0
    SLICE_X17Y58         LUT5 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.038     5.016 r  inst1/inst0/inst0/inst1/inst0/i___152_i_44/O
                         net (fo=1, routed)           0.198     5.214    inst1/inst0/inst0/inst1/inst0/i___152_i_44_n_0
    SLICE_X17Y59         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.238     5.452 f  inst1/inst0/inst0/inst1/inst0/i___152_i_26/CO[7]
                         net (fo=1, routed)           0.028     5.480    inst1/inst0/inst0/inst1/inst0/i___152_i_26_n_0
    SLICE_X17Y60         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     5.503 f  inst1/inst0/inst0/inst1/inst0/i___152_i_15/CO[7]
                         net (fo=1, routed)           0.028     5.531    inst1/inst0/inst0/inst1/inst0/i___152_i_15_n_0
    SLICE_X17Y61         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[6])
                                                      0.116     5.647 f  inst1/inst0/inst0/inst1/inst0/i___152_i_4/CO[6]
                         net (fo=8, routed)           0.165     5.812    inst1/inst0/inst0/inst1/inst0/i___152_i_21_0[0]
    SLICE_X15Y61         LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.039     5.851 r  inst1/inst0/inst0/inst1/inst0/i___54_i_3/O
                         net (fo=7, routed)           0.339     6.190    inst1/inst0/inst0/inst1/inst0/i___54_i_3_n_0
    SLICE_X14Y62         LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.100     6.290 r  inst1/inst0/inst0/inst1/inst0/i___54_i_1/O
                         net (fo=8, routed)           0.065     6.355    inst1/inst0/inst0/inst1/inst0/p0_twd_i_reg[23]_4
    SLICE_X14Y62         LUT6 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.115     6.470 r  inst1/inst0/inst0/inst1/inst0/i___149_i_2/O
                         net (fo=1, routed)           0.109     6.579    inst1/inst0/inst0/inst1/inst0_n_652
    SLICE_X14Y63         LUT6 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.116     6.695 f  inst1/inst0/inst0/inst1/i___149/O
                         net (fo=23, routed)          0.304     6.999    inst1/inst0/inst0/inst1/inst0/p1_greater_exp_bexp_reg[3]_1
    SLICE_X10Y63         LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.062     7.061 r  inst1/inst0/inst0/inst1/inst0/i___147_i_2/O
                         net (fo=14, routed)          0.123     7.184    inst1/inst0/inst0/inst1/inst0/i___149_1
    SLICE_X9Y63          LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.100     7.284 r  inst1/inst0/inst0/inst1/inst0/i___53_i_7/O
                         net (fo=1, routed)           0.143     7.427    inst1/inst0/inst0/inst1/inst0/i___53_i_7_n_0
    SLICE_X9Y63          CARRY8 (Prop_CARRY8_SLICEM_DI[2]_CO[3])
                                                      0.169     7.596 r  inst1/inst0/inst0/inst1/inst0/i___53_i_1/CO[3]
                         net (fo=70, routed)          0.288     7.884    inst1/inst0/inst0/inst1/inst0/i___53_i_11_0[0]
    SLICE_X7Y63          LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.115     7.999 r  inst1/inst0/inst0/inst1/inst0/p1_greater_exp_bexp[6]_i_2__0/O
                         net (fo=22, routed)          0.134     8.133    inst1/inst0/inst0/inst1/inst0/p1_greater_exp_bexp_comb[6]
    SLICE_X7Y64          LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.114     8.247 r  inst1/inst0/inst0/inst1/inst0/i___36_i_1/O
                         net (fo=39, routed)          0.157     8.404    inst1/inst0/inst0/inst1/inst0/i___45
    SLICE_X7Y66          LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.039     8.443 f  inst1/inst0/inst0/inst1/inst0/i___32_i_5/O
                         net (fo=5, routed)           0.331     8.774    inst1/inst0/inst0/inst1/inst0/i___32_i_5_n_0
    SLICE_X6Y68          LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.174     8.948 f  inst1/inst0/inst0/inst1/inst0/i__i_34/O
                         net (fo=2, routed)           0.118     9.066    inst1/inst0/inst0/inst1/inst0/i__i_34_n_0
    SLICE_X7Y68          LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.174     9.240 f  inst1/inst0/inst0/inst1/inst0/i__i_15/O
                         net (fo=1, routed)           0.095     9.335    inst1/inst0/inst0/inst1/inst0/i__i_15_n_0
    SLICE_X8Y68          LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.063     9.398 f  inst1/inst0/inst0/inst1/inst0/i__i_2/O
                         net (fo=3, routed)           0.226     9.624    inst1/inst0/inst0/inst1/inst0/i__i_16_0
    SLICE_X8Y71          LUT6 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.064     9.688 r  inst1/inst0/inst0/inst1/inst0/i___9_i_5/O
                         net (fo=1, routed)           0.160     9.848    inst1/inst0/inst0/inst1/inst0/i___9_i_5_n_0
    SLICE_X10Y71         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.191    10.039 r  inst1/inst0/inst0/inst1/inst0/i___9_i_2__0/CO[7]
                         net (fo=1, routed)           0.028    10.067    inst1/inst0/inst0/inst1/inst0/i___9_i_2__0_n_0
    SLICE_X10Y72         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    10.090 r  inst1/inst0/inst0/inst1/inst0/i___9_i_1__0/CO[7]
                         net (fo=1, routed)           0.028    10.118    inst1/inst0/inst0/inst1/inst0/i___9_i_1__0_n_0
    SLICE_X10Y73         CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.129    10.247 r  inst1/inst0/inst0/inst1/inst0/i___3_i_1__0/O[6]
                         net (fo=1, routed)           0.256    10.503    inst1/inst0/inst0/inst1/inst0/p1_addend_x__1_comb0[23]
    SLICE_X11Y75         LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.064    10.567 r  inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7808[23]_i_2/O
                         net (fo=2, routed)           0.178    10.745    inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7808[23]_i_2_n_0
    SLICE_X11Y73         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.064    10.809 r  inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7808[23]_i_7__0/O
                         net (fo=1, routed)           0.011    10.820    inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7808[23]_i_7__0_n_0
    SLICE_X11Y73         CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.148    10.968 r  inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7808_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.028    10.996    inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7808_reg[23]_i_1_n_0
    SLICE_X11Y74         CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.104    11.100 r  inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7808_reg[27]_i_1/O[1]
                         net (fo=2, routed)           0.241    11.341    inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7808_reg[27]_i_1_n_14
    SLICE_X12Y74         LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.148    11.489 r  inst1/inst0/inst0/inst1/inst0/p1_ne_7814_i_4/O
                         net (fo=2, routed)           0.102    11.591    inst1/inst0/inst0/inst1/inst0/p1_ne_7814_i_4_n_0
    SLICE_X12Y74         LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.064    11.655 r  inst1/inst0/inst0/inst1/inst0/p1_ne_7814_i_1/O
                         net (fo=1, routed)           0.058    11.713    inst1/inst0/inst0/inst1/inst0/p1_ne_7814_comb
    SLICE_X12Y74         FDRE                                         r  inst1/inst0/inst0/inst1/inst0/p1_ne_7814_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=3274, unset)         0.024     7.024    inst1/inst0/inst0/inst1/inst0/clk
    SLICE_X12Y74         FDRE                                         r  inst1/inst0/inst0/inst1/inst0/p1_ne_7814_reg/C
                         clock pessimism              0.000     7.024    
                         clock uncertainty           -0.035     6.989    
    SLICE_X12Y74         FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.027     7.016    inst1/inst0/inst0/inst1/inst0/p1_ne_7814_reg
  -------------------------------------------------------------------
                         required time                          7.016    
                         arrival time                         -11.713    
  -------------------------------------------------------------------
                         slack                                 -4.697    

Slack (VIOLATED) :        -4.668ns  (required time - arrival time)
  Source:                 inst1/inst0/inst0/inst1/inst0/p0_in1_i_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            inst1/inst0/inst0/inst1/inst0/p1_fraction_is_zero_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        11.648ns  (logic 6.088ns (52.266%)  route 5.560ns (47.734%))
  Logic Levels:           40  (CARRY8=9 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT3=1 LUT4=2 LUT5=4 LUT6=16)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 7.025 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3274, unset)         0.037     0.037    inst1/inst0/inst0/inst1/inst0/clk
    SLICE_X14Y60         FDRE                                         r  inst1/inst0/inst0/inst1/inst0/p0_in1_i_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y60         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.095     0.132 f  inst1/inst0/inst0/inst1/inst0/p0_in1_i_reg[30]/Q
                         net (fo=8, routed)           0.125     0.257    inst1/inst0/inst0/inst1/inst0/p0_in1_i_reg[30]_0[7]
    SLICE_X14Y60         LUT4 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.116     0.373 f  inst1/inst0/inst0/inst1/inst0/i___154_i_2/O
                         net (fo=37, routed)          0.240     0.613    inst1/inst0/inst0/inst1/inst0/p0_in1_i_reg[25]_0
    SLICE_X13Y58         LUT6 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.100     0.713 f  inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return_i_14/O
                         net (fo=2, routed)           0.543     1.256    inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__3/B[3]
    DSP48E2_X1Y22        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[3]_B2_DATA[3])
                                                      0.195     1.451 r  inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__3/DSP_A_B_DATA_INST/B2_DATA[3]
                         net (fo=1, routed)           0.000     1.451    inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__3/DSP_A_B_DATA.B2_DATA<3>
    DSP48E2_X1Y22        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[3]_B2B1[3])
                                                      0.092     1.543 r  inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__3/DSP_PREADD_DATA_INST/B2B1[3]
                         net (fo=1, routed)           0.000     1.543    inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__3/DSP_PREADD_DATA.B2B1<3>
    DSP48E2_X1Y22        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[3]_U[35])
                                                      0.737     2.280 f  inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__3/DSP_MULTIPLIER_INST/U[35]
                         net (fo=1, routed)           0.000     2.280    inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__3/DSP_MULTIPLIER.U<35>
    DSP48E2_X1Y22        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[35]_U_DATA[35])
                                                      0.059     2.339 r  inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__3/DSP_M_DATA_INST/U_DATA[35]
                         net (fo=1, routed)           0.000     2.339    inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__3/DSP_M_DATA.U_DATA<35>
    DSP48E2_X1Y22        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[35]_ALU_OUT[47])
                                                      0.699     3.038 f  inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__3/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     3.038    inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__3/DSP_ALU.ALU_OUT<47>
    DSP48E2_X1Y22        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     3.197 r  inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__3/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     3.213    inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__4/PCIN[47]
    DSP48E2_X1Y23        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[30])
                                                      0.698     3.911 f  inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__4/DSP_ALU_INST/ALU_OUT[30]
                         net (fo=1, routed)           0.000     3.911    inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__4/DSP_ALU.ALU_OUT<30>
    DSP48E2_X1Y23        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[30]_P[30])
                                                      0.141     4.052 r  inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__4/DSP_OUTPUT_INST/P[30]
                         net (fo=62, routed)          0.403     4.455    inst1/inst0/inst0/inst1/inst0_n_9
    SLICE_X15Y58         LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.064     4.519 r  inst1/inst0/inst0/inst1/i___154/O
                         net (fo=1, routed)           0.050     4.569    inst1/inst0/inst0/inst1/inst0/i___149_i_8_0
    SLICE_X15Y58         LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.100     4.669 r  inst1/inst0/inst0/inst1/inst0/i___152_i_7/O
                         net (fo=6, routed)           0.172     4.841    inst1/inst0/inst0/inst1/inst0/i___152_i_7_n_0
    SLICE_X17Y58         LUT6 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.064     4.905 r  inst1/inst0/inst0/inst1/inst0/i___152_i_12/O
                         net (fo=47, routed)          0.073     4.978    inst1/inst0/inst0/inst1/inst0/i___152_i_12_n_0
    SLICE_X17Y58         LUT5 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.038     5.016 r  inst1/inst0/inst0/inst1/inst0/i___152_i_44/O
                         net (fo=1, routed)           0.198     5.214    inst1/inst0/inst0/inst1/inst0/i___152_i_44_n_0
    SLICE_X17Y59         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.238     5.452 f  inst1/inst0/inst0/inst1/inst0/i___152_i_26/CO[7]
                         net (fo=1, routed)           0.028     5.480    inst1/inst0/inst0/inst1/inst0/i___152_i_26_n_0
    SLICE_X17Y60         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     5.503 f  inst1/inst0/inst0/inst1/inst0/i___152_i_15/CO[7]
                         net (fo=1, routed)           0.028     5.531    inst1/inst0/inst0/inst1/inst0/i___152_i_15_n_0
    SLICE_X17Y61         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[6])
                                                      0.116     5.647 f  inst1/inst0/inst0/inst1/inst0/i___152_i_4/CO[6]
                         net (fo=8, routed)           0.165     5.812    inst1/inst0/inst0/inst1/inst0/i___152_i_21_0[0]
    SLICE_X15Y61         LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.039     5.851 r  inst1/inst0/inst0/inst1/inst0/i___54_i_3/O
                         net (fo=7, routed)           0.339     6.190    inst1/inst0/inst0/inst1/inst0/i___54_i_3_n_0
    SLICE_X14Y62         LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.100     6.290 r  inst1/inst0/inst0/inst1/inst0/i___54_i_1/O
                         net (fo=8, routed)           0.065     6.355    inst1/inst0/inst0/inst1/inst0/p0_twd_i_reg[23]_4
    SLICE_X14Y62         LUT6 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.115     6.470 r  inst1/inst0/inst0/inst1/inst0/i___149_i_2/O
                         net (fo=1, routed)           0.109     6.579    inst1/inst0/inst0/inst1/inst0_n_652
    SLICE_X14Y63         LUT6 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.116     6.695 f  inst1/inst0/inst0/inst1/i___149/O
                         net (fo=23, routed)          0.304     6.999    inst1/inst0/inst0/inst1/inst0/p1_greater_exp_bexp_reg[3]_1
    SLICE_X10Y63         LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.062     7.061 r  inst1/inst0/inst0/inst1/inst0/i___147_i_2/O
                         net (fo=14, routed)          0.123     7.184    inst1/inst0/inst0/inst1/inst0/i___149_1
    SLICE_X9Y63          LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.100     7.284 r  inst1/inst0/inst0/inst1/inst0/i___53_i_7/O
                         net (fo=1, routed)           0.143     7.427    inst1/inst0/inst0/inst1/inst0/i___53_i_7_n_0
    SLICE_X9Y63          CARRY8 (Prop_CARRY8_SLICEM_DI[2]_CO[3])
                                                      0.169     7.596 r  inst1/inst0/inst0/inst1/inst0/i___53_i_1/CO[3]
                         net (fo=70, routed)          0.288     7.884    inst1/inst0/inst0/inst1/inst0/i___53_i_11_0[0]
    SLICE_X7Y63          LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.115     7.999 r  inst1/inst0/inst0/inst1/inst0/p1_greater_exp_bexp[6]_i_2__0/O
                         net (fo=22, routed)          0.134     8.133    inst1/inst0/inst0/inst1/inst0/p1_greater_exp_bexp_comb[6]
    SLICE_X7Y64          LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.114     8.247 r  inst1/inst0/inst0/inst1/inst0/i___36_i_1/O
                         net (fo=39, routed)          0.157     8.404    inst1/inst0/inst0/inst1/inst0/i___45
    SLICE_X7Y66          LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.039     8.443 f  inst1/inst0/inst0/inst1/inst0/i___32_i_5/O
                         net (fo=5, routed)           0.331     8.774    inst1/inst0/inst0/inst1/inst0/i___32_i_5_n_0
    SLICE_X6Y68          LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.174     8.948 f  inst1/inst0/inst0/inst1/inst0/i__i_34/O
                         net (fo=2, routed)           0.118     9.066    inst1/inst0/inst0/inst1/inst0/i__i_34_n_0
    SLICE_X7Y68          LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.174     9.240 f  inst1/inst0/inst0/inst1/inst0/i__i_15/O
                         net (fo=1, routed)           0.095     9.335    inst1/inst0/inst0/inst1/inst0/i__i_15_n_0
    SLICE_X8Y68          LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.063     9.398 f  inst1/inst0/inst0/inst1/inst0/i__i_2/O
                         net (fo=3, routed)           0.226     9.624    inst1/inst0/inst0/inst1/inst0/i__i_16_0
    SLICE_X8Y71          LUT6 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.064     9.688 r  inst1/inst0/inst0/inst1/inst0/i___9_i_5/O
                         net (fo=1, routed)           0.160     9.848    inst1/inst0/inst0/inst1/inst0/i___9_i_5_n_0
    SLICE_X10Y71         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.191    10.039 r  inst1/inst0/inst0/inst1/inst0/i___9_i_2__0/CO[7]
                         net (fo=1, routed)           0.028    10.067    inst1/inst0/inst0/inst1/inst0/i___9_i_2__0_n_0
    SLICE_X10Y72         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    10.090 r  inst1/inst0/inst0/inst1/inst0/i___9_i_1__0/CO[7]
                         net (fo=1, routed)           0.028    10.118    inst1/inst0/inst0/inst1/inst0/i___9_i_1__0_n_0
    SLICE_X10Y73         CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.129    10.247 r  inst1/inst0/inst0/inst1/inst0/i___3_i_1__0/O[6]
                         net (fo=1, routed)           0.256    10.503    inst1/inst0/inst0/inst1/inst0/p1_addend_x__1_comb0[23]
    SLICE_X11Y75         LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.064    10.567 r  inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7808[23]_i_2/O
                         net (fo=2, routed)           0.178    10.745    inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7808[23]_i_2_n_0
    SLICE_X11Y73         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.064    10.809 r  inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7808[23]_i_7__0/O
                         net (fo=1, routed)           0.011    10.820    inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7808[23]_i_7__0_n_0
    SLICE_X11Y73         CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.148    10.968 r  inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7808_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.028    10.996    inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7808_reg[23]_i_1_n_0
    SLICE_X11Y74         CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.104    11.100 f  inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7808_reg[27]_i_1/O[1]
                         net (fo=2, routed)           0.241    11.341    inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7808_reg[27]_i_1_n_14
    SLICE_X12Y74         LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.148    11.489 f  inst1/inst0/inst0/inst1/inst0/p1_ne_7814_i_4/O
                         net (fo=2, routed)           0.103    11.592    inst1/inst0/inst0/inst1/inst0/p1_ne_7814_i_4_n_0
    SLICE_X12Y74         LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.039    11.631 r  inst1/inst0/inst0/inst1/inst0/p1_fraction_is_zero_i_1/O
                         net (fo=1, routed)           0.054    11.685    inst1/inst0/inst0/inst1/inst0/p1_fraction_is_zero_comb
    SLICE_X12Y74         FDRE                                         r  inst1/inst0/inst0/inst1/inst0/p1_fraction_is_zero_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=3274, unset)         0.025     7.025    inst1/inst0/inst0/inst1/inst0/clk
    SLICE_X12Y74         FDRE                                         r  inst1/inst0/inst0/inst1/inst0/p1_fraction_is_zero_reg/C
                         clock pessimism              0.000     7.025    
                         clock uncertainty           -0.035     6.990    
    SLICE_X12Y74         FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.027     7.017    inst1/inst0/inst0/inst1/inst0/p1_fraction_is_zero_reg
  -------------------------------------------------------------------
                         required time                          7.017    
                         arrival time                         -11.685    
  -------------------------------------------------------------------
                         slack                                 -4.668    

Slack (VIOLATED) :        -4.663ns  (required time - arrival time)
  Source:                 inst1/inst0/inst0/inst1/inst0/p0_in1_r_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            inst1/inst0/inst0/inst1/inst0/p1_fraction_is_zero__1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        11.643ns  (logic 6.201ns (53.259%)  route 5.442ns (46.741%))
  Logic Levels:           40  (CARRY8=8 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT3=2 LUT4=3 LUT5=4 LUT6=15)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 7.025 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3274, unset)         0.037     0.037    inst1/inst0/inst0/inst1/inst0/clk
    SLICE_X4Y64          FDRE                                         r  inst1/inst0/inst0/inst1/inst0/p0_in1_r_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y64          FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.094     0.131 f  inst1/inst0/inst0/inst1/inst0/p0_in1_r_reg[25]/Q
                         net (fo=2, routed)           0.066     0.197    inst1/inst0/inst0/inst1/inst0/p0_in1_r_reg[30]_1[2]
    SLICE_X4Y64          LUT4 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.115     0.312 f  inst1/inst0/inst0/inst1/inst0/i___73_i_3/O
                         net (fo=40, routed)          0.160     0.472    inst1/inst0/inst0/inst1/inst0/p0_in1_r_reg[25]_0
    SLICE_X4Y63          LUT6 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.177     0.649 f  inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__1_i_7/O
                         net (fo=2, routed)           0.373     1.022    inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__1/B[10]
    DSP48E2_X0Y21        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[10]_B2_DATA[10])
                                                      0.195     1.217 r  inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__1/DSP_A_B_DATA_INST/B2_DATA[10]
                         net (fo=1, routed)           0.000     1.217    inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__1/DSP_A_B_DATA.B2_DATA<10>
    DSP48E2_X0Y21        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[10]_B2B1[10])
                                                      0.092     1.309 r  inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__1/DSP_PREADD_DATA_INST/B2B1[10]
                         net (fo=1, routed)           0.000     1.309    inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__1/DSP_PREADD_DATA.B2B1<10>
    DSP48E2_X0Y21        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[10]_U[40])
                                                      0.737     2.046 f  inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__1/DSP_MULTIPLIER_INST/U[40]
                         net (fo=1, routed)           0.000     2.046    inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__1/DSP_MULTIPLIER.U<40>
    DSP48E2_X0Y21        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[40]_U_DATA[40])
                                                      0.059     2.105 r  inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__1/DSP_M_DATA_INST/U_DATA[40]
                         net (fo=1, routed)           0.000     2.105    inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__1/DSP_M_DATA.U_DATA<40>
    DSP48E2_X0Y21        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[40]_ALU_OUT[47])
                                                      0.699     2.804 f  inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__1/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     2.804    inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__1/DSP_ALU.ALU_OUT<47>
    DSP48E2_X0Y21        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     2.963 r  inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__1/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.042     3.005    inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__2/PCIN[47]
    DSP48E2_X0Y22        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[30])
                                                      0.698     3.703 f  inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__2/DSP_ALU_INST/ALU_OUT[30]
                         net (fo=1, routed)           0.000     3.703    inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__2/DSP_ALU.ALU_OUT<30>
    DSP48E2_X0Y22        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[30]_P[30])
                                                      0.141     3.844 r  inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__2/DSP_OUTPUT_INST/P[30]
                         net (fo=66, routed)          0.345     4.189    inst1/inst0/inst0/inst1/inst0_n_1
    SLICE_X4Y59          LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.062     4.251 r  inst1/inst0/inst0/inst1/i___143/O
                         net (fo=3, routed)           0.109     4.360    inst1/inst0/inst0/inst1/inst0/i___119_i_3_0
    SLICE_X4Y60          LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.041     4.401 f  inst1/inst0/inst0/inst1/inst0/i___131_i_14/O
                         net (fo=7, routed)           0.265     4.666    inst1/inst0/inst0/inst1/inst0/i___131_i_14_n_0
    SLICE_X4Y69          LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.062     4.728 r  inst1/inst0/inst0/inst1/inst0/i___14_i_10/O
                         net (fo=49, routed)          0.131     4.859    inst1/inst0/inst0/inst1/inst0/i___14_i_10_n_0
    SLICE_X3Y69          LUT5 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.039     4.898 r  inst1/inst0/inst0/inst1/inst0/i___87_i_19/O
                         net (fo=1, routed)           0.199     5.097    inst1/inst0/inst0/inst1/inst0/i___87_i_19_n_0
    SLICE_X3Y70          CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.238     5.335 f  inst1/inst0/inst0/inst1/inst0/i___87_i_5/CO[7]
                         net (fo=1, routed)           0.028     5.363    inst1/inst0/inst0/inst1/inst0/i___87_i_5_n_0
    SLICE_X3Y71          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     5.386 f  inst1/inst0/inst0/inst1/inst0/i___88_i_4/CO[7]
                         net (fo=1, routed)           0.028     5.414    inst1/inst0/inst0/inst1/inst0/i___88_i_4_n_0
    SLICE_X3Y72          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[6])
                                                      0.116     5.530 f  inst1/inst0/inst0/inst1/inst0/i___131_i_1/CO[6]
                         net (fo=15, routed)          0.233     5.763    inst1/inst0/inst0/inst1/inst0/i___131_i_12_0[0]
    SLICE_X4Y74          LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.062     5.825 r  inst1/inst0/inst0/inst1/inst0/i___119_i_6/O
                         net (fo=6, routed)           0.117     5.942    inst1/inst0/inst0/inst1/inst0/i___119_i_6_n_0
    SLICE_X4Y76          LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.038     5.980 r  inst1/inst0/inst0/inst1/inst0/i___123_i_9/O
                         net (fo=1, routed)           0.195     6.175    inst1/inst0/inst0/inst1/inst0/i___123_i_9_n_0
    SLICE_X5Y76          LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.182     6.357 f  inst1/inst0/inst0/inst1/inst0/i___123_i_2/O
                         net (fo=17, routed)          0.198     6.555    inst1/inst0/inst0/inst1/inst0_n_216
    SLICE_X5Y76          LUT5 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.039     6.594 r  inst1/inst0/inst0/inst1/i___130/O
                         net (fo=27, routed)          0.302     6.896    inst1/inst0/inst0/inst1/inst0/p1_greater_exp_bexp__1_reg[1]_0
    SLICE_X8Y82          LUT3 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.100     6.996 f  inst1/inst0/inst0/inst1/inst0/i___113_i_1/O
                         net (fo=4, routed)           0.107     7.103    inst1/inst0/inst0/inst1/inst0_n_637
    SLICE_X8Y83          LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.039     7.142 r  inst1/inst0/inst0/inst1/i___118__0/O
                         net (fo=1, routed)           0.011     7.153    inst1/inst0/inst0/inst1/inst0/p1_greater_exp_sign__1_reg_1[0]
    SLICE_X8Y83          CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[3])
                                                      0.230     7.383 r  inst1/inst0/inst0/inst1/inst0/i___28_i_2/CO[3]
                         net (fo=77, routed)          0.220     7.603    inst1/inst0/inst0/inst1/inst0/i___118__0[0]
    SLICE_X8Y85          LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.038     7.641 r  inst1/inst0/inst0/inst1/inst0/p1_greater_exp_bexp__1[3]_i_1/O
                         net (fo=4, routed)           0.191     7.832    inst1/inst0/inst0/inst1/inst0/p1_greater_exp_bexp__1_comb[3]
    SLICE_X8Y88          LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.177     8.009 r  inst1/inst0/inst0/inst1/inst0/i___109_i_25/O
                         net (fo=1, routed)           0.102     8.111    inst1/inst0/inst0/inst1/inst0/i___109_i_25_n_0
    SLICE_X8Y89          LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.039     8.150 r  inst1/inst0/inst0/inst1/inst0/i___109_i_14/O
                         net (fo=44, routed)          0.162     8.312    inst1/inst0/inst0/inst1/inst0/i___109_i_14_n_0
    SLICE_X8Y90          LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.064     8.376 f  inst1/inst0/inst0/inst1/inst0/i___13_i_131/O
                         net (fo=3, routed)           0.269     8.645    inst1/inst0/inst0/inst1/inst0/i___13_i_131_n_0
    SLICE_X6Y90          LUT6 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.178     8.823 f  inst1/inst0/inst0/inst1/inst0/i___13_i_87/O
                         net (fo=2, routed)           0.166     8.989    inst1/inst0/inst0/inst1/inst0/i___13_i_87_n_0
    SLICE_X6Y93          LUT5 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.100     9.089 f  inst1/inst0/inst0/inst1/inst0/i___13_i_32/O
                         net (fo=1, routed)           0.098     9.187    inst1/inst0/inst0/inst1/inst0/i___13_i_32_n_0
    SLICE_X5Y92          LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.098     9.285 f  inst1/inst0/inst0/inst1/inst0/i___13_i_10/O
                         net (fo=1, routed)           0.214     9.499    inst1/inst0/inst0/inst1/inst0/i___13_i_10_n_0
    SLICE_X5Y90          LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.113     9.612 r  inst1/inst0/inst0/inst1/inst0/i___13_i_2/O
                         net (fo=2, routed)           0.292     9.904    inst1/inst0/inst0/inst1/inst0/i___13_i_13_0
    SLICE_X4Y86          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.194    10.098 r  inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7809_reg[15]_i_25/CO[7]
                         net (fo=1, routed)           0.028    10.126    inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7809_reg[15]_i_25_n_0
    SLICE_X4Y87          CARRY8 (Prop_CARRY8_SLICEM_CI_O[4])
                                                      0.109    10.235 r  inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7809_reg[23]_i_28/O[4]
                         net (fo=1, routed)           0.322    10.557    inst1/inst0/inst0/inst1/inst0/p1_addend_y__3_comb0[13]
    SLICE_X5Y86          LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.098    10.655 r  inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7809[15]_i_10/O
                         net (fo=1, routed)           0.024    10.679    inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7809[15]_i_10_n_0
    SLICE_X5Y86          CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.202    10.881 r  inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7809_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.028    10.909    inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7809_reg[15]_i_1_n_0
    SLICE_X5Y87          CARRY8 (Prop_CARRY8_SLICEM_CI_O[6])
                                                      0.136    11.045 f  inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7809_reg[23]_i_1/O[6]
                         net (fo=2, routed)           0.201    11.246    inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7809_reg[23]_i_1_n_9
    SLICE_X6Y87          LUT4 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.064    11.310 f  inst1/inst0/inst0/inst1/inst0/p1_ne_7815_i_5/O
                         net (fo=1, routed)           0.102    11.412    inst1/inst0/inst0/inst1/inst0/p1_ne_7815_i_5_n_0
    SLICE_X6Y85          LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.038    11.450 r  inst1/inst0/inst0/inst1/inst0/p1_ne_7815_i_3/O
                         net (fo=2, routed)           0.060    11.510    inst1/inst0/inst0/inst1/inst0/p1_ne_7815_i_3_n_0
    SLICE_X6Y85          LUT6 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.116    11.626 r  inst1/inst0/inst0/inst1/inst0/p1_fraction_is_zero__1_i_1/O
                         net (fo=1, routed)           0.054    11.680    inst1/inst0/inst0/inst1/inst0/p1_fraction_is_zero__1_comb
    SLICE_X6Y85          FDRE                                         r  inst1/inst0/inst0/inst1/inst0/p1_fraction_is_zero__1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=3274, unset)         0.025     7.025    inst1/inst0/inst0/inst1/inst0/clk
    SLICE_X6Y85          FDRE                                         r  inst1/inst0/inst0/inst1/inst0/p1_fraction_is_zero__1_reg/C
                         clock pessimism              0.000     7.025    
                         clock uncertainty           -0.035     6.990    
    SLICE_X6Y85          FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.027     7.017    inst1/inst0/inst0/inst1/inst0/p1_fraction_is_zero__1_reg
  -------------------------------------------------------------------
                         required time                          7.017    
                         arrival time                         -11.680    
  -------------------------------------------------------------------
                         slack                                 -4.663    

Slack (VIOLATED) :        -4.569ns  (required time - arrival time)
  Source:                 inst1/inst0/inst0/inst1/inst0/p0_in1_i_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7810_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        11.550ns  (logic 6.108ns (52.883%)  route 5.442ns (47.117%))
  Logic Levels:           38  (CARRY8=8 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT1=1 LUT3=1 LUT4=2 LUT5=4 LUT6=14)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3274, unset)         0.037     0.037    inst1/inst0/inst0/inst1/inst0/clk
    SLICE_X14Y60         FDRE                                         r  inst1/inst0/inst0/inst1/inst0/p0_in1_i_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y60         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.095     0.132 f  inst1/inst0/inst0/inst1/inst0/p0_in1_i_reg[30]/Q
                         net (fo=8, routed)           0.125     0.257    inst1/inst0/inst0/inst1/inst0/p0_in1_i_reg[30]_0[7]
    SLICE_X14Y60         LUT4 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.116     0.373 f  inst1/inst0/inst0/inst1/inst0/i___154_i_2/O
                         net (fo=37, routed)          0.240     0.613    inst1/inst0/inst0/inst1/inst0/p0_in1_i_reg[25]_0
    SLICE_X13Y58         LUT6 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.100     0.713 f  inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return_i_14/O
                         net (fo=2, routed)           0.543     1.256    inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__3/B[3]
    DSP48E2_X1Y22        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[3]_B2_DATA[3])
                                                      0.195     1.451 r  inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__3/DSP_A_B_DATA_INST/B2_DATA[3]
                         net (fo=1, routed)           0.000     1.451    inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__3/DSP_A_B_DATA.B2_DATA<3>
    DSP48E2_X1Y22        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[3]_B2B1[3])
                                                      0.092     1.543 r  inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__3/DSP_PREADD_DATA_INST/B2B1[3]
                         net (fo=1, routed)           0.000     1.543    inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__3/DSP_PREADD_DATA.B2B1<3>
    DSP48E2_X1Y22        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[3]_U[35])
                                                      0.737     2.280 f  inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__3/DSP_MULTIPLIER_INST/U[35]
                         net (fo=1, routed)           0.000     2.280    inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__3/DSP_MULTIPLIER.U<35>
    DSP48E2_X1Y22        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[35]_U_DATA[35])
                                                      0.059     2.339 r  inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__3/DSP_M_DATA_INST/U_DATA[35]
                         net (fo=1, routed)           0.000     2.339    inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__3/DSP_M_DATA.U_DATA<35>
    DSP48E2_X1Y22        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[35]_ALU_OUT[47])
                                                      0.699     3.038 f  inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__3/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     3.038    inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__3/DSP_ALU.ALU_OUT<47>
    DSP48E2_X1Y22        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     3.197 r  inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__3/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     3.213    inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__4/PCIN[47]
    DSP48E2_X1Y23        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[30])
                                                      0.698     3.911 f  inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__4/DSP_ALU_INST/ALU_OUT[30]
                         net (fo=1, routed)           0.000     3.911    inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__4/DSP_ALU.ALU_OUT<30>
    DSP48E2_X1Y23        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[30]_P[30])
                                                      0.141     4.052 r  inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__4/DSP_OUTPUT_INST/P[30]
                         net (fo=62, routed)          0.403     4.455    inst1/inst0/inst0/inst1/inst0_n_9
    SLICE_X15Y58         LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.064     4.519 r  inst1/inst0/inst0/inst1/i___154/O
                         net (fo=1, routed)           0.050     4.569    inst1/inst0/inst0/inst1/inst0/i___149_i_8_0
    SLICE_X15Y58         LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.100     4.669 r  inst1/inst0/inst0/inst1/inst0/i___152_i_7/O
                         net (fo=6, routed)           0.172     4.841    inst1/inst0/inst0/inst1/inst0/i___152_i_7_n_0
    SLICE_X17Y58         LUT6 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.064     4.905 r  inst1/inst0/inst0/inst1/inst0/i___152_i_12/O
                         net (fo=47, routed)          0.073     4.978    inst1/inst0/inst0/inst1/inst0/i___152_i_12_n_0
    SLICE_X17Y58         LUT5 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.038     5.016 r  inst1/inst0/inst0/inst1/inst0/i___152_i_44/O
                         net (fo=1, routed)           0.198     5.214    inst1/inst0/inst0/inst1/inst0/i___152_i_44_n_0
    SLICE_X17Y59         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.238     5.452 f  inst1/inst0/inst0/inst1/inst0/i___152_i_26/CO[7]
                         net (fo=1, routed)           0.028     5.480    inst1/inst0/inst0/inst1/inst0/i___152_i_26_n_0
    SLICE_X17Y60         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     5.503 f  inst1/inst0/inst0/inst1/inst0/i___152_i_15/CO[7]
                         net (fo=1, routed)           0.028     5.531    inst1/inst0/inst0/inst1/inst0/i___152_i_15_n_0
    SLICE_X17Y61         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[6])
                                                      0.116     5.647 f  inst1/inst0/inst0/inst1/inst0/i___152_i_4/CO[6]
                         net (fo=8, routed)           0.165     5.812    inst1/inst0/inst0/inst1/inst0/i___152_i_21_0[0]
    SLICE_X15Y61         LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.039     5.851 r  inst1/inst0/inst0/inst1/inst0/i___54_i_3/O
                         net (fo=7, routed)           0.339     6.190    inst1/inst0/inst0/inst1/inst0/i___54_i_3_n_0
    SLICE_X14Y62         LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.100     6.290 r  inst1/inst0/inst0/inst1/inst0/i___54_i_1/O
                         net (fo=8, routed)           0.065     6.355    inst1/inst0/inst0/inst1/inst0/p0_twd_i_reg[23]_4
    SLICE_X14Y62         LUT6 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.115     6.470 r  inst1/inst0/inst0/inst1/inst0/i___149_i_2/O
                         net (fo=1, routed)           0.109     6.579    inst1/inst0/inst0/inst1/inst0_n_652
    SLICE_X14Y63         LUT6 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.116     6.695 f  inst1/inst0/inst0/inst1/i___149/O
                         net (fo=23, routed)          0.304     6.999    inst1/inst0/inst0/inst1/inst0/p1_greater_exp_bexp_reg[3]_1
    SLICE_X10Y63         LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.062     7.061 r  inst1/inst0/inst0/inst1/inst0/i___147_i_2/O
                         net (fo=14, routed)          0.123     7.184    inst1/inst0/inst0/inst1/inst0/i___149_1
    SLICE_X9Y63          LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.100     7.284 r  inst1/inst0/inst0/inst1/inst0/i___53_i_7/O
                         net (fo=1, routed)           0.143     7.427    inst1/inst0/inst0/inst1/inst0/i___53_i_7_n_0
    SLICE_X9Y63          CARRY8 (Prop_CARRY8_SLICEM_DI[2]_CO[3])
                                                      0.169     7.596 r  inst1/inst0/inst0/inst1/inst0/i___53_i_1/CO[3]
                         net (fo=70, routed)          0.288     7.884    inst1/inst0/inst0/inst1/inst0/i___53_i_11_0[0]
    SLICE_X7Y63          LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.115     7.999 r  inst1/inst0/inst0/inst1/inst0/p1_greater_exp_bexp[6]_i_2__0/O
                         net (fo=22, routed)          0.134     8.133    inst1/inst0/inst0/inst1/inst0/p1_greater_exp_bexp_comb[6]
    SLICE_X7Y64          LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.114     8.247 r  inst1/inst0/inst0/inst1/inst0/i___36_i_1/O
                         net (fo=39, routed)          0.157     8.404    inst1/inst0/inst0/inst1/inst0/i___45
    SLICE_X7Y66          LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.039     8.443 f  inst1/inst0/inst0/inst1/inst0/i___32_i_5/O
                         net (fo=5, routed)           0.331     8.774    inst1/inst0/inst0/inst1/inst0/i___32_i_5_n_0
    SLICE_X6Y68          LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.174     8.948 f  inst1/inst0/inst0/inst1/inst0/i__i_34/O
                         net (fo=2, routed)           0.118     9.066    inst1/inst0/inst0/inst1/inst0/i__i_34_n_0
    SLICE_X7Y68          LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.174     9.240 f  inst1/inst0/inst0/inst1/inst0/i__i_15/O
                         net (fo=1, routed)           0.095     9.335    inst1/inst0/inst0/inst1/inst0/i__i_15_n_0
    SLICE_X8Y68          LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.063     9.398 f  inst1/inst0/inst0/inst1/inst0/i__i_2/O
                         net (fo=3, routed)           0.226     9.624    inst1/inst0/inst0/inst1/inst0/i__i_16_0
    SLICE_X8Y71          LUT6 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.064     9.688 r  inst1/inst0/inst0/inst1/inst0/i___9_i_5/O
                         net (fo=1, routed)           0.160     9.848    inst1/inst0/inst0/inst1/inst0/i___9_i_5_n_0
    SLICE_X10Y71         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.191    10.039 r  inst1/inst0/inst0/inst1/inst0/i___9_i_2__0/CO[7]
                         net (fo=1, routed)           0.028    10.067    inst1/inst0/inst0/inst1/inst0/i___9_i_2__0_n_0
    SLICE_X10Y72         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    10.090 r  inst1/inst0/inst0/inst1/inst0/i___9_i_1__0/CO[7]
                         net (fo=1, routed)           0.028    10.118    inst1/inst0/inst0/inst1/inst0/i___9_i_1__0_n_0
    SLICE_X10Y73         CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.146    10.264 r  inst1/inst0/inst0/inst1/inst0/i___3_i_1__0/O[7]
                         net (fo=1, routed)           0.246    10.510    inst1/inst0/inst0/inst1/inst0/p1_addend_x__1_comb0[24]
    SLICE_X11Y75         LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.039    10.549 r  inst1/inst0/inst0/inst1/inst0/i___49_i_3/O
                         net (fo=2, routed)           0.125    10.674    inst1/inst0/inst0/inst1/inst0_n_545
    SLICE_X11Y74         LUT6 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.178    10.852 r  inst1/inst0/inst0/inst1/i___49/O
                         net (fo=1, routed)           0.011    10.863    inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7808_reg[27]_9[0]
    SLICE_X11Y74         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[4])
                                                      0.266    11.129 f  inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7808_reg[27]_i_1/CO[4]
                         net (fo=2, routed)           0.337    11.466    inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7808_reg[27]_i_1_n_3
    SLICE_X14Y73         LUT1 (Prop_E5LUT_SLICEM_I0_O)
                                                      0.087    11.553 r  inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7810_i_1/O
                         net (fo=1, routed)           0.034    11.587    inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7810_comb
    SLICE_X14Y73         FDRE                                         r  inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7810_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=3274, unset)         0.026     7.026    inst1/inst0/inst0/inst1/inst0/clk
    SLICE_X14Y73         FDRE                                         r  inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7810_reg/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X14Y73         FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.027     7.018    inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7810_reg
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                         -11.587    
  -------------------------------------------------------------------
                         slack                                 -4.569    

Slack (VIOLATED) :        -4.568ns  (required time - arrival time)
  Source:                 inst1/inst0/inst0/inst2/inst0/p0_in1_i_reg[28]_replica_3/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            inst1/inst0/inst0/inst2/inst0/p1_fraction_is_zero_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        11.551ns  (logic 6.105ns (52.853%)  route 5.446ns (47.147%))
  Logic Levels:           36  (CARRY8=7 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT3=1 LUT4=2 LUT5=4 LUT6=14)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3274, unset)         0.035     0.035    inst1/inst0/inst0/inst2/inst0/clk
    SLICE_X36Y38         FDRE                                         r  inst1/inst0/inst0/inst2/inst0/p0_in1_i_reg[28]_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y38         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     0.131 f  inst1/inst0/inst0/inst2/inst0/p0_in1_i_reg[28]_replica_3/Q
                         net (fo=4, routed)           0.108     0.239    inst1/inst0/inst0/inst2/inst0/p0_in1_i_reg[30]_4[5]_repN_3
    SLICE_X36Y39         LUT4 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.113     0.352 f  inst1/inst0/inst0/inst2/inst0/i___111_i_2/O
                         net (fo=33, routed)          0.481     0.833    inst1/inst0/inst0/inst2/inst0/p0_in1_i_reg[28]_1
    SLICE_X38Y38         LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.177     1.010 f  inst1/inst0/inst0/inst2/inst0/umul48b_24b_x_24b_return_i_4__0/O
                         net (fo=2, routed)           0.232     1.242    inst1/inst0/inst0/inst2/inst0/umul48b_24b_x_24b_return__3/B[13]
    DSP48E2_X3Y16        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[13]_B2_DATA[13])
                                                      0.195     1.437 r  inst1/inst0/inst0/inst2/inst0/umul48b_24b_x_24b_return__3/DSP_A_B_DATA_INST/B2_DATA[13]
                         net (fo=1, routed)           0.000     1.437    inst1/inst0/inst0/inst2/inst0/umul48b_24b_x_24b_return__3/DSP_A_B_DATA.B2_DATA<13>
    DSP48E2_X3Y16        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[13]_B2B1[13])
                                                      0.092     1.529 r  inst1/inst0/inst0/inst2/inst0/umul48b_24b_x_24b_return__3/DSP_PREADD_DATA_INST/B2B1[13]
                         net (fo=1, routed)           0.000     1.529    inst1/inst0/inst0/inst2/inst0/umul48b_24b_x_24b_return__3/DSP_PREADD_DATA.B2B1<13>
    DSP48E2_X3Y16        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[13]_U[42])
                                                      0.737     2.266 f  inst1/inst0/inst0/inst2/inst0/umul48b_24b_x_24b_return__3/DSP_MULTIPLIER_INST/U[42]
                         net (fo=1, routed)           0.000     2.266    inst1/inst0/inst0/inst2/inst0/umul48b_24b_x_24b_return__3/DSP_MULTIPLIER.U<42>
    DSP48E2_X3Y16        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[42]_U_DATA[42])
                                                      0.059     2.325 r  inst1/inst0/inst0/inst2/inst0/umul48b_24b_x_24b_return__3/DSP_M_DATA_INST/U_DATA[42]
                         net (fo=1, routed)           0.000     2.325    inst1/inst0/inst0/inst2/inst0/umul48b_24b_x_24b_return__3/DSP_M_DATA.U_DATA<42>
    DSP48E2_X3Y16        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[42]_ALU_OUT[47])
                                                      0.699     3.024 f  inst1/inst0/inst0/inst2/inst0/umul48b_24b_x_24b_return__3/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     3.024    inst1/inst0/inst0/inst2/inst0/umul48b_24b_x_24b_return__3/DSP_ALU.ALU_OUT<47>
    DSP48E2_X3Y16        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     3.183 r  inst1/inst0/inst0/inst2/inst0/umul48b_24b_x_24b_return__3/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     3.199    inst1/inst0/inst0/inst2/inst0/umul48b_24b_x_24b_return__4/PCIN[47]
    DSP48E2_X3Y17        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[30])
                                                      0.698     3.897 f  inst1/inst0/inst0/inst2/inst0/umul48b_24b_x_24b_return__4/DSP_ALU_INST/ALU_OUT[30]
                         net (fo=1, routed)           0.000     3.897    inst1/inst0/inst0/inst2/inst0/umul48b_24b_x_24b_return__4/DSP_ALU.ALU_OUT<30>
    DSP48E2_X3Y17        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[30]_P[30])
                                                      0.141     4.038 r  inst1/inst0/inst0/inst2/inst0/umul48b_24b_x_24b_return__4/DSP_OUTPUT_INST/P[30]
                         net (fo=63, routed)          0.346     4.384    inst1/inst0/inst0/inst2/inst0/DSP_ALU_INST[0]
    SLICE_X40Y46         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.117     4.501 r  inst1/inst0/inst0/inst2/inst0/i___107_i_3__0/O
                         net (fo=14, routed)          0.076     4.577    inst1/inst0/inst0/inst2/inst0/i___107_i_3__0_n_0
    SLICE_X40Y46         LUT5 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.101     4.678 r  inst1/inst0/inst0/inst2/inst0/i___24_i_8/O
                         net (fo=1, routed)           0.152     4.830    inst1/inst0/inst0/inst2/inst0/i___24_i_8_n_0
    SLICE_X41Y46         LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.062     4.892 r  inst1/inst0/inst0/inst2/inst0/i___24_i_3/O
                         net (fo=47, routed)          0.148     5.040    inst1/inst0/inst0/inst2/inst0/i___24_i_3_n_0
    SLICE_X42Y47         LUT5 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.114     5.154 r  inst1/inst0/inst0/inst2/inst0/i___23_i_23/O
                         net (fo=1, routed)           0.200     5.354    inst1/inst0/inst0/inst2/inst0/i___23_i_23_n_0
    SLICE_X41Y47         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.238     5.592 f  inst1/inst0/inst0/inst2/inst0/i___23_i_11/CO[7]
                         net (fo=1, routed)           0.028     5.620    inst1/inst0/inst0/inst2/inst0/i___23_i_11_n_0
    SLICE_X41Y48         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     5.643 f  inst1/inst0/inst0/inst2/inst0/i___109_i_6__0/CO[7]
                         net (fo=1, routed)           0.028     5.671    inst1/inst0/inst0/inst2/inst0/i___109_i_6__0_n_0
    SLICE_X41Y49         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[6])
                                                      0.116     5.787 f  inst1/inst0/inst0/inst2/inst0/i___109_i_2__0/CO[6]
                         net (fo=20, routed)          0.225     6.012    inst1/inst0/inst0/inst2/inst0/i___109_i_12_0[0]
    SLICE_X41Y49         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.040     6.052 r  inst1/inst0/inst0/inst2/inst0/i___21_i_9/O
                         net (fo=13, routed)          0.185     6.237    inst1/inst0/inst0/inst2/inst0/i___21_i_9_n_0
    SLICE_X41Y51         LUT6 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.064     6.301 r  inst1/inst0/inst0/inst2/inst0/i___37_i_12/O
                         net (fo=1, routed)           0.097     6.398    inst1/inst0/inst0/inst2/inst0/i___37_i_12_n_0
    SLICE_X40Y50         LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.062     6.460 f  inst1/inst0/inst0/inst2/inst0/i___37_i_3/O
                         net (fo=15, routed)          0.193     6.653    inst1/inst0/inst0/inst2/inst0/i___37_i_4_0
    SLICE_X42Y50         LUT3 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.063     6.716 r  inst1/inst0/inst0/inst2/inst0/i___107_i_2__0/O
                         net (fo=18, routed)          0.119     6.835    inst1/inst0/inst0/inst2/inst0/p0_in1_i_reg[24]_5
    SLICE_X42Y50         LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.062     6.897 r  inst1/inst0/inst0/inst2/inst0/i___108_i_4__2/O
                         net (fo=11, routed)          0.181     7.078    inst1/inst0/inst0/inst2/inst0_n_346
    SLICE_X43Y50         LUT4 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.038     7.116 r  inst1/inst0/inst0/inst2/i___35/O
                         net (fo=5, routed)           0.132     7.248    inst1/inst0/inst0/inst2/inst0/i___21_i_1_3
    SLICE_X43Y52         LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.147     7.395 r  inst1/inst0/inst0/inst2/inst0/i___21_i_5__2/O
                         net (fo=1, routed)           0.147     7.542    inst1/inst0/inst0/inst2/inst0/i___21_i_5__2_n_0
    SLICE_X43Y53         CARRY8 (Prop_CARRY8_SLICEM_DI[2]_CO[3])
                                                      0.169     7.711 r  inst1/inst0/inst0/inst2/inst0/i___21_i_1/CO[3]
                         net (fo=145, routed)         0.308     8.019    inst1/inst0/inst0/inst2/inst0/i___21_i_8__1_0[0]
    SLICE_X43Y55         LUT5 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.115     8.134 r  inst1/inst0/inst0/inst2/inst0/i___6_i_8/O
                         net (fo=15, routed)          0.348     8.482    inst1/inst0/inst0/inst2/inst0/i___6_i_8_n_0
    SLICE_X41Y58         LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.174     8.656 f  inst1/inst0/inst0/inst2/inst0/i___19_i_3/O
                         net (fo=1, routed)           0.103     8.759    inst1/inst0/inst0/inst2/inst0/i___19_i_3_n_0
    SLICE_X41Y59         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.114     8.873 f  inst1/inst0/inst0/inst2/inst0/i___19_i_1/O
                         net (fo=7, routed)           0.136     9.009    inst1/inst0/inst0/inst2/inst0/i___19_i_3_0
    SLICE_X41Y61         LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.148     9.157 r  inst1/inst0/inst0/inst2/inst0/i___6_i_14/O
                         net (fo=1, routed)           0.261     9.418    inst1/inst0/inst0/inst2/inst0/i___6_i_14_n_0
    SLICE_X42Y62         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.241     9.659 r  inst1/inst0/inst0/inst2/inst0/i___6_i_3__0/CO[7]
                         net (fo=1, routed)           0.028     9.687    inst1/inst0/inst0/inst2/inst0/i___6_i_3__0_n_0
    SLICE_X42Y63         CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.097     9.784 r  inst1/inst0/inst0/inst2/inst0/i___6_i_1__0/O[1]
                         net (fo=2, routed)           0.264    10.048    inst1/inst0/inst0/inst2/inst0/p1_addend_x__1_comb0[10]
    SLICE_X44Y64         LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.063    10.111 r  inst1/inst0/inst0/inst2/inst0/p1_bit_slice_7808[15]_i_7__0/O
                         net (fo=1, routed)           0.376    10.487    inst1/inst0/inst0/inst2/inst0/p1_bit_slice_7808[15]_i_7__0_n_0
    SLICE_X43Y63         CARRY8 (Prop_CARRY8_SLICEM_DI[2]_O[7])
                                                      0.243    10.730 f  inst1/inst0/inst0/inst2/inst0/p1_bit_slice_7808_reg[15]_i_1__0/O[7]
                         net (fo=2, routed)           0.336    11.066    inst1/inst0/inst0/inst2/inst0/p1_bit_slice_7808_reg[15]_i_1__0_n_8
    SLICE_X43Y66         LUT6 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.116    11.182 f  inst1/inst0/inst0/inst2/inst0/p1_ne_7814_i_6__0/O
                         net (fo=1, routed)           0.050    11.232    inst1/inst0/inst0/inst2/inst0/p1_ne_7814_i_6__0_n_0
    SLICE_X43Y66         LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.038    11.270 f  inst1/inst0/inst0/inst2/inst0/p1_ne_7814_i_4__0/O
                         net (fo=2, routed)           0.065    11.335    inst1/inst0/inst0/inst2/inst0/p1_ne_7814_i_4__0_n_0
    SLICE_X43Y66         LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.174    11.509 r  inst1/inst0/inst0/inst2/inst0/p1_fraction_is_zero_i_1__0/O
                         net (fo=1, routed)           0.077    11.586    inst1/inst0/inst0/inst2/inst0/p1_fraction_is_zero_comb
    SLICE_X43Y66         FDRE                                         r  inst1/inst0/inst0/inst2/inst0/p1_fraction_is_zero_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=3274, unset)         0.026     7.026    inst1/inst0/inst0/inst2/inst0/clk
    SLICE_X43Y66         FDRE                                         r  inst1/inst0/inst0/inst2/inst0/p1_fraction_is_zero_reg/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X43Y66         FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.027     7.018    inst1/inst0/inst0/inst2/inst0/p1_fraction_is_zero_reg
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                         -11.586    
  -------------------------------------------------------------------
                         slack                                 -4.568    

Slack (VIOLATED) :        -4.487ns  (required time - arrival time)
  Source:                 inst1/inst0/inst0/inst2/inst0/p0_in1_i_reg[28]_replica_3/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            inst1/inst0/inst0/inst2/inst0/p1_ne_7814_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        11.470ns  (logic 5.994ns (52.258%)  route 5.476ns (47.742%))
  Logic Levels:           36  (CARRY8=7 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT3=1 LUT4=2 LUT5=4 LUT6=14)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3274, unset)         0.035     0.035    inst1/inst0/inst0/inst2/inst0/clk
    SLICE_X36Y38         FDRE                                         r  inst1/inst0/inst0/inst2/inst0/p0_in1_i_reg[28]_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y38         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     0.131 f  inst1/inst0/inst0/inst2/inst0/p0_in1_i_reg[28]_replica_3/Q
                         net (fo=4, routed)           0.108     0.239    inst1/inst0/inst0/inst2/inst0/p0_in1_i_reg[30]_4[5]_repN_3
    SLICE_X36Y39         LUT4 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.113     0.352 f  inst1/inst0/inst0/inst2/inst0/i___111_i_2/O
                         net (fo=33, routed)          0.481     0.833    inst1/inst0/inst0/inst2/inst0/p0_in1_i_reg[28]_1
    SLICE_X38Y38         LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.177     1.010 f  inst1/inst0/inst0/inst2/inst0/umul48b_24b_x_24b_return_i_4__0/O
                         net (fo=2, routed)           0.232     1.242    inst1/inst0/inst0/inst2/inst0/umul48b_24b_x_24b_return__3/B[13]
    DSP48E2_X3Y16        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[13]_B2_DATA[13])
                                                      0.195     1.437 r  inst1/inst0/inst0/inst2/inst0/umul48b_24b_x_24b_return__3/DSP_A_B_DATA_INST/B2_DATA[13]
                         net (fo=1, routed)           0.000     1.437    inst1/inst0/inst0/inst2/inst0/umul48b_24b_x_24b_return__3/DSP_A_B_DATA.B2_DATA<13>
    DSP48E2_X3Y16        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[13]_B2B1[13])
                                                      0.092     1.529 r  inst1/inst0/inst0/inst2/inst0/umul48b_24b_x_24b_return__3/DSP_PREADD_DATA_INST/B2B1[13]
                         net (fo=1, routed)           0.000     1.529    inst1/inst0/inst0/inst2/inst0/umul48b_24b_x_24b_return__3/DSP_PREADD_DATA.B2B1<13>
    DSP48E2_X3Y16        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[13]_U[42])
                                                      0.737     2.266 f  inst1/inst0/inst0/inst2/inst0/umul48b_24b_x_24b_return__3/DSP_MULTIPLIER_INST/U[42]
                         net (fo=1, routed)           0.000     2.266    inst1/inst0/inst0/inst2/inst0/umul48b_24b_x_24b_return__3/DSP_MULTIPLIER.U<42>
    DSP48E2_X3Y16        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[42]_U_DATA[42])
                                                      0.059     2.325 r  inst1/inst0/inst0/inst2/inst0/umul48b_24b_x_24b_return__3/DSP_M_DATA_INST/U_DATA[42]
                         net (fo=1, routed)           0.000     2.325    inst1/inst0/inst0/inst2/inst0/umul48b_24b_x_24b_return__3/DSP_M_DATA.U_DATA<42>
    DSP48E2_X3Y16        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[42]_ALU_OUT[47])
                                                      0.699     3.024 f  inst1/inst0/inst0/inst2/inst0/umul48b_24b_x_24b_return__3/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     3.024    inst1/inst0/inst0/inst2/inst0/umul48b_24b_x_24b_return__3/DSP_ALU.ALU_OUT<47>
    DSP48E2_X3Y16        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     3.183 r  inst1/inst0/inst0/inst2/inst0/umul48b_24b_x_24b_return__3/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     3.199    inst1/inst0/inst0/inst2/inst0/umul48b_24b_x_24b_return__4/PCIN[47]
    DSP48E2_X3Y17        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[30])
                                                      0.698     3.897 f  inst1/inst0/inst0/inst2/inst0/umul48b_24b_x_24b_return__4/DSP_ALU_INST/ALU_OUT[30]
                         net (fo=1, routed)           0.000     3.897    inst1/inst0/inst0/inst2/inst0/umul48b_24b_x_24b_return__4/DSP_ALU.ALU_OUT<30>
    DSP48E2_X3Y17        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[30]_P[30])
                                                      0.141     4.038 r  inst1/inst0/inst0/inst2/inst0/umul48b_24b_x_24b_return__4/DSP_OUTPUT_INST/P[30]
                         net (fo=63, routed)          0.346     4.384    inst1/inst0/inst0/inst2/inst0/DSP_ALU_INST[0]
    SLICE_X40Y46         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.117     4.501 r  inst1/inst0/inst0/inst2/inst0/i___107_i_3__0/O
                         net (fo=14, routed)          0.076     4.577    inst1/inst0/inst0/inst2/inst0/i___107_i_3__0_n_0
    SLICE_X40Y46         LUT5 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.101     4.678 r  inst1/inst0/inst0/inst2/inst0/i___24_i_8/O
                         net (fo=1, routed)           0.152     4.830    inst1/inst0/inst0/inst2/inst0/i___24_i_8_n_0
    SLICE_X41Y46         LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.062     4.892 r  inst1/inst0/inst0/inst2/inst0/i___24_i_3/O
                         net (fo=47, routed)          0.148     5.040    inst1/inst0/inst0/inst2/inst0/i___24_i_3_n_0
    SLICE_X42Y47         LUT5 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.114     5.154 r  inst1/inst0/inst0/inst2/inst0/i___23_i_23/O
                         net (fo=1, routed)           0.200     5.354    inst1/inst0/inst0/inst2/inst0/i___23_i_23_n_0
    SLICE_X41Y47         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.238     5.592 f  inst1/inst0/inst0/inst2/inst0/i___23_i_11/CO[7]
                         net (fo=1, routed)           0.028     5.620    inst1/inst0/inst0/inst2/inst0/i___23_i_11_n_0
    SLICE_X41Y48         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     5.643 f  inst1/inst0/inst0/inst2/inst0/i___109_i_6__0/CO[7]
                         net (fo=1, routed)           0.028     5.671    inst1/inst0/inst0/inst2/inst0/i___109_i_6__0_n_0
    SLICE_X41Y49         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[6])
                                                      0.116     5.787 f  inst1/inst0/inst0/inst2/inst0/i___109_i_2__0/CO[6]
                         net (fo=20, routed)          0.225     6.012    inst1/inst0/inst0/inst2/inst0/i___109_i_12_0[0]
    SLICE_X41Y49         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.040     6.052 r  inst1/inst0/inst0/inst2/inst0/i___21_i_9/O
                         net (fo=13, routed)          0.185     6.237    inst1/inst0/inst0/inst2/inst0/i___21_i_9_n_0
    SLICE_X41Y51         LUT6 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.064     6.301 r  inst1/inst0/inst0/inst2/inst0/i___37_i_12/O
                         net (fo=1, routed)           0.097     6.398    inst1/inst0/inst0/inst2/inst0/i___37_i_12_n_0
    SLICE_X40Y50         LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.062     6.460 f  inst1/inst0/inst0/inst2/inst0/i___37_i_3/O
                         net (fo=15, routed)          0.193     6.653    inst1/inst0/inst0/inst2/inst0/i___37_i_4_0
    SLICE_X42Y50         LUT3 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.063     6.716 r  inst1/inst0/inst0/inst2/inst0/i___107_i_2__0/O
                         net (fo=18, routed)          0.119     6.835    inst1/inst0/inst0/inst2/inst0/p0_in1_i_reg[24]_5
    SLICE_X42Y50         LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.062     6.897 r  inst1/inst0/inst0/inst2/inst0/i___108_i_4__2/O
                         net (fo=11, routed)          0.181     7.078    inst1/inst0/inst0/inst2/inst0_n_346
    SLICE_X43Y50         LUT4 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.038     7.116 r  inst1/inst0/inst0/inst2/i___35/O
                         net (fo=5, routed)           0.132     7.248    inst1/inst0/inst0/inst2/inst0/i___21_i_1_3
    SLICE_X43Y52         LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.147     7.395 r  inst1/inst0/inst0/inst2/inst0/i___21_i_5__2/O
                         net (fo=1, routed)           0.147     7.542    inst1/inst0/inst0/inst2/inst0/i___21_i_5__2_n_0
    SLICE_X43Y53         CARRY8 (Prop_CARRY8_SLICEM_DI[2]_CO[3])
                                                      0.169     7.711 r  inst1/inst0/inst0/inst2/inst0/i___21_i_1/CO[3]
                         net (fo=145, routed)         0.308     8.019    inst1/inst0/inst0/inst2/inst0/i___21_i_8__1_0[0]
    SLICE_X43Y55         LUT5 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.115     8.134 r  inst1/inst0/inst0/inst2/inst0/i___6_i_8/O
                         net (fo=15, routed)          0.348     8.482    inst1/inst0/inst0/inst2/inst0/i___6_i_8_n_0
    SLICE_X41Y58         LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.174     8.656 f  inst1/inst0/inst0/inst2/inst0/i___19_i_3/O
                         net (fo=1, routed)           0.103     8.759    inst1/inst0/inst0/inst2/inst0/i___19_i_3_n_0
    SLICE_X41Y59         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.114     8.873 f  inst1/inst0/inst0/inst2/inst0/i___19_i_1/O
                         net (fo=7, routed)           0.136     9.009    inst1/inst0/inst0/inst2/inst0/i___19_i_3_0
    SLICE_X41Y61         LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.148     9.157 r  inst1/inst0/inst0/inst2/inst0/i___6_i_14/O
                         net (fo=1, routed)           0.261     9.418    inst1/inst0/inst0/inst2/inst0/i___6_i_14_n_0
    SLICE_X42Y62         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.241     9.659 r  inst1/inst0/inst0/inst2/inst0/i___6_i_3__0/CO[7]
                         net (fo=1, routed)           0.028     9.687    inst1/inst0/inst0/inst2/inst0/i___6_i_3__0_n_0
    SLICE_X42Y63         CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.097     9.784 r  inst1/inst0/inst0/inst2/inst0/i___6_i_1__0/O[1]
                         net (fo=2, routed)           0.264    10.048    inst1/inst0/inst0/inst2/inst0/p1_addend_x__1_comb0[10]
    SLICE_X44Y64         LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.063    10.111 r  inst1/inst0/inst0/inst2/inst0/p1_bit_slice_7808[15]_i_7__0/O
                         net (fo=1, routed)           0.376    10.487    inst1/inst0/inst0/inst2/inst0/p1_bit_slice_7808[15]_i_7__0_n_0
    SLICE_X43Y63         CARRY8 (Prop_CARRY8_SLICEM_DI[2]_O[7])
                                                      0.243    10.730 r  inst1/inst0/inst0/inst2/inst0/p1_bit_slice_7808_reg[15]_i_1__0/O[7]
                         net (fo=2, routed)           0.336    11.066    inst1/inst0/inst0/inst2/inst0/p1_bit_slice_7808_reg[15]_i_1__0_n_8
    SLICE_X43Y66         LUT6 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.116    11.182 r  inst1/inst0/inst0/inst2/inst0/p1_ne_7814_i_6__0/O
                         net (fo=1, routed)           0.050    11.232    inst1/inst0/inst0/inst2/inst0/p1_ne_7814_i_6__0_n_0
    SLICE_X43Y66         LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.038    11.270 r  inst1/inst0/inst0/inst2/inst0/p1_ne_7814_i_4__0/O
                         net (fo=2, routed)           0.108    11.378    inst1/inst0/inst0/inst2/inst0/p1_ne_7814_i_4__0_n_0
    SLICE_X43Y66         LUT6 (Prop_E6LUT_SLICEM_I5_O)
                                                      0.063    11.441 r  inst1/inst0/inst0/inst2/inst0/p1_ne_7814_i_1__0/O
                         net (fo=1, routed)           0.064    11.505    inst1/inst0/inst0/inst2/inst0/p1_ne_7814_comb
    SLICE_X43Y66         FDRE                                         r  inst1/inst0/inst0/inst2/inst0/p1_ne_7814_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=3274, unset)         0.026     7.026    inst1/inst0/inst0/inst2/inst0/clk
    SLICE_X43Y66         FDRE                                         r  inst1/inst0/inst0/inst2/inst0/p1_ne_7814_reg/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X43Y66         FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.027     7.018    inst1/inst0/inst0/inst2/inst0/p1_ne_7814_reg
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                         -11.505    
  -------------------------------------------------------------------
                         slack                                 -4.487    

Slack (VIOLATED) :        -4.393ns  (required time - arrival time)
  Source:                 inst1/inst0/inst0/inst2/inst0/p0_in1_i_reg[28]_replica_3/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            inst1/inst0/inst0/inst2/inst0/p1_bit_slice_7811_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        11.374ns  (logic 5.806ns (51.046%)  route 5.568ns (48.954%))
  Logic Levels:           34  (CARRY8=6 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT1=1 LUT4=3 LUT5=2 LUT6=14)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 7.024 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3274, unset)         0.035     0.035    inst1/inst0/inst0/inst2/inst0/clk
    SLICE_X36Y38         FDRE                                         r  inst1/inst0/inst0/inst2/inst0/p0_in1_i_reg[28]_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y38         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     0.131 f  inst1/inst0/inst0/inst2/inst0/p0_in1_i_reg[28]_replica_3/Q
                         net (fo=4, routed)           0.108     0.239    inst1/inst0/inst0/inst2/inst0/p0_in1_i_reg[30]_4[5]_repN_3
    SLICE_X36Y39         LUT4 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.113     0.352 f  inst1/inst0/inst0/inst2/inst0/i___111_i_2/O
                         net (fo=33, routed)          0.481     0.833    inst1/inst0/inst0/inst2/inst0/p0_in1_i_reg[28]_1
    SLICE_X38Y38         LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.177     1.010 f  inst1/inst0/inst0/inst2/inst0/umul48b_24b_x_24b_return_i_4__0/O
                         net (fo=2, routed)           0.184     1.194    inst1/inst0/inst0/inst2/inst0/umul48b_24b_x_24b_return/B[13]
    DSP48E2_X3Y14        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[13]_B2_DATA[13])
                                                      0.195     1.389 r  inst1/inst0/inst0/inst2/inst0/umul48b_24b_x_24b_return/DSP_A_B_DATA_INST/B2_DATA[13]
                         net (fo=1, routed)           0.000     1.389    inst1/inst0/inst0/inst2/inst0/umul48b_24b_x_24b_return/DSP_A_B_DATA.B2_DATA<13>
    DSP48E2_X3Y14        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[13]_B2B1[13])
                                                      0.092     1.481 r  inst1/inst0/inst0/inst2/inst0/umul48b_24b_x_24b_return/DSP_PREADD_DATA_INST/B2B1[13]
                         net (fo=1, routed)           0.000     1.481    inst1/inst0/inst0/inst2/inst0/umul48b_24b_x_24b_return/DSP_PREADD_DATA.B2B1<13>
    DSP48E2_X3Y14        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[13]_U[42])
                                                      0.737     2.218 f  inst1/inst0/inst0/inst2/inst0/umul48b_24b_x_24b_return/DSP_MULTIPLIER_INST/U[42]
                         net (fo=1, routed)           0.000     2.218    inst1/inst0/inst0/inst2/inst0/umul48b_24b_x_24b_return/DSP_MULTIPLIER.U<42>
    DSP48E2_X3Y14        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[42]_U_DATA[42])
                                                      0.059     2.277 r  inst1/inst0/inst0/inst2/inst0/umul48b_24b_x_24b_return/DSP_M_DATA_INST/U_DATA[42]
                         net (fo=1, routed)           0.000     2.277    inst1/inst0/inst0/inst2/inst0/umul48b_24b_x_24b_return/DSP_M_DATA.U_DATA<42>
    DSP48E2_X3Y14        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[42]_ALU_OUT[47])
                                                      0.699     2.976 f  inst1/inst0/inst0/inst2/inst0/umul48b_24b_x_24b_return/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     2.976    inst1/inst0/inst0/inst2/inst0/umul48b_24b_x_24b_return/DSP_ALU.ALU_OUT<47>
    DSP48E2_X3Y14        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     3.135 r  inst1/inst0/inst0/inst2/inst0/umul48b_24b_x_24b_return/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     3.151    inst1/inst0/inst0/inst2/inst0/umul48b_24b_x_24b_return__0/PCIN[47]
    DSP48E2_X3Y15        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[0])
                                                      0.698     3.849 r  inst1/inst0/inst0/inst2/inst0/umul48b_24b_x_24b_return__0/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, routed)           0.000     3.849    inst1/inst0/inst0/inst2/inst0/umul48b_24b_x_24b_return__0/DSP_ALU.ALU_OUT<0>
    DSP48E2_X3Y15        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[0]_P[0])
                                                      0.141     3.990 f  inst1/inst0/inst0/inst2/inst0/umul48b_24b_x_24b_return__0/DSP_OUTPUT_INST/P[0]
                         net (fo=1, routed)           0.232     4.222    inst1/inst0/inst0/inst2/inst0/umul48b_24b_x_24b_return__0_n_105
    SLICE_X39Y35         LUT4 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.039     4.261 f  inst1/inst0/inst0/inst2/inst0/i___65_i_34/O
                         net (fo=1, routed)           0.162     4.423    inst1/inst0/inst0/inst2/inst0/i___65_i_34_n_0
    SLICE_X39Y35         LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.100     4.523 f  inst1/inst0/inst0/inst2/inst0/i___65_i_33/O
                         net (fo=1, routed)           0.183     4.706    inst1/inst0/inst0/inst2/inst0/i___65_i_33_n_0
    SLICE_X39Y39         LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.150     4.856 f  inst1/inst0/inst0/inst2/inst0/i___65_i_30/O
                         net (fo=1, routed)           0.050     4.906    inst1/inst0/inst0/inst2/inst0/i___65_i_30_n_0
    SLICE_X39Y39         LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.038     4.944 f  inst1/inst0/inst0/inst2/inst0/i___65_i_24/O
                         net (fo=3, routed)           0.428     5.372    inst1/inst0/inst0/inst2/inst0/i___65_i_24_n_0
    SLICE_X37Y41         LUT5 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.064     5.436 r  inst1/inst0/inst0/inst2/inst0/i___65_i_9/O
                         net (fo=31, routed)          0.268     5.704    inst1/inst0/inst0/inst2/inst0/i___65_i_9_n_0
    SLICE_X37Y46         LUT6 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.101     5.805 r  inst1/inst0/inst0/inst2/inst0/i___59_i_11/O
                         net (fo=9, routed)           0.235     6.040    inst1/inst0/inst0/inst2/inst0/i___59_i_11_n_0
    SLICE_X36Y47         LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.063     6.103 r  inst1/inst0/inst0/inst2/inst0/i___90_i_8/O
                         net (fo=5, routed)           0.118     6.221    inst1/inst0/inst0/inst2/inst0/i___90_i_8_n_0
    SLICE_X36Y48         LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.149     6.370 f  inst1/inst0/inst0/inst2/inst0/i___90_i_3__0/O
                         net (fo=41, routed)          0.495     6.865    inst1/inst0/inst0/inst2/inst0/p0_in1_i_reg[24]_9
    SLICE_X31Y53         LUT6 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.116     6.981 f  inst1/inst0/inst0/inst2/inst0/i___89_i_5__0/O
                         net (fo=1, routed)           0.398     7.379    inst1/inst0/inst0/inst2/inst0/i___89_i_5__0_n_0
    SLICE_X37Y53         CARRY8 (Prop_CARRY8_SLICEM_DI[1]_CO[3])
                                                      0.181     7.560 f  inst1/inst0/inst0/inst2/inst0/i___89_i_1__0/CO[3]
                         net (fo=67, routed)          0.326     7.886    inst1/inst0/inst0/inst2/inst0/i___89_i_10_0[0]
    SLICE_X36Y56         LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.039     7.925 r  inst1/inst0/inst0/inst2/inst0/i___48_i_14/O
                         net (fo=5, routed)           0.243     8.168    inst1/inst0/inst0/inst2/inst0/i___48_i_14_n_0
    SLICE_X35Y55         LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.174     8.342 r  inst1/inst0/inst0/inst2/inst0/i___46_i_77/O
                         net (fo=8, routed)           0.256     8.598    inst1/inst0/inst0/inst2/inst0/i___46_i_77_n_0
    SLICE_X34Y58         LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.178     8.776 f  inst1/inst0/inst0/inst2/inst0/i___46_i_58__0/O
                         net (fo=1, routed)           0.138     8.914    inst1/inst0/inst0/inst2/inst0/i___46_i_58__0_n_0
    SLICE_X34Y58         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.182     9.096 f  inst1/inst0/inst0/inst2/inst0/i___46_i_28__0/O
                         net (fo=1, routed)           0.048     9.144    inst1/inst0/inst0/inst2/inst0/i___46_i_28__0_n_0
    SLICE_X34Y58         LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.098     9.242 f  inst1/inst0/inst0/inst2/inst0/i___46_i_8__0/O
                         net (fo=2, routed)           0.170     9.412    inst1/inst0/inst0/inst2/inst0/i___46_i_8__0_n_0
    SLICE_X35Y58         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.149     9.561 r  inst1/inst0/inst0/inst2/inst0/i___46_i_1/O
                         net (fo=2, routed)           0.250     9.811    inst1/inst0/inst0/inst2/inst0/i___46_i_8__0_0
    SLICE_X37Y59         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.194    10.005 r  inst1/inst0/inst0/inst2/inst0/p1_bit_slice_7809_reg[15]_i_27/CO[7]
                         net (fo=1, routed)           0.028    10.033    inst1/inst0/inst0/inst2/inst0/p1_bit_slice_7809_reg[15]_i_27_n_0
    SLICE_X37Y60         CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.104    10.137 r  inst1/inst0/inst0/inst2/inst0/p1_bit_slice_7809_reg[23]_i_22/O[3]
                         net (fo=1, routed)           0.253    10.390    inst1/inst0/inst0/inst2/inst0/p1_addend_x__3_comb0[12]
    SLICE_X36Y60         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.040    10.430 r  inst1/inst0/inst0/inst2/inst0/p1_bit_slice_7809[15]_i_5__0/O
                         net (fo=2, routed)           0.214    10.644    inst1/inst0/inst0/inst2/inst0/p1_bit_slice_7809[15]_i_5__0_n_0
    SLICE_X35Y61         LUT4 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.064    10.708 r  inst1/inst0/inst0/inst2/inst0/p1_bit_slice_7809[15]_i_13__0/O
                         net (fo=1, routed)           0.008    10.716    inst1/inst0/inst0/inst2/inst0/p1_bit_slice_7809[15]_i_13__0_n_0
    SLICE_X35Y61         CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.195    10.911 f  inst1/inst0/inst0/inst2/inst0/p1_bit_slice_7809_reg[15]_i_1__0/CO[7]
                         net (fo=1, routed)           0.028    10.939    inst1/inst0/inst0/inst2/inst0/p1_bit_slice_7809_reg[15]_i_1__0_n_0
    SLICE_X35Y62         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    10.962 f  inst1/inst0/inst0/inst2/inst0/p1_bit_slice_7809_reg[23]_i_1__0/CO[7]
                         net (fo=1, routed)           0.028    10.990    inst1/inst0/inst0/inst2/inst0/p1_bit_slice_7809_reg[23]_i_1__0_n_0
    SLICE_X35Y63         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[4])
                                                      0.116    11.106 f  inst1/inst0/inst0/inst2/inst0/p1_bit_slice_7809_reg[27]_i_1__0/CO[4]
                         net (fo=2, routed)           0.197    11.303    inst1/inst0/inst0/inst2/inst0/p1_bit_slice_7809_reg[27]_i_1__0_n_3
    SLICE_X35Y64         LUT1 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.083    11.386 r  inst1/inst0/inst0/inst2/inst0/p1_bit_slice_7811_i_1__0/O
                         net (fo=1, routed)           0.023    11.409    inst1/inst0/inst0/inst2/inst0/p1_bit_slice_7811_comb
    SLICE_X35Y64         FDRE                                         r  inst1/inst0/inst0/inst2/inst0/p1_bit_slice_7811_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=3274, unset)         0.024     7.024    inst1/inst0/inst0/inst2/inst0/clk
    SLICE_X35Y64         FDRE                                         r  inst1/inst0/inst0/inst2/inst0/p1_bit_slice_7811_reg/C
                         clock pessimism              0.000     7.024    
                         clock uncertainty           -0.035     6.989    
    SLICE_X35Y64         FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.027     7.016    inst1/inst0/inst0/inst2/inst0/p1_bit_slice_7811_reg
  -------------------------------------------------------------------
                         required time                          7.016    
                         arrival time                         -11.409    
  -------------------------------------------------------------------
                         slack                                 -4.393    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 inst1/inst0/inst4/r/out_reg[428]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            inst1/inst0/inst43/r/out_reg[172]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.092ns  (logic 0.053ns (57.609%)  route 0.039ns (42.391%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3274, unset)         0.013     0.013    inst1/inst0/inst4/r/clk
    SLICE_X44Y46         FDRE                                         r  inst1/inst0/inst4/r/out_reg[428]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y46         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 r  inst1/inst0/inst4/r/out_reg[428]/Q
                         net (fo=2, routed)           0.025     0.077    inst1/inst0/ev00/c0/state0/out_reg[255]_1[428]
    SLICE_X44Y46         LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.014     0.091 r  inst1/inst0/ev00/c0/state0/out[172]_i_1/O
                         net (fo=2, routed)           0.014     0.105    inst1/inst0/inst43/r/D[172]
    SLICE_X44Y46         FDRE                                         r  inst1/inst0/inst43/r/out_reg[172]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3274, unset)         0.019     0.019    inst1/inst0/inst43/r/clk
    SLICE_X44Y46         FDRE                                         r  inst1/inst0/inst43/r/out_reg[172]/C
                         clock pessimism              0.000     0.019    
    SLICE_X44Y46         FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.047     0.066    inst1/inst0/inst43/r/out_reg[172]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.105    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 inst1/inst0/inst4/r/out_reg[432]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            inst1/inst0/inst43/r/out_reg[176]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.092ns  (logic 0.053ns (57.609%)  route 0.039ns (42.391%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3274, unset)         0.013     0.013    inst1/inst0/inst4/r/clk
    SLICE_X33Y65         FDRE                                         r  inst1/inst0/inst4/r/out_reg[432]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y65         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 r  inst1/inst0/inst4/r/out_reg[432]/Q
                         net (fo=2, routed)           0.025     0.077    inst1/inst0/ev00/c0/state0/out_reg[255]_1[432]
    SLICE_X33Y65         LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.014     0.091 r  inst1/inst0/ev00/c0/state0/out[176]_i_1/O
                         net (fo=2, routed)           0.014     0.105    inst1/inst0/inst43/r/D[176]
    SLICE_X33Y65         FDRE                                         r  inst1/inst0/inst43/r/out_reg[176]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3274, unset)         0.019     0.019    inst1/inst0/inst43/r/clk
    SLICE_X33Y65         FDRE                                         r  inst1/inst0/inst43/r/out_reg[176]/C
                         clock pessimism              0.000     0.019    
    SLICE_X33Y65         FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.047     0.066    inst1/inst0/inst43/r/out_reg[176]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.105    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 inst1/inst0/inst4/r/out_reg[498]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            inst1/inst0/inst43/r/out_reg[242]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.092ns  (logic 0.053ns (57.609%)  route 0.039ns (42.391%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3274, unset)         0.013     0.013    inst1/inst0/inst4/r/clk
    SLICE_X33Y92         FDRE                                         r  inst1/inst0/inst4/r/out_reg[498]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y92         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 r  inst1/inst0/inst4/r/out_reg[498]/Q
                         net (fo=2, routed)           0.025     0.077    inst1/inst0/ev00/c0/state0/out_reg[255]_1[498]
    SLICE_X33Y92         LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.014     0.091 r  inst1/inst0/ev00/c0/state0/out[242]_i_1/O
                         net (fo=2, routed)           0.014     0.105    inst1/inst0/inst43/r/D[242]
    SLICE_X33Y92         FDRE                                         r  inst1/inst0/inst43/r/out_reg[242]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3274, unset)         0.019     0.019    inst1/inst0/inst43/r/clk
    SLICE_X33Y92         FDRE                                         r  inst1/inst0/inst43/r/out_reg[242]/C
                         clock pessimism              0.000     0.019    
    SLICE_X33Y92         FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.047     0.066    inst1/inst0/inst43/r/out_reg[242]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.105    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 inst1/inst0/inst4/r/out_reg[577]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            inst1/inst0/inst26/r/out_reg[65]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.054ns (57.447%)  route 0.040ns (42.553%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3274, unset)         0.013     0.013    inst1/inst0/inst4/r/clk
    SLICE_X23Y26         FDRE                                         r  inst1/inst0/inst4/r/out_reg[577]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y26         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 r  inst1/inst0/inst4/r/out_reg[577]/Q
                         net (fo=2, routed)           0.025     0.077    inst1/inst0/ev00/c0/state0/out_reg[255]_1[577]
    SLICE_X23Y26         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.015     0.092 r  inst1/inst0/ev00/c0/state0/out[65]_i_1__1/O
                         net (fo=3, routed)           0.015     0.107    inst1/inst0/inst26/r/D[65]
    SLICE_X23Y26         FDRE                                         r  inst1/inst0/inst26/r/out_reg[65]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3274, unset)         0.019     0.019    inst1/inst0/inst26/r/clk
    SLICE_X23Y26         FDRE                                         r  inst1/inst0/inst26/r/out_reg[65]/C
                         clock pessimism              0.000     0.019    
    SLICE_X23Y26         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     0.066    inst1/inst0/inst26/r/out_reg[65]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.107    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 inst1/inst0/inst4/r/out_reg[437]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            inst1/inst0/inst43/r/out_reg[181]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.054ns (57.447%)  route 0.040ns (42.553%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3274, unset)         0.013     0.013    inst1/inst0/inst4/r/clk
    SLICE_X22Y88         FDRE                                         r  inst1/inst0/inst4/r/out_reg[437]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y88         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 r  inst1/inst0/inst4/r/out_reg[437]/Q
                         net (fo=2, routed)           0.025     0.077    inst1/inst0/ev00/c0/state0/out_reg[255]_1[437]
    SLICE_X22Y88         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.015     0.092 r  inst1/inst0/ev00/c0/state0/out[181]_i_1/O
                         net (fo=2, routed)           0.015     0.107    inst1/inst0/inst43/r/D[181]
    SLICE_X22Y88         FDRE                                         r  inst1/inst0/inst43/r/out_reg[181]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3274, unset)         0.019     0.019    inst1/inst0/inst43/r/clk
    SLICE_X22Y88         FDRE                                         r  inst1/inst0/inst43/r/out_reg[181]/C
                         clock pessimism              0.000     0.019    
    SLICE_X22Y88         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     0.066    inst1/inst0/inst43/r/out_reg[181]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.107    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 inst1/inst0/inst4/r/out_reg[281]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            inst1/inst0/inst43/r/out_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.054ns (57.447%)  route 0.040ns (42.553%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3274, unset)         0.013     0.013    inst1/inst0/inst4/r/clk
    SLICE_X26Y48         FDRE                                         r  inst1/inst0/inst4/r/out_reg[281]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y48         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 r  inst1/inst0/inst4/r/out_reg[281]/Q
                         net (fo=2, routed)           0.025     0.077    inst1/inst0/ev00/c0/state0/out_reg[255]_1[281]
    SLICE_X26Y48         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.015     0.092 r  inst1/inst0/ev00/c0/state0/out[25]_i_1/O
                         net (fo=2, routed)           0.015     0.107    inst1/inst0/inst43/r/D[25]
    SLICE_X26Y48         FDRE                                         r  inst1/inst0/inst43/r/out_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3274, unset)         0.019     0.019    inst1/inst0/inst43/r/clk
    SLICE_X26Y48         FDRE                                         r  inst1/inst0/inst43/r/out_reg[25]/C
                         clock pessimism              0.000     0.019    
    SLICE_X26Y48         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     0.066    inst1/inst0/inst43/r/out_reg[25]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.107    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 go0/c0/state0/out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            go0/c0/state0/out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.053ns (56.383%)  route 0.041ns (43.617%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3274, unset)         0.012     0.012    go0/c0/state0/clk
    SLICE_X44Y71         FDRE                                         r  go0/c0/state0/out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y71         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  go0/c0/state0/out_reg[5]/Q
                         net (fo=5, routed)           0.025     0.076    go0/c0/state0/out_reg_n_0_[5]
    SLICE_X44Y71         LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.014     0.090 r  go0/c0/state0/out[5]_i_2__4/O
                         net (fo=1, routed)           0.016     0.106    go0/c0/state0/state0_in[5]
    SLICE_X44Y71         FDRE                                         r  go0/c0/state0/out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3274, unset)         0.018     0.018    go0/c0/state0/clk
    SLICE_X44Y71         FDRE                                         r  go0/c0/state0/out_reg[5]/C
                         clock pessimism              0.000     0.018    
    SLICE_X44Y71         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.064    go0/c0/state0/out_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 inst1/inst0/inst4/r/out_reg[439]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            inst1/inst0/inst43/r/out_reg[183]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.054ns (56.250%)  route 0.042ns (43.750%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3274, unset)         0.013     0.013    inst1/inst0/inst4/r/clk
    SLICE_X21Y89         FDRE                                         r  inst1/inst0/inst4/r/out_reg[439]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y89         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 r  inst1/inst0/inst4/r/out_reg[439]/Q
                         net (fo=2, routed)           0.027     0.079    inst1/inst0/ev00/c0/state0/out_reg[255]_1[439]
    SLICE_X21Y89         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.015     0.094 r  inst1/inst0/ev00/c0/state0/out[183]_i_1/O
                         net (fo=2, routed)           0.015     0.109    inst1/inst0/inst43/r/D[183]
    SLICE_X21Y89         FDRE                                         r  inst1/inst0/inst43/r/out_reg[183]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3274, unset)         0.019     0.019    inst1/inst0/inst43/r/clk
    SLICE_X21Y89         FDRE                                         r  inst1/inst0/inst43/r/out_reg[183]/C
                         clock pessimism              0.000     0.019    
    SLICE_X21Y89         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     0.066    inst1/inst0/inst43/r/out_reg[183]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.109    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 go0/c1/state0/out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            go0/c1/state0/out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.053ns (54.082%)  route 0.045ns (45.918%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3274, unset)         0.012     0.012    go0/c1/state0/clk
    SLICE_X46Y78         FDRE                                         r  go0/c1/state0/out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y78         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.051 r  go0/c1/state0/out_reg[5]/Q
                         net (fo=4, routed)           0.028     0.079    go0/c1/state0/out_reg_n_0_[5]
    SLICE_X46Y78         LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.014     0.093 r  go0/c1/state0/out[5]_i_2__5/O
                         net (fo=1, routed)           0.017     0.110    go0/c1/state0/state0_in[5]
    SLICE_X46Y78         FDRE                                         r  go0/c1/state0/out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3274, unset)         0.018     0.018    go0/c1/state0/clk
    SLICE_X46Y78         FDRE                                         r  go0/c1/state0/out_reg[5]/C
                         clock pessimism              0.000     0.018    
    SLICE_X46Y78         FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     0.064    go0/c1/state0/out_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.110    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 inst1/ev00/c0/state0/out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            inst1/ev00/c0/state0/out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.053ns (54.082%)  route 0.045ns (45.918%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3274, unset)         0.012     0.012    inst1/ev00/c0/state0/clk
    SLICE_X36Y25         FDRE                                         r  inst1/ev00/c0/state0/out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y25         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.051 r  inst1/ev00/c0/state0/out_reg[5]/Q
                         net (fo=5, routed)           0.028     0.079    inst1/ev00/c0/state0/out_reg_n_0_[5]
    SLICE_X36Y25         LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.014     0.093 r  inst1/ev00/c0/state0/out[5]_i_2__2/O
                         net (fo=1, routed)           0.017     0.110    inst1/ev00/c0/state0/state0_in[5]
    SLICE_X36Y25         FDRE                                         r  inst1/ev00/c0/state0/out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3274, unset)         0.018     0.018    inst1/ev00/c0/state0/clk
    SLICE_X36Y25         FDRE                                         r  inst1/ev00/c0/state0/out_reg[5]/C
                         clock pessimism              0.000     0.018    
    SLICE_X36Y25         FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     0.064    inst1/ev00/c0/state0/out_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.110    
  -------------------------------------------------------------------
                         slack                                  0.046    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.500 }
Period(ns):         7.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            0.550         7.000       6.450      SLICE_X44Y71  go0/c0/done0/out_reg[0]/C
Min Period        n/a     FDRE/C   n/a            0.550         7.000       6.450      SLICE_X44Y70  go0/c0/state0/out_reg[0]/C
Min Period        n/a     FDRE/C   n/a            0.550         7.000       6.450      SLICE_X44Y70  go0/c0/state0/out_reg[1]/C
Min Period        n/a     FDRE/C   n/a            0.550         7.000       6.450      SLICE_X44Y70  go0/c0/state0/out_reg[2]/C
Min Period        n/a     FDRE/C   n/a            0.550         7.000       6.450      SLICE_X44Y70  go0/c0/state0/out_reg[3]/C
Min Period        n/a     FDRE/C   n/a            0.550         7.000       6.450      SLICE_X44Y70  go0/c0/state0/out_reg[4]/C
Min Period        n/a     FDRE/C   n/a            0.550         7.000       6.450      SLICE_X44Y71  go0/c0/state0/out_reg[5]/C
Min Period        n/a     FDRE/C   n/a            0.550         7.000       6.450      SLICE_X21Y33  inst1/inst0/inst26/r/out_reg[132]/C
Min Period        n/a     FDRE/C   n/a            0.550         7.000       6.450      SLICE_X18Y26  inst1/inst0/inst26/r/out_reg[133]/C
Min Period        n/a     FDRE/C   n/a            0.550         7.000       6.450      SLICE_X18Y27  inst1/inst0/inst26/r/out_reg[134]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.275         3.500       3.225      SLICE_X44Y71  go0/c0/done0/out_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.275         3.500       3.225      SLICE_X44Y71  go0/c0/done0/out_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.275         3.500       3.225      SLICE_X44Y70  go0/c0/state0/out_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.275         3.500       3.225      SLICE_X44Y70  go0/c0/state0/out_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.275         3.500       3.225      SLICE_X44Y70  go0/c0/state0/out_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.275         3.500       3.225      SLICE_X44Y70  go0/c0/state0/out_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.275         3.500       3.225      SLICE_X44Y70  go0/c0/state0/out_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.275         3.500       3.225      SLICE_X44Y70  go0/c0/state0/out_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.275         3.500       3.225      SLICE_X44Y70  go0/c0/state0/out_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.275         3.500       3.225      SLICE_X44Y70  go0/c0/state0/out_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.275         3.500       3.225      SLICE_X44Y71  go0/c0/done0/out_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.275         3.500       3.225      SLICE_X44Y71  go0/c0/done0/out_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.275         3.500       3.225      SLICE_X44Y70  go0/c0/state0/out_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.275         3.500       3.225      SLICE_X44Y70  go0/c0/state0/out_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.275         3.500       3.225      SLICE_X44Y70  go0/c0/state0/out_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.275         3.500       3.225      SLICE_X44Y70  go0/c0/state0/out_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.275         3.500       3.225      SLICE_X44Y70  go0/c0/state0/out_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.275         3.500       3.225      SLICE_X44Y70  go0/c0/state0/out_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.275         3.500       3.225      SLICE_X44Y70  go0/c0/state0/out_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.275         3.500       3.225      SLICE_X44Y70  go0/c0/state0/out_reg[3]/C



