# mshr-cache-verification
Verilog testbench to verify a non-blocking cache with dual MSHRs. Covers hit/miss behavior, MSHR full conditions, assertions, and waveform-based debugging.
