$date
	Thu Feb 16 05:09:14 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module adder $end
$var wire 1 ! a $end
$var wire 1 " b $end
$var wire 1 # c $end
$var wire 1 $ s $end
$upscope $end
$scope module testbench $end
$var wire 1 % q2 $end
$var wire 1 & q1 $end
$var wire 1 ' q $end
$var reg 1 ( clk $end
$var reg 1 ) rst $end
$scope module dut_2 $end
$var wire 1 ( clk_rx $end
$var wire 1 ) rst_n $end
$var reg 1 ' clk_tx $end
$upscope $end
$scope module dut_3 $end
$var wire 1 ( clk $end
$var reg 3 * count [2:0] $end
$var reg 1 & q $end
$upscope $end
$scope module dut_3_2 $end
$var wire 1 ( clk $end
$var reg 3 + count [2:0] $end
$var reg 1 % q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1 +
b1 *
0)
1(
0'
0&
0%
x$
x#
z"
z!
$end
#1
b10 +
0(
#2
1'
b11 +
b10 *
1(
1)
#3
b100 +
1%
0(
#4
0'
b101 +
b11 *
1&
1(
#5
b110 +
0(
#6
1'
b1 *
0&
b1 +
0%
1(
#7
b10 +
0(
#8
0'
b11 +
b10 *
1(
#9
b100 +
1%
0(
#10
1'
b101 +
b11 *
1&
1(
#11
b110 +
0(
#12
0'
b1 *
0&
b1 +
0%
1(
#13
b10 +
0(
#14
1'
b11 +
b10 *
1(
#15
b100 +
1%
0(
#16
0'
b101 +
b11 *
1&
1(
#17
b110 +
0(
#18
1'
b1 *
0&
b1 +
0%
1(
#19
b10 +
0(
#20
0'
b11 +
b10 *
1(
#21
b100 +
1%
0(
#22
1'
b101 +
b11 *
1&
1(
#23
b110 +
0(
#24
0'
b1 *
0&
b1 +
0%
1(
#25
b10 +
0(
#26
1'
b11 +
b10 *
1(
#27
b100 +
1%
0(
#28
0'
b101 +
b11 *
1&
1(
#29
b110 +
0(
#30
1'
b1 *
0&
b1 +
0%
1(
#31
b10 +
0(
#32
0'
b11 +
b10 *
1(
#33
b100 +
1%
0(
#34
1'
b101 +
b11 *
1&
1(
#35
b110 +
0(
#36
0'
b1 *
0&
b1 +
0%
1(
#37
b10 +
0(
#38
1'
b11 +
b10 *
1(
#39
b100 +
1%
0(
#40
0'
b101 +
b11 *
1&
1(
#41
b110 +
0(
#42
1'
b1 *
0&
b1 +
0%
1(
#43
b10 +
0(
#44
0'
b11 +
b10 *
1(
#45
b100 +
1%
0(
#46
1'
b101 +
b11 *
1&
1(
#47
b110 +
0(
#48
0'
b1 *
0&
b1 +
0%
1(
#49
b10 +
0(
#50
1'
b11 +
b10 *
1(
#51
b100 +
1%
0(
#52
0'
b101 +
b11 *
1&
1(
#53
b110 +
0(
#54
1'
b1 *
0&
b1 +
0%
1(
#55
b10 +
0(
#56
0'
b11 +
b10 *
1(
#57
b100 +
1%
0(
#58
1'
b101 +
b11 *
1&
1(
#59
b110 +
0(
#60
0'
b1 *
0&
b1 +
0%
1(
#61
b10 +
0(
#62
1'
b11 +
b10 *
1(
#63
b100 +
1%
0(
#64
0'
b101 +
b11 *
1&
1(
#65
b110 +
0(
#66
1'
b1 *
0&
b1 +
0%
1(
#67
b10 +
0(
#68
0'
b11 +
b10 *
1(
#69
b100 +
1%
0(
#70
1'
b101 +
b11 *
1&
1(
#71
b110 +
0(
#72
0'
b1 *
0&
b1 +
0%
1(
#73
b10 +
0(
#74
1'
b11 +
b10 *
1(
#75
b100 +
1%
0(
#76
0'
b101 +
b11 *
1&
1(
#77
b110 +
0(
#78
1'
b1 *
0&
b1 +
0%
1(
#79
b10 +
0(
#80
0'
b11 +
b10 *
1(
#81
b100 +
1%
0(
#82
1'
b101 +
b11 *
1&
1(
#83
b110 +
0(
#84
0'
b1 *
0&
b1 +
0%
1(
#85
b10 +
0(
#86
1'
b11 +
b10 *
1(
#87
b100 +
1%
0(
#88
0'
b101 +
b11 *
1&
1(
#89
b110 +
0(
#90
1'
b1 *
0&
b1 +
0%
1(
#91
b10 +
0(
#92
0'
b11 +
b10 *
1(
#93
b100 +
1%
0(
#94
1'
b101 +
b11 *
1&
1(
#95
b110 +
0(
#96
0'
b1 *
0&
b1 +
0%
1(
#97
b10 +
0(
#98
1'
b11 +
b10 *
1(
#99
b100 +
1%
0(
#100
0'
b101 +
b11 *
1&
1(
#101
b110 +
0(
#102
1'
b1 *
0&
b1 +
0%
1(
