# Auto-generated EAGLE PCB script from: 
SET UNDO_LOG OFF;
GRID INCH;
CHANGE DISPLAY OFF;
CHANGE SIZE 0.25;

# PARTS #
ADD 7343-31@tant_cap 'C1' (0.25 0.0);
ADD 7343-31@tant_cap 'C10' (0.5 0.0);
ADD 7343-31@tant_cap 'C2' (0.75 0.0);
ADD 7343-31@tant_cap 'C3' (1.0 0.0);
ADD 7343-31@tant_cap 'C4' (1.25 0.0);
ADD 7343-31@tant_cap 'C5' (1.5 0.0);
ADD 7343-31@tant_cap 'C6' (1.75 0.0);
ADD 7343-31@tant_cap 'C7' (2.0 0.0);
ADD 7343-31@tant_cap 'C8' (2.25 0.0);
ADD 7343-31@tant_cap 'C9' (2.5 0.0);
ADD CR0603@res_0603 'CLK/BAL0/R1' (2.75 0.0);
ADD CR0603@res_0603 'CLK/BAL0/R2' (3.0 0.0);
ADD CR0603@res_0603 'CLK/BAL0/R3' (3.25 0.0);
ADD CR0603@res_0603 'CLK/BAL0/R4' (3.5 0.0);
ADD CR0603@res_0603 'CLK/BAL0/R5' (3.75 0.0);
ADD AT224-1@TC4-14+ 'CLK/BAL0/T1' (4.0 0.0);
ADD CR0603@res_0603 'CLK/BAL1/R1' (4.25 0.0);
ADD CR0603@res_0603 'CLK/BAL1/R2' (4.5 0.0);
ADD CR0603@res_0603 'CLK/BAL1/R3' (4.75 0.0);
ADD CR0603@res_0603 'CLK/BAL1/R4' (5.0 0.0);
ADD CR0603@res_0603 'CLK/BAL1/R5' (5.25 0.0);
ADD AT224-1@TC4-14+ 'CLK/BAL1/T1' (5.5 0.0);
ADD CC0402@cap_0402 'CLK/C1' (5.75 0.0);
ADD CC0402@cap_0402 'CLK/C2' (6.0 0.0);
ADD CC0402@cap_0402 'CLK/C3' (6.25 0.0);
ADD CC0402@cap_0402 'CLK/C4' (6.5 0.0);
ADD SMA_STRAIT@SMA_CON 'CLK/P1' (6.75 0.0);
ADD SMA_STRAIT@SMA_CON 'CLK/P2' (7.0 0.0);
ADD SMA_STRAIT@SMA_CON 'CLK/P3' (7.25 0.0);
ADD CAS-220B@slide_switch 'CLK/P4' (7.5 0.0);
ADD CR0603@res_0603 'CLK/R1' (7.75 0.0);
ADD CR0603@res_0603 'CLK/R2' (8.0 0.0);
ADD CR0603@res_0603 'CLK/R3' (8.25 0.0);
ADD CR0603@res_0603 'CLK/R4' (8.5 0.0);
ADD SY898533LKZ@sy898533 'CLK/U1' (8.75 0.0);
ADD MOUNT_HOLE_125@mount_hole_125 'H1' (9.0 0.0);
ADD MOUNT_HOLE_125@mount_hole_125 'H2' (9.25 0.0);
ADD MOUNT_HOLE_125@mount_hole_125 'H3' (9.5 0.0);
ADD MOUNT_HOLE_125@mount_hole_125 'H4' (9.75 0.0);
ADD HDR2x8/0_100@2x8_hdr 'J1' (10.0 0.0);
ADD SMA_STRAIT@SMA_CON 'P1' (10.25 0.0);
ADD SMA_STRAIT@SMA_CON 'P2' (10.5 0.0);
ADD ASP-134488-01@asp_134488 'P3' (10.75 0.0);
ADD CR0603@res_0603 'R1' (11.0 0.0);
ADD CC0402@cap_0402 'XVR0/C1' (11.25 0.0);
ADD CC0402@cap_0402 'XVR0/C2' (11.5 0.0);
ADD SMA_STRAIT@SMA_CON 'XVR0/P1' (11.75 0.0);
ADD SMA_STRAIT@SMA_CON 'XVR0/P2' (12.0 0.0);
ADD SMA_STRAIT@SMA_CON 'XVR0/P3' (12.25 0.0);
ADD SMA_STRAIT@SMA_CON 'XVR0/P4' (12.5 0.0);
ADD CC0402@cap_0402 'XVR1/C1' (12.75 0.0);
ADD CC0402@cap_0402 'XVR1/C2' (13.0 0.0);
ADD SMA_STRAIT@SMA_CON 'XVR1/P1' (13.25 0.0);
ADD SMA_STRAIT@SMA_CON 'XVR1/P2' (13.5 0.0);
ADD SMA_STRAIT@SMA_CON 'XVR1/P3' (13.75 0.0);
ADD SMA_STRAIT@SMA_CON 'XVR1/P4' (14.0 0.0);
ADD CC0402@cap_0402 'XVR2/C1' (14.25 0.0);
ADD CC0402@cap_0402 'XVR2/C2' (14.5 0.0);
ADD SMA_STRAIT@SMA_CON 'XVR2/P1' (14.75 0.0);
ADD SMA_STRAIT@SMA_CON 'XVR2/P2' (15.0 0.0);
ADD SMA_STRAIT@SMA_CON 'XVR2/P3' (15.25 0.0);
ADD SMA_STRAIT@SMA_CON 'XVR2/P4' (15.5 0.0);
ADD CC0402@cap_0402 'XVR3/C1' (15.75 0.0);
ADD CC0402@cap_0402 'XVR3/C2' (16.0 0.0);
ADD SMA_STRAIT@SMA_CON 'XVR3/P1' (16.25 0.0);
ADD SMA_STRAIT@SMA_CON 'XVR3/P2' (16.5 0.0);
ADD SMA_STRAIT@SMA_CON 'XVR3/P3' (16.75 0.0);
ADD SMA_STRAIT@SMA_CON 'XVR3/P4' (17.0 0.0);
ADD CC0402@cap_0402 'XVR4/C1' (17.25 0.0);
ADD CC0402@cap_0402 'XVR4/C2' (17.5 0.0);
ADD SMA_STRAIT@SMA_CON 'XVR4/P1' (17.75 0.0);
ADD SMA_STRAIT@SMA_CON 'XVR4/P2' (18.0 0.0);
ADD SMA_STRAIT@SMA_CON 'XVR4/P3' (18.25 0.0);
ADD SMA_STRAIT@SMA_CON 'XVR4/P4' (18.5 0.0);
ADD CC0402@cap_0402 'XVR5/C1' (18.75 0.0);
ADD CC0402@cap_0402 'XVR5/C2' (19.0 0.0);
ADD SMA_STRAIT@SMA_CON 'XVR5/P1' (19.25 0.0);
ADD SMA_STRAIT@SMA_CON 'XVR5/P2' (19.5 0.0);
ADD SMA_STRAIT@SMA_CON 'XVR5/P3' (19.75 0.0);
ADD SMA_STRAIT@SMA_CON 'XVR5/P4' (20.0 0.0);

# SIGNALS #
SIGNAL 'TOP/GND' P1 5 P1 4 P1 3 P1 2 P2 5 P2 4 P2 3 P2 2 R1 2 C1 2 C2 2 C3 2 C4 2 C5 2 C6 2 C7 2 C8 2 C9 2 C10 2 J1 2 J1 4 J1 6 J1 8 J1 10 J1 12 J1 14 J1 16 P3 A1 P3 A4 P3 A5 P3 A8 P3 A9 P3 A12 P3 A13 P3 A16 P3 A17 P3 A20 P3 A21 P3 A24 P3 A25 P3 A28 P3 A29 P3 A32 P3 A33 P3 A36 P3 A37 P3 A40 P3 B2 P3 B3 P3 B6 P3 B7 P3 B10 P3 B11 P3 B14 P3 B15 P3 B18 P3 B19 P3 B22 P3 B23 P3 B26 P3 B27 P3 B30 P3 B31 P3 B34 P3 B35 P3 B38 P3 B39 P3 C1 P3 C4 P3 C5 P3 C8 P3 C9 P3 C12 P3 C13 P3 C16 P3 C17 P3 C20 P3 C21 P3 C24 P3 C25 P3 C28 P3 C29 P3 C32 P3 C33 P3 C36 P3 C38 P3 C40 P3 D2 P3 D3 P3 D6 P3 D7 P3 D10 P3 D13 P3 D16 P3 D19 P3 D22 P3 D25 P3 D28 P3 D37 P3 D39 P3 E1 P3 E4 P3 E5 P3 E8 P3 E11 P3 E14 P3 E17 P3 E20 P3 E23 P3 E26 P3 E29 P3 E32 P3 E35 P3 E38 P3 E40 P3 F2 P3 F3 P3 F6 P3 F9 P3 F12 P3 F15 P3 F18 P3 F21 P3 F24 P3 F27 P3 F30 P3 F33 P3 F36 P3 F39 P3 G1 P3 G4 P3 G5 P3 G8 P3 G11 P3 G14 P3 G17 P3 G20 P3 G23 P3 G26 P3 G29 P3 G32 P3 G35 P3 G38 P3 G40 P3 H3 P3 H6 P3 H9 P3 H12 P3 H15 P3 H18 P3 H21 P3 H24 P3 H27 P3 H30 P3 H33 P3 H36 P3 H39 P3 J1 P3 J4 P3 J5 P3 J8 P3 J11 P3 J14 P3 J17 P3 J20 P3 J23 P3 J26 P3 J29 P3 J32 P3 J35 P3 J38 P3 J40 P3 K2 P3 K3 P3 K6 P3 K9 P3 K12 P3 K15 P3 K18 P3 K21 P3 K24 P3 K27 P3 K30 P3 K33 P3 K36 P3 K39 CLK/U1 1 CLK/R1 2 CLK/R2 2 CLK/R3 2 CLK/R4 2 CLK/P4 3 CLK/P4 6 CLK/BAL0/R5 1 CLK/BAL1/R5 1 XVR0/P1 5 XVR0/P1 4 XVR0/P1 3 XVR0/P1 2 XVR0/P2 5 XVR0/P2 4 XVR0/P2 3 XVR0/P2 2 XVR0/P3 5 XVR0/P3 4 XVR0/P3 3 XVR0/P3 2 XVR0/P4 5 XVR0/P4 4 XVR0/P4 3 XVR0/P4 2 XVR1/P1 5 XVR1/P1 4 XVR1/P1 3 XVR1/P1 2 XVR1/P2 5 XVR1/P2 4 XVR1/P2 3 XVR1/P2 2 XVR1/P3 5 XVR1/P3 4 XVR1/P3 3 XVR1/P3 2 XVR1/P4 5 XVR1/P4 4 XVR1/P4 3 XVR1/P4 2 XVR2/P1 5 XVR2/P1 4 XVR2/P1 3 XVR2/P1 2 XVR2/P2 5 XVR2/P2 4 XVR2/P2 3 XVR2/P2 2 XVR2/P3 5 XVR2/P3 4 XVR2/P3 3 XVR2/P3 2 XVR2/P4 5 XVR2/P4 4 XVR2/P4 3 XVR2/P4 2 XVR3/P1 5 XVR3/P1 4 XVR3/P1 3 XVR3/P1 2 XVR3/P2 5 XVR3/P2 4 XVR3/P2 3 XVR3/P2 2 XVR3/P3 5 XVR3/P3 4 XVR3/P3 3 XVR3/P3 2 XVR3/P4 5 XVR3/P4 4 XVR3/P4 3 XVR3/P4 2 XVR4/P1 5 XVR4/P1 4 XVR4/P1 3 XVR4/P1 2 XVR4/P2 5 XVR4/P2 4 XVR4/P2 3 XVR4/P2 2 XVR4/P3 5 XVR4/P3 4 XVR4/P3 3 XVR4/P3 2 XVR4/P4 5 XVR4/P4 4 XVR4/P4 3 XVR4/P4 2 XVR5/P1 5 XVR5/P1 4 XVR5/P1 3 XVR5/P1 2 XVR5/P2 5 XVR5/P2 4 XVR5/P2 3 XVR5/P2 2 XVR5/P3 5 XVR5/P3 4 XVR5/P3 3 XVR5/P3 2 XVR5/P4 5 XVR5/P4 4 XVR5/P4 3 XVR5/P4 2;
SIGNAL 'TOP/+3V3' C1 1 C2 1 C3 1 C4 1 C5 1 C6 1 C7 1 C8 1 C9 1 C10 1 P3 C39 P3 D36 P3 D38 P3 D40 CLK/U1 10 CLK/U1 13 CLK/U1 18 CLK/U1 2 CLK/P4 1 CLK/P4 4 CLK/BAL0/R4 1 CLK/BAL1/R4 1;
SIGNAL 'TOP/DP_C2M_P[5]' P3 A38 XVR5/P1 1;
SIGNAL 'TOP/DP_C2M_P[4]' P3 A34 XVR4/P1 1;
SIGNAL 'TOP/DP_C2M_P[3]' P3 A30 XVR3/P1 1;
SIGNAL 'TOP/DP_C2M_P[2]' P3 A26 XVR2/P1 1;
SIGNAL 'TOP/DP_C2M_P[1]' P3 A22 XVR1/P1 1;
SIGNAL 'TOP/DP_C2M_P[0]' P3 C2 XVR0/P1 1;
SIGNAL 'TOP/DP_C2M_N[5]' P3 A39 XVR5/P2 1;
SIGNAL 'TOP/DP_C2M_N[4]' P3 A35 XVR4/P2 1;
SIGNAL 'TOP/DP_C2M_N[3]' P3 A31 XVR3/P2 1;
SIGNAL 'TOP/DP_C2M_N[2]' P3 A27 XVR2/P2 1;
SIGNAL 'TOP/DP_C2M_N[1]' P3 A23 XVR1/P2 1;
SIGNAL 'TOP/DP_C2M_N[0]' P3 C3 XVR0/P2 1;
SIGNAL 'TOP/DP_M2C_P[5]' P3 A18 XVR5/C1 2;
SIGNAL 'TOP/DP_M2C_P[4]' P3 A14 XVR4/C1 2;
SIGNAL 'TOP/DP_M2C_P[3]' P3 A10 XVR3/C1 2;
SIGNAL 'TOP/DP_M2C_P[2]' P3 A6 XVR2/C1 2;
SIGNAL 'TOP/DP_M2C_P[1]' P3 A2 XVR1/C1 2;
SIGNAL 'TOP/DP_M2C_P[0]' P3 C6 XVR0/C1 2;
SIGNAL 'TOP/DP_M2C_N[5]' P3 A19 XVR5/C2 2;
SIGNAL 'TOP/DP_M2C_N[4]' P3 A15 XVR4/C2 2;
SIGNAL 'TOP/DP_M2C_N[3]' P3 A11 XVR3/C2 2;
SIGNAL 'TOP/DP_M2C_N[2]' P3 A7 XVR2/C2 2;
SIGNAL 'TOP/DP_M2C_N[1]' P3 A3 XVR1/C2 2;
SIGNAL 'TOP/DP_M2C_N[0]' P3 C7 XVR0/C2 2;
SIGNAL 'TOP/SYNC_OUT' P1 1 P3 C10;
SIGNAL 'TOP/SYNC_IN' P2 1 R1 1 P3 C11;
SIGNAL 'TOP/LOOPBACK' P3 D30 P3 D31;
SIGNAL 'TOP/DISCRETE[7]' J1 1 P3 C27;
SIGNAL 'TOP/DISCRETE[6]' J1 3 P3 C26;
SIGNAL 'TOP/DISCRETE[5]' J1 5 P3 C23;
SIGNAL 'TOP/DISCRETE[4]' J1 7 P3 C22;
SIGNAL 'TOP/DISCRETE[3]' J1 9 P3 C19;
SIGNAL 'TOP/DISCRETE[2]' J1 11 P3 C18;
SIGNAL 'TOP/DISCRETE[1]' J1 13 P3 C15;
SIGNAL 'TOP/DISCRETE[0]' J1 15 P3 C14;
SIGNAL 'TOP/GBTCLK_M2C_P[0]' P3 D1 CLK/C1 2;
SIGNAL 'TOP/GBTCLK_M2C_P[1]' P3 B20 CLK/C2 2;
SIGNAL 'TOP/GBTCLK_M2C_N[0]' P3 D4 CLK/C3 2;
SIGNAL 'TOP/GBTCLK_M2C_N[1]' P3 B21 CLK/C4 2;
SIGNAL 'TOP/XCVR_PORTS(5)/SMA_M2C[1]' XVR5/P3 1 XVR5/C1 1;
SIGNAL 'TOP/XCVR_PORTS(5)/SMA_M2C[0]' XVR5/P4 1 XVR5/C2 1;
SIGNAL 'TOP/XCVR_PORTS(4)/SMA_M2C[1]' XVR4/P3 1 XVR4/C1 1;
SIGNAL 'TOP/XCVR_PORTS(4)/SMA_M2C[0]' XVR4/P4 1 XVR4/C2 1;
SIGNAL 'TOP/XCVR_PORTS(3)/SMA_M2C[1]' XVR3/P3 1 XVR3/C1 1;
SIGNAL 'TOP/XCVR_PORTS(3)/SMA_M2C[0]' XVR3/P4 1 XVR3/C2 1;
SIGNAL 'TOP/XCVR_PORTS(2)/SMA_M2C[1]' XVR2/P3 1 XVR2/C1 1;
SIGNAL 'TOP/XCVR_PORTS(2)/SMA_M2C[0]' XVR2/P4 1 XVR2/C2 1;
SIGNAL 'TOP/XCVR_PORTS(1)/SMA_M2C[1]' XVR1/P3 1 XVR1/C1 1;
SIGNAL 'TOP/XCVR_PORTS(1)/SMA_M2C[0]' XVR1/P4 1 XVR1/C2 1;
SIGNAL 'TOP/XCVR_PORTS(0)/SMA_M2C[1]' XVR0/P3 1 XVR0/C1 1;
SIGNAL 'TOP/XCVR_PORTS(0)/SMA_M2C[0]' XVR0/P4 1 XVR0/C2 1;
SIGNAL 'TOP/CLOCK_BUF/CLK250P' CLK/P1 1 CLK/BAL0/T1 4;
SIGNAL 'TOP/CLOCK_BUF/CLK250N' CLK/P2 1 CLK/BAL0/T1 5;
SIGNAL 'TOP/CLOCK_BUF/CLK250' CLK/P3 1 CLK/BAL1/T1 4;
SIGNAL 'TOP/CLOCK_BUF/CLK250_BAL_P[0]' CLK/U1 4 CLK/BAL0/R1 2 CLK/BAL0/R3 1;
SIGNAL 'TOP/CLOCK_BUF/CLK250_BAL_P[1]' CLK/U1 6 CLK/BAL1/R1 2 CLK/BAL1/R3 1;
SIGNAL 'TOP/CLOCK_BUF/CLK250_BAL_N[0]' CLK/U1 5 CLK/BAL0/R2 2 CLK/BAL0/R3 2;
SIGNAL 'TOP/CLOCK_BUF/CLK250_BAL_N[1]' CLK/U1 7 CLK/BAL1/R2 2 CLK/BAL1/R3 2;
SIGNAL 'TOP/CLOCK_BUF/DIFF_CLK_RTN' CLK/P1 5 CLK/P1 4 CLK/P1 3 CLK/P1 2 CLK/P2 5 CLK/P2 4 CLK/P2 3 CLK/P2 2;
SIGNAL 'TOP/CLOCK_BUF/SINGLE_CLK_RTN' CLK/P3 5 CLK/P3 4 CLK/P3 3 CLK/P3 2 CLK/BAL1/T1 5;
SIGNAL 'TOP/CLOCK_BUF/CLKS[3]' CLK/U1 16 CLK/C1 1 CLK/R1 1;
SIGNAL 'TOP/CLOCK_BUF/CLKS[2]' CLK/U1 17 CLK/C2 1 CLK/R2 1;
SIGNAL 'TOP/CLOCK_BUF/CLKS[1]' CLK/U1 19 CLK/C3 1 CLK/R3 1;
SIGNAL 'TOP/CLOCK_BUF/CLKS[0]' CLK/U1 20 CLK/C4 1 CLK/R4 1;
SIGNAL 'TOP/CLOCK_BUF/CLK_SEL' CLK/U1 3 CLK/P4 2;
SIGNAL 'TOP/CLOCK_BUF/BALUNS(0)/SEC_P' CLK/BAL0/T1 1 CLK/BAL0/R1 1;
SIGNAL 'TOP/CLOCK_BUF/BALUNS(0)/SEC_N' CLK/BAL0/T1 3 CLK/BAL0/R2 1;
SIGNAL 'TOP/CLOCK_BUF/BALUNS(0)/SEC_TAP' CLK/BAL0/T1 2 CLK/BAL0/R4 2 CLK/BAL0/R5 2;
SIGNAL 'TOP/CLOCK_BUF/BALUNS(1)/SEC_P' CLK/BAL1/T1 1 CLK/BAL1/R1 1;
SIGNAL 'TOP/CLOCK_BUF/BALUNS(1)/SEC_N' CLK/BAL1/T1 3 CLK/BAL1/R2 1;
SIGNAL 'TOP/CLOCK_BUF/BALUNS(1)/SEC_TAP' CLK/BAL1/T1 2 CLK/BAL1/R4 2 CLK/BAL1/R5 2;
