// Seed: 2413711193
module module_0 (
    input  wor  id_0,
    input  tri  id_1,
    input  tri0 id_2,
    input  tri  id_3,
    output wire id_4
);
  tri0 id_6;
  wire id_7;
  supply1 id_8;
  tri id_9, id_10 = id_0 - id_3;
  assign module_1.type_1 = 0;
  wand id_11;
  assign id_11.id_3 = 1;
  wor id_12;
  integer id_13;
  assign id_6  = 1;
  assign id_12 = 1'd0 - 1;
endmodule
module module_1 (
    input  wire id_0,
    output tri  id_1,
    input  wand id_2
);
  uwire id_4;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_4,
      id_2,
      id_4
  );
  always if (1) if (id_4) id_4 = id_2;
  assign id_1 = id_4;
  assign id_4 = id_2;
  wor id_5 = id_2;
  wire id_6, id_7;
endmodule
