create_clock -period 4 -name ip_clk.ip_clk [get_ports {ip_clk}] -waveform { 0.000000 2.000000  }
set_property HD.CLK_SRC BUFGCTRL_X0Y32 [get_ports {ip_clk}] 
set_max_delay -from [get_ports {InReg0[0]}]  -to [get_pins {cntl/In0_reg[0]/D}] -datapath_only 5
set_max_delay -from [get_ports {InReg0[10]}]  -to [get_pins {cntl/In0_reg[10]/D}] -datapath_only 5
set_max_delay -from [get_ports {InReg0[11]}]  -to [get_pins {cntl/In0_reg[11]/D}] -datapath_only 5
set_max_delay -from [get_ports {InReg0[12]}]  -to [get_pins {cntl/In0_reg[12]/D}] -datapath_only 5
set_max_delay -from [get_ports {InReg0[13]}]  -to [get_pins {cntl/In0_reg[13]/D}] -datapath_only 5
set_max_delay -from [get_ports {InReg0[14]}]  -to [get_pins {cntl/In0_reg[14]/D}] -datapath_only 5
set_max_delay -from [get_ports {InReg0[15]}]  -to [get_pins {cntl/In0_reg[15]/D}] -datapath_only 5
set_max_delay -from [get_ports {InReg0[16]}]  -to [get_pins {cntl/In0_reg[16]/D}] -datapath_only 5
set_max_delay -from [get_ports {InReg0[17]}]  -to [get_pins {cntl/In0_reg[17]/D}] -datapath_only 5
set_max_delay -from [get_ports {InReg0[18]}]  -to [get_pins {cntl/In0_reg[18]/D}] -datapath_only 5
set_max_delay -from [get_ports {InReg0[19]}]  -to [get_pins {cntl/In0_reg[19]/D}] -datapath_only 5
set_max_delay -from [get_ports {InReg0[1]}]  -to [get_pins {cntl/In0_reg[1]/D}] -datapath_only 5
set_max_delay -from [get_ports {InReg0[20]}]  -to [get_pins {cntl/In0_reg[20]/D}] -datapath_only 5
set_max_delay -from [get_ports {InReg0[21]}]  -to [get_pins {cntl/In0_reg[21]/D}] -datapath_only 5
set_max_delay -from [get_ports {InReg0[22]}]  -to [get_pins {cntl/In0_reg[22]/D}] -datapath_only 5
set_max_delay -from [get_ports {InReg0[23]}]  -to [get_pins {cntl/In0_reg[23]/D}] -datapath_only 5
set_max_delay -from [get_ports {InReg0[24]}]  -to [get_pins {cntl/In0_reg[24]/D}] -datapath_only 5
set_max_delay -from [get_ports {InReg0[25]}]  -to [get_pins {cntl/In0_reg[25]/D}] -datapath_only 5
set_max_delay -from [get_ports {InReg0[26]}]  -to [get_pins {cntl/In0_reg[26]/D}] -datapath_only 5
set_max_delay -from [get_ports {InReg0[27]}]  -to [get_pins {cntl/In0_reg[27]/D}] -datapath_only 5
set_max_delay -from [get_ports {InReg0[28]}]  -to [get_pins {cntl/In0_reg[28]/D}] -datapath_only 5
set_max_delay -from [get_ports {InReg0[29]}]  -to [get_pins {cntl/In0_reg[29]/D}] -datapath_only 5
set_max_delay -from [get_ports {InReg0[2]}]  -to [get_pins {cntl/In0_reg[2]/D}] -datapath_only 5
set_max_delay -from [get_ports {InReg0[30]}]  -to [get_pins {cntl/In0_reg[30]/D}] -datapath_only 5
set_max_delay -from [get_ports {InReg0[31]}]  -to [get_pins {cntl/In0_reg[31]/D}] -datapath_only 5
set_max_delay -from [get_ports {InReg0[3]}]  -to [get_pins {cntl/In0_reg[3]/D}] -datapath_only 5
set_max_delay -from [get_ports {InReg0[4]}]  -to [get_pins {cntl/In0_reg[4]/D}] -datapath_only 5
set_max_delay -from [get_ports {InReg0[5]}]  -to [get_pins {cntl/In0_reg[5]/D}] -datapath_only 5
set_max_delay -from [get_ports {InReg0[6]}]  -to [get_pins {cntl/In0_reg[6]/D}] -datapath_only 5
set_max_delay -from [get_ports {InReg0[7]}]  -to [get_pins {cntl/In0_reg[7]/D}] -datapath_only 5
set_max_delay -from [get_ports {InReg0[8]}]  -to [get_pins {cntl/In0_reg[8]/D}] -datapath_only 5
set_max_delay -from [get_ports {InReg0[9]}]  -to [get_pins {cntl/In0_reg[9]/D}] -datapath_only 5
set_max_delay -from [get_ports {InReg1[0]}]  -to [get_pins {cntl/In1_reg[0]/D}] -datapath_only 5
set_max_delay -from [get_ports {InReg1[10]}]  -to [get_pins {cntl/In1_reg[10]/D}] -datapath_only 5
set_max_delay -from [get_ports {InReg1[11]}]  -to [get_pins {cntl/In1_reg[11]/D}] -datapath_only 5
set_max_delay -from [get_ports {InReg1[12]}]  -to [get_pins {cntl/In1_reg[12]/D}] -datapath_only 5
set_max_delay -from [get_ports {InReg1[13]}]  -to [get_pins {cntl/In1_reg[13]/D}] -datapath_only 5
set_max_delay -from [get_ports {InReg1[14]}]  -to [get_pins {cntl/In1_reg[14]/D}] -datapath_only 5
set_max_delay -from [get_ports {InReg1[15]}]  -to [get_pins {cntl/In1_reg[15]/D}] -datapath_only 5
set_max_delay -from [get_ports {InReg1[16]}]  -to [get_pins {cntl/In1_reg[16]/D}] -datapath_only 5
set_max_delay -from [get_ports {InReg1[17]}]  -to [get_pins {cntl/In1_reg[17]/D}] -datapath_only 5
set_max_delay -from [get_ports {InReg1[18]}]  -to [get_pins {cntl/In1_reg[18]/D}] -datapath_only 5
set_max_delay -from [get_ports {InReg1[19]}]  -to [get_pins {cntl/In1_reg[19]/D}] -datapath_only 5
set_max_delay -from [get_ports {InReg1[1]}]  -to [get_pins {cntl/In1_reg[1]/D}] -datapath_only 5
set_max_delay -from [get_ports {InReg1[20]}]  -to [get_pins {cntl/In1_reg[20]/D}] -datapath_only 5
set_max_delay -from [get_ports {InReg1[21]}]  -to [get_pins {cntl/In1_reg[21]/D}] -datapath_only 5
set_max_delay -from [get_ports {InReg1[22]}]  -to [get_pins {cntl/In1_reg[22]/D}] -datapath_only 5
set_max_delay -from [get_ports {InReg1[23]}]  -to [get_pins {cntl/In1_reg[23]/D}] -datapath_only 5
set_max_delay -from [get_ports {InReg1[24]}]  -to [get_pins {cntl/In1_reg[24]/D}] -datapath_only 5
set_max_delay -from [get_ports {InReg1[25]}]  -to [get_pins {cntl/In1_reg[25]/D}] -datapath_only 5
set_max_delay -from [get_ports {InReg1[26]}]  -to [get_pins {cntl/In1_reg[26]/D}] -datapath_only 5
set_max_delay -from [get_ports {InReg1[27]}]  -to [get_pins {cntl/In1_reg[27]/D}] -datapath_only 5
set_max_delay -from [get_ports {InReg1[28]}]  -to [get_pins {cntl/In1_reg[28]/D}] -datapath_only 5
set_max_delay -from [get_ports {InReg1[29]}]  -to [get_pins {cntl/In1_reg[29]/D}] -datapath_only 5
set_max_delay -from [get_ports {InReg1[2]}]  -to [get_pins {cntl/In1_reg[2]/D}] -datapath_only 5
set_max_delay -from [get_ports {InReg1[30]}]  -to [get_pins {cntl/In1_reg[30]/D}] -datapath_only 5
set_max_delay -from [get_ports {InReg1[31]}]  -to [get_pins {cntl/In1_reg[31]/D}] -datapath_only 5
set_max_delay -from [get_ports {InReg1[3]}]  -to [get_pins {cntl/In1_reg[3]/D}] -datapath_only 5
set_max_delay -from [get_ports {InReg1[4]}]  -to [get_pins {cntl/In1_reg[4]/D}] -datapath_only 5
set_max_delay -from [get_ports {InReg1[5]}]  -to [get_pins {cntl/In1_reg[5]/D}] -datapath_only 5
set_max_delay -from [get_ports {InReg1[6]}]  -to [get_pins {cntl/In1_reg[6]/D}] -datapath_only 5
set_max_delay -from [get_ports {InReg1[7]}]  -to [get_pins {cntl/In1_reg[7]/D}] -datapath_only 5
set_max_delay -from [get_ports {InReg1[8]}]  -to [get_pins {cntl/In1_reg[8]/D}] -datapath_only 5
set_max_delay -from [get_ports {InReg1[9]}]  -to [get_pins {cntl/In1_reg[9]/D}] -datapath_only 5
set_max_delay -from [get_ports {InReg2[0]}]  -to [get_pins {cntl/In2_reg[0]/D}] -datapath_only 5
set_max_delay -from [get_ports {InReg2[10]}]  -to [get_pins {cntl/In2_reg[10]/D}] -datapath_only 5
set_max_delay -from [get_ports {InReg2[11]}]  -to [get_pins {cntl/In2_reg[11]/D}] -datapath_only 5
set_max_delay -from [get_ports {InReg2[12]}]  -to [get_pins {cntl/In2_reg[12]/D}] -datapath_only 5
set_max_delay -from [get_ports {InReg2[13]}]  -to [get_pins {cntl/In2_reg[13]/D}] -datapath_only 5
set_max_delay -from [get_ports {InReg2[14]}]  -to [get_pins {cntl/In2_reg[14]/D}] -datapath_only 5
set_max_delay -from [get_ports {InReg2[15]}]  -to [get_pins {cntl/In2_reg[15]/D}] -datapath_only 5
set_max_delay -from [get_ports {InReg2[16]}]  -to [get_pins {cntl/In2_reg[16]/D}] -datapath_only 5
set_max_delay -from [get_ports {InReg2[17]}]  -to [get_pins {cntl/In2_reg[17]/D}] -datapath_only 5
set_max_delay -from [get_ports {InReg2[18]}]  -to [get_pins {cntl/In2_reg[18]/D}] -datapath_only 5
set_max_delay -from [get_ports {InReg2[19]}]  -to [get_pins {cntl/In2_reg[19]/D}] -datapath_only 5
set_max_delay -from [get_ports {InReg2[1]}]  -to [get_pins {cntl/In2_reg[1]/D}] -datapath_only 5
set_max_delay -from [get_ports {InReg2[20]}]  -to [get_pins {cntl/In2_reg[20]/D}] -datapath_only 5
set_max_delay -from [get_ports {InReg2[21]}]  -to [get_pins {cntl/In2_reg[21]/D}] -datapath_only 5
set_max_delay -from [get_ports {InReg2[22]}]  -to [get_pins {cntl/In2_reg[22]/D}] -datapath_only 5
set_max_delay -from [get_ports {InReg2[23]}]  -to [get_pins {cntl/In2_reg[23]/D}] -datapath_only 5
set_max_delay -from [get_ports {InReg2[24]}]  -to [get_pins {cntl/In2_reg[24]/D}] -datapath_only 5
set_max_delay -from [get_ports {InReg2[25]}]  -to [get_pins {cntl/In2_reg[25]/D}] -datapath_only 5
set_max_delay -from [get_ports {InReg2[26]}]  -to [get_pins {cntl/In2_reg[26]/D}] -datapath_only 5
set_max_delay -from [get_ports {InReg2[27]}]  -to [get_pins {cntl/In2_reg[27]/D}] -datapath_only 5
set_max_delay -from [get_ports {InReg2[28]}]  -to [get_pins {cntl/In2_reg[28]/D}] -datapath_only 5
set_max_delay -from [get_ports {InReg2[29]}]  -to [get_pins {cntl/In2_reg[29]/D}] -datapath_only 5
set_max_delay -from [get_ports {InReg2[2]}]  -to [get_pins {cntl/In2_reg[2]/D}] -datapath_only 5
set_max_delay -from [get_ports {InReg2[30]}]  -to [get_pins {cntl/In2_reg[30]/D}] -datapath_only 5
set_max_delay -from [get_ports {InReg2[31]}]  -to [get_pins {cntl/In2_reg[31]/D}] -datapath_only 5
set_max_delay -from [get_ports {InReg2[3]}]  -to [get_pins {cntl/In2_reg[3]/D}] -datapath_only 5
set_max_delay -from [get_ports {InReg2[4]}]  -to [get_pins {cntl/In2_reg[4]/D}] -datapath_only 5
set_max_delay -from [get_ports {InReg2[5]}]  -to [get_pins {cntl/In2_reg[5]/D}] -datapath_only 5
set_max_delay -from [get_ports {InReg2[6]}]  -to [get_pins {cntl/In2_reg[6]/D}] -datapath_only 5
set_max_delay -from [get_ports {InReg2[7]}]  -to [get_pins {cntl/In2_reg[7]/D}] -datapath_only 5
set_max_delay -from [get_ports {InReg2[8]}]  -to [get_pins {cntl/In2_reg[8]/D}] -datapath_only 5
set_max_delay -from [get_ports {InReg2[9]}]  -to [get_pins {cntl/In2_reg[9]/D}] -datapath_only 5
set_max_delay -from [get_ports {InReg3[0]}]  -to [get_pins {cntl/In3_reg[0]/D}] -datapath_only 5
set_max_delay -from [get_ports {InReg3[10]}]  -to [get_pins {cntl/In3_reg[10]/D}] -datapath_only 5
set_max_delay -from [get_ports {InReg3[11]}]  -to [get_pins {cntl/In3_reg[11]/D}] -datapath_only 5
set_max_delay -from [get_ports {InReg3[12]}]  -to [get_pins {cntl/In3_reg[12]/D}] -datapath_only 5
set_max_delay -from [get_ports {InReg3[13]}]  -to [get_pins {cntl/In3_reg[13]/D}] -datapath_only 5
set_max_delay -from [get_ports {InReg3[14]}]  -to [get_pins {cntl/In3_reg[14]/D}] -datapath_only 5
set_max_delay -from [get_ports {InReg3[15]}]  -to [get_pins {cntl/In3_reg[15]/D}] -datapath_only 5
set_max_delay -from [get_ports {InReg3[16]}]  -to [get_pins {cntl/In3_reg[16]/D}] -datapath_only 5
set_max_delay -from [get_ports {InReg3[17]}]  -to [get_pins {cntl/In3_reg[17]/D}] -datapath_only 5
set_max_delay -from [get_ports {InReg3[18]}]  -to [get_pins {cntl/In3_reg[18]/D}] -datapath_only 5
set_max_delay -from [get_ports {InReg3[19]}]  -to [get_pins {cntl/In3_reg[19]/D}] -datapath_only 5
set_max_delay -from [get_ports {InReg3[1]}]  -to [get_pins {cntl/In3_reg[1]/D}] -datapath_only 5
set_max_delay -from [get_ports {InReg3[20]}]  -to [get_pins {cntl/In3_reg[20]/D}] -datapath_only 5
set_max_delay -from [get_ports {InReg3[21]}]  -to [get_pins {cntl/In3_reg[21]/D}] -datapath_only 5
set_max_delay -from [get_ports {InReg3[22]}]  -to [get_pins {cntl/In3_reg[22]/D}] -datapath_only 5
set_max_delay -from [get_ports {InReg3[23]}]  -to [get_pins {cntl/In3_reg[23]/D}] -datapath_only 5
set_max_delay -from [get_ports {InReg3[24]}]  -to [get_pins {cntl/In3_reg[24]/D}] -datapath_only 5
set_max_delay -from [get_ports {InReg3[25]}]  -to [get_pins {cntl/In3_reg[25]/D}] -datapath_only 5
set_max_delay -from [get_ports {InReg3[26]}]  -to [get_pins {cntl/In3_reg[26]/D}] -datapath_only 5
set_max_delay -from [get_ports {InReg3[27]}]  -to [get_pins {cntl/In3_reg[27]/D}] -datapath_only 5
set_max_delay -from [get_ports {InReg3[28]}]  -to [get_pins {cntl/In3_reg[28]/D}] -datapath_only 5
set_max_delay -from [get_ports {InReg3[29]}]  -to [get_pins {cntl/In3_reg[29]/D}] -datapath_only 5
set_max_delay -from [get_ports {InReg3[2]}]  -to [get_pins {cntl/In3_reg[2]/D}] -datapath_only 5
set_max_delay -from [get_ports {InReg3[30]}]  -to [get_pins {cntl/In3_reg[30]/D}] -datapath_only 5
set_max_delay -from [get_ports {InReg3[31]}]  -to [get_pins {cntl/In3_reg[31]/D}] -datapath_only 5
set_max_delay -from [get_ports {InReg3[3]}]  -to [get_pins {cntl/In3_reg[3]/D}] -datapath_only 5
set_max_delay -from [get_ports {InReg3[4]}]  -to [get_pins {cntl/In3_reg[4]/D}] -datapath_only 5
set_max_delay -from [get_ports {InReg3[5]}]  -to [get_pins {cntl/In3_reg[5]/D}] -datapath_only 5
set_max_delay -from [get_ports {InReg3[6]}]  -to [get_pins {cntl/In3_reg[6]/D}] -datapath_only 5
set_max_delay -from [get_ports {InReg3[7]}]  -to [get_pins {cntl/In3_reg[7]/D}] -datapath_only 5
set_max_delay -from [get_ports {InReg3[8]}]  -to [get_pins {cntl/In3_reg[8]/D}] -datapath_only 5
set_max_delay -from [get_ports {InReg3[9]}]  -to [get_pins {cntl/In3_reg[9]/D}] -datapath_only 5
set_max_delay -from [get_ports {InReg4[0]}]  -to [get_pins {cntl/In4_reg[0]/D}] -datapath_only 5
set_max_delay -from [get_ports {InReg4[10]}]  -to [get_pins {cntl/In4_reg[10]/D}] -datapath_only 5
set_max_delay -from [get_ports {InReg4[11]}]  -to [get_pins {cntl/In4_reg[11]/D}] -datapath_only 5
set_max_delay -from [get_ports {InReg4[12]}]  -to [get_pins {cntl/In4_reg[12]/D}] -datapath_only 5
set_max_delay -from [get_ports {InReg4[13]}]  -to [get_pins {cntl/In4_reg[13]/D}] -datapath_only 5
set_max_delay -from [get_ports {InReg4[14]}]  -to [get_pins {cntl/In4_reg[14]/D}] -datapath_only 5
set_max_delay -from [get_ports {InReg4[15]}]  -to [get_pins {cntl/In4_reg[15]/D}] -datapath_only 5
set_max_delay -from [get_ports {InReg4[16]}]  -to [get_pins {cntl/In4_reg[16]/D}] -datapath_only 5
set_max_delay -from [get_ports {InReg4[17]}]  -to [get_pins {cntl/In4_reg[17]/D}] -datapath_only 5
set_max_delay -from [get_ports {InReg4[18]}]  -to [get_pins {cntl/In4_reg[18]/D}] -datapath_only 5
set_max_delay -from [get_ports {InReg4[19]}]  -to [get_pins {cntl/In4_reg[19]/D}] -datapath_only 5
set_max_delay -from [get_ports {InReg4[1]}]  -to [get_pins {cntl/In4_reg[1]/D}] -datapath_only 5
set_max_delay -from [get_ports {InReg4[20]}]  -to [get_pins {cntl/In4_reg[20]/D}] -datapath_only 5
set_max_delay -from [get_ports {InReg4[21]}]  -to [get_pins {cntl/In4_reg[21]/D}] -datapath_only 5
set_max_delay -from [get_ports {InReg4[22]}]  -to [get_pins {cntl/In4_reg[22]/D}] -datapath_only 5
set_max_delay -from [get_ports {InReg4[23]}]  -to [get_pins {cntl/In4_reg[23]/D}] -datapath_only 5
set_max_delay -from [get_ports {InReg4[24]}]  -to [get_pins {cntl/In4_reg[24]/D}] -datapath_only 5
set_max_delay -from [get_ports {InReg4[25]}]  -to [get_pins {cntl/In4_reg[25]/D}] -datapath_only 5
set_max_delay -from [get_ports {InReg4[26]}]  -to [get_pins {cntl/In4_reg[26]/D}] -datapath_only 5
set_max_delay -from [get_ports {InReg4[27]}]  -to [get_pins {cntl/In4_reg[27]/D}] -datapath_only 5
set_max_delay -from [get_ports {InReg4[28]}]  -to [get_pins {cntl/In4_reg[28]/D}] -datapath_only 5
set_max_delay -from [get_ports {InReg4[29]}]  -to [get_pins {cntl/In4_reg[29]/D}] -datapath_only 5
set_max_delay -from [get_ports {InReg4[2]}]  -to [get_pins {cntl/In4_reg[2]/D}] -datapath_only 5
set_max_delay -from [get_ports {InReg4[30]}]  -to [get_pins {cntl/In4_reg[30]/D}] -datapath_only 5
set_max_delay -from [get_ports {InReg4[31]}]  -to [get_pins {cntl/In4_reg[31]/D}] -datapath_only 5
set_max_delay -from [get_ports {InReg4[3]}]  -to [get_pins {cntl/In4_reg[3]/D}] -datapath_only 5
set_max_delay -from [get_ports {InReg4[4]}]  -to [get_pins {cntl/In4_reg[4]/D}] -datapath_only 5
set_max_delay -from [get_ports {InReg4[5]}]  -to [get_pins {cntl/In4_reg[5]/D}] -datapath_only 5
set_max_delay -from [get_ports {InReg4[6]}]  -to [get_pins {cntl/In4_reg[6]/D}] -datapath_only 5
set_max_delay -from [get_ports {InReg4[7]}]  -to [get_pins {cntl/In4_reg[7]/D}] -datapath_only 5
set_max_delay -from [get_ports {InReg4[8]}]  -to [get_pins {cntl/In4_reg[8]/D}] -datapath_only 5
set_max_delay -from [get_ports {InReg4[9]}]  -to [get_pins {cntl/In4_reg[9]/D}] -datapath_only 5
set_max_delay -from [get_ports {InReg5[0]}]  -to [get_pins {cntl/In5_reg[0]/D}] -datapath_only 5
set_max_delay -from [get_ports {InReg5[10]}]  -to [get_pins {cntl/In5_reg[10]/D}] -datapath_only 5
set_max_delay -from [get_ports {InReg5[11]}]  -to [get_pins {cntl/In5_reg[11]/D}] -datapath_only 5
set_max_delay -from [get_ports {InReg5[12]}]  -to [get_pins {cntl/In5_reg[12]/D}] -datapath_only 5
set_max_delay -from [get_ports {InReg5[13]}]  -to [get_pins {cntl/In5_reg[13]/D}] -datapath_only 5
set_max_delay -from [get_ports {InReg5[14]}]  -to [get_pins {cntl/In5_reg[14]/D}] -datapath_only 5
set_max_delay -from [get_ports {InReg5[15]}]  -to [get_pins {cntl/In5_reg[15]/D}] -datapath_only 5
set_max_delay -from [get_ports {InReg5[16]}]  -to [get_pins {cntl/In5_reg[16]/D}] -datapath_only 5
set_max_delay -from [get_ports {InReg5[17]}]  -to [get_pins {cntl/In5_reg[17]/D}] -datapath_only 5
set_max_delay -from [get_ports {InReg5[18]}]  -to [get_pins {cntl/In5_reg[18]/D}] -datapath_only 5
set_max_delay -from [get_ports {InReg5[19]}]  -to [get_pins {cntl/In5_reg[19]/D}] -datapath_only 5
set_max_delay -from [get_ports {InReg5[1]}]  -to [get_pins {cntl/In5_reg[1]/D}] -datapath_only 5
set_max_delay -from [get_ports {InReg5[20]}]  -to [get_pins {cntl/In5_reg[20]/D}] -datapath_only 5
set_max_delay -from [get_ports {InReg5[21]}]  -to [get_pins {cntl/In5_reg[21]/D}] -datapath_only 5
set_max_delay -from [get_ports {InReg5[22]}]  -to [get_pins {cntl/In5_reg[22]/D}] -datapath_only 5
set_max_delay -from [get_ports {InReg5[23]}]  -to [get_pins {cntl/In5_reg[23]/D}] -datapath_only 5
set_max_delay -from [get_ports {InReg5[24]}]  -to [get_pins {cntl/In5_reg[24]/D}] -datapath_only 5
set_max_delay -from [get_ports {InReg5[25]}]  -to [get_pins {cntl/In5_reg[25]/D}] -datapath_only 5
set_max_delay -from [get_ports {InReg5[26]}]  -to [get_pins {cntl/In5_reg[26]/D}] -datapath_only 5
set_max_delay -from [get_ports {InReg5[27]}]  -to [get_pins {cntl/In5_reg[27]/D}] -datapath_only 5
set_max_delay -from [get_ports {InReg5[28]}]  -to [get_pins {cntl/In5_reg[28]/D}] -datapath_only 5
set_max_delay -from [get_ports {InReg5[29]}]  -to [get_pins {cntl/In5_reg[29]/D}] -datapath_only 5
set_max_delay -from [get_ports {InReg5[2]}]  -to [get_pins {cntl/In5_reg[2]/D}] -datapath_only 5
set_max_delay -from [get_ports {InReg5[30]}]  -to [get_pins {cntl/In5_reg[30]/D}] -datapath_only 5
set_max_delay -from [get_ports {InReg5[31]}]  -to [get_pins {cntl/In5_reg[31]/D}] -datapath_only 5
set_max_delay -from [get_ports {InReg5[3]}]  -to [get_pins {cntl/In5_reg[3]/D}] -datapath_only 5
set_max_delay -from [get_ports {InReg5[4]}]  -to [get_pins {cntl/In5_reg[4]/D}] -datapath_only 5
set_max_delay -from [get_ports {InReg5[5]}]  -to [get_pins {cntl/In5_reg[5]/D}] -datapath_only 5
set_max_delay -from [get_ports {InReg5[6]}]  -to [get_pins {cntl/In5_reg[6]/D}] -datapath_only 5
set_max_delay -from [get_ports {InReg5[7]}]  -to [get_pins {cntl/In5_reg[7]/D}] -datapath_only 5
set_max_delay -from [get_ports {InReg5[8]}]  -to [get_pins {cntl/In5_reg[8]/D}] -datapath_only 5
set_max_delay -from [get_ports {InReg5[9]}]  -to [get_pins {cntl/In5_reg[9]/D}] -datapath_only 5
set_max_delay -from [get_ports {InReg6[0]}]  -to [get_pins {cntl/In6_reg[0]/D}] -datapath_only 5
set_max_delay -from [get_ports {InReg6[10]}]  -to [get_pins {cntl/In6_reg[10]/D}] -datapath_only 5
set_max_delay -from [get_ports {InReg6[11]}]  -to [get_pins {cntl/In6_reg[11]/D}] -datapath_only 5
set_max_delay -from [get_ports {InReg6[12]}]  -to [get_pins {cntl/In6_reg[12]/D}] -datapath_only 5
set_max_delay -from [get_ports {InReg6[13]}]  -to [get_pins {cntl/In6_reg[13]/D}] -datapath_only 5
set_max_delay -from [get_ports {InReg6[14]}]  -to [get_pins {cntl/In6_reg[14]/D}] -datapath_only 5
set_max_delay -from [get_ports {InReg6[15]}]  -to [get_pins {cntl/In6_reg[15]/D}] -datapath_only 5
set_max_delay -from [get_ports {InReg6[16]}]  -to [get_pins {cntl/In6_reg[16]/D}] -datapath_only 5
set_max_delay -from [get_ports {InReg6[17]}]  -to [get_pins {cntl/In6_reg[17]/D}] -datapath_only 5
set_max_delay -from [get_ports {InReg6[18]}]  -to [get_pins {cntl/In6_reg[18]/D}] -datapath_only 5
set_max_delay -from [get_ports {InReg6[19]}]  -to [get_pins {cntl/In6_reg[19]/D}] -datapath_only 5
set_max_delay -from [get_ports {InReg6[1]}]  -to [get_pins {cntl/In6_reg[1]/D}] -datapath_only 5
set_max_delay -from [get_ports {InReg6[20]}]  -to [get_pins {cntl/In6_reg[20]/D}] -datapath_only 5
set_max_delay -from [get_ports {InReg6[21]}]  -to [get_pins {cntl/In6_reg[21]/D}] -datapath_only 5
set_max_delay -from [get_ports {InReg6[22]}]  -to [get_pins {cntl/In6_reg[22]/D}] -datapath_only 5
set_max_delay -from [get_ports {InReg6[23]}]  -to [get_pins {cntl/In6_reg[23]/D}] -datapath_only 5
set_max_delay -from [get_ports {InReg6[24]}]  -to [get_pins {cntl/In6_reg[24]/D}] -datapath_only 5
set_max_delay -from [get_ports {InReg6[25]}]  -to [get_pins {cntl/In6_reg[25]/D}] -datapath_only 5
set_max_delay -from [get_ports {InReg6[26]}]  -to [get_pins {cntl/In6_reg[26]/D}] -datapath_only 5
set_max_delay -from [get_ports {InReg6[27]}]  -to [get_pins {cntl/In6_reg[27]/D}] -datapath_only 5
set_max_delay -from [get_ports {InReg6[28]}]  -to [get_pins {cntl/In6_reg[28]/D}] -datapath_only 5
set_max_delay -from [get_ports {InReg6[29]}]  -to [get_pins {cntl/In6_reg[29]/D}] -datapath_only 5
set_max_delay -from [get_ports {InReg6[2]}]  -to [get_pins {cntl/In6_reg[2]/D}] -datapath_only 5
set_max_delay -from [get_ports {InReg6[30]}]  -to [get_pins {cntl/In6_reg[30]/D}] -datapath_only 5
set_max_delay -from [get_ports {InReg6[31]}]  -to [get_pins {cntl/In6_reg[31]/D}] -datapath_only 5
set_max_delay -from [get_ports {InReg6[3]}]  -to [get_pins {cntl/In6_reg[3]/D}] -datapath_only 5
set_max_delay -from [get_ports {InReg6[4]}]  -to [get_pins {cntl/In6_reg[4]/D}] -datapath_only 5
set_max_delay -from [get_ports {InReg6[5]}]  -to [get_pins {cntl/In6_reg[5]/D}] -datapath_only 5
set_max_delay -from [get_ports {InReg6[6]}]  -to [get_pins {cntl/In6_reg[6]/D}] -datapath_only 5
set_max_delay -from [get_ports {InReg6[7]}]  -to [get_pins {cntl/In6_reg[7]/D}] -datapath_only 5
set_max_delay -from [get_ports {InReg6[8]}]  -to [get_pins {cntl/In6_reg[8]/D}] -datapath_only 5
set_max_delay -from [get_ports {InReg6[9]}]  -to [get_pins {cntl/In6_reg[9]/D}] -datapath_only 5
set_max_delay -from [get_ports {Reg_Din[0]}]  -to [get_pins {app/master/user_reg_synch/fifo_from_user/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/I}] -datapath_only 2
set_max_delay -from [get_ports {Reg_Din[10]}]  -to [get_pins {app/master/user_reg_synch/fifo_from_user/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMC/I}] -datapath_only 2
set_max_delay -from [get_ports {Reg_Din[11]}]  -to [get_pins {app/master/user_reg_synch/fifo_from_user/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMC_D1/I}] -datapath_only 2
set_max_delay -from [get_ports {Reg_Din[12]}]  -to [get_pins {app/master/user_reg_synch/fifo_from_user/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_17/RAMA/I}] -datapath_only 2
set_max_delay -from [get_ports {Reg_Din[13]}]  -to [get_pins {app/master/user_reg_synch/fifo_from_user/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_17/RAMA_D1/I}] -datapath_only 2
set_max_delay -from [get_ports {Reg_Din[14]}]  -to [get_pins {app/master/user_reg_synch/fifo_from_user/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_17/RAMB/I}] -datapath_only 2
set_max_delay -from [get_ports {Reg_Din[15]}]  -to [get_pins {app/master/user_reg_synch/fifo_from_user/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_17/RAMB_D1/I}] -datapath_only 2
set_max_delay -from [get_ports {Reg_Din[16]}]  -to [get_pins {app/master/user_reg_synch/fifo_from_user/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_17/RAMC/I}] -datapath_only 2
set_max_delay -from [get_ports {Reg_Din[17]}]  -to [get_pins {app/master/user_reg_synch/fifo_from_user/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_17/RAMC_D1/I}] -datapath_only 2
set_max_delay -from [get_ports {Reg_Din[18]}]  -to [get_pins {app/master/user_reg_synch/fifo_from_user/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_18_23/RAMA/I}] -datapath_only 2
set_max_delay -from [get_ports {Reg_Din[19]}]  -to [get_pins {app/master/user_reg_synch/fifo_from_user/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_18_23/RAMA_D1/I}] -datapath_only 2
set_max_delay -from [get_ports {Reg_Din[1]}]  -to [get_pins {app/master/user_reg_synch/fifo_from_user/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/I}] -datapath_only 2
set_max_delay -from [get_ports {Reg_Din[20]}]  -to [get_pins {app/master/user_reg_synch/fifo_from_user/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_18_23/RAMB/I}] -datapath_only 2
set_max_delay -from [get_ports {Reg_Din[21]}]  -to [get_pins {app/master/user_reg_synch/fifo_from_user/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_18_23/RAMB_D1/I}] -datapath_only 2
set_max_delay -from [get_ports {Reg_Din[22]}]  -to [get_pins {app/master/user_reg_synch/fifo_from_user/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_18_23/RAMC/I}] -datapath_only 2
set_max_delay -from [get_ports {Reg_Din[23]}]  -to [get_pins {app/master/user_reg_synch/fifo_from_user/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_18_23/RAMC_D1/I}] -datapath_only 2
set_max_delay -from [get_ports {Reg_Din[24]}]  -to [get_pins {app/master/user_reg_synch/fifo_from_user/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_24_29/RAMA/I}] -datapath_only 2
set_max_delay -from [get_ports {Reg_Din[25]}]  -to [get_pins {app/master/user_reg_synch/fifo_from_user/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_24_29/RAMA_D1/I}] -datapath_only 2
set_max_delay -from [get_ports {Reg_Din[26]}]  -to [get_pins {app/master/user_reg_synch/fifo_from_user/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_24_29/RAMB/I}] -datapath_only 2
set_max_delay -from [get_ports {Reg_Din[27]}]  -to [get_pins {app/master/user_reg_synch/fifo_from_user/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_24_29/RAMB_D1/I}] -datapath_only 2
set_max_delay -from [get_ports {Reg_Din[28]}]  -to [get_pins {app/master/user_reg_synch/fifo_from_user/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_24_29/RAMC/I}] -datapath_only 2
set_max_delay -from [get_ports {Reg_Din[29]}]  -to [get_pins {app/master/user_reg_synch/fifo_from_user/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_24_29/RAMC_D1/I}] -datapath_only 2
set_max_delay -from [get_ports {Reg_Din[2]}]  -to [get_pins {app/master/user_reg_synch/fifo_from_user/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/I}] -datapath_only 2
set_max_delay -from [get_ports {Reg_Din[30]}]  -to [get_pins {app/master/user_reg_synch/fifo_from_user/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_30_31/RAMA/I}] -datapath_only 2
set_max_delay -from [get_ports {Reg_Din[31]}]  -to [get_pins {app/master/user_reg_synch/fifo_from_user/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_30_31/RAMA_D1/I}] -datapath_only 2
set_max_delay -from [get_ports {Reg_Din[3]}]  -to [get_pins {app/master/user_reg_synch/fifo_from_user/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1/I}] -datapath_only 2
set_max_delay -from [get_ports {Reg_Din[4]}]  -to [get_pins {app/master/user_reg_synch/fifo_from_user/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/I}] -datapath_only 2
set_max_delay -from [get_ports {Reg_Din[5]}]  -to [get_pins {app/master/user_reg_synch/fifo_from_user/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC_D1/I}] -datapath_only 2
set_max_delay -from [get_ports {Reg_Din[6]}]  -to [get_pins {app/master/user_reg_synch/fifo_from_user/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMA/I}] -datapath_only 2
set_max_delay -from [get_ports {Reg_Din[7]}]  -to [get_pins {app/master/user_reg_synch/fifo_from_user/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMA_D1/I}] -datapath_only 2
set_max_delay -from [get_ports {Reg_Din[8]}]  -to [get_pins {app/master/user_reg_synch/fifo_from_user/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMB/I}] -datapath_only 2
set_max_delay -from [get_ports {Reg_Din[9]}]  -to [get_pins {app/master/user_reg_synch/fifo_from_user/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMB_D1/I}] -datapath_only 2
set_max_delay -from [get_ports {ep_tx_cmd_data[10]}]  -to [get_pins {app/master/ep_tx_cmd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMC/I}] -datapath_only 2
set_max_delay -from [get_ports {ep_tx_cmd_data[11]}]  -to [get_pins {app/master/ep_tx_cmd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMC_D1/I}] -datapath_only 2
set_max_delay -from [get_ports {ep_tx_cmd_data[12]}]  -to [get_pins {app/master/ep_tx_cmd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_17/RAMA/I}] -datapath_only 2
set_max_delay -from [get_ports {ep_tx_cmd_data[13]}]  -to [get_pins {app/master/ep_tx_cmd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_17/RAMA_D1/I}] -datapath_only 2
set_max_delay -from [get_ports {ep_tx_cmd_data[14]}]  -to [get_pins {app/master/ep_tx_cmd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_17/RAMB/I}] -datapath_only 2
set_max_delay -from [get_ports {ep_tx_cmd_data[15]}]  -to [get_pins {app/master/ep_tx_cmd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_17/RAMB_D1/I}] -datapath_only 2
set_max_delay -from [get_ports {ep_tx_cmd_data[16]}]  -to [get_pins {app/master/ep_tx_cmd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_17/RAMC/I}] -datapath_only 2
set_max_delay -from [get_ports {ep_tx_cmd_data[17]}]  -to [get_pins {app/master/ep_tx_cmd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_17/RAMC_D1/I}] -datapath_only 2
set_max_delay -from [get_ports {ep_tx_cmd_data[18]}]  -to [get_pins {app/master/ep_tx_cmd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_18_23/RAMA/I}] -datapath_only 2
set_max_delay -from [get_ports {ep_tx_cmd_data[19]}]  -to [get_pins {app/master/ep_tx_cmd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_18_23/RAMA_D1/I}] -datapath_only 2
set_max_delay -from [get_ports {ep_tx_cmd_data[20]}]  -to [get_pins {app/master/ep_tx_cmd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_18_23/RAMB/I}] -datapath_only 2
set_max_delay -from [get_ports {ep_tx_cmd_data[21]}]  -to [get_pins {app/master/ep_tx_cmd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_18_23/RAMB_D1/I}] -datapath_only 2
set_max_delay -from [get_ports {ep_tx_cmd_data[22]}]  -to [get_pins {app/master/ep_tx_cmd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_18_23/RAMC/I}] -datapath_only 2
set_max_delay -from [get_ports {ep_tx_cmd_data[23]}]  -to [get_pins {app/master/ep_tx_cmd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_18_23/RAMC_D1/I}] -datapath_only 2
set_max_delay -from [get_ports {ep_tx_cmd_data[24]}]  -to [get_pins {app/master/ep_tx_cmd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_24_29/RAMA/I}] -datapath_only 2
set_max_delay -from [get_ports {ep_tx_cmd_data[25]}]  -to [get_pins {app/master/ep_tx_cmd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_24_29/RAMA_D1/I}] -datapath_only 2
set_max_delay -from [get_ports {ep_tx_cmd_data[26]}]  -to [get_pins {app/master/ep_tx_cmd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_24_29/RAMB/I}] -datapath_only 2
set_max_delay -from [get_ports {ep_tx_cmd_data[27]}]  -to [get_pins {app/master/ep_tx_cmd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_24_29/RAMB_D1/I}] -datapath_only 2
set_max_delay -from [get_ports {ep_tx_cmd_data[28]}]  -to [get_pins {app/master/ep_tx_cmd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_24_29/RAMC/I}] -datapath_only 2
set_max_delay -from [get_ports {ep_tx_cmd_data[29]}]  -to [get_pins {app/master/ep_tx_cmd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_24_29/RAMC_D1/I}] -datapath_only 2
set_max_delay -from [get_ports {ep_tx_cmd_data[30]}]  -to [get_pins {app/master/ep_tx_cmd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_30_35/RAMA/I}] -datapath_only 2
set_max_delay -from [get_ports {ep_tx_cmd_data[31]}]  -to [get_pins {app/master/ep_tx_cmd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_30_35/RAMA_D1/I}] -datapath_only 2
set_max_delay -from [get_ports {ep_tx_cmd_data[32]}]  -to [get_pins {app/master/ep_tx_cmd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_30_35/RAMB/I}] -datapath_only 2
set_max_delay -from [get_ports {ep_tx_cmd_data[33]}]  -to [get_pins {app/master/ep_tx_cmd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_30_35/RAMB_D1/I}] -datapath_only 2
set_max_delay -from [get_ports {ep_tx_cmd_data[34]}]  -to [get_pins {app/master/ep_tx_cmd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_30_35/RAMC/I}] -datapath_only 2
set_max_delay -from [get_ports {ep_tx_cmd_data[35]}]  -to [get_pins {app/master/ep_tx_cmd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_30_35/RAMC_D1/I}] -datapath_only 2
set_max_delay -from [get_ports {ep_tx_cmd_data[36]}]  -to [get_pins {app/master/ep_tx_cmd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_36_41/RAMA/I}] -datapath_only 2
set_max_delay -from [get_ports {ep_tx_cmd_data[37]}]  -to [get_pins {app/master/ep_tx_cmd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_36_41/RAMA_D1/I}] -datapath_only 2
set_max_delay -from [get_ports {ep_tx_cmd_data[38]}]  -to [get_pins {app/master/ep_tx_cmd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_36_41/RAMB/I}] -datapath_only 2
set_max_delay -from [get_ports {ep_tx_cmd_data[39]}]  -to [get_pins {app/master/ep_tx_cmd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_36_41/RAMB_D1/I}] -datapath_only 2
set_max_delay -from [get_ports {ep_tx_cmd_data[40]}]  -to [get_pins {app/master/ep_tx_cmd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_36_41/RAMC/I}] -datapath_only 2
set_max_delay -from [get_ports {ep_tx_cmd_data[41]}]  -to [get_pins {app/master/ep_tx_cmd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_36_41/RAMC_D1/I}] -datapath_only 2
set_max_delay -from [get_ports {ep_tx_cmd_data[42]}]  -to [get_pins {app/master/ep_tx_cmd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_42_47/RAMA/I}] -datapath_only 2
set_max_delay -from [get_ports {ep_tx_cmd_data[43]}]  -to [get_pins {app/master/ep_tx_cmd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_42_47/RAMA_D1/I}] -datapath_only 2
set_max_delay -from [get_ports {ep_tx_cmd_data[44]}]  -to [get_pins {app/master/ep_tx_cmd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_42_47/RAMB/I}] -datapath_only 2
set_max_delay -from [get_ports {ep_tx_cmd_data[45]}]  -to [get_pins {app/master/ep_tx_cmd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_42_47/RAMB_D1/I}] -datapath_only 2
set_max_delay -from [get_ports {ep_tx_cmd_data[46]}]  -to [get_pins {app/master/ep_tx_cmd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_42_47/RAMC/I}] -datapath_only 2
set_max_delay -from [get_ports {ep_tx_cmd_data[47]}]  -to [get_pins {app/master/ep_tx_cmd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_42_47/RAMC_D1/I}] -datapath_only 2
set_max_delay -from [get_ports {ep_tx_cmd_data[48]}]  -to [get_pins {app/master/ep_tx_cmd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_48_53/RAMA/I}] -datapath_only 2
set_max_delay -from [get_ports {ep_tx_cmd_data[49]}]  -to [get_pins {app/master/ep_tx_cmd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_48_53/RAMA_D1/I}] -datapath_only 2
set_max_delay -from [get_ports {ep_tx_cmd_data[50]}]  -to [get_pins {app/master/ep_tx_cmd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_48_53/RAMB/I}] -datapath_only 2
set_max_delay -from [get_ports {ep_tx_cmd_data[51]}]  -to [get_pins {app/master/ep_tx_cmd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_48_53/RAMB_D1/I}] -datapath_only 2
set_max_delay -from [get_ports {ep_tx_cmd_data[52]}]  -to [get_pins {app/master/ep_tx_cmd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_48_53/RAMC/I}] -datapath_only 2
set_max_delay -from [get_ports {ep_tx_cmd_data[53]}]  -to [get_pins {app/master/ep_tx_cmd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_48_53/RAMC_D1/I}] -datapath_only 2
set_max_delay -from [get_ports {ep_tx_cmd_data[54]}]  -to [get_pins {app/master/ep_tx_cmd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_54_59/RAMA/I}] -datapath_only 2
set_max_delay -from [get_ports {ep_tx_cmd_data[55]}]  -to [get_pins {app/master/ep_tx_cmd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_54_59/RAMA_D1/I}] -datapath_only 2
set_max_delay -from [get_ports {ep_tx_cmd_data[56]}]  -to [get_pins {app/master/ep_tx_cmd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_54_59/RAMB/I}] -datapath_only 2
set_max_delay -from [get_ports {ep_tx_cmd_data[57]}]  -to [get_pins {app/master/ep_tx_cmd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_54_59/RAMB_D1/I}] -datapath_only 2
set_max_delay -from [get_ports {ep_tx_cmd_data[58]}]  -to [get_pins {app/master/ep_tx_cmd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_54_59/RAMC/I}] -datapath_only 2
set_max_delay -from [get_ports {ep_tx_cmd_data[59]}]  -to [get_pins {app/master/ep_tx_cmd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_54_59/RAMC_D1/I}] -datapath_only 2
set_max_delay -from [get_ports {ep_tx_cmd_data[60]}]  -to [get_pins {app/master/ep_tx_cmd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_60_63/RAMA/I}] -datapath_only 2
set_max_delay -from [get_ports {ep_tx_cmd_data[61]}]  -to [get_pins {app/master/ep_tx_cmd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_60_63/RAMA_D1/I}] -datapath_only 2
set_max_delay -from [get_ports {ep_tx_cmd_data[62]}]  -to [get_pins {app/master/ep_tx_cmd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_60_63/RAMB/I}] -datapath_only 2
set_max_delay -from [get_ports {ep_tx_cmd_data[63]}]  -to [get_pins {app/master/ep_tx_cmd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_60_63/RAMB_D1/I}] -datapath_only 2
set_max_delay -from [get_ports {ep_tx_cmd_data[6]}]  -to [get_pins {app/master/ep_tx_cmd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMA/I}] -datapath_only 2
set_max_delay -from [get_ports {ep_tx_cmd_data[7]}]  -to [get_pins {app/master/ep_tx_cmd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMA_D1/I}] -datapath_only 2
set_max_delay -from [get_ports {ep_tx_cmd_data[8]}]  -to [get_pins {app/master/ep_tx_cmd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMB/I}] -datapath_only 2
set_max_delay -from [get_ports {ep_tx_cmd_data[9]}]  -to [get_pins {app/master/ep_tx_cmd_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMB_D1/I}] -datapath_only 2
set_max_delay -from [get_ports {ep_txd_s_tdata[54]}]  -to [get_pins {app/master/ep_txd_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]}] -datapath_only 2
set_max_delay -from [get_ports {ep_txd_s_tdata[55]}]  -to [get_pins {app/master/ep_txd_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]}] -datapath_only 2
set_max_delay -from [get_ports {ep_txd_s_tdata[56]}]  -to [get_pins {app/master/ep_txd_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]}] -datapath_only 2
set_max_delay -from [get_ports {ep_txd_s_tdata[57]}]  -to [get_pins {app/master/ep_txd_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]}] -datapath_only 2
set_max_delay -from [get_ports {ep_txd_s_tdata[58]}]  -to [get_pins {app/master/ep_txd_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]}] -datapath_only 2
set_max_delay -from [get_ports {ep_txd_s_tdata[59]}]  -to [get_pins {app/master/ep_txd_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[8]}] -datapath_only 2
set_max_delay -from [get_ports {ep_txd_s_tdata[60]}]  -to [get_pins {app/master/ep_txd_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[9]}] -datapath_only 2
set_max_delay -from [get_ports {ep_txd_s_tdata[61]}]  -to [get_pins {app/master/ep_txd_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[10]}] -datapath_only 2
set_max_delay -from [get_ports {ep_txd_s_tdata[62]}]  -to [get_pins {app/master/ep_txd_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[11]}] -datapath_only 2
set_max_delay -from [get_ports {ep_txd_s_tdata[63]}]  -to [get_pins {app/master/ep_txd_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[12]}] -datapath_only 2
set_max_delay -from [get_ports {pcie_int_req}]  -to [get_pins {app/master/pcie_int_req_s_reg/D}] -datapath_only 2
set_max_delay -from [get_ports {s_user_tdata[0]}]  -to [get_pins {app/master/s_user_tc/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DIADI[0]}] -datapath_only 2
set_max_delay -from [get_ports {s_user_tdata[10]}]  -to [get_pins {app/master/s_user_tc/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DIADI[10]}] -datapath_only 2
set_max_delay -from [get_ports {s_user_tdata[11]}]  -to [get_pins {app/master/s_user_tc/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DIADI[11]}] -datapath_only 2
set_max_delay -from [get_ports {s_user_tdata[12]}]  -to [get_pins {app/master/s_user_tc/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DIADI[12]}] -datapath_only 2
set_max_delay -from [get_ports {s_user_tdata[13]}]  -to [get_pins {app/master/s_user_tc/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DIADI[13]}] -datapath_only 2
set_max_delay -from [get_ports {s_user_tdata[14]}]  -to [get_pins {app/master/s_user_tc/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DIADI[14]}] -datapath_only 2
set_max_delay -from [get_ports {s_user_tdata[15]}]  -to [get_pins {app/master/s_user_tc/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DIADI[15]}] -datapath_only 2
set_max_delay -from [get_ports {s_user_tdata[16]}]  -to [get_pins {app/master/s_user_tc/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DIADI[16]}] -datapath_only 2
set_max_delay -from [get_ports {s_user_tdata[17]}]  -to [get_pins {app/master/s_user_tc/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DIADI[17]}] -datapath_only 2
set_max_delay -from [get_ports {s_user_tdata[18]}]  -to [get_pins {app/master/s_user_tc/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DIADI[18]}] -datapath_only 2
set_max_delay -from [get_ports {s_user_tdata[19]}]  -to [get_pins {app/master/s_user_tc/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DIADI[19]}] -datapath_only 2
set_max_delay -from [get_ports {s_user_tdata[1]}]  -to [get_pins {app/master/s_user_tc/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DIADI[1]}] -datapath_only 2
set_max_delay -from [get_ports {s_user_tdata[20]}]  -to [get_pins {app/master/s_user_tc/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DIADI[20]}] -datapath_only 2
set_max_delay -from [get_ports {s_user_tdata[21]}]  -to [get_pins {app/master/s_user_tc/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DIADI[21]}] -datapath_only 2
set_max_delay -from [get_ports {s_user_tdata[22]}]  -to [get_pins {app/master/s_user_tc/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DIADI[22]}] -datapath_only 2
set_max_delay -from [get_ports {s_user_tdata[23]}]  -to [get_pins {app/master/s_user_tc/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DIADI[23]}] -datapath_only 2
set_max_delay -from [get_ports {s_user_tdata[24]}]  -to [get_pins {app/master/s_user_tc/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DIADI[24]}] -datapath_only 2
set_max_delay -from [get_ports {s_user_tdata[25]}]  -to [get_pins {app/master/s_user_tc/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DIADI[25]}] -datapath_only 2
set_max_delay -from [get_ports {s_user_tdata[26]}]  -to [get_pins {app/master/s_user_tc/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DIADI[26]}] -datapath_only 2
set_max_delay -from [get_ports {s_user_tdata[27]}]  -to [get_pins {app/master/s_user_tc/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DIADI[27]}] -datapath_only 2
set_max_delay -from [get_ports {s_user_tdata[28]}]  -to [get_pins {app/master/s_user_tc/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DIADI[28]}] -datapath_only 2
set_max_delay -from [get_ports {s_user_tdata[29]}]  -to [get_pins {app/master/s_user_tc/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DIADI[29]}] -datapath_only 2
set_max_delay -from [get_ports {s_user_tdata[2]}]  -to [get_pins {app/master/s_user_tc/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DIADI[2]}] -datapath_only 2
set_max_delay -from [get_ports {s_user_tdata[30]}]  -to [get_pins {app/master/s_user_tc/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DIADI[30]}] -datapath_only 2
set_max_delay -from [get_ports {s_user_tdata[31]}]  -to [get_pins {app/master/s_user_tc/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DIADI[31]}] -datapath_only 2
set_max_delay -from [get_ports {s_user_tdata[32]}]  -to [get_pins {app/master/s_user_tc/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DIBDI[0]}] -datapath_only 2
set_max_delay -from [get_ports {s_user_tdata[33]}]  -to [get_pins {app/master/s_user_tc/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DIBDI[1]}] -datapath_only 2
set_max_delay -from [get_ports {s_user_tdata[34]}]  -to [get_pins {app/master/s_user_tc/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DIBDI[2]}] -datapath_only 2
set_max_delay -from [get_ports {s_user_tdata[35]}]  -to [get_pins {app/master/s_user_tc/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DIBDI[3]}] -datapath_only 2
set_max_delay -from [get_ports {s_user_tdata[36]}]  -to [get_pins {app/master/s_user_tc/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DIBDI[4]}] -datapath_only 2
set_max_delay -from [get_ports {s_user_tdata[37]}]  -to [get_pins {app/master/s_user_tc/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DIBDI[5]}] -datapath_only 2
set_max_delay -from [get_ports {s_user_tdata[38]}]  -to [get_pins {app/master/s_user_tc/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DIBDI[6]}] -datapath_only 2
set_max_delay -from [get_ports {s_user_tdata[39]}]  -to [get_pins {app/master/s_user_tc/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DIBDI[7]}] -datapath_only 2
set_max_delay -from [get_ports {s_user_tdata[3]}]  -to [get_pins {app/master/s_user_tc/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DIADI[3]}] -datapath_only 2
set_max_delay -from [get_ports {s_user_tdata[40]}]  -to [get_pins {app/master/s_user_tc/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DIBDI[8]}] -datapath_only 2
set_max_delay -from [get_ports {s_user_tdata[41]}]  -to [get_pins {app/master/s_user_tc/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DIBDI[9]}] -datapath_only 2
set_max_delay -from [get_ports {s_user_tdata[42]}]  -to [get_pins {app/master/s_user_tc/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DIBDI[10]}] -datapath_only 2
set_max_delay -from [get_ports {s_user_tdata[43]}]  -to [get_pins {app/master/s_user_tc/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DIBDI[11]}] -datapath_only 2
set_max_delay -from [get_ports {s_user_tdata[44]}]  -to [get_pins {app/master/s_user_tc/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DIBDI[12]}] -datapath_only 2
set_max_delay -from [get_ports {s_user_tdata[45]}]  -to [get_pins {app/master/s_user_tc/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DIBDI[13]}] -datapath_only 2
set_max_delay -from [get_ports {s_user_tdata[46]}]  -to [get_pins {app/master/s_user_tc/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DIBDI[14]}] -datapath_only 2
set_max_delay -from [get_ports {s_user_tdata[47]}]  -to [get_pins {app/master/s_user_tc/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DIBDI[15]}] -datapath_only 2
set_max_delay -from [get_ports {s_user_tdata[48]}]  -to [get_pins {app/master/s_user_tc/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DIBDI[16]}] -datapath_only 2
set_max_delay -from [get_ports {s_user_tdata[49]}]  -to [get_pins {app/master/s_user_tc/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DIBDI[17]}] -datapath_only 2
set_max_delay -from [get_ports {s_user_tdata[4]}]  -to [get_pins {app/master/s_user_tc/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DIADI[4]}] -datapath_only 2
set_max_delay -from [get_ports {s_user_tdata[50]}]  -to [get_pins {app/master/s_user_tc/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DIBDI[18]}] -datapath_only 2
set_max_delay -from [get_ports {s_user_tdata[51]}]  -to [get_pins {app/master/s_user_tc/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DIBDI[19]}] -datapath_only 2
set_max_delay -from [get_ports {s_user_tdata[52]}]  -to [get_pins {app/master/s_user_tc/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DIBDI[20]}] -datapath_only 2
set_max_delay -from [get_ports {s_user_tdata[53]}]  -to [get_pins {app/master/s_user_tc/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DIBDI[21]}] -datapath_only 2
set_max_delay -from [get_ports {s_user_tdata[54]}]  -to [get_pins {app/master/s_user_tc/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DIBDI[22]}] -datapath_only 2
set_max_delay -from [get_ports {s_user_tdata[55]}]  -to [get_pins {app/master/s_user_tc/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DIBDI[23]}] -datapath_only 2
set_max_delay -from [get_ports {s_user_tdata[56]}]  -to [get_pins {app/master/s_user_tc/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DIBDI[24]}] -datapath_only 2
set_max_delay -from [get_ports {s_user_tdata[57]}]  -to [get_pins {app/master/s_user_tc/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DIBDI[25]}] -datapath_only 2
set_max_delay -from [get_ports {s_user_tdata[58]}]  -to [get_pins {app/master/s_user_tc/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DIBDI[26]}] -datapath_only 2
set_max_delay -from [get_ports {s_user_tdata[59]}]  -to [get_pins {app/master/s_user_tc/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DIBDI[27]}] -datapath_only 2
set_max_delay -from [get_ports {s_user_tdata[5]}]  -to [get_pins {app/master/s_user_tc/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DIADI[5]}] -datapath_only 2
set_max_delay -from [get_ports {s_user_tdata[60]}]  -to [get_pins {app/master/s_user_tc/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DIBDI[28]}] -datapath_only 2
set_max_delay -from [get_ports {s_user_tdata[61]}]  -to [get_pins {app/master/s_user_tc/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DIBDI[29]}] -datapath_only 2
set_max_delay -from [get_ports {s_user_tdata[62]}]  -to [get_pins {app/master/s_user_tc/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DIBDI[30]}] -datapath_only 2
set_max_delay -from [get_ports {s_user_tdata[63]}]  -to [get_pins {app/master/s_user_tc/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DIBDI[31]}] -datapath_only 2
set_max_delay -from [get_ports {s_user_tdata[6]}]  -to [get_pins {app/master/s_user_tc/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DIADI[6]}] -datapath_only 2
set_max_delay -from [get_ports {s_user_tdata[7]}]  -to [get_pins {app/master/s_user_tc/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DIADI[7]}] -datapath_only 2
set_max_delay -from [get_ports {s_user_tdata[8]}]  -to [get_pins {app/master/s_user_tc/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DIADI[8]}] -datapath_only 2
set_max_delay -from [get_ports {s_user_tdata[9]}]  -to [get_pins {app/master/s_user_tc/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DIADI[9]}] -datapath_only 2
set_max_delay -from [get_ports {strtcmd}]  -to [get_pins {cntl/Mode_v_reg[0]/R}] -datapath_only 20
set_max_delay -from [get_ports {strtcmd}]  -to [get_pins {cntl/Mode_v_reg[1]/R}] -datapath_only 20
set_max_delay -from [get_ports {strtcmd}]  -to [get_pins {cntl/Mode_v_reg[2]/R}] -datapath_only 20
set_max_delay -from [get_ports {strtcmd}]  -to [get_pins {cntl/Out0_reg[0]/CE}] -datapath_only 20
set_max_delay -from [get_ports {strtcmd}]  -to [get_pins {cntl/Out0_reg[10]/CE}] -datapath_only 20
set_max_delay -from [get_ports {strtcmd}]  -to [get_pins {cntl/Out0_reg[11]/CE}] -datapath_only 20
set_max_delay -from [get_ports {strtcmd}]  -to [get_pins {cntl/Out0_reg[12]/CE}] -datapath_only 20
set_max_delay -from [get_ports {strtcmd}]  -to [get_pins {cntl/Out0_reg[13]/CE}] -datapath_only 20
set_max_delay -from [get_ports {strtcmd}]  -to [get_pins {cntl/Out0_reg[14]/CE}] -datapath_only 20
set_max_delay -from [get_ports {strtcmd}]  -to [get_pins {cntl/Out0_reg[15]/CE}] -datapath_only 20
set_max_delay -from [get_ports {strtcmd}]  -to [get_pins {cntl/Out0_reg[16]/CE}] -datapath_only 20
set_max_delay -from [get_ports {strtcmd}]  -to [get_pins {cntl/Out0_reg[17]/CE}] -datapath_only 20
set_max_delay -from [get_ports {strtcmd}]  -to [get_pins {cntl/Out0_reg[18]/CE}] -datapath_only 20
set_max_delay -from [get_ports {strtcmd}]  -to [get_pins {cntl/Out0_reg[19]/CE}] -datapath_only 20
set_max_delay -from [get_ports {strtcmd}]  -to [get_pins {cntl/Out0_reg[1]/CE}] -datapath_only 20
set_max_delay -from [get_ports {strtcmd}]  -to [get_pins {cntl/Out0_reg[20]/CE}] -datapath_only 20
set_max_delay -from [get_ports {strtcmd}]  -to [get_pins {cntl/Out0_reg[21]/CE}] -datapath_only 20
set_max_delay -from [get_ports {strtcmd}]  -to [get_pins {cntl/Out0_reg[22]/CE}] -datapath_only 20
set_max_delay -from [get_ports {strtcmd}]  -to [get_pins {cntl/Out0_reg[23]/CE}] -datapath_only 20
set_max_delay -from [get_ports {strtcmd}]  -to [get_pins {cntl/Out0_reg[24]/CE}] -datapath_only 20
set_max_delay -from [get_ports {strtcmd}]  -to [get_pins {cntl/Out0_reg[25]/CE}] -datapath_only 20
set_max_delay -from [get_ports {strtcmd}]  -to [get_pins {cntl/Out0_reg[26]/CE}] -datapath_only 20
set_max_delay -from [get_ports {strtcmd}]  -to [get_pins {cntl/Out0_reg[27]/CE}] -datapath_only 20
set_max_delay -from [get_ports {strtcmd}]  -to [get_pins {cntl/Out0_reg[28]/CE}] -datapath_only 20
set_max_delay -from [get_ports {strtcmd}]  -to [get_pins {cntl/Out0_reg[29]/CE}] -datapath_only 20
set_max_delay -from [get_ports {strtcmd}]  -to [get_pins {cntl/Out0_reg[2]/CE}] -datapath_only 20
set_max_delay -from [get_ports {strtcmd}]  -to [get_pins {cntl/Out0_reg[30]/CE}] -datapath_only 20
set_max_delay -from [get_ports {strtcmd}]  -to [get_pins {cntl/Out0_reg[31]/CE}] -datapath_only 20
set_max_delay -from [get_ports {strtcmd}]  -to [get_pins {cntl/Out0_reg[3]/CE}] -datapath_only 20
set_max_delay -from [get_ports {strtcmd}]  -to [get_pins {cntl/Out0_reg[4]/CE}] -datapath_only 20
set_max_delay -from [get_ports {strtcmd}]  -to [get_pins {cntl/Out0_reg[5]/CE}] -datapath_only 20
set_max_delay -from [get_ports {strtcmd}]  -to [get_pins {cntl/Out0_reg[6]/CE}] -datapath_only 20
set_max_delay -from [get_ports {strtcmd}]  -to [get_pins {cntl/Out0_reg[7]/CE}] -datapath_only 20
set_max_delay -from [get_ports {strtcmd}]  -to [get_pins {cntl/Out0_reg[8]/CE}] -datapath_only 20
set_max_delay -from [get_ports {strtcmd}]  -to [get_pins {cntl/Out0_reg[9]/CE}] -datapath_only 20
set_max_delay -from [get_ports {strtcmd}]  -to [get_pins {cntl/cmd_reg[0]/CE}] -datapath_only 20
set_max_delay -from [get_ports {strtcmd}]  -to [get_pins {cntl/cmd_reg[1]/CE}] -datapath_only 20
set_max_delay -from [get_ports {strtcmd}]  -to [get_pins {cntl/cmd_reg[2]/CE}] -datapath_only 20
set_max_delay -from [get_ports {strtcmd}]  -to [get_pins {cntl/cmd_reg[3]/CE}] -datapath_only 20
set_max_delay -from [get_ports {strtcmd}]  -to [get_pins {cntl/cmd_reg[4]/CE}] -datapath_only 20
set_max_delay -from [get_ports {strtcmd}]  -to [get_pins {cntl/cmd_reg[5]/CE}] -datapath_only 20
set_max_delay -from [get_ports {strtcmd}]  -to [get_pins {cntl/cmd_reg[6]/CE}] -datapath_only 20
set_max_delay -from [get_ports {strtcmd}]  -to [get_pins {cntl/cmd_reg[7]/CE}] -datapath_only 20
set_max_delay -from [get_ports {strtcmd}]  -to [get_pins {cntl/command_i_reg[0]/CE}] -datapath_only 20
set_max_delay -from [get_ports {strtcmd}]  -to [get_pins {cntl/command_i_reg[1]/CE}] -datapath_only 20
set_max_delay -from [get_ports {strtcmd}]  -to [get_pins {cntl/command_i_reg[2]/CE}] -datapath_only 20
set_max_delay -from [get_ports {strtcmd}]  -to [get_pins {cntl/command_i_reg[3]/CE}] -datapath_only 20
set_max_delay -from [get_ports {strtcmd}]  -to [get_pins {cntl/command_i_reg[4]/CE}] -datapath_only 20
set_max_delay -from [get_ports {strtcmd}]  -to [get_pins {cntl/command_i_reg[5]/CE}] -datapath_only 20
set_max_delay -from [get_ports {strtcmd}]  -to [get_pins {cntl/command_i_reg[6]/CE}] -datapath_only 20
set_max_delay -from [get_ports {strtcmd}]  -to [get_pins {cntl/command_i_reg[7]/CE}] -datapath_only 20
set_max_delay -from [get_ports {strtcmd}]  -to [get_pins {cntl/dval_i_reg/S}] -datapath_only 20
set_max_delay -from [get_ports {strtcmd}]  -to [get_pins {cntl/mac_d_reg[0]/CE}] -datapath_only 20
set_max_delay -from [get_ports {strtcmd}]  -to [get_pins {cntl/mac_d_reg[10]/CE}] -datapath_only 20
set_max_delay -from [get_ports {strtcmd}]  -to [get_pins {cntl/mac_d_reg[11]/CE}] -datapath_only 20
set_max_delay -from [get_ports {strtcmd}]  -to [get_pins {cntl/mac_d_reg[12]/CE}] -datapath_only 20
set_max_delay -from [get_ports {strtcmd}]  -to [get_pins {cntl/mac_d_reg[13]/CE}] -datapath_only 20
set_max_delay -from [get_ports {strtcmd}]  -to [get_pins {cntl/mac_d_reg[14]/CE}] -datapath_only 20
set_max_delay -from [get_ports {strtcmd}]  -to [get_pins {cntl/mac_d_reg[15]/CE}] -datapath_only 20
set_max_delay -from [get_ports {strtcmd}]  -to [get_pins {cntl/mac_d_reg[16]/CE}] -datapath_only 20
set_max_delay -from [get_ports {strtcmd}]  -to [get_pins {cntl/mac_d_reg[17]/CE}] -datapath_only 20
set_max_delay -from [get_ports {strtcmd}]  -to [get_pins {cntl/mac_d_reg[18]/CE}] -datapath_only 20
set_max_delay -from [get_ports {strtcmd}]  -to [get_pins {cntl/mac_d_reg[19]/CE}] -datapath_only 20
set_max_delay -from [get_ports {strtcmd}]  -to [get_pins {cntl/mac_d_reg[1]/CE}] -datapath_only 20
set_max_delay -from [get_ports {strtcmd}]  -to [get_pins {cntl/mac_d_reg[20]/CE}] -datapath_only 20
set_max_delay -from [get_ports {strtcmd}]  -to [get_pins {cntl/mac_d_reg[21]/CE}] -datapath_only 20
set_max_delay -from [get_ports {strtcmd}]  -to [get_pins {cntl/mac_d_reg[22]/CE}] -datapath_only 20
set_max_delay -from [get_ports {strtcmd}]  -to [get_pins {cntl/mac_d_reg[23]/CE}] -datapath_only 20
set_max_delay -from [get_ports {strtcmd}]  -to [get_pins {cntl/mac_d_reg[24]/CE}] -datapath_only 20
set_max_delay -from [get_ports {strtcmd}]  -to [get_pins {cntl/mac_d_reg[25]/CE}] -datapath_only 20
set_max_delay -from [get_ports {strtcmd}]  -to [get_pins {cntl/mac_d_reg[26]/CE}] -datapath_only 20
set_max_delay -from [get_ports {strtcmd}]  -to [get_pins {cntl/mac_d_reg[27]/CE}] -datapath_only 20
set_max_delay -from [get_ports {strtcmd}]  -to [get_pins {cntl/mac_d_reg[28]/CE}] -datapath_only 20
set_max_delay -from [get_ports {strtcmd}]  -to [get_pins {cntl/mac_d_reg[29]/CE}] -datapath_only 20
set_max_delay -from [get_ports {strtcmd}]  -to [get_pins {cntl/mac_d_reg[2]/CE}] -datapath_only 20
set_max_delay -from [get_ports {strtcmd}]  -to [get_pins {cntl/mac_d_reg[30]/CE}] -datapath_only 20
set_max_delay -from [get_ports {strtcmd}]  -to [get_pins {cntl/mac_d_reg[31]/CE}] -datapath_only 20
set_max_delay -from [get_ports {strtcmd}]  -to [get_pins {cntl/mac_d_reg[3]/CE}] -datapath_only 20
set_max_delay -from [get_ports {strtcmd}]  -to [get_pins {cntl/mac_d_reg[4]/CE}] -datapath_only 20
set_max_delay -from [get_ports {strtcmd}]  -to [get_pins {cntl/mac_d_reg[5]/CE}] -datapath_only 20
set_max_delay -from [get_ports {strtcmd}]  -to [get_pins {cntl/mac_d_reg[6]/CE}] -datapath_only 20
set_max_delay -from [get_ports {strtcmd}]  -to [get_pins {cntl/mac_d_reg[7]/CE}] -datapath_only 20
set_max_delay -from [get_ports {strtcmd}]  -to [get_pins {cntl/mac_d_reg[8]/CE}] -datapath_only 20
set_max_delay -from [get_ports {strtcmd}]  -to [get_pins {cntl/mac_d_reg[9]/CE}] -datapath_only 20
set_max_delay -from [get_ports {strtcmd}]  -to [get_pins {cntl/rd_data_reg[0]/CE}] -datapath_only 20
set_max_delay -from [get_ports {strtcmd}]  -to [get_pins {cntl/rd_data_reg[10]/CE}] -datapath_only 20
set_max_delay -from [get_ports {strtcmd}]  -to [get_pins {cntl/rd_data_reg[11]/CE}] -datapath_only 20
set_max_delay -from [get_ports {strtcmd}]  -to [get_pins {cntl/rd_data_reg[12]/CE}] -datapath_only 20
set_max_delay -from [get_ports {strtcmd}]  -to [get_pins {cntl/rd_data_reg[13]/CE}] -datapath_only 20
set_max_delay -from [get_ports {strtcmd}]  -to [get_pins {cntl/rd_data_reg[14]/CE}] -datapath_only 20
set_max_delay -from [get_ports {strtcmd}]  -to [get_pins {cntl/rd_data_reg[15]/CE}] -datapath_only 20
set_max_delay -from [get_ports {strtcmd}]  -to [get_pins {cntl/rd_data_reg[16]/CE}] -datapath_only 20
set_max_delay -from [get_ports {strtcmd}]  -to [get_pins {cntl/rd_data_reg[17]/CE}] -datapath_only 20
set_max_delay -from [get_ports {strtcmd}]  -to [get_pins {cntl/rd_data_reg[18]/CE}] -datapath_only 20
set_max_delay -from [get_ports {strtcmd}]  -to [get_pins {cntl/rd_data_reg[19]/CE}] -datapath_only 20
set_max_delay -from [get_ports {strtcmd}]  -to [get_pins {cntl/rd_data_reg[1]/CE}] -datapath_only 20
set_max_delay -from [get_ports {strtcmd}]  -to [get_pins {cntl/rd_data_reg[20]/CE}] -datapath_only 20
set_max_delay -from [get_ports {strtcmd}]  -to [get_pins {cntl/rd_data_reg[21]/CE}] -datapath_only 20
set_max_delay -from [get_ports {strtcmd}]  -to [get_pins {cntl/rd_data_reg[22]/CE}] -datapath_only 20
set_max_delay -from [get_ports {strtcmd}]  -to [get_pins {cntl/rd_data_reg[23]/CE}] -datapath_only 20
set_max_delay -from [get_ports {strtcmd}]  -to [get_pins {cntl/rd_data_reg[24]/CE}] -datapath_only 20
set_max_delay -from [get_ports {strtcmd}]  -to [get_pins {cntl/rd_data_reg[25]/CE}] -datapath_only 20
set_max_delay -from [get_ports {strtcmd}]  -to [get_pins {cntl/rd_data_reg[26]/CE}] -datapath_only 20
set_max_delay -from [get_ports {strtcmd}]  -to [get_pins {cntl/rd_data_reg[27]/CE}] -datapath_only 20
set_max_delay -from [get_ports {strtcmd}]  -to [get_pins {cntl/rd_data_reg[28]/CE}] -datapath_only 20
set_max_delay -from [get_ports {strtcmd}]  -to [get_pins {cntl/rd_data_reg[29]/CE}] -datapath_only 20
set_max_delay -from [get_ports {strtcmd}]  -to [get_pins {cntl/rd_data_reg[2]/CE}] -datapath_only 20
set_max_delay -from [get_ports {strtcmd}]  -to [get_pins {cntl/rd_data_reg[30]/CE}] -datapath_only 20
set_max_delay -from [get_ports {strtcmd}]  -to [get_pins {cntl/rd_data_reg[31]/CE}] -datapath_only 20
set_max_delay -from [get_ports {strtcmd}]  -to [get_pins {cntl/rd_data_reg[3]/CE}] -datapath_only 20
set_max_delay -from [get_ports {strtcmd}]  -to [get_pins {cntl/rd_data_reg[4]/CE}] -datapath_only 20
set_max_delay -from [get_ports {strtcmd}]  -to [get_pins {cntl/rd_data_reg[5]/CE}] -datapath_only 20
set_max_delay -from [get_ports {strtcmd}]  -to [get_pins {cntl/rd_data_reg[6]/CE}] -datapath_only 20
set_max_delay -from [get_ports {strtcmd}]  -to [get_pins {cntl/rd_data_reg[7]/CE}] -datapath_only 20
set_max_delay -from [get_ports {strtcmd}]  -to [get_pins {cntl/rd_data_reg[8]/CE}] -datapath_only 20
set_max_delay -from [get_ports {strtcmd}]  -to [get_pins {cntl/rd_data_reg[9]/CE}] -datapath_only 20
set_max_delay -from [get_ports {strtcmd}]  -to [get_pins {cntl/rd_en_fifo_reg/D}] -datapath_only 20
set_max_delay -from [get_ports {strtcmd}]  -to [get_pins {cntl/rd_en_reg/D}] -datapath_only 20
set_max_delay -from [get_ports {strtcmd}]  -to [get_pins {cntl/rd_fifo_reg/D}] -datapath_only 20
set_max_delay -from [get_ports {strtcmd}]  -to [get_pins {cntl/starter_reg/S}] -datapath_only 5
set_max_delay -from [get_ports {strtcmd}]  -to [get_pins {cntl/uclkreg_reg[0]/R}] -datapath_only 5
set_max_delay -from [get_ports {strtcmd}]  -to [get_pins {cntl/uclkreg_reg[1]/R}] -datapath_only 5
set_max_delay -from [get_ports {strtcmd}]  -to [get_pins {cntl/uclkreg_reg[2]/R}] -datapath_only 5
set_max_delay -from [get_ports {strtcmd}]  -to [get_pins {cntl/uclkreg_reg[3]/R}] -datapath_only 5
set_max_delay -from [get_ports {strtcmd}]  -to [get_pins {cntl/uclkreg_reg[4]/R}] -datapath_only 5
set_max_delay -from [get_ports {strtcmd}]  -to [get_pins {cntl/userid_d_reg[0]/CE}] -datapath_only 20
set_max_delay -from [get_ports {strtcmd}]  -to [get_pins {cntl/userid_d_reg[10]/CE}] -datapath_only 20
set_max_delay -from [get_ports {strtcmd}]  -to [get_pins {cntl/userid_d_reg[11]/CE}] -datapath_only 20
set_max_delay -from [get_ports {strtcmd}]  -to [get_pins {cntl/userid_d_reg[12]/CE}] -datapath_only 20
set_max_delay -from [get_ports {strtcmd}]  -to [get_pins {cntl/userid_d_reg[13]/CE}] -datapath_only 20
set_max_delay -from [get_ports {strtcmd}]  -to [get_pins {cntl/userid_d_reg[14]/CE}] -datapath_only 20
set_max_delay -from [get_ports {strtcmd}]  -to [get_pins {cntl/userid_d_reg[15]/CE}] -datapath_only 20
set_max_delay -from [get_ports {strtcmd}]  -to [get_pins {cntl/userid_d_reg[16]/CE}] -datapath_only 20
set_max_delay -from [get_ports {strtcmd}]  -to [get_pins {cntl/userid_d_reg[17]/CE}] -datapath_only 20
set_max_delay -from [get_ports {strtcmd}]  -to [get_pins {cntl/userid_d_reg[18]/CE}] -datapath_only 20
set_max_delay -from [get_ports {strtcmd}]  -to [get_pins {cntl/userid_d_reg[19]/CE}] -datapath_only 20
set_max_delay -from [get_ports {strtcmd}]  -to [get_pins {cntl/userid_d_reg[1]/CE}] -datapath_only 20
set_max_delay -from [get_ports {strtcmd}]  -to [get_pins {cntl/userid_d_reg[20]/CE}] -datapath_only 20
set_max_delay -from [get_ports {strtcmd}]  -to [get_pins {cntl/userid_d_reg[21]/CE}] -datapath_only 20
set_max_delay -from [get_ports {strtcmd}]  -to [get_pins {cntl/userid_d_reg[22]/CE}] -datapath_only 20
set_max_delay -from [get_ports {strtcmd}]  -to [get_pins {cntl/userid_d_reg[23]/CE}] -datapath_only 20
set_max_delay -from [get_ports {strtcmd}]  -to [get_pins {cntl/userid_d_reg[24]/CE}] -datapath_only 20
set_max_delay -from [get_ports {strtcmd}]  -to [get_pins {cntl/userid_d_reg[25]/CE}] -datapath_only 20
set_max_delay -from [get_ports {strtcmd}]  -to [get_pins {cntl/userid_d_reg[26]/CE}] -datapath_only 20
set_max_delay -from [get_ports {strtcmd}]  -to [get_pins {cntl/userid_d_reg[27]/CE}] -datapath_only 20
set_max_delay -from [get_ports {strtcmd}]  -to [get_pins {cntl/userid_d_reg[28]/CE}] -datapath_only 20
set_max_delay -from [get_ports {strtcmd}]  -to [get_pins {cntl/userid_d_reg[29]/CE}] -datapath_only 20
set_max_delay -from [get_ports {strtcmd}]  -to [get_pins {cntl/userid_d_reg[2]/CE}] -datapath_only 20
set_max_delay -from [get_ports {strtcmd}]  -to [get_pins {cntl/userid_d_reg[30]/CE}] -datapath_only 20
set_max_delay -from [get_ports {strtcmd}]  -to [get_pins {cntl/userid_d_reg[31]/CE}] -datapath_only 20
set_max_delay -from [get_ports {strtcmd}]  -to [get_pins {cntl/userid_d_reg[3]/CE}] -datapath_only 20
set_max_delay -from [get_ports {strtcmd}]  -to [get_pins {cntl/userid_d_reg[4]/CE}] -datapath_only 20
set_max_delay -from [get_ports {strtcmd}]  -to [get_pins {cntl/userid_d_reg[5]/CE}] -datapath_only 20
set_max_delay -from [get_ports {strtcmd}]  -to [get_pins {cntl/userid_d_reg[6]/CE}] -datapath_only 20
set_max_delay -from [get_ports {strtcmd}]  -to [get_pins {cntl/userid_d_reg[7]/CE}] -datapath_only 20
set_max_delay -from [get_ports {strtcmd}]  -to [get_pins {cntl/userid_d_reg[8]/CE}] -datapath_only 20
set_max_delay -from [get_ports {strtcmd}]  -to [get_pins {cntl/userid_d_reg[9]/CE}] -datapath_only 20
set_max_delay -from [get_ports {strtcmd}]  -to [get_pins {cntl/wr_data_reg[0]/CE}] -datapath_only 20
set_max_delay -from [get_ports {strtcmd}]  -to [get_pins {cntl/wr_data_reg[10]/CE}] -datapath_only 20
set_max_delay -from [get_ports {strtcmd}]  -to [get_pins {cntl/wr_data_reg[11]/CE}] -datapath_only 20
set_max_delay -from [get_ports {strtcmd}]  -to [get_pins {cntl/wr_data_reg[12]/CE}] -datapath_only 20
set_max_delay -from [get_ports {strtcmd}]  -to [get_pins {cntl/wr_data_reg[13]/CE}] -datapath_only 20
set_max_delay -from [get_ports {strtcmd}]  -to [get_pins {cntl/wr_data_reg[14]/CE}] -datapath_only 20
set_max_delay -from [get_ports {strtcmd}]  -to [get_pins {cntl/wr_data_reg[15]/CE}] -datapath_only 20
set_max_delay -from [get_ports {strtcmd}]  -to [get_pins {cntl/wr_data_reg[16]/CE}] -datapath_only 20
set_max_delay -from [get_ports {strtcmd}]  -to [get_pins {cntl/wr_data_reg[17]/CE}] -datapath_only 20
set_max_delay -from [get_ports {strtcmd}]  -to [get_pins {cntl/wr_data_reg[18]/CE}] -datapath_only 20
set_max_delay -from [get_ports {strtcmd}]  -to [get_pins {cntl/wr_data_reg[19]/CE}] -datapath_only 20
set_max_delay -from [get_ports {strtcmd}]  -to [get_pins {cntl/wr_data_reg[1]/CE}] -datapath_only 20
set_max_delay -from [get_ports {strtcmd}]  -to [get_pins {cntl/wr_data_reg[20]/CE}] -datapath_only 20
set_max_delay -from [get_ports {strtcmd}]  -to [get_pins {cntl/wr_data_reg[21]/CE}] -datapath_only 20
set_max_delay -from [get_ports {strtcmd}]  -to [get_pins {cntl/wr_data_reg[22]/CE}] -datapath_only 20
set_max_delay -from [get_ports {strtcmd}]  -to [get_pins {cntl/wr_data_reg[23]/CE}] -datapath_only 20
set_max_delay -from [get_ports {strtcmd}]  -to [get_pins {cntl/wr_data_reg[24]/CE}] -datapath_only 20
set_max_delay -from [get_ports {strtcmd}]  -to [get_pins {cntl/wr_data_reg[25]/CE}] -datapath_only 20
set_max_delay -from [get_ports {strtcmd}]  -to [get_pins {cntl/wr_data_reg[26]/CE}] -datapath_only 20
set_max_delay -from [get_ports {strtcmd}]  -to [get_pins {cntl/wr_data_reg[27]/CE}] -datapath_only 20
set_max_delay -from [get_ports {strtcmd}]  -to [get_pins {cntl/wr_data_reg[28]/CE}] -datapath_only 20
set_max_delay -from [get_ports {strtcmd}]  -to [get_pins {cntl/wr_data_reg[29]/CE}] -datapath_only 20
set_max_delay -from [get_ports {strtcmd}]  -to [get_pins {cntl/wr_data_reg[2]/CE}] -datapath_only 20
set_max_delay -from [get_ports {strtcmd}]  -to [get_pins {cntl/wr_data_reg[30]/CE}] -datapath_only 20
set_max_delay -from [get_ports {strtcmd}]  -to [get_pins {cntl/wr_data_reg[31]/CE}] -datapath_only 20
set_max_delay -from [get_ports {strtcmd}]  -to [get_pins {cntl/wr_data_reg[3]/CE}] -datapath_only 20
set_max_delay -from [get_ports {strtcmd}]  -to [get_pins {cntl/wr_data_reg[4]/CE}] -datapath_only 20
set_max_delay -from [get_ports {strtcmd}]  -to [get_pins {cntl/wr_data_reg[5]/CE}] -datapath_only 20
set_max_delay -from [get_ports {strtcmd}]  -to [get_pins {cntl/wr_data_reg[6]/CE}] -datapath_only 20
set_max_delay -from [get_ports {strtcmd}]  -to [get_pins {cntl/wr_data_reg[7]/CE}] -datapath_only 20
set_max_delay -from [get_ports {strtcmd}]  -to [get_pins {cntl/wr_data_reg[8]/CE}] -datapath_only 20
set_max_delay -from [get_ports {strtcmd}]  -to [get_pins {cntl/wr_data_reg[9]/CE}] -datapath_only 20
set_max_delay -from [get_ports {strtcmd}]  -to [get_pins {cntl/wr_en_fifo_reg/D}] -datapath_only 20
set_max_delay -from [get_ports {strtcmd}]  -to [get_pins {cntl/wr_en_reg/D}] -datapath_only 20
set_max_delay -from [get_ports {strtcmd}]  -to [get_pins {cntl/wr_fifo_reg/D}] -datapath_only 20
set_max_delay -from [get_ports {sys_rst_n}]  -to [get_pins {sys_rst_n_c_1_reg/D}] -datapath_only 2
set_max_delay -from [get_ports {v7_s6_din[0]}]  -to [get_pins {cntl/s6_tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[24]}] -datapath_only 2
set_max_delay -from [get_ports {v7_s6_din[10]}]  -to [get_pins {cntl/s6_tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[18]}] -datapath_only 2
set_max_delay -from [get_ports {v7_s6_din[11]}]  -to [get_pins {cntl/s6_tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[19]}] -datapath_only 2
set_max_delay -from [get_ports {v7_s6_din[12]}]  -to [get_pins {cntl/s6_tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[20]}] -datapath_only 2
set_max_delay -from [get_ports {v7_s6_din[13]}]  -to [get_pins {cntl/s6_tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[21]}] -datapath_only 2
set_max_delay -from [get_ports {v7_s6_din[14]}]  -to [get_pins {cntl/s6_tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[22]}] -datapath_only 2
set_max_delay -from [get_ports {v7_s6_din[15]}]  -to [get_pins {cntl/s6_tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[23]}] -datapath_only 2
set_max_delay -from [get_ports {v7_s6_din[16]}]  -to [get_pins {cntl/s6_tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[8]}] -datapath_only 2
set_max_delay -from [get_ports {v7_s6_din[17]}]  -to [get_pins {cntl/s6_tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[9]}] -datapath_only 2
set_max_delay -from [get_ports {v7_s6_din[18]}]  -to [get_pins {cntl/s6_tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[10]}] -datapath_only 2
set_max_delay -from [get_ports {v7_s6_din[19]}]  -to [get_pins {cntl/s6_tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[11]}] -datapath_only 2
set_max_delay -from [get_ports {v7_s6_din[1]}]  -to [get_pins {cntl/s6_tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[25]}] -datapath_only 2
set_max_delay -from [get_ports {v7_s6_din[20]}]  -to [get_pins {cntl/s6_tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[12]}] -datapath_only 2
set_max_delay -from [get_ports {v7_s6_din[21]}]  -to [get_pins {cntl/s6_tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[13]}] -datapath_only 2
set_max_delay -from [get_ports {v7_s6_din[22]}]  -to [get_pins {cntl/s6_tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[14]}] -datapath_only 2
set_max_delay -from [get_ports {v7_s6_din[23]}]  -to [get_pins {cntl/s6_tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[15]}] -datapath_only 2
set_max_delay -from [get_ports {v7_s6_din[24]}]  -to [get_pins {cntl/s6_tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]}] -datapath_only 2
set_max_delay -from [get_ports {v7_s6_din[25]}]  -to [get_pins {cntl/s6_tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]}] -datapath_only 2
set_max_delay -from [get_ports {v7_s6_din[26]}]  -to [get_pins {cntl/s6_tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]}] -datapath_only 2
set_max_delay -from [get_ports {v7_s6_din[27]}]  -to [get_pins {cntl/s6_tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]}] -datapath_only 2
set_max_delay -from [get_ports {v7_s6_din[28]}]  -to [get_pins {cntl/s6_tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]}] -datapath_only 2
set_max_delay -from [get_ports {v7_s6_din[29]}]  -to [get_pins {cntl/s6_tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]}] -datapath_only 2
set_max_delay -from [get_ports {v7_s6_din[2]}]  -to [get_pins {cntl/s6_tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[26]}] -datapath_only 2
set_max_delay -from [get_ports {v7_s6_din[30]}]  -to [get_pins {cntl/s6_tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]}] -datapath_only 2
set_max_delay -from [get_ports {v7_s6_din[31]}]  -to [get_pins {cntl/s6_tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[7]}] -datapath_only 2
set_max_delay -from [get_ports {v7_s6_din[3]}]  -to [get_pins {cntl/s6_tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[27]}] -datapath_only 2
set_max_delay -from [get_ports {v7_s6_din[4]}]  -to [get_pins {cntl/s6_tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[28]}] -datapath_only 2
set_max_delay -from [get_ports {v7_s6_din[5]}]  -to [get_pins {cntl/s6_tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[29]}] -datapath_only 2
set_max_delay -from [get_ports {v7_s6_din[6]}]  -to [get_pins {cntl/s6_tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[30]}] -datapath_only 2
set_max_delay -from [get_ports {v7_s6_din[7]}]  -to [get_pins {cntl/s6_tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[31]}] -datapath_only 2
set_max_delay -from [get_ports {v7_s6_din[8]}]  -to [get_pins {cntl/s6_tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[16]}] -datapath_only 2
set_max_delay -from [get_ports {v7_s6_din[9]}]  -to [get_pins {cntl/s6_tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[17]}] -datapath_only 2
set_max_delay -from [get_pins {app/master/UserControlReg_c_reg[24]/C}]  -to [get_ports {user_rst_n}] -datapath_only 2
set_max_delay -from [get_pins {app/master/ep_rxd_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[54]/C}]  -to [get_ports {ep_rxd_m_tdata[54]}] -datapath_only 2
set_max_delay -from [get_pins {app/master/ep_rxd_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[55]/C}]  -to [get_ports {ep_rxd_m_tdata[55]}] -datapath_only 2
set_max_delay -from [get_pins {app/master/ep_rxd_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[56]/C}]  -to [get_ports {ep_rxd_m_tdata[56]}] -datapath_only 2
set_max_delay -from [get_pins {app/master/ep_rxd_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[57]/C}]  -to [get_ports {ep_rxd_m_tdata[57]}] -datapath_only 2
set_max_delay -from [get_pins {app/master/ep_rxd_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[58]/C}]  -to [get_ports {ep_rxd_m_tdata[58]}] -datapath_only 2
set_max_delay -from [get_pins {app/master/ep_rxd_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[59]/C}]  -to [get_ports {ep_rxd_m_tdata[59]}] -datapath_only 2
set_max_delay -from [get_pins {app/master/ep_rxd_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[60]/C}]  -to [get_ports {ep_rxd_m_tdata[60]}] -datapath_only 2
set_max_delay -from [get_pins {app/master/ep_rxd_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[61]/C}]  -to [get_ports {ep_rxd_m_tdata[61]}] -datapath_only 2
set_max_delay -from [get_pins {app/master/ep_rxd_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[62]/C}]  -to [get_ports {ep_rxd_m_tdata[62]}] -datapath_only 2
set_max_delay -from [get_pins {app/master/ep_rxd_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[63]/C}]  -to [get_ports {ep_rxd_m_tdata[63]}] -datapath_only 2
set_max_delay -from [get_pins {app/master/m_user_tc/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[54]/C}]  -to [get_ports {m_user_tdata[54]}] -datapath_only 2
set_max_delay -from [get_pins {app/master/m_user_tc/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[55]/C}]  -to [get_ports {m_user_tdata[55]}] -datapath_only 2
set_max_delay -from [get_pins {app/master/m_user_tc/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[56]/C}]  -to [get_ports {m_user_tdata[56]}] -datapath_only 2
set_max_delay -from [get_pins {app/master/m_user_tc/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[57]/C}]  -to [get_ports {m_user_tdata[57]}] -datapath_only 2
set_max_delay -from [get_pins {app/master/m_user_tc/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[58]/C}]  -to [get_ports {m_user_tdata[58]}] -datapath_only 2
set_max_delay -from [get_pins {app/master/m_user_tc/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[59]/C}]  -to [get_ports {m_user_tdata[59]}] -datapath_only 2
set_max_delay -from [get_pins {app/master/m_user_tc/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[60]/C}]  -to [get_ports {m_user_tdata[60]}] -datapath_only 2
set_max_delay -from [get_pins {app/master/m_user_tc/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[61]/C}]  -to [get_ports {m_user_tdata[61]}] -datapath_only 2
set_max_delay -from [get_pins {app/master/m_user_tc/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[62]/C}]  -to [get_ports {m_user_tdata[62]}] -datapath_only 2
set_max_delay -from [get_pins {app/master/m_user_tc/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[63]/C}]  -to [get_ports {m_user_tdata[63]}] -datapath_only 2
set_max_delay -from [get_pins {app/master/user_reg_synch/fifo_to_user/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i_reg/C}]  -to [get_ports {Reg_RE}] -datapath_only 2
set_max_delay -from [get_pins {app/master/user_reg_synch/fifo_to_user/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i_reg/C}]  -to [get_ports {Reg_WE}] -datapath_only 2
set_max_delay -from [get_pins {app/master/user_reg_synch/fifo_to_user/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[0]/C}]  -to [get_ports {Reg_Dout[0]}] -datapath_only 2
set_max_delay -from [get_pins {app/master/user_reg_synch/fifo_to_user/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[10]/C}]  -to [get_ports {Reg_Dout[10]}] -datapath_only 2
set_max_delay -from [get_pins {app/master/user_reg_synch/fifo_to_user/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[11]/C}]  -to [get_ports {Reg_Dout[11]}] -datapath_only 2
set_max_delay -from [get_pins {app/master/user_reg_synch/fifo_to_user/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[12]/C}]  -to [get_ports {Reg_Dout[12]}] -datapath_only 2
set_max_delay -from [get_pins {app/master/user_reg_synch/fifo_to_user/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[13]/C}]  -to [get_ports {Reg_Dout[13]}] -datapath_only 2
set_max_delay -from [get_pins {app/master/user_reg_synch/fifo_to_user/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[14]/C}]  -to [get_ports {Reg_Dout[14]}] -datapath_only 2
set_max_delay -from [get_pins {app/master/user_reg_synch/fifo_to_user/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[15]/C}]  -to [get_ports {Reg_Dout[15]}] -datapath_only 2
set_max_delay -from [get_pins {app/master/user_reg_synch/fifo_to_user/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[16]/C}]  -to [get_ports {Reg_Dout[16]}] -datapath_only 2
set_max_delay -from [get_pins {app/master/user_reg_synch/fifo_to_user/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[17]/C}]  -to [get_ports {Reg_Dout[17]}] -datapath_only 2
set_max_delay -from [get_pins {app/master/user_reg_synch/fifo_to_user/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[18]/C}]  -to [get_ports {Reg_Dout[18]}] -datapath_only 2
set_max_delay -from [get_pins {app/master/user_reg_synch/fifo_to_user/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[19]/C}]  -to [get_ports {Reg_Dout[19]}] -datapath_only 2
set_max_delay -from [get_pins {app/master/user_reg_synch/fifo_to_user/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[1]/C}]  -to [get_ports {Reg_Dout[1]}] -datapath_only 2
set_max_delay -from [get_pins {app/master/user_reg_synch/fifo_to_user/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[20]/C}]  -to [get_ports {Reg_Dout[20]}] -datapath_only 2
set_max_delay -from [get_pins {app/master/user_reg_synch/fifo_to_user/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[21]/C}]  -to [get_ports {Reg_Dout[21]}] -datapath_only 2
set_max_delay -from [get_pins {app/master/user_reg_synch/fifo_to_user/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[22]/C}]  -to [get_ports {Reg_Dout[22]}] -datapath_only 2
set_max_delay -from [get_pins {app/master/user_reg_synch/fifo_to_user/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[23]/C}]  -to [get_ports {Reg_Dout[23]}] -datapath_only 2
set_max_delay -from [get_pins {app/master/user_reg_synch/fifo_to_user/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[24]/C}]  -to [get_ports {Reg_Dout[24]}] -datapath_only 2
set_max_delay -from [get_pins {app/master/user_reg_synch/fifo_to_user/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[25]/C}]  -to [get_ports {Reg_Dout[25]}] -datapath_only 2
set_max_delay -from [get_pins {app/master/user_reg_synch/fifo_to_user/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[26]/C}]  -to [get_ports {Reg_Dout[26]}] -datapath_only 2
set_max_delay -from [get_pins {app/master/user_reg_synch/fifo_to_user/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[27]/C}]  -to [get_ports {Reg_Dout[27]}] -datapath_only 2
set_max_delay -from [get_pins {app/master/user_reg_synch/fifo_to_user/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[28]/C}]  -to [get_ports {Reg_Dout[28]}] -datapath_only 2
set_max_delay -from [get_pins {app/master/user_reg_synch/fifo_to_user/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[29]/C}]  -to [get_ports {Reg_Dout[29]}] -datapath_only 2
set_max_delay -from [get_pins {app/master/user_reg_synch/fifo_to_user/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[2]/C}]  -to [get_ports {Reg_Dout[2]}] -datapath_only 2
set_max_delay -from [get_pins {app/master/user_reg_synch/fifo_to_user/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[30]/C}]  -to [get_ports {Reg_Dout[30]}] -datapath_only 2
set_max_delay -from [get_pins {app/master/user_reg_synch/fifo_to_user/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[31]/C}]  -to [get_ports {Reg_Dout[31]}] -datapath_only 2
set_max_delay -from [get_pins {app/master/user_reg_synch/fifo_to_user/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[32]/C}]  -to [get_ports {Reg_Addr[0]}] -datapath_only 2
set_max_delay -from [get_pins {app/master/user_reg_synch/fifo_to_user/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[33]/C}]  -to [get_ports {Reg_Addr[1]}] -datapath_only 2
set_max_delay -from [get_pins {app/master/user_reg_synch/fifo_to_user/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[34]/C}]  -to [get_ports {Reg_Addr[2]}] -datapath_only 2
set_max_delay -from [get_pins {app/master/user_reg_synch/fifo_to_user/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[35]/C}]  -to [get_ports {Reg_Addr[3]}] -datapath_only 2
set_max_delay -from [get_pins {app/master/user_reg_synch/fifo_to_user/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[36]/C}]  -to [get_ports {Reg_Addr[4]}] -datapath_only 2
set_max_delay -from [get_pins {app/master/user_reg_synch/fifo_to_user/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[37]/C}]  -to [get_ports {Reg_Addr[5]}] -datapath_only 2
set_max_delay -from [get_pins {app/master/user_reg_synch/fifo_to_user/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[38]/C}]  -to [get_ports {Reg_Addr[6]}] -datapath_only 2
set_max_delay -from [get_pins {app/master/user_reg_synch/fifo_to_user/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[39]/C}]  -to [get_ports {Reg_Addr[7]}] -datapath_only 2
set_max_delay -from [get_pins {app/master/user_reg_synch/fifo_to_user/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[3]/C}]  -to [get_ports {Reg_Dout[3]}] -datapath_only 2
set_max_delay -from [get_pins {app/master/user_reg_synch/fifo_to_user/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[40]/C}]  -to [get_ports {Reg_RE}] -datapath_only 2
set_max_delay -from [get_pins {app/master/user_reg_synch/fifo_to_user/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[40]/C}]  -to [get_ports {Reg_WE}] -datapath_only 2
set_max_delay -from [get_pins {app/master/user_reg_synch/fifo_to_user/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[4]/C}]  -to [get_ports {Reg_Dout[4]}] -datapath_only 2
set_max_delay -from [get_pins {app/master/user_reg_synch/fifo_to_user/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[5]/C}]  -to [get_ports {Reg_Dout[5]}] -datapath_only 2
set_max_delay -from [get_pins {app/master/user_reg_synch/fifo_to_user/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[6]/C}]  -to [get_ports {Reg_Dout[6]}] -datapath_only 2
set_max_delay -from [get_pins {app/master/user_reg_synch/fifo_to_user/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[7]/C}]  -to [get_ports {Reg_Dout[7]}] -datapath_only 2
set_max_delay -from [get_pins {app/master/user_reg_synch/fifo_to_user/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[8]/C}]  -to [get_ports {Reg_Dout[8]}] -datapath_only 2
set_max_delay -from [get_pins {app/master/user_reg_synch/fifo_to_user/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[9]/C}]  -to [get_ports {Reg_Dout[9]}] -datapath_only 2
set_max_delay -from [get_pins {app/master/user_reg_synch/fifo_to_user_empty_d_n_reg/C}]  -to [get_ports {Reg_RE}] -datapath_only 2
set_max_delay -from [get_pins {app/master/user_reg_synch/fifo_to_user_empty_d_n_reg/C}]  -to [get_ports {Reg_WE}] -datapath_only 2
set_max_delay -from [get_pins {cntl/OutReg0_reg[0]/C}]  -to [get_ports {OutReg0[0]}] -datapath_only 5
set_max_delay -from [get_pins {cntl/OutReg0_reg[10]/C}]  -to [get_ports {OutReg0[10]}] -datapath_only 5
set_max_delay -from [get_pins {cntl/OutReg0_reg[11]/C}]  -to [get_ports {OutReg0[11]}] -datapath_only 5
set_max_delay -from [get_pins {cntl/OutReg0_reg[12]/C}]  -to [get_ports {OutReg0[12]}] -datapath_only 5
set_max_delay -from [get_pins {cntl/OutReg0_reg[13]/C}]  -to [get_ports {OutReg0[13]}] -datapath_only 5
set_max_delay -from [get_pins {cntl/OutReg0_reg[14]/C}]  -to [get_ports {OutReg0[14]}] -datapath_only 5
set_max_delay -from [get_pins {cntl/OutReg0_reg[15]/C}]  -to [get_ports {OutReg0[15]}] -datapath_only 5
set_max_delay -from [get_pins {cntl/OutReg0_reg[16]/C}]  -to [get_ports {OutReg0[16]}] -datapath_only 5
set_max_delay -from [get_pins {cntl/OutReg0_reg[17]/C}]  -to [get_ports {OutReg0[17]}] -datapath_only 5
set_max_delay -from [get_pins {cntl/OutReg0_reg[18]/C}]  -to [get_ports {OutReg0[18]}] -datapath_only 5
set_max_delay -from [get_pins {cntl/OutReg0_reg[19]/C}]  -to [get_ports {OutReg0[19]}] -datapath_only 5
set_max_delay -from [get_pins {cntl/OutReg0_reg[1]/C}]  -to [get_ports {OutReg0[1]}] -datapath_only 5
set_max_delay -from [get_pins {cntl/OutReg0_reg[20]/C}]  -to [get_ports {OutReg0[20]}] -datapath_only 5
set_max_delay -from [get_pins {cntl/OutReg0_reg[21]/C}]  -to [get_ports {OutReg0[21]}] -datapath_only 5
set_max_delay -from [get_pins {cntl/OutReg0_reg[22]/C}]  -to [get_ports {OutReg0[22]}] -datapath_only 5
set_max_delay -from [get_pins {cntl/OutReg0_reg[23]/C}]  -to [get_ports {OutReg0[23]}] -datapath_only 5
set_max_delay -from [get_pins {cntl/OutReg0_reg[24]/C}]  -to [get_ports {OutReg0[24]}] -datapath_only 5
set_max_delay -from [get_pins {cntl/OutReg0_reg[25]/C}]  -to [get_ports {OutReg0[25]}] -datapath_only 5
set_max_delay -from [get_pins {cntl/OutReg0_reg[26]/C}]  -to [get_ports {OutReg0[26]}] -datapath_only 5
set_max_delay -from [get_pins {cntl/OutReg0_reg[27]/C}]  -to [get_ports {OutReg0[27]}] -datapath_only 5
set_max_delay -from [get_pins {cntl/OutReg0_reg[28]/C}]  -to [get_ports {OutReg0[28]}] -datapath_only 5
set_max_delay -from [get_pins {cntl/OutReg0_reg[29]/C}]  -to [get_ports {OutReg0[29]}] -datapath_only 5
set_max_delay -from [get_pins {cntl/OutReg0_reg[2]/C}]  -to [get_ports {OutReg0[2]}] -datapath_only 5
set_max_delay -from [get_pins {cntl/OutReg0_reg[30]/C}]  -to [get_ports {OutReg0[30]}] -datapath_only 5
set_max_delay -from [get_pins {cntl/OutReg0_reg[31]/C}]  -to [get_ports {OutReg0[31]}] -datapath_only 5
set_max_delay -from [get_pins {cntl/OutReg0_reg[3]/C}]  -to [get_ports {OutReg0[3]}] -datapath_only 5
set_max_delay -from [get_pins {cntl/OutReg0_reg[4]/C}]  -to [get_ports {OutReg0[4]}] -datapath_only 5
set_max_delay -from [get_pins {cntl/OutReg0_reg[5]/C}]  -to [get_ports {OutReg0[5]}] -datapath_only 5
set_max_delay -from [get_pins {cntl/OutReg0_reg[6]/C}]  -to [get_ports {OutReg0[6]}] -datapath_only 5
set_max_delay -from [get_pins {cntl/OutReg0_reg[7]/C}]  -to [get_ports {OutReg0[7]}] -datapath_only 5
set_max_delay -from [get_pins {cntl/OutReg0_reg[8]/C}]  -to [get_ports {OutReg0[8]}] -datapath_only 5
set_max_delay -from [get_pins {cntl/OutReg0_reg[9]/C}]  -to [get_ports {OutReg0[9]}] -datapath_only 5
set_max_delay -from [get_pins {cntl/mac_reg[0]/C}]  -to [get_ports {mac[0]}] -datapath_only 5
set_max_delay -from [get_pins {cntl/mac_reg[10]/C}]  -to [get_ports {mac[10]}] -datapath_only 5
set_max_delay -from [get_pins {cntl/mac_reg[11]/C}]  -to [get_ports {mac[11]}] -datapath_only 5
set_max_delay -from [get_pins {cntl/mac_reg[12]/C}]  -to [get_ports {mac[12]}] -datapath_only 5
set_max_delay -from [get_pins {cntl/mac_reg[13]/C}]  -to [get_ports {mac[13]}] -datapath_only 5
set_max_delay -from [get_pins {cntl/mac_reg[14]/C}]  -to [get_ports {mac[14]}] -datapath_only 5
set_max_delay -from [get_pins {cntl/mac_reg[15]/C}]  -to [get_ports {mac[15]}] -datapath_only 5
set_max_delay -from [get_pins {cntl/mac_reg[16]/C}]  -to [get_ports {mac[16]}] -datapath_only 5
set_max_delay -from [get_pins {cntl/mac_reg[17]/C}]  -to [get_ports {mac[17]}] -datapath_only 5
set_max_delay -from [get_pins {cntl/mac_reg[18]/C}]  -to [get_ports {mac[18]}] -datapath_only 5
set_max_delay -from [get_pins {cntl/mac_reg[19]/C}]  -to [get_ports {mac[19]}] -datapath_only 5
set_max_delay -from [get_pins {cntl/mac_reg[1]/C}]  -to [get_ports {mac[1]}] -datapath_only 5
set_max_delay -from [get_pins {cntl/mac_reg[20]/C}]  -to [get_ports {mac[20]}] -datapath_only 5
set_max_delay -from [get_pins {cntl/mac_reg[21]/C}]  -to [get_ports {mac[21]}] -datapath_only 5
set_max_delay -from [get_pins {cntl/mac_reg[22]/C}]  -to [get_ports {mac[22]}] -datapath_only 5
set_max_delay -from [get_pins {cntl/mac_reg[23]/C}]  -to [get_ports {mac[23]}] -datapath_only 5
set_max_delay -from [get_pins {cntl/mac_reg[24]/C}]  -to [get_ports {mac[24]}] -datapath_only 5
set_max_delay -from [get_pins {cntl/mac_reg[25]/C}]  -to [get_ports {mac[25]}] -datapath_only 5
set_max_delay -from [get_pins {cntl/mac_reg[26]/C}]  -to [get_ports {mac[26]}] -datapath_only 5
set_max_delay -from [get_pins {cntl/mac_reg[27]/C}]  -to [get_ports {mac[27]}] -datapath_only 5
set_max_delay -from [get_pins {cntl/mac_reg[28]/C}]  -to [get_ports {mac[28]}] -datapath_only 5
set_max_delay -from [get_pins {cntl/mac_reg[29]/C}]  -to [get_ports {mac[29]}] -datapath_only 5
set_max_delay -from [get_pins {cntl/mac_reg[2]/C}]  -to [get_ports {mac[2]}] -datapath_only 5
set_max_delay -from [get_pins {cntl/mac_reg[30]/C}]  -to [get_ports {mac[30]}] -datapath_only 5
set_max_delay -from [get_pins {cntl/mac_reg[31]/C}]  -to [get_ports {mac[31]}] -datapath_only 5
set_max_delay -from [get_pins {cntl/mac_reg[3]/C}]  -to [get_ports {mac[3]}] -datapath_only 5
set_max_delay -from [get_pins {cntl/mac_reg[4]/C}]  -to [get_ports {mac[4]}] -datapath_only 5
set_max_delay -from [get_pins {cntl/mac_reg[5]/C}]  -to [get_ports {mac[5]}] -datapath_only 5
set_max_delay -from [get_pins {cntl/mac_reg[6]/C}]  -to [get_ports {mac[6]}] -datapath_only 5
set_max_delay -from [get_pins {cntl/mac_reg[7]/C}]  -to [get_ports {mac[7]}] -datapath_only 5
set_max_delay -from [get_pins {cntl/mac_reg[8]/C}]  -to [get_ports {mac[8]}] -datapath_only 5
set_max_delay -from [get_pins {cntl/mac_reg[9]/C}]  -to [get_ports {mac[9]}] -datapath_only 5
set_max_delay -from [get_pins {cntl/userid_reg[0]/C}]  -to [get_ports {userid[0]}] -datapath_only 5
set_max_delay -from [get_pins {cntl/userid_reg[10]/C}]  -to [get_ports {userid[10]}] -datapath_only 5
set_max_delay -from [get_pins {cntl/userid_reg[11]/C}]  -to [get_ports {userid[11]}] -datapath_only 5
set_max_delay -from [get_pins {cntl/userid_reg[12]/C}]  -to [get_ports {userid[12]}] -datapath_only 5
set_max_delay -from [get_pins {cntl/userid_reg[13]/C}]  -to [get_ports {userid[13]}] -datapath_only 5
set_max_delay -from [get_pins {cntl/userid_reg[14]/C}]  -to [get_ports {userid[14]}] -datapath_only 5
set_max_delay -from [get_pins {cntl/userid_reg[15]/C}]  -to [get_ports {userid[15]}] -datapath_only 5
set_max_delay -from [get_pins {cntl/userid_reg[16]/C}]  -to [get_ports {userid[16]}] -datapath_only 5
set_max_delay -from [get_pins {cntl/userid_reg[17]/C}]  -to [get_ports {userid[17]}] -datapath_only 5
set_max_delay -from [get_pins {cntl/userid_reg[18]/C}]  -to [get_ports {userid[18]}] -datapath_only 5
set_max_delay -from [get_pins {cntl/userid_reg[19]/C}]  -to [get_ports {userid[19]}] -datapath_only 5
set_max_delay -from [get_pins {cntl/userid_reg[1]/C}]  -to [get_ports {userid[1]}] -datapath_only 5
set_max_delay -from [get_pins {cntl/userid_reg[20]/C}]  -to [get_ports {userid[20]}] -datapath_only 5
set_max_delay -from [get_pins {cntl/userid_reg[21]/C}]  -to [get_ports {userid[21]}] -datapath_only 5
set_max_delay -from [get_pins {cntl/userid_reg[22]/C}]  -to [get_ports {userid[22]}] -datapath_only 5
set_max_delay -from [get_pins {cntl/userid_reg[23]/C}]  -to [get_ports {userid[23]}] -datapath_only 5
set_max_delay -from [get_pins {cntl/userid_reg[24]/C}]  -to [get_ports {userid[24]}] -datapath_only 5
set_max_delay -from [get_pins {cntl/userid_reg[25]/C}]  -to [get_ports {userid[25]}] -datapath_only 5
set_max_delay -from [get_pins {cntl/userid_reg[26]/C}]  -to [get_ports {userid[26]}] -datapath_only 5
set_max_delay -from [get_pins {cntl/userid_reg[27]/C}]  -to [get_ports {userid[27]}] -datapath_only 5
set_max_delay -from [get_pins {cntl/userid_reg[28]/C}]  -to [get_ports {userid[28]}] -datapath_only 5
set_max_delay -from [get_pins {cntl/userid_reg[29]/C}]  -to [get_ports {userid[29]}] -datapath_only 5
set_max_delay -from [get_pins {cntl/userid_reg[2]/C}]  -to [get_ports {userid[2]}] -datapath_only 5
set_max_delay -from [get_pins {cntl/userid_reg[30]/C}]  -to [get_ports {userid[30]}] -datapath_only 5
set_max_delay -from [get_pins {cntl/userid_reg[31]/C}]  -to [get_ports {userid[31]}] -datapath_only 5
set_max_delay -from [get_pins {cntl/userid_reg[3]/C}]  -to [get_ports {userid[3]}] -datapath_only 5
set_max_delay -from [get_pins {cntl/userid_reg[4]/C}]  -to [get_ports {userid[4]}] -datapath_only 5
set_max_delay -from [get_pins {cntl/userid_reg[5]/C}]  -to [get_ports {userid[5]}] -datapath_only 5
set_max_delay -from [get_pins {cntl/userid_reg[6]/C}]  -to [get_ports {userid[6]}] -datapath_only 5
set_max_delay -from [get_pins {cntl/userid_reg[7]/C}]  -to [get_ports {userid[7]}] -datapath_only 5
set_max_delay -from [get_pins {cntl/userid_reg[8]/C}]  -to [get_ports {userid[8]}] -datapath_only 5
set_max_delay -from [get_pins {cntl/userid_reg[9]/C}]  -to [get_ports {userid[9]}] -datapath_only 5
