Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Mon Apr 14 01:46:34 2025
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert                1           
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  2           
TIMING-18  Warning   Missing input or output delay               74          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (63)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (63)
--------------------------------
 There are 63 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.044        0.000                      0                 1061        0.066        0.000                      0                 1061        3.750        0.000                       0                   415  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               0.044        0.000                      0                 1057        0.066        0.000                      0                 1057        3.750        0.000                       0                   415  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_0              clk_0                    5.936        0.000                      0                    4        0.687        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        0.044ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.066ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.044ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.357ns  (logic 3.119ns (33.333%)  route 6.238ns (66.667%))
  Logic Levels:           13  (CARRY4=2 LUT2=2 LUT5=3 LUT6=5 MUXF7=1)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.881ns = ( 14.881 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.552     5.136    sm/clk_IBUF_BUFG
    SLICE_X51Y84         FDRE                                         r  sm/D_states_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y84         FDRE (Prop_fdre_C_Q)         0.456     5.592 r  sm/D_states_q_reg[1]/Q
                         net (fo=295, routed)         0.573     6.165    sm/Q[0]
    SLICE_X51Y83         LUT2 (Prop_lut2_I1_O)        0.124     6.289 f  sm/D_accel_timer_q[3]_i_13/O
                         net (fo=5, routed)           0.636     6.925    sm/D_accel_timer_q[3]_i_13_n_0
    SLICE_X51Y83         LUT6 (Prop_lut6_I0_O)        0.124     7.049 r  sm/out_sig0_carry__0_i_38/O
                         net (fo=1, routed)           0.635     7.684    sm/out_sig0_carry__0_i_38_n_0
    SLICE_X51Y85         LUT5 (Prop_lut5_I2_O)        0.124     7.808 r  sm/out_sig0_carry__0_i_33/O
                         net (fo=1, routed)           0.000     7.808    sm/out_sig0_carry__0_i_33_n_0
    SLICE_X51Y85         MUXF7 (Prop_muxf7_I1_O)      0.217     8.025 r  sm/out_sig0_carry__0_i_29/O
                         net (fo=1, routed)           0.303     8.328    sm/out_sig0_carry__0_i_29_n_0
    SLICE_X53Y84         LUT6 (Prop_lut6_I5_O)        0.299     8.627 r  sm/out_sig0_carry__0_i_25/O
                         net (fo=1, routed)           0.317     8.943    sm/out_sig0_carry__0_i_25_n_0
    SLICE_X48Y84         LUT6 (Prop_lut6_I5_O)        0.124     9.067 r  sm/out_sig0_carry__0_i_18/O
                         net (fo=15, routed)          0.503     9.570    sm/M_sm_bsel[0]
    SLICE_X48Y83         LUT2 (Prop_lut2_I0_O)        0.124     9.694 r  sm/out_sig0_carry_i_19/O
                         net (fo=24, routed)          1.133    10.828    L_reg/out_sig0_inferred__0/i__carry
    SLICE_X46Y83         LUT6 (Prop_lut6_I4_O)        0.124    10.952 r  L_reg/out_sig0_carry_i_7/O
                         net (fo=1, routed)           0.000    10.952    alum/ram_reg_i_91_0[1]
    SLICE_X46Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.485 r  alum/out_sig0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.485    alum/out_sig0_carry_n_0
    SLICE_X46Y84         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.800 r  alum/out_sig0_carry__0/O[3]
                         net (fo=1, routed)           0.298    12.098    sm/ram_reg_i_21_1[3]
    SLICE_X44Y84         LUT5 (Prop_lut5_I3_O)        0.307    12.405 f  sm/ram_reg_i_74/O
                         net (fo=1, routed)           0.640    13.045    sm/ram_reg_i_74_n_0
    SLICE_X44Y84         LUT6 (Prop_lut6_I5_O)        0.124    13.169 r  sm/ram_reg_i_29/O
                         net (fo=3, routed)           0.470    13.639    sm/D_registers_q_reg[5][7]
    SLICE_X44Y80         LUT5 (Prop_lut5_I4_O)        0.124    13.763 r  sm/ram_reg_i_6__0/O
                         net (fo=1, routed)           0.730    14.493    brams/bram2/ram_reg_1[7]
    RAMB18_X1Y32         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.476    14.881    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y32         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.258    15.138    
                         clock uncertainty           -0.035    15.103    
    RAMB18_X1Y32         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    14.537    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                         14.537    
                         arrival time                         -14.493    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.177ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.228ns  (logic 3.119ns (33.799%)  route 6.109ns (66.201%))
  Logic Levels:           13  (CARRY4=2 LUT2=2 LUT5=3 LUT6=5 MUXF7=1)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.885ns = ( 14.885 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.552     5.136    sm/clk_IBUF_BUFG
    SLICE_X51Y84         FDRE                                         r  sm/D_states_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y84         FDRE (Prop_fdre_C_Q)         0.456     5.592 r  sm/D_states_q_reg[1]/Q
                         net (fo=295, routed)         0.573     6.165    sm/Q[0]
    SLICE_X51Y83         LUT2 (Prop_lut2_I1_O)        0.124     6.289 f  sm/D_accel_timer_q[3]_i_13/O
                         net (fo=5, routed)           0.636     6.925    sm/D_accel_timer_q[3]_i_13_n_0
    SLICE_X51Y83         LUT6 (Prop_lut6_I0_O)        0.124     7.049 r  sm/out_sig0_carry__0_i_38/O
                         net (fo=1, routed)           0.635     7.684    sm/out_sig0_carry__0_i_38_n_0
    SLICE_X51Y85         LUT5 (Prop_lut5_I2_O)        0.124     7.808 r  sm/out_sig0_carry__0_i_33/O
                         net (fo=1, routed)           0.000     7.808    sm/out_sig0_carry__0_i_33_n_0
    SLICE_X51Y85         MUXF7 (Prop_muxf7_I1_O)      0.217     8.025 r  sm/out_sig0_carry__0_i_29/O
                         net (fo=1, routed)           0.303     8.328    sm/out_sig0_carry__0_i_29_n_0
    SLICE_X53Y84         LUT6 (Prop_lut6_I5_O)        0.299     8.627 r  sm/out_sig0_carry__0_i_25/O
                         net (fo=1, routed)           0.317     8.943    sm/out_sig0_carry__0_i_25_n_0
    SLICE_X48Y84         LUT6 (Prop_lut6_I5_O)        0.124     9.067 r  sm/out_sig0_carry__0_i_18/O
                         net (fo=15, routed)          0.503     9.570    sm/M_sm_bsel[0]
    SLICE_X48Y83         LUT2 (Prop_lut2_I0_O)        0.124     9.694 r  sm/out_sig0_carry_i_19/O
                         net (fo=24, routed)          1.133    10.828    L_reg/out_sig0_inferred__0/i__carry
    SLICE_X46Y83         LUT6 (Prop_lut6_I4_O)        0.124    10.952 r  L_reg/out_sig0_carry_i_7/O
                         net (fo=1, routed)           0.000    10.952    alum/ram_reg_i_91_0[1]
    SLICE_X46Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.485 r  alum/out_sig0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.485    alum/out_sig0_carry_n_0
    SLICE_X46Y84         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.800 r  alum/out_sig0_carry__0/O[3]
                         net (fo=1, routed)           0.298    12.098    sm/ram_reg_i_21_1[3]
    SLICE_X44Y84         LUT5 (Prop_lut5_I3_O)        0.307    12.405 f  sm/ram_reg_i_74/O
                         net (fo=1, routed)           0.640    13.045    sm/ram_reg_i_74_n_0
    SLICE_X44Y84         LUT6 (Prop_lut6_I5_O)        0.124    13.169 r  sm/ram_reg_i_29/O
                         net (fo=3, routed)           0.182    13.351    display/ram_reg_4
    SLICE_X44Y84         LUT5 (Prop_lut5_I2_O)        0.124    13.475 r  display/ram_reg_i_6/O
                         net (fo=1, routed)           0.889    14.364    brams/bram1/ADDRARDADDR[7]
    RAMB18_X1Y34         RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.480    14.885    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y34         RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.258    15.142    
                         clock uncertainty           -0.035    15.107    
    RAMB18_X1Y34         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    14.541    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                         14.541    
                         arrival time                         -14.364    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.181ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm/D_states_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.693ns  (logic 1.740ns (17.950%)  route 7.953ns (82.050%))
  Logic Levels:           8  (LUT4=1 LUT6=7)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 14.840 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.551     5.135    sm/clk_IBUF_BUFG
    SLICE_X50Y83         FDRE                                         r  sm/D_states_q_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y83         FDRE (Prop_fdre_C_Q)         0.518     5.653 f  sm/D_states_q_reg[2]_rep/Q
                         net (fo=102, routed)         1.464     7.117    sm/D_states_q_reg[2]_rep_n_0
    SLICE_X49Y79         LUT4 (Prop_lut4_I0_O)        0.152     7.269 f  sm/ram_reg_i_181/O
                         net (fo=1, routed)           0.298     7.567    sm/ram_reg_i_181_n_0
    SLICE_X49Y81         LUT6 (Prop_lut6_I5_O)        0.326     7.893 r  sm/ram_reg_i_177/O
                         net (fo=48, routed)          0.961     8.854    sm/ram_reg_i_177_n_0
    SLICE_X44Y81         LUT6 (Prop_lut6_I2_O)        0.124     8.978 r  sm/D_states_q[1]_i_64/O
                         net (fo=1, routed)           1.219    10.197    sm/D_states_q[1]_i_64_n_0
    SLICE_X48Y81         LUT6 (Prop_lut6_I0_O)        0.124    10.321 f  sm/D_states_q[1]_i_34/O
                         net (fo=3, routed)           1.123    11.444    sm/D_states_q[1]_i_34_n_0
    SLICE_X48Y70         LUT6 (Prop_lut6_I2_O)        0.124    11.568 f  sm/D_states_q[5]_i_14/O
                         net (fo=11, routed)          0.686    12.254    sm/D_states_q[5]_i_14_n_0
    SLICE_X50Y73         LUT6 (Prop_lut6_I0_O)        0.124    12.378 f  sm/D_states_q[1]_i_15/O
                         net (fo=1, routed)           0.466    12.844    sm/D_states_q[1]_i_15_n_0
    SLICE_X50Y73         LUT6 (Prop_lut6_I4_O)        0.124    12.968 f  sm/D_states_q[1]_i_5/O
                         net (fo=1, routed)           0.960    13.928    sm/D_states_q[1]_i_5_n_0
    SLICE_X49Y78         LUT6 (Prop_lut6_I3_O)        0.124    14.052 r  sm/D_states_q[1]_i_1/O
                         net (fo=1, routed)           0.777    14.828    sm/D_states_d__0[1]
    SLICE_X51Y84         FDRE                                         r  sm/D_states_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.436    14.840    sm/clk_IBUF_BUFG
    SLICE_X51Y84         FDRE                                         r  sm/D_states_q_reg[1]/C
                         clock pessimism              0.272    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X51Y84         FDRE (Setup_fdre_C_D)       -0.067    15.010    sm/D_states_q_reg[1]
  -------------------------------------------------------------------
                         required time                         15.010    
                         arrival time                         -14.829    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.182ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm/D_states_q_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.680ns  (logic 1.936ns (20.000%)  route 7.744ns (80.000%))
  Logic Levels:           8  (LUT3=1 LUT4=1 LUT6=6)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.551     5.135    sm/clk_IBUF_BUFG
    SLICE_X50Y83         FDRE                                         r  sm/D_states_q_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y83         FDRE (Prop_fdre_C_Q)         0.518     5.653 f  sm/D_states_q_reg[2]_rep/Q
                         net (fo=102, routed)         1.464     7.117    sm/D_states_q_reg[2]_rep_n_0
    SLICE_X49Y79         LUT4 (Prop_lut4_I0_O)        0.152     7.269 f  sm/ram_reg_i_181/O
                         net (fo=1, routed)           0.298     7.567    sm/ram_reg_i_181_n_0
    SLICE_X49Y81         LUT6 (Prop_lut6_I5_O)        0.326     7.893 r  sm/ram_reg_i_177/O
                         net (fo=48, routed)          0.961     8.854    sm/ram_reg_i_177_n_0
    SLICE_X44Y81         LUT6 (Prop_lut6_I2_O)        0.124     8.978 f  sm/D_states_q[1]_i_64/O
                         net (fo=1, routed)           1.219    10.197    sm/D_states_q[1]_i_64_n_0
    SLICE_X48Y81         LUT6 (Prop_lut6_I0_O)        0.124    10.321 r  sm/D_states_q[1]_i_34/O
                         net (fo=3, routed)           0.892    11.213    sm/D_states_q[1]_i_34_n_0
    SLICE_X48Y77         LUT6 (Prop_lut6_I3_O)        0.124    11.337 f  sm/D_states_q[1]_i_18/O
                         net (fo=6, routed)           0.720    12.057    sm/D_states_q[1]_i_18_n_0
    SLICE_X49Y76         LUT3 (Prop_lut3_I1_O)        0.118    12.175 f  sm/D_states_q[3]_i_23/O
                         net (fo=2, routed)           0.600    12.774    sm/D_states_q[3]_i_23_n_0
    SLICE_X49Y74         LUT6 (Prop_lut6_I4_O)        0.326    13.100 r  sm/D_states_q[3]_i_5/O
                         net (fo=1, routed)           0.667    13.767    sm/D_states_q[3]_i_5_n_0
    SLICE_X49Y74         LUT6 (Prop_lut6_I3_O)        0.124    13.891 r  sm/D_states_q[3]_i_1/O
                         net (fo=1, routed)           0.923    14.815    sm/D_states_d__0[3]
    SLICE_X51Y85         FDSE                                         r  sm/D_states_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.437    14.841    sm/clk_IBUF_BUFG
    SLICE_X51Y85         FDSE                                         r  sm/D_states_q_reg[3]/C
                         clock pessimism              0.272    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X51Y85         FDSE (Setup_fdse_C_D)       -0.081    14.997    sm/D_states_q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.997    
                         arrival time                         -14.815    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.223ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.179ns  (logic 2.783ns (30.319%)  route 6.396ns (69.681%))
  Logic Levels:           11  (CARRY4=3 LUT3=2 LUT6=6)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.881ns = ( 14.881 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.551     5.135    sm/clk_IBUF_BUFG
    SLICE_X50Y83         FDSE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y83         FDSE (Prop_fdse_C_Q)         0.518     5.653 f  sm/D_states_q_reg[5]/Q
                         net (fo=260, routed)         1.142     6.795    sm/D_states_q[5]
    SLICE_X50Y86         LUT6 (Prop_lut6_I3_O)        0.124     6.919 f  sm/out_sig0_carry_i_55/O
                         net (fo=1, routed)           0.430     7.349    sm/out_sig0_carry_i_55_n_0
    SLICE_X49Y87         LUT6 (Prop_lut6_I2_O)        0.124     7.473 r  sm/out_sig0_carry_i_34/O
                         net (fo=1, routed)           0.572     8.045    sm/out_sig0_carry_i_34_n_0
    SLICE_X49Y86         LUT6 (Prop_lut6_I0_O)        0.124     8.169 r  sm/out_sig0_carry_i_24/O
                         net (fo=38, routed)          0.975     9.144    L_reg/M_sm_ra1[1]
    SLICE_X44Y83         LUT6 (Prop_lut6_I2_O)        0.124     9.268 f  L_reg/out_sig0_carry__0_i_16/O
                         net (fo=7, routed)           0.845    10.113    L_reg/D_registers_q_reg[7][4]_0
    SLICE_X47Y83         LUT3 (Prop_lut3_I2_O)        0.152    10.265 r  L_reg/i__carry__0_i_4__2/O
                         net (fo=1, routed)           0.495    10.759    alum/ram_reg_i_80_0[0]
    SLICE_X45Y84         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.734    11.493 r  alum/out_sig0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.493    alum/out_sig0_inferred__0/i__carry__0_n_0
    SLICE_X45Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.607 r  alum/out_sig0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.607    alum/out_sig0_inferred__0/i__carry__1_n_0
    SLICE_X45Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.829 r  alum/out_sig0_inferred__0/i__carry__2/O[0]
                         net (fo=1, routed)           0.811    12.640    alum/p_0_in
    SLICE_X48Y87         LUT3 (Prop_lut3_I0_O)        0.299    12.939 f  alum/ram_reg_i_56/O
                         net (fo=1, routed)           0.158    13.097    sm/D_registers_q_reg[7][12]
    SLICE_X48Y87         LUT6 (Prop_lut6_I0_O)        0.124    13.221 f  sm/ram_reg_i_18/O
                         net (fo=3, routed)           0.515    13.736    sm/ram_reg_i_18_n_0
    SLICE_X50Y83         LUT6 (Prop_lut6_I5_O)        0.124    13.860 r  sm/ram_reg_i_1__0/O
                         net (fo=1, routed)           0.454    14.314    brams/bram2/ram_reg_1[12]
    RAMB18_X1Y32         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.476    14.881    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y32         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.258    15.138    
                         clock uncertainty           -0.035    15.103    
    RAMB18_X1Y32         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    14.537    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                         14.537    
                         arrival time                         -14.314    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.269ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.133ns  (logic 2.767ns (30.296%)  route 6.366ns (69.704%))
  Logic Levels:           10  (CARRY4=2 LUT3=1 LUT5=2 LUT6=5)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.881ns = ( 14.881 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.551     5.135    sm/clk_IBUF_BUFG
    SLICE_X50Y83         FDSE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y83         FDSE (Prop_fdse_C_Q)         0.518     5.653 f  sm/D_states_q_reg[5]/Q
                         net (fo=260, routed)         1.142     6.795    sm/D_states_q[5]
    SLICE_X50Y86         LUT6 (Prop_lut6_I3_O)        0.124     6.919 f  sm/out_sig0_carry_i_55/O
                         net (fo=1, routed)           0.430     7.349    sm/out_sig0_carry_i_55_n_0
    SLICE_X49Y87         LUT6 (Prop_lut6_I2_O)        0.124     7.473 r  sm/out_sig0_carry_i_34/O
                         net (fo=1, routed)           0.572     8.045    sm/out_sig0_carry_i_34_n_0
    SLICE_X49Y86         LUT6 (Prop_lut6_I0_O)        0.124     8.169 r  sm/out_sig0_carry_i_24/O
                         net (fo=38, routed)          0.975     9.144    L_reg/M_sm_ra1[1]
    SLICE_X44Y83         LUT6 (Prop_lut6_I2_O)        0.124     9.268 f  L_reg/out_sig0_carry__0_i_16/O
                         net (fo=7, routed)           0.845    10.113    L_reg/D_registers_q_reg[7][4]_0
    SLICE_X47Y83         LUT3 (Prop_lut3_I2_O)        0.152    10.265 r  L_reg/i__carry__0_i_4__2/O
                         net (fo=1, routed)           0.495    10.759    alum/ram_reg_i_80_0[0]
    SLICE_X45Y84         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.734    11.493 r  alum/out_sig0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.493    alum/out_sig0_inferred__0/i__carry__0_n_0
    SLICE_X45Y85         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.806 r  alum/out_sig0_inferred__0/i__carry__1/O[3]
                         net (fo=1, routed)           0.423    12.229    sm/ram_reg_i_21_0[7]
    SLICE_X44Y85         LUT5 (Prop_lut5_I1_O)        0.306    12.535 f  sm/ram_reg_i_66/O
                         net (fo=1, routed)           0.442    12.977    sm/ram_reg_i_66_n_0
    SLICE_X47Y87         LUT6 (Prop_lut6_I5_O)        0.124    13.101 r  sm/ram_reg_i_21/O
                         net (fo=3, routed)           0.609    13.710    sm/D_registers_q_reg[5][11]
    SLICE_X49Y81         LUT5 (Prop_lut5_I4_O)        0.124    13.834 r  sm/ram_reg_i_2__0/O
                         net (fo=1, routed)           0.434    14.268    brams/bram2/ram_reg_1[11]
    RAMB18_X1Y32         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.476    14.881    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y32         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.258    15.138    
                         clock uncertainty           -0.035    15.103    
    RAMB18_X1Y32         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    14.537    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                         14.537    
                         arrival time                         -14.268    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.275ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.126ns  (logic 2.914ns (31.930%)  route 6.212ns (68.070%))
  Logic Levels:           12  (CARRY4=1 LUT2=2 LUT3=1 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.881ns = ( 14.881 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.552     5.136    sm/clk_IBUF_BUFG
    SLICE_X51Y84         FDRE                                         r  sm/D_states_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y84         FDRE (Prop_fdre_C_Q)         0.456     5.592 r  sm/D_states_q_reg[1]/Q
                         net (fo=295, routed)         0.573     6.165    sm/Q[0]
    SLICE_X51Y83         LUT2 (Prop_lut2_I1_O)        0.124     6.289 f  sm/D_accel_timer_q[3]_i_13/O
                         net (fo=5, routed)           0.636     6.925    sm/D_accel_timer_q[3]_i_13_n_0
    SLICE_X51Y83         LUT6 (Prop_lut6_I0_O)        0.124     7.049 r  sm/out_sig0_carry__0_i_38/O
                         net (fo=1, routed)           0.635     7.684    sm/out_sig0_carry__0_i_38_n_0
    SLICE_X51Y85         LUT5 (Prop_lut5_I2_O)        0.124     7.808 r  sm/out_sig0_carry__0_i_33/O
                         net (fo=1, routed)           0.000     7.808    sm/out_sig0_carry__0_i_33_n_0
    SLICE_X51Y85         MUXF7 (Prop_muxf7_I1_O)      0.217     8.025 r  sm/out_sig0_carry__0_i_29/O
                         net (fo=1, routed)           0.303     8.328    sm/out_sig0_carry__0_i_29_n_0
    SLICE_X53Y84         LUT6 (Prop_lut6_I5_O)        0.299     8.627 r  sm/out_sig0_carry__0_i_25/O
                         net (fo=1, routed)           0.317     8.943    sm/out_sig0_carry__0_i_25_n_0
    SLICE_X48Y84         LUT6 (Prop_lut6_I5_O)        0.124     9.067 r  sm/out_sig0_carry__0_i_18/O
                         net (fo=15, routed)          0.503     9.570    sm/M_sm_bsel[0]
    SLICE_X48Y83         LUT2 (Prop_lut2_I0_O)        0.124     9.694 r  sm/out_sig0_carry_i_19/O
                         net (fo=24, routed)          1.133    10.828    L_reg/out_sig0_inferred__0/i__carry
    SLICE_X46Y83         LUT6 (Prop_lut6_I4_O)        0.124    10.952 r  L_reg/out_sig0_carry_i_7/O
                         net (fo=1, routed)           0.000    10.952    alum/ram_reg_i_91_0[1]
    SLICE_X46Y83         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    11.595 r  alum/out_sig0_carry/O[3]
                         net (fo=1, routed)           0.602    12.197    alum/data0[3]
    SLICE_X45Y87         LUT3 (Prop_lut3_I2_O)        0.307    12.504 r  alum/ram_reg_i_83/O
                         net (fo=1, routed)           0.304    12.808    sm/ram_reg_11
    SLICE_X46Y87         LUT6 (Prop_lut6_I4_O)        0.124    12.932 r  sm/ram_reg_i_37/O
                         net (fo=3, routed)           0.522    13.454    sm/D_ddr_q_reg_1
    SLICE_X47Y81         LUT5 (Prop_lut5_I4_O)        0.124    13.578 r  sm/ram_reg_i_10__0/O
                         net (fo=1, routed)           0.684    14.262    brams/bram2/ram_reg_1[3]
    RAMB18_X1Y32         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.476    14.881    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y32         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.258    15.138    
                         clock uncertainty           -0.035    15.103    
    RAMB18_X1Y32         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566    14.537    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                         14.537    
                         arrival time                         -14.262    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.292ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm/D_states_q_reg[2]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.643ns  (logic 2.122ns (22.006%)  route 7.521ns (77.994%))
  Logic Levels:           9  (LUT4=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 14.839 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.551     5.135    sm/clk_IBUF_BUFG
    SLICE_X50Y83         FDRE                                         r  sm/D_states_q_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y83         FDRE (Prop_fdre_C_Q)         0.518     5.653 f  sm/D_states_q_reg[2]_rep/Q
                         net (fo=102, routed)         1.464     7.117    sm/D_states_q_reg[2]_rep_n_0
    SLICE_X49Y79         LUT4 (Prop_lut4_I0_O)        0.152     7.269 f  sm/ram_reg_i_181/O
                         net (fo=1, routed)           0.298     7.567    sm/ram_reg_i_181_n_0
    SLICE_X49Y81         LUT6 (Prop_lut6_I5_O)        0.326     7.893 r  sm/ram_reg_i_177/O
                         net (fo=48, routed)          0.961     8.854    sm/ram_reg_i_177_n_0
    SLICE_X44Y81         LUT6 (Prop_lut6_I2_O)        0.124     8.978 f  sm/D_states_q[1]_i_64/O
                         net (fo=1, routed)           1.219    10.197    sm/D_states_q[1]_i_64_n_0
    SLICE_X48Y81         LUT6 (Prop_lut6_I0_O)        0.124    10.321 r  sm/D_states_q[1]_i_34/O
                         net (fo=3, routed)           1.123    11.444    sm/D_states_q[1]_i_34_n_0
    SLICE_X48Y70         LUT6 (Prop_lut6_I2_O)        0.124    11.568 r  sm/D_states_q[5]_i_14/O
                         net (fo=11, routed)          0.729    12.298    sm/D_states_q[5]_i_14_n_0
    SLICE_X50Y77         LUT6 (Prop_lut6_I0_O)        0.124    12.422 r  sm/D_states_q[2]_i_26/O
                         net (fo=1, routed)           0.733    13.155    sm/D_states_q[2]_i_26_n_0
    SLICE_X50Y79         LUT6 (Prop_lut6_I1_O)        0.124    13.279 r  sm/D_states_q[2]_i_13/O
                         net (fo=1, routed)           0.000    13.279    sm/D_states_q[2]_i_13_n_0
    SLICE_X50Y79         MUXF7 (Prop_muxf7_I0_O)      0.209    13.488 r  sm/D_states_q_reg[2]_i_5/O
                         net (fo=4, routed)           0.520    14.007    sm/D_states_q_reg[2]_i_5_n_0
    SLICE_X50Y80         LUT6 (Prop_lut6_I3_O)        0.297    14.304 r  sm/D_states_q[2]_rep__0_i_1/O
                         net (fo=1, routed)           0.474    14.778    sm/D_states_q[2]_rep__0_i_1_n_0
    SLICE_X50Y83         FDRE                                         r  sm/D_states_q_reg[2]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.435    14.839    sm/clk_IBUF_BUFG
    SLICE_X50Y83         FDRE                                         r  sm/D_states_q_reg[2]_rep__0/C
                         clock pessimism              0.296    15.135    
                         clock uncertainty           -0.035    15.100    
    SLICE_X50Y83         FDRE (Setup_fdre_C_D)       -0.030    15.070    sm/D_states_q_reg[2]_rep__0
  -------------------------------------------------------------------
                         required time                         15.070    
                         arrival time                         -14.778    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.307ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm/D_states_q_reg[2]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.630ns  (logic 2.122ns (22.036%)  route 7.507ns (77.964%))
  Logic Levels:           9  (LUT4=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 14.839 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.551     5.135    sm/clk_IBUF_BUFG
    SLICE_X50Y83         FDRE                                         r  sm/D_states_q_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y83         FDRE (Prop_fdre_C_Q)         0.518     5.653 f  sm/D_states_q_reg[2]_rep/Q
                         net (fo=102, routed)         1.464     7.117    sm/D_states_q_reg[2]_rep_n_0
    SLICE_X49Y79         LUT4 (Prop_lut4_I0_O)        0.152     7.269 f  sm/ram_reg_i_181/O
                         net (fo=1, routed)           0.298     7.567    sm/ram_reg_i_181_n_0
    SLICE_X49Y81         LUT6 (Prop_lut6_I5_O)        0.326     7.893 r  sm/ram_reg_i_177/O
                         net (fo=48, routed)          0.961     8.854    sm/ram_reg_i_177_n_0
    SLICE_X44Y81         LUT6 (Prop_lut6_I2_O)        0.124     8.978 f  sm/D_states_q[1]_i_64/O
                         net (fo=1, routed)           1.219    10.197    sm/D_states_q[1]_i_64_n_0
    SLICE_X48Y81         LUT6 (Prop_lut6_I0_O)        0.124    10.321 r  sm/D_states_q[1]_i_34/O
                         net (fo=3, routed)           1.123    11.444    sm/D_states_q[1]_i_34_n_0
    SLICE_X48Y70         LUT6 (Prop_lut6_I2_O)        0.124    11.568 r  sm/D_states_q[5]_i_14/O
                         net (fo=11, routed)          0.729    12.298    sm/D_states_q[5]_i_14_n_0
    SLICE_X50Y77         LUT6 (Prop_lut6_I0_O)        0.124    12.422 r  sm/D_states_q[2]_i_26/O
                         net (fo=1, routed)           0.733    13.155    sm/D_states_q[2]_i_26_n_0
    SLICE_X50Y79         LUT6 (Prop_lut6_I1_O)        0.124    13.279 r  sm/D_states_q[2]_i_13/O
                         net (fo=1, routed)           0.000    13.279    sm/D_states_q[2]_i_13_n_0
    SLICE_X50Y79         MUXF7 (Prop_muxf7_I0_O)      0.209    13.488 r  sm/D_states_q_reg[2]_i_5/O
                         net (fo=4, routed)           0.324    13.811    sm/D_states_q_reg[2]_i_5_n_0
    SLICE_X51Y80         LUT6 (Prop_lut6_I3_O)        0.297    14.108 r  sm/D_states_q[2]_rep_i_1/O
                         net (fo=1, routed)           0.656    14.765    sm/D_states_q[2]_rep_i_1_n_0
    SLICE_X50Y83         FDRE                                         r  sm/D_states_q_reg[2]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.435    14.839    sm/clk_IBUF_BUFG
    SLICE_X50Y83         FDRE                                         r  sm/D_states_q_reg[2]_rep/C
                         clock pessimism              0.296    15.135    
                         clock uncertainty           -0.035    15.100    
    SLICE_X50Y83         FDRE (Setup_fdre_C_D)       -0.028    15.072    sm/D_states_q_reg[2]_rep
  -------------------------------------------------------------------
                         required time                         15.072    
                         arrival time                         -14.765    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.311ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.095ns  (logic 2.767ns (30.424%)  route 6.328ns (69.576%))
  Logic Levels:           10  (CARRY4=2 LUT3=1 LUT5=2 LUT6=5)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.885ns = ( 14.885 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.551     5.135    sm/clk_IBUF_BUFG
    SLICE_X50Y83         FDSE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y83         FDSE (Prop_fdse_C_Q)         0.518     5.653 f  sm/D_states_q_reg[5]/Q
                         net (fo=260, routed)         1.142     6.795    sm/D_states_q[5]
    SLICE_X50Y86         LUT6 (Prop_lut6_I3_O)        0.124     6.919 f  sm/out_sig0_carry_i_55/O
                         net (fo=1, routed)           0.430     7.349    sm/out_sig0_carry_i_55_n_0
    SLICE_X49Y87         LUT6 (Prop_lut6_I2_O)        0.124     7.473 r  sm/out_sig0_carry_i_34/O
                         net (fo=1, routed)           0.572     8.045    sm/out_sig0_carry_i_34_n_0
    SLICE_X49Y86         LUT6 (Prop_lut6_I0_O)        0.124     8.169 r  sm/out_sig0_carry_i_24/O
                         net (fo=38, routed)          0.975     9.144    L_reg/M_sm_ra1[1]
    SLICE_X44Y83         LUT6 (Prop_lut6_I2_O)        0.124     9.268 f  L_reg/out_sig0_carry__0_i_16/O
                         net (fo=7, routed)           0.845    10.113    L_reg/D_registers_q_reg[7][4]_0
    SLICE_X47Y83         LUT3 (Prop_lut3_I2_O)        0.152    10.265 r  L_reg/i__carry__0_i_4__2/O
                         net (fo=1, routed)           0.495    10.759    alum/ram_reg_i_80_0[0]
    SLICE_X45Y84         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.734    11.493 r  alum/out_sig0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.493    alum/out_sig0_inferred__0/i__carry__0_n_0
    SLICE_X45Y85         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.806 r  alum/out_sig0_inferred__0/i__carry__1/O[3]
                         net (fo=1, routed)           0.423    12.229    sm/ram_reg_i_21_0[7]
    SLICE_X44Y85         LUT5 (Prop_lut5_I1_O)        0.306    12.535 f  sm/ram_reg_i_66/O
                         net (fo=1, routed)           0.442    12.977    sm/ram_reg_i_66_n_0
    SLICE_X47Y87         LUT6 (Prop_lut6_I5_O)        0.124    13.101 r  sm/ram_reg_i_21/O
                         net (fo=3, routed)           0.323    13.424    display/ram_reg
    SLICE_X47Y86         LUT5 (Prop_lut5_I2_O)        0.124    13.548 r  display/ram_reg_i_2/O
                         net (fo=1, routed)           0.682    14.230    brams/bram1/ADDRARDADDR[11]
    RAMB18_X1Y34         RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.480    14.885    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y34         RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.258    15.142    
                         clock uncertainty           -0.035    15.107    
    RAMB18_X1Y34         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    14.541    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                         14.541    
                         arrival time                         -14.230    
  -------------------------------------------------------------------
                         slack                                  0.311    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.141ns (36.334%)  route 0.247ns (63.666%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.582     1.526    sr3/clk_IBUF_BUFG
    SLICE_X59Y77         FDRE                                         r  sr3/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y77         FDRE (Prop_fdre_C_Q)         0.141     1.667 r  sr3/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.247     1.914    sr3/ram/mem_reg_0_3_0_0/A1
    SLICE_X60Y77         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.849     2.038    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X60Y77         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.500     1.539    
    SLICE_X60Y77         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.848    sr3/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.141ns (36.334%)  route 0.247ns (63.666%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.582     1.526    sr3/clk_IBUF_BUFG
    SLICE_X59Y77         FDRE                                         r  sr3/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y77         FDRE (Prop_fdre_C_Q)         0.141     1.667 r  sr3/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.247     1.914    sr3/ram/mem_reg_0_3_0_0/A1
    SLICE_X60Y77         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.849     2.038    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X60Y77         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.500     1.539    
    SLICE_X60Y77         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.848    sr3/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr3/ram/mem_reg_0_3_1_1/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.141ns (36.334%)  route 0.247ns (63.666%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.582     1.526    sr3/clk_IBUF_BUFG
    SLICE_X59Y77         FDRE                                         r  sr3/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y77         FDRE (Prop_fdre_C_Q)         0.141     1.667 r  sr3/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.247     1.914    sr3/ram/mem_reg_0_3_1_1/A1
    SLICE_X60Y77         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.849     2.038    sr3/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X60Y77         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.500     1.539    
    SLICE_X60Y77         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.848    sr3/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr3/ram/mem_reg_0_3_1_1/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.141ns (36.334%)  route 0.247ns (63.666%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.582     1.526    sr3/clk_IBUF_BUFG
    SLICE_X59Y77         FDRE                                         r  sr3/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y77         FDRE (Prop_fdre_C_Q)         0.141     1.667 r  sr3/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.247     1.914    sr3/ram/mem_reg_0_3_1_1/A1
    SLICE_X60Y77         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.849     2.038    sr3/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X60Y77         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.500     1.539    
    SLICE_X60Y77         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.848    sr3/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (33.967%)  route 0.274ns (66.033%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.580     1.524    sr2/clk_IBUF_BUFG
    SLICE_X58Y76         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y76         FDRE (Prop_fdre_C_Q)         0.141     1.665 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.274     1.939    sr2/ram/mem_reg_0_3_0_0/A0
    SLICE_X60Y76         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.846     2.036    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X60Y76         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.500     1.537    
    SLICE_X60Y76         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.847    sr2/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           1.939    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (33.967%)  route 0.274ns (66.033%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.580     1.524    sr2/clk_IBUF_BUFG
    SLICE_X58Y76         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y76         FDRE (Prop_fdre_C_Q)         0.141     1.665 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.274     1.939    sr2/ram/mem_reg_0_3_0_0/A0
    SLICE_X60Y76         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.846     2.036    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X60Y76         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.500     1.537    
    SLICE_X60Y76         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.847    sr2/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           1.939    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (33.967%)  route 0.274ns (66.033%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.580     1.524    sr2/clk_IBUF_BUFG
    SLICE_X58Y76         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y76         FDRE (Prop_fdre_C_Q)         0.141     1.665 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.274     1.939    sr2/ram/mem_reg_0_3_1_1/A0
    SLICE_X60Y76         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.846     2.036    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X60Y76         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.500     1.537    
    SLICE_X60Y76         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.847    sr2/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           1.939    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (33.967%)  route 0.274ns (66.033%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.580     1.524    sr2/clk_IBUF_BUFG
    SLICE_X58Y76         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y76         FDRE (Prop_fdre_C_Q)         0.141     1.665 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.274     1.939    sr2/ram/mem_reg_0_3_1_1/A0
    SLICE_X60Y76         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.846     2.036    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X60Y76         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.500     1.537    
    SLICE_X60Y76         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.847    sr2/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           1.939    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr3/D_waddr_delay_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.582     1.526    sr3/clk_IBUF_BUFG
    SLICE_X59Y77         FDRE                                         r  sr3/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y77         FDRE (Prop_fdre_C_Q)         0.141     1.667 r  sr3/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.068     1.735    sr3/D_waddr_q_reg_n_0_[1]
    SLICE_X59Y77         FDRE                                         r  sr3/D_waddr_delay_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.849     2.038    sr3/clk_IBUF_BUFG
    SLICE_X59Y77         FDRE                                         r  sr3/D_waddr_delay_q_reg[1]/C
                         clock pessimism             -0.513     1.526    
    SLICE_X59Y77         FDRE (Hold_fdre_C_D)         0.071     1.597    sr3/D_waddr_delay_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.735    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.141ns (30.176%)  route 0.326ns (69.824%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.580     1.524    sr2/clk_IBUF_BUFG
    SLICE_X58Y76         FDRE                                         r  sr2/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y76         FDRE (Prop_fdre_C_Q)         0.141     1.665 r  sr2/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.326     1.991    sr2/ram/mem_reg_0_3_0_0/A1
    SLICE_X60Y76         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.846     2.036    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X60Y76         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.500     1.537    
    SLICE_X60Y76         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.846    sr2/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.846    
                         arrival time                           1.991    
  -------------------------------------------------------------------
                         slack                                  0.145    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y34   brams/bram1/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y32   brams/bram2/ram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y65   D_buff4_q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y65   D_buff4_q_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y65   D_buff4_q_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y65   D_buff4_q_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X46Y82   L_reg/D_registers_q_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X45Y86   L_reg/D_registers_q_reg[0][10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X41Y83   L_reg/D_registers_q_reg[0][11]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y79   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y79   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y79   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y79   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y79   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y79   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y79   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y79   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y76   sr2/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y76   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y79   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y79   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y79   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y79   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y79   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y79   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y79   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y79   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y76   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y76   sr2/ram/mem_reg_0_3_0_0/DP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        5.936ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.687ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.936ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.640ns  (logic 0.903ns (24.810%)  route 2.737ns (75.190%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 14.835 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.551     5.135    sm/clk_IBUF_BUFG
    SLICE_X50Y83         FDRE                                         r  sm/D_states_q_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y83         FDRE (Prop_fdre_C_Q)         0.478     5.613 r  sm/D_states_q_reg[2]_rep__0/Q
                         net (fo=102, routed)         0.858     6.471    sm/D_states_q_reg[2]_rep__0_1
    SLICE_X50Y82         LUT2 (Prop_lut2_I0_O)        0.301     6.772 r  sm/D_stage_q[3]_i_2/O
                         net (fo=11, routed)          1.303     8.074    sm/D_stage_q[3]_i_2_n_0
    SLICE_X52Y80         LUT6 (Prop_lut6_I0_O)        0.124     8.198 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.577     8.775    fifo_reset_cond/AS[0]
    SLICE_X52Y80         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.431    14.835    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X52Y80         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism              0.272    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X52Y80         FDPE (Recov_fdpe_C_PRE)     -0.361    14.711    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.711    
                         arrival time                          -8.775    
  -------------------------------------------------------------------
                         slack                                  5.936    

Slack (MET) :             5.936ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.640ns  (logic 0.903ns (24.810%)  route 2.737ns (75.190%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 14.835 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.551     5.135    sm/clk_IBUF_BUFG
    SLICE_X50Y83         FDRE                                         r  sm/D_states_q_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y83         FDRE (Prop_fdre_C_Q)         0.478     5.613 r  sm/D_states_q_reg[2]_rep__0/Q
                         net (fo=102, routed)         0.858     6.471    sm/D_states_q_reg[2]_rep__0_1
    SLICE_X50Y82         LUT2 (Prop_lut2_I0_O)        0.301     6.772 r  sm/D_stage_q[3]_i_2/O
                         net (fo=11, routed)          1.303     8.074    sm/D_stage_q[3]_i_2_n_0
    SLICE_X52Y80         LUT6 (Prop_lut6_I0_O)        0.124     8.198 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.577     8.775    fifo_reset_cond/AS[0]
    SLICE_X52Y80         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.431    14.835    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X52Y80         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism              0.272    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X52Y80         FDPE (Recov_fdpe_C_PRE)     -0.361    14.711    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.711    
                         arrival time                          -8.775    
  -------------------------------------------------------------------
                         slack                                  5.936    

Slack (MET) :             5.936ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.640ns  (logic 0.903ns (24.810%)  route 2.737ns (75.190%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 14.835 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.551     5.135    sm/clk_IBUF_BUFG
    SLICE_X50Y83         FDRE                                         r  sm/D_states_q_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y83         FDRE (Prop_fdre_C_Q)         0.478     5.613 r  sm/D_states_q_reg[2]_rep__0/Q
                         net (fo=102, routed)         0.858     6.471    sm/D_states_q_reg[2]_rep__0_1
    SLICE_X50Y82         LUT2 (Prop_lut2_I0_O)        0.301     6.772 r  sm/D_stage_q[3]_i_2/O
                         net (fo=11, routed)          1.303     8.074    sm/D_stage_q[3]_i_2_n_0
    SLICE_X52Y80         LUT6 (Prop_lut6_I0_O)        0.124     8.198 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.577     8.775    fifo_reset_cond/AS[0]
    SLICE_X52Y80         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.431    14.835    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X52Y80         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism              0.272    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X52Y80         FDPE (Recov_fdpe_C_PRE)     -0.361    14.711    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.711    
                         arrival time                          -8.775    
  -------------------------------------------------------------------
                         slack                                  5.936    

Slack (MET) :             5.936ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.640ns  (logic 0.903ns (24.810%)  route 2.737ns (75.190%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 14.835 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.551     5.135    sm/clk_IBUF_BUFG
    SLICE_X50Y83         FDRE                                         r  sm/D_states_q_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y83         FDRE (Prop_fdre_C_Q)         0.478     5.613 r  sm/D_states_q_reg[2]_rep__0/Q
                         net (fo=102, routed)         0.858     6.471    sm/D_states_q_reg[2]_rep__0_1
    SLICE_X50Y82         LUT2 (Prop_lut2_I0_O)        0.301     6.772 r  sm/D_stage_q[3]_i_2/O
                         net (fo=11, routed)          1.303     8.074    sm/D_stage_q[3]_i_2_n_0
    SLICE_X52Y80         LUT6 (Prop_lut6_I0_O)        0.124     8.198 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.577     8.775    fifo_reset_cond/AS[0]
    SLICE_X52Y80         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.431    14.835    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X52Y80         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism              0.272    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X52Y80         FDPE (Recov_fdpe_C_PRE)     -0.361    14.711    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.711    
                         arrival time                          -8.775    
  -------------------------------------------------------------------
                         slack                                  5.936    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.687ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.632ns  (logic 0.186ns (29.425%)  route 0.446ns (70.575%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.554     1.498    sm/clk_IBUF_BUFG
    SLICE_X53Y78         FDRE                                         r  sm/D_states_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y78         FDRE (Prop_fdre_C_Q)         0.141     1.639 r  sm/D_states_q_reg[4]/Q
                         net (fo=16, routed)          0.267     1.905    sm/D_states_q[4]
    SLICE_X52Y80         LUT6 (Prop_lut6_I2_O)        0.045     1.950 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.180     2.130    fifo_reset_cond/AS[0]
    SLICE_X52Y80         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.824     2.014    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X52Y80         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism             -0.501     1.514    
    SLICE_X52Y80         FDPE (Remov_fdpe_C_PRE)     -0.071     1.443    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.443    
                         arrival time                           2.130    
  -------------------------------------------------------------------
                         slack                                  0.687    

Slack (MET) :             0.687ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.632ns  (logic 0.186ns (29.425%)  route 0.446ns (70.575%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.554     1.498    sm/clk_IBUF_BUFG
    SLICE_X53Y78         FDRE                                         r  sm/D_states_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y78         FDRE (Prop_fdre_C_Q)         0.141     1.639 r  sm/D_states_q_reg[4]/Q
                         net (fo=16, routed)          0.267     1.905    sm/D_states_q[4]
    SLICE_X52Y80         LUT6 (Prop_lut6_I2_O)        0.045     1.950 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.180     2.130    fifo_reset_cond/AS[0]
    SLICE_X52Y80         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.824     2.014    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X52Y80         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism             -0.501     1.514    
    SLICE_X52Y80         FDPE (Remov_fdpe_C_PRE)     -0.071     1.443    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.443    
                         arrival time                           2.130    
  -------------------------------------------------------------------
                         slack                                  0.687    

Slack (MET) :             0.687ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.632ns  (logic 0.186ns (29.425%)  route 0.446ns (70.575%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.554     1.498    sm/clk_IBUF_BUFG
    SLICE_X53Y78         FDRE                                         r  sm/D_states_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y78         FDRE (Prop_fdre_C_Q)         0.141     1.639 r  sm/D_states_q_reg[4]/Q
                         net (fo=16, routed)          0.267     1.905    sm/D_states_q[4]
    SLICE_X52Y80         LUT6 (Prop_lut6_I2_O)        0.045     1.950 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.180     2.130    fifo_reset_cond/AS[0]
    SLICE_X52Y80         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.824     2.014    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X52Y80         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism             -0.501     1.514    
    SLICE_X52Y80         FDPE (Remov_fdpe_C_PRE)     -0.071     1.443    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.443    
                         arrival time                           2.130    
  -------------------------------------------------------------------
                         slack                                  0.687    

Slack (MET) :             0.687ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.632ns  (logic 0.186ns (29.425%)  route 0.446ns (70.575%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.554     1.498    sm/clk_IBUF_BUFG
    SLICE_X53Y78         FDRE                                         r  sm/D_states_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y78         FDRE (Prop_fdre_C_Q)         0.141     1.639 r  sm/D_states_q_reg[4]/Q
                         net (fo=16, routed)          0.267     1.905    sm/D_states_q[4]
    SLICE_X52Y80         LUT6 (Prop_lut6_I2_O)        0.045     1.950 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.180     2.130    fifo_reset_cond/AS[0]
    SLICE_X52Y80         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.824     2.014    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X52Y80         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism             -0.501     1.514    
    SLICE_X52Y80         FDPE (Remov_fdpe_C_PRE)     -0.071     1.443    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.443    
                         arrival time                           2.130    
  -------------------------------------------------------------------
                         slack                                  0.687    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            63 Endpoints
Min Delay            63 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.050ns  (logic 11.753ns (34.517%)  route 22.297ns (65.483%))
  Logic Levels:           30  (CARRY4=7 LUT2=2 LUT3=3 LUT4=8 LUT5=5 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.553     5.137    L_reg/clk_IBUF_BUFG
    SLICE_X49Y86         FDRE                                         r  L_reg/D_registers_q_reg[2][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y86         FDRE (Prop_fdre_C_Q)         0.456     5.593 r  L_reg/D_registers_q_reg[2][9]/Q
                         net (fo=18, routed)          2.114     7.707    L_reg/D_registers_q_reg[2][11]_0[9]
    SLICE_X52Y63         LUT3 (Prop_lut3_I1_O)        0.146     7.853 r  L_reg/L_0328bf48_remainder0__0_carry_i_19/O
                         net (fo=1, routed)           0.732     8.585    L_reg/L_0328bf48_remainder0__0_carry_i_19_n_0
    SLICE_X48Y64         LUT6 (Prop_lut6_I5_O)        0.328     8.913 f  L_reg/L_0328bf48_remainder0__0_carry_i_14/O
                         net (fo=2, routed)           0.667     9.580    L_reg/L_0328bf48_remainder0__0_carry_i_14_n_0
    SLICE_X48Y64         LUT2 (Prop_lut2_I0_O)        0.152     9.732 f  L_reg/L_0328bf48_remainder0__0_carry_i_11__0/O
                         net (fo=6, routed)           1.325    11.057    L_reg/L_0328bf48_remainder0__0_carry_i_11__0_n_0
    SLICE_X48Y63         LUT4 (Prop_lut4_I0_O)        0.360    11.417 r  L_reg/L_0328bf48_remainder0__0_carry_i_9/O
                         net (fo=4, routed)           0.833    12.250    L_reg/L_0328bf48_remainder0__0_carry_i_9_n_0
    SLICE_X51Y63         LUT4 (Prop_lut4_I2_O)        0.326    12.576 r  L_reg/L_0328bf48_remainder0__0_carry_i_6/O
                         net (fo=1, routed)           0.000    12.576    aseg_driver/decimal_renderer/i__carry_i_6__4[1]
    SLICE_X51Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.126 r  aseg_driver/decimal_renderer/L_0328bf48_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.126    aseg_driver/decimal_renderer/L_0328bf48_remainder0__0_carry_n_0
    SLICE_X51Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.240 r  aseg_driver/decimal_renderer/L_0328bf48_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.240    aseg_driver/decimal_renderer/L_0328bf48_remainder0__0_carry__0_n_0
    SLICE_X51Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.462 r  aseg_driver/decimal_renderer/L_0328bf48_remainder0__0_carry__1/O[0]
                         net (fo=5, routed)           1.062    14.524    L_reg/L_0328bf48_remainder0[8]
    SLICE_X53Y61         LUT5 (Prop_lut5_I4_O)        0.299    14.823 r  L_reg/i__carry__0_i_22/O
                         net (fo=11, routed)          1.013    15.836    L_reg/i__carry__0_i_22_n_0
    SLICE_X54Y62         LUT4 (Prop_lut4_I3_O)        0.146    15.982 r  L_reg/i__carry_i_19__0/O
                         net (fo=5, routed)           1.184    17.166    L_reg/i__carry_i_19__0_n_0
    SLICE_X54Y59         LUT3 (Prop_lut3_I2_O)        0.352    17.518 r  L_reg/i__carry_i_11__0/O
                         net (fo=3, routed)           0.508    18.027    L_reg/i__carry_i_11__0_n_0
    SLICE_X54Y59         LUT2 (Prop_lut2_I1_O)        0.321    18.348 r  L_reg/i__carry__0_i_16/O
                         net (fo=2, routed)           0.700    19.048    L_reg/i__carry__0_i_16_n_0
    SLICE_X54Y59         LUT3 (Prop_lut3_I2_O)        0.348    19.396 f  L_reg/i__carry__0_i_9/O
                         net (fo=2, routed)           0.465    19.860    L_reg/i__carry__0_i_9_n_0
    SLICE_X53Y60         LUT4 (Prop_lut4_I3_O)        0.124    19.984 r  L_reg/i__carry__0_i_1/O
                         net (fo=2, routed)           0.669    20.654    L_reg/D_registers_q_reg[2][8]_0[3]
    SLICE_X52Y60         LUT6 (Prop_lut6_I5_O)        0.124    20.778 r  L_reg/i__carry__0_i_5__3/O
                         net (fo=1, routed)           0.000    20.778    aseg_driver/decimal_renderer/i__carry__0_i_6__4_0[3]
    SLICE_X52Y60         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    21.154 r  aseg_driver/decimal_renderer/L_0328bf48_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.154    aseg_driver/decimal_renderer/L_0328bf48_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X52Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    21.477 f  aseg_driver/decimal_renderer/L_0328bf48_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.821    22.298    L_reg/L_0328bf48_remainder0_inferred__1/i__carry__2[1]
    SLICE_X51Y61         LUT5 (Prop_lut5_I1_O)        0.306    22.604 f  L_reg/i__carry__0_i_18/O
                         net (fo=13, routed)          1.002    23.606    L_reg/D_registers_q_reg[2][2]_1
    SLICE_X48Y60         LUT6 (Prop_lut6_I0_O)        0.124    23.730 f  L_reg/i__carry_i_16/O
                         net (fo=2, routed)           0.866    24.595    L_reg/i__carry_i_16_n_0
    SLICE_X49Y60         LUT4 (Prop_lut4_I1_O)        0.152    24.747 f  L_reg/aseg_OBUF[10]_inst_i_11/O
                         net (fo=2, routed)           0.812    25.559    L_reg/aseg_OBUF[10]_inst_i_11_n_0
    SLICE_X49Y59         LUT5 (Prop_lut5_I0_O)        0.326    25.885 r  L_reg/i__carry_i_12/O
                         net (fo=3, routed)           0.680    26.565    L_reg/i__carry_i_12_n_0
    SLICE_X50Y60         LUT4 (Prop_lut4_I0_O)        0.124    26.689 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    26.689    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_6_0[1]
    SLICE_X50Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.222 r  aseg_driver/decimal_renderer/L_0328bf48_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.222    aseg_driver/decimal_renderer/L_0328bf48_remainder0_inferred__1/i__carry_n_0
    SLICE_X50Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    27.545 r  aseg_driver/decimal_renderer/L_0328bf48_remainder0_inferred__1/i__carry__0/O[1]
                         net (fo=1, routed)           0.810    28.355    aseg_driver/decimal_renderer/L_0328bf48_remainder0_inferred__1/i__carry__0_n_6
    SLICE_X51Y62         LUT6 (Prop_lut6_I0_O)        0.306    28.661 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_39/O
                         net (fo=1, routed)           0.264    28.926    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_39_n_0
    SLICE_X51Y62         LUT5 (Prop_lut5_I4_O)        0.124    29.050 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_28/O
                         net (fo=3, routed)           1.068    30.117    L_reg/aseg_OBUF[10]_inst_i_7_0
    SLICE_X52Y58         LUT4 (Prop_lut4_I2_O)        0.124    30.241 f  L_reg/aseg_OBUF[10]_inst_i_12/O
                         net (fo=2, routed)           0.965    31.207    L_reg/aseg_OBUF[10]_inst_i_12_n_0
    SLICE_X55Y59         LUT5 (Prop_lut5_I4_O)        0.152    31.359 r  L_reg/aseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.265    32.624    L_reg/aseg_OBUF[10]_inst_i_4_n_0
    SLICE_X58Y59         LUT4 (Prop_lut4_I2_O)        0.360    32.984 r  L_reg/aseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.471    35.455    aseg_OBUF[3]
    P4                   OBUF (Prop_obuf_I_O)         3.732    39.187 r  aseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    39.187    aseg[3]
    P4                                                                r  aseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.963ns  (logic 10.756ns (31.669%)  route 23.207ns (68.331%))
  Logic Levels:           30  (CARRY4=7 LUT2=3 LUT4=5 LUT5=5 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.551     5.135    L_reg/clk_IBUF_BUFG
    SLICE_X52Y83         FDRE                                         r  L_reg/D_registers_q_reg[6][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y83         FDRE (Prop_fdre_C_Q)         0.518     5.653 f  L_reg/D_registers_q_reg[6][5]/Q
                         net (fo=14, routed)          2.124     7.777    L_reg/Q[5]
    SLICE_X38Y72         LUT5 (Prop_lut5_I3_O)        0.150     7.927 f  L_reg/L_0328bf48_remainder0__0_carry_i_18__1/O
                         net (fo=2, routed)           0.860     8.787    L_reg/L_0328bf48_remainder0__0_carry_i_18__1_n_0
    SLICE_X38Y72         LUT6 (Prop_lut6_I5_O)        0.328     9.115 r  L_reg/L_0328bf48_remainder0__0_carry__1_i_8__1/O
                         net (fo=4, routed)           0.740     9.855    L_reg/L_0328bf48_remainder0__0_carry__1_i_8__1_n_0
    SLICE_X39Y72         LUT2 (Prop_lut2_I1_O)        0.124     9.979 f  L_reg/L_0328bf48_remainder0__0_carry__1_i_7__1/O
                         net (fo=3, routed)           0.687    10.666    L_reg/L_0328bf48_remainder0__0_carry__1_i_7__1_n_0
    SLICE_X39Y72         LUT4 (Prop_lut4_I3_O)        0.152    10.818 r  L_reg/L_0328bf48_remainder0__0_carry_i_8__1/O
                         net (fo=3, routed)           0.976    11.794    L_reg/L_0328bf48_remainder0__0_carry_i_8__1_n_0
    SLICE_X41Y70         LUT5 (Prop_lut5_I1_O)        0.326    12.120 r  L_reg/L_0328bf48_remainder0__0_carry_i_4__1/O
                         net (fo=1, routed)           0.000    12.120    timerseg_driver/decimal_renderer/i__carry__0_i_26_0[3]
    SLICE_X41Y70         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.521 r  timerseg_driver/decimal_renderer/L_0328bf48_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.521    timerseg_driver/decimal_renderer/L_0328bf48_remainder0__0_carry_n_0
    SLICE_X41Y71         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.834 f  timerseg_driver/decimal_renderer/L_0328bf48_remainder0__0_carry__0/O[3]
                         net (fo=5, routed)           0.939    13.773    L_reg/L_0328bf48_remainder0_3[7]
    SLICE_X40Y73         LUT5 (Prop_lut5_I1_O)        0.306    14.079 f  L_reg/i__carry__0_i_20__2/O
                         net (fo=7, routed)           0.770    14.849    L_reg/i__carry__0_i_20__2_n_0
    SLICE_X36Y72         LUT4 (Prop_lut4_I0_O)        0.118    14.967 f  L_reg/i__carry__0_i_24/O
                         net (fo=8, routed)           1.035    16.002    L_reg/i__carry__0_i_24_n_0
    SLICE_X37Y71         LUT5 (Prop_lut5_I0_O)        0.326    16.328 r  L_reg/i__carry__0_i_15__2/O
                         net (fo=3, routed)           0.644    16.972    L_reg/i__carry__0_i_15__2_n_0
    SLICE_X37Y70         LUT4 (Prop_lut4_I0_O)        0.150    17.122 r  L_reg/i__carry__0_i_16__2/O
                         net (fo=2, routed)           0.821    17.943    L_reg/i__carry__0_i_16__2_n_0
    SLICE_X37Y72         LUT2 (Prop_lut2_I1_O)        0.352    18.295 f  L_reg/timerseg_OBUF[10]_inst_i_15/O
                         net (fo=3, routed)           1.145    19.440    L_reg/timerseg_OBUF[10]_inst_i_15_n_0
    SLICE_X38Y71         LUT4 (Prop_lut4_I3_O)        0.332    19.772 f  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.964    20.736    L_reg/i__carry_i_11__3_n_0
    SLICE_X41Y69         LUT2 (Prop_lut2_I1_O)        0.124    20.860 r  L_reg/i__carry_i_3__4/O
                         net (fo=1, routed)           0.330    21.190    timerseg_driver/decimal_renderer/i__carry_i_10__4[0]
    SLICE_X40Y70         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.697 r  timerseg_driver/decimal_renderer/L_0328bf48_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.697    timerseg_driver/decimal_renderer/L_0328bf48_remainder0_inferred__0/i__carry_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.919 f  timerseg_driver/decimal_renderer/L_0328bf48_remainder0_inferred__0/i__carry__0/O[0]
                         net (fo=2, routed)           0.846    22.765    L_reg/timerseg_OBUF[10]_inst_i_33_0[0]
    SLICE_X39Y70         LUT6 (Prop_lut6_I0_O)        0.299    23.064 r  L_reg/i__carry__0_i_12__3/O
                         net (fo=13, routed)          0.755    23.819    L_reg/i__carry__0_i_12__3_n_0
    SLICE_X43Y71         LUT6 (Prop_lut6_I5_O)        0.124    23.943 f  L_reg/timerseg_OBUF[0]_inst_i_4/O
                         net (fo=7, routed)           1.011    24.954    L_reg/timerseg_OBUF[0]_inst_i_4_n_0
    SLICE_X44Y69         LUT6 (Prop_lut6_I5_O)        0.124    25.078 r  L_reg/timerseg_OBUF[10]_inst_i_8/O
                         net (fo=4, routed)           1.025    26.103    L_reg/timerseg_OBUF[10]_inst_i_8_n_0
    SLICE_X43Y69         LUT6 (Prop_lut6_I1_O)        0.124    26.227 r  L_reg/i__carry_i_12__3/O
                         net (fo=3, routed)           0.803    27.030    L_reg/i__carry_i_12__3_n_0
    SLICE_X42Y68         LUT4 (Prop_lut4_I0_O)        0.124    27.154 r  L_reg/i__carry_i_6__3/O
                         net (fo=1, routed)           0.000    27.154    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_17_0[1]
    SLICE_X42Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.687 r  timerseg_driver/decimal_renderer/L_0328bf48_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.687    timerseg_driver/decimal_renderer/L_0328bf48_remainder0_inferred__1/i__carry_n_0
    SLICE_X42Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.804 r  timerseg_driver/decimal_renderer/L_0328bf48_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.804    timerseg_driver/decimal_renderer/L_0328bf48_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X42Y70         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.043 f  timerseg_driver/decimal_renderer/L_0328bf48_remainder0_inferred__1/i__carry__1/O[2]
                         net (fo=1, routed)           0.811    28.854    timerseg_driver/decimal_renderer/L_0328bf48_remainder0_inferred__1/i__carry__1_n_5
    SLICE_X43Y69         LUT6 (Prop_lut6_I1_O)        0.301    29.155 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_35/O
                         net (fo=1, routed)           0.433    29.588    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_35_n_0
    SLICE_X43Y69         LUT5 (Prop_lut5_I4_O)        0.124    29.712 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_32/O
                         net (fo=2, routed)           0.748    30.460    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_32_n_0
    SLICE_X44Y71         LUT6 (Prop_lut6_I0_O)        0.124    30.584 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=2, routed)           0.727    31.311    L_reg/timerseg_OBUF[3]_inst_i_1_2
    SLICE_X45Y71         LUT6 (Prop_lut6_I1_O)        0.124    31.435 r  L_reg/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=7, routed)           1.391    32.826    L_reg/timerseg_OBUF[10]_inst_i_7_n_0
    SLICE_X47Y76         LUT6 (Prop_lut6_I4_O)        0.124    32.950 r  L_reg/timerseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.622    35.572    timerseg_OBUF[1]
    D5                   OBUF (Prop_obuf_I_O)         3.526    39.098 r  timerseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    39.098    timerseg[1]
    D5                                                                r  timerseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.957ns  (logic 10.774ns (31.728%)  route 23.183ns (68.272%))
  Logic Levels:           30  (CARRY4=7 LUT2=3 LUT4=5 LUT5=5 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.551     5.135    L_reg/clk_IBUF_BUFG
    SLICE_X52Y83         FDRE                                         r  L_reg/D_registers_q_reg[6][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y83         FDRE (Prop_fdre_C_Q)         0.518     5.653 f  L_reg/D_registers_q_reg[6][5]/Q
                         net (fo=14, routed)          2.124     7.777    L_reg/Q[5]
    SLICE_X38Y72         LUT5 (Prop_lut5_I3_O)        0.150     7.927 f  L_reg/L_0328bf48_remainder0__0_carry_i_18__1/O
                         net (fo=2, routed)           0.860     8.787    L_reg/L_0328bf48_remainder0__0_carry_i_18__1_n_0
    SLICE_X38Y72         LUT6 (Prop_lut6_I5_O)        0.328     9.115 r  L_reg/L_0328bf48_remainder0__0_carry__1_i_8__1/O
                         net (fo=4, routed)           0.740     9.855    L_reg/L_0328bf48_remainder0__0_carry__1_i_8__1_n_0
    SLICE_X39Y72         LUT2 (Prop_lut2_I1_O)        0.124     9.979 f  L_reg/L_0328bf48_remainder0__0_carry__1_i_7__1/O
                         net (fo=3, routed)           0.687    10.666    L_reg/L_0328bf48_remainder0__0_carry__1_i_7__1_n_0
    SLICE_X39Y72         LUT4 (Prop_lut4_I3_O)        0.152    10.818 r  L_reg/L_0328bf48_remainder0__0_carry_i_8__1/O
                         net (fo=3, routed)           0.976    11.794    L_reg/L_0328bf48_remainder0__0_carry_i_8__1_n_0
    SLICE_X41Y70         LUT5 (Prop_lut5_I1_O)        0.326    12.120 r  L_reg/L_0328bf48_remainder0__0_carry_i_4__1/O
                         net (fo=1, routed)           0.000    12.120    timerseg_driver/decimal_renderer/i__carry__0_i_26_0[3]
    SLICE_X41Y70         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.521 r  timerseg_driver/decimal_renderer/L_0328bf48_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.521    timerseg_driver/decimal_renderer/L_0328bf48_remainder0__0_carry_n_0
    SLICE_X41Y71         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.834 f  timerseg_driver/decimal_renderer/L_0328bf48_remainder0__0_carry__0/O[3]
                         net (fo=5, routed)           0.939    13.773    L_reg/L_0328bf48_remainder0_3[7]
    SLICE_X40Y73         LUT5 (Prop_lut5_I1_O)        0.306    14.079 f  L_reg/i__carry__0_i_20__2/O
                         net (fo=7, routed)           0.770    14.849    L_reg/i__carry__0_i_20__2_n_0
    SLICE_X36Y72         LUT4 (Prop_lut4_I0_O)        0.118    14.967 f  L_reg/i__carry__0_i_24/O
                         net (fo=8, routed)           1.035    16.002    L_reg/i__carry__0_i_24_n_0
    SLICE_X37Y71         LUT5 (Prop_lut5_I0_O)        0.326    16.328 r  L_reg/i__carry__0_i_15__2/O
                         net (fo=3, routed)           0.644    16.972    L_reg/i__carry__0_i_15__2_n_0
    SLICE_X37Y70         LUT4 (Prop_lut4_I0_O)        0.150    17.122 r  L_reg/i__carry__0_i_16__2/O
                         net (fo=2, routed)           0.821    17.943    L_reg/i__carry__0_i_16__2_n_0
    SLICE_X37Y72         LUT2 (Prop_lut2_I1_O)        0.352    18.295 f  L_reg/timerseg_OBUF[10]_inst_i_15/O
                         net (fo=3, routed)           1.145    19.440    L_reg/timerseg_OBUF[10]_inst_i_15_n_0
    SLICE_X38Y71         LUT4 (Prop_lut4_I3_O)        0.332    19.772 f  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.964    20.736    L_reg/i__carry_i_11__3_n_0
    SLICE_X41Y69         LUT2 (Prop_lut2_I1_O)        0.124    20.860 r  L_reg/i__carry_i_3__4/O
                         net (fo=1, routed)           0.330    21.190    timerseg_driver/decimal_renderer/i__carry_i_10__4[0]
    SLICE_X40Y70         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.697 r  timerseg_driver/decimal_renderer/L_0328bf48_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.697    timerseg_driver/decimal_renderer/L_0328bf48_remainder0_inferred__0/i__carry_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.919 f  timerseg_driver/decimal_renderer/L_0328bf48_remainder0_inferred__0/i__carry__0/O[0]
                         net (fo=2, routed)           0.846    22.765    L_reg/timerseg_OBUF[10]_inst_i_33_0[0]
    SLICE_X39Y70         LUT6 (Prop_lut6_I0_O)        0.299    23.064 r  L_reg/i__carry__0_i_12__3/O
                         net (fo=13, routed)          0.755    23.819    L_reg/i__carry__0_i_12__3_n_0
    SLICE_X43Y71         LUT6 (Prop_lut6_I5_O)        0.124    23.943 f  L_reg/timerseg_OBUF[0]_inst_i_4/O
                         net (fo=7, routed)           1.011    24.954    L_reg/timerseg_OBUF[0]_inst_i_4_n_0
    SLICE_X44Y69         LUT6 (Prop_lut6_I5_O)        0.124    25.078 r  L_reg/timerseg_OBUF[10]_inst_i_8/O
                         net (fo=4, routed)           1.025    26.103    L_reg/timerseg_OBUF[10]_inst_i_8_n_0
    SLICE_X43Y69         LUT6 (Prop_lut6_I1_O)        0.124    26.227 r  L_reg/i__carry_i_12__3/O
                         net (fo=3, routed)           0.803    27.030    L_reg/i__carry_i_12__3_n_0
    SLICE_X42Y68         LUT4 (Prop_lut4_I0_O)        0.124    27.154 r  L_reg/i__carry_i_6__3/O
                         net (fo=1, routed)           0.000    27.154    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_17_0[1]
    SLICE_X42Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.687 r  timerseg_driver/decimal_renderer/L_0328bf48_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.687    timerseg_driver/decimal_renderer/L_0328bf48_remainder0_inferred__1/i__carry_n_0
    SLICE_X42Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.804 r  timerseg_driver/decimal_renderer/L_0328bf48_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.804    timerseg_driver/decimal_renderer/L_0328bf48_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X42Y70         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.043 f  timerseg_driver/decimal_renderer/L_0328bf48_remainder0_inferred__1/i__carry__1/O[2]
                         net (fo=1, routed)           0.811    28.854    timerseg_driver/decimal_renderer/L_0328bf48_remainder0_inferred__1/i__carry__1_n_5
    SLICE_X43Y69         LUT6 (Prop_lut6_I1_O)        0.301    29.155 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_35/O
                         net (fo=1, routed)           0.433    29.588    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_35_n_0
    SLICE_X43Y69         LUT5 (Prop_lut5_I4_O)        0.124    29.712 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_32/O
                         net (fo=2, routed)           0.748    30.460    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_32_n_0
    SLICE_X44Y71         LUT6 (Prop_lut6_I0_O)        0.124    30.584 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=2, routed)           0.655    31.239    L_reg/timerseg_OBUF[3]_inst_i_1_2
    SLICE_X45Y71         LUT6 (Prop_lut6_I3_O)        0.124    31.363 r  L_reg/timerseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.266    32.629    L_reg/timerseg_OBUF[10]_inst_i_4_n_0
    SLICE_X46Y76         LUT6 (Prop_lut6_I2_O)        0.124    32.753 r  L_reg/timerseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.795    35.548    timerseg_OBUF[6]
    C7                   OBUF (Prop_obuf_I_O)         3.544    39.092 r  timerseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    39.092    timerseg[6]
    C7                                                                r  timerseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.814ns  (logic 11.398ns (33.707%)  route 22.416ns (66.293%))
  Logic Levels:           31  (CARRY4=7 LUT2=2 LUT3=5 LUT4=6 LUT5=4 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.553     5.137    L_reg/clk_IBUF_BUFG
    SLICE_X49Y86         FDRE                                         r  L_reg/D_registers_q_reg[2][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y86         FDRE (Prop_fdre_C_Q)         0.456     5.593 r  L_reg/D_registers_q_reg[2][9]/Q
                         net (fo=18, routed)          2.114     7.707    L_reg/D_registers_q_reg[2][11]_0[9]
    SLICE_X52Y63         LUT3 (Prop_lut3_I1_O)        0.146     7.853 r  L_reg/L_0328bf48_remainder0__0_carry_i_19/O
                         net (fo=1, routed)           0.732     8.585    L_reg/L_0328bf48_remainder0__0_carry_i_19_n_0
    SLICE_X48Y64         LUT6 (Prop_lut6_I5_O)        0.328     8.913 f  L_reg/L_0328bf48_remainder0__0_carry_i_14/O
                         net (fo=2, routed)           0.667     9.580    L_reg/L_0328bf48_remainder0__0_carry_i_14_n_0
    SLICE_X48Y64         LUT2 (Prop_lut2_I0_O)        0.152     9.732 f  L_reg/L_0328bf48_remainder0__0_carry_i_11__0/O
                         net (fo=6, routed)           1.325    11.057    L_reg/L_0328bf48_remainder0__0_carry_i_11__0_n_0
    SLICE_X48Y63         LUT4 (Prop_lut4_I0_O)        0.360    11.417 r  L_reg/L_0328bf48_remainder0__0_carry_i_9/O
                         net (fo=4, routed)           0.833    12.250    L_reg/L_0328bf48_remainder0__0_carry_i_9_n_0
    SLICE_X51Y63         LUT4 (Prop_lut4_I2_O)        0.326    12.576 r  L_reg/L_0328bf48_remainder0__0_carry_i_6/O
                         net (fo=1, routed)           0.000    12.576    aseg_driver/decimal_renderer/i__carry_i_6__4[1]
    SLICE_X51Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.126 r  aseg_driver/decimal_renderer/L_0328bf48_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.126    aseg_driver/decimal_renderer/L_0328bf48_remainder0__0_carry_n_0
    SLICE_X51Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.240 r  aseg_driver/decimal_renderer/L_0328bf48_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.240    aseg_driver/decimal_renderer/L_0328bf48_remainder0__0_carry__0_n_0
    SLICE_X51Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.462 r  aseg_driver/decimal_renderer/L_0328bf48_remainder0__0_carry__1/O[0]
                         net (fo=5, routed)           1.062    14.524    L_reg/L_0328bf48_remainder0[8]
    SLICE_X53Y61         LUT5 (Prop_lut5_I4_O)        0.299    14.823 r  L_reg/i__carry__0_i_22/O
                         net (fo=11, routed)          1.013    15.836    L_reg/i__carry__0_i_22_n_0
    SLICE_X54Y62         LUT4 (Prop_lut4_I3_O)        0.146    15.982 r  L_reg/i__carry_i_19__0/O
                         net (fo=5, routed)           1.184    17.166    L_reg/i__carry_i_19__0_n_0
    SLICE_X54Y59         LUT3 (Prop_lut3_I2_O)        0.352    17.518 r  L_reg/i__carry_i_11__0/O
                         net (fo=3, routed)           0.508    18.027    L_reg/i__carry_i_11__0_n_0
    SLICE_X54Y59         LUT2 (Prop_lut2_I1_O)        0.321    18.348 r  L_reg/i__carry__0_i_16/O
                         net (fo=2, routed)           0.700    19.048    L_reg/i__carry__0_i_16_n_0
    SLICE_X54Y59         LUT3 (Prop_lut3_I2_O)        0.348    19.396 f  L_reg/i__carry__0_i_9/O
                         net (fo=2, routed)           0.465    19.860    L_reg/i__carry__0_i_9_n_0
    SLICE_X53Y60         LUT4 (Prop_lut4_I3_O)        0.124    19.984 r  L_reg/i__carry__0_i_1/O
                         net (fo=2, routed)           0.669    20.654    L_reg/D_registers_q_reg[2][8]_0[3]
    SLICE_X52Y60         LUT6 (Prop_lut6_I5_O)        0.124    20.778 r  L_reg/i__carry__0_i_5__3/O
                         net (fo=1, routed)           0.000    20.778    aseg_driver/decimal_renderer/i__carry__0_i_6__4_0[3]
    SLICE_X52Y60         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    21.154 r  aseg_driver/decimal_renderer/L_0328bf48_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.154    aseg_driver/decimal_renderer/L_0328bf48_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X52Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    21.477 f  aseg_driver/decimal_renderer/L_0328bf48_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.821    22.298    L_reg/L_0328bf48_remainder0_inferred__1/i__carry__2[1]
    SLICE_X51Y61         LUT5 (Prop_lut5_I1_O)        0.306    22.604 f  L_reg/i__carry__0_i_18/O
                         net (fo=13, routed)          1.002    23.606    L_reg/D_registers_q_reg[2][2]_1
    SLICE_X48Y60         LUT6 (Prop_lut6_I0_O)        0.124    23.730 f  L_reg/i__carry_i_16/O
                         net (fo=2, routed)           0.866    24.595    L_reg/i__carry_i_16_n_0
    SLICE_X49Y60         LUT4 (Prop_lut4_I1_O)        0.152    24.747 f  L_reg/aseg_OBUF[10]_inst_i_11/O
                         net (fo=2, routed)           0.812    25.559    L_reg/aseg_OBUF[10]_inst_i_11_n_0
    SLICE_X49Y59         LUT5 (Prop_lut5_I0_O)        0.326    25.885 r  L_reg/i__carry_i_12/O
                         net (fo=3, routed)           0.680    26.565    L_reg/i__carry_i_12_n_0
    SLICE_X50Y60         LUT4 (Prop_lut4_I0_O)        0.124    26.689 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    26.689    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_6_0[1]
    SLICE_X50Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.222 r  aseg_driver/decimal_renderer/L_0328bf48_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.222    aseg_driver/decimal_renderer/L_0328bf48_remainder0_inferred__1/i__carry_n_0
    SLICE_X50Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    27.545 r  aseg_driver/decimal_renderer/L_0328bf48_remainder0_inferred__1/i__carry__0/O[1]
                         net (fo=1, routed)           0.810    28.355    aseg_driver/decimal_renderer/L_0328bf48_remainder0_inferred__1/i__carry__0_n_6
    SLICE_X51Y62         LUT6 (Prop_lut6_I0_O)        0.306    28.661 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_39/O
                         net (fo=1, routed)           0.264    28.926    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_39_n_0
    SLICE_X51Y62         LUT5 (Prop_lut5_I4_O)        0.124    29.050 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_28/O
                         net (fo=3, routed)           0.747    29.797    L_reg/aseg_OBUF[10]_inst_i_7_0
    SLICE_X48Y59         LUT6 (Prop_lut6_I5_O)        0.124    29.921 r  L_reg/aseg_OBUF[10]_inst_i_25/O
                         net (fo=1, routed)           0.161    30.082    L_reg/aseg_OBUF[10]_inst_i_25_n_0
    SLICE_X48Y59         LUT3 (Prop_lut3_I0_O)        0.124    30.206 f  L_reg/aseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.872    31.078    L_reg/aseg_OBUF[10]_inst_i_7_n_0
    SLICE_X49Y59         LUT6 (Prop_lut6_I1_O)        0.124    31.202 f  L_reg/aseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.277    32.479    L_reg/aseg_OBUF[10]_inst_i_2_n_0
    SLICE_X58Y59         LUT3 (Prop_lut3_I2_O)        0.124    32.603 r  L_reg/aseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.831    35.434    aseg_OBUF[0]
    P5                   OBUF (Prop_obuf_I_O)         3.517    38.951 r  aseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    38.951    aseg[0]
    P5                                                                r  aseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.807ns  (logic 10.777ns (31.878%)  route 23.030ns (68.122%))
  Logic Levels:           30  (CARRY4=7 LUT2=3 LUT4=5 LUT5=5 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.551     5.135    L_reg/clk_IBUF_BUFG
    SLICE_X52Y83         FDRE                                         r  L_reg/D_registers_q_reg[6][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y83         FDRE (Prop_fdre_C_Q)         0.518     5.653 f  L_reg/D_registers_q_reg[6][5]/Q
                         net (fo=14, routed)          2.124     7.777    L_reg/Q[5]
    SLICE_X38Y72         LUT5 (Prop_lut5_I3_O)        0.150     7.927 f  L_reg/L_0328bf48_remainder0__0_carry_i_18__1/O
                         net (fo=2, routed)           0.860     8.787    L_reg/L_0328bf48_remainder0__0_carry_i_18__1_n_0
    SLICE_X38Y72         LUT6 (Prop_lut6_I5_O)        0.328     9.115 r  L_reg/L_0328bf48_remainder0__0_carry__1_i_8__1/O
                         net (fo=4, routed)           0.740     9.855    L_reg/L_0328bf48_remainder0__0_carry__1_i_8__1_n_0
    SLICE_X39Y72         LUT2 (Prop_lut2_I1_O)        0.124     9.979 f  L_reg/L_0328bf48_remainder0__0_carry__1_i_7__1/O
                         net (fo=3, routed)           0.687    10.666    L_reg/L_0328bf48_remainder0__0_carry__1_i_7__1_n_0
    SLICE_X39Y72         LUT4 (Prop_lut4_I3_O)        0.152    10.818 r  L_reg/L_0328bf48_remainder0__0_carry_i_8__1/O
                         net (fo=3, routed)           0.976    11.794    L_reg/L_0328bf48_remainder0__0_carry_i_8__1_n_0
    SLICE_X41Y70         LUT5 (Prop_lut5_I1_O)        0.326    12.120 r  L_reg/L_0328bf48_remainder0__0_carry_i_4__1/O
                         net (fo=1, routed)           0.000    12.120    timerseg_driver/decimal_renderer/i__carry__0_i_26_0[3]
    SLICE_X41Y70         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.521 r  timerseg_driver/decimal_renderer/L_0328bf48_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.521    timerseg_driver/decimal_renderer/L_0328bf48_remainder0__0_carry_n_0
    SLICE_X41Y71         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.834 f  timerseg_driver/decimal_renderer/L_0328bf48_remainder0__0_carry__0/O[3]
                         net (fo=5, routed)           0.939    13.773    L_reg/L_0328bf48_remainder0_3[7]
    SLICE_X40Y73         LUT5 (Prop_lut5_I1_O)        0.306    14.079 f  L_reg/i__carry__0_i_20__2/O
                         net (fo=7, routed)           0.770    14.849    L_reg/i__carry__0_i_20__2_n_0
    SLICE_X36Y72         LUT4 (Prop_lut4_I0_O)        0.118    14.967 f  L_reg/i__carry__0_i_24/O
                         net (fo=8, routed)           1.035    16.002    L_reg/i__carry__0_i_24_n_0
    SLICE_X37Y71         LUT5 (Prop_lut5_I0_O)        0.326    16.328 r  L_reg/i__carry__0_i_15__2/O
                         net (fo=3, routed)           0.644    16.972    L_reg/i__carry__0_i_15__2_n_0
    SLICE_X37Y70         LUT4 (Prop_lut4_I0_O)        0.150    17.122 r  L_reg/i__carry__0_i_16__2/O
                         net (fo=2, routed)           0.821    17.943    L_reg/i__carry__0_i_16__2_n_0
    SLICE_X37Y72         LUT2 (Prop_lut2_I1_O)        0.352    18.295 f  L_reg/timerseg_OBUF[10]_inst_i_15/O
                         net (fo=3, routed)           1.145    19.440    L_reg/timerseg_OBUF[10]_inst_i_15_n_0
    SLICE_X38Y71         LUT4 (Prop_lut4_I3_O)        0.332    19.772 f  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.964    20.736    L_reg/i__carry_i_11__3_n_0
    SLICE_X41Y69         LUT2 (Prop_lut2_I1_O)        0.124    20.860 r  L_reg/i__carry_i_3__4/O
                         net (fo=1, routed)           0.330    21.190    timerseg_driver/decimal_renderer/i__carry_i_10__4[0]
    SLICE_X40Y70         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.697 r  timerseg_driver/decimal_renderer/L_0328bf48_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.697    timerseg_driver/decimal_renderer/L_0328bf48_remainder0_inferred__0/i__carry_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.919 f  timerseg_driver/decimal_renderer/L_0328bf48_remainder0_inferred__0/i__carry__0/O[0]
                         net (fo=2, routed)           0.846    22.765    L_reg/timerseg_OBUF[10]_inst_i_33_0[0]
    SLICE_X39Y70         LUT6 (Prop_lut6_I0_O)        0.299    23.064 r  L_reg/i__carry__0_i_12__3/O
                         net (fo=13, routed)          0.755    23.819    L_reg/i__carry__0_i_12__3_n_0
    SLICE_X43Y71         LUT6 (Prop_lut6_I5_O)        0.124    23.943 f  L_reg/timerseg_OBUF[0]_inst_i_4/O
                         net (fo=7, routed)           1.011    24.954    L_reg/timerseg_OBUF[0]_inst_i_4_n_0
    SLICE_X44Y69         LUT6 (Prop_lut6_I5_O)        0.124    25.078 r  L_reg/timerseg_OBUF[10]_inst_i_8/O
                         net (fo=4, routed)           1.025    26.103    L_reg/timerseg_OBUF[10]_inst_i_8_n_0
    SLICE_X43Y69         LUT6 (Prop_lut6_I1_O)        0.124    26.227 r  L_reg/i__carry_i_12__3/O
                         net (fo=3, routed)           0.803    27.030    L_reg/i__carry_i_12__3_n_0
    SLICE_X42Y68         LUT4 (Prop_lut4_I0_O)        0.124    27.154 r  L_reg/i__carry_i_6__3/O
                         net (fo=1, routed)           0.000    27.154    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_17_0[1]
    SLICE_X42Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.687 r  timerseg_driver/decimal_renderer/L_0328bf48_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.687    timerseg_driver/decimal_renderer/L_0328bf48_remainder0_inferred__1/i__carry_n_0
    SLICE_X42Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.804 r  timerseg_driver/decimal_renderer/L_0328bf48_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.804    timerseg_driver/decimal_renderer/L_0328bf48_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X42Y70         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.043 f  timerseg_driver/decimal_renderer/L_0328bf48_remainder0_inferred__1/i__carry__1/O[2]
                         net (fo=1, routed)           0.811    28.854    timerseg_driver/decimal_renderer/L_0328bf48_remainder0_inferred__1/i__carry__1_n_5
    SLICE_X43Y69         LUT6 (Prop_lut6_I1_O)        0.301    29.155 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_35/O
                         net (fo=1, routed)           0.433    29.588    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_35_n_0
    SLICE_X43Y69         LUT5 (Prop_lut5_I4_O)        0.124    29.712 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_32/O
                         net (fo=2, routed)           0.748    30.460    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_32_n_0
    SLICE_X44Y71         LUT6 (Prop_lut6_I0_O)        0.124    30.584 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=2, routed)           0.727    31.311    L_reg/timerseg_OBUF[3]_inst_i_1_2
    SLICE_X45Y71         LUT6 (Prop_lut6_I1_O)        0.124    31.435 r  L_reg/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=7, routed)           0.845    32.280    L_reg/timerseg_OBUF[10]_inst_i_7_n_0
    SLICE_X46Y71         LUT6 (Prop_lut6_I1_O)        0.124    32.404 r  L_reg/timerseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.991    35.395    timerseg_OBUF[0]
    C6                   OBUF (Prop_obuf_I_O)         3.547    38.942 r  timerseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    38.942    timerseg[0]
    C6                                                                r  timerseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.659ns  (logic 11.519ns (34.223%)  route 22.140ns (65.777%))
  Logic Levels:           30  (CARRY4=7 LUT2=2 LUT3=3 LUT4=8 LUT5=4 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.553     5.137    L_reg/clk_IBUF_BUFG
    SLICE_X49Y86         FDRE                                         r  L_reg/D_registers_q_reg[2][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y86         FDRE (Prop_fdre_C_Q)         0.456     5.593 r  L_reg/D_registers_q_reg[2][9]/Q
                         net (fo=18, routed)          2.114     7.707    L_reg/D_registers_q_reg[2][11]_0[9]
    SLICE_X52Y63         LUT3 (Prop_lut3_I1_O)        0.146     7.853 r  L_reg/L_0328bf48_remainder0__0_carry_i_19/O
                         net (fo=1, routed)           0.732     8.585    L_reg/L_0328bf48_remainder0__0_carry_i_19_n_0
    SLICE_X48Y64         LUT6 (Prop_lut6_I5_O)        0.328     8.913 f  L_reg/L_0328bf48_remainder0__0_carry_i_14/O
                         net (fo=2, routed)           0.667     9.580    L_reg/L_0328bf48_remainder0__0_carry_i_14_n_0
    SLICE_X48Y64         LUT2 (Prop_lut2_I0_O)        0.152     9.732 f  L_reg/L_0328bf48_remainder0__0_carry_i_11__0/O
                         net (fo=6, routed)           1.325    11.057    L_reg/L_0328bf48_remainder0__0_carry_i_11__0_n_0
    SLICE_X48Y63         LUT4 (Prop_lut4_I0_O)        0.360    11.417 r  L_reg/L_0328bf48_remainder0__0_carry_i_9/O
                         net (fo=4, routed)           0.833    12.250    L_reg/L_0328bf48_remainder0__0_carry_i_9_n_0
    SLICE_X51Y63         LUT4 (Prop_lut4_I2_O)        0.326    12.576 r  L_reg/L_0328bf48_remainder0__0_carry_i_6/O
                         net (fo=1, routed)           0.000    12.576    aseg_driver/decimal_renderer/i__carry_i_6__4[1]
    SLICE_X51Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.126 r  aseg_driver/decimal_renderer/L_0328bf48_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.126    aseg_driver/decimal_renderer/L_0328bf48_remainder0__0_carry_n_0
    SLICE_X51Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.240 r  aseg_driver/decimal_renderer/L_0328bf48_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.240    aseg_driver/decimal_renderer/L_0328bf48_remainder0__0_carry__0_n_0
    SLICE_X51Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.462 r  aseg_driver/decimal_renderer/L_0328bf48_remainder0__0_carry__1/O[0]
                         net (fo=5, routed)           1.062    14.524    L_reg/L_0328bf48_remainder0[8]
    SLICE_X53Y61         LUT5 (Prop_lut5_I4_O)        0.299    14.823 r  L_reg/i__carry__0_i_22/O
                         net (fo=11, routed)          1.013    15.836    L_reg/i__carry__0_i_22_n_0
    SLICE_X54Y62         LUT4 (Prop_lut4_I3_O)        0.146    15.982 r  L_reg/i__carry_i_19__0/O
                         net (fo=5, routed)           1.184    17.166    L_reg/i__carry_i_19__0_n_0
    SLICE_X54Y59         LUT3 (Prop_lut3_I2_O)        0.352    17.518 r  L_reg/i__carry_i_11__0/O
                         net (fo=3, routed)           0.508    18.027    L_reg/i__carry_i_11__0_n_0
    SLICE_X54Y59         LUT2 (Prop_lut2_I1_O)        0.321    18.348 r  L_reg/i__carry__0_i_16/O
                         net (fo=2, routed)           0.700    19.048    L_reg/i__carry__0_i_16_n_0
    SLICE_X54Y59         LUT3 (Prop_lut3_I2_O)        0.348    19.396 f  L_reg/i__carry__0_i_9/O
                         net (fo=2, routed)           0.465    19.860    L_reg/i__carry__0_i_9_n_0
    SLICE_X53Y60         LUT4 (Prop_lut4_I3_O)        0.124    19.984 r  L_reg/i__carry__0_i_1/O
                         net (fo=2, routed)           0.669    20.654    L_reg/D_registers_q_reg[2][8]_0[3]
    SLICE_X52Y60         LUT6 (Prop_lut6_I5_O)        0.124    20.778 r  L_reg/i__carry__0_i_5__3/O
                         net (fo=1, routed)           0.000    20.778    aseg_driver/decimal_renderer/i__carry__0_i_6__4_0[3]
    SLICE_X52Y60         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    21.154 r  aseg_driver/decimal_renderer/L_0328bf48_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.154    aseg_driver/decimal_renderer/L_0328bf48_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X52Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    21.477 f  aseg_driver/decimal_renderer/L_0328bf48_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.821    22.298    L_reg/L_0328bf48_remainder0_inferred__1/i__carry__2[1]
    SLICE_X51Y61         LUT5 (Prop_lut5_I1_O)        0.306    22.604 f  L_reg/i__carry__0_i_18/O
                         net (fo=13, routed)          1.002    23.606    L_reg/D_registers_q_reg[2][2]_1
    SLICE_X48Y60         LUT6 (Prop_lut6_I0_O)        0.124    23.730 f  L_reg/i__carry_i_16/O
                         net (fo=2, routed)           0.866    24.595    L_reg/i__carry_i_16_n_0
    SLICE_X49Y60         LUT4 (Prop_lut4_I1_O)        0.152    24.747 f  L_reg/aseg_OBUF[10]_inst_i_11/O
                         net (fo=2, routed)           0.812    25.559    L_reg/aseg_OBUF[10]_inst_i_11_n_0
    SLICE_X49Y59         LUT5 (Prop_lut5_I0_O)        0.326    25.885 r  L_reg/i__carry_i_12/O
                         net (fo=3, routed)           0.680    26.565    L_reg/i__carry_i_12_n_0
    SLICE_X50Y60         LUT4 (Prop_lut4_I0_O)        0.124    26.689 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    26.689    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_6_0[1]
    SLICE_X50Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.222 r  aseg_driver/decimal_renderer/L_0328bf48_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.222    aseg_driver/decimal_renderer/L_0328bf48_remainder0_inferred__1/i__carry_n_0
    SLICE_X50Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    27.545 r  aseg_driver/decimal_renderer/L_0328bf48_remainder0_inferred__1/i__carry__0/O[1]
                         net (fo=1, routed)           0.810    28.355    aseg_driver/decimal_renderer/L_0328bf48_remainder0_inferred__1/i__carry__0_n_6
    SLICE_X51Y62         LUT6 (Prop_lut6_I0_O)        0.306    28.661 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_39/O
                         net (fo=1, routed)           0.264    28.926    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_39_n_0
    SLICE_X51Y62         LUT5 (Prop_lut5_I4_O)        0.124    29.050 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_28/O
                         net (fo=3, routed)           1.068    30.117    L_reg/aseg_OBUF[10]_inst_i_7_0
    SLICE_X52Y58         LUT4 (Prop_lut4_I2_O)        0.124    30.241 f  L_reg/aseg_OBUF[10]_inst_i_12/O
                         net (fo=2, routed)           0.976    31.218    L_reg/aseg_OBUF[10]_inst_i_12_n_0
    SLICE_X55Y59         LUT6 (Prop_lut6_I0_O)        0.124    31.342 r  L_reg/aseg_OBUF[10]_inst_i_3/O
                         net (fo=6, routed)           1.252    32.594    L_reg/aseg_OBUF[10]_inst_i_3_n_0
    SLICE_X58Y59         LUT4 (Prop_lut4_I0_O)        0.154    32.748 r  L_reg/aseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.316    35.064    aseg_OBUF[9]
    P3                   OBUF (Prop_obuf_I_O)         3.732    38.796 r  aseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    38.796    aseg[9]
    P3                                                                r  aseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.651ns  (logic 11.500ns (34.173%)  route 22.151ns (65.827%))
  Logic Levels:           30  (CARRY4=7 LUT2=2 LUT3=3 LUT4=8 LUT5=5 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.553     5.137    L_reg/clk_IBUF_BUFG
    SLICE_X49Y86         FDRE                                         r  L_reg/D_registers_q_reg[2][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y86         FDRE (Prop_fdre_C_Q)         0.456     5.593 r  L_reg/D_registers_q_reg[2][9]/Q
                         net (fo=18, routed)          2.114     7.707    L_reg/D_registers_q_reg[2][11]_0[9]
    SLICE_X52Y63         LUT3 (Prop_lut3_I1_O)        0.146     7.853 r  L_reg/L_0328bf48_remainder0__0_carry_i_19/O
                         net (fo=1, routed)           0.732     8.585    L_reg/L_0328bf48_remainder0__0_carry_i_19_n_0
    SLICE_X48Y64         LUT6 (Prop_lut6_I5_O)        0.328     8.913 f  L_reg/L_0328bf48_remainder0__0_carry_i_14/O
                         net (fo=2, routed)           0.667     9.580    L_reg/L_0328bf48_remainder0__0_carry_i_14_n_0
    SLICE_X48Y64         LUT2 (Prop_lut2_I0_O)        0.152     9.732 f  L_reg/L_0328bf48_remainder0__0_carry_i_11__0/O
                         net (fo=6, routed)           1.325    11.057    L_reg/L_0328bf48_remainder0__0_carry_i_11__0_n_0
    SLICE_X48Y63         LUT4 (Prop_lut4_I0_O)        0.360    11.417 r  L_reg/L_0328bf48_remainder0__0_carry_i_9/O
                         net (fo=4, routed)           0.833    12.250    L_reg/L_0328bf48_remainder0__0_carry_i_9_n_0
    SLICE_X51Y63         LUT4 (Prop_lut4_I2_O)        0.326    12.576 r  L_reg/L_0328bf48_remainder0__0_carry_i_6/O
                         net (fo=1, routed)           0.000    12.576    aseg_driver/decimal_renderer/i__carry_i_6__4[1]
    SLICE_X51Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.126 r  aseg_driver/decimal_renderer/L_0328bf48_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.126    aseg_driver/decimal_renderer/L_0328bf48_remainder0__0_carry_n_0
    SLICE_X51Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.240 r  aseg_driver/decimal_renderer/L_0328bf48_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.240    aseg_driver/decimal_renderer/L_0328bf48_remainder0__0_carry__0_n_0
    SLICE_X51Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.462 r  aseg_driver/decimal_renderer/L_0328bf48_remainder0__0_carry__1/O[0]
                         net (fo=5, routed)           1.062    14.524    L_reg/L_0328bf48_remainder0[8]
    SLICE_X53Y61         LUT5 (Prop_lut5_I4_O)        0.299    14.823 r  L_reg/i__carry__0_i_22/O
                         net (fo=11, routed)          1.013    15.836    L_reg/i__carry__0_i_22_n_0
    SLICE_X54Y62         LUT4 (Prop_lut4_I3_O)        0.146    15.982 r  L_reg/i__carry_i_19__0/O
                         net (fo=5, routed)           1.184    17.166    L_reg/i__carry_i_19__0_n_0
    SLICE_X54Y59         LUT3 (Prop_lut3_I2_O)        0.352    17.518 r  L_reg/i__carry_i_11__0/O
                         net (fo=3, routed)           0.508    18.027    L_reg/i__carry_i_11__0_n_0
    SLICE_X54Y59         LUT2 (Prop_lut2_I1_O)        0.321    18.348 r  L_reg/i__carry__0_i_16/O
                         net (fo=2, routed)           0.700    19.048    L_reg/i__carry__0_i_16_n_0
    SLICE_X54Y59         LUT3 (Prop_lut3_I2_O)        0.348    19.396 f  L_reg/i__carry__0_i_9/O
                         net (fo=2, routed)           0.465    19.860    L_reg/i__carry__0_i_9_n_0
    SLICE_X53Y60         LUT4 (Prop_lut4_I3_O)        0.124    19.984 r  L_reg/i__carry__0_i_1/O
                         net (fo=2, routed)           0.669    20.654    L_reg/D_registers_q_reg[2][8]_0[3]
    SLICE_X52Y60         LUT6 (Prop_lut6_I5_O)        0.124    20.778 r  L_reg/i__carry__0_i_5__3/O
                         net (fo=1, routed)           0.000    20.778    aseg_driver/decimal_renderer/i__carry__0_i_6__4_0[3]
    SLICE_X52Y60         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    21.154 r  aseg_driver/decimal_renderer/L_0328bf48_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.154    aseg_driver/decimal_renderer/L_0328bf48_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X52Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    21.477 f  aseg_driver/decimal_renderer/L_0328bf48_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.821    22.298    L_reg/L_0328bf48_remainder0_inferred__1/i__carry__2[1]
    SLICE_X51Y61         LUT5 (Prop_lut5_I1_O)        0.306    22.604 f  L_reg/i__carry__0_i_18/O
                         net (fo=13, routed)          1.002    23.606    L_reg/D_registers_q_reg[2][2]_1
    SLICE_X48Y60         LUT6 (Prop_lut6_I0_O)        0.124    23.730 f  L_reg/i__carry_i_16/O
                         net (fo=2, routed)           0.866    24.595    L_reg/i__carry_i_16_n_0
    SLICE_X49Y60         LUT4 (Prop_lut4_I1_O)        0.152    24.747 f  L_reg/aseg_OBUF[10]_inst_i_11/O
                         net (fo=2, routed)           0.812    25.559    L_reg/aseg_OBUF[10]_inst_i_11_n_0
    SLICE_X49Y59         LUT5 (Prop_lut5_I0_O)        0.326    25.885 r  L_reg/i__carry_i_12/O
                         net (fo=3, routed)           0.680    26.565    L_reg/i__carry_i_12_n_0
    SLICE_X50Y60         LUT4 (Prop_lut4_I0_O)        0.124    26.689 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    26.689    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_6_0[1]
    SLICE_X50Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.222 r  aseg_driver/decimal_renderer/L_0328bf48_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.222    aseg_driver/decimal_renderer/L_0328bf48_remainder0_inferred__1/i__carry_n_0
    SLICE_X50Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    27.545 r  aseg_driver/decimal_renderer/L_0328bf48_remainder0_inferred__1/i__carry__0/O[1]
                         net (fo=1, routed)           0.810    28.355    aseg_driver/decimal_renderer/L_0328bf48_remainder0_inferred__1/i__carry__0_n_6
    SLICE_X51Y62         LUT6 (Prop_lut6_I0_O)        0.306    28.661 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_39/O
                         net (fo=1, routed)           0.264    28.926    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_39_n_0
    SLICE_X51Y62         LUT5 (Prop_lut5_I4_O)        0.124    29.050 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_28/O
                         net (fo=3, routed)           1.068    30.117    L_reg/aseg_OBUF[10]_inst_i_7_0
    SLICE_X52Y58         LUT4 (Prop_lut4_I2_O)        0.124    30.241 f  L_reg/aseg_OBUF[10]_inst_i_12/O
                         net (fo=2, routed)           0.965    31.207    L_reg/aseg_OBUF[10]_inst_i_12_n_0
    SLICE_X55Y59         LUT5 (Prop_lut5_I4_O)        0.152    31.359 r  L_reg/aseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.265    32.624    L_reg/aseg_OBUF[10]_inst_i_4_n_0
    SLICE_X58Y59         LUT4 (Prop_lut4_I1_O)        0.332    32.956 r  L_reg/aseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.326    35.281    aseg_OBUF[1]
    M5                   OBUF (Prop_obuf_I_O)         3.507    38.788 r  aseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    38.788    aseg[1]
    M5                                                                r  aseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.628ns  (logic 10.804ns (32.127%)  route 22.824ns (67.873%))
  Logic Levels:           30  (CARRY4=7 LUT2=3 LUT4=5 LUT5=5 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.551     5.135    L_reg/clk_IBUF_BUFG
    SLICE_X52Y83         FDRE                                         r  L_reg/D_registers_q_reg[6][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y83         FDRE (Prop_fdre_C_Q)         0.518     5.653 f  L_reg/D_registers_q_reg[6][5]/Q
                         net (fo=14, routed)          2.124     7.777    L_reg/Q[5]
    SLICE_X38Y72         LUT5 (Prop_lut5_I3_O)        0.150     7.927 f  L_reg/L_0328bf48_remainder0__0_carry_i_18__1/O
                         net (fo=2, routed)           0.860     8.787    L_reg/L_0328bf48_remainder0__0_carry_i_18__1_n_0
    SLICE_X38Y72         LUT6 (Prop_lut6_I5_O)        0.328     9.115 r  L_reg/L_0328bf48_remainder0__0_carry__1_i_8__1/O
                         net (fo=4, routed)           0.740     9.855    L_reg/L_0328bf48_remainder0__0_carry__1_i_8__1_n_0
    SLICE_X39Y72         LUT2 (Prop_lut2_I1_O)        0.124     9.979 f  L_reg/L_0328bf48_remainder0__0_carry__1_i_7__1/O
                         net (fo=3, routed)           0.687    10.666    L_reg/L_0328bf48_remainder0__0_carry__1_i_7__1_n_0
    SLICE_X39Y72         LUT4 (Prop_lut4_I3_O)        0.152    10.818 r  L_reg/L_0328bf48_remainder0__0_carry_i_8__1/O
                         net (fo=3, routed)           0.976    11.794    L_reg/L_0328bf48_remainder0__0_carry_i_8__1_n_0
    SLICE_X41Y70         LUT5 (Prop_lut5_I1_O)        0.326    12.120 r  L_reg/L_0328bf48_remainder0__0_carry_i_4__1/O
                         net (fo=1, routed)           0.000    12.120    timerseg_driver/decimal_renderer/i__carry__0_i_26_0[3]
    SLICE_X41Y70         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.521 r  timerseg_driver/decimal_renderer/L_0328bf48_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.521    timerseg_driver/decimal_renderer/L_0328bf48_remainder0__0_carry_n_0
    SLICE_X41Y71         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.834 f  timerseg_driver/decimal_renderer/L_0328bf48_remainder0__0_carry__0/O[3]
                         net (fo=5, routed)           0.939    13.773    L_reg/L_0328bf48_remainder0_3[7]
    SLICE_X40Y73         LUT5 (Prop_lut5_I1_O)        0.306    14.079 f  L_reg/i__carry__0_i_20__2/O
                         net (fo=7, routed)           0.770    14.849    L_reg/i__carry__0_i_20__2_n_0
    SLICE_X36Y72         LUT4 (Prop_lut4_I0_O)        0.118    14.967 f  L_reg/i__carry__0_i_24/O
                         net (fo=8, routed)           1.035    16.002    L_reg/i__carry__0_i_24_n_0
    SLICE_X37Y71         LUT5 (Prop_lut5_I0_O)        0.326    16.328 r  L_reg/i__carry__0_i_15__2/O
                         net (fo=3, routed)           0.644    16.972    L_reg/i__carry__0_i_15__2_n_0
    SLICE_X37Y70         LUT4 (Prop_lut4_I0_O)        0.150    17.122 r  L_reg/i__carry__0_i_16__2/O
                         net (fo=2, routed)           0.821    17.943    L_reg/i__carry__0_i_16__2_n_0
    SLICE_X37Y72         LUT2 (Prop_lut2_I1_O)        0.352    18.295 f  L_reg/timerseg_OBUF[10]_inst_i_15/O
                         net (fo=3, routed)           1.145    19.440    L_reg/timerseg_OBUF[10]_inst_i_15_n_0
    SLICE_X38Y71         LUT4 (Prop_lut4_I3_O)        0.332    19.772 f  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.964    20.736    L_reg/i__carry_i_11__3_n_0
    SLICE_X41Y69         LUT2 (Prop_lut2_I1_O)        0.124    20.860 r  L_reg/i__carry_i_3__4/O
                         net (fo=1, routed)           0.330    21.190    timerseg_driver/decimal_renderer/i__carry_i_10__4[0]
    SLICE_X40Y70         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.697 r  timerseg_driver/decimal_renderer/L_0328bf48_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.697    timerseg_driver/decimal_renderer/L_0328bf48_remainder0_inferred__0/i__carry_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.919 f  timerseg_driver/decimal_renderer/L_0328bf48_remainder0_inferred__0/i__carry__0/O[0]
                         net (fo=2, routed)           0.846    22.765    L_reg/timerseg_OBUF[10]_inst_i_33_0[0]
    SLICE_X39Y70         LUT6 (Prop_lut6_I0_O)        0.299    23.064 r  L_reg/i__carry__0_i_12__3/O
                         net (fo=13, routed)          0.755    23.819    L_reg/i__carry__0_i_12__3_n_0
    SLICE_X43Y71         LUT6 (Prop_lut6_I5_O)        0.124    23.943 f  L_reg/timerseg_OBUF[0]_inst_i_4/O
                         net (fo=7, routed)           1.011    24.954    L_reg/timerseg_OBUF[0]_inst_i_4_n_0
    SLICE_X44Y69         LUT6 (Prop_lut6_I5_O)        0.124    25.078 r  L_reg/timerseg_OBUF[10]_inst_i_8/O
                         net (fo=4, routed)           1.025    26.103    L_reg/timerseg_OBUF[10]_inst_i_8_n_0
    SLICE_X43Y69         LUT6 (Prop_lut6_I1_O)        0.124    26.227 r  L_reg/i__carry_i_12__3/O
                         net (fo=3, routed)           0.803    27.030    L_reg/i__carry_i_12__3_n_0
    SLICE_X42Y68         LUT4 (Prop_lut4_I0_O)        0.124    27.154 r  L_reg/i__carry_i_6__3/O
                         net (fo=1, routed)           0.000    27.154    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_17_0[1]
    SLICE_X42Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.687 r  timerseg_driver/decimal_renderer/L_0328bf48_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.687    timerseg_driver/decimal_renderer/L_0328bf48_remainder0_inferred__1/i__carry_n_0
    SLICE_X42Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.804 r  timerseg_driver/decimal_renderer/L_0328bf48_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.804    timerseg_driver/decimal_renderer/L_0328bf48_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X42Y70         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.043 f  timerseg_driver/decimal_renderer/L_0328bf48_remainder0_inferred__1/i__carry__1/O[2]
                         net (fo=1, routed)           0.811    28.854    timerseg_driver/decimal_renderer/L_0328bf48_remainder0_inferred__1/i__carry__1_n_5
    SLICE_X43Y69         LUT6 (Prop_lut6_I1_O)        0.301    29.155 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_35/O
                         net (fo=1, routed)           0.433    29.588    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_35_n_0
    SLICE_X43Y69         LUT5 (Prop_lut5_I4_O)        0.124    29.712 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_32/O
                         net (fo=2, routed)           0.748    30.460    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_32_n_0
    SLICE_X44Y71         LUT6 (Prop_lut6_I0_O)        0.124    30.584 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=2, routed)           0.727    31.311    L_reg/timerseg_OBUF[3]_inst_i_1_2
    SLICE_X45Y71         LUT6 (Prop_lut6_I1_O)        0.124    31.435 r  L_reg/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=7, routed)           1.252    32.687    L_reg/timerseg_OBUF[10]_inst_i_7_n_0
    SLICE_X47Y75         LUT6 (Prop_lut6_I5_O)        0.124    32.811 r  L_reg/timerseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           2.379    35.189    timerseg_OBUF[10]
    D4                   OBUF (Prop_obuf_I_O)         3.574    38.763 r  timerseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    38.763    timerseg[10]
    D4                                                                r  timerseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.615ns  (logic 11.515ns (34.256%)  route 22.100ns (65.744%))
  Logic Levels:           30  (CARRY4=7 LUT2=2 LUT3=3 LUT4=8 LUT5=5 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.553     5.137    L_reg/clk_IBUF_BUFG
    SLICE_X49Y86         FDRE                                         r  L_reg/D_registers_q_reg[2][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y86         FDRE (Prop_fdre_C_Q)         0.456     5.593 r  L_reg/D_registers_q_reg[2][9]/Q
                         net (fo=18, routed)          2.114     7.707    L_reg/D_registers_q_reg[2][11]_0[9]
    SLICE_X52Y63         LUT3 (Prop_lut3_I1_O)        0.146     7.853 r  L_reg/L_0328bf48_remainder0__0_carry_i_19/O
                         net (fo=1, routed)           0.732     8.585    L_reg/L_0328bf48_remainder0__0_carry_i_19_n_0
    SLICE_X48Y64         LUT6 (Prop_lut6_I5_O)        0.328     8.913 f  L_reg/L_0328bf48_remainder0__0_carry_i_14/O
                         net (fo=2, routed)           0.667     9.580    L_reg/L_0328bf48_remainder0__0_carry_i_14_n_0
    SLICE_X48Y64         LUT2 (Prop_lut2_I0_O)        0.152     9.732 f  L_reg/L_0328bf48_remainder0__0_carry_i_11__0/O
                         net (fo=6, routed)           1.325    11.057    L_reg/L_0328bf48_remainder0__0_carry_i_11__0_n_0
    SLICE_X48Y63         LUT4 (Prop_lut4_I0_O)        0.360    11.417 r  L_reg/L_0328bf48_remainder0__0_carry_i_9/O
                         net (fo=4, routed)           0.833    12.250    L_reg/L_0328bf48_remainder0__0_carry_i_9_n_0
    SLICE_X51Y63         LUT4 (Prop_lut4_I2_O)        0.326    12.576 r  L_reg/L_0328bf48_remainder0__0_carry_i_6/O
                         net (fo=1, routed)           0.000    12.576    aseg_driver/decimal_renderer/i__carry_i_6__4[1]
    SLICE_X51Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.126 r  aseg_driver/decimal_renderer/L_0328bf48_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.126    aseg_driver/decimal_renderer/L_0328bf48_remainder0__0_carry_n_0
    SLICE_X51Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.240 r  aseg_driver/decimal_renderer/L_0328bf48_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.240    aseg_driver/decimal_renderer/L_0328bf48_remainder0__0_carry__0_n_0
    SLICE_X51Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.462 r  aseg_driver/decimal_renderer/L_0328bf48_remainder0__0_carry__1/O[0]
                         net (fo=5, routed)           1.062    14.524    L_reg/L_0328bf48_remainder0[8]
    SLICE_X53Y61         LUT5 (Prop_lut5_I4_O)        0.299    14.823 r  L_reg/i__carry__0_i_22/O
                         net (fo=11, routed)          1.013    15.836    L_reg/i__carry__0_i_22_n_0
    SLICE_X54Y62         LUT4 (Prop_lut4_I3_O)        0.146    15.982 r  L_reg/i__carry_i_19__0/O
                         net (fo=5, routed)           1.184    17.166    L_reg/i__carry_i_19__0_n_0
    SLICE_X54Y59         LUT3 (Prop_lut3_I2_O)        0.352    17.518 r  L_reg/i__carry_i_11__0/O
                         net (fo=3, routed)           0.508    18.027    L_reg/i__carry_i_11__0_n_0
    SLICE_X54Y59         LUT2 (Prop_lut2_I1_O)        0.321    18.348 r  L_reg/i__carry__0_i_16/O
                         net (fo=2, routed)           0.700    19.048    L_reg/i__carry__0_i_16_n_0
    SLICE_X54Y59         LUT3 (Prop_lut3_I2_O)        0.348    19.396 f  L_reg/i__carry__0_i_9/O
                         net (fo=2, routed)           0.465    19.860    L_reg/i__carry__0_i_9_n_0
    SLICE_X53Y60         LUT4 (Prop_lut4_I3_O)        0.124    19.984 r  L_reg/i__carry__0_i_1/O
                         net (fo=2, routed)           0.669    20.654    L_reg/D_registers_q_reg[2][8]_0[3]
    SLICE_X52Y60         LUT6 (Prop_lut6_I5_O)        0.124    20.778 r  L_reg/i__carry__0_i_5__3/O
                         net (fo=1, routed)           0.000    20.778    aseg_driver/decimal_renderer/i__carry__0_i_6__4_0[3]
    SLICE_X52Y60         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    21.154 r  aseg_driver/decimal_renderer/L_0328bf48_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.154    aseg_driver/decimal_renderer/L_0328bf48_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X52Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    21.477 f  aseg_driver/decimal_renderer/L_0328bf48_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.821    22.298    L_reg/L_0328bf48_remainder0_inferred__1/i__carry__2[1]
    SLICE_X51Y61         LUT5 (Prop_lut5_I1_O)        0.306    22.604 f  L_reg/i__carry__0_i_18/O
                         net (fo=13, routed)          1.002    23.606    L_reg/D_registers_q_reg[2][2]_1
    SLICE_X48Y60         LUT6 (Prop_lut6_I0_O)        0.124    23.730 f  L_reg/i__carry_i_16/O
                         net (fo=2, routed)           0.866    24.595    L_reg/i__carry_i_16_n_0
    SLICE_X49Y60         LUT4 (Prop_lut4_I1_O)        0.152    24.747 f  L_reg/aseg_OBUF[10]_inst_i_11/O
                         net (fo=2, routed)           0.812    25.559    L_reg/aseg_OBUF[10]_inst_i_11_n_0
    SLICE_X49Y59         LUT5 (Prop_lut5_I0_O)        0.326    25.885 r  L_reg/i__carry_i_12/O
                         net (fo=3, routed)           0.680    26.565    L_reg/i__carry_i_12_n_0
    SLICE_X50Y60         LUT4 (Prop_lut4_I0_O)        0.124    26.689 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    26.689    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_6_0[1]
    SLICE_X50Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.222 r  aseg_driver/decimal_renderer/L_0328bf48_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.222    aseg_driver/decimal_renderer/L_0328bf48_remainder0_inferred__1/i__carry_n_0
    SLICE_X50Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    27.545 r  aseg_driver/decimal_renderer/L_0328bf48_remainder0_inferred__1/i__carry__0/O[1]
                         net (fo=1, routed)           0.810    28.355    aseg_driver/decimal_renderer/L_0328bf48_remainder0_inferred__1/i__carry__0_n_6
    SLICE_X51Y62         LUT6 (Prop_lut6_I0_O)        0.306    28.661 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_39/O
                         net (fo=1, routed)           0.264    28.926    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_39_n_0
    SLICE_X51Y62         LUT5 (Prop_lut5_I4_O)        0.124    29.050 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_28/O
                         net (fo=3, routed)           1.068    30.117    L_reg/aseg_OBUF[10]_inst_i_7_0
    SLICE_X52Y58         LUT4 (Prop_lut4_I2_O)        0.124    30.241 f  L_reg/aseg_OBUF[10]_inst_i_12/O
                         net (fo=2, routed)           0.965    31.207    L_reg/aseg_OBUF[10]_inst_i_12_n_0
    SLICE_X55Y59         LUT5 (Prop_lut5_I4_O)        0.152    31.359 r  L_reg/aseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.272    32.631    L_reg/aseg_OBUF[10]_inst_i_4_n_0
    SLICE_X58Y59         LUT4 (Prop_lut4_I2_O)        0.332    32.963 r  L_reg/aseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           2.267    35.230    aseg_OBUF[10]
    N2                   OBUF (Prop_obuf_I_O)         3.522    38.752 r  aseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    38.752    aseg[10]
    N2                                                                r  aseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.613ns  (logic 11.717ns (34.860%)  route 21.896ns (65.140%))
  Logic Levels:           30  (CARRY4=7 LUT2=2 LUT3=3 LUT4=8 LUT5=5 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.553     5.137    L_reg/clk_IBUF_BUFG
    SLICE_X49Y86         FDRE                                         r  L_reg/D_registers_q_reg[2][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y86         FDRE (Prop_fdre_C_Q)         0.456     5.593 r  L_reg/D_registers_q_reg[2][9]/Q
                         net (fo=18, routed)          2.114     7.707    L_reg/D_registers_q_reg[2][11]_0[9]
    SLICE_X52Y63         LUT3 (Prop_lut3_I1_O)        0.146     7.853 r  L_reg/L_0328bf48_remainder0__0_carry_i_19/O
                         net (fo=1, routed)           0.732     8.585    L_reg/L_0328bf48_remainder0__0_carry_i_19_n_0
    SLICE_X48Y64         LUT6 (Prop_lut6_I5_O)        0.328     8.913 f  L_reg/L_0328bf48_remainder0__0_carry_i_14/O
                         net (fo=2, routed)           0.667     9.580    L_reg/L_0328bf48_remainder0__0_carry_i_14_n_0
    SLICE_X48Y64         LUT2 (Prop_lut2_I0_O)        0.152     9.732 f  L_reg/L_0328bf48_remainder0__0_carry_i_11__0/O
                         net (fo=6, routed)           1.325    11.057    L_reg/L_0328bf48_remainder0__0_carry_i_11__0_n_0
    SLICE_X48Y63         LUT4 (Prop_lut4_I0_O)        0.360    11.417 r  L_reg/L_0328bf48_remainder0__0_carry_i_9/O
                         net (fo=4, routed)           0.833    12.250    L_reg/L_0328bf48_remainder0__0_carry_i_9_n_0
    SLICE_X51Y63         LUT4 (Prop_lut4_I2_O)        0.326    12.576 r  L_reg/L_0328bf48_remainder0__0_carry_i_6/O
                         net (fo=1, routed)           0.000    12.576    aseg_driver/decimal_renderer/i__carry_i_6__4[1]
    SLICE_X51Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.126 r  aseg_driver/decimal_renderer/L_0328bf48_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.126    aseg_driver/decimal_renderer/L_0328bf48_remainder0__0_carry_n_0
    SLICE_X51Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.240 r  aseg_driver/decimal_renderer/L_0328bf48_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.240    aseg_driver/decimal_renderer/L_0328bf48_remainder0__0_carry__0_n_0
    SLICE_X51Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.462 r  aseg_driver/decimal_renderer/L_0328bf48_remainder0__0_carry__1/O[0]
                         net (fo=5, routed)           1.062    14.524    L_reg/L_0328bf48_remainder0[8]
    SLICE_X53Y61         LUT5 (Prop_lut5_I4_O)        0.299    14.823 r  L_reg/i__carry__0_i_22/O
                         net (fo=11, routed)          1.013    15.836    L_reg/i__carry__0_i_22_n_0
    SLICE_X54Y62         LUT4 (Prop_lut4_I3_O)        0.146    15.982 r  L_reg/i__carry_i_19__0/O
                         net (fo=5, routed)           1.184    17.166    L_reg/i__carry_i_19__0_n_0
    SLICE_X54Y59         LUT3 (Prop_lut3_I2_O)        0.352    17.518 r  L_reg/i__carry_i_11__0/O
                         net (fo=3, routed)           0.508    18.027    L_reg/i__carry_i_11__0_n_0
    SLICE_X54Y59         LUT2 (Prop_lut2_I1_O)        0.321    18.348 r  L_reg/i__carry__0_i_16/O
                         net (fo=2, routed)           0.700    19.048    L_reg/i__carry__0_i_16_n_0
    SLICE_X54Y59         LUT3 (Prop_lut3_I2_O)        0.348    19.396 f  L_reg/i__carry__0_i_9/O
                         net (fo=2, routed)           0.465    19.860    L_reg/i__carry__0_i_9_n_0
    SLICE_X53Y60         LUT4 (Prop_lut4_I3_O)        0.124    19.984 r  L_reg/i__carry__0_i_1/O
                         net (fo=2, routed)           0.669    20.654    L_reg/D_registers_q_reg[2][8]_0[3]
    SLICE_X52Y60         LUT6 (Prop_lut6_I5_O)        0.124    20.778 r  L_reg/i__carry__0_i_5__3/O
                         net (fo=1, routed)           0.000    20.778    aseg_driver/decimal_renderer/i__carry__0_i_6__4_0[3]
    SLICE_X52Y60         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    21.154 r  aseg_driver/decimal_renderer/L_0328bf48_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.154    aseg_driver/decimal_renderer/L_0328bf48_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X52Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    21.477 f  aseg_driver/decimal_renderer/L_0328bf48_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.821    22.298    L_reg/L_0328bf48_remainder0_inferred__1/i__carry__2[1]
    SLICE_X51Y61         LUT5 (Prop_lut5_I1_O)        0.306    22.604 f  L_reg/i__carry__0_i_18/O
                         net (fo=13, routed)          1.002    23.606    L_reg/D_registers_q_reg[2][2]_1
    SLICE_X48Y60         LUT6 (Prop_lut6_I0_O)        0.124    23.730 f  L_reg/i__carry_i_16/O
                         net (fo=2, routed)           0.866    24.595    L_reg/i__carry_i_16_n_0
    SLICE_X49Y60         LUT4 (Prop_lut4_I1_O)        0.152    24.747 f  L_reg/aseg_OBUF[10]_inst_i_11/O
                         net (fo=2, routed)           0.812    25.559    L_reg/aseg_OBUF[10]_inst_i_11_n_0
    SLICE_X49Y59         LUT5 (Prop_lut5_I0_O)        0.326    25.885 r  L_reg/i__carry_i_12/O
                         net (fo=3, routed)           0.680    26.565    L_reg/i__carry_i_12_n_0
    SLICE_X50Y60         LUT4 (Prop_lut4_I0_O)        0.124    26.689 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    26.689    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_6_0[1]
    SLICE_X50Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.222 r  aseg_driver/decimal_renderer/L_0328bf48_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.222    aseg_driver/decimal_renderer/L_0328bf48_remainder0_inferred__1/i__carry_n_0
    SLICE_X50Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    27.545 f  aseg_driver/decimal_renderer/L_0328bf48_remainder0_inferred__1/i__carry__0/O[1]
                         net (fo=1, routed)           0.810    28.355    aseg_driver/decimal_renderer/L_0328bf48_remainder0_inferred__1/i__carry__0_n_6
    SLICE_X51Y62         LUT6 (Prop_lut6_I0_O)        0.306    28.661 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_39/O
                         net (fo=1, routed)           0.264    28.926    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_39_n_0
    SLICE_X51Y62         LUT5 (Prop_lut5_I4_O)        0.124    29.050 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_28/O
                         net (fo=3, routed)           1.068    30.117    L_reg/aseg_OBUF[10]_inst_i_7_0
    SLICE_X52Y58         LUT4 (Prop_lut4_I2_O)        0.124    30.241 r  L_reg/aseg_OBUF[10]_inst_i_12/O
                         net (fo=2, routed)           0.965    31.207    L_reg/aseg_OBUF[10]_inst_i_12_n_0
    SLICE_X55Y59         LUT5 (Prop_lut5_I4_O)        0.152    31.359 f  L_reg/aseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.272    32.631    L_reg/aseg_OBUF[10]_inst_i_4_n_0
    SLICE_X58Y59         LUT4 (Prop_lut4_I1_O)        0.360    32.991 r  L_reg/aseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.063    35.054    aseg_OBUF[6]
    L5                   OBUF (Prop_obuf_I_O)         3.696    38.750 r  aseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    38.750    aseg[6]
    L5                                                                r  aseg[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 D_buff4_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.717ns  (logic 1.367ns (79.601%)  route 0.350ns (20.399%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.589     1.533    clk_IBUF_BUFG
    SLICE_X65Y65         FDRE                                         r  D_buff4_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y65         FDRE (Prop_fdre_C_Q)         0.141     1.674 r  D_buff4_q_reg[0]/Q
                         net (fo=5, routed)           0.350     2.024    io_led_OBUF[0]
    G2                   OBUF (Prop_obuf_I_O)         1.226     3.250 r  io_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.250    io_led[0]
    G2                                                                r  io_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.731ns  (logic 1.363ns (78.757%)  route 0.368ns (21.243%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.589     1.533    clk_IBUF_BUFG
    SLICE_X65Y65         FDRE                                         r  D_buff4_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y65         FDRE (Prop_fdre_C_Q)         0.141     1.674 r  D_buff4_q_reg[2]/Q
                         net (fo=3, routed)           0.368     2.042    io_led_OBUF[2]
    H2                   OBUF (Prop_obuf_I_O)         1.222     3.264 r  io_led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.264    io_led[2]
    H2                                                                r  io_led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.758ns  (logic 1.409ns (80.140%)  route 0.349ns (19.860%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.589     1.533    clk_IBUF_BUFG
    SLICE_X65Y65         FDRE                                         r  D_buff4_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y65         FDRE (Prop_fdre_C_Q)         0.128     1.661 r  D_buff4_q_reg[1]/Q
                         net (fo=4, routed)           0.349     2.010    io_led_OBUF[1]
    G1                   OBUF (Prop_obuf_I_O)         1.281     3.290 r  io_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.290    io_led[1]
    G1                                                                r  io_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.842ns  (logic 1.404ns (76.234%)  route 0.438ns (23.766%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.589     1.533    clk_IBUF_BUFG
    SLICE_X65Y65         FDRE                                         r  D_buff4_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y65         FDRE (Prop_fdre_C_Q)         0.128     1.661 r  D_buff4_q_reg[3]/Q
                         net (fo=2, routed)           0.438     2.099    io_led_OBUF[3]
    H1                   OBUF (Prop_obuf_I_O)         1.276     3.375 r  io_led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.375    io_led[3]
    H1                                                                r  io_led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.899ns  (logic 1.396ns (73.511%)  route 0.503ns (26.489%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.590     1.534    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y62         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y62         FDPE (Prop_fdpe_C_Q)         0.164     1.698 r  reset_cond/D_stage_q_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.503     2.201    lopt
    L2                   OBUF (Prop_obuf_I_O)         1.232     3.433 r  io_led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.433    io_led[7]
    L2                                                                r  io_led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matbot[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.949ns  (logic 1.369ns (70.242%)  route 0.580ns (29.758%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.579     1.523    display/clk_IBUF_BUFG
    SLICE_X58Y75         FDRE                                         r  display/D_rgb_data_1_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y75         FDRE (Prop_fdre_C_Q)         0.141     1.664 r  display/D_rgb_data_1_q_reg[0]/Q
                         net (fo=1, routed)           0.580     2.244    matbot_OBUF[0]
    J4                   OBUF (Prop_obuf_I_O)         1.228     3.471 r  matbot_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.471    matbot[0]
    J4                                                                r  matbot[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cond_butt_next_play/D_ctr_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.941ns  (logic 1.456ns (74.991%)  route 0.486ns (25.009%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.593     1.537    cond_butt_next_play/clk_IBUF_BUFG
    SLICE_X65Y54         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y54         FDRE (Prop_fdre_C_Q)         0.128     1.665 r  cond_butt_next_play/D_ctr_q_reg[9]/Q
                         net (fo=3, routed)           0.115     1.779    cond_butt_next_play/D_ctr_q_reg[9]
    SLICE_X65Y54         LUT6 (Prop_lut6_I5_O)        0.098     1.877 r  cond_butt_next_play/io_led_OBUF[6]_inst_i_1/O
                         net (fo=4, routed)           0.371     2.248    io_led_OBUF[6]
    L3                   OBUF (Prop_obuf_I_O)         1.230     3.478 r  io_led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.478    io_led[6]
    L3                                                                r  io_led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matbot[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.005ns  (logic 1.386ns (69.121%)  route 0.619ns (30.879%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.579     1.523    display/clk_IBUF_BUFG
    SLICE_X58Y75         FDRE                                         r  display/D_rgb_data_1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y75         FDRE (Prop_fdre_C_Q)         0.141     1.664 r  display/D_rgb_data_1_q_reg[2]/Q
                         net (fo=1, routed)           0.619     2.283    matbot_OBUF[2]
    H3                   OBUF (Prop_obuf_I_O)         1.245     3.527 r  matbot_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.527    matbot[2]
    H3                                                                r  matbot[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_552717395[1].cond_butt_sel_desel/D_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.022ns  (logic 1.438ns (71.155%)  route 0.583ns (28.845%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.591     1.535    forLoop_idx_0_552717395[1].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X60Y58         FDRE                                         r  forLoop_idx_0_552717395[1].cond_butt_sel_desel/D_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y58         FDRE (Prop_fdre_C_Q)         0.164     1.699 r  forLoop_idx_0_552717395[1].cond_butt_sel_desel/D_ctr_q_reg[6]/Q
                         net (fo=6, routed)           0.146     1.845    forLoop_idx_0_552717395[1].cond_butt_sel_desel/D_ctr_q_reg[6]
    SLICE_X60Y58         LUT6 (Prop_lut6_I2_O)        0.045     1.890 r  forLoop_idx_0_552717395[1].cond_butt_sel_desel/io_led_OBUF[5]_inst_i_1/O
                         net (fo=7, routed)           0.437     2.327    io_led_OBUF[5]
    J1                   OBUF (Prop_obuf_I_O)         1.229     3.556 r  io_led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.556    io_led[5]
    J1                                                                r  io_led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_552717395[0].cond_butt_sel_desel/D_ctr_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.260ns  (logic 1.461ns (64.622%)  route 0.800ns (35.378%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.559     1.503    forLoop_idx_0_552717395[0].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X57Y68         FDRE                                         r  forLoop_idx_0_552717395[0].cond_butt_sel_desel/D_ctr_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y68         FDRE (Prop_fdre_C_Q)         0.128     1.631 r  forLoop_idx_0_552717395[0].cond_butt_sel_desel/D_ctr_q_reg[9]/Q
                         net (fo=3, routed)           0.115     1.745    forLoop_idx_0_552717395[0].cond_butt_sel_desel/D_ctr_q_reg[9]
    SLICE_X57Y68         LUT6 (Prop_lut6_I5_O)        0.098     1.843 r  forLoop_idx_0_552717395[0].cond_butt_sel_desel/io_led_OBUF[4]_inst_i_1/O
                         net (fo=12, routed)          0.685     2.528    io_led_OBUF[4]
    K1                   OBUF (Prop_obuf_I_O)         1.235     3.763 r  io_led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.763    io_led[4]
    K1                                                                r  io_led[4] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.297ns  (logic 1.628ns (37.880%)  route 2.669ns (62.120%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.909ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.084     3.587    reset_cond/butt_reset_IBUF
    SLICE_X64Y62         LUT1 (Prop_lut1_I0_O)        0.124     3.711 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.586     4.297    reset_cond/M_reset_cond_in
    SLICE_X65Y62         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.505     4.909    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y62         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.297ns  (logic 1.628ns (37.880%)  route 2.669ns (62.120%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.909ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.084     3.587    reset_cond/butt_reset_IBUF
    SLICE_X64Y62         LUT1 (Prop_lut1_I0_O)        0.124     3.711 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.586     4.297    reset_cond/M_reset_cond_in
    SLICE_X64Y62         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.505     4.909    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y62         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.297ns  (logic 1.628ns (37.880%)  route 2.669ns (62.120%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.909ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.084     3.587    reset_cond/butt_reset_IBUF
    SLICE_X64Y62         LUT1 (Prop_lut1_I0_O)        0.124     3.711 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.586     4.297    reset_cond/M_reset_cond_in
    SLICE_X64Y62         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.505     4.909    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y62         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.297ns  (logic 1.628ns (37.880%)  route 2.669ns (62.120%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.909ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.084     3.587    reset_cond/butt_reset_IBUF
    SLICE_X64Y62         LUT1 (Prop_lut1_I0_O)        0.124     3.711 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.586     4.297    reset_cond/M_reset_cond_in
    SLICE_X64Y62         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.505     4.909    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y62         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.297ns  (logic 1.628ns (37.880%)  route 2.669ns (62.120%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.909ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.084     3.587    reset_cond/butt_reset_IBUF
    SLICE_X64Y62         LUT1 (Prop_lut1_I0_O)        0.124     3.711 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.586     4.297    reset_cond/M_reset_cond_in
    SLICE_X64Y62         FDPE                                         f  reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.505     4.909    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y62         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_1787586117[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.193ns  (logic 1.619ns (38.606%)  route 2.574ns (61.394%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.908ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A4                                                0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    A4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           2.041     3.536    forLoop_idx_0_1787586117[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X64Y62         LUT1 (Prop_lut1_I0_O)        0.124     3.660 r  forLoop_idx_0_1787586117[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__3/O
                         net (fo=1, routed)           0.533     4.193    forLoop_idx_0_1787586117[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X60Y62         SRLC32E                                      r  forLoop_idx_0_1787586117[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.504     4.908    forLoop_idx_0_1787586117[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X60Y62         SRLC32E                                      r  forLoop_idx_0_1787586117[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.033ns  (logic 1.622ns (40.230%)  route 2.411ns (59.770%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    D1                   IBUF (Prop_ibuf_I_O)         1.498     1.498 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           1.917     3.416    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X62Y57         LUT1 (Prop_lut1_I0_O)        0.124     3.540 r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29_i_1__5/O
                         net (fo=1, routed)           0.493     4.033    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X60Y55         SRLC32E                                      r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.508     4.912    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X60Y55         SRLC32E                                      r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_1787586117[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.872ns  (logic 1.617ns (41.771%)  route 2.255ns (58.229%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.896ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.896ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    A3                   IBUF (Prop_ibuf_I_O)         1.493     1.493 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           1.612     3.105    forLoop_idx_0_1787586117[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X65Y78         LUT1 (Prop_lut1_I0_O)        0.124     3.229 r  forLoop_idx_0_1787586117[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__4/O
                         net (fo=1, routed)           0.643     3.872    forLoop_idx_0_1787586117[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X64Y74         SRLC32E                                      r  forLoop_idx_0_1787586117[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.492     4.896    forLoop_idx_0_1787586117[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X64Y74         SRLC32E                                      r  forLoop_idx_0_1787586117[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_552717395[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.779ns  (logic 1.611ns (42.628%)  route 2.168ns (57.372%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F3                                                0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    F3                   IBUF (Prop_ibuf_I_O)         1.487     1.487 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           1.478     2.964    forLoop_idx_0_552717395[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X64Y62         LUT1 (Prop_lut1_I0_O)        0.124     3.088 r  forLoop_idx_0_552717395[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29_i_1/O
                         net (fo=1, routed)           0.690     3.779    forLoop_idx_0_552717395[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X60Y55         SRLC32E                                      r  forLoop_idx_0_552717395[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.508     4.912    forLoop_idx_0_552717395[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X60Y55         SRLC32E                                      r  forLoop_idx_0_552717395[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_552717395[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.728ns  (logic 1.618ns (43.410%)  route 2.110ns (56.590%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E1                                                0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    E1                   IBUF (Prop_ibuf_I_O)         1.494     1.494 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           1.422     2.917    forLoop_idx_0_552717395[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X64Y62         LUT1 (Prop_lut1_I0_O)        0.124     3.041 r  forLoop_idx_0_552717395[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29_i_1__0/O
                         net (fo=1, routed)           0.688     3.728    forLoop_idx_0_552717395[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X60Y55         SRLC32E                                      r  forLoop_idx_0_552717395[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.508     4.912    forLoop_idx_0_552717395[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X60Y55         SRLC32E                                      r  forLoop_idx_0_552717395[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/CLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_1787586117[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.033ns  (logic 0.304ns (29.413%)  route 0.729ns (70.587%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B5                                                0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    B5                   IBUF (Prop_ibuf_I_O)         0.259     0.259 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           0.559     0.818    forLoop_idx_0_1787586117[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X65Y84         LUT1 (Prop_lut1_I0_O)        0.045     0.863 r  forLoop_idx_0_1787586117[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__2/O
                         net (fo=1, routed)           0.170     1.033    forLoop_idx_0_1787586117[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X64Y81         SRLC32E                                      r  forLoop_idx_0_1787586117[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.854     2.044    forLoop_idx_0_1787586117[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X64Y81         SRLC32E                                      r  forLoop_idx_0_1787586117[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_1787586117[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.079ns  (logic 0.313ns (29.054%)  route 0.765ns (70.946%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    A7                   IBUF (Prop_ibuf_I_O)         0.268     0.268 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           0.596     0.864    forLoop_idx_0_1787586117[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X65Y84         LUT1 (Prop_lut1_I0_O)        0.045     0.909 r  forLoop_idx_0_1787586117[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__1/O
                         net (fo=1, routed)           0.169     1.079    forLoop_idx_0_1787586117[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X64Y81         SRLC32E                                      r  forLoop_idx_0_1787586117[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.854     2.044    forLoop_idx_0_1787586117[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X64Y81         SRLC32E                                      r  forLoop_idx_0_1787586117[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_552717395[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.097ns  (logic 0.307ns (27.995%)  route 0.790ns (72.005%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E1                                                0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    E1                   IBUF (Prop_ibuf_I_O)         0.262     0.262 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           0.531     0.793    forLoop_idx_0_552717395[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X64Y62         LUT1 (Prop_lut1_I0_O)        0.045     0.838 r  forLoop_idx_0_552717395[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29_i_1__0/O
                         net (fo=1, routed)           0.259     1.097    forLoop_idx_0_552717395[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X60Y55         SRLC32E                                      r  forLoop_idx_0_552717395[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.861     2.051    forLoop_idx_0_552717395[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X60Y55         SRLC32E                                      r  forLoop_idx_0_552717395[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_552717395[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.111ns  (logic 0.300ns (26.979%)  route 0.811ns (73.021%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F3                                                0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    F3                   IBUF (Prop_ibuf_I_O)         0.255     0.255 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           0.567     0.821    forLoop_idx_0_552717395[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X64Y62         LUT1 (Prop_lut1_I0_O)        0.045     0.866 r  forLoop_idx_0_552717395[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29_i_1/O
                         net (fo=1, routed)           0.244     1.111    forLoop_idx_0_552717395[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X60Y55         SRLC32E                                      r  forLoop_idx_0_552717395[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.861     2.051    forLoop_idx_0_552717395[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X60Y55         SRLC32E                                      r  forLoop_idx_0_552717395[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_1787586117[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.179ns  (logic 0.306ns (25.967%)  route 0.873ns (74.033%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    A3                   IBUF (Prop_ibuf_I_O)         0.261     0.261 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           0.622     0.883    forLoop_idx_0_1787586117[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X65Y78         LUT1 (Prop_lut1_I0_O)        0.045     0.928 r  forLoop_idx_0_1787586117[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__4/O
                         net (fo=1, routed)           0.251     1.179    forLoop_idx_0_1787586117[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X64Y74         SRLC32E                                      r  forLoop_idx_0_1787586117[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.847     2.037    forLoop_idx_0_1787586117[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X64Y74         SRLC32E                                      r  forLoop_idx_0_1787586117[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.261ns  (logic 0.311ns (24.681%)  route 0.950ns (75.319%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    D1                   IBUF (Prop_ibuf_I_O)         0.266     0.266 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           0.781     1.048    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X62Y57         LUT1 (Prop_lut1_I0_O)        0.045     1.093 r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29_i_1__5/O
                         net (fo=1, routed)           0.168     1.261    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X60Y55         SRLC32E                                      r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.861     2.051    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X60Y55         SRLC32E                                      r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.301ns  (logic 0.316ns (24.322%)  route 0.984ns (75.678%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.796     1.067    reset_cond/butt_reset_IBUF
    SLICE_X64Y62         LUT1 (Prop_lut1_I0_O)        0.045     1.112 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.189     1.301    reset_cond/M_reset_cond_in
    SLICE_X65Y62         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.859     2.049    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y62         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.301ns  (logic 0.316ns (24.322%)  route 0.984ns (75.678%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.796     1.067    reset_cond/butt_reset_IBUF
    SLICE_X64Y62         LUT1 (Prop_lut1_I0_O)        0.045     1.112 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.189     1.301    reset_cond/M_reset_cond_in
    SLICE_X64Y62         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.859     2.049    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y62         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.301ns  (logic 0.316ns (24.322%)  route 0.984ns (75.678%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.796     1.067    reset_cond/butt_reset_IBUF
    SLICE_X64Y62         LUT1 (Prop_lut1_I0_O)        0.045     1.112 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.189     1.301    reset_cond/M_reset_cond_in
    SLICE_X64Y62         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.859     2.049    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y62         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.301ns  (logic 0.316ns (24.322%)  route 0.984ns (75.678%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.796     1.067    reset_cond/butt_reset_IBUF
    SLICE_X64Y62         LUT1 (Prop_lut1_I0_O)        0.045     1.112 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.189     1.301    reset_cond/M_reset_cond_in
    SLICE_X64Y62         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.859     2.049    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y62         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C





