
----------------------------------- FullProof -----------------------------------

PRE	S0= [PIDReg]=pid                                            Premise(F0)
	S1= PC[Out]=addr                                            Premise(F1)
	S2= IMem[{pid,addr}]={31,rS,rA,rB,1073}                     Premise(F2)
	S3= GPRegs[rS]=a                                            Premise(F3)
	S4= GPRegs[rB]=b                                            Premise(F4)
	S5= XER[SO]=so                                              Premise(F5)

IF	S6= PIDReg.Out=pid                                          PIDReg-Out(S0)
	S7= PIDReg.Out26_31=pid[26:31]                              PIDReg-Out(S0)
	S8= PIDReg.Out30_31=pid[30:31]                              PIDReg-Out(S0)
	S9= PC.Out=addr                                             PC-Out(S1)
	S10= XER.SOOut=so                                           XER-SO-Out(S5)
	S11= PIDReg.Out=>IMMU.PID                                   Premise(F6)
	S12= IMMU.PID=pid                                           Path(S6,S11)
	S13= PC.Out=>IMMU.IEA                                       Premise(F7)
	S14= IMMU.IEA=addr                                          Path(S9,S13)
	S15= IMMU.Addr={pid,addr}                                   IMMU-Search(S12,S14)
	S16= IMMU.Hit=IMMUHit(pid,addr)                             IMMU-Search(S12,S14)
	S17= IMMU.Addr=>IAddrReg.In                                 Premise(F8)
	S18= IAddrReg.In={pid,addr}                                 Path(S15,S17)
	S19= IMMU.Hit=>IMMUHitReg.In                                Premise(F9)
	S20= IMMUHitReg.In=IMMUHit(pid,addr)                        Path(S16,S19)
	S21= PC.Out=>ICache.IEA                                     Premise(F10)
	S22= ICache.IEA=addr                                        Path(S9,S21)
	S23= ICache.Hit=ICacheHit(addr)                             ICache-Search(S22)
	S24= ICache.Out=>ICacheReg.In                               Premise(F11)
	S25= ICache.Hit=>ICacheHitReg.In                            Premise(F12)
	S26= ICacheHitReg.In=ICacheHit(addr)                        Path(S23,S25)
	S27= IMMUHitReg.Out=>CU.IMemHit                             Premise(F13)
	S28= ICacheHitReg.Out=>CU.ICacheHit                         Premise(F14)
	S29= IAddrReg.Out=>IMem.RAddr                               Premise(F15)
	S30= IMem.Out=>IRMux.MemData                                Premise(F16)
	S31= ICacheReg.Out=>IRMux.CacheData                         Premise(F17)
	S32= IMMUHitReg.Out=>IRMux.MemSel                           Premise(F18)
	S33= ICacheHitReg.Out=>IRMux.CacheSel                       Premise(F19)
	S34= IRMux.Out=>IR.In                                       Premise(F20)
	S35= IMem.MEM8WordOut=>ICache.WData                         Premise(F21)
	S36= PC.Out=>ICache.IEA                                     Premise(F22)
	S37= IR.Out0_5=>CU.Op                                       Premise(F23)
	S38= IR.Out6_10=>GPRegs.RReg1                               Premise(F24)
	S39= IR.Out16_20=>GPRegs.RReg2                              Premise(F25)
	S40= IR.Out21_31=>CU.IRFunc                                 Premise(F26)
	S41= GPRegs.Rdata1=>A.In                                    Premise(F27)
	S42= GPRegs.Rdata2=>B.In                                    Premise(F28)
	S43= A.Out=>SU.Data                                         Premise(F29)
	S44= B.Out26_31=>SU.Shamt                                   Premise(F30)
	S45= CU.Func=>SU.Func                                       Premise(F31)
	S46= SU.Out=>ALUOut.In                                      Premise(F32)
	S47= SU.CMP=>DataCmb.A                                      Premise(F33)
	S48= XER.SOOut=>DataCmb.B                                   Premise(F34)
	S49= DataCmb.B=so                                           Path(S10,S48)
	S50= DataCmb.Out=>DR4bit.In                                 Premise(F35)
	S51= IR.Out11_15=>GPRegs.WReg                               Premise(F36)
	S52= ALUOut.Out=>GPRegs.WData                               Premise(F37)
	S53= DR4bit.Out=>CRRegs.CR0In                               Premise(F38)
	S54= CtrlPIDReg=0                                           Premise(F39)
	S55= [PIDReg]=pid                                           PIDReg-Hold(S0,S54)
	S56= CtrlIMMU=0                                             Premise(F40)
	S57= CtrlPC=0                                               Premise(F41)
	S58= CtrlPCInc=0                                            Premise(F42)
	S59= PC[Out]=addr                                           PC-Hold(S1,S57,S58)
	S60= CtrlIAddrReg=1                                         Premise(F43)
	S61= [IAddrReg]={pid,addr}                                  IAddrReg-Write(S18,S60)
	S62= CtrlIMMUHitReg=1                                       Premise(F44)
	S63= [IMMUHitReg]=IMMUHit(pid,addr)                         IMMUHitReg-Write(S20,S62)
	S64= CtrlICache=0                                           Premise(F45)
	S65= CtrlICacheReg=1                                        Premise(F46)
	S66= CtrlICacheHitReg=1                                     Premise(F47)
	S67= [ICacheHitReg]=ICacheHit(addr)                         ICacheHitReg-Write(S26,S66)
	S68= CtrlIMem=0                                             Premise(F48)
	S69= IMem[{pid,addr}]={31,rS,rA,rB,1073}                    IMem-Hold(S2,S68)
	S70= CtrlIRMux=0                                            Premise(F49)
	S71= CtrlIR=0                                               Premise(F50)
	S72= CtrlGPRegs=0                                           Premise(F51)
	S73= GPRegs[rS]=a                                           GPRegs-Hold(S3,S72)
	S74= GPRegs[rB]=b                                           GPRegs-Hold(S4,S72)
	S75= CtrlA=0                                                Premise(F52)
	S76= CtrlB=0                                                Premise(F53)
	S77= CtrlALUOut=0                                           Premise(F54)
	S78= CtrlXERSO=0                                            Premise(F55)
	S79= XER[SO]=so                                             XER-SO-Hold(S5,S78)
	S80= CtrlXEROV=0                                            Premise(F56)
	S81= CtrlXERCA=0                                            Premise(F57)
	S82= CtrlDR4bit=0                                           Premise(F58)
	S83= CtrlCRRegs=0                                           Premise(F59)
	S84= CtrlCRRegsCR0=0                                        Premise(F60)
	S85= CtrlCRRegsW4bitRegs=0                                  Premise(F61)
	S86= CtrlCRRegsW1bitRegs=0                                  Premise(F62)

IMMU	S87= PIDReg.Out=pid                                         PIDReg-Out(S55)
	S88= PIDReg.Out26_31=pid[26:31]                             PIDReg-Out(S55)
	S89= PIDReg.Out30_31=pid[30:31]                             PIDReg-Out(S55)
	S90= PC.Out=addr                                            PC-Out(S59)
	S91= IAddrReg.Out={pid,addr}                                IAddrReg-Out(S61)
	S92= IAddrReg.Out26_31={pid,addr}[26:31]                    IAddrReg-Out(S61)
	S93= IAddrReg.Out30_31={pid,addr}[30:31]                    IAddrReg-Out(S61)
	S94= IMMUHitReg.Out=IMMUHit(pid,addr)                       IMMUHitReg-Out(S63)
	S95= IMMUHitReg.Out26_31=IMMUHit(pid,addr)[26:31]           IMMUHitReg-Out(S63)
	S96= IMMUHitReg.Out30_31=IMMUHit(pid,addr)[30:31]           IMMUHitReg-Out(S63)
	S97= ICacheHitReg.Out=ICacheHit(addr)                       ICacheHitReg-Out(S67)
	S98= ICacheHitReg.Out26_31=ICacheHit(addr)[26:31]           ICacheHitReg-Out(S67)
	S99= ICacheHitReg.Out30_31=ICacheHit(addr)[30:31]           ICacheHitReg-Out(S67)
	S100= XER.SOOut=so                                          XER-SO-Out(S79)
	S101= PIDReg.Out=>IMMU.PID                                  Premise(F63)
	S102= IMMU.PID=pid                                          Path(S87,S101)
	S103= PC.Out=>IMMU.IEA                                      Premise(F64)
	S104= IMMU.IEA=addr                                         Path(S90,S103)
	S105= IMMU.Addr={pid,addr}                                  IMMU-Search(S102,S104)
	S106= IMMU.Hit=IMMUHit(pid,addr)                            IMMU-Search(S102,S104)
	S107= IMMU.Addr=>IAddrReg.In                                Premise(F65)
	S108= IAddrReg.In={pid,addr}                                Path(S105,S107)
	S109= IMMU.Hit=>IMMUHitReg.In                               Premise(F66)
	S110= IMMUHitReg.In=IMMUHit(pid,addr)                       Path(S106,S109)
	S111= PC.Out=>ICache.IEA                                    Premise(F67)
	S112= ICache.IEA=addr                                       Path(S90,S111)
	S113= ICache.Hit=ICacheHit(addr)                            ICache-Search(S112)
	S114= ICache.Out=>ICacheReg.In                              Premise(F68)
	S115= ICache.Hit=>ICacheHitReg.In                           Premise(F69)
	S116= ICacheHitReg.In=ICacheHit(addr)                       Path(S113,S115)
	S117= IMMUHitReg.Out=>CU.IMemHit                            Premise(F70)
	S118= CU.IMemHit=IMMUHit(pid,addr)                          Path(S94,S117)
	S119= ICacheHitReg.Out=>CU.ICacheHit                        Premise(F71)
	S120= CU.ICacheHit=ICacheHit(addr)                          Path(S97,S119)
	S121= IAddrReg.Out=>IMem.RAddr                              Premise(F72)
	S122= IMem.RAddr={pid,addr}                                 Path(S91,S121)
	S123= IMem.Out={31,rS,rA,rB,1073}                           IMem-Read(S122,S69)
	S124= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S122,S69)
	S125= IMem.Out=>IRMux.MemData                               Premise(F73)
	S126= IRMux.MemData={31,rS,rA,rB,1073}                      Path(S123,S125)
	S127= IRMux.Out={31,rS,rA,rB,1073}                          IRMux-Select(S126)
	S128= ICacheReg.Out=>IRMux.CacheData                        Premise(F74)
	S129= IMMUHitReg.Out=>IRMux.MemSel                          Premise(F75)
	S130= IRMux.MemSel=IMMUHit(pid,addr)                        Path(S94,S129)
	S131= ICacheHitReg.Out=>IRMux.CacheSel                      Premise(F76)
	S132= IRMux.CacheSel=ICacheHit(addr)                        Path(S97,S131)
	S133= IRMux.Out=>IR.In                                      Premise(F77)
	S134= IR.In={31,rS,rA,rB,1073}                              Path(S127,S133)
	S135= IMem.MEM8WordOut=>ICache.WData                        Premise(F78)
	S136= ICache.WData=IMemGet8Word({pid,addr})                 Path(S124,S135)
	S137= PC.Out=>ICache.IEA                                    Premise(F79)
	S138= IR.Out0_5=>CU.Op                                      Premise(F80)
	S139= IR.Out6_10=>GPRegs.RReg1                              Premise(F81)
	S140= IR.Out16_20=>GPRegs.RReg2                             Premise(F82)
	S141= IR.Out21_31=>CU.IRFunc                                Premise(F83)
	S142= GPRegs.Rdata1=>A.In                                   Premise(F84)
	S143= GPRegs.Rdata2=>B.In                                   Premise(F85)
	S144= A.Out=>SU.Data                                        Premise(F86)
	S145= B.Out26_31=>SU.Shamt                                  Premise(F87)
	S146= CU.Func=>SU.Func                                      Premise(F88)
	S147= SU.Out=>ALUOut.In                                     Premise(F89)
	S148= SU.CMP=>DataCmb.A                                     Premise(F90)
	S149= XER.SOOut=>DataCmb.B                                  Premise(F91)
	S150= DataCmb.B=so                                          Path(S100,S149)
	S151= DataCmb.Out=>DR4bit.In                                Premise(F92)
	S152= IR.Out11_15=>GPRegs.WReg                              Premise(F93)
	S153= ALUOut.Out=>GPRegs.WData                              Premise(F94)
	S154= DR4bit.Out=>CRRegs.CR0In                              Premise(F95)
	S155= CtrlPIDReg=0                                          Premise(F96)
	S156= [PIDReg]=pid                                          PIDReg-Hold(S55,S155)
	S157= CtrlIMMU=0                                            Premise(F97)
	S158= CtrlPC=0                                              Premise(F98)
	S159= CtrlPCInc=1                                           Premise(F99)
	S160= PC[Out]=addr+4                                        PC-Inc(S59,S158,S159)
	S161= PC[CIA]=addr                                          PC-Inc(S59,S158,S159)
	S162= CtrlIAddrReg=0                                        Premise(F100)
	S163= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S61,S162)
	S164= CtrlIMMUHitReg=0                                      Premise(F101)
	S165= [IMMUHitReg]=IMMUHit(pid,addr)                        IMMUHitReg-Hold(S63,S164)
	S166= CtrlICache=1                                          Premise(F102)
	S167= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Write(S112,S136,S166)
	S168= CtrlICacheReg=0                                       Premise(F103)
	S169= CtrlICacheHitReg=0                                    Premise(F104)
	S170= [ICacheHitReg]=ICacheHit(addr)                        ICacheHitReg-Hold(S67,S169)
	S171= CtrlIMem=0                                            Premise(F105)
	S172= IMem[{pid,addr}]={31,rS,rA,rB,1073}                   IMem-Hold(S69,S171)
	S173= CtrlIRMux=0                                           Premise(F106)
	S174= CtrlIR=1                                              Premise(F107)
	S175= [IR]={31,rS,rA,rB,1073}                               IR-Write(S134,S174)
	S176= CtrlGPRegs=0                                          Premise(F108)
	S177= GPRegs[rS]=a                                          GPRegs-Hold(S73,S176)
	S178= GPRegs[rB]=b                                          GPRegs-Hold(S74,S176)
	S179= CtrlA=0                                               Premise(F109)
	S180= CtrlB=0                                               Premise(F110)
	S181= CtrlALUOut=0                                          Premise(F111)
	S182= CtrlXERSO=0                                           Premise(F112)
	S183= XER[SO]=so                                            XER-SO-Hold(S79,S182)
	S184= CtrlXEROV=0                                           Premise(F113)
	S185= CtrlXERCA=0                                           Premise(F114)
	S186= CtrlDR4bit=0                                          Premise(F115)
	S187= CtrlCRRegs=0                                          Premise(F116)
	S188= CtrlCRRegsCR0=0                                       Premise(F117)
	S189= CtrlCRRegsW4bitRegs=0                                 Premise(F118)
	S190= CtrlCRRegsW1bitRegs=0                                 Premise(F119)

ID	S191= PIDReg.Out=pid                                        PIDReg-Out(S156)
	S192= PIDReg.Out26_31=pid[26:31]                            PIDReg-Out(S156)
	S193= PIDReg.Out30_31=pid[30:31]                            PIDReg-Out(S156)
	S194= PC.Out=addr+4                                         PC-Out(S160)
	S195= PC.CIA=addr                                           PC-Out(S161)
	S196= PC.CIA31_28=addr[31:28]                               PC-Out(S161)
	S197= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S163)
	S198= IAddrReg.Out26_31={pid,addr}[26:31]                   IAddrReg-Out(S163)
	S199= IAddrReg.Out30_31={pid,addr}[30:31]                   IAddrReg-Out(S163)
	S200= IMMUHitReg.Out=IMMUHit(pid,addr)                      IMMUHitReg-Out(S165)
	S201= IMMUHitReg.Out26_31=IMMUHit(pid,addr)[26:31]          IMMUHitReg-Out(S165)
	S202= IMMUHitReg.Out30_31=IMMUHit(pid,addr)[30:31]          IMMUHitReg-Out(S165)
	S203= ICacheHitReg.Out=ICacheHit(addr)                      ICacheHitReg-Out(S170)
	S204= ICacheHitReg.Out26_31=ICacheHit(addr)[26:31]          ICacheHitReg-Out(S170)
	S205= ICacheHitReg.Out30_31=ICacheHit(addr)[30:31]          ICacheHitReg-Out(S170)
	S206= IR.Out0_5=31                                          IR-Out(S175)
	S207= IR.Out6_10=rS                                         IR-Out(S175)
	S208= IR.Out11_15=rA                                        IR-Out(S175)
	S209= IR.Out16_20=rB                                        IR-Out(S175)
	S210= IR.Out21_31=1073                                      IR-Out(S175)
	S211= XER.SOOut=so                                          XER-SO-Out(S183)
	S212= PIDReg.Out=>IMMU.PID                                  Premise(F120)
	S213= IMMU.PID=pid                                          Path(S191,S212)
	S214= PC.Out=>IMMU.IEA                                      Premise(F121)
	S215= IMMU.IEA=addr+4                                       Path(S194,S214)
	S216= IMMU.Addr={pid,addr+4}                                IMMU-Search(S213,S215)
	S217= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S213,S215)
	S218= IMMU.Addr=>IAddrReg.In                                Premise(F122)
	S219= IAddrReg.In={pid,addr+4}                              Path(S216,S218)
	S220= IMMU.Hit=>IMMUHitReg.In                               Premise(F123)
	S221= IMMUHitReg.In=IMMUHit(pid,addr+4)                     Path(S217,S220)
	S222= PC.Out=>ICache.IEA                                    Premise(F124)
	S223= ICache.IEA=addr+4                                     Path(S194,S222)
	S224= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S223)
	S225= ICache.Out=>ICacheReg.In                              Premise(F125)
	S226= ICache.Hit=>ICacheHitReg.In                           Premise(F126)
	S227= ICacheHitReg.In=ICacheHit(addr+4)                     Path(S224,S226)
	S228= IMMUHitReg.Out=>CU.IMemHit                            Premise(F127)
	S229= CU.IMemHit=IMMUHit(pid,addr)                          Path(S200,S228)
	S230= ICacheHitReg.Out=>CU.ICacheHit                        Premise(F128)
	S231= CU.ICacheHit=ICacheHit(addr)                          Path(S203,S230)
	S232= IAddrReg.Out=>IMem.RAddr                              Premise(F129)
	S233= IMem.RAddr={pid,addr}                                 Path(S197,S232)
	S234= IMem.Out={31,rS,rA,rB,1073}                           IMem-Read(S233,S172)
	S235= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S233,S172)
	S236= IMem.Out=>IRMux.MemData                               Premise(F130)
	S237= IRMux.MemData={31,rS,rA,rB,1073}                      Path(S234,S236)
	S238= IRMux.Out={31,rS,rA,rB,1073}                          IRMux-Select(S237)
	S239= ICacheReg.Out=>IRMux.CacheData                        Premise(F131)
	S240= IMMUHitReg.Out=>IRMux.MemSel                          Premise(F132)
	S241= IRMux.MemSel=IMMUHit(pid,addr)                        Path(S200,S240)
	S242= ICacheHitReg.Out=>IRMux.CacheSel                      Premise(F133)
	S243= IRMux.CacheSel=ICacheHit(addr)                        Path(S203,S242)
	S244= IRMux.Out=>IR.In                                      Premise(F134)
	S245= IR.In={31,rS,rA,rB,1073}                              Path(S238,S244)
	S246= IMem.MEM8WordOut=>ICache.WData                        Premise(F135)
	S247= ICache.WData=IMemGet8Word({pid,addr})                 Path(S235,S246)
	S248= PC.Out=>ICache.IEA                                    Premise(F136)
	S249= IR.Out0_5=>CU.Op                                      Premise(F137)
	S250= CU.Op=31                                              Path(S206,S249)
	S251= IR.Out6_10=>GPRegs.RReg1                              Premise(F138)
	S252= GPRegs.RReg1=rS                                       Path(S207,S251)
	S253= GPRegs.Rdata1=a                                       GPRegs-Read(S252,S177)
	S254= IR.Out16_20=>GPRegs.RReg2                             Premise(F139)
	S255= GPRegs.RReg2=rB                                       Path(S209,S254)
	S256= GPRegs.Rdata2=b                                       GPRegs-Read(S255,S178)
	S257= IR.Out21_31=>CU.IRFunc                                Premise(F140)
	S258= CU.IRFunc=1073                                        Path(S210,S257)
	S259= CU.Func=su_sr                                         CU(S250,S258)
	S260= GPRegs.Rdata1=>A.In                                   Premise(F141)
	S261= A.In=a                                                Path(S253,S260)
	S262= GPRegs.Rdata2=>B.In                                   Premise(F142)
	S263= B.In=b                                                Path(S256,S262)
	S264= A.Out=>SU.Data                                        Premise(F143)
	S265= B.Out26_31=>SU.Shamt                                  Premise(F144)
	S266= CU.Func=>SU.Func                                      Premise(F145)
	S267= SU.Func=su_sr                                         Path(S259,S266)
	S268= SU.Out=>ALUOut.In                                     Premise(F146)
	S269= SU.CMP=>DataCmb.A                                     Premise(F147)
	S270= XER.SOOut=>DataCmb.B                                  Premise(F148)
	S271= DataCmb.B=so                                          Path(S211,S270)
	S272= DataCmb.Out=>DR4bit.In                                Premise(F149)
	S273= IR.Out11_15=>GPRegs.WReg                              Premise(F150)
	S274= GPRegs.WReg=rA                                        Path(S208,S273)
	S275= ALUOut.Out=>GPRegs.WData                              Premise(F151)
	S276= DR4bit.Out=>CRRegs.CR0In                              Premise(F152)
	S277= CtrlPIDReg=0                                          Premise(F153)
	S278= [PIDReg]=pid                                          PIDReg-Hold(S156,S277)
	S279= CtrlIMMU=0                                            Premise(F154)
	S280= CtrlPC=0                                              Premise(F155)
	S281= CtrlPCInc=0                                           Premise(F156)
	S282= PC[CIA]=addr                                          PC-Hold(S161,S281)
	S283= PC[Out]=addr+4                                        PC-Hold(S160,S280,S281)
	S284= CtrlIAddrReg=0                                        Premise(F157)
	S285= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S163,S284)
	S286= CtrlIMMUHitReg=0                                      Premise(F158)
	S287= [IMMUHitReg]=IMMUHit(pid,addr)                        IMMUHitReg-Hold(S165,S286)
	S288= CtrlICache=0                                          Premise(F159)
	S289= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S167,S288)
	S290= CtrlICacheReg=0                                       Premise(F160)
	S291= CtrlICacheHitReg=0                                    Premise(F161)
	S292= [ICacheHitReg]=ICacheHit(addr)                        ICacheHitReg-Hold(S170,S291)
	S293= CtrlIMem=0                                            Premise(F162)
	S294= IMem[{pid,addr}]={31,rS,rA,rB,1073}                   IMem-Hold(S172,S293)
	S295= CtrlIRMux=0                                           Premise(F163)
	S296= CtrlIR=0                                              Premise(F164)
	S297= [IR]={31,rS,rA,rB,1073}                               IR-Hold(S175,S296)
	S298= CtrlGPRegs=0                                          Premise(F165)
	S299= GPRegs[rS]=a                                          GPRegs-Hold(S177,S298)
	S300= GPRegs[rB]=b                                          GPRegs-Hold(S178,S298)
	S301= CtrlA=1                                               Premise(F166)
	S302= [A]=a                                                 A-Write(S261,S301)
	S303= CtrlB=1                                               Premise(F167)
	S304= [B]=b                                                 B-Write(S263,S303)
	S305= CtrlALUOut=0                                          Premise(F168)
	S306= CtrlXERSO=0                                           Premise(F169)
	S307= XER[SO]=so                                            XER-SO-Hold(S183,S306)
	S308= CtrlXEROV=0                                           Premise(F170)
	S309= CtrlXERCA=0                                           Premise(F171)
	S310= CtrlDR4bit=0                                          Premise(F172)
	S311= CtrlCRRegs=0                                          Premise(F173)
	S312= CtrlCRRegsCR0=0                                       Premise(F174)
	S313= CtrlCRRegsW4bitRegs=0                                 Premise(F175)
	S314= CtrlCRRegsW1bitRegs=0                                 Premise(F176)

EX	S315= PIDReg.Out=pid                                        PIDReg-Out(S278)
	S316= PIDReg.Out26_31=pid[26:31]                            PIDReg-Out(S278)
	S317= PIDReg.Out30_31=pid[30:31]                            PIDReg-Out(S278)
	S318= PC.CIA=addr                                           PC-Out(S282)
	S319= PC.CIA31_28=addr[31:28]                               PC-Out(S282)
	S320= PC.Out=addr+4                                         PC-Out(S283)
	S321= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S285)
	S322= IAddrReg.Out26_31={pid,addr}[26:31]                   IAddrReg-Out(S285)
	S323= IAddrReg.Out30_31={pid,addr}[30:31]                   IAddrReg-Out(S285)
	S324= IMMUHitReg.Out=IMMUHit(pid,addr)                      IMMUHitReg-Out(S287)
	S325= IMMUHitReg.Out26_31=IMMUHit(pid,addr)[26:31]          IMMUHitReg-Out(S287)
	S326= IMMUHitReg.Out30_31=IMMUHit(pid,addr)[30:31]          IMMUHitReg-Out(S287)
	S327= ICacheHitReg.Out=ICacheHit(addr)                      ICacheHitReg-Out(S292)
	S328= ICacheHitReg.Out26_31=ICacheHit(addr)[26:31]          ICacheHitReg-Out(S292)
	S329= ICacheHitReg.Out30_31=ICacheHit(addr)[30:31]          ICacheHitReg-Out(S292)
	S330= IR.Out0_5=31                                          IR-Out(S297)
	S331= IR.Out6_10=rS                                         IR-Out(S297)
	S332= IR.Out11_15=rA                                        IR-Out(S297)
	S333= IR.Out16_20=rB                                        IR-Out(S297)
	S334= IR.Out21_31=1073                                      IR-Out(S297)
	S335= A.Out=a                                               A-Out(S302)
	S336= A.Out26_31=a[26:31]                                   A-Out(S302)
	S337= A.Out30_31=a[30:31]                                   A-Out(S302)
	S338= B.Out=b                                               B-Out(S304)
	S339= B.Out26_31=b[26:31]                                   B-Out(S304)
	S340= B.Out30_31=b[30:31]                                   B-Out(S304)
	S341= XER.SOOut=so                                          XER-SO-Out(S307)
	S342= PIDReg.Out=>IMMU.PID                                  Premise(F177)
	S343= IMMU.PID=pid                                          Path(S315,S342)
	S344= PC.Out=>IMMU.IEA                                      Premise(F178)
	S345= IMMU.IEA=addr+4                                       Path(S320,S344)
	S346= IMMU.Addr={pid,addr+4}                                IMMU-Search(S343,S345)
	S347= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S343,S345)
	S348= IMMU.Addr=>IAddrReg.In                                Premise(F179)
	S349= IAddrReg.In={pid,addr+4}                              Path(S346,S348)
	S350= IMMU.Hit=>IMMUHitReg.In                               Premise(F180)
	S351= IMMUHitReg.In=IMMUHit(pid,addr+4)                     Path(S347,S350)
	S352= PC.Out=>ICache.IEA                                    Premise(F181)
	S353= ICache.IEA=addr+4                                     Path(S320,S352)
	S354= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S353)
	S355= ICache.Out=>ICacheReg.In                              Premise(F182)
	S356= ICache.Hit=>ICacheHitReg.In                           Premise(F183)
	S357= ICacheHitReg.In=ICacheHit(addr+4)                     Path(S354,S356)
	S358= IMMUHitReg.Out=>CU.IMemHit                            Premise(F184)
	S359= CU.IMemHit=IMMUHit(pid,addr)                          Path(S324,S358)
	S360= ICacheHitReg.Out=>CU.ICacheHit                        Premise(F185)
	S361= CU.ICacheHit=ICacheHit(addr)                          Path(S327,S360)
	S362= IAddrReg.Out=>IMem.RAddr                              Premise(F186)
	S363= IMem.RAddr={pid,addr}                                 Path(S321,S362)
	S364= IMem.Out={31,rS,rA,rB,1073}                           IMem-Read(S363,S294)
	S365= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S363,S294)
	S366= IMem.Out=>IRMux.MemData                               Premise(F187)
	S367= IRMux.MemData={31,rS,rA,rB,1073}                      Path(S364,S366)
	S368= IRMux.Out={31,rS,rA,rB,1073}                          IRMux-Select(S367)
	S369= ICacheReg.Out=>IRMux.CacheData                        Premise(F188)
	S370= IMMUHitReg.Out=>IRMux.MemSel                          Premise(F189)
	S371= IRMux.MemSel=IMMUHit(pid,addr)                        Path(S324,S370)
	S372= ICacheHitReg.Out=>IRMux.CacheSel                      Premise(F190)
	S373= IRMux.CacheSel=ICacheHit(addr)                        Path(S327,S372)
	S374= IRMux.Out=>IR.In                                      Premise(F191)
	S375= IR.In={31,rS,rA,rB,1073}                              Path(S368,S374)
	S376= IMem.MEM8WordOut=>ICache.WData                        Premise(F192)
	S377= ICache.WData=IMemGet8Word({pid,addr})                 Path(S365,S376)
	S378= PC.Out=>ICache.IEA                                    Premise(F193)
	S379= IR.Out0_5=>CU.Op                                      Premise(F194)
	S380= CU.Op=31                                              Path(S330,S379)
	S381= IR.Out6_10=>GPRegs.RReg1                              Premise(F195)
	S382= GPRegs.RReg1=rS                                       Path(S331,S381)
	S383= GPRegs.Rdata1=a                                       GPRegs-Read(S382,S299)
	S384= IR.Out16_20=>GPRegs.RReg2                             Premise(F196)
	S385= GPRegs.RReg2=rB                                       Path(S333,S384)
	S386= GPRegs.Rdata2=b                                       GPRegs-Read(S385,S300)
	S387= IR.Out21_31=>CU.IRFunc                                Premise(F197)
	S388= CU.IRFunc=1073                                        Path(S334,S387)
	S389= CU.Func=su_sr                                         CU(S380,S388)
	S390= GPRegs.Rdata1=>A.In                                   Premise(F198)
	S391= A.In=a                                                Path(S383,S390)
	S392= GPRegs.Rdata2=>B.In                                   Premise(F199)
	S393= B.In=b                                                Path(S386,S392)
	S394= A.Out=>SU.Data                                        Premise(F200)
	S395= SU.Data=a                                             Path(S335,S394)
	S396= B.Out26_31=>SU.Shamt                                  Premise(F201)
	S397= SU.Shamt=b[26:31]                                     Path(S339,S396)
	S398= CU.Func=>SU.Func                                      Premise(F202)
	S399= SU.Func=su_sr                                         Path(S389,S398)
	S400= SU.Out=a>>>b[26:31]                                   SU(S395,S397)
	S401= SU.CMP=Compare0(a>>>b[26:31])                         SU(S395,S397)
	S402= SU.CA=Carry(a>>>b[26:31])                             SU(S395,S397)
	S403= SU.Out=>ALUOut.In                                     Premise(F203)
	S404= ALUOut.In=a>>>b[26:31]                                Path(S400,S403)
	S405= SU.CMP=>DataCmb.A                                     Premise(F204)
	S406= DataCmb.A=Compare0(a>>>b[26:31])                      Path(S401,S405)
	S407= XER.SOOut=>DataCmb.B                                  Premise(F205)
	S408= DataCmb.B=so                                          Path(S341,S407)
	S409= DataCmb.Out={Compare0(a>>>b[26:31]),so}               DataCmb(S406,S408)
	S410= DataCmb.Out=>DR4bit.In                                Premise(F206)
	S411= DR4bit.In={Compare0(a>>>b[26:31]),so}                 Path(S409,S410)
	S412= IR.Out11_15=>GPRegs.WReg                              Premise(F207)
	S413= GPRegs.WReg=rA                                        Path(S332,S412)
	S414= ALUOut.Out=>GPRegs.WData                              Premise(F208)
	S415= DR4bit.Out=>CRRegs.CR0In                              Premise(F209)
	S416= CtrlPIDReg=0                                          Premise(F210)
	S417= [PIDReg]=pid                                          PIDReg-Hold(S278,S416)
	S418= CtrlIMMU=0                                            Premise(F211)
	S419= CtrlPC=0                                              Premise(F212)
	S420= CtrlPCInc=0                                           Premise(F213)
	S421= PC[CIA]=addr                                          PC-Hold(S282,S420)
	S422= PC[Out]=addr+4                                        PC-Hold(S283,S419,S420)
	S423= CtrlIAddrReg=0                                        Premise(F214)
	S424= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S285,S423)
	S425= CtrlIMMUHitReg=0                                      Premise(F215)
	S426= [IMMUHitReg]=IMMUHit(pid,addr)                        IMMUHitReg-Hold(S287,S425)
	S427= CtrlICache=0                                          Premise(F216)
	S428= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S289,S427)
	S429= CtrlICacheReg=0                                       Premise(F217)
	S430= CtrlICacheHitReg=0                                    Premise(F218)
	S431= [ICacheHitReg]=ICacheHit(addr)                        ICacheHitReg-Hold(S292,S430)
	S432= CtrlIMem=0                                            Premise(F219)
	S433= IMem[{pid,addr}]={31,rS,rA,rB,1073}                   IMem-Hold(S294,S432)
	S434= CtrlIRMux=0                                           Premise(F220)
	S435= CtrlIR=0                                              Premise(F221)
	S436= [IR]={31,rS,rA,rB,1073}                               IR-Hold(S297,S435)
	S437= CtrlGPRegs=0                                          Premise(F222)
	S438= GPRegs[rS]=a                                          GPRegs-Hold(S299,S437)
	S439= GPRegs[rB]=b                                          GPRegs-Hold(S300,S437)
	S440= CtrlA=0                                               Premise(F223)
	S441= [A]=a                                                 A-Hold(S302,S440)
	S442= CtrlB=0                                               Premise(F224)
	S443= [B]=b                                                 B-Hold(S304,S442)
	S444= CtrlALUOut=1                                          Premise(F225)
	S445= [ALUOut]=a>>>b[26:31]                                 ALUOut-Write(S404,S444)
	S446= CtrlXERSO=0                                           Premise(F226)
	S447= XER[SO]=so                                            XER-SO-Hold(S307,S446)
	S448= CtrlXEROV=0                                           Premise(F227)
	S449= CtrlXERCA=0                                           Premise(F228)
	S450= CtrlDR4bit=1                                          Premise(F229)
	S451= [DR4bit]={Compare0(a>>>b[26:31]),so}                  DR4bit-Write(S411,S450)
	S452= CtrlCRRegs=0                                          Premise(F230)
	S453= CtrlCRRegsCR0=0                                       Premise(F231)
	S454= CtrlCRRegsW4bitRegs=0                                 Premise(F232)
	S455= CtrlCRRegsW1bitRegs=0                                 Premise(F233)

MEM	S456= PIDReg.Out=pid                                        PIDReg-Out(S417)
	S457= PIDReg.Out26_31=pid[26:31]                            PIDReg-Out(S417)
	S458= PIDReg.Out30_31=pid[30:31]                            PIDReg-Out(S417)
	S459= PC.CIA=addr                                           PC-Out(S421)
	S460= PC.CIA31_28=addr[31:28]                               PC-Out(S421)
	S461= PC.Out=addr+4                                         PC-Out(S422)
	S462= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S424)
	S463= IAddrReg.Out26_31={pid,addr}[26:31]                   IAddrReg-Out(S424)
	S464= IAddrReg.Out30_31={pid,addr}[30:31]                   IAddrReg-Out(S424)
	S465= IMMUHitReg.Out=IMMUHit(pid,addr)                      IMMUHitReg-Out(S426)
	S466= IMMUHitReg.Out26_31=IMMUHit(pid,addr)[26:31]          IMMUHitReg-Out(S426)
	S467= IMMUHitReg.Out30_31=IMMUHit(pid,addr)[30:31]          IMMUHitReg-Out(S426)
	S468= ICacheHitReg.Out=ICacheHit(addr)                      ICacheHitReg-Out(S431)
	S469= ICacheHitReg.Out26_31=ICacheHit(addr)[26:31]          ICacheHitReg-Out(S431)
	S470= ICacheHitReg.Out30_31=ICacheHit(addr)[30:31]          ICacheHitReg-Out(S431)
	S471= IR.Out0_5=31                                          IR-Out(S436)
	S472= IR.Out6_10=rS                                         IR-Out(S436)
	S473= IR.Out11_15=rA                                        IR-Out(S436)
	S474= IR.Out16_20=rB                                        IR-Out(S436)
	S475= IR.Out21_31=1073                                      IR-Out(S436)
	S476= A.Out=a                                               A-Out(S441)
	S477= A.Out26_31=a[26:31]                                   A-Out(S441)
	S478= A.Out30_31=a[30:31]                                   A-Out(S441)
	S479= B.Out=b                                               B-Out(S443)
	S480= B.Out26_31=b[26:31]                                   B-Out(S443)
	S481= B.Out30_31=b[30:31]                                   B-Out(S443)
	S482= ALUOut.Out=a>>>b[26:31]                               ALUOut-Out(S445)
	S483= ALUOut.Out26_31=a>>>b[26:31][26:31]                   ALUOut-Out(S445)
	S484= ALUOut.Out30_31=a>>>b[26:31][30:31]                   ALUOut-Out(S445)
	S485= XER.SOOut=so                                          XER-SO-Out(S447)
	S486= DR4bit.Out={Compare0(a>>>b[26:31]),so}                DR4bit-Out(S451)
	S487= DR4bit.Out26_31={Compare0(a>>>b[26:31]),so}[26:31]    DR4bit-Out(S451)
	S488= DR4bit.Out30_31={Compare0(a>>>b[26:31]),so}[30:31]    DR4bit-Out(S451)
	S489= PIDReg.Out=>IMMU.PID                                  Premise(F234)
	S490= IMMU.PID=pid                                          Path(S456,S489)
	S491= PC.Out=>IMMU.IEA                                      Premise(F235)
	S492= IMMU.IEA=addr+4                                       Path(S461,S491)
	S493= IMMU.Addr={pid,addr+4}                                IMMU-Search(S490,S492)
	S494= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S490,S492)
	S495= IMMU.Addr=>IAddrReg.In                                Premise(F236)
	S496= IAddrReg.In={pid,addr+4}                              Path(S493,S495)
	S497= IMMU.Hit=>IMMUHitReg.In                               Premise(F237)
	S498= IMMUHitReg.In=IMMUHit(pid,addr+4)                     Path(S494,S497)
	S499= PC.Out=>ICache.IEA                                    Premise(F238)
	S500= ICache.IEA=addr+4                                     Path(S461,S499)
	S501= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S500)
	S502= ICache.Out=>ICacheReg.In                              Premise(F239)
	S503= ICache.Hit=>ICacheHitReg.In                           Premise(F240)
	S504= ICacheHitReg.In=ICacheHit(addr+4)                     Path(S501,S503)
	S505= IMMUHitReg.Out=>CU.IMemHit                            Premise(F241)
	S506= CU.IMemHit=IMMUHit(pid,addr)                          Path(S465,S505)
	S507= ICacheHitReg.Out=>CU.ICacheHit                        Premise(F242)
	S508= CU.ICacheHit=ICacheHit(addr)                          Path(S468,S507)
	S509= IAddrReg.Out=>IMem.RAddr                              Premise(F243)
	S510= IMem.RAddr={pid,addr}                                 Path(S462,S509)
	S511= IMem.Out={31,rS,rA,rB,1073}                           IMem-Read(S510,S433)
	S512= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S510,S433)
	S513= IMem.Out=>IRMux.MemData                               Premise(F244)
	S514= IRMux.MemData={31,rS,rA,rB,1073}                      Path(S511,S513)
	S515= IRMux.Out={31,rS,rA,rB,1073}                          IRMux-Select(S514)
	S516= ICacheReg.Out=>IRMux.CacheData                        Premise(F245)
	S517= IMMUHitReg.Out=>IRMux.MemSel                          Premise(F246)
	S518= IRMux.MemSel=IMMUHit(pid,addr)                        Path(S465,S517)
	S519= ICacheHitReg.Out=>IRMux.CacheSel                      Premise(F247)
	S520= IRMux.CacheSel=ICacheHit(addr)                        Path(S468,S519)
	S521= IRMux.Out=>IR.In                                      Premise(F248)
	S522= IR.In={31,rS,rA,rB,1073}                              Path(S515,S521)
	S523= IMem.MEM8WordOut=>ICache.WData                        Premise(F249)
	S524= ICache.WData=IMemGet8Word({pid,addr})                 Path(S512,S523)
	S525= PC.Out=>ICache.IEA                                    Premise(F250)
	S526= IR.Out0_5=>CU.Op                                      Premise(F251)
	S527= CU.Op=31                                              Path(S471,S526)
	S528= IR.Out6_10=>GPRegs.RReg1                              Premise(F252)
	S529= GPRegs.RReg1=rS                                       Path(S472,S528)
	S530= GPRegs.Rdata1=a                                       GPRegs-Read(S529,S438)
	S531= IR.Out16_20=>GPRegs.RReg2                             Premise(F253)
	S532= GPRegs.RReg2=rB                                       Path(S474,S531)
	S533= GPRegs.Rdata2=b                                       GPRegs-Read(S532,S439)
	S534= IR.Out21_31=>CU.IRFunc                                Premise(F254)
	S535= CU.IRFunc=1073                                        Path(S475,S534)
	S536= CU.Func=su_sr                                         CU(S527,S535)
	S537= GPRegs.Rdata1=>A.In                                   Premise(F255)
	S538= A.In=a                                                Path(S530,S537)
	S539= GPRegs.Rdata2=>B.In                                   Premise(F256)
	S540= B.In=b                                                Path(S533,S539)
	S541= A.Out=>SU.Data                                        Premise(F257)
	S542= SU.Data=a                                             Path(S476,S541)
	S543= B.Out26_31=>SU.Shamt                                  Premise(F258)
	S544= SU.Shamt=b[26:31]                                     Path(S480,S543)
	S545= CU.Func=>SU.Func                                      Premise(F259)
	S546= SU.Func=su_sr                                         Path(S536,S545)
	S547= SU.Out=a>>>b[26:31]                                   SU(S542,S544)
	S548= SU.CMP=Compare0(a>>>b[26:31])                         SU(S542,S544)
	S549= SU.CA=Carry(a>>>b[26:31])                             SU(S542,S544)
	S550= SU.Out=>ALUOut.In                                     Premise(F260)
	S551= ALUOut.In=a>>>b[26:31]                                Path(S547,S550)
	S552= SU.CMP=>DataCmb.A                                     Premise(F261)
	S553= DataCmb.A=Compare0(a>>>b[26:31])                      Path(S548,S552)
	S554= XER.SOOut=>DataCmb.B                                  Premise(F262)
	S555= DataCmb.B=so                                          Path(S485,S554)
	S556= DataCmb.Out={Compare0(a>>>b[26:31]),so}               DataCmb(S553,S555)
	S557= DataCmb.Out=>DR4bit.In                                Premise(F263)
	S558= DR4bit.In={Compare0(a>>>b[26:31]),so}                 Path(S556,S557)
	S559= IR.Out11_15=>GPRegs.WReg                              Premise(F264)
	S560= GPRegs.WReg=rA                                        Path(S473,S559)
	S561= ALUOut.Out=>GPRegs.WData                              Premise(F265)
	S562= GPRegs.WData=a>>>b[26:31]                             Path(S482,S561)
	S563= DR4bit.Out=>CRRegs.CR0In                              Premise(F266)
	S564= CRRegs.CR0In={Compare0(a>>>b[26:31]),so}              Path(S486,S563)
	S565= CtrlPIDReg=0                                          Premise(F267)
	S566= [PIDReg]=pid                                          PIDReg-Hold(S417,S565)
	S567= CtrlIMMU=0                                            Premise(F268)
	S568= CtrlPC=0                                              Premise(F269)
	S569= CtrlPCInc=0                                           Premise(F270)
	S570= PC[CIA]=addr                                          PC-Hold(S421,S569)
	S571= PC[Out]=addr+4                                        PC-Hold(S422,S568,S569)
	S572= CtrlIAddrReg=0                                        Premise(F271)
	S573= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S424,S572)
	S574= CtrlIMMUHitReg=0                                      Premise(F272)
	S575= [IMMUHitReg]=IMMUHit(pid,addr)                        IMMUHitReg-Hold(S426,S574)
	S576= CtrlICache=0                                          Premise(F273)
	S577= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S428,S576)
	S578= CtrlICacheReg=0                                       Premise(F274)
	S579= CtrlICacheHitReg=0                                    Premise(F275)
	S580= [ICacheHitReg]=ICacheHit(addr)                        ICacheHitReg-Hold(S431,S579)
	S581= CtrlIMem=0                                            Premise(F276)
	S582= IMem[{pid,addr}]={31,rS,rA,rB,1073}                   IMem-Hold(S433,S581)
	S583= CtrlIRMux=0                                           Premise(F277)
	S584= CtrlIR=0                                              Premise(F278)
	S585= [IR]={31,rS,rA,rB,1073}                               IR-Hold(S436,S584)
	S586= CtrlGPRegs=0                                          Premise(F279)
	S587= GPRegs[rS]=a                                          GPRegs-Hold(S438,S586)
	S588= GPRegs[rB]=b                                          GPRegs-Hold(S439,S586)
	S589= CtrlA=0                                               Premise(F280)
	S590= [A]=a                                                 A-Hold(S441,S589)
	S591= CtrlB=0                                               Premise(F281)
	S592= [B]=b                                                 B-Hold(S443,S591)
	S593= CtrlALUOut=0                                          Premise(F282)
	S594= [ALUOut]=a>>>b[26:31]                                 ALUOut-Hold(S445,S593)
	S595= CtrlXERSO=0                                           Premise(F283)
	S596= XER[SO]=so                                            XER-SO-Hold(S447,S595)
	S597= CtrlXEROV=0                                           Premise(F284)
	S598= CtrlXERCA=0                                           Premise(F285)
	S599= CtrlDR4bit=0                                          Premise(F286)
	S600= [DR4bit]={Compare0(a>>>b[26:31]),so}                  DR4bit-Hold(S451,S599)
	S601= CtrlCRRegs=0                                          Premise(F287)
	S602= CtrlCRRegsCR0=0                                       Premise(F288)
	S603= CtrlCRRegsW4bitRegs=0                                 Premise(F289)
	S604= CtrlCRRegsW1bitRegs=0                                 Premise(F290)

DMMU1	S605= PIDReg.Out=pid                                        PIDReg-Out(S566)
	S606= PIDReg.Out26_31=pid[26:31]                            PIDReg-Out(S566)
	S607= PIDReg.Out30_31=pid[30:31]                            PIDReg-Out(S566)
	S608= PC.CIA=addr                                           PC-Out(S570)
	S609= PC.CIA31_28=addr[31:28]                               PC-Out(S570)
	S610= PC.Out=addr+4                                         PC-Out(S571)
	S611= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S573)
	S612= IAddrReg.Out26_31={pid,addr}[26:31]                   IAddrReg-Out(S573)
	S613= IAddrReg.Out30_31={pid,addr}[30:31]                   IAddrReg-Out(S573)
	S614= IMMUHitReg.Out=IMMUHit(pid,addr)                      IMMUHitReg-Out(S575)
	S615= IMMUHitReg.Out26_31=IMMUHit(pid,addr)[26:31]          IMMUHitReg-Out(S575)
	S616= IMMUHitReg.Out30_31=IMMUHit(pid,addr)[30:31]          IMMUHitReg-Out(S575)
	S617= ICacheHitReg.Out=ICacheHit(addr)                      ICacheHitReg-Out(S580)
	S618= ICacheHitReg.Out26_31=ICacheHit(addr)[26:31]          ICacheHitReg-Out(S580)
	S619= ICacheHitReg.Out30_31=ICacheHit(addr)[30:31]          ICacheHitReg-Out(S580)
	S620= IR.Out0_5=31                                          IR-Out(S585)
	S621= IR.Out6_10=rS                                         IR-Out(S585)
	S622= IR.Out11_15=rA                                        IR-Out(S585)
	S623= IR.Out16_20=rB                                        IR-Out(S585)
	S624= IR.Out21_31=1073                                      IR-Out(S585)
	S625= A.Out=a                                               A-Out(S590)
	S626= A.Out26_31=a[26:31]                                   A-Out(S590)
	S627= A.Out30_31=a[30:31]                                   A-Out(S590)
	S628= B.Out=b                                               B-Out(S592)
	S629= B.Out26_31=b[26:31]                                   B-Out(S592)
	S630= B.Out30_31=b[30:31]                                   B-Out(S592)
	S631= ALUOut.Out=a>>>b[26:31]                               ALUOut-Out(S594)
	S632= ALUOut.Out26_31=a>>>b[26:31][26:31]                   ALUOut-Out(S594)
	S633= ALUOut.Out30_31=a>>>b[26:31][30:31]                   ALUOut-Out(S594)
	S634= XER.SOOut=so                                          XER-SO-Out(S596)
	S635= DR4bit.Out={Compare0(a>>>b[26:31]),so}                DR4bit-Out(S600)
	S636= DR4bit.Out26_31={Compare0(a>>>b[26:31]),so}[26:31]    DR4bit-Out(S600)
	S637= DR4bit.Out30_31={Compare0(a>>>b[26:31]),so}[30:31]    DR4bit-Out(S600)
	S638= PIDReg.Out=>IMMU.PID                                  Premise(F291)
	S639= IMMU.PID=pid                                          Path(S605,S638)
	S640= PC.Out=>IMMU.IEA                                      Premise(F292)
	S641= IMMU.IEA=addr+4                                       Path(S610,S640)
	S642= IMMU.Addr={pid,addr+4}                                IMMU-Search(S639,S641)
	S643= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S639,S641)
	S644= IMMU.Addr=>IAddrReg.In                                Premise(F293)
	S645= IAddrReg.In={pid,addr+4}                              Path(S642,S644)
	S646= IMMU.Hit=>IMMUHitReg.In                               Premise(F294)
	S647= IMMUHitReg.In=IMMUHit(pid,addr+4)                     Path(S643,S646)
	S648= PC.Out=>ICache.IEA                                    Premise(F295)
	S649= ICache.IEA=addr+4                                     Path(S610,S648)
	S650= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S649)
	S651= ICache.Out=>ICacheReg.In                              Premise(F296)
	S652= ICache.Hit=>ICacheHitReg.In                           Premise(F297)
	S653= ICacheHitReg.In=ICacheHit(addr+4)                     Path(S650,S652)
	S654= IMMUHitReg.Out=>CU.IMemHit                            Premise(F298)
	S655= CU.IMemHit=IMMUHit(pid,addr)                          Path(S614,S654)
	S656= ICacheHitReg.Out=>CU.ICacheHit                        Premise(F299)
	S657= CU.ICacheHit=ICacheHit(addr)                          Path(S617,S656)
	S658= IAddrReg.Out=>IMem.RAddr                              Premise(F300)
	S659= IMem.RAddr={pid,addr}                                 Path(S611,S658)
	S660= IMem.Out={31,rS,rA,rB,1073}                           IMem-Read(S659,S582)
	S661= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S659,S582)
	S662= IMem.Out=>IRMux.MemData                               Premise(F301)
	S663= IRMux.MemData={31,rS,rA,rB,1073}                      Path(S660,S662)
	S664= IRMux.Out={31,rS,rA,rB,1073}                          IRMux-Select(S663)
	S665= ICacheReg.Out=>IRMux.CacheData                        Premise(F302)
	S666= IMMUHitReg.Out=>IRMux.MemSel                          Premise(F303)
	S667= IRMux.MemSel=IMMUHit(pid,addr)                        Path(S614,S666)
	S668= ICacheHitReg.Out=>IRMux.CacheSel                      Premise(F304)
	S669= IRMux.CacheSel=ICacheHit(addr)                        Path(S617,S668)
	S670= IRMux.Out=>IR.In                                      Premise(F305)
	S671= IR.In={31,rS,rA,rB,1073}                              Path(S664,S670)
	S672= IMem.MEM8WordOut=>ICache.WData                        Premise(F306)
	S673= ICache.WData=IMemGet8Word({pid,addr})                 Path(S661,S672)
	S674= PC.Out=>ICache.IEA                                    Premise(F307)
	S675= IR.Out0_5=>CU.Op                                      Premise(F308)
	S676= CU.Op=31                                              Path(S620,S675)
	S677= IR.Out6_10=>GPRegs.RReg1                              Premise(F309)
	S678= GPRegs.RReg1=rS                                       Path(S621,S677)
	S679= GPRegs.Rdata1=a                                       GPRegs-Read(S678,S587)
	S680= IR.Out16_20=>GPRegs.RReg2                             Premise(F310)
	S681= GPRegs.RReg2=rB                                       Path(S623,S680)
	S682= GPRegs.Rdata2=b                                       GPRegs-Read(S681,S588)
	S683= IR.Out21_31=>CU.IRFunc                                Premise(F311)
	S684= CU.IRFunc=1073                                        Path(S624,S683)
	S685= CU.Func=su_sr                                         CU(S676,S684)
	S686= GPRegs.Rdata1=>A.In                                   Premise(F312)
	S687= A.In=a                                                Path(S679,S686)
	S688= GPRegs.Rdata2=>B.In                                   Premise(F313)
	S689= B.In=b                                                Path(S682,S688)
	S690= A.Out=>SU.Data                                        Premise(F314)
	S691= SU.Data=a                                             Path(S625,S690)
	S692= B.Out26_31=>SU.Shamt                                  Premise(F315)
	S693= SU.Shamt=b[26:31]                                     Path(S629,S692)
	S694= CU.Func=>SU.Func                                      Premise(F316)
	S695= SU.Func=su_sr                                         Path(S685,S694)
	S696= SU.Out=a>>>b[26:31]                                   SU(S691,S693)
	S697= SU.CMP=Compare0(a>>>b[26:31])                         SU(S691,S693)
	S698= SU.CA=Carry(a>>>b[26:31])                             SU(S691,S693)
	S699= SU.Out=>ALUOut.In                                     Premise(F317)
	S700= ALUOut.In=a>>>b[26:31]                                Path(S696,S699)
	S701= SU.CMP=>DataCmb.A                                     Premise(F318)
	S702= DataCmb.A=Compare0(a>>>b[26:31])                      Path(S697,S701)
	S703= XER.SOOut=>DataCmb.B                                  Premise(F319)
	S704= DataCmb.B=so                                          Path(S634,S703)
	S705= DataCmb.Out={Compare0(a>>>b[26:31]),so}               DataCmb(S702,S704)
	S706= DataCmb.Out=>DR4bit.In                                Premise(F320)
	S707= DR4bit.In={Compare0(a>>>b[26:31]),so}                 Path(S705,S706)
	S708= IR.Out11_15=>GPRegs.WReg                              Premise(F321)
	S709= GPRegs.WReg=rA                                        Path(S622,S708)
	S710= ALUOut.Out=>GPRegs.WData                              Premise(F322)
	S711= GPRegs.WData=a>>>b[26:31]                             Path(S631,S710)
	S712= DR4bit.Out=>CRRegs.CR0In                              Premise(F323)
	S713= CRRegs.CR0In={Compare0(a>>>b[26:31]),so}              Path(S635,S712)
	S714= CtrlPIDReg=0                                          Premise(F324)
	S715= [PIDReg]=pid                                          PIDReg-Hold(S566,S714)
	S716= CtrlIMMU=0                                            Premise(F325)
	S717= CtrlPC=0                                              Premise(F326)
	S718= CtrlPCInc=0                                           Premise(F327)
	S719= PC[CIA]=addr                                          PC-Hold(S570,S718)
	S720= PC[Out]=addr+4                                        PC-Hold(S571,S717,S718)
	S721= CtrlIAddrReg=0                                        Premise(F328)
	S722= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S573,S721)
	S723= CtrlIMMUHitReg=0                                      Premise(F329)
	S724= [IMMUHitReg]=IMMUHit(pid,addr)                        IMMUHitReg-Hold(S575,S723)
	S725= CtrlICache=0                                          Premise(F330)
	S726= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S577,S725)
	S727= CtrlICacheReg=0                                       Premise(F331)
	S728= CtrlICacheHitReg=0                                    Premise(F332)
	S729= [ICacheHitReg]=ICacheHit(addr)                        ICacheHitReg-Hold(S580,S728)
	S730= CtrlIMem=0                                            Premise(F333)
	S731= IMem[{pid,addr}]={31,rS,rA,rB,1073}                   IMem-Hold(S582,S730)
	S732= CtrlIRMux=0                                           Premise(F334)
	S733= CtrlIR=0                                              Premise(F335)
	S734= [IR]={31,rS,rA,rB,1073}                               IR-Hold(S585,S733)
	S735= CtrlGPRegs=0                                          Premise(F336)
	S736= GPRegs[rS]=a                                          GPRegs-Hold(S587,S735)
	S737= GPRegs[rB]=b                                          GPRegs-Hold(S588,S735)
	S738= CtrlA=0                                               Premise(F337)
	S739= [A]=a                                                 A-Hold(S590,S738)
	S740= CtrlB=0                                               Premise(F338)
	S741= [B]=b                                                 B-Hold(S592,S740)
	S742= CtrlALUOut=0                                          Premise(F339)
	S743= [ALUOut]=a>>>b[26:31]                                 ALUOut-Hold(S594,S742)
	S744= CtrlXERSO=0                                           Premise(F340)
	S745= XER[SO]=so                                            XER-SO-Hold(S596,S744)
	S746= CtrlXEROV=0                                           Premise(F341)
	S747= CtrlXERCA=0                                           Premise(F342)
	S748= CtrlDR4bit=0                                          Premise(F343)
	S749= [DR4bit]={Compare0(a>>>b[26:31]),so}                  DR4bit-Hold(S600,S748)
	S750= CtrlCRRegs=0                                          Premise(F344)
	S751= CtrlCRRegsCR0=0                                       Premise(F345)
	S752= CtrlCRRegsW4bitRegs=0                                 Premise(F346)
	S753= CtrlCRRegsW1bitRegs=0                                 Premise(F347)

DMMU2	S754= PIDReg.Out=pid                                        PIDReg-Out(S715)
	S755= PIDReg.Out26_31=pid[26:31]                            PIDReg-Out(S715)
	S756= PIDReg.Out30_31=pid[30:31]                            PIDReg-Out(S715)
	S757= PC.CIA=addr                                           PC-Out(S719)
	S758= PC.CIA31_28=addr[31:28]                               PC-Out(S719)
	S759= PC.Out=addr+4                                         PC-Out(S720)
	S760= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S722)
	S761= IAddrReg.Out26_31={pid,addr}[26:31]                   IAddrReg-Out(S722)
	S762= IAddrReg.Out30_31={pid,addr}[30:31]                   IAddrReg-Out(S722)
	S763= IMMUHitReg.Out=IMMUHit(pid,addr)                      IMMUHitReg-Out(S724)
	S764= IMMUHitReg.Out26_31=IMMUHit(pid,addr)[26:31]          IMMUHitReg-Out(S724)
	S765= IMMUHitReg.Out30_31=IMMUHit(pid,addr)[30:31]          IMMUHitReg-Out(S724)
	S766= ICacheHitReg.Out=ICacheHit(addr)                      ICacheHitReg-Out(S729)
	S767= ICacheHitReg.Out26_31=ICacheHit(addr)[26:31]          ICacheHitReg-Out(S729)
	S768= ICacheHitReg.Out30_31=ICacheHit(addr)[30:31]          ICacheHitReg-Out(S729)
	S769= IR.Out0_5=31                                          IR-Out(S734)
	S770= IR.Out6_10=rS                                         IR-Out(S734)
	S771= IR.Out11_15=rA                                        IR-Out(S734)
	S772= IR.Out16_20=rB                                        IR-Out(S734)
	S773= IR.Out21_31=1073                                      IR-Out(S734)
	S774= A.Out=a                                               A-Out(S739)
	S775= A.Out26_31=a[26:31]                                   A-Out(S739)
	S776= A.Out30_31=a[30:31]                                   A-Out(S739)
	S777= B.Out=b                                               B-Out(S741)
	S778= B.Out26_31=b[26:31]                                   B-Out(S741)
	S779= B.Out30_31=b[30:31]                                   B-Out(S741)
	S780= ALUOut.Out=a>>>b[26:31]                               ALUOut-Out(S743)
	S781= ALUOut.Out26_31=a>>>b[26:31][26:31]                   ALUOut-Out(S743)
	S782= ALUOut.Out30_31=a>>>b[26:31][30:31]                   ALUOut-Out(S743)
	S783= XER.SOOut=so                                          XER-SO-Out(S745)
	S784= DR4bit.Out={Compare0(a>>>b[26:31]),so}                DR4bit-Out(S749)
	S785= DR4bit.Out26_31={Compare0(a>>>b[26:31]),so}[26:31]    DR4bit-Out(S749)
	S786= DR4bit.Out30_31={Compare0(a>>>b[26:31]),so}[30:31]    DR4bit-Out(S749)
	S787= PIDReg.Out=>IMMU.PID                                  Premise(F348)
	S788= IMMU.PID=pid                                          Path(S754,S787)
	S789= PC.Out=>IMMU.IEA                                      Premise(F349)
	S790= IMMU.IEA=addr+4                                       Path(S759,S789)
	S791= IMMU.Addr={pid,addr+4}                                IMMU-Search(S788,S790)
	S792= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S788,S790)
	S793= IMMU.Addr=>IAddrReg.In                                Premise(F350)
	S794= IAddrReg.In={pid,addr+4}                              Path(S791,S793)
	S795= IMMU.Hit=>IMMUHitReg.In                               Premise(F351)
	S796= IMMUHitReg.In=IMMUHit(pid,addr+4)                     Path(S792,S795)
	S797= PC.Out=>ICache.IEA                                    Premise(F352)
	S798= ICache.IEA=addr+4                                     Path(S759,S797)
	S799= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S798)
	S800= ICache.Out=>ICacheReg.In                              Premise(F353)
	S801= ICache.Hit=>ICacheHitReg.In                           Premise(F354)
	S802= ICacheHitReg.In=ICacheHit(addr+4)                     Path(S799,S801)
	S803= IMMUHitReg.Out=>CU.IMemHit                            Premise(F355)
	S804= CU.IMemHit=IMMUHit(pid,addr)                          Path(S763,S803)
	S805= ICacheHitReg.Out=>CU.ICacheHit                        Premise(F356)
	S806= CU.ICacheHit=ICacheHit(addr)                          Path(S766,S805)
	S807= IAddrReg.Out=>IMem.RAddr                              Premise(F357)
	S808= IMem.RAddr={pid,addr}                                 Path(S760,S807)
	S809= IMem.Out={31,rS,rA,rB,1073}                           IMem-Read(S808,S731)
	S810= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S808,S731)
	S811= IMem.Out=>IRMux.MemData                               Premise(F358)
	S812= IRMux.MemData={31,rS,rA,rB,1073}                      Path(S809,S811)
	S813= IRMux.Out={31,rS,rA,rB,1073}                          IRMux-Select(S812)
	S814= ICacheReg.Out=>IRMux.CacheData                        Premise(F359)
	S815= IMMUHitReg.Out=>IRMux.MemSel                          Premise(F360)
	S816= IRMux.MemSel=IMMUHit(pid,addr)                        Path(S763,S815)
	S817= ICacheHitReg.Out=>IRMux.CacheSel                      Premise(F361)
	S818= IRMux.CacheSel=ICacheHit(addr)                        Path(S766,S817)
	S819= IRMux.Out=>IR.In                                      Premise(F362)
	S820= IR.In={31,rS,rA,rB,1073}                              Path(S813,S819)
	S821= IMem.MEM8WordOut=>ICache.WData                        Premise(F363)
	S822= ICache.WData=IMemGet8Word({pid,addr})                 Path(S810,S821)
	S823= PC.Out=>ICache.IEA                                    Premise(F364)
	S824= IR.Out0_5=>CU.Op                                      Premise(F365)
	S825= CU.Op=31                                              Path(S769,S824)
	S826= IR.Out6_10=>GPRegs.RReg1                              Premise(F366)
	S827= GPRegs.RReg1=rS                                       Path(S770,S826)
	S828= GPRegs.Rdata1=a                                       GPRegs-Read(S827,S736)
	S829= IR.Out16_20=>GPRegs.RReg2                             Premise(F367)
	S830= GPRegs.RReg2=rB                                       Path(S772,S829)
	S831= GPRegs.Rdata2=b                                       GPRegs-Read(S830,S737)
	S832= IR.Out21_31=>CU.IRFunc                                Premise(F368)
	S833= CU.IRFunc=1073                                        Path(S773,S832)
	S834= CU.Func=su_sr                                         CU(S825,S833)
	S835= GPRegs.Rdata1=>A.In                                   Premise(F369)
	S836= A.In=a                                                Path(S828,S835)
	S837= GPRegs.Rdata2=>B.In                                   Premise(F370)
	S838= B.In=b                                                Path(S831,S837)
	S839= A.Out=>SU.Data                                        Premise(F371)
	S840= SU.Data=a                                             Path(S774,S839)
	S841= B.Out26_31=>SU.Shamt                                  Premise(F372)
	S842= SU.Shamt=b[26:31]                                     Path(S778,S841)
	S843= CU.Func=>SU.Func                                      Premise(F373)
	S844= SU.Func=su_sr                                         Path(S834,S843)
	S845= SU.Out=a>>>b[26:31]                                   SU(S840,S842)
	S846= SU.CMP=Compare0(a>>>b[26:31])                         SU(S840,S842)
	S847= SU.CA=Carry(a>>>b[26:31])                             SU(S840,S842)
	S848= SU.Out=>ALUOut.In                                     Premise(F374)
	S849= ALUOut.In=a>>>b[26:31]                                Path(S845,S848)
	S850= SU.CMP=>DataCmb.A                                     Premise(F375)
	S851= DataCmb.A=Compare0(a>>>b[26:31])                      Path(S846,S850)
	S852= XER.SOOut=>DataCmb.B                                  Premise(F376)
	S853= DataCmb.B=so                                          Path(S783,S852)
	S854= DataCmb.Out={Compare0(a>>>b[26:31]),so}               DataCmb(S851,S853)
	S855= DataCmb.Out=>DR4bit.In                                Premise(F377)
	S856= DR4bit.In={Compare0(a>>>b[26:31]),so}                 Path(S854,S855)
	S857= IR.Out11_15=>GPRegs.WReg                              Premise(F378)
	S858= GPRegs.WReg=rA                                        Path(S771,S857)
	S859= ALUOut.Out=>GPRegs.WData                              Premise(F379)
	S860= GPRegs.WData=a>>>b[26:31]                             Path(S780,S859)
	S861= DR4bit.Out=>CRRegs.CR0In                              Premise(F380)
	S862= CRRegs.CR0In={Compare0(a>>>b[26:31]),so}              Path(S784,S861)
	S863= CtrlPIDReg=0                                          Premise(F381)
	S864= [PIDReg]=pid                                          PIDReg-Hold(S715,S863)
	S865= CtrlIMMU=0                                            Premise(F382)
	S866= CtrlPC=0                                              Premise(F383)
	S867= CtrlPCInc=0                                           Premise(F384)
	S868= PC[CIA]=addr                                          PC-Hold(S719,S867)
	S869= PC[Out]=addr+4                                        PC-Hold(S720,S866,S867)
	S870= CtrlIAddrReg=0                                        Premise(F385)
	S871= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S722,S870)
	S872= CtrlIMMUHitReg=0                                      Premise(F386)
	S873= [IMMUHitReg]=IMMUHit(pid,addr)                        IMMUHitReg-Hold(S724,S872)
	S874= CtrlICache=0                                          Premise(F387)
	S875= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S726,S874)
	S876= CtrlICacheReg=0                                       Premise(F388)
	S877= CtrlICacheHitReg=0                                    Premise(F389)
	S878= [ICacheHitReg]=ICacheHit(addr)                        ICacheHitReg-Hold(S729,S877)
	S879= CtrlIMem=0                                            Premise(F390)
	S880= IMem[{pid,addr}]={31,rS,rA,rB,1073}                   IMem-Hold(S731,S879)
	S881= CtrlIRMux=0                                           Premise(F391)
	S882= CtrlIR=0                                              Premise(F392)
	S883= [IR]={31,rS,rA,rB,1073}                               IR-Hold(S734,S882)
	S884= CtrlGPRegs=0                                          Premise(F393)
	S885= GPRegs[rS]=a                                          GPRegs-Hold(S736,S884)
	S886= GPRegs[rB]=b                                          GPRegs-Hold(S737,S884)
	S887= CtrlA=0                                               Premise(F394)
	S888= [A]=a                                                 A-Hold(S739,S887)
	S889= CtrlB=0                                               Premise(F395)
	S890= [B]=b                                                 B-Hold(S741,S889)
	S891= CtrlALUOut=0                                          Premise(F396)
	S892= [ALUOut]=a>>>b[26:31]                                 ALUOut-Hold(S743,S891)
	S893= CtrlXERSO=0                                           Premise(F397)
	S894= XER[SO]=so                                            XER-SO-Hold(S745,S893)
	S895= CtrlXEROV=0                                           Premise(F398)
	S896= CtrlXERCA=0                                           Premise(F399)
	S897= CtrlDR4bit=0                                          Premise(F400)
	S898= [DR4bit]={Compare0(a>>>b[26:31]),so}                  DR4bit-Hold(S749,S897)
	S899= CtrlCRRegs=0                                          Premise(F401)
	S900= CtrlCRRegsCR0=0                                       Premise(F402)
	S901= CtrlCRRegsW4bitRegs=0                                 Premise(F403)
	S902= CtrlCRRegsW1bitRegs=0                                 Premise(F404)

WB	S903= PIDReg.Out=pid                                        PIDReg-Out(S864)
	S904= PIDReg.Out26_31=pid[26:31]                            PIDReg-Out(S864)
	S905= PIDReg.Out30_31=pid[30:31]                            PIDReg-Out(S864)
	S906= PC.CIA=addr                                           PC-Out(S868)
	S907= PC.CIA31_28=addr[31:28]                               PC-Out(S868)
	S908= PC.Out=addr+4                                         PC-Out(S869)
	S909= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S871)
	S910= IAddrReg.Out26_31={pid,addr}[26:31]                   IAddrReg-Out(S871)
	S911= IAddrReg.Out30_31={pid,addr}[30:31]                   IAddrReg-Out(S871)
	S912= IMMUHitReg.Out=IMMUHit(pid,addr)                      IMMUHitReg-Out(S873)
	S913= IMMUHitReg.Out26_31=IMMUHit(pid,addr)[26:31]          IMMUHitReg-Out(S873)
	S914= IMMUHitReg.Out30_31=IMMUHit(pid,addr)[30:31]          IMMUHitReg-Out(S873)
	S915= ICacheHitReg.Out=ICacheHit(addr)                      ICacheHitReg-Out(S878)
	S916= ICacheHitReg.Out26_31=ICacheHit(addr)[26:31]          ICacheHitReg-Out(S878)
	S917= ICacheHitReg.Out30_31=ICacheHit(addr)[30:31]          ICacheHitReg-Out(S878)
	S918= IR.Out0_5=31                                          IR-Out(S883)
	S919= IR.Out6_10=rS                                         IR-Out(S883)
	S920= IR.Out11_15=rA                                        IR-Out(S883)
	S921= IR.Out16_20=rB                                        IR-Out(S883)
	S922= IR.Out21_31=1073                                      IR-Out(S883)
	S923= A.Out=a                                               A-Out(S888)
	S924= A.Out26_31=a[26:31]                                   A-Out(S888)
	S925= A.Out30_31=a[30:31]                                   A-Out(S888)
	S926= B.Out=b                                               B-Out(S890)
	S927= B.Out26_31=b[26:31]                                   B-Out(S890)
	S928= B.Out30_31=b[30:31]                                   B-Out(S890)
	S929= ALUOut.Out=a>>>b[26:31]                               ALUOut-Out(S892)
	S930= ALUOut.Out26_31=a>>>b[26:31][26:31]                   ALUOut-Out(S892)
	S931= ALUOut.Out30_31=a>>>b[26:31][30:31]                   ALUOut-Out(S892)
	S932= XER.SOOut=so                                          XER-SO-Out(S894)
	S933= DR4bit.Out={Compare0(a>>>b[26:31]),so}                DR4bit-Out(S898)
	S934= DR4bit.Out26_31={Compare0(a>>>b[26:31]),so}[26:31]    DR4bit-Out(S898)
	S935= DR4bit.Out30_31={Compare0(a>>>b[26:31]),so}[30:31]    DR4bit-Out(S898)
	S936= PIDReg.Out=>IMMU.PID                                  Premise(F405)
	S937= IMMU.PID=pid                                          Path(S903,S936)
	S938= PC.Out=>IMMU.IEA                                      Premise(F406)
	S939= IMMU.IEA=addr+4                                       Path(S908,S938)
	S940= IMMU.Addr={pid,addr+4}                                IMMU-Search(S937,S939)
	S941= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S937,S939)
	S942= IMMU.Addr=>IAddrReg.In                                Premise(F407)
	S943= IAddrReg.In={pid,addr+4}                              Path(S940,S942)
	S944= IMMU.Hit=>IMMUHitReg.In                               Premise(F408)
	S945= IMMUHitReg.In=IMMUHit(pid,addr+4)                     Path(S941,S944)
	S946= PC.Out=>ICache.IEA                                    Premise(F409)
	S947= ICache.IEA=addr+4                                     Path(S908,S946)
	S948= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S947)
	S949= ICache.Out=>ICacheReg.In                              Premise(F410)
	S950= ICache.Hit=>ICacheHitReg.In                           Premise(F411)
	S951= ICacheHitReg.In=ICacheHit(addr+4)                     Path(S948,S950)
	S952= IMMUHitReg.Out=>CU.IMemHit                            Premise(F412)
	S953= CU.IMemHit=IMMUHit(pid,addr)                          Path(S912,S952)
	S954= ICacheHitReg.Out=>CU.ICacheHit                        Premise(F413)
	S955= CU.ICacheHit=ICacheHit(addr)                          Path(S915,S954)
	S956= IAddrReg.Out=>IMem.RAddr                              Premise(F414)
	S957= IMem.RAddr={pid,addr}                                 Path(S909,S956)
	S958= IMem.Out={31,rS,rA,rB,1073}                           IMem-Read(S957,S880)
	S959= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S957,S880)
	S960= IMem.Out=>IRMux.MemData                               Premise(F415)
	S961= IRMux.MemData={31,rS,rA,rB,1073}                      Path(S958,S960)
	S962= IRMux.Out={31,rS,rA,rB,1073}                          IRMux-Select(S961)
	S963= ICacheReg.Out=>IRMux.CacheData                        Premise(F416)
	S964= IMMUHitReg.Out=>IRMux.MemSel                          Premise(F417)
	S965= IRMux.MemSel=IMMUHit(pid,addr)                        Path(S912,S964)
	S966= ICacheHitReg.Out=>IRMux.CacheSel                      Premise(F418)
	S967= IRMux.CacheSel=ICacheHit(addr)                        Path(S915,S966)
	S968= IRMux.Out=>IR.In                                      Premise(F419)
	S969= IR.In={31,rS,rA,rB,1073}                              Path(S962,S968)
	S970= IMem.MEM8WordOut=>ICache.WData                        Premise(F420)
	S971= ICache.WData=IMemGet8Word({pid,addr})                 Path(S959,S970)
	S972= PC.Out=>ICache.IEA                                    Premise(F421)
	S973= IR.Out0_5=>CU.Op                                      Premise(F422)
	S974= CU.Op=31                                              Path(S918,S973)
	S975= IR.Out6_10=>GPRegs.RReg1                              Premise(F423)
	S976= GPRegs.RReg1=rS                                       Path(S919,S975)
	S977= GPRegs.Rdata1=a                                       GPRegs-Read(S976,S885)
	S978= IR.Out16_20=>GPRegs.RReg2                             Premise(F424)
	S979= GPRegs.RReg2=rB                                       Path(S921,S978)
	S980= GPRegs.Rdata2=b                                       GPRegs-Read(S979,S886)
	S981= IR.Out21_31=>CU.IRFunc                                Premise(F425)
	S982= CU.IRFunc=1073                                        Path(S922,S981)
	S983= CU.Func=su_sr                                         CU(S974,S982)
	S984= GPRegs.Rdata1=>A.In                                   Premise(F426)
	S985= A.In=a                                                Path(S977,S984)
	S986= GPRegs.Rdata2=>B.In                                   Premise(F427)
	S987= B.In=b                                                Path(S980,S986)
	S988= A.Out=>SU.Data                                        Premise(F428)
	S989= SU.Data=a                                             Path(S923,S988)
	S990= B.Out26_31=>SU.Shamt                                  Premise(F429)
	S991= SU.Shamt=b[26:31]                                     Path(S927,S990)
	S992= CU.Func=>SU.Func                                      Premise(F430)
	S993= SU.Func=su_sr                                         Path(S983,S992)
	S994= SU.Out=a>>>b[26:31]                                   SU(S989,S991)
	S995= SU.CMP=Compare0(a>>>b[26:31])                         SU(S989,S991)
	S996= SU.CA=Carry(a>>>b[26:31])                             SU(S989,S991)
	S997= SU.Out=>ALUOut.In                                     Premise(F431)
	S998= ALUOut.In=a>>>b[26:31]                                Path(S994,S997)
	S999= SU.CMP=>DataCmb.A                                     Premise(F432)
	S1000= DataCmb.A=Compare0(a>>>b[26:31])                     Path(S995,S999)
	S1001= XER.SOOut=>DataCmb.B                                 Premise(F433)
	S1002= DataCmb.B=so                                         Path(S932,S1001)
	S1003= DataCmb.Out={Compare0(a>>>b[26:31]),so}              DataCmb(S1000,S1002)
	S1004= DataCmb.Out=>DR4bit.In                               Premise(F434)
	S1005= DR4bit.In={Compare0(a>>>b[26:31]),so}                Path(S1003,S1004)
	S1006= IR.Out11_15=>GPRegs.WReg                             Premise(F435)
	S1007= GPRegs.WReg=rA                                       Path(S920,S1006)
	S1008= ALUOut.Out=>GPRegs.WData                             Premise(F436)
	S1009= GPRegs.WData=a>>>b[26:31]                            Path(S929,S1008)
	S1010= DR4bit.Out=>CRRegs.CR0In                             Premise(F437)
	S1011= CRRegs.CR0In={Compare0(a>>>b[26:31]),so}             Path(S933,S1010)
	S1012= CtrlPIDReg=0                                         Premise(F438)
	S1013= [PIDReg]=pid                                         PIDReg-Hold(S864,S1012)
	S1014= CtrlIMMU=0                                           Premise(F439)
	S1015= CtrlPC=0                                             Premise(F440)
	S1016= CtrlPCInc=0                                          Premise(F441)
	S1017= PC[CIA]=addr                                         PC-Hold(S868,S1016)
	S1018= PC[Out]=addr+4                                       PC-Hold(S869,S1015,S1016)
	S1019= CtrlIAddrReg=0                                       Premise(F442)
	S1020= [IAddrReg]={pid,addr}                                IAddrReg-Hold(S871,S1019)
	S1021= CtrlIMMUHitReg=0                                     Premise(F443)
	S1022= [IMMUHitReg]=IMMUHit(pid,addr)                       IMMUHitReg-Hold(S873,S1021)
	S1023= CtrlICache=0                                         Premise(F444)
	S1024= ICache[line_addr]=IMemGet8Word({pid,addr})           ICache-Hold(S875,S1023)
	S1025= CtrlICacheReg=0                                      Premise(F445)
	S1026= CtrlICacheHitReg=0                                   Premise(F446)
	S1027= [ICacheHitReg]=ICacheHit(addr)                       ICacheHitReg-Hold(S878,S1026)
	S1028= CtrlIMem=0                                           Premise(F447)
	S1029= IMem[{pid,addr}]={31,rS,rA,rB,1073}                  IMem-Hold(S880,S1028)
	S1030= CtrlIRMux=0                                          Premise(F448)
	S1031= CtrlIR=0                                             Premise(F449)
	S1032= [IR]={31,rS,rA,rB,1073}                              IR-Hold(S883,S1031)
	S1033= CtrlGPRegs=1                                         Premise(F450)
	S1034= GPRegs[rA]=a>>>b[26:31]                              GPRegs-Write(S1007,S1009,S1033)
	S1035= CtrlA=0                                              Premise(F451)
	S1036= [A]=a                                                A-Hold(S888,S1035)
	S1037= CtrlB=0                                              Premise(F452)
	S1038= [B]=b                                                B-Hold(S890,S1037)
	S1039= CtrlALUOut=0                                         Premise(F453)
	S1040= [ALUOut]=a>>>b[26:31]                                ALUOut-Hold(S892,S1039)
	S1041= CtrlXERSO=0                                          Premise(F454)
	S1042= XER[SO]=so                                           XER-SO-Hold(S894,S1041)
	S1043= CtrlXEROV=0                                          Premise(F455)
	S1044= CtrlXERCA=0                                          Premise(F456)
	S1045= CtrlDR4bit=0                                         Premise(F457)
	S1046= [DR4bit]={Compare0(a>>>b[26:31]),so}                 DR4bit-Hold(S898,S1045)
	S1047= CtrlCRRegs=0                                         Premise(F458)
	S1048= CtrlCRRegsCR0=1                                      Premise(F459)
	S1049= CRRegs[CR0]={Compare0(a>>>b[26:31]),so}              CRRegs-CR0-Write(S1011,S1048)
	S1050= CtrlCRRegsW4bitRegs=0                                Premise(F460)
	S1051= CtrlCRRegsW1bitRegs=0                                Premise(F461)

POST	S1013= [PIDReg]=pid                                         PIDReg-Hold(S864,S1012)
	S1017= PC[CIA]=addr                                         PC-Hold(S868,S1016)
	S1018= PC[Out]=addr+4                                       PC-Hold(S869,S1015,S1016)
	S1020= [IAddrReg]={pid,addr}                                IAddrReg-Hold(S871,S1019)
	S1022= [IMMUHitReg]=IMMUHit(pid,addr)                       IMMUHitReg-Hold(S873,S1021)
	S1024= ICache[line_addr]=IMemGet8Word({pid,addr})           ICache-Hold(S875,S1023)
	S1027= [ICacheHitReg]=ICacheHit(addr)                       ICacheHitReg-Hold(S878,S1026)
	S1029= IMem[{pid,addr}]={31,rS,rA,rB,1073}                  IMem-Hold(S880,S1028)
	S1032= [IR]={31,rS,rA,rB,1073}                              IR-Hold(S883,S1031)
	S1034= GPRegs[rA]=a>>>b[26:31]                              GPRegs-Write(S1007,S1009,S1033)
	S1036= [A]=a                                                A-Hold(S888,S1035)
	S1038= [B]=b                                                B-Hold(S890,S1037)
	S1040= [ALUOut]=a>>>b[26:31]                                ALUOut-Hold(S892,S1039)
	S1042= XER[SO]=so                                           XER-SO-Hold(S894,S1041)
	S1046= [DR4bit]={Compare0(a>>>b[26:31]),so}                 DR4bit-Hold(S898,S1045)
	S1049= CRRegs[CR0]={Compare0(a>>>b[26:31]),so}              CRRegs-CR0-Write(S1011,S1048)

