
Circuit 1 cell sky130_fd_pr__pfet_01v8 and Circuit 2 cell sky130_fd_pr__pfet_01v8 are black boxes.
Warning: Equate pins:  cell sky130_fd_pr__pfet_01v8 is a placeholder, treated as a black box.
Warning: Equate pins:  cell sky130_fd_pr__pfet_01v8 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: sky130_fd_pr__pfet_01v8         |Circuit 2: sky130_fd_pr__pfet_01v8         
-------------------------------------------|-------------------------------------------
1                                          |1                                          
2                                          |2                                          
3                                          |3                                          
4                                          |4                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_pr__pfet_01v8 and sky130_fd_pr__pfet_01v8 are equivalent.

Circuit 1 cell sky130_fd_pr__nfet_01v8 and Circuit 2 cell sky130_fd_pr__nfet_01v8 are black boxes.
Warning: Equate pins:  cell sky130_fd_pr__nfet_01v8 is a placeholder, treated as a black box.
Warning: Equate pins:  cell sky130_fd_pr__nfet_01v8 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: sky130_fd_pr__nfet_01v8         |Circuit 2: sky130_fd_pr__nfet_01v8         
-------------------------------------------|-------------------------------------------
1                                          |1                                          
2                                          |2                                          
3                                          |3                                          
4                                          |4                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_pr__nfet_01v8 and sky130_fd_pr__nfet_01v8 are equivalent.

Circuit 1 cell sky130_fd_pr__nfet_01v8_lvt and Circuit 2 cell sky130_fd_pr__nfet_01v8_lvt are black boxes.
Warning: Equate pins:  cell sky130_fd_pr__nfet_01v8_lvt is a placeholder, treated as a black box.
Warning: Equate pins:  cell sky130_fd_pr__nfet_01v8_lvt is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: sky130_fd_pr__nfet_01v8_lvt     |Circuit 2: sky130_fd_pr__nfet_01v8_lvt     
-------------------------------------------|-------------------------------------------
1                                          |1                                          
2                                          |2                                          
3                                          |3                                          
4                                          |4                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_pr__nfet_01v8_lvt and sky130_fd_pr__nfet_01v8_lvt are equivalent.

Subcircuit summary:
Circuit 1: sky130_fd_sc_hs__nand2_1        |Circuit 2: sky130_fd_sc_hs__nand2_1        
-------------------------------------------|-------------------------------------------
sky130_fd_pr__nfet_01v8_lvt (2)            |sky130_fd_pr__nfet_01v8_lvt (2)            
sky130_fd_pr__pfet_01v8 (2)                |sky130_fd_pr__pfet_01v8 (2)                
Number of devices: 4                       |Number of devices: 4                       
Number of nets: 8                          |Number of nets: 8                          
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hs__nand2_1        |Circuit 2: sky130_fd_sc_hs__nand2_1        
-------------------------------------------|-------------------------------------------
Y                                          |Y                                          
VGND                                       |VGND                                       
A                                          |A                                          
VPWR                                       |VPWR                                       
VPB                                        |VPB                                        
B                                          |B                                          
VNB                                        |VNB                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hs__nand2_1 and sky130_fd_sc_hs__nand2_1 are equivalent.

Subcircuit summary:
Circuit 1: sky130_fd_sc_hs__inv_1          |Circuit 2: sky130_fd_sc_hs__inv_1          
-------------------------------------------|-------------------------------------------
sky130_fd_pr__pfet_01v8 (1)                |sky130_fd_pr__pfet_01v8 (1)                
sky130_fd_pr__nfet_01v8_lvt (1)            |sky130_fd_pr__nfet_01v8_lvt (1)            
Number of devices: 2                       |Number of devices: 2                       
Number of nets: 6                          |Number of nets: 6                          
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hs__inv_1          |Circuit 2: sky130_fd_sc_hs__inv_1          
-------------------------------------------|-------------------------------------------
VPWR                                       |VPWR                                       
VPB                                        |VPB                                        
VGND                                       |VGND                                       
VNB                                        |VNB                                        
A                                          |A                                          
Y                                          |Y                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hs__inv_1 and sky130_fd_sc_hs__inv_1 are equivalent.

Class sky130_fd_sc_hs__inv_4 (0):  Merged 6 parallel devices.
Class sky130_fd_sc_hs__inv_4 (1):  Merged 6 parallel devices.
Subcircuit summary:
Circuit 1: sky130_fd_sc_hs__inv_4          |Circuit 2: sky130_fd_sc_hs__inv_4          
-------------------------------------------|-------------------------------------------
sky130_fd_pr__pfet_01v8 (4->1)             |sky130_fd_pr__pfet_01v8 (4->1)             
sky130_fd_pr__nfet_01v8_lvt (4->1)         |sky130_fd_pr__nfet_01v8_lvt (4->1)         
Number of devices: 2                       |Number of devices: 2                       
Number of nets: 6                          |Number of nets: 6                          
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hs__inv_4          |Circuit 2: sky130_fd_sc_hs__inv_4          
-------------------------------------------|-------------------------------------------
VGND                                       |VGND                                       
VNB                                        |VNB                                        
VPWR                                       |VPWR                                       
VPB                                        |VPB                                        
A                                          |A                                          
Y                                          |Y                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hs__inv_4 and sky130_fd_sc_hs__inv_4 are equivalent.

Class sky130_fd_sc_hs__inv_8 (0):  Merged 14 parallel devices.
Class sky130_fd_sc_hs__inv_8 (1):  Merged 14 parallel devices.
Subcircuit summary:
Circuit 1: sky130_fd_sc_hs__inv_8          |Circuit 2: sky130_fd_sc_hs__inv_8          
-------------------------------------------|-------------------------------------------
sky130_fd_pr__pfet_01v8 (8->1)             |sky130_fd_pr__pfet_01v8 (8->1)             
sky130_fd_pr__nfet_01v8_lvt (8->1)         |sky130_fd_pr__nfet_01v8_lvt (8->1)         
Number of devices: 2                       |Number of devices: 2                       
Number of nets: 6                          |Number of nets: 6                          
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hs__inv_8          |Circuit 2: sky130_fd_sc_hs__inv_8          
-------------------------------------------|-------------------------------------------
VPWR                                       |VPWR                                       
VPB                                        |VPB                                        
VGND                                       |VGND                                       
VNB                                        |VNB                                        
A                                          |A                                          
Y                                          |Y                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hs__inv_8 and sky130_fd_sc_hs__inv_8 are equivalent.

Circuit 1 cell sky130_fd_pr__cap_mim_m3_1 and Circuit 2 cell sky130_fd_pr__cap_mim_m3_1 are black boxes.
Warning: Equate pins:  cell sky130_fd_pr__cap_mim_m3_1 is a placeholder, treated as a black box.
Warning: Equate pins:  cell sky130_fd_pr__cap_mim_m3_1 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: sky130_fd_pr__cap_mim_m3_1      |Circuit 2: sky130_fd_pr__cap_mim_m3_1      
-------------------------------------------|-------------------------------------------
1                                          |1                                          
2                                          |2                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_pr__cap_mim_m3_1 and sky130_fd_pr__cap_mim_m3_1 are equivalent.

Subcircuit summary:
Circuit 1: nooverlap_clk                   |Circuit 2: nooverlap_clk                   
-------------------------------------------|-------------------------------------------
sky130_fd_sc_hs__nand2_1 (2)               |sky130_fd_sc_hs__nand2_1 (2)               
sky130_fd_sc_hs__inv_1 (5)                 |sky130_fd_sc_hs__inv_1 (5)                 
sky130_fd_sc_hs__inv_4 (2)                 |sky130_fd_sc_hs__inv_4 (2)                 
sky130_fd_sc_hs__inv_8 (4)                 |sky130_fd_sc_hs__inv_8 (4)                 
Number of devices: 13                      |Number of devices: 13                      
Number of nets: 16                         |Number of nets: 16                         
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: nooverlap_clk                   |Circuit 2: nooverlap_clk                   
-------------------------------------------|-------------------------------------------
CLK1                                       |CLK1                                       
CLK0                                       |CLK0                                       
VSS                                        |VSS                                        
VDD                                        |VDD                                        
IN                                         |IN                                         
CLKB0                                      |CLKB0                                      
CLKB1                                      |CLKB1                                      
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes nooverlap_clk and nooverlap_clk are equivalent.
Flattening unmatched subcell sky130_fd_pr__pfet_01v8_D9Q956 in circuit tg_sw_4 (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__nfet_01v8_H9ZN2D in circuit tg_sw_4 (0)(1 instance)

Class tg_sw_4 (0):  Merged 26 parallel devices.
Subcircuit summary:
Circuit 1: tg_sw_4                         |Circuit 2: tg_sw_4                         
-------------------------------------------|-------------------------------------------
sky130_fd_pr__pfet_01v8 (14->1)            |sky130_fd_pr__pfet_01v8 (14->1)            
sky130_fd_pr__nfet_01v8 (14->1)            |sky130_fd_pr__nfet_01v8 (14->1)            
Number of devices: 2                       |Number of devices: 2                       
Number of nets: 6                          |Number of nets: 6                          
---------------------------------------------------------------------------------------
Resolving symmetries by property value.
Resolving symmetries by pin name.
Netlists match uniquely.

Subcircuit pins:
Circuit 1: tg_sw_4                         |Circuit 2: tg_sw_4                         
-------------------------------------------|-------------------------------------------
SWP                                        |swp                                        
VDD                                        |vdd                                        
SWN                                        |swn                                        
VSS                                        |vss                                        
OUT                                        |out                                        
IN                                         |in                                         
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes tg_sw_4 and tg_sw_4 are equivalent.
Flattening unmatched subcell sky130_fd_pr__nfet_01v8_H9ZN2D in circuit dac_sw_4 (0)(2 instances)
Flattening unmatched subcell sky130_fd_pr__pfet_01v8_D9Q956 in circuit dac_sw_4 (0)(2 instances)

Class dac_sw_4 (0):  Merged 52 parallel devices.
Subcircuit summary:
Circuit 1: dac_sw_4                        |Circuit 2: dac_sw_4                        
-------------------------------------------|-------------------------------------------
sky130_fd_pr__nfet_01v8 (28->2)            |sky130_fd_pr__nfet_01v8 (28->2)            
sky130_fd_pr__pfet_01v8 (28->2)            |sky130_fd_pr__pfet_01v8 (28->2)            
Number of devices: 4                       |Number of devices: 4                       
Number of nets: 8                          |Number of nets: 8                          
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: dac_sw_4                        |Circuit 2: dac_sw_4                        
-------------------------------------------|-------------------------------------------
CKB                                        |ckb                                        
CK                                         |ck                                         
VDD                                        |vdd                                        
VSS                                        |vss                                        
IN                                         |in                                         
OUT                                        |out                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes dac_sw_4 and dac_sw_4 are equivalent.
Flattening unmatched subcell sky130_fd_pr__pfet_01v8_D9QHA6 in circuit tg_sw_2 (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__nfet_01v8_DPTN2D in circuit tg_sw_2 (0)(1 instance)

Class tg_sw_2 (0):  Merged 34 parallel devices.
Subcircuit summary:
Circuit 1: tg_sw_2                         |Circuit 2: tg_sw_2                         
-------------------------------------------|-------------------------------------------
sky130_fd_pr__pfet_01v8 (18->1)            |sky130_fd_pr__pfet_01v8 (18->1)            
sky130_fd_pr__nfet_01v8 (18->1)            |sky130_fd_pr__nfet_01v8 (18->1)            
Number of devices: 2                       |Number of devices: 2                       
Number of nets: 6                          |Number of nets: 6                          
---------------------------------------------------------------------------------------
Resolving symmetries by property value.
Resolving symmetries by pin name.
Netlists match uniquely.

Subcircuit pins:
Circuit 1: tg_sw_2                         |Circuit 2: tg_sw_2                         
-------------------------------------------|-------------------------------------------
SWP                                        |swp                                        
VDD                                        |vdd                                        
SWN                                        |swn                                        
VSS                                        |vss                                        
OUT                                        |out                                        
IN                                         |in                                         
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes tg_sw_2 and tg_sw_2 are equivalent.
Flattening unmatched subcell sky130_fd_pr__pfet_01v8_D9QHA6 in circuit dac_sw_2 (0)(2 instances)
Flattening unmatched subcell sky130_fd_pr__nfet_01v8_DPTN2D in circuit dac_sw_2 (0)(2 instances)

Class dac_sw_2 (0):  Merged 68 parallel devices.
Subcircuit summary:
Circuit 1: dac_sw_2                        |Circuit 2: dac_sw_2                        
-------------------------------------------|-------------------------------------------
sky130_fd_pr__pfet_01v8 (36->2)            |sky130_fd_pr__pfet_01v8 (36->2)            
sky130_fd_pr__nfet_01v8 (36->2)            |sky130_fd_pr__nfet_01v8 (36->2)            
Number of devices: 4                       |Number of devices: 4                       
Number of nets: 8                          |Number of nets: 8                          
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: dac_sw_2                        |Circuit 2: dac_sw_2                        
-------------------------------------------|-------------------------------------------
CKB                                        |ckb                                        
CK                                         |ck                                         
IN                                         |in                                         
OUT                                        |out                                        
VDD                                        |vdd                                        
VSS                                        |vss                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes dac_sw_2 and dac_sw_2 are equivalent.
Flattening unmatched subcell sky130_fd_pr__pfet_01v8_FFQTRC in circuit tg_sw_7 (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__nfet_01v8_4SAWNX in circuit tg_sw_7 (0)(1 instance)

Class tg_sw_7 (0):  Merged 14 parallel devices.
Subcircuit summary:
Circuit 1: tg_sw_7                         |Circuit 2: tg_sw_7                         
-------------------------------------------|-------------------------------------------
sky130_fd_pr__pfet_01v8 (8->1)             |sky130_fd_pr__pfet_01v8 (8->1)             
sky130_fd_pr__nfet_01v8 (8->1)             |sky130_fd_pr__nfet_01v8 (8->1)             
Number of devices: 2                       |Number of devices: 2                       
Number of nets: 6                          |Number of nets: 6                          
---------------------------------------------------------------------------------------
Resolving symmetries by property value.
Resolving symmetries by pin name.
Netlists match uniquely.

Subcircuit pins:
Circuit 1: tg_sw_7                         |Circuit 2: tg_sw_7                         
-------------------------------------------|-------------------------------------------
SWP                                        |swp                                        
VDD                                        |vdd                                        
SWN                                        |swn                                        
VSS                                        |vss                                        
OUT                                        |out                                        
IN                                         |in                                         
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes tg_sw_7 and tg_sw_7 are equivalent.
Flattening unmatched subcell sky130_fd_pr__nfet_01v8_X73VMN in circuit dac_sw_7 (0)(2 instances)
Flattening unmatched subcell sky130_fd_pr__pfet_01v8_NMYLRJ in circuit dac_sw_7 (0)(2 instances)

Class dac_sw_7 (0):  Merged 28 parallel devices.
Subcircuit summary:
Circuit 1: dac_sw_7                        |Circuit 2: dac_sw_7                        
-------------------------------------------|-------------------------------------------
sky130_fd_pr__nfet_01v8 (16->2)            |sky130_fd_pr__nfet_01v8 (16->2)            
sky130_fd_pr__pfet_01v8 (16->2)            |sky130_fd_pr__pfet_01v8 (16->2)            
Number of devices: 4                       |Number of devices: 4                       
Number of nets: 8                          |Number of nets: 8                          
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: dac_sw_7                        |Circuit 2: dac_sw_7                        
-------------------------------------------|-------------------------------------------
CKB                                        |ckb                                        
CK                                         |ck                                         
IN                                         |in                                         
OUT                                        |out                                        
VDD                                        |vdd                                        
VSS                                        |vss                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes dac_sw_7 and dac_sw_7 are equivalent.
Flattening unmatched subcell sky130_fd_pr__pfet_01v8_SEQPU3 in circuit tg_sw_10 (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__nfet_01v8_6AUVNX in circuit tg_sw_10 (0)(1 instance)

Class tg_sw_10 (0):  Merged 2 parallel devices.
Subcircuit summary:
Circuit 1: tg_sw_10                        |Circuit 2: tg_sw_10                        
-------------------------------------------|-------------------------------------------
sky130_fd_pr__pfet_01v8 (2->1)             |sky130_fd_pr__pfet_01v8 (2->1)             
sky130_fd_pr__nfet_01v8 (2->1)             |sky130_fd_pr__nfet_01v8 (2->1)             
Number of devices: 2                       |Number of devices: 2                       
Number of nets: 6                          |Number of nets: 6                          
---------------------------------------------------------------------------------------
Resolving symmetries by property value.
Resolving symmetries by pin name.
Netlists match uniquely.

Subcircuit pins:
Circuit 1: tg_sw_10                        |Circuit 2: tg_sw_10                        
-------------------------------------------|-------------------------------------------
SWP                                        |swp                                        
VDD                                        |vdd                                        
SWN                                        |swn                                        
VSS                                        |vss                                        
OUT                                        |out                                        
IN                                         |in                                         
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes tg_sw_10 and tg_sw_10 are equivalent.
Flattening unmatched subcell sky130_fd_pr__pfet_01v8_NMYYUH in circuit dac_sw_10 (0)(2 instances)
Flattening unmatched subcell sky130_fd_pr__nfet_01v8_RXFLWN in circuit dac_sw_10 (0)(2 instances)

Class dac_sw_10 (0):  Merged 4 parallel devices.
Subcircuit summary:
Circuit 1: dac_sw_10                       |Circuit 2: dac_sw_10                       
-------------------------------------------|-------------------------------------------
sky130_fd_pr__pfet_01v8 (4->2)             |sky130_fd_pr__pfet_01v8 (4->2)             
sky130_fd_pr__nfet_01v8 (4->2)             |sky130_fd_pr__nfet_01v8 (4->2)             
Number of devices: 4                       |Number of devices: 4                       
Number of nets: 8                          |Number of nets: 8                          
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: dac_sw_10                       |Circuit 2: dac_sw_10                       
-------------------------------------------|-------------------------------------------
CKB                                        |ckb                                        
CK                                         |ck                                         
IN                                         |in                                         
OUT                                        |out                                        
VDD                                        |vdd                                        
VSS                                        |vss                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes dac_sw_10 and dac_sw_10 are equivalent.
Flattening unmatched subcell sky130_fd_pr__pfet_01v8_D9QVK3 in circuit tg_sw_5 (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__nfet_01v8_PHNS9E in circuit tg_sw_5 (0)(1 instance)

Class tg_sw_5 (0):  Merged 22 parallel devices.
Subcircuit summary:
Circuit 1: tg_sw_5                         |Circuit 2: tg_sw_5                         
-------------------------------------------|-------------------------------------------
sky130_fd_pr__pfet_01v8 (12->1)            |sky130_fd_pr__pfet_01v8 (12->1)            
sky130_fd_pr__nfet_01v8 (12->1)            |sky130_fd_pr__nfet_01v8 (12->1)            
Number of devices: 2                       |Number of devices: 2                       
Number of nets: 6                          |Number of nets: 6                          
---------------------------------------------------------------------------------------
Resolving symmetries by property value.
Resolving symmetries by pin name.
Netlists match uniquely.

Subcircuit pins:
Circuit 1: tg_sw_5                         |Circuit 2: tg_sw_5                         
-------------------------------------------|-------------------------------------------
SWP                                        |swp                                        
VDD                                        |vdd                                        
SWN                                        |swn                                        
VSS                                        |vss                                        
OUT                                        |out                                        
IN                                         |in                                         
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes tg_sw_5 and tg_sw_5 are equivalent.
Flattening unmatched subcell sky130_fd_pr__pfet_01v8_D9QVK3 in circuit dac_sw_5 (0)(2 instances)
Flattening unmatched subcell sky130_fd_pr__nfet_01v8_PHNS9E in circuit dac_sw_5 (0)(2 instances)

Class dac_sw_5 (0):  Merged 44 parallel devices.
Subcircuit summary:
Circuit 1: dac_sw_5                        |Circuit 2: dac_sw_5                        
-------------------------------------------|-------------------------------------------
sky130_fd_pr__pfet_01v8 (24->2)            |sky130_fd_pr__pfet_01v8 (24->2)            
sky130_fd_pr__nfet_01v8 (24->2)            |sky130_fd_pr__nfet_01v8 (24->2)            
Number of devices: 4                       |Number of devices: 4                       
Number of nets: 8                          |Number of nets: 8                          
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: dac_sw_5                        |Circuit 2: dac_sw_5                        
-------------------------------------------|-------------------------------------------
CKB                                        |ckb                                        
CK                                         |ck                                         
VDD                                        |vdd                                        
VSS                                        |vss                                        
IN                                         |in                                         
OUT                                        |out                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes dac_sw_5 and dac_sw_5 are equivalent.
Flattening unmatched subcell sky130_fd_pr__pfet_01v8_D9Q5W2 in circuit tg_sw_3 (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__nfet_01v8_K9ZN2D in circuit tg_sw_3 (0)(1 instance)

Class tg_sw_3 (0):  Merged 30 parallel devices.
Subcircuit summary:
Circuit 1: tg_sw_3                         |Circuit 2: tg_sw_3                         
-------------------------------------------|-------------------------------------------
sky130_fd_pr__pfet_01v8 (16->1)            |sky130_fd_pr__pfet_01v8 (16->1)            
sky130_fd_pr__nfet_01v8 (16->1)            |sky130_fd_pr__nfet_01v8 (16->1)            
Number of devices: 2                       |Number of devices: 2                       
Number of nets: 6                          |Number of nets: 6                          
---------------------------------------------------------------------------------------
Resolving symmetries by property value.
Resolving symmetries by pin name.
Netlists match uniquely.

Subcircuit pins:
Circuit 1: tg_sw_3                         |Circuit 2: tg_sw_3                         
-------------------------------------------|-------------------------------------------
SWP                                        |swp                                        
VDD                                        |vdd                                        
SWN                                        |swn                                        
VSS                                        |vss                                        
OUT                                        |out                                        
IN                                         |in                                         
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes tg_sw_3 and tg_sw_3 are equivalent.
Flattening unmatched subcell sky130_fd_pr__pfet_01v8_D9Q5W2 in circuit dac_sw_3 (0)(2 instances)
Flattening unmatched subcell sky130_fd_pr__nfet_01v8_K9ZN2D in circuit dac_sw_3 (0)(2 instances)

Class dac_sw_3 (0):  Merged 60 parallel devices.
Subcircuit summary:
Circuit 1: dac_sw_3                        |Circuit 2: dac_sw_3                        
-------------------------------------------|-------------------------------------------
sky130_fd_pr__pfet_01v8 (32->2)            |sky130_fd_pr__pfet_01v8 (32->2)            
sky130_fd_pr__nfet_01v8 (32->2)            |sky130_fd_pr__nfet_01v8 (32->2)            
Number of devices: 4                       |Number of devices: 4                       
Number of nets: 8                          |Number of nets: 8                          
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: dac_sw_3                        |Circuit 2: dac_sw_3                        
-------------------------------------------|-------------------------------------------
CKB                                        |ckb                                        
CK                                         |ck                                         
IN                                         |in                                         
OUT                                        |out                                        
VDD                                        |vdd                                        
VSS                                        |vss                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes dac_sw_3 and dac_sw_3 are equivalent.
Flattening unmatched subcell sky130_fd_pr__nfet_01v8_MKNP2D in circuit tg_sw_1 (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__pfet_01v8_C9QZQZ in circuit tg_sw_1 (0)(1 instance)

Class tg_sw_1 (0):  Merged 38 parallel devices.
Subcircuit summary:
Circuit 1: tg_sw_1                         |Circuit 2: tg_sw_1                         
-------------------------------------------|-------------------------------------------
sky130_fd_pr__nfet_01v8 (20->1)            |sky130_fd_pr__nfet_01v8 (20->1)            
sky130_fd_pr__pfet_01v8 (20->1)            |sky130_fd_pr__pfet_01v8 (20->1)            
Number of devices: 2                       |Number of devices: 2                       
Number of nets: 6                          |Number of nets: 6                          
---------------------------------------------------------------------------------------
Resolving symmetries by property value.
Resolving symmetries by pin name.
Netlists match uniquely.

Subcircuit pins:
Circuit 1: tg_sw_1                         |Circuit 2: tg_sw_1                         
-------------------------------------------|-------------------------------------------
SWP                                        |swp                                        
VDD                                        |vdd                                        
SWN                                        |swn                                        
VSS                                        |vss                                        
OUT                                        |out                                        
IN                                         |in                                         
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes tg_sw_1 and tg_sw_1 are equivalent.
Flattening unmatched subcell sky130_fd_pr__pfet_01v8_C9QZQZ in circuit dac_sw_1 (0)(2 instances)
Flattening unmatched subcell sky130_fd_pr__nfet_01v8_MKNP2D in circuit dac_sw_1 (0)(2 instances)

Class dac_sw_1 (0):  Merged 76 parallel devices.
Subcircuit summary:
Circuit 1: dac_sw_1                        |Circuit 2: dac_sw_1                        
-------------------------------------------|-------------------------------------------
sky130_fd_pr__pfet_01v8 (40->2)            |sky130_fd_pr__pfet_01v8 (40->2)            
sky130_fd_pr__nfet_01v8 (40->2)            |sky130_fd_pr__nfet_01v8 (40->2)            
Number of devices: 4                       |Number of devices: 4                       
Number of nets: 8                          |Number of nets: 8                          
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: dac_sw_1                        |Circuit 2: dac_sw_1                        
-------------------------------------------|-------------------------------------------
CKB                                        |ckb                                        
CK                                         |ck                                         
IN                                         |in                                         
OUT                                        |out                                        
VDD                                        |vdd                                        
VSS                                        |vss                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes dac_sw_1 and dac_sw_1 are equivalent.
Flattening unmatched subcell sky130_fd_pr__pfet_01v8_NMY8JJ in circuit dac_sw_8 (0)(2 instances)
Flattening unmatched subcell sky130_fd_pr__nfet_01v8_54GLWN in circuit dac_sw_8 (0)(2 instances)

Class dac_sw_8 (0):  Merged 20 parallel devices.
Subcircuit summary:
Circuit 1: dac_sw_8                        |Circuit 2: dac_sw_8                        
-------------------------------------------|-------------------------------------------
sky130_fd_pr__pfet_01v8 (12->2)            |sky130_fd_pr__pfet_01v8 (12->2)            
sky130_fd_pr__nfet_01v8 (12->2)            |sky130_fd_pr__nfet_01v8 (12->2)            
Number of devices: 4                       |Number of devices: 4                       
Number of nets: 8                          |Number of nets: 8                          
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: dac_sw_8                        |Circuit 2: dac_sw_8                        
-------------------------------------------|-------------------------------------------
VDD                                        |vdd                                        
VSS                                        |vss                                        
CKB                                        |ckb                                        
CK                                         |ck                                         
IN                                         |in                                         
OUT                                        |out                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes dac_sw_8 and dac_sw_8 are equivalent.
Flattening unmatched subcell sky130_fd_pr__pfet_01v8_SEQFW4 in circuit tg_sw_8 (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__nfet_01v8_A9PWNX in circuit tg_sw_8 (0)(1 instance)

Class tg_sw_8 (0):  Merged 10 parallel devices.
Subcircuit summary:
Circuit 1: tg_sw_8                         |Circuit 2: tg_sw_8                         
-------------------------------------------|-------------------------------------------
sky130_fd_pr__pfet_01v8 (6->1)             |sky130_fd_pr__pfet_01v8 (6->1)             
sky130_fd_pr__nfet_01v8 (6->1)             |sky130_fd_pr__nfet_01v8 (6->1)             
Number of devices: 2                       |Number of devices: 2                       
Number of nets: 6                          |Number of nets: 6                          
---------------------------------------------------------------------------------------
Resolving symmetries by property value.
Resolving symmetries by pin name.
Netlists match uniquely.

Subcircuit pins:
Circuit 1: tg_sw_8                         |Circuit 2: tg_sw_8                         
-------------------------------------------|-------------------------------------------
SWP                                        |swp                                        
VDD                                        |vdd                                        
SWN                                        |swn                                        
VSS                                        |vss                                        
OUT                                        |out                                        
IN                                         |in                                         
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes tg_sw_8 and tg_sw_8 are equivalent.
Flattening unmatched subcell tg_sw_6 in circuit cdac_sw_6 (0)(3 instances)
Flattening unmatched subcell sky130_fd_pr__pfet_01v8_D9QZ56 in circuit cdac_sw_6 (0)(3 instances)
Flattening unmatched subcell sky130_fd_pr__nfet_01v8_55NS9E in circuit cdac_sw_6 (0)(3 instances)
Flattening unmatched subcell dac_sw_6 in circuit cdac_sw_6 (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__pfet_01v8_D9QZ56 in circuit cdac_sw_6 (0)(2 instances)
Flattening unmatched subcell sky130_fd_pr__nfet_01v8_55NS9E in circuit cdac_sw_6 (0)(2 instances)

Flattening instances of dac_sw_5 in cell cdac_sw_6 (1) makes a better match
Flattening instances of tg_sw_5 in cell cdac_sw_6 (1) makes a better match
Making another compare attempt.

Class cdac_sw_6 (0):  Merged 90 parallel devices.
Subcircuit summary:
Circuit 1: cdac_sw_6                       |Circuit 2: cdac_sw_6                       
-------------------------------------------|-------------------------------------------
sky130_fd_pr__pfet_01v8 (50->5)            |sky130_fd_pr__pfet_01v8 (60->5)            
sky130_fd_pr__nfet_01v8 (50->5)            |sky130_fd_pr__nfet_01v8 (60->5)            
nooverlap_clk (1)                          |nooverlap_clk (1)                          
Number of devices: 11                      |Number of devices: 11                      
Number of nets: 12                         |Number of nets: 12                         
---------------------------------------------------------------------------------------
Netlists match uniquely with property errors.
tg_sw_6_1/sky130_fd_pr__nfet_01v8_55NS9E:XM2/sky130_fd_pr__nfet_01v8:0 vs. tg_sw_5:2/sky130_fd_pr__nfet_01v8:M2:
 w circuit1: 5   circuit2: 6   (delta=18.2%, cutoff=1%)
dac_sw_6_0/sky130_fd_pr__nfet_01v8_55NS9E:XM3/sky130_fd_pr__nfet_01v8:0 vs. dac_sw_5:3/sky130_fd_pr__nfet_01v8:M3:
 w circuit1: 5   circuit2: 6   (delta=18.2%, cutoff=1%)
dac_sw_6_0//sky130_fd_pr__nfet_01v8_55NS9E_0/sky130_fd_pr__nfet_01v8:0 vs. dac_sw_5:3/sky130_fd_pr__nfet_01v8:M4:
 w circuit1: 5   circuit2: 6   (delta=18.2%, cutoff=1%)
tg_sw_6_6/sky130_fd_pr__nfet_01v8_55NS9E:XM2/sky130_fd_pr__nfet_01v8:0 vs. tg_sw_5:4/sky130_fd_pr__nfet_01v8:M2:
 w circuit1: 5   circuit2: 6   (delta=18.2%, cutoff=1%)
tg_sw_6_0/sky130_fd_pr__nfet_01v8_55NS9E:XM2/sky130_fd_pr__nfet_01v8:0 vs. tg_sw_5:5/sky130_fd_pr__nfet_01v8:M2:
 w circuit1: 5   circuit2: 6   (delta=18.2%, cutoff=1%)
tg_sw_6_1/sky130_fd_pr__pfet_01v8_D9QZ56:XM1/sky130_fd_pr__pfet_01v8:0 vs. tg_sw_5:2/sky130_fd_pr__pfet_01v8:M1:
 w circuit1: 15   circuit2: 18   (delta=18.2%, cutoff=1%)
dac_sw_6_0/sky130_fd_pr__pfet_01v8_D9QZ56:XM1/sky130_fd_pr__pfet_01v8:0 vs. dac_sw_5:3/sky130_fd_pr__pfet_01v8:M1:
 w circuit1: 15   circuit2: 18   (delta=18.2%, cutoff=1%)
dac_sw_6_0//sky130_fd_pr__pfet_01v8_D9QZ56_0/sky130_fd_pr__pfet_01v8:0 vs. dac_sw_5:3/sky130_fd_pr__pfet_01v8:M2:
 w circuit1: 15   circuit2: 18   (delta=18.2%, cutoff=1%)
tg_sw_6_6/sky130_fd_pr__pfet_01v8_D9QZ56:XM1/sky130_fd_pr__pfet_01v8:0 vs. tg_sw_5:4/sky130_fd_pr__pfet_01v8:M1:
 w circuit1: 15   circuit2: 18   (delta=18.2%, cutoff=1%)
tg_sw_6_0/sky130_fd_pr__pfet_01v8_D9QZ56:XM1/sky130_fd_pr__pfet_01v8:0 vs. tg_sw_5:5/sky130_fd_pr__pfet_01v8:M1:
 w circuit1: 15   circuit2: 18   (delta=18.2%, cutoff=1%)

Subcircuit pins:
Circuit 1: cdac_sw_6                       |Circuit 2: cdac_sw_6                       
-------------------------------------------|-------------------------------------------
CKI                                        |cki                                        
DAC_OUT                                    |dac_out                                    
BI                                         |bi                                         
VCM                                        |vcm                                        
VDDA                                       |vdda                                       
VSSA                                       |vssa                                       
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes cdac_sw_6 and cdac_sw_6 are equivalent.

Subcircuit summary:
Circuit 1: cdac_sw_4                       |Circuit 2: cdac_sw_4                       
-------------------------------------------|-------------------------------------------
tg_sw_4 (3)                                |tg_sw_4 (3)                                
dac_sw_4 (1)                               |dac_sw_4 (1)                               
nooverlap_clk (1)                          |nooverlap_clk (1)                          
Number of devices: 5                       |Number of devices: 5                       
Number of nets: 10                         |Number of nets: 10                         
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: cdac_sw_4                       |Circuit 2: cdac_sw_4                       
-------------------------------------------|-------------------------------------------
CKI                                        |cki                                        
BI                                         |bi                                         
DAC_OUT                                    |dac_out                                    
VCM                                        |vcm                                        
VDDA                                       |vdda                                       
VSSA                                       |vssa                                       
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes cdac_sw_4 and cdac_sw_4 are equivalent.

Subcircuit summary:
Circuit 1: cdac_sw_2                       |Circuit 2: cdac_sw_2                       
-------------------------------------------|-------------------------------------------
tg_sw_2 (3)                                |tg_sw_2 (3)                                
nooverlap_clk (1)                          |nooverlap_clk (1)                          
dac_sw_2 (1)                               |dac_sw_2 (1)                               
Number of devices: 5                       |Number of devices: 5                       
Number of nets: 10                         |Number of nets: 10                         
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: cdac_sw_2                       |Circuit 2: cdac_sw_2                       
-------------------------------------------|-------------------------------------------
CKI                                        |cki                                        
BI                                         |bi                                         
VCM                                        |vcm                                        
DAC_OUT                                    |dac_out                                    
VDDA                                       |vdda                                       
VSSA                                       |vssa                                       
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes cdac_sw_2 and cdac_sw_2 are equivalent.
Flattening unmatched subcell tg_sw_9 in circuit cdac_sw_9 (0)(3 instances)
Flattening unmatched subcell sky130_fd_pr__pfet_01v8_SEQ3W4 in circuit cdac_sw_9 (0)(3 instances)
Flattening unmatched subcell sky130_fd_pr__nfet_01v8_G4VVNX in circuit cdac_sw_9 (0)(3 instances)
Flattening unmatched subcell dac_sw_9 in circuit cdac_sw_9 (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__pfet_01v8_NMYCWJ in circuit cdac_sw_9 (0)(2 instances)
Flattening unmatched subcell sky130_fd_pr__nfet_01v8_KT5VMN in circuit cdac_sw_9 (0)(2 instances)

Flattening instances of dac_sw_8 in cell cdac_sw_9 (1) makes a better match
Flattening instances of tg_sw_8 in cell cdac_sw_9 (1) makes a better match
Making another compare attempt.

Class cdac_sw_9 (0):  Merged 30 parallel devices.
Subcircuit summary:
Circuit 1: cdac_sw_9                       |Circuit 2: cdac_sw_9                       
-------------------------------------------|-------------------------------------------
nooverlap_clk (1)                          |nooverlap_clk (1)                          
sky130_fd_pr__pfet_01v8 (20->5)            |sky130_fd_pr__pfet_01v8 (30->5)            
sky130_fd_pr__nfet_01v8 (20->5)            |sky130_fd_pr__nfet_01v8 (30->5)            
Number of devices: 11                      |Number of devices: 11                      
Number of nets: 12                         |Number of nets: 12                         
---------------------------------------------------------------------------------------
Netlists match uniquely with property errors.
tg_sw_9_1/sky130_fd_pr__nfet_01v8_G4VVNX:XM2/sky130_fd_pr__nfet_01v8:0 vs. tg_sw_8:2/sky130_fd_pr__nfet_01v8:M2:
 w circuit1: 2   circuit2: 3   (delta=40%, cutoff=1%)
dac_sw_9_0/sky130_fd_pr__nfet_01v8_KT5VMN:XM3/sky130_fd_pr__nfet_01v8:0 vs. dac_sw_8:3/sky130_fd_pr__nfet_01v8:M3:
 w circuit1: 2   circuit2: 3   (delta=40%, cutoff=1%)
dac_sw_9_0//sky130_fd_pr__nfet_01v8_KT5VMN_0/sky130_fd_pr__nfet_01v8:0 vs. dac_sw_8:3/sky130_fd_pr__nfet_01v8:M4:
 w circuit1: 2   circuit2: 3   (delta=40%, cutoff=1%)
tg_sw_9_9/sky130_fd_pr__nfet_01v8_G4VVNX:XM2/sky130_fd_pr__nfet_01v8:0 vs. tg_sw_8:4/sky130_fd_pr__nfet_01v8:M2:
 w circuit1: 2   circuit2: 3   (delta=40%, cutoff=1%)
tg_sw_9_0/sky130_fd_pr__nfet_01v8_G4VVNX:XM2/sky130_fd_pr__nfet_01v8:0 vs. tg_sw_8:5/sky130_fd_pr__nfet_01v8:M2:
 w circuit1: 2   circuit2: 3   (delta=40%, cutoff=1%)
tg_sw_9_1/sky130_fd_pr__pfet_01v8_SEQ3W4:XM1/sky130_fd_pr__pfet_01v8:0 vs. tg_sw_8:2/sky130_fd_pr__pfet_01v8:M1:
 w circuit1: 6   circuit2: 9   (delta=40%, cutoff=1%)
dac_sw_9_0/sky130_fd_pr__pfet_01v8_NMYCWJ:XM1/sky130_fd_pr__pfet_01v8:0 vs. dac_sw_8:3/sky130_fd_pr__pfet_01v8:M1:
 w circuit1: 6   circuit2: 9   (delta=40%, cutoff=1%)
dac_sw_9_0//sky130_fd_pr__pfet_01v8_NMYCWJ_0/sky130_fd_pr__pfet_01v8:0 vs. dac_sw_8:3/sky130_fd_pr__pfet_01v8:M2:
 w circuit1: 6   circuit2: 9   (delta=40%, cutoff=1%)
tg_sw_9_9/sky130_fd_pr__pfet_01v8_SEQ3W4:XM1/sky130_fd_pr__pfet_01v8:0 vs. tg_sw_8:4/sky130_fd_pr__pfet_01v8:M1:
 w circuit1: 6   circuit2: 9   (delta=40%, cutoff=1%)
tg_sw_9_0/sky130_fd_pr__pfet_01v8_SEQ3W4:XM1/sky130_fd_pr__pfet_01v8:0 vs. tg_sw_8:5/sky130_fd_pr__pfet_01v8:M1:
 w circuit1: 6   circuit2: 9   (delta=40%, cutoff=1%)

Subcircuit pins:
Circuit 1: cdac_sw_9                       |Circuit 2: cdac_sw_9                       
-------------------------------------------|-------------------------------------------
VCM                                        |vcm                                        
DAC_OUT                                    |dac_out                                    
VDDA                                       |vdda                                       
VSSA                                       |vssa                                       
BI                                         |bi                                         
CKI                                        |cki                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes cdac_sw_9 and cdac_sw_9 are equivalent.

Subcircuit summary:
Circuit 1: cdac_sw_7                       |Circuit 2: cdac_sw_7                       
-------------------------------------------|-------------------------------------------
nooverlap_clk (1)                          |nooverlap_clk (1)                          
tg_sw_7 (3)                                |tg_sw_7 (3)                                
dac_sw_7 (1)                               |dac_sw_7 (1)                               
Number of devices: 5                       |Number of devices: 5                       
Number of nets: 10                         |Number of nets: 10                         
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: cdac_sw_7                       |Circuit 2: cdac_sw_7                       
-------------------------------------------|-------------------------------------------
VCM                                        |vcm                                        
VDDA                                       |vdda                                       
VSSA                                       |vssa                                       
DAC_OUT                                    |dac_out                                    
CKI                                        |cki                                        
BI                                         |bi                                         
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes cdac_sw_7 and cdac_sw_7 are equivalent.

Subcircuit summary:
Circuit 1: cdac_sw_10                      |Circuit 2: cdac_sw_10                      
-------------------------------------------|-------------------------------------------
tg_sw_10 (3)                               |tg_sw_10 (3)                               
nooverlap_clk (1)                          |nooverlap_clk (1)                          
dac_sw_10 (1)                              |dac_sw_10 (1)                              
Number of devices: 5                       |Number of devices: 5                       
Number of nets: 10                         |Number of nets: 10                         
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: cdac_sw_10                      |Circuit 2: cdac_sw_10                      
-------------------------------------------|-------------------------------------------
CKI                                        |cki                                        
BI                                         |bi                                         
VCM                                        |vcm                                        
DAC_OUT                                    |dac_out                                    
VDDA                                       |vdda                                       
VSSA                                       |vssa                                       
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes cdac_sw_10 and cdac_sw_10 are equivalent.

Subcircuit summary:
Circuit 1: cdac_sw_5                       |Circuit 2: cdac_sw_5                       
-------------------------------------------|-------------------------------------------
nooverlap_clk (1)                          |nooverlap_clk (1)                          
tg_sw_5 (3)                                |tg_sw_5 (3)                                
dac_sw_5 (1)                               |dac_sw_5 (1)                               
Number of devices: 5                       |Number of devices: 5                       
Number of nets: 10                         |Number of nets: 10                         
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: cdac_sw_5                       |Circuit 2: cdac_sw_5                       
-------------------------------------------|-------------------------------------------
VCM                                        |vcm                                        
VDDA                                       |vdda                                       
VSSA                                       |vssa                                       
DAC_OUT                                    |dac_out                                    
CKI                                        |cki                                        
BI                                         |bi                                         
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes cdac_sw_5 and cdac_sw_5 are equivalent.

Subcircuit summary:
Circuit 1: cdac_sw_3                       |Circuit 2: cdac_sw_3                       
-------------------------------------------|-------------------------------------------
nooverlap_clk (1)                          |nooverlap_clk (1)                          
tg_sw_3 (3)                                |tg_sw_3 (3)                                
dac_sw_3 (1)                               |dac_sw_3 (1)                               
Number of devices: 5                       |Number of devices: 5                       
Number of nets: 10                         |Number of nets: 10                         
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: cdac_sw_3                       |Circuit 2: cdac_sw_3                       
-------------------------------------------|-------------------------------------------
VCM                                        |VCM                                        
VDDA                                       |VDDA                                       
VSSA                                       |VSSA                                       
DAC_OUT                                    |DAC_OUT                                    
CKI                                        |CKI                                        
BI                                         |BI                                         
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes cdac_sw_3 and cdac_sw_3 are equivalent.

Subcircuit summary:
Circuit 1: cdac_sw_1                       |Circuit 2: cdac_sw_1                       
-------------------------------------------|-------------------------------------------
nooverlap_clk (1)                          |nooverlap_clk (1)                          
tg_sw_1 (3)                                |tg_sw_1 (3)                                
dac_sw_1 (1)                               |dac_sw_1 (1)                               
Number of devices: 5                       |Number of devices: 5                       
Number of nets: 10                         |Number of nets: 10                         
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: cdac_sw_1                       |Circuit 2: cdac_sw_1                       
-------------------------------------------|-------------------------------------------
VCM                                        |vcm                                        
VDDA                                       |vdda                                       
VSSA                                       |vssa                                       
DAC_OUT                                    |dac_out                                    
CKI                                        |cki                                        
BI                                         |bi                                         
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes cdac_sw_1 and cdac_sw_1 are equivalent.

Subcircuit summary:
Circuit 1: cdac_sw_8                       |Circuit 2: cdac_sw_8                       
-------------------------------------------|-------------------------------------------
dac_sw_8 (1)                               |dac_sw_8 (1)                               
tg_sw_8 (3)                                |tg_sw_8 (3)                                
nooverlap_clk (1)                          |nooverlap_clk (1)                          
Number of devices: 5                       |Number of devices: 5                       
Number of nets: 10                         |Number of nets: 10                         
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: cdac_sw_8                       |Circuit 2: cdac_sw_8                       
-------------------------------------------|-------------------------------------------
VCM                                        |vcm                                        
DAC_OUT                                    |dac_out                                    
VDDA                                       |vdda                                       
VSSA                                       |vssa                                       
CKI                                        |cki                                        
BI                                         |bi                                         
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes cdac_sw_8 and cdac_sw_8 are equivalent.
Flattening unmatched subcell sky130_fd_pr__cap_mim_m3_1_8CZEMF in circuit x10b_cap_array (0)(1 instance)

Class x10b_cap_array (0):  Merged 1110 parallel devices.
Subcircuit summary:
Circuit 1: x10b_cap_array                  |Circuit 2: x10b_cap_array                  
-------------------------------------------|-------------------------------------------
sky130_fd_pr__cap_mim_m3_1 (1122->12)      |sky130_fd_pr__cap_mim_m3_1 (1088->12)      
Number of devices: 12                      |Number of devices: 12                      
Number of nets: 14                         |Number of nets: 14                         
---------------------------------------------------------------------------------------
Resolving symmetries by property value.
Resolving symmetries by pin name.
Netlists match uniquely with property errors.
sky130_fd_pr__cap_mim_m3_1_8CZEMF_0/sky130_fd_pr__cap_mim_m3_1:1 vs. sky130_fd_pr__cap_mim_m3_1:C12:
 M circuit1: 98   circuit2: 64   (delta=34, cutoff=0)

Subcircuit pins:
Circuit 1: x10b_cap_array                  |Circuit 2: x10b_cap_array                  
-------------------------------------------|-------------------------------------------
SW[2]                                      |sw[2]                                      
SW[3]                                      |sw[3]                                      
SW[4]                                      |sw[4]                                      
SW[5]                                      |sw[5]                                      
SW[6]                                      |sw[6]                                      
SW[7]                                      |sw[7]                                      
SW[8]                                      |sw[8]                                      
SW[9]                                      |sw[9]                                      
VCM                                        |vcm                                        
SW[0]                                      |sw[0]                                      
SW[1]                                      |sw[1]                                      
VC                                         |vc                                         
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes x10b_cap_array and x10b_cap_array are equivalent.

Subcircuit summary:
Circuit 1: cdac_sw_10b                     |Circuit 2: cdac_sw_10b                     
-------------------------------------------|-------------------------------------------
cdac_sw_6 (1)                              |cdac_sw_6 (1)                              
cdac_sw_4 (1)                              |cdac_sw_4 (1)                              
cdac_sw_2 (1)                              |cdac_sw_2 (1)                              
cdac_sw_9 (1)                              |cdac_sw_9 (1)                              
cdac_sw_7 (1)                              |cdac_sw_7 (1)                              
cdac_sw_10 (1)                             |cdac_sw_10 (1)                             
cdac_sw_5 (1)                              |cdac_sw_5 (1)                              
cdac_sw_3 (1)                              |cdac_sw_3 (1)                              
cdac_sw_1 (1)                              |cdac_sw_1 (1)                              
cdac_sw_8 (1)                              |cdac_sw_8 (1)                              
Number of devices: 10                      |Number of devices: 10                      
Number of nets: 33                         |Number of nets: 33                         
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: cdac_sw_10b                     |Circuit 2: cdac_sw_10b                     
-------------------------------------------|-------------------------------------------
CF[0]                                      |CF[0]                                      
SW_IN[0]                                   |SW_IN[0]                                   
SWN[0]                                     |SWN[0]                                     
CF[2]                                      |CF[2]                                      
SW_IN[2]                                   |SW_IN[2]                                   
SWN[2]                                     |SWN[2]                                     
CF[4]                                      |CF[4]                                      
SW_IN[4]                                   |SW_IN[4]                                   
SWN[4]                                     |SWN[4]                                     
CF[6]                                      |CF[6]                                      
SW_IN[6]                                   |SW_IN[6]                                   
SWN[6]                                     |SWN[6]                                     
CF[8]                                      |CF[8]                                      
SW_IN[8]                                   |SW_IN[8]                                   
SWN[8]                                     |SWN[8]                                     
CF[1]                                      |CF[1]                                      
SW_IN[1]                                   |SW_IN[1]                                   
SWN[1]                                     |SWN[1]                                     
CF[3]                                      |CF[3]                                      
SW_IN[3]                                   |SW_IN[3]                                   
SWN[3]                                     |SWN[3]                                     
CF[5]                                      |CF[5]                                      
SW_IN[5]                                   |SW_IN[5]                                   
SWN[5]                                     |SWN[5]                                     
CF[7]                                      |CF[7]                                      
SW_IN[7]                                   |SW_IN[7]                                   
SWN[7]                                     |SWN[7]                                     
CF[9]                                      |CF[9]                                      
SW_IN[9]                                   |SW_IN[9]                                   
SWN[9]                                     |SWN[9]                                     
VDD                                        |VDD                                        
VCM                                        |VCM                                        
VSS                                        |VSS                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes cdac_sw_10b and cdac_sw_10b are equivalent.

Subcircuit summary:
Circuit 1: single_10b_cdac                 |Circuit 2: single_10b_cdac                 
-------------------------------------------|-------------------------------------------
x10b_cap_array (1)                         |x10b_cap_array (1)                         
cdac_sw_10b (1)                            |cdac_sw_10b (1)                            
Number of devices: 2                       |Number of devices: 2                       
Number of nets: 34                         |Number of nets: 34                         
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: single_10b_cdac                 |Circuit 2: single_10b_cdac                 
-------------------------------------------|-------------------------------------------
VC                                         |VC                                         
VDD                                        |VDD                                        
CF[0]                                      |CF[0]                                      
CF[1]                                      |CF[1]                                      
CF[2]                                      |CF[2]                                      
CF[3]                                      |CF[3]                                      
CF[4]                                      |CF[4]                                      
CF[5]                                      |CF[5]                                      
CF[6]                                      |CF[6]                                      
CF[7]                                      |CF[7]                                      
CF[8]                                      |CF[8]                                      
CF[9]                                      |CF[9]                                      
SW_IN[0]                                   |SW_IN[0]                                   
SW_IN[1]                                   |SW_IN[1]                                   
SW_IN[2]                                   |SW_IN[2]                                   
SW_IN[3]                                   |SW_IN[3]                                   
SW_IN[4]                                   |SW_IN[4]                                   
SW_IN[5]                                   |SW_IN[5]                                   
SW_IN[6]                                   |SW_IN[6]                                   
SW_IN[7]                                   |SW_IN[7]                                   
SW_IN[8]                                   |SW_IN[8]                                   
SW_IN[9]                                   |SW_IN[9]                                   
VSS                                        |VSS                                        
VCM                                        |VCM                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes single_10b_cdac and single_10b_cdac are equivalent.

Subcircuit summary:
Circuit 1: cdac                            |Circuit 2: cdac                            
-------------------------------------------|-------------------------------------------
single_10b_cdac (2)                        |single_10b_cdac (2)                        
Number of devices: 2                       |Number of devices: 2                       
Number of nets: 35                         |Number of nets: 35                         
---------------------------------------------------------------------------------------
Resolving symmetries by property value.
Resolving symmetries by pin name.
Netlists match uniquely.

Subcircuit pins:
Circuit 1: cdac                            |Circuit 2: cdac                            
-------------------------------------------|-------------------------------------------
SWP_IN[0]                                  |SWP_IN[0]                                  
SWN_IN[0]                                  |SWN_IN[0]                                  
SWP_IN[1]                                  |SWP_IN[1]                                  
SWN_IN[1]                                  |SWN_IN[1]                                  
SWP_IN[2]                                  |SWP_IN[2]                                  
SWN_IN[2]                                  |SWN_IN[2]                                  
SWP_IN[3]                                  |SWP_IN[3]                                  
SWN_IN[3]                                  |SWN_IN[3]                                  
SWP_IN[4]                                  |SWP_IN[4]                                  
SWN_IN[4]                                  |SWN_IN[4]                                  
SWP_IN[5]                                  |SWP_IN[5]                                  
SWN_IN[5]                                  |SWN_IN[5]                                  
SWP_IN[6]                                  |SWP_IN[6]                                  
SWN_IN[6]                                  |SWN_IN[6]                                  
SWP_IN[7]                                  |SWP_IN[7]                                  
SWN_IN[7]                                  |SWN_IN[7]                                  
SWP_IN[8]                                  |SWP_IN[8]                                  
SWN_IN[8]                                  |SWN_IN[8]                                  
SWP_IN[9]                                  |SWP_IN[9]                                  
SWN_IN[9]                                  |SWN_IN[9]                                  
VCP                                        |VCP                                        
VCN                                        |VCN                                        
VDD                                        |VDD                                        
CF[0]                                      |CF[0]                                      
CF[1]                                      |CF[1]                                      
CF[2]                                      |CF[2]                                      
CF[3]                                      |CF[3]                                      
CF[4]                                      |CF[4]                                      
CF[5]                                      |CF[5]                                      
CF[6]                                      |CF[6]                                      
CF[7]                                      |CF[7]                                      
CF[8]                                      |CF[8]                                      
CF[9]                                      |CF[9]                                      
VCM                                        |VCM                                        
VSS                                        |VSS                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes cdac and cdac are equivalent.

Final result: Circuits match uniquely.
.

The following cells had property errors:
 cdac_sw_6
 cdac_sw_9
 x10b_cap_array
