// Seed: 1032539304
module module_0 (
    output wor id_0,
    input supply0 id_1,
    output wand id_2,
    input tri1 id_3,
    input uwire id_4,
    input tri1 id_5,
    input tri id_6,
    input uwire id_7,
    output uwire id_8,
    input wand id_9
);
  assign module_1.id_4 = 0;
endmodule
module module_1 #(
    parameter id_3 = 32'd90
) (
    input wire id_0,
    output wire id_1,
    output wor id_2,
    input tri1 _id_3,
    output supply0 id_4,
    input uwire id_5,
    output uwire id_6
);
  parameter id_8 = (1);
  logic [7:0][-1 : 1] id_9;
  assign id_9[id_3] = -1;
  module_0 modCall_1 (
      id_2,
      id_0,
      id_6,
      id_0,
      id_0,
      id_5,
      id_0,
      id_0,
      id_4,
      id_0
  );
endmodule
