# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Cafetera.srcs/sources_1/new/clk_divider.vhd" \
"../../../../Cafetera.srcs/sim_1/new/tb_clk_divider.vhd" \

# Do not sort compile order
nosort
