
InductionMotor.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000082fc  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000ba8  080084a0  080084a0  000094a0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009048  08009048  0000b1e0  2**0
                  CONTENTS
  4 .ARM          00000008  08009048  08009048  0000a048  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009050  08009050  0000b1e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009050  08009050  0000a050  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08009054  08009054  0000a054  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e0  20000000  08009058  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000003f0  200001e0  08009238  0000b1e0  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200005d0  08009238  0000b5d0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000b1e0  2**0
                  CONTENTS, READONLY
 12 .debug_info   00011558  00000000  00000000  0000b210  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002594  00000000  00000000  0001c768  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000db8  00000000  00000000  0001ed00  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000a7d  00000000  00000000  0001fab8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000171f7  00000000  00000000  00020535  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001078e  00000000  00000000  0003772c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00092c4e  00000000  00000000  00047eba  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      000000bc  00000000  00000000  000dab08  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004808  00000000  00000000  000dabc4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000055  00000000  00000000  000df3cc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_loc    000000fa  00000000  00000000  000df421  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_ranges 00000010  00000000  00000000  000df51b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001e0 	.word	0x200001e0
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08008484 	.word	0x08008484

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001e4 	.word	0x200001e4
 80001dc:	08008484 	.word	0x08008484

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <strlen>:
 8000280:	4603      	mov	r3, r0
 8000282:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000286:	2a00      	cmp	r2, #0
 8000288:	d1fb      	bne.n	8000282 <strlen+0x2>
 800028a:	1a18      	subs	r0, r3, r0
 800028c:	3801      	subs	r0, #1
 800028e:	4770      	bx	lr

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	@ 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2uiz>:
 8000bb8:	004a      	lsls	r2, r1, #1
 8000bba:	d211      	bcs.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bbc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bc0:	d211      	bcs.n	8000be6 <__aeabi_d2uiz+0x2e>
 8000bc2:	d50d      	bpl.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bc4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bc8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bcc:	d40e      	bmi.n	8000bec <__aeabi_d2uiz+0x34>
 8000bce:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bd2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bd6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bda:	fa23 f002 	lsr.w	r0, r3, r2
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bea:	d102      	bne.n	8000bf2 <__aeabi_d2uiz+0x3a>
 8000bec:	f04f 30ff 	mov.w	r0, #4294967295
 8000bf0:	4770      	bx	lr
 8000bf2:	f04f 0000 	mov.w	r0, #0
 8000bf6:	4770      	bx	lr

08000bf8 <__aeabi_uldivmod>:
 8000bf8:	b953      	cbnz	r3, 8000c10 <__aeabi_uldivmod+0x18>
 8000bfa:	b94a      	cbnz	r2, 8000c10 <__aeabi_uldivmod+0x18>
 8000bfc:	2900      	cmp	r1, #0
 8000bfe:	bf08      	it	eq
 8000c00:	2800      	cmpeq	r0, #0
 8000c02:	bf1c      	itt	ne
 8000c04:	f04f 31ff 	movne.w	r1, #4294967295
 8000c08:	f04f 30ff 	movne.w	r0, #4294967295
 8000c0c:	f000 b96a 	b.w	8000ee4 <__aeabi_idiv0>
 8000c10:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c14:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c18:	f000 f806 	bl	8000c28 <__udivmoddi4>
 8000c1c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c20:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c24:	b004      	add	sp, #16
 8000c26:	4770      	bx	lr

08000c28 <__udivmoddi4>:
 8000c28:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c2c:	9d08      	ldr	r5, [sp, #32]
 8000c2e:	460c      	mov	r4, r1
 8000c30:	2b00      	cmp	r3, #0
 8000c32:	d14e      	bne.n	8000cd2 <__udivmoddi4+0xaa>
 8000c34:	4694      	mov	ip, r2
 8000c36:	458c      	cmp	ip, r1
 8000c38:	4686      	mov	lr, r0
 8000c3a:	fab2 f282 	clz	r2, r2
 8000c3e:	d962      	bls.n	8000d06 <__udivmoddi4+0xde>
 8000c40:	b14a      	cbz	r2, 8000c56 <__udivmoddi4+0x2e>
 8000c42:	f1c2 0320 	rsb	r3, r2, #32
 8000c46:	4091      	lsls	r1, r2
 8000c48:	fa20 f303 	lsr.w	r3, r0, r3
 8000c4c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c50:	4319      	orrs	r1, r3
 8000c52:	fa00 fe02 	lsl.w	lr, r0, r2
 8000c56:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000c5a:	fa1f f68c 	uxth.w	r6, ip
 8000c5e:	fbb1 f4f7 	udiv	r4, r1, r7
 8000c62:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000c66:	fb07 1114 	mls	r1, r7, r4, r1
 8000c6a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c6e:	fb04 f106 	mul.w	r1, r4, r6
 8000c72:	4299      	cmp	r1, r3
 8000c74:	d90a      	bls.n	8000c8c <__udivmoddi4+0x64>
 8000c76:	eb1c 0303 	adds.w	r3, ip, r3
 8000c7a:	f104 30ff 	add.w	r0, r4, #4294967295
 8000c7e:	f080 8112 	bcs.w	8000ea6 <__udivmoddi4+0x27e>
 8000c82:	4299      	cmp	r1, r3
 8000c84:	f240 810f 	bls.w	8000ea6 <__udivmoddi4+0x27e>
 8000c88:	3c02      	subs	r4, #2
 8000c8a:	4463      	add	r3, ip
 8000c8c:	1a59      	subs	r1, r3, r1
 8000c8e:	fa1f f38e 	uxth.w	r3, lr
 8000c92:	fbb1 f0f7 	udiv	r0, r1, r7
 8000c96:	fb07 1110 	mls	r1, r7, r0, r1
 8000c9a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c9e:	fb00 f606 	mul.w	r6, r0, r6
 8000ca2:	429e      	cmp	r6, r3
 8000ca4:	d90a      	bls.n	8000cbc <__udivmoddi4+0x94>
 8000ca6:	eb1c 0303 	adds.w	r3, ip, r3
 8000caa:	f100 31ff 	add.w	r1, r0, #4294967295
 8000cae:	f080 80fc 	bcs.w	8000eaa <__udivmoddi4+0x282>
 8000cb2:	429e      	cmp	r6, r3
 8000cb4:	f240 80f9 	bls.w	8000eaa <__udivmoddi4+0x282>
 8000cb8:	4463      	add	r3, ip
 8000cba:	3802      	subs	r0, #2
 8000cbc:	1b9b      	subs	r3, r3, r6
 8000cbe:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000cc2:	2100      	movs	r1, #0
 8000cc4:	b11d      	cbz	r5, 8000cce <__udivmoddi4+0xa6>
 8000cc6:	40d3      	lsrs	r3, r2
 8000cc8:	2200      	movs	r2, #0
 8000cca:	e9c5 3200 	strd	r3, r2, [r5]
 8000cce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cd2:	428b      	cmp	r3, r1
 8000cd4:	d905      	bls.n	8000ce2 <__udivmoddi4+0xba>
 8000cd6:	b10d      	cbz	r5, 8000cdc <__udivmoddi4+0xb4>
 8000cd8:	e9c5 0100 	strd	r0, r1, [r5]
 8000cdc:	2100      	movs	r1, #0
 8000cde:	4608      	mov	r0, r1
 8000ce0:	e7f5      	b.n	8000cce <__udivmoddi4+0xa6>
 8000ce2:	fab3 f183 	clz	r1, r3
 8000ce6:	2900      	cmp	r1, #0
 8000ce8:	d146      	bne.n	8000d78 <__udivmoddi4+0x150>
 8000cea:	42a3      	cmp	r3, r4
 8000cec:	d302      	bcc.n	8000cf4 <__udivmoddi4+0xcc>
 8000cee:	4290      	cmp	r0, r2
 8000cf0:	f0c0 80f0 	bcc.w	8000ed4 <__udivmoddi4+0x2ac>
 8000cf4:	1a86      	subs	r6, r0, r2
 8000cf6:	eb64 0303 	sbc.w	r3, r4, r3
 8000cfa:	2001      	movs	r0, #1
 8000cfc:	2d00      	cmp	r5, #0
 8000cfe:	d0e6      	beq.n	8000cce <__udivmoddi4+0xa6>
 8000d00:	e9c5 6300 	strd	r6, r3, [r5]
 8000d04:	e7e3      	b.n	8000cce <__udivmoddi4+0xa6>
 8000d06:	2a00      	cmp	r2, #0
 8000d08:	f040 8090 	bne.w	8000e2c <__udivmoddi4+0x204>
 8000d0c:	eba1 040c 	sub.w	r4, r1, ip
 8000d10:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000d14:	fa1f f78c 	uxth.w	r7, ip
 8000d18:	2101      	movs	r1, #1
 8000d1a:	fbb4 f6f8 	udiv	r6, r4, r8
 8000d1e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000d22:	fb08 4416 	mls	r4, r8, r6, r4
 8000d26:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000d2a:	fb07 f006 	mul.w	r0, r7, r6
 8000d2e:	4298      	cmp	r0, r3
 8000d30:	d908      	bls.n	8000d44 <__udivmoddi4+0x11c>
 8000d32:	eb1c 0303 	adds.w	r3, ip, r3
 8000d36:	f106 34ff 	add.w	r4, r6, #4294967295
 8000d3a:	d202      	bcs.n	8000d42 <__udivmoddi4+0x11a>
 8000d3c:	4298      	cmp	r0, r3
 8000d3e:	f200 80cd 	bhi.w	8000edc <__udivmoddi4+0x2b4>
 8000d42:	4626      	mov	r6, r4
 8000d44:	1a1c      	subs	r4, r3, r0
 8000d46:	fa1f f38e 	uxth.w	r3, lr
 8000d4a:	fbb4 f0f8 	udiv	r0, r4, r8
 8000d4e:	fb08 4410 	mls	r4, r8, r0, r4
 8000d52:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000d56:	fb00 f707 	mul.w	r7, r0, r7
 8000d5a:	429f      	cmp	r7, r3
 8000d5c:	d908      	bls.n	8000d70 <__udivmoddi4+0x148>
 8000d5e:	eb1c 0303 	adds.w	r3, ip, r3
 8000d62:	f100 34ff 	add.w	r4, r0, #4294967295
 8000d66:	d202      	bcs.n	8000d6e <__udivmoddi4+0x146>
 8000d68:	429f      	cmp	r7, r3
 8000d6a:	f200 80b0 	bhi.w	8000ece <__udivmoddi4+0x2a6>
 8000d6e:	4620      	mov	r0, r4
 8000d70:	1bdb      	subs	r3, r3, r7
 8000d72:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d76:	e7a5      	b.n	8000cc4 <__udivmoddi4+0x9c>
 8000d78:	f1c1 0620 	rsb	r6, r1, #32
 8000d7c:	408b      	lsls	r3, r1
 8000d7e:	fa22 f706 	lsr.w	r7, r2, r6
 8000d82:	431f      	orrs	r7, r3
 8000d84:	fa20 fc06 	lsr.w	ip, r0, r6
 8000d88:	fa04 f301 	lsl.w	r3, r4, r1
 8000d8c:	ea43 030c 	orr.w	r3, r3, ip
 8000d90:	40f4      	lsrs	r4, r6
 8000d92:	fa00 f801 	lsl.w	r8, r0, r1
 8000d96:	0c38      	lsrs	r0, r7, #16
 8000d98:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000d9c:	fbb4 fef0 	udiv	lr, r4, r0
 8000da0:	fa1f fc87 	uxth.w	ip, r7
 8000da4:	fb00 441e 	mls	r4, r0, lr, r4
 8000da8:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000dac:	fb0e f90c 	mul.w	r9, lr, ip
 8000db0:	45a1      	cmp	r9, r4
 8000db2:	fa02 f201 	lsl.w	r2, r2, r1
 8000db6:	d90a      	bls.n	8000dce <__udivmoddi4+0x1a6>
 8000db8:	193c      	adds	r4, r7, r4
 8000dba:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000dbe:	f080 8084 	bcs.w	8000eca <__udivmoddi4+0x2a2>
 8000dc2:	45a1      	cmp	r9, r4
 8000dc4:	f240 8081 	bls.w	8000eca <__udivmoddi4+0x2a2>
 8000dc8:	f1ae 0e02 	sub.w	lr, lr, #2
 8000dcc:	443c      	add	r4, r7
 8000dce:	eba4 0409 	sub.w	r4, r4, r9
 8000dd2:	fa1f f983 	uxth.w	r9, r3
 8000dd6:	fbb4 f3f0 	udiv	r3, r4, r0
 8000dda:	fb00 4413 	mls	r4, r0, r3, r4
 8000dde:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000de2:	fb03 fc0c 	mul.w	ip, r3, ip
 8000de6:	45a4      	cmp	ip, r4
 8000de8:	d907      	bls.n	8000dfa <__udivmoddi4+0x1d2>
 8000dea:	193c      	adds	r4, r7, r4
 8000dec:	f103 30ff 	add.w	r0, r3, #4294967295
 8000df0:	d267      	bcs.n	8000ec2 <__udivmoddi4+0x29a>
 8000df2:	45a4      	cmp	ip, r4
 8000df4:	d965      	bls.n	8000ec2 <__udivmoddi4+0x29a>
 8000df6:	3b02      	subs	r3, #2
 8000df8:	443c      	add	r4, r7
 8000dfa:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000dfe:	fba0 9302 	umull	r9, r3, r0, r2
 8000e02:	eba4 040c 	sub.w	r4, r4, ip
 8000e06:	429c      	cmp	r4, r3
 8000e08:	46ce      	mov	lr, r9
 8000e0a:	469c      	mov	ip, r3
 8000e0c:	d351      	bcc.n	8000eb2 <__udivmoddi4+0x28a>
 8000e0e:	d04e      	beq.n	8000eae <__udivmoddi4+0x286>
 8000e10:	b155      	cbz	r5, 8000e28 <__udivmoddi4+0x200>
 8000e12:	ebb8 030e 	subs.w	r3, r8, lr
 8000e16:	eb64 040c 	sbc.w	r4, r4, ip
 8000e1a:	fa04 f606 	lsl.w	r6, r4, r6
 8000e1e:	40cb      	lsrs	r3, r1
 8000e20:	431e      	orrs	r6, r3
 8000e22:	40cc      	lsrs	r4, r1
 8000e24:	e9c5 6400 	strd	r6, r4, [r5]
 8000e28:	2100      	movs	r1, #0
 8000e2a:	e750      	b.n	8000cce <__udivmoddi4+0xa6>
 8000e2c:	f1c2 0320 	rsb	r3, r2, #32
 8000e30:	fa20 f103 	lsr.w	r1, r0, r3
 8000e34:	fa0c fc02 	lsl.w	ip, ip, r2
 8000e38:	fa24 f303 	lsr.w	r3, r4, r3
 8000e3c:	4094      	lsls	r4, r2
 8000e3e:	430c      	orrs	r4, r1
 8000e40:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e44:	fa00 fe02 	lsl.w	lr, r0, r2
 8000e48:	fa1f f78c 	uxth.w	r7, ip
 8000e4c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e50:	fb08 3110 	mls	r1, r8, r0, r3
 8000e54:	0c23      	lsrs	r3, r4, #16
 8000e56:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e5a:	fb00 f107 	mul.w	r1, r0, r7
 8000e5e:	4299      	cmp	r1, r3
 8000e60:	d908      	bls.n	8000e74 <__udivmoddi4+0x24c>
 8000e62:	eb1c 0303 	adds.w	r3, ip, r3
 8000e66:	f100 36ff 	add.w	r6, r0, #4294967295
 8000e6a:	d22c      	bcs.n	8000ec6 <__udivmoddi4+0x29e>
 8000e6c:	4299      	cmp	r1, r3
 8000e6e:	d92a      	bls.n	8000ec6 <__udivmoddi4+0x29e>
 8000e70:	3802      	subs	r0, #2
 8000e72:	4463      	add	r3, ip
 8000e74:	1a5b      	subs	r3, r3, r1
 8000e76:	b2a4      	uxth	r4, r4
 8000e78:	fbb3 f1f8 	udiv	r1, r3, r8
 8000e7c:	fb08 3311 	mls	r3, r8, r1, r3
 8000e80:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000e84:	fb01 f307 	mul.w	r3, r1, r7
 8000e88:	42a3      	cmp	r3, r4
 8000e8a:	d908      	bls.n	8000e9e <__udivmoddi4+0x276>
 8000e8c:	eb1c 0404 	adds.w	r4, ip, r4
 8000e90:	f101 36ff 	add.w	r6, r1, #4294967295
 8000e94:	d213      	bcs.n	8000ebe <__udivmoddi4+0x296>
 8000e96:	42a3      	cmp	r3, r4
 8000e98:	d911      	bls.n	8000ebe <__udivmoddi4+0x296>
 8000e9a:	3902      	subs	r1, #2
 8000e9c:	4464      	add	r4, ip
 8000e9e:	1ae4      	subs	r4, r4, r3
 8000ea0:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000ea4:	e739      	b.n	8000d1a <__udivmoddi4+0xf2>
 8000ea6:	4604      	mov	r4, r0
 8000ea8:	e6f0      	b.n	8000c8c <__udivmoddi4+0x64>
 8000eaa:	4608      	mov	r0, r1
 8000eac:	e706      	b.n	8000cbc <__udivmoddi4+0x94>
 8000eae:	45c8      	cmp	r8, r9
 8000eb0:	d2ae      	bcs.n	8000e10 <__udivmoddi4+0x1e8>
 8000eb2:	ebb9 0e02 	subs.w	lr, r9, r2
 8000eb6:	eb63 0c07 	sbc.w	ip, r3, r7
 8000eba:	3801      	subs	r0, #1
 8000ebc:	e7a8      	b.n	8000e10 <__udivmoddi4+0x1e8>
 8000ebe:	4631      	mov	r1, r6
 8000ec0:	e7ed      	b.n	8000e9e <__udivmoddi4+0x276>
 8000ec2:	4603      	mov	r3, r0
 8000ec4:	e799      	b.n	8000dfa <__udivmoddi4+0x1d2>
 8000ec6:	4630      	mov	r0, r6
 8000ec8:	e7d4      	b.n	8000e74 <__udivmoddi4+0x24c>
 8000eca:	46d6      	mov	lr, sl
 8000ecc:	e77f      	b.n	8000dce <__udivmoddi4+0x1a6>
 8000ece:	4463      	add	r3, ip
 8000ed0:	3802      	subs	r0, #2
 8000ed2:	e74d      	b.n	8000d70 <__udivmoddi4+0x148>
 8000ed4:	4606      	mov	r6, r0
 8000ed6:	4623      	mov	r3, r4
 8000ed8:	4608      	mov	r0, r1
 8000eda:	e70f      	b.n	8000cfc <__udivmoddi4+0xd4>
 8000edc:	3e02      	subs	r6, #2
 8000ede:	4463      	add	r3, ip
 8000ee0:	e730      	b.n	8000d44 <__udivmoddi4+0x11c>
 8000ee2:	bf00      	nop

08000ee4 <__aeabi_idiv0>:
 8000ee4:	4770      	bx	lr
 8000ee6:	bf00      	nop

08000ee8 <ParseSBUS>:
#include "Sbus.h"

void ParseSBUS(tsbus* sbus){
 8000ee8:	b480      	push	{r7}
 8000eea:	b083      	sub	sp, #12
 8000eec:	af00      	add	r7, sp, #0
 8000eee:	6078      	str	r0, [r7, #4]
	sbus->ch[0]  = ( (sbus->ReceivedData[1]		| sbus->ReceivedData[2]<<8) 								& 0x07FF );
 8000ef0:	687b      	ldr	r3, [r7, #4]
 8000ef2:	785b      	ldrb	r3, [r3, #1]
 8000ef4:	b21a      	sxth	r2, r3
 8000ef6:	687b      	ldr	r3, [r7, #4]
 8000ef8:	789b      	ldrb	r3, [r3, #2]
 8000efa:	021b      	lsls	r3, r3, #8
 8000efc:	b21b      	sxth	r3, r3
 8000efe:	4313      	orrs	r3, r2
 8000f00:	b21b      	sxth	r3, r3
 8000f02:	b29b      	uxth	r3, r3
 8000f04:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8000f08:	b29a      	uxth	r2, r3
 8000f0a:	687b      	ldr	r3, [r7, #4]
 8000f0c:	835a      	strh	r2, [r3, #26]
	sbus->ch[1]  = ( (sbus->ReceivedData[2]>>3	| sbus->ReceivedData[3]<<5) 								& 0x07FF );
 8000f0e:	687b      	ldr	r3, [r7, #4]
 8000f10:	789b      	ldrb	r3, [r3, #2]
 8000f12:	08db      	lsrs	r3, r3, #3
 8000f14:	b2db      	uxtb	r3, r3
 8000f16:	b21a      	sxth	r2, r3
 8000f18:	687b      	ldr	r3, [r7, #4]
 8000f1a:	78db      	ldrb	r3, [r3, #3]
 8000f1c:	015b      	lsls	r3, r3, #5
 8000f1e:	b21b      	sxth	r3, r3
 8000f20:	4313      	orrs	r3, r2
 8000f22:	b21b      	sxth	r3, r3
 8000f24:	b29b      	uxth	r3, r3
 8000f26:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8000f2a:	b29a      	uxth	r2, r3
 8000f2c:	687b      	ldr	r3, [r7, #4]
 8000f2e:	839a      	strh	r2, [r3, #28]
	sbus->ch[2]  = ( (sbus->ReceivedData[3]>>6	| sbus->ReceivedData[4]<<2 	| sbus->ReceivedData[5]<<10 ) 	& 0x07FF );
 8000f30:	687b      	ldr	r3, [r7, #4]
 8000f32:	78db      	ldrb	r3, [r3, #3]
 8000f34:	099b      	lsrs	r3, r3, #6
 8000f36:	b2db      	uxtb	r3, r3
 8000f38:	b21a      	sxth	r2, r3
 8000f3a:	687b      	ldr	r3, [r7, #4]
 8000f3c:	791b      	ldrb	r3, [r3, #4]
 8000f3e:	009b      	lsls	r3, r3, #2
 8000f40:	b21b      	sxth	r3, r3
 8000f42:	4313      	orrs	r3, r2
 8000f44:	b21a      	sxth	r2, r3
 8000f46:	687b      	ldr	r3, [r7, #4]
 8000f48:	795b      	ldrb	r3, [r3, #5]
 8000f4a:	029b      	lsls	r3, r3, #10
 8000f4c:	b21b      	sxth	r3, r3
 8000f4e:	4313      	orrs	r3, r2
 8000f50:	b21b      	sxth	r3, r3
 8000f52:	b29b      	uxth	r3, r3
 8000f54:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8000f58:	b29a      	uxth	r2, r3
 8000f5a:	687b      	ldr	r3, [r7, #4]
 8000f5c:	83da      	strh	r2, [r3, #30]
	sbus->ch[3]  = ( (sbus->ReceivedData[5]>>1	| sbus->ReceivedData[6]<<7) 								& 0x07FF );
 8000f5e:	687b      	ldr	r3, [r7, #4]
 8000f60:	795b      	ldrb	r3, [r3, #5]
 8000f62:	085b      	lsrs	r3, r3, #1
 8000f64:	b2db      	uxtb	r3, r3
 8000f66:	b21a      	sxth	r2, r3
 8000f68:	687b      	ldr	r3, [r7, #4]
 8000f6a:	799b      	ldrb	r3, [r3, #6]
 8000f6c:	01db      	lsls	r3, r3, #7
 8000f6e:	b21b      	sxth	r3, r3
 8000f70:	4313      	orrs	r3, r2
 8000f72:	b21b      	sxth	r3, r3
 8000f74:	b29b      	uxth	r3, r3
 8000f76:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8000f7a:	b29a      	uxth	r2, r3
 8000f7c:	687b      	ldr	r3, [r7, #4]
 8000f7e:	841a      	strh	r2, [r3, #32]
	sbus->ch[4]  = ( (sbus->ReceivedData[6]>>4	| sbus->ReceivedData[7]<<4) 								& 0x07FF );
 8000f80:	687b      	ldr	r3, [r7, #4]
 8000f82:	799b      	ldrb	r3, [r3, #6]
 8000f84:	091b      	lsrs	r3, r3, #4
 8000f86:	b2db      	uxtb	r3, r3
 8000f88:	b21a      	sxth	r2, r3
 8000f8a:	687b      	ldr	r3, [r7, #4]
 8000f8c:	79db      	ldrb	r3, [r3, #7]
 8000f8e:	011b      	lsls	r3, r3, #4
 8000f90:	b21b      	sxth	r3, r3
 8000f92:	4313      	orrs	r3, r2
 8000f94:	b21b      	sxth	r3, r3
 8000f96:	b29b      	uxth	r3, r3
 8000f98:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8000f9c:	b29a      	uxth	r2, r3
 8000f9e:	687b      	ldr	r3, [r7, #4]
 8000fa0:	845a      	strh	r2, [r3, #34]	@ 0x22
	sbus->ch[5]  = ( (sbus->ReceivedData[7]>>7	| sbus->ReceivedData[8]<<1	| sbus->ReceivedData[9]<<9 ) 	& 0x07FF );
 8000fa2:	687b      	ldr	r3, [r7, #4]
 8000fa4:	79db      	ldrb	r3, [r3, #7]
 8000fa6:	09db      	lsrs	r3, r3, #7
 8000fa8:	b2db      	uxtb	r3, r3
 8000faa:	b21a      	sxth	r2, r3
 8000fac:	687b      	ldr	r3, [r7, #4]
 8000fae:	7a1b      	ldrb	r3, [r3, #8]
 8000fb0:	005b      	lsls	r3, r3, #1
 8000fb2:	b21b      	sxth	r3, r3
 8000fb4:	4313      	orrs	r3, r2
 8000fb6:	b21a      	sxth	r2, r3
 8000fb8:	687b      	ldr	r3, [r7, #4]
 8000fba:	7a5b      	ldrb	r3, [r3, #9]
 8000fbc:	025b      	lsls	r3, r3, #9
 8000fbe:	b21b      	sxth	r3, r3
 8000fc0:	4313      	orrs	r3, r2
 8000fc2:	b21b      	sxth	r3, r3
 8000fc4:	b29b      	uxth	r3, r3
 8000fc6:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8000fca:	b29a      	uxth	r2, r3
 8000fcc:	687b      	ldr	r3, [r7, #4]
 8000fce:	849a      	strh	r2, [r3, #36]	@ 0x24
	sbus->ch[6]  = ( (sbus->ReceivedData[9]>>2 	| sbus->ReceivedData[10]<<6) 								& 0x07FF );
 8000fd0:	687b      	ldr	r3, [r7, #4]
 8000fd2:	7a5b      	ldrb	r3, [r3, #9]
 8000fd4:	089b      	lsrs	r3, r3, #2
 8000fd6:	b2db      	uxtb	r3, r3
 8000fd8:	b21a      	sxth	r2, r3
 8000fda:	687b      	ldr	r3, [r7, #4]
 8000fdc:	7a9b      	ldrb	r3, [r3, #10]
 8000fde:	019b      	lsls	r3, r3, #6
 8000fe0:	b21b      	sxth	r3, r3
 8000fe2:	4313      	orrs	r3, r2
 8000fe4:	b21b      	sxth	r3, r3
 8000fe6:	b29b      	uxth	r3, r3
 8000fe8:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8000fec:	b29a      	uxth	r2, r3
 8000fee:	687b      	ldr	r3, [r7, #4]
 8000ff0:	84da      	strh	r2, [r3, #38]	@ 0x26
	sbus->ch[7]  = ( (sbus->ReceivedData[10]>>5 | sbus->ReceivedData[11]<<3) 								& 0x07FF );
 8000ff2:	687b      	ldr	r3, [r7, #4]
 8000ff4:	7a9b      	ldrb	r3, [r3, #10]
 8000ff6:	095b      	lsrs	r3, r3, #5
 8000ff8:	b2db      	uxtb	r3, r3
 8000ffa:	b21a      	sxth	r2, r3
 8000ffc:	687b      	ldr	r3, [r7, #4]
 8000ffe:	7adb      	ldrb	r3, [r3, #11]
 8001000:	00db      	lsls	r3, r3, #3
 8001002:	b21b      	sxth	r3, r3
 8001004:	4313      	orrs	r3, r2
 8001006:	b21b      	sxth	r3, r3
 8001008:	b29b      	uxth	r3, r3
 800100a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800100e:	b29a      	uxth	r2, r3
 8001010:	687b      	ldr	r3, [r7, #4]
 8001012:	851a      	strh	r2, [r3, #40]	@ 0x28
	sbus->ch[8]  = ( (sbus->ReceivedData[12]	| sbus->ReceivedData[13]<<8) 								& 0x07FF );
 8001014:	687b      	ldr	r3, [r7, #4]
 8001016:	7b1b      	ldrb	r3, [r3, #12]
 8001018:	b21a      	sxth	r2, r3
 800101a:	687b      	ldr	r3, [r7, #4]
 800101c:	7b5b      	ldrb	r3, [r3, #13]
 800101e:	021b      	lsls	r3, r3, #8
 8001020:	b21b      	sxth	r3, r3
 8001022:	4313      	orrs	r3, r2
 8001024:	b21b      	sxth	r3, r3
 8001026:	b29b      	uxth	r3, r3
 8001028:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800102c:	b29a      	uxth	r2, r3
 800102e:	687b      	ldr	r3, [r7, #4]
 8001030:	855a      	strh	r2, [r3, #42]	@ 0x2a
	sbus->ch[9]  = ( (sbus->ReceivedData[13]>>3 | sbus->ReceivedData[14]<<5) 								& 0x07FF );
 8001032:	687b      	ldr	r3, [r7, #4]
 8001034:	7b5b      	ldrb	r3, [r3, #13]
 8001036:	08db      	lsrs	r3, r3, #3
 8001038:	b2db      	uxtb	r3, r3
 800103a:	b21a      	sxth	r2, r3
 800103c:	687b      	ldr	r3, [r7, #4]
 800103e:	7b9b      	ldrb	r3, [r3, #14]
 8001040:	015b      	lsls	r3, r3, #5
 8001042:	b21b      	sxth	r3, r3
 8001044:	4313      	orrs	r3, r2
 8001046:	b21b      	sxth	r3, r3
 8001048:	b29b      	uxth	r3, r3
 800104a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800104e:	b29a      	uxth	r2, r3
 8001050:	687b      	ldr	r3, [r7, #4]
 8001052:	859a      	strh	r2, [r3, #44]	@ 0x2c
	sbus->ch[10] = ( (sbus->ReceivedData[14]>>6 | sbus->ReceivedData[15]<<2 | sbus->ReceivedData[16]<<10) 	& 0x07FF );
 8001054:	687b      	ldr	r3, [r7, #4]
 8001056:	7b9b      	ldrb	r3, [r3, #14]
 8001058:	099b      	lsrs	r3, r3, #6
 800105a:	b2db      	uxtb	r3, r3
 800105c:	b21a      	sxth	r2, r3
 800105e:	687b      	ldr	r3, [r7, #4]
 8001060:	7bdb      	ldrb	r3, [r3, #15]
 8001062:	009b      	lsls	r3, r3, #2
 8001064:	b21b      	sxth	r3, r3
 8001066:	4313      	orrs	r3, r2
 8001068:	b21a      	sxth	r2, r3
 800106a:	687b      	ldr	r3, [r7, #4]
 800106c:	7c1b      	ldrb	r3, [r3, #16]
 800106e:	029b      	lsls	r3, r3, #10
 8001070:	b21b      	sxth	r3, r3
 8001072:	4313      	orrs	r3, r2
 8001074:	b21b      	sxth	r3, r3
 8001076:	b29b      	uxth	r3, r3
 8001078:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800107c:	b29a      	uxth	r2, r3
 800107e:	687b      	ldr	r3, [r7, #4]
 8001080:	85da      	strh	r2, [r3, #46]	@ 0x2e
	sbus->ch[11] = ( (sbus->ReceivedData[16]>>1 | sbus->ReceivedData[17]<<7)								& 0x07FF );
 8001082:	687b      	ldr	r3, [r7, #4]
 8001084:	7c1b      	ldrb	r3, [r3, #16]
 8001086:	085b      	lsrs	r3, r3, #1
 8001088:	b2db      	uxtb	r3, r3
 800108a:	b21a      	sxth	r2, r3
 800108c:	687b      	ldr	r3, [r7, #4]
 800108e:	7c5b      	ldrb	r3, [r3, #17]
 8001090:	01db      	lsls	r3, r3, #7
 8001092:	b21b      	sxth	r3, r3
 8001094:	4313      	orrs	r3, r2
 8001096:	b21b      	sxth	r3, r3
 8001098:	b29b      	uxth	r3, r3
 800109a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800109e:	b29a      	uxth	r2, r3
 80010a0:	687b      	ldr	r3, [r7, #4]
 80010a2:	861a      	strh	r2, [r3, #48]	@ 0x30
	sbus->ch[12] = ( (sbus->ReceivedData[17]>>4 | sbus->ReceivedData[18]<<4)								& 0x07FF );
 80010a4:	687b      	ldr	r3, [r7, #4]
 80010a6:	7c5b      	ldrb	r3, [r3, #17]
 80010a8:	091b      	lsrs	r3, r3, #4
 80010aa:	b2db      	uxtb	r3, r3
 80010ac:	b21a      	sxth	r2, r3
 80010ae:	687b      	ldr	r3, [r7, #4]
 80010b0:	7c9b      	ldrb	r3, [r3, #18]
 80010b2:	011b      	lsls	r3, r3, #4
 80010b4:	b21b      	sxth	r3, r3
 80010b6:	4313      	orrs	r3, r2
 80010b8:	b21b      	sxth	r3, r3
 80010ba:	b29b      	uxth	r3, r3
 80010bc:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80010c0:	b29a      	uxth	r2, r3
 80010c2:	687b      	ldr	r3, [r7, #4]
 80010c4:	865a      	strh	r2, [r3, #50]	@ 0x32
	sbus->ch[13] = ( (sbus->ReceivedData[18]>>7 | sbus->ReceivedData[19]<<1 | sbus->ReceivedData[20]<<9) 	& 0x07FF );
 80010c6:	687b      	ldr	r3, [r7, #4]
 80010c8:	7c9b      	ldrb	r3, [r3, #18]
 80010ca:	09db      	lsrs	r3, r3, #7
 80010cc:	b2db      	uxtb	r3, r3
 80010ce:	b21a      	sxth	r2, r3
 80010d0:	687b      	ldr	r3, [r7, #4]
 80010d2:	7cdb      	ldrb	r3, [r3, #19]
 80010d4:	005b      	lsls	r3, r3, #1
 80010d6:	b21b      	sxth	r3, r3
 80010d8:	4313      	orrs	r3, r2
 80010da:	b21a      	sxth	r2, r3
 80010dc:	687b      	ldr	r3, [r7, #4]
 80010de:	7d1b      	ldrb	r3, [r3, #20]
 80010e0:	025b      	lsls	r3, r3, #9
 80010e2:	b21b      	sxth	r3, r3
 80010e4:	4313      	orrs	r3, r2
 80010e6:	b21b      	sxth	r3, r3
 80010e8:	b29b      	uxth	r3, r3
 80010ea:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80010ee:	b29a      	uxth	r2, r3
 80010f0:	687b      	ldr	r3, [r7, #4]
 80010f2:	869a      	strh	r2, [r3, #52]	@ 0x34
	sbus->ch[14] = ( (sbus->ReceivedData[20]>>2 | sbus->ReceivedData[21]<<6) 								& 0x07FF );
 80010f4:	687b      	ldr	r3, [r7, #4]
 80010f6:	7d1b      	ldrb	r3, [r3, #20]
 80010f8:	089b      	lsrs	r3, r3, #2
 80010fa:	b2db      	uxtb	r3, r3
 80010fc:	b21a      	sxth	r2, r3
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	7d5b      	ldrb	r3, [r3, #21]
 8001102:	019b      	lsls	r3, r3, #6
 8001104:	b21b      	sxth	r3, r3
 8001106:	4313      	orrs	r3, r2
 8001108:	b21b      	sxth	r3, r3
 800110a:	b29b      	uxth	r3, r3
 800110c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001110:	b29a      	uxth	r2, r3
 8001112:	687b      	ldr	r3, [r7, #4]
 8001114:	86da      	strh	r2, [r3, #54]	@ 0x36
	sbus->ch[15] = ( (sbus->ReceivedData[21]>>5 | sbus->ReceivedData[22]<<3) 								& 0x07FF );
 8001116:	687b      	ldr	r3, [r7, #4]
 8001118:	7d5b      	ldrb	r3, [r3, #21]
 800111a:	095b      	lsrs	r3, r3, #5
 800111c:	b2db      	uxtb	r3, r3
 800111e:	b21a      	sxth	r2, r3
 8001120:	687b      	ldr	r3, [r7, #4]
 8001122:	7d9b      	ldrb	r3, [r3, #22]
 8001124:	00db      	lsls	r3, r3, #3
 8001126:	b21b      	sxth	r3, r3
 8001128:	4313      	orrs	r3, r2
 800112a:	b21b      	sxth	r3, r3
 800112c:	b29b      	uxth	r3, r3
 800112e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001132:	b29a      	uxth	r2, r3
 8001134:	687b      	ldr	r3, [r7, #4]
 8001136:	871a      	strh	r2, [r3, #56]	@ 0x38
	sbus->ch[16] = (  sbus->ReceivedData[23] 	& 0x0001 ) ? 2047: 0;
 8001138:	687b      	ldr	r3, [r7, #4]
 800113a:	7ddb      	ldrb	r3, [r3, #23]
 800113c:	f003 0301 	and.w	r3, r3, #1
 8001140:	2b00      	cmp	r3, #0
 8001142:	d002      	beq.n	800114a <ParseSBUS+0x262>
 8001144:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 8001148:	e000      	b.n	800114c <ParseSBUS+0x264>
 800114a:	2200      	movs	r2, #0
 800114c:	687b      	ldr	r3, [r7, #4]
 800114e:	875a      	strh	r2, [r3, #58]	@ 0x3a
	sbus->ch[17] = (  sbus->ReceivedData[23]>>1 & 0x0001 ) ? 2047: 0;
 8001150:	687b      	ldr	r3, [r7, #4]
 8001152:	7ddb      	ldrb	r3, [r3, #23]
 8001154:	085b      	lsrs	r3, r3, #1
 8001156:	b2db      	uxtb	r3, r3
 8001158:	f003 0301 	and.w	r3, r3, #1
 800115c:	2b00      	cmp	r3, #0
 800115e:	d002      	beq.n	8001166 <ParseSBUS+0x27e>
 8001160:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 8001164:	e000      	b.n	8001168 <ParseSBUS+0x280>
 8001166:	2200      	movs	r2, #0
 8001168:	687b      	ldr	r3, [r7, #4]
 800116a:	879a      	strh	r2, [r3, #60]	@ 0x3c
}
 800116c:	bf00      	nop
 800116e:	370c      	adds	r7, #12
 8001170:	46bd      	mov	sp, r7
 8001172:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001176:	4770      	bx	lr

08001178 <GenerateSine>:
#include "SineWave.h"
void GenerateSine(ST_SineWave* SineWave, int* MicroSecond50){
 8001178:	b580      	push	{r7, lr}
 800117a:	b082      	sub	sp, #8
 800117c:	af00      	add	r7, sp, #0
 800117e:	6078      	str	r0, [r7, #4]
 8001180:	6039      	str	r1, [r7, #0]
	if (!*MicroSecond50){
 8001182:	683b      	ldr	r3, [r7, #0]
 8001184:	681b      	ldr	r3, [r3, #0]
 8001186:	2b00      	cmp	r3, #0
 8001188:	f000 81c5 	beq.w	8001516 <GenerateSine+0x39e>
		return;
	}
	if (SineWave->PhaseA_t){
 800118c:	687b      	ldr	r3, [r7, #4]
 800118e:	685b      	ldr	r3, [r3, #4]
 8001190:	2b00      	cmp	r3, #0
 8001192:	d042      	beq.n	800121a <GenerateSine+0xa2>
		SineWave->PhaseA = trunc(arm_sin_f32( (2*PI*SineWave->PhaseA_t*SineWave->WaveFrequency)/20000.0) 	* SineWave->VoltageAmplitude);
 8001194:	687b      	ldr	r3, [r7, #4]
 8001196:	685b      	ldr	r3, [r3, #4]
 8001198:	ee07 3a90 	vmov	s15, r3
 800119c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80011a0:	ed9f 7ab2 	vldr	s14, [pc, #712]	@ 800146c <GenerateSine+0x2f4>
 80011a4:	ee27 7a87 	vmul.f32	s14, s15, s14
 80011a8:	687b      	ldr	r3, [r7, #4]
 80011aa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011ac:	ee07 3a90 	vmov	s15, r3
 80011b0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80011b4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80011b8:	eddf 6aad 	vldr	s13, [pc, #692]	@ 8001470 <GenerateSine+0x2f8>
 80011bc:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80011c0:	eeb0 0a47 	vmov.f32	s0, s14
 80011c4:	f004 fc5e 	bl	8005a84 <arm_sin_f32>
 80011c8:	eeb0 7a40 	vmov.f32	s14, s0
 80011cc:	687b      	ldr	r3, [r7, #4]
 80011ce:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80011d0:	ee07 3a90 	vmov	s15, r3
 80011d4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80011d8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80011dc:	ee17 0a90 	vmov	r0, s15
 80011e0:	f7ff f9ba 	bl	8000558 <__aeabi_f2d>
 80011e4:	4602      	mov	r2, r0
 80011e6:	460b      	mov	r3, r1
 80011e8:	ec43 2b10 	vmov	d0, r2, r3
 80011ec:	f007 f910 	bl	8008410 <trunc>
 80011f0:	ec53 2b10 	vmov	r2, r3, d0
 80011f4:	4610      	mov	r0, r2
 80011f6:	4619      	mov	r1, r3
 80011f8:	f7ff fcde 	bl	8000bb8 <__aeabi_d2uiz>
 80011fc:	4602      	mov	r2, r0
 80011fe:	687b      	ldr	r3, [r7, #4]
 8001200:	601a      	str	r2, [r3, #0]
		if (SineWave->PhaseA_t<20000) 	SineWave->PhaseA_t++;
 8001202:	687b      	ldr	r3, [r7, #4]
 8001204:	685b      	ldr	r3, [r3, #4]
 8001206:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 800120a:	4293      	cmp	r3, r2
 800120c:	d808      	bhi.n	8001220 <GenerateSine+0xa8>
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	685b      	ldr	r3, [r3, #4]
 8001212:	1c5a      	adds	r2, r3, #1
 8001214:	687b      	ldr	r3, [r7, #4]
 8001216:	605a      	str	r2, [r3, #4]
 8001218:	e002      	b.n	8001220 <GenerateSine+0xa8>
	}
	else SineWave->PhaseA = 0;
 800121a:	687b      	ldr	r3, [r7, #4]
 800121c:	2200      	movs	r2, #0
 800121e:	601a      	str	r2, [r3, #0]

	if (SineWave->PhaseAN_t){
 8001220:	687b      	ldr	r3, [r7, #4]
 8001222:	68db      	ldr	r3, [r3, #12]
 8001224:	2b00      	cmp	r3, #0
 8001226:	d042      	beq.n	80012ae <GenerateSine+0x136>
		SineWave->PhaseAN = trunc(arm_sin_f32( (2*PI*SineWave->PhaseAN_t*SineWave->WaveFrequency)/20000.0) 	* SineWave->VoltageAmplitude);
 8001228:	687b      	ldr	r3, [r7, #4]
 800122a:	68db      	ldr	r3, [r3, #12]
 800122c:	ee07 3a90 	vmov	s15, r3
 8001230:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001234:	ed9f 7a8d 	vldr	s14, [pc, #564]	@ 800146c <GenerateSine+0x2f4>
 8001238:	ee27 7a87 	vmul.f32	s14, s15, s14
 800123c:	687b      	ldr	r3, [r7, #4]
 800123e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001240:	ee07 3a90 	vmov	s15, r3
 8001244:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001248:	ee67 7a27 	vmul.f32	s15, s14, s15
 800124c:	eddf 6a88 	vldr	s13, [pc, #544]	@ 8001470 <GenerateSine+0x2f8>
 8001250:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8001254:	eeb0 0a47 	vmov.f32	s0, s14
 8001258:	f004 fc14 	bl	8005a84 <arm_sin_f32>
 800125c:	eeb0 7a40 	vmov.f32	s14, s0
 8001260:	687b      	ldr	r3, [r7, #4]
 8001262:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001264:	ee07 3a90 	vmov	s15, r3
 8001268:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800126c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001270:	ee17 0a90 	vmov	r0, s15
 8001274:	f7ff f970 	bl	8000558 <__aeabi_f2d>
 8001278:	4602      	mov	r2, r0
 800127a:	460b      	mov	r3, r1
 800127c:	ec43 2b10 	vmov	d0, r2, r3
 8001280:	f007 f8c6 	bl	8008410 <trunc>
 8001284:	ec53 2b10 	vmov	r2, r3, d0
 8001288:	4610      	mov	r0, r2
 800128a:	4619      	mov	r1, r3
 800128c:	f7ff fc94 	bl	8000bb8 <__aeabi_d2uiz>
 8001290:	4602      	mov	r2, r0
 8001292:	687b      	ldr	r3, [r7, #4]
 8001294:	609a      	str	r2, [r3, #8]
		if (SineWave->PhaseAN_t<20000) 	SineWave->PhaseAN_t++;
 8001296:	687b      	ldr	r3, [r7, #4]
 8001298:	68db      	ldr	r3, [r3, #12]
 800129a:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 800129e:	4293      	cmp	r3, r2
 80012a0:	d808      	bhi.n	80012b4 <GenerateSine+0x13c>
 80012a2:	687b      	ldr	r3, [r7, #4]
 80012a4:	68db      	ldr	r3, [r3, #12]
 80012a6:	1c5a      	adds	r2, r3, #1
 80012a8:	687b      	ldr	r3, [r7, #4]
 80012aa:	60da      	str	r2, [r3, #12]
 80012ac:	e002      	b.n	80012b4 <GenerateSine+0x13c>
	}
	else SineWave->PhaseAN = 0;
 80012ae:	687b      	ldr	r3, [r7, #4]
 80012b0:	2200      	movs	r2, #0
 80012b2:	609a      	str	r2, [r3, #8]

	if (SineWave->PhaseB_t){
 80012b4:	687b      	ldr	r3, [r7, #4]
 80012b6:	695b      	ldr	r3, [r3, #20]
 80012b8:	2b00      	cmp	r3, #0
 80012ba:	d042      	beq.n	8001342 <GenerateSine+0x1ca>
		SineWave->PhaseB = trunc(arm_sin_f32( (2*PI*SineWave->PhaseB_t*SineWave->WaveFrequency)/20000.0) 	* SineWave->VoltageAmplitude);
 80012bc:	687b      	ldr	r3, [r7, #4]
 80012be:	695b      	ldr	r3, [r3, #20]
 80012c0:	ee07 3a90 	vmov	s15, r3
 80012c4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80012c8:	ed9f 7a68 	vldr	s14, [pc, #416]	@ 800146c <GenerateSine+0x2f4>
 80012cc:	ee27 7a87 	vmul.f32	s14, s15, s14
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012d4:	ee07 3a90 	vmov	s15, r3
 80012d8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80012dc:	ee67 7a27 	vmul.f32	s15, s14, s15
 80012e0:	eddf 6a63 	vldr	s13, [pc, #396]	@ 8001470 <GenerateSine+0x2f8>
 80012e4:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80012e8:	eeb0 0a47 	vmov.f32	s0, s14
 80012ec:	f004 fbca 	bl	8005a84 <arm_sin_f32>
 80012f0:	eeb0 7a40 	vmov.f32	s14, s0
 80012f4:	687b      	ldr	r3, [r7, #4]
 80012f6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80012f8:	ee07 3a90 	vmov	s15, r3
 80012fc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001300:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001304:	ee17 0a90 	vmov	r0, s15
 8001308:	f7ff f926 	bl	8000558 <__aeabi_f2d>
 800130c:	4602      	mov	r2, r0
 800130e:	460b      	mov	r3, r1
 8001310:	ec43 2b10 	vmov	d0, r2, r3
 8001314:	f007 f87c 	bl	8008410 <trunc>
 8001318:	ec53 2b10 	vmov	r2, r3, d0
 800131c:	4610      	mov	r0, r2
 800131e:	4619      	mov	r1, r3
 8001320:	f7ff fc4a 	bl	8000bb8 <__aeabi_d2uiz>
 8001324:	4602      	mov	r2, r0
 8001326:	687b      	ldr	r3, [r7, #4]
 8001328:	611a      	str	r2, [r3, #16]
		if (SineWave->PhaseB_t<20000) 	SineWave->PhaseB_t++;
 800132a:	687b      	ldr	r3, [r7, #4]
 800132c:	695b      	ldr	r3, [r3, #20]
 800132e:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 8001332:	4293      	cmp	r3, r2
 8001334:	d808      	bhi.n	8001348 <GenerateSine+0x1d0>
 8001336:	687b      	ldr	r3, [r7, #4]
 8001338:	695b      	ldr	r3, [r3, #20]
 800133a:	1c5a      	adds	r2, r3, #1
 800133c:	687b      	ldr	r3, [r7, #4]
 800133e:	615a      	str	r2, [r3, #20]
 8001340:	e002      	b.n	8001348 <GenerateSine+0x1d0>
	}
	else SineWave->PhaseB = 0;
 8001342:	687b      	ldr	r3, [r7, #4]
 8001344:	2200      	movs	r2, #0
 8001346:	611a      	str	r2, [r3, #16]

	if (SineWave->PhaseBN_t){
 8001348:	687b      	ldr	r3, [r7, #4]
 800134a:	69db      	ldr	r3, [r3, #28]
 800134c:	2b00      	cmp	r3, #0
 800134e:	d042      	beq.n	80013d6 <GenerateSine+0x25e>
		SineWave->PhaseBN = trunc(arm_sin_f32( (2*PI*SineWave->PhaseBN_t*SineWave->WaveFrequency)/20000.0) 	* SineWave->VoltageAmplitude);
 8001350:	687b      	ldr	r3, [r7, #4]
 8001352:	69db      	ldr	r3, [r3, #28]
 8001354:	ee07 3a90 	vmov	s15, r3
 8001358:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800135c:	ed9f 7a43 	vldr	s14, [pc, #268]	@ 800146c <GenerateSine+0x2f4>
 8001360:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001364:	687b      	ldr	r3, [r7, #4]
 8001366:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001368:	ee07 3a90 	vmov	s15, r3
 800136c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001370:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001374:	eddf 6a3e 	vldr	s13, [pc, #248]	@ 8001470 <GenerateSine+0x2f8>
 8001378:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 800137c:	eeb0 0a47 	vmov.f32	s0, s14
 8001380:	f004 fb80 	bl	8005a84 <arm_sin_f32>
 8001384:	eeb0 7a40 	vmov.f32	s14, s0
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800138c:	ee07 3a90 	vmov	s15, r3
 8001390:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001394:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001398:	ee17 0a90 	vmov	r0, s15
 800139c:	f7ff f8dc 	bl	8000558 <__aeabi_f2d>
 80013a0:	4602      	mov	r2, r0
 80013a2:	460b      	mov	r3, r1
 80013a4:	ec43 2b10 	vmov	d0, r2, r3
 80013a8:	f007 f832 	bl	8008410 <trunc>
 80013ac:	ec53 2b10 	vmov	r2, r3, d0
 80013b0:	4610      	mov	r0, r2
 80013b2:	4619      	mov	r1, r3
 80013b4:	f7ff fc00 	bl	8000bb8 <__aeabi_d2uiz>
 80013b8:	4602      	mov	r2, r0
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	619a      	str	r2, [r3, #24]
		if (SineWave->PhaseBN_t<20000) 	SineWave->PhaseBN_t++;
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	69db      	ldr	r3, [r3, #28]
 80013c2:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 80013c6:	4293      	cmp	r3, r2
 80013c8:	d808      	bhi.n	80013dc <GenerateSine+0x264>
 80013ca:	687b      	ldr	r3, [r7, #4]
 80013cc:	69db      	ldr	r3, [r3, #28]
 80013ce:	1c5a      	adds	r2, r3, #1
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	61da      	str	r2, [r3, #28]
 80013d4:	e002      	b.n	80013dc <GenerateSine+0x264>
	}
	else SineWave->PhaseBN = 0;
 80013d6:	687b      	ldr	r3, [r7, #4]
 80013d8:	2200      	movs	r2, #0
 80013da:	619a      	str	r2, [r3, #24]

	if (SineWave->PhaseC_t){
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80013e0:	2b00      	cmp	r3, #0
 80013e2:	d047      	beq.n	8001474 <GenerateSine+0x2fc>
		SineWave->PhaseC = trunc(arm_sin_f32( (2*PI*SineWave->PhaseC_t*SineWave->WaveFrequency)/20000.0) 	* SineWave->VoltageAmplitude);
 80013e4:	687b      	ldr	r3, [r7, #4]
 80013e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80013e8:	ee07 3a90 	vmov	s15, r3
 80013ec:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80013f0:	ed9f 7a1e 	vldr	s14, [pc, #120]	@ 800146c <GenerateSine+0x2f4>
 80013f4:	ee27 7a87 	vmul.f32	s14, s15, s14
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013fc:	ee07 3a90 	vmov	s15, r3
 8001400:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001404:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001408:	eddf 6a19 	vldr	s13, [pc, #100]	@ 8001470 <GenerateSine+0x2f8>
 800140c:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8001410:	eeb0 0a47 	vmov.f32	s0, s14
 8001414:	f004 fb36 	bl	8005a84 <arm_sin_f32>
 8001418:	eeb0 7a40 	vmov.f32	s14, s0
 800141c:	687b      	ldr	r3, [r7, #4]
 800141e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001420:	ee07 3a90 	vmov	s15, r3
 8001424:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001428:	ee67 7a27 	vmul.f32	s15, s14, s15
 800142c:	ee17 0a90 	vmov	r0, s15
 8001430:	f7ff f892 	bl	8000558 <__aeabi_f2d>
 8001434:	4602      	mov	r2, r0
 8001436:	460b      	mov	r3, r1
 8001438:	ec43 2b10 	vmov	d0, r2, r3
 800143c:	f006 ffe8 	bl	8008410 <trunc>
 8001440:	ec53 2b10 	vmov	r2, r3, d0
 8001444:	4610      	mov	r0, r2
 8001446:	4619      	mov	r1, r3
 8001448:	f7ff fbb6 	bl	8000bb8 <__aeabi_d2uiz>
 800144c:	4602      	mov	r2, r0
 800144e:	687b      	ldr	r3, [r7, #4]
 8001450:	621a      	str	r2, [r3, #32]
		if (SineWave->PhaseC_t<20000) 	SineWave->PhaseC_t++;
 8001452:	687b      	ldr	r3, [r7, #4]
 8001454:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001456:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 800145a:	4293      	cmp	r3, r2
 800145c:	d80d      	bhi.n	800147a <GenerateSine+0x302>
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001462:	1c5a      	adds	r2, r3, #1
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	625a      	str	r2, [r3, #36]	@ 0x24
 8001468:	e007      	b.n	800147a <GenerateSine+0x302>
 800146a:	bf00      	nop
 800146c:	40c90fdb 	.word	0x40c90fdb
 8001470:	469c4000 	.word	0x469c4000
	}
	else SineWave->PhaseC = 0;
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	2200      	movs	r2, #0
 8001478:	621a      	str	r2, [r3, #32]

	if (SineWave->PhaseCN_t){
 800147a:	687b      	ldr	r3, [r7, #4]
 800147c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800147e:	2b00      	cmp	r3, #0
 8001480:	d042      	beq.n	8001508 <GenerateSine+0x390>
		SineWave->PhaseCN = trunc(arm_sin_f32( (2*PI*SineWave->PhaseCN_t*SineWave->WaveFrequency)/20000.0)	* SineWave->VoltageAmplitude);
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001486:	ee07 3a90 	vmov	s15, r3
 800148a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800148e:	ed1f 7a09 	vldr	s14, [pc, #-36]	@ 800146c <GenerateSine+0x2f4>
 8001492:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001496:	687b      	ldr	r3, [r7, #4]
 8001498:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800149a:	ee07 3a90 	vmov	s15, r3
 800149e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80014a2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80014a6:	ed5f 6a0e 	vldr	s13, [pc, #-56]	@ 8001470 <GenerateSine+0x2f8>
 80014aa:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80014ae:	eeb0 0a47 	vmov.f32	s0, s14
 80014b2:	f004 fae7 	bl	8005a84 <arm_sin_f32>
 80014b6:	eeb0 7a40 	vmov.f32	s14, s0
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80014be:	ee07 3a90 	vmov	s15, r3
 80014c2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80014c6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80014ca:	ee17 0a90 	vmov	r0, s15
 80014ce:	f7ff f843 	bl	8000558 <__aeabi_f2d>
 80014d2:	4602      	mov	r2, r0
 80014d4:	460b      	mov	r3, r1
 80014d6:	ec43 2b10 	vmov	d0, r2, r3
 80014da:	f006 ff99 	bl	8008410 <trunc>
 80014de:	ec53 2b10 	vmov	r2, r3, d0
 80014e2:	4610      	mov	r0, r2
 80014e4:	4619      	mov	r1, r3
 80014e6:	f7ff fb67 	bl	8000bb8 <__aeabi_d2uiz>
 80014ea:	4602      	mov	r2, r0
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	629a      	str	r2, [r3, #40]	@ 0x28
		if (SineWave->PhaseCN_t<20000) 	SineWave->PhaseCN_t++;
 80014f0:	687b      	ldr	r3, [r7, #4]
 80014f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80014f4:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 80014f8:	4293      	cmp	r3, r2
 80014fa:	d808      	bhi.n	800150e <GenerateSine+0x396>
 80014fc:	687b      	ldr	r3, [r7, #4]
 80014fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001500:	1c5a      	adds	r2, r3, #1
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	62da      	str	r2, [r3, #44]	@ 0x2c
 8001506:	e002      	b.n	800150e <GenerateSine+0x396>
	}
	else SineWave->PhaseCN=0;
 8001508:	687b      	ldr	r3, [r7, #4]
 800150a:	2200      	movs	r2, #0
 800150c:	629a      	str	r2, [r3, #40]	@ 0x28

	*MicroSecond50=0;
 800150e:	683b      	ldr	r3, [r7, #0]
 8001510:	2200      	movs	r2, #0
 8001512:	601a      	str	r2, [r3, #0]
	return;
 8001514:	e000      	b.n	8001518 <GenerateSine+0x3a0>
		return;
 8001516:	bf00      	nop
}
 8001518:	3708      	adds	r7, #8
 800151a:	46bd      	mov	sp, r7
 800151c:	bd80      	pop	{r7, pc}
 800151e:	bf00      	nop

08001520 <GetEncoderValue>:
#include "encoder.h"

void GetEncoderValue(encoder_data *encoder){
 8001520:	b490      	push	{r4, r7}
 8001522:	b088      	sub	sp, #32
 8001524:	af00      	add	r7, sp, #0
 8001526:	6078      	str	r0, [r7, #4]
	  int EncoderGrayConvert[4] ={0,1,3,2};
 8001528:	4b1e      	ldr	r3, [pc, #120]	@ (80015a4 <GetEncoderValue+0x84>)
 800152a:	f107 0408 	add.w	r4, r7, #8
 800152e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001530:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	  int GrayDecode = EncoderGrayConvert[encoder->InputGrayCode];
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	681b      	ldr	r3, [r3, #0]
 8001538:	009b      	lsls	r3, r3, #2
 800153a:	3320      	adds	r3, #32
 800153c:	443b      	add	r3, r7
 800153e:	f853 3c18 	ldr.w	r3, [r3, #-24]
 8001542:	61bb      	str	r3, [r7, #24]
	  if (encoder->PreviusGrayDecode != GrayDecode){
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	685b      	ldr	r3, [r3, #4]
 8001548:	69ba      	ldr	r2, [r7, #24]
 800154a:	429a      	cmp	r2, r3
 800154c:	d024      	beq.n	8001598 <GetEncoderValue+0x78>
		  int EncoderDeltaValue = GrayDecode-encoder->PreviusGrayDecode;
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	685b      	ldr	r3, [r3, #4]
 8001552:	69ba      	ldr	r2, [r7, #24]
 8001554:	1ad3      	subs	r3, r2, r3
 8001556:	61fb      	str	r3, [r7, #28]
		  if (EncoderDeltaValue<0) {EncoderDeltaValue+=4;}
 8001558:	69fb      	ldr	r3, [r7, #28]
 800155a:	2b00      	cmp	r3, #0
 800155c:	da02      	bge.n	8001564 <GetEncoderValue+0x44>
 800155e:	69fb      	ldr	r3, [r7, #28]
 8001560:	3304      	adds	r3, #4
 8001562:	61fb      	str	r3, [r7, #28]
		  if (EncoderDeltaValue ==1) {
 8001564:	69fb      	ldr	r3, [r7, #28]
 8001566:	2b01      	cmp	r3, #1
 8001568:	d108      	bne.n	800157c <GetEncoderValue+0x5c>
			  encoder->direction=CW;
 800156a:	687b      	ldr	r3, [r7, #4]
 800156c:	2201      	movs	r2, #1
 800156e:	721a      	strb	r2, [r3, #8]
			  encoder->EncoderValue++;
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	68db      	ldr	r3, [r3, #12]
 8001574:	1c5a      	adds	r2, r3, #1
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	60da      	str	r2, [r3, #12]
 800157a:	e00a      	b.n	8001592 <GetEncoderValue+0x72>
		  }
		  else if (EncoderDeltaValue ==3){
 800157c:	69fb      	ldr	r3, [r7, #28]
 800157e:	2b03      	cmp	r3, #3
 8001580:	d107      	bne.n	8001592 <GetEncoderValue+0x72>
			  encoder->direction=CCW;
 8001582:	687b      	ldr	r3, [r7, #4]
 8001584:	2202      	movs	r2, #2
 8001586:	721a      	strb	r2, [r3, #8]
			  encoder->EncoderValue--;
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	68db      	ldr	r3, [r3, #12]
 800158c:	1e5a      	subs	r2, r3, #1
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	60da      	str	r2, [r3, #12]
		  }
		  encoder->PreviusGrayDecode=GrayDecode;
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	69ba      	ldr	r2, [r7, #24]
 8001596:	605a      	str	r2, [r3, #4]
	 }

}
 8001598:	bf00      	nop
 800159a:	3720      	adds	r7, #32
 800159c:	46bd      	mov	sp, r7
 800159e:	bc90      	pop	{r4, r7}
 80015a0:	4770      	bx	lr
 80015a2:	bf00      	nop
 80015a4:	080084a0 	.word	0x080084a0

080015a8 <HAL_GPIO_EXTI_Callback>:
static void MX_USART6_UART_Init(void);
static void MX_TIM4_Init(void);
static void MX_TIM10_Init(void);
/* USER CODE BEGIN PFP */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80015a8:	b480      	push	{r7}
 80015aa:	b083      	sub	sp, #12
 80015ac:	af00      	add	r7, sp, #0
 80015ae:	4603      	mov	r3, r0
 80015b0:	80fb      	strh	r3, [r7, #6]
  if (GPIO_Pin==Encoder_chA_Pin || GPIO_Pin==Encoder_chB_Pin)	Encoder.InputGrayCode = (GPIOC->IDR & 0x0001) | (GPIOC->IDR & 0x0002);
 80015b2:	88fb      	ldrh	r3, [r7, #6]
 80015b4:	2b01      	cmp	r3, #1
 80015b6:	d002      	beq.n	80015be <HAL_GPIO_EXTI_Callback+0x16>
 80015b8:	88fb      	ldrh	r3, [r7, #6]
 80015ba:	2b02      	cmp	r3, #2
 80015bc:	d10b      	bne.n	80015d6 <HAL_GPIO_EXTI_Callback+0x2e>
 80015be:	4b09      	ldr	r3, [pc, #36]	@ (80015e4 <HAL_GPIO_EXTI_Callback+0x3c>)
 80015c0:	691b      	ldr	r3, [r3, #16]
 80015c2:	f003 0201 	and.w	r2, r3, #1
 80015c6:	4b07      	ldr	r3, [pc, #28]	@ (80015e4 <HAL_GPIO_EXTI_Callback+0x3c>)
 80015c8:	691b      	ldr	r3, [r3, #16]
 80015ca:	f003 0302 	and.w	r3, r3, #2
 80015ce:	4313      	orrs	r3, r2
 80015d0:	461a      	mov	r2, r3
 80015d2:	4b05      	ldr	r3, [pc, #20]	@ (80015e8 <HAL_GPIO_EXTI_Callback+0x40>)
 80015d4:	601a      	str	r2, [r3, #0]
}
 80015d6:	bf00      	nop
 80015d8:	370c      	adds	r7, #12
 80015da:	46bd      	mov	sp, r7
 80015dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015e0:	4770      	bx	lr
 80015e2:	bf00      	nop
 80015e4:	40020800 	.word	0x40020800
 80015e8:	20000414 	.word	0x20000414

080015ec <HAL_TIM_PeriodElapsedCallback>:
//void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim){
//	if (htim->Instance == TIM2){
//		EncoderValue = __HAL_TIM_GET_COUNTER(htim);
//	}
//}
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 80015ec:	b480      	push	{r7}
 80015ee:	b083      	sub	sp, #12
 80015f0:	af00      	add	r7, sp, #0
 80015f2:	6078      	str	r0, [r7, #4]
	if (htim->Instance == TIM10){
 80015f4:	687b      	ldr	r3, [r7, #4]
 80015f6:	681b      	ldr	r3, [r3, #0]
 80015f8:	4a08      	ldr	r2, [pc, #32]	@ (800161c <HAL_TIM_PeriodElapsedCallback+0x30>)
 80015fa:	4293      	cmp	r3, r2
 80015fc:	d107      	bne.n	800160e <HAL_TIM_PeriodElapsedCallback+0x22>
		FiftyMicroSecond=1;
 80015fe:	4b08      	ldr	r3, [pc, #32]	@ (8001620 <HAL_TIM_PeriodElapsedCallback+0x34>)
 8001600:	2201      	movs	r2, #1
 8001602:	601a      	str	r2, [r3, #0]
		StepChangeTime++;
 8001604:	4b07      	ldr	r3, [pc, #28]	@ (8001624 <HAL_TIM_PeriodElapsedCallback+0x38>)
 8001606:	681b      	ldr	r3, [r3, #0]
 8001608:	3301      	adds	r3, #1
 800160a:	4a06      	ldr	r2, [pc, #24]	@ (8001624 <HAL_TIM_PeriodElapsedCallback+0x38>)
 800160c:	6013      	str	r3, [r2, #0]
	}
}
 800160e:	bf00      	nop
 8001610:	370c      	adds	r7, #12
 8001612:	46bd      	mov	sp, r7
 8001614:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001618:	4770      	bx	lr
 800161a:	bf00      	nop
 800161c:	40014400 	.word	0x40014400
 8001620:	20000478 	.word	0x20000478
 8001624:	20000408 	.word	0x20000408

08001628 <HAL_UART_RxCpltCallback>:
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 8001628:	b580      	push	{r7, lr}
 800162a:	b082      	sub	sp, #8
 800162c:	af00      	add	r7, sp, #0
 800162e:	6078      	str	r0, [r7, #4]
	if (huart == &huart6){
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	4a05      	ldr	r2, [pc, #20]	@ (8001648 <HAL_UART_RxCpltCallback+0x20>)
 8001634:	4293      	cmp	r3, r2
 8001636:	d102      	bne.n	800163e <HAL_UART_RxCpltCallback+0x16>
		ParseSBUS(&receivedSBUS);
 8001638:	4804      	ldr	r0, [pc, #16]	@ (800164c <HAL_UART_RxCpltCallback+0x24>)
 800163a:	f7ff fc55 	bl	8000ee8 <ParseSBUS>
	}
}
 800163e:	bf00      	nop
 8001640:	3708      	adds	r7, #8
 8001642:	46bd      	mov	sp, r7
 8001644:	bd80      	pop	{r7, pc}
 8001646:	bf00      	nop
 8001648:	2000031c 	.word	0x2000031c
 800164c:	200003c4 	.word	0x200003c4

08001650 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001650:	b5b0      	push	{r4, r5, r7, lr}
 8001652:	b082      	sub	sp, #8
 8001654:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001656:	f001 f855 	bl	8002704 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800165a:	f000 fa91 	bl	8001b80 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800165e:	f000 fcab 	bl	8001fb8 <MX_GPIO_Init>
  MX_DMA_Init();
 8001662:	f000 fc89 	bl	8001f78 <MX_DMA_Init>
  MX_USART2_UART_Init();
 8001666:	f000 fc31 	bl	8001ecc <MX_USART2_UART_Init>
  MX_TIM3_Init();
 800166a:	f000 faf1 	bl	8001c50 <MX_TIM3_Init>
  MX_USART6_UART_Init();
 800166e:	f000 fc57 	bl	8001f20 <MX_USART6_UART_Init>
  MX_TIM4_Init();
 8001672:	f000 fb79 	bl	8001d68 <MX_TIM4_Init>
  MX_TIM10_Init();
 8001676:	f000 fc05 	bl	8001e84 <MX_TIM10_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_1);
 800167a:	2100      	movs	r1, #0
 800167c:	4880      	ldr	r0, [pc, #512]	@ (8001880 <main+0x230>)
 800167e:	f002 fca7 	bl	8003fd0 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_2);
 8001682:	2104      	movs	r1, #4
 8001684:	487e      	ldr	r0, [pc, #504]	@ (8001880 <main+0x230>)
 8001686:	f002 fca3 	bl	8003fd0 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_3);
 800168a:	2108      	movs	r1, #8
 800168c:	487c      	ldr	r0, [pc, #496]	@ (8001880 <main+0x230>)
 800168e:	f002 fc9f 	bl	8003fd0 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 8001692:	2100      	movs	r1, #0
 8001694:	487b      	ldr	r0, [pc, #492]	@ (8001884 <main+0x234>)
 8001696:	f002 fc9b 	bl	8003fd0 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 800169a:	2104      	movs	r1, #4
 800169c:	4879      	ldr	r0, [pc, #484]	@ (8001884 <main+0x234>)
 800169e:	f002 fc97 	bl	8003fd0 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);
 80016a2:	2108      	movs	r1, #8
 80016a4:	4877      	ldr	r0, [pc, #476]	@ (8001884 <main+0x234>)
 80016a6:	f002 fc93 	bl	8003fd0 <HAL_TIM_PWM_Start>
  HAL_TIM_Encoder_Start_IT(&htim3,TIM_CHANNEL_ALL);
 80016aa:	213c      	movs	r1, #60	@ 0x3c
 80016ac:	4875      	ldr	r0, [pc, #468]	@ (8001884 <main+0x234>)
 80016ae:	f002 fd3f 	bl	8004130 <HAL_TIM_Encoder_Start_IT>
  HAL_TIM_Base_Start_IT(&htim10);
 80016b2:	4875      	ldr	r0, [pc, #468]	@ (8001888 <main+0x238>)
 80016b4:	f002 fbd0 	bl	8003e58 <HAL_TIM_Base_Start_IT>
  HAL_UART_Receive_DMA(&huart6, &receivedSBUS.ReceivedData[0], SBUS_LEN);
 80016b8:	2219      	movs	r2, #25
 80016ba:	4974      	ldr	r1, [pc, #464]	@ (800188c <main+0x23c>)
 80016bc:	4874      	ldr	r0, [pc, #464]	@ (8001890 <main+0x240>)
 80016be:	f003 fd03 	bl	80050c8 <HAL_UART_Receive_DMA>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  SineWave.WaveFrequency=MIN_FREQUENCY;
 80016c2:	4b74      	ldr	r3, [pc, #464]	@ (8001894 <main+0x244>)
 80016c4:	220a      	movs	r2, #10
 80016c6:	631a      	str	r2, [r3, #48]	@ 0x30
  RequestedFrequency = 60;
 80016c8:	4b73      	ldr	r3, [pc, #460]	@ (8001898 <main+0x248>)
 80016ca:	223c      	movs	r2, #60	@ 0x3c
 80016cc:	601a      	str	r2, [r3, #0]

  Step = 1;
 80016ce:	4b73      	ldr	r3, [pc, #460]	@ (800189c <main+0x24c>)
 80016d0:	2201      	movs	r2, #1
 80016d2:	601a      	str	r2, [r3, #0]

  while (1)
  {
	  //V/F for 208V 60Hz motor under test:

	  double Voltage = SineWave.WaveFrequency * (208000/3600.0);
 80016d4:	4b6f      	ldr	r3, [pc, #444]	@ (8001894 <main+0x244>)
 80016d6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016d8:	4618      	mov	r0, r3
 80016da:	f7fe ff1b 	bl	8000514 <__aeabi_ui2d>
 80016de:	a366      	add	r3, pc, #408	@ (adr r3, 8001878 <main+0x228>)
 80016e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80016e4:	f7fe ff90 	bl	8000608 <__aeabi_dmul>
 80016e8:	4602      	mov	r2, r0
 80016ea:	460b      	mov	r3, r1
 80016ec:	e9c7 2300 	strd	r2, r3, [r7]
	  if (Voltage <=1000 && Voltage >=700) SineWave.VoltageAmplitude= trunc(Voltage);
 80016f0:	f04f 0200 	mov.w	r2, #0
 80016f4:	4b6a      	ldr	r3, [pc, #424]	@ (80018a0 <main+0x250>)
 80016f6:	e9d7 0100 	ldrd	r0, r1, [r7]
 80016fa:	f7ff fa01 	bl	8000b00 <__aeabi_dcmple>
 80016fe:	4603      	mov	r3, r0
 8001700:	2b00      	cmp	r3, #0
 8001702:	d017      	beq.n	8001734 <main+0xe4>
 8001704:	f04f 0200 	mov.w	r2, #0
 8001708:	4b66      	ldr	r3, [pc, #408]	@ (80018a4 <main+0x254>)
 800170a:	e9d7 0100 	ldrd	r0, r1, [r7]
 800170e:	f7ff fa01 	bl	8000b14 <__aeabi_dcmpge>
 8001712:	4603      	mov	r3, r0
 8001714:	2b00      	cmp	r3, #0
 8001716:	d00d      	beq.n	8001734 <main+0xe4>
 8001718:	ed97 0b00 	vldr	d0, [r7]
 800171c:	f006 fe78 	bl	8008410 <trunc>
 8001720:	ec53 2b10 	vmov	r2, r3, d0
 8001724:	4610      	mov	r0, r2
 8001726:	4619      	mov	r1, r3
 8001728:	f7ff fa46 	bl	8000bb8 <__aeabi_d2uiz>
 800172c:	4603      	mov	r3, r0
 800172e:	4a59      	ldr	r2, [pc, #356]	@ (8001894 <main+0x244>)
 8001730:	6353      	str	r3, [r2, #52]	@ 0x34
 8001732:	e01d      	b.n	8001770 <main+0x120>
	  else if (Voltage <=700 && Voltage >=0) SineWave.VoltageAmplitude= 700;
 8001734:	f04f 0200 	mov.w	r2, #0
 8001738:	4b5a      	ldr	r3, [pc, #360]	@ (80018a4 <main+0x254>)
 800173a:	e9d7 0100 	ldrd	r0, r1, [r7]
 800173e:	f7ff f9df 	bl	8000b00 <__aeabi_dcmple>
 8001742:	4603      	mov	r3, r0
 8001744:	2b00      	cmp	r3, #0
 8001746:	d00f      	beq.n	8001768 <main+0x118>
 8001748:	f04f 0200 	mov.w	r2, #0
 800174c:	f04f 0300 	mov.w	r3, #0
 8001750:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001754:	f7ff f9de 	bl	8000b14 <__aeabi_dcmpge>
 8001758:	4603      	mov	r3, r0
 800175a:	2b00      	cmp	r3, #0
 800175c:	d004      	beq.n	8001768 <main+0x118>
 800175e:	4b4d      	ldr	r3, [pc, #308]	@ (8001894 <main+0x244>)
 8001760:	f44f 722f 	mov.w	r2, #700	@ 0x2bc
 8001764:	635a      	str	r2, [r3, #52]	@ 0x34
 8001766:	e003      	b.n	8001770 <main+0x120>
	  else SineWave.VoltageAmplitude= 1000;
 8001768:	4b4a      	ldr	r3, [pc, #296]	@ (8001894 <main+0x244>)
 800176a:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800176e:	635a      	str	r2, [r3, #52]	@ 0x34

	  //Calculate RPM
	  //read every 10ms so *100*60 to be per minute
	  //1024*4 pulse / revolution on encoder
	  //Pully ratio 20:50
	  GetEncoderValue(&Encoder);
 8001770:	484d      	ldr	r0, [pc, #308]	@ (80018a8 <main+0x258>)
 8001772:	f7ff fed5 	bl	8001520 <GetEncoderValue>
	  if ((HAL_GetTick()-EncoderMeasureTime)>=10 ){
 8001776:	f001 f82b 	bl	80027d0 <HAL_GetTick>
 800177a:	4603      	mov	r3, r0
 800177c:	4a4b      	ldr	r2, [pc, #300]	@ (80018ac <main+0x25c>)
 800177e:	6812      	ldr	r2, [r2, #0]
 8001780:	1a9b      	subs	r3, r3, r2
 8001782:	2b09      	cmp	r3, #9
 8001784:	d919      	bls.n	80017ba <main+0x16a>
			  Encoder.SpeedRPM=(Encoder.EncoderValue-Encoder.PreviousEncoderValue)*((60*100)*20)/(1024*4*50);
 8001786:	4b48      	ldr	r3, [pc, #288]	@ (80018a8 <main+0x258>)
 8001788:	68da      	ldr	r2, [r3, #12]
 800178a:	4b47      	ldr	r3, [pc, #284]	@ (80018a8 <main+0x258>)
 800178c:	691b      	ldr	r3, [r3, #16]
 800178e:	1ad3      	subs	r3, r2, r3
 8001790:	4a47      	ldr	r2, [pc, #284]	@ (80018b0 <main+0x260>)
 8001792:	fb02 f303 	mul.w	r3, r2, r3
 8001796:	4a47      	ldr	r2, [pc, #284]	@ (80018b4 <main+0x264>)
 8001798:	fb82 1203 	smull	r1, r2, r2, r3
 800179c:	1412      	asrs	r2, r2, #16
 800179e:	17db      	asrs	r3, r3, #31
 80017a0:	1ad3      	subs	r3, r2, r3
 80017a2:	4a41      	ldr	r2, [pc, #260]	@ (80018a8 <main+0x258>)
 80017a4:	6153      	str	r3, [r2, #20]
			  Encoder.PreviousEncoderValue=Encoder.EncoderValue;
 80017a6:	4b40      	ldr	r3, [pc, #256]	@ (80018a8 <main+0x258>)
 80017a8:	68db      	ldr	r3, [r3, #12]
 80017aa:	4a3f      	ldr	r2, [pc, #252]	@ (80018a8 <main+0x258>)
 80017ac:	6113      	str	r3, [r2, #16]
			  EncoderMeasureTime= HAL_GetTick();
 80017ae:	f001 f80f 	bl	80027d0 <HAL_GetTick>
 80017b2:	4603      	mov	r3, r0
 80017b4:	461a      	mov	r2, r3
 80017b6:	4b3d      	ldr	r3, [pc, #244]	@ (80018ac <main+0x25c>)
 80017b8:	601a      	str	r2, [r3, #0]
	  }
	  //enable/disable by push button
	  if(HAL_GPIO_ReadPin(B1_GPIO_Port, B1_Pin)) ToggleState=1;
 80017ba:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80017be:	483e      	ldr	r0, [pc, #248]	@ (80018b8 <main+0x268>)
 80017c0:	f001 fe18 	bl	80033f4 <HAL_GPIO_ReadPin>
 80017c4:	4603      	mov	r3, r0
 80017c6:	2b00      	cmp	r3, #0
 80017c8:	d031      	beq.n	800182e <main+0x1de>
 80017ca:	4b3c      	ldr	r3, [pc, #240]	@ (80018bc <main+0x26c>)
 80017cc:	2201      	movs	r2, #1
 80017ce:	601a      	str	r2, [r3, #0]
	  while (!HAL_GPIO_ReadPin(B1_GPIO_Port, B1_Pin) && ToggleState){
 80017d0:	e02d      	b.n	800182e <main+0x1de>
		  if (State==Forward || State==Reverse) State=Off;
 80017d2:	4b3b      	ldr	r3, [pc, #236]	@ (80018c0 <main+0x270>)
 80017d4:	781b      	ldrb	r3, [r3, #0]
 80017d6:	2b01      	cmp	r3, #1
 80017d8:	d003      	beq.n	80017e2 <main+0x192>
 80017da:	4b39      	ldr	r3, [pc, #228]	@ (80018c0 <main+0x270>)
 80017dc:	781b      	ldrb	r3, [r3, #0]
 80017de:	2b02      	cmp	r3, #2
 80017e0:	d103      	bne.n	80017ea <main+0x19a>
 80017e2:	4b37      	ldr	r3, [pc, #220]	@ (80018c0 <main+0x270>)
 80017e4:	2200      	movs	r2, #0
 80017e6:	701a      	strb	r2, [r3, #0]
 80017e8:	e01e      	b.n	8001828 <main+0x1d8>
		  else if (State==Off && PreviousState==Reverse) State=PreviousState=Forward;
 80017ea:	4b35      	ldr	r3, [pc, #212]	@ (80018c0 <main+0x270>)
 80017ec:	781b      	ldrb	r3, [r3, #0]
 80017ee:	2b00      	cmp	r3, #0
 80017f0:	d10b      	bne.n	800180a <main+0x1ba>
 80017f2:	4b34      	ldr	r3, [pc, #208]	@ (80018c4 <main+0x274>)
 80017f4:	781b      	ldrb	r3, [r3, #0]
 80017f6:	2b02      	cmp	r3, #2
 80017f8:	d107      	bne.n	800180a <main+0x1ba>
 80017fa:	4b32      	ldr	r3, [pc, #200]	@ (80018c4 <main+0x274>)
 80017fc:	2201      	movs	r2, #1
 80017fe:	701a      	strb	r2, [r3, #0]
 8001800:	4b30      	ldr	r3, [pc, #192]	@ (80018c4 <main+0x274>)
 8001802:	781a      	ldrb	r2, [r3, #0]
 8001804:	4b2e      	ldr	r3, [pc, #184]	@ (80018c0 <main+0x270>)
 8001806:	701a      	strb	r2, [r3, #0]
 8001808:	e00e      	b.n	8001828 <main+0x1d8>
		  else if (State==Off && PreviousState==Forward) State=PreviousState=Reverse;
 800180a:	4b2d      	ldr	r3, [pc, #180]	@ (80018c0 <main+0x270>)
 800180c:	781b      	ldrb	r3, [r3, #0]
 800180e:	2b00      	cmp	r3, #0
 8001810:	d10a      	bne.n	8001828 <main+0x1d8>
 8001812:	4b2c      	ldr	r3, [pc, #176]	@ (80018c4 <main+0x274>)
 8001814:	781b      	ldrb	r3, [r3, #0]
 8001816:	2b01      	cmp	r3, #1
 8001818:	d106      	bne.n	8001828 <main+0x1d8>
 800181a:	4b2a      	ldr	r3, [pc, #168]	@ (80018c4 <main+0x274>)
 800181c:	2202      	movs	r2, #2
 800181e:	701a      	strb	r2, [r3, #0]
 8001820:	4b28      	ldr	r3, [pc, #160]	@ (80018c4 <main+0x274>)
 8001822:	781a      	ldrb	r2, [r3, #0]
 8001824:	4b26      	ldr	r3, [pc, #152]	@ (80018c0 <main+0x270>)
 8001826:	701a      	strb	r2, [r3, #0]
		  ToggleState=0;
 8001828:	4b24      	ldr	r3, [pc, #144]	@ (80018bc <main+0x26c>)
 800182a:	2200      	movs	r2, #0
 800182c:	601a      	str	r2, [r3, #0]
	  while (!HAL_GPIO_ReadPin(B1_GPIO_Port, B1_Pin) && ToggleState){
 800182e:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001832:	4821      	ldr	r0, [pc, #132]	@ (80018b8 <main+0x268>)
 8001834:	f001 fdde 	bl	80033f4 <HAL_GPIO_ReadPin>
 8001838:	4603      	mov	r3, r0
 800183a:	2b00      	cmp	r3, #0
 800183c:	d103      	bne.n	8001846 <main+0x1f6>
 800183e:	4b1f      	ldr	r3, [pc, #124]	@ (80018bc <main+0x26c>)
 8001840:	681b      	ldr	r3, [r3, #0]
 8001842:	2b00      	cmp	r3, #0
 8001844:	d1c5      	bne.n	80017d2 <main+0x182>
	  }
	  //State Machine
	  switch(State){
 8001846:	4b1e      	ldr	r3, [pc, #120]	@ (80018c0 <main+0x270>)
 8001848:	781b      	ldrb	r3, [r3, #0]
 800184a:	2b02      	cmp	r3, #2
 800184c:	d040      	beq.n	80018d0 <main+0x280>
 800184e:	2b02      	cmp	r3, #2
 8001850:	dc45      	bgt.n	80018de <main+0x28e>
 8001852:	2b00      	cmp	r3, #0
 8001854:	d002      	beq.n	800185c <main+0x20c>
 8001856:	2b01      	cmp	r3, #1
 8001858:	d004      	beq.n	8001864 <main+0x214>
 800185a:	e040      	b.n	80018de <main+0x28e>
	  	  case	Off:
	  		  Enable=0;
 800185c:	4b1a      	ldr	r3, [pc, #104]	@ (80018c8 <main+0x278>)
 800185e:	2200      	movs	r2, #0
 8001860:	601a      	str	r2, [r3, #0]
	  		  break;
 8001862:	e03c      	b.n	80018de <main+0x28e>
	  	  case Forward:
	  		  Enable=1;
 8001864:	4b18      	ldr	r3, [pc, #96]	@ (80018c8 <main+0x278>)
 8001866:	2201      	movs	r2, #1
 8001868:	601a      	str	r2, [r3, #0]
	  		  Direction=Forward;
 800186a:	4b18      	ldr	r3, [pc, #96]	@ (80018cc <main+0x27c>)
 800186c:	2201      	movs	r2, #1
 800186e:	701a      	strb	r2, [r3, #0]
	  		  break;
 8001870:	e035      	b.n	80018de <main+0x28e>
 8001872:	bf00      	nop
 8001874:	f3af 8000 	nop.w
 8001878:	38e38e39 	.word	0x38e38e39
 800187c:	404ce38e 	.word	0x404ce38e
 8001880:	20000244 	.word	0x20000244
 8001884:	200001fc 	.word	0x200001fc
 8001888:	2000028c 	.word	0x2000028c
 800188c:	200003c4 	.word	0x200003c4
 8001890:	2000031c 	.word	0x2000031c
 8001894:	20000440 	.word	0x20000440
 8001898:	20000008 	.word	0x20000008
 800189c:	20000000 	.word	0x20000000
 80018a0:	408f4000 	.word	0x408f4000
 80018a4:	4085e000 	.word	0x4085e000
 80018a8:	20000414 	.word	0x20000414
 80018ac:	2000042c 	.word	0x2000042c
 80018b0:	0001d4c0 	.word	0x0001d4c0
 80018b4:	51eb851f 	.word	0x51eb851f
 80018b8:	40020800 	.word	0x40020800
 80018bc:	20000434 	.word	0x20000434
 80018c0:	20000410 	.word	0x20000410
 80018c4:	20000004 	.word	0x20000004
 80018c8:	20000430 	.word	0x20000430
 80018cc:	2000043c 	.word	0x2000043c
	  	  case Reverse:
	  		  Enable=1;
 80018d0:	4b79      	ldr	r3, [pc, #484]	@ (8001ab8 <main+0x468>)
 80018d2:	2201      	movs	r2, #1
 80018d4:	601a      	str	r2, [r3, #0]
	  		  Direction=Reverse;
 80018d6:	4b79      	ldr	r3, [pc, #484]	@ (8001abc <main+0x46c>)
 80018d8:	2202      	movs	r2, #2
 80018da:	701a      	strb	r2, [r3, #0]
	  		  break;
 80018dc:	bf00      	nop
	  }

	  if(Enable){
 80018de:	4b76      	ldr	r3, [pc, #472]	@ (8001ab8 <main+0x468>)
 80018e0:	681b      	ldr	r3, [r3, #0]
 80018e2:	2b00      	cmp	r3, #0
 80018e4:	f000 80fe 	beq.w	8001ae4 <main+0x494>
		  //Generating Sinusoidal PWM
		  GenerateSine(&SineWave, &FiftyMicroSecond);
 80018e8:	4975      	ldr	r1, [pc, #468]	@ (8001ac0 <main+0x470>)
 80018ea:	4876      	ldr	r0, [pc, #472]	@ (8001ac4 <main+0x474>)
 80018ec:	f7ff fc44 	bl	8001178 <GenerateSine>
		  //Ramp Frequency
		  if ((RequestedFrequency > SineWave.WaveFrequency) && ((HAL_GetTick()-FrequencyChangeTime)>=500 )){
 80018f0:	4b74      	ldr	r3, [pc, #464]	@ (8001ac4 <main+0x474>)
 80018f2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80018f4:	4b74      	ldr	r3, [pc, #464]	@ (8001ac8 <main+0x478>)
 80018f6:	681b      	ldr	r3, [r3, #0]
 80018f8:	429a      	cmp	r2, r3
 80018fa:	d212      	bcs.n	8001922 <main+0x2d2>
 80018fc:	f000 ff68 	bl	80027d0 <HAL_GetTick>
 8001900:	4602      	mov	r2, r0
 8001902:	4b72      	ldr	r3, [pc, #456]	@ (8001acc <main+0x47c>)
 8001904:	681b      	ldr	r3, [r3, #0]
 8001906:	1ad3      	subs	r3, r2, r3
 8001908:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 800190c:	d309      	bcc.n	8001922 <main+0x2d2>
			  SineWave.WaveFrequency++;
 800190e:	4b6d      	ldr	r3, [pc, #436]	@ (8001ac4 <main+0x474>)
 8001910:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001912:	3301      	adds	r3, #1
 8001914:	4a6b      	ldr	r2, [pc, #428]	@ (8001ac4 <main+0x474>)
 8001916:	6313      	str	r3, [r2, #48]	@ 0x30
			  FrequencyChangeTime= HAL_GetTick();
 8001918:	f000 ff5a 	bl	80027d0 <HAL_GetTick>
 800191c:	4603      	mov	r3, r0
 800191e:	4a6b      	ldr	r2, [pc, #428]	@ (8001acc <main+0x47c>)
 8001920:	6013      	str	r3, [r2, #0]
		  }
		  //Change State
		  if (SineWave.WaveFrequency != 0){
 8001922:	4b68      	ldr	r3, [pc, #416]	@ (8001ac4 <main+0x474>)
 8001924:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001926:	2b00      	cmp	r3, #0
 8001928:	d061      	beq.n	80019ee <main+0x39e>
			  if ((StepChangeTime - PreviousStepChangeTime ) > trunc(20000.0/(SineWave.WaveFrequency*6))){
 800192a:	4b69      	ldr	r3, [pc, #420]	@ (8001ad0 <main+0x480>)
 800192c:	681a      	ldr	r2, [r3, #0]
 800192e:	4b69      	ldr	r3, [pc, #420]	@ (8001ad4 <main+0x484>)
 8001930:	681b      	ldr	r3, [r3, #0]
 8001932:	1ad3      	subs	r3, r2, r3
 8001934:	4618      	mov	r0, r3
 8001936:	f7fe fded 	bl	8000514 <__aeabi_ui2d>
 800193a:	4604      	mov	r4, r0
 800193c:	460d      	mov	r5, r1
 800193e:	4b61      	ldr	r3, [pc, #388]	@ (8001ac4 <main+0x474>)
 8001940:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001942:	4613      	mov	r3, r2
 8001944:	005b      	lsls	r3, r3, #1
 8001946:	4413      	add	r3, r2
 8001948:	005b      	lsls	r3, r3, #1
 800194a:	4618      	mov	r0, r3
 800194c:	f7fe fde2 	bl	8000514 <__aeabi_ui2d>
 8001950:	4602      	mov	r2, r0
 8001952:	460b      	mov	r3, r1
 8001954:	a156      	add	r1, pc, #344	@ (adr r1, 8001ab0 <main+0x460>)
 8001956:	e9d1 0100 	ldrd	r0, r1, [r1]
 800195a:	f7fe ff7f 	bl	800085c <__aeabi_ddiv>
 800195e:	4602      	mov	r2, r0
 8001960:	460b      	mov	r3, r1
 8001962:	ec43 2b17 	vmov	d7, r2, r3
 8001966:	eeb0 0a47 	vmov.f32	s0, s14
 800196a:	eef0 0a67 	vmov.f32	s1, s15
 800196e:	f006 fd4f 	bl	8008410 <trunc>
 8001972:	ec53 2b10 	vmov	r2, r3, d0
 8001976:	4620      	mov	r0, r4
 8001978:	4629      	mov	r1, r5
 800197a:	f7ff f8d5 	bl	8000b28 <__aeabi_dcmpgt>
 800197e:	4603      	mov	r3, r0
 8001980:	2b00      	cmp	r3, #0
 8001982:	d034      	beq.n	80019ee <main+0x39e>
				  if (Direction==Forward){
 8001984:	4b4d      	ldr	r3, [pc, #308]	@ (8001abc <main+0x46c>)
 8001986:	781b      	ldrb	r3, [r3, #0]
 8001988:	2b01      	cmp	r3, #1
 800198a:	d10c      	bne.n	80019a6 <main+0x356>
					  if(Step<6) 	Step++;
 800198c:	4b52      	ldr	r3, [pc, #328]	@ (8001ad8 <main+0x488>)
 800198e:	681b      	ldr	r3, [r3, #0]
 8001990:	2b05      	cmp	r3, #5
 8001992:	dc05      	bgt.n	80019a0 <main+0x350>
 8001994:	4b50      	ldr	r3, [pc, #320]	@ (8001ad8 <main+0x488>)
 8001996:	681b      	ldr	r3, [r3, #0]
 8001998:	3301      	adds	r3, #1
 800199a:	4a4f      	ldr	r2, [pc, #316]	@ (8001ad8 <main+0x488>)
 800199c:	6013      	str	r3, [r2, #0]
 800199e:	e002      	b.n	80019a6 <main+0x356>
					  else  		Step=1;
 80019a0:	4b4d      	ldr	r3, [pc, #308]	@ (8001ad8 <main+0x488>)
 80019a2:	2201      	movs	r2, #1
 80019a4:	601a      	str	r2, [r3, #0]
				  }
				  if (Direction==Reverse){
 80019a6:	4b45      	ldr	r3, [pc, #276]	@ (8001abc <main+0x46c>)
 80019a8:	781b      	ldrb	r3, [r3, #0]
 80019aa:	2b02      	cmp	r3, #2
 80019ac:	d10c      	bne.n	80019c8 <main+0x378>
					  if(Step>1) 	Step--;
 80019ae:	4b4a      	ldr	r3, [pc, #296]	@ (8001ad8 <main+0x488>)
 80019b0:	681b      	ldr	r3, [r3, #0]
 80019b2:	2b01      	cmp	r3, #1
 80019b4:	dd05      	ble.n	80019c2 <main+0x372>
 80019b6:	4b48      	ldr	r3, [pc, #288]	@ (8001ad8 <main+0x488>)
 80019b8:	681b      	ldr	r3, [r3, #0]
 80019ba:	3b01      	subs	r3, #1
 80019bc:	4a46      	ldr	r2, [pc, #280]	@ (8001ad8 <main+0x488>)
 80019be:	6013      	str	r3, [r2, #0]
 80019c0:	e002      	b.n	80019c8 <main+0x378>
					  else  		Step=6;
 80019c2:	4b45      	ldr	r3, [pc, #276]	@ (8001ad8 <main+0x488>)
 80019c4:	2206      	movs	r2, #6
 80019c6:	601a      	str	r2, [r3, #0]
				  }

				  UpdateState=1;
 80019c8:	4b44      	ldr	r3, [pc, #272]	@ (8001adc <main+0x48c>)
 80019ca:	2201      	movs	r2, #1
 80019cc:	601a      	str	r2, [r3, #0]
				  PreviousStepChangeTime= StepChangeTime;
 80019ce:	4b40      	ldr	r3, [pc, #256]	@ (8001ad0 <main+0x480>)
 80019d0:	681b      	ldr	r3, [r3, #0]
 80019d2:	4a40      	ldr	r2, [pc, #256]	@ (8001ad4 <main+0x484>)
 80019d4:	6013      	str	r3, [r2, #0]
				  if (StepChangeTime>4000000000) PreviousStepChangeTime=StepChangeTime=0;
 80019d6:	4b3e      	ldr	r3, [pc, #248]	@ (8001ad0 <main+0x480>)
 80019d8:	681b      	ldr	r3, [r3, #0]
 80019da:	4a41      	ldr	r2, [pc, #260]	@ (8001ae0 <main+0x490>)
 80019dc:	4293      	cmp	r3, r2
 80019de:	d906      	bls.n	80019ee <main+0x39e>
 80019e0:	4b3b      	ldr	r3, [pc, #236]	@ (8001ad0 <main+0x480>)
 80019e2:	2200      	movs	r2, #0
 80019e4:	601a      	str	r2, [r3, #0]
 80019e6:	4b3a      	ldr	r3, [pc, #232]	@ (8001ad0 <main+0x480>)
 80019e8:	681b      	ldr	r3, [r3, #0]
 80019ea:	4a3a      	ldr	r2, [pc, #232]	@ (8001ad4 <main+0x484>)
 80019ec:	6013      	str	r3, [r2, #0]
			  }
		  }
		  if(SineWave.WaveFrequency >=MIN_FREQUENCY && SineWave.WaveFrequency <= MAX_FREQUENCY && UpdateState==1){
 80019ee:	4b35      	ldr	r3, [pc, #212]	@ (8001ac4 <main+0x474>)
 80019f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019f2:	2b09      	cmp	r3, #9
 80019f4:	f240 80a5 	bls.w	8001b42 <main+0x4f2>
 80019f8:	4b32      	ldr	r3, [pc, #200]	@ (8001ac4 <main+0x474>)
 80019fa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019fc:	2b3c      	cmp	r3, #60	@ 0x3c
 80019fe:	f200 80a0 	bhi.w	8001b42 <main+0x4f2>
 8001a02:	4b36      	ldr	r3, [pc, #216]	@ (8001adc <main+0x48c>)
 8001a04:	681b      	ldr	r3, [r3, #0]
 8001a06:	2b01      	cmp	r3, #1
 8001a08:	f040 809b 	bne.w	8001b42 <main+0x4f2>
			  switch (Step){
 8001a0c:	4b32      	ldr	r3, [pc, #200]	@ (8001ad8 <main+0x488>)
 8001a0e:	681b      	ldr	r3, [r3, #0]
 8001a10:	3b01      	subs	r3, #1
 8001a12:	2b05      	cmp	r3, #5
 8001a14:	f200 8095 	bhi.w	8001b42 <main+0x4f2>
 8001a18:	a201      	add	r2, pc, #4	@ (adr r2, 8001a20 <main+0x3d0>)
 8001a1a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001a1e:	bf00      	nop
 8001a20:	08001a39 	.word	0x08001a39
 8001a24:	08001a4d 	.word	0x08001a4d
 8001a28:	08001a61 	.word	0x08001a61
 8001a2c:	08001a75 	.word	0x08001a75
 8001a30:	08001a89 	.word	0x08001a89
 8001a34:	08001a9d 	.word	0x08001a9d
				  case 1:
					  SineWave.PhaseA_t=1;
 8001a38:	4b22      	ldr	r3, [pc, #136]	@ (8001ac4 <main+0x474>)
 8001a3a:	2201      	movs	r2, #1
 8001a3c:	605a      	str	r2, [r3, #4]
					  SineWave.PhaseAN_t=0;
 8001a3e:	4b21      	ldr	r3, [pc, #132]	@ (8001ac4 <main+0x474>)
 8001a40:	2200      	movs	r2, #0
 8001a42:	60da      	str	r2, [r3, #12]
					  UpdateState=0;
 8001a44:	4b25      	ldr	r3, [pc, #148]	@ (8001adc <main+0x48c>)
 8001a46:	2200      	movs	r2, #0
 8001a48:	601a      	str	r2, [r3, #0]
					  break;
 8001a4a:	e07a      	b.n	8001b42 <main+0x4f2>
				  case 2:
					  SineWave.PhaseC_t=0;
 8001a4c:	4b1d      	ldr	r3, [pc, #116]	@ (8001ac4 <main+0x474>)
 8001a4e:	2200      	movs	r2, #0
 8001a50:	625a      	str	r2, [r3, #36]	@ 0x24
					  SineWave.PhaseCN_t=1;
 8001a52:	4b1c      	ldr	r3, [pc, #112]	@ (8001ac4 <main+0x474>)
 8001a54:	2201      	movs	r2, #1
 8001a56:	62da      	str	r2, [r3, #44]	@ 0x2c
					  UpdateState=0;
 8001a58:	4b20      	ldr	r3, [pc, #128]	@ (8001adc <main+0x48c>)
 8001a5a:	2200      	movs	r2, #0
 8001a5c:	601a      	str	r2, [r3, #0]
					  break;
 8001a5e:	e070      	b.n	8001b42 <main+0x4f2>
				  case 3:
					  SineWave.PhaseB_t=1;
 8001a60:	4b18      	ldr	r3, [pc, #96]	@ (8001ac4 <main+0x474>)
 8001a62:	2201      	movs	r2, #1
 8001a64:	615a      	str	r2, [r3, #20]
					  SineWave.PhaseBN_t=0;
 8001a66:	4b17      	ldr	r3, [pc, #92]	@ (8001ac4 <main+0x474>)
 8001a68:	2200      	movs	r2, #0
 8001a6a:	61da      	str	r2, [r3, #28]
					  UpdateState=0;
 8001a6c:	4b1b      	ldr	r3, [pc, #108]	@ (8001adc <main+0x48c>)
 8001a6e:	2200      	movs	r2, #0
 8001a70:	601a      	str	r2, [r3, #0]
					  break;
 8001a72:	e066      	b.n	8001b42 <main+0x4f2>
				  case 4:
					  SineWave.PhaseA_t=0;
 8001a74:	4b13      	ldr	r3, [pc, #76]	@ (8001ac4 <main+0x474>)
 8001a76:	2200      	movs	r2, #0
 8001a78:	605a      	str	r2, [r3, #4]
					  SineWave.PhaseAN_t=1;
 8001a7a:	4b12      	ldr	r3, [pc, #72]	@ (8001ac4 <main+0x474>)
 8001a7c:	2201      	movs	r2, #1
 8001a7e:	60da      	str	r2, [r3, #12]
					  UpdateState=0;
 8001a80:	4b16      	ldr	r3, [pc, #88]	@ (8001adc <main+0x48c>)
 8001a82:	2200      	movs	r2, #0
 8001a84:	601a      	str	r2, [r3, #0]
					  break;
 8001a86:	e05c      	b.n	8001b42 <main+0x4f2>
				  case 5:
					  SineWave.PhaseC_t=1;
 8001a88:	4b0e      	ldr	r3, [pc, #56]	@ (8001ac4 <main+0x474>)
 8001a8a:	2201      	movs	r2, #1
 8001a8c:	625a      	str	r2, [r3, #36]	@ 0x24
					  SineWave.PhaseCN_t=0;
 8001a8e:	4b0d      	ldr	r3, [pc, #52]	@ (8001ac4 <main+0x474>)
 8001a90:	2200      	movs	r2, #0
 8001a92:	62da      	str	r2, [r3, #44]	@ 0x2c
					  UpdateState=0;
 8001a94:	4b11      	ldr	r3, [pc, #68]	@ (8001adc <main+0x48c>)
 8001a96:	2200      	movs	r2, #0
 8001a98:	601a      	str	r2, [r3, #0]
					  break;
 8001a9a:	e052      	b.n	8001b42 <main+0x4f2>
				  case 6:
					  SineWave.PhaseB_t=0;
 8001a9c:	4b09      	ldr	r3, [pc, #36]	@ (8001ac4 <main+0x474>)
 8001a9e:	2200      	movs	r2, #0
 8001aa0:	615a      	str	r2, [r3, #20]
					  SineWave.PhaseBN_t=1;
 8001aa2:	4b08      	ldr	r3, [pc, #32]	@ (8001ac4 <main+0x474>)
 8001aa4:	2201      	movs	r2, #1
 8001aa6:	61da      	str	r2, [r3, #28]
					  UpdateState=0;
 8001aa8:	4b0c      	ldr	r3, [pc, #48]	@ (8001adc <main+0x48c>)
 8001aaa:	2200      	movs	r2, #0
 8001aac:	601a      	str	r2, [r3, #0]
					  break;
 8001aae:	e048      	b.n	8001b42 <main+0x4f2>
 8001ab0:	00000000 	.word	0x00000000
 8001ab4:	40d38800 	.word	0x40d38800
 8001ab8:	20000430 	.word	0x20000430
 8001abc:	2000043c 	.word	0x2000043c
 8001ac0:	20000478 	.word	0x20000478
 8001ac4:	20000440 	.word	0x20000440
 8001ac8:	20000008 	.word	0x20000008
 8001acc:	2000040c 	.word	0x2000040c
 8001ad0:	20000408 	.word	0x20000408
 8001ad4:	20000404 	.word	0x20000404
 8001ad8:	20000000 	.word	0x20000000
 8001adc:	20000438 	.word	0x20000438
 8001ae0:	ee6b2800 	.word	0xee6b2800
				  }
		  }
	  }
	  else {
		  SineWave.PhaseA_t= SineWave.PhaseB_t= SineWave.PhaseC_t=0;
 8001ae4:	4b23      	ldr	r3, [pc, #140]	@ (8001b74 <main+0x524>)
 8001ae6:	2200      	movs	r2, #0
 8001ae8:	625a      	str	r2, [r3, #36]	@ 0x24
 8001aea:	4b22      	ldr	r3, [pc, #136]	@ (8001b74 <main+0x524>)
 8001aec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001aee:	4a21      	ldr	r2, [pc, #132]	@ (8001b74 <main+0x524>)
 8001af0:	6153      	str	r3, [r2, #20]
 8001af2:	4b20      	ldr	r3, [pc, #128]	@ (8001b74 <main+0x524>)
 8001af4:	695b      	ldr	r3, [r3, #20]
 8001af6:	4a1f      	ldr	r2, [pc, #124]	@ (8001b74 <main+0x524>)
 8001af8:	6053      	str	r3, [r2, #4]
		  SineWave.PhaseAN_t= SineWave.PhaseBN_t= SineWave.PhaseCN_t=0;
 8001afa:	4b1e      	ldr	r3, [pc, #120]	@ (8001b74 <main+0x524>)
 8001afc:	2200      	movs	r2, #0
 8001afe:	62da      	str	r2, [r3, #44]	@ 0x2c
 8001b00:	4b1c      	ldr	r3, [pc, #112]	@ (8001b74 <main+0x524>)
 8001b02:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001b04:	4a1b      	ldr	r2, [pc, #108]	@ (8001b74 <main+0x524>)
 8001b06:	61d3      	str	r3, [r2, #28]
 8001b08:	4b1a      	ldr	r3, [pc, #104]	@ (8001b74 <main+0x524>)
 8001b0a:	69db      	ldr	r3, [r3, #28]
 8001b0c:	4a19      	ldr	r2, [pc, #100]	@ (8001b74 <main+0x524>)
 8001b0e:	60d3      	str	r3, [r2, #12]
		  SineWave.PhaseA= SineWave.PhaseB= SineWave.PhaseC=0;
 8001b10:	4b18      	ldr	r3, [pc, #96]	@ (8001b74 <main+0x524>)
 8001b12:	2200      	movs	r2, #0
 8001b14:	621a      	str	r2, [r3, #32]
 8001b16:	4b17      	ldr	r3, [pc, #92]	@ (8001b74 <main+0x524>)
 8001b18:	6a1b      	ldr	r3, [r3, #32]
 8001b1a:	4a16      	ldr	r2, [pc, #88]	@ (8001b74 <main+0x524>)
 8001b1c:	6113      	str	r3, [r2, #16]
 8001b1e:	4b15      	ldr	r3, [pc, #84]	@ (8001b74 <main+0x524>)
 8001b20:	691b      	ldr	r3, [r3, #16]
 8001b22:	4a14      	ldr	r2, [pc, #80]	@ (8001b74 <main+0x524>)
 8001b24:	6013      	str	r3, [r2, #0]
		  SineWave.PhaseAN= SineWave.PhaseBN= SineWave.PhaseCN=0;
 8001b26:	4b13      	ldr	r3, [pc, #76]	@ (8001b74 <main+0x524>)
 8001b28:	2200      	movs	r2, #0
 8001b2a:	629a      	str	r2, [r3, #40]	@ 0x28
 8001b2c:	4b11      	ldr	r3, [pc, #68]	@ (8001b74 <main+0x524>)
 8001b2e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001b30:	4a10      	ldr	r2, [pc, #64]	@ (8001b74 <main+0x524>)
 8001b32:	6193      	str	r3, [r2, #24]
 8001b34:	4b0f      	ldr	r3, [pc, #60]	@ (8001b74 <main+0x524>)
 8001b36:	699b      	ldr	r3, [r3, #24]
 8001b38:	4a0e      	ldr	r2, [pc, #56]	@ (8001b74 <main+0x524>)
 8001b3a:	6093      	str	r3, [r2, #8]
		  SineWave.WaveFrequency=MIN_FREQUENCY;
 8001b3c:	4b0d      	ldr	r3, [pc, #52]	@ (8001b74 <main+0x524>)
 8001b3e:	220a      	movs	r2, #10
 8001b40:	631a      	str	r2, [r3, #48]	@ 0x30
	  }
	  TIM4->CCR1=SineWave.PhaseA;
 8001b42:	4a0d      	ldr	r2, [pc, #52]	@ (8001b78 <main+0x528>)
 8001b44:	4b0b      	ldr	r3, [pc, #44]	@ (8001b74 <main+0x524>)
 8001b46:	681b      	ldr	r3, [r3, #0]
 8001b48:	6353      	str	r3, [r2, #52]	@ 0x34
	  TIM4->CCR2=SineWave.PhaseB;
 8001b4a:	4a0b      	ldr	r2, [pc, #44]	@ (8001b78 <main+0x528>)
 8001b4c:	4b09      	ldr	r3, [pc, #36]	@ (8001b74 <main+0x524>)
 8001b4e:	691b      	ldr	r3, [r3, #16]
 8001b50:	6393      	str	r3, [r2, #56]	@ 0x38
	  TIM4->CCR3=SineWave.PhaseC;
 8001b52:	4a09      	ldr	r2, [pc, #36]	@ (8001b78 <main+0x528>)
 8001b54:	4b07      	ldr	r3, [pc, #28]	@ (8001b74 <main+0x524>)
 8001b56:	6a1b      	ldr	r3, [r3, #32]
 8001b58:	63d3      	str	r3, [r2, #60]	@ 0x3c
	  TIM3->CCR1=SineWave.PhaseAN;
 8001b5a:	4a08      	ldr	r2, [pc, #32]	@ (8001b7c <main+0x52c>)
 8001b5c:	4b05      	ldr	r3, [pc, #20]	@ (8001b74 <main+0x524>)
 8001b5e:	689b      	ldr	r3, [r3, #8]
 8001b60:	6353      	str	r3, [r2, #52]	@ 0x34
	  TIM3->CCR2=SineWave.PhaseBN;
 8001b62:	4a06      	ldr	r2, [pc, #24]	@ (8001b7c <main+0x52c>)
 8001b64:	4b03      	ldr	r3, [pc, #12]	@ (8001b74 <main+0x524>)
 8001b66:	699b      	ldr	r3, [r3, #24]
 8001b68:	6393      	str	r3, [r2, #56]	@ 0x38
	  TIM3->CCR3=SineWave.PhaseCN;
 8001b6a:	4a04      	ldr	r2, [pc, #16]	@ (8001b7c <main+0x52c>)
 8001b6c:	4b01      	ldr	r3, [pc, #4]	@ (8001b74 <main+0x524>)
 8001b6e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001b70:	63d3      	str	r3, [r2, #60]	@ 0x3c
  {
 8001b72:	e5af      	b.n	80016d4 <main+0x84>
 8001b74:	20000440 	.word	0x20000440
 8001b78:	40000800 	.word	0x40000800
 8001b7c:	40000400 	.word	0x40000400

08001b80 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001b80:	b580      	push	{r7, lr}
 8001b82:	b094      	sub	sp, #80	@ 0x50
 8001b84:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001b86:	f107 0320 	add.w	r3, r7, #32
 8001b8a:	2230      	movs	r2, #48	@ 0x30
 8001b8c:	2100      	movs	r1, #0
 8001b8e:	4618      	mov	r0, r3
 8001b90:	f004 fd1b 	bl	80065ca <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001b94:	f107 030c 	add.w	r3, r7, #12
 8001b98:	2200      	movs	r2, #0
 8001b9a:	601a      	str	r2, [r3, #0]
 8001b9c:	605a      	str	r2, [r3, #4]
 8001b9e:	609a      	str	r2, [r3, #8]
 8001ba0:	60da      	str	r2, [r3, #12]
 8001ba2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001ba4:	2300      	movs	r3, #0
 8001ba6:	60bb      	str	r3, [r7, #8]
 8001ba8:	4b27      	ldr	r3, [pc, #156]	@ (8001c48 <SystemClock_Config+0xc8>)
 8001baa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001bac:	4a26      	ldr	r2, [pc, #152]	@ (8001c48 <SystemClock_Config+0xc8>)
 8001bae:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001bb2:	6413      	str	r3, [r2, #64]	@ 0x40
 8001bb4:	4b24      	ldr	r3, [pc, #144]	@ (8001c48 <SystemClock_Config+0xc8>)
 8001bb6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001bb8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001bbc:	60bb      	str	r3, [r7, #8]
 8001bbe:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001bc0:	2300      	movs	r3, #0
 8001bc2:	607b      	str	r3, [r7, #4]
 8001bc4:	4b21      	ldr	r3, [pc, #132]	@ (8001c4c <SystemClock_Config+0xcc>)
 8001bc6:	681b      	ldr	r3, [r3, #0]
 8001bc8:	4a20      	ldr	r2, [pc, #128]	@ (8001c4c <SystemClock_Config+0xcc>)
 8001bca:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8001bce:	6013      	str	r3, [r2, #0]
 8001bd0:	4b1e      	ldr	r3, [pc, #120]	@ (8001c4c <SystemClock_Config+0xcc>)
 8001bd2:	681b      	ldr	r3, [r3, #0]
 8001bd4:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001bd8:	607b      	str	r3, [r7, #4]
 8001bda:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001bdc:	2302      	movs	r3, #2
 8001bde:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001be0:	2301      	movs	r3, #1
 8001be2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001be4:	2310      	movs	r3, #16
 8001be6:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001be8:	2302      	movs	r3, #2
 8001bea:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001bec:	2300      	movs	r3, #0
 8001bee:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001bf0:	2308      	movs	r3, #8
 8001bf2:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 100;
 8001bf4:	2364      	movs	r3, #100	@ 0x64
 8001bf6:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001bf8:	2302      	movs	r3, #2
 8001bfa:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001bfc:	2304      	movs	r3, #4
 8001bfe:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001c00:	f107 0320 	add.w	r3, r7, #32
 8001c04:	4618      	mov	r0, r3
 8001c06:	f001 fc3f 	bl	8003488 <HAL_RCC_OscConfig>
 8001c0a:	4603      	mov	r3, r0
 8001c0c:	2b00      	cmp	r3, #0
 8001c0e:	d001      	beq.n	8001c14 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001c10:	f000 fa72 	bl	80020f8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001c14:	230f      	movs	r3, #15
 8001c16:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001c18:	2302      	movs	r3, #2
 8001c1a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001c1c:	2300      	movs	r3, #0
 8001c1e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001c20:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001c24:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001c26:	2300      	movs	r3, #0
 8001c28:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8001c2a:	f107 030c 	add.w	r3, r7, #12
 8001c2e:	2103      	movs	r1, #3
 8001c30:	4618      	mov	r0, r3
 8001c32:	f001 fea1 	bl	8003978 <HAL_RCC_ClockConfig>
 8001c36:	4603      	mov	r3, r0
 8001c38:	2b00      	cmp	r3, #0
 8001c3a:	d001      	beq.n	8001c40 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8001c3c:	f000 fa5c 	bl	80020f8 <Error_Handler>
  }
}
 8001c40:	bf00      	nop
 8001c42:	3750      	adds	r7, #80	@ 0x50
 8001c44:	46bd      	mov	sp, r7
 8001c46:	bd80      	pop	{r7, pc}
 8001c48:	40023800 	.word	0x40023800
 8001c4c:	40007000 	.word	0x40007000

08001c50 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001c50:	b580      	push	{r7, lr}
 8001c52:	b08e      	sub	sp, #56	@ 0x38
 8001c54:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001c56:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001c5a:	2200      	movs	r2, #0
 8001c5c:	601a      	str	r2, [r3, #0]
 8001c5e:	605a      	str	r2, [r3, #4]
 8001c60:	609a      	str	r2, [r3, #8]
 8001c62:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001c64:	f107 0320 	add.w	r3, r7, #32
 8001c68:	2200      	movs	r2, #0
 8001c6a:	601a      	str	r2, [r3, #0]
 8001c6c:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001c6e:	1d3b      	adds	r3, r7, #4
 8001c70:	2200      	movs	r2, #0
 8001c72:	601a      	str	r2, [r3, #0]
 8001c74:	605a      	str	r2, [r3, #4]
 8001c76:	609a      	str	r2, [r3, #8]
 8001c78:	60da      	str	r2, [r3, #12]
 8001c7a:	611a      	str	r2, [r3, #16]
 8001c7c:	615a      	str	r2, [r3, #20]
 8001c7e:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001c80:	4b37      	ldr	r3, [pc, #220]	@ (8001d60 <MX_TIM3_Init+0x110>)
 8001c82:	4a38      	ldr	r2, [pc, #224]	@ (8001d64 <MX_TIM3_Init+0x114>)
 8001c84:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 10-1;
 8001c86:	4b36      	ldr	r3, [pc, #216]	@ (8001d60 <MX_TIM3_Init+0x110>)
 8001c88:	2209      	movs	r2, #9
 8001c8a:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001c8c:	4b34      	ldr	r3, [pc, #208]	@ (8001d60 <MX_TIM3_Init+0x110>)
 8001c8e:	2200      	movs	r2, #0
 8001c90:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 1000-1;
 8001c92:	4b33      	ldr	r3, [pc, #204]	@ (8001d60 <MX_TIM3_Init+0x110>)
 8001c94:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001c98:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001c9a:	4b31      	ldr	r3, [pc, #196]	@ (8001d60 <MX_TIM3_Init+0x110>)
 8001c9c:	2200      	movs	r2, #0
 8001c9e:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001ca0:	4b2f      	ldr	r3, [pc, #188]	@ (8001d60 <MX_TIM3_Init+0x110>)
 8001ca2:	2200      	movs	r2, #0
 8001ca4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001ca6:	482e      	ldr	r0, [pc, #184]	@ (8001d60 <MX_TIM3_Init+0x110>)
 8001ca8:	f002 f886 	bl	8003db8 <HAL_TIM_Base_Init>
 8001cac:	4603      	mov	r3, r0
 8001cae:	2b00      	cmp	r3, #0
 8001cb0:	d001      	beq.n	8001cb6 <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 8001cb2:	f000 fa21 	bl	80020f8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001cb6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001cba:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001cbc:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001cc0:	4619      	mov	r1, r3
 8001cc2:	4827      	ldr	r0, [pc, #156]	@ (8001d60 <MX_TIM3_Init+0x110>)
 8001cc4:	f002 fc94 	bl	80045f0 <HAL_TIM_ConfigClockSource>
 8001cc8:	4603      	mov	r3, r0
 8001cca:	2b00      	cmp	r3, #0
 8001ccc:	d001      	beq.n	8001cd2 <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 8001cce:	f000 fa13 	bl	80020f8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8001cd2:	4823      	ldr	r0, [pc, #140]	@ (8001d60 <MX_TIM3_Init+0x110>)
 8001cd4:	f002 f922 	bl	8003f1c <HAL_TIM_PWM_Init>
 8001cd8:	4603      	mov	r3, r0
 8001cda:	2b00      	cmp	r3, #0
 8001cdc:	d001      	beq.n	8001ce2 <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 8001cde:	f000 fa0b 	bl	80020f8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8001ce2:	2320      	movs	r3, #32
 8001ce4:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_ENABLE;
 8001ce6:	2380      	movs	r3, #128	@ 0x80
 8001ce8:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001cea:	f107 0320 	add.w	r3, r7, #32
 8001cee:	4619      	mov	r1, r3
 8001cf0:	481b      	ldr	r0, [pc, #108]	@ (8001d60 <MX_TIM3_Init+0x110>)
 8001cf2:	f003 f917 	bl	8004f24 <HAL_TIMEx_MasterConfigSynchronization>
 8001cf6:	4603      	mov	r3, r0
 8001cf8:	2b00      	cmp	r3, #0
 8001cfa:	d001      	beq.n	8001d00 <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 8001cfc:	f000 f9fc 	bl	80020f8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001d00:	2360      	movs	r3, #96	@ 0x60
 8001d02:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001d04:	2300      	movs	r3, #0
 8001d06:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001d08:	2300      	movs	r3, #0
 8001d0a:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_ENABLE;
 8001d0c:	2304      	movs	r3, #4
 8001d0e:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001d10:	1d3b      	adds	r3, r7, #4
 8001d12:	2200      	movs	r2, #0
 8001d14:	4619      	mov	r1, r3
 8001d16:	4812      	ldr	r0, [pc, #72]	@ (8001d60 <MX_TIM3_Init+0x110>)
 8001d18:	f002 fba8 	bl	800446c <HAL_TIM_PWM_ConfigChannel>
 8001d1c:	4603      	mov	r3, r0
 8001d1e:	2b00      	cmp	r3, #0
 8001d20:	d001      	beq.n	8001d26 <MX_TIM3_Init+0xd6>
  {
    Error_Handler();
 8001d22:	f000 f9e9 	bl	80020f8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001d26:	1d3b      	adds	r3, r7, #4
 8001d28:	2204      	movs	r2, #4
 8001d2a:	4619      	mov	r1, r3
 8001d2c:	480c      	ldr	r0, [pc, #48]	@ (8001d60 <MX_TIM3_Init+0x110>)
 8001d2e:	f002 fb9d 	bl	800446c <HAL_TIM_PWM_ConfigChannel>
 8001d32:	4603      	mov	r3, r0
 8001d34:	2b00      	cmp	r3, #0
 8001d36:	d001      	beq.n	8001d3c <MX_TIM3_Init+0xec>
  {
    Error_Handler();
 8001d38:	f000 f9de 	bl	80020f8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001d3c:	1d3b      	adds	r3, r7, #4
 8001d3e:	2208      	movs	r2, #8
 8001d40:	4619      	mov	r1, r3
 8001d42:	4807      	ldr	r0, [pc, #28]	@ (8001d60 <MX_TIM3_Init+0x110>)
 8001d44:	f002 fb92 	bl	800446c <HAL_TIM_PWM_ConfigChannel>
 8001d48:	4603      	mov	r3, r0
 8001d4a:	2b00      	cmp	r3, #0
 8001d4c:	d001      	beq.n	8001d52 <MX_TIM3_Init+0x102>
  {
    Error_Handler();
 8001d4e:	f000 f9d3 	bl	80020f8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8001d52:	4803      	ldr	r0, [pc, #12]	@ (8001d60 <MX_TIM3_Init+0x110>)
 8001d54:	f000 fa52 	bl	80021fc <HAL_TIM_MspPostInit>

}
 8001d58:	bf00      	nop
 8001d5a:	3738      	adds	r7, #56	@ 0x38
 8001d5c:	46bd      	mov	sp, r7
 8001d5e:	bd80      	pop	{r7, pc}
 8001d60:	200001fc 	.word	0x200001fc
 8001d64:	40000400 	.word	0x40000400

08001d68 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8001d68:	b580      	push	{r7, lr}
 8001d6a:	b08e      	sub	sp, #56	@ 0x38
 8001d6c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 8001d6e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001d72:	2200      	movs	r2, #0
 8001d74:	601a      	str	r2, [r3, #0]
 8001d76:	605a      	str	r2, [r3, #4]
 8001d78:	609a      	str	r2, [r3, #8]
 8001d7a:	60da      	str	r2, [r3, #12]
 8001d7c:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001d7e:	f107 031c 	add.w	r3, r7, #28
 8001d82:	2200      	movs	r2, #0
 8001d84:	601a      	str	r2, [r3, #0]
 8001d86:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001d88:	463b      	mov	r3, r7
 8001d8a:	2200      	movs	r2, #0
 8001d8c:	601a      	str	r2, [r3, #0]
 8001d8e:	605a      	str	r2, [r3, #4]
 8001d90:	609a      	str	r2, [r3, #8]
 8001d92:	60da      	str	r2, [r3, #12]
 8001d94:	611a      	str	r2, [r3, #16]
 8001d96:	615a      	str	r2, [r3, #20]
 8001d98:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001d9a:	4b38      	ldr	r3, [pc, #224]	@ (8001e7c <MX_TIM4_Init+0x114>)
 8001d9c:	4a38      	ldr	r2, [pc, #224]	@ (8001e80 <MX_TIM4_Init+0x118>)
 8001d9e:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 10-1;
 8001da0:	4b36      	ldr	r3, [pc, #216]	@ (8001e7c <MX_TIM4_Init+0x114>)
 8001da2:	2209      	movs	r2, #9
 8001da4:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001da6:	4b35      	ldr	r3, [pc, #212]	@ (8001e7c <MX_TIM4_Init+0x114>)
 8001da8:	2200      	movs	r2, #0
 8001daa:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 1000-1;
 8001dac:	4b33      	ldr	r3, [pc, #204]	@ (8001e7c <MX_TIM4_Init+0x114>)
 8001dae:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001db2:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001db4:	4b31      	ldr	r3, [pc, #196]	@ (8001e7c <MX_TIM4_Init+0x114>)
 8001db6:	2200      	movs	r2, #0
 8001db8:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001dba:	4b30      	ldr	r3, [pc, #192]	@ (8001e7c <MX_TIM4_Init+0x114>)
 8001dbc:	2200      	movs	r2, #0
 8001dbe:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8001dc0:	482e      	ldr	r0, [pc, #184]	@ (8001e7c <MX_TIM4_Init+0x114>)
 8001dc2:	f001 fff9 	bl	8003db8 <HAL_TIM_Base_Init>
 8001dc6:	4603      	mov	r3, r0
 8001dc8:	2b00      	cmp	r3, #0
 8001dca:	d001      	beq.n	8001dd0 <MX_TIM4_Init+0x68>
  {
    Error_Handler();
 8001dcc:	f000 f994 	bl	80020f8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8001dd0:	482a      	ldr	r0, [pc, #168]	@ (8001e7c <MX_TIM4_Init+0x114>)
 8001dd2:	f002 f8a3 	bl	8003f1c <HAL_TIM_PWM_Init>
 8001dd6:	4603      	mov	r3, r0
 8001dd8:	2b00      	cmp	r3, #0
 8001dda:	d001      	beq.n	8001de0 <MX_TIM4_Init+0x78>
  {
    Error_Handler();
 8001ddc:	f000 f98c 	bl	80020f8 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_TRIGGER;
 8001de0:	2306      	movs	r3, #6
 8001de2:	627b      	str	r3, [r7, #36]	@ 0x24
  sSlaveConfig.InputTrigger = TIM_TS_ITR2;
 8001de4:	2320      	movs	r3, #32
 8001de6:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_SlaveConfigSynchro(&htim4, &sSlaveConfig) != HAL_OK)
 8001de8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001dec:	4619      	mov	r1, r3
 8001dee:	4823      	ldr	r0, [pc, #140]	@ (8001e7c <MX_TIM4_Init+0x114>)
 8001df0:	f002 fcc5 	bl	800477e <HAL_TIM_SlaveConfigSynchro>
 8001df4:	4603      	mov	r3, r0
 8001df6:	2b00      	cmp	r3, #0
 8001df8:	d001      	beq.n	8001dfe <MX_TIM4_Init+0x96>
  {
    Error_Handler();
 8001dfa:	f000 f97d 	bl	80020f8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8001dfe:	2320      	movs	r3, #32
 8001e00:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_ENABLE;
 8001e02:	2380      	movs	r3, #128	@ 0x80
 8001e04:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001e06:	f107 031c 	add.w	r3, r7, #28
 8001e0a:	4619      	mov	r1, r3
 8001e0c:	481b      	ldr	r0, [pc, #108]	@ (8001e7c <MX_TIM4_Init+0x114>)
 8001e0e:	f003 f889 	bl	8004f24 <HAL_TIMEx_MasterConfigSynchronization>
 8001e12:	4603      	mov	r3, r0
 8001e14:	2b00      	cmp	r3, #0
 8001e16:	d001      	beq.n	8001e1c <MX_TIM4_Init+0xb4>
  {
    Error_Handler();
 8001e18:	f000 f96e 	bl	80020f8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001e1c:	2360      	movs	r3, #96	@ 0x60
 8001e1e:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8001e20:	2300      	movs	r3, #0
 8001e22:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001e24:	2300      	movs	r3, #0
 8001e26:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_ENABLE;
 8001e28:	2304      	movs	r3, #4
 8001e2a:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001e2c:	463b      	mov	r3, r7
 8001e2e:	2200      	movs	r2, #0
 8001e30:	4619      	mov	r1, r3
 8001e32:	4812      	ldr	r0, [pc, #72]	@ (8001e7c <MX_TIM4_Init+0x114>)
 8001e34:	f002 fb1a 	bl	800446c <HAL_TIM_PWM_ConfigChannel>
 8001e38:	4603      	mov	r3, r0
 8001e3a:	2b00      	cmp	r3, #0
 8001e3c:	d001      	beq.n	8001e42 <MX_TIM4_Init+0xda>
  {
    Error_Handler();
 8001e3e:	f000 f95b 	bl	80020f8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001e42:	463b      	mov	r3, r7
 8001e44:	2204      	movs	r2, #4
 8001e46:	4619      	mov	r1, r3
 8001e48:	480c      	ldr	r0, [pc, #48]	@ (8001e7c <MX_TIM4_Init+0x114>)
 8001e4a:	f002 fb0f 	bl	800446c <HAL_TIM_PWM_ConfigChannel>
 8001e4e:	4603      	mov	r3, r0
 8001e50:	2b00      	cmp	r3, #0
 8001e52:	d001      	beq.n	8001e58 <MX_TIM4_Init+0xf0>
  {
    Error_Handler();
 8001e54:	f000 f950 	bl	80020f8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001e58:	463b      	mov	r3, r7
 8001e5a:	2208      	movs	r2, #8
 8001e5c:	4619      	mov	r1, r3
 8001e5e:	4807      	ldr	r0, [pc, #28]	@ (8001e7c <MX_TIM4_Init+0x114>)
 8001e60:	f002 fb04 	bl	800446c <HAL_TIM_PWM_ConfigChannel>
 8001e64:	4603      	mov	r3, r0
 8001e66:	2b00      	cmp	r3, #0
 8001e68:	d001      	beq.n	8001e6e <MX_TIM4_Init+0x106>
  {
    Error_Handler();
 8001e6a:	f000 f945 	bl	80020f8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 8001e6e:	4803      	ldr	r0, [pc, #12]	@ (8001e7c <MX_TIM4_Init+0x114>)
 8001e70:	f000 f9c4 	bl	80021fc <HAL_TIM_MspPostInit>

}
 8001e74:	bf00      	nop
 8001e76:	3738      	adds	r7, #56	@ 0x38
 8001e78:	46bd      	mov	sp, r7
 8001e7a:	bd80      	pop	{r7, pc}
 8001e7c:	20000244 	.word	0x20000244
 8001e80:	40000800 	.word	0x40000800

08001e84 <MX_TIM10_Init>:
  * @brief TIM10 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM10_Init(void)
{
 8001e84:	b580      	push	{r7, lr}
 8001e86:	af00      	add	r7, sp, #0
  /* USER CODE END TIM10_Init 0 */

  /* USER CODE BEGIN TIM10_Init 1 */

  /* USER CODE END TIM10_Init 1 */
  htim10.Instance = TIM10;
 8001e88:	4b0e      	ldr	r3, [pc, #56]	@ (8001ec4 <MX_TIM10_Init+0x40>)
 8001e8a:	4a0f      	ldr	r2, [pc, #60]	@ (8001ec8 <MX_TIM10_Init+0x44>)
 8001e8c:	601a      	str	r2, [r3, #0]
  htim10.Init.Prescaler = 0;
 8001e8e:	4b0d      	ldr	r3, [pc, #52]	@ (8001ec4 <MX_TIM10_Init+0x40>)
 8001e90:	2200      	movs	r2, #0
 8001e92:	605a      	str	r2, [r3, #4]
  htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001e94:	4b0b      	ldr	r3, [pc, #44]	@ (8001ec4 <MX_TIM10_Init+0x40>)
 8001e96:	2200      	movs	r2, #0
 8001e98:	609a      	str	r2, [r3, #8]
  htim10.Init.Period = 5000-1;
 8001e9a:	4b0a      	ldr	r3, [pc, #40]	@ (8001ec4 <MX_TIM10_Init+0x40>)
 8001e9c:	f241 3287 	movw	r2, #4999	@ 0x1387
 8001ea0:	60da      	str	r2, [r3, #12]
  htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001ea2:	4b08      	ldr	r3, [pc, #32]	@ (8001ec4 <MX_TIM10_Init+0x40>)
 8001ea4:	2200      	movs	r2, #0
 8001ea6:	611a      	str	r2, [r3, #16]
  htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001ea8:	4b06      	ldr	r3, [pc, #24]	@ (8001ec4 <MX_TIM10_Init+0x40>)
 8001eaa:	2280      	movs	r2, #128	@ 0x80
 8001eac:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 8001eae:	4805      	ldr	r0, [pc, #20]	@ (8001ec4 <MX_TIM10_Init+0x40>)
 8001eb0:	f001 ff82 	bl	8003db8 <HAL_TIM_Base_Init>
 8001eb4:	4603      	mov	r3, r0
 8001eb6:	2b00      	cmp	r3, #0
 8001eb8:	d001      	beq.n	8001ebe <MX_TIM10_Init+0x3a>
  {
    Error_Handler();
 8001eba:	f000 f91d 	bl	80020f8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM10_Init 2 */

  /* USER CODE END TIM10_Init 2 */

}
 8001ebe:	bf00      	nop
 8001ec0:	bd80      	pop	{r7, pc}
 8001ec2:	bf00      	nop
 8001ec4:	2000028c 	.word	0x2000028c
 8001ec8:	40014400 	.word	0x40014400

08001ecc <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001ecc:	b580      	push	{r7, lr}
 8001ece:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001ed0:	4b11      	ldr	r3, [pc, #68]	@ (8001f18 <MX_USART2_UART_Init+0x4c>)
 8001ed2:	4a12      	ldr	r2, [pc, #72]	@ (8001f1c <MX_USART2_UART_Init+0x50>)
 8001ed4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001ed6:	4b10      	ldr	r3, [pc, #64]	@ (8001f18 <MX_USART2_UART_Init+0x4c>)
 8001ed8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001edc:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001ede:	4b0e      	ldr	r3, [pc, #56]	@ (8001f18 <MX_USART2_UART_Init+0x4c>)
 8001ee0:	2200      	movs	r2, #0
 8001ee2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001ee4:	4b0c      	ldr	r3, [pc, #48]	@ (8001f18 <MX_USART2_UART_Init+0x4c>)
 8001ee6:	2200      	movs	r2, #0
 8001ee8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001eea:	4b0b      	ldr	r3, [pc, #44]	@ (8001f18 <MX_USART2_UART_Init+0x4c>)
 8001eec:	2200      	movs	r2, #0
 8001eee:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001ef0:	4b09      	ldr	r3, [pc, #36]	@ (8001f18 <MX_USART2_UART_Init+0x4c>)
 8001ef2:	220c      	movs	r2, #12
 8001ef4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001ef6:	4b08      	ldr	r3, [pc, #32]	@ (8001f18 <MX_USART2_UART_Init+0x4c>)
 8001ef8:	2200      	movs	r2, #0
 8001efa:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001efc:	4b06      	ldr	r3, [pc, #24]	@ (8001f18 <MX_USART2_UART_Init+0x4c>)
 8001efe:	2200      	movs	r2, #0
 8001f00:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001f02:	4805      	ldr	r0, [pc, #20]	@ (8001f18 <MX_USART2_UART_Init+0x4c>)
 8001f04:	f003 f890 	bl	8005028 <HAL_UART_Init>
 8001f08:	4603      	mov	r3, r0
 8001f0a:	2b00      	cmp	r3, #0
 8001f0c:	d001      	beq.n	8001f12 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001f0e:	f000 f8f3 	bl	80020f8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001f12:	bf00      	nop
 8001f14:	bd80      	pop	{r7, pc}
 8001f16:	bf00      	nop
 8001f18:	200002d4 	.word	0x200002d4
 8001f1c:	40004400 	.word	0x40004400

08001f20 <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 8001f20:	b580      	push	{r7, lr}
 8001f22:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 8001f24:	4b11      	ldr	r3, [pc, #68]	@ (8001f6c <MX_USART6_UART_Init+0x4c>)
 8001f26:	4a12      	ldr	r2, [pc, #72]	@ (8001f70 <MX_USART6_UART_Init+0x50>)
 8001f28:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 100000;
 8001f2a:	4b10      	ldr	r3, [pc, #64]	@ (8001f6c <MX_USART6_UART_Init+0x4c>)
 8001f2c:	4a11      	ldr	r2, [pc, #68]	@ (8001f74 <MX_USART6_UART_Init+0x54>)
 8001f2e:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 8001f30:	4b0e      	ldr	r3, [pc, #56]	@ (8001f6c <MX_USART6_UART_Init+0x4c>)
 8001f32:	2200      	movs	r2, #0
 8001f34:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_2;
 8001f36:	4b0d      	ldr	r3, [pc, #52]	@ (8001f6c <MX_USART6_UART_Init+0x4c>)
 8001f38:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001f3c:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_EVEN;
 8001f3e:	4b0b      	ldr	r3, [pc, #44]	@ (8001f6c <MX_USART6_UART_Init+0x4c>)
 8001f40:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001f44:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_RX;
 8001f46:	4b09      	ldr	r3, [pc, #36]	@ (8001f6c <MX_USART6_UART_Init+0x4c>)
 8001f48:	2204      	movs	r2, #4
 8001f4a:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001f4c:	4b07      	ldr	r3, [pc, #28]	@ (8001f6c <MX_USART6_UART_Init+0x4c>)
 8001f4e:	2200      	movs	r2, #0
 8001f50:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8001f52:	4b06      	ldr	r3, [pc, #24]	@ (8001f6c <MX_USART6_UART_Init+0x4c>)
 8001f54:	2200      	movs	r2, #0
 8001f56:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 8001f58:	4804      	ldr	r0, [pc, #16]	@ (8001f6c <MX_USART6_UART_Init+0x4c>)
 8001f5a:	f003 f865 	bl	8005028 <HAL_UART_Init>
 8001f5e:	4603      	mov	r3, r0
 8001f60:	2b00      	cmp	r3, #0
 8001f62:	d001      	beq.n	8001f68 <MX_USART6_UART_Init+0x48>
  {
    Error_Handler();
 8001f64:	f000 f8c8 	bl	80020f8 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 8001f68:	bf00      	nop
 8001f6a:	bd80      	pop	{r7, pc}
 8001f6c:	2000031c 	.word	0x2000031c
 8001f70:	40011400 	.word	0x40011400
 8001f74:	000186a0 	.word	0x000186a0

08001f78 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001f78:	b580      	push	{r7, lr}
 8001f7a:	b082      	sub	sp, #8
 8001f7c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001f7e:	2300      	movs	r3, #0
 8001f80:	607b      	str	r3, [r7, #4]
 8001f82:	4b0c      	ldr	r3, [pc, #48]	@ (8001fb4 <MX_DMA_Init+0x3c>)
 8001f84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f86:	4a0b      	ldr	r2, [pc, #44]	@ (8001fb4 <MX_DMA_Init+0x3c>)
 8001f88:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001f8c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001f8e:	4b09      	ldr	r3, [pc, #36]	@ (8001fb4 <MX_DMA_Init+0x3c>)
 8001f90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f92:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001f96:	607b      	str	r3, [r7, #4]
 8001f98:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream1_IRQn, 0, 0);
 8001f9a:	2200      	movs	r2, #0
 8001f9c:	2100      	movs	r1, #0
 8001f9e:	2039      	movs	r0, #57	@ 0x39
 8001fa0:	f000 fcfd 	bl	800299e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream1_IRQn);
 8001fa4:	2039      	movs	r0, #57	@ 0x39
 8001fa6:	f000 fd16 	bl	80029d6 <HAL_NVIC_EnableIRQ>

}
 8001faa:	bf00      	nop
 8001fac:	3708      	adds	r7, #8
 8001fae:	46bd      	mov	sp, r7
 8001fb0:	bd80      	pop	{r7, pc}
 8001fb2:	bf00      	nop
 8001fb4:	40023800 	.word	0x40023800

08001fb8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001fb8:	b580      	push	{r7, lr}
 8001fba:	b08a      	sub	sp, #40	@ 0x28
 8001fbc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001fbe:	f107 0314 	add.w	r3, r7, #20
 8001fc2:	2200      	movs	r2, #0
 8001fc4:	601a      	str	r2, [r3, #0]
 8001fc6:	605a      	str	r2, [r3, #4]
 8001fc8:	609a      	str	r2, [r3, #8]
 8001fca:	60da      	str	r2, [r3, #12]
 8001fcc:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001fce:	2300      	movs	r3, #0
 8001fd0:	613b      	str	r3, [r7, #16]
 8001fd2:	4b46      	ldr	r3, [pc, #280]	@ (80020ec <MX_GPIO_Init+0x134>)
 8001fd4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001fd6:	4a45      	ldr	r2, [pc, #276]	@ (80020ec <MX_GPIO_Init+0x134>)
 8001fd8:	f043 0304 	orr.w	r3, r3, #4
 8001fdc:	6313      	str	r3, [r2, #48]	@ 0x30
 8001fde:	4b43      	ldr	r3, [pc, #268]	@ (80020ec <MX_GPIO_Init+0x134>)
 8001fe0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001fe2:	f003 0304 	and.w	r3, r3, #4
 8001fe6:	613b      	str	r3, [r7, #16]
 8001fe8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001fea:	2300      	movs	r3, #0
 8001fec:	60fb      	str	r3, [r7, #12]
 8001fee:	4b3f      	ldr	r3, [pc, #252]	@ (80020ec <MX_GPIO_Init+0x134>)
 8001ff0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ff2:	4a3e      	ldr	r2, [pc, #248]	@ (80020ec <MX_GPIO_Init+0x134>)
 8001ff4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001ff8:	6313      	str	r3, [r2, #48]	@ 0x30
 8001ffa:	4b3c      	ldr	r3, [pc, #240]	@ (80020ec <MX_GPIO_Init+0x134>)
 8001ffc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ffe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002002:	60fb      	str	r3, [r7, #12]
 8002004:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002006:	2300      	movs	r3, #0
 8002008:	60bb      	str	r3, [r7, #8]
 800200a:	4b38      	ldr	r3, [pc, #224]	@ (80020ec <MX_GPIO_Init+0x134>)
 800200c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800200e:	4a37      	ldr	r2, [pc, #220]	@ (80020ec <MX_GPIO_Init+0x134>)
 8002010:	f043 0301 	orr.w	r3, r3, #1
 8002014:	6313      	str	r3, [r2, #48]	@ 0x30
 8002016:	4b35      	ldr	r3, [pc, #212]	@ (80020ec <MX_GPIO_Init+0x134>)
 8002018:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800201a:	f003 0301 	and.w	r3, r3, #1
 800201e:	60bb      	str	r3, [r7, #8]
 8002020:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002022:	2300      	movs	r3, #0
 8002024:	607b      	str	r3, [r7, #4]
 8002026:	4b31      	ldr	r3, [pc, #196]	@ (80020ec <MX_GPIO_Init+0x134>)
 8002028:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800202a:	4a30      	ldr	r2, [pc, #192]	@ (80020ec <MX_GPIO_Init+0x134>)
 800202c:	f043 0302 	orr.w	r3, r3, #2
 8002030:	6313      	str	r3, [r2, #48]	@ 0x30
 8002032:	4b2e      	ldr	r3, [pc, #184]	@ (80020ec <MX_GPIO_Init+0x134>)
 8002034:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002036:	f003 0302 	and.w	r3, r3, #2
 800203a:	607b      	str	r3, [r7, #4]
 800203c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800203e:	2200      	movs	r2, #0
 8002040:	2120      	movs	r1, #32
 8002042:	482b      	ldr	r0, [pc, #172]	@ (80020f0 <MX_GPIO_Init+0x138>)
 8002044:	f001 f9ee 	bl	8003424 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, V_Lo_Pin|U_Lo_Pin|W_Lo_Pin, GPIO_PIN_RESET);
 8002048:	2200      	movs	r2, #0
 800204a:	f241 4110 	movw	r1, #5136	@ 0x1410
 800204e:	4829      	ldr	r0, [pc, #164]	@ (80020f4 <MX_GPIO_Init+0x13c>)
 8002050:	f001 f9e8 	bl	8003424 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8002054:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002058:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800205a:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 800205e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002060:	2300      	movs	r3, #0
 8002062:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8002064:	f107 0314 	add.w	r3, r7, #20
 8002068:	4619      	mov	r1, r3
 800206a:	4822      	ldr	r0, [pc, #136]	@ (80020f4 <MX_GPIO_Init+0x13c>)
 800206c:	f001 f83e 	bl	80030ec <HAL_GPIO_Init>

  /*Configure GPIO pins : Encoder_chA_Pin Encoder_chB_Pin */
  GPIO_InitStruct.Pin = Encoder_chA_Pin|Encoder_chB_Pin;
 8002070:	2303      	movs	r3, #3
 8002072:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8002074:	f44f 1344 	mov.w	r3, #3211264	@ 0x310000
 8002078:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800207a:	2300      	movs	r3, #0
 800207c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800207e:	f107 0314 	add.w	r3, r7, #20
 8002082:	4619      	mov	r1, r3
 8002084:	481b      	ldr	r0, [pc, #108]	@ (80020f4 <MX_GPIO_Init+0x13c>)
 8002086:	f001 f831 	bl	80030ec <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 800208a:	2320      	movs	r3, #32
 800208c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800208e:	2301      	movs	r3, #1
 8002090:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002092:	2300      	movs	r3, #0
 8002094:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002096:	2300      	movs	r3, #0
 8002098:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 800209a:	f107 0314 	add.w	r3, r7, #20
 800209e:	4619      	mov	r1, r3
 80020a0:	4813      	ldr	r0, [pc, #76]	@ (80020f0 <MX_GPIO_Init+0x138>)
 80020a2:	f001 f823 	bl	80030ec <HAL_GPIO_Init>

  /*Configure GPIO pins : V_Lo_Pin U_Lo_Pin W_Lo_Pin */
  GPIO_InitStruct.Pin = V_Lo_Pin|U_Lo_Pin|W_Lo_Pin;
 80020a6:	f241 4310 	movw	r3, #5136	@ 0x1410
 80020aa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80020ac:	2301      	movs	r3, #1
 80020ae:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020b0:	2300      	movs	r3, #0
 80020b2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80020b4:	2300      	movs	r3, #0
 80020b6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80020b8:	f107 0314 	add.w	r3, r7, #20
 80020bc:	4619      	mov	r1, r3
 80020be:	480d      	ldr	r0, [pc, #52]	@ (80020f4 <MX_GPIO_Init+0x13c>)
 80020c0:	f001 f814 	bl	80030ec <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 80020c4:	2200      	movs	r2, #0
 80020c6:	2100      	movs	r1, #0
 80020c8:	2006      	movs	r0, #6
 80020ca:	f000 fc68 	bl	800299e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 80020ce:	2006      	movs	r0, #6
 80020d0:	f000 fc81 	bl	80029d6 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI1_IRQn, 0, 0);
 80020d4:	2200      	movs	r2, #0
 80020d6:	2100      	movs	r1, #0
 80020d8:	2007      	movs	r0, #7
 80020da:	f000 fc60 	bl	800299e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 80020de:	2007      	movs	r0, #7
 80020e0:	f000 fc79 	bl	80029d6 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80020e4:	bf00      	nop
 80020e6:	3728      	adds	r7, #40	@ 0x28
 80020e8:	46bd      	mov	sp, r7
 80020ea:	bd80      	pop	{r7, pc}
 80020ec:	40023800 	.word	0x40023800
 80020f0:	40020000 	.word	0x40020000
 80020f4:	40020800 	.word	0x40020800

080020f8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80020f8:	b480      	push	{r7}
 80020fa:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80020fc:	b672      	cpsid	i
}
 80020fe:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002100:	bf00      	nop
 8002102:	e7fd      	b.n	8002100 <Error_Handler+0x8>

08002104 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002104:	b580      	push	{r7, lr}
 8002106:	b082      	sub	sp, #8
 8002108:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800210a:	2300      	movs	r3, #0
 800210c:	607b      	str	r3, [r7, #4]
 800210e:	4b10      	ldr	r3, [pc, #64]	@ (8002150 <HAL_MspInit+0x4c>)
 8002110:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002112:	4a0f      	ldr	r2, [pc, #60]	@ (8002150 <HAL_MspInit+0x4c>)
 8002114:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002118:	6453      	str	r3, [r2, #68]	@ 0x44
 800211a:	4b0d      	ldr	r3, [pc, #52]	@ (8002150 <HAL_MspInit+0x4c>)
 800211c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800211e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002122:	607b      	str	r3, [r7, #4]
 8002124:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002126:	2300      	movs	r3, #0
 8002128:	603b      	str	r3, [r7, #0]
 800212a:	4b09      	ldr	r3, [pc, #36]	@ (8002150 <HAL_MspInit+0x4c>)
 800212c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800212e:	4a08      	ldr	r2, [pc, #32]	@ (8002150 <HAL_MspInit+0x4c>)
 8002130:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002134:	6413      	str	r3, [r2, #64]	@ 0x40
 8002136:	4b06      	ldr	r3, [pc, #24]	@ (8002150 <HAL_MspInit+0x4c>)
 8002138:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800213a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800213e:	603b      	str	r3, [r7, #0]
 8002140:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8002142:	2007      	movs	r0, #7
 8002144:	f000 fc20 	bl	8002988 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002148:	bf00      	nop
 800214a:	3708      	adds	r7, #8
 800214c:	46bd      	mov	sp, r7
 800214e:	bd80      	pop	{r7, pc}
 8002150:	40023800 	.word	0x40023800

08002154 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002154:	b580      	push	{r7, lr}
 8002156:	b086      	sub	sp, #24
 8002158:	af00      	add	r7, sp, #0
 800215a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	4a22      	ldr	r2, [pc, #136]	@ (80021ec <HAL_TIM_Base_MspInit+0x98>)
 8002162:	4293      	cmp	r3, r2
 8002164:	d10e      	bne.n	8002184 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002166:	2300      	movs	r3, #0
 8002168:	617b      	str	r3, [r7, #20]
 800216a:	4b21      	ldr	r3, [pc, #132]	@ (80021f0 <HAL_TIM_Base_MspInit+0x9c>)
 800216c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800216e:	4a20      	ldr	r2, [pc, #128]	@ (80021f0 <HAL_TIM_Base_MspInit+0x9c>)
 8002170:	f043 0302 	orr.w	r3, r3, #2
 8002174:	6413      	str	r3, [r2, #64]	@ 0x40
 8002176:	4b1e      	ldr	r3, [pc, #120]	@ (80021f0 <HAL_TIM_Base_MspInit+0x9c>)
 8002178:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800217a:	f003 0302 	and.w	r3, r3, #2
 800217e:	617b      	str	r3, [r7, #20]
 8002180:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN TIM10_MspInit 1 */

  /* USER CODE END TIM10_MspInit 1 */
  }

}
 8002182:	e02e      	b.n	80021e2 <HAL_TIM_Base_MspInit+0x8e>
  else if(htim_base->Instance==TIM4)
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	4a1a      	ldr	r2, [pc, #104]	@ (80021f4 <HAL_TIM_Base_MspInit+0xa0>)
 800218a:	4293      	cmp	r3, r2
 800218c:	d10e      	bne.n	80021ac <HAL_TIM_Base_MspInit+0x58>
    __HAL_RCC_TIM4_CLK_ENABLE();
 800218e:	2300      	movs	r3, #0
 8002190:	613b      	str	r3, [r7, #16]
 8002192:	4b17      	ldr	r3, [pc, #92]	@ (80021f0 <HAL_TIM_Base_MspInit+0x9c>)
 8002194:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002196:	4a16      	ldr	r2, [pc, #88]	@ (80021f0 <HAL_TIM_Base_MspInit+0x9c>)
 8002198:	f043 0304 	orr.w	r3, r3, #4
 800219c:	6413      	str	r3, [r2, #64]	@ 0x40
 800219e:	4b14      	ldr	r3, [pc, #80]	@ (80021f0 <HAL_TIM_Base_MspInit+0x9c>)
 80021a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021a2:	f003 0304 	and.w	r3, r3, #4
 80021a6:	613b      	str	r3, [r7, #16]
 80021a8:	693b      	ldr	r3, [r7, #16]
}
 80021aa:	e01a      	b.n	80021e2 <HAL_TIM_Base_MspInit+0x8e>
  else if(htim_base->Instance==TIM10)
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	4a11      	ldr	r2, [pc, #68]	@ (80021f8 <HAL_TIM_Base_MspInit+0xa4>)
 80021b2:	4293      	cmp	r3, r2
 80021b4:	d115      	bne.n	80021e2 <HAL_TIM_Base_MspInit+0x8e>
    __HAL_RCC_TIM10_CLK_ENABLE();
 80021b6:	2300      	movs	r3, #0
 80021b8:	60fb      	str	r3, [r7, #12]
 80021ba:	4b0d      	ldr	r3, [pc, #52]	@ (80021f0 <HAL_TIM_Base_MspInit+0x9c>)
 80021bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80021be:	4a0c      	ldr	r2, [pc, #48]	@ (80021f0 <HAL_TIM_Base_MspInit+0x9c>)
 80021c0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80021c4:	6453      	str	r3, [r2, #68]	@ 0x44
 80021c6:	4b0a      	ldr	r3, [pc, #40]	@ (80021f0 <HAL_TIM_Base_MspInit+0x9c>)
 80021c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80021ca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80021ce:	60fb      	str	r3, [r7, #12]
 80021d0:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 80021d2:	2200      	movs	r2, #0
 80021d4:	2100      	movs	r1, #0
 80021d6:	2019      	movs	r0, #25
 80021d8:	f000 fbe1 	bl	800299e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 80021dc:	2019      	movs	r0, #25
 80021de:	f000 fbfa 	bl	80029d6 <HAL_NVIC_EnableIRQ>
}
 80021e2:	bf00      	nop
 80021e4:	3718      	adds	r7, #24
 80021e6:	46bd      	mov	sp, r7
 80021e8:	bd80      	pop	{r7, pc}
 80021ea:	bf00      	nop
 80021ec:	40000400 	.word	0x40000400
 80021f0:	40023800 	.word	0x40023800
 80021f4:	40000800 	.word	0x40000800
 80021f8:	40014400 	.word	0x40014400

080021fc <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80021fc:	b580      	push	{r7, lr}
 80021fe:	b08a      	sub	sp, #40	@ 0x28
 8002200:	af00      	add	r7, sp, #0
 8002202:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002204:	f107 0314 	add.w	r3, r7, #20
 8002208:	2200      	movs	r2, #0
 800220a:	601a      	str	r2, [r3, #0]
 800220c:	605a      	str	r2, [r3, #4]
 800220e:	609a      	str	r2, [r3, #8]
 8002210:	60da      	str	r2, [r3, #12]
 8002212:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	4a33      	ldr	r2, [pc, #204]	@ (80022e8 <HAL_TIM_MspPostInit+0xec>)
 800221a:	4293      	cmp	r3, r2
 800221c:	d13c      	bne.n	8002298 <HAL_TIM_MspPostInit+0x9c>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800221e:	2300      	movs	r3, #0
 8002220:	613b      	str	r3, [r7, #16]
 8002222:	4b32      	ldr	r3, [pc, #200]	@ (80022ec <HAL_TIM_MspPostInit+0xf0>)
 8002224:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002226:	4a31      	ldr	r2, [pc, #196]	@ (80022ec <HAL_TIM_MspPostInit+0xf0>)
 8002228:	f043 0301 	orr.w	r3, r3, #1
 800222c:	6313      	str	r3, [r2, #48]	@ 0x30
 800222e:	4b2f      	ldr	r3, [pc, #188]	@ (80022ec <HAL_TIM_MspPostInit+0xf0>)
 8002230:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002232:	f003 0301 	and.w	r3, r3, #1
 8002236:	613b      	str	r3, [r7, #16]
 8002238:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800223a:	2300      	movs	r3, #0
 800223c:	60fb      	str	r3, [r7, #12]
 800223e:	4b2b      	ldr	r3, [pc, #172]	@ (80022ec <HAL_TIM_MspPostInit+0xf0>)
 8002240:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002242:	4a2a      	ldr	r2, [pc, #168]	@ (80022ec <HAL_TIM_MspPostInit+0xf0>)
 8002244:	f043 0302 	orr.w	r3, r3, #2
 8002248:	6313      	str	r3, [r2, #48]	@ 0x30
 800224a:	4b28      	ldr	r3, [pc, #160]	@ (80022ec <HAL_TIM_MspPostInit+0xf0>)
 800224c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800224e:	f003 0302 	and.w	r3, r3, #2
 8002252:	60fb      	str	r3, [r7, #12]
 8002254:	68fb      	ldr	r3, [r7, #12]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    PA7     ------> TIM3_CH2
    PB0     ------> TIM3_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002256:	23c0      	movs	r3, #192	@ 0xc0
 8002258:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800225a:	2302      	movs	r3, #2
 800225c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800225e:	2300      	movs	r3, #0
 8002260:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002262:	2300      	movs	r3, #0
 8002264:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002266:	2302      	movs	r3, #2
 8002268:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800226a:	f107 0314 	add.w	r3, r7, #20
 800226e:	4619      	mov	r1, r3
 8002270:	481f      	ldr	r0, [pc, #124]	@ (80022f0 <HAL_TIM_MspPostInit+0xf4>)
 8002272:	f000 ff3b 	bl	80030ec <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8002276:	2301      	movs	r3, #1
 8002278:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800227a:	2302      	movs	r3, #2
 800227c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800227e:	2300      	movs	r3, #0
 8002280:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002282:	2300      	movs	r3, #0
 8002284:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002286:	2302      	movs	r3, #2
 8002288:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800228a:	f107 0314 	add.w	r3, r7, #20
 800228e:	4619      	mov	r1, r3
 8002290:	4818      	ldr	r0, [pc, #96]	@ (80022f4 <HAL_TIM_MspPostInit+0xf8>)
 8002292:	f000 ff2b 	bl	80030ec <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 8002296:	e023      	b.n	80022e0 <HAL_TIM_MspPostInit+0xe4>
  else if(htim->Instance==TIM4)
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	4a16      	ldr	r2, [pc, #88]	@ (80022f8 <HAL_TIM_MspPostInit+0xfc>)
 800229e:	4293      	cmp	r3, r2
 80022a0:	d11e      	bne.n	80022e0 <HAL_TIM_MspPostInit+0xe4>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80022a2:	2300      	movs	r3, #0
 80022a4:	60bb      	str	r3, [r7, #8]
 80022a6:	4b11      	ldr	r3, [pc, #68]	@ (80022ec <HAL_TIM_MspPostInit+0xf0>)
 80022a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022aa:	4a10      	ldr	r2, [pc, #64]	@ (80022ec <HAL_TIM_MspPostInit+0xf0>)
 80022ac:	f043 0302 	orr.w	r3, r3, #2
 80022b0:	6313      	str	r3, [r2, #48]	@ 0x30
 80022b2:	4b0e      	ldr	r3, [pc, #56]	@ (80022ec <HAL_TIM_MspPostInit+0xf0>)
 80022b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022b6:	f003 0302 	and.w	r3, r3, #2
 80022ba:	60bb      	str	r3, [r7, #8]
 80022bc:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8;
 80022be:	f44f 73e0 	mov.w	r3, #448	@ 0x1c0
 80022c2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022c4:	2302      	movs	r3, #2
 80022c6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022c8:	2300      	movs	r3, #0
 80022ca:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80022cc:	2300      	movs	r3, #0
 80022ce:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 80022d0:	2302      	movs	r3, #2
 80022d2:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80022d4:	f107 0314 	add.w	r3, r7, #20
 80022d8:	4619      	mov	r1, r3
 80022da:	4806      	ldr	r0, [pc, #24]	@ (80022f4 <HAL_TIM_MspPostInit+0xf8>)
 80022dc:	f000 ff06 	bl	80030ec <HAL_GPIO_Init>
}
 80022e0:	bf00      	nop
 80022e2:	3728      	adds	r7, #40	@ 0x28
 80022e4:	46bd      	mov	sp, r7
 80022e6:	bd80      	pop	{r7, pc}
 80022e8:	40000400 	.word	0x40000400
 80022ec:	40023800 	.word	0x40023800
 80022f0:	40020000 	.word	0x40020000
 80022f4:	40020400 	.word	0x40020400
 80022f8:	40000800 	.word	0x40000800

080022fc <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80022fc:	b580      	push	{r7, lr}
 80022fe:	b08c      	sub	sp, #48	@ 0x30
 8002300:	af00      	add	r7, sp, #0
 8002302:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002304:	f107 031c 	add.w	r3, r7, #28
 8002308:	2200      	movs	r2, #0
 800230a:	601a      	str	r2, [r3, #0]
 800230c:	605a      	str	r2, [r3, #4]
 800230e:	609a      	str	r2, [r3, #8]
 8002310:	60da      	str	r2, [r3, #12]
 8002312:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	4a49      	ldr	r2, [pc, #292]	@ (8002440 <HAL_UART_MspInit+0x144>)
 800231a:	4293      	cmp	r3, r2
 800231c:	d12c      	bne.n	8002378 <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800231e:	2300      	movs	r3, #0
 8002320:	61bb      	str	r3, [r7, #24]
 8002322:	4b48      	ldr	r3, [pc, #288]	@ (8002444 <HAL_UART_MspInit+0x148>)
 8002324:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002326:	4a47      	ldr	r2, [pc, #284]	@ (8002444 <HAL_UART_MspInit+0x148>)
 8002328:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800232c:	6413      	str	r3, [r2, #64]	@ 0x40
 800232e:	4b45      	ldr	r3, [pc, #276]	@ (8002444 <HAL_UART_MspInit+0x148>)
 8002330:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002332:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002336:	61bb      	str	r3, [r7, #24]
 8002338:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800233a:	2300      	movs	r3, #0
 800233c:	617b      	str	r3, [r7, #20]
 800233e:	4b41      	ldr	r3, [pc, #260]	@ (8002444 <HAL_UART_MspInit+0x148>)
 8002340:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002342:	4a40      	ldr	r2, [pc, #256]	@ (8002444 <HAL_UART_MspInit+0x148>)
 8002344:	f043 0301 	orr.w	r3, r3, #1
 8002348:	6313      	str	r3, [r2, #48]	@ 0x30
 800234a:	4b3e      	ldr	r3, [pc, #248]	@ (8002444 <HAL_UART_MspInit+0x148>)
 800234c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800234e:	f003 0301 	and.w	r3, r3, #1
 8002352:	617b      	str	r3, [r7, #20]
 8002354:	697b      	ldr	r3, [r7, #20]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8002356:	230c      	movs	r3, #12
 8002358:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800235a:	2302      	movs	r3, #2
 800235c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800235e:	2300      	movs	r3, #0
 8002360:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002362:	2303      	movs	r3, #3
 8002364:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002366:	2307      	movs	r3, #7
 8002368:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800236a:	f107 031c 	add.w	r3, r7, #28
 800236e:	4619      	mov	r1, r3
 8002370:	4835      	ldr	r0, [pc, #212]	@ (8002448 <HAL_UART_MspInit+0x14c>)
 8002372:	f000 febb 	bl	80030ec <HAL_GPIO_Init>
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }

}
 8002376:	e05f      	b.n	8002438 <HAL_UART_MspInit+0x13c>
  else if(huart->Instance==USART6)
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	681b      	ldr	r3, [r3, #0]
 800237c:	4a33      	ldr	r2, [pc, #204]	@ (800244c <HAL_UART_MspInit+0x150>)
 800237e:	4293      	cmp	r3, r2
 8002380:	d15a      	bne.n	8002438 <HAL_UART_MspInit+0x13c>
    __HAL_RCC_USART6_CLK_ENABLE();
 8002382:	2300      	movs	r3, #0
 8002384:	613b      	str	r3, [r7, #16]
 8002386:	4b2f      	ldr	r3, [pc, #188]	@ (8002444 <HAL_UART_MspInit+0x148>)
 8002388:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800238a:	4a2e      	ldr	r2, [pc, #184]	@ (8002444 <HAL_UART_MspInit+0x148>)
 800238c:	f043 0320 	orr.w	r3, r3, #32
 8002390:	6453      	str	r3, [r2, #68]	@ 0x44
 8002392:	4b2c      	ldr	r3, [pc, #176]	@ (8002444 <HAL_UART_MspInit+0x148>)
 8002394:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002396:	f003 0320 	and.w	r3, r3, #32
 800239a:	613b      	str	r3, [r7, #16]
 800239c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800239e:	2300      	movs	r3, #0
 80023a0:	60fb      	str	r3, [r7, #12]
 80023a2:	4b28      	ldr	r3, [pc, #160]	@ (8002444 <HAL_UART_MspInit+0x148>)
 80023a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80023a6:	4a27      	ldr	r2, [pc, #156]	@ (8002444 <HAL_UART_MspInit+0x148>)
 80023a8:	f043 0304 	orr.w	r3, r3, #4
 80023ac:	6313      	str	r3, [r2, #48]	@ 0x30
 80023ae:	4b25      	ldr	r3, [pc, #148]	@ (8002444 <HAL_UART_MspInit+0x148>)
 80023b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80023b2:	f003 0304 	and.w	r3, r3, #4
 80023b6:	60fb      	str	r3, [r7, #12]
 80023b8:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80023ba:	23c0      	movs	r3, #192	@ 0xc0
 80023bc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023be:	2302      	movs	r3, #2
 80023c0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023c2:	2300      	movs	r3, #0
 80023c4:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80023c6:	2303      	movs	r3, #3
 80023c8:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 80023ca:	2308      	movs	r3, #8
 80023cc:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80023ce:	f107 031c 	add.w	r3, r7, #28
 80023d2:	4619      	mov	r1, r3
 80023d4:	481e      	ldr	r0, [pc, #120]	@ (8002450 <HAL_UART_MspInit+0x154>)
 80023d6:	f000 fe89 	bl	80030ec <HAL_GPIO_Init>
    hdma_usart6_rx.Instance = DMA2_Stream1;
 80023da:	4b1e      	ldr	r3, [pc, #120]	@ (8002454 <HAL_UART_MspInit+0x158>)
 80023dc:	4a1e      	ldr	r2, [pc, #120]	@ (8002458 <HAL_UART_MspInit+0x15c>)
 80023de:	601a      	str	r2, [r3, #0]
    hdma_usart6_rx.Init.Channel = DMA_CHANNEL_5;
 80023e0:	4b1c      	ldr	r3, [pc, #112]	@ (8002454 <HAL_UART_MspInit+0x158>)
 80023e2:	f04f 6220 	mov.w	r2, #167772160	@ 0xa000000
 80023e6:	605a      	str	r2, [r3, #4]
    hdma_usart6_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80023e8:	4b1a      	ldr	r3, [pc, #104]	@ (8002454 <HAL_UART_MspInit+0x158>)
 80023ea:	2200      	movs	r2, #0
 80023ec:	609a      	str	r2, [r3, #8]
    hdma_usart6_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80023ee:	4b19      	ldr	r3, [pc, #100]	@ (8002454 <HAL_UART_MspInit+0x158>)
 80023f0:	2200      	movs	r2, #0
 80023f2:	60da      	str	r2, [r3, #12]
    hdma_usart6_rx.Init.MemInc = DMA_MINC_ENABLE;
 80023f4:	4b17      	ldr	r3, [pc, #92]	@ (8002454 <HAL_UART_MspInit+0x158>)
 80023f6:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80023fa:	611a      	str	r2, [r3, #16]
    hdma_usart6_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80023fc:	4b15      	ldr	r3, [pc, #84]	@ (8002454 <HAL_UART_MspInit+0x158>)
 80023fe:	2200      	movs	r2, #0
 8002400:	615a      	str	r2, [r3, #20]
    hdma_usart6_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002402:	4b14      	ldr	r3, [pc, #80]	@ (8002454 <HAL_UART_MspInit+0x158>)
 8002404:	2200      	movs	r2, #0
 8002406:	619a      	str	r2, [r3, #24]
    hdma_usart6_rx.Init.Mode = DMA_CIRCULAR;
 8002408:	4b12      	ldr	r3, [pc, #72]	@ (8002454 <HAL_UART_MspInit+0x158>)
 800240a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800240e:	61da      	str	r2, [r3, #28]
    hdma_usart6_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002410:	4b10      	ldr	r3, [pc, #64]	@ (8002454 <HAL_UART_MspInit+0x158>)
 8002412:	2200      	movs	r2, #0
 8002414:	621a      	str	r2, [r3, #32]
    hdma_usart6_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002416:	4b0f      	ldr	r3, [pc, #60]	@ (8002454 <HAL_UART_MspInit+0x158>)
 8002418:	2200      	movs	r2, #0
 800241a:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart6_rx) != HAL_OK)
 800241c:	480d      	ldr	r0, [pc, #52]	@ (8002454 <HAL_UART_MspInit+0x158>)
 800241e:	f000 faf5 	bl	8002a0c <HAL_DMA_Init>
 8002422:	4603      	mov	r3, r0
 8002424:	2b00      	cmp	r3, #0
 8002426:	d001      	beq.n	800242c <HAL_UART_MspInit+0x130>
      Error_Handler();
 8002428:	f7ff fe66 	bl	80020f8 <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart6_rx);
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	4a09      	ldr	r2, [pc, #36]	@ (8002454 <HAL_UART_MspInit+0x158>)
 8002430:	63da      	str	r2, [r3, #60]	@ 0x3c
 8002432:	4a08      	ldr	r2, [pc, #32]	@ (8002454 <HAL_UART_MspInit+0x158>)
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	6393      	str	r3, [r2, #56]	@ 0x38
}
 8002438:	bf00      	nop
 800243a:	3730      	adds	r7, #48	@ 0x30
 800243c:	46bd      	mov	sp, r7
 800243e:	bd80      	pop	{r7, pc}
 8002440:	40004400 	.word	0x40004400
 8002444:	40023800 	.word	0x40023800
 8002448:	40020000 	.word	0x40020000
 800244c:	40011400 	.word	0x40011400
 8002450:	40020800 	.word	0x40020800
 8002454:	20000364 	.word	0x20000364
 8002458:	40026428 	.word	0x40026428

0800245c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800245c:	b480      	push	{r7}
 800245e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002460:	bf00      	nop
 8002462:	e7fd      	b.n	8002460 <NMI_Handler+0x4>

08002464 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002464:	b480      	push	{r7}
 8002466:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002468:	bf00      	nop
 800246a:	e7fd      	b.n	8002468 <HardFault_Handler+0x4>

0800246c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800246c:	b480      	push	{r7}
 800246e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002470:	bf00      	nop
 8002472:	e7fd      	b.n	8002470 <MemManage_Handler+0x4>

08002474 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002474:	b480      	push	{r7}
 8002476:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002478:	bf00      	nop
 800247a:	e7fd      	b.n	8002478 <BusFault_Handler+0x4>

0800247c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800247c:	b480      	push	{r7}
 800247e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002480:	bf00      	nop
 8002482:	e7fd      	b.n	8002480 <UsageFault_Handler+0x4>

08002484 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002484:	b480      	push	{r7}
 8002486:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002488:	bf00      	nop
 800248a:	46bd      	mov	sp, r7
 800248c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002490:	4770      	bx	lr

08002492 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002492:	b480      	push	{r7}
 8002494:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002496:	bf00      	nop
 8002498:	46bd      	mov	sp, r7
 800249a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800249e:	4770      	bx	lr

080024a0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80024a0:	b480      	push	{r7}
 80024a2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80024a4:	bf00      	nop
 80024a6:	46bd      	mov	sp, r7
 80024a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024ac:	4770      	bx	lr

080024ae <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80024ae:	b580      	push	{r7, lr}
 80024b0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80024b2:	f000 f979 	bl	80027a8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80024b6:	bf00      	nop
 80024b8:	bd80      	pop	{r7, pc}

080024ba <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 80024ba:	b580      	push	{r7, lr}
 80024bc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(Encoder_chA_Pin);
 80024be:	2001      	movs	r0, #1
 80024c0:	f000 ffca 	bl	8003458 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 80024c4:	bf00      	nop
 80024c6:	bd80      	pop	{r7, pc}

080024c8 <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 80024c8:	b580      	push	{r7, lr}
 80024ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(Encoder_chB_Pin);
 80024cc:	2002      	movs	r0, #2
 80024ce:	f000 ffc3 	bl	8003458 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 80024d2:	bf00      	nop
 80024d4:	bd80      	pop	{r7, pc}
	...

080024d8 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 80024d8:	b580      	push	{r7, lr}
 80024da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim10);
 80024dc:	4802      	ldr	r0, [pc, #8]	@ (80024e8 <TIM1_UP_TIM10_IRQHandler+0x10>)
 80024de:	f001 fed5 	bl	800428c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 80024e2:	bf00      	nop
 80024e4:	bd80      	pop	{r7, pc}
 80024e6:	bf00      	nop
 80024e8:	2000028c 	.word	0x2000028c

080024ec <DMA2_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA2 stream1 global interrupt.
  */
void DMA2_Stream1_IRQHandler(void)
{
 80024ec:	b580      	push	{r7, lr}
 80024ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream1_IRQn 0 */

  /* USER CODE END DMA2_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart6_rx);
 80024f0:	4802      	ldr	r0, [pc, #8]	@ (80024fc <DMA2_Stream1_IRQHandler+0x10>)
 80024f2:	f000 fb91 	bl	8002c18 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream1_IRQn 1 */

  /* USER CODE END DMA2_Stream1_IRQn 1 */
}
 80024f6:	bf00      	nop
 80024f8:	bd80      	pop	{r7, pc}
 80024fa:	bf00      	nop
 80024fc:	20000364 	.word	0x20000364

08002500 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002500:	b480      	push	{r7}
 8002502:	af00      	add	r7, sp, #0
  return 1;
 8002504:	2301      	movs	r3, #1
}
 8002506:	4618      	mov	r0, r3
 8002508:	46bd      	mov	sp, r7
 800250a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800250e:	4770      	bx	lr

08002510 <_kill>:

int _kill(int pid, int sig)
{
 8002510:	b580      	push	{r7, lr}
 8002512:	b082      	sub	sp, #8
 8002514:	af00      	add	r7, sp, #0
 8002516:	6078      	str	r0, [r7, #4]
 8002518:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800251a:	f004 f8a9 	bl	8006670 <__errno>
 800251e:	4603      	mov	r3, r0
 8002520:	2216      	movs	r2, #22
 8002522:	601a      	str	r2, [r3, #0]
  return -1;
 8002524:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002528:	4618      	mov	r0, r3
 800252a:	3708      	adds	r7, #8
 800252c:	46bd      	mov	sp, r7
 800252e:	bd80      	pop	{r7, pc}

08002530 <_exit>:

void _exit (int status)
{
 8002530:	b580      	push	{r7, lr}
 8002532:	b082      	sub	sp, #8
 8002534:	af00      	add	r7, sp, #0
 8002536:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002538:	f04f 31ff 	mov.w	r1, #4294967295
 800253c:	6878      	ldr	r0, [r7, #4]
 800253e:	f7ff ffe7 	bl	8002510 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002542:	bf00      	nop
 8002544:	e7fd      	b.n	8002542 <_exit+0x12>

08002546 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002546:	b580      	push	{r7, lr}
 8002548:	b086      	sub	sp, #24
 800254a:	af00      	add	r7, sp, #0
 800254c:	60f8      	str	r0, [r7, #12]
 800254e:	60b9      	str	r1, [r7, #8]
 8002550:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002552:	2300      	movs	r3, #0
 8002554:	617b      	str	r3, [r7, #20]
 8002556:	e00a      	b.n	800256e <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002558:	f3af 8000 	nop.w
 800255c:	4601      	mov	r1, r0
 800255e:	68bb      	ldr	r3, [r7, #8]
 8002560:	1c5a      	adds	r2, r3, #1
 8002562:	60ba      	str	r2, [r7, #8]
 8002564:	b2ca      	uxtb	r2, r1
 8002566:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002568:	697b      	ldr	r3, [r7, #20]
 800256a:	3301      	adds	r3, #1
 800256c:	617b      	str	r3, [r7, #20]
 800256e:	697a      	ldr	r2, [r7, #20]
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	429a      	cmp	r2, r3
 8002574:	dbf0      	blt.n	8002558 <_read+0x12>
  }

  return len;
 8002576:	687b      	ldr	r3, [r7, #4]
}
 8002578:	4618      	mov	r0, r3
 800257a:	3718      	adds	r7, #24
 800257c:	46bd      	mov	sp, r7
 800257e:	bd80      	pop	{r7, pc}

08002580 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002580:	b580      	push	{r7, lr}
 8002582:	b086      	sub	sp, #24
 8002584:	af00      	add	r7, sp, #0
 8002586:	60f8      	str	r0, [r7, #12]
 8002588:	60b9      	str	r1, [r7, #8]
 800258a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800258c:	2300      	movs	r3, #0
 800258e:	617b      	str	r3, [r7, #20]
 8002590:	e009      	b.n	80025a6 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002592:	68bb      	ldr	r3, [r7, #8]
 8002594:	1c5a      	adds	r2, r3, #1
 8002596:	60ba      	str	r2, [r7, #8]
 8002598:	781b      	ldrb	r3, [r3, #0]
 800259a:	4618      	mov	r0, r3
 800259c:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80025a0:	697b      	ldr	r3, [r7, #20]
 80025a2:	3301      	adds	r3, #1
 80025a4:	617b      	str	r3, [r7, #20]
 80025a6:	697a      	ldr	r2, [r7, #20]
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	429a      	cmp	r2, r3
 80025ac:	dbf1      	blt.n	8002592 <_write+0x12>
  }
  return len;
 80025ae:	687b      	ldr	r3, [r7, #4]
}
 80025b0:	4618      	mov	r0, r3
 80025b2:	3718      	adds	r7, #24
 80025b4:	46bd      	mov	sp, r7
 80025b6:	bd80      	pop	{r7, pc}

080025b8 <_close>:

int _close(int file)
{
 80025b8:	b480      	push	{r7}
 80025ba:	b083      	sub	sp, #12
 80025bc:	af00      	add	r7, sp, #0
 80025be:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80025c0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80025c4:	4618      	mov	r0, r3
 80025c6:	370c      	adds	r7, #12
 80025c8:	46bd      	mov	sp, r7
 80025ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025ce:	4770      	bx	lr

080025d0 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80025d0:	b480      	push	{r7}
 80025d2:	b083      	sub	sp, #12
 80025d4:	af00      	add	r7, sp, #0
 80025d6:	6078      	str	r0, [r7, #4]
 80025d8:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80025da:	683b      	ldr	r3, [r7, #0]
 80025dc:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80025e0:	605a      	str	r2, [r3, #4]
  return 0;
 80025e2:	2300      	movs	r3, #0
}
 80025e4:	4618      	mov	r0, r3
 80025e6:	370c      	adds	r7, #12
 80025e8:	46bd      	mov	sp, r7
 80025ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025ee:	4770      	bx	lr

080025f0 <_isatty>:

int _isatty(int file)
{
 80025f0:	b480      	push	{r7}
 80025f2:	b083      	sub	sp, #12
 80025f4:	af00      	add	r7, sp, #0
 80025f6:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80025f8:	2301      	movs	r3, #1
}
 80025fa:	4618      	mov	r0, r3
 80025fc:	370c      	adds	r7, #12
 80025fe:	46bd      	mov	sp, r7
 8002600:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002604:	4770      	bx	lr

08002606 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002606:	b480      	push	{r7}
 8002608:	b085      	sub	sp, #20
 800260a:	af00      	add	r7, sp, #0
 800260c:	60f8      	str	r0, [r7, #12]
 800260e:	60b9      	str	r1, [r7, #8]
 8002610:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002612:	2300      	movs	r3, #0
}
 8002614:	4618      	mov	r0, r3
 8002616:	3714      	adds	r7, #20
 8002618:	46bd      	mov	sp, r7
 800261a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800261e:	4770      	bx	lr

08002620 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002620:	b580      	push	{r7, lr}
 8002622:	b086      	sub	sp, #24
 8002624:	af00      	add	r7, sp, #0
 8002626:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002628:	4a14      	ldr	r2, [pc, #80]	@ (800267c <_sbrk+0x5c>)
 800262a:	4b15      	ldr	r3, [pc, #84]	@ (8002680 <_sbrk+0x60>)
 800262c:	1ad3      	subs	r3, r2, r3
 800262e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002630:	697b      	ldr	r3, [r7, #20]
 8002632:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002634:	4b13      	ldr	r3, [pc, #76]	@ (8002684 <_sbrk+0x64>)
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	2b00      	cmp	r3, #0
 800263a:	d102      	bne.n	8002642 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800263c:	4b11      	ldr	r3, [pc, #68]	@ (8002684 <_sbrk+0x64>)
 800263e:	4a12      	ldr	r2, [pc, #72]	@ (8002688 <_sbrk+0x68>)
 8002640:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002642:	4b10      	ldr	r3, [pc, #64]	@ (8002684 <_sbrk+0x64>)
 8002644:	681a      	ldr	r2, [r3, #0]
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	4413      	add	r3, r2
 800264a:	693a      	ldr	r2, [r7, #16]
 800264c:	429a      	cmp	r2, r3
 800264e:	d207      	bcs.n	8002660 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002650:	f004 f80e 	bl	8006670 <__errno>
 8002654:	4603      	mov	r3, r0
 8002656:	220c      	movs	r2, #12
 8002658:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800265a:	f04f 33ff 	mov.w	r3, #4294967295
 800265e:	e009      	b.n	8002674 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002660:	4b08      	ldr	r3, [pc, #32]	@ (8002684 <_sbrk+0x64>)
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002666:	4b07      	ldr	r3, [pc, #28]	@ (8002684 <_sbrk+0x64>)
 8002668:	681a      	ldr	r2, [r3, #0]
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	4413      	add	r3, r2
 800266e:	4a05      	ldr	r2, [pc, #20]	@ (8002684 <_sbrk+0x64>)
 8002670:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002672:	68fb      	ldr	r3, [r7, #12]
}
 8002674:	4618      	mov	r0, r3
 8002676:	3718      	adds	r7, #24
 8002678:	46bd      	mov	sp, r7
 800267a:	bd80      	pop	{r7, pc}
 800267c:	20020000 	.word	0x20020000
 8002680:	00000400 	.word	0x00000400
 8002684:	2000047c 	.word	0x2000047c
 8002688:	200005d0 	.word	0x200005d0

0800268c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800268c:	b480      	push	{r7}
 800268e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002690:	4b06      	ldr	r3, [pc, #24]	@ (80026ac <SystemInit+0x20>)
 8002692:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002696:	4a05      	ldr	r2, [pc, #20]	@ (80026ac <SystemInit+0x20>)
 8002698:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800269c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80026a0:	bf00      	nop
 80026a2:	46bd      	mov	sp, r7
 80026a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026a8:	4770      	bx	lr
 80026aa:	bf00      	nop
 80026ac:	e000ed00 	.word	0xe000ed00

080026b0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 80026b0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80026e8 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80026b4:	f7ff ffea 	bl	800268c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80026b8:	480c      	ldr	r0, [pc, #48]	@ (80026ec <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80026ba:	490d      	ldr	r1, [pc, #52]	@ (80026f0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80026bc:	4a0d      	ldr	r2, [pc, #52]	@ (80026f4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80026be:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80026c0:	e002      	b.n	80026c8 <LoopCopyDataInit>

080026c2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80026c2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80026c4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80026c6:	3304      	adds	r3, #4

080026c8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80026c8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80026ca:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80026cc:	d3f9      	bcc.n	80026c2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80026ce:	4a0a      	ldr	r2, [pc, #40]	@ (80026f8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80026d0:	4c0a      	ldr	r4, [pc, #40]	@ (80026fc <LoopFillZerobss+0x22>)
  movs r3, #0
 80026d2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80026d4:	e001      	b.n	80026da <LoopFillZerobss>

080026d6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80026d6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80026d8:	3204      	adds	r2, #4

080026da <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80026da:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80026dc:	d3fb      	bcc.n	80026d6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80026de:	f003 ffcd 	bl	800667c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80026e2:	f7fe ffb5 	bl	8001650 <main>
  bx  lr    
 80026e6:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 80026e8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80026ec:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80026f0:	200001e0 	.word	0x200001e0
  ldr r2, =_sidata
 80026f4:	08009058 	.word	0x08009058
  ldr r2, =_sbss
 80026f8:	200001e0 	.word	0x200001e0
  ldr r4, =_ebss
 80026fc:	200005d0 	.word	0x200005d0

08002700 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002700:	e7fe      	b.n	8002700 <ADC_IRQHandler>
	...

08002704 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002704:	b580      	push	{r7, lr}
 8002706:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002708:	4b0e      	ldr	r3, [pc, #56]	@ (8002744 <HAL_Init+0x40>)
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	4a0d      	ldr	r2, [pc, #52]	@ (8002744 <HAL_Init+0x40>)
 800270e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002712:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002714:	4b0b      	ldr	r3, [pc, #44]	@ (8002744 <HAL_Init+0x40>)
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	4a0a      	ldr	r2, [pc, #40]	@ (8002744 <HAL_Init+0x40>)
 800271a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800271e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002720:	4b08      	ldr	r3, [pc, #32]	@ (8002744 <HAL_Init+0x40>)
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	4a07      	ldr	r2, [pc, #28]	@ (8002744 <HAL_Init+0x40>)
 8002726:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800272a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800272c:	2003      	movs	r0, #3
 800272e:	f000 f92b 	bl	8002988 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002732:	2000      	movs	r0, #0
 8002734:	f000 f808 	bl	8002748 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002738:	f7ff fce4 	bl	8002104 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800273c:	2300      	movs	r3, #0
}
 800273e:	4618      	mov	r0, r3
 8002740:	bd80      	pop	{r7, pc}
 8002742:	bf00      	nop
 8002744:	40023c00 	.word	0x40023c00

08002748 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002748:	b580      	push	{r7, lr}
 800274a:	b082      	sub	sp, #8
 800274c:	af00      	add	r7, sp, #0
 800274e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002750:	4b12      	ldr	r3, [pc, #72]	@ (800279c <HAL_InitTick+0x54>)
 8002752:	681a      	ldr	r2, [r3, #0]
 8002754:	4b12      	ldr	r3, [pc, #72]	@ (80027a0 <HAL_InitTick+0x58>)
 8002756:	781b      	ldrb	r3, [r3, #0]
 8002758:	4619      	mov	r1, r3
 800275a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800275e:	fbb3 f3f1 	udiv	r3, r3, r1
 8002762:	fbb2 f3f3 	udiv	r3, r2, r3
 8002766:	4618      	mov	r0, r3
 8002768:	f000 f943 	bl	80029f2 <HAL_SYSTICK_Config>
 800276c:	4603      	mov	r3, r0
 800276e:	2b00      	cmp	r3, #0
 8002770:	d001      	beq.n	8002776 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002772:	2301      	movs	r3, #1
 8002774:	e00e      	b.n	8002794 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	2b0f      	cmp	r3, #15
 800277a:	d80a      	bhi.n	8002792 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800277c:	2200      	movs	r2, #0
 800277e:	6879      	ldr	r1, [r7, #4]
 8002780:	f04f 30ff 	mov.w	r0, #4294967295
 8002784:	f000 f90b 	bl	800299e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002788:	4a06      	ldr	r2, [pc, #24]	@ (80027a4 <HAL_InitTick+0x5c>)
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800278e:	2300      	movs	r3, #0
 8002790:	e000      	b.n	8002794 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002792:	2301      	movs	r3, #1
}
 8002794:	4618      	mov	r0, r3
 8002796:	3708      	adds	r7, #8
 8002798:	46bd      	mov	sp, r7
 800279a:	bd80      	pop	{r7, pc}
 800279c:	2000000c 	.word	0x2000000c
 80027a0:	20000014 	.word	0x20000014
 80027a4:	20000010 	.word	0x20000010

080027a8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80027a8:	b480      	push	{r7}
 80027aa:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80027ac:	4b06      	ldr	r3, [pc, #24]	@ (80027c8 <HAL_IncTick+0x20>)
 80027ae:	781b      	ldrb	r3, [r3, #0]
 80027b0:	461a      	mov	r2, r3
 80027b2:	4b06      	ldr	r3, [pc, #24]	@ (80027cc <HAL_IncTick+0x24>)
 80027b4:	681b      	ldr	r3, [r3, #0]
 80027b6:	4413      	add	r3, r2
 80027b8:	4a04      	ldr	r2, [pc, #16]	@ (80027cc <HAL_IncTick+0x24>)
 80027ba:	6013      	str	r3, [r2, #0]
}
 80027bc:	bf00      	nop
 80027be:	46bd      	mov	sp, r7
 80027c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027c4:	4770      	bx	lr
 80027c6:	bf00      	nop
 80027c8:	20000014 	.word	0x20000014
 80027cc:	20000480 	.word	0x20000480

080027d0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80027d0:	b480      	push	{r7}
 80027d2:	af00      	add	r7, sp, #0
  return uwTick;
 80027d4:	4b03      	ldr	r3, [pc, #12]	@ (80027e4 <HAL_GetTick+0x14>)
 80027d6:	681b      	ldr	r3, [r3, #0]
}
 80027d8:	4618      	mov	r0, r3
 80027da:	46bd      	mov	sp, r7
 80027dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027e0:	4770      	bx	lr
 80027e2:	bf00      	nop
 80027e4:	20000480 	.word	0x20000480

080027e8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80027e8:	b480      	push	{r7}
 80027ea:	b085      	sub	sp, #20
 80027ec:	af00      	add	r7, sp, #0
 80027ee:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	f003 0307 	and.w	r3, r3, #7
 80027f6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80027f8:	4b0c      	ldr	r3, [pc, #48]	@ (800282c <__NVIC_SetPriorityGrouping+0x44>)
 80027fa:	68db      	ldr	r3, [r3, #12]
 80027fc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80027fe:	68ba      	ldr	r2, [r7, #8]
 8002800:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002804:	4013      	ands	r3, r2
 8002806:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002808:	68fb      	ldr	r3, [r7, #12]
 800280a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800280c:	68bb      	ldr	r3, [r7, #8]
 800280e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002810:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002814:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002818:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800281a:	4a04      	ldr	r2, [pc, #16]	@ (800282c <__NVIC_SetPriorityGrouping+0x44>)
 800281c:	68bb      	ldr	r3, [r7, #8]
 800281e:	60d3      	str	r3, [r2, #12]
}
 8002820:	bf00      	nop
 8002822:	3714      	adds	r7, #20
 8002824:	46bd      	mov	sp, r7
 8002826:	f85d 7b04 	ldr.w	r7, [sp], #4
 800282a:	4770      	bx	lr
 800282c:	e000ed00 	.word	0xe000ed00

08002830 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002830:	b480      	push	{r7}
 8002832:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002834:	4b04      	ldr	r3, [pc, #16]	@ (8002848 <__NVIC_GetPriorityGrouping+0x18>)
 8002836:	68db      	ldr	r3, [r3, #12]
 8002838:	0a1b      	lsrs	r3, r3, #8
 800283a:	f003 0307 	and.w	r3, r3, #7
}
 800283e:	4618      	mov	r0, r3
 8002840:	46bd      	mov	sp, r7
 8002842:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002846:	4770      	bx	lr
 8002848:	e000ed00 	.word	0xe000ed00

0800284c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800284c:	b480      	push	{r7}
 800284e:	b083      	sub	sp, #12
 8002850:	af00      	add	r7, sp, #0
 8002852:	4603      	mov	r3, r0
 8002854:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002856:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800285a:	2b00      	cmp	r3, #0
 800285c:	db0b      	blt.n	8002876 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800285e:	79fb      	ldrb	r3, [r7, #7]
 8002860:	f003 021f 	and.w	r2, r3, #31
 8002864:	4907      	ldr	r1, [pc, #28]	@ (8002884 <__NVIC_EnableIRQ+0x38>)
 8002866:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800286a:	095b      	lsrs	r3, r3, #5
 800286c:	2001      	movs	r0, #1
 800286e:	fa00 f202 	lsl.w	r2, r0, r2
 8002872:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002876:	bf00      	nop
 8002878:	370c      	adds	r7, #12
 800287a:	46bd      	mov	sp, r7
 800287c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002880:	4770      	bx	lr
 8002882:	bf00      	nop
 8002884:	e000e100 	.word	0xe000e100

08002888 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002888:	b480      	push	{r7}
 800288a:	b083      	sub	sp, #12
 800288c:	af00      	add	r7, sp, #0
 800288e:	4603      	mov	r3, r0
 8002890:	6039      	str	r1, [r7, #0]
 8002892:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002894:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002898:	2b00      	cmp	r3, #0
 800289a:	db0a      	blt.n	80028b2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800289c:	683b      	ldr	r3, [r7, #0]
 800289e:	b2da      	uxtb	r2, r3
 80028a0:	490c      	ldr	r1, [pc, #48]	@ (80028d4 <__NVIC_SetPriority+0x4c>)
 80028a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028a6:	0112      	lsls	r2, r2, #4
 80028a8:	b2d2      	uxtb	r2, r2
 80028aa:	440b      	add	r3, r1
 80028ac:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80028b0:	e00a      	b.n	80028c8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80028b2:	683b      	ldr	r3, [r7, #0]
 80028b4:	b2da      	uxtb	r2, r3
 80028b6:	4908      	ldr	r1, [pc, #32]	@ (80028d8 <__NVIC_SetPriority+0x50>)
 80028b8:	79fb      	ldrb	r3, [r7, #7]
 80028ba:	f003 030f 	and.w	r3, r3, #15
 80028be:	3b04      	subs	r3, #4
 80028c0:	0112      	lsls	r2, r2, #4
 80028c2:	b2d2      	uxtb	r2, r2
 80028c4:	440b      	add	r3, r1
 80028c6:	761a      	strb	r2, [r3, #24]
}
 80028c8:	bf00      	nop
 80028ca:	370c      	adds	r7, #12
 80028cc:	46bd      	mov	sp, r7
 80028ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028d2:	4770      	bx	lr
 80028d4:	e000e100 	.word	0xe000e100
 80028d8:	e000ed00 	.word	0xe000ed00

080028dc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80028dc:	b480      	push	{r7}
 80028de:	b089      	sub	sp, #36	@ 0x24
 80028e0:	af00      	add	r7, sp, #0
 80028e2:	60f8      	str	r0, [r7, #12]
 80028e4:	60b9      	str	r1, [r7, #8]
 80028e6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80028e8:	68fb      	ldr	r3, [r7, #12]
 80028ea:	f003 0307 	and.w	r3, r3, #7
 80028ee:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80028f0:	69fb      	ldr	r3, [r7, #28]
 80028f2:	f1c3 0307 	rsb	r3, r3, #7
 80028f6:	2b04      	cmp	r3, #4
 80028f8:	bf28      	it	cs
 80028fa:	2304      	movcs	r3, #4
 80028fc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80028fe:	69fb      	ldr	r3, [r7, #28]
 8002900:	3304      	adds	r3, #4
 8002902:	2b06      	cmp	r3, #6
 8002904:	d902      	bls.n	800290c <NVIC_EncodePriority+0x30>
 8002906:	69fb      	ldr	r3, [r7, #28]
 8002908:	3b03      	subs	r3, #3
 800290a:	e000      	b.n	800290e <NVIC_EncodePriority+0x32>
 800290c:	2300      	movs	r3, #0
 800290e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002910:	f04f 32ff 	mov.w	r2, #4294967295
 8002914:	69bb      	ldr	r3, [r7, #24]
 8002916:	fa02 f303 	lsl.w	r3, r2, r3
 800291a:	43da      	mvns	r2, r3
 800291c:	68bb      	ldr	r3, [r7, #8]
 800291e:	401a      	ands	r2, r3
 8002920:	697b      	ldr	r3, [r7, #20]
 8002922:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002924:	f04f 31ff 	mov.w	r1, #4294967295
 8002928:	697b      	ldr	r3, [r7, #20]
 800292a:	fa01 f303 	lsl.w	r3, r1, r3
 800292e:	43d9      	mvns	r1, r3
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002934:	4313      	orrs	r3, r2
         );
}
 8002936:	4618      	mov	r0, r3
 8002938:	3724      	adds	r7, #36	@ 0x24
 800293a:	46bd      	mov	sp, r7
 800293c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002940:	4770      	bx	lr
	...

08002944 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002944:	b580      	push	{r7, lr}
 8002946:	b082      	sub	sp, #8
 8002948:	af00      	add	r7, sp, #0
 800294a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	3b01      	subs	r3, #1
 8002950:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002954:	d301      	bcc.n	800295a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002956:	2301      	movs	r3, #1
 8002958:	e00f      	b.n	800297a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800295a:	4a0a      	ldr	r2, [pc, #40]	@ (8002984 <SysTick_Config+0x40>)
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	3b01      	subs	r3, #1
 8002960:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002962:	210f      	movs	r1, #15
 8002964:	f04f 30ff 	mov.w	r0, #4294967295
 8002968:	f7ff ff8e 	bl	8002888 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800296c:	4b05      	ldr	r3, [pc, #20]	@ (8002984 <SysTick_Config+0x40>)
 800296e:	2200      	movs	r2, #0
 8002970:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002972:	4b04      	ldr	r3, [pc, #16]	@ (8002984 <SysTick_Config+0x40>)
 8002974:	2207      	movs	r2, #7
 8002976:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002978:	2300      	movs	r3, #0
}
 800297a:	4618      	mov	r0, r3
 800297c:	3708      	adds	r7, #8
 800297e:	46bd      	mov	sp, r7
 8002980:	bd80      	pop	{r7, pc}
 8002982:	bf00      	nop
 8002984:	e000e010 	.word	0xe000e010

08002988 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002988:	b580      	push	{r7, lr}
 800298a:	b082      	sub	sp, #8
 800298c:	af00      	add	r7, sp, #0
 800298e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002990:	6878      	ldr	r0, [r7, #4]
 8002992:	f7ff ff29 	bl	80027e8 <__NVIC_SetPriorityGrouping>
}
 8002996:	bf00      	nop
 8002998:	3708      	adds	r7, #8
 800299a:	46bd      	mov	sp, r7
 800299c:	bd80      	pop	{r7, pc}

0800299e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800299e:	b580      	push	{r7, lr}
 80029a0:	b086      	sub	sp, #24
 80029a2:	af00      	add	r7, sp, #0
 80029a4:	4603      	mov	r3, r0
 80029a6:	60b9      	str	r1, [r7, #8]
 80029a8:	607a      	str	r2, [r7, #4]
 80029aa:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80029ac:	2300      	movs	r3, #0
 80029ae:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80029b0:	f7ff ff3e 	bl	8002830 <__NVIC_GetPriorityGrouping>
 80029b4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80029b6:	687a      	ldr	r2, [r7, #4]
 80029b8:	68b9      	ldr	r1, [r7, #8]
 80029ba:	6978      	ldr	r0, [r7, #20]
 80029bc:	f7ff ff8e 	bl	80028dc <NVIC_EncodePriority>
 80029c0:	4602      	mov	r2, r0
 80029c2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80029c6:	4611      	mov	r1, r2
 80029c8:	4618      	mov	r0, r3
 80029ca:	f7ff ff5d 	bl	8002888 <__NVIC_SetPriority>
}
 80029ce:	bf00      	nop
 80029d0:	3718      	adds	r7, #24
 80029d2:	46bd      	mov	sp, r7
 80029d4:	bd80      	pop	{r7, pc}

080029d6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80029d6:	b580      	push	{r7, lr}
 80029d8:	b082      	sub	sp, #8
 80029da:	af00      	add	r7, sp, #0
 80029dc:	4603      	mov	r3, r0
 80029de:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80029e0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80029e4:	4618      	mov	r0, r3
 80029e6:	f7ff ff31 	bl	800284c <__NVIC_EnableIRQ>
}
 80029ea:	bf00      	nop
 80029ec:	3708      	adds	r7, #8
 80029ee:	46bd      	mov	sp, r7
 80029f0:	bd80      	pop	{r7, pc}

080029f2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80029f2:	b580      	push	{r7, lr}
 80029f4:	b082      	sub	sp, #8
 80029f6:	af00      	add	r7, sp, #0
 80029f8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80029fa:	6878      	ldr	r0, [r7, #4]
 80029fc:	f7ff ffa2 	bl	8002944 <SysTick_Config>
 8002a00:	4603      	mov	r3, r0
}
 8002a02:	4618      	mov	r0, r3
 8002a04:	3708      	adds	r7, #8
 8002a06:	46bd      	mov	sp, r7
 8002a08:	bd80      	pop	{r7, pc}
	...

08002a0c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002a0c:	b580      	push	{r7, lr}
 8002a0e:	b086      	sub	sp, #24
 8002a10:	af00      	add	r7, sp, #0
 8002a12:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002a14:	2300      	movs	r3, #0
 8002a16:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002a18:	f7ff feda 	bl	80027d0 <HAL_GetTick>
 8002a1c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	2b00      	cmp	r3, #0
 8002a22:	d101      	bne.n	8002a28 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002a24:	2301      	movs	r3, #1
 8002a26:	e099      	b.n	8002b5c <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	2202      	movs	r2, #2
 8002a2c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	2200      	movs	r2, #0
 8002a34:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	681a      	ldr	r2, [r3, #0]
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	f022 0201 	bic.w	r2, r2, #1
 8002a46:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002a48:	e00f      	b.n	8002a6a <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002a4a:	f7ff fec1 	bl	80027d0 <HAL_GetTick>
 8002a4e:	4602      	mov	r2, r0
 8002a50:	693b      	ldr	r3, [r7, #16]
 8002a52:	1ad3      	subs	r3, r2, r3
 8002a54:	2b05      	cmp	r3, #5
 8002a56:	d908      	bls.n	8002a6a <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	2220      	movs	r2, #32
 8002a5c:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	2203      	movs	r2, #3
 8002a62:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8002a66:	2303      	movs	r3, #3
 8002a68:	e078      	b.n	8002b5c <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	f003 0301 	and.w	r3, r3, #1
 8002a74:	2b00      	cmp	r3, #0
 8002a76:	d1e8      	bne.n	8002a4a <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002a80:	697a      	ldr	r2, [r7, #20]
 8002a82:	4b38      	ldr	r3, [pc, #224]	@ (8002b64 <HAL_DMA_Init+0x158>)
 8002a84:	4013      	ands	r3, r2
 8002a86:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	685a      	ldr	r2, [r3, #4]
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	689b      	ldr	r3, [r3, #8]
 8002a90:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002a96:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	691b      	ldr	r3, [r3, #16]
 8002a9c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002aa2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	699b      	ldr	r3, [r3, #24]
 8002aa8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002aae:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	6a1b      	ldr	r3, [r3, #32]
 8002ab4:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002ab6:	697a      	ldr	r2, [r7, #20]
 8002ab8:	4313      	orrs	r3, r2
 8002aba:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ac0:	2b04      	cmp	r3, #4
 8002ac2:	d107      	bne.n	8002ad4 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002acc:	4313      	orrs	r3, r2
 8002ace:	697a      	ldr	r2, [r7, #20]
 8002ad0:	4313      	orrs	r3, r2
 8002ad2:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	697a      	ldr	r2, [r7, #20]
 8002ada:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	695b      	ldr	r3, [r3, #20]
 8002ae2:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002ae4:	697b      	ldr	r3, [r7, #20]
 8002ae6:	f023 0307 	bic.w	r3, r3, #7
 8002aea:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002af0:	697a      	ldr	r2, [r7, #20]
 8002af2:	4313      	orrs	r3, r2
 8002af4:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002afa:	2b04      	cmp	r3, #4
 8002afc:	d117      	bne.n	8002b2e <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b02:	697a      	ldr	r2, [r7, #20]
 8002b04:	4313      	orrs	r3, r2
 8002b06:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b0c:	2b00      	cmp	r3, #0
 8002b0e:	d00e      	beq.n	8002b2e <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002b10:	6878      	ldr	r0, [r7, #4]
 8002b12:	f000 fa6f 	bl	8002ff4 <DMA_CheckFifoParam>
 8002b16:	4603      	mov	r3, r0
 8002b18:	2b00      	cmp	r3, #0
 8002b1a:	d008      	beq.n	8002b2e <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	2240      	movs	r2, #64	@ 0x40
 8002b20:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	2201      	movs	r2, #1
 8002b26:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8002b2a:	2301      	movs	r3, #1
 8002b2c:	e016      	b.n	8002b5c <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	697a      	ldr	r2, [r7, #20]
 8002b34:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002b36:	6878      	ldr	r0, [r7, #4]
 8002b38:	f000 fa26 	bl	8002f88 <DMA_CalcBaseAndBitshift>
 8002b3c:	4603      	mov	r3, r0
 8002b3e:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002b44:	223f      	movs	r2, #63	@ 0x3f
 8002b46:	409a      	lsls	r2, r3
 8002b48:	68fb      	ldr	r3, [r7, #12]
 8002b4a:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	2200      	movs	r2, #0
 8002b50:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	2201      	movs	r2, #1
 8002b56:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8002b5a:	2300      	movs	r3, #0
}
 8002b5c:	4618      	mov	r0, r3
 8002b5e:	3718      	adds	r7, #24
 8002b60:	46bd      	mov	sp, r7
 8002b62:	bd80      	pop	{r7, pc}
 8002b64:	f010803f 	.word	0xf010803f

08002b68 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002b68:	b580      	push	{r7, lr}
 8002b6a:	b086      	sub	sp, #24
 8002b6c:	af00      	add	r7, sp, #0
 8002b6e:	60f8      	str	r0, [r7, #12]
 8002b70:	60b9      	str	r1, [r7, #8]
 8002b72:	607a      	str	r2, [r7, #4]
 8002b74:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002b76:	2300      	movs	r3, #0
 8002b78:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002b7a:	68fb      	ldr	r3, [r7, #12]
 8002b7c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002b7e:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8002b80:	68fb      	ldr	r3, [r7, #12]
 8002b82:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8002b86:	2b01      	cmp	r3, #1
 8002b88:	d101      	bne.n	8002b8e <HAL_DMA_Start_IT+0x26>
 8002b8a:	2302      	movs	r3, #2
 8002b8c:	e040      	b.n	8002c10 <HAL_DMA_Start_IT+0xa8>
 8002b8e:	68fb      	ldr	r3, [r7, #12]
 8002b90:	2201      	movs	r2, #1
 8002b92:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002b96:	68fb      	ldr	r3, [r7, #12]
 8002b98:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002b9c:	b2db      	uxtb	r3, r3
 8002b9e:	2b01      	cmp	r3, #1
 8002ba0:	d12f      	bne.n	8002c02 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002ba2:	68fb      	ldr	r3, [r7, #12]
 8002ba4:	2202      	movs	r2, #2
 8002ba6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002baa:	68fb      	ldr	r3, [r7, #12]
 8002bac:	2200      	movs	r2, #0
 8002bae:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002bb0:	683b      	ldr	r3, [r7, #0]
 8002bb2:	687a      	ldr	r2, [r7, #4]
 8002bb4:	68b9      	ldr	r1, [r7, #8]
 8002bb6:	68f8      	ldr	r0, [r7, #12]
 8002bb8:	f000 f9b8 	bl	8002f2c <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002bbc:	68fb      	ldr	r3, [r7, #12]
 8002bbe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002bc0:	223f      	movs	r2, #63	@ 0x3f
 8002bc2:	409a      	lsls	r2, r3
 8002bc4:	693b      	ldr	r3, [r7, #16]
 8002bc6:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8002bc8:	68fb      	ldr	r3, [r7, #12]
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	681a      	ldr	r2, [r3, #0]
 8002bce:	68fb      	ldr	r3, [r7, #12]
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	f042 0216 	orr.w	r2, r2, #22
 8002bd6:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8002bd8:	68fb      	ldr	r3, [r7, #12]
 8002bda:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002bdc:	2b00      	cmp	r3, #0
 8002bde:	d007      	beq.n	8002bf0 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8002be0:	68fb      	ldr	r3, [r7, #12]
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	681a      	ldr	r2, [r3, #0]
 8002be6:	68fb      	ldr	r3, [r7, #12]
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	f042 0208 	orr.w	r2, r2, #8
 8002bee:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002bf0:	68fb      	ldr	r3, [r7, #12]
 8002bf2:	681b      	ldr	r3, [r3, #0]
 8002bf4:	681a      	ldr	r2, [r3, #0]
 8002bf6:	68fb      	ldr	r3, [r7, #12]
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	f042 0201 	orr.w	r2, r2, #1
 8002bfe:	601a      	str	r2, [r3, #0]
 8002c00:	e005      	b.n	8002c0e <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8002c02:	68fb      	ldr	r3, [r7, #12]
 8002c04:	2200      	movs	r2, #0
 8002c06:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8002c0a:	2302      	movs	r3, #2
 8002c0c:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8002c0e:	7dfb      	ldrb	r3, [r7, #23]
}
 8002c10:	4618      	mov	r0, r3
 8002c12:	3718      	adds	r7, #24
 8002c14:	46bd      	mov	sp, r7
 8002c16:	bd80      	pop	{r7, pc}

08002c18 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002c18:	b580      	push	{r7, lr}
 8002c1a:	b086      	sub	sp, #24
 8002c1c:	af00      	add	r7, sp, #0
 8002c1e:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8002c20:	2300      	movs	r3, #0
 8002c22:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002c24:	4b8e      	ldr	r3, [pc, #568]	@ (8002e60 <HAL_DMA_IRQHandler+0x248>)
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	4a8e      	ldr	r2, [pc, #568]	@ (8002e64 <HAL_DMA_IRQHandler+0x24c>)
 8002c2a:	fba2 2303 	umull	r2, r3, r2, r3
 8002c2e:	0a9b      	lsrs	r3, r3, #10
 8002c30:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002c36:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8002c38:	693b      	ldr	r3, [r7, #16]
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002c42:	2208      	movs	r2, #8
 8002c44:	409a      	lsls	r2, r3
 8002c46:	68fb      	ldr	r3, [r7, #12]
 8002c48:	4013      	ands	r3, r2
 8002c4a:	2b00      	cmp	r3, #0
 8002c4c:	d01a      	beq.n	8002c84 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	f003 0304 	and.w	r3, r3, #4
 8002c58:	2b00      	cmp	r3, #0
 8002c5a:	d013      	beq.n	8002c84 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	681a      	ldr	r2, [r3, #0]
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	f022 0204 	bic.w	r2, r2, #4
 8002c6a:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002c70:	2208      	movs	r2, #8
 8002c72:	409a      	lsls	r2, r3
 8002c74:	693b      	ldr	r3, [r7, #16]
 8002c76:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002c7c:	f043 0201 	orr.w	r2, r3, #1
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002c88:	2201      	movs	r2, #1
 8002c8a:	409a      	lsls	r2, r3
 8002c8c:	68fb      	ldr	r3, [r7, #12]
 8002c8e:	4013      	ands	r3, r2
 8002c90:	2b00      	cmp	r3, #0
 8002c92:	d012      	beq.n	8002cba <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	695b      	ldr	r3, [r3, #20]
 8002c9a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002c9e:	2b00      	cmp	r3, #0
 8002ca0:	d00b      	beq.n	8002cba <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002ca6:	2201      	movs	r2, #1
 8002ca8:	409a      	lsls	r2, r3
 8002caa:	693b      	ldr	r3, [r7, #16]
 8002cac:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002cb2:	f043 0202 	orr.w	r2, r3, #2
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002cbe:	2204      	movs	r2, #4
 8002cc0:	409a      	lsls	r2, r3
 8002cc2:	68fb      	ldr	r3, [r7, #12]
 8002cc4:	4013      	ands	r3, r2
 8002cc6:	2b00      	cmp	r3, #0
 8002cc8:	d012      	beq.n	8002cf0 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	f003 0302 	and.w	r3, r3, #2
 8002cd4:	2b00      	cmp	r3, #0
 8002cd6:	d00b      	beq.n	8002cf0 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002cdc:	2204      	movs	r2, #4
 8002cde:	409a      	lsls	r2, r3
 8002ce0:	693b      	ldr	r3, [r7, #16]
 8002ce2:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002ce8:	f043 0204 	orr.w	r2, r3, #4
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002cf4:	2210      	movs	r2, #16
 8002cf6:	409a      	lsls	r2, r3
 8002cf8:	68fb      	ldr	r3, [r7, #12]
 8002cfa:	4013      	ands	r3, r2
 8002cfc:	2b00      	cmp	r3, #0
 8002cfe:	d043      	beq.n	8002d88 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	f003 0308 	and.w	r3, r3, #8
 8002d0a:	2b00      	cmp	r3, #0
 8002d0c:	d03c      	beq.n	8002d88 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002d12:	2210      	movs	r2, #16
 8002d14:	409a      	lsls	r2, r3
 8002d16:	693b      	ldr	r3, [r7, #16]
 8002d18:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	681b      	ldr	r3, [r3, #0]
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002d24:	2b00      	cmp	r3, #0
 8002d26:	d018      	beq.n	8002d5a <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002d32:	2b00      	cmp	r3, #0
 8002d34:	d108      	bne.n	8002d48 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d3a:	2b00      	cmp	r3, #0
 8002d3c:	d024      	beq.n	8002d88 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d42:	6878      	ldr	r0, [r7, #4]
 8002d44:	4798      	blx	r3
 8002d46:	e01f      	b.n	8002d88 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002d4c:	2b00      	cmp	r3, #0
 8002d4e:	d01b      	beq.n	8002d88 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002d54:	6878      	ldr	r0, [r7, #4]
 8002d56:	4798      	blx	r3
 8002d58:	e016      	b.n	8002d88 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002d64:	2b00      	cmp	r3, #0
 8002d66:	d107      	bne.n	8002d78 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	681a      	ldr	r2, [r3, #0]
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	f022 0208 	bic.w	r2, r2, #8
 8002d76:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d7c:	2b00      	cmp	r3, #0
 8002d7e:	d003      	beq.n	8002d88 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d84:	6878      	ldr	r0, [r7, #4]
 8002d86:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002d8c:	2220      	movs	r2, #32
 8002d8e:	409a      	lsls	r2, r3
 8002d90:	68fb      	ldr	r3, [r7, #12]
 8002d92:	4013      	ands	r3, r2
 8002d94:	2b00      	cmp	r3, #0
 8002d96:	f000 808f 	beq.w	8002eb8 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	f003 0310 	and.w	r3, r3, #16
 8002da4:	2b00      	cmp	r3, #0
 8002da6:	f000 8087 	beq.w	8002eb8 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002dae:	2220      	movs	r2, #32
 8002db0:	409a      	lsls	r2, r3
 8002db2:	693b      	ldr	r3, [r7, #16]
 8002db4:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002dbc:	b2db      	uxtb	r3, r3
 8002dbe:	2b05      	cmp	r3, #5
 8002dc0:	d136      	bne.n	8002e30 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	681a      	ldr	r2, [r3, #0]
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	f022 0216 	bic.w	r2, r2, #22
 8002dd0:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	695a      	ldr	r2, [r3, #20]
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002de0:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002de6:	2b00      	cmp	r3, #0
 8002de8:	d103      	bne.n	8002df2 <HAL_DMA_IRQHandler+0x1da>
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002dee:	2b00      	cmp	r3, #0
 8002df0:	d007      	beq.n	8002e02 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	681a      	ldr	r2, [r3, #0]
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	f022 0208 	bic.w	r2, r2, #8
 8002e00:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002e06:	223f      	movs	r2, #63	@ 0x3f
 8002e08:	409a      	lsls	r2, r3
 8002e0a:	693b      	ldr	r3, [r7, #16]
 8002e0c:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	2201      	movs	r2, #1
 8002e12:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	2200      	movs	r2, #0
 8002e1a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002e22:	2b00      	cmp	r3, #0
 8002e24:	d07e      	beq.n	8002f24 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002e2a:	6878      	ldr	r0, [r7, #4]
 8002e2c:	4798      	blx	r3
        }
        return;
 8002e2e:	e079      	b.n	8002f24 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002e3a:	2b00      	cmp	r3, #0
 8002e3c:	d01d      	beq.n	8002e7a <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	681b      	ldr	r3, [r3, #0]
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002e48:	2b00      	cmp	r3, #0
 8002e4a:	d10d      	bne.n	8002e68 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e50:	2b00      	cmp	r3, #0
 8002e52:	d031      	beq.n	8002eb8 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e58:	6878      	ldr	r0, [r7, #4]
 8002e5a:	4798      	blx	r3
 8002e5c:	e02c      	b.n	8002eb8 <HAL_DMA_IRQHandler+0x2a0>
 8002e5e:	bf00      	nop
 8002e60:	2000000c 	.word	0x2000000c
 8002e64:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002e6c:	2b00      	cmp	r3, #0
 8002e6e:	d023      	beq.n	8002eb8 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002e74:	6878      	ldr	r0, [r7, #4]
 8002e76:	4798      	blx	r3
 8002e78:	e01e      	b.n	8002eb8 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002e84:	2b00      	cmp	r3, #0
 8002e86:	d10f      	bne.n	8002ea8 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	681a      	ldr	r2, [r3, #0]
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	f022 0210 	bic.w	r2, r2, #16
 8002e96:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	2201      	movs	r2, #1
 8002e9c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	2200      	movs	r2, #0
 8002ea4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002eac:	2b00      	cmp	r3, #0
 8002eae:	d003      	beq.n	8002eb8 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002eb4:	6878      	ldr	r0, [r7, #4]
 8002eb6:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002ebc:	2b00      	cmp	r3, #0
 8002ebe:	d032      	beq.n	8002f26 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002ec4:	f003 0301 	and.w	r3, r3, #1
 8002ec8:	2b00      	cmp	r3, #0
 8002eca:	d022      	beq.n	8002f12 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	2205      	movs	r2, #5
 8002ed0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	681a      	ldr	r2, [r3, #0]
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	f022 0201 	bic.w	r2, r2, #1
 8002ee2:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8002ee4:	68bb      	ldr	r3, [r7, #8]
 8002ee6:	3301      	adds	r3, #1
 8002ee8:	60bb      	str	r3, [r7, #8]
 8002eea:	697a      	ldr	r2, [r7, #20]
 8002eec:	429a      	cmp	r2, r3
 8002eee:	d307      	bcc.n	8002f00 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	f003 0301 	and.w	r3, r3, #1
 8002efa:	2b00      	cmp	r3, #0
 8002efc:	d1f2      	bne.n	8002ee4 <HAL_DMA_IRQHandler+0x2cc>
 8002efe:	e000      	b.n	8002f02 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8002f00:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	2201      	movs	r2, #1
 8002f06:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	2200      	movs	r2, #0
 8002f0e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002f16:	2b00      	cmp	r3, #0
 8002f18:	d005      	beq.n	8002f26 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002f1e:	6878      	ldr	r0, [r7, #4]
 8002f20:	4798      	blx	r3
 8002f22:	e000      	b.n	8002f26 <HAL_DMA_IRQHandler+0x30e>
        return;
 8002f24:	bf00      	nop
    }
  }
}
 8002f26:	3718      	adds	r7, #24
 8002f28:	46bd      	mov	sp, r7
 8002f2a:	bd80      	pop	{r7, pc}

08002f2c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002f2c:	b480      	push	{r7}
 8002f2e:	b085      	sub	sp, #20
 8002f30:	af00      	add	r7, sp, #0
 8002f32:	60f8      	str	r0, [r7, #12]
 8002f34:	60b9      	str	r1, [r7, #8]
 8002f36:	607a      	str	r2, [r7, #4]
 8002f38:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8002f3a:	68fb      	ldr	r3, [r7, #12]
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	681a      	ldr	r2, [r3, #0]
 8002f40:	68fb      	ldr	r3, [r7, #12]
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8002f48:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8002f4a:	68fb      	ldr	r3, [r7, #12]
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	683a      	ldr	r2, [r7, #0]
 8002f50:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002f52:	68fb      	ldr	r3, [r7, #12]
 8002f54:	689b      	ldr	r3, [r3, #8]
 8002f56:	2b40      	cmp	r3, #64	@ 0x40
 8002f58:	d108      	bne.n	8002f6c <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8002f5a:	68fb      	ldr	r3, [r7, #12]
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	687a      	ldr	r2, [r7, #4]
 8002f60:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8002f62:	68fb      	ldr	r3, [r7, #12]
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	68ba      	ldr	r2, [r7, #8]
 8002f68:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8002f6a:	e007      	b.n	8002f7c <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8002f6c:	68fb      	ldr	r3, [r7, #12]
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	68ba      	ldr	r2, [r7, #8]
 8002f72:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8002f74:	68fb      	ldr	r3, [r7, #12]
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	687a      	ldr	r2, [r7, #4]
 8002f7a:	60da      	str	r2, [r3, #12]
}
 8002f7c:	bf00      	nop
 8002f7e:	3714      	adds	r7, #20
 8002f80:	46bd      	mov	sp, r7
 8002f82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f86:	4770      	bx	lr

08002f88 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002f88:	b480      	push	{r7}
 8002f8a:	b085      	sub	sp, #20
 8002f8c:	af00      	add	r7, sp, #0
 8002f8e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	b2db      	uxtb	r3, r3
 8002f96:	3b10      	subs	r3, #16
 8002f98:	4a14      	ldr	r2, [pc, #80]	@ (8002fec <DMA_CalcBaseAndBitshift+0x64>)
 8002f9a:	fba2 2303 	umull	r2, r3, r2, r3
 8002f9e:	091b      	lsrs	r3, r3, #4
 8002fa0:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8002fa2:	4a13      	ldr	r2, [pc, #76]	@ (8002ff0 <DMA_CalcBaseAndBitshift+0x68>)
 8002fa4:	68fb      	ldr	r3, [r7, #12]
 8002fa6:	4413      	add	r3, r2
 8002fa8:	781b      	ldrb	r3, [r3, #0]
 8002faa:	461a      	mov	r2, r3
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8002fb0:	68fb      	ldr	r3, [r7, #12]
 8002fb2:	2b03      	cmp	r3, #3
 8002fb4:	d909      	bls.n	8002fca <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8002fbe:	f023 0303 	bic.w	r3, r3, #3
 8002fc2:	1d1a      	adds	r2, r3, #4
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	659a      	str	r2, [r3, #88]	@ 0x58
 8002fc8:	e007      	b.n	8002fda <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8002fd2:	f023 0303 	bic.w	r3, r3, #3
 8002fd6:	687a      	ldr	r2, [r7, #4]
 8002fd8:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8002fde:	4618      	mov	r0, r3
 8002fe0:	3714      	adds	r7, #20
 8002fe2:	46bd      	mov	sp, r7
 8002fe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fe8:	4770      	bx	lr
 8002fea:	bf00      	nop
 8002fec:	aaaaaaab 	.word	0xaaaaaaab
 8002ff0:	080084c8 	.word	0x080084c8

08002ff4 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8002ff4:	b480      	push	{r7}
 8002ff6:	b085      	sub	sp, #20
 8002ff8:	af00      	add	r7, sp, #0
 8002ffa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002ffc:	2300      	movs	r3, #0
 8002ffe:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003004:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	699b      	ldr	r3, [r3, #24]
 800300a:	2b00      	cmp	r3, #0
 800300c:	d11f      	bne.n	800304e <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800300e:	68bb      	ldr	r3, [r7, #8]
 8003010:	2b03      	cmp	r3, #3
 8003012:	d856      	bhi.n	80030c2 <DMA_CheckFifoParam+0xce>
 8003014:	a201      	add	r2, pc, #4	@ (adr r2, 800301c <DMA_CheckFifoParam+0x28>)
 8003016:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800301a:	bf00      	nop
 800301c:	0800302d 	.word	0x0800302d
 8003020:	0800303f 	.word	0x0800303f
 8003024:	0800302d 	.word	0x0800302d
 8003028:	080030c3 	.word	0x080030c3
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003030:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003034:	2b00      	cmp	r3, #0
 8003036:	d046      	beq.n	80030c6 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8003038:	2301      	movs	r3, #1
 800303a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800303c:	e043      	b.n	80030c6 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003042:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8003046:	d140      	bne.n	80030ca <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8003048:	2301      	movs	r3, #1
 800304a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800304c:	e03d      	b.n	80030ca <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	699b      	ldr	r3, [r3, #24]
 8003052:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003056:	d121      	bne.n	800309c <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8003058:	68bb      	ldr	r3, [r7, #8]
 800305a:	2b03      	cmp	r3, #3
 800305c:	d837      	bhi.n	80030ce <DMA_CheckFifoParam+0xda>
 800305e:	a201      	add	r2, pc, #4	@ (adr r2, 8003064 <DMA_CheckFifoParam+0x70>)
 8003060:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003064:	08003075 	.word	0x08003075
 8003068:	0800307b 	.word	0x0800307b
 800306c:	08003075 	.word	0x08003075
 8003070:	0800308d 	.word	0x0800308d
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8003074:	2301      	movs	r3, #1
 8003076:	73fb      	strb	r3, [r7, #15]
      break;
 8003078:	e030      	b.n	80030dc <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800307e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003082:	2b00      	cmp	r3, #0
 8003084:	d025      	beq.n	80030d2 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8003086:	2301      	movs	r3, #1
 8003088:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800308a:	e022      	b.n	80030d2 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003090:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8003094:	d11f      	bne.n	80030d6 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8003096:	2301      	movs	r3, #1
 8003098:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800309a:	e01c      	b.n	80030d6 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 800309c:	68bb      	ldr	r3, [r7, #8]
 800309e:	2b02      	cmp	r3, #2
 80030a0:	d903      	bls.n	80030aa <DMA_CheckFifoParam+0xb6>
 80030a2:	68bb      	ldr	r3, [r7, #8]
 80030a4:	2b03      	cmp	r3, #3
 80030a6:	d003      	beq.n	80030b0 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80030a8:	e018      	b.n	80030dc <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80030aa:	2301      	movs	r3, #1
 80030ac:	73fb      	strb	r3, [r7, #15]
      break;
 80030ae:	e015      	b.n	80030dc <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80030b4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80030b8:	2b00      	cmp	r3, #0
 80030ba:	d00e      	beq.n	80030da <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80030bc:	2301      	movs	r3, #1
 80030be:	73fb      	strb	r3, [r7, #15]
      break;
 80030c0:	e00b      	b.n	80030da <DMA_CheckFifoParam+0xe6>
      break;
 80030c2:	bf00      	nop
 80030c4:	e00a      	b.n	80030dc <DMA_CheckFifoParam+0xe8>
      break;
 80030c6:	bf00      	nop
 80030c8:	e008      	b.n	80030dc <DMA_CheckFifoParam+0xe8>
      break;
 80030ca:	bf00      	nop
 80030cc:	e006      	b.n	80030dc <DMA_CheckFifoParam+0xe8>
      break;
 80030ce:	bf00      	nop
 80030d0:	e004      	b.n	80030dc <DMA_CheckFifoParam+0xe8>
      break;
 80030d2:	bf00      	nop
 80030d4:	e002      	b.n	80030dc <DMA_CheckFifoParam+0xe8>
      break;   
 80030d6:	bf00      	nop
 80030d8:	e000      	b.n	80030dc <DMA_CheckFifoParam+0xe8>
      break;
 80030da:	bf00      	nop
    }
  } 
  
  return status; 
 80030dc:	7bfb      	ldrb	r3, [r7, #15]
}
 80030de:	4618      	mov	r0, r3
 80030e0:	3714      	adds	r7, #20
 80030e2:	46bd      	mov	sp, r7
 80030e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030e8:	4770      	bx	lr
 80030ea:	bf00      	nop

080030ec <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80030ec:	b480      	push	{r7}
 80030ee:	b089      	sub	sp, #36	@ 0x24
 80030f0:	af00      	add	r7, sp, #0
 80030f2:	6078      	str	r0, [r7, #4]
 80030f4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80030f6:	2300      	movs	r3, #0
 80030f8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80030fa:	2300      	movs	r3, #0
 80030fc:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80030fe:	2300      	movs	r3, #0
 8003100:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003102:	2300      	movs	r3, #0
 8003104:	61fb      	str	r3, [r7, #28]
 8003106:	e159      	b.n	80033bc <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003108:	2201      	movs	r2, #1
 800310a:	69fb      	ldr	r3, [r7, #28]
 800310c:	fa02 f303 	lsl.w	r3, r2, r3
 8003110:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003112:	683b      	ldr	r3, [r7, #0]
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	697a      	ldr	r2, [r7, #20]
 8003118:	4013      	ands	r3, r2
 800311a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800311c:	693a      	ldr	r2, [r7, #16]
 800311e:	697b      	ldr	r3, [r7, #20]
 8003120:	429a      	cmp	r2, r3
 8003122:	f040 8148 	bne.w	80033b6 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003126:	683b      	ldr	r3, [r7, #0]
 8003128:	685b      	ldr	r3, [r3, #4]
 800312a:	f003 0303 	and.w	r3, r3, #3
 800312e:	2b01      	cmp	r3, #1
 8003130:	d005      	beq.n	800313e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003132:	683b      	ldr	r3, [r7, #0]
 8003134:	685b      	ldr	r3, [r3, #4]
 8003136:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800313a:	2b02      	cmp	r3, #2
 800313c:	d130      	bne.n	80031a0 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	689b      	ldr	r3, [r3, #8]
 8003142:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003144:	69fb      	ldr	r3, [r7, #28]
 8003146:	005b      	lsls	r3, r3, #1
 8003148:	2203      	movs	r2, #3
 800314a:	fa02 f303 	lsl.w	r3, r2, r3
 800314e:	43db      	mvns	r3, r3
 8003150:	69ba      	ldr	r2, [r7, #24]
 8003152:	4013      	ands	r3, r2
 8003154:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003156:	683b      	ldr	r3, [r7, #0]
 8003158:	68da      	ldr	r2, [r3, #12]
 800315a:	69fb      	ldr	r3, [r7, #28]
 800315c:	005b      	lsls	r3, r3, #1
 800315e:	fa02 f303 	lsl.w	r3, r2, r3
 8003162:	69ba      	ldr	r2, [r7, #24]
 8003164:	4313      	orrs	r3, r2
 8003166:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	69ba      	ldr	r2, [r7, #24]
 800316c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	685b      	ldr	r3, [r3, #4]
 8003172:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003174:	2201      	movs	r2, #1
 8003176:	69fb      	ldr	r3, [r7, #28]
 8003178:	fa02 f303 	lsl.w	r3, r2, r3
 800317c:	43db      	mvns	r3, r3
 800317e:	69ba      	ldr	r2, [r7, #24]
 8003180:	4013      	ands	r3, r2
 8003182:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003184:	683b      	ldr	r3, [r7, #0]
 8003186:	685b      	ldr	r3, [r3, #4]
 8003188:	091b      	lsrs	r3, r3, #4
 800318a:	f003 0201 	and.w	r2, r3, #1
 800318e:	69fb      	ldr	r3, [r7, #28]
 8003190:	fa02 f303 	lsl.w	r3, r2, r3
 8003194:	69ba      	ldr	r2, [r7, #24]
 8003196:	4313      	orrs	r3, r2
 8003198:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	69ba      	ldr	r2, [r7, #24]
 800319e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80031a0:	683b      	ldr	r3, [r7, #0]
 80031a2:	685b      	ldr	r3, [r3, #4]
 80031a4:	f003 0303 	and.w	r3, r3, #3
 80031a8:	2b03      	cmp	r3, #3
 80031aa:	d017      	beq.n	80031dc <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	68db      	ldr	r3, [r3, #12]
 80031b0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80031b2:	69fb      	ldr	r3, [r7, #28]
 80031b4:	005b      	lsls	r3, r3, #1
 80031b6:	2203      	movs	r2, #3
 80031b8:	fa02 f303 	lsl.w	r3, r2, r3
 80031bc:	43db      	mvns	r3, r3
 80031be:	69ba      	ldr	r2, [r7, #24]
 80031c0:	4013      	ands	r3, r2
 80031c2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80031c4:	683b      	ldr	r3, [r7, #0]
 80031c6:	689a      	ldr	r2, [r3, #8]
 80031c8:	69fb      	ldr	r3, [r7, #28]
 80031ca:	005b      	lsls	r3, r3, #1
 80031cc:	fa02 f303 	lsl.w	r3, r2, r3
 80031d0:	69ba      	ldr	r2, [r7, #24]
 80031d2:	4313      	orrs	r3, r2
 80031d4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	69ba      	ldr	r2, [r7, #24]
 80031da:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80031dc:	683b      	ldr	r3, [r7, #0]
 80031de:	685b      	ldr	r3, [r3, #4]
 80031e0:	f003 0303 	and.w	r3, r3, #3
 80031e4:	2b02      	cmp	r3, #2
 80031e6:	d123      	bne.n	8003230 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80031e8:	69fb      	ldr	r3, [r7, #28]
 80031ea:	08da      	lsrs	r2, r3, #3
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	3208      	adds	r2, #8
 80031f0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80031f4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80031f6:	69fb      	ldr	r3, [r7, #28]
 80031f8:	f003 0307 	and.w	r3, r3, #7
 80031fc:	009b      	lsls	r3, r3, #2
 80031fe:	220f      	movs	r2, #15
 8003200:	fa02 f303 	lsl.w	r3, r2, r3
 8003204:	43db      	mvns	r3, r3
 8003206:	69ba      	ldr	r2, [r7, #24]
 8003208:	4013      	ands	r3, r2
 800320a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800320c:	683b      	ldr	r3, [r7, #0]
 800320e:	691a      	ldr	r2, [r3, #16]
 8003210:	69fb      	ldr	r3, [r7, #28]
 8003212:	f003 0307 	and.w	r3, r3, #7
 8003216:	009b      	lsls	r3, r3, #2
 8003218:	fa02 f303 	lsl.w	r3, r2, r3
 800321c:	69ba      	ldr	r2, [r7, #24]
 800321e:	4313      	orrs	r3, r2
 8003220:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003222:	69fb      	ldr	r3, [r7, #28]
 8003224:	08da      	lsrs	r2, r3, #3
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	3208      	adds	r2, #8
 800322a:	69b9      	ldr	r1, [r7, #24]
 800322c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003236:	69fb      	ldr	r3, [r7, #28]
 8003238:	005b      	lsls	r3, r3, #1
 800323a:	2203      	movs	r2, #3
 800323c:	fa02 f303 	lsl.w	r3, r2, r3
 8003240:	43db      	mvns	r3, r3
 8003242:	69ba      	ldr	r2, [r7, #24]
 8003244:	4013      	ands	r3, r2
 8003246:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003248:	683b      	ldr	r3, [r7, #0]
 800324a:	685b      	ldr	r3, [r3, #4]
 800324c:	f003 0203 	and.w	r2, r3, #3
 8003250:	69fb      	ldr	r3, [r7, #28]
 8003252:	005b      	lsls	r3, r3, #1
 8003254:	fa02 f303 	lsl.w	r3, r2, r3
 8003258:	69ba      	ldr	r2, [r7, #24]
 800325a:	4313      	orrs	r3, r2
 800325c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	69ba      	ldr	r2, [r7, #24]
 8003262:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003264:	683b      	ldr	r3, [r7, #0]
 8003266:	685b      	ldr	r3, [r3, #4]
 8003268:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800326c:	2b00      	cmp	r3, #0
 800326e:	f000 80a2 	beq.w	80033b6 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003272:	2300      	movs	r3, #0
 8003274:	60fb      	str	r3, [r7, #12]
 8003276:	4b57      	ldr	r3, [pc, #348]	@ (80033d4 <HAL_GPIO_Init+0x2e8>)
 8003278:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800327a:	4a56      	ldr	r2, [pc, #344]	@ (80033d4 <HAL_GPIO_Init+0x2e8>)
 800327c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003280:	6453      	str	r3, [r2, #68]	@ 0x44
 8003282:	4b54      	ldr	r3, [pc, #336]	@ (80033d4 <HAL_GPIO_Init+0x2e8>)
 8003284:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003286:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800328a:	60fb      	str	r3, [r7, #12]
 800328c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800328e:	4a52      	ldr	r2, [pc, #328]	@ (80033d8 <HAL_GPIO_Init+0x2ec>)
 8003290:	69fb      	ldr	r3, [r7, #28]
 8003292:	089b      	lsrs	r3, r3, #2
 8003294:	3302      	adds	r3, #2
 8003296:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800329a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800329c:	69fb      	ldr	r3, [r7, #28]
 800329e:	f003 0303 	and.w	r3, r3, #3
 80032a2:	009b      	lsls	r3, r3, #2
 80032a4:	220f      	movs	r2, #15
 80032a6:	fa02 f303 	lsl.w	r3, r2, r3
 80032aa:	43db      	mvns	r3, r3
 80032ac:	69ba      	ldr	r2, [r7, #24]
 80032ae:	4013      	ands	r3, r2
 80032b0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	4a49      	ldr	r2, [pc, #292]	@ (80033dc <HAL_GPIO_Init+0x2f0>)
 80032b6:	4293      	cmp	r3, r2
 80032b8:	d019      	beq.n	80032ee <HAL_GPIO_Init+0x202>
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	4a48      	ldr	r2, [pc, #288]	@ (80033e0 <HAL_GPIO_Init+0x2f4>)
 80032be:	4293      	cmp	r3, r2
 80032c0:	d013      	beq.n	80032ea <HAL_GPIO_Init+0x1fe>
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	4a47      	ldr	r2, [pc, #284]	@ (80033e4 <HAL_GPIO_Init+0x2f8>)
 80032c6:	4293      	cmp	r3, r2
 80032c8:	d00d      	beq.n	80032e6 <HAL_GPIO_Init+0x1fa>
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	4a46      	ldr	r2, [pc, #280]	@ (80033e8 <HAL_GPIO_Init+0x2fc>)
 80032ce:	4293      	cmp	r3, r2
 80032d0:	d007      	beq.n	80032e2 <HAL_GPIO_Init+0x1f6>
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	4a45      	ldr	r2, [pc, #276]	@ (80033ec <HAL_GPIO_Init+0x300>)
 80032d6:	4293      	cmp	r3, r2
 80032d8:	d101      	bne.n	80032de <HAL_GPIO_Init+0x1f2>
 80032da:	2304      	movs	r3, #4
 80032dc:	e008      	b.n	80032f0 <HAL_GPIO_Init+0x204>
 80032de:	2307      	movs	r3, #7
 80032e0:	e006      	b.n	80032f0 <HAL_GPIO_Init+0x204>
 80032e2:	2303      	movs	r3, #3
 80032e4:	e004      	b.n	80032f0 <HAL_GPIO_Init+0x204>
 80032e6:	2302      	movs	r3, #2
 80032e8:	e002      	b.n	80032f0 <HAL_GPIO_Init+0x204>
 80032ea:	2301      	movs	r3, #1
 80032ec:	e000      	b.n	80032f0 <HAL_GPIO_Init+0x204>
 80032ee:	2300      	movs	r3, #0
 80032f0:	69fa      	ldr	r2, [r7, #28]
 80032f2:	f002 0203 	and.w	r2, r2, #3
 80032f6:	0092      	lsls	r2, r2, #2
 80032f8:	4093      	lsls	r3, r2
 80032fa:	69ba      	ldr	r2, [r7, #24]
 80032fc:	4313      	orrs	r3, r2
 80032fe:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003300:	4935      	ldr	r1, [pc, #212]	@ (80033d8 <HAL_GPIO_Init+0x2ec>)
 8003302:	69fb      	ldr	r3, [r7, #28]
 8003304:	089b      	lsrs	r3, r3, #2
 8003306:	3302      	adds	r3, #2
 8003308:	69ba      	ldr	r2, [r7, #24]
 800330a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800330e:	4b38      	ldr	r3, [pc, #224]	@ (80033f0 <HAL_GPIO_Init+0x304>)
 8003310:	689b      	ldr	r3, [r3, #8]
 8003312:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003314:	693b      	ldr	r3, [r7, #16]
 8003316:	43db      	mvns	r3, r3
 8003318:	69ba      	ldr	r2, [r7, #24]
 800331a:	4013      	ands	r3, r2
 800331c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800331e:	683b      	ldr	r3, [r7, #0]
 8003320:	685b      	ldr	r3, [r3, #4]
 8003322:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003326:	2b00      	cmp	r3, #0
 8003328:	d003      	beq.n	8003332 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 800332a:	69ba      	ldr	r2, [r7, #24]
 800332c:	693b      	ldr	r3, [r7, #16]
 800332e:	4313      	orrs	r3, r2
 8003330:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003332:	4a2f      	ldr	r2, [pc, #188]	@ (80033f0 <HAL_GPIO_Init+0x304>)
 8003334:	69bb      	ldr	r3, [r7, #24]
 8003336:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003338:	4b2d      	ldr	r3, [pc, #180]	@ (80033f0 <HAL_GPIO_Init+0x304>)
 800333a:	68db      	ldr	r3, [r3, #12]
 800333c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800333e:	693b      	ldr	r3, [r7, #16]
 8003340:	43db      	mvns	r3, r3
 8003342:	69ba      	ldr	r2, [r7, #24]
 8003344:	4013      	ands	r3, r2
 8003346:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003348:	683b      	ldr	r3, [r7, #0]
 800334a:	685b      	ldr	r3, [r3, #4]
 800334c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003350:	2b00      	cmp	r3, #0
 8003352:	d003      	beq.n	800335c <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8003354:	69ba      	ldr	r2, [r7, #24]
 8003356:	693b      	ldr	r3, [r7, #16]
 8003358:	4313      	orrs	r3, r2
 800335a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800335c:	4a24      	ldr	r2, [pc, #144]	@ (80033f0 <HAL_GPIO_Init+0x304>)
 800335e:	69bb      	ldr	r3, [r7, #24]
 8003360:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003362:	4b23      	ldr	r3, [pc, #140]	@ (80033f0 <HAL_GPIO_Init+0x304>)
 8003364:	685b      	ldr	r3, [r3, #4]
 8003366:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003368:	693b      	ldr	r3, [r7, #16]
 800336a:	43db      	mvns	r3, r3
 800336c:	69ba      	ldr	r2, [r7, #24]
 800336e:	4013      	ands	r3, r2
 8003370:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003372:	683b      	ldr	r3, [r7, #0]
 8003374:	685b      	ldr	r3, [r3, #4]
 8003376:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800337a:	2b00      	cmp	r3, #0
 800337c:	d003      	beq.n	8003386 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 800337e:	69ba      	ldr	r2, [r7, #24]
 8003380:	693b      	ldr	r3, [r7, #16]
 8003382:	4313      	orrs	r3, r2
 8003384:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003386:	4a1a      	ldr	r2, [pc, #104]	@ (80033f0 <HAL_GPIO_Init+0x304>)
 8003388:	69bb      	ldr	r3, [r7, #24]
 800338a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800338c:	4b18      	ldr	r3, [pc, #96]	@ (80033f0 <HAL_GPIO_Init+0x304>)
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003392:	693b      	ldr	r3, [r7, #16]
 8003394:	43db      	mvns	r3, r3
 8003396:	69ba      	ldr	r2, [r7, #24]
 8003398:	4013      	ands	r3, r2
 800339a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800339c:	683b      	ldr	r3, [r7, #0]
 800339e:	685b      	ldr	r3, [r3, #4]
 80033a0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80033a4:	2b00      	cmp	r3, #0
 80033a6:	d003      	beq.n	80033b0 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 80033a8:	69ba      	ldr	r2, [r7, #24]
 80033aa:	693b      	ldr	r3, [r7, #16]
 80033ac:	4313      	orrs	r3, r2
 80033ae:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80033b0:	4a0f      	ldr	r2, [pc, #60]	@ (80033f0 <HAL_GPIO_Init+0x304>)
 80033b2:	69bb      	ldr	r3, [r7, #24]
 80033b4:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80033b6:	69fb      	ldr	r3, [r7, #28]
 80033b8:	3301      	adds	r3, #1
 80033ba:	61fb      	str	r3, [r7, #28]
 80033bc:	69fb      	ldr	r3, [r7, #28]
 80033be:	2b0f      	cmp	r3, #15
 80033c0:	f67f aea2 	bls.w	8003108 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80033c4:	bf00      	nop
 80033c6:	bf00      	nop
 80033c8:	3724      	adds	r7, #36	@ 0x24
 80033ca:	46bd      	mov	sp, r7
 80033cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033d0:	4770      	bx	lr
 80033d2:	bf00      	nop
 80033d4:	40023800 	.word	0x40023800
 80033d8:	40013800 	.word	0x40013800
 80033dc:	40020000 	.word	0x40020000
 80033e0:	40020400 	.word	0x40020400
 80033e4:	40020800 	.word	0x40020800
 80033e8:	40020c00 	.word	0x40020c00
 80033ec:	40021000 	.word	0x40021000
 80033f0:	40013c00 	.word	0x40013c00

080033f4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80033f4:	b480      	push	{r7}
 80033f6:	b085      	sub	sp, #20
 80033f8:	af00      	add	r7, sp, #0
 80033fa:	6078      	str	r0, [r7, #4]
 80033fc:	460b      	mov	r3, r1
 80033fe:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	691a      	ldr	r2, [r3, #16]
 8003404:	887b      	ldrh	r3, [r7, #2]
 8003406:	4013      	ands	r3, r2
 8003408:	2b00      	cmp	r3, #0
 800340a:	d002      	beq.n	8003412 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800340c:	2301      	movs	r3, #1
 800340e:	73fb      	strb	r3, [r7, #15]
 8003410:	e001      	b.n	8003416 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003412:	2300      	movs	r3, #0
 8003414:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003416:	7bfb      	ldrb	r3, [r7, #15]
}
 8003418:	4618      	mov	r0, r3
 800341a:	3714      	adds	r7, #20
 800341c:	46bd      	mov	sp, r7
 800341e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003422:	4770      	bx	lr

08003424 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003424:	b480      	push	{r7}
 8003426:	b083      	sub	sp, #12
 8003428:	af00      	add	r7, sp, #0
 800342a:	6078      	str	r0, [r7, #4]
 800342c:	460b      	mov	r3, r1
 800342e:	807b      	strh	r3, [r7, #2]
 8003430:	4613      	mov	r3, r2
 8003432:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003434:	787b      	ldrb	r3, [r7, #1]
 8003436:	2b00      	cmp	r3, #0
 8003438:	d003      	beq.n	8003442 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800343a:	887a      	ldrh	r2, [r7, #2]
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003440:	e003      	b.n	800344a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003442:	887b      	ldrh	r3, [r7, #2]
 8003444:	041a      	lsls	r2, r3, #16
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	619a      	str	r2, [r3, #24]
}
 800344a:	bf00      	nop
 800344c:	370c      	adds	r7, #12
 800344e:	46bd      	mov	sp, r7
 8003450:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003454:	4770      	bx	lr
	...

08003458 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003458:	b580      	push	{r7, lr}
 800345a:	b082      	sub	sp, #8
 800345c:	af00      	add	r7, sp, #0
 800345e:	4603      	mov	r3, r0
 8003460:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8003462:	4b08      	ldr	r3, [pc, #32]	@ (8003484 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003464:	695a      	ldr	r2, [r3, #20]
 8003466:	88fb      	ldrh	r3, [r7, #6]
 8003468:	4013      	ands	r3, r2
 800346a:	2b00      	cmp	r3, #0
 800346c:	d006      	beq.n	800347c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800346e:	4a05      	ldr	r2, [pc, #20]	@ (8003484 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003470:	88fb      	ldrh	r3, [r7, #6]
 8003472:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003474:	88fb      	ldrh	r3, [r7, #6]
 8003476:	4618      	mov	r0, r3
 8003478:	f7fe f896 	bl	80015a8 <HAL_GPIO_EXTI_Callback>
  }
}
 800347c:	bf00      	nop
 800347e:	3708      	adds	r7, #8
 8003480:	46bd      	mov	sp, r7
 8003482:	bd80      	pop	{r7, pc}
 8003484:	40013c00 	.word	0x40013c00

08003488 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003488:	b580      	push	{r7, lr}
 800348a:	b086      	sub	sp, #24
 800348c:	af00      	add	r7, sp, #0
 800348e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	2b00      	cmp	r3, #0
 8003494:	d101      	bne.n	800349a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003496:	2301      	movs	r3, #1
 8003498:	e267      	b.n	800396a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	f003 0301 	and.w	r3, r3, #1
 80034a2:	2b00      	cmp	r3, #0
 80034a4:	d075      	beq.n	8003592 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80034a6:	4b88      	ldr	r3, [pc, #544]	@ (80036c8 <HAL_RCC_OscConfig+0x240>)
 80034a8:	689b      	ldr	r3, [r3, #8]
 80034aa:	f003 030c 	and.w	r3, r3, #12
 80034ae:	2b04      	cmp	r3, #4
 80034b0:	d00c      	beq.n	80034cc <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80034b2:	4b85      	ldr	r3, [pc, #532]	@ (80036c8 <HAL_RCC_OscConfig+0x240>)
 80034b4:	689b      	ldr	r3, [r3, #8]
 80034b6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80034ba:	2b08      	cmp	r3, #8
 80034bc:	d112      	bne.n	80034e4 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80034be:	4b82      	ldr	r3, [pc, #520]	@ (80036c8 <HAL_RCC_OscConfig+0x240>)
 80034c0:	685b      	ldr	r3, [r3, #4]
 80034c2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80034c6:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80034ca:	d10b      	bne.n	80034e4 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80034cc:	4b7e      	ldr	r3, [pc, #504]	@ (80036c8 <HAL_RCC_OscConfig+0x240>)
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80034d4:	2b00      	cmp	r3, #0
 80034d6:	d05b      	beq.n	8003590 <HAL_RCC_OscConfig+0x108>
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	685b      	ldr	r3, [r3, #4]
 80034dc:	2b00      	cmp	r3, #0
 80034de:	d157      	bne.n	8003590 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80034e0:	2301      	movs	r3, #1
 80034e2:	e242      	b.n	800396a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	685b      	ldr	r3, [r3, #4]
 80034e8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80034ec:	d106      	bne.n	80034fc <HAL_RCC_OscConfig+0x74>
 80034ee:	4b76      	ldr	r3, [pc, #472]	@ (80036c8 <HAL_RCC_OscConfig+0x240>)
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	4a75      	ldr	r2, [pc, #468]	@ (80036c8 <HAL_RCC_OscConfig+0x240>)
 80034f4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80034f8:	6013      	str	r3, [r2, #0]
 80034fa:	e01d      	b.n	8003538 <HAL_RCC_OscConfig+0xb0>
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	685b      	ldr	r3, [r3, #4]
 8003500:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003504:	d10c      	bne.n	8003520 <HAL_RCC_OscConfig+0x98>
 8003506:	4b70      	ldr	r3, [pc, #448]	@ (80036c8 <HAL_RCC_OscConfig+0x240>)
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	4a6f      	ldr	r2, [pc, #444]	@ (80036c8 <HAL_RCC_OscConfig+0x240>)
 800350c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003510:	6013      	str	r3, [r2, #0]
 8003512:	4b6d      	ldr	r3, [pc, #436]	@ (80036c8 <HAL_RCC_OscConfig+0x240>)
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	4a6c      	ldr	r2, [pc, #432]	@ (80036c8 <HAL_RCC_OscConfig+0x240>)
 8003518:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800351c:	6013      	str	r3, [r2, #0]
 800351e:	e00b      	b.n	8003538 <HAL_RCC_OscConfig+0xb0>
 8003520:	4b69      	ldr	r3, [pc, #420]	@ (80036c8 <HAL_RCC_OscConfig+0x240>)
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	4a68      	ldr	r2, [pc, #416]	@ (80036c8 <HAL_RCC_OscConfig+0x240>)
 8003526:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800352a:	6013      	str	r3, [r2, #0]
 800352c:	4b66      	ldr	r3, [pc, #408]	@ (80036c8 <HAL_RCC_OscConfig+0x240>)
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	4a65      	ldr	r2, [pc, #404]	@ (80036c8 <HAL_RCC_OscConfig+0x240>)
 8003532:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003536:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	685b      	ldr	r3, [r3, #4]
 800353c:	2b00      	cmp	r3, #0
 800353e:	d013      	beq.n	8003568 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003540:	f7ff f946 	bl	80027d0 <HAL_GetTick>
 8003544:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003546:	e008      	b.n	800355a <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003548:	f7ff f942 	bl	80027d0 <HAL_GetTick>
 800354c:	4602      	mov	r2, r0
 800354e:	693b      	ldr	r3, [r7, #16]
 8003550:	1ad3      	subs	r3, r2, r3
 8003552:	2b64      	cmp	r3, #100	@ 0x64
 8003554:	d901      	bls.n	800355a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003556:	2303      	movs	r3, #3
 8003558:	e207      	b.n	800396a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800355a:	4b5b      	ldr	r3, [pc, #364]	@ (80036c8 <HAL_RCC_OscConfig+0x240>)
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003562:	2b00      	cmp	r3, #0
 8003564:	d0f0      	beq.n	8003548 <HAL_RCC_OscConfig+0xc0>
 8003566:	e014      	b.n	8003592 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003568:	f7ff f932 	bl	80027d0 <HAL_GetTick>
 800356c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800356e:	e008      	b.n	8003582 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003570:	f7ff f92e 	bl	80027d0 <HAL_GetTick>
 8003574:	4602      	mov	r2, r0
 8003576:	693b      	ldr	r3, [r7, #16]
 8003578:	1ad3      	subs	r3, r2, r3
 800357a:	2b64      	cmp	r3, #100	@ 0x64
 800357c:	d901      	bls.n	8003582 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800357e:	2303      	movs	r3, #3
 8003580:	e1f3      	b.n	800396a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003582:	4b51      	ldr	r3, [pc, #324]	@ (80036c8 <HAL_RCC_OscConfig+0x240>)
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800358a:	2b00      	cmp	r3, #0
 800358c:	d1f0      	bne.n	8003570 <HAL_RCC_OscConfig+0xe8>
 800358e:	e000      	b.n	8003592 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003590:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	f003 0302 	and.w	r3, r3, #2
 800359a:	2b00      	cmp	r3, #0
 800359c:	d063      	beq.n	8003666 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800359e:	4b4a      	ldr	r3, [pc, #296]	@ (80036c8 <HAL_RCC_OscConfig+0x240>)
 80035a0:	689b      	ldr	r3, [r3, #8]
 80035a2:	f003 030c 	and.w	r3, r3, #12
 80035a6:	2b00      	cmp	r3, #0
 80035a8:	d00b      	beq.n	80035c2 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80035aa:	4b47      	ldr	r3, [pc, #284]	@ (80036c8 <HAL_RCC_OscConfig+0x240>)
 80035ac:	689b      	ldr	r3, [r3, #8]
 80035ae:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80035b2:	2b08      	cmp	r3, #8
 80035b4:	d11c      	bne.n	80035f0 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80035b6:	4b44      	ldr	r3, [pc, #272]	@ (80036c8 <HAL_RCC_OscConfig+0x240>)
 80035b8:	685b      	ldr	r3, [r3, #4]
 80035ba:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80035be:	2b00      	cmp	r3, #0
 80035c0:	d116      	bne.n	80035f0 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80035c2:	4b41      	ldr	r3, [pc, #260]	@ (80036c8 <HAL_RCC_OscConfig+0x240>)
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	f003 0302 	and.w	r3, r3, #2
 80035ca:	2b00      	cmp	r3, #0
 80035cc:	d005      	beq.n	80035da <HAL_RCC_OscConfig+0x152>
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	68db      	ldr	r3, [r3, #12]
 80035d2:	2b01      	cmp	r3, #1
 80035d4:	d001      	beq.n	80035da <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80035d6:	2301      	movs	r3, #1
 80035d8:	e1c7      	b.n	800396a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80035da:	4b3b      	ldr	r3, [pc, #236]	@ (80036c8 <HAL_RCC_OscConfig+0x240>)
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	691b      	ldr	r3, [r3, #16]
 80035e6:	00db      	lsls	r3, r3, #3
 80035e8:	4937      	ldr	r1, [pc, #220]	@ (80036c8 <HAL_RCC_OscConfig+0x240>)
 80035ea:	4313      	orrs	r3, r2
 80035ec:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80035ee:	e03a      	b.n	8003666 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	68db      	ldr	r3, [r3, #12]
 80035f4:	2b00      	cmp	r3, #0
 80035f6:	d020      	beq.n	800363a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80035f8:	4b34      	ldr	r3, [pc, #208]	@ (80036cc <HAL_RCC_OscConfig+0x244>)
 80035fa:	2201      	movs	r2, #1
 80035fc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80035fe:	f7ff f8e7 	bl	80027d0 <HAL_GetTick>
 8003602:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003604:	e008      	b.n	8003618 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003606:	f7ff f8e3 	bl	80027d0 <HAL_GetTick>
 800360a:	4602      	mov	r2, r0
 800360c:	693b      	ldr	r3, [r7, #16]
 800360e:	1ad3      	subs	r3, r2, r3
 8003610:	2b02      	cmp	r3, #2
 8003612:	d901      	bls.n	8003618 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003614:	2303      	movs	r3, #3
 8003616:	e1a8      	b.n	800396a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003618:	4b2b      	ldr	r3, [pc, #172]	@ (80036c8 <HAL_RCC_OscConfig+0x240>)
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	f003 0302 	and.w	r3, r3, #2
 8003620:	2b00      	cmp	r3, #0
 8003622:	d0f0      	beq.n	8003606 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003624:	4b28      	ldr	r3, [pc, #160]	@ (80036c8 <HAL_RCC_OscConfig+0x240>)
 8003626:	681b      	ldr	r3, [r3, #0]
 8003628:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	691b      	ldr	r3, [r3, #16]
 8003630:	00db      	lsls	r3, r3, #3
 8003632:	4925      	ldr	r1, [pc, #148]	@ (80036c8 <HAL_RCC_OscConfig+0x240>)
 8003634:	4313      	orrs	r3, r2
 8003636:	600b      	str	r3, [r1, #0]
 8003638:	e015      	b.n	8003666 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800363a:	4b24      	ldr	r3, [pc, #144]	@ (80036cc <HAL_RCC_OscConfig+0x244>)
 800363c:	2200      	movs	r2, #0
 800363e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003640:	f7ff f8c6 	bl	80027d0 <HAL_GetTick>
 8003644:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003646:	e008      	b.n	800365a <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003648:	f7ff f8c2 	bl	80027d0 <HAL_GetTick>
 800364c:	4602      	mov	r2, r0
 800364e:	693b      	ldr	r3, [r7, #16]
 8003650:	1ad3      	subs	r3, r2, r3
 8003652:	2b02      	cmp	r3, #2
 8003654:	d901      	bls.n	800365a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003656:	2303      	movs	r3, #3
 8003658:	e187      	b.n	800396a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800365a:	4b1b      	ldr	r3, [pc, #108]	@ (80036c8 <HAL_RCC_OscConfig+0x240>)
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	f003 0302 	and.w	r3, r3, #2
 8003662:	2b00      	cmp	r3, #0
 8003664:	d1f0      	bne.n	8003648 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	f003 0308 	and.w	r3, r3, #8
 800366e:	2b00      	cmp	r3, #0
 8003670:	d036      	beq.n	80036e0 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	695b      	ldr	r3, [r3, #20]
 8003676:	2b00      	cmp	r3, #0
 8003678:	d016      	beq.n	80036a8 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800367a:	4b15      	ldr	r3, [pc, #84]	@ (80036d0 <HAL_RCC_OscConfig+0x248>)
 800367c:	2201      	movs	r2, #1
 800367e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003680:	f7ff f8a6 	bl	80027d0 <HAL_GetTick>
 8003684:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003686:	e008      	b.n	800369a <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003688:	f7ff f8a2 	bl	80027d0 <HAL_GetTick>
 800368c:	4602      	mov	r2, r0
 800368e:	693b      	ldr	r3, [r7, #16]
 8003690:	1ad3      	subs	r3, r2, r3
 8003692:	2b02      	cmp	r3, #2
 8003694:	d901      	bls.n	800369a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003696:	2303      	movs	r3, #3
 8003698:	e167      	b.n	800396a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800369a:	4b0b      	ldr	r3, [pc, #44]	@ (80036c8 <HAL_RCC_OscConfig+0x240>)
 800369c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800369e:	f003 0302 	and.w	r3, r3, #2
 80036a2:	2b00      	cmp	r3, #0
 80036a4:	d0f0      	beq.n	8003688 <HAL_RCC_OscConfig+0x200>
 80036a6:	e01b      	b.n	80036e0 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80036a8:	4b09      	ldr	r3, [pc, #36]	@ (80036d0 <HAL_RCC_OscConfig+0x248>)
 80036aa:	2200      	movs	r2, #0
 80036ac:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80036ae:	f7ff f88f 	bl	80027d0 <HAL_GetTick>
 80036b2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80036b4:	e00e      	b.n	80036d4 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80036b6:	f7ff f88b 	bl	80027d0 <HAL_GetTick>
 80036ba:	4602      	mov	r2, r0
 80036bc:	693b      	ldr	r3, [r7, #16]
 80036be:	1ad3      	subs	r3, r2, r3
 80036c0:	2b02      	cmp	r3, #2
 80036c2:	d907      	bls.n	80036d4 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80036c4:	2303      	movs	r3, #3
 80036c6:	e150      	b.n	800396a <HAL_RCC_OscConfig+0x4e2>
 80036c8:	40023800 	.word	0x40023800
 80036cc:	42470000 	.word	0x42470000
 80036d0:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80036d4:	4b88      	ldr	r3, [pc, #544]	@ (80038f8 <HAL_RCC_OscConfig+0x470>)
 80036d6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80036d8:	f003 0302 	and.w	r3, r3, #2
 80036dc:	2b00      	cmp	r3, #0
 80036de:	d1ea      	bne.n	80036b6 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	f003 0304 	and.w	r3, r3, #4
 80036e8:	2b00      	cmp	r3, #0
 80036ea:	f000 8097 	beq.w	800381c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80036ee:	2300      	movs	r3, #0
 80036f0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80036f2:	4b81      	ldr	r3, [pc, #516]	@ (80038f8 <HAL_RCC_OscConfig+0x470>)
 80036f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80036f6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80036fa:	2b00      	cmp	r3, #0
 80036fc:	d10f      	bne.n	800371e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80036fe:	2300      	movs	r3, #0
 8003700:	60bb      	str	r3, [r7, #8]
 8003702:	4b7d      	ldr	r3, [pc, #500]	@ (80038f8 <HAL_RCC_OscConfig+0x470>)
 8003704:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003706:	4a7c      	ldr	r2, [pc, #496]	@ (80038f8 <HAL_RCC_OscConfig+0x470>)
 8003708:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800370c:	6413      	str	r3, [r2, #64]	@ 0x40
 800370e:	4b7a      	ldr	r3, [pc, #488]	@ (80038f8 <HAL_RCC_OscConfig+0x470>)
 8003710:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003712:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003716:	60bb      	str	r3, [r7, #8]
 8003718:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800371a:	2301      	movs	r3, #1
 800371c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800371e:	4b77      	ldr	r3, [pc, #476]	@ (80038fc <HAL_RCC_OscConfig+0x474>)
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003726:	2b00      	cmp	r3, #0
 8003728:	d118      	bne.n	800375c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800372a:	4b74      	ldr	r3, [pc, #464]	@ (80038fc <HAL_RCC_OscConfig+0x474>)
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	4a73      	ldr	r2, [pc, #460]	@ (80038fc <HAL_RCC_OscConfig+0x474>)
 8003730:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003734:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003736:	f7ff f84b 	bl	80027d0 <HAL_GetTick>
 800373a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800373c:	e008      	b.n	8003750 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800373e:	f7ff f847 	bl	80027d0 <HAL_GetTick>
 8003742:	4602      	mov	r2, r0
 8003744:	693b      	ldr	r3, [r7, #16]
 8003746:	1ad3      	subs	r3, r2, r3
 8003748:	2b02      	cmp	r3, #2
 800374a:	d901      	bls.n	8003750 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 800374c:	2303      	movs	r3, #3
 800374e:	e10c      	b.n	800396a <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003750:	4b6a      	ldr	r3, [pc, #424]	@ (80038fc <HAL_RCC_OscConfig+0x474>)
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003758:	2b00      	cmp	r3, #0
 800375a:	d0f0      	beq.n	800373e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	689b      	ldr	r3, [r3, #8]
 8003760:	2b01      	cmp	r3, #1
 8003762:	d106      	bne.n	8003772 <HAL_RCC_OscConfig+0x2ea>
 8003764:	4b64      	ldr	r3, [pc, #400]	@ (80038f8 <HAL_RCC_OscConfig+0x470>)
 8003766:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003768:	4a63      	ldr	r2, [pc, #396]	@ (80038f8 <HAL_RCC_OscConfig+0x470>)
 800376a:	f043 0301 	orr.w	r3, r3, #1
 800376e:	6713      	str	r3, [r2, #112]	@ 0x70
 8003770:	e01c      	b.n	80037ac <HAL_RCC_OscConfig+0x324>
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	689b      	ldr	r3, [r3, #8]
 8003776:	2b05      	cmp	r3, #5
 8003778:	d10c      	bne.n	8003794 <HAL_RCC_OscConfig+0x30c>
 800377a:	4b5f      	ldr	r3, [pc, #380]	@ (80038f8 <HAL_RCC_OscConfig+0x470>)
 800377c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800377e:	4a5e      	ldr	r2, [pc, #376]	@ (80038f8 <HAL_RCC_OscConfig+0x470>)
 8003780:	f043 0304 	orr.w	r3, r3, #4
 8003784:	6713      	str	r3, [r2, #112]	@ 0x70
 8003786:	4b5c      	ldr	r3, [pc, #368]	@ (80038f8 <HAL_RCC_OscConfig+0x470>)
 8003788:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800378a:	4a5b      	ldr	r2, [pc, #364]	@ (80038f8 <HAL_RCC_OscConfig+0x470>)
 800378c:	f043 0301 	orr.w	r3, r3, #1
 8003790:	6713      	str	r3, [r2, #112]	@ 0x70
 8003792:	e00b      	b.n	80037ac <HAL_RCC_OscConfig+0x324>
 8003794:	4b58      	ldr	r3, [pc, #352]	@ (80038f8 <HAL_RCC_OscConfig+0x470>)
 8003796:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003798:	4a57      	ldr	r2, [pc, #348]	@ (80038f8 <HAL_RCC_OscConfig+0x470>)
 800379a:	f023 0301 	bic.w	r3, r3, #1
 800379e:	6713      	str	r3, [r2, #112]	@ 0x70
 80037a0:	4b55      	ldr	r3, [pc, #340]	@ (80038f8 <HAL_RCC_OscConfig+0x470>)
 80037a2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80037a4:	4a54      	ldr	r2, [pc, #336]	@ (80038f8 <HAL_RCC_OscConfig+0x470>)
 80037a6:	f023 0304 	bic.w	r3, r3, #4
 80037aa:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	689b      	ldr	r3, [r3, #8]
 80037b0:	2b00      	cmp	r3, #0
 80037b2:	d015      	beq.n	80037e0 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80037b4:	f7ff f80c 	bl	80027d0 <HAL_GetTick>
 80037b8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80037ba:	e00a      	b.n	80037d2 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80037bc:	f7ff f808 	bl	80027d0 <HAL_GetTick>
 80037c0:	4602      	mov	r2, r0
 80037c2:	693b      	ldr	r3, [r7, #16]
 80037c4:	1ad3      	subs	r3, r2, r3
 80037c6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80037ca:	4293      	cmp	r3, r2
 80037cc:	d901      	bls.n	80037d2 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80037ce:	2303      	movs	r3, #3
 80037d0:	e0cb      	b.n	800396a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80037d2:	4b49      	ldr	r3, [pc, #292]	@ (80038f8 <HAL_RCC_OscConfig+0x470>)
 80037d4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80037d6:	f003 0302 	and.w	r3, r3, #2
 80037da:	2b00      	cmp	r3, #0
 80037dc:	d0ee      	beq.n	80037bc <HAL_RCC_OscConfig+0x334>
 80037de:	e014      	b.n	800380a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80037e0:	f7fe fff6 	bl	80027d0 <HAL_GetTick>
 80037e4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80037e6:	e00a      	b.n	80037fe <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80037e8:	f7fe fff2 	bl	80027d0 <HAL_GetTick>
 80037ec:	4602      	mov	r2, r0
 80037ee:	693b      	ldr	r3, [r7, #16]
 80037f0:	1ad3      	subs	r3, r2, r3
 80037f2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80037f6:	4293      	cmp	r3, r2
 80037f8:	d901      	bls.n	80037fe <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80037fa:	2303      	movs	r3, #3
 80037fc:	e0b5      	b.n	800396a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80037fe:	4b3e      	ldr	r3, [pc, #248]	@ (80038f8 <HAL_RCC_OscConfig+0x470>)
 8003800:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003802:	f003 0302 	and.w	r3, r3, #2
 8003806:	2b00      	cmp	r3, #0
 8003808:	d1ee      	bne.n	80037e8 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800380a:	7dfb      	ldrb	r3, [r7, #23]
 800380c:	2b01      	cmp	r3, #1
 800380e:	d105      	bne.n	800381c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003810:	4b39      	ldr	r3, [pc, #228]	@ (80038f8 <HAL_RCC_OscConfig+0x470>)
 8003812:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003814:	4a38      	ldr	r2, [pc, #224]	@ (80038f8 <HAL_RCC_OscConfig+0x470>)
 8003816:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800381a:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	699b      	ldr	r3, [r3, #24]
 8003820:	2b00      	cmp	r3, #0
 8003822:	f000 80a1 	beq.w	8003968 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003826:	4b34      	ldr	r3, [pc, #208]	@ (80038f8 <HAL_RCC_OscConfig+0x470>)
 8003828:	689b      	ldr	r3, [r3, #8]
 800382a:	f003 030c 	and.w	r3, r3, #12
 800382e:	2b08      	cmp	r3, #8
 8003830:	d05c      	beq.n	80038ec <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	699b      	ldr	r3, [r3, #24]
 8003836:	2b02      	cmp	r3, #2
 8003838:	d141      	bne.n	80038be <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800383a:	4b31      	ldr	r3, [pc, #196]	@ (8003900 <HAL_RCC_OscConfig+0x478>)
 800383c:	2200      	movs	r2, #0
 800383e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003840:	f7fe ffc6 	bl	80027d0 <HAL_GetTick>
 8003844:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003846:	e008      	b.n	800385a <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003848:	f7fe ffc2 	bl	80027d0 <HAL_GetTick>
 800384c:	4602      	mov	r2, r0
 800384e:	693b      	ldr	r3, [r7, #16]
 8003850:	1ad3      	subs	r3, r2, r3
 8003852:	2b02      	cmp	r3, #2
 8003854:	d901      	bls.n	800385a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8003856:	2303      	movs	r3, #3
 8003858:	e087      	b.n	800396a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800385a:	4b27      	ldr	r3, [pc, #156]	@ (80038f8 <HAL_RCC_OscConfig+0x470>)
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003862:	2b00      	cmp	r3, #0
 8003864:	d1f0      	bne.n	8003848 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	69da      	ldr	r2, [r3, #28]
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	6a1b      	ldr	r3, [r3, #32]
 800386e:	431a      	orrs	r2, r3
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003874:	019b      	lsls	r3, r3, #6
 8003876:	431a      	orrs	r2, r3
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800387c:	085b      	lsrs	r3, r3, #1
 800387e:	3b01      	subs	r3, #1
 8003880:	041b      	lsls	r3, r3, #16
 8003882:	431a      	orrs	r2, r3
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003888:	061b      	lsls	r3, r3, #24
 800388a:	491b      	ldr	r1, [pc, #108]	@ (80038f8 <HAL_RCC_OscConfig+0x470>)
 800388c:	4313      	orrs	r3, r2
 800388e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003890:	4b1b      	ldr	r3, [pc, #108]	@ (8003900 <HAL_RCC_OscConfig+0x478>)
 8003892:	2201      	movs	r2, #1
 8003894:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003896:	f7fe ff9b 	bl	80027d0 <HAL_GetTick>
 800389a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800389c:	e008      	b.n	80038b0 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800389e:	f7fe ff97 	bl	80027d0 <HAL_GetTick>
 80038a2:	4602      	mov	r2, r0
 80038a4:	693b      	ldr	r3, [r7, #16]
 80038a6:	1ad3      	subs	r3, r2, r3
 80038a8:	2b02      	cmp	r3, #2
 80038aa:	d901      	bls.n	80038b0 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80038ac:	2303      	movs	r3, #3
 80038ae:	e05c      	b.n	800396a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80038b0:	4b11      	ldr	r3, [pc, #68]	@ (80038f8 <HAL_RCC_OscConfig+0x470>)
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80038b8:	2b00      	cmp	r3, #0
 80038ba:	d0f0      	beq.n	800389e <HAL_RCC_OscConfig+0x416>
 80038bc:	e054      	b.n	8003968 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80038be:	4b10      	ldr	r3, [pc, #64]	@ (8003900 <HAL_RCC_OscConfig+0x478>)
 80038c0:	2200      	movs	r2, #0
 80038c2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80038c4:	f7fe ff84 	bl	80027d0 <HAL_GetTick>
 80038c8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80038ca:	e008      	b.n	80038de <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80038cc:	f7fe ff80 	bl	80027d0 <HAL_GetTick>
 80038d0:	4602      	mov	r2, r0
 80038d2:	693b      	ldr	r3, [r7, #16]
 80038d4:	1ad3      	subs	r3, r2, r3
 80038d6:	2b02      	cmp	r3, #2
 80038d8:	d901      	bls.n	80038de <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80038da:	2303      	movs	r3, #3
 80038dc:	e045      	b.n	800396a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80038de:	4b06      	ldr	r3, [pc, #24]	@ (80038f8 <HAL_RCC_OscConfig+0x470>)
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80038e6:	2b00      	cmp	r3, #0
 80038e8:	d1f0      	bne.n	80038cc <HAL_RCC_OscConfig+0x444>
 80038ea:	e03d      	b.n	8003968 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	699b      	ldr	r3, [r3, #24]
 80038f0:	2b01      	cmp	r3, #1
 80038f2:	d107      	bne.n	8003904 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80038f4:	2301      	movs	r3, #1
 80038f6:	e038      	b.n	800396a <HAL_RCC_OscConfig+0x4e2>
 80038f8:	40023800 	.word	0x40023800
 80038fc:	40007000 	.word	0x40007000
 8003900:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003904:	4b1b      	ldr	r3, [pc, #108]	@ (8003974 <HAL_RCC_OscConfig+0x4ec>)
 8003906:	685b      	ldr	r3, [r3, #4]
 8003908:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	699b      	ldr	r3, [r3, #24]
 800390e:	2b01      	cmp	r3, #1
 8003910:	d028      	beq.n	8003964 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003912:	68fb      	ldr	r3, [r7, #12]
 8003914:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800391c:	429a      	cmp	r2, r3
 800391e:	d121      	bne.n	8003964 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003920:	68fb      	ldr	r3, [r7, #12]
 8003922:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800392a:	429a      	cmp	r2, r3
 800392c:	d11a      	bne.n	8003964 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800392e:	68fa      	ldr	r2, [r7, #12]
 8003930:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8003934:	4013      	ands	r3, r2
 8003936:	687a      	ldr	r2, [r7, #4]
 8003938:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800393a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800393c:	4293      	cmp	r3, r2
 800393e:	d111      	bne.n	8003964 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003940:	68fb      	ldr	r3, [r7, #12]
 8003942:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800394a:	085b      	lsrs	r3, r3, #1
 800394c:	3b01      	subs	r3, #1
 800394e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003950:	429a      	cmp	r2, r3
 8003952:	d107      	bne.n	8003964 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003954:	68fb      	ldr	r3, [r7, #12]
 8003956:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800395e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003960:	429a      	cmp	r2, r3
 8003962:	d001      	beq.n	8003968 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8003964:	2301      	movs	r3, #1
 8003966:	e000      	b.n	800396a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8003968:	2300      	movs	r3, #0
}
 800396a:	4618      	mov	r0, r3
 800396c:	3718      	adds	r7, #24
 800396e:	46bd      	mov	sp, r7
 8003970:	bd80      	pop	{r7, pc}
 8003972:	bf00      	nop
 8003974:	40023800 	.word	0x40023800

08003978 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003978:	b580      	push	{r7, lr}
 800397a:	b084      	sub	sp, #16
 800397c:	af00      	add	r7, sp, #0
 800397e:	6078      	str	r0, [r7, #4]
 8003980:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	2b00      	cmp	r3, #0
 8003986:	d101      	bne.n	800398c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003988:	2301      	movs	r3, #1
 800398a:	e0cc      	b.n	8003b26 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800398c:	4b68      	ldr	r3, [pc, #416]	@ (8003b30 <HAL_RCC_ClockConfig+0x1b8>)
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	f003 0307 	and.w	r3, r3, #7
 8003994:	683a      	ldr	r2, [r7, #0]
 8003996:	429a      	cmp	r2, r3
 8003998:	d90c      	bls.n	80039b4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800399a:	4b65      	ldr	r3, [pc, #404]	@ (8003b30 <HAL_RCC_ClockConfig+0x1b8>)
 800399c:	683a      	ldr	r2, [r7, #0]
 800399e:	b2d2      	uxtb	r2, r2
 80039a0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80039a2:	4b63      	ldr	r3, [pc, #396]	@ (8003b30 <HAL_RCC_ClockConfig+0x1b8>)
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	f003 0307 	and.w	r3, r3, #7
 80039aa:	683a      	ldr	r2, [r7, #0]
 80039ac:	429a      	cmp	r2, r3
 80039ae:	d001      	beq.n	80039b4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80039b0:	2301      	movs	r3, #1
 80039b2:	e0b8      	b.n	8003b26 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	f003 0302 	and.w	r3, r3, #2
 80039bc:	2b00      	cmp	r3, #0
 80039be:	d020      	beq.n	8003a02 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	f003 0304 	and.w	r3, r3, #4
 80039c8:	2b00      	cmp	r3, #0
 80039ca:	d005      	beq.n	80039d8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80039cc:	4b59      	ldr	r3, [pc, #356]	@ (8003b34 <HAL_RCC_ClockConfig+0x1bc>)
 80039ce:	689b      	ldr	r3, [r3, #8]
 80039d0:	4a58      	ldr	r2, [pc, #352]	@ (8003b34 <HAL_RCC_ClockConfig+0x1bc>)
 80039d2:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80039d6:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	f003 0308 	and.w	r3, r3, #8
 80039e0:	2b00      	cmp	r3, #0
 80039e2:	d005      	beq.n	80039f0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80039e4:	4b53      	ldr	r3, [pc, #332]	@ (8003b34 <HAL_RCC_ClockConfig+0x1bc>)
 80039e6:	689b      	ldr	r3, [r3, #8]
 80039e8:	4a52      	ldr	r2, [pc, #328]	@ (8003b34 <HAL_RCC_ClockConfig+0x1bc>)
 80039ea:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80039ee:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80039f0:	4b50      	ldr	r3, [pc, #320]	@ (8003b34 <HAL_RCC_ClockConfig+0x1bc>)
 80039f2:	689b      	ldr	r3, [r3, #8]
 80039f4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	689b      	ldr	r3, [r3, #8]
 80039fc:	494d      	ldr	r1, [pc, #308]	@ (8003b34 <HAL_RCC_ClockConfig+0x1bc>)
 80039fe:	4313      	orrs	r3, r2
 8003a00:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	f003 0301 	and.w	r3, r3, #1
 8003a0a:	2b00      	cmp	r3, #0
 8003a0c:	d044      	beq.n	8003a98 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	685b      	ldr	r3, [r3, #4]
 8003a12:	2b01      	cmp	r3, #1
 8003a14:	d107      	bne.n	8003a26 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003a16:	4b47      	ldr	r3, [pc, #284]	@ (8003b34 <HAL_RCC_ClockConfig+0x1bc>)
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003a1e:	2b00      	cmp	r3, #0
 8003a20:	d119      	bne.n	8003a56 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003a22:	2301      	movs	r3, #1
 8003a24:	e07f      	b.n	8003b26 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	685b      	ldr	r3, [r3, #4]
 8003a2a:	2b02      	cmp	r3, #2
 8003a2c:	d003      	beq.n	8003a36 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003a32:	2b03      	cmp	r3, #3
 8003a34:	d107      	bne.n	8003a46 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003a36:	4b3f      	ldr	r3, [pc, #252]	@ (8003b34 <HAL_RCC_ClockConfig+0x1bc>)
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003a3e:	2b00      	cmp	r3, #0
 8003a40:	d109      	bne.n	8003a56 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003a42:	2301      	movs	r3, #1
 8003a44:	e06f      	b.n	8003b26 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003a46:	4b3b      	ldr	r3, [pc, #236]	@ (8003b34 <HAL_RCC_ClockConfig+0x1bc>)
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	f003 0302 	and.w	r3, r3, #2
 8003a4e:	2b00      	cmp	r3, #0
 8003a50:	d101      	bne.n	8003a56 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003a52:	2301      	movs	r3, #1
 8003a54:	e067      	b.n	8003b26 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003a56:	4b37      	ldr	r3, [pc, #220]	@ (8003b34 <HAL_RCC_ClockConfig+0x1bc>)
 8003a58:	689b      	ldr	r3, [r3, #8]
 8003a5a:	f023 0203 	bic.w	r2, r3, #3
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	685b      	ldr	r3, [r3, #4]
 8003a62:	4934      	ldr	r1, [pc, #208]	@ (8003b34 <HAL_RCC_ClockConfig+0x1bc>)
 8003a64:	4313      	orrs	r3, r2
 8003a66:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003a68:	f7fe feb2 	bl	80027d0 <HAL_GetTick>
 8003a6c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003a6e:	e00a      	b.n	8003a86 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003a70:	f7fe feae 	bl	80027d0 <HAL_GetTick>
 8003a74:	4602      	mov	r2, r0
 8003a76:	68fb      	ldr	r3, [r7, #12]
 8003a78:	1ad3      	subs	r3, r2, r3
 8003a7a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003a7e:	4293      	cmp	r3, r2
 8003a80:	d901      	bls.n	8003a86 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003a82:	2303      	movs	r3, #3
 8003a84:	e04f      	b.n	8003b26 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003a86:	4b2b      	ldr	r3, [pc, #172]	@ (8003b34 <HAL_RCC_ClockConfig+0x1bc>)
 8003a88:	689b      	ldr	r3, [r3, #8]
 8003a8a:	f003 020c 	and.w	r2, r3, #12
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	685b      	ldr	r3, [r3, #4]
 8003a92:	009b      	lsls	r3, r3, #2
 8003a94:	429a      	cmp	r2, r3
 8003a96:	d1eb      	bne.n	8003a70 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003a98:	4b25      	ldr	r3, [pc, #148]	@ (8003b30 <HAL_RCC_ClockConfig+0x1b8>)
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	f003 0307 	and.w	r3, r3, #7
 8003aa0:	683a      	ldr	r2, [r7, #0]
 8003aa2:	429a      	cmp	r2, r3
 8003aa4:	d20c      	bcs.n	8003ac0 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003aa6:	4b22      	ldr	r3, [pc, #136]	@ (8003b30 <HAL_RCC_ClockConfig+0x1b8>)
 8003aa8:	683a      	ldr	r2, [r7, #0]
 8003aaa:	b2d2      	uxtb	r2, r2
 8003aac:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003aae:	4b20      	ldr	r3, [pc, #128]	@ (8003b30 <HAL_RCC_ClockConfig+0x1b8>)
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	f003 0307 	and.w	r3, r3, #7
 8003ab6:	683a      	ldr	r2, [r7, #0]
 8003ab8:	429a      	cmp	r2, r3
 8003aba:	d001      	beq.n	8003ac0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003abc:	2301      	movs	r3, #1
 8003abe:	e032      	b.n	8003b26 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	f003 0304 	and.w	r3, r3, #4
 8003ac8:	2b00      	cmp	r3, #0
 8003aca:	d008      	beq.n	8003ade <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003acc:	4b19      	ldr	r3, [pc, #100]	@ (8003b34 <HAL_RCC_ClockConfig+0x1bc>)
 8003ace:	689b      	ldr	r3, [r3, #8]
 8003ad0:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	68db      	ldr	r3, [r3, #12]
 8003ad8:	4916      	ldr	r1, [pc, #88]	@ (8003b34 <HAL_RCC_ClockConfig+0x1bc>)
 8003ada:	4313      	orrs	r3, r2
 8003adc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	f003 0308 	and.w	r3, r3, #8
 8003ae6:	2b00      	cmp	r3, #0
 8003ae8:	d009      	beq.n	8003afe <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003aea:	4b12      	ldr	r3, [pc, #72]	@ (8003b34 <HAL_RCC_ClockConfig+0x1bc>)
 8003aec:	689b      	ldr	r3, [r3, #8]
 8003aee:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	691b      	ldr	r3, [r3, #16]
 8003af6:	00db      	lsls	r3, r3, #3
 8003af8:	490e      	ldr	r1, [pc, #56]	@ (8003b34 <HAL_RCC_ClockConfig+0x1bc>)
 8003afa:	4313      	orrs	r3, r2
 8003afc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003afe:	f000 f821 	bl	8003b44 <HAL_RCC_GetSysClockFreq>
 8003b02:	4602      	mov	r2, r0
 8003b04:	4b0b      	ldr	r3, [pc, #44]	@ (8003b34 <HAL_RCC_ClockConfig+0x1bc>)
 8003b06:	689b      	ldr	r3, [r3, #8]
 8003b08:	091b      	lsrs	r3, r3, #4
 8003b0a:	f003 030f 	and.w	r3, r3, #15
 8003b0e:	490a      	ldr	r1, [pc, #40]	@ (8003b38 <HAL_RCC_ClockConfig+0x1c0>)
 8003b10:	5ccb      	ldrb	r3, [r1, r3]
 8003b12:	fa22 f303 	lsr.w	r3, r2, r3
 8003b16:	4a09      	ldr	r2, [pc, #36]	@ (8003b3c <HAL_RCC_ClockConfig+0x1c4>)
 8003b18:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8003b1a:	4b09      	ldr	r3, [pc, #36]	@ (8003b40 <HAL_RCC_ClockConfig+0x1c8>)
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	4618      	mov	r0, r3
 8003b20:	f7fe fe12 	bl	8002748 <HAL_InitTick>

  return HAL_OK;
 8003b24:	2300      	movs	r3, #0
}
 8003b26:	4618      	mov	r0, r3
 8003b28:	3710      	adds	r7, #16
 8003b2a:	46bd      	mov	sp, r7
 8003b2c:	bd80      	pop	{r7, pc}
 8003b2e:	bf00      	nop
 8003b30:	40023c00 	.word	0x40023c00
 8003b34:	40023800 	.word	0x40023800
 8003b38:	080084b0 	.word	0x080084b0
 8003b3c:	2000000c 	.word	0x2000000c
 8003b40:	20000010 	.word	0x20000010

08003b44 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003b44:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003b48:	b094      	sub	sp, #80	@ 0x50
 8003b4a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8003b4c:	2300      	movs	r3, #0
 8003b4e:	647b      	str	r3, [r7, #68]	@ 0x44
 8003b50:	2300      	movs	r3, #0
 8003b52:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003b54:	2300      	movs	r3, #0
 8003b56:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8003b58:	2300      	movs	r3, #0
 8003b5a:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003b5c:	4b79      	ldr	r3, [pc, #484]	@ (8003d44 <HAL_RCC_GetSysClockFreq+0x200>)
 8003b5e:	689b      	ldr	r3, [r3, #8]
 8003b60:	f003 030c 	and.w	r3, r3, #12
 8003b64:	2b08      	cmp	r3, #8
 8003b66:	d00d      	beq.n	8003b84 <HAL_RCC_GetSysClockFreq+0x40>
 8003b68:	2b08      	cmp	r3, #8
 8003b6a:	f200 80e1 	bhi.w	8003d30 <HAL_RCC_GetSysClockFreq+0x1ec>
 8003b6e:	2b00      	cmp	r3, #0
 8003b70:	d002      	beq.n	8003b78 <HAL_RCC_GetSysClockFreq+0x34>
 8003b72:	2b04      	cmp	r3, #4
 8003b74:	d003      	beq.n	8003b7e <HAL_RCC_GetSysClockFreq+0x3a>
 8003b76:	e0db      	b.n	8003d30 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003b78:	4b73      	ldr	r3, [pc, #460]	@ (8003d48 <HAL_RCC_GetSysClockFreq+0x204>)
 8003b7a:	64bb      	str	r3, [r7, #72]	@ 0x48
       break;
 8003b7c:	e0db      	b.n	8003d36 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003b7e:	4b73      	ldr	r3, [pc, #460]	@ (8003d4c <HAL_RCC_GetSysClockFreq+0x208>)
 8003b80:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003b82:	e0d8      	b.n	8003d36 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003b84:	4b6f      	ldr	r3, [pc, #444]	@ (8003d44 <HAL_RCC_GetSysClockFreq+0x200>)
 8003b86:	685b      	ldr	r3, [r3, #4]
 8003b88:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003b8c:	647b      	str	r3, [r7, #68]	@ 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003b8e:	4b6d      	ldr	r3, [pc, #436]	@ (8003d44 <HAL_RCC_GetSysClockFreq+0x200>)
 8003b90:	685b      	ldr	r3, [r3, #4]
 8003b92:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003b96:	2b00      	cmp	r3, #0
 8003b98:	d063      	beq.n	8003c62 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003b9a:	4b6a      	ldr	r3, [pc, #424]	@ (8003d44 <HAL_RCC_GetSysClockFreq+0x200>)
 8003b9c:	685b      	ldr	r3, [r3, #4]
 8003b9e:	099b      	lsrs	r3, r3, #6
 8003ba0:	2200      	movs	r2, #0
 8003ba2:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003ba4:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8003ba6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003ba8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003bac:	633b      	str	r3, [r7, #48]	@ 0x30
 8003bae:	2300      	movs	r3, #0
 8003bb0:	637b      	str	r3, [r7, #52]	@ 0x34
 8003bb2:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8003bb6:	4622      	mov	r2, r4
 8003bb8:	462b      	mov	r3, r5
 8003bba:	f04f 0000 	mov.w	r0, #0
 8003bbe:	f04f 0100 	mov.w	r1, #0
 8003bc2:	0159      	lsls	r1, r3, #5
 8003bc4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003bc8:	0150      	lsls	r0, r2, #5
 8003bca:	4602      	mov	r2, r0
 8003bcc:	460b      	mov	r3, r1
 8003bce:	4621      	mov	r1, r4
 8003bd0:	1a51      	subs	r1, r2, r1
 8003bd2:	6139      	str	r1, [r7, #16]
 8003bd4:	4629      	mov	r1, r5
 8003bd6:	eb63 0301 	sbc.w	r3, r3, r1
 8003bda:	617b      	str	r3, [r7, #20]
 8003bdc:	f04f 0200 	mov.w	r2, #0
 8003be0:	f04f 0300 	mov.w	r3, #0
 8003be4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003be8:	4659      	mov	r1, fp
 8003bea:	018b      	lsls	r3, r1, #6
 8003bec:	4651      	mov	r1, sl
 8003bee:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003bf2:	4651      	mov	r1, sl
 8003bf4:	018a      	lsls	r2, r1, #6
 8003bf6:	4651      	mov	r1, sl
 8003bf8:	ebb2 0801 	subs.w	r8, r2, r1
 8003bfc:	4659      	mov	r1, fp
 8003bfe:	eb63 0901 	sbc.w	r9, r3, r1
 8003c02:	f04f 0200 	mov.w	r2, #0
 8003c06:	f04f 0300 	mov.w	r3, #0
 8003c0a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003c0e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003c12:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003c16:	4690      	mov	r8, r2
 8003c18:	4699      	mov	r9, r3
 8003c1a:	4623      	mov	r3, r4
 8003c1c:	eb18 0303 	adds.w	r3, r8, r3
 8003c20:	60bb      	str	r3, [r7, #8]
 8003c22:	462b      	mov	r3, r5
 8003c24:	eb49 0303 	adc.w	r3, r9, r3
 8003c28:	60fb      	str	r3, [r7, #12]
 8003c2a:	f04f 0200 	mov.w	r2, #0
 8003c2e:	f04f 0300 	mov.w	r3, #0
 8003c32:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8003c36:	4629      	mov	r1, r5
 8003c38:	024b      	lsls	r3, r1, #9
 8003c3a:	4621      	mov	r1, r4
 8003c3c:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003c40:	4621      	mov	r1, r4
 8003c42:	024a      	lsls	r2, r1, #9
 8003c44:	4610      	mov	r0, r2
 8003c46:	4619      	mov	r1, r3
 8003c48:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003c4a:	2200      	movs	r2, #0
 8003c4c:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003c4e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003c50:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8003c54:	f7fc ffd0 	bl	8000bf8 <__aeabi_uldivmod>
 8003c58:	4602      	mov	r2, r0
 8003c5a:	460b      	mov	r3, r1
 8003c5c:	4613      	mov	r3, r2
 8003c5e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003c60:	e058      	b.n	8003d14 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003c62:	4b38      	ldr	r3, [pc, #224]	@ (8003d44 <HAL_RCC_GetSysClockFreq+0x200>)
 8003c64:	685b      	ldr	r3, [r3, #4]
 8003c66:	099b      	lsrs	r3, r3, #6
 8003c68:	2200      	movs	r2, #0
 8003c6a:	4618      	mov	r0, r3
 8003c6c:	4611      	mov	r1, r2
 8003c6e:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8003c72:	623b      	str	r3, [r7, #32]
 8003c74:	2300      	movs	r3, #0
 8003c76:	627b      	str	r3, [r7, #36]	@ 0x24
 8003c78:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8003c7c:	4642      	mov	r2, r8
 8003c7e:	464b      	mov	r3, r9
 8003c80:	f04f 0000 	mov.w	r0, #0
 8003c84:	f04f 0100 	mov.w	r1, #0
 8003c88:	0159      	lsls	r1, r3, #5
 8003c8a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003c8e:	0150      	lsls	r0, r2, #5
 8003c90:	4602      	mov	r2, r0
 8003c92:	460b      	mov	r3, r1
 8003c94:	4641      	mov	r1, r8
 8003c96:	ebb2 0a01 	subs.w	sl, r2, r1
 8003c9a:	4649      	mov	r1, r9
 8003c9c:	eb63 0b01 	sbc.w	fp, r3, r1
 8003ca0:	f04f 0200 	mov.w	r2, #0
 8003ca4:	f04f 0300 	mov.w	r3, #0
 8003ca8:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8003cac:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8003cb0:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8003cb4:	ebb2 040a 	subs.w	r4, r2, sl
 8003cb8:	eb63 050b 	sbc.w	r5, r3, fp
 8003cbc:	f04f 0200 	mov.w	r2, #0
 8003cc0:	f04f 0300 	mov.w	r3, #0
 8003cc4:	00eb      	lsls	r3, r5, #3
 8003cc6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003cca:	00e2      	lsls	r2, r4, #3
 8003ccc:	4614      	mov	r4, r2
 8003cce:	461d      	mov	r5, r3
 8003cd0:	4643      	mov	r3, r8
 8003cd2:	18e3      	adds	r3, r4, r3
 8003cd4:	603b      	str	r3, [r7, #0]
 8003cd6:	464b      	mov	r3, r9
 8003cd8:	eb45 0303 	adc.w	r3, r5, r3
 8003cdc:	607b      	str	r3, [r7, #4]
 8003cde:	f04f 0200 	mov.w	r2, #0
 8003ce2:	f04f 0300 	mov.w	r3, #0
 8003ce6:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003cea:	4629      	mov	r1, r5
 8003cec:	028b      	lsls	r3, r1, #10
 8003cee:	4621      	mov	r1, r4
 8003cf0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003cf4:	4621      	mov	r1, r4
 8003cf6:	028a      	lsls	r2, r1, #10
 8003cf8:	4610      	mov	r0, r2
 8003cfa:	4619      	mov	r1, r3
 8003cfc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003cfe:	2200      	movs	r2, #0
 8003d00:	61bb      	str	r3, [r7, #24]
 8003d02:	61fa      	str	r2, [r7, #28]
 8003d04:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003d08:	f7fc ff76 	bl	8000bf8 <__aeabi_uldivmod>
 8003d0c:	4602      	mov	r2, r0
 8003d0e:	460b      	mov	r3, r1
 8003d10:	4613      	mov	r3, r2
 8003d12:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8003d14:	4b0b      	ldr	r3, [pc, #44]	@ (8003d44 <HAL_RCC_GetSysClockFreq+0x200>)
 8003d16:	685b      	ldr	r3, [r3, #4]
 8003d18:	0c1b      	lsrs	r3, r3, #16
 8003d1a:	f003 0303 	and.w	r3, r3, #3
 8003d1e:	3301      	adds	r3, #1
 8003d20:	005b      	lsls	r3, r3, #1
 8003d22:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco/pllp;
 8003d24:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8003d26:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003d28:	fbb2 f3f3 	udiv	r3, r2, r3
 8003d2c:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003d2e:	e002      	b.n	8003d36 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003d30:	4b05      	ldr	r3, [pc, #20]	@ (8003d48 <HAL_RCC_GetSysClockFreq+0x204>)
 8003d32:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003d34:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003d36:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8003d38:	4618      	mov	r0, r3
 8003d3a:	3750      	adds	r7, #80	@ 0x50
 8003d3c:	46bd      	mov	sp, r7
 8003d3e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003d42:	bf00      	nop
 8003d44:	40023800 	.word	0x40023800
 8003d48:	00f42400 	.word	0x00f42400
 8003d4c:	007a1200 	.word	0x007a1200

08003d50 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003d50:	b480      	push	{r7}
 8003d52:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003d54:	4b03      	ldr	r3, [pc, #12]	@ (8003d64 <HAL_RCC_GetHCLKFreq+0x14>)
 8003d56:	681b      	ldr	r3, [r3, #0]
}
 8003d58:	4618      	mov	r0, r3
 8003d5a:	46bd      	mov	sp, r7
 8003d5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d60:	4770      	bx	lr
 8003d62:	bf00      	nop
 8003d64:	2000000c 	.word	0x2000000c

08003d68 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003d68:	b580      	push	{r7, lr}
 8003d6a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8003d6c:	f7ff fff0 	bl	8003d50 <HAL_RCC_GetHCLKFreq>
 8003d70:	4602      	mov	r2, r0
 8003d72:	4b05      	ldr	r3, [pc, #20]	@ (8003d88 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003d74:	689b      	ldr	r3, [r3, #8]
 8003d76:	0a9b      	lsrs	r3, r3, #10
 8003d78:	f003 0307 	and.w	r3, r3, #7
 8003d7c:	4903      	ldr	r1, [pc, #12]	@ (8003d8c <HAL_RCC_GetPCLK1Freq+0x24>)
 8003d7e:	5ccb      	ldrb	r3, [r1, r3]
 8003d80:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003d84:	4618      	mov	r0, r3
 8003d86:	bd80      	pop	{r7, pc}
 8003d88:	40023800 	.word	0x40023800
 8003d8c:	080084c0 	.word	0x080084c0

08003d90 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003d90:	b580      	push	{r7, lr}
 8003d92:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8003d94:	f7ff ffdc 	bl	8003d50 <HAL_RCC_GetHCLKFreq>
 8003d98:	4602      	mov	r2, r0
 8003d9a:	4b05      	ldr	r3, [pc, #20]	@ (8003db0 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003d9c:	689b      	ldr	r3, [r3, #8]
 8003d9e:	0b5b      	lsrs	r3, r3, #13
 8003da0:	f003 0307 	and.w	r3, r3, #7
 8003da4:	4903      	ldr	r1, [pc, #12]	@ (8003db4 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003da6:	5ccb      	ldrb	r3, [r1, r3]
 8003da8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003dac:	4618      	mov	r0, r3
 8003dae:	bd80      	pop	{r7, pc}
 8003db0:	40023800 	.word	0x40023800
 8003db4:	080084c0 	.word	0x080084c0

08003db8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003db8:	b580      	push	{r7, lr}
 8003dba:	b082      	sub	sp, #8
 8003dbc:	af00      	add	r7, sp, #0
 8003dbe:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	2b00      	cmp	r3, #0
 8003dc4:	d101      	bne.n	8003dca <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003dc6:	2301      	movs	r3, #1
 8003dc8:	e041      	b.n	8003e4e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003dd0:	b2db      	uxtb	r3, r3
 8003dd2:	2b00      	cmp	r3, #0
 8003dd4:	d106      	bne.n	8003de4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	2200      	movs	r2, #0
 8003dda:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003dde:	6878      	ldr	r0, [r7, #4]
 8003de0:	f7fe f9b8 	bl	8002154 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	2202      	movs	r2, #2
 8003de8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	681a      	ldr	r2, [r3, #0]
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	3304      	adds	r3, #4
 8003df4:	4619      	mov	r1, r3
 8003df6:	4610      	mov	r0, r2
 8003df8:	f000 fd2c 	bl	8004854 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	2201      	movs	r2, #1
 8003e00:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	2201      	movs	r2, #1
 8003e08:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	2201      	movs	r2, #1
 8003e10:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	2201      	movs	r2, #1
 8003e18:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	2201      	movs	r2, #1
 8003e20:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	2201      	movs	r2, #1
 8003e28:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	2201      	movs	r2, #1
 8003e30:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	2201      	movs	r2, #1
 8003e38:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	2201      	movs	r2, #1
 8003e40:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	2201      	movs	r2, #1
 8003e48:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003e4c:	2300      	movs	r3, #0
}
 8003e4e:	4618      	mov	r0, r3
 8003e50:	3708      	adds	r7, #8
 8003e52:	46bd      	mov	sp, r7
 8003e54:	bd80      	pop	{r7, pc}
	...

08003e58 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003e58:	b480      	push	{r7}
 8003e5a:	b085      	sub	sp, #20
 8003e5c:	af00      	add	r7, sp, #0
 8003e5e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003e66:	b2db      	uxtb	r3, r3
 8003e68:	2b01      	cmp	r3, #1
 8003e6a:	d001      	beq.n	8003e70 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003e6c:	2301      	movs	r3, #1
 8003e6e:	e044      	b.n	8003efa <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	2202      	movs	r2, #2
 8003e74:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	68da      	ldr	r2, [r3, #12]
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	681b      	ldr	r3, [r3, #0]
 8003e82:	f042 0201 	orr.w	r2, r2, #1
 8003e86:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	4a1e      	ldr	r2, [pc, #120]	@ (8003f08 <HAL_TIM_Base_Start_IT+0xb0>)
 8003e8e:	4293      	cmp	r3, r2
 8003e90:	d018      	beq.n	8003ec4 <HAL_TIM_Base_Start_IT+0x6c>
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	681b      	ldr	r3, [r3, #0]
 8003e96:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003e9a:	d013      	beq.n	8003ec4 <HAL_TIM_Base_Start_IT+0x6c>
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	4a1a      	ldr	r2, [pc, #104]	@ (8003f0c <HAL_TIM_Base_Start_IT+0xb4>)
 8003ea2:	4293      	cmp	r3, r2
 8003ea4:	d00e      	beq.n	8003ec4 <HAL_TIM_Base_Start_IT+0x6c>
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	4a19      	ldr	r2, [pc, #100]	@ (8003f10 <HAL_TIM_Base_Start_IT+0xb8>)
 8003eac:	4293      	cmp	r3, r2
 8003eae:	d009      	beq.n	8003ec4 <HAL_TIM_Base_Start_IT+0x6c>
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	681b      	ldr	r3, [r3, #0]
 8003eb4:	4a17      	ldr	r2, [pc, #92]	@ (8003f14 <HAL_TIM_Base_Start_IT+0xbc>)
 8003eb6:	4293      	cmp	r3, r2
 8003eb8:	d004      	beq.n	8003ec4 <HAL_TIM_Base_Start_IT+0x6c>
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	4a16      	ldr	r2, [pc, #88]	@ (8003f18 <HAL_TIM_Base_Start_IT+0xc0>)
 8003ec0:	4293      	cmp	r3, r2
 8003ec2:	d111      	bne.n	8003ee8 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	689b      	ldr	r3, [r3, #8]
 8003eca:	f003 0307 	and.w	r3, r3, #7
 8003ece:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003ed0:	68fb      	ldr	r3, [r7, #12]
 8003ed2:	2b06      	cmp	r3, #6
 8003ed4:	d010      	beq.n	8003ef8 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	681a      	ldr	r2, [r3, #0]
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	f042 0201 	orr.w	r2, r2, #1
 8003ee4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003ee6:	e007      	b.n	8003ef8 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	681a      	ldr	r2, [r3, #0]
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	681b      	ldr	r3, [r3, #0]
 8003ef2:	f042 0201 	orr.w	r2, r2, #1
 8003ef6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003ef8:	2300      	movs	r3, #0
}
 8003efa:	4618      	mov	r0, r3
 8003efc:	3714      	adds	r7, #20
 8003efe:	46bd      	mov	sp, r7
 8003f00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f04:	4770      	bx	lr
 8003f06:	bf00      	nop
 8003f08:	40010000 	.word	0x40010000
 8003f0c:	40000400 	.word	0x40000400
 8003f10:	40000800 	.word	0x40000800
 8003f14:	40000c00 	.word	0x40000c00
 8003f18:	40014000 	.word	0x40014000

08003f1c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003f1c:	b580      	push	{r7, lr}
 8003f1e:	b082      	sub	sp, #8
 8003f20:	af00      	add	r7, sp, #0
 8003f22:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	2b00      	cmp	r3, #0
 8003f28:	d101      	bne.n	8003f2e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8003f2a:	2301      	movs	r3, #1
 8003f2c:	e041      	b.n	8003fb2 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003f34:	b2db      	uxtb	r3, r3
 8003f36:	2b00      	cmp	r3, #0
 8003f38:	d106      	bne.n	8003f48 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	2200      	movs	r2, #0
 8003f3e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8003f42:	6878      	ldr	r0, [r7, #4]
 8003f44:	f000 f839 	bl	8003fba <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	2202      	movs	r2, #2
 8003f4c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	681a      	ldr	r2, [r3, #0]
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	3304      	adds	r3, #4
 8003f58:	4619      	mov	r1, r3
 8003f5a:	4610      	mov	r0, r2
 8003f5c:	f000 fc7a 	bl	8004854 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	2201      	movs	r2, #1
 8003f64:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	2201      	movs	r2, #1
 8003f6c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	2201      	movs	r2, #1
 8003f74:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	2201      	movs	r2, #1
 8003f7c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	2201      	movs	r2, #1
 8003f84:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	2201      	movs	r2, #1
 8003f8c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	2201      	movs	r2, #1
 8003f94:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	2201      	movs	r2, #1
 8003f9c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	2201      	movs	r2, #1
 8003fa4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	2201      	movs	r2, #1
 8003fac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003fb0:	2300      	movs	r3, #0
}
 8003fb2:	4618      	mov	r0, r3
 8003fb4:	3708      	adds	r7, #8
 8003fb6:	46bd      	mov	sp, r7
 8003fb8:	bd80      	pop	{r7, pc}

08003fba <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8003fba:	b480      	push	{r7}
 8003fbc:	b083      	sub	sp, #12
 8003fbe:	af00      	add	r7, sp, #0
 8003fc0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8003fc2:	bf00      	nop
 8003fc4:	370c      	adds	r7, #12
 8003fc6:	46bd      	mov	sp, r7
 8003fc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fcc:	4770      	bx	lr
	...

08003fd0 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003fd0:	b580      	push	{r7, lr}
 8003fd2:	b084      	sub	sp, #16
 8003fd4:	af00      	add	r7, sp, #0
 8003fd6:	6078      	str	r0, [r7, #4]
 8003fd8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8003fda:	683b      	ldr	r3, [r7, #0]
 8003fdc:	2b00      	cmp	r3, #0
 8003fde:	d109      	bne.n	8003ff4 <HAL_TIM_PWM_Start+0x24>
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003fe6:	b2db      	uxtb	r3, r3
 8003fe8:	2b01      	cmp	r3, #1
 8003fea:	bf14      	ite	ne
 8003fec:	2301      	movne	r3, #1
 8003fee:	2300      	moveq	r3, #0
 8003ff0:	b2db      	uxtb	r3, r3
 8003ff2:	e022      	b.n	800403a <HAL_TIM_PWM_Start+0x6a>
 8003ff4:	683b      	ldr	r3, [r7, #0]
 8003ff6:	2b04      	cmp	r3, #4
 8003ff8:	d109      	bne.n	800400e <HAL_TIM_PWM_Start+0x3e>
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8004000:	b2db      	uxtb	r3, r3
 8004002:	2b01      	cmp	r3, #1
 8004004:	bf14      	ite	ne
 8004006:	2301      	movne	r3, #1
 8004008:	2300      	moveq	r3, #0
 800400a:	b2db      	uxtb	r3, r3
 800400c:	e015      	b.n	800403a <HAL_TIM_PWM_Start+0x6a>
 800400e:	683b      	ldr	r3, [r7, #0]
 8004010:	2b08      	cmp	r3, #8
 8004012:	d109      	bne.n	8004028 <HAL_TIM_PWM_Start+0x58>
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800401a:	b2db      	uxtb	r3, r3
 800401c:	2b01      	cmp	r3, #1
 800401e:	bf14      	ite	ne
 8004020:	2301      	movne	r3, #1
 8004022:	2300      	moveq	r3, #0
 8004024:	b2db      	uxtb	r3, r3
 8004026:	e008      	b.n	800403a <HAL_TIM_PWM_Start+0x6a>
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800402e:	b2db      	uxtb	r3, r3
 8004030:	2b01      	cmp	r3, #1
 8004032:	bf14      	ite	ne
 8004034:	2301      	movne	r3, #1
 8004036:	2300      	moveq	r3, #0
 8004038:	b2db      	uxtb	r3, r3
 800403a:	2b00      	cmp	r3, #0
 800403c:	d001      	beq.n	8004042 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 800403e:	2301      	movs	r3, #1
 8004040:	e068      	b.n	8004114 <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004042:	683b      	ldr	r3, [r7, #0]
 8004044:	2b00      	cmp	r3, #0
 8004046:	d104      	bne.n	8004052 <HAL_TIM_PWM_Start+0x82>
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	2202      	movs	r2, #2
 800404c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004050:	e013      	b.n	800407a <HAL_TIM_PWM_Start+0xaa>
 8004052:	683b      	ldr	r3, [r7, #0]
 8004054:	2b04      	cmp	r3, #4
 8004056:	d104      	bne.n	8004062 <HAL_TIM_PWM_Start+0x92>
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	2202      	movs	r2, #2
 800405c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004060:	e00b      	b.n	800407a <HAL_TIM_PWM_Start+0xaa>
 8004062:	683b      	ldr	r3, [r7, #0]
 8004064:	2b08      	cmp	r3, #8
 8004066:	d104      	bne.n	8004072 <HAL_TIM_PWM_Start+0xa2>
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	2202      	movs	r2, #2
 800406c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004070:	e003      	b.n	800407a <HAL_TIM_PWM_Start+0xaa>
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	2202      	movs	r2, #2
 8004076:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	681b      	ldr	r3, [r3, #0]
 800407e:	2201      	movs	r2, #1
 8004080:	6839      	ldr	r1, [r7, #0]
 8004082:	4618      	mov	r0, r3
 8004084:	f000 ff29 	bl	8004eda <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	4a23      	ldr	r2, [pc, #140]	@ (800411c <HAL_TIM_PWM_Start+0x14c>)
 800408e:	4293      	cmp	r3, r2
 8004090:	d107      	bne.n	80040a2 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80040a0:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	4a1d      	ldr	r2, [pc, #116]	@ (800411c <HAL_TIM_PWM_Start+0x14c>)
 80040a8:	4293      	cmp	r3, r2
 80040aa:	d018      	beq.n	80040de <HAL_TIM_PWM_Start+0x10e>
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80040b4:	d013      	beq.n	80040de <HAL_TIM_PWM_Start+0x10e>
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	681b      	ldr	r3, [r3, #0]
 80040ba:	4a19      	ldr	r2, [pc, #100]	@ (8004120 <HAL_TIM_PWM_Start+0x150>)
 80040bc:	4293      	cmp	r3, r2
 80040be:	d00e      	beq.n	80040de <HAL_TIM_PWM_Start+0x10e>
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	681b      	ldr	r3, [r3, #0]
 80040c4:	4a17      	ldr	r2, [pc, #92]	@ (8004124 <HAL_TIM_PWM_Start+0x154>)
 80040c6:	4293      	cmp	r3, r2
 80040c8:	d009      	beq.n	80040de <HAL_TIM_PWM_Start+0x10e>
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	681b      	ldr	r3, [r3, #0]
 80040ce:	4a16      	ldr	r2, [pc, #88]	@ (8004128 <HAL_TIM_PWM_Start+0x158>)
 80040d0:	4293      	cmp	r3, r2
 80040d2:	d004      	beq.n	80040de <HAL_TIM_PWM_Start+0x10e>
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	4a14      	ldr	r2, [pc, #80]	@ (800412c <HAL_TIM_PWM_Start+0x15c>)
 80040da:	4293      	cmp	r3, r2
 80040dc:	d111      	bne.n	8004102 <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	689b      	ldr	r3, [r3, #8]
 80040e4:	f003 0307 	and.w	r3, r3, #7
 80040e8:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80040ea:	68fb      	ldr	r3, [r7, #12]
 80040ec:	2b06      	cmp	r3, #6
 80040ee:	d010      	beq.n	8004112 <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	681a      	ldr	r2, [r3, #0]
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	f042 0201 	orr.w	r2, r2, #1
 80040fe:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004100:	e007      	b.n	8004112 <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	681a      	ldr	r2, [r3, #0]
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	681b      	ldr	r3, [r3, #0]
 800410c:	f042 0201 	orr.w	r2, r2, #1
 8004110:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004112:	2300      	movs	r3, #0
}
 8004114:	4618      	mov	r0, r3
 8004116:	3710      	adds	r7, #16
 8004118:	46bd      	mov	sp, r7
 800411a:	bd80      	pop	{r7, pc}
 800411c:	40010000 	.word	0x40010000
 8004120:	40000400 	.word	0x40000400
 8004124:	40000800 	.word	0x40000800
 8004128:	40000c00 	.word	0x40000c00
 800412c:	40014000 	.word	0x40014000

08004130 <HAL_TIM_Encoder_Start_IT>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004130:	b580      	push	{r7, lr}
 8004132:	b084      	sub	sp, #16
 8004134:	af00      	add	r7, sp, #0
 8004136:	6078      	str	r0, [r7, #4]
 8004138:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004140:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8004148:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004150:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8004158:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 800415a:	683b      	ldr	r3, [r7, #0]
 800415c:	2b00      	cmp	r3, #0
 800415e:	d110      	bne.n	8004182 <HAL_TIM_Encoder_Start_IT+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8004160:	7bfb      	ldrb	r3, [r7, #15]
 8004162:	2b01      	cmp	r3, #1
 8004164:	d102      	bne.n	800416c <HAL_TIM_Encoder_Start_IT+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8004166:	7b7b      	ldrb	r3, [r7, #13]
 8004168:	2b01      	cmp	r3, #1
 800416a:	d001      	beq.n	8004170 <HAL_TIM_Encoder_Start_IT+0x40>
    {
      return HAL_ERROR;
 800416c:	2301      	movs	r3, #1
 800416e:	e089      	b.n	8004284 <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	2202      	movs	r2, #2
 8004174:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	2202      	movs	r2, #2
 800417c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004180:	e031      	b.n	80041e6 <HAL_TIM_Encoder_Start_IT+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8004182:	683b      	ldr	r3, [r7, #0]
 8004184:	2b04      	cmp	r3, #4
 8004186:	d110      	bne.n	80041aa <HAL_TIM_Encoder_Start_IT+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8004188:	7bbb      	ldrb	r3, [r7, #14]
 800418a:	2b01      	cmp	r3, #1
 800418c:	d102      	bne.n	8004194 <HAL_TIM_Encoder_Start_IT+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800418e:	7b3b      	ldrb	r3, [r7, #12]
 8004190:	2b01      	cmp	r3, #1
 8004192:	d001      	beq.n	8004198 <HAL_TIM_Encoder_Start_IT+0x68>
    {
      return HAL_ERROR;
 8004194:	2301      	movs	r3, #1
 8004196:	e075      	b.n	8004284 <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	2202      	movs	r2, #2
 800419c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	2202      	movs	r2, #2
 80041a4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80041a8:	e01d      	b.n	80041e6 <HAL_TIM_Encoder_Start_IT+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80041aa:	7bfb      	ldrb	r3, [r7, #15]
 80041ac:	2b01      	cmp	r3, #1
 80041ae:	d108      	bne.n	80041c2 <HAL_TIM_Encoder_Start_IT+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 80041b0:	7bbb      	ldrb	r3, [r7, #14]
 80041b2:	2b01      	cmp	r3, #1
 80041b4:	d105      	bne.n	80041c2 <HAL_TIM_Encoder_Start_IT+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80041b6:	7b7b      	ldrb	r3, [r7, #13]
 80041b8:	2b01      	cmp	r3, #1
 80041ba:	d102      	bne.n	80041c2 <HAL_TIM_Encoder_Start_IT+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 80041bc:	7b3b      	ldrb	r3, [r7, #12]
 80041be:	2b01      	cmp	r3, #1
 80041c0:	d001      	beq.n	80041c6 <HAL_TIM_Encoder_Start_IT+0x96>
    {
      return HAL_ERROR;
 80041c2:	2301      	movs	r3, #1
 80041c4:	e05e      	b.n	8004284 <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	2202      	movs	r2, #2
 80041ca:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	2202      	movs	r2, #2
 80041d2:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	2202      	movs	r2, #2
 80041da:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	2202      	movs	r2, #2
 80041e2:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    }
  }

  /* Enable the encoder interface channels */
  /* Enable the capture compare Interrupts 1 and/or 2 */
  switch (Channel)
 80041e6:	683b      	ldr	r3, [r7, #0]
 80041e8:	2b00      	cmp	r3, #0
 80041ea:	d003      	beq.n	80041f4 <HAL_TIM_Encoder_Start_IT+0xc4>
 80041ec:	683b      	ldr	r3, [r7, #0]
 80041ee:	2b04      	cmp	r3, #4
 80041f0:	d010      	beq.n	8004214 <HAL_TIM_Encoder_Start_IT+0xe4>
 80041f2:	e01f      	b.n	8004234 <HAL_TIM_Encoder_Start_IT+0x104>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	2201      	movs	r2, #1
 80041fa:	2100      	movs	r1, #0
 80041fc:	4618      	mov	r0, r3
 80041fe:	f000 fe6c 	bl	8004eda <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	68da      	ldr	r2, [r3, #12]
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	681b      	ldr	r3, [r3, #0]
 800420c:	f042 0202 	orr.w	r2, r2, #2
 8004210:	60da      	str	r2, [r3, #12]
      break;
 8004212:	e02e      	b.n	8004272 <HAL_TIM_Encoder_Start_IT+0x142>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	2201      	movs	r2, #1
 800421a:	2104      	movs	r1, #4
 800421c:	4618      	mov	r0, r3
 800421e:	f000 fe5c 	bl	8004eda <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	681b      	ldr	r3, [r3, #0]
 8004226:	68da      	ldr	r2, [r3, #12]
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	f042 0204 	orr.w	r2, r2, #4
 8004230:	60da      	str	r2, [r3, #12]
      break;
 8004232:	e01e      	b.n	8004272 <HAL_TIM_Encoder_Start_IT+0x142>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	681b      	ldr	r3, [r3, #0]
 8004238:	2201      	movs	r2, #1
 800423a:	2100      	movs	r1, #0
 800423c:	4618      	mov	r0, r3
 800423e:	f000 fe4c 	bl	8004eda <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	681b      	ldr	r3, [r3, #0]
 8004246:	2201      	movs	r2, #1
 8004248:	2104      	movs	r1, #4
 800424a:	4618      	mov	r0, r3
 800424c:	f000 fe45 	bl	8004eda <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	68da      	ldr	r2, [r3, #12]
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	681b      	ldr	r3, [r3, #0]
 800425a:	f042 0202 	orr.w	r2, r2, #2
 800425e:	60da      	str	r2, [r3, #12]
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	68da      	ldr	r2, [r3, #12]
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	f042 0204 	orr.w	r2, r2, #4
 800426e:	60da      	str	r2, [r3, #12]
      break;
 8004270:	bf00      	nop
    }
  }

  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	681b      	ldr	r3, [r3, #0]
 8004276:	681a      	ldr	r2, [r3, #0]
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	f042 0201 	orr.w	r2, r2, #1
 8004280:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8004282:	2300      	movs	r3, #0
}
 8004284:	4618      	mov	r0, r3
 8004286:	3710      	adds	r7, #16
 8004288:	46bd      	mov	sp, r7
 800428a:	bd80      	pop	{r7, pc}

0800428c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800428c:	b580      	push	{r7, lr}
 800428e:	b084      	sub	sp, #16
 8004290:	af00      	add	r7, sp, #0
 8004292:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	68db      	ldr	r3, [r3, #12]
 800429a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	681b      	ldr	r3, [r3, #0]
 80042a0:	691b      	ldr	r3, [r3, #16]
 80042a2:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80042a4:	68bb      	ldr	r3, [r7, #8]
 80042a6:	f003 0302 	and.w	r3, r3, #2
 80042aa:	2b00      	cmp	r3, #0
 80042ac:	d020      	beq.n	80042f0 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80042ae:	68fb      	ldr	r3, [r7, #12]
 80042b0:	f003 0302 	and.w	r3, r3, #2
 80042b4:	2b00      	cmp	r3, #0
 80042b6:	d01b      	beq.n	80042f0 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	f06f 0202 	mvn.w	r2, #2
 80042c0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	2201      	movs	r2, #1
 80042c6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	699b      	ldr	r3, [r3, #24]
 80042ce:	f003 0303 	and.w	r3, r3, #3
 80042d2:	2b00      	cmp	r3, #0
 80042d4:	d003      	beq.n	80042de <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80042d6:	6878      	ldr	r0, [r7, #4]
 80042d8:	f000 fa9d 	bl	8004816 <HAL_TIM_IC_CaptureCallback>
 80042dc:	e005      	b.n	80042ea <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80042de:	6878      	ldr	r0, [r7, #4]
 80042e0:	f000 fa8f 	bl	8004802 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80042e4:	6878      	ldr	r0, [r7, #4]
 80042e6:	f000 faa0 	bl	800482a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	2200      	movs	r2, #0
 80042ee:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80042f0:	68bb      	ldr	r3, [r7, #8]
 80042f2:	f003 0304 	and.w	r3, r3, #4
 80042f6:	2b00      	cmp	r3, #0
 80042f8:	d020      	beq.n	800433c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80042fa:	68fb      	ldr	r3, [r7, #12]
 80042fc:	f003 0304 	and.w	r3, r3, #4
 8004300:	2b00      	cmp	r3, #0
 8004302:	d01b      	beq.n	800433c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	f06f 0204 	mvn.w	r2, #4
 800430c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	2202      	movs	r2, #2
 8004312:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	699b      	ldr	r3, [r3, #24]
 800431a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800431e:	2b00      	cmp	r3, #0
 8004320:	d003      	beq.n	800432a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004322:	6878      	ldr	r0, [r7, #4]
 8004324:	f000 fa77 	bl	8004816 <HAL_TIM_IC_CaptureCallback>
 8004328:	e005      	b.n	8004336 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800432a:	6878      	ldr	r0, [r7, #4]
 800432c:	f000 fa69 	bl	8004802 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004330:	6878      	ldr	r0, [r7, #4]
 8004332:	f000 fa7a 	bl	800482a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	2200      	movs	r2, #0
 800433a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800433c:	68bb      	ldr	r3, [r7, #8]
 800433e:	f003 0308 	and.w	r3, r3, #8
 8004342:	2b00      	cmp	r3, #0
 8004344:	d020      	beq.n	8004388 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8004346:	68fb      	ldr	r3, [r7, #12]
 8004348:	f003 0308 	and.w	r3, r3, #8
 800434c:	2b00      	cmp	r3, #0
 800434e:	d01b      	beq.n	8004388 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	681b      	ldr	r3, [r3, #0]
 8004354:	f06f 0208 	mvn.w	r2, #8
 8004358:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	2204      	movs	r2, #4
 800435e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	681b      	ldr	r3, [r3, #0]
 8004364:	69db      	ldr	r3, [r3, #28]
 8004366:	f003 0303 	and.w	r3, r3, #3
 800436a:	2b00      	cmp	r3, #0
 800436c:	d003      	beq.n	8004376 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800436e:	6878      	ldr	r0, [r7, #4]
 8004370:	f000 fa51 	bl	8004816 <HAL_TIM_IC_CaptureCallback>
 8004374:	e005      	b.n	8004382 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004376:	6878      	ldr	r0, [r7, #4]
 8004378:	f000 fa43 	bl	8004802 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800437c:	6878      	ldr	r0, [r7, #4]
 800437e:	f000 fa54 	bl	800482a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	2200      	movs	r2, #0
 8004386:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8004388:	68bb      	ldr	r3, [r7, #8]
 800438a:	f003 0310 	and.w	r3, r3, #16
 800438e:	2b00      	cmp	r3, #0
 8004390:	d020      	beq.n	80043d4 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8004392:	68fb      	ldr	r3, [r7, #12]
 8004394:	f003 0310 	and.w	r3, r3, #16
 8004398:	2b00      	cmp	r3, #0
 800439a:	d01b      	beq.n	80043d4 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	681b      	ldr	r3, [r3, #0]
 80043a0:	f06f 0210 	mvn.w	r2, #16
 80043a4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	2208      	movs	r2, #8
 80043aa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	69db      	ldr	r3, [r3, #28]
 80043b2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80043b6:	2b00      	cmp	r3, #0
 80043b8:	d003      	beq.n	80043c2 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80043ba:	6878      	ldr	r0, [r7, #4]
 80043bc:	f000 fa2b 	bl	8004816 <HAL_TIM_IC_CaptureCallback>
 80043c0:	e005      	b.n	80043ce <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80043c2:	6878      	ldr	r0, [r7, #4]
 80043c4:	f000 fa1d 	bl	8004802 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80043c8:	6878      	ldr	r0, [r7, #4]
 80043ca:	f000 fa2e 	bl	800482a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	2200      	movs	r2, #0
 80043d2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80043d4:	68bb      	ldr	r3, [r7, #8]
 80043d6:	f003 0301 	and.w	r3, r3, #1
 80043da:	2b00      	cmp	r3, #0
 80043dc:	d00c      	beq.n	80043f8 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80043de:	68fb      	ldr	r3, [r7, #12]
 80043e0:	f003 0301 	and.w	r3, r3, #1
 80043e4:	2b00      	cmp	r3, #0
 80043e6:	d007      	beq.n	80043f8 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	f06f 0201 	mvn.w	r2, #1
 80043f0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80043f2:	6878      	ldr	r0, [r7, #4]
 80043f4:	f7fd f8fa 	bl	80015ec <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80043f8:	68bb      	ldr	r3, [r7, #8]
 80043fa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80043fe:	2b00      	cmp	r3, #0
 8004400:	d00c      	beq.n	800441c <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004402:	68fb      	ldr	r3, [r7, #12]
 8004404:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004408:	2b00      	cmp	r3, #0
 800440a:	d007      	beq.n	800441c <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	681b      	ldr	r3, [r3, #0]
 8004410:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8004414:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004416:	6878      	ldr	r0, [r7, #4]
 8004418:	f000 fdfc 	bl	8005014 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800441c:	68bb      	ldr	r3, [r7, #8]
 800441e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004422:	2b00      	cmp	r3, #0
 8004424:	d00c      	beq.n	8004440 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8004426:	68fb      	ldr	r3, [r7, #12]
 8004428:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800442c:	2b00      	cmp	r3, #0
 800442e:	d007      	beq.n	8004440 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	681b      	ldr	r3, [r3, #0]
 8004434:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8004438:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800443a:	6878      	ldr	r0, [r7, #4]
 800443c:	f000 f9ff 	bl	800483e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8004440:	68bb      	ldr	r3, [r7, #8]
 8004442:	f003 0320 	and.w	r3, r3, #32
 8004446:	2b00      	cmp	r3, #0
 8004448:	d00c      	beq.n	8004464 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800444a:	68fb      	ldr	r3, [r7, #12]
 800444c:	f003 0320 	and.w	r3, r3, #32
 8004450:	2b00      	cmp	r3, #0
 8004452:	d007      	beq.n	8004464 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	681b      	ldr	r3, [r3, #0]
 8004458:	f06f 0220 	mvn.w	r2, #32
 800445c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800445e:	6878      	ldr	r0, [r7, #4]
 8004460:	f000 fdce 	bl	8005000 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004464:	bf00      	nop
 8004466:	3710      	adds	r7, #16
 8004468:	46bd      	mov	sp, r7
 800446a:	bd80      	pop	{r7, pc}

0800446c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800446c:	b580      	push	{r7, lr}
 800446e:	b086      	sub	sp, #24
 8004470:	af00      	add	r7, sp, #0
 8004472:	60f8      	str	r0, [r7, #12]
 8004474:	60b9      	str	r1, [r7, #8]
 8004476:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004478:	2300      	movs	r3, #0
 800447a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800447c:	68fb      	ldr	r3, [r7, #12]
 800447e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004482:	2b01      	cmp	r3, #1
 8004484:	d101      	bne.n	800448a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8004486:	2302      	movs	r3, #2
 8004488:	e0ae      	b.n	80045e8 <HAL_TIM_PWM_ConfigChannel+0x17c>
 800448a:	68fb      	ldr	r3, [r7, #12]
 800448c:	2201      	movs	r2, #1
 800448e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	2b0c      	cmp	r3, #12
 8004496:	f200 809f 	bhi.w	80045d8 <HAL_TIM_PWM_ConfigChannel+0x16c>
 800449a:	a201      	add	r2, pc, #4	@ (adr r2, 80044a0 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800449c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80044a0:	080044d5 	.word	0x080044d5
 80044a4:	080045d9 	.word	0x080045d9
 80044a8:	080045d9 	.word	0x080045d9
 80044ac:	080045d9 	.word	0x080045d9
 80044b0:	08004515 	.word	0x08004515
 80044b4:	080045d9 	.word	0x080045d9
 80044b8:	080045d9 	.word	0x080045d9
 80044bc:	080045d9 	.word	0x080045d9
 80044c0:	08004557 	.word	0x08004557
 80044c4:	080045d9 	.word	0x080045d9
 80044c8:	080045d9 	.word	0x080045d9
 80044cc:	080045d9 	.word	0x080045d9
 80044d0:	08004597 	.word	0x08004597
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80044d4:	68fb      	ldr	r3, [r7, #12]
 80044d6:	681b      	ldr	r3, [r3, #0]
 80044d8:	68b9      	ldr	r1, [r7, #8]
 80044da:	4618      	mov	r0, r3
 80044dc:	f000 fa46 	bl	800496c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80044e0:	68fb      	ldr	r3, [r7, #12]
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	699a      	ldr	r2, [r3, #24]
 80044e6:	68fb      	ldr	r3, [r7, #12]
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	f042 0208 	orr.w	r2, r2, #8
 80044ee:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80044f0:	68fb      	ldr	r3, [r7, #12]
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	699a      	ldr	r2, [r3, #24]
 80044f6:	68fb      	ldr	r3, [r7, #12]
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	f022 0204 	bic.w	r2, r2, #4
 80044fe:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004500:	68fb      	ldr	r3, [r7, #12]
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	6999      	ldr	r1, [r3, #24]
 8004506:	68bb      	ldr	r3, [r7, #8]
 8004508:	691a      	ldr	r2, [r3, #16]
 800450a:	68fb      	ldr	r3, [r7, #12]
 800450c:	681b      	ldr	r3, [r3, #0]
 800450e:	430a      	orrs	r2, r1
 8004510:	619a      	str	r2, [r3, #24]
      break;
 8004512:	e064      	b.n	80045de <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004514:	68fb      	ldr	r3, [r7, #12]
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	68b9      	ldr	r1, [r7, #8]
 800451a:	4618      	mov	r0, r3
 800451c:	f000 fa8c 	bl	8004a38 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004520:	68fb      	ldr	r3, [r7, #12]
 8004522:	681b      	ldr	r3, [r3, #0]
 8004524:	699a      	ldr	r2, [r3, #24]
 8004526:	68fb      	ldr	r3, [r7, #12]
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800452e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004530:	68fb      	ldr	r3, [r7, #12]
 8004532:	681b      	ldr	r3, [r3, #0]
 8004534:	699a      	ldr	r2, [r3, #24]
 8004536:	68fb      	ldr	r3, [r7, #12]
 8004538:	681b      	ldr	r3, [r3, #0]
 800453a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800453e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004540:	68fb      	ldr	r3, [r7, #12]
 8004542:	681b      	ldr	r3, [r3, #0]
 8004544:	6999      	ldr	r1, [r3, #24]
 8004546:	68bb      	ldr	r3, [r7, #8]
 8004548:	691b      	ldr	r3, [r3, #16]
 800454a:	021a      	lsls	r2, r3, #8
 800454c:	68fb      	ldr	r3, [r7, #12]
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	430a      	orrs	r2, r1
 8004552:	619a      	str	r2, [r3, #24]
      break;
 8004554:	e043      	b.n	80045de <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004556:	68fb      	ldr	r3, [r7, #12]
 8004558:	681b      	ldr	r3, [r3, #0]
 800455a:	68b9      	ldr	r1, [r7, #8]
 800455c:	4618      	mov	r0, r3
 800455e:	f000 fad7 	bl	8004b10 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004562:	68fb      	ldr	r3, [r7, #12]
 8004564:	681b      	ldr	r3, [r3, #0]
 8004566:	69da      	ldr	r2, [r3, #28]
 8004568:	68fb      	ldr	r3, [r7, #12]
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	f042 0208 	orr.w	r2, r2, #8
 8004570:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004572:	68fb      	ldr	r3, [r7, #12]
 8004574:	681b      	ldr	r3, [r3, #0]
 8004576:	69da      	ldr	r2, [r3, #28]
 8004578:	68fb      	ldr	r3, [r7, #12]
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	f022 0204 	bic.w	r2, r2, #4
 8004580:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004582:	68fb      	ldr	r3, [r7, #12]
 8004584:	681b      	ldr	r3, [r3, #0]
 8004586:	69d9      	ldr	r1, [r3, #28]
 8004588:	68bb      	ldr	r3, [r7, #8]
 800458a:	691a      	ldr	r2, [r3, #16]
 800458c:	68fb      	ldr	r3, [r7, #12]
 800458e:	681b      	ldr	r3, [r3, #0]
 8004590:	430a      	orrs	r2, r1
 8004592:	61da      	str	r2, [r3, #28]
      break;
 8004594:	e023      	b.n	80045de <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004596:	68fb      	ldr	r3, [r7, #12]
 8004598:	681b      	ldr	r3, [r3, #0]
 800459a:	68b9      	ldr	r1, [r7, #8]
 800459c:	4618      	mov	r0, r3
 800459e:	f000 fb21 	bl	8004be4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80045a2:	68fb      	ldr	r3, [r7, #12]
 80045a4:	681b      	ldr	r3, [r3, #0]
 80045a6:	69da      	ldr	r2, [r3, #28]
 80045a8:	68fb      	ldr	r3, [r7, #12]
 80045aa:	681b      	ldr	r3, [r3, #0]
 80045ac:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80045b0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80045b2:	68fb      	ldr	r3, [r7, #12]
 80045b4:	681b      	ldr	r3, [r3, #0]
 80045b6:	69da      	ldr	r2, [r3, #28]
 80045b8:	68fb      	ldr	r3, [r7, #12]
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80045c0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80045c2:	68fb      	ldr	r3, [r7, #12]
 80045c4:	681b      	ldr	r3, [r3, #0]
 80045c6:	69d9      	ldr	r1, [r3, #28]
 80045c8:	68bb      	ldr	r3, [r7, #8]
 80045ca:	691b      	ldr	r3, [r3, #16]
 80045cc:	021a      	lsls	r2, r3, #8
 80045ce:	68fb      	ldr	r3, [r7, #12]
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	430a      	orrs	r2, r1
 80045d4:	61da      	str	r2, [r3, #28]
      break;
 80045d6:	e002      	b.n	80045de <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80045d8:	2301      	movs	r3, #1
 80045da:	75fb      	strb	r3, [r7, #23]
      break;
 80045dc:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80045de:	68fb      	ldr	r3, [r7, #12]
 80045e0:	2200      	movs	r2, #0
 80045e2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80045e6:	7dfb      	ldrb	r3, [r7, #23]
}
 80045e8:	4618      	mov	r0, r3
 80045ea:	3718      	adds	r7, #24
 80045ec:	46bd      	mov	sp, r7
 80045ee:	bd80      	pop	{r7, pc}

080045f0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80045f0:	b580      	push	{r7, lr}
 80045f2:	b084      	sub	sp, #16
 80045f4:	af00      	add	r7, sp, #0
 80045f6:	6078      	str	r0, [r7, #4]
 80045f8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80045fa:	2300      	movs	r3, #0
 80045fc:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004604:	2b01      	cmp	r3, #1
 8004606:	d101      	bne.n	800460c <HAL_TIM_ConfigClockSource+0x1c>
 8004608:	2302      	movs	r3, #2
 800460a:	e0b4      	b.n	8004776 <HAL_TIM_ConfigClockSource+0x186>
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	2201      	movs	r2, #1
 8004610:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	2202      	movs	r2, #2
 8004618:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	689b      	ldr	r3, [r3, #8]
 8004622:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004624:	68bb      	ldr	r3, [r7, #8]
 8004626:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800462a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800462c:	68bb      	ldr	r3, [r7, #8]
 800462e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004632:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	681b      	ldr	r3, [r3, #0]
 8004638:	68ba      	ldr	r2, [r7, #8]
 800463a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800463c:	683b      	ldr	r3, [r7, #0]
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004644:	d03e      	beq.n	80046c4 <HAL_TIM_ConfigClockSource+0xd4>
 8004646:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800464a:	f200 8087 	bhi.w	800475c <HAL_TIM_ConfigClockSource+0x16c>
 800464e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004652:	f000 8086 	beq.w	8004762 <HAL_TIM_ConfigClockSource+0x172>
 8004656:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800465a:	d87f      	bhi.n	800475c <HAL_TIM_ConfigClockSource+0x16c>
 800465c:	2b70      	cmp	r3, #112	@ 0x70
 800465e:	d01a      	beq.n	8004696 <HAL_TIM_ConfigClockSource+0xa6>
 8004660:	2b70      	cmp	r3, #112	@ 0x70
 8004662:	d87b      	bhi.n	800475c <HAL_TIM_ConfigClockSource+0x16c>
 8004664:	2b60      	cmp	r3, #96	@ 0x60
 8004666:	d050      	beq.n	800470a <HAL_TIM_ConfigClockSource+0x11a>
 8004668:	2b60      	cmp	r3, #96	@ 0x60
 800466a:	d877      	bhi.n	800475c <HAL_TIM_ConfigClockSource+0x16c>
 800466c:	2b50      	cmp	r3, #80	@ 0x50
 800466e:	d03c      	beq.n	80046ea <HAL_TIM_ConfigClockSource+0xfa>
 8004670:	2b50      	cmp	r3, #80	@ 0x50
 8004672:	d873      	bhi.n	800475c <HAL_TIM_ConfigClockSource+0x16c>
 8004674:	2b40      	cmp	r3, #64	@ 0x40
 8004676:	d058      	beq.n	800472a <HAL_TIM_ConfigClockSource+0x13a>
 8004678:	2b40      	cmp	r3, #64	@ 0x40
 800467a:	d86f      	bhi.n	800475c <HAL_TIM_ConfigClockSource+0x16c>
 800467c:	2b30      	cmp	r3, #48	@ 0x30
 800467e:	d064      	beq.n	800474a <HAL_TIM_ConfigClockSource+0x15a>
 8004680:	2b30      	cmp	r3, #48	@ 0x30
 8004682:	d86b      	bhi.n	800475c <HAL_TIM_ConfigClockSource+0x16c>
 8004684:	2b20      	cmp	r3, #32
 8004686:	d060      	beq.n	800474a <HAL_TIM_ConfigClockSource+0x15a>
 8004688:	2b20      	cmp	r3, #32
 800468a:	d867      	bhi.n	800475c <HAL_TIM_ConfigClockSource+0x16c>
 800468c:	2b00      	cmp	r3, #0
 800468e:	d05c      	beq.n	800474a <HAL_TIM_ConfigClockSource+0x15a>
 8004690:	2b10      	cmp	r3, #16
 8004692:	d05a      	beq.n	800474a <HAL_TIM_ConfigClockSource+0x15a>
 8004694:	e062      	b.n	800475c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800469a:	683b      	ldr	r3, [r7, #0]
 800469c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800469e:	683b      	ldr	r3, [r7, #0]
 80046a0:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80046a2:	683b      	ldr	r3, [r7, #0]
 80046a4:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80046a6:	f000 fbf8 	bl	8004e9a <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	689b      	ldr	r3, [r3, #8]
 80046b0:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80046b2:	68bb      	ldr	r3, [r7, #8]
 80046b4:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80046b8:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	68ba      	ldr	r2, [r7, #8]
 80046c0:	609a      	str	r2, [r3, #8]
      break;
 80046c2:	e04f      	b.n	8004764 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80046c8:	683b      	ldr	r3, [r7, #0]
 80046ca:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80046cc:	683b      	ldr	r3, [r7, #0]
 80046ce:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80046d0:	683b      	ldr	r3, [r7, #0]
 80046d2:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80046d4:	f000 fbe1 	bl	8004e9a <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	689a      	ldr	r2, [r3, #8]
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	681b      	ldr	r3, [r3, #0]
 80046e2:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80046e6:	609a      	str	r2, [r3, #8]
      break;
 80046e8:	e03c      	b.n	8004764 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80046ee:	683b      	ldr	r3, [r7, #0]
 80046f0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80046f2:	683b      	ldr	r3, [r7, #0]
 80046f4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80046f6:	461a      	mov	r2, r3
 80046f8:	f000 fb55 	bl	8004da6 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	681b      	ldr	r3, [r3, #0]
 8004700:	2150      	movs	r1, #80	@ 0x50
 8004702:	4618      	mov	r0, r3
 8004704:	f000 fbae 	bl	8004e64 <TIM_ITRx_SetConfig>
      break;
 8004708:	e02c      	b.n	8004764 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800470e:	683b      	ldr	r3, [r7, #0]
 8004710:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004712:	683b      	ldr	r3, [r7, #0]
 8004714:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004716:	461a      	mov	r2, r3
 8004718:	f000 fb74 	bl	8004e04 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	2160      	movs	r1, #96	@ 0x60
 8004722:	4618      	mov	r0, r3
 8004724:	f000 fb9e 	bl	8004e64 <TIM_ITRx_SetConfig>
      break;
 8004728:	e01c      	b.n	8004764 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800472e:	683b      	ldr	r3, [r7, #0]
 8004730:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004732:	683b      	ldr	r3, [r7, #0]
 8004734:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004736:	461a      	mov	r2, r3
 8004738:	f000 fb35 	bl	8004da6 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	2140      	movs	r1, #64	@ 0x40
 8004742:	4618      	mov	r0, r3
 8004744:	f000 fb8e 	bl	8004e64 <TIM_ITRx_SetConfig>
      break;
 8004748:	e00c      	b.n	8004764 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	681a      	ldr	r2, [r3, #0]
 800474e:	683b      	ldr	r3, [r7, #0]
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	4619      	mov	r1, r3
 8004754:	4610      	mov	r0, r2
 8004756:	f000 fb85 	bl	8004e64 <TIM_ITRx_SetConfig>
      break;
 800475a:	e003      	b.n	8004764 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800475c:	2301      	movs	r3, #1
 800475e:	73fb      	strb	r3, [r7, #15]
      break;
 8004760:	e000      	b.n	8004764 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8004762:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	2201      	movs	r2, #1
 8004768:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	2200      	movs	r2, #0
 8004770:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004774:	7bfb      	ldrb	r3, [r7, #15]
}
 8004776:	4618      	mov	r0, r3
 8004778:	3710      	adds	r7, #16
 800477a:	46bd      	mov	sp, r7
 800477c:	bd80      	pop	{r7, pc}

0800477e <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 800477e:	b580      	push	{r7, lr}
 8004780:	b082      	sub	sp, #8
 8004782:	af00      	add	r7, sp, #0
 8004784:	6078      	str	r0, [r7, #4]
 8004786:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800478e:	2b01      	cmp	r3, #1
 8004790:	d101      	bne.n	8004796 <HAL_TIM_SlaveConfigSynchro+0x18>
 8004792:	2302      	movs	r3, #2
 8004794:	e031      	b.n	80047fa <HAL_TIM_SlaveConfigSynchro+0x7c>
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	2201      	movs	r2, #1
 800479a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	2202      	movs	r2, #2
 80047a2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 80047a6:	6839      	ldr	r1, [r7, #0]
 80047a8:	6878      	ldr	r0, [r7, #4]
 80047aa:	f000 fa6b 	bl	8004c84 <TIM_SlaveTimer_SetConfig>
 80047ae:	4603      	mov	r3, r0
 80047b0:	2b00      	cmp	r3, #0
 80047b2:	d009      	beq.n	80047c8 <HAL_TIM_SlaveConfigSynchro+0x4a>
  {
    htim->State = HAL_TIM_STATE_READY;
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	2201      	movs	r2, #1
 80047b8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    __HAL_UNLOCK(htim);
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	2200      	movs	r2, #0
 80047c0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    return HAL_ERROR;
 80047c4:	2301      	movs	r3, #1
 80047c6:	e018      	b.n	80047fa <HAL_TIM_SlaveConfigSynchro+0x7c>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	681b      	ldr	r3, [r3, #0]
 80047cc:	68da      	ldr	r2, [r3, #12]
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	681b      	ldr	r3, [r3, #0]
 80047d2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80047d6:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	68da      	ldr	r2, [r3, #12]
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	681b      	ldr	r3, [r3, #0]
 80047e2:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80047e6:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	2201      	movs	r2, #1
 80047ec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	2200      	movs	r2, #0
 80047f4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80047f8:	2300      	movs	r3, #0
}
 80047fa:	4618      	mov	r0, r3
 80047fc:	3708      	adds	r7, #8
 80047fe:	46bd      	mov	sp, r7
 8004800:	bd80      	pop	{r7, pc}

08004802 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004802:	b480      	push	{r7}
 8004804:	b083      	sub	sp, #12
 8004806:	af00      	add	r7, sp, #0
 8004808:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800480a:	bf00      	nop
 800480c:	370c      	adds	r7, #12
 800480e:	46bd      	mov	sp, r7
 8004810:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004814:	4770      	bx	lr

08004816 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004816:	b480      	push	{r7}
 8004818:	b083      	sub	sp, #12
 800481a:	af00      	add	r7, sp, #0
 800481c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800481e:	bf00      	nop
 8004820:	370c      	adds	r7, #12
 8004822:	46bd      	mov	sp, r7
 8004824:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004828:	4770      	bx	lr

0800482a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800482a:	b480      	push	{r7}
 800482c:	b083      	sub	sp, #12
 800482e:	af00      	add	r7, sp, #0
 8004830:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004832:	bf00      	nop
 8004834:	370c      	adds	r7, #12
 8004836:	46bd      	mov	sp, r7
 8004838:	f85d 7b04 	ldr.w	r7, [sp], #4
 800483c:	4770      	bx	lr

0800483e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800483e:	b480      	push	{r7}
 8004840:	b083      	sub	sp, #12
 8004842:	af00      	add	r7, sp, #0
 8004844:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004846:	bf00      	nop
 8004848:	370c      	adds	r7, #12
 800484a:	46bd      	mov	sp, r7
 800484c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004850:	4770      	bx	lr
	...

08004854 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004854:	b480      	push	{r7}
 8004856:	b085      	sub	sp, #20
 8004858:	af00      	add	r7, sp, #0
 800485a:	6078      	str	r0, [r7, #4]
 800485c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	681b      	ldr	r3, [r3, #0]
 8004862:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	4a3a      	ldr	r2, [pc, #232]	@ (8004950 <TIM_Base_SetConfig+0xfc>)
 8004868:	4293      	cmp	r3, r2
 800486a:	d00f      	beq.n	800488c <TIM_Base_SetConfig+0x38>
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004872:	d00b      	beq.n	800488c <TIM_Base_SetConfig+0x38>
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	4a37      	ldr	r2, [pc, #220]	@ (8004954 <TIM_Base_SetConfig+0x100>)
 8004878:	4293      	cmp	r3, r2
 800487a:	d007      	beq.n	800488c <TIM_Base_SetConfig+0x38>
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	4a36      	ldr	r2, [pc, #216]	@ (8004958 <TIM_Base_SetConfig+0x104>)
 8004880:	4293      	cmp	r3, r2
 8004882:	d003      	beq.n	800488c <TIM_Base_SetConfig+0x38>
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	4a35      	ldr	r2, [pc, #212]	@ (800495c <TIM_Base_SetConfig+0x108>)
 8004888:	4293      	cmp	r3, r2
 800488a:	d108      	bne.n	800489e <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800488c:	68fb      	ldr	r3, [r7, #12]
 800488e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004892:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004894:	683b      	ldr	r3, [r7, #0]
 8004896:	685b      	ldr	r3, [r3, #4]
 8004898:	68fa      	ldr	r2, [r7, #12]
 800489a:	4313      	orrs	r3, r2
 800489c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	4a2b      	ldr	r2, [pc, #172]	@ (8004950 <TIM_Base_SetConfig+0xfc>)
 80048a2:	4293      	cmp	r3, r2
 80048a4:	d01b      	beq.n	80048de <TIM_Base_SetConfig+0x8a>
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80048ac:	d017      	beq.n	80048de <TIM_Base_SetConfig+0x8a>
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	4a28      	ldr	r2, [pc, #160]	@ (8004954 <TIM_Base_SetConfig+0x100>)
 80048b2:	4293      	cmp	r3, r2
 80048b4:	d013      	beq.n	80048de <TIM_Base_SetConfig+0x8a>
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	4a27      	ldr	r2, [pc, #156]	@ (8004958 <TIM_Base_SetConfig+0x104>)
 80048ba:	4293      	cmp	r3, r2
 80048bc:	d00f      	beq.n	80048de <TIM_Base_SetConfig+0x8a>
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	4a26      	ldr	r2, [pc, #152]	@ (800495c <TIM_Base_SetConfig+0x108>)
 80048c2:	4293      	cmp	r3, r2
 80048c4:	d00b      	beq.n	80048de <TIM_Base_SetConfig+0x8a>
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	4a25      	ldr	r2, [pc, #148]	@ (8004960 <TIM_Base_SetConfig+0x10c>)
 80048ca:	4293      	cmp	r3, r2
 80048cc:	d007      	beq.n	80048de <TIM_Base_SetConfig+0x8a>
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	4a24      	ldr	r2, [pc, #144]	@ (8004964 <TIM_Base_SetConfig+0x110>)
 80048d2:	4293      	cmp	r3, r2
 80048d4:	d003      	beq.n	80048de <TIM_Base_SetConfig+0x8a>
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	4a23      	ldr	r2, [pc, #140]	@ (8004968 <TIM_Base_SetConfig+0x114>)
 80048da:	4293      	cmp	r3, r2
 80048dc:	d108      	bne.n	80048f0 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80048de:	68fb      	ldr	r3, [r7, #12]
 80048e0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80048e4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80048e6:	683b      	ldr	r3, [r7, #0]
 80048e8:	68db      	ldr	r3, [r3, #12]
 80048ea:	68fa      	ldr	r2, [r7, #12]
 80048ec:	4313      	orrs	r3, r2
 80048ee:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80048f0:	68fb      	ldr	r3, [r7, #12]
 80048f2:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80048f6:	683b      	ldr	r3, [r7, #0]
 80048f8:	695b      	ldr	r3, [r3, #20]
 80048fa:	4313      	orrs	r3, r2
 80048fc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	68fa      	ldr	r2, [r7, #12]
 8004902:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004904:	683b      	ldr	r3, [r7, #0]
 8004906:	689a      	ldr	r2, [r3, #8]
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800490c:	683b      	ldr	r3, [r7, #0]
 800490e:	681a      	ldr	r2, [r3, #0]
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	4a0e      	ldr	r2, [pc, #56]	@ (8004950 <TIM_Base_SetConfig+0xfc>)
 8004918:	4293      	cmp	r3, r2
 800491a:	d103      	bne.n	8004924 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800491c:	683b      	ldr	r3, [r7, #0]
 800491e:	691a      	ldr	r2, [r3, #16]
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	2201      	movs	r2, #1
 8004928:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	691b      	ldr	r3, [r3, #16]
 800492e:	f003 0301 	and.w	r3, r3, #1
 8004932:	2b01      	cmp	r3, #1
 8004934:	d105      	bne.n	8004942 <TIM_Base_SetConfig+0xee>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	691b      	ldr	r3, [r3, #16]
 800493a:	f023 0201 	bic.w	r2, r3, #1
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	611a      	str	r2, [r3, #16]
  }
}
 8004942:	bf00      	nop
 8004944:	3714      	adds	r7, #20
 8004946:	46bd      	mov	sp, r7
 8004948:	f85d 7b04 	ldr.w	r7, [sp], #4
 800494c:	4770      	bx	lr
 800494e:	bf00      	nop
 8004950:	40010000 	.word	0x40010000
 8004954:	40000400 	.word	0x40000400
 8004958:	40000800 	.word	0x40000800
 800495c:	40000c00 	.word	0x40000c00
 8004960:	40014000 	.word	0x40014000
 8004964:	40014400 	.word	0x40014400
 8004968:	40014800 	.word	0x40014800

0800496c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800496c:	b480      	push	{r7}
 800496e:	b087      	sub	sp, #28
 8004970:	af00      	add	r7, sp, #0
 8004972:	6078      	str	r0, [r7, #4]
 8004974:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	6a1b      	ldr	r3, [r3, #32]
 800497a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	6a1b      	ldr	r3, [r3, #32]
 8004980:	f023 0201 	bic.w	r2, r3, #1
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	685b      	ldr	r3, [r3, #4]
 800498c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	699b      	ldr	r3, [r3, #24]
 8004992:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004994:	68fb      	ldr	r3, [r7, #12]
 8004996:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800499a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800499c:	68fb      	ldr	r3, [r7, #12]
 800499e:	f023 0303 	bic.w	r3, r3, #3
 80049a2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80049a4:	683b      	ldr	r3, [r7, #0]
 80049a6:	681b      	ldr	r3, [r3, #0]
 80049a8:	68fa      	ldr	r2, [r7, #12]
 80049aa:	4313      	orrs	r3, r2
 80049ac:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80049ae:	697b      	ldr	r3, [r7, #20]
 80049b0:	f023 0302 	bic.w	r3, r3, #2
 80049b4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80049b6:	683b      	ldr	r3, [r7, #0]
 80049b8:	689b      	ldr	r3, [r3, #8]
 80049ba:	697a      	ldr	r2, [r7, #20]
 80049bc:	4313      	orrs	r3, r2
 80049be:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	4a1c      	ldr	r2, [pc, #112]	@ (8004a34 <TIM_OC1_SetConfig+0xc8>)
 80049c4:	4293      	cmp	r3, r2
 80049c6:	d10c      	bne.n	80049e2 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80049c8:	697b      	ldr	r3, [r7, #20]
 80049ca:	f023 0308 	bic.w	r3, r3, #8
 80049ce:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80049d0:	683b      	ldr	r3, [r7, #0]
 80049d2:	68db      	ldr	r3, [r3, #12]
 80049d4:	697a      	ldr	r2, [r7, #20]
 80049d6:	4313      	orrs	r3, r2
 80049d8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80049da:	697b      	ldr	r3, [r7, #20]
 80049dc:	f023 0304 	bic.w	r3, r3, #4
 80049e0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	4a13      	ldr	r2, [pc, #76]	@ (8004a34 <TIM_OC1_SetConfig+0xc8>)
 80049e6:	4293      	cmp	r3, r2
 80049e8:	d111      	bne.n	8004a0e <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80049ea:	693b      	ldr	r3, [r7, #16]
 80049ec:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80049f0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80049f2:	693b      	ldr	r3, [r7, #16]
 80049f4:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80049f8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80049fa:	683b      	ldr	r3, [r7, #0]
 80049fc:	695b      	ldr	r3, [r3, #20]
 80049fe:	693a      	ldr	r2, [r7, #16]
 8004a00:	4313      	orrs	r3, r2
 8004a02:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004a04:	683b      	ldr	r3, [r7, #0]
 8004a06:	699b      	ldr	r3, [r3, #24]
 8004a08:	693a      	ldr	r2, [r7, #16]
 8004a0a:	4313      	orrs	r3, r2
 8004a0c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	693a      	ldr	r2, [r7, #16]
 8004a12:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	68fa      	ldr	r2, [r7, #12]
 8004a18:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004a1a:	683b      	ldr	r3, [r7, #0]
 8004a1c:	685a      	ldr	r2, [r3, #4]
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	697a      	ldr	r2, [r7, #20]
 8004a26:	621a      	str	r2, [r3, #32]
}
 8004a28:	bf00      	nop
 8004a2a:	371c      	adds	r7, #28
 8004a2c:	46bd      	mov	sp, r7
 8004a2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a32:	4770      	bx	lr
 8004a34:	40010000 	.word	0x40010000

08004a38 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004a38:	b480      	push	{r7}
 8004a3a:	b087      	sub	sp, #28
 8004a3c:	af00      	add	r7, sp, #0
 8004a3e:	6078      	str	r0, [r7, #4]
 8004a40:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	6a1b      	ldr	r3, [r3, #32]
 8004a46:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	6a1b      	ldr	r3, [r3, #32]
 8004a4c:	f023 0210 	bic.w	r2, r3, #16
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	685b      	ldr	r3, [r3, #4]
 8004a58:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	699b      	ldr	r3, [r3, #24]
 8004a5e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004a60:	68fb      	ldr	r3, [r7, #12]
 8004a62:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004a66:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004a68:	68fb      	ldr	r3, [r7, #12]
 8004a6a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004a6e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004a70:	683b      	ldr	r3, [r7, #0]
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	021b      	lsls	r3, r3, #8
 8004a76:	68fa      	ldr	r2, [r7, #12]
 8004a78:	4313      	orrs	r3, r2
 8004a7a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004a7c:	697b      	ldr	r3, [r7, #20]
 8004a7e:	f023 0320 	bic.w	r3, r3, #32
 8004a82:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004a84:	683b      	ldr	r3, [r7, #0]
 8004a86:	689b      	ldr	r3, [r3, #8]
 8004a88:	011b      	lsls	r3, r3, #4
 8004a8a:	697a      	ldr	r2, [r7, #20]
 8004a8c:	4313      	orrs	r3, r2
 8004a8e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	4a1e      	ldr	r2, [pc, #120]	@ (8004b0c <TIM_OC2_SetConfig+0xd4>)
 8004a94:	4293      	cmp	r3, r2
 8004a96:	d10d      	bne.n	8004ab4 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004a98:	697b      	ldr	r3, [r7, #20]
 8004a9a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004a9e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004aa0:	683b      	ldr	r3, [r7, #0]
 8004aa2:	68db      	ldr	r3, [r3, #12]
 8004aa4:	011b      	lsls	r3, r3, #4
 8004aa6:	697a      	ldr	r2, [r7, #20]
 8004aa8:	4313      	orrs	r3, r2
 8004aaa:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004aac:	697b      	ldr	r3, [r7, #20]
 8004aae:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004ab2:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	4a15      	ldr	r2, [pc, #84]	@ (8004b0c <TIM_OC2_SetConfig+0xd4>)
 8004ab8:	4293      	cmp	r3, r2
 8004aba:	d113      	bne.n	8004ae4 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004abc:	693b      	ldr	r3, [r7, #16]
 8004abe:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004ac2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004ac4:	693b      	ldr	r3, [r7, #16]
 8004ac6:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004aca:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004acc:	683b      	ldr	r3, [r7, #0]
 8004ace:	695b      	ldr	r3, [r3, #20]
 8004ad0:	009b      	lsls	r3, r3, #2
 8004ad2:	693a      	ldr	r2, [r7, #16]
 8004ad4:	4313      	orrs	r3, r2
 8004ad6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004ad8:	683b      	ldr	r3, [r7, #0]
 8004ada:	699b      	ldr	r3, [r3, #24]
 8004adc:	009b      	lsls	r3, r3, #2
 8004ade:	693a      	ldr	r2, [r7, #16]
 8004ae0:	4313      	orrs	r3, r2
 8004ae2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	693a      	ldr	r2, [r7, #16]
 8004ae8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	68fa      	ldr	r2, [r7, #12]
 8004aee:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004af0:	683b      	ldr	r3, [r7, #0]
 8004af2:	685a      	ldr	r2, [r3, #4]
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	697a      	ldr	r2, [r7, #20]
 8004afc:	621a      	str	r2, [r3, #32]
}
 8004afe:	bf00      	nop
 8004b00:	371c      	adds	r7, #28
 8004b02:	46bd      	mov	sp, r7
 8004b04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b08:	4770      	bx	lr
 8004b0a:	bf00      	nop
 8004b0c:	40010000 	.word	0x40010000

08004b10 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004b10:	b480      	push	{r7}
 8004b12:	b087      	sub	sp, #28
 8004b14:	af00      	add	r7, sp, #0
 8004b16:	6078      	str	r0, [r7, #4]
 8004b18:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	6a1b      	ldr	r3, [r3, #32]
 8004b1e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	6a1b      	ldr	r3, [r3, #32]
 8004b24:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	685b      	ldr	r3, [r3, #4]
 8004b30:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	69db      	ldr	r3, [r3, #28]
 8004b36:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004b38:	68fb      	ldr	r3, [r7, #12]
 8004b3a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004b3e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004b40:	68fb      	ldr	r3, [r7, #12]
 8004b42:	f023 0303 	bic.w	r3, r3, #3
 8004b46:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004b48:	683b      	ldr	r3, [r7, #0]
 8004b4a:	681b      	ldr	r3, [r3, #0]
 8004b4c:	68fa      	ldr	r2, [r7, #12]
 8004b4e:	4313      	orrs	r3, r2
 8004b50:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004b52:	697b      	ldr	r3, [r7, #20]
 8004b54:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004b58:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004b5a:	683b      	ldr	r3, [r7, #0]
 8004b5c:	689b      	ldr	r3, [r3, #8]
 8004b5e:	021b      	lsls	r3, r3, #8
 8004b60:	697a      	ldr	r2, [r7, #20]
 8004b62:	4313      	orrs	r3, r2
 8004b64:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	4a1d      	ldr	r2, [pc, #116]	@ (8004be0 <TIM_OC3_SetConfig+0xd0>)
 8004b6a:	4293      	cmp	r3, r2
 8004b6c:	d10d      	bne.n	8004b8a <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004b6e:	697b      	ldr	r3, [r7, #20]
 8004b70:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004b74:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004b76:	683b      	ldr	r3, [r7, #0]
 8004b78:	68db      	ldr	r3, [r3, #12]
 8004b7a:	021b      	lsls	r3, r3, #8
 8004b7c:	697a      	ldr	r2, [r7, #20]
 8004b7e:	4313      	orrs	r3, r2
 8004b80:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004b82:	697b      	ldr	r3, [r7, #20]
 8004b84:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004b88:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	4a14      	ldr	r2, [pc, #80]	@ (8004be0 <TIM_OC3_SetConfig+0xd0>)
 8004b8e:	4293      	cmp	r3, r2
 8004b90:	d113      	bne.n	8004bba <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004b92:	693b      	ldr	r3, [r7, #16]
 8004b94:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004b98:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004b9a:	693b      	ldr	r3, [r7, #16]
 8004b9c:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8004ba0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004ba2:	683b      	ldr	r3, [r7, #0]
 8004ba4:	695b      	ldr	r3, [r3, #20]
 8004ba6:	011b      	lsls	r3, r3, #4
 8004ba8:	693a      	ldr	r2, [r7, #16]
 8004baa:	4313      	orrs	r3, r2
 8004bac:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004bae:	683b      	ldr	r3, [r7, #0]
 8004bb0:	699b      	ldr	r3, [r3, #24]
 8004bb2:	011b      	lsls	r3, r3, #4
 8004bb4:	693a      	ldr	r2, [r7, #16]
 8004bb6:	4313      	orrs	r3, r2
 8004bb8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	693a      	ldr	r2, [r7, #16]
 8004bbe:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	68fa      	ldr	r2, [r7, #12]
 8004bc4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004bc6:	683b      	ldr	r3, [r7, #0]
 8004bc8:	685a      	ldr	r2, [r3, #4]
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	697a      	ldr	r2, [r7, #20]
 8004bd2:	621a      	str	r2, [r3, #32]
}
 8004bd4:	bf00      	nop
 8004bd6:	371c      	adds	r7, #28
 8004bd8:	46bd      	mov	sp, r7
 8004bda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bde:	4770      	bx	lr
 8004be0:	40010000 	.word	0x40010000

08004be4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004be4:	b480      	push	{r7}
 8004be6:	b087      	sub	sp, #28
 8004be8:	af00      	add	r7, sp, #0
 8004bea:	6078      	str	r0, [r7, #4]
 8004bec:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	6a1b      	ldr	r3, [r3, #32]
 8004bf2:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	6a1b      	ldr	r3, [r3, #32]
 8004bf8:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	685b      	ldr	r3, [r3, #4]
 8004c04:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	69db      	ldr	r3, [r3, #28]
 8004c0a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004c0c:	68fb      	ldr	r3, [r7, #12]
 8004c0e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004c12:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004c14:	68fb      	ldr	r3, [r7, #12]
 8004c16:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004c1a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004c1c:	683b      	ldr	r3, [r7, #0]
 8004c1e:	681b      	ldr	r3, [r3, #0]
 8004c20:	021b      	lsls	r3, r3, #8
 8004c22:	68fa      	ldr	r2, [r7, #12]
 8004c24:	4313      	orrs	r3, r2
 8004c26:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004c28:	693b      	ldr	r3, [r7, #16]
 8004c2a:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8004c2e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004c30:	683b      	ldr	r3, [r7, #0]
 8004c32:	689b      	ldr	r3, [r3, #8]
 8004c34:	031b      	lsls	r3, r3, #12
 8004c36:	693a      	ldr	r2, [r7, #16]
 8004c38:	4313      	orrs	r3, r2
 8004c3a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	4a10      	ldr	r2, [pc, #64]	@ (8004c80 <TIM_OC4_SetConfig+0x9c>)
 8004c40:	4293      	cmp	r3, r2
 8004c42:	d109      	bne.n	8004c58 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004c44:	697b      	ldr	r3, [r7, #20]
 8004c46:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004c4a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004c4c:	683b      	ldr	r3, [r7, #0]
 8004c4e:	695b      	ldr	r3, [r3, #20]
 8004c50:	019b      	lsls	r3, r3, #6
 8004c52:	697a      	ldr	r2, [r7, #20]
 8004c54:	4313      	orrs	r3, r2
 8004c56:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	697a      	ldr	r2, [r7, #20]
 8004c5c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	68fa      	ldr	r2, [r7, #12]
 8004c62:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004c64:	683b      	ldr	r3, [r7, #0]
 8004c66:	685a      	ldr	r2, [r3, #4]
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	693a      	ldr	r2, [r7, #16]
 8004c70:	621a      	str	r2, [r3, #32]
}
 8004c72:	bf00      	nop
 8004c74:	371c      	adds	r7, #28
 8004c76:	46bd      	mov	sp, r7
 8004c78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c7c:	4770      	bx	lr
 8004c7e:	bf00      	nop
 8004c80:	40010000 	.word	0x40010000

08004c84 <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8004c84:	b580      	push	{r7, lr}
 8004c86:	b086      	sub	sp, #24
 8004c88:	af00      	add	r7, sp, #0
 8004c8a:	6078      	str	r0, [r7, #4]
 8004c8c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004c8e:	2300      	movs	r3, #0
 8004c90:	75fb      	strb	r3, [r7, #23]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	681b      	ldr	r3, [r3, #0]
 8004c96:	689b      	ldr	r3, [r3, #8]
 8004c98:	613b      	str	r3, [r7, #16]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004c9a:	693b      	ldr	r3, [r7, #16]
 8004c9c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004ca0:	613b      	str	r3, [r7, #16]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 8004ca2:	683b      	ldr	r3, [r7, #0]
 8004ca4:	685b      	ldr	r3, [r3, #4]
 8004ca6:	693a      	ldr	r2, [r7, #16]
 8004ca8:	4313      	orrs	r3, r2
 8004caa:	613b      	str	r3, [r7, #16]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 8004cac:	693b      	ldr	r3, [r7, #16]
 8004cae:	f023 0307 	bic.w	r3, r3, #7
 8004cb2:	613b      	str	r3, [r7, #16]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 8004cb4:	683b      	ldr	r3, [r7, #0]
 8004cb6:	681b      	ldr	r3, [r3, #0]
 8004cb8:	693a      	ldr	r2, [r7, #16]
 8004cba:	4313      	orrs	r3, r2
 8004cbc:	613b      	str	r3, [r7, #16]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	681b      	ldr	r3, [r3, #0]
 8004cc2:	693a      	ldr	r2, [r7, #16]
 8004cc4:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 8004cc6:	683b      	ldr	r3, [r7, #0]
 8004cc8:	685b      	ldr	r3, [r3, #4]
 8004cca:	2b70      	cmp	r3, #112	@ 0x70
 8004ccc:	d01a      	beq.n	8004d04 <TIM_SlaveTimer_SetConfig+0x80>
 8004cce:	2b70      	cmp	r3, #112	@ 0x70
 8004cd0:	d860      	bhi.n	8004d94 <TIM_SlaveTimer_SetConfig+0x110>
 8004cd2:	2b60      	cmp	r3, #96	@ 0x60
 8004cd4:	d054      	beq.n	8004d80 <TIM_SlaveTimer_SetConfig+0xfc>
 8004cd6:	2b60      	cmp	r3, #96	@ 0x60
 8004cd8:	d85c      	bhi.n	8004d94 <TIM_SlaveTimer_SetConfig+0x110>
 8004cda:	2b50      	cmp	r3, #80	@ 0x50
 8004cdc:	d046      	beq.n	8004d6c <TIM_SlaveTimer_SetConfig+0xe8>
 8004cde:	2b50      	cmp	r3, #80	@ 0x50
 8004ce0:	d858      	bhi.n	8004d94 <TIM_SlaveTimer_SetConfig+0x110>
 8004ce2:	2b40      	cmp	r3, #64	@ 0x40
 8004ce4:	d019      	beq.n	8004d1a <TIM_SlaveTimer_SetConfig+0x96>
 8004ce6:	2b40      	cmp	r3, #64	@ 0x40
 8004ce8:	d854      	bhi.n	8004d94 <TIM_SlaveTimer_SetConfig+0x110>
 8004cea:	2b30      	cmp	r3, #48	@ 0x30
 8004cec:	d055      	beq.n	8004d9a <TIM_SlaveTimer_SetConfig+0x116>
 8004cee:	2b30      	cmp	r3, #48	@ 0x30
 8004cf0:	d850      	bhi.n	8004d94 <TIM_SlaveTimer_SetConfig+0x110>
 8004cf2:	2b20      	cmp	r3, #32
 8004cf4:	d051      	beq.n	8004d9a <TIM_SlaveTimer_SetConfig+0x116>
 8004cf6:	2b20      	cmp	r3, #32
 8004cf8:	d84c      	bhi.n	8004d94 <TIM_SlaveTimer_SetConfig+0x110>
 8004cfa:	2b00      	cmp	r3, #0
 8004cfc:	d04d      	beq.n	8004d9a <TIM_SlaveTimer_SetConfig+0x116>
 8004cfe:	2b10      	cmp	r3, #16
 8004d00:	d04b      	beq.n	8004d9a <TIM_SlaveTimer_SetConfig+0x116>
 8004d02:	e047      	b.n	8004d94 <TIM_SlaveTimer_SetConfig+0x110>
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPRESCALER(sSlaveConfig->TriggerPrescaler));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
      /* Configure the ETR Trigger source */
      TIM_ETR_SetConfig(htim->Instance,
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	6818      	ldr	r0, [r3, #0]
                        sSlaveConfig->TriggerPrescaler,
 8004d08:	683b      	ldr	r3, [r7, #0]
 8004d0a:	68d9      	ldr	r1, [r3, #12]
                        sSlaveConfig->TriggerPolarity,
 8004d0c:	683b      	ldr	r3, [r7, #0]
 8004d0e:	689a      	ldr	r2, [r3, #8]
                        sSlaveConfig->TriggerFilter);
 8004d10:	683b      	ldr	r3, [r7, #0]
 8004d12:	691b      	ldr	r3, [r3, #16]
      TIM_ETR_SetConfig(htim->Instance,
 8004d14:	f000 f8c1 	bl	8004e9a <TIM_ETR_SetConfig>
      break;
 8004d18:	e040      	b.n	8004d9c <TIM_SlaveTimer_SetConfig+0x118>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      if (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED)
 8004d1a:	683b      	ldr	r3, [r7, #0]
 8004d1c:	681b      	ldr	r3, [r3, #0]
 8004d1e:	2b05      	cmp	r3, #5
 8004d20:	d101      	bne.n	8004d26 <TIM_SlaveTimer_SetConfig+0xa2>
      {
        return HAL_ERROR;
 8004d22:	2301      	movs	r3, #1
 8004d24:	e03b      	b.n	8004d9e <TIM_SlaveTimer_SetConfig+0x11a>
      }

      /* Disable the Channel 1: Reset the CC1E Bit */
      tmpccer = htim->Instance->CCER;
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	681b      	ldr	r3, [r3, #0]
 8004d2a:	6a1b      	ldr	r3, [r3, #32]
 8004d2c:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	681b      	ldr	r3, [r3, #0]
 8004d32:	6a1a      	ldr	r2, [r3, #32]
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	681b      	ldr	r3, [r3, #0]
 8004d38:	f022 0201 	bic.w	r2, r2, #1
 8004d3c:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	681b      	ldr	r3, [r3, #0]
 8004d42:	699b      	ldr	r3, [r3, #24]
 8004d44:	60bb      	str	r3, [r7, #8]

      /* Set the filter */
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004d46:	68bb      	ldr	r3, [r7, #8]
 8004d48:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004d4c:	60bb      	str	r3, [r7, #8]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 8004d4e:	683b      	ldr	r3, [r7, #0]
 8004d50:	691b      	ldr	r3, [r3, #16]
 8004d52:	011b      	lsls	r3, r3, #4
 8004d54:	68ba      	ldr	r2, [r7, #8]
 8004d56:	4313      	orrs	r3, r2
 8004d58:	60bb      	str	r3, [r7, #8]

      /* Write to TIMx CCMR1 and CCER registers */
      htim->Instance->CCMR1 = tmpccmr1;
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	681b      	ldr	r3, [r3, #0]
 8004d5e:	68ba      	ldr	r2, [r7, #8]
 8004d60:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	681b      	ldr	r3, [r3, #0]
 8004d66:	68fa      	ldr	r2, [r7, #12]
 8004d68:	621a      	str	r2, [r3, #32]
      break;
 8004d6a:	e017      	b.n	8004d9c <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI1 Filter and Polarity */
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	6818      	ldr	r0, [r3, #0]
                               sSlaveConfig->TriggerPolarity,
 8004d70:	683b      	ldr	r3, [r7, #0]
 8004d72:	6899      	ldr	r1, [r3, #8]
                               sSlaveConfig->TriggerFilter);
 8004d74:	683b      	ldr	r3, [r7, #0]
 8004d76:	691b      	ldr	r3, [r3, #16]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004d78:	461a      	mov	r2, r3
 8004d7a:	f000 f814 	bl	8004da6 <TIM_TI1_ConfigInputStage>
      break;
 8004d7e:	e00d      	b.n	8004d9c <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI2 Filter and Polarity */
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	6818      	ldr	r0, [r3, #0]
                               sSlaveConfig->TriggerPolarity,
 8004d84:	683b      	ldr	r3, [r7, #0]
 8004d86:	6899      	ldr	r1, [r3, #8]
                               sSlaveConfig->TriggerFilter);
 8004d88:	683b      	ldr	r3, [r7, #0]
 8004d8a:	691b      	ldr	r3, [r3, #16]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004d8c:	461a      	mov	r2, r3
 8004d8e:	f000 f839 	bl	8004e04 <TIM_TI2_ConfigInputStage>
      break;
 8004d92:	e003      	b.n	8004d9c <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      break;
    }

    default:
      status = HAL_ERROR;
 8004d94:	2301      	movs	r3, #1
 8004d96:	75fb      	strb	r3, [r7, #23]
      break;
 8004d98:	e000      	b.n	8004d9c <TIM_SlaveTimer_SetConfig+0x118>
      break;
 8004d9a:	bf00      	nop
  }

  return status;
 8004d9c:	7dfb      	ldrb	r3, [r7, #23]
}
 8004d9e:	4618      	mov	r0, r3
 8004da0:	3718      	adds	r7, #24
 8004da2:	46bd      	mov	sp, r7
 8004da4:	bd80      	pop	{r7, pc}

08004da6 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004da6:	b480      	push	{r7}
 8004da8:	b087      	sub	sp, #28
 8004daa:	af00      	add	r7, sp, #0
 8004dac:	60f8      	str	r0, [r7, #12]
 8004dae:	60b9      	str	r1, [r7, #8]
 8004db0:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004db2:	68fb      	ldr	r3, [r7, #12]
 8004db4:	6a1b      	ldr	r3, [r3, #32]
 8004db6:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004db8:	68fb      	ldr	r3, [r7, #12]
 8004dba:	6a1b      	ldr	r3, [r3, #32]
 8004dbc:	f023 0201 	bic.w	r2, r3, #1
 8004dc0:	68fb      	ldr	r3, [r7, #12]
 8004dc2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004dc4:	68fb      	ldr	r3, [r7, #12]
 8004dc6:	699b      	ldr	r3, [r3, #24]
 8004dc8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004dca:	693b      	ldr	r3, [r7, #16]
 8004dcc:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004dd0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	011b      	lsls	r3, r3, #4
 8004dd6:	693a      	ldr	r2, [r7, #16]
 8004dd8:	4313      	orrs	r3, r2
 8004dda:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004ddc:	697b      	ldr	r3, [r7, #20]
 8004dde:	f023 030a 	bic.w	r3, r3, #10
 8004de2:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004de4:	697a      	ldr	r2, [r7, #20]
 8004de6:	68bb      	ldr	r3, [r7, #8]
 8004de8:	4313      	orrs	r3, r2
 8004dea:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004dec:	68fb      	ldr	r3, [r7, #12]
 8004dee:	693a      	ldr	r2, [r7, #16]
 8004df0:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004df2:	68fb      	ldr	r3, [r7, #12]
 8004df4:	697a      	ldr	r2, [r7, #20]
 8004df6:	621a      	str	r2, [r3, #32]
}
 8004df8:	bf00      	nop
 8004dfa:	371c      	adds	r7, #28
 8004dfc:	46bd      	mov	sp, r7
 8004dfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e02:	4770      	bx	lr

08004e04 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004e04:	b480      	push	{r7}
 8004e06:	b087      	sub	sp, #28
 8004e08:	af00      	add	r7, sp, #0
 8004e0a:	60f8      	str	r0, [r7, #12]
 8004e0c:	60b9      	str	r1, [r7, #8]
 8004e0e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8004e10:	68fb      	ldr	r3, [r7, #12]
 8004e12:	6a1b      	ldr	r3, [r3, #32]
 8004e14:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004e16:	68fb      	ldr	r3, [r7, #12]
 8004e18:	6a1b      	ldr	r3, [r3, #32]
 8004e1a:	f023 0210 	bic.w	r2, r3, #16
 8004e1e:	68fb      	ldr	r3, [r7, #12]
 8004e20:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004e22:	68fb      	ldr	r3, [r7, #12]
 8004e24:	699b      	ldr	r3, [r3, #24]
 8004e26:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004e28:	693b      	ldr	r3, [r7, #16]
 8004e2a:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8004e2e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	031b      	lsls	r3, r3, #12
 8004e34:	693a      	ldr	r2, [r7, #16]
 8004e36:	4313      	orrs	r3, r2
 8004e38:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004e3a:	697b      	ldr	r3, [r7, #20]
 8004e3c:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8004e40:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004e42:	68bb      	ldr	r3, [r7, #8]
 8004e44:	011b      	lsls	r3, r3, #4
 8004e46:	697a      	ldr	r2, [r7, #20]
 8004e48:	4313      	orrs	r3, r2
 8004e4a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004e4c:	68fb      	ldr	r3, [r7, #12]
 8004e4e:	693a      	ldr	r2, [r7, #16]
 8004e50:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004e52:	68fb      	ldr	r3, [r7, #12]
 8004e54:	697a      	ldr	r2, [r7, #20]
 8004e56:	621a      	str	r2, [r3, #32]
}
 8004e58:	bf00      	nop
 8004e5a:	371c      	adds	r7, #28
 8004e5c:	46bd      	mov	sp, r7
 8004e5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e62:	4770      	bx	lr

08004e64 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004e64:	b480      	push	{r7}
 8004e66:	b085      	sub	sp, #20
 8004e68:	af00      	add	r7, sp, #0
 8004e6a:	6078      	str	r0, [r7, #4]
 8004e6c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	689b      	ldr	r3, [r3, #8]
 8004e72:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004e74:	68fb      	ldr	r3, [r7, #12]
 8004e76:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004e7a:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004e7c:	683a      	ldr	r2, [r7, #0]
 8004e7e:	68fb      	ldr	r3, [r7, #12]
 8004e80:	4313      	orrs	r3, r2
 8004e82:	f043 0307 	orr.w	r3, r3, #7
 8004e86:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	68fa      	ldr	r2, [r7, #12]
 8004e8c:	609a      	str	r2, [r3, #8]
}
 8004e8e:	bf00      	nop
 8004e90:	3714      	adds	r7, #20
 8004e92:	46bd      	mov	sp, r7
 8004e94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e98:	4770      	bx	lr

08004e9a <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004e9a:	b480      	push	{r7}
 8004e9c:	b087      	sub	sp, #28
 8004e9e:	af00      	add	r7, sp, #0
 8004ea0:	60f8      	str	r0, [r7, #12]
 8004ea2:	60b9      	str	r1, [r7, #8]
 8004ea4:	607a      	str	r2, [r7, #4]
 8004ea6:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004ea8:	68fb      	ldr	r3, [r7, #12]
 8004eaa:	689b      	ldr	r3, [r3, #8]
 8004eac:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004eae:	697b      	ldr	r3, [r7, #20]
 8004eb0:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004eb4:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004eb6:	683b      	ldr	r3, [r7, #0]
 8004eb8:	021a      	lsls	r2, r3, #8
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	431a      	orrs	r2, r3
 8004ebe:	68bb      	ldr	r3, [r7, #8]
 8004ec0:	4313      	orrs	r3, r2
 8004ec2:	697a      	ldr	r2, [r7, #20]
 8004ec4:	4313      	orrs	r3, r2
 8004ec6:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004ec8:	68fb      	ldr	r3, [r7, #12]
 8004eca:	697a      	ldr	r2, [r7, #20]
 8004ecc:	609a      	str	r2, [r3, #8]
}
 8004ece:	bf00      	nop
 8004ed0:	371c      	adds	r7, #28
 8004ed2:	46bd      	mov	sp, r7
 8004ed4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ed8:	4770      	bx	lr

08004eda <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004eda:	b480      	push	{r7}
 8004edc:	b087      	sub	sp, #28
 8004ede:	af00      	add	r7, sp, #0
 8004ee0:	60f8      	str	r0, [r7, #12]
 8004ee2:	60b9      	str	r1, [r7, #8]
 8004ee4:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004ee6:	68bb      	ldr	r3, [r7, #8]
 8004ee8:	f003 031f 	and.w	r3, r3, #31
 8004eec:	2201      	movs	r2, #1
 8004eee:	fa02 f303 	lsl.w	r3, r2, r3
 8004ef2:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8004ef4:	68fb      	ldr	r3, [r7, #12]
 8004ef6:	6a1a      	ldr	r2, [r3, #32]
 8004ef8:	697b      	ldr	r3, [r7, #20]
 8004efa:	43db      	mvns	r3, r3
 8004efc:	401a      	ands	r2, r3
 8004efe:	68fb      	ldr	r3, [r7, #12]
 8004f00:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004f02:	68fb      	ldr	r3, [r7, #12]
 8004f04:	6a1a      	ldr	r2, [r3, #32]
 8004f06:	68bb      	ldr	r3, [r7, #8]
 8004f08:	f003 031f 	and.w	r3, r3, #31
 8004f0c:	6879      	ldr	r1, [r7, #4]
 8004f0e:	fa01 f303 	lsl.w	r3, r1, r3
 8004f12:	431a      	orrs	r2, r3
 8004f14:	68fb      	ldr	r3, [r7, #12]
 8004f16:	621a      	str	r2, [r3, #32]
}
 8004f18:	bf00      	nop
 8004f1a:	371c      	adds	r7, #28
 8004f1c:	46bd      	mov	sp, r7
 8004f1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f22:	4770      	bx	lr

08004f24 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004f24:	b480      	push	{r7}
 8004f26:	b085      	sub	sp, #20
 8004f28:	af00      	add	r7, sp, #0
 8004f2a:	6078      	str	r0, [r7, #4]
 8004f2c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004f34:	2b01      	cmp	r3, #1
 8004f36:	d101      	bne.n	8004f3c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004f38:	2302      	movs	r3, #2
 8004f3a:	e050      	b.n	8004fde <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	2201      	movs	r2, #1
 8004f40:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	2202      	movs	r2, #2
 8004f48:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	685b      	ldr	r3, [r3, #4]
 8004f52:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	681b      	ldr	r3, [r3, #0]
 8004f58:	689b      	ldr	r3, [r3, #8]
 8004f5a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004f5c:	68fb      	ldr	r3, [r7, #12]
 8004f5e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004f62:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004f64:	683b      	ldr	r3, [r7, #0]
 8004f66:	681b      	ldr	r3, [r3, #0]
 8004f68:	68fa      	ldr	r2, [r7, #12]
 8004f6a:	4313      	orrs	r3, r2
 8004f6c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	681b      	ldr	r3, [r3, #0]
 8004f72:	68fa      	ldr	r2, [r7, #12]
 8004f74:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	681b      	ldr	r3, [r3, #0]
 8004f7a:	4a1c      	ldr	r2, [pc, #112]	@ (8004fec <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8004f7c:	4293      	cmp	r3, r2
 8004f7e:	d018      	beq.n	8004fb2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	681b      	ldr	r3, [r3, #0]
 8004f84:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004f88:	d013      	beq.n	8004fb2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	681b      	ldr	r3, [r3, #0]
 8004f8e:	4a18      	ldr	r2, [pc, #96]	@ (8004ff0 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8004f90:	4293      	cmp	r3, r2
 8004f92:	d00e      	beq.n	8004fb2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	681b      	ldr	r3, [r3, #0]
 8004f98:	4a16      	ldr	r2, [pc, #88]	@ (8004ff4 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8004f9a:	4293      	cmp	r3, r2
 8004f9c:	d009      	beq.n	8004fb2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	681b      	ldr	r3, [r3, #0]
 8004fa2:	4a15      	ldr	r2, [pc, #84]	@ (8004ff8 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8004fa4:	4293      	cmp	r3, r2
 8004fa6:	d004      	beq.n	8004fb2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	681b      	ldr	r3, [r3, #0]
 8004fac:	4a13      	ldr	r2, [pc, #76]	@ (8004ffc <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8004fae:	4293      	cmp	r3, r2
 8004fb0:	d10c      	bne.n	8004fcc <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004fb2:	68bb      	ldr	r3, [r7, #8]
 8004fb4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004fb8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004fba:	683b      	ldr	r3, [r7, #0]
 8004fbc:	685b      	ldr	r3, [r3, #4]
 8004fbe:	68ba      	ldr	r2, [r7, #8]
 8004fc0:	4313      	orrs	r3, r2
 8004fc2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	681b      	ldr	r3, [r3, #0]
 8004fc8:	68ba      	ldr	r2, [r7, #8]
 8004fca:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	2201      	movs	r2, #1
 8004fd0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	2200      	movs	r2, #0
 8004fd8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004fdc:	2300      	movs	r3, #0
}
 8004fde:	4618      	mov	r0, r3
 8004fe0:	3714      	adds	r7, #20
 8004fe2:	46bd      	mov	sp, r7
 8004fe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fe8:	4770      	bx	lr
 8004fea:	bf00      	nop
 8004fec:	40010000 	.word	0x40010000
 8004ff0:	40000400 	.word	0x40000400
 8004ff4:	40000800 	.word	0x40000800
 8004ff8:	40000c00 	.word	0x40000c00
 8004ffc:	40014000 	.word	0x40014000

08005000 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005000:	b480      	push	{r7}
 8005002:	b083      	sub	sp, #12
 8005004:	af00      	add	r7, sp, #0
 8005006:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005008:	bf00      	nop
 800500a:	370c      	adds	r7, #12
 800500c:	46bd      	mov	sp, r7
 800500e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005012:	4770      	bx	lr

08005014 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005014:	b480      	push	{r7}
 8005016:	b083      	sub	sp, #12
 8005018:	af00      	add	r7, sp, #0
 800501a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800501c:	bf00      	nop
 800501e:	370c      	adds	r7, #12
 8005020:	46bd      	mov	sp, r7
 8005022:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005026:	4770      	bx	lr

08005028 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005028:	b580      	push	{r7, lr}
 800502a:	b082      	sub	sp, #8
 800502c:	af00      	add	r7, sp, #0
 800502e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	2b00      	cmp	r3, #0
 8005034:	d101      	bne.n	800503a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005036:	2301      	movs	r3, #1
 8005038:	e042      	b.n	80050c0 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005040:	b2db      	uxtb	r3, r3
 8005042:	2b00      	cmp	r3, #0
 8005044:	d106      	bne.n	8005054 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	2200      	movs	r2, #0
 800504a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800504e:	6878      	ldr	r0, [r7, #4]
 8005050:	f7fd f954 	bl	80022fc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	2224      	movs	r2, #36	@ 0x24
 8005058:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	681b      	ldr	r3, [r3, #0]
 8005060:	68da      	ldr	r2, [r3, #12]
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	681b      	ldr	r3, [r3, #0]
 8005066:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800506a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800506c:	6878      	ldr	r0, [r7, #4]
 800506e:	f000 fa95 	bl	800559c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	681b      	ldr	r3, [r3, #0]
 8005076:	691a      	ldr	r2, [r3, #16]
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	681b      	ldr	r3, [r3, #0]
 800507c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005080:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	681b      	ldr	r3, [r3, #0]
 8005086:	695a      	ldr	r2, [r3, #20]
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	681b      	ldr	r3, [r3, #0]
 800508c:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005090:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	681b      	ldr	r3, [r3, #0]
 8005096:	68da      	ldr	r2, [r3, #12]
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	681b      	ldr	r3, [r3, #0]
 800509c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80050a0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	2200      	movs	r2, #0
 80050a6:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	2220      	movs	r2, #32
 80050ac:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	2220      	movs	r2, #32
 80050b4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	2200      	movs	r2, #0
 80050bc:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80050be:	2300      	movs	r3, #0
}
 80050c0:	4618      	mov	r0, r3
 80050c2:	3708      	adds	r7, #8
 80050c4:	46bd      	mov	sp, r7
 80050c6:	bd80      	pop	{r7, pc}

080050c8 <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80050c8:	b580      	push	{r7, lr}
 80050ca:	b084      	sub	sp, #16
 80050cc:	af00      	add	r7, sp, #0
 80050ce:	60f8      	str	r0, [r7, #12]
 80050d0:	60b9      	str	r1, [r7, #8]
 80050d2:	4613      	mov	r3, r2
 80050d4:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80050d6:	68fb      	ldr	r3, [r7, #12]
 80050d8:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80050dc:	b2db      	uxtb	r3, r3
 80050de:	2b20      	cmp	r3, #32
 80050e0:	d112      	bne.n	8005108 <HAL_UART_Receive_DMA+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 80050e2:	68bb      	ldr	r3, [r7, #8]
 80050e4:	2b00      	cmp	r3, #0
 80050e6:	d002      	beq.n	80050ee <HAL_UART_Receive_DMA+0x26>
 80050e8:	88fb      	ldrh	r3, [r7, #6]
 80050ea:	2b00      	cmp	r3, #0
 80050ec:	d101      	bne.n	80050f2 <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 80050ee:	2301      	movs	r3, #1
 80050f0:	e00b      	b.n	800510a <HAL_UART_Receive_DMA+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80050f2:	68fb      	ldr	r3, [r7, #12]
 80050f4:	2200      	movs	r2, #0
 80050f6:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_DMA(huart, pData, Size));
 80050f8:	88fb      	ldrh	r3, [r7, #6]
 80050fa:	461a      	mov	r2, r3
 80050fc:	68b9      	ldr	r1, [r7, #8]
 80050fe:	68f8      	ldr	r0, [r7, #12]
 8005100:	f000 f926 	bl	8005350 <UART_Start_Receive_DMA>
 8005104:	4603      	mov	r3, r0
 8005106:	e000      	b.n	800510a <HAL_UART_Receive_DMA+0x42>
  }
  else
  {
    return HAL_BUSY;
 8005108:	2302      	movs	r3, #2
  }
}
 800510a:	4618      	mov	r0, r3
 800510c:	3710      	adds	r7, #16
 800510e:	46bd      	mov	sp, r7
 8005110:	bd80      	pop	{r7, pc}

08005112 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8005112:	b480      	push	{r7}
 8005114:	b083      	sub	sp, #12
 8005116:	af00      	add	r7, sp, #0
 8005118:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 800511a:	bf00      	nop
 800511c:	370c      	adds	r7, #12
 800511e:	46bd      	mov	sp, r7
 8005120:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005124:	4770      	bx	lr

08005126 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005126:	b480      	push	{r7}
 8005128:	b083      	sub	sp, #12
 800512a:	af00      	add	r7, sp, #0
 800512c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800512e:	bf00      	nop
 8005130:	370c      	adds	r7, #12
 8005132:	46bd      	mov	sp, r7
 8005134:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005138:	4770      	bx	lr

0800513a <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800513a:	b480      	push	{r7}
 800513c:	b083      	sub	sp, #12
 800513e:	af00      	add	r7, sp, #0
 8005140:	6078      	str	r0, [r7, #4]
 8005142:	460b      	mov	r3, r1
 8005144:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8005146:	bf00      	nop
 8005148:	370c      	adds	r7, #12
 800514a:	46bd      	mov	sp, r7
 800514c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005150:	4770      	bx	lr

08005152 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8005152:	b580      	push	{r7, lr}
 8005154:	b09c      	sub	sp, #112	@ 0x70
 8005156:	af00      	add	r7, sp, #0
 8005158:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800515e:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	681b      	ldr	r3, [r3, #0]
 8005164:	681b      	ldr	r3, [r3, #0]
 8005166:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800516a:	2b00      	cmp	r3, #0
 800516c:	d172      	bne.n	8005254 <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 800516e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005170:	2200      	movs	r2, #0
 8005172:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005174:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005176:	681b      	ldr	r3, [r3, #0]
 8005178:	330c      	adds	r3, #12
 800517a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800517c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800517e:	e853 3f00 	ldrex	r3, [r3]
 8005182:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8005184:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005186:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800518a:	66bb      	str	r3, [r7, #104]	@ 0x68
 800518c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800518e:	681b      	ldr	r3, [r3, #0]
 8005190:	330c      	adds	r3, #12
 8005192:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8005194:	65ba      	str	r2, [r7, #88]	@ 0x58
 8005196:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005198:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800519a:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800519c:	e841 2300 	strex	r3, r2, [r1]
 80051a0:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80051a2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80051a4:	2b00      	cmp	r3, #0
 80051a6:	d1e5      	bne.n	8005174 <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80051a8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80051aa:	681b      	ldr	r3, [r3, #0]
 80051ac:	3314      	adds	r3, #20
 80051ae:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80051b0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80051b2:	e853 3f00 	ldrex	r3, [r3]
 80051b6:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80051b8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80051ba:	f023 0301 	bic.w	r3, r3, #1
 80051be:	667b      	str	r3, [r7, #100]	@ 0x64
 80051c0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80051c2:	681b      	ldr	r3, [r3, #0]
 80051c4:	3314      	adds	r3, #20
 80051c6:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 80051c8:	647a      	str	r2, [r7, #68]	@ 0x44
 80051ca:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80051cc:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80051ce:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80051d0:	e841 2300 	strex	r3, r2, [r1]
 80051d4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80051d6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80051d8:	2b00      	cmp	r3, #0
 80051da:	d1e5      	bne.n	80051a8 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80051dc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80051de:	681b      	ldr	r3, [r3, #0]
 80051e0:	3314      	adds	r3, #20
 80051e2:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80051e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80051e6:	e853 3f00 	ldrex	r3, [r3]
 80051ea:	623b      	str	r3, [r7, #32]
   return(result);
 80051ec:	6a3b      	ldr	r3, [r7, #32]
 80051ee:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80051f2:	663b      	str	r3, [r7, #96]	@ 0x60
 80051f4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80051f6:	681b      	ldr	r3, [r3, #0]
 80051f8:	3314      	adds	r3, #20
 80051fa:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 80051fc:	633a      	str	r2, [r7, #48]	@ 0x30
 80051fe:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005200:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005202:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005204:	e841 2300 	strex	r3, r2, [r1]
 8005208:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800520a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800520c:	2b00      	cmp	r3, #0
 800520e:	d1e5      	bne.n	80051dc <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8005210:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005212:	2220      	movs	r2, #32
 8005214:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005218:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800521a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800521c:	2b01      	cmp	r3, #1
 800521e:	d119      	bne.n	8005254 <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005220:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005222:	681b      	ldr	r3, [r3, #0]
 8005224:	330c      	adds	r3, #12
 8005226:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005228:	693b      	ldr	r3, [r7, #16]
 800522a:	e853 3f00 	ldrex	r3, [r3]
 800522e:	60fb      	str	r3, [r7, #12]
   return(result);
 8005230:	68fb      	ldr	r3, [r7, #12]
 8005232:	f023 0310 	bic.w	r3, r3, #16
 8005236:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005238:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800523a:	681b      	ldr	r3, [r3, #0]
 800523c:	330c      	adds	r3, #12
 800523e:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8005240:	61fa      	str	r2, [r7, #28]
 8005242:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005244:	69b9      	ldr	r1, [r7, #24]
 8005246:	69fa      	ldr	r2, [r7, #28]
 8005248:	e841 2300 	strex	r3, r2, [r1]
 800524c:	617b      	str	r3, [r7, #20]
   return(result);
 800524e:	697b      	ldr	r3, [r7, #20]
 8005250:	2b00      	cmp	r3, #0
 8005252:	d1e5      	bne.n	8005220 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
   In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005254:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005256:	2200      	movs	r2, #0
 8005258:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800525a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800525c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800525e:	2b01      	cmp	r3, #1
 8005260:	d106      	bne.n	8005270 <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005262:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005264:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005266:	4619      	mov	r1, r3
 8005268:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800526a:	f7ff ff66 	bl	800513a <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800526e:	e002      	b.n	8005276 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 8005270:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8005272:	f7fc f9d9 	bl	8001628 <HAL_UART_RxCpltCallback>
}
 8005276:	bf00      	nop
 8005278:	3770      	adds	r7, #112	@ 0x70
 800527a:	46bd      	mov	sp, r7
 800527c:	bd80      	pop	{r7, pc}

0800527e <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800527e:	b580      	push	{r7, lr}
 8005280:	b084      	sub	sp, #16
 8005282:	af00      	add	r7, sp, #0
 8005284:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800528a:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 800528c:	68fb      	ldr	r3, [r7, #12]
 800528e:	2201      	movs	r2, #1
 8005290:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005292:	68fb      	ldr	r3, [r7, #12]
 8005294:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005296:	2b01      	cmp	r3, #1
 8005298:	d108      	bne.n	80052ac <UART_DMARxHalfCplt+0x2e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 800529a:	68fb      	ldr	r3, [r7, #12]
 800529c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800529e:	085b      	lsrs	r3, r3, #1
 80052a0:	b29b      	uxth	r3, r3
 80052a2:	4619      	mov	r1, r3
 80052a4:	68f8      	ldr	r0, [r7, #12]
 80052a6:	f7ff ff48 	bl	800513a <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80052aa:	e002      	b.n	80052b2 <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 80052ac:	68f8      	ldr	r0, [r7, #12]
 80052ae:	f7ff ff30 	bl	8005112 <HAL_UART_RxHalfCpltCallback>
}
 80052b2:	bf00      	nop
 80052b4:	3710      	adds	r7, #16
 80052b6:	46bd      	mov	sp, r7
 80052b8:	bd80      	pop	{r7, pc}

080052ba <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 80052ba:	b580      	push	{r7, lr}
 80052bc:	b084      	sub	sp, #16
 80052be:	af00      	add	r7, sp, #0
 80052c0:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 80052c2:	2300      	movs	r3, #0
 80052c4:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80052ca:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 80052cc:	68bb      	ldr	r3, [r7, #8]
 80052ce:	681b      	ldr	r3, [r3, #0]
 80052d0:	695b      	ldr	r3, [r3, #20]
 80052d2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80052d6:	2b80      	cmp	r3, #128	@ 0x80
 80052d8:	bf0c      	ite	eq
 80052da:	2301      	moveq	r3, #1
 80052dc:	2300      	movne	r3, #0
 80052de:	b2db      	uxtb	r3, r3
 80052e0:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 80052e2:	68bb      	ldr	r3, [r7, #8]
 80052e4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80052e8:	b2db      	uxtb	r3, r3
 80052ea:	2b21      	cmp	r3, #33	@ 0x21
 80052ec:	d108      	bne.n	8005300 <UART_DMAError+0x46>
 80052ee:	68fb      	ldr	r3, [r7, #12]
 80052f0:	2b00      	cmp	r3, #0
 80052f2:	d005      	beq.n	8005300 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 80052f4:	68bb      	ldr	r3, [r7, #8]
 80052f6:	2200      	movs	r2, #0
 80052f8:	84da      	strh	r2, [r3, #38]	@ 0x26
    UART_EndTxTransfer(huart);
 80052fa:	68b8      	ldr	r0, [r7, #8]
 80052fc:	f000 f8c2 	bl	8005484 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8005300:	68bb      	ldr	r3, [r7, #8]
 8005302:	681b      	ldr	r3, [r3, #0]
 8005304:	695b      	ldr	r3, [r3, #20]
 8005306:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800530a:	2b40      	cmp	r3, #64	@ 0x40
 800530c:	bf0c      	ite	eq
 800530e:	2301      	moveq	r3, #1
 8005310:	2300      	movne	r3, #0
 8005312:	b2db      	uxtb	r3, r3
 8005314:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8005316:	68bb      	ldr	r3, [r7, #8]
 8005318:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800531c:	b2db      	uxtb	r3, r3
 800531e:	2b22      	cmp	r3, #34	@ 0x22
 8005320:	d108      	bne.n	8005334 <UART_DMAError+0x7a>
 8005322:	68fb      	ldr	r3, [r7, #12]
 8005324:	2b00      	cmp	r3, #0
 8005326:	d005      	beq.n	8005334 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8005328:	68bb      	ldr	r3, [r7, #8]
 800532a:	2200      	movs	r2, #0
 800532c:	85da      	strh	r2, [r3, #46]	@ 0x2e
    UART_EndRxTransfer(huart);
 800532e:	68b8      	ldr	r0, [r7, #8]
 8005330:	f000 f8d0 	bl	80054d4 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8005334:	68bb      	ldr	r3, [r7, #8]
 8005336:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005338:	f043 0210 	orr.w	r2, r3, #16
 800533c:	68bb      	ldr	r3, [r7, #8]
 800533e:	645a      	str	r2, [r3, #68]	@ 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005340:	68b8      	ldr	r0, [r7, #8]
 8005342:	f7ff fef0 	bl	8005126 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005346:	bf00      	nop
 8005348:	3710      	adds	r7, #16
 800534a:	46bd      	mov	sp, r7
 800534c:	bd80      	pop	{r7, pc}
	...

08005350 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005350:	b580      	push	{r7, lr}
 8005352:	b098      	sub	sp, #96	@ 0x60
 8005354:	af00      	add	r7, sp, #0
 8005356:	60f8      	str	r0, [r7, #12]
 8005358:	60b9      	str	r1, [r7, #8]
 800535a:	4613      	mov	r3, r2
 800535c:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 800535e:	68ba      	ldr	r2, [r7, #8]
 8005360:	68fb      	ldr	r3, [r7, #12]
 8005362:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8005364:	68fb      	ldr	r3, [r7, #12]
 8005366:	88fa      	ldrh	r2, [r7, #6]
 8005368:	859a      	strh	r2, [r3, #44]	@ 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800536a:	68fb      	ldr	r3, [r7, #12]
 800536c:	2200      	movs	r2, #0
 800536e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005370:	68fb      	ldr	r3, [r7, #12]
 8005372:	2222      	movs	r2, #34	@ 0x22
 8005374:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8005378:	68fb      	ldr	r3, [r7, #12]
 800537a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800537c:	4a3e      	ldr	r2, [pc, #248]	@ (8005478 <UART_Start_Receive_DMA+0x128>)
 800537e:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8005380:	68fb      	ldr	r3, [r7, #12]
 8005382:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005384:	4a3d      	ldr	r2, [pc, #244]	@ (800547c <UART_Start_Receive_DMA+0x12c>)
 8005386:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8005388:	68fb      	ldr	r3, [r7, #12]
 800538a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800538c:	4a3c      	ldr	r2, [pc, #240]	@ (8005480 <UART_Start_Receive_DMA+0x130>)
 800538e:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 8005390:	68fb      	ldr	r3, [r7, #12]
 8005392:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005394:	2200      	movs	r2, #0
 8005396:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 8005398:	f107 0308 	add.w	r3, r7, #8
 800539c:	65fb      	str	r3, [r7, #92]	@ 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 800539e:	68fb      	ldr	r3, [r7, #12]
 80053a0:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 80053a2:	68fb      	ldr	r3, [r7, #12]
 80053a4:	681b      	ldr	r3, [r3, #0]
 80053a6:	3304      	adds	r3, #4
 80053a8:	4619      	mov	r1, r3
 80053aa:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80053ac:	681a      	ldr	r2, [r3, #0]
 80053ae:	88fb      	ldrh	r3, [r7, #6]
 80053b0:	f7fd fbda 	bl	8002b68 <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 80053b4:	2300      	movs	r3, #0
 80053b6:	613b      	str	r3, [r7, #16]
 80053b8:	68fb      	ldr	r3, [r7, #12]
 80053ba:	681b      	ldr	r3, [r3, #0]
 80053bc:	681b      	ldr	r3, [r3, #0]
 80053be:	613b      	str	r3, [r7, #16]
 80053c0:	68fb      	ldr	r3, [r7, #12]
 80053c2:	681b      	ldr	r3, [r3, #0]
 80053c4:	685b      	ldr	r3, [r3, #4]
 80053c6:	613b      	str	r3, [r7, #16]
 80053c8:	693b      	ldr	r3, [r7, #16]

  if (huart->Init.Parity != UART_PARITY_NONE)
 80053ca:	68fb      	ldr	r3, [r7, #12]
 80053cc:	691b      	ldr	r3, [r3, #16]
 80053ce:	2b00      	cmp	r3, #0
 80053d0:	d019      	beq.n	8005406 <UART_Start_Receive_DMA+0xb6>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80053d2:	68fb      	ldr	r3, [r7, #12]
 80053d4:	681b      	ldr	r3, [r3, #0]
 80053d6:	330c      	adds	r3, #12
 80053d8:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80053da:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80053dc:	e853 3f00 	ldrex	r3, [r3]
 80053e0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80053e2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80053e4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80053e8:	65bb      	str	r3, [r7, #88]	@ 0x58
 80053ea:	68fb      	ldr	r3, [r7, #12]
 80053ec:	681b      	ldr	r3, [r3, #0]
 80053ee:	330c      	adds	r3, #12
 80053f0:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80053f2:	64fa      	str	r2, [r7, #76]	@ 0x4c
 80053f4:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80053f6:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 80053f8:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80053fa:	e841 2300 	strex	r3, r2, [r1]
 80053fe:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8005400:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005402:	2b00      	cmp	r3, #0
 8005404:	d1e5      	bne.n	80053d2 <UART_Start_Receive_DMA+0x82>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005406:	68fb      	ldr	r3, [r7, #12]
 8005408:	681b      	ldr	r3, [r3, #0]
 800540a:	3314      	adds	r3, #20
 800540c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800540e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005410:	e853 3f00 	ldrex	r3, [r3]
 8005414:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005416:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005418:	f043 0301 	orr.w	r3, r3, #1
 800541c:	657b      	str	r3, [r7, #84]	@ 0x54
 800541e:	68fb      	ldr	r3, [r7, #12]
 8005420:	681b      	ldr	r3, [r3, #0]
 8005422:	3314      	adds	r3, #20
 8005424:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8005426:	63ba      	str	r2, [r7, #56]	@ 0x38
 8005428:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800542a:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 800542c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800542e:	e841 2300 	strex	r3, r2, [r1]
 8005432:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005434:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005436:	2b00      	cmp	r3, #0
 8005438:	d1e5      	bne.n	8005406 <UART_Start_Receive_DMA+0xb6>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800543a:	68fb      	ldr	r3, [r7, #12]
 800543c:	681b      	ldr	r3, [r3, #0]
 800543e:	3314      	adds	r3, #20
 8005440:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005442:	69bb      	ldr	r3, [r7, #24]
 8005444:	e853 3f00 	ldrex	r3, [r3]
 8005448:	617b      	str	r3, [r7, #20]
   return(result);
 800544a:	697b      	ldr	r3, [r7, #20]
 800544c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005450:	653b      	str	r3, [r7, #80]	@ 0x50
 8005452:	68fb      	ldr	r3, [r7, #12]
 8005454:	681b      	ldr	r3, [r3, #0]
 8005456:	3314      	adds	r3, #20
 8005458:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800545a:	627a      	str	r2, [r7, #36]	@ 0x24
 800545c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800545e:	6a39      	ldr	r1, [r7, #32]
 8005460:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005462:	e841 2300 	strex	r3, r2, [r1]
 8005466:	61fb      	str	r3, [r7, #28]
   return(result);
 8005468:	69fb      	ldr	r3, [r7, #28]
 800546a:	2b00      	cmp	r3, #0
 800546c:	d1e5      	bne.n	800543a <UART_Start_Receive_DMA+0xea>

  return HAL_OK;
 800546e:	2300      	movs	r3, #0
}
 8005470:	4618      	mov	r0, r3
 8005472:	3760      	adds	r7, #96	@ 0x60
 8005474:	46bd      	mov	sp, r7
 8005476:	bd80      	pop	{r7, pc}
 8005478:	08005153 	.word	0x08005153
 800547c:	0800527f 	.word	0x0800527f
 8005480:	080052bb 	.word	0x080052bb

08005484 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8005484:	b480      	push	{r7}
 8005486:	b089      	sub	sp, #36	@ 0x24
 8005488:	af00      	add	r7, sp, #0
 800548a:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	681b      	ldr	r3, [r3, #0]
 8005490:	330c      	adds	r3, #12
 8005492:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005494:	68fb      	ldr	r3, [r7, #12]
 8005496:	e853 3f00 	ldrex	r3, [r3]
 800549a:	60bb      	str	r3, [r7, #8]
   return(result);
 800549c:	68bb      	ldr	r3, [r7, #8]
 800549e:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 80054a2:	61fb      	str	r3, [r7, #28]
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	681b      	ldr	r3, [r3, #0]
 80054a8:	330c      	adds	r3, #12
 80054aa:	69fa      	ldr	r2, [r7, #28]
 80054ac:	61ba      	str	r2, [r7, #24]
 80054ae:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80054b0:	6979      	ldr	r1, [r7, #20]
 80054b2:	69ba      	ldr	r2, [r7, #24]
 80054b4:	e841 2300 	strex	r3, r2, [r1]
 80054b8:	613b      	str	r3, [r7, #16]
   return(result);
 80054ba:	693b      	ldr	r3, [r7, #16]
 80054bc:	2b00      	cmp	r3, #0
 80054be:	d1e5      	bne.n	800548c <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	2220      	movs	r2, #32
 80054c4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
}
 80054c8:	bf00      	nop
 80054ca:	3724      	adds	r7, #36	@ 0x24
 80054cc:	46bd      	mov	sp, r7
 80054ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054d2:	4770      	bx	lr

080054d4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80054d4:	b480      	push	{r7}
 80054d6:	b095      	sub	sp, #84	@ 0x54
 80054d8:	af00      	add	r7, sp, #0
 80054da:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	681b      	ldr	r3, [r3, #0]
 80054e0:	330c      	adds	r3, #12
 80054e2:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80054e4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80054e6:	e853 3f00 	ldrex	r3, [r3]
 80054ea:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80054ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80054ee:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80054f2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	681b      	ldr	r3, [r3, #0]
 80054f8:	330c      	adds	r3, #12
 80054fa:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80054fc:	643a      	str	r2, [r7, #64]	@ 0x40
 80054fe:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005500:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005502:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005504:	e841 2300 	strex	r3, r2, [r1]
 8005508:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800550a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800550c:	2b00      	cmp	r3, #0
 800550e:	d1e5      	bne.n	80054dc <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	681b      	ldr	r3, [r3, #0]
 8005514:	3314      	adds	r3, #20
 8005516:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005518:	6a3b      	ldr	r3, [r7, #32]
 800551a:	e853 3f00 	ldrex	r3, [r3]
 800551e:	61fb      	str	r3, [r7, #28]
   return(result);
 8005520:	69fb      	ldr	r3, [r7, #28]
 8005522:	f023 0301 	bic.w	r3, r3, #1
 8005526:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	681b      	ldr	r3, [r3, #0]
 800552c:	3314      	adds	r3, #20
 800552e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005530:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005532:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005534:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005536:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005538:	e841 2300 	strex	r3, r2, [r1]
 800553c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800553e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005540:	2b00      	cmp	r3, #0
 8005542:	d1e5      	bne.n	8005510 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005548:	2b01      	cmp	r3, #1
 800554a:	d119      	bne.n	8005580 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	681b      	ldr	r3, [r3, #0]
 8005550:	330c      	adds	r3, #12
 8005552:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005554:	68fb      	ldr	r3, [r7, #12]
 8005556:	e853 3f00 	ldrex	r3, [r3]
 800555a:	60bb      	str	r3, [r7, #8]
   return(result);
 800555c:	68bb      	ldr	r3, [r7, #8]
 800555e:	f023 0310 	bic.w	r3, r3, #16
 8005562:	647b      	str	r3, [r7, #68]	@ 0x44
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	681b      	ldr	r3, [r3, #0]
 8005568:	330c      	adds	r3, #12
 800556a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800556c:	61ba      	str	r2, [r7, #24]
 800556e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005570:	6979      	ldr	r1, [r7, #20]
 8005572:	69ba      	ldr	r2, [r7, #24]
 8005574:	e841 2300 	strex	r3, r2, [r1]
 8005578:	613b      	str	r3, [r7, #16]
   return(result);
 800557a:	693b      	ldr	r3, [r7, #16]
 800557c:	2b00      	cmp	r3, #0
 800557e:	d1e5      	bne.n	800554c <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	2220      	movs	r2, #32
 8005584:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	2200      	movs	r2, #0
 800558c:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800558e:	bf00      	nop
 8005590:	3754      	adds	r7, #84	@ 0x54
 8005592:	46bd      	mov	sp, r7
 8005594:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005598:	4770      	bx	lr
	...

0800559c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800559c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80055a0:	b0c0      	sub	sp, #256	@ 0x100
 80055a2:	af00      	add	r7, sp, #0
 80055a4:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80055a8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80055ac:	681b      	ldr	r3, [r3, #0]
 80055ae:	691b      	ldr	r3, [r3, #16]
 80055b0:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 80055b4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80055b8:	68d9      	ldr	r1, [r3, #12]
 80055ba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80055be:	681a      	ldr	r2, [r3, #0]
 80055c0:	ea40 0301 	orr.w	r3, r0, r1
 80055c4:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80055c6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80055ca:	689a      	ldr	r2, [r3, #8]
 80055cc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80055d0:	691b      	ldr	r3, [r3, #16]
 80055d2:	431a      	orrs	r2, r3
 80055d4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80055d8:	695b      	ldr	r3, [r3, #20]
 80055da:	431a      	orrs	r2, r3
 80055dc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80055e0:	69db      	ldr	r3, [r3, #28]
 80055e2:	4313      	orrs	r3, r2
 80055e4:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80055e8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80055ec:	681b      	ldr	r3, [r3, #0]
 80055ee:	68db      	ldr	r3, [r3, #12]
 80055f0:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 80055f4:	f021 010c 	bic.w	r1, r1, #12
 80055f8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80055fc:	681a      	ldr	r2, [r3, #0]
 80055fe:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8005602:	430b      	orrs	r3, r1
 8005604:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005606:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800560a:	681b      	ldr	r3, [r3, #0]
 800560c:	695b      	ldr	r3, [r3, #20]
 800560e:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8005612:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005616:	6999      	ldr	r1, [r3, #24]
 8005618:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800561c:	681a      	ldr	r2, [r3, #0]
 800561e:	ea40 0301 	orr.w	r3, r0, r1
 8005622:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005624:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005628:	681a      	ldr	r2, [r3, #0]
 800562a:	4b8f      	ldr	r3, [pc, #572]	@ (8005868 <UART_SetConfig+0x2cc>)
 800562c:	429a      	cmp	r2, r3
 800562e:	d005      	beq.n	800563c <UART_SetConfig+0xa0>
 8005630:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005634:	681a      	ldr	r2, [r3, #0]
 8005636:	4b8d      	ldr	r3, [pc, #564]	@ (800586c <UART_SetConfig+0x2d0>)
 8005638:	429a      	cmp	r2, r3
 800563a:	d104      	bne.n	8005646 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800563c:	f7fe fba8 	bl	8003d90 <HAL_RCC_GetPCLK2Freq>
 8005640:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8005644:	e003      	b.n	800564e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8005646:	f7fe fb8f 	bl	8003d68 <HAL_RCC_GetPCLK1Freq>
 800564a:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800564e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005652:	69db      	ldr	r3, [r3, #28]
 8005654:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005658:	f040 810c 	bne.w	8005874 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800565c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005660:	2200      	movs	r2, #0
 8005662:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8005666:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 800566a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 800566e:	4622      	mov	r2, r4
 8005670:	462b      	mov	r3, r5
 8005672:	1891      	adds	r1, r2, r2
 8005674:	65b9      	str	r1, [r7, #88]	@ 0x58
 8005676:	415b      	adcs	r3, r3
 8005678:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800567a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800567e:	4621      	mov	r1, r4
 8005680:	eb12 0801 	adds.w	r8, r2, r1
 8005684:	4629      	mov	r1, r5
 8005686:	eb43 0901 	adc.w	r9, r3, r1
 800568a:	f04f 0200 	mov.w	r2, #0
 800568e:	f04f 0300 	mov.w	r3, #0
 8005692:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005696:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800569a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800569e:	4690      	mov	r8, r2
 80056a0:	4699      	mov	r9, r3
 80056a2:	4623      	mov	r3, r4
 80056a4:	eb18 0303 	adds.w	r3, r8, r3
 80056a8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80056ac:	462b      	mov	r3, r5
 80056ae:	eb49 0303 	adc.w	r3, r9, r3
 80056b2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80056b6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80056ba:	685b      	ldr	r3, [r3, #4]
 80056bc:	2200      	movs	r2, #0
 80056be:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80056c2:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 80056c6:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80056ca:	460b      	mov	r3, r1
 80056cc:	18db      	adds	r3, r3, r3
 80056ce:	653b      	str	r3, [r7, #80]	@ 0x50
 80056d0:	4613      	mov	r3, r2
 80056d2:	eb42 0303 	adc.w	r3, r2, r3
 80056d6:	657b      	str	r3, [r7, #84]	@ 0x54
 80056d8:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 80056dc:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 80056e0:	f7fb fa8a 	bl	8000bf8 <__aeabi_uldivmod>
 80056e4:	4602      	mov	r2, r0
 80056e6:	460b      	mov	r3, r1
 80056e8:	4b61      	ldr	r3, [pc, #388]	@ (8005870 <UART_SetConfig+0x2d4>)
 80056ea:	fba3 2302 	umull	r2, r3, r3, r2
 80056ee:	095b      	lsrs	r3, r3, #5
 80056f0:	011c      	lsls	r4, r3, #4
 80056f2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80056f6:	2200      	movs	r2, #0
 80056f8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80056fc:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8005700:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8005704:	4642      	mov	r2, r8
 8005706:	464b      	mov	r3, r9
 8005708:	1891      	adds	r1, r2, r2
 800570a:	64b9      	str	r1, [r7, #72]	@ 0x48
 800570c:	415b      	adcs	r3, r3
 800570e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005710:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8005714:	4641      	mov	r1, r8
 8005716:	eb12 0a01 	adds.w	sl, r2, r1
 800571a:	4649      	mov	r1, r9
 800571c:	eb43 0b01 	adc.w	fp, r3, r1
 8005720:	f04f 0200 	mov.w	r2, #0
 8005724:	f04f 0300 	mov.w	r3, #0
 8005728:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800572c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8005730:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005734:	4692      	mov	sl, r2
 8005736:	469b      	mov	fp, r3
 8005738:	4643      	mov	r3, r8
 800573a:	eb1a 0303 	adds.w	r3, sl, r3
 800573e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005742:	464b      	mov	r3, r9
 8005744:	eb4b 0303 	adc.w	r3, fp, r3
 8005748:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800574c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005750:	685b      	ldr	r3, [r3, #4]
 8005752:	2200      	movs	r2, #0
 8005754:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005758:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 800575c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8005760:	460b      	mov	r3, r1
 8005762:	18db      	adds	r3, r3, r3
 8005764:	643b      	str	r3, [r7, #64]	@ 0x40
 8005766:	4613      	mov	r3, r2
 8005768:	eb42 0303 	adc.w	r3, r2, r3
 800576c:	647b      	str	r3, [r7, #68]	@ 0x44
 800576e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8005772:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8005776:	f7fb fa3f 	bl	8000bf8 <__aeabi_uldivmod>
 800577a:	4602      	mov	r2, r0
 800577c:	460b      	mov	r3, r1
 800577e:	4611      	mov	r1, r2
 8005780:	4b3b      	ldr	r3, [pc, #236]	@ (8005870 <UART_SetConfig+0x2d4>)
 8005782:	fba3 2301 	umull	r2, r3, r3, r1
 8005786:	095b      	lsrs	r3, r3, #5
 8005788:	2264      	movs	r2, #100	@ 0x64
 800578a:	fb02 f303 	mul.w	r3, r2, r3
 800578e:	1acb      	subs	r3, r1, r3
 8005790:	00db      	lsls	r3, r3, #3
 8005792:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8005796:	4b36      	ldr	r3, [pc, #216]	@ (8005870 <UART_SetConfig+0x2d4>)
 8005798:	fba3 2302 	umull	r2, r3, r3, r2
 800579c:	095b      	lsrs	r3, r3, #5
 800579e:	005b      	lsls	r3, r3, #1
 80057a0:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 80057a4:	441c      	add	r4, r3
 80057a6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80057aa:	2200      	movs	r2, #0
 80057ac:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80057b0:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 80057b4:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 80057b8:	4642      	mov	r2, r8
 80057ba:	464b      	mov	r3, r9
 80057bc:	1891      	adds	r1, r2, r2
 80057be:	63b9      	str	r1, [r7, #56]	@ 0x38
 80057c0:	415b      	adcs	r3, r3
 80057c2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80057c4:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80057c8:	4641      	mov	r1, r8
 80057ca:	1851      	adds	r1, r2, r1
 80057cc:	6339      	str	r1, [r7, #48]	@ 0x30
 80057ce:	4649      	mov	r1, r9
 80057d0:	414b      	adcs	r3, r1
 80057d2:	637b      	str	r3, [r7, #52]	@ 0x34
 80057d4:	f04f 0200 	mov.w	r2, #0
 80057d8:	f04f 0300 	mov.w	r3, #0
 80057dc:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 80057e0:	4659      	mov	r1, fp
 80057e2:	00cb      	lsls	r3, r1, #3
 80057e4:	4651      	mov	r1, sl
 80057e6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80057ea:	4651      	mov	r1, sl
 80057ec:	00ca      	lsls	r2, r1, #3
 80057ee:	4610      	mov	r0, r2
 80057f0:	4619      	mov	r1, r3
 80057f2:	4603      	mov	r3, r0
 80057f4:	4642      	mov	r2, r8
 80057f6:	189b      	adds	r3, r3, r2
 80057f8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80057fc:	464b      	mov	r3, r9
 80057fe:	460a      	mov	r2, r1
 8005800:	eb42 0303 	adc.w	r3, r2, r3
 8005804:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005808:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800580c:	685b      	ldr	r3, [r3, #4]
 800580e:	2200      	movs	r2, #0
 8005810:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8005814:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8005818:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800581c:	460b      	mov	r3, r1
 800581e:	18db      	adds	r3, r3, r3
 8005820:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005822:	4613      	mov	r3, r2
 8005824:	eb42 0303 	adc.w	r3, r2, r3
 8005828:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800582a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800582e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8005832:	f7fb f9e1 	bl	8000bf8 <__aeabi_uldivmod>
 8005836:	4602      	mov	r2, r0
 8005838:	460b      	mov	r3, r1
 800583a:	4b0d      	ldr	r3, [pc, #52]	@ (8005870 <UART_SetConfig+0x2d4>)
 800583c:	fba3 1302 	umull	r1, r3, r3, r2
 8005840:	095b      	lsrs	r3, r3, #5
 8005842:	2164      	movs	r1, #100	@ 0x64
 8005844:	fb01 f303 	mul.w	r3, r1, r3
 8005848:	1ad3      	subs	r3, r2, r3
 800584a:	00db      	lsls	r3, r3, #3
 800584c:	3332      	adds	r3, #50	@ 0x32
 800584e:	4a08      	ldr	r2, [pc, #32]	@ (8005870 <UART_SetConfig+0x2d4>)
 8005850:	fba2 2303 	umull	r2, r3, r2, r3
 8005854:	095b      	lsrs	r3, r3, #5
 8005856:	f003 0207 	and.w	r2, r3, #7
 800585a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800585e:	681b      	ldr	r3, [r3, #0]
 8005860:	4422      	add	r2, r4
 8005862:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8005864:	e106      	b.n	8005a74 <UART_SetConfig+0x4d8>
 8005866:	bf00      	nop
 8005868:	40011000 	.word	0x40011000
 800586c:	40011400 	.word	0x40011400
 8005870:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005874:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005878:	2200      	movs	r2, #0
 800587a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800587e:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8005882:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8005886:	4642      	mov	r2, r8
 8005888:	464b      	mov	r3, r9
 800588a:	1891      	adds	r1, r2, r2
 800588c:	6239      	str	r1, [r7, #32]
 800588e:	415b      	adcs	r3, r3
 8005890:	627b      	str	r3, [r7, #36]	@ 0x24
 8005892:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8005896:	4641      	mov	r1, r8
 8005898:	1854      	adds	r4, r2, r1
 800589a:	4649      	mov	r1, r9
 800589c:	eb43 0501 	adc.w	r5, r3, r1
 80058a0:	f04f 0200 	mov.w	r2, #0
 80058a4:	f04f 0300 	mov.w	r3, #0
 80058a8:	00eb      	lsls	r3, r5, #3
 80058aa:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80058ae:	00e2      	lsls	r2, r4, #3
 80058b0:	4614      	mov	r4, r2
 80058b2:	461d      	mov	r5, r3
 80058b4:	4643      	mov	r3, r8
 80058b6:	18e3      	adds	r3, r4, r3
 80058b8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80058bc:	464b      	mov	r3, r9
 80058be:	eb45 0303 	adc.w	r3, r5, r3
 80058c2:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80058c6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80058ca:	685b      	ldr	r3, [r3, #4]
 80058cc:	2200      	movs	r2, #0
 80058ce:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80058d2:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80058d6:	f04f 0200 	mov.w	r2, #0
 80058da:	f04f 0300 	mov.w	r3, #0
 80058de:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80058e2:	4629      	mov	r1, r5
 80058e4:	008b      	lsls	r3, r1, #2
 80058e6:	4621      	mov	r1, r4
 80058e8:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80058ec:	4621      	mov	r1, r4
 80058ee:	008a      	lsls	r2, r1, #2
 80058f0:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 80058f4:	f7fb f980 	bl	8000bf8 <__aeabi_uldivmod>
 80058f8:	4602      	mov	r2, r0
 80058fa:	460b      	mov	r3, r1
 80058fc:	4b60      	ldr	r3, [pc, #384]	@ (8005a80 <UART_SetConfig+0x4e4>)
 80058fe:	fba3 2302 	umull	r2, r3, r3, r2
 8005902:	095b      	lsrs	r3, r3, #5
 8005904:	011c      	lsls	r4, r3, #4
 8005906:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800590a:	2200      	movs	r2, #0
 800590c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8005910:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8005914:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8005918:	4642      	mov	r2, r8
 800591a:	464b      	mov	r3, r9
 800591c:	1891      	adds	r1, r2, r2
 800591e:	61b9      	str	r1, [r7, #24]
 8005920:	415b      	adcs	r3, r3
 8005922:	61fb      	str	r3, [r7, #28]
 8005924:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005928:	4641      	mov	r1, r8
 800592a:	1851      	adds	r1, r2, r1
 800592c:	6139      	str	r1, [r7, #16]
 800592e:	4649      	mov	r1, r9
 8005930:	414b      	adcs	r3, r1
 8005932:	617b      	str	r3, [r7, #20]
 8005934:	f04f 0200 	mov.w	r2, #0
 8005938:	f04f 0300 	mov.w	r3, #0
 800593c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005940:	4659      	mov	r1, fp
 8005942:	00cb      	lsls	r3, r1, #3
 8005944:	4651      	mov	r1, sl
 8005946:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800594a:	4651      	mov	r1, sl
 800594c:	00ca      	lsls	r2, r1, #3
 800594e:	4610      	mov	r0, r2
 8005950:	4619      	mov	r1, r3
 8005952:	4603      	mov	r3, r0
 8005954:	4642      	mov	r2, r8
 8005956:	189b      	adds	r3, r3, r2
 8005958:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800595c:	464b      	mov	r3, r9
 800595e:	460a      	mov	r2, r1
 8005960:	eb42 0303 	adc.w	r3, r2, r3
 8005964:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8005968:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800596c:	685b      	ldr	r3, [r3, #4]
 800596e:	2200      	movs	r2, #0
 8005970:	67bb      	str	r3, [r7, #120]	@ 0x78
 8005972:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8005974:	f04f 0200 	mov.w	r2, #0
 8005978:	f04f 0300 	mov.w	r3, #0
 800597c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8005980:	4649      	mov	r1, r9
 8005982:	008b      	lsls	r3, r1, #2
 8005984:	4641      	mov	r1, r8
 8005986:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800598a:	4641      	mov	r1, r8
 800598c:	008a      	lsls	r2, r1, #2
 800598e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8005992:	f7fb f931 	bl	8000bf8 <__aeabi_uldivmod>
 8005996:	4602      	mov	r2, r0
 8005998:	460b      	mov	r3, r1
 800599a:	4611      	mov	r1, r2
 800599c:	4b38      	ldr	r3, [pc, #224]	@ (8005a80 <UART_SetConfig+0x4e4>)
 800599e:	fba3 2301 	umull	r2, r3, r3, r1
 80059a2:	095b      	lsrs	r3, r3, #5
 80059a4:	2264      	movs	r2, #100	@ 0x64
 80059a6:	fb02 f303 	mul.w	r3, r2, r3
 80059aa:	1acb      	subs	r3, r1, r3
 80059ac:	011b      	lsls	r3, r3, #4
 80059ae:	3332      	adds	r3, #50	@ 0x32
 80059b0:	4a33      	ldr	r2, [pc, #204]	@ (8005a80 <UART_SetConfig+0x4e4>)
 80059b2:	fba2 2303 	umull	r2, r3, r2, r3
 80059b6:	095b      	lsrs	r3, r3, #5
 80059b8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80059bc:	441c      	add	r4, r3
 80059be:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80059c2:	2200      	movs	r2, #0
 80059c4:	673b      	str	r3, [r7, #112]	@ 0x70
 80059c6:	677a      	str	r2, [r7, #116]	@ 0x74
 80059c8:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 80059cc:	4642      	mov	r2, r8
 80059ce:	464b      	mov	r3, r9
 80059d0:	1891      	adds	r1, r2, r2
 80059d2:	60b9      	str	r1, [r7, #8]
 80059d4:	415b      	adcs	r3, r3
 80059d6:	60fb      	str	r3, [r7, #12]
 80059d8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80059dc:	4641      	mov	r1, r8
 80059de:	1851      	adds	r1, r2, r1
 80059e0:	6039      	str	r1, [r7, #0]
 80059e2:	4649      	mov	r1, r9
 80059e4:	414b      	adcs	r3, r1
 80059e6:	607b      	str	r3, [r7, #4]
 80059e8:	f04f 0200 	mov.w	r2, #0
 80059ec:	f04f 0300 	mov.w	r3, #0
 80059f0:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80059f4:	4659      	mov	r1, fp
 80059f6:	00cb      	lsls	r3, r1, #3
 80059f8:	4651      	mov	r1, sl
 80059fa:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80059fe:	4651      	mov	r1, sl
 8005a00:	00ca      	lsls	r2, r1, #3
 8005a02:	4610      	mov	r0, r2
 8005a04:	4619      	mov	r1, r3
 8005a06:	4603      	mov	r3, r0
 8005a08:	4642      	mov	r2, r8
 8005a0a:	189b      	adds	r3, r3, r2
 8005a0c:	66bb      	str	r3, [r7, #104]	@ 0x68
 8005a0e:	464b      	mov	r3, r9
 8005a10:	460a      	mov	r2, r1
 8005a12:	eb42 0303 	adc.w	r3, r2, r3
 8005a16:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8005a18:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005a1c:	685b      	ldr	r3, [r3, #4]
 8005a1e:	2200      	movs	r2, #0
 8005a20:	663b      	str	r3, [r7, #96]	@ 0x60
 8005a22:	667a      	str	r2, [r7, #100]	@ 0x64
 8005a24:	f04f 0200 	mov.w	r2, #0
 8005a28:	f04f 0300 	mov.w	r3, #0
 8005a2c:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8005a30:	4649      	mov	r1, r9
 8005a32:	008b      	lsls	r3, r1, #2
 8005a34:	4641      	mov	r1, r8
 8005a36:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005a3a:	4641      	mov	r1, r8
 8005a3c:	008a      	lsls	r2, r1, #2
 8005a3e:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8005a42:	f7fb f8d9 	bl	8000bf8 <__aeabi_uldivmod>
 8005a46:	4602      	mov	r2, r0
 8005a48:	460b      	mov	r3, r1
 8005a4a:	4b0d      	ldr	r3, [pc, #52]	@ (8005a80 <UART_SetConfig+0x4e4>)
 8005a4c:	fba3 1302 	umull	r1, r3, r3, r2
 8005a50:	095b      	lsrs	r3, r3, #5
 8005a52:	2164      	movs	r1, #100	@ 0x64
 8005a54:	fb01 f303 	mul.w	r3, r1, r3
 8005a58:	1ad3      	subs	r3, r2, r3
 8005a5a:	011b      	lsls	r3, r3, #4
 8005a5c:	3332      	adds	r3, #50	@ 0x32
 8005a5e:	4a08      	ldr	r2, [pc, #32]	@ (8005a80 <UART_SetConfig+0x4e4>)
 8005a60:	fba2 2303 	umull	r2, r3, r2, r3
 8005a64:	095b      	lsrs	r3, r3, #5
 8005a66:	f003 020f 	and.w	r2, r3, #15
 8005a6a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005a6e:	681b      	ldr	r3, [r3, #0]
 8005a70:	4422      	add	r2, r4
 8005a72:	609a      	str	r2, [r3, #8]
}
 8005a74:	bf00      	nop
 8005a76:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8005a7a:	46bd      	mov	sp, r7
 8005a7c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005a80:	51eb851f 	.word	0x51eb851f

08005a84 <arm_sin_f32>:
 8005a84:	eddf 7a1f 	vldr	s15, [pc, #124]	@ 8005b04 <arm_sin_f32+0x80>
 8005a88:	ee20 0a27 	vmul.f32	s0, s0, s15
 8005a8c:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8005a90:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005a94:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 8005a98:	d504      	bpl.n	8005aa4 <arm_sin_f32+0x20>
 8005a9a:	ee17 3a90 	vmov	r3, s15
 8005a9e:	3b01      	subs	r3, #1
 8005aa0:	ee07 3a90 	vmov	s15, r3
 8005aa4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005aa8:	ed9f 7a17 	vldr	s14, [pc, #92]	@ 8005b08 <arm_sin_f32+0x84>
 8005aac:	ee30 0a67 	vsub.f32	s0, s0, s15
 8005ab0:	ee20 0a07 	vmul.f32	s0, s0, s14
 8005ab4:	eefc 7ac0 	vcvt.u32.f32	s15, s0
 8005ab8:	ee17 3a90 	vmov	r3, s15
 8005abc:	b29b      	uxth	r3, r3
 8005abe:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005ac2:	d21a      	bcs.n	8005afa <arm_sin_f32+0x76>
 8005ac4:	ee07 3a90 	vmov	s15, r3
 8005ac8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005acc:	1c59      	adds	r1, r3, #1
 8005ace:	ee30 0a67 	vsub.f32	s0, s0, s15
 8005ad2:	4a0e      	ldr	r2, [pc, #56]	@ (8005b0c <arm_sin_f32+0x88>)
 8005ad4:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 8005ad8:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8005adc:	eb02 0281 	add.w	r2, r2, r1, lsl #2
 8005ae0:	ed93 7a00 	vldr	s14, [r3]
 8005ae4:	edd2 6a00 	vldr	s13, [r2]
 8005ae8:	ee77 7ac0 	vsub.f32	s15, s15, s0
 8005aec:	ee20 0a26 	vmul.f32	s0, s0, s13
 8005af0:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005af4:	ee37 0a80 	vadd.f32	s0, s15, s0
 8005af8:	4770      	bx	lr
 8005afa:	ee30 0a47 	vsub.f32	s0, s0, s14
 8005afe:	2101      	movs	r1, #1
 8005b00:	2300      	movs	r3, #0
 8005b02:	e7e6      	b.n	8005ad2 <arm_sin_f32+0x4e>
 8005b04:	3e22f983 	.word	0x3e22f983
 8005b08:	44000000 	.word	0x44000000
 8005b0c:	080084d0 	.word	0x080084d0

08005b10 <__cvt>:
 8005b10:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005b14:	ec57 6b10 	vmov	r6, r7, d0
 8005b18:	2f00      	cmp	r7, #0
 8005b1a:	460c      	mov	r4, r1
 8005b1c:	4619      	mov	r1, r3
 8005b1e:	463b      	mov	r3, r7
 8005b20:	bfbb      	ittet	lt
 8005b22:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8005b26:	461f      	movlt	r7, r3
 8005b28:	2300      	movge	r3, #0
 8005b2a:	232d      	movlt	r3, #45	@ 0x2d
 8005b2c:	700b      	strb	r3, [r1, #0]
 8005b2e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005b30:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8005b34:	4691      	mov	r9, r2
 8005b36:	f023 0820 	bic.w	r8, r3, #32
 8005b3a:	bfbc      	itt	lt
 8005b3c:	4632      	movlt	r2, r6
 8005b3e:	4616      	movlt	r6, r2
 8005b40:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8005b44:	d005      	beq.n	8005b52 <__cvt+0x42>
 8005b46:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8005b4a:	d100      	bne.n	8005b4e <__cvt+0x3e>
 8005b4c:	3401      	adds	r4, #1
 8005b4e:	2102      	movs	r1, #2
 8005b50:	e000      	b.n	8005b54 <__cvt+0x44>
 8005b52:	2103      	movs	r1, #3
 8005b54:	ab03      	add	r3, sp, #12
 8005b56:	9301      	str	r3, [sp, #4]
 8005b58:	ab02      	add	r3, sp, #8
 8005b5a:	9300      	str	r3, [sp, #0]
 8005b5c:	ec47 6b10 	vmov	d0, r6, r7
 8005b60:	4653      	mov	r3, sl
 8005b62:	4622      	mov	r2, r4
 8005b64:	f000 fe3c 	bl	80067e0 <_dtoa_r>
 8005b68:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8005b6c:	4605      	mov	r5, r0
 8005b6e:	d119      	bne.n	8005ba4 <__cvt+0x94>
 8005b70:	f019 0f01 	tst.w	r9, #1
 8005b74:	d00e      	beq.n	8005b94 <__cvt+0x84>
 8005b76:	eb00 0904 	add.w	r9, r0, r4
 8005b7a:	2200      	movs	r2, #0
 8005b7c:	2300      	movs	r3, #0
 8005b7e:	4630      	mov	r0, r6
 8005b80:	4639      	mov	r1, r7
 8005b82:	f7fa ffa9 	bl	8000ad8 <__aeabi_dcmpeq>
 8005b86:	b108      	cbz	r0, 8005b8c <__cvt+0x7c>
 8005b88:	f8cd 900c 	str.w	r9, [sp, #12]
 8005b8c:	2230      	movs	r2, #48	@ 0x30
 8005b8e:	9b03      	ldr	r3, [sp, #12]
 8005b90:	454b      	cmp	r3, r9
 8005b92:	d31e      	bcc.n	8005bd2 <__cvt+0xc2>
 8005b94:	9b03      	ldr	r3, [sp, #12]
 8005b96:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8005b98:	1b5b      	subs	r3, r3, r5
 8005b9a:	4628      	mov	r0, r5
 8005b9c:	6013      	str	r3, [r2, #0]
 8005b9e:	b004      	add	sp, #16
 8005ba0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005ba4:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8005ba8:	eb00 0904 	add.w	r9, r0, r4
 8005bac:	d1e5      	bne.n	8005b7a <__cvt+0x6a>
 8005bae:	7803      	ldrb	r3, [r0, #0]
 8005bb0:	2b30      	cmp	r3, #48	@ 0x30
 8005bb2:	d10a      	bne.n	8005bca <__cvt+0xba>
 8005bb4:	2200      	movs	r2, #0
 8005bb6:	2300      	movs	r3, #0
 8005bb8:	4630      	mov	r0, r6
 8005bba:	4639      	mov	r1, r7
 8005bbc:	f7fa ff8c 	bl	8000ad8 <__aeabi_dcmpeq>
 8005bc0:	b918      	cbnz	r0, 8005bca <__cvt+0xba>
 8005bc2:	f1c4 0401 	rsb	r4, r4, #1
 8005bc6:	f8ca 4000 	str.w	r4, [sl]
 8005bca:	f8da 3000 	ldr.w	r3, [sl]
 8005bce:	4499      	add	r9, r3
 8005bd0:	e7d3      	b.n	8005b7a <__cvt+0x6a>
 8005bd2:	1c59      	adds	r1, r3, #1
 8005bd4:	9103      	str	r1, [sp, #12]
 8005bd6:	701a      	strb	r2, [r3, #0]
 8005bd8:	e7d9      	b.n	8005b8e <__cvt+0x7e>

08005bda <__exponent>:
 8005bda:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005bdc:	2900      	cmp	r1, #0
 8005bde:	bfba      	itte	lt
 8005be0:	4249      	neglt	r1, r1
 8005be2:	232d      	movlt	r3, #45	@ 0x2d
 8005be4:	232b      	movge	r3, #43	@ 0x2b
 8005be6:	2909      	cmp	r1, #9
 8005be8:	7002      	strb	r2, [r0, #0]
 8005bea:	7043      	strb	r3, [r0, #1]
 8005bec:	dd29      	ble.n	8005c42 <__exponent+0x68>
 8005bee:	f10d 0307 	add.w	r3, sp, #7
 8005bf2:	461d      	mov	r5, r3
 8005bf4:	270a      	movs	r7, #10
 8005bf6:	461a      	mov	r2, r3
 8005bf8:	fbb1 f6f7 	udiv	r6, r1, r7
 8005bfc:	fb07 1416 	mls	r4, r7, r6, r1
 8005c00:	3430      	adds	r4, #48	@ 0x30
 8005c02:	f802 4c01 	strb.w	r4, [r2, #-1]
 8005c06:	460c      	mov	r4, r1
 8005c08:	2c63      	cmp	r4, #99	@ 0x63
 8005c0a:	f103 33ff 	add.w	r3, r3, #4294967295
 8005c0e:	4631      	mov	r1, r6
 8005c10:	dcf1      	bgt.n	8005bf6 <__exponent+0x1c>
 8005c12:	3130      	adds	r1, #48	@ 0x30
 8005c14:	1e94      	subs	r4, r2, #2
 8005c16:	f803 1c01 	strb.w	r1, [r3, #-1]
 8005c1a:	1c41      	adds	r1, r0, #1
 8005c1c:	4623      	mov	r3, r4
 8005c1e:	42ab      	cmp	r3, r5
 8005c20:	d30a      	bcc.n	8005c38 <__exponent+0x5e>
 8005c22:	f10d 0309 	add.w	r3, sp, #9
 8005c26:	1a9b      	subs	r3, r3, r2
 8005c28:	42ac      	cmp	r4, r5
 8005c2a:	bf88      	it	hi
 8005c2c:	2300      	movhi	r3, #0
 8005c2e:	3302      	adds	r3, #2
 8005c30:	4403      	add	r3, r0
 8005c32:	1a18      	subs	r0, r3, r0
 8005c34:	b003      	add	sp, #12
 8005c36:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005c38:	f813 6b01 	ldrb.w	r6, [r3], #1
 8005c3c:	f801 6f01 	strb.w	r6, [r1, #1]!
 8005c40:	e7ed      	b.n	8005c1e <__exponent+0x44>
 8005c42:	2330      	movs	r3, #48	@ 0x30
 8005c44:	3130      	adds	r1, #48	@ 0x30
 8005c46:	7083      	strb	r3, [r0, #2]
 8005c48:	70c1      	strb	r1, [r0, #3]
 8005c4a:	1d03      	adds	r3, r0, #4
 8005c4c:	e7f1      	b.n	8005c32 <__exponent+0x58>
	...

08005c50 <_printf_float>:
 8005c50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005c54:	b08d      	sub	sp, #52	@ 0x34
 8005c56:	460c      	mov	r4, r1
 8005c58:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8005c5c:	4616      	mov	r6, r2
 8005c5e:	461f      	mov	r7, r3
 8005c60:	4605      	mov	r5, r0
 8005c62:	f000 fcbb 	bl	80065dc <_localeconv_r>
 8005c66:	6803      	ldr	r3, [r0, #0]
 8005c68:	9304      	str	r3, [sp, #16]
 8005c6a:	4618      	mov	r0, r3
 8005c6c:	f7fa fb08 	bl	8000280 <strlen>
 8005c70:	2300      	movs	r3, #0
 8005c72:	930a      	str	r3, [sp, #40]	@ 0x28
 8005c74:	f8d8 3000 	ldr.w	r3, [r8]
 8005c78:	9005      	str	r0, [sp, #20]
 8005c7a:	3307      	adds	r3, #7
 8005c7c:	f023 0307 	bic.w	r3, r3, #7
 8005c80:	f103 0208 	add.w	r2, r3, #8
 8005c84:	f894 a018 	ldrb.w	sl, [r4, #24]
 8005c88:	f8d4 b000 	ldr.w	fp, [r4]
 8005c8c:	f8c8 2000 	str.w	r2, [r8]
 8005c90:	e9d3 8900 	ldrd	r8, r9, [r3]
 8005c94:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8005c98:	9307      	str	r3, [sp, #28]
 8005c9a:	f8cd 8018 	str.w	r8, [sp, #24]
 8005c9e:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8005ca2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005ca6:	4b9c      	ldr	r3, [pc, #624]	@ (8005f18 <_printf_float+0x2c8>)
 8005ca8:	f04f 32ff 	mov.w	r2, #4294967295
 8005cac:	f7fa ff46 	bl	8000b3c <__aeabi_dcmpun>
 8005cb0:	bb70      	cbnz	r0, 8005d10 <_printf_float+0xc0>
 8005cb2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005cb6:	4b98      	ldr	r3, [pc, #608]	@ (8005f18 <_printf_float+0x2c8>)
 8005cb8:	f04f 32ff 	mov.w	r2, #4294967295
 8005cbc:	f7fa ff20 	bl	8000b00 <__aeabi_dcmple>
 8005cc0:	bb30      	cbnz	r0, 8005d10 <_printf_float+0xc0>
 8005cc2:	2200      	movs	r2, #0
 8005cc4:	2300      	movs	r3, #0
 8005cc6:	4640      	mov	r0, r8
 8005cc8:	4649      	mov	r1, r9
 8005cca:	f7fa ff0f 	bl	8000aec <__aeabi_dcmplt>
 8005cce:	b110      	cbz	r0, 8005cd6 <_printf_float+0x86>
 8005cd0:	232d      	movs	r3, #45	@ 0x2d
 8005cd2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005cd6:	4a91      	ldr	r2, [pc, #580]	@ (8005f1c <_printf_float+0x2cc>)
 8005cd8:	4b91      	ldr	r3, [pc, #580]	@ (8005f20 <_printf_float+0x2d0>)
 8005cda:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8005cde:	bf94      	ite	ls
 8005ce0:	4690      	movls	r8, r2
 8005ce2:	4698      	movhi	r8, r3
 8005ce4:	2303      	movs	r3, #3
 8005ce6:	6123      	str	r3, [r4, #16]
 8005ce8:	f02b 0304 	bic.w	r3, fp, #4
 8005cec:	6023      	str	r3, [r4, #0]
 8005cee:	f04f 0900 	mov.w	r9, #0
 8005cf2:	9700      	str	r7, [sp, #0]
 8005cf4:	4633      	mov	r3, r6
 8005cf6:	aa0b      	add	r2, sp, #44	@ 0x2c
 8005cf8:	4621      	mov	r1, r4
 8005cfa:	4628      	mov	r0, r5
 8005cfc:	f000 f9d2 	bl	80060a4 <_printf_common>
 8005d00:	3001      	adds	r0, #1
 8005d02:	f040 808d 	bne.w	8005e20 <_printf_float+0x1d0>
 8005d06:	f04f 30ff 	mov.w	r0, #4294967295
 8005d0a:	b00d      	add	sp, #52	@ 0x34
 8005d0c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005d10:	4642      	mov	r2, r8
 8005d12:	464b      	mov	r3, r9
 8005d14:	4640      	mov	r0, r8
 8005d16:	4649      	mov	r1, r9
 8005d18:	f7fa ff10 	bl	8000b3c <__aeabi_dcmpun>
 8005d1c:	b140      	cbz	r0, 8005d30 <_printf_float+0xe0>
 8005d1e:	464b      	mov	r3, r9
 8005d20:	2b00      	cmp	r3, #0
 8005d22:	bfbc      	itt	lt
 8005d24:	232d      	movlt	r3, #45	@ 0x2d
 8005d26:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8005d2a:	4a7e      	ldr	r2, [pc, #504]	@ (8005f24 <_printf_float+0x2d4>)
 8005d2c:	4b7e      	ldr	r3, [pc, #504]	@ (8005f28 <_printf_float+0x2d8>)
 8005d2e:	e7d4      	b.n	8005cda <_printf_float+0x8a>
 8005d30:	6863      	ldr	r3, [r4, #4]
 8005d32:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8005d36:	9206      	str	r2, [sp, #24]
 8005d38:	1c5a      	adds	r2, r3, #1
 8005d3a:	d13b      	bne.n	8005db4 <_printf_float+0x164>
 8005d3c:	2306      	movs	r3, #6
 8005d3e:	6063      	str	r3, [r4, #4]
 8005d40:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8005d44:	2300      	movs	r3, #0
 8005d46:	6022      	str	r2, [r4, #0]
 8005d48:	9303      	str	r3, [sp, #12]
 8005d4a:	ab0a      	add	r3, sp, #40	@ 0x28
 8005d4c:	e9cd a301 	strd	sl, r3, [sp, #4]
 8005d50:	ab09      	add	r3, sp, #36	@ 0x24
 8005d52:	9300      	str	r3, [sp, #0]
 8005d54:	6861      	ldr	r1, [r4, #4]
 8005d56:	ec49 8b10 	vmov	d0, r8, r9
 8005d5a:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8005d5e:	4628      	mov	r0, r5
 8005d60:	f7ff fed6 	bl	8005b10 <__cvt>
 8005d64:	9b06      	ldr	r3, [sp, #24]
 8005d66:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8005d68:	2b47      	cmp	r3, #71	@ 0x47
 8005d6a:	4680      	mov	r8, r0
 8005d6c:	d129      	bne.n	8005dc2 <_printf_float+0x172>
 8005d6e:	1cc8      	adds	r0, r1, #3
 8005d70:	db02      	blt.n	8005d78 <_printf_float+0x128>
 8005d72:	6863      	ldr	r3, [r4, #4]
 8005d74:	4299      	cmp	r1, r3
 8005d76:	dd41      	ble.n	8005dfc <_printf_float+0x1ac>
 8005d78:	f1aa 0a02 	sub.w	sl, sl, #2
 8005d7c:	fa5f fa8a 	uxtb.w	sl, sl
 8005d80:	3901      	subs	r1, #1
 8005d82:	4652      	mov	r2, sl
 8005d84:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8005d88:	9109      	str	r1, [sp, #36]	@ 0x24
 8005d8a:	f7ff ff26 	bl	8005bda <__exponent>
 8005d8e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8005d90:	1813      	adds	r3, r2, r0
 8005d92:	2a01      	cmp	r2, #1
 8005d94:	4681      	mov	r9, r0
 8005d96:	6123      	str	r3, [r4, #16]
 8005d98:	dc02      	bgt.n	8005da0 <_printf_float+0x150>
 8005d9a:	6822      	ldr	r2, [r4, #0]
 8005d9c:	07d2      	lsls	r2, r2, #31
 8005d9e:	d501      	bpl.n	8005da4 <_printf_float+0x154>
 8005da0:	3301      	adds	r3, #1
 8005da2:	6123      	str	r3, [r4, #16]
 8005da4:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8005da8:	2b00      	cmp	r3, #0
 8005daa:	d0a2      	beq.n	8005cf2 <_printf_float+0xa2>
 8005dac:	232d      	movs	r3, #45	@ 0x2d
 8005dae:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005db2:	e79e      	b.n	8005cf2 <_printf_float+0xa2>
 8005db4:	9a06      	ldr	r2, [sp, #24]
 8005db6:	2a47      	cmp	r2, #71	@ 0x47
 8005db8:	d1c2      	bne.n	8005d40 <_printf_float+0xf0>
 8005dba:	2b00      	cmp	r3, #0
 8005dbc:	d1c0      	bne.n	8005d40 <_printf_float+0xf0>
 8005dbe:	2301      	movs	r3, #1
 8005dc0:	e7bd      	b.n	8005d3e <_printf_float+0xee>
 8005dc2:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8005dc6:	d9db      	bls.n	8005d80 <_printf_float+0x130>
 8005dc8:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8005dcc:	d118      	bne.n	8005e00 <_printf_float+0x1b0>
 8005dce:	2900      	cmp	r1, #0
 8005dd0:	6863      	ldr	r3, [r4, #4]
 8005dd2:	dd0b      	ble.n	8005dec <_printf_float+0x19c>
 8005dd4:	6121      	str	r1, [r4, #16]
 8005dd6:	b913      	cbnz	r3, 8005dde <_printf_float+0x18e>
 8005dd8:	6822      	ldr	r2, [r4, #0]
 8005dda:	07d0      	lsls	r0, r2, #31
 8005ddc:	d502      	bpl.n	8005de4 <_printf_float+0x194>
 8005dde:	3301      	adds	r3, #1
 8005de0:	440b      	add	r3, r1
 8005de2:	6123      	str	r3, [r4, #16]
 8005de4:	65a1      	str	r1, [r4, #88]	@ 0x58
 8005de6:	f04f 0900 	mov.w	r9, #0
 8005dea:	e7db      	b.n	8005da4 <_printf_float+0x154>
 8005dec:	b913      	cbnz	r3, 8005df4 <_printf_float+0x1a4>
 8005dee:	6822      	ldr	r2, [r4, #0]
 8005df0:	07d2      	lsls	r2, r2, #31
 8005df2:	d501      	bpl.n	8005df8 <_printf_float+0x1a8>
 8005df4:	3302      	adds	r3, #2
 8005df6:	e7f4      	b.n	8005de2 <_printf_float+0x192>
 8005df8:	2301      	movs	r3, #1
 8005dfa:	e7f2      	b.n	8005de2 <_printf_float+0x192>
 8005dfc:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8005e00:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005e02:	4299      	cmp	r1, r3
 8005e04:	db05      	blt.n	8005e12 <_printf_float+0x1c2>
 8005e06:	6823      	ldr	r3, [r4, #0]
 8005e08:	6121      	str	r1, [r4, #16]
 8005e0a:	07d8      	lsls	r0, r3, #31
 8005e0c:	d5ea      	bpl.n	8005de4 <_printf_float+0x194>
 8005e0e:	1c4b      	adds	r3, r1, #1
 8005e10:	e7e7      	b.n	8005de2 <_printf_float+0x192>
 8005e12:	2900      	cmp	r1, #0
 8005e14:	bfd4      	ite	le
 8005e16:	f1c1 0202 	rsble	r2, r1, #2
 8005e1a:	2201      	movgt	r2, #1
 8005e1c:	4413      	add	r3, r2
 8005e1e:	e7e0      	b.n	8005de2 <_printf_float+0x192>
 8005e20:	6823      	ldr	r3, [r4, #0]
 8005e22:	055a      	lsls	r2, r3, #21
 8005e24:	d407      	bmi.n	8005e36 <_printf_float+0x1e6>
 8005e26:	6923      	ldr	r3, [r4, #16]
 8005e28:	4642      	mov	r2, r8
 8005e2a:	4631      	mov	r1, r6
 8005e2c:	4628      	mov	r0, r5
 8005e2e:	47b8      	blx	r7
 8005e30:	3001      	adds	r0, #1
 8005e32:	d12b      	bne.n	8005e8c <_printf_float+0x23c>
 8005e34:	e767      	b.n	8005d06 <_printf_float+0xb6>
 8005e36:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8005e3a:	f240 80dd 	bls.w	8005ff8 <_printf_float+0x3a8>
 8005e3e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8005e42:	2200      	movs	r2, #0
 8005e44:	2300      	movs	r3, #0
 8005e46:	f7fa fe47 	bl	8000ad8 <__aeabi_dcmpeq>
 8005e4a:	2800      	cmp	r0, #0
 8005e4c:	d033      	beq.n	8005eb6 <_printf_float+0x266>
 8005e4e:	4a37      	ldr	r2, [pc, #220]	@ (8005f2c <_printf_float+0x2dc>)
 8005e50:	2301      	movs	r3, #1
 8005e52:	4631      	mov	r1, r6
 8005e54:	4628      	mov	r0, r5
 8005e56:	47b8      	blx	r7
 8005e58:	3001      	adds	r0, #1
 8005e5a:	f43f af54 	beq.w	8005d06 <_printf_float+0xb6>
 8005e5e:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8005e62:	4543      	cmp	r3, r8
 8005e64:	db02      	blt.n	8005e6c <_printf_float+0x21c>
 8005e66:	6823      	ldr	r3, [r4, #0]
 8005e68:	07d8      	lsls	r0, r3, #31
 8005e6a:	d50f      	bpl.n	8005e8c <_printf_float+0x23c>
 8005e6c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005e70:	4631      	mov	r1, r6
 8005e72:	4628      	mov	r0, r5
 8005e74:	47b8      	blx	r7
 8005e76:	3001      	adds	r0, #1
 8005e78:	f43f af45 	beq.w	8005d06 <_printf_float+0xb6>
 8005e7c:	f04f 0900 	mov.w	r9, #0
 8005e80:	f108 38ff 	add.w	r8, r8, #4294967295
 8005e84:	f104 0a1a 	add.w	sl, r4, #26
 8005e88:	45c8      	cmp	r8, r9
 8005e8a:	dc09      	bgt.n	8005ea0 <_printf_float+0x250>
 8005e8c:	6823      	ldr	r3, [r4, #0]
 8005e8e:	079b      	lsls	r3, r3, #30
 8005e90:	f100 8103 	bmi.w	800609a <_printf_float+0x44a>
 8005e94:	68e0      	ldr	r0, [r4, #12]
 8005e96:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005e98:	4298      	cmp	r0, r3
 8005e9a:	bfb8      	it	lt
 8005e9c:	4618      	movlt	r0, r3
 8005e9e:	e734      	b.n	8005d0a <_printf_float+0xba>
 8005ea0:	2301      	movs	r3, #1
 8005ea2:	4652      	mov	r2, sl
 8005ea4:	4631      	mov	r1, r6
 8005ea6:	4628      	mov	r0, r5
 8005ea8:	47b8      	blx	r7
 8005eaa:	3001      	adds	r0, #1
 8005eac:	f43f af2b 	beq.w	8005d06 <_printf_float+0xb6>
 8005eb0:	f109 0901 	add.w	r9, r9, #1
 8005eb4:	e7e8      	b.n	8005e88 <_printf_float+0x238>
 8005eb6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005eb8:	2b00      	cmp	r3, #0
 8005eba:	dc39      	bgt.n	8005f30 <_printf_float+0x2e0>
 8005ebc:	4a1b      	ldr	r2, [pc, #108]	@ (8005f2c <_printf_float+0x2dc>)
 8005ebe:	2301      	movs	r3, #1
 8005ec0:	4631      	mov	r1, r6
 8005ec2:	4628      	mov	r0, r5
 8005ec4:	47b8      	blx	r7
 8005ec6:	3001      	adds	r0, #1
 8005ec8:	f43f af1d 	beq.w	8005d06 <_printf_float+0xb6>
 8005ecc:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8005ed0:	ea59 0303 	orrs.w	r3, r9, r3
 8005ed4:	d102      	bne.n	8005edc <_printf_float+0x28c>
 8005ed6:	6823      	ldr	r3, [r4, #0]
 8005ed8:	07d9      	lsls	r1, r3, #31
 8005eda:	d5d7      	bpl.n	8005e8c <_printf_float+0x23c>
 8005edc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005ee0:	4631      	mov	r1, r6
 8005ee2:	4628      	mov	r0, r5
 8005ee4:	47b8      	blx	r7
 8005ee6:	3001      	adds	r0, #1
 8005ee8:	f43f af0d 	beq.w	8005d06 <_printf_float+0xb6>
 8005eec:	f04f 0a00 	mov.w	sl, #0
 8005ef0:	f104 0b1a 	add.w	fp, r4, #26
 8005ef4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005ef6:	425b      	negs	r3, r3
 8005ef8:	4553      	cmp	r3, sl
 8005efa:	dc01      	bgt.n	8005f00 <_printf_float+0x2b0>
 8005efc:	464b      	mov	r3, r9
 8005efe:	e793      	b.n	8005e28 <_printf_float+0x1d8>
 8005f00:	2301      	movs	r3, #1
 8005f02:	465a      	mov	r2, fp
 8005f04:	4631      	mov	r1, r6
 8005f06:	4628      	mov	r0, r5
 8005f08:	47b8      	blx	r7
 8005f0a:	3001      	adds	r0, #1
 8005f0c:	f43f aefb 	beq.w	8005d06 <_printf_float+0xb6>
 8005f10:	f10a 0a01 	add.w	sl, sl, #1
 8005f14:	e7ee      	b.n	8005ef4 <_printf_float+0x2a4>
 8005f16:	bf00      	nop
 8005f18:	7fefffff 	.word	0x7fefffff
 8005f1c:	08008cd4 	.word	0x08008cd4
 8005f20:	08008cd8 	.word	0x08008cd8
 8005f24:	08008cdc 	.word	0x08008cdc
 8005f28:	08008ce0 	.word	0x08008ce0
 8005f2c:	08008ce4 	.word	0x08008ce4
 8005f30:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8005f32:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8005f36:	4553      	cmp	r3, sl
 8005f38:	bfa8      	it	ge
 8005f3a:	4653      	movge	r3, sl
 8005f3c:	2b00      	cmp	r3, #0
 8005f3e:	4699      	mov	r9, r3
 8005f40:	dc36      	bgt.n	8005fb0 <_printf_float+0x360>
 8005f42:	f04f 0b00 	mov.w	fp, #0
 8005f46:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005f4a:	f104 021a 	add.w	r2, r4, #26
 8005f4e:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8005f50:	9306      	str	r3, [sp, #24]
 8005f52:	eba3 0309 	sub.w	r3, r3, r9
 8005f56:	455b      	cmp	r3, fp
 8005f58:	dc31      	bgt.n	8005fbe <_printf_float+0x36e>
 8005f5a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005f5c:	459a      	cmp	sl, r3
 8005f5e:	dc3a      	bgt.n	8005fd6 <_printf_float+0x386>
 8005f60:	6823      	ldr	r3, [r4, #0]
 8005f62:	07da      	lsls	r2, r3, #31
 8005f64:	d437      	bmi.n	8005fd6 <_printf_float+0x386>
 8005f66:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005f68:	ebaa 0903 	sub.w	r9, sl, r3
 8005f6c:	9b06      	ldr	r3, [sp, #24]
 8005f6e:	ebaa 0303 	sub.w	r3, sl, r3
 8005f72:	4599      	cmp	r9, r3
 8005f74:	bfa8      	it	ge
 8005f76:	4699      	movge	r9, r3
 8005f78:	f1b9 0f00 	cmp.w	r9, #0
 8005f7c:	dc33      	bgt.n	8005fe6 <_printf_float+0x396>
 8005f7e:	f04f 0800 	mov.w	r8, #0
 8005f82:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005f86:	f104 0b1a 	add.w	fp, r4, #26
 8005f8a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005f8c:	ebaa 0303 	sub.w	r3, sl, r3
 8005f90:	eba3 0309 	sub.w	r3, r3, r9
 8005f94:	4543      	cmp	r3, r8
 8005f96:	f77f af79 	ble.w	8005e8c <_printf_float+0x23c>
 8005f9a:	2301      	movs	r3, #1
 8005f9c:	465a      	mov	r2, fp
 8005f9e:	4631      	mov	r1, r6
 8005fa0:	4628      	mov	r0, r5
 8005fa2:	47b8      	blx	r7
 8005fa4:	3001      	adds	r0, #1
 8005fa6:	f43f aeae 	beq.w	8005d06 <_printf_float+0xb6>
 8005faa:	f108 0801 	add.w	r8, r8, #1
 8005fae:	e7ec      	b.n	8005f8a <_printf_float+0x33a>
 8005fb0:	4642      	mov	r2, r8
 8005fb2:	4631      	mov	r1, r6
 8005fb4:	4628      	mov	r0, r5
 8005fb6:	47b8      	blx	r7
 8005fb8:	3001      	adds	r0, #1
 8005fba:	d1c2      	bne.n	8005f42 <_printf_float+0x2f2>
 8005fbc:	e6a3      	b.n	8005d06 <_printf_float+0xb6>
 8005fbe:	2301      	movs	r3, #1
 8005fc0:	4631      	mov	r1, r6
 8005fc2:	4628      	mov	r0, r5
 8005fc4:	9206      	str	r2, [sp, #24]
 8005fc6:	47b8      	blx	r7
 8005fc8:	3001      	adds	r0, #1
 8005fca:	f43f ae9c 	beq.w	8005d06 <_printf_float+0xb6>
 8005fce:	9a06      	ldr	r2, [sp, #24]
 8005fd0:	f10b 0b01 	add.w	fp, fp, #1
 8005fd4:	e7bb      	b.n	8005f4e <_printf_float+0x2fe>
 8005fd6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005fda:	4631      	mov	r1, r6
 8005fdc:	4628      	mov	r0, r5
 8005fde:	47b8      	blx	r7
 8005fe0:	3001      	adds	r0, #1
 8005fe2:	d1c0      	bne.n	8005f66 <_printf_float+0x316>
 8005fe4:	e68f      	b.n	8005d06 <_printf_float+0xb6>
 8005fe6:	9a06      	ldr	r2, [sp, #24]
 8005fe8:	464b      	mov	r3, r9
 8005fea:	4442      	add	r2, r8
 8005fec:	4631      	mov	r1, r6
 8005fee:	4628      	mov	r0, r5
 8005ff0:	47b8      	blx	r7
 8005ff2:	3001      	adds	r0, #1
 8005ff4:	d1c3      	bne.n	8005f7e <_printf_float+0x32e>
 8005ff6:	e686      	b.n	8005d06 <_printf_float+0xb6>
 8005ff8:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8005ffc:	f1ba 0f01 	cmp.w	sl, #1
 8006000:	dc01      	bgt.n	8006006 <_printf_float+0x3b6>
 8006002:	07db      	lsls	r3, r3, #31
 8006004:	d536      	bpl.n	8006074 <_printf_float+0x424>
 8006006:	2301      	movs	r3, #1
 8006008:	4642      	mov	r2, r8
 800600a:	4631      	mov	r1, r6
 800600c:	4628      	mov	r0, r5
 800600e:	47b8      	blx	r7
 8006010:	3001      	adds	r0, #1
 8006012:	f43f ae78 	beq.w	8005d06 <_printf_float+0xb6>
 8006016:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800601a:	4631      	mov	r1, r6
 800601c:	4628      	mov	r0, r5
 800601e:	47b8      	blx	r7
 8006020:	3001      	adds	r0, #1
 8006022:	f43f ae70 	beq.w	8005d06 <_printf_float+0xb6>
 8006026:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800602a:	2200      	movs	r2, #0
 800602c:	2300      	movs	r3, #0
 800602e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006032:	f7fa fd51 	bl	8000ad8 <__aeabi_dcmpeq>
 8006036:	b9c0      	cbnz	r0, 800606a <_printf_float+0x41a>
 8006038:	4653      	mov	r3, sl
 800603a:	f108 0201 	add.w	r2, r8, #1
 800603e:	4631      	mov	r1, r6
 8006040:	4628      	mov	r0, r5
 8006042:	47b8      	blx	r7
 8006044:	3001      	adds	r0, #1
 8006046:	d10c      	bne.n	8006062 <_printf_float+0x412>
 8006048:	e65d      	b.n	8005d06 <_printf_float+0xb6>
 800604a:	2301      	movs	r3, #1
 800604c:	465a      	mov	r2, fp
 800604e:	4631      	mov	r1, r6
 8006050:	4628      	mov	r0, r5
 8006052:	47b8      	blx	r7
 8006054:	3001      	adds	r0, #1
 8006056:	f43f ae56 	beq.w	8005d06 <_printf_float+0xb6>
 800605a:	f108 0801 	add.w	r8, r8, #1
 800605e:	45d0      	cmp	r8, sl
 8006060:	dbf3      	blt.n	800604a <_printf_float+0x3fa>
 8006062:	464b      	mov	r3, r9
 8006064:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8006068:	e6df      	b.n	8005e2a <_printf_float+0x1da>
 800606a:	f04f 0800 	mov.w	r8, #0
 800606e:	f104 0b1a 	add.w	fp, r4, #26
 8006072:	e7f4      	b.n	800605e <_printf_float+0x40e>
 8006074:	2301      	movs	r3, #1
 8006076:	4642      	mov	r2, r8
 8006078:	e7e1      	b.n	800603e <_printf_float+0x3ee>
 800607a:	2301      	movs	r3, #1
 800607c:	464a      	mov	r2, r9
 800607e:	4631      	mov	r1, r6
 8006080:	4628      	mov	r0, r5
 8006082:	47b8      	blx	r7
 8006084:	3001      	adds	r0, #1
 8006086:	f43f ae3e 	beq.w	8005d06 <_printf_float+0xb6>
 800608a:	f108 0801 	add.w	r8, r8, #1
 800608e:	68e3      	ldr	r3, [r4, #12]
 8006090:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8006092:	1a5b      	subs	r3, r3, r1
 8006094:	4543      	cmp	r3, r8
 8006096:	dcf0      	bgt.n	800607a <_printf_float+0x42a>
 8006098:	e6fc      	b.n	8005e94 <_printf_float+0x244>
 800609a:	f04f 0800 	mov.w	r8, #0
 800609e:	f104 0919 	add.w	r9, r4, #25
 80060a2:	e7f4      	b.n	800608e <_printf_float+0x43e>

080060a4 <_printf_common>:
 80060a4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80060a8:	4616      	mov	r6, r2
 80060aa:	4698      	mov	r8, r3
 80060ac:	688a      	ldr	r2, [r1, #8]
 80060ae:	690b      	ldr	r3, [r1, #16]
 80060b0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80060b4:	4293      	cmp	r3, r2
 80060b6:	bfb8      	it	lt
 80060b8:	4613      	movlt	r3, r2
 80060ba:	6033      	str	r3, [r6, #0]
 80060bc:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80060c0:	4607      	mov	r7, r0
 80060c2:	460c      	mov	r4, r1
 80060c4:	b10a      	cbz	r2, 80060ca <_printf_common+0x26>
 80060c6:	3301      	adds	r3, #1
 80060c8:	6033      	str	r3, [r6, #0]
 80060ca:	6823      	ldr	r3, [r4, #0]
 80060cc:	0699      	lsls	r1, r3, #26
 80060ce:	bf42      	ittt	mi
 80060d0:	6833      	ldrmi	r3, [r6, #0]
 80060d2:	3302      	addmi	r3, #2
 80060d4:	6033      	strmi	r3, [r6, #0]
 80060d6:	6825      	ldr	r5, [r4, #0]
 80060d8:	f015 0506 	ands.w	r5, r5, #6
 80060dc:	d106      	bne.n	80060ec <_printf_common+0x48>
 80060de:	f104 0a19 	add.w	sl, r4, #25
 80060e2:	68e3      	ldr	r3, [r4, #12]
 80060e4:	6832      	ldr	r2, [r6, #0]
 80060e6:	1a9b      	subs	r3, r3, r2
 80060e8:	42ab      	cmp	r3, r5
 80060ea:	dc26      	bgt.n	800613a <_printf_common+0x96>
 80060ec:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80060f0:	6822      	ldr	r2, [r4, #0]
 80060f2:	3b00      	subs	r3, #0
 80060f4:	bf18      	it	ne
 80060f6:	2301      	movne	r3, #1
 80060f8:	0692      	lsls	r2, r2, #26
 80060fa:	d42b      	bmi.n	8006154 <_printf_common+0xb0>
 80060fc:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8006100:	4641      	mov	r1, r8
 8006102:	4638      	mov	r0, r7
 8006104:	47c8      	blx	r9
 8006106:	3001      	adds	r0, #1
 8006108:	d01e      	beq.n	8006148 <_printf_common+0xa4>
 800610a:	6823      	ldr	r3, [r4, #0]
 800610c:	6922      	ldr	r2, [r4, #16]
 800610e:	f003 0306 	and.w	r3, r3, #6
 8006112:	2b04      	cmp	r3, #4
 8006114:	bf02      	ittt	eq
 8006116:	68e5      	ldreq	r5, [r4, #12]
 8006118:	6833      	ldreq	r3, [r6, #0]
 800611a:	1aed      	subeq	r5, r5, r3
 800611c:	68a3      	ldr	r3, [r4, #8]
 800611e:	bf0c      	ite	eq
 8006120:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006124:	2500      	movne	r5, #0
 8006126:	4293      	cmp	r3, r2
 8006128:	bfc4      	itt	gt
 800612a:	1a9b      	subgt	r3, r3, r2
 800612c:	18ed      	addgt	r5, r5, r3
 800612e:	2600      	movs	r6, #0
 8006130:	341a      	adds	r4, #26
 8006132:	42b5      	cmp	r5, r6
 8006134:	d11a      	bne.n	800616c <_printf_common+0xc8>
 8006136:	2000      	movs	r0, #0
 8006138:	e008      	b.n	800614c <_printf_common+0xa8>
 800613a:	2301      	movs	r3, #1
 800613c:	4652      	mov	r2, sl
 800613e:	4641      	mov	r1, r8
 8006140:	4638      	mov	r0, r7
 8006142:	47c8      	blx	r9
 8006144:	3001      	adds	r0, #1
 8006146:	d103      	bne.n	8006150 <_printf_common+0xac>
 8006148:	f04f 30ff 	mov.w	r0, #4294967295
 800614c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006150:	3501      	adds	r5, #1
 8006152:	e7c6      	b.n	80060e2 <_printf_common+0x3e>
 8006154:	18e1      	adds	r1, r4, r3
 8006156:	1c5a      	adds	r2, r3, #1
 8006158:	2030      	movs	r0, #48	@ 0x30
 800615a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800615e:	4422      	add	r2, r4
 8006160:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8006164:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8006168:	3302      	adds	r3, #2
 800616a:	e7c7      	b.n	80060fc <_printf_common+0x58>
 800616c:	2301      	movs	r3, #1
 800616e:	4622      	mov	r2, r4
 8006170:	4641      	mov	r1, r8
 8006172:	4638      	mov	r0, r7
 8006174:	47c8      	blx	r9
 8006176:	3001      	adds	r0, #1
 8006178:	d0e6      	beq.n	8006148 <_printf_common+0xa4>
 800617a:	3601      	adds	r6, #1
 800617c:	e7d9      	b.n	8006132 <_printf_common+0x8e>
	...

08006180 <_printf_i>:
 8006180:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006184:	7e0f      	ldrb	r7, [r1, #24]
 8006186:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8006188:	2f78      	cmp	r7, #120	@ 0x78
 800618a:	4691      	mov	r9, r2
 800618c:	4680      	mov	r8, r0
 800618e:	460c      	mov	r4, r1
 8006190:	469a      	mov	sl, r3
 8006192:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8006196:	d807      	bhi.n	80061a8 <_printf_i+0x28>
 8006198:	2f62      	cmp	r7, #98	@ 0x62
 800619a:	d80a      	bhi.n	80061b2 <_printf_i+0x32>
 800619c:	2f00      	cmp	r7, #0
 800619e:	f000 80d2 	beq.w	8006346 <_printf_i+0x1c6>
 80061a2:	2f58      	cmp	r7, #88	@ 0x58
 80061a4:	f000 80b9 	beq.w	800631a <_printf_i+0x19a>
 80061a8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80061ac:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80061b0:	e03a      	b.n	8006228 <_printf_i+0xa8>
 80061b2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80061b6:	2b15      	cmp	r3, #21
 80061b8:	d8f6      	bhi.n	80061a8 <_printf_i+0x28>
 80061ba:	a101      	add	r1, pc, #4	@ (adr r1, 80061c0 <_printf_i+0x40>)
 80061bc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80061c0:	08006219 	.word	0x08006219
 80061c4:	0800622d 	.word	0x0800622d
 80061c8:	080061a9 	.word	0x080061a9
 80061cc:	080061a9 	.word	0x080061a9
 80061d0:	080061a9 	.word	0x080061a9
 80061d4:	080061a9 	.word	0x080061a9
 80061d8:	0800622d 	.word	0x0800622d
 80061dc:	080061a9 	.word	0x080061a9
 80061e0:	080061a9 	.word	0x080061a9
 80061e4:	080061a9 	.word	0x080061a9
 80061e8:	080061a9 	.word	0x080061a9
 80061ec:	0800632d 	.word	0x0800632d
 80061f0:	08006257 	.word	0x08006257
 80061f4:	080062e7 	.word	0x080062e7
 80061f8:	080061a9 	.word	0x080061a9
 80061fc:	080061a9 	.word	0x080061a9
 8006200:	0800634f 	.word	0x0800634f
 8006204:	080061a9 	.word	0x080061a9
 8006208:	08006257 	.word	0x08006257
 800620c:	080061a9 	.word	0x080061a9
 8006210:	080061a9 	.word	0x080061a9
 8006214:	080062ef 	.word	0x080062ef
 8006218:	6833      	ldr	r3, [r6, #0]
 800621a:	1d1a      	adds	r2, r3, #4
 800621c:	681b      	ldr	r3, [r3, #0]
 800621e:	6032      	str	r2, [r6, #0]
 8006220:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006224:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8006228:	2301      	movs	r3, #1
 800622a:	e09d      	b.n	8006368 <_printf_i+0x1e8>
 800622c:	6833      	ldr	r3, [r6, #0]
 800622e:	6820      	ldr	r0, [r4, #0]
 8006230:	1d19      	adds	r1, r3, #4
 8006232:	6031      	str	r1, [r6, #0]
 8006234:	0606      	lsls	r6, r0, #24
 8006236:	d501      	bpl.n	800623c <_printf_i+0xbc>
 8006238:	681d      	ldr	r5, [r3, #0]
 800623a:	e003      	b.n	8006244 <_printf_i+0xc4>
 800623c:	0645      	lsls	r5, r0, #25
 800623e:	d5fb      	bpl.n	8006238 <_printf_i+0xb8>
 8006240:	f9b3 5000 	ldrsh.w	r5, [r3]
 8006244:	2d00      	cmp	r5, #0
 8006246:	da03      	bge.n	8006250 <_printf_i+0xd0>
 8006248:	232d      	movs	r3, #45	@ 0x2d
 800624a:	426d      	negs	r5, r5
 800624c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006250:	4859      	ldr	r0, [pc, #356]	@ (80063b8 <_printf_i+0x238>)
 8006252:	230a      	movs	r3, #10
 8006254:	e011      	b.n	800627a <_printf_i+0xfa>
 8006256:	6821      	ldr	r1, [r4, #0]
 8006258:	6833      	ldr	r3, [r6, #0]
 800625a:	0608      	lsls	r0, r1, #24
 800625c:	f853 5b04 	ldr.w	r5, [r3], #4
 8006260:	d402      	bmi.n	8006268 <_printf_i+0xe8>
 8006262:	0649      	lsls	r1, r1, #25
 8006264:	bf48      	it	mi
 8006266:	b2ad      	uxthmi	r5, r5
 8006268:	2f6f      	cmp	r7, #111	@ 0x6f
 800626a:	4853      	ldr	r0, [pc, #332]	@ (80063b8 <_printf_i+0x238>)
 800626c:	6033      	str	r3, [r6, #0]
 800626e:	bf14      	ite	ne
 8006270:	230a      	movne	r3, #10
 8006272:	2308      	moveq	r3, #8
 8006274:	2100      	movs	r1, #0
 8006276:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800627a:	6866      	ldr	r6, [r4, #4]
 800627c:	60a6      	str	r6, [r4, #8]
 800627e:	2e00      	cmp	r6, #0
 8006280:	bfa2      	ittt	ge
 8006282:	6821      	ldrge	r1, [r4, #0]
 8006284:	f021 0104 	bicge.w	r1, r1, #4
 8006288:	6021      	strge	r1, [r4, #0]
 800628a:	b90d      	cbnz	r5, 8006290 <_printf_i+0x110>
 800628c:	2e00      	cmp	r6, #0
 800628e:	d04b      	beq.n	8006328 <_printf_i+0x1a8>
 8006290:	4616      	mov	r6, r2
 8006292:	fbb5 f1f3 	udiv	r1, r5, r3
 8006296:	fb03 5711 	mls	r7, r3, r1, r5
 800629a:	5dc7      	ldrb	r7, [r0, r7]
 800629c:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80062a0:	462f      	mov	r7, r5
 80062a2:	42bb      	cmp	r3, r7
 80062a4:	460d      	mov	r5, r1
 80062a6:	d9f4      	bls.n	8006292 <_printf_i+0x112>
 80062a8:	2b08      	cmp	r3, #8
 80062aa:	d10b      	bne.n	80062c4 <_printf_i+0x144>
 80062ac:	6823      	ldr	r3, [r4, #0]
 80062ae:	07df      	lsls	r7, r3, #31
 80062b0:	d508      	bpl.n	80062c4 <_printf_i+0x144>
 80062b2:	6923      	ldr	r3, [r4, #16]
 80062b4:	6861      	ldr	r1, [r4, #4]
 80062b6:	4299      	cmp	r1, r3
 80062b8:	bfde      	ittt	le
 80062ba:	2330      	movle	r3, #48	@ 0x30
 80062bc:	f806 3c01 	strble.w	r3, [r6, #-1]
 80062c0:	f106 36ff 	addle.w	r6, r6, #4294967295
 80062c4:	1b92      	subs	r2, r2, r6
 80062c6:	6122      	str	r2, [r4, #16]
 80062c8:	f8cd a000 	str.w	sl, [sp]
 80062cc:	464b      	mov	r3, r9
 80062ce:	aa03      	add	r2, sp, #12
 80062d0:	4621      	mov	r1, r4
 80062d2:	4640      	mov	r0, r8
 80062d4:	f7ff fee6 	bl	80060a4 <_printf_common>
 80062d8:	3001      	adds	r0, #1
 80062da:	d14a      	bne.n	8006372 <_printf_i+0x1f2>
 80062dc:	f04f 30ff 	mov.w	r0, #4294967295
 80062e0:	b004      	add	sp, #16
 80062e2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80062e6:	6823      	ldr	r3, [r4, #0]
 80062e8:	f043 0320 	orr.w	r3, r3, #32
 80062ec:	6023      	str	r3, [r4, #0]
 80062ee:	4833      	ldr	r0, [pc, #204]	@ (80063bc <_printf_i+0x23c>)
 80062f0:	2778      	movs	r7, #120	@ 0x78
 80062f2:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80062f6:	6823      	ldr	r3, [r4, #0]
 80062f8:	6831      	ldr	r1, [r6, #0]
 80062fa:	061f      	lsls	r7, r3, #24
 80062fc:	f851 5b04 	ldr.w	r5, [r1], #4
 8006300:	d402      	bmi.n	8006308 <_printf_i+0x188>
 8006302:	065f      	lsls	r7, r3, #25
 8006304:	bf48      	it	mi
 8006306:	b2ad      	uxthmi	r5, r5
 8006308:	6031      	str	r1, [r6, #0]
 800630a:	07d9      	lsls	r1, r3, #31
 800630c:	bf44      	itt	mi
 800630e:	f043 0320 	orrmi.w	r3, r3, #32
 8006312:	6023      	strmi	r3, [r4, #0]
 8006314:	b11d      	cbz	r5, 800631e <_printf_i+0x19e>
 8006316:	2310      	movs	r3, #16
 8006318:	e7ac      	b.n	8006274 <_printf_i+0xf4>
 800631a:	4827      	ldr	r0, [pc, #156]	@ (80063b8 <_printf_i+0x238>)
 800631c:	e7e9      	b.n	80062f2 <_printf_i+0x172>
 800631e:	6823      	ldr	r3, [r4, #0]
 8006320:	f023 0320 	bic.w	r3, r3, #32
 8006324:	6023      	str	r3, [r4, #0]
 8006326:	e7f6      	b.n	8006316 <_printf_i+0x196>
 8006328:	4616      	mov	r6, r2
 800632a:	e7bd      	b.n	80062a8 <_printf_i+0x128>
 800632c:	6833      	ldr	r3, [r6, #0]
 800632e:	6825      	ldr	r5, [r4, #0]
 8006330:	6961      	ldr	r1, [r4, #20]
 8006332:	1d18      	adds	r0, r3, #4
 8006334:	6030      	str	r0, [r6, #0]
 8006336:	062e      	lsls	r6, r5, #24
 8006338:	681b      	ldr	r3, [r3, #0]
 800633a:	d501      	bpl.n	8006340 <_printf_i+0x1c0>
 800633c:	6019      	str	r1, [r3, #0]
 800633e:	e002      	b.n	8006346 <_printf_i+0x1c6>
 8006340:	0668      	lsls	r0, r5, #25
 8006342:	d5fb      	bpl.n	800633c <_printf_i+0x1bc>
 8006344:	8019      	strh	r1, [r3, #0]
 8006346:	2300      	movs	r3, #0
 8006348:	6123      	str	r3, [r4, #16]
 800634a:	4616      	mov	r6, r2
 800634c:	e7bc      	b.n	80062c8 <_printf_i+0x148>
 800634e:	6833      	ldr	r3, [r6, #0]
 8006350:	1d1a      	adds	r2, r3, #4
 8006352:	6032      	str	r2, [r6, #0]
 8006354:	681e      	ldr	r6, [r3, #0]
 8006356:	6862      	ldr	r2, [r4, #4]
 8006358:	2100      	movs	r1, #0
 800635a:	4630      	mov	r0, r6
 800635c:	f7f9 ff40 	bl	80001e0 <memchr>
 8006360:	b108      	cbz	r0, 8006366 <_printf_i+0x1e6>
 8006362:	1b80      	subs	r0, r0, r6
 8006364:	6060      	str	r0, [r4, #4]
 8006366:	6863      	ldr	r3, [r4, #4]
 8006368:	6123      	str	r3, [r4, #16]
 800636a:	2300      	movs	r3, #0
 800636c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006370:	e7aa      	b.n	80062c8 <_printf_i+0x148>
 8006372:	6923      	ldr	r3, [r4, #16]
 8006374:	4632      	mov	r2, r6
 8006376:	4649      	mov	r1, r9
 8006378:	4640      	mov	r0, r8
 800637a:	47d0      	blx	sl
 800637c:	3001      	adds	r0, #1
 800637e:	d0ad      	beq.n	80062dc <_printf_i+0x15c>
 8006380:	6823      	ldr	r3, [r4, #0]
 8006382:	079b      	lsls	r3, r3, #30
 8006384:	d413      	bmi.n	80063ae <_printf_i+0x22e>
 8006386:	68e0      	ldr	r0, [r4, #12]
 8006388:	9b03      	ldr	r3, [sp, #12]
 800638a:	4298      	cmp	r0, r3
 800638c:	bfb8      	it	lt
 800638e:	4618      	movlt	r0, r3
 8006390:	e7a6      	b.n	80062e0 <_printf_i+0x160>
 8006392:	2301      	movs	r3, #1
 8006394:	4632      	mov	r2, r6
 8006396:	4649      	mov	r1, r9
 8006398:	4640      	mov	r0, r8
 800639a:	47d0      	blx	sl
 800639c:	3001      	adds	r0, #1
 800639e:	d09d      	beq.n	80062dc <_printf_i+0x15c>
 80063a0:	3501      	adds	r5, #1
 80063a2:	68e3      	ldr	r3, [r4, #12]
 80063a4:	9903      	ldr	r1, [sp, #12]
 80063a6:	1a5b      	subs	r3, r3, r1
 80063a8:	42ab      	cmp	r3, r5
 80063aa:	dcf2      	bgt.n	8006392 <_printf_i+0x212>
 80063ac:	e7eb      	b.n	8006386 <_printf_i+0x206>
 80063ae:	2500      	movs	r5, #0
 80063b0:	f104 0619 	add.w	r6, r4, #25
 80063b4:	e7f5      	b.n	80063a2 <_printf_i+0x222>
 80063b6:	bf00      	nop
 80063b8:	08008ce6 	.word	0x08008ce6
 80063bc:	08008cf7 	.word	0x08008cf7

080063c0 <std>:
 80063c0:	2300      	movs	r3, #0
 80063c2:	b510      	push	{r4, lr}
 80063c4:	4604      	mov	r4, r0
 80063c6:	e9c0 3300 	strd	r3, r3, [r0]
 80063ca:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80063ce:	6083      	str	r3, [r0, #8]
 80063d0:	8181      	strh	r1, [r0, #12]
 80063d2:	6643      	str	r3, [r0, #100]	@ 0x64
 80063d4:	81c2      	strh	r2, [r0, #14]
 80063d6:	6183      	str	r3, [r0, #24]
 80063d8:	4619      	mov	r1, r3
 80063da:	2208      	movs	r2, #8
 80063dc:	305c      	adds	r0, #92	@ 0x5c
 80063de:	f000 f8f4 	bl	80065ca <memset>
 80063e2:	4b0d      	ldr	r3, [pc, #52]	@ (8006418 <std+0x58>)
 80063e4:	6263      	str	r3, [r4, #36]	@ 0x24
 80063e6:	4b0d      	ldr	r3, [pc, #52]	@ (800641c <std+0x5c>)
 80063e8:	62a3      	str	r3, [r4, #40]	@ 0x28
 80063ea:	4b0d      	ldr	r3, [pc, #52]	@ (8006420 <std+0x60>)
 80063ec:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80063ee:	4b0d      	ldr	r3, [pc, #52]	@ (8006424 <std+0x64>)
 80063f0:	6323      	str	r3, [r4, #48]	@ 0x30
 80063f2:	4b0d      	ldr	r3, [pc, #52]	@ (8006428 <std+0x68>)
 80063f4:	6224      	str	r4, [r4, #32]
 80063f6:	429c      	cmp	r4, r3
 80063f8:	d006      	beq.n	8006408 <std+0x48>
 80063fa:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80063fe:	4294      	cmp	r4, r2
 8006400:	d002      	beq.n	8006408 <std+0x48>
 8006402:	33d0      	adds	r3, #208	@ 0xd0
 8006404:	429c      	cmp	r4, r3
 8006406:	d105      	bne.n	8006414 <std+0x54>
 8006408:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800640c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006410:	f000 b958 	b.w	80066c4 <__retarget_lock_init_recursive>
 8006414:	bd10      	pop	{r4, pc}
 8006416:	bf00      	nop
 8006418:	08006545 	.word	0x08006545
 800641c:	08006567 	.word	0x08006567
 8006420:	0800659f 	.word	0x0800659f
 8006424:	080065c3 	.word	0x080065c3
 8006428:	20000484 	.word	0x20000484

0800642c <stdio_exit_handler>:
 800642c:	4a02      	ldr	r2, [pc, #8]	@ (8006438 <stdio_exit_handler+0xc>)
 800642e:	4903      	ldr	r1, [pc, #12]	@ (800643c <stdio_exit_handler+0x10>)
 8006430:	4803      	ldr	r0, [pc, #12]	@ (8006440 <stdio_exit_handler+0x14>)
 8006432:	f000 b869 	b.w	8006508 <_fwalk_sglue>
 8006436:	bf00      	nop
 8006438:	20000018 	.word	0x20000018
 800643c:	08007d75 	.word	0x08007d75
 8006440:	20000028 	.word	0x20000028

08006444 <cleanup_stdio>:
 8006444:	6841      	ldr	r1, [r0, #4]
 8006446:	4b0c      	ldr	r3, [pc, #48]	@ (8006478 <cleanup_stdio+0x34>)
 8006448:	4299      	cmp	r1, r3
 800644a:	b510      	push	{r4, lr}
 800644c:	4604      	mov	r4, r0
 800644e:	d001      	beq.n	8006454 <cleanup_stdio+0x10>
 8006450:	f001 fc90 	bl	8007d74 <_fflush_r>
 8006454:	68a1      	ldr	r1, [r4, #8]
 8006456:	4b09      	ldr	r3, [pc, #36]	@ (800647c <cleanup_stdio+0x38>)
 8006458:	4299      	cmp	r1, r3
 800645a:	d002      	beq.n	8006462 <cleanup_stdio+0x1e>
 800645c:	4620      	mov	r0, r4
 800645e:	f001 fc89 	bl	8007d74 <_fflush_r>
 8006462:	68e1      	ldr	r1, [r4, #12]
 8006464:	4b06      	ldr	r3, [pc, #24]	@ (8006480 <cleanup_stdio+0x3c>)
 8006466:	4299      	cmp	r1, r3
 8006468:	d004      	beq.n	8006474 <cleanup_stdio+0x30>
 800646a:	4620      	mov	r0, r4
 800646c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006470:	f001 bc80 	b.w	8007d74 <_fflush_r>
 8006474:	bd10      	pop	{r4, pc}
 8006476:	bf00      	nop
 8006478:	20000484 	.word	0x20000484
 800647c:	200004ec 	.word	0x200004ec
 8006480:	20000554 	.word	0x20000554

08006484 <global_stdio_init.part.0>:
 8006484:	b510      	push	{r4, lr}
 8006486:	4b0b      	ldr	r3, [pc, #44]	@ (80064b4 <global_stdio_init.part.0+0x30>)
 8006488:	4c0b      	ldr	r4, [pc, #44]	@ (80064b8 <global_stdio_init.part.0+0x34>)
 800648a:	4a0c      	ldr	r2, [pc, #48]	@ (80064bc <global_stdio_init.part.0+0x38>)
 800648c:	601a      	str	r2, [r3, #0]
 800648e:	4620      	mov	r0, r4
 8006490:	2200      	movs	r2, #0
 8006492:	2104      	movs	r1, #4
 8006494:	f7ff ff94 	bl	80063c0 <std>
 8006498:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800649c:	2201      	movs	r2, #1
 800649e:	2109      	movs	r1, #9
 80064a0:	f7ff ff8e 	bl	80063c0 <std>
 80064a4:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80064a8:	2202      	movs	r2, #2
 80064aa:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80064ae:	2112      	movs	r1, #18
 80064b0:	f7ff bf86 	b.w	80063c0 <std>
 80064b4:	200005bc 	.word	0x200005bc
 80064b8:	20000484 	.word	0x20000484
 80064bc:	0800642d 	.word	0x0800642d

080064c0 <__sfp_lock_acquire>:
 80064c0:	4801      	ldr	r0, [pc, #4]	@ (80064c8 <__sfp_lock_acquire+0x8>)
 80064c2:	f000 b900 	b.w	80066c6 <__retarget_lock_acquire_recursive>
 80064c6:	bf00      	nop
 80064c8:	200005c5 	.word	0x200005c5

080064cc <__sfp_lock_release>:
 80064cc:	4801      	ldr	r0, [pc, #4]	@ (80064d4 <__sfp_lock_release+0x8>)
 80064ce:	f000 b8fb 	b.w	80066c8 <__retarget_lock_release_recursive>
 80064d2:	bf00      	nop
 80064d4:	200005c5 	.word	0x200005c5

080064d8 <__sinit>:
 80064d8:	b510      	push	{r4, lr}
 80064da:	4604      	mov	r4, r0
 80064dc:	f7ff fff0 	bl	80064c0 <__sfp_lock_acquire>
 80064e0:	6a23      	ldr	r3, [r4, #32]
 80064e2:	b11b      	cbz	r3, 80064ec <__sinit+0x14>
 80064e4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80064e8:	f7ff bff0 	b.w	80064cc <__sfp_lock_release>
 80064ec:	4b04      	ldr	r3, [pc, #16]	@ (8006500 <__sinit+0x28>)
 80064ee:	6223      	str	r3, [r4, #32]
 80064f0:	4b04      	ldr	r3, [pc, #16]	@ (8006504 <__sinit+0x2c>)
 80064f2:	681b      	ldr	r3, [r3, #0]
 80064f4:	2b00      	cmp	r3, #0
 80064f6:	d1f5      	bne.n	80064e4 <__sinit+0xc>
 80064f8:	f7ff ffc4 	bl	8006484 <global_stdio_init.part.0>
 80064fc:	e7f2      	b.n	80064e4 <__sinit+0xc>
 80064fe:	bf00      	nop
 8006500:	08006445 	.word	0x08006445
 8006504:	200005bc 	.word	0x200005bc

08006508 <_fwalk_sglue>:
 8006508:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800650c:	4607      	mov	r7, r0
 800650e:	4688      	mov	r8, r1
 8006510:	4614      	mov	r4, r2
 8006512:	2600      	movs	r6, #0
 8006514:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006518:	f1b9 0901 	subs.w	r9, r9, #1
 800651c:	d505      	bpl.n	800652a <_fwalk_sglue+0x22>
 800651e:	6824      	ldr	r4, [r4, #0]
 8006520:	2c00      	cmp	r4, #0
 8006522:	d1f7      	bne.n	8006514 <_fwalk_sglue+0xc>
 8006524:	4630      	mov	r0, r6
 8006526:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800652a:	89ab      	ldrh	r3, [r5, #12]
 800652c:	2b01      	cmp	r3, #1
 800652e:	d907      	bls.n	8006540 <_fwalk_sglue+0x38>
 8006530:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006534:	3301      	adds	r3, #1
 8006536:	d003      	beq.n	8006540 <_fwalk_sglue+0x38>
 8006538:	4629      	mov	r1, r5
 800653a:	4638      	mov	r0, r7
 800653c:	47c0      	blx	r8
 800653e:	4306      	orrs	r6, r0
 8006540:	3568      	adds	r5, #104	@ 0x68
 8006542:	e7e9      	b.n	8006518 <_fwalk_sglue+0x10>

08006544 <__sread>:
 8006544:	b510      	push	{r4, lr}
 8006546:	460c      	mov	r4, r1
 8006548:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800654c:	f000 f86c 	bl	8006628 <_read_r>
 8006550:	2800      	cmp	r0, #0
 8006552:	bfab      	itete	ge
 8006554:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8006556:	89a3      	ldrhlt	r3, [r4, #12]
 8006558:	181b      	addge	r3, r3, r0
 800655a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800655e:	bfac      	ite	ge
 8006560:	6563      	strge	r3, [r4, #84]	@ 0x54
 8006562:	81a3      	strhlt	r3, [r4, #12]
 8006564:	bd10      	pop	{r4, pc}

08006566 <__swrite>:
 8006566:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800656a:	461f      	mov	r7, r3
 800656c:	898b      	ldrh	r3, [r1, #12]
 800656e:	05db      	lsls	r3, r3, #23
 8006570:	4605      	mov	r5, r0
 8006572:	460c      	mov	r4, r1
 8006574:	4616      	mov	r6, r2
 8006576:	d505      	bpl.n	8006584 <__swrite+0x1e>
 8006578:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800657c:	2302      	movs	r3, #2
 800657e:	2200      	movs	r2, #0
 8006580:	f000 f840 	bl	8006604 <_lseek_r>
 8006584:	89a3      	ldrh	r3, [r4, #12]
 8006586:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800658a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800658e:	81a3      	strh	r3, [r4, #12]
 8006590:	4632      	mov	r2, r6
 8006592:	463b      	mov	r3, r7
 8006594:	4628      	mov	r0, r5
 8006596:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800659a:	f000 b857 	b.w	800664c <_write_r>

0800659e <__sseek>:
 800659e:	b510      	push	{r4, lr}
 80065a0:	460c      	mov	r4, r1
 80065a2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80065a6:	f000 f82d 	bl	8006604 <_lseek_r>
 80065aa:	1c43      	adds	r3, r0, #1
 80065ac:	89a3      	ldrh	r3, [r4, #12]
 80065ae:	bf15      	itete	ne
 80065b0:	6560      	strne	r0, [r4, #84]	@ 0x54
 80065b2:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80065b6:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80065ba:	81a3      	strheq	r3, [r4, #12]
 80065bc:	bf18      	it	ne
 80065be:	81a3      	strhne	r3, [r4, #12]
 80065c0:	bd10      	pop	{r4, pc}

080065c2 <__sclose>:
 80065c2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80065c6:	f000 b80d 	b.w	80065e4 <_close_r>

080065ca <memset>:
 80065ca:	4402      	add	r2, r0
 80065cc:	4603      	mov	r3, r0
 80065ce:	4293      	cmp	r3, r2
 80065d0:	d100      	bne.n	80065d4 <memset+0xa>
 80065d2:	4770      	bx	lr
 80065d4:	f803 1b01 	strb.w	r1, [r3], #1
 80065d8:	e7f9      	b.n	80065ce <memset+0x4>
	...

080065dc <_localeconv_r>:
 80065dc:	4800      	ldr	r0, [pc, #0]	@ (80065e0 <_localeconv_r+0x4>)
 80065de:	4770      	bx	lr
 80065e0:	20000164 	.word	0x20000164

080065e4 <_close_r>:
 80065e4:	b538      	push	{r3, r4, r5, lr}
 80065e6:	4d06      	ldr	r5, [pc, #24]	@ (8006600 <_close_r+0x1c>)
 80065e8:	2300      	movs	r3, #0
 80065ea:	4604      	mov	r4, r0
 80065ec:	4608      	mov	r0, r1
 80065ee:	602b      	str	r3, [r5, #0]
 80065f0:	f7fb ffe2 	bl	80025b8 <_close>
 80065f4:	1c43      	adds	r3, r0, #1
 80065f6:	d102      	bne.n	80065fe <_close_r+0x1a>
 80065f8:	682b      	ldr	r3, [r5, #0]
 80065fa:	b103      	cbz	r3, 80065fe <_close_r+0x1a>
 80065fc:	6023      	str	r3, [r4, #0]
 80065fe:	bd38      	pop	{r3, r4, r5, pc}
 8006600:	200005c0 	.word	0x200005c0

08006604 <_lseek_r>:
 8006604:	b538      	push	{r3, r4, r5, lr}
 8006606:	4d07      	ldr	r5, [pc, #28]	@ (8006624 <_lseek_r+0x20>)
 8006608:	4604      	mov	r4, r0
 800660a:	4608      	mov	r0, r1
 800660c:	4611      	mov	r1, r2
 800660e:	2200      	movs	r2, #0
 8006610:	602a      	str	r2, [r5, #0]
 8006612:	461a      	mov	r2, r3
 8006614:	f7fb fff7 	bl	8002606 <_lseek>
 8006618:	1c43      	adds	r3, r0, #1
 800661a:	d102      	bne.n	8006622 <_lseek_r+0x1e>
 800661c:	682b      	ldr	r3, [r5, #0]
 800661e:	b103      	cbz	r3, 8006622 <_lseek_r+0x1e>
 8006620:	6023      	str	r3, [r4, #0]
 8006622:	bd38      	pop	{r3, r4, r5, pc}
 8006624:	200005c0 	.word	0x200005c0

08006628 <_read_r>:
 8006628:	b538      	push	{r3, r4, r5, lr}
 800662a:	4d07      	ldr	r5, [pc, #28]	@ (8006648 <_read_r+0x20>)
 800662c:	4604      	mov	r4, r0
 800662e:	4608      	mov	r0, r1
 8006630:	4611      	mov	r1, r2
 8006632:	2200      	movs	r2, #0
 8006634:	602a      	str	r2, [r5, #0]
 8006636:	461a      	mov	r2, r3
 8006638:	f7fb ff85 	bl	8002546 <_read>
 800663c:	1c43      	adds	r3, r0, #1
 800663e:	d102      	bne.n	8006646 <_read_r+0x1e>
 8006640:	682b      	ldr	r3, [r5, #0]
 8006642:	b103      	cbz	r3, 8006646 <_read_r+0x1e>
 8006644:	6023      	str	r3, [r4, #0]
 8006646:	bd38      	pop	{r3, r4, r5, pc}
 8006648:	200005c0 	.word	0x200005c0

0800664c <_write_r>:
 800664c:	b538      	push	{r3, r4, r5, lr}
 800664e:	4d07      	ldr	r5, [pc, #28]	@ (800666c <_write_r+0x20>)
 8006650:	4604      	mov	r4, r0
 8006652:	4608      	mov	r0, r1
 8006654:	4611      	mov	r1, r2
 8006656:	2200      	movs	r2, #0
 8006658:	602a      	str	r2, [r5, #0]
 800665a:	461a      	mov	r2, r3
 800665c:	f7fb ff90 	bl	8002580 <_write>
 8006660:	1c43      	adds	r3, r0, #1
 8006662:	d102      	bne.n	800666a <_write_r+0x1e>
 8006664:	682b      	ldr	r3, [r5, #0]
 8006666:	b103      	cbz	r3, 800666a <_write_r+0x1e>
 8006668:	6023      	str	r3, [r4, #0]
 800666a:	bd38      	pop	{r3, r4, r5, pc}
 800666c:	200005c0 	.word	0x200005c0

08006670 <__errno>:
 8006670:	4b01      	ldr	r3, [pc, #4]	@ (8006678 <__errno+0x8>)
 8006672:	6818      	ldr	r0, [r3, #0]
 8006674:	4770      	bx	lr
 8006676:	bf00      	nop
 8006678:	20000024 	.word	0x20000024

0800667c <__libc_init_array>:
 800667c:	b570      	push	{r4, r5, r6, lr}
 800667e:	4d0d      	ldr	r5, [pc, #52]	@ (80066b4 <__libc_init_array+0x38>)
 8006680:	4c0d      	ldr	r4, [pc, #52]	@ (80066b8 <__libc_init_array+0x3c>)
 8006682:	1b64      	subs	r4, r4, r5
 8006684:	10a4      	asrs	r4, r4, #2
 8006686:	2600      	movs	r6, #0
 8006688:	42a6      	cmp	r6, r4
 800668a:	d109      	bne.n	80066a0 <__libc_init_array+0x24>
 800668c:	4d0b      	ldr	r5, [pc, #44]	@ (80066bc <__libc_init_array+0x40>)
 800668e:	4c0c      	ldr	r4, [pc, #48]	@ (80066c0 <__libc_init_array+0x44>)
 8006690:	f001 fef8 	bl	8008484 <_init>
 8006694:	1b64      	subs	r4, r4, r5
 8006696:	10a4      	asrs	r4, r4, #2
 8006698:	2600      	movs	r6, #0
 800669a:	42a6      	cmp	r6, r4
 800669c:	d105      	bne.n	80066aa <__libc_init_array+0x2e>
 800669e:	bd70      	pop	{r4, r5, r6, pc}
 80066a0:	f855 3b04 	ldr.w	r3, [r5], #4
 80066a4:	4798      	blx	r3
 80066a6:	3601      	adds	r6, #1
 80066a8:	e7ee      	b.n	8006688 <__libc_init_array+0xc>
 80066aa:	f855 3b04 	ldr.w	r3, [r5], #4
 80066ae:	4798      	blx	r3
 80066b0:	3601      	adds	r6, #1
 80066b2:	e7f2      	b.n	800669a <__libc_init_array+0x1e>
 80066b4:	08009050 	.word	0x08009050
 80066b8:	08009050 	.word	0x08009050
 80066bc:	08009050 	.word	0x08009050
 80066c0:	08009054 	.word	0x08009054

080066c4 <__retarget_lock_init_recursive>:
 80066c4:	4770      	bx	lr

080066c6 <__retarget_lock_acquire_recursive>:
 80066c6:	4770      	bx	lr

080066c8 <__retarget_lock_release_recursive>:
 80066c8:	4770      	bx	lr

080066ca <quorem>:
 80066ca:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80066ce:	6903      	ldr	r3, [r0, #16]
 80066d0:	690c      	ldr	r4, [r1, #16]
 80066d2:	42a3      	cmp	r3, r4
 80066d4:	4607      	mov	r7, r0
 80066d6:	db7e      	blt.n	80067d6 <quorem+0x10c>
 80066d8:	3c01      	subs	r4, #1
 80066da:	f101 0814 	add.w	r8, r1, #20
 80066de:	00a3      	lsls	r3, r4, #2
 80066e0:	f100 0514 	add.w	r5, r0, #20
 80066e4:	9300      	str	r3, [sp, #0]
 80066e6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80066ea:	9301      	str	r3, [sp, #4]
 80066ec:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80066f0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80066f4:	3301      	adds	r3, #1
 80066f6:	429a      	cmp	r2, r3
 80066f8:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80066fc:	fbb2 f6f3 	udiv	r6, r2, r3
 8006700:	d32e      	bcc.n	8006760 <quorem+0x96>
 8006702:	f04f 0a00 	mov.w	sl, #0
 8006706:	46c4      	mov	ip, r8
 8006708:	46ae      	mov	lr, r5
 800670a:	46d3      	mov	fp, sl
 800670c:	f85c 3b04 	ldr.w	r3, [ip], #4
 8006710:	b298      	uxth	r0, r3
 8006712:	fb06 a000 	mla	r0, r6, r0, sl
 8006716:	0c02      	lsrs	r2, r0, #16
 8006718:	0c1b      	lsrs	r3, r3, #16
 800671a:	fb06 2303 	mla	r3, r6, r3, r2
 800671e:	f8de 2000 	ldr.w	r2, [lr]
 8006722:	b280      	uxth	r0, r0
 8006724:	b292      	uxth	r2, r2
 8006726:	1a12      	subs	r2, r2, r0
 8006728:	445a      	add	r2, fp
 800672a:	f8de 0000 	ldr.w	r0, [lr]
 800672e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006732:	b29b      	uxth	r3, r3
 8006734:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8006738:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800673c:	b292      	uxth	r2, r2
 800673e:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8006742:	45e1      	cmp	r9, ip
 8006744:	f84e 2b04 	str.w	r2, [lr], #4
 8006748:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800674c:	d2de      	bcs.n	800670c <quorem+0x42>
 800674e:	9b00      	ldr	r3, [sp, #0]
 8006750:	58eb      	ldr	r3, [r5, r3]
 8006752:	b92b      	cbnz	r3, 8006760 <quorem+0x96>
 8006754:	9b01      	ldr	r3, [sp, #4]
 8006756:	3b04      	subs	r3, #4
 8006758:	429d      	cmp	r5, r3
 800675a:	461a      	mov	r2, r3
 800675c:	d32f      	bcc.n	80067be <quorem+0xf4>
 800675e:	613c      	str	r4, [r7, #16]
 8006760:	4638      	mov	r0, r7
 8006762:	f001 f97b 	bl	8007a5c <__mcmp>
 8006766:	2800      	cmp	r0, #0
 8006768:	db25      	blt.n	80067b6 <quorem+0xec>
 800676a:	4629      	mov	r1, r5
 800676c:	2000      	movs	r0, #0
 800676e:	f858 2b04 	ldr.w	r2, [r8], #4
 8006772:	f8d1 c000 	ldr.w	ip, [r1]
 8006776:	fa1f fe82 	uxth.w	lr, r2
 800677a:	fa1f f38c 	uxth.w	r3, ip
 800677e:	eba3 030e 	sub.w	r3, r3, lr
 8006782:	4403      	add	r3, r0
 8006784:	0c12      	lsrs	r2, r2, #16
 8006786:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800678a:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800678e:	b29b      	uxth	r3, r3
 8006790:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006794:	45c1      	cmp	r9, r8
 8006796:	f841 3b04 	str.w	r3, [r1], #4
 800679a:	ea4f 4022 	mov.w	r0, r2, asr #16
 800679e:	d2e6      	bcs.n	800676e <quorem+0xa4>
 80067a0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80067a4:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80067a8:	b922      	cbnz	r2, 80067b4 <quorem+0xea>
 80067aa:	3b04      	subs	r3, #4
 80067ac:	429d      	cmp	r5, r3
 80067ae:	461a      	mov	r2, r3
 80067b0:	d30b      	bcc.n	80067ca <quorem+0x100>
 80067b2:	613c      	str	r4, [r7, #16]
 80067b4:	3601      	adds	r6, #1
 80067b6:	4630      	mov	r0, r6
 80067b8:	b003      	add	sp, #12
 80067ba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80067be:	6812      	ldr	r2, [r2, #0]
 80067c0:	3b04      	subs	r3, #4
 80067c2:	2a00      	cmp	r2, #0
 80067c4:	d1cb      	bne.n	800675e <quorem+0x94>
 80067c6:	3c01      	subs	r4, #1
 80067c8:	e7c6      	b.n	8006758 <quorem+0x8e>
 80067ca:	6812      	ldr	r2, [r2, #0]
 80067cc:	3b04      	subs	r3, #4
 80067ce:	2a00      	cmp	r2, #0
 80067d0:	d1ef      	bne.n	80067b2 <quorem+0xe8>
 80067d2:	3c01      	subs	r4, #1
 80067d4:	e7ea      	b.n	80067ac <quorem+0xe2>
 80067d6:	2000      	movs	r0, #0
 80067d8:	e7ee      	b.n	80067b8 <quorem+0xee>
 80067da:	0000      	movs	r0, r0
 80067dc:	0000      	movs	r0, r0
	...

080067e0 <_dtoa_r>:
 80067e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80067e4:	69c7      	ldr	r7, [r0, #28]
 80067e6:	b099      	sub	sp, #100	@ 0x64
 80067e8:	ed8d 0b02 	vstr	d0, [sp, #8]
 80067ec:	ec55 4b10 	vmov	r4, r5, d0
 80067f0:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 80067f2:	9109      	str	r1, [sp, #36]	@ 0x24
 80067f4:	4683      	mov	fp, r0
 80067f6:	920e      	str	r2, [sp, #56]	@ 0x38
 80067f8:	9313      	str	r3, [sp, #76]	@ 0x4c
 80067fa:	b97f      	cbnz	r7, 800681c <_dtoa_r+0x3c>
 80067fc:	2010      	movs	r0, #16
 80067fe:	f000 fdfd 	bl	80073fc <malloc>
 8006802:	4602      	mov	r2, r0
 8006804:	f8cb 001c 	str.w	r0, [fp, #28]
 8006808:	b920      	cbnz	r0, 8006814 <_dtoa_r+0x34>
 800680a:	4ba7      	ldr	r3, [pc, #668]	@ (8006aa8 <_dtoa_r+0x2c8>)
 800680c:	21ef      	movs	r1, #239	@ 0xef
 800680e:	48a7      	ldr	r0, [pc, #668]	@ (8006aac <_dtoa_r+0x2cc>)
 8006810:	f001 faf6 	bl	8007e00 <__assert_func>
 8006814:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8006818:	6007      	str	r7, [r0, #0]
 800681a:	60c7      	str	r7, [r0, #12]
 800681c:	f8db 301c 	ldr.w	r3, [fp, #28]
 8006820:	6819      	ldr	r1, [r3, #0]
 8006822:	b159      	cbz	r1, 800683c <_dtoa_r+0x5c>
 8006824:	685a      	ldr	r2, [r3, #4]
 8006826:	604a      	str	r2, [r1, #4]
 8006828:	2301      	movs	r3, #1
 800682a:	4093      	lsls	r3, r2
 800682c:	608b      	str	r3, [r1, #8]
 800682e:	4658      	mov	r0, fp
 8006830:	f000 feda 	bl	80075e8 <_Bfree>
 8006834:	f8db 301c 	ldr.w	r3, [fp, #28]
 8006838:	2200      	movs	r2, #0
 800683a:	601a      	str	r2, [r3, #0]
 800683c:	1e2b      	subs	r3, r5, #0
 800683e:	bfb9      	ittee	lt
 8006840:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8006844:	9303      	strlt	r3, [sp, #12]
 8006846:	2300      	movge	r3, #0
 8006848:	6033      	strge	r3, [r6, #0]
 800684a:	9f03      	ldr	r7, [sp, #12]
 800684c:	4b98      	ldr	r3, [pc, #608]	@ (8006ab0 <_dtoa_r+0x2d0>)
 800684e:	bfbc      	itt	lt
 8006850:	2201      	movlt	r2, #1
 8006852:	6032      	strlt	r2, [r6, #0]
 8006854:	43bb      	bics	r3, r7
 8006856:	d112      	bne.n	800687e <_dtoa_r+0x9e>
 8006858:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800685a:	f242 730f 	movw	r3, #9999	@ 0x270f
 800685e:	6013      	str	r3, [r2, #0]
 8006860:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8006864:	4323      	orrs	r3, r4
 8006866:	f000 854d 	beq.w	8007304 <_dtoa_r+0xb24>
 800686a:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800686c:	f8df a254 	ldr.w	sl, [pc, #596]	@ 8006ac4 <_dtoa_r+0x2e4>
 8006870:	2b00      	cmp	r3, #0
 8006872:	f000 854f 	beq.w	8007314 <_dtoa_r+0xb34>
 8006876:	f10a 0303 	add.w	r3, sl, #3
 800687a:	f000 bd49 	b.w	8007310 <_dtoa_r+0xb30>
 800687e:	ed9d 7b02 	vldr	d7, [sp, #8]
 8006882:	2200      	movs	r2, #0
 8006884:	ec51 0b17 	vmov	r0, r1, d7
 8006888:	2300      	movs	r3, #0
 800688a:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 800688e:	f7fa f923 	bl	8000ad8 <__aeabi_dcmpeq>
 8006892:	4680      	mov	r8, r0
 8006894:	b158      	cbz	r0, 80068ae <_dtoa_r+0xce>
 8006896:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8006898:	2301      	movs	r3, #1
 800689a:	6013      	str	r3, [r2, #0]
 800689c:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800689e:	b113      	cbz	r3, 80068a6 <_dtoa_r+0xc6>
 80068a0:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 80068a2:	4b84      	ldr	r3, [pc, #528]	@ (8006ab4 <_dtoa_r+0x2d4>)
 80068a4:	6013      	str	r3, [r2, #0]
 80068a6:	f8df a220 	ldr.w	sl, [pc, #544]	@ 8006ac8 <_dtoa_r+0x2e8>
 80068aa:	f000 bd33 	b.w	8007314 <_dtoa_r+0xb34>
 80068ae:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 80068b2:	aa16      	add	r2, sp, #88	@ 0x58
 80068b4:	a917      	add	r1, sp, #92	@ 0x5c
 80068b6:	4658      	mov	r0, fp
 80068b8:	f001 f980 	bl	8007bbc <__d2b>
 80068bc:	f3c7 560a 	ubfx	r6, r7, #20, #11
 80068c0:	4681      	mov	r9, r0
 80068c2:	2e00      	cmp	r6, #0
 80068c4:	d077      	beq.n	80069b6 <_dtoa_r+0x1d6>
 80068c6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80068c8:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 80068cc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80068d0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80068d4:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 80068d8:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 80068dc:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 80068e0:	4619      	mov	r1, r3
 80068e2:	2200      	movs	r2, #0
 80068e4:	4b74      	ldr	r3, [pc, #464]	@ (8006ab8 <_dtoa_r+0x2d8>)
 80068e6:	f7f9 fcd7 	bl	8000298 <__aeabi_dsub>
 80068ea:	a369      	add	r3, pc, #420	@ (adr r3, 8006a90 <_dtoa_r+0x2b0>)
 80068ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80068f0:	f7f9 fe8a 	bl	8000608 <__aeabi_dmul>
 80068f4:	a368      	add	r3, pc, #416	@ (adr r3, 8006a98 <_dtoa_r+0x2b8>)
 80068f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80068fa:	f7f9 fccf 	bl	800029c <__adddf3>
 80068fe:	4604      	mov	r4, r0
 8006900:	4630      	mov	r0, r6
 8006902:	460d      	mov	r5, r1
 8006904:	f7f9 fe16 	bl	8000534 <__aeabi_i2d>
 8006908:	a365      	add	r3, pc, #404	@ (adr r3, 8006aa0 <_dtoa_r+0x2c0>)
 800690a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800690e:	f7f9 fe7b 	bl	8000608 <__aeabi_dmul>
 8006912:	4602      	mov	r2, r0
 8006914:	460b      	mov	r3, r1
 8006916:	4620      	mov	r0, r4
 8006918:	4629      	mov	r1, r5
 800691a:	f7f9 fcbf 	bl	800029c <__adddf3>
 800691e:	4604      	mov	r4, r0
 8006920:	460d      	mov	r5, r1
 8006922:	f7fa f921 	bl	8000b68 <__aeabi_d2iz>
 8006926:	2200      	movs	r2, #0
 8006928:	4607      	mov	r7, r0
 800692a:	2300      	movs	r3, #0
 800692c:	4620      	mov	r0, r4
 800692e:	4629      	mov	r1, r5
 8006930:	f7fa f8dc 	bl	8000aec <__aeabi_dcmplt>
 8006934:	b140      	cbz	r0, 8006948 <_dtoa_r+0x168>
 8006936:	4638      	mov	r0, r7
 8006938:	f7f9 fdfc 	bl	8000534 <__aeabi_i2d>
 800693c:	4622      	mov	r2, r4
 800693e:	462b      	mov	r3, r5
 8006940:	f7fa f8ca 	bl	8000ad8 <__aeabi_dcmpeq>
 8006944:	b900      	cbnz	r0, 8006948 <_dtoa_r+0x168>
 8006946:	3f01      	subs	r7, #1
 8006948:	2f16      	cmp	r7, #22
 800694a:	d851      	bhi.n	80069f0 <_dtoa_r+0x210>
 800694c:	4b5b      	ldr	r3, [pc, #364]	@ (8006abc <_dtoa_r+0x2dc>)
 800694e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8006952:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006956:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800695a:	f7fa f8c7 	bl	8000aec <__aeabi_dcmplt>
 800695e:	2800      	cmp	r0, #0
 8006960:	d048      	beq.n	80069f4 <_dtoa_r+0x214>
 8006962:	3f01      	subs	r7, #1
 8006964:	2300      	movs	r3, #0
 8006966:	9312      	str	r3, [sp, #72]	@ 0x48
 8006968:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800696a:	1b9b      	subs	r3, r3, r6
 800696c:	1e5a      	subs	r2, r3, #1
 800696e:	bf44      	itt	mi
 8006970:	f1c3 0801 	rsbmi	r8, r3, #1
 8006974:	2300      	movmi	r3, #0
 8006976:	9208      	str	r2, [sp, #32]
 8006978:	bf54      	ite	pl
 800697a:	f04f 0800 	movpl.w	r8, #0
 800697e:	9308      	strmi	r3, [sp, #32]
 8006980:	2f00      	cmp	r7, #0
 8006982:	db39      	blt.n	80069f8 <_dtoa_r+0x218>
 8006984:	9b08      	ldr	r3, [sp, #32]
 8006986:	970f      	str	r7, [sp, #60]	@ 0x3c
 8006988:	443b      	add	r3, r7
 800698a:	9308      	str	r3, [sp, #32]
 800698c:	2300      	movs	r3, #0
 800698e:	930a      	str	r3, [sp, #40]	@ 0x28
 8006990:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006992:	2b09      	cmp	r3, #9
 8006994:	d864      	bhi.n	8006a60 <_dtoa_r+0x280>
 8006996:	2b05      	cmp	r3, #5
 8006998:	bfc4      	itt	gt
 800699a:	3b04      	subgt	r3, #4
 800699c:	9309      	strgt	r3, [sp, #36]	@ 0x24
 800699e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80069a0:	f1a3 0302 	sub.w	r3, r3, #2
 80069a4:	bfcc      	ite	gt
 80069a6:	2400      	movgt	r4, #0
 80069a8:	2401      	movle	r4, #1
 80069aa:	2b03      	cmp	r3, #3
 80069ac:	d863      	bhi.n	8006a76 <_dtoa_r+0x296>
 80069ae:	e8df f003 	tbb	[pc, r3]
 80069b2:	372a      	.short	0x372a
 80069b4:	5535      	.short	0x5535
 80069b6:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 80069ba:	441e      	add	r6, r3
 80069bc:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 80069c0:	2b20      	cmp	r3, #32
 80069c2:	bfc1      	itttt	gt
 80069c4:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 80069c8:	409f      	lslgt	r7, r3
 80069ca:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 80069ce:	fa24 f303 	lsrgt.w	r3, r4, r3
 80069d2:	bfd6      	itet	le
 80069d4:	f1c3 0320 	rsble	r3, r3, #32
 80069d8:	ea47 0003 	orrgt.w	r0, r7, r3
 80069dc:	fa04 f003 	lslle.w	r0, r4, r3
 80069e0:	f7f9 fd98 	bl	8000514 <__aeabi_ui2d>
 80069e4:	2201      	movs	r2, #1
 80069e6:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 80069ea:	3e01      	subs	r6, #1
 80069ec:	9214      	str	r2, [sp, #80]	@ 0x50
 80069ee:	e777      	b.n	80068e0 <_dtoa_r+0x100>
 80069f0:	2301      	movs	r3, #1
 80069f2:	e7b8      	b.n	8006966 <_dtoa_r+0x186>
 80069f4:	9012      	str	r0, [sp, #72]	@ 0x48
 80069f6:	e7b7      	b.n	8006968 <_dtoa_r+0x188>
 80069f8:	427b      	negs	r3, r7
 80069fa:	930a      	str	r3, [sp, #40]	@ 0x28
 80069fc:	2300      	movs	r3, #0
 80069fe:	eba8 0807 	sub.w	r8, r8, r7
 8006a02:	930f      	str	r3, [sp, #60]	@ 0x3c
 8006a04:	e7c4      	b.n	8006990 <_dtoa_r+0x1b0>
 8006a06:	2300      	movs	r3, #0
 8006a08:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006a0a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006a0c:	2b00      	cmp	r3, #0
 8006a0e:	dc35      	bgt.n	8006a7c <_dtoa_r+0x29c>
 8006a10:	2301      	movs	r3, #1
 8006a12:	9300      	str	r3, [sp, #0]
 8006a14:	9307      	str	r3, [sp, #28]
 8006a16:	461a      	mov	r2, r3
 8006a18:	920e      	str	r2, [sp, #56]	@ 0x38
 8006a1a:	e00b      	b.n	8006a34 <_dtoa_r+0x254>
 8006a1c:	2301      	movs	r3, #1
 8006a1e:	e7f3      	b.n	8006a08 <_dtoa_r+0x228>
 8006a20:	2300      	movs	r3, #0
 8006a22:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006a24:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006a26:	18fb      	adds	r3, r7, r3
 8006a28:	9300      	str	r3, [sp, #0]
 8006a2a:	3301      	adds	r3, #1
 8006a2c:	2b01      	cmp	r3, #1
 8006a2e:	9307      	str	r3, [sp, #28]
 8006a30:	bfb8      	it	lt
 8006a32:	2301      	movlt	r3, #1
 8006a34:	f8db 001c 	ldr.w	r0, [fp, #28]
 8006a38:	2100      	movs	r1, #0
 8006a3a:	2204      	movs	r2, #4
 8006a3c:	f102 0514 	add.w	r5, r2, #20
 8006a40:	429d      	cmp	r5, r3
 8006a42:	d91f      	bls.n	8006a84 <_dtoa_r+0x2a4>
 8006a44:	6041      	str	r1, [r0, #4]
 8006a46:	4658      	mov	r0, fp
 8006a48:	f000 fd8e 	bl	8007568 <_Balloc>
 8006a4c:	4682      	mov	sl, r0
 8006a4e:	2800      	cmp	r0, #0
 8006a50:	d13c      	bne.n	8006acc <_dtoa_r+0x2ec>
 8006a52:	4b1b      	ldr	r3, [pc, #108]	@ (8006ac0 <_dtoa_r+0x2e0>)
 8006a54:	4602      	mov	r2, r0
 8006a56:	f240 11af 	movw	r1, #431	@ 0x1af
 8006a5a:	e6d8      	b.n	800680e <_dtoa_r+0x2e>
 8006a5c:	2301      	movs	r3, #1
 8006a5e:	e7e0      	b.n	8006a22 <_dtoa_r+0x242>
 8006a60:	2401      	movs	r4, #1
 8006a62:	2300      	movs	r3, #0
 8006a64:	9309      	str	r3, [sp, #36]	@ 0x24
 8006a66:	940b      	str	r4, [sp, #44]	@ 0x2c
 8006a68:	f04f 33ff 	mov.w	r3, #4294967295
 8006a6c:	9300      	str	r3, [sp, #0]
 8006a6e:	9307      	str	r3, [sp, #28]
 8006a70:	2200      	movs	r2, #0
 8006a72:	2312      	movs	r3, #18
 8006a74:	e7d0      	b.n	8006a18 <_dtoa_r+0x238>
 8006a76:	2301      	movs	r3, #1
 8006a78:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006a7a:	e7f5      	b.n	8006a68 <_dtoa_r+0x288>
 8006a7c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006a7e:	9300      	str	r3, [sp, #0]
 8006a80:	9307      	str	r3, [sp, #28]
 8006a82:	e7d7      	b.n	8006a34 <_dtoa_r+0x254>
 8006a84:	3101      	adds	r1, #1
 8006a86:	0052      	lsls	r2, r2, #1
 8006a88:	e7d8      	b.n	8006a3c <_dtoa_r+0x25c>
 8006a8a:	bf00      	nop
 8006a8c:	f3af 8000 	nop.w
 8006a90:	636f4361 	.word	0x636f4361
 8006a94:	3fd287a7 	.word	0x3fd287a7
 8006a98:	8b60c8b3 	.word	0x8b60c8b3
 8006a9c:	3fc68a28 	.word	0x3fc68a28
 8006aa0:	509f79fb 	.word	0x509f79fb
 8006aa4:	3fd34413 	.word	0x3fd34413
 8006aa8:	08008d15 	.word	0x08008d15
 8006aac:	08008d2c 	.word	0x08008d2c
 8006ab0:	7ff00000 	.word	0x7ff00000
 8006ab4:	08008ce5 	.word	0x08008ce5
 8006ab8:	3ff80000 	.word	0x3ff80000
 8006abc:	08008e28 	.word	0x08008e28
 8006ac0:	08008d84 	.word	0x08008d84
 8006ac4:	08008d11 	.word	0x08008d11
 8006ac8:	08008ce4 	.word	0x08008ce4
 8006acc:	f8db 301c 	ldr.w	r3, [fp, #28]
 8006ad0:	6018      	str	r0, [r3, #0]
 8006ad2:	9b07      	ldr	r3, [sp, #28]
 8006ad4:	2b0e      	cmp	r3, #14
 8006ad6:	f200 80a4 	bhi.w	8006c22 <_dtoa_r+0x442>
 8006ada:	2c00      	cmp	r4, #0
 8006adc:	f000 80a1 	beq.w	8006c22 <_dtoa_r+0x442>
 8006ae0:	2f00      	cmp	r7, #0
 8006ae2:	dd33      	ble.n	8006b4c <_dtoa_r+0x36c>
 8006ae4:	4bad      	ldr	r3, [pc, #692]	@ (8006d9c <_dtoa_r+0x5bc>)
 8006ae6:	f007 020f 	and.w	r2, r7, #15
 8006aea:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006aee:	ed93 7b00 	vldr	d7, [r3]
 8006af2:	05f8      	lsls	r0, r7, #23
 8006af4:	ed8d 7b04 	vstr	d7, [sp, #16]
 8006af8:	ea4f 1427 	mov.w	r4, r7, asr #4
 8006afc:	d516      	bpl.n	8006b2c <_dtoa_r+0x34c>
 8006afe:	4ba8      	ldr	r3, [pc, #672]	@ (8006da0 <_dtoa_r+0x5c0>)
 8006b00:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006b04:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8006b08:	f7f9 fea8 	bl	800085c <__aeabi_ddiv>
 8006b0c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006b10:	f004 040f 	and.w	r4, r4, #15
 8006b14:	2603      	movs	r6, #3
 8006b16:	4da2      	ldr	r5, [pc, #648]	@ (8006da0 <_dtoa_r+0x5c0>)
 8006b18:	b954      	cbnz	r4, 8006b30 <_dtoa_r+0x350>
 8006b1a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006b1e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006b22:	f7f9 fe9b 	bl	800085c <__aeabi_ddiv>
 8006b26:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006b2a:	e028      	b.n	8006b7e <_dtoa_r+0x39e>
 8006b2c:	2602      	movs	r6, #2
 8006b2e:	e7f2      	b.n	8006b16 <_dtoa_r+0x336>
 8006b30:	07e1      	lsls	r1, r4, #31
 8006b32:	d508      	bpl.n	8006b46 <_dtoa_r+0x366>
 8006b34:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006b38:	e9d5 2300 	ldrd	r2, r3, [r5]
 8006b3c:	f7f9 fd64 	bl	8000608 <__aeabi_dmul>
 8006b40:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006b44:	3601      	adds	r6, #1
 8006b46:	1064      	asrs	r4, r4, #1
 8006b48:	3508      	adds	r5, #8
 8006b4a:	e7e5      	b.n	8006b18 <_dtoa_r+0x338>
 8006b4c:	f000 80d2 	beq.w	8006cf4 <_dtoa_r+0x514>
 8006b50:	427c      	negs	r4, r7
 8006b52:	4b92      	ldr	r3, [pc, #584]	@ (8006d9c <_dtoa_r+0x5bc>)
 8006b54:	4d92      	ldr	r5, [pc, #584]	@ (8006da0 <_dtoa_r+0x5c0>)
 8006b56:	f004 020f 	and.w	r2, r4, #15
 8006b5a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006b5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b62:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006b66:	f7f9 fd4f 	bl	8000608 <__aeabi_dmul>
 8006b6a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006b6e:	1124      	asrs	r4, r4, #4
 8006b70:	2300      	movs	r3, #0
 8006b72:	2602      	movs	r6, #2
 8006b74:	2c00      	cmp	r4, #0
 8006b76:	f040 80b2 	bne.w	8006cde <_dtoa_r+0x4fe>
 8006b7a:	2b00      	cmp	r3, #0
 8006b7c:	d1d3      	bne.n	8006b26 <_dtoa_r+0x346>
 8006b7e:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8006b80:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8006b84:	2b00      	cmp	r3, #0
 8006b86:	f000 80b7 	beq.w	8006cf8 <_dtoa_r+0x518>
 8006b8a:	4b86      	ldr	r3, [pc, #536]	@ (8006da4 <_dtoa_r+0x5c4>)
 8006b8c:	2200      	movs	r2, #0
 8006b8e:	4620      	mov	r0, r4
 8006b90:	4629      	mov	r1, r5
 8006b92:	f7f9 ffab 	bl	8000aec <__aeabi_dcmplt>
 8006b96:	2800      	cmp	r0, #0
 8006b98:	f000 80ae 	beq.w	8006cf8 <_dtoa_r+0x518>
 8006b9c:	9b07      	ldr	r3, [sp, #28]
 8006b9e:	2b00      	cmp	r3, #0
 8006ba0:	f000 80aa 	beq.w	8006cf8 <_dtoa_r+0x518>
 8006ba4:	9b00      	ldr	r3, [sp, #0]
 8006ba6:	2b00      	cmp	r3, #0
 8006ba8:	dd37      	ble.n	8006c1a <_dtoa_r+0x43a>
 8006baa:	1e7b      	subs	r3, r7, #1
 8006bac:	9304      	str	r3, [sp, #16]
 8006bae:	4620      	mov	r0, r4
 8006bb0:	4b7d      	ldr	r3, [pc, #500]	@ (8006da8 <_dtoa_r+0x5c8>)
 8006bb2:	2200      	movs	r2, #0
 8006bb4:	4629      	mov	r1, r5
 8006bb6:	f7f9 fd27 	bl	8000608 <__aeabi_dmul>
 8006bba:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006bbe:	9c00      	ldr	r4, [sp, #0]
 8006bc0:	3601      	adds	r6, #1
 8006bc2:	4630      	mov	r0, r6
 8006bc4:	f7f9 fcb6 	bl	8000534 <__aeabi_i2d>
 8006bc8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006bcc:	f7f9 fd1c 	bl	8000608 <__aeabi_dmul>
 8006bd0:	4b76      	ldr	r3, [pc, #472]	@ (8006dac <_dtoa_r+0x5cc>)
 8006bd2:	2200      	movs	r2, #0
 8006bd4:	f7f9 fb62 	bl	800029c <__adddf3>
 8006bd8:	4605      	mov	r5, r0
 8006bda:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8006bde:	2c00      	cmp	r4, #0
 8006be0:	f040 808d 	bne.w	8006cfe <_dtoa_r+0x51e>
 8006be4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006be8:	4b71      	ldr	r3, [pc, #452]	@ (8006db0 <_dtoa_r+0x5d0>)
 8006bea:	2200      	movs	r2, #0
 8006bec:	f7f9 fb54 	bl	8000298 <__aeabi_dsub>
 8006bf0:	4602      	mov	r2, r0
 8006bf2:	460b      	mov	r3, r1
 8006bf4:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8006bf8:	462a      	mov	r2, r5
 8006bfa:	4633      	mov	r3, r6
 8006bfc:	f7f9 ff94 	bl	8000b28 <__aeabi_dcmpgt>
 8006c00:	2800      	cmp	r0, #0
 8006c02:	f040 828b 	bne.w	800711c <_dtoa_r+0x93c>
 8006c06:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006c0a:	462a      	mov	r2, r5
 8006c0c:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8006c10:	f7f9 ff6c 	bl	8000aec <__aeabi_dcmplt>
 8006c14:	2800      	cmp	r0, #0
 8006c16:	f040 8128 	bne.w	8006e6a <_dtoa_r+0x68a>
 8006c1a:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8006c1e:	e9cd 3402 	strd	r3, r4, [sp, #8]
 8006c22:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8006c24:	2b00      	cmp	r3, #0
 8006c26:	f2c0 815a 	blt.w	8006ede <_dtoa_r+0x6fe>
 8006c2a:	2f0e      	cmp	r7, #14
 8006c2c:	f300 8157 	bgt.w	8006ede <_dtoa_r+0x6fe>
 8006c30:	4b5a      	ldr	r3, [pc, #360]	@ (8006d9c <_dtoa_r+0x5bc>)
 8006c32:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8006c36:	ed93 7b00 	vldr	d7, [r3]
 8006c3a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006c3c:	2b00      	cmp	r3, #0
 8006c3e:	ed8d 7b00 	vstr	d7, [sp]
 8006c42:	da03      	bge.n	8006c4c <_dtoa_r+0x46c>
 8006c44:	9b07      	ldr	r3, [sp, #28]
 8006c46:	2b00      	cmp	r3, #0
 8006c48:	f340 8101 	ble.w	8006e4e <_dtoa_r+0x66e>
 8006c4c:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8006c50:	4656      	mov	r6, sl
 8006c52:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006c56:	4620      	mov	r0, r4
 8006c58:	4629      	mov	r1, r5
 8006c5a:	f7f9 fdff 	bl	800085c <__aeabi_ddiv>
 8006c5e:	f7f9 ff83 	bl	8000b68 <__aeabi_d2iz>
 8006c62:	4680      	mov	r8, r0
 8006c64:	f7f9 fc66 	bl	8000534 <__aeabi_i2d>
 8006c68:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006c6c:	f7f9 fccc 	bl	8000608 <__aeabi_dmul>
 8006c70:	4602      	mov	r2, r0
 8006c72:	460b      	mov	r3, r1
 8006c74:	4620      	mov	r0, r4
 8006c76:	4629      	mov	r1, r5
 8006c78:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8006c7c:	f7f9 fb0c 	bl	8000298 <__aeabi_dsub>
 8006c80:	f806 4b01 	strb.w	r4, [r6], #1
 8006c84:	9d07      	ldr	r5, [sp, #28]
 8006c86:	eba6 040a 	sub.w	r4, r6, sl
 8006c8a:	42a5      	cmp	r5, r4
 8006c8c:	4602      	mov	r2, r0
 8006c8e:	460b      	mov	r3, r1
 8006c90:	f040 8117 	bne.w	8006ec2 <_dtoa_r+0x6e2>
 8006c94:	f7f9 fb02 	bl	800029c <__adddf3>
 8006c98:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006c9c:	4604      	mov	r4, r0
 8006c9e:	460d      	mov	r5, r1
 8006ca0:	f7f9 ff42 	bl	8000b28 <__aeabi_dcmpgt>
 8006ca4:	2800      	cmp	r0, #0
 8006ca6:	f040 80f9 	bne.w	8006e9c <_dtoa_r+0x6bc>
 8006caa:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006cae:	4620      	mov	r0, r4
 8006cb0:	4629      	mov	r1, r5
 8006cb2:	f7f9 ff11 	bl	8000ad8 <__aeabi_dcmpeq>
 8006cb6:	b118      	cbz	r0, 8006cc0 <_dtoa_r+0x4e0>
 8006cb8:	f018 0f01 	tst.w	r8, #1
 8006cbc:	f040 80ee 	bne.w	8006e9c <_dtoa_r+0x6bc>
 8006cc0:	4649      	mov	r1, r9
 8006cc2:	4658      	mov	r0, fp
 8006cc4:	f000 fc90 	bl	80075e8 <_Bfree>
 8006cc8:	2300      	movs	r3, #0
 8006cca:	7033      	strb	r3, [r6, #0]
 8006ccc:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8006cce:	3701      	adds	r7, #1
 8006cd0:	601f      	str	r7, [r3, #0]
 8006cd2:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8006cd4:	2b00      	cmp	r3, #0
 8006cd6:	f000 831d 	beq.w	8007314 <_dtoa_r+0xb34>
 8006cda:	601e      	str	r6, [r3, #0]
 8006cdc:	e31a      	b.n	8007314 <_dtoa_r+0xb34>
 8006cde:	07e2      	lsls	r2, r4, #31
 8006ce0:	d505      	bpl.n	8006cee <_dtoa_r+0x50e>
 8006ce2:	e9d5 2300 	ldrd	r2, r3, [r5]
 8006ce6:	f7f9 fc8f 	bl	8000608 <__aeabi_dmul>
 8006cea:	3601      	adds	r6, #1
 8006cec:	2301      	movs	r3, #1
 8006cee:	1064      	asrs	r4, r4, #1
 8006cf0:	3508      	adds	r5, #8
 8006cf2:	e73f      	b.n	8006b74 <_dtoa_r+0x394>
 8006cf4:	2602      	movs	r6, #2
 8006cf6:	e742      	b.n	8006b7e <_dtoa_r+0x39e>
 8006cf8:	9c07      	ldr	r4, [sp, #28]
 8006cfa:	9704      	str	r7, [sp, #16]
 8006cfc:	e761      	b.n	8006bc2 <_dtoa_r+0x3e2>
 8006cfe:	4b27      	ldr	r3, [pc, #156]	@ (8006d9c <_dtoa_r+0x5bc>)
 8006d00:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8006d02:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8006d06:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8006d0a:	4454      	add	r4, sl
 8006d0c:	2900      	cmp	r1, #0
 8006d0e:	d053      	beq.n	8006db8 <_dtoa_r+0x5d8>
 8006d10:	4928      	ldr	r1, [pc, #160]	@ (8006db4 <_dtoa_r+0x5d4>)
 8006d12:	2000      	movs	r0, #0
 8006d14:	f7f9 fda2 	bl	800085c <__aeabi_ddiv>
 8006d18:	4633      	mov	r3, r6
 8006d1a:	462a      	mov	r2, r5
 8006d1c:	f7f9 fabc 	bl	8000298 <__aeabi_dsub>
 8006d20:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8006d24:	4656      	mov	r6, sl
 8006d26:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006d2a:	f7f9 ff1d 	bl	8000b68 <__aeabi_d2iz>
 8006d2e:	4605      	mov	r5, r0
 8006d30:	f7f9 fc00 	bl	8000534 <__aeabi_i2d>
 8006d34:	4602      	mov	r2, r0
 8006d36:	460b      	mov	r3, r1
 8006d38:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006d3c:	f7f9 faac 	bl	8000298 <__aeabi_dsub>
 8006d40:	3530      	adds	r5, #48	@ 0x30
 8006d42:	4602      	mov	r2, r0
 8006d44:	460b      	mov	r3, r1
 8006d46:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8006d4a:	f806 5b01 	strb.w	r5, [r6], #1
 8006d4e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8006d52:	f7f9 fecb 	bl	8000aec <__aeabi_dcmplt>
 8006d56:	2800      	cmp	r0, #0
 8006d58:	d171      	bne.n	8006e3e <_dtoa_r+0x65e>
 8006d5a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006d5e:	4911      	ldr	r1, [pc, #68]	@ (8006da4 <_dtoa_r+0x5c4>)
 8006d60:	2000      	movs	r0, #0
 8006d62:	f7f9 fa99 	bl	8000298 <__aeabi_dsub>
 8006d66:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8006d6a:	f7f9 febf 	bl	8000aec <__aeabi_dcmplt>
 8006d6e:	2800      	cmp	r0, #0
 8006d70:	f040 8095 	bne.w	8006e9e <_dtoa_r+0x6be>
 8006d74:	42a6      	cmp	r6, r4
 8006d76:	f43f af50 	beq.w	8006c1a <_dtoa_r+0x43a>
 8006d7a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8006d7e:	4b0a      	ldr	r3, [pc, #40]	@ (8006da8 <_dtoa_r+0x5c8>)
 8006d80:	2200      	movs	r2, #0
 8006d82:	f7f9 fc41 	bl	8000608 <__aeabi_dmul>
 8006d86:	4b08      	ldr	r3, [pc, #32]	@ (8006da8 <_dtoa_r+0x5c8>)
 8006d88:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8006d8c:	2200      	movs	r2, #0
 8006d8e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006d92:	f7f9 fc39 	bl	8000608 <__aeabi_dmul>
 8006d96:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006d9a:	e7c4      	b.n	8006d26 <_dtoa_r+0x546>
 8006d9c:	08008e28 	.word	0x08008e28
 8006da0:	08008e00 	.word	0x08008e00
 8006da4:	3ff00000 	.word	0x3ff00000
 8006da8:	40240000 	.word	0x40240000
 8006dac:	401c0000 	.word	0x401c0000
 8006db0:	40140000 	.word	0x40140000
 8006db4:	3fe00000 	.word	0x3fe00000
 8006db8:	4631      	mov	r1, r6
 8006dba:	4628      	mov	r0, r5
 8006dbc:	f7f9 fc24 	bl	8000608 <__aeabi_dmul>
 8006dc0:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8006dc4:	9415      	str	r4, [sp, #84]	@ 0x54
 8006dc6:	4656      	mov	r6, sl
 8006dc8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006dcc:	f7f9 fecc 	bl	8000b68 <__aeabi_d2iz>
 8006dd0:	4605      	mov	r5, r0
 8006dd2:	f7f9 fbaf 	bl	8000534 <__aeabi_i2d>
 8006dd6:	4602      	mov	r2, r0
 8006dd8:	460b      	mov	r3, r1
 8006dda:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006dde:	f7f9 fa5b 	bl	8000298 <__aeabi_dsub>
 8006de2:	3530      	adds	r5, #48	@ 0x30
 8006de4:	f806 5b01 	strb.w	r5, [r6], #1
 8006de8:	4602      	mov	r2, r0
 8006dea:	460b      	mov	r3, r1
 8006dec:	42a6      	cmp	r6, r4
 8006dee:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8006df2:	f04f 0200 	mov.w	r2, #0
 8006df6:	d124      	bne.n	8006e42 <_dtoa_r+0x662>
 8006df8:	4bac      	ldr	r3, [pc, #688]	@ (80070ac <_dtoa_r+0x8cc>)
 8006dfa:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8006dfe:	f7f9 fa4d 	bl	800029c <__adddf3>
 8006e02:	4602      	mov	r2, r0
 8006e04:	460b      	mov	r3, r1
 8006e06:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006e0a:	f7f9 fe8d 	bl	8000b28 <__aeabi_dcmpgt>
 8006e0e:	2800      	cmp	r0, #0
 8006e10:	d145      	bne.n	8006e9e <_dtoa_r+0x6be>
 8006e12:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8006e16:	49a5      	ldr	r1, [pc, #660]	@ (80070ac <_dtoa_r+0x8cc>)
 8006e18:	2000      	movs	r0, #0
 8006e1a:	f7f9 fa3d 	bl	8000298 <__aeabi_dsub>
 8006e1e:	4602      	mov	r2, r0
 8006e20:	460b      	mov	r3, r1
 8006e22:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006e26:	f7f9 fe61 	bl	8000aec <__aeabi_dcmplt>
 8006e2a:	2800      	cmp	r0, #0
 8006e2c:	f43f aef5 	beq.w	8006c1a <_dtoa_r+0x43a>
 8006e30:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 8006e32:	1e73      	subs	r3, r6, #1
 8006e34:	9315      	str	r3, [sp, #84]	@ 0x54
 8006e36:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8006e3a:	2b30      	cmp	r3, #48	@ 0x30
 8006e3c:	d0f8      	beq.n	8006e30 <_dtoa_r+0x650>
 8006e3e:	9f04      	ldr	r7, [sp, #16]
 8006e40:	e73e      	b.n	8006cc0 <_dtoa_r+0x4e0>
 8006e42:	4b9b      	ldr	r3, [pc, #620]	@ (80070b0 <_dtoa_r+0x8d0>)
 8006e44:	f7f9 fbe0 	bl	8000608 <__aeabi_dmul>
 8006e48:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006e4c:	e7bc      	b.n	8006dc8 <_dtoa_r+0x5e8>
 8006e4e:	d10c      	bne.n	8006e6a <_dtoa_r+0x68a>
 8006e50:	4b98      	ldr	r3, [pc, #608]	@ (80070b4 <_dtoa_r+0x8d4>)
 8006e52:	2200      	movs	r2, #0
 8006e54:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006e58:	f7f9 fbd6 	bl	8000608 <__aeabi_dmul>
 8006e5c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006e60:	f7f9 fe58 	bl	8000b14 <__aeabi_dcmpge>
 8006e64:	2800      	cmp	r0, #0
 8006e66:	f000 8157 	beq.w	8007118 <_dtoa_r+0x938>
 8006e6a:	2400      	movs	r4, #0
 8006e6c:	4625      	mov	r5, r4
 8006e6e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006e70:	43db      	mvns	r3, r3
 8006e72:	9304      	str	r3, [sp, #16]
 8006e74:	4656      	mov	r6, sl
 8006e76:	2700      	movs	r7, #0
 8006e78:	4621      	mov	r1, r4
 8006e7a:	4658      	mov	r0, fp
 8006e7c:	f000 fbb4 	bl	80075e8 <_Bfree>
 8006e80:	2d00      	cmp	r5, #0
 8006e82:	d0dc      	beq.n	8006e3e <_dtoa_r+0x65e>
 8006e84:	b12f      	cbz	r7, 8006e92 <_dtoa_r+0x6b2>
 8006e86:	42af      	cmp	r7, r5
 8006e88:	d003      	beq.n	8006e92 <_dtoa_r+0x6b2>
 8006e8a:	4639      	mov	r1, r7
 8006e8c:	4658      	mov	r0, fp
 8006e8e:	f000 fbab 	bl	80075e8 <_Bfree>
 8006e92:	4629      	mov	r1, r5
 8006e94:	4658      	mov	r0, fp
 8006e96:	f000 fba7 	bl	80075e8 <_Bfree>
 8006e9a:	e7d0      	b.n	8006e3e <_dtoa_r+0x65e>
 8006e9c:	9704      	str	r7, [sp, #16]
 8006e9e:	4633      	mov	r3, r6
 8006ea0:	461e      	mov	r6, r3
 8006ea2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006ea6:	2a39      	cmp	r2, #57	@ 0x39
 8006ea8:	d107      	bne.n	8006eba <_dtoa_r+0x6da>
 8006eaa:	459a      	cmp	sl, r3
 8006eac:	d1f8      	bne.n	8006ea0 <_dtoa_r+0x6c0>
 8006eae:	9a04      	ldr	r2, [sp, #16]
 8006eb0:	3201      	adds	r2, #1
 8006eb2:	9204      	str	r2, [sp, #16]
 8006eb4:	2230      	movs	r2, #48	@ 0x30
 8006eb6:	f88a 2000 	strb.w	r2, [sl]
 8006eba:	781a      	ldrb	r2, [r3, #0]
 8006ebc:	3201      	adds	r2, #1
 8006ebe:	701a      	strb	r2, [r3, #0]
 8006ec0:	e7bd      	b.n	8006e3e <_dtoa_r+0x65e>
 8006ec2:	4b7b      	ldr	r3, [pc, #492]	@ (80070b0 <_dtoa_r+0x8d0>)
 8006ec4:	2200      	movs	r2, #0
 8006ec6:	f7f9 fb9f 	bl	8000608 <__aeabi_dmul>
 8006eca:	2200      	movs	r2, #0
 8006ecc:	2300      	movs	r3, #0
 8006ece:	4604      	mov	r4, r0
 8006ed0:	460d      	mov	r5, r1
 8006ed2:	f7f9 fe01 	bl	8000ad8 <__aeabi_dcmpeq>
 8006ed6:	2800      	cmp	r0, #0
 8006ed8:	f43f aebb 	beq.w	8006c52 <_dtoa_r+0x472>
 8006edc:	e6f0      	b.n	8006cc0 <_dtoa_r+0x4e0>
 8006ede:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8006ee0:	2a00      	cmp	r2, #0
 8006ee2:	f000 80db 	beq.w	800709c <_dtoa_r+0x8bc>
 8006ee6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006ee8:	2a01      	cmp	r2, #1
 8006eea:	f300 80bf 	bgt.w	800706c <_dtoa_r+0x88c>
 8006eee:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8006ef0:	2a00      	cmp	r2, #0
 8006ef2:	f000 80b7 	beq.w	8007064 <_dtoa_r+0x884>
 8006ef6:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8006efa:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8006efc:	4646      	mov	r6, r8
 8006efe:	9a08      	ldr	r2, [sp, #32]
 8006f00:	2101      	movs	r1, #1
 8006f02:	441a      	add	r2, r3
 8006f04:	4658      	mov	r0, fp
 8006f06:	4498      	add	r8, r3
 8006f08:	9208      	str	r2, [sp, #32]
 8006f0a:	f000 fc21 	bl	8007750 <__i2b>
 8006f0e:	4605      	mov	r5, r0
 8006f10:	b15e      	cbz	r6, 8006f2a <_dtoa_r+0x74a>
 8006f12:	9b08      	ldr	r3, [sp, #32]
 8006f14:	2b00      	cmp	r3, #0
 8006f16:	dd08      	ble.n	8006f2a <_dtoa_r+0x74a>
 8006f18:	42b3      	cmp	r3, r6
 8006f1a:	9a08      	ldr	r2, [sp, #32]
 8006f1c:	bfa8      	it	ge
 8006f1e:	4633      	movge	r3, r6
 8006f20:	eba8 0803 	sub.w	r8, r8, r3
 8006f24:	1af6      	subs	r6, r6, r3
 8006f26:	1ad3      	subs	r3, r2, r3
 8006f28:	9308      	str	r3, [sp, #32]
 8006f2a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006f2c:	b1f3      	cbz	r3, 8006f6c <_dtoa_r+0x78c>
 8006f2e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006f30:	2b00      	cmp	r3, #0
 8006f32:	f000 80b7 	beq.w	80070a4 <_dtoa_r+0x8c4>
 8006f36:	b18c      	cbz	r4, 8006f5c <_dtoa_r+0x77c>
 8006f38:	4629      	mov	r1, r5
 8006f3a:	4622      	mov	r2, r4
 8006f3c:	4658      	mov	r0, fp
 8006f3e:	f000 fcc7 	bl	80078d0 <__pow5mult>
 8006f42:	464a      	mov	r2, r9
 8006f44:	4601      	mov	r1, r0
 8006f46:	4605      	mov	r5, r0
 8006f48:	4658      	mov	r0, fp
 8006f4a:	f000 fc17 	bl	800777c <__multiply>
 8006f4e:	4649      	mov	r1, r9
 8006f50:	9004      	str	r0, [sp, #16]
 8006f52:	4658      	mov	r0, fp
 8006f54:	f000 fb48 	bl	80075e8 <_Bfree>
 8006f58:	9b04      	ldr	r3, [sp, #16]
 8006f5a:	4699      	mov	r9, r3
 8006f5c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006f5e:	1b1a      	subs	r2, r3, r4
 8006f60:	d004      	beq.n	8006f6c <_dtoa_r+0x78c>
 8006f62:	4649      	mov	r1, r9
 8006f64:	4658      	mov	r0, fp
 8006f66:	f000 fcb3 	bl	80078d0 <__pow5mult>
 8006f6a:	4681      	mov	r9, r0
 8006f6c:	2101      	movs	r1, #1
 8006f6e:	4658      	mov	r0, fp
 8006f70:	f000 fbee 	bl	8007750 <__i2b>
 8006f74:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006f76:	4604      	mov	r4, r0
 8006f78:	2b00      	cmp	r3, #0
 8006f7a:	f000 81cf 	beq.w	800731c <_dtoa_r+0xb3c>
 8006f7e:	461a      	mov	r2, r3
 8006f80:	4601      	mov	r1, r0
 8006f82:	4658      	mov	r0, fp
 8006f84:	f000 fca4 	bl	80078d0 <__pow5mult>
 8006f88:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006f8a:	2b01      	cmp	r3, #1
 8006f8c:	4604      	mov	r4, r0
 8006f8e:	f300 8095 	bgt.w	80070bc <_dtoa_r+0x8dc>
 8006f92:	9b02      	ldr	r3, [sp, #8]
 8006f94:	2b00      	cmp	r3, #0
 8006f96:	f040 8087 	bne.w	80070a8 <_dtoa_r+0x8c8>
 8006f9a:	9b03      	ldr	r3, [sp, #12]
 8006f9c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006fa0:	2b00      	cmp	r3, #0
 8006fa2:	f040 8089 	bne.w	80070b8 <_dtoa_r+0x8d8>
 8006fa6:	9b03      	ldr	r3, [sp, #12]
 8006fa8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8006fac:	0d1b      	lsrs	r3, r3, #20
 8006fae:	051b      	lsls	r3, r3, #20
 8006fb0:	b12b      	cbz	r3, 8006fbe <_dtoa_r+0x7de>
 8006fb2:	9b08      	ldr	r3, [sp, #32]
 8006fb4:	3301      	adds	r3, #1
 8006fb6:	9308      	str	r3, [sp, #32]
 8006fb8:	f108 0801 	add.w	r8, r8, #1
 8006fbc:	2301      	movs	r3, #1
 8006fbe:	930a      	str	r3, [sp, #40]	@ 0x28
 8006fc0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006fc2:	2b00      	cmp	r3, #0
 8006fc4:	f000 81b0 	beq.w	8007328 <_dtoa_r+0xb48>
 8006fc8:	6923      	ldr	r3, [r4, #16]
 8006fca:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8006fce:	6918      	ldr	r0, [r3, #16]
 8006fd0:	f000 fb72 	bl	80076b8 <__hi0bits>
 8006fd4:	f1c0 0020 	rsb	r0, r0, #32
 8006fd8:	9b08      	ldr	r3, [sp, #32]
 8006fda:	4418      	add	r0, r3
 8006fdc:	f010 001f 	ands.w	r0, r0, #31
 8006fe0:	d077      	beq.n	80070d2 <_dtoa_r+0x8f2>
 8006fe2:	f1c0 0320 	rsb	r3, r0, #32
 8006fe6:	2b04      	cmp	r3, #4
 8006fe8:	dd6b      	ble.n	80070c2 <_dtoa_r+0x8e2>
 8006fea:	9b08      	ldr	r3, [sp, #32]
 8006fec:	f1c0 001c 	rsb	r0, r0, #28
 8006ff0:	4403      	add	r3, r0
 8006ff2:	4480      	add	r8, r0
 8006ff4:	4406      	add	r6, r0
 8006ff6:	9308      	str	r3, [sp, #32]
 8006ff8:	f1b8 0f00 	cmp.w	r8, #0
 8006ffc:	dd05      	ble.n	800700a <_dtoa_r+0x82a>
 8006ffe:	4649      	mov	r1, r9
 8007000:	4642      	mov	r2, r8
 8007002:	4658      	mov	r0, fp
 8007004:	f000 fcbe 	bl	8007984 <__lshift>
 8007008:	4681      	mov	r9, r0
 800700a:	9b08      	ldr	r3, [sp, #32]
 800700c:	2b00      	cmp	r3, #0
 800700e:	dd05      	ble.n	800701c <_dtoa_r+0x83c>
 8007010:	4621      	mov	r1, r4
 8007012:	461a      	mov	r2, r3
 8007014:	4658      	mov	r0, fp
 8007016:	f000 fcb5 	bl	8007984 <__lshift>
 800701a:	4604      	mov	r4, r0
 800701c:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800701e:	2b00      	cmp	r3, #0
 8007020:	d059      	beq.n	80070d6 <_dtoa_r+0x8f6>
 8007022:	4621      	mov	r1, r4
 8007024:	4648      	mov	r0, r9
 8007026:	f000 fd19 	bl	8007a5c <__mcmp>
 800702a:	2800      	cmp	r0, #0
 800702c:	da53      	bge.n	80070d6 <_dtoa_r+0x8f6>
 800702e:	1e7b      	subs	r3, r7, #1
 8007030:	9304      	str	r3, [sp, #16]
 8007032:	4649      	mov	r1, r9
 8007034:	2300      	movs	r3, #0
 8007036:	220a      	movs	r2, #10
 8007038:	4658      	mov	r0, fp
 800703a:	f000 faf7 	bl	800762c <__multadd>
 800703e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007040:	4681      	mov	r9, r0
 8007042:	2b00      	cmp	r3, #0
 8007044:	f000 8172 	beq.w	800732c <_dtoa_r+0xb4c>
 8007048:	2300      	movs	r3, #0
 800704a:	4629      	mov	r1, r5
 800704c:	220a      	movs	r2, #10
 800704e:	4658      	mov	r0, fp
 8007050:	f000 faec 	bl	800762c <__multadd>
 8007054:	9b00      	ldr	r3, [sp, #0]
 8007056:	2b00      	cmp	r3, #0
 8007058:	4605      	mov	r5, r0
 800705a:	dc67      	bgt.n	800712c <_dtoa_r+0x94c>
 800705c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800705e:	2b02      	cmp	r3, #2
 8007060:	dc41      	bgt.n	80070e6 <_dtoa_r+0x906>
 8007062:	e063      	b.n	800712c <_dtoa_r+0x94c>
 8007064:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8007066:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800706a:	e746      	b.n	8006efa <_dtoa_r+0x71a>
 800706c:	9b07      	ldr	r3, [sp, #28]
 800706e:	1e5c      	subs	r4, r3, #1
 8007070:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007072:	42a3      	cmp	r3, r4
 8007074:	bfbf      	itttt	lt
 8007076:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8007078:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 800707a:	940a      	strlt	r4, [sp, #40]	@ 0x28
 800707c:	1ae3      	sublt	r3, r4, r3
 800707e:	bfb4      	ite	lt
 8007080:	18d2      	addlt	r2, r2, r3
 8007082:	1b1c      	subge	r4, r3, r4
 8007084:	9b07      	ldr	r3, [sp, #28]
 8007086:	bfbc      	itt	lt
 8007088:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 800708a:	2400      	movlt	r4, #0
 800708c:	2b00      	cmp	r3, #0
 800708e:	bfb5      	itete	lt
 8007090:	eba8 0603 	sublt.w	r6, r8, r3
 8007094:	9b07      	ldrge	r3, [sp, #28]
 8007096:	2300      	movlt	r3, #0
 8007098:	4646      	movge	r6, r8
 800709a:	e730      	b.n	8006efe <_dtoa_r+0x71e>
 800709c:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800709e:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 80070a0:	4646      	mov	r6, r8
 80070a2:	e735      	b.n	8006f10 <_dtoa_r+0x730>
 80070a4:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80070a6:	e75c      	b.n	8006f62 <_dtoa_r+0x782>
 80070a8:	2300      	movs	r3, #0
 80070aa:	e788      	b.n	8006fbe <_dtoa_r+0x7de>
 80070ac:	3fe00000 	.word	0x3fe00000
 80070b0:	40240000 	.word	0x40240000
 80070b4:	40140000 	.word	0x40140000
 80070b8:	9b02      	ldr	r3, [sp, #8]
 80070ba:	e780      	b.n	8006fbe <_dtoa_r+0x7de>
 80070bc:	2300      	movs	r3, #0
 80070be:	930a      	str	r3, [sp, #40]	@ 0x28
 80070c0:	e782      	b.n	8006fc8 <_dtoa_r+0x7e8>
 80070c2:	d099      	beq.n	8006ff8 <_dtoa_r+0x818>
 80070c4:	9a08      	ldr	r2, [sp, #32]
 80070c6:	331c      	adds	r3, #28
 80070c8:	441a      	add	r2, r3
 80070ca:	4498      	add	r8, r3
 80070cc:	441e      	add	r6, r3
 80070ce:	9208      	str	r2, [sp, #32]
 80070d0:	e792      	b.n	8006ff8 <_dtoa_r+0x818>
 80070d2:	4603      	mov	r3, r0
 80070d4:	e7f6      	b.n	80070c4 <_dtoa_r+0x8e4>
 80070d6:	9b07      	ldr	r3, [sp, #28]
 80070d8:	9704      	str	r7, [sp, #16]
 80070da:	2b00      	cmp	r3, #0
 80070dc:	dc20      	bgt.n	8007120 <_dtoa_r+0x940>
 80070de:	9300      	str	r3, [sp, #0]
 80070e0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80070e2:	2b02      	cmp	r3, #2
 80070e4:	dd1e      	ble.n	8007124 <_dtoa_r+0x944>
 80070e6:	9b00      	ldr	r3, [sp, #0]
 80070e8:	2b00      	cmp	r3, #0
 80070ea:	f47f aec0 	bne.w	8006e6e <_dtoa_r+0x68e>
 80070ee:	4621      	mov	r1, r4
 80070f0:	2205      	movs	r2, #5
 80070f2:	4658      	mov	r0, fp
 80070f4:	f000 fa9a 	bl	800762c <__multadd>
 80070f8:	4601      	mov	r1, r0
 80070fa:	4604      	mov	r4, r0
 80070fc:	4648      	mov	r0, r9
 80070fe:	f000 fcad 	bl	8007a5c <__mcmp>
 8007102:	2800      	cmp	r0, #0
 8007104:	f77f aeb3 	ble.w	8006e6e <_dtoa_r+0x68e>
 8007108:	4656      	mov	r6, sl
 800710a:	2331      	movs	r3, #49	@ 0x31
 800710c:	f806 3b01 	strb.w	r3, [r6], #1
 8007110:	9b04      	ldr	r3, [sp, #16]
 8007112:	3301      	adds	r3, #1
 8007114:	9304      	str	r3, [sp, #16]
 8007116:	e6ae      	b.n	8006e76 <_dtoa_r+0x696>
 8007118:	9c07      	ldr	r4, [sp, #28]
 800711a:	9704      	str	r7, [sp, #16]
 800711c:	4625      	mov	r5, r4
 800711e:	e7f3      	b.n	8007108 <_dtoa_r+0x928>
 8007120:	9b07      	ldr	r3, [sp, #28]
 8007122:	9300      	str	r3, [sp, #0]
 8007124:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007126:	2b00      	cmp	r3, #0
 8007128:	f000 8104 	beq.w	8007334 <_dtoa_r+0xb54>
 800712c:	2e00      	cmp	r6, #0
 800712e:	dd05      	ble.n	800713c <_dtoa_r+0x95c>
 8007130:	4629      	mov	r1, r5
 8007132:	4632      	mov	r2, r6
 8007134:	4658      	mov	r0, fp
 8007136:	f000 fc25 	bl	8007984 <__lshift>
 800713a:	4605      	mov	r5, r0
 800713c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800713e:	2b00      	cmp	r3, #0
 8007140:	d05a      	beq.n	80071f8 <_dtoa_r+0xa18>
 8007142:	6869      	ldr	r1, [r5, #4]
 8007144:	4658      	mov	r0, fp
 8007146:	f000 fa0f 	bl	8007568 <_Balloc>
 800714a:	4606      	mov	r6, r0
 800714c:	b928      	cbnz	r0, 800715a <_dtoa_r+0x97a>
 800714e:	4b84      	ldr	r3, [pc, #528]	@ (8007360 <_dtoa_r+0xb80>)
 8007150:	4602      	mov	r2, r0
 8007152:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8007156:	f7ff bb5a 	b.w	800680e <_dtoa_r+0x2e>
 800715a:	692a      	ldr	r2, [r5, #16]
 800715c:	3202      	adds	r2, #2
 800715e:	0092      	lsls	r2, r2, #2
 8007160:	f105 010c 	add.w	r1, r5, #12
 8007164:	300c      	adds	r0, #12
 8007166:	f000 fe3d 	bl	8007de4 <memcpy>
 800716a:	2201      	movs	r2, #1
 800716c:	4631      	mov	r1, r6
 800716e:	4658      	mov	r0, fp
 8007170:	f000 fc08 	bl	8007984 <__lshift>
 8007174:	f10a 0301 	add.w	r3, sl, #1
 8007178:	9307      	str	r3, [sp, #28]
 800717a:	9b00      	ldr	r3, [sp, #0]
 800717c:	4453      	add	r3, sl
 800717e:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007180:	9b02      	ldr	r3, [sp, #8]
 8007182:	f003 0301 	and.w	r3, r3, #1
 8007186:	462f      	mov	r7, r5
 8007188:	930a      	str	r3, [sp, #40]	@ 0x28
 800718a:	4605      	mov	r5, r0
 800718c:	9b07      	ldr	r3, [sp, #28]
 800718e:	4621      	mov	r1, r4
 8007190:	3b01      	subs	r3, #1
 8007192:	4648      	mov	r0, r9
 8007194:	9300      	str	r3, [sp, #0]
 8007196:	f7ff fa98 	bl	80066ca <quorem>
 800719a:	4639      	mov	r1, r7
 800719c:	9002      	str	r0, [sp, #8]
 800719e:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 80071a2:	4648      	mov	r0, r9
 80071a4:	f000 fc5a 	bl	8007a5c <__mcmp>
 80071a8:	462a      	mov	r2, r5
 80071aa:	9008      	str	r0, [sp, #32]
 80071ac:	4621      	mov	r1, r4
 80071ae:	4658      	mov	r0, fp
 80071b0:	f000 fc70 	bl	8007a94 <__mdiff>
 80071b4:	68c2      	ldr	r2, [r0, #12]
 80071b6:	4606      	mov	r6, r0
 80071b8:	bb02      	cbnz	r2, 80071fc <_dtoa_r+0xa1c>
 80071ba:	4601      	mov	r1, r0
 80071bc:	4648      	mov	r0, r9
 80071be:	f000 fc4d 	bl	8007a5c <__mcmp>
 80071c2:	4602      	mov	r2, r0
 80071c4:	4631      	mov	r1, r6
 80071c6:	4658      	mov	r0, fp
 80071c8:	920e      	str	r2, [sp, #56]	@ 0x38
 80071ca:	f000 fa0d 	bl	80075e8 <_Bfree>
 80071ce:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80071d0:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80071d2:	9e07      	ldr	r6, [sp, #28]
 80071d4:	ea43 0102 	orr.w	r1, r3, r2
 80071d8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80071da:	4319      	orrs	r1, r3
 80071dc:	d110      	bne.n	8007200 <_dtoa_r+0xa20>
 80071de:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 80071e2:	d029      	beq.n	8007238 <_dtoa_r+0xa58>
 80071e4:	9b08      	ldr	r3, [sp, #32]
 80071e6:	2b00      	cmp	r3, #0
 80071e8:	dd02      	ble.n	80071f0 <_dtoa_r+0xa10>
 80071ea:	9b02      	ldr	r3, [sp, #8]
 80071ec:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 80071f0:	9b00      	ldr	r3, [sp, #0]
 80071f2:	f883 8000 	strb.w	r8, [r3]
 80071f6:	e63f      	b.n	8006e78 <_dtoa_r+0x698>
 80071f8:	4628      	mov	r0, r5
 80071fa:	e7bb      	b.n	8007174 <_dtoa_r+0x994>
 80071fc:	2201      	movs	r2, #1
 80071fe:	e7e1      	b.n	80071c4 <_dtoa_r+0x9e4>
 8007200:	9b08      	ldr	r3, [sp, #32]
 8007202:	2b00      	cmp	r3, #0
 8007204:	db04      	blt.n	8007210 <_dtoa_r+0xa30>
 8007206:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8007208:	430b      	orrs	r3, r1
 800720a:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800720c:	430b      	orrs	r3, r1
 800720e:	d120      	bne.n	8007252 <_dtoa_r+0xa72>
 8007210:	2a00      	cmp	r2, #0
 8007212:	dded      	ble.n	80071f0 <_dtoa_r+0xa10>
 8007214:	4649      	mov	r1, r9
 8007216:	2201      	movs	r2, #1
 8007218:	4658      	mov	r0, fp
 800721a:	f000 fbb3 	bl	8007984 <__lshift>
 800721e:	4621      	mov	r1, r4
 8007220:	4681      	mov	r9, r0
 8007222:	f000 fc1b 	bl	8007a5c <__mcmp>
 8007226:	2800      	cmp	r0, #0
 8007228:	dc03      	bgt.n	8007232 <_dtoa_r+0xa52>
 800722a:	d1e1      	bne.n	80071f0 <_dtoa_r+0xa10>
 800722c:	f018 0f01 	tst.w	r8, #1
 8007230:	d0de      	beq.n	80071f0 <_dtoa_r+0xa10>
 8007232:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8007236:	d1d8      	bne.n	80071ea <_dtoa_r+0xa0a>
 8007238:	9a00      	ldr	r2, [sp, #0]
 800723a:	2339      	movs	r3, #57	@ 0x39
 800723c:	7013      	strb	r3, [r2, #0]
 800723e:	4633      	mov	r3, r6
 8007240:	461e      	mov	r6, r3
 8007242:	3b01      	subs	r3, #1
 8007244:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8007248:	2a39      	cmp	r2, #57	@ 0x39
 800724a:	d052      	beq.n	80072f2 <_dtoa_r+0xb12>
 800724c:	3201      	adds	r2, #1
 800724e:	701a      	strb	r2, [r3, #0]
 8007250:	e612      	b.n	8006e78 <_dtoa_r+0x698>
 8007252:	2a00      	cmp	r2, #0
 8007254:	dd07      	ble.n	8007266 <_dtoa_r+0xa86>
 8007256:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800725a:	d0ed      	beq.n	8007238 <_dtoa_r+0xa58>
 800725c:	9a00      	ldr	r2, [sp, #0]
 800725e:	f108 0301 	add.w	r3, r8, #1
 8007262:	7013      	strb	r3, [r2, #0]
 8007264:	e608      	b.n	8006e78 <_dtoa_r+0x698>
 8007266:	9b07      	ldr	r3, [sp, #28]
 8007268:	9a07      	ldr	r2, [sp, #28]
 800726a:	f803 8c01 	strb.w	r8, [r3, #-1]
 800726e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007270:	4293      	cmp	r3, r2
 8007272:	d028      	beq.n	80072c6 <_dtoa_r+0xae6>
 8007274:	4649      	mov	r1, r9
 8007276:	2300      	movs	r3, #0
 8007278:	220a      	movs	r2, #10
 800727a:	4658      	mov	r0, fp
 800727c:	f000 f9d6 	bl	800762c <__multadd>
 8007280:	42af      	cmp	r7, r5
 8007282:	4681      	mov	r9, r0
 8007284:	f04f 0300 	mov.w	r3, #0
 8007288:	f04f 020a 	mov.w	r2, #10
 800728c:	4639      	mov	r1, r7
 800728e:	4658      	mov	r0, fp
 8007290:	d107      	bne.n	80072a2 <_dtoa_r+0xac2>
 8007292:	f000 f9cb 	bl	800762c <__multadd>
 8007296:	4607      	mov	r7, r0
 8007298:	4605      	mov	r5, r0
 800729a:	9b07      	ldr	r3, [sp, #28]
 800729c:	3301      	adds	r3, #1
 800729e:	9307      	str	r3, [sp, #28]
 80072a0:	e774      	b.n	800718c <_dtoa_r+0x9ac>
 80072a2:	f000 f9c3 	bl	800762c <__multadd>
 80072a6:	4629      	mov	r1, r5
 80072a8:	4607      	mov	r7, r0
 80072aa:	2300      	movs	r3, #0
 80072ac:	220a      	movs	r2, #10
 80072ae:	4658      	mov	r0, fp
 80072b0:	f000 f9bc 	bl	800762c <__multadd>
 80072b4:	4605      	mov	r5, r0
 80072b6:	e7f0      	b.n	800729a <_dtoa_r+0xaba>
 80072b8:	9b00      	ldr	r3, [sp, #0]
 80072ba:	2b00      	cmp	r3, #0
 80072bc:	bfcc      	ite	gt
 80072be:	461e      	movgt	r6, r3
 80072c0:	2601      	movle	r6, #1
 80072c2:	4456      	add	r6, sl
 80072c4:	2700      	movs	r7, #0
 80072c6:	4649      	mov	r1, r9
 80072c8:	2201      	movs	r2, #1
 80072ca:	4658      	mov	r0, fp
 80072cc:	f000 fb5a 	bl	8007984 <__lshift>
 80072d0:	4621      	mov	r1, r4
 80072d2:	4681      	mov	r9, r0
 80072d4:	f000 fbc2 	bl	8007a5c <__mcmp>
 80072d8:	2800      	cmp	r0, #0
 80072da:	dcb0      	bgt.n	800723e <_dtoa_r+0xa5e>
 80072dc:	d102      	bne.n	80072e4 <_dtoa_r+0xb04>
 80072de:	f018 0f01 	tst.w	r8, #1
 80072e2:	d1ac      	bne.n	800723e <_dtoa_r+0xa5e>
 80072e4:	4633      	mov	r3, r6
 80072e6:	461e      	mov	r6, r3
 80072e8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80072ec:	2a30      	cmp	r2, #48	@ 0x30
 80072ee:	d0fa      	beq.n	80072e6 <_dtoa_r+0xb06>
 80072f0:	e5c2      	b.n	8006e78 <_dtoa_r+0x698>
 80072f2:	459a      	cmp	sl, r3
 80072f4:	d1a4      	bne.n	8007240 <_dtoa_r+0xa60>
 80072f6:	9b04      	ldr	r3, [sp, #16]
 80072f8:	3301      	adds	r3, #1
 80072fa:	9304      	str	r3, [sp, #16]
 80072fc:	2331      	movs	r3, #49	@ 0x31
 80072fe:	f88a 3000 	strb.w	r3, [sl]
 8007302:	e5b9      	b.n	8006e78 <_dtoa_r+0x698>
 8007304:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8007306:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 8007364 <_dtoa_r+0xb84>
 800730a:	b11b      	cbz	r3, 8007314 <_dtoa_r+0xb34>
 800730c:	f10a 0308 	add.w	r3, sl, #8
 8007310:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8007312:	6013      	str	r3, [r2, #0]
 8007314:	4650      	mov	r0, sl
 8007316:	b019      	add	sp, #100	@ 0x64
 8007318:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800731c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800731e:	2b01      	cmp	r3, #1
 8007320:	f77f ae37 	ble.w	8006f92 <_dtoa_r+0x7b2>
 8007324:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007326:	930a      	str	r3, [sp, #40]	@ 0x28
 8007328:	2001      	movs	r0, #1
 800732a:	e655      	b.n	8006fd8 <_dtoa_r+0x7f8>
 800732c:	9b00      	ldr	r3, [sp, #0]
 800732e:	2b00      	cmp	r3, #0
 8007330:	f77f aed6 	ble.w	80070e0 <_dtoa_r+0x900>
 8007334:	4656      	mov	r6, sl
 8007336:	4621      	mov	r1, r4
 8007338:	4648      	mov	r0, r9
 800733a:	f7ff f9c6 	bl	80066ca <quorem>
 800733e:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8007342:	f806 8b01 	strb.w	r8, [r6], #1
 8007346:	9b00      	ldr	r3, [sp, #0]
 8007348:	eba6 020a 	sub.w	r2, r6, sl
 800734c:	4293      	cmp	r3, r2
 800734e:	ddb3      	ble.n	80072b8 <_dtoa_r+0xad8>
 8007350:	4649      	mov	r1, r9
 8007352:	2300      	movs	r3, #0
 8007354:	220a      	movs	r2, #10
 8007356:	4658      	mov	r0, fp
 8007358:	f000 f968 	bl	800762c <__multadd>
 800735c:	4681      	mov	r9, r0
 800735e:	e7ea      	b.n	8007336 <_dtoa_r+0xb56>
 8007360:	08008d84 	.word	0x08008d84
 8007364:	08008d08 	.word	0x08008d08

08007368 <_free_r>:
 8007368:	b538      	push	{r3, r4, r5, lr}
 800736a:	4605      	mov	r5, r0
 800736c:	2900      	cmp	r1, #0
 800736e:	d041      	beq.n	80073f4 <_free_r+0x8c>
 8007370:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007374:	1f0c      	subs	r4, r1, #4
 8007376:	2b00      	cmp	r3, #0
 8007378:	bfb8      	it	lt
 800737a:	18e4      	addlt	r4, r4, r3
 800737c:	f000 f8e8 	bl	8007550 <__malloc_lock>
 8007380:	4a1d      	ldr	r2, [pc, #116]	@ (80073f8 <_free_r+0x90>)
 8007382:	6813      	ldr	r3, [r2, #0]
 8007384:	b933      	cbnz	r3, 8007394 <_free_r+0x2c>
 8007386:	6063      	str	r3, [r4, #4]
 8007388:	6014      	str	r4, [r2, #0]
 800738a:	4628      	mov	r0, r5
 800738c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007390:	f000 b8e4 	b.w	800755c <__malloc_unlock>
 8007394:	42a3      	cmp	r3, r4
 8007396:	d908      	bls.n	80073aa <_free_r+0x42>
 8007398:	6820      	ldr	r0, [r4, #0]
 800739a:	1821      	adds	r1, r4, r0
 800739c:	428b      	cmp	r3, r1
 800739e:	bf01      	itttt	eq
 80073a0:	6819      	ldreq	r1, [r3, #0]
 80073a2:	685b      	ldreq	r3, [r3, #4]
 80073a4:	1809      	addeq	r1, r1, r0
 80073a6:	6021      	streq	r1, [r4, #0]
 80073a8:	e7ed      	b.n	8007386 <_free_r+0x1e>
 80073aa:	461a      	mov	r2, r3
 80073ac:	685b      	ldr	r3, [r3, #4]
 80073ae:	b10b      	cbz	r3, 80073b4 <_free_r+0x4c>
 80073b0:	42a3      	cmp	r3, r4
 80073b2:	d9fa      	bls.n	80073aa <_free_r+0x42>
 80073b4:	6811      	ldr	r1, [r2, #0]
 80073b6:	1850      	adds	r0, r2, r1
 80073b8:	42a0      	cmp	r0, r4
 80073ba:	d10b      	bne.n	80073d4 <_free_r+0x6c>
 80073bc:	6820      	ldr	r0, [r4, #0]
 80073be:	4401      	add	r1, r0
 80073c0:	1850      	adds	r0, r2, r1
 80073c2:	4283      	cmp	r3, r0
 80073c4:	6011      	str	r1, [r2, #0]
 80073c6:	d1e0      	bne.n	800738a <_free_r+0x22>
 80073c8:	6818      	ldr	r0, [r3, #0]
 80073ca:	685b      	ldr	r3, [r3, #4]
 80073cc:	6053      	str	r3, [r2, #4]
 80073ce:	4408      	add	r0, r1
 80073d0:	6010      	str	r0, [r2, #0]
 80073d2:	e7da      	b.n	800738a <_free_r+0x22>
 80073d4:	d902      	bls.n	80073dc <_free_r+0x74>
 80073d6:	230c      	movs	r3, #12
 80073d8:	602b      	str	r3, [r5, #0]
 80073da:	e7d6      	b.n	800738a <_free_r+0x22>
 80073dc:	6820      	ldr	r0, [r4, #0]
 80073de:	1821      	adds	r1, r4, r0
 80073e0:	428b      	cmp	r3, r1
 80073e2:	bf04      	itt	eq
 80073e4:	6819      	ldreq	r1, [r3, #0]
 80073e6:	685b      	ldreq	r3, [r3, #4]
 80073e8:	6063      	str	r3, [r4, #4]
 80073ea:	bf04      	itt	eq
 80073ec:	1809      	addeq	r1, r1, r0
 80073ee:	6021      	streq	r1, [r4, #0]
 80073f0:	6054      	str	r4, [r2, #4]
 80073f2:	e7ca      	b.n	800738a <_free_r+0x22>
 80073f4:	bd38      	pop	{r3, r4, r5, pc}
 80073f6:	bf00      	nop
 80073f8:	200005cc 	.word	0x200005cc

080073fc <malloc>:
 80073fc:	4b02      	ldr	r3, [pc, #8]	@ (8007408 <malloc+0xc>)
 80073fe:	4601      	mov	r1, r0
 8007400:	6818      	ldr	r0, [r3, #0]
 8007402:	f000 b825 	b.w	8007450 <_malloc_r>
 8007406:	bf00      	nop
 8007408:	20000024 	.word	0x20000024

0800740c <sbrk_aligned>:
 800740c:	b570      	push	{r4, r5, r6, lr}
 800740e:	4e0f      	ldr	r6, [pc, #60]	@ (800744c <sbrk_aligned+0x40>)
 8007410:	460c      	mov	r4, r1
 8007412:	6831      	ldr	r1, [r6, #0]
 8007414:	4605      	mov	r5, r0
 8007416:	b911      	cbnz	r1, 800741e <sbrk_aligned+0x12>
 8007418:	f000 fcd4 	bl	8007dc4 <_sbrk_r>
 800741c:	6030      	str	r0, [r6, #0]
 800741e:	4621      	mov	r1, r4
 8007420:	4628      	mov	r0, r5
 8007422:	f000 fccf 	bl	8007dc4 <_sbrk_r>
 8007426:	1c43      	adds	r3, r0, #1
 8007428:	d103      	bne.n	8007432 <sbrk_aligned+0x26>
 800742a:	f04f 34ff 	mov.w	r4, #4294967295
 800742e:	4620      	mov	r0, r4
 8007430:	bd70      	pop	{r4, r5, r6, pc}
 8007432:	1cc4      	adds	r4, r0, #3
 8007434:	f024 0403 	bic.w	r4, r4, #3
 8007438:	42a0      	cmp	r0, r4
 800743a:	d0f8      	beq.n	800742e <sbrk_aligned+0x22>
 800743c:	1a21      	subs	r1, r4, r0
 800743e:	4628      	mov	r0, r5
 8007440:	f000 fcc0 	bl	8007dc4 <_sbrk_r>
 8007444:	3001      	adds	r0, #1
 8007446:	d1f2      	bne.n	800742e <sbrk_aligned+0x22>
 8007448:	e7ef      	b.n	800742a <sbrk_aligned+0x1e>
 800744a:	bf00      	nop
 800744c:	200005c8 	.word	0x200005c8

08007450 <_malloc_r>:
 8007450:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007454:	1ccd      	adds	r5, r1, #3
 8007456:	f025 0503 	bic.w	r5, r5, #3
 800745a:	3508      	adds	r5, #8
 800745c:	2d0c      	cmp	r5, #12
 800745e:	bf38      	it	cc
 8007460:	250c      	movcc	r5, #12
 8007462:	2d00      	cmp	r5, #0
 8007464:	4606      	mov	r6, r0
 8007466:	db01      	blt.n	800746c <_malloc_r+0x1c>
 8007468:	42a9      	cmp	r1, r5
 800746a:	d904      	bls.n	8007476 <_malloc_r+0x26>
 800746c:	230c      	movs	r3, #12
 800746e:	6033      	str	r3, [r6, #0]
 8007470:	2000      	movs	r0, #0
 8007472:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007476:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800754c <_malloc_r+0xfc>
 800747a:	f000 f869 	bl	8007550 <__malloc_lock>
 800747e:	f8d8 3000 	ldr.w	r3, [r8]
 8007482:	461c      	mov	r4, r3
 8007484:	bb44      	cbnz	r4, 80074d8 <_malloc_r+0x88>
 8007486:	4629      	mov	r1, r5
 8007488:	4630      	mov	r0, r6
 800748a:	f7ff ffbf 	bl	800740c <sbrk_aligned>
 800748e:	1c43      	adds	r3, r0, #1
 8007490:	4604      	mov	r4, r0
 8007492:	d158      	bne.n	8007546 <_malloc_r+0xf6>
 8007494:	f8d8 4000 	ldr.w	r4, [r8]
 8007498:	4627      	mov	r7, r4
 800749a:	2f00      	cmp	r7, #0
 800749c:	d143      	bne.n	8007526 <_malloc_r+0xd6>
 800749e:	2c00      	cmp	r4, #0
 80074a0:	d04b      	beq.n	800753a <_malloc_r+0xea>
 80074a2:	6823      	ldr	r3, [r4, #0]
 80074a4:	4639      	mov	r1, r7
 80074a6:	4630      	mov	r0, r6
 80074a8:	eb04 0903 	add.w	r9, r4, r3
 80074ac:	f000 fc8a 	bl	8007dc4 <_sbrk_r>
 80074b0:	4581      	cmp	r9, r0
 80074b2:	d142      	bne.n	800753a <_malloc_r+0xea>
 80074b4:	6821      	ldr	r1, [r4, #0]
 80074b6:	1a6d      	subs	r5, r5, r1
 80074b8:	4629      	mov	r1, r5
 80074ba:	4630      	mov	r0, r6
 80074bc:	f7ff ffa6 	bl	800740c <sbrk_aligned>
 80074c0:	3001      	adds	r0, #1
 80074c2:	d03a      	beq.n	800753a <_malloc_r+0xea>
 80074c4:	6823      	ldr	r3, [r4, #0]
 80074c6:	442b      	add	r3, r5
 80074c8:	6023      	str	r3, [r4, #0]
 80074ca:	f8d8 3000 	ldr.w	r3, [r8]
 80074ce:	685a      	ldr	r2, [r3, #4]
 80074d0:	bb62      	cbnz	r2, 800752c <_malloc_r+0xdc>
 80074d2:	f8c8 7000 	str.w	r7, [r8]
 80074d6:	e00f      	b.n	80074f8 <_malloc_r+0xa8>
 80074d8:	6822      	ldr	r2, [r4, #0]
 80074da:	1b52      	subs	r2, r2, r5
 80074dc:	d420      	bmi.n	8007520 <_malloc_r+0xd0>
 80074de:	2a0b      	cmp	r2, #11
 80074e0:	d917      	bls.n	8007512 <_malloc_r+0xc2>
 80074e2:	1961      	adds	r1, r4, r5
 80074e4:	42a3      	cmp	r3, r4
 80074e6:	6025      	str	r5, [r4, #0]
 80074e8:	bf18      	it	ne
 80074ea:	6059      	strne	r1, [r3, #4]
 80074ec:	6863      	ldr	r3, [r4, #4]
 80074ee:	bf08      	it	eq
 80074f0:	f8c8 1000 	streq.w	r1, [r8]
 80074f4:	5162      	str	r2, [r4, r5]
 80074f6:	604b      	str	r3, [r1, #4]
 80074f8:	4630      	mov	r0, r6
 80074fa:	f000 f82f 	bl	800755c <__malloc_unlock>
 80074fe:	f104 000b 	add.w	r0, r4, #11
 8007502:	1d23      	adds	r3, r4, #4
 8007504:	f020 0007 	bic.w	r0, r0, #7
 8007508:	1ac2      	subs	r2, r0, r3
 800750a:	bf1c      	itt	ne
 800750c:	1a1b      	subne	r3, r3, r0
 800750e:	50a3      	strne	r3, [r4, r2]
 8007510:	e7af      	b.n	8007472 <_malloc_r+0x22>
 8007512:	6862      	ldr	r2, [r4, #4]
 8007514:	42a3      	cmp	r3, r4
 8007516:	bf0c      	ite	eq
 8007518:	f8c8 2000 	streq.w	r2, [r8]
 800751c:	605a      	strne	r2, [r3, #4]
 800751e:	e7eb      	b.n	80074f8 <_malloc_r+0xa8>
 8007520:	4623      	mov	r3, r4
 8007522:	6864      	ldr	r4, [r4, #4]
 8007524:	e7ae      	b.n	8007484 <_malloc_r+0x34>
 8007526:	463c      	mov	r4, r7
 8007528:	687f      	ldr	r7, [r7, #4]
 800752a:	e7b6      	b.n	800749a <_malloc_r+0x4a>
 800752c:	461a      	mov	r2, r3
 800752e:	685b      	ldr	r3, [r3, #4]
 8007530:	42a3      	cmp	r3, r4
 8007532:	d1fb      	bne.n	800752c <_malloc_r+0xdc>
 8007534:	2300      	movs	r3, #0
 8007536:	6053      	str	r3, [r2, #4]
 8007538:	e7de      	b.n	80074f8 <_malloc_r+0xa8>
 800753a:	230c      	movs	r3, #12
 800753c:	6033      	str	r3, [r6, #0]
 800753e:	4630      	mov	r0, r6
 8007540:	f000 f80c 	bl	800755c <__malloc_unlock>
 8007544:	e794      	b.n	8007470 <_malloc_r+0x20>
 8007546:	6005      	str	r5, [r0, #0]
 8007548:	e7d6      	b.n	80074f8 <_malloc_r+0xa8>
 800754a:	bf00      	nop
 800754c:	200005cc 	.word	0x200005cc

08007550 <__malloc_lock>:
 8007550:	4801      	ldr	r0, [pc, #4]	@ (8007558 <__malloc_lock+0x8>)
 8007552:	f7ff b8b8 	b.w	80066c6 <__retarget_lock_acquire_recursive>
 8007556:	bf00      	nop
 8007558:	200005c4 	.word	0x200005c4

0800755c <__malloc_unlock>:
 800755c:	4801      	ldr	r0, [pc, #4]	@ (8007564 <__malloc_unlock+0x8>)
 800755e:	f7ff b8b3 	b.w	80066c8 <__retarget_lock_release_recursive>
 8007562:	bf00      	nop
 8007564:	200005c4 	.word	0x200005c4

08007568 <_Balloc>:
 8007568:	b570      	push	{r4, r5, r6, lr}
 800756a:	69c6      	ldr	r6, [r0, #28]
 800756c:	4604      	mov	r4, r0
 800756e:	460d      	mov	r5, r1
 8007570:	b976      	cbnz	r6, 8007590 <_Balloc+0x28>
 8007572:	2010      	movs	r0, #16
 8007574:	f7ff ff42 	bl	80073fc <malloc>
 8007578:	4602      	mov	r2, r0
 800757a:	61e0      	str	r0, [r4, #28]
 800757c:	b920      	cbnz	r0, 8007588 <_Balloc+0x20>
 800757e:	4b18      	ldr	r3, [pc, #96]	@ (80075e0 <_Balloc+0x78>)
 8007580:	4818      	ldr	r0, [pc, #96]	@ (80075e4 <_Balloc+0x7c>)
 8007582:	216b      	movs	r1, #107	@ 0x6b
 8007584:	f000 fc3c 	bl	8007e00 <__assert_func>
 8007588:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800758c:	6006      	str	r6, [r0, #0]
 800758e:	60c6      	str	r6, [r0, #12]
 8007590:	69e6      	ldr	r6, [r4, #28]
 8007592:	68f3      	ldr	r3, [r6, #12]
 8007594:	b183      	cbz	r3, 80075b8 <_Balloc+0x50>
 8007596:	69e3      	ldr	r3, [r4, #28]
 8007598:	68db      	ldr	r3, [r3, #12]
 800759a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800759e:	b9b8      	cbnz	r0, 80075d0 <_Balloc+0x68>
 80075a0:	2101      	movs	r1, #1
 80075a2:	fa01 f605 	lsl.w	r6, r1, r5
 80075a6:	1d72      	adds	r2, r6, #5
 80075a8:	0092      	lsls	r2, r2, #2
 80075aa:	4620      	mov	r0, r4
 80075ac:	f000 fc46 	bl	8007e3c <_calloc_r>
 80075b0:	b160      	cbz	r0, 80075cc <_Balloc+0x64>
 80075b2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80075b6:	e00e      	b.n	80075d6 <_Balloc+0x6e>
 80075b8:	2221      	movs	r2, #33	@ 0x21
 80075ba:	2104      	movs	r1, #4
 80075bc:	4620      	mov	r0, r4
 80075be:	f000 fc3d 	bl	8007e3c <_calloc_r>
 80075c2:	69e3      	ldr	r3, [r4, #28]
 80075c4:	60f0      	str	r0, [r6, #12]
 80075c6:	68db      	ldr	r3, [r3, #12]
 80075c8:	2b00      	cmp	r3, #0
 80075ca:	d1e4      	bne.n	8007596 <_Balloc+0x2e>
 80075cc:	2000      	movs	r0, #0
 80075ce:	bd70      	pop	{r4, r5, r6, pc}
 80075d0:	6802      	ldr	r2, [r0, #0]
 80075d2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80075d6:	2300      	movs	r3, #0
 80075d8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80075dc:	e7f7      	b.n	80075ce <_Balloc+0x66>
 80075de:	bf00      	nop
 80075e0:	08008d15 	.word	0x08008d15
 80075e4:	08008d95 	.word	0x08008d95

080075e8 <_Bfree>:
 80075e8:	b570      	push	{r4, r5, r6, lr}
 80075ea:	69c6      	ldr	r6, [r0, #28]
 80075ec:	4605      	mov	r5, r0
 80075ee:	460c      	mov	r4, r1
 80075f0:	b976      	cbnz	r6, 8007610 <_Bfree+0x28>
 80075f2:	2010      	movs	r0, #16
 80075f4:	f7ff ff02 	bl	80073fc <malloc>
 80075f8:	4602      	mov	r2, r0
 80075fa:	61e8      	str	r0, [r5, #28]
 80075fc:	b920      	cbnz	r0, 8007608 <_Bfree+0x20>
 80075fe:	4b09      	ldr	r3, [pc, #36]	@ (8007624 <_Bfree+0x3c>)
 8007600:	4809      	ldr	r0, [pc, #36]	@ (8007628 <_Bfree+0x40>)
 8007602:	218f      	movs	r1, #143	@ 0x8f
 8007604:	f000 fbfc 	bl	8007e00 <__assert_func>
 8007608:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800760c:	6006      	str	r6, [r0, #0]
 800760e:	60c6      	str	r6, [r0, #12]
 8007610:	b13c      	cbz	r4, 8007622 <_Bfree+0x3a>
 8007612:	69eb      	ldr	r3, [r5, #28]
 8007614:	6862      	ldr	r2, [r4, #4]
 8007616:	68db      	ldr	r3, [r3, #12]
 8007618:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800761c:	6021      	str	r1, [r4, #0]
 800761e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8007622:	bd70      	pop	{r4, r5, r6, pc}
 8007624:	08008d15 	.word	0x08008d15
 8007628:	08008d95 	.word	0x08008d95

0800762c <__multadd>:
 800762c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007630:	690d      	ldr	r5, [r1, #16]
 8007632:	4607      	mov	r7, r0
 8007634:	460c      	mov	r4, r1
 8007636:	461e      	mov	r6, r3
 8007638:	f101 0c14 	add.w	ip, r1, #20
 800763c:	2000      	movs	r0, #0
 800763e:	f8dc 3000 	ldr.w	r3, [ip]
 8007642:	b299      	uxth	r1, r3
 8007644:	fb02 6101 	mla	r1, r2, r1, r6
 8007648:	0c1e      	lsrs	r6, r3, #16
 800764a:	0c0b      	lsrs	r3, r1, #16
 800764c:	fb02 3306 	mla	r3, r2, r6, r3
 8007650:	b289      	uxth	r1, r1
 8007652:	3001      	adds	r0, #1
 8007654:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8007658:	4285      	cmp	r5, r0
 800765a:	f84c 1b04 	str.w	r1, [ip], #4
 800765e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8007662:	dcec      	bgt.n	800763e <__multadd+0x12>
 8007664:	b30e      	cbz	r6, 80076aa <__multadd+0x7e>
 8007666:	68a3      	ldr	r3, [r4, #8]
 8007668:	42ab      	cmp	r3, r5
 800766a:	dc19      	bgt.n	80076a0 <__multadd+0x74>
 800766c:	6861      	ldr	r1, [r4, #4]
 800766e:	4638      	mov	r0, r7
 8007670:	3101      	adds	r1, #1
 8007672:	f7ff ff79 	bl	8007568 <_Balloc>
 8007676:	4680      	mov	r8, r0
 8007678:	b928      	cbnz	r0, 8007686 <__multadd+0x5a>
 800767a:	4602      	mov	r2, r0
 800767c:	4b0c      	ldr	r3, [pc, #48]	@ (80076b0 <__multadd+0x84>)
 800767e:	480d      	ldr	r0, [pc, #52]	@ (80076b4 <__multadd+0x88>)
 8007680:	21ba      	movs	r1, #186	@ 0xba
 8007682:	f000 fbbd 	bl	8007e00 <__assert_func>
 8007686:	6922      	ldr	r2, [r4, #16]
 8007688:	3202      	adds	r2, #2
 800768a:	f104 010c 	add.w	r1, r4, #12
 800768e:	0092      	lsls	r2, r2, #2
 8007690:	300c      	adds	r0, #12
 8007692:	f000 fba7 	bl	8007de4 <memcpy>
 8007696:	4621      	mov	r1, r4
 8007698:	4638      	mov	r0, r7
 800769a:	f7ff ffa5 	bl	80075e8 <_Bfree>
 800769e:	4644      	mov	r4, r8
 80076a0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80076a4:	3501      	adds	r5, #1
 80076a6:	615e      	str	r6, [r3, #20]
 80076a8:	6125      	str	r5, [r4, #16]
 80076aa:	4620      	mov	r0, r4
 80076ac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80076b0:	08008d84 	.word	0x08008d84
 80076b4:	08008d95 	.word	0x08008d95

080076b8 <__hi0bits>:
 80076b8:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 80076bc:	4603      	mov	r3, r0
 80076be:	bf36      	itet	cc
 80076c0:	0403      	lslcc	r3, r0, #16
 80076c2:	2000      	movcs	r0, #0
 80076c4:	2010      	movcc	r0, #16
 80076c6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80076ca:	bf3c      	itt	cc
 80076cc:	021b      	lslcc	r3, r3, #8
 80076ce:	3008      	addcc	r0, #8
 80076d0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80076d4:	bf3c      	itt	cc
 80076d6:	011b      	lslcc	r3, r3, #4
 80076d8:	3004      	addcc	r0, #4
 80076da:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80076de:	bf3c      	itt	cc
 80076e0:	009b      	lslcc	r3, r3, #2
 80076e2:	3002      	addcc	r0, #2
 80076e4:	2b00      	cmp	r3, #0
 80076e6:	db05      	blt.n	80076f4 <__hi0bits+0x3c>
 80076e8:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 80076ec:	f100 0001 	add.w	r0, r0, #1
 80076f0:	bf08      	it	eq
 80076f2:	2020      	moveq	r0, #32
 80076f4:	4770      	bx	lr

080076f6 <__lo0bits>:
 80076f6:	6803      	ldr	r3, [r0, #0]
 80076f8:	4602      	mov	r2, r0
 80076fa:	f013 0007 	ands.w	r0, r3, #7
 80076fe:	d00b      	beq.n	8007718 <__lo0bits+0x22>
 8007700:	07d9      	lsls	r1, r3, #31
 8007702:	d421      	bmi.n	8007748 <__lo0bits+0x52>
 8007704:	0798      	lsls	r0, r3, #30
 8007706:	bf49      	itett	mi
 8007708:	085b      	lsrmi	r3, r3, #1
 800770a:	089b      	lsrpl	r3, r3, #2
 800770c:	2001      	movmi	r0, #1
 800770e:	6013      	strmi	r3, [r2, #0]
 8007710:	bf5c      	itt	pl
 8007712:	6013      	strpl	r3, [r2, #0]
 8007714:	2002      	movpl	r0, #2
 8007716:	4770      	bx	lr
 8007718:	b299      	uxth	r1, r3
 800771a:	b909      	cbnz	r1, 8007720 <__lo0bits+0x2a>
 800771c:	0c1b      	lsrs	r3, r3, #16
 800771e:	2010      	movs	r0, #16
 8007720:	b2d9      	uxtb	r1, r3
 8007722:	b909      	cbnz	r1, 8007728 <__lo0bits+0x32>
 8007724:	3008      	adds	r0, #8
 8007726:	0a1b      	lsrs	r3, r3, #8
 8007728:	0719      	lsls	r1, r3, #28
 800772a:	bf04      	itt	eq
 800772c:	091b      	lsreq	r3, r3, #4
 800772e:	3004      	addeq	r0, #4
 8007730:	0799      	lsls	r1, r3, #30
 8007732:	bf04      	itt	eq
 8007734:	089b      	lsreq	r3, r3, #2
 8007736:	3002      	addeq	r0, #2
 8007738:	07d9      	lsls	r1, r3, #31
 800773a:	d403      	bmi.n	8007744 <__lo0bits+0x4e>
 800773c:	085b      	lsrs	r3, r3, #1
 800773e:	f100 0001 	add.w	r0, r0, #1
 8007742:	d003      	beq.n	800774c <__lo0bits+0x56>
 8007744:	6013      	str	r3, [r2, #0]
 8007746:	4770      	bx	lr
 8007748:	2000      	movs	r0, #0
 800774a:	4770      	bx	lr
 800774c:	2020      	movs	r0, #32
 800774e:	4770      	bx	lr

08007750 <__i2b>:
 8007750:	b510      	push	{r4, lr}
 8007752:	460c      	mov	r4, r1
 8007754:	2101      	movs	r1, #1
 8007756:	f7ff ff07 	bl	8007568 <_Balloc>
 800775a:	4602      	mov	r2, r0
 800775c:	b928      	cbnz	r0, 800776a <__i2b+0x1a>
 800775e:	4b05      	ldr	r3, [pc, #20]	@ (8007774 <__i2b+0x24>)
 8007760:	4805      	ldr	r0, [pc, #20]	@ (8007778 <__i2b+0x28>)
 8007762:	f240 1145 	movw	r1, #325	@ 0x145
 8007766:	f000 fb4b 	bl	8007e00 <__assert_func>
 800776a:	2301      	movs	r3, #1
 800776c:	6144      	str	r4, [r0, #20]
 800776e:	6103      	str	r3, [r0, #16]
 8007770:	bd10      	pop	{r4, pc}
 8007772:	bf00      	nop
 8007774:	08008d84 	.word	0x08008d84
 8007778:	08008d95 	.word	0x08008d95

0800777c <__multiply>:
 800777c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007780:	4614      	mov	r4, r2
 8007782:	690a      	ldr	r2, [r1, #16]
 8007784:	6923      	ldr	r3, [r4, #16]
 8007786:	429a      	cmp	r2, r3
 8007788:	bfa8      	it	ge
 800778a:	4623      	movge	r3, r4
 800778c:	460f      	mov	r7, r1
 800778e:	bfa4      	itt	ge
 8007790:	460c      	movge	r4, r1
 8007792:	461f      	movge	r7, r3
 8007794:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8007798:	f8d7 9010 	ldr.w	r9, [r7, #16]
 800779c:	68a3      	ldr	r3, [r4, #8]
 800779e:	6861      	ldr	r1, [r4, #4]
 80077a0:	eb0a 0609 	add.w	r6, sl, r9
 80077a4:	42b3      	cmp	r3, r6
 80077a6:	b085      	sub	sp, #20
 80077a8:	bfb8      	it	lt
 80077aa:	3101      	addlt	r1, #1
 80077ac:	f7ff fedc 	bl	8007568 <_Balloc>
 80077b0:	b930      	cbnz	r0, 80077c0 <__multiply+0x44>
 80077b2:	4602      	mov	r2, r0
 80077b4:	4b44      	ldr	r3, [pc, #272]	@ (80078c8 <__multiply+0x14c>)
 80077b6:	4845      	ldr	r0, [pc, #276]	@ (80078cc <__multiply+0x150>)
 80077b8:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 80077bc:	f000 fb20 	bl	8007e00 <__assert_func>
 80077c0:	f100 0514 	add.w	r5, r0, #20
 80077c4:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 80077c8:	462b      	mov	r3, r5
 80077ca:	2200      	movs	r2, #0
 80077cc:	4543      	cmp	r3, r8
 80077ce:	d321      	bcc.n	8007814 <__multiply+0x98>
 80077d0:	f107 0114 	add.w	r1, r7, #20
 80077d4:	f104 0214 	add.w	r2, r4, #20
 80077d8:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 80077dc:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 80077e0:	9302      	str	r3, [sp, #8]
 80077e2:	1b13      	subs	r3, r2, r4
 80077e4:	3b15      	subs	r3, #21
 80077e6:	f023 0303 	bic.w	r3, r3, #3
 80077ea:	3304      	adds	r3, #4
 80077ec:	f104 0715 	add.w	r7, r4, #21
 80077f0:	42ba      	cmp	r2, r7
 80077f2:	bf38      	it	cc
 80077f4:	2304      	movcc	r3, #4
 80077f6:	9301      	str	r3, [sp, #4]
 80077f8:	9b02      	ldr	r3, [sp, #8]
 80077fa:	9103      	str	r1, [sp, #12]
 80077fc:	428b      	cmp	r3, r1
 80077fe:	d80c      	bhi.n	800781a <__multiply+0x9e>
 8007800:	2e00      	cmp	r6, #0
 8007802:	dd03      	ble.n	800780c <__multiply+0x90>
 8007804:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8007808:	2b00      	cmp	r3, #0
 800780a:	d05b      	beq.n	80078c4 <__multiply+0x148>
 800780c:	6106      	str	r6, [r0, #16]
 800780e:	b005      	add	sp, #20
 8007810:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007814:	f843 2b04 	str.w	r2, [r3], #4
 8007818:	e7d8      	b.n	80077cc <__multiply+0x50>
 800781a:	f8b1 a000 	ldrh.w	sl, [r1]
 800781e:	f1ba 0f00 	cmp.w	sl, #0
 8007822:	d024      	beq.n	800786e <__multiply+0xf2>
 8007824:	f104 0e14 	add.w	lr, r4, #20
 8007828:	46a9      	mov	r9, r5
 800782a:	f04f 0c00 	mov.w	ip, #0
 800782e:	f85e 7b04 	ldr.w	r7, [lr], #4
 8007832:	f8d9 3000 	ldr.w	r3, [r9]
 8007836:	fa1f fb87 	uxth.w	fp, r7
 800783a:	b29b      	uxth	r3, r3
 800783c:	fb0a 330b 	mla	r3, sl, fp, r3
 8007840:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 8007844:	f8d9 7000 	ldr.w	r7, [r9]
 8007848:	4463      	add	r3, ip
 800784a:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800784e:	fb0a c70b 	mla	r7, sl, fp, ip
 8007852:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 8007856:	b29b      	uxth	r3, r3
 8007858:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800785c:	4572      	cmp	r2, lr
 800785e:	f849 3b04 	str.w	r3, [r9], #4
 8007862:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8007866:	d8e2      	bhi.n	800782e <__multiply+0xb2>
 8007868:	9b01      	ldr	r3, [sp, #4]
 800786a:	f845 c003 	str.w	ip, [r5, r3]
 800786e:	9b03      	ldr	r3, [sp, #12]
 8007870:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8007874:	3104      	adds	r1, #4
 8007876:	f1b9 0f00 	cmp.w	r9, #0
 800787a:	d021      	beq.n	80078c0 <__multiply+0x144>
 800787c:	682b      	ldr	r3, [r5, #0]
 800787e:	f104 0c14 	add.w	ip, r4, #20
 8007882:	46ae      	mov	lr, r5
 8007884:	f04f 0a00 	mov.w	sl, #0
 8007888:	f8bc b000 	ldrh.w	fp, [ip]
 800788c:	f8be 7002 	ldrh.w	r7, [lr, #2]
 8007890:	fb09 770b 	mla	r7, r9, fp, r7
 8007894:	4457      	add	r7, sl
 8007896:	b29b      	uxth	r3, r3
 8007898:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800789c:	f84e 3b04 	str.w	r3, [lr], #4
 80078a0:	f85c 3b04 	ldr.w	r3, [ip], #4
 80078a4:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80078a8:	f8be 3000 	ldrh.w	r3, [lr]
 80078ac:	fb09 330a 	mla	r3, r9, sl, r3
 80078b0:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 80078b4:	4562      	cmp	r2, ip
 80078b6:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80078ba:	d8e5      	bhi.n	8007888 <__multiply+0x10c>
 80078bc:	9f01      	ldr	r7, [sp, #4]
 80078be:	51eb      	str	r3, [r5, r7]
 80078c0:	3504      	adds	r5, #4
 80078c2:	e799      	b.n	80077f8 <__multiply+0x7c>
 80078c4:	3e01      	subs	r6, #1
 80078c6:	e79b      	b.n	8007800 <__multiply+0x84>
 80078c8:	08008d84 	.word	0x08008d84
 80078cc:	08008d95 	.word	0x08008d95

080078d0 <__pow5mult>:
 80078d0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80078d4:	4615      	mov	r5, r2
 80078d6:	f012 0203 	ands.w	r2, r2, #3
 80078da:	4607      	mov	r7, r0
 80078dc:	460e      	mov	r6, r1
 80078de:	d007      	beq.n	80078f0 <__pow5mult+0x20>
 80078e0:	4c25      	ldr	r4, [pc, #148]	@ (8007978 <__pow5mult+0xa8>)
 80078e2:	3a01      	subs	r2, #1
 80078e4:	2300      	movs	r3, #0
 80078e6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80078ea:	f7ff fe9f 	bl	800762c <__multadd>
 80078ee:	4606      	mov	r6, r0
 80078f0:	10ad      	asrs	r5, r5, #2
 80078f2:	d03d      	beq.n	8007970 <__pow5mult+0xa0>
 80078f4:	69fc      	ldr	r4, [r7, #28]
 80078f6:	b97c      	cbnz	r4, 8007918 <__pow5mult+0x48>
 80078f8:	2010      	movs	r0, #16
 80078fa:	f7ff fd7f 	bl	80073fc <malloc>
 80078fe:	4602      	mov	r2, r0
 8007900:	61f8      	str	r0, [r7, #28]
 8007902:	b928      	cbnz	r0, 8007910 <__pow5mult+0x40>
 8007904:	4b1d      	ldr	r3, [pc, #116]	@ (800797c <__pow5mult+0xac>)
 8007906:	481e      	ldr	r0, [pc, #120]	@ (8007980 <__pow5mult+0xb0>)
 8007908:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800790c:	f000 fa78 	bl	8007e00 <__assert_func>
 8007910:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8007914:	6004      	str	r4, [r0, #0]
 8007916:	60c4      	str	r4, [r0, #12]
 8007918:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800791c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8007920:	b94c      	cbnz	r4, 8007936 <__pow5mult+0x66>
 8007922:	f240 2171 	movw	r1, #625	@ 0x271
 8007926:	4638      	mov	r0, r7
 8007928:	f7ff ff12 	bl	8007750 <__i2b>
 800792c:	2300      	movs	r3, #0
 800792e:	f8c8 0008 	str.w	r0, [r8, #8]
 8007932:	4604      	mov	r4, r0
 8007934:	6003      	str	r3, [r0, #0]
 8007936:	f04f 0900 	mov.w	r9, #0
 800793a:	07eb      	lsls	r3, r5, #31
 800793c:	d50a      	bpl.n	8007954 <__pow5mult+0x84>
 800793e:	4631      	mov	r1, r6
 8007940:	4622      	mov	r2, r4
 8007942:	4638      	mov	r0, r7
 8007944:	f7ff ff1a 	bl	800777c <__multiply>
 8007948:	4631      	mov	r1, r6
 800794a:	4680      	mov	r8, r0
 800794c:	4638      	mov	r0, r7
 800794e:	f7ff fe4b 	bl	80075e8 <_Bfree>
 8007952:	4646      	mov	r6, r8
 8007954:	106d      	asrs	r5, r5, #1
 8007956:	d00b      	beq.n	8007970 <__pow5mult+0xa0>
 8007958:	6820      	ldr	r0, [r4, #0]
 800795a:	b938      	cbnz	r0, 800796c <__pow5mult+0x9c>
 800795c:	4622      	mov	r2, r4
 800795e:	4621      	mov	r1, r4
 8007960:	4638      	mov	r0, r7
 8007962:	f7ff ff0b 	bl	800777c <__multiply>
 8007966:	6020      	str	r0, [r4, #0]
 8007968:	f8c0 9000 	str.w	r9, [r0]
 800796c:	4604      	mov	r4, r0
 800796e:	e7e4      	b.n	800793a <__pow5mult+0x6a>
 8007970:	4630      	mov	r0, r6
 8007972:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007976:	bf00      	nop
 8007978:	08008df0 	.word	0x08008df0
 800797c:	08008d15 	.word	0x08008d15
 8007980:	08008d95 	.word	0x08008d95

08007984 <__lshift>:
 8007984:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007988:	460c      	mov	r4, r1
 800798a:	6849      	ldr	r1, [r1, #4]
 800798c:	6923      	ldr	r3, [r4, #16]
 800798e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8007992:	68a3      	ldr	r3, [r4, #8]
 8007994:	4607      	mov	r7, r0
 8007996:	4691      	mov	r9, r2
 8007998:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800799c:	f108 0601 	add.w	r6, r8, #1
 80079a0:	42b3      	cmp	r3, r6
 80079a2:	db0b      	blt.n	80079bc <__lshift+0x38>
 80079a4:	4638      	mov	r0, r7
 80079a6:	f7ff fddf 	bl	8007568 <_Balloc>
 80079aa:	4605      	mov	r5, r0
 80079ac:	b948      	cbnz	r0, 80079c2 <__lshift+0x3e>
 80079ae:	4602      	mov	r2, r0
 80079b0:	4b28      	ldr	r3, [pc, #160]	@ (8007a54 <__lshift+0xd0>)
 80079b2:	4829      	ldr	r0, [pc, #164]	@ (8007a58 <__lshift+0xd4>)
 80079b4:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 80079b8:	f000 fa22 	bl	8007e00 <__assert_func>
 80079bc:	3101      	adds	r1, #1
 80079be:	005b      	lsls	r3, r3, #1
 80079c0:	e7ee      	b.n	80079a0 <__lshift+0x1c>
 80079c2:	2300      	movs	r3, #0
 80079c4:	f100 0114 	add.w	r1, r0, #20
 80079c8:	f100 0210 	add.w	r2, r0, #16
 80079cc:	4618      	mov	r0, r3
 80079ce:	4553      	cmp	r3, sl
 80079d0:	db33      	blt.n	8007a3a <__lshift+0xb6>
 80079d2:	6920      	ldr	r0, [r4, #16]
 80079d4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80079d8:	f104 0314 	add.w	r3, r4, #20
 80079dc:	f019 091f 	ands.w	r9, r9, #31
 80079e0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80079e4:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80079e8:	d02b      	beq.n	8007a42 <__lshift+0xbe>
 80079ea:	f1c9 0e20 	rsb	lr, r9, #32
 80079ee:	468a      	mov	sl, r1
 80079f0:	2200      	movs	r2, #0
 80079f2:	6818      	ldr	r0, [r3, #0]
 80079f4:	fa00 f009 	lsl.w	r0, r0, r9
 80079f8:	4310      	orrs	r0, r2
 80079fa:	f84a 0b04 	str.w	r0, [sl], #4
 80079fe:	f853 2b04 	ldr.w	r2, [r3], #4
 8007a02:	459c      	cmp	ip, r3
 8007a04:	fa22 f20e 	lsr.w	r2, r2, lr
 8007a08:	d8f3      	bhi.n	80079f2 <__lshift+0x6e>
 8007a0a:	ebac 0304 	sub.w	r3, ip, r4
 8007a0e:	3b15      	subs	r3, #21
 8007a10:	f023 0303 	bic.w	r3, r3, #3
 8007a14:	3304      	adds	r3, #4
 8007a16:	f104 0015 	add.w	r0, r4, #21
 8007a1a:	4584      	cmp	ip, r0
 8007a1c:	bf38      	it	cc
 8007a1e:	2304      	movcc	r3, #4
 8007a20:	50ca      	str	r2, [r1, r3]
 8007a22:	b10a      	cbz	r2, 8007a28 <__lshift+0xa4>
 8007a24:	f108 0602 	add.w	r6, r8, #2
 8007a28:	3e01      	subs	r6, #1
 8007a2a:	4638      	mov	r0, r7
 8007a2c:	612e      	str	r6, [r5, #16]
 8007a2e:	4621      	mov	r1, r4
 8007a30:	f7ff fdda 	bl	80075e8 <_Bfree>
 8007a34:	4628      	mov	r0, r5
 8007a36:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007a3a:	f842 0f04 	str.w	r0, [r2, #4]!
 8007a3e:	3301      	adds	r3, #1
 8007a40:	e7c5      	b.n	80079ce <__lshift+0x4a>
 8007a42:	3904      	subs	r1, #4
 8007a44:	f853 2b04 	ldr.w	r2, [r3], #4
 8007a48:	f841 2f04 	str.w	r2, [r1, #4]!
 8007a4c:	459c      	cmp	ip, r3
 8007a4e:	d8f9      	bhi.n	8007a44 <__lshift+0xc0>
 8007a50:	e7ea      	b.n	8007a28 <__lshift+0xa4>
 8007a52:	bf00      	nop
 8007a54:	08008d84 	.word	0x08008d84
 8007a58:	08008d95 	.word	0x08008d95

08007a5c <__mcmp>:
 8007a5c:	690a      	ldr	r2, [r1, #16]
 8007a5e:	4603      	mov	r3, r0
 8007a60:	6900      	ldr	r0, [r0, #16]
 8007a62:	1a80      	subs	r0, r0, r2
 8007a64:	b530      	push	{r4, r5, lr}
 8007a66:	d10e      	bne.n	8007a86 <__mcmp+0x2a>
 8007a68:	3314      	adds	r3, #20
 8007a6a:	3114      	adds	r1, #20
 8007a6c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8007a70:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8007a74:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8007a78:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8007a7c:	4295      	cmp	r5, r2
 8007a7e:	d003      	beq.n	8007a88 <__mcmp+0x2c>
 8007a80:	d205      	bcs.n	8007a8e <__mcmp+0x32>
 8007a82:	f04f 30ff 	mov.w	r0, #4294967295
 8007a86:	bd30      	pop	{r4, r5, pc}
 8007a88:	42a3      	cmp	r3, r4
 8007a8a:	d3f3      	bcc.n	8007a74 <__mcmp+0x18>
 8007a8c:	e7fb      	b.n	8007a86 <__mcmp+0x2a>
 8007a8e:	2001      	movs	r0, #1
 8007a90:	e7f9      	b.n	8007a86 <__mcmp+0x2a>
	...

08007a94 <__mdiff>:
 8007a94:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007a98:	4689      	mov	r9, r1
 8007a9a:	4606      	mov	r6, r0
 8007a9c:	4611      	mov	r1, r2
 8007a9e:	4648      	mov	r0, r9
 8007aa0:	4614      	mov	r4, r2
 8007aa2:	f7ff ffdb 	bl	8007a5c <__mcmp>
 8007aa6:	1e05      	subs	r5, r0, #0
 8007aa8:	d112      	bne.n	8007ad0 <__mdiff+0x3c>
 8007aaa:	4629      	mov	r1, r5
 8007aac:	4630      	mov	r0, r6
 8007aae:	f7ff fd5b 	bl	8007568 <_Balloc>
 8007ab2:	4602      	mov	r2, r0
 8007ab4:	b928      	cbnz	r0, 8007ac2 <__mdiff+0x2e>
 8007ab6:	4b3f      	ldr	r3, [pc, #252]	@ (8007bb4 <__mdiff+0x120>)
 8007ab8:	f240 2137 	movw	r1, #567	@ 0x237
 8007abc:	483e      	ldr	r0, [pc, #248]	@ (8007bb8 <__mdiff+0x124>)
 8007abe:	f000 f99f 	bl	8007e00 <__assert_func>
 8007ac2:	2301      	movs	r3, #1
 8007ac4:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8007ac8:	4610      	mov	r0, r2
 8007aca:	b003      	add	sp, #12
 8007acc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007ad0:	bfbc      	itt	lt
 8007ad2:	464b      	movlt	r3, r9
 8007ad4:	46a1      	movlt	r9, r4
 8007ad6:	4630      	mov	r0, r6
 8007ad8:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8007adc:	bfba      	itte	lt
 8007ade:	461c      	movlt	r4, r3
 8007ae0:	2501      	movlt	r5, #1
 8007ae2:	2500      	movge	r5, #0
 8007ae4:	f7ff fd40 	bl	8007568 <_Balloc>
 8007ae8:	4602      	mov	r2, r0
 8007aea:	b918      	cbnz	r0, 8007af4 <__mdiff+0x60>
 8007aec:	4b31      	ldr	r3, [pc, #196]	@ (8007bb4 <__mdiff+0x120>)
 8007aee:	f240 2145 	movw	r1, #581	@ 0x245
 8007af2:	e7e3      	b.n	8007abc <__mdiff+0x28>
 8007af4:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8007af8:	6926      	ldr	r6, [r4, #16]
 8007afa:	60c5      	str	r5, [r0, #12]
 8007afc:	f109 0310 	add.w	r3, r9, #16
 8007b00:	f109 0514 	add.w	r5, r9, #20
 8007b04:	f104 0e14 	add.w	lr, r4, #20
 8007b08:	f100 0b14 	add.w	fp, r0, #20
 8007b0c:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8007b10:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8007b14:	9301      	str	r3, [sp, #4]
 8007b16:	46d9      	mov	r9, fp
 8007b18:	f04f 0c00 	mov.w	ip, #0
 8007b1c:	9b01      	ldr	r3, [sp, #4]
 8007b1e:	f85e 0b04 	ldr.w	r0, [lr], #4
 8007b22:	f853 af04 	ldr.w	sl, [r3, #4]!
 8007b26:	9301      	str	r3, [sp, #4]
 8007b28:	fa1f f38a 	uxth.w	r3, sl
 8007b2c:	4619      	mov	r1, r3
 8007b2e:	b283      	uxth	r3, r0
 8007b30:	1acb      	subs	r3, r1, r3
 8007b32:	0c00      	lsrs	r0, r0, #16
 8007b34:	4463      	add	r3, ip
 8007b36:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8007b3a:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8007b3e:	b29b      	uxth	r3, r3
 8007b40:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8007b44:	4576      	cmp	r6, lr
 8007b46:	f849 3b04 	str.w	r3, [r9], #4
 8007b4a:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8007b4e:	d8e5      	bhi.n	8007b1c <__mdiff+0x88>
 8007b50:	1b33      	subs	r3, r6, r4
 8007b52:	3b15      	subs	r3, #21
 8007b54:	f023 0303 	bic.w	r3, r3, #3
 8007b58:	3415      	adds	r4, #21
 8007b5a:	3304      	adds	r3, #4
 8007b5c:	42a6      	cmp	r6, r4
 8007b5e:	bf38      	it	cc
 8007b60:	2304      	movcc	r3, #4
 8007b62:	441d      	add	r5, r3
 8007b64:	445b      	add	r3, fp
 8007b66:	461e      	mov	r6, r3
 8007b68:	462c      	mov	r4, r5
 8007b6a:	4544      	cmp	r4, r8
 8007b6c:	d30e      	bcc.n	8007b8c <__mdiff+0xf8>
 8007b6e:	f108 0103 	add.w	r1, r8, #3
 8007b72:	1b49      	subs	r1, r1, r5
 8007b74:	f021 0103 	bic.w	r1, r1, #3
 8007b78:	3d03      	subs	r5, #3
 8007b7a:	45a8      	cmp	r8, r5
 8007b7c:	bf38      	it	cc
 8007b7e:	2100      	movcc	r1, #0
 8007b80:	440b      	add	r3, r1
 8007b82:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8007b86:	b191      	cbz	r1, 8007bae <__mdiff+0x11a>
 8007b88:	6117      	str	r7, [r2, #16]
 8007b8a:	e79d      	b.n	8007ac8 <__mdiff+0x34>
 8007b8c:	f854 1b04 	ldr.w	r1, [r4], #4
 8007b90:	46e6      	mov	lr, ip
 8007b92:	0c08      	lsrs	r0, r1, #16
 8007b94:	fa1c fc81 	uxtah	ip, ip, r1
 8007b98:	4471      	add	r1, lr
 8007b9a:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8007b9e:	b289      	uxth	r1, r1
 8007ba0:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8007ba4:	f846 1b04 	str.w	r1, [r6], #4
 8007ba8:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8007bac:	e7dd      	b.n	8007b6a <__mdiff+0xd6>
 8007bae:	3f01      	subs	r7, #1
 8007bb0:	e7e7      	b.n	8007b82 <__mdiff+0xee>
 8007bb2:	bf00      	nop
 8007bb4:	08008d84 	.word	0x08008d84
 8007bb8:	08008d95 	.word	0x08008d95

08007bbc <__d2b>:
 8007bbc:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8007bc0:	460f      	mov	r7, r1
 8007bc2:	2101      	movs	r1, #1
 8007bc4:	ec59 8b10 	vmov	r8, r9, d0
 8007bc8:	4616      	mov	r6, r2
 8007bca:	f7ff fccd 	bl	8007568 <_Balloc>
 8007bce:	4604      	mov	r4, r0
 8007bd0:	b930      	cbnz	r0, 8007be0 <__d2b+0x24>
 8007bd2:	4602      	mov	r2, r0
 8007bd4:	4b23      	ldr	r3, [pc, #140]	@ (8007c64 <__d2b+0xa8>)
 8007bd6:	4824      	ldr	r0, [pc, #144]	@ (8007c68 <__d2b+0xac>)
 8007bd8:	f240 310f 	movw	r1, #783	@ 0x30f
 8007bdc:	f000 f910 	bl	8007e00 <__assert_func>
 8007be0:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8007be4:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007be8:	b10d      	cbz	r5, 8007bee <__d2b+0x32>
 8007bea:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007bee:	9301      	str	r3, [sp, #4]
 8007bf0:	f1b8 0300 	subs.w	r3, r8, #0
 8007bf4:	d023      	beq.n	8007c3e <__d2b+0x82>
 8007bf6:	4668      	mov	r0, sp
 8007bf8:	9300      	str	r3, [sp, #0]
 8007bfa:	f7ff fd7c 	bl	80076f6 <__lo0bits>
 8007bfe:	e9dd 1200 	ldrd	r1, r2, [sp]
 8007c02:	b1d0      	cbz	r0, 8007c3a <__d2b+0x7e>
 8007c04:	f1c0 0320 	rsb	r3, r0, #32
 8007c08:	fa02 f303 	lsl.w	r3, r2, r3
 8007c0c:	430b      	orrs	r3, r1
 8007c0e:	40c2      	lsrs	r2, r0
 8007c10:	6163      	str	r3, [r4, #20]
 8007c12:	9201      	str	r2, [sp, #4]
 8007c14:	9b01      	ldr	r3, [sp, #4]
 8007c16:	61a3      	str	r3, [r4, #24]
 8007c18:	2b00      	cmp	r3, #0
 8007c1a:	bf0c      	ite	eq
 8007c1c:	2201      	moveq	r2, #1
 8007c1e:	2202      	movne	r2, #2
 8007c20:	6122      	str	r2, [r4, #16]
 8007c22:	b1a5      	cbz	r5, 8007c4e <__d2b+0x92>
 8007c24:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8007c28:	4405      	add	r5, r0
 8007c2a:	603d      	str	r5, [r7, #0]
 8007c2c:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8007c30:	6030      	str	r0, [r6, #0]
 8007c32:	4620      	mov	r0, r4
 8007c34:	b003      	add	sp, #12
 8007c36:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007c3a:	6161      	str	r1, [r4, #20]
 8007c3c:	e7ea      	b.n	8007c14 <__d2b+0x58>
 8007c3e:	a801      	add	r0, sp, #4
 8007c40:	f7ff fd59 	bl	80076f6 <__lo0bits>
 8007c44:	9b01      	ldr	r3, [sp, #4]
 8007c46:	6163      	str	r3, [r4, #20]
 8007c48:	3020      	adds	r0, #32
 8007c4a:	2201      	movs	r2, #1
 8007c4c:	e7e8      	b.n	8007c20 <__d2b+0x64>
 8007c4e:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8007c52:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8007c56:	6038      	str	r0, [r7, #0]
 8007c58:	6918      	ldr	r0, [r3, #16]
 8007c5a:	f7ff fd2d 	bl	80076b8 <__hi0bits>
 8007c5e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8007c62:	e7e5      	b.n	8007c30 <__d2b+0x74>
 8007c64:	08008d84 	.word	0x08008d84
 8007c68:	08008d95 	.word	0x08008d95

08007c6c <__sflush_r>:
 8007c6c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007c70:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007c74:	0716      	lsls	r6, r2, #28
 8007c76:	4605      	mov	r5, r0
 8007c78:	460c      	mov	r4, r1
 8007c7a:	d454      	bmi.n	8007d26 <__sflush_r+0xba>
 8007c7c:	684b      	ldr	r3, [r1, #4]
 8007c7e:	2b00      	cmp	r3, #0
 8007c80:	dc02      	bgt.n	8007c88 <__sflush_r+0x1c>
 8007c82:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8007c84:	2b00      	cmp	r3, #0
 8007c86:	dd48      	ble.n	8007d1a <__sflush_r+0xae>
 8007c88:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007c8a:	2e00      	cmp	r6, #0
 8007c8c:	d045      	beq.n	8007d1a <__sflush_r+0xae>
 8007c8e:	2300      	movs	r3, #0
 8007c90:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8007c94:	682f      	ldr	r7, [r5, #0]
 8007c96:	6a21      	ldr	r1, [r4, #32]
 8007c98:	602b      	str	r3, [r5, #0]
 8007c9a:	d030      	beq.n	8007cfe <__sflush_r+0x92>
 8007c9c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8007c9e:	89a3      	ldrh	r3, [r4, #12]
 8007ca0:	0759      	lsls	r1, r3, #29
 8007ca2:	d505      	bpl.n	8007cb0 <__sflush_r+0x44>
 8007ca4:	6863      	ldr	r3, [r4, #4]
 8007ca6:	1ad2      	subs	r2, r2, r3
 8007ca8:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8007caa:	b10b      	cbz	r3, 8007cb0 <__sflush_r+0x44>
 8007cac:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8007cae:	1ad2      	subs	r2, r2, r3
 8007cb0:	2300      	movs	r3, #0
 8007cb2:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007cb4:	6a21      	ldr	r1, [r4, #32]
 8007cb6:	4628      	mov	r0, r5
 8007cb8:	47b0      	blx	r6
 8007cba:	1c43      	adds	r3, r0, #1
 8007cbc:	89a3      	ldrh	r3, [r4, #12]
 8007cbe:	d106      	bne.n	8007cce <__sflush_r+0x62>
 8007cc0:	6829      	ldr	r1, [r5, #0]
 8007cc2:	291d      	cmp	r1, #29
 8007cc4:	d82b      	bhi.n	8007d1e <__sflush_r+0xb2>
 8007cc6:	4a2a      	ldr	r2, [pc, #168]	@ (8007d70 <__sflush_r+0x104>)
 8007cc8:	410a      	asrs	r2, r1
 8007cca:	07d6      	lsls	r6, r2, #31
 8007ccc:	d427      	bmi.n	8007d1e <__sflush_r+0xb2>
 8007cce:	2200      	movs	r2, #0
 8007cd0:	6062      	str	r2, [r4, #4]
 8007cd2:	04d9      	lsls	r1, r3, #19
 8007cd4:	6922      	ldr	r2, [r4, #16]
 8007cd6:	6022      	str	r2, [r4, #0]
 8007cd8:	d504      	bpl.n	8007ce4 <__sflush_r+0x78>
 8007cda:	1c42      	adds	r2, r0, #1
 8007cdc:	d101      	bne.n	8007ce2 <__sflush_r+0x76>
 8007cde:	682b      	ldr	r3, [r5, #0]
 8007ce0:	b903      	cbnz	r3, 8007ce4 <__sflush_r+0x78>
 8007ce2:	6560      	str	r0, [r4, #84]	@ 0x54
 8007ce4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007ce6:	602f      	str	r7, [r5, #0]
 8007ce8:	b1b9      	cbz	r1, 8007d1a <__sflush_r+0xae>
 8007cea:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007cee:	4299      	cmp	r1, r3
 8007cf0:	d002      	beq.n	8007cf8 <__sflush_r+0x8c>
 8007cf2:	4628      	mov	r0, r5
 8007cf4:	f7ff fb38 	bl	8007368 <_free_r>
 8007cf8:	2300      	movs	r3, #0
 8007cfa:	6363      	str	r3, [r4, #52]	@ 0x34
 8007cfc:	e00d      	b.n	8007d1a <__sflush_r+0xae>
 8007cfe:	2301      	movs	r3, #1
 8007d00:	4628      	mov	r0, r5
 8007d02:	47b0      	blx	r6
 8007d04:	4602      	mov	r2, r0
 8007d06:	1c50      	adds	r0, r2, #1
 8007d08:	d1c9      	bne.n	8007c9e <__sflush_r+0x32>
 8007d0a:	682b      	ldr	r3, [r5, #0]
 8007d0c:	2b00      	cmp	r3, #0
 8007d0e:	d0c6      	beq.n	8007c9e <__sflush_r+0x32>
 8007d10:	2b1d      	cmp	r3, #29
 8007d12:	d001      	beq.n	8007d18 <__sflush_r+0xac>
 8007d14:	2b16      	cmp	r3, #22
 8007d16:	d11e      	bne.n	8007d56 <__sflush_r+0xea>
 8007d18:	602f      	str	r7, [r5, #0]
 8007d1a:	2000      	movs	r0, #0
 8007d1c:	e022      	b.n	8007d64 <__sflush_r+0xf8>
 8007d1e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007d22:	b21b      	sxth	r3, r3
 8007d24:	e01b      	b.n	8007d5e <__sflush_r+0xf2>
 8007d26:	690f      	ldr	r7, [r1, #16]
 8007d28:	2f00      	cmp	r7, #0
 8007d2a:	d0f6      	beq.n	8007d1a <__sflush_r+0xae>
 8007d2c:	0793      	lsls	r3, r2, #30
 8007d2e:	680e      	ldr	r6, [r1, #0]
 8007d30:	bf08      	it	eq
 8007d32:	694b      	ldreq	r3, [r1, #20]
 8007d34:	600f      	str	r7, [r1, #0]
 8007d36:	bf18      	it	ne
 8007d38:	2300      	movne	r3, #0
 8007d3a:	eba6 0807 	sub.w	r8, r6, r7
 8007d3e:	608b      	str	r3, [r1, #8]
 8007d40:	f1b8 0f00 	cmp.w	r8, #0
 8007d44:	dde9      	ble.n	8007d1a <__sflush_r+0xae>
 8007d46:	6a21      	ldr	r1, [r4, #32]
 8007d48:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8007d4a:	4643      	mov	r3, r8
 8007d4c:	463a      	mov	r2, r7
 8007d4e:	4628      	mov	r0, r5
 8007d50:	47b0      	blx	r6
 8007d52:	2800      	cmp	r0, #0
 8007d54:	dc08      	bgt.n	8007d68 <__sflush_r+0xfc>
 8007d56:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007d5a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007d5e:	81a3      	strh	r3, [r4, #12]
 8007d60:	f04f 30ff 	mov.w	r0, #4294967295
 8007d64:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007d68:	4407      	add	r7, r0
 8007d6a:	eba8 0800 	sub.w	r8, r8, r0
 8007d6e:	e7e7      	b.n	8007d40 <__sflush_r+0xd4>
 8007d70:	dfbffffe 	.word	0xdfbffffe

08007d74 <_fflush_r>:
 8007d74:	b538      	push	{r3, r4, r5, lr}
 8007d76:	690b      	ldr	r3, [r1, #16]
 8007d78:	4605      	mov	r5, r0
 8007d7a:	460c      	mov	r4, r1
 8007d7c:	b913      	cbnz	r3, 8007d84 <_fflush_r+0x10>
 8007d7e:	2500      	movs	r5, #0
 8007d80:	4628      	mov	r0, r5
 8007d82:	bd38      	pop	{r3, r4, r5, pc}
 8007d84:	b118      	cbz	r0, 8007d8e <_fflush_r+0x1a>
 8007d86:	6a03      	ldr	r3, [r0, #32]
 8007d88:	b90b      	cbnz	r3, 8007d8e <_fflush_r+0x1a>
 8007d8a:	f7fe fba5 	bl	80064d8 <__sinit>
 8007d8e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007d92:	2b00      	cmp	r3, #0
 8007d94:	d0f3      	beq.n	8007d7e <_fflush_r+0xa>
 8007d96:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8007d98:	07d0      	lsls	r0, r2, #31
 8007d9a:	d404      	bmi.n	8007da6 <_fflush_r+0x32>
 8007d9c:	0599      	lsls	r1, r3, #22
 8007d9e:	d402      	bmi.n	8007da6 <_fflush_r+0x32>
 8007da0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007da2:	f7fe fc90 	bl	80066c6 <__retarget_lock_acquire_recursive>
 8007da6:	4628      	mov	r0, r5
 8007da8:	4621      	mov	r1, r4
 8007daa:	f7ff ff5f 	bl	8007c6c <__sflush_r>
 8007dae:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007db0:	07da      	lsls	r2, r3, #31
 8007db2:	4605      	mov	r5, r0
 8007db4:	d4e4      	bmi.n	8007d80 <_fflush_r+0xc>
 8007db6:	89a3      	ldrh	r3, [r4, #12]
 8007db8:	059b      	lsls	r3, r3, #22
 8007dba:	d4e1      	bmi.n	8007d80 <_fflush_r+0xc>
 8007dbc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007dbe:	f7fe fc83 	bl	80066c8 <__retarget_lock_release_recursive>
 8007dc2:	e7dd      	b.n	8007d80 <_fflush_r+0xc>

08007dc4 <_sbrk_r>:
 8007dc4:	b538      	push	{r3, r4, r5, lr}
 8007dc6:	4d06      	ldr	r5, [pc, #24]	@ (8007de0 <_sbrk_r+0x1c>)
 8007dc8:	2300      	movs	r3, #0
 8007dca:	4604      	mov	r4, r0
 8007dcc:	4608      	mov	r0, r1
 8007dce:	602b      	str	r3, [r5, #0]
 8007dd0:	f7fa fc26 	bl	8002620 <_sbrk>
 8007dd4:	1c43      	adds	r3, r0, #1
 8007dd6:	d102      	bne.n	8007dde <_sbrk_r+0x1a>
 8007dd8:	682b      	ldr	r3, [r5, #0]
 8007dda:	b103      	cbz	r3, 8007dde <_sbrk_r+0x1a>
 8007ddc:	6023      	str	r3, [r4, #0]
 8007dde:	bd38      	pop	{r3, r4, r5, pc}
 8007de0:	200005c0 	.word	0x200005c0

08007de4 <memcpy>:
 8007de4:	440a      	add	r2, r1
 8007de6:	4291      	cmp	r1, r2
 8007de8:	f100 33ff 	add.w	r3, r0, #4294967295
 8007dec:	d100      	bne.n	8007df0 <memcpy+0xc>
 8007dee:	4770      	bx	lr
 8007df0:	b510      	push	{r4, lr}
 8007df2:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007df6:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007dfa:	4291      	cmp	r1, r2
 8007dfc:	d1f9      	bne.n	8007df2 <memcpy+0xe>
 8007dfe:	bd10      	pop	{r4, pc}

08007e00 <__assert_func>:
 8007e00:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8007e02:	4614      	mov	r4, r2
 8007e04:	461a      	mov	r2, r3
 8007e06:	4b09      	ldr	r3, [pc, #36]	@ (8007e2c <__assert_func+0x2c>)
 8007e08:	681b      	ldr	r3, [r3, #0]
 8007e0a:	4605      	mov	r5, r0
 8007e0c:	68d8      	ldr	r0, [r3, #12]
 8007e0e:	b954      	cbnz	r4, 8007e26 <__assert_func+0x26>
 8007e10:	4b07      	ldr	r3, [pc, #28]	@ (8007e30 <__assert_func+0x30>)
 8007e12:	461c      	mov	r4, r3
 8007e14:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8007e18:	9100      	str	r1, [sp, #0]
 8007e1a:	462b      	mov	r3, r5
 8007e1c:	4905      	ldr	r1, [pc, #20]	@ (8007e34 <__assert_func+0x34>)
 8007e1e:	f000 f841 	bl	8007ea4 <fiprintf>
 8007e22:	f000 f851 	bl	8007ec8 <abort>
 8007e26:	4b04      	ldr	r3, [pc, #16]	@ (8007e38 <__assert_func+0x38>)
 8007e28:	e7f4      	b.n	8007e14 <__assert_func+0x14>
 8007e2a:	bf00      	nop
 8007e2c:	20000024 	.word	0x20000024
 8007e30:	08008f35 	.word	0x08008f35
 8007e34:	08008f07 	.word	0x08008f07
 8007e38:	08008efa 	.word	0x08008efa

08007e3c <_calloc_r>:
 8007e3c:	b570      	push	{r4, r5, r6, lr}
 8007e3e:	fba1 5402 	umull	r5, r4, r1, r2
 8007e42:	b93c      	cbnz	r4, 8007e54 <_calloc_r+0x18>
 8007e44:	4629      	mov	r1, r5
 8007e46:	f7ff fb03 	bl	8007450 <_malloc_r>
 8007e4a:	4606      	mov	r6, r0
 8007e4c:	b928      	cbnz	r0, 8007e5a <_calloc_r+0x1e>
 8007e4e:	2600      	movs	r6, #0
 8007e50:	4630      	mov	r0, r6
 8007e52:	bd70      	pop	{r4, r5, r6, pc}
 8007e54:	220c      	movs	r2, #12
 8007e56:	6002      	str	r2, [r0, #0]
 8007e58:	e7f9      	b.n	8007e4e <_calloc_r+0x12>
 8007e5a:	462a      	mov	r2, r5
 8007e5c:	4621      	mov	r1, r4
 8007e5e:	f7fe fbb4 	bl	80065ca <memset>
 8007e62:	e7f5      	b.n	8007e50 <_calloc_r+0x14>

08007e64 <__ascii_mbtowc>:
 8007e64:	b082      	sub	sp, #8
 8007e66:	b901      	cbnz	r1, 8007e6a <__ascii_mbtowc+0x6>
 8007e68:	a901      	add	r1, sp, #4
 8007e6a:	b142      	cbz	r2, 8007e7e <__ascii_mbtowc+0x1a>
 8007e6c:	b14b      	cbz	r3, 8007e82 <__ascii_mbtowc+0x1e>
 8007e6e:	7813      	ldrb	r3, [r2, #0]
 8007e70:	600b      	str	r3, [r1, #0]
 8007e72:	7812      	ldrb	r2, [r2, #0]
 8007e74:	1e10      	subs	r0, r2, #0
 8007e76:	bf18      	it	ne
 8007e78:	2001      	movne	r0, #1
 8007e7a:	b002      	add	sp, #8
 8007e7c:	4770      	bx	lr
 8007e7e:	4610      	mov	r0, r2
 8007e80:	e7fb      	b.n	8007e7a <__ascii_mbtowc+0x16>
 8007e82:	f06f 0001 	mvn.w	r0, #1
 8007e86:	e7f8      	b.n	8007e7a <__ascii_mbtowc+0x16>

08007e88 <__ascii_wctomb>:
 8007e88:	4603      	mov	r3, r0
 8007e8a:	4608      	mov	r0, r1
 8007e8c:	b141      	cbz	r1, 8007ea0 <__ascii_wctomb+0x18>
 8007e8e:	2aff      	cmp	r2, #255	@ 0xff
 8007e90:	d904      	bls.n	8007e9c <__ascii_wctomb+0x14>
 8007e92:	228a      	movs	r2, #138	@ 0x8a
 8007e94:	601a      	str	r2, [r3, #0]
 8007e96:	f04f 30ff 	mov.w	r0, #4294967295
 8007e9a:	4770      	bx	lr
 8007e9c:	700a      	strb	r2, [r1, #0]
 8007e9e:	2001      	movs	r0, #1
 8007ea0:	4770      	bx	lr
	...

08007ea4 <fiprintf>:
 8007ea4:	b40e      	push	{r1, r2, r3}
 8007ea6:	b503      	push	{r0, r1, lr}
 8007ea8:	4601      	mov	r1, r0
 8007eaa:	ab03      	add	r3, sp, #12
 8007eac:	4805      	ldr	r0, [pc, #20]	@ (8007ec4 <fiprintf+0x20>)
 8007eae:	f853 2b04 	ldr.w	r2, [r3], #4
 8007eb2:	6800      	ldr	r0, [r0, #0]
 8007eb4:	9301      	str	r3, [sp, #4]
 8007eb6:	f000 f837 	bl	8007f28 <_vfiprintf_r>
 8007eba:	b002      	add	sp, #8
 8007ebc:	f85d eb04 	ldr.w	lr, [sp], #4
 8007ec0:	b003      	add	sp, #12
 8007ec2:	4770      	bx	lr
 8007ec4:	20000024 	.word	0x20000024

08007ec8 <abort>:
 8007ec8:	b508      	push	{r3, lr}
 8007eca:	2006      	movs	r0, #6
 8007ecc:	f000 fa00 	bl	80082d0 <raise>
 8007ed0:	2001      	movs	r0, #1
 8007ed2:	f7fa fb2d 	bl	8002530 <_exit>

08007ed6 <__sfputc_r>:
 8007ed6:	6893      	ldr	r3, [r2, #8]
 8007ed8:	3b01      	subs	r3, #1
 8007eda:	2b00      	cmp	r3, #0
 8007edc:	b410      	push	{r4}
 8007ede:	6093      	str	r3, [r2, #8]
 8007ee0:	da08      	bge.n	8007ef4 <__sfputc_r+0x1e>
 8007ee2:	6994      	ldr	r4, [r2, #24]
 8007ee4:	42a3      	cmp	r3, r4
 8007ee6:	db01      	blt.n	8007eec <__sfputc_r+0x16>
 8007ee8:	290a      	cmp	r1, #10
 8007eea:	d103      	bne.n	8007ef4 <__sfputc_r+0x1e>
 8007eec:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007ef0:	f000 b932 	b.w	8008158 <__swbuf_r>
 8007ef4:	6813      	ldr	r3, [r2, #0]
 8007ef6:	1c58      	adds	r0, r3, #1
 8007ef8:	6010      	str	r0, [r2, #0]
 8007efa:	7019      	strb	r1, [r3, #0]
 8007efc:	4608      	mov	r0, r1
 8007efe:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007f02:	4770      	bx	lr

08007f04 <__sfputs_r>:
 8007f04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007f06:	4606      	mov	r6, r0
 8007f08:	460f      	mov	r7, r1
 8007f0a:	4614      	mov	r4, r2
 8007f0c:	18d5      	adds	r5, r2, r3
 8007f0e:	42ac      	cmp	r4, r5
 8007f10:	d101      	bne.n	8007f16 <__sfputs_r+0x12>
 8007f12:	2000      	movs	r0, #0
 8007f14:	e007      	b.n	8007f26 <__sfputs_r+0x22>
 8007f16:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007f1a:	463a      	mov	r2, r7
 8007f1c:	4630      	mov	r0, r6
 8007f1e:	f7ff ffda 	bl	8007ed6 <__sfputc_r>
 8007f22:	1c43      	adds	r3, r0, #1
 8007f24:	d1f3      	bne.n	8007f0e <__sfputs_r+0xa>
 8007f26:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08007f28 <_vfiprintf_r>:
 8007f28:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007f2c:	460d      	mov	r5, r1
 8007f2e:	b09d      	sub	sp, #116	@ 0x74
 8007f30:	4614      	mov	r4, r2
 8007f32:	4698      	mov	r8, r3
 8007f34:	4606      	mov	r6, r0
 8007f36:	b118      	cbz	r0, 8007f40 <_vfiprintf_r+0x18>
 8007f38:	6a03      	ldr	r3, [r0, #32]
 8007f3a:	b90b      	cbnz	r3, 8007f40 <_vfiprintf_r+0x18>
 8007f3c:	f7fe facc 	bl	80064d8 <__sinit>
 8007f40:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007f42:	07d9      	lsls	r1, r3, #31
 8007f44:	d405      	bmi.n	8007f52 <_vfiprintf_r+0x2a>
 8007f46:	89ab      	ldrh	r3, [r5, #12]
 8007f48:	059a      	lsls	r2, r3, #22
 8007f4a:	d402      	bmi.n	8007f52 <_vfiprintf_r+0x2a>
 8007f4c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007f4e:	f7fe fbba 	bl	80066c6 <__retarget_lock_acquire_recursive>
 8007f52:	89ab      	ldrh	r3, [r5, #12]
 8007f54:	071b      	lsls	r3, r3, #28
 8007f56:	d501      	bpl.n	8007f5c <_vfiprintf_r+0x34>
 8007f58:	692b      	ldr	r3, [r5, #16]
 8007f5a:	b99b      	cbnz	r3, 8007f84 <_vfiprintf_r+0x5c>
 8007f5c:	4629      	mov	r1, r5
 8007f5e:	4630      	mov	r0, r6
 8007f60:	f000 f938 	bl	80081d4 <__swsetup_r>
 8007f64:	b170      	cbz	r0, 8007f84 <_vfiprintf_r+0x5c>
 8007f66:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007f68:	07dc      	lsls	r4, r3, #31
 8007f6a:	d504      	bpl.n	8007f76 <_vfiprintf_r+0x4e>
 8007f6c:	f04f 30ff 	mov.w	r0, #4294967295
 8007f70:	b01d      	add	sp, #116	@ 0x74
 8007f72:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007f76:	89ab      	ldrh	r3, [r5, #12]
 8007f78:	0598      	lsls	r0, r3, #22
 8007f7a:	d4f7      	bmi.n	8007f6c <_vfiprintf_r+0x44>
 8007f7c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007f7e:	f7fe fba3 	bl	80066c8 <__retarget_lock_release_recursive>
 8007f82:	e7f3      	b.n	8007f6c <_vfiprintf_r+0x44>
 8007f84:	2300      	movs	r3, #0
 8007f86:	9309      	str	r3, [sp, #36]	@ 0x24
 8007f88:	2320      	movs	r3, #32
 8007f8a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8007f8e:	f8cd 800c 	str.w	r8, [sp, #12]
 8007f92:	2330      	movs	r3, #48	@ 0x30
 8007f94:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8008144 <_vfiprintf_r+0x21c>
 8007f98:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8007f9c:	f04f 0901 	mov.w	r9, #1
 8007fa0:	4623      	mov	r3, r4
 8007fa2:	469a      	mov	sl, r3
 8007fa4:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007fa8:	b10a      	cbz	r2, 8007fae <_vfiprintf_r+0x86>
 8007faa:	2a25      	cmp	r2, #37	@ 0x25
 8007fac:	d1f9      	bne.n	8007fa2 <_vfiprintf_r+0x7a>
 8007fae:	ebba 0b04 	subs.w	fp, sl, r4
 8007fb2:	d00b      	beq.n	8007fcc <_vfiprintf_r+0xa4>
 8007fb4:	465b      	mov	r3, fp
 8007fb6:	4622      	mov	r2, r4
 8007fb8:	4629      	mov	r1, r5
 8007fba:	4630      	mov	r0, r6
 8007fbc:	f7ff ffa2 	bl	8007f04 <__sfputs_r>
 8007fc0:	3001      	adds	r0, #1
 8007fc2:	f000 80a7 	beq.w	8008114 <_vfiprintf_r+0x1ec>
 8007fc6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007fc8:	445a      	add	r2, fp
 8007fca:	9209      	str	r2, [sp, #36]	@ 0x24
 8007fcc:	f89a 3000 	ldrb.w	r3, [sl]
 8007fd0:	2b00      	cmp	r3, #0
 8007fd2:	f000 809f 	beq.w	8008114 <_vfiprintf_r+0x1ec>
 8007fd6:	2300      	movs	r3, #0
 8007fd8:	f04f 32ff 	mov.w	r2, #4294967295
 8007fdc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007fe0:	f10a 0a01 	add.w	sl, sl, #1
 8007fe4:	9304      	str	r3, [sp, #16]
 8007fe6:	9307      	str	r3, [sp, #28]
 8007fe8:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8007fec:	931a      	str	r3, [sp, #104]	@ 0x68
 8007fee:	4654      	mov	r4, sl
 8007ff0:	2205      	movs	r2, #5
 8007ff2:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007ff6:	4853      	ldr	r0, [pc, #332]	@ (8008144 <_vfiprintf_r+0x21c>)
 8007ff8:	f7f8 f8f2 	bl	80001e0 <memchr>
 8007ffc:	9a04      	ldr	r2, [sp, #16]
 8007ffe:	b9d8      	cbnz	r0, 8008038 <_vfiprintf_r+0x110>
 8008000:	06d1      	lsls	r1, r2, #27
 8008002:	bf44      	itt	mi
 8008004:	2320      	movmi	r3, #32
 8008006:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800800a:	0713      	lsls	r3, r2, #28
 800800c:	bf44      	itt	mi
 800800e:	232b      	movmi	r3, #43	@ 0x2b
 8008010:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008014:	f89a 3000 	ldrb.w	r3, [sl]
 8008018:	2b2a      	cmp	r3, #42	@ 0x2a
 800801a:	d015      	beq.n	8008048 <_vfiprintf_r+0x120>
 800801c:	9a07      	ldr	r2, [sp, #28]
 800801e:	4654      	mov	r4, sl
 8008020:	2000      	movs	r0, #0
 8008022:	f04f 0c0a 	mov.w	ip, #10
 8008026:	4621      	mov	r1, r4
 8008028:	f811 3b01 	ldrb.w	r3, [r1], #1
 800802c:	3b30      	subs	r3, #48	@ 0x30
 800802e:	2b09      	cmp	r3, #9
 8008030:	d94b      	bls.n	80080ca <_vfiprintf_r+0x1a2>
 8008032:	b1b0      	cbz	r0, 8008062 <_vfiprintf_r+0x13a>
 8008034:	9207      	str	r2, [sp, #28]
 8008036:	e014      	b.n	8008062 <_vfiprintf_r+0x13a>
 8008038:	eba0 0308 	sub.w	r3, r0, r8
 800803c:	fa09 f303 	lsl.w	r3, r9, r3
 8008040:	4313      	orrs	r3, r2
 8008042:	9304      	str	r3, [sp, #16]
 8008044:	46a2      	mov	sl, r4
 8008046:	e7d2      	b.n	8007fee <_vfiprintf_r+0xc6>
 8008048:	9b03      	ldr	r3, [sp, #12]
 800804a:	1d19      	adds	r1, r3, #4
 800804c:	681b      	ldr	r3, [r3, #0]
 800804e:	9103      	str	r1, [sp, #12]
 8008050:	2b00      	cmp	r3, #0
 8008052:	bfbb      	ittet	lt
 8008054:	425b      	neglt	r3, r3
 8008056:	f042 0202 	orrlt.w	r2, r2, #2
 800805a:	9307      	strge	r3, [sp, #28]
 800805c:	9307      	strlt	r3, [sp, #28]
 800805e:	bfb8      	it	lt
 8008060:	9204      	strlt	r2, [sp, #16]
 8008062:	7823      	ldrb	r3, [r4, #0]
 8008064:	2b2e      	cmp	r3, #46	@ 0x2e
 8008066:	d10a      	bne.n	800807e <_vfiprintf_r+0x156>
 8008068:	7863      	ldrb	r3, [r4, #1]
 800806a:	2b2a      	cmp	r3, #42	@ 0x2a
 800806c:	d132      	bne.n	80080d4 <_vfiprintf_r+0x1ac>
 800806e:	9b03      	ldr	r3, [sp, #12]
 8008070:	1d1a      	adds	r2, r3, #4
 8008072:	681b      	ldr	r3, [r3, #0]
 8008074:	9203      	str	r2, [sp, #12]
 8008076:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800807a:	3402      	adds	r4, #2
 800807c:	9305      	str	r3, [sp, #20]
 800807e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8008154 <_vfiprintf_r+0x22c>
 8008082:	7821      	ldrb	r1, [r4, #0]
 8008084:	2203      	movs	r2, #3
 8008086:	4650      	mov	r0, sl
 8008088:	f7f8 f8aa 	bl	80001e0 <memchr>
 800808c:	b138      	cbz	r0, 800809e <_vfiprintf_r+0x176>
 800808e:	9b04      	ldr	r3, [sp, #16]
 8008090:	eba0 000a 	sub.w	r0, r0, sl
 8008094:	2240      	movs	r2, #64	@ 0x40
 8008096:	4082      	lsls	r2, r0
 8008098:	4313      	orrs	r3, r2
 800809a:	3401      	adds	r4, #1
 800809c:	9304      	str	r3, [sp, #16]
 800809e:	f814 1b01 	ldrb.w	r1, [r4], #1
 80080a2:	4829      	ldr	r0, [pc, #164]	@ (8008148 <_vfiprintf_r+0x220>)
 80080a4:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80080a8:	2206      	movs	r2, #6
 80080aa:	f7f8 f899 	bl	80001e0 <memchr>
 80080ae:	2800      	cmp	r0, #0
 80080b0:	d03f      	beq.n	8008132 <_vfiprintf_r+0x20a>
 80080b2:	4b26      	ldr	r3, [pc, #152]	@ (800814c <_vfiprintf_r+0x224>)
 80080b4:	bb1b      	cbnz	r3, 80080fe <_vfiprintf_r+0x1d6>
 80080b6:	9b03      	ldr	r3, [sp, #12]
 80080b8:	3307      	adds	r3, #7
 80080ba:	f023 0307 	bic.w	r3, r3, #7
 80080be:	3308      	adds	r3, #8
 80080c0:	9303      	str	r3, [sp, #12]
 80080c2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80080c4:	443b      	add	r3, r7
 80080c6:	9309      	str	r3, [sp, #36]	@ 0x24
 80080c8:	e76a      	b.n	8007fa0 <_vfiprintf_r+0x78>
 80080ca:	fb0c 3202 	mla	r2, ip, r2, r3
 80080ce:	460c      	mov	r4, r1
 80080d0:	2001      	movs	r0, #1
 80080d2:	e7a8      	b.n	8008026 <_vfiprintf_r+0xfe>
 80080d4:	2300      	movs	r3, #0
 80080d6:	3401      	adds	r4, #1
 80080d8:	9305      	str	r3, [sp, #20]
 80080da:	4619      	mov	r1, r3
 80080dc:	f04f 0c0a 	mov.w	ip, #10
 80080e0:	4620      	mov	r0, r4
 80080e2:	f810 2b01 	ldrb.w	r2, [r0], #1
 80080e6:	3a30      	subs	r2, #48	@ 0x30
 80080e8:	2a09      	cmp	r2, #9
 80080ea:	d903      	bls.n	80080f4 <_vfiprintf_r+0x1cc>
 80080ec:	2b00      	cmp	r3, #0
 80080ee:	d0c6      	beq.n	800807e <_vfiprintf_r+0x156>
 80080f0:	9105      	str	r1, [sp, #20]
 80080f2:	e7c4      	b.n	800807e <_vfiprintf_r+0x156>
 80080f4:	fb0c 2101 	mla	r1, ip, r1, r2
 80080f8:	4604      	mov	r4, r0
 80080fa:	2301      	movs	r3, #1
 80080fc:	e7f0      	b.n	80080e0 <_vfiprintf_r+0x1b8>
 80080fe:	ab03      	add	r3, sp, #12
 8008100:	9300      	str	r3, [sp, #0]
 8008102:	462a      	mov	r2, r5
 8008104:	4b12      	ldr	r3, [pc, #72]	@ (8008150 <_vfiprintf_r+0x228>)
 8008106:	a904      	add	r1, sp, #16
 8008108:	4630      	mov	r0, r6
 800810a:	f7fd fda1 	bl	8005c50 <_printf_float>
 800810e:	4607      	mov	r7, r0
 8008110:	1c78      	adds	r0, r7, #1
 8008112:	d1d6      	bne.n	80080c2 <_vfiprintf_r+0x19a>
 8008114:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008116:	07d9      	lsls	r1, r3, #31
 8008118:	d405      	bmi.n	8008126 <_vfiprintf_r+0x1fe>
 800811a:	89ab      	ldrh	r3, [r5, #12]
 800811c:	059a      	lsls	r2, r3, #22
 800811e:	d402      	bmi.n	8008126 <_vfiprintf_r+0x1fe>
 8008120:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008122:	f7fe fad1 	bl	80066c8 <__retarget_lock_release_recursive>
 8008126:	89ab      	ldrh	r3, [r5, #12]
 8008128:	065b      	lsls	r3, r3, #25
 800812a:	f53f af1f 	bmi.w	8007f6c <_vfiprintf_r+0x44>
 800812e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008130:	e71e      	b.n	8007f70 <_vfiprintf_r+0x48>
 8008132:	ab03      	add	r3, sp, #12
 8008134:	9300      	str	r3, [sp, #0]
 8008136:	462a      	mov	r2, r5
 8008138:	4b05      	ldr	r3, [pc, #20]	@ (8008150 <_vfiprintf_r+0x228>)
 800813a:	a904      	add	r1, sp, #16
 800813c:	4630      	mov	r0, r6
 800813e:	f7fe f81f 	bl	8006180 <_printf_i>
 8008142:	e7e4      	b.n	800810e <_vfiprintf_r+0x1e6>
 8008144:	08009037 	.word	0x08009037
 8008148:	08009041 	.word	0x08009041
 800814c:	08005c51 	.word	0x08005c51
 8008150:	08007f05 	.word	0x08007f05
 8008154:	0800903d 	.word	0x0800903d

08008158 <__swbuf_r>:
 8008158:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800815a:	460e      	mov	r6, r1
 800815c:	4614      	mov	r4, r2
 800815e:	4605      	mov	r5, r0
 8008160:	b118      	cbz	r0, 800816a <__swbuf_r+0x12>
 8008162:	6a03      	ldr	r3, [r0, #32]
 8008164:	b90b      	cbnz	r3, 800816a <__swbuf_r+0x12>
 8008166:	f7fe f9b7 	bl	80064d8 <__sinit>
 800816a:	69a3      	ldr	r3, [r4, #24]
 800816c:	60a3      	str	r3, [r4, #8]
 800816e:	89a3      	ldrh	r3, [r4, #12]
 8008170:	071a      	lsls	r2, r3, #28
 8008172:	d501      	bpl.n	8008178 <__swbuf_r+0x20>
 8008174:	6923      	ldr	r3, [r4, #16]
 8008176:	b943      	cbnz	r3, 800818a <__swbuf_r+0x32>
 8008178:	4621      	mov	r1, r4
 800817a:	4628      	mov	r0, r5
 800817c:	f000 f82a 	bl	80081d4 <__swsetup_r>
 8008180:	b118      	cbz	r0, 800818a <__swbuf_r+0x32>
 8008182:	f04f 37ff 	mov.w	r7, #4294967295
 8008186:	4638      	mov	r0, r7
 8008188:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800818a:	6823      	ldr	r3, [r4, #0]
 800818c:	6922      	ldr	r2, [r4, #16]
 800818e:	1a98      	subs	r0, r3, r2
 8008190:	6963      	ldr	r3, [r4, #20]
 8008192:	b2f6      	uxtb	r6, r6
 8008194:	4283      	cmp	r3, r0
 8008196:	4637      	mov	r7, r6
 8008198:	dc05      	bgt.n	80081a6 <__swbuf_r+0x4e>
 800819a:	4621      	mov	r1, r4
 800819c:	4628      	mov	r0, r5
 800819e:	f7ff fde9 	bl	8007d74 <_fflush_r>
 80081a2:	2800      	cmp	r0, #0
 80081a4:	d1ed      	bne.n	8008182 <__swbuf_r+0x2a>
 80081a6:	68a3      	ldr	r3, [r4, #8]
 80081a8:	3b01      	subs	r3, #1
 80081aa:	60a3      	str	r3, [r4, #8]
 80081ac:	6823      	ldr	r3, [r4, #0]
 80081ae:	1c5a      	adds	r2, r3, #1
 80081b0:	6022      	str	r2, [r4, #0]
 80081b2:	701e      	strb	r6, [r3, #0]
 80081b4:	6962      	ldr	r2, [r4, #20]
 80081b6:	1c43      	adds	r3, r0, #1
 80081b8:	429a      	cmp	r2, r3
 80081ba:	d004      	beq.n	80081c6 <__swbuf_r+0x6e>
 80081bc:	89a3      	ldrh	r3, [r4, #12]
 80081be:	07db      	lsls	r3, r3, #31
 80081c0:	d5e1      	bpl.n	8008186 <__swbuf_r+0x2e>
 80081c2:	2e0a      	cmp	r6, #10
 80081c4:	d1df      	bne.n	8008186 <__swbuf_r+0x2e>
 80081c6:	4621      	mov	r1, r4
 80081c8:	4628      	mov	r0, r5
 80081ca:	f7ff fdd3 	bl	8007d74 <_fflush_r>
 80081ce:	2800      	cmp	r0, #0
 80081d0:	d0d9      	beq.n	8008186 <__swbuf_r+0x2e>
 80081d2:	e7d6      	b.n	8008182 <__swbuf_r+0x2a>

080081d4 <__swsetup_r>:
 80081d4:	b538      	push	{r3, r4, r5, lr}
 80081d6:	4b29      	ldr	r3, [pc, #164]	@ (800827c <__swsetup_r+0xa8>)
 80081d8:	4605      	mov	r5, r0
 80081da:	6818      	ldr	r0, [r3, #0]
 80081dc:	460c      	mov	r4, r1
 80081de:	b118      	cbz	r0, 80081e8 <__swsetup_r+0x14>
 80081e0:	6a03      	ldr	r3, [r0, #32]
 80081e2:	b90b      	cbnz	r3, 80081e8 <__swsetup_r+0x14>
 80081e4:	f7fe f978 	bl	80064d8 <__sinit>
 80081e8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80081ec:	0719      	lsls	r1, r3, #28
 80081ee:	d422      	bmi.n	8008236 <__swsetup_r+0x62>
 80081f0:	06da      	lsls	r2, r3, #27
 80081f2:	d407      	bmi.n	8008204 <__swsetup_r+0x30>
 80081f4:	2209      	movs	r2, #9
 80081f6:	602a      	str	r2, [r5, #0]
 80081f8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80081fc:	81a3      	strh	r3, [r4, #12]
 80081fe:	f04f 30ff 	mov.w	r0, #4294967295
 8008202:	e033      	b.n	800826c <__swsetup_r+0x98>
 8008204:	0758      	lsls	r0, r3, #29
 8008206:	d512      	bpl.n	800822e <__swsetup_r+0x5a>
 8008208:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800820a:	b141      	cbz	r1, 800821e <__swsetup_r+0x4a>
 800820c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008210:	4299      	cmp	r1, r3
 8008212:	d002      	beq.n	800821a <__swsetup_r+0x46>
 8008214:	4628      	mov	r0, r5
 8008216:	f7ff f8a7 	bl	8007368 <_free_r>
 800821a:	2300      	movs	r3, #0
 800821c:	6363      	str	r3, [r4, #52]	@ 0x34
 800821e:	89a3      	ldrh	r3, [r4, #12]
 8008220:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8008224:	81a3      	strh	r3, [r4, #12]
 8008226:	2300      	movs	r3, #0
 8008228:	6063      	str	r3, [r4, #4]
 800822a:	6923      	ldr	r3, [r4, #16]
 800822c:	6023      	str	r3, [r4, #0]
 800822e:	89a3      	ldrh	r3, [r4, #12]
 8008230:	f043 0308 	orr.w	r3, r3, #8
 8008234:	81a3      	strh	r3, [r4, #12]
 8008236:	6923      	ldr	r3, [r4, #16]
 8008238:	b94b      	cbnz	r3, 800824e <__swsetup_r+0x7a>
 800823a:	89a3      	ldrh	r3, [r4, #12]
 800823c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8008240:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008244:	d003      	beq.n	800824e <__swsetup_r+0x7a>
 8008246:	4621      	mov	r1, r4
 8008248:	4628      	mov	r0, r5
 800824a:	f000 f883 	bl	8008354 <__smakebuf_r>
 800824e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008252:	f013 0201 	ands.w	r2, r3, #1
 8008256:	d00a      	beq.n	800826e <__swsetup_r+0x9a>
 8008258:	2200      	movs	r2, #0
 800825a:	60a2      	str	r2, [r4, #8]
 800825c:	6962      	ldr	r2, [r4, #20]
 800825e:	4252      	negs	r2, r2
 8008260:	61a2      	str	r2, [r4, #24]
 8008262:	6922      	ldr	r2, [r4, #16]
 8008264:	b942      	cbnz	r2, 8008278 <__swsetup_r+0xa4>
 8008266:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800826a:	d1c5      	bne.n	80081f8 <__swsetup_r+0x24>
 800826c:	bd38      	pop	{r3, r4, r5, pc}
 800826e:	0799      	lsls	r1, r3, #30
 8008270:	bf58      	it	pl
 8008272:	6962      	ldrpl	r2, [r4, #20]
 8008274:	60a2      	str	r2, [r4, #8]
 8008276:	e7f4      	b.n	8008262 <__swsetup_r+0x8e>
 8008278:	2000      	movs	r0, #0
 800827a:	e7f7      	b.n	800826c <__swsetup_r+0x98>
 800827c:	20000024 	.word	0x20000024

08008280 <_raise_r>:
 8008280:	291f      	cmp	r1, #31
 8008282:	b538      	push	{r3, r4, r5, lr}
 8008284:	4605      	mov	r5, r0
 8008286:	460c      	mov	r4, r1
 8008288:	d904      	bls.n	8008294 <_raise_r+0x14>
 800828a:	2316      	movs	r3, #22
 800828c:	6003      	str	r3, [r0, #0]
 800828e:	f04f 30ff 	mov.w	r0, #4294967295
 8008292:	bd38      	pop	{r3, r4, r5, pc}
 8008294:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8008296:	b112      	cbz	r2, 800829e <_raise_r+0x1e>
 8008298:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800829c:	b94b      	cbnz	r3, 80082b2 <_raise_r+0x32>
 800829e:	4628      	mov	r0, r5
 80082a0:	f000 f830 	bl	8008304 <_getpid_r>
 80082a4:	4622      	mov	r2, r4
 80082a6:	4601      	mov	r1, r0
 80082a8:	4628      	mov	r0, r5
 80082aa:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80082ae:	f000 b817 	b.w	80082e0 <_kill_r>
 80082b2:	2b01      	cmp	r3, #1
 80082b4:	d00a      	beq.n	80082cc <_raise_r+0x4c>
 80082b6:	1c59      	adds	r1, r3, #1
 80082b8:	d103      	bne.n	80082c2 <_raise_r+0x42>
 80082ba:	2316      	movs	r3, #22
 80082bc:	6003      	str	r3, [r0, #0]
 80082be:	2001      	movs	r0, #1
 80082c0:	e7e7      	b.n	8008292 <_raise_r+0x12>
 80082c2:	2100      	movs	r1, #0
 80082c4:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 80082c8:	4620      	mov	r0, r4
 80082ca:	4798      	blx	r3
 80082cc:	2000      	movs	r0, #0
 80082ce:	e7e0      	b.n	8008292 <_raise_r+0x12>

080082d0 <raise>:
 80082d0:	4b02      	ldr	r3, [pc, #8]	@ (80082dc <raise+0xc>)
 80082d2:	4601      	mov	r1, r0
 80082d4:	6818      	ldr	r0, [r3, #0]
 80082d6:	f7ff bfd3 	b.w	8008280 <_raise_r>
 80082da:	bf00      	nop
 80082dc:	20000024 	.word	0x20000024

080082e0 <_kill_r>:
 80082e0:	b538      	push	{r3, r4, r5, lr}
 80082e2:	4d07      	ldr	r5, [pc, #28]	@ (8008300 <_kill_r+0x20>)
 80082e4:	2300      	movs	r3, #0
 80082e6:	4604      	mov	r4, r0
 80082e8:	4608      	mov	r0, r1
 80082ea:	4611      	mov	r1, r2
 80082ec:	602b      	str	r3, [r5, #0]
 80082ee:	f7fa f90f 	bl	8002510 <_kill>
 80082f2:	1c43      	adds	r3, r0, #1
 80082f4:	d102      	bne.n	80082fc <_kill_r+0x1c>
 80082f6:	682b      	ldr	r3, [r5, #0]
 80082f8:	b103      	cbz	r3, 80082fc <_kill_r+0x1c>
 80082fa:	6023      	str	r3, [r4, #0]
 80082fc:	bd38      	pop	{r3, r4, r5, pc}
 80082fe:	bf00      	nop
 8008300:	200005c0 	.word	0x200005c0

08008304 <_getpid_r>:
 8008304:	f7fa b8fc 	b.w	8002500 <_getpid>

08008308 <__swhatbuf_r>:
 8008308:	b570      	push	{r4, r5, r6, lr}
 800830a:	460c      	mov	r4, r1
 800830c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008310:	2900      	cmp	r1, #0
 8008312:	b096      	sub	sp, #88	@ 0x58
 8008314:	4615      	mov	r5, r2
 8008316:	461e      	mov	r6, r3
 8008318:	da0d      	bge.n	8008336 <__swhatbuf_r+0x2e>
 800831a:	89a3      	ldrh	r3, [r4, #12]
 800831c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8008320:	f04f 0100 	mov.w	r1, #0
 8008324:	bf14      	ite	ne
 8008326:	2340      	movne	r3, #64	@ 0x40
 8008328:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800832c:	2000      	movs	r0, #0
 800832e:	6031      	str	r1, [r6, #0]
 8008330:	602b      	str	r3, [r5, #0]
 8008332:	b016      	add	sp, #88	@ 0x58
 8008334:	bd70      	pop	{r4, r5, r6, pc}
 8008336:	466a      	mov	r2, sp
 8008338:	f000 f848 	bl	80083cc <_fstat_r>
 800833c:	2800      	cmp	r0, #0
 800833e:	dbec      	blt.n	800831a <__swhatbuf_r+0x12>
 8008340:	9901      	ldr	r1, [sp, #4]
 8008342:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8008346:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800834a:	4259      	negs	r1, r3
 800834c:	4159      	adcs	r1, r3
 800834e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8008352:	e7eb      	b.n	800832c <__swhatbuf_r+0x24>

08008354 <__smakebuf_r>:
 8008354:	898b      	ldrh	r3, [r1, #12]
 8008356:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008358:	079d      	lsls	r5, r3, #30
 800835a:	4606      	mov	r6, r0
 800835c:	460c      	mov	r4, r1
 800835e:	d507      	bpl.n	8008370 <__smakebuf_r+0x1c>
 8008360:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8008364:	6023      	str	r3, [r4, #0]
 8008366:	6123      	str	r3, [r4, #16]
 8008368:	2301      	movs	r3, #1
 800836a:	6163      	str	r3, [r4, #20]
 800836c:	b003      	add	sp, #12
 800836e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008370:	ab01      	add	r3, sp, #4
 8008372:	466a      	mov	r2, sp
 8008374:	f7ff ffc8 	bl	8008308 <__swhatbuf_r>
 8008378:	9f00      	ldr	r7, [sp, #0]
 800837a:	4605      	mov	r5, r0
 800837c:	4639      	mov	r1, r7
 800837e:	4630      	mov	r0, r6
 8008380:	f7ff f866 	bl	8007450 <_malloc_r>
 8008384:	b948      	cbnz	r0, 800839a <__smakebuf_r+0x46>
 8008386:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800838a:	059a      	lsls	r2, r3, #22
 800838c:	d4ee      	bmi.n	800836c <__smakebuf_r+0x18>
 800838e:	f023 0303 	bic.w	r3, r3, #3
 8008392:	f043 0302 	orr.w	r3, r3, #2
 8008396:	81a3      	strh	r3, [r4, #12]
 8008398:	e7e2      	b.n	8008360 <__smakebuf_r+0xc>
 800839a:	89a3      	ldrh	r3, [r4, #12]
 800839c:	6020      	str	r0, [r4, #0]
 800839e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80083a2:	81a3      	strh	r3, [r4, #12]
 80083a4:	9b01      	ldr	r3, [sp, #4]
 80083a6:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80083aa:	b15b      	cbz	r3, 80083c4 <__smakebuf_r+0x70>
 80083ac:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80083b0:	4630      	mov	r0, r6
 80083b2:	f000 f81d 	bl	80083f0 <_isatty_r>
 80083b6:	b128      	cbz	r0, 80083c4 <__smakebuf_r+0x70>
 80083b8:	89a3      	ldrh	r3, [r4, #12]
 80083ba:	f023 0303 	bic.w	r3, r3, #3
 80083be:	f043 0301 	orr.w	r3, r3, #1
 80083c2:	81a3      	strh	r3, [r4, #12]
 80083c4:	89a3      	ldrh	r3, [r4, #12]
 80083c6:	431d      	orrs	r5, r3
 80083c8:	81a5      	strh	r5, [r4, #12]
 80083ca:	e7cf      	b.n	800836c <__smakebuf_r+0x18>

080083cc <_fstat_r>:
 80083cc:	b538      	push	{r3, r4, r5, lr}
 80083ce:	4d07      	ldr	r5, [pc, #28]	@ (80083ec <_fstat_r+0x20>)
 80083d0:	2300      	movs	r3, #0
 80083d2:	4604      	mov	r4, r0
 80083d4:	4608      	mov	r0, r1
 80083d6:	4611      	mov	r1, r2
 80083d8:	602b      	str	r3, [r5, #0]
 80083da:	f7fa f8f9 	bl	80025d0 <_fstat>
 80083de:	1c43      	adds	r3, r0, #1
 80083e0:	d102      	bne.n	80083e8 <_fstat_r+0x1c>
 80083e2:	682b      	ldr	r3, [r5, #0]
 80083e4:	b103      	cbz	r3, 80083e8 <_fstat_r+0x1c>
 80083e6:	6023      	str	r3, [r4, #0]
 80083e8:	bd38      	pop	{r3, r4, r5, pc}
 80083ea:	bf00      	nop
 80083ec:	200005c0 	.word	0x200005c0

080083f0 <_isatty_r>:
 80083f0:	b538      	push	{r3, r4, r5, lr}
 80083f2:	4d06      	ldr	r5, [pc, #24]	@ (800840c <_isatty_r+0x1c>)
 80083f4:	2300      	movs	r3, #0
 80083f6:	4604      	mov	r4, r0
 80083f8:	4608      	mov	r0, r1
 80083fa:	602b      	str	r3, [r5, #0]
 80083fc:	f7fa f8f8 	bl	80025f0 <_isatty>
 8008400:	1c43      	adds	r3, r0, #1
 8008402:	d102      	bne.n	800840a <_isatty_r+0x1a>
 8008404:	682b      	ldr	r3, [r5, #0]
 8008406:	b103      	cbz	r3, 800840a <_isatty_r+0x1a>
 8008408:	6023      	str	r3, [r4, #0]
 800840a:	bd38      	pop	{r3, r4, r5, pc}
 800840c:	200005c0 	.word	0x200005c0

08008410 <trunc>:
 8008410:	e92d 48d8 	stmdb	sp!, {r3, r4, r6, r7, fp, lr}
 8008414:	ec5c bb10 	vmov	fp, ip, d0
 8008418:	f3cc 500a 	ubfx	r0, ip, #20, #11
 800841c:	f2a0 31ff 	subw	r1, r0, #1023	@ 0x3ff
 8008420:	2913      	cmp	r1, #19
 8008422:	4664      	mov	r4, ip
 8008424:	dc14      	bgt.n	8008450 <trunc+0x40>
 8008426:	2900      	cmp	r1, #0
 8008428:	bfa4      	itt	ge
 800842a:	4b15      	ldrge	r3, [pc, #84]	@ (8008480 <trunc+0x70>)
 800842c:	fa43 f101 	asrge.w	r1, r3, r1
 8008430:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8008434:	bfad      	iteet	ge
 8008436:	4021      	andge	r1, r4
 8008438:	2200      	movlt	r2, #0
 800843a:	4603      	movlt	r3, r0
 800843c:	2200      	movge	r2, #0
 800843e:	bfa8      	it	ge
 8008440:	ea41 0300 	orrge.w	r3, r1, r0
 8008444:	4693      	mov	fp, r2
 8008446:	469c      	mov	ip, r3
 8008448:	ec4c bb10 	vmov	d0, fp, ip
 800844c:	e8bd 88d8 	ldmia.w	sp!, {r3, r4, r6, r7, fp, pc}
 8008450:	2933      	cmp	r1, #51	@ 0x33
 8008452:	dd0b      	ble.n	800846c <trunc+0x5c>
 8008454:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 8008458:	d1f6      	bne.n	8008448 <trunc+0x38>
 800845a:	465a      	mov	r2, fp
 800845c:	4663      	mov	r3, ip
 800845e:	4658      	mov	r0, fp
 8008460:	4621      	mov	r1, r4
 8008462:	f7f7 ff1b 	bl	800029c <__adddf3>
 8008466:	4683      	mov	fp, r0
 8008468:	468c      	mov	ip, r1
 800846a:	e7ed      	b.n	8008448 <trunc+0x38>
 800846c:	f2a0 4013 	subw	r0, r0, #1043	@ 0x413
 8008470:	f04f 33ff 	mov.w	r3, #4294967295
 8008474:	40c3      	lsrs	r3, r0
 8008476:	ea2b 0603 	bic.w	r6, fp, r3
 800847a:	46b3      	mov	fp, r6
 800847c:	46a4      	mov	ip, r4
 800847e:	e7e3      	b.n	8008448 <trunc+0x38>
 8008480:	fff00000 	.word	0xfff00000

08008484 <_init>:
 8008484:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008486:	bf00      	nop
 8008488:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800848a:	bc08      	pop	{r3}
 800848c:	469e      	mov	lr, r3
 800848e:	4770      	bx	lr

08008490 <_fini>:
 8008490:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008492:	bf00      	nop
 8008494:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008496:	bc08      	pop	{r3}
 8008498:	469e      	mov	lr, r3
 800849a:	4770      	bx	lr
