

================================================================
== Vivado HLS Report for 'Accelerator_MAT_Multiply2'
================================================================
* Date:           Thu Oct 29 21:20:48 2015

* Version:        2015.1 (Build 1215546 on Mon Apr 27 19:24:50 PM 2015)
* Project:        accelerator
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      8.41|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  802|  802|  802|  802|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+-----+-----+----------+-----------+-----------+------+----------+
        |               |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Row          |  144|  144|        18|          -|          -|     8|    no    |
        | + RowCaching  |   16|   16|         2|          -|          -|     8|    no    |
        |- Col          |  656|  656|        82|          -|          -|     8|    no    |
        | + Product     |   80|   80|        10|          -|          -|     8|    no    |
        +---------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       0|     40|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      5|     348|    711|
|Memory           |        0|      -|      64|      4|
|Multiplexer      |        -|      -|       -|     61|
|Register         |        -|      -|     119|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      5|     531|    816|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      2|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +---------------------------------------------+------------------------------------------+---------+-------+-----+-----+
    |                   Instance                  |                  Module                  | BRAM_18K| DSP48E|  FF | LUT |
    +---------------------------------------------+------------------------------------------+---------+-------+-----+-----+
    |Accelerator_fadd_32ns_32ns_32_5_full_dsp_U6  |Accelerator_fadd_32ns_32ns_32_5_full_dsp  |        0|      2|  205|  390|
    |Accelerator_fmul_32ns_32ns_32_4_max_dsp_U7   |Accelerator_fmul_32ns_32ns_32_4_max_dsp   |        0|      3|  143|  321|
    +---------------------------------------------+------------------------------------------+---------+-------+-----+-----+
    |Total                                        |                                          |        0|      5|  348|  711|
    +---------------------------------------------+------------------------------------------+---------+-------+-----+-----+

    * Memory: 
    +----------------+----------------------------------------+---------+----+----+------+-----+------+-------------+
    |     Memory     |                 Module                 | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +----------------+----------------------------------------+---------+----+----+------+-----+------+-------------+
    |A_cached_row_U  |Accelerator_MAT_Multiply2_A_cached_row  |        0|  64|   4|     8|   32|     1|          256|
    +----------------+----------------------------------------+---------+----+----+------+-----+------+-------------+
    |Total           |                                        |        0|  64|   4|     8|   32|     1|          256|
    +----------------+----------------------------------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |j_1_fu_235_p2        |     +    |      0|  0|   4|           4|           1|
    |k_2_fu_204_p2        |     +    |      0|  0|   4|           4|           1|
    |k_3_fu_251_p2        |     +    |      0|  0|   4|           4|           1|
    |p_addr1_fu_214_p2    |     +    |      0|  0|   8|           8|           8|
    |p_addr3_fu_274_p2    |     +    |      0|  0|   8|           8|           8|
    |tmp_1_fu_180_p2      |     +    |      0|  0|   4|           4|           1|
    |exitcond1_fu_229_p2  |   icmp   |      0|  0|   2|           4|           5|
    |exitcond2_fu_198_p2  |   icmp   |      0|  0|   2|           4|           5|
    |exitcond3_fu_174_p2  |   icmp   |      0|  0|   2|           4|           5|
    |exitcond_fu_245_p2   |   icmp   |      0|  0|   2|           4|           5|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0|  40|          48|          40|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |A_cached_row_address0  |   3|          3|    3|          9|
    |ap_NS_fsm              |  10|         16|    1|         16|
    |i_reg_103              |   4|          2|    4|          8|
    |j_reg_126              |   4|          2|    4|          8|
    |k_1_reg_138            |   4|          2|    4|          8|
    |k_reg_114              |   4|          2|    4|          8|
    |temp_reg_149           |  32|          2|   32|         64|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  |  61|         29|   52|        121|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------+----+----+-----+-----------+
    |         Name         | FF | LUT| Bits| Const Bits|
    +----------------------+----+----+-----+-----------+
    |ap_CS_fsm             |  15|   0|   15|          0|
    |i_reg_103             |   4|   0|    4|          0|
    |j_1_reg_326           |   4|   0|    4|          0|
    |j_reg_126             |   4|   0|    4|          0|
    |k_1_reg_138           |   4|   0|    4|          0|
    |k_2_reg_313           |   4|   0|    4|          0|
    |k_3_reg_339           |   4|   0|    4|          0|
    |k_reg_114             |   4|   0|    4|          0|
    |p_addr_cast_reg_305   |   4|   0|    8|          4|
    |temp_reg_149          |  32|   0|   32|          0|
    |tmp_1_reg_300         |   4|   0|    4|          0|
    |tmp_4_reg_364         |  32|   0|   32|          0|
    |tmp_trn_cast_reg_331  |   4|   0|    8|          4|
    +----------------------+----+----+-----+-----------+
    |Total                 | 119|   0|  127|          8|
    +----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+---------------------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  |       Source Object       |    C Type    |
+------------+-----+-----+------------+---------------------------+--------------+
|ap_clk      |  in |    1| ap_ctrl_hs | Accelerator_MAT_Multiply2 | return value |
|ap_rst      |  in |    1| ap_ctrl_hs | Accelerator_MAT_Multiply2 | return value |
|ap_start    |  in |    1| ap_ctrl_hs | Accelerator_MAT_Multiply2 | return value |
|ap_done     | out |    1| ap_ctrl_hs | Accelerator_MAT_Multiply2 | return value |
|ap_idle     | out |    1| ap_ctrl_hs | Accelerator_MAT_Multiply2 | return value |
|ap_ready    | out |    1| ap_ctrl_hs | Accelerator_MAT_Multiply2 | return value |
|A_address0  | out |    6|  ap_memory |             A             |     array    |
|A_ce0       | out |    1|  ap_memory |             A             |     array    |
|A_q0        |  in |   32|  ap_memory |             A             |     array    |
|B_address0  | out |    6|  ap_memory |             B             |     array    |
|B_ce0       | out |    1|  ap_memory |             B             |     array    |
|B_q0        |  in |   32|  ap_memory |             B             |     array    |
|C_address0  | out |    6|  ap_memory |             C             |     array    |
|C_ce0       | out |    1|  ap_memory |             C             |     array    |
|C_we0       | out |    1|  ap_memory |             C             |     array    |
|C_d0        | out |   32|  ap_memory |             C             |     array    |
+------------+-----+-----+------------+---------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 15
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	5  / (exitcond3)
	3  / (!exitcond3)
3 --> 
	4  / (!exitcond2)
	2  / (exitcond2)
4 --> 
	3  / true
5 --> 
	6  / (!exitcond1)
6 --> 
	7  / (!exitcond)
	5  / (exitcond)
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	6  / true
* FSM state operations: 

 <State 1>: 2.39ns
ST_1: A_cached_row [1/1] 2.39ns
:0  %A_cached_row = alloca [8 x float], align 16

ST_1: stg_17 [1/1] 1.57ns
:1  br label %1


 <State 2>: 3.45ns
ST_2: i [1/1] 0.00ns
:0  %i = phi i4 [ 0, %0 ], [ %tmp_1, %5 ]

ST_2: exitcond3 [1/1] 1.88ns
:1  %exitcond3 = icmp eq i4 %i, -8

ST_2: empty [1/1] 0.00ns
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

ST_2: tmp_1 [1/1] 0.80ns
:3  %tmp_1 = add i4 %i, 1

ST_2: stg_22 [1/1] 1.57ns
:4  br i1 %exitcond3, label %.preheader, label %2

ST_2: stg_23 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str2) nounwind

ST_2: tmp_5 [1/1] 0.00ns
:1  %tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([4 x i8]* @p_str2)

ST_2: tmp [1/1] 0.00ns
:2  %tmp = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %i, i3 0)

ST_2: p_addr_cast [1/1] 0.00ns
:3  %p_addr_cast = zext i7 %tmp to i8

ST_2: stg_27 [1/1] 1.57ns
:4  br label %3


 <State 3>: 4.43ns
ST_3: k [1/1] 0.00ns
:0  %k = phi i4 [ 0, %2 ], [ %k_2, %4 ]

ST_3: exitcond2 [1/1] 1.88ns
:1  %exitcond2 = icmp eq i4 %k, -8

ST_3: empty_3 [1/1] 0.00ns
:2  %empty_3 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

ST_3: k_2 [1/1] 0.80ns
:3  %k_2 = add i4 %k, 1

ST_3: stg_32 [1/1] 0.00ns
:4  br i1 %exitcond2, label %5, label %4

ST_3: tmp_2_trn_cast [1/1] 0.00ns
:2  %tmp_2_trn_cast = zext i4 %k to i8

ST_3: p_addr1 [1/1] 1.72ns
:3  %p_addr1 = add i8 %tmp_2_trn_cast, %p_addr_cast

ST_3: tmp_7 [1/1] 0.00ns
:4  %tmp_7 = zext i8 %p_addr1 to i64

ST_3: A_addr [1/1] 0.00ns
:5  %A_addr = getelementptr [64 x float]* %A, i64 0, i64 %tmp_7

ST_3: A_load [2/2] 2.71ns
:6  %A_load = load float* %A_addr, align 4

ST_3: empty_4 [1/1] 0.00ns
:0  %empty_4 = call i32 (...)* @_ssdm_op_SpecRegionEnd([4 x i8]* @p_str2, i32 %tmp_5)

ST_3: stg_39 [1/1] 0.00ns
:1  br label %1


 <State 4>: 5.10ns
ST_4: stg_40 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind

ST_4: tmp_2 [1/1] 0.00ns
:1  %tmp_2 = zext i4 %k to i64

ST_4: A_load [1/2] 2.71ns
:6  %A_load = load float* %A_addr, align 4

ST_4: A_cached_row_addr [1/1] 0.00ns
:7  %A_cached_row_addr = getelementptr inbounds [8 x float]* %A_cached_row, i64 0, i64 %tmp_2

ST_4: stg_44 [1/1] 2.39ns
:8  store float %A_load, float* %A_cached_row_addr, align 4

ST_4: stg_45 [1/1] 0.00ns
:9  br label %3


 <State 5>: 1.88ns
ST_5: j [1/1] 0.00ns
.preheader:0  %j = phi i4 [ %j_1, %9 ], [ 0, %1 ]

ST_5: exitcond1 [1/1] 1.88ns
.preheader:1  %exitcond1 = icmp eq i4 %j, -8

ST_5: empty_5 [1/1] 0.00ns
.preheader:2  %empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

ST_5: j_1 [1/1] 0.80ns
.preheader:3  %j_1 = add i4 %j, 1

ST_5: stg_50 [1/1] 0.00ns
.preheader:4  br i1 %exitcond1, label %10, label %6

ST_5: stg_51 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str3) nounwind

ST_5: tmp_6 [1/1] 0.00ns
:1  %tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([4 x i8]* @p_str3)

ST_5: tmp_trn_cast [1/1] 0.00ns
:2  %tmp_trn_cast = zext i4 %j to i8

ST_5: stg_54 [1/1] 1.57ns
:3  br label %7

ST_5: stg_55 [1/1] 0.00ns
:0  ret void


 <State 6>: 4.43ns
ST_6: k_1 [1/1] 0.00ns
:0  %k_1 = phi i4 [ 0, %6 ], [ %k_3, %8 ]

ST_6: temp [1/1] 0.00ns
:1  %temp = phi float [ 0.000000e+00, %6 ], [ %temp_1, %8 ]

ST_6: exitcond [1/1] 1.88ns
:2  %exitcond = icmp eq i4 %k_1, -8

ST_6: empty_6 [1/1] 0.00ns
:3  %empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

ST_6: k_3 [1/1] 0.80ns
:4  %k_3 = add i4 %k_1, 1

ST_6: stg_61 [1/1] 0.00ns
:5  br i1 %exitcond, label %9, label %8

ST_6: tmp_3 [1/1] 0.00ns
:1  %tmp_3 = zext i4 %k_1 to i64

ST_6: A_cached_row_addr_1 [1/1] 0.00ns
:2  %A_cached_row_addr_1 = getelementptr inbounds [8 x float]* %A_cached_row, i64 0, i64 %tmp_3

ST_6: A_cached_row_load [2/2] 2.39ns
:3  %A_cached_row_load = load float* %A_cached_row_addr_1, align 4

ST_6: tmp_9 [1/1] 0.00ns
:4  %tmp_9 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %k_1, i3 0)

ST_6: p_addr2_cast [1/1] 0.00ns
:5  %p_addr2_cast = zext i7 %tmp_9 to i8

ST_6: p_addr3 [1/1] 1.72ns
:6  %p_addr3 = add i8 %tmp_trn_cast, %p_addr2_cast

ST_6: tmp_s [1/1] 0.00ns
:7  %tmp_s = zext i8 %p_addr3 to i64

ST_6: B_addr [1/1] 0.00ns
:8  %B_addr = getelementptr [64 x float]* %B, i64 0, i64 %tmp_s

ST_6: B_load [2/2] 2.71ns
:9  %B_load = load float* %B_addr, align 4

ST_6: p_addr4 [1/1] 0.00ns
:0  %p_addr4 = call i32 @_ssdm_op_BitConcatenate.i32.i28.i4(i28 4, i4 %j)

ST_6: tmp_8 [1/1] 0.00ns
:1  %tmp_8 = zext i32 %p_addr4 to i64

ST_6: C_addr [1/1] 0.00ns
:2  %C_addr = getelementptr [64 x float]* %C, i64 0, i64 %tmp_8

ST_6: stg_74 [1/1] 2.71ns
:3  store float %temp, float* %C_addr, align 4

ST_6: empty_7 [1/1] 0.00ns
:4  %empty_7 = call i32 (...)* @_ssdm_op_SpecRegionEnd([4 x i8]* @p_str3, i32 %tmp_6)

ST_6: stg_76 [1/1] 0.00ns
:5  br label %.preheader


 <State 7>: 8.41ns
ST_7: A_cached_row_load [1/2] 2.39ns
:3  %A_cached_row_load = load float* %A_cached_row_addr_1, align 4

ST_7: B_load [1/2] 2.71ns
:9  %B_load = load float* %B_addr, align 4

ST_7: tmp_4 [4/4] 5.70ns
:10  %tmp_4 = fmul float %A_cached_row_load, %B_load


 <State 8>: 5.70ns
ST_8: tmp_4 [3/4] 5.70ns
:10  %tmp_4 = fmul float %A_cached_row_load, %B_load


 <State 9>: 5.70ns
ST_9: tmp_4 [2/4] 5.70ns
:10  %tmp_4 = fmul float %A_cached_row_load, %B_load


 <State 10>: 5.70ns
ST_10: tmp_4 [1/4] 5.70ns
:10  %tmp_4 = fmul float %A_cached_row_load, %B_load


 <State 11>: 7.26ns
ST_11: temp_1 [5/5] 7.26ns
:11  %temp_1 = fadd float %temp, %tmp_4


 <State 12>: 7.26ns
ST_12: temp_1 [4/5] 7.26ns
:11  %temp_1 = fadd float %temp, %tmp_4


 <State 13>: 7.26ns
ST_13: temp_1 [3/5] 7.26ns
:11  %temp_1 = fadd float %temp, %tmp_4


 <State 14>: 7.26ns
ST_14: temp_1 [2/5] 7.26ns
:11  %temp_1 = fadd float %temp, %tmp_4


 <State 15>: 7.26ns
ST_15: stg_87 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str4) nounwind

ST_15: temp_1 [1/5] 7.26ns
:11  %temp_1 = fadd float %temp, %tmp_4

ST_15: stg_89 [1/1] 0.00ns
:12  br label %7



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ A]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; mode=0xdc26fa8450; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ B]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; mode=0xdc26fa7c70; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ C]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; mode=0xdc26fa8720; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
A_cached_row        (alloca           ) [ 0011111111111111]
stg_17              (br               ) [ 0111100000000000]
i                   (phi              ) [ 0010000000000000]
exitcond3           (icmp             ) [ 0011100000000000]
empty               (speclooptripcount) [ 0000000000000000]
tmp_1               (add              ) [ 0111100000000000]
stg_22              (br               ) [ 0011111111111111]
stg_23              (specloopname     ) [ 0000000000000000]
tmp_5               (specregionbegin  ) [ 0001100000000000]
tmp                 (bitconcatenate   ) [ 0000000000000000]
p_addr_cast         (zext             ) [ 0001100000000000]
stg_27              (br               ) [ 0011100000000000]
k                   (phi              ) [ 0001100000000000]
exitcond2           (icmp             ) [ 0011100000000000]
empty_3             (speclooptripcount) [ 0000000000000000]
k_2                 (add              ) [ 0011100000000000]
stg_32              (br               ) [ 0000000000000000]
tmp_2_trn_cast      (zext             ) [ 0000000000000000]
p_addr1             (add              ) [ 0000000000000000]
tmp_7               (zext             ) [ 0000000000000000]
A_addr              (getelementptr    ) [ 0000100000000000]
empty_4             (specregionend    ) [ 0000000000000000]
stg_39              (br               ) [ 0111100000000000]
stg_40              (specloopname     ) [ 0000000000000000]
tmp_2               (zext             ) [ 0000000000000000]
A_load              (load             ) [ 0000000000000000]
A_cached_row_addr   (getelementptr    ) [ 0000000000000000]
stg_44              (store            ) [ 0000000000000000]
stg_45              (br               ) [ 0011100000000000]
j                   (phi              ) [ 0000011111111111]
exitcond1           (icmp             ) [ 0000011111111111]
empty_5             (speclooptripcount) [ 0000000000000000]
j_1                 (add              ) [ 0010011111111111]
stg_50              (br               ) [ 0000000000000000]
stg_51              (specloopname     ) [ 0000000000000000]
tmp_6               (specregionbegin  ) [ 0000001111111111]
tmp_trn_cast        (zext             ) [ 0000001111111111]
stg_54              (br               ) [ 0000011111111111]
stg_55              (ret              ) [ 0000000000000000]
k_1                 (phi              ) [ 0000001000000000]
temp                (phi              ) [ 0000001111111111]
exitcond            (icmp             ) [ 0000011111111111]
empty_6             (speclooptripcount) [ 0000000000000000]
k_3                 (add              ) [ 0000011111111111]
stg_61              (br               ) [ 0000000000000000]
tmp_3               (zext             ) [ 0000000000000000]
A_cached_row_addr_1 (getelementptr    ) [ 0000000100000000]
tmp_9               (bitconcatenate   ) [ 0000000000000000]
p_addr2_cast        (zext             ) [ 0000000000000000]
p_addr3             (add              ) [ 0000000000000000]
tmp_s               (zext             ) [ 0000000000000000]
B_addr              (getelementptr    ) [ 0000000100000000]
p_addr4             (bitconcatenate   ) [ 0000000000000000]
tmp_8               (zext             ) [ 0000000000000000]
C_addr              (getelementptr    ) [ 0000000000000000]
stg_74              (store            ) [ 0000000000000000]
empty_7             (specregionend    ) [ 0000000000000000]
stg_76              (br               ) [ 0010011111111111]
A_cached_row_load   (load             ) [ 0000000011100000]
B_load              (load             ) [ 0000000011100000]
tmp_4               (fmul             ) [ 0000000000011111]
stg_87              (specloopname     ) [ 0000000000000000]
temp_1              (fadd             ) [ 0000011111111111]
stg_89              (br               ) [ 0000011111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="A">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="B">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="C">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i4.i3"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i28.i4"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="44" class="1004" name="A_cached_row_alloca_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="1" slack="0"/>
<pin id="46" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="A_cached_row/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="A_addr_gep_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="32" slack="0"/>
<pin id="50" dir="0" index="1" bw="1" slack="0"/>
<pin id="51" dir="0" index="2" bw="8" slack="0"/>
<pin id="52" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr/3 "/>
</bind>
</comp>

<comp id="55" class="1004" name="grp_access_fu_55">
<pin_list>
<pin id="56" dir="0" index="0" bw="6" slack="0"/>
<pin id="57" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="58" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="A_load/3 "/>
</bind>
</comp>

<comp id="60" class="1004" name="A_cached_row_addr_gep_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="62" dir="0" index="1" bw="1" slack="0"/>
<pin id="63" dir="0" index="2" bw="4" slack="0"/>
<pin id="64" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_cached_row_addr/4 "/>
</bind>
</comp>

<comp id="66" class="1004" name="grp_access_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="3" slack="0"/>
<pin id="68" dir="0" index="1" bw="32" slack="0"/>
<pin id="69" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="stg_44/4 A_cached_row_load/6 "/>
</bind>
</comp>

<comp id="72" class="1004" name="A_cached_row_addr_1_gep_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="74" dir="0" index="1" bw="1" slack="0"/>
<pin id="75" dir="0" index="2" bw="4" slack="0"/>
<pin id="76" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_cached_row_addr_1/6 "/>
</bind>
</comp>

<comp id="79" class="1004" name="B_addr_gep_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="32" slack="0"/>
<pin id="81" dir="0" index="1" bw="1" slack="0"/>
<pin id="82" dir="0" index="2" bw="8" slack="0"/>
<pin id="83" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_addr/6 "/>
</bind>
</comp>

<comp id="86" class="1004" name="grp_access_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="6" slack="0"/>
<pin id="88" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="89" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="B_load/6 "/>
</bind>
</comp>

<comp id="91" class="1004" name="C_addr_gep_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="32" slack="0"/>
<pin id="93" dir="0" index="1" bw="1" slack="0"/>
<pin id="94" dir="0" index="2" bw="32" slack="0"/>
<pin id="95" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_addr/6 "/>
</bind>
</comp>

<comp id="98" class="1004" name="stg_74_access_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="6" slack="0"/>
<pin id="100" dir="0" index="1" bw="32" slack="0"/>
<pin id="101" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_74/6 "/>
</bind>
</comp>

<comp id="103" class="1005" name="i_reg_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="4" slack="1"/>
<pin id="105" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="107" class="1004" name="i_phi_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="1" slack="1"/>
<pin id="109" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="110" dir="0" index="2" bw="4" slack="0"/>
<pin id="111" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="112" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="114" class="1005" name="k_reg_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="4" slack="1"/>
<pin id="116" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="k (phireg) "/>
</bind>
</comp>

<comp id="118" class="1004" name="k_phi_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="1"/>
<pin id="120" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="121" dir="0" index="2" bw="4" slack="0"/>
<pin id="122" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="123" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k/3 "/>
</bind>
</comp>

<comp id="126" class="1005" name="j_reg_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="4" slack="1"/>
<pin id="128" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="130" class="1004" name="j_phi_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="4" slack="0"/>
<pin id="132" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="133" dir="0" index="2" bw="1" slack="1"/>
<pin id="134" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="135" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/5 "/>
</bind>
</comp>

<comp id="138" class="1005" name="k_1_reg_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="4" slack="1"/>
<pin id="140" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="k_1 (phireg) "/>
</bind>
</comp>

<comp id="142" class="1004" name="k_1_phi_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="1"/>
<pin id="144" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="145" dir="0" index="2" bw="4" slack="0"/>
<pin id="146" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="147" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k_1/6 "/>
</bind>
</comp>

<comp id="149" class="1005" name="temp_reg_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="32" slack="1"/>
<pin id="151" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="temp (phireg) "/>
</bind>
</comp>

<comp id="153" class="1004" name="temp_phi_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="32" slack="1"/>
<pin id="155" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="156" dir="0" index="2" bw="32" slack="1"/>
<pin id="157" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="158" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="temp/6 "/>
</bind>
</comp>

<comp id="163" class="1004" name="grp_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="32" slack="5"/>
<pin id="165" dir="0" index="1" bw="32" slack="1"/>
<pin id="166" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="temp_1/11 "/>
</bind>
</comp>

<comp id="168" class="1004" name="grp_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="32" slack="0"/>
<pin id="170" dir="0" index="1" bw="32" slack="0"/>
<pin id="171" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_4/7 "/>
</bind>
</comp>

<comp id="174" class="1004" name="exitcond3_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="4" slack="0"/>
<pin id="176" dir="0" index="1" bw="4" slack="0"/>
<pin id="177" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond3/2 "/>
</bind>
</comp>

<comp id="180" class="1004" name="tmp_1_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="4" slack="0"/>
<pin id="182" dir="0" index="1" bw="1" slack="0"/>
<pin id="183" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="186" class="1004" name="tmp_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="7" slack="0"/>
<pin id="188" dir="0" index="1" bw="4" slack="0"/>
<pin id="189" dir="0" index="2" bw="1" slack="0"/>
<pin id="190" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="194" class="1004" name="p_addr_cast_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="7" slack="0"/>
<pin id="196" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_addr_cast/2 "/>
</bind>
</comp>

<comp id="198" class="1004" name="exitcond2_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="4" slack="0"/>
<pin id="200" dir="0" index="1" bw="4" slack="0"/>
<pin id="201" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/3 "/>
</bind>
</comp>

<comp id="204" class="1004" name="k_2_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="4" slack="0"/>
<pin id="206" dir="0" index="1" bw="1" slack="0"/>
<pin id="207" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_2/3 "/>
</bind>
</comp>

<comp id="210" class="1004" name="tmp_2_trn_cast_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="4" slack="0"/>
<pin id="212" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_2_trn_cast/3 "/>
</bind>
</comp>

<comp id="214" class="1004" name="p_addr1_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="4" slack="0"/>
<pin id="216" dir="0" index="1" bw="7" slack="1"/>
<pin id="217" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_addr1/3 "/>
</bind>
</comp>

<comp id="219" class="1004" name="tmp_7_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="8" slack="0"/>
<pin id="221" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_7/3 "/>
</bind>
</comp>

<comp id="224" class="1004" name="tmp_2_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="4" slack="1"/>
<pin id="226" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_2/4 "/>
</bind>
</comp>

<comp id="229" class="1004" name="exitcond1_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="4" slack="0"/>
<pin id="231" dir="0" index="1" bw="4" slack="0"/>
<pin id="232" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/5 "/>
</bind>
</comp>

<comp id="235" class="1004" name="j_1_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="4" slack="0"/>
<pin id="237" dir="0" index="1" bw="1" slack="0"/>
<pin id="238" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_1/5 "/>
</bind>
</comp>

<comp id="241" class="1004" name="tmp_trn_cast_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="4" slack="0"/>
<pin id="243" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_trn_cast/5 "/>
</bind>
</comp>

<comp id="245" class="1004" name="exitcond_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="4" slack="0"/>
<pin id="247" dir="0" index="1" bw="4" slack="0"/>
<pin id="248" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/6 "/>
</bind>
</comp>

<comp id="251" class="1004" name="k_3_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="4" slack="0"/>
<pin id="253" dir="0" index="1" bw="1" slack="0"/>
<pin id="254" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_3/6 "/>
</bind>
</comp>

<comp id="257" class="1004" name="tmp_3_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="4" slack="0"/>
<pin id="259" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_3/6 "/>
</bind>
</comp>

<comp id="262" class="1004" name="tmp_9_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="7" slack="0"/>
<pin id="264" dir="0" index="1" bw="4" slack="0"/>
<pin id="265" dir="0" index="2" bw="1" slack="0"/>
<pin id="266" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_9/6 "/>
</bind>
</comp>

<comp id="270" class="1004" name="p_addr2_cast_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="7" slack="0"/>
<pin id="272" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_addr2_cast/6 "/>
</bind>
</comp>

<comp id="274" class="1004" name="p_addr3_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="4" slack="1"/>
<pin id="276" dir="0" index="1" bw="7" slack="0"/>
<pin id="277" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_addr3/6 "/>
</bind>
</comp>

<comp id="279" class="1004" name="tmp_s_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="8" slack="0"/>
<pin id="281" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_s/6 "/>
</bind>
</comp>

<comp id="284" class="1004" name="p_addr4_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="32" slack="0"/>
<pin id="286" dir="0" index="1" bw="4" slack="0"/>
<pin id="287" dir="0" index="2" bw="4" slack="1"/>
<pin id="288" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_addr4/6 "/>
</bind>
</comp>

<comp id="292" class="1004" name="tmp_8_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="32" slack="0"/>
<pin id="294" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_8/6 "/>
</bind>
</comp>

<comp id="300" class="1005" name="tmp_1_reg_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="4" slack="0"/>
<pin id="302" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="305" class="1005" name="p_addr_cast_reg_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="8" slack="1"/>
<pin id="307" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_addr_cast "/>
</bind>
</comp>

<comp id="313" class="1005" name="k_2_reg_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="4" slack="0"/>
<pin id="315" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="k_2 "/>
</bind>
</comp>

<comp id="318" class="1005" name="A_addr_reg_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="6" slack="1"/>
<pin id="320" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="A_addr "/>
</bind>
</comp>

<comp id="326" class="1005" name="j_1_reg_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="4" slack="0"/>
<pin id="328" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

<comp id="331" class="1005" name="tmp_trn_cast_reg_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="8" slack="1"/>
<pin id="333" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_trn_cast "/>
</bind>
</comp>

<comp id="339" class="1005" name="k_3_reg_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="4" slack="0"/>
<pin id="341" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="k_3 "/>
</bind>
</comp>

<comp id="344" class="1005" name="A_cached_row_addr_1_reg_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="3" slack="1"/>
<pin id="346" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="A_cached_row_addr_1 "/>
</bind>
</comp>

<comp id="349" class="1005" name="B_addr_reg_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="6" slack="1"/>
<pin id="351" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="B_addr "/>
</bind>
</comp>

<comp id="354" class="1005" name="A_cached_row_load_reg_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="32" slack="1"/>
<pin id="356" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="A_cached_row_load "/>
</bind>
</comp>

<comp id="359" class="1005" name="B_load_reg_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="32" slack="1"/>
<pin id="361" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="B_load "/>
</bind>
</comp>

<comp id="364" class="1005" name="tmp_4_reg_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="32" slack="1"/>
<pin id="366" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="369" class="1005" name="temp_1_reg_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="32" slack="1"/>
<pin id="371" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="temp_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="47"><net_src comp="6" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="53"><net_src comp="0" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="54"><net_src comp="28" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="59"><net_src comp="48" pin="3"/><net_sink comp="55" pin=0"/></net>

<net id="65"><net_src comp="28" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="70"><net_src comp="55" pin="2"/><net_sink comp="66" pin=1"/></net>

<net id="71"><net_src comp="60" pin="3"/><net_sink comp="66" pin=0"/></net>

<net id="77"><net_src comp="28" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="78"><net_src comp="72" pin="3"/><net_sink comp="66" pin=0"/></net>

<net id="84"><net_src comp="2" pin="0"/><net_sink comp="79" pin=0"/></net>

<net id="85"><net_src comp="28" pin="0"/><net_sink comp="79" pin=1"/></net>

<net id="90"><net_src comp="79" pin="3"/><net_sink comp="86" pin=0"/></net>

<net id="96"><net_src comp="4" pin="0"/><net_sink comp="91" pin=0"/></net>

<net id="97"><net_src comp="28" pin="0"/><net_sink comp="91" pin=1"/></net>

<net id="102"><net_src comp="91" pin="3"/><net_sink comp="98" pin=0"/></net>

<net id="106"><net_src comp="8" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="113"><net_src comp="103" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="117"><net_src comp="8" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="124"><net_src comp="114" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="118" pin="4"/><net_sink comp="114" pin=0"/></net>

<net id="129"><net_src comp="8" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="136"><net_src comp="126" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="137"><net_src comp="130" pin="4"/><net_sink comp="126" pin=0"/></net>

<net id="141"><net_src comp="8" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="148"><net_src comp="138" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="152"><net_src comp="36" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="159"><net_src comp="149" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="160"><net_src comp="153" pin="4"/><net_sink comp="98" pin=1"/></net>

<net id="161"><net_src comp="153" pin="4"/><net_sink comp="149" pin=0"/></net>

<net id="167"><net_src comp="149" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="172"><net_src comp="66" pin="2"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="86" pin="2"/><net_sink comp="168" pin=1"/></net>

<net id="178"><net_src comp="107" pin="4"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="10" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="184"><net_src comp="107" pin="4"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="16" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="191"><net_src comp="24" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="192"><net_src comp="107" pin="4"/><net_sink comp="186" pin=1"/></net>

<net id="193"><net_src comp="26" pin="0"/><net_sink comp="186" pin=2"/></net>

<net id="197"><net_src comp="186" pin="3"/><net_sink comp="194" pin=0"/></net>

<net id="202"><net_src comp="118" pin="4"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="10" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="208"><net_src comp="118" pin="4"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="16" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="213"><net_src comp="118" pin="4"/><net_sink comp="210" pin=0"/></net>

<net id="218"><net_src comp="210" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="222"><net_src comp="214" pin="2"/><net_sink comp="219" pin=0"/></net>

<net id="223"><net_src comp="219" pin="1"/><net_sink comp="48" pin=2"/></net>

<net id="227"><net_src comp="114" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="228"><net_src comp="224" pin="1"/><net_sink comp="60" pin=2"/></net>

<net id="233"><net_src comp="130" pin="4"/><net_sink comp="229" pin=0"/></net>

<net id="234"><net_src comp="10" pin="0"/><net_sink comp="229" pin=1"/></net>

<net id="239"><net_src comp="130" pin="4"/><net_sink comp="235" pin=0"/></net>

<net id="240"><net_src comp="16" pin="0"/><net_sink comp="235" pin=1"/></net>

<net id="244"><net_src comp="130" pin="4"/><net_sink comp="241" pin=0"/></net>

<net id="249"><net_src comp="142" pin="4"/><net_sink comp="245" pin=0"/></net>

<net id="250"><net_src comp="10" pin="0"/><net_sink comp="245" pin=1"/></net>

<net id="255"><net_src comp="142" pin="4"/><net_sink comp="251" pin=0"/></net>

<net id="256"><net_src comp="16" pin="0"/><net_sink comp="251" pin=1"/></net>

<net id="260"><net_src comp="142" pin="4"/><net_sink comp="257" pin=0"/></net>

<net id="261"><net_src comp="257" pin="1"/><net_sink comp="72" pin=2"/></net>

<net id="267"><net_src comp="24" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="268"><net_src comp="142" pin="4"/><net_sink comp="262" pin=1"/></net>

<net id="269"><net_src comp="26" pin="0"/><net_sink comp="262" pin=2"/></net>

<net id="273"><net_src comp="262" pin="3"/><net_sink comp="270" pin=0"/></net>

<net id="278"><net_src comp="270" pin="1"/><net_sink comp="274" pin=1"/></net>

<net id="282"><net_src comp="274" pin="2"/><net_sink comp="279" pin=0"/></net>

<net id="283"><net_src comp="279" pin="1"/><net_sink comp="79" pin=2"/></net>

<net id="289"><net_src comp="38" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="290"><net_src comp="40" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="291"><net_src comp="126" pin="1"/><net_sink comp="284" pin=2"/></net>

<net id="295"><net_src comp="284" pin="3"/><net_sink comp="292" pin=0"/></net>

<net id="296"><net_src comp="292" pin="1"/><net_sink comp="91" pin=2"/></net>

<net id="303"><net_src comp="180" pin="2"/><net_sink comp="300" pin=0"/></net>

<net id="304"><net_src comp="300" pin="1"/><net_sink comp="107" pin=2"/></net>

<net id="308"><net_src comp="194" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="309"><net_src comp="305" pin="1"/><net_sink comp="214" pin=1"/></net>

<net id="316"><net_src comp="204" pin="2"/><net_sink comp="313" pin=0"/></net>

<net id="317"><net_src comp="313" pin="1"/><net_sink comp="118" pin=2"/></net>

<net id="321"><net_src comp="48" pin="3"/><net_sink comp="318" pin=0"/></net>

<net id="322"><net_src comp="318" pin="1"/><net_sink comp="55" pin=0"/></net>

<net id="329"><net_src comp="235" pin="2"/><net_sink comp="326" pin=0"/></net>

<net id="330"><net_src comp="326" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="334"><net_src comp="241" pin="1"/><net_sink comp="331" pin=0"/></net>

<net id="335"><net_src comp="331" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="342"><net_src comp="251" pin="2"/><net_sink comp="339" pin=0"/></net>

<net id="343"><net_src comp="339" pin="1"/><net_sink comp="142" pin=2"/></net>

<net id="347"><net_src comp="72" pin="3"/><net_sink comp="344" pin=0"/></net>

<net id="348"><net_src comp="344" pin="1"/><net_sink comp="66" pin=0"/></net>

<net id="352"><net_src comp="79" pin="3"/><net_sink comp="349" pin=0"/></net>

<net id="353"><net_src comp="349" pin="1"/><net_sink comp="86" pin=0"/></net>

<net id="357"><net_src comp="66" pin="2"/><net_sink comp="354" pin=0"/></net>

<net id="358"><net_src comp="354" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="362"><net_src comp="86" pin="2"/><net_sink comp="359" pin=0"/></net>

<net id="363"><net_src comp="359" pin="1"/><net_sink comp="168" pin=1"/></net>

<net id="367"><net_src comp="168" pin="2"/><net_sink comp="364" pin=0"/></net>

<net id="368"><net_src comp="364" pin="1"/><net_sink comp="163" pin=1"/></net>

<net id="372"><net_src comp="163" pin="2"/><net_sink comp="369" pin=0"/></net>

<net id="373"><net_src comp="369" pin="1"/><net_sink comp="153" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: B | {}
  - Chain level:
	State 1
	State 2
		exitcond3 : 1
		tmp_1 : 1
		stg_22 : 2
		tmp : 1
		p_addr_cast : 2
	State 3
		exitcond2 : 1
		k_2 : 1
		stg_32 : 2
		tmp_2_trn_cast : 1
		p_addr1 : 2
		tmp_7 : 3
		A_addr : 4
		A_load : 5
	State 4
		A_cached_row_addr : 1
		stg_44 : 2
	State 5
		exitcond1 : 1
		j_1 : 1
		stg_50 : 2
		tmp_trn_cast : 1
	State 6
		exitcond : 1
		k_3 : 1
		stg_61 : 2
		tmp_3 : 1
		A_cached_row_addr_1 : 2
		A_cached_row_load : 3
		tmp_9 : 1
		p_addr2_cast : 2
		p_addr3 : 3
		tmp_s : 4
		B_addr : 5
		B_load : 6
		tmp_8 : 1
		C_addr : 2
		stg_74 : 3
	State 7
		tmp_4 : 1
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|---------|
| Operation|    Functional Unit    |  DSP48E |    FF   |   LUT   |
|----------|-----------------------|---------|---------|---------|
|   fadd   |       grp_fu_163      |    2    |   205   |   390   |
|----------|-----------------------|---------|---------|---------|
|   fmul   |       grp_fu_168      |    3    |   143   |   321   |
|----------|-----------------------|---------|---------|---------|
|          |      tmp_1_fu_180     |    0    |    0    |    4    |
|          |       k_2_fu_204      |    0    |    0    |    4    |
|    add   |     p_addr1_fu_214    |    0    |    0    |    7    |
|          |       j_1_fu_235      |    0    |    0    |    4    |
|          |       k_3_fu_251      |    0    |    0    |    4    |
|          |     p_addr3_fu_274    |    0    |    0    |    7    |
|----------|-----------------------|---------|---------|---------|
|          |    exitcond3_fu_174   |    0    |    0    |    2    |
|   icmp   |    exitcond2_fu_198   |    0    |    0    |    2    |
|          |    exitcond1_fu_229   |    0    |    0    |    2    |
|          |    exitcond_fu_245    |    0    |    0    |    2    |
|----------|-----------------------|---------|---------|---------|
|          |       tmp_fu_186      |    0    |    0    |    0    |
|bitconcatenate|      tmp_9_fu_262     |    0    |    0    |    0    |
|          |     p_addr4_fu_284    |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |   p_addr_cast_fu_194  |    0    |    0    |    0    |
|          | tmp_2_trn_cast_fu_210 |    0    |    0    |    0    |
|          |      tmp_7_fu_219     |    0    |    0    |    0    |
|          |      tmp_2_fu_224     |    0    |    0    |    0    |
|   zext   |  tmp_trn_cast_fu_241  |    0    |    0    |    0    |
|          |      tmp_3_fu_257     |    0    |    0    |    0    |
|          |  p_addr2_cast_fu_270  |    0    |    0    |    0    |
|          |      tmp_s_fu_279     |    0    |    0    |    0    |
|          |      tmp_8_fu_292     |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   Total  |                       |    5    |   348   |   749   |
|----------|-----------------------|---------|---------|---------|

Memories:
+------------+--------+--------+--------+
|            |  BRAM  |   FF   |   LUT  |
+------------+--------+--------+--------+
|A_cached_row|    0   |   64   |    4   |
+------------+--------+--------+--------+
|    Total   |    0   |   64   |    4   |
+------------+--------+--------+--------+

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|       A_addr_reg_318      |    6   |
|A_cached_row_addr_1_reg_344|    3   |
| A_cached_row_load_reg_354 |   32   |
|       B_addr_reg_349      |    6   |
|       B_load_reg_359      |   32   |
|         i_reg_103         |    4   |
|        j_1_reg_326        |    4   |
|         j_reg_126         |    4   |
|        k_1_reg_138        |    4   |
|        k_2_reg_313        |    4   |
|        k_3_reg_339        |    4   |
|         k_reg_114         |    4   |
|    p_addr_cast_reg_305    |    8   |
|       temp_1_reg_369      |   32   |
|        temp_reg_149       |   32   |
|       tmp_1_reg_300       |    4   |
|       tmp_4_reg_364       |   32   |
|    tmp_trn_cast_reg_331   |    8   |
+---------------------------+--------+
|           Total           |   223  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_55 |  p0  |   2  |   6  |   12   ||    6    |
| grp_access_fu_66 |  p0  |   3  |   3  |    9   ||    3    |
| grp_access_fu_86 |  p0  |   2  |   6  |   12   ||    6    |
|     k_reg_114    |  p0  |   2  |   4  |    8   ||    4    |
|     j_reg_126    |  p0  |   2  |   4  |    8   ||    4    |
|   temp_reg_149   |  p0  |   2  |  32  |   64   ||    32   |
|    grp_fu_168    |  p0  |   2  |  32  |   64   ||    32   |
|    grp_fu_168    |  p1  |   2  |  32  |   64   ||    32   |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   241  ||  12.568 ||   119   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    5   |    -   |   348  |   749  |
|   Memory  |    0   |    -   |    -   |   64   |    4   |
|Multiplexer|    -   |    -   |   12   |    -   |   119  |
|  Register |    -   |    -   |    -   |   223  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    0   |    5   |   12   |   635  |   872  |
+-----------+--------+--------+--------+--------+--------+
