<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p343" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_343{left:782px;bottom:68px;letter-spacing:0.09px;word-spacing:-0.09px;}
#t2_343{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_343{left:644px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_343{left:70px;bottom:169px;letter-spacing:-0.16px;word-spacing:-0.96px;}
#t5_343{left:70px;bottom:153px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#t6_343{left:190px;bottom:998px;}
#t7_343{left:540px;bottom:998px;letter-spacing:-0.15px;}
#t8_343{left:540px;bottom:976px;letter-spacing:-0.11px;}
#t9_343{left:540px;bottom:959px;letter-spacing:-0.11px;}
#ta_343{left:190px;bottom:935px;}
#tb_343{left:540px;bottom:935px;letter-spacing:-0.14px;}
#tc_343{left:540px;bottom:914px;letter-spacing:-0.11px;}
#td_343{left:540px;bottom:897px;letter-spacing:-0.11px;}
#te_343{left:540px;bottom:880px;letter-spacing:-0.11px;}
#tf_343{left:540px;bottom:863px;letter-spacing:-0.11px;}
#tg_343{left:190px;bottom:839px;}
#th_343{left:540px;bottom:839px;letter-spacing:-0.12px;}
#ti_343{left:190px;bottom:814px;}
#tj_343{left:540px;bottom:814px;letter-spacing:-0.14px;}
#tk_343{left:540px;bottom:793px;letter-spacing:-0.11px;}
#tl_343{left:540px;bottom:776px;letter-spacing:-0.12px;}
#tm_343{left:190px;bottom:752px;letter-spacing:-0.14px;}
#tn_343{left:540px;bottom:752px;letter-spacing:-0.12px;}
#to_343{left:83px;bottom:727px;letter-spacing:-0.16px;}
#tp_343{left:139px;bottom:727px;letter-spacing:-0.16px;}
#tq_343{left:190px;bottom:727px;letter-spacing:-0.15px;}
#tr_343{left:447px;bottom:727px;letter-spacing:-0.13px;}
#ts_343{left:540px;bottom:727px;letter-spacing:-0.11px;}
#tt_343{left:540px;bottom:706px;letter-spacing:-0.11px;}
#tu_343{left:82px;bottom:681px;letter-spacing:-0.17px;}
#tv_343{left:139px;bottom:681px;letter-spacing:-0.17px;}
#tw_343{left:190px;bottom:681px;letter-spacing:-0.15px;}
#tx_343{left:447px;bottom:681px;letter-spacing:-0.14px;}
#ty_343{left:540px;bottom:681px;letter-spacing:-0.11px;}
#tz_343{left:190px;bottom:657px;}
#t10_343{left:540px;bottom:657px;letter-spacing:-0.14px;}
#t11_343{left:540px;bottom:635px;letter-spacing:-0.12px;}
#t12_343{left:540px;bottom:619px;letter-spacing:-0.11px;}
#t13_343{left:540px;bottom:602px;letter-spacing:-0.11px;}
#t14_343{left:540px;bottom:585px;letter-spacing:-0.12px;}
#t15_343{left:190px;bottom:561px;letter-spacing:-0.14px;}
#t16_343{left:540px;bottom:561px;letter-spacing:-0.14px;}
#t17_343{left:82px;bottom:536px;letter-spacing:-0.17px;}
#t18_343{left:139px;bottom:536px;letter-spacing:-0.16px;}
#t19_343{left:190px;bottom:536px;letter-spacing:-0.14px;}
#t1a_343{left:447px;bottom:536px;letter-spacing:-0.14px;}
#t1b_343{left:540px;bottom:536px;letter-spacing:-0.12px;}
#t1c_343{left:540px;bottom:515px;letter-spacing:-0.11px;}
#t1d_343{left:82px;bottom:490px;letter-spacing:-0.19px;}
#t1e_343{left:97px;bottom:474px;}
#t1f_343{left:82px;bottom:457px;letter-spacing:-0.19px;}
#t1g_343{left:139px;bottom:490px;letter-spacing:-0.15px;}
#t1h_343{left:153px;bottom:474px;}
#t1i_343{left:139px;bottom:457px;letter-spacing:-0.15px;}
#t1j_343{left:190px;bottom:490px;letter-spacing:-0.14px;}
#t1k_343{left:447px;bottom:490px;letter-spacing:-0.13px;}
#t1l_343{left:540px;bottom:490px;letter-spacing:-0.14px;}
#t1m_343{left:540px;bottom:469px;letter-spacing:-0.12px;word-spacing:-0.41px;}
#t1n_343{left:824px;bottom:467px;}
#t1o_343{left:837px;bottom:469px;letter-spacing:-0.07px;}
#t1p_343{left:540px;bottom:448px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t1q_343{left:540px;bottom:431px;letter-spacing:-0.12px;}
#t1r_343{left:540px;bottom:414px;letter-spacing:-0.11px;word-spacing:-0.38px;}
#t1s_343{left:540px;bottom:397px;letter-spacing:-0.11px;}
#t1t_343{left:190px;bottom:373px;letter-spacing:-0.14px;}
#t1u_343{left:540px;bottom:373px;letter-spacing:-0.16px;}
#t1v_343{left:540px;bottom:351px;letter-spacing:-0.11px;word-spacing:-0.48px;}
#t1w_343{left:540px;bottom:334px;letter-spacing:-0.11px;}
#t1x_343{left:540px;bottom:318px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t1y_343{left:540px;bottom:301px;letter-spacing:-0.11px;word-spacing:-0.73px;}
#t1z_343{left:540px;bottom:284px;letter-spacing:-0.1px;}
#t20_343{left:540px;bottom:263px;letter-spacing:-0.11px;}
#t21_343{left:540px;bottom:246px;letter-spacing:-0.11px;}
#t22_343{left:540px;bottom:229px;letter-spacing:-0.13px;}
#t23_343{left:190px;bottom:205px;letter-spacing:-0.14px;}
#t24_343{left:540px;bottom:205px;letter-spacing:-0.14px;}
#t25_343{left:159px;bottom:1086px;letter-spacing:0.12px;word-spacing:0.02px;}
#t26_343{left:245px;bottom:1086px;letter-spacing:0.14px;word-spacing:-0.03px;}
#t27_343{left:101px;bottom:1063px;letter-spacing:-0.12px;}
#t28_343{left:102px;bottom:1046px;letter-spacing:-0.14px;}
#t29_343{left:232px;bottom:1046px;letter-spacing:-0.13px;word-spacing:0.04px;}
#t2a_343{left:469px;bottom:1046px;letter-spacing:-0.15px;}
#t2b_343{left:648px;bottom:1046px;letter-spacing:-0.13px;word-spacing:-0.03px;}
#t2c_343{left:88px;bottom:1022px;letter-spacing:-0.17px;}
#t2d_343{left:144px;bottom:1022px;letter-spacing:-0.16px;}

.s1_343{font-size:12px;font-family:NeoSansIntel_1aa2;color:#000;}
.s2_343{font-size:14px;font-family:NeoSansIntel_1aa2;color:#0860A8;}
.s3_343{font-size:14px;font-family:Verdana_156;color:#000;}
.s4_343{font-size:14px;font-family:NeoSansIntel_1aa2;color:#000;}
.s5_343{font-size:18px;font-family:Symbol_15c;color:#000;}
.s6_343{font-size:15px;font-family:NeoSansIntelMedium_1aa1;color:#0860A8;}
.s7_343{font-size:14px;font-family:NeoSansIntelMedium_1aa1;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts343" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1aa1;
	src: url("fonts/NeoSansIntelMedium_1aa1.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1aa2;
	src: url("fonts/NeoSansIntel_1aa2.woff") format("woff");
}

@font-face {
	font-family: Symbol_15c;
	src: url("fonts/Symbol_15c.woff") format("woff");
}

@font-face {
	font-family: Verdana_156;
	src: url("fonts/Verdana_156.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg343Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg343" style="-webkit-user-select: none;"><object width="935" height="1210" data="343/343.svg" type="image/svg+xml" id="pdf343" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_343" class="t s1_343">Vol. 4 </span><span id="t2_343" class="t s1_343">2-327 </span>
<span id="t3_343" class="t s2_343">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_343" class="t s3_343">The MSRs listed in Table 2-48 are unique to the 12th and 13th generation Intel Core processor E-core. These MSRs </span>
<span id="t5_343" class="t s3_343">are not supported on the processor P-core. </span>
<span id="t6_343" class="t s4_343">2 </span><span id="t7_343" class="t s4_343">DCU_HARDWARE_PREFETCHER_DISABLE </span>
<span id="t8_343" class="t s4_343">If 1, disables the L1 data cache prefetcher, which </span>
<span id="t9_343" class="t s4_343">fetches the next cache line into L1 data cache. </span>
<span id="ta_343" class="t s4_343">3 </span><span id="tb_343" class="t s4_343">DCU_IP_PREFETCHER_DISABLE </span>
<span id="tc_343" class="t s4_343">If 1, disables the L1 data cache IP prefetcher, which </span>
<span id="td_343" class="t s4_343">uses sequential load history (based on instruction </span>
<span id="te_343" class="t s4_343">pointer of previous loads) to determine whether to </span>
<span id="tf_343" class="t s4_343">prefetch additional lines. </span>
<span id="tg_343" class="t s4_343">4 </span><span id="th_343" class="t s4_343">Reserved. </span>
<span id="ti_343" class="t s4_343">5 </span><span id="tj_343" class="t s4_343">AMP_PREFETCH_DISABLE </span>
<span id="tk_343" class="t s4_343">If 1, disables the L2 Adaptive Multipath Probability </span>
<span id="tl_343" class="t s4_343">(AMP) prefetcher. </span>
<span id="tm_343" class="t s4_343">63:6 </span><span id="tn_343" class="t s4_343">Reserved. </span>
<span id="to_343" class="t s4_343">3F7H </span><span id="tp_343" class="t s4_343">1015 </span><span id="tq_343" class="t s4_343">MSR_PEBS_FRONTEND </span><span id="tr_343" class="t s4_343">Thread </span><span id="ts_343" class="t s4_343">FrontEnd Precise Event Condition Select (R/W) </span>
<span id="tt_343" class="t s4_343">See Table 2-39. </span>
<span id="tu_343" class="t s4_343">540H </span><span id="tv_343" class="t s4_343">1344 </span><span id="tw_343" class="t s4_343">MSR_THREAD_UARCH_CTL </span><span id="tx_343" class="t s4_343">Thread </span><span id="ty_343" class="t s4_343">Thread Microarchitectural Control (R/W) </span>
<span id="tz_343" class="t s4_343">0 </span><span id="t10_343" class="t s4_343">WB_MEM_STRM_LD_DISABLE </span>
<span id="t11_343" class="t s4_343">Disable streaming behavior for MOVNTDQA loads to </span>
<span id="t12_343" class="t s4_343">WB memory type. If set, these accesses will be </span>
<span id="t13_343" class="t s4_343">treated like regular cacheable loads (Data will be </span>
<span id="t14_343" class="t s4_343">cached). </span>
<span id="t15_343" class="t s4_343">63:1 </span><span id="t16_343" class="t s4_343">Reserved </span>
<span id="t17_343" class="t s4_343">541H </span><span id="t18_343" class="t s4_343">1345 </span><span id="t19_343" class="t s4_343">MSR_CORE_UARCH_CTL </span><span id="t1a_343" class="t s4_343">Core </span><span id="t1b_343" class="t s4_343">Core Microarchitecture Control MSR (R/W) </span>
<span id="t1c_343" class="t s4_343">See Table 2-44. </span>
<span id="t1d_343" class="t s4_343">D10H </span>
<span id="t1e_343" class="t s4_343">- </span>
<span id="t1f_343" class="t s4_343">D17H </span>
<span id="t1g_343" class="t s4_343">3220 </span>
<span id="t1h_343" class="t s4_343">- </span>
<span id="t1i_343" class="t s4_343">3351 </span>
<span id="t1j_343" class="t s4_343">IA32_L2_QOS_MASK_[0-7] </span><span id="t1k_343" class="t s4_343">Core </span><span id="t1l_343" class="t s4_343">IA32_CR_L2_QOS_MASK_[0-7] </span>
<span id="t1m_343" class="t s4_343">If CPUID.(EAX=10H, ECX=1):EDX.COS_MAX[15:0] </span><span id="t1n_343" class="t s5_343">≥ </span><span id="t1o_343" class="t s4_343">0. </span>
<span id="t1p_343" class="t s4_343">Controls MLC (L2) Intel RDT allocation. For more </span>
<span id="t1q_343" class="t s4_343">details on CAT/RDT, see Chapter 18, “Debug, Branch </span>
<span id="t1r_343" class="t s4_343">Profile, TSC, and Intel® Resource Director Technology </span>
<span id="t1s_343" class="t s4_343">(Intel® RDT) Features.” </span>
<span id="t1t_343" class="t s4_343">19:0 </span><span id="t1u_343" class="t s4_343">WAYS_MASK </span>
<span id="t1v_343" class="t s4_343">Setting a 1 in this bit X allows threads with CLOS &lt;n&gt; </span>
<span id="t1w_343" class="t s4_343">(where N is [0-7]) to allocate to way X in the MLC. </span>
<span id="t1x_343" class="t s4_343">Ones are only allowed to be written to ways that </span>
<span id="t1y_343" class="t s4_343">physically exist in the MLC (CPUID.4.2:EBX[31:22] will </span>
<span id="t1z_343" class="t s4_343">indicate this). </span>
<span id="t20_343" class="t s4_343">Writing a 1 to a value beyond the highest way or a </span>
<span id="t21_343" class="t s4_343">non-contiguous set of 1s will cause a #GP on the </span>
<span id="t22_343" class="t s4_343">WRMSR to this MSR. </span>
<span id="t23_343" class="t s4_343">31:20 </span><span id="t24_343" class="t s4_343">Reserved </span>
<span id="t25_343" class="t s6_343">Table 2-47. </span><span id="t26_343" class="t s6_343">MSRs Supported by 12th and 13th Generation Intel® Core™ Processor P-core </span>
<span id="t27_343" class="t s7_343">Register </span>
<span id="t28_343" class="t s7_343">Address </span><span id="t29_343" class="t s7_343">Register Name / Bit Fields </span><span id="t2a_343" class="t s7_343">Scope </span><span id="t2b_343" class="t s7_343">Bit Description </span>
<span id="t2c_343" class="t s7_343">Hex </span><span id="t2d_343" class="t s7_343">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
