#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Tue Jun 26 01:51:56 2018
# Process ID: 11096
# Current directory: F:/Documenti 2/University/Magistrale/Progettazione di Sistemi Integrati/VHDL projects/Xilinx_contest/Simeck/Simeck_48_96_serial/Simeck_48_96_serial.runs/synth_1
# Command line: vivado.exe -log Testing_IP.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Testing_IP.tcl
# Log file: F:/Documenti 2/University/Magistrale/Progettazione di Sistemi Integrati/VHDL projects/Xilinx_contest/Simeck/Simeck_48_96_serial/Simeck_48_96_serial.runs/synth_1/Testing_IP.vds
# Journal file: F:/Documenti 2/University/Magistrale/Progettazione di Sistemi Integrati/VHDL projects/Xilinx_contest/Simeck/Simeck_48_96_serial/Simeck_48_96_serial.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source Testing_IP.tcl -notrace
Command: synth_design -top Testing_IP -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 2016 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 393.344 ; gain = 97.816
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Testing_IP' [F:/Documenti 2/University/Magistrale/Progettazione di Sistemi Integrati/VHDL projects/Xilinx_contest/Simeck/Simeck_48_96_serial/Simeck_48_96_serial.srcs/sources_1/imports/new/Testing_IP.vhd:17]
	Parameter Datapath bound to: 24 - type: integer 
INFO: [Synth 8-3491] module 'Simeck_48_96_serial' declared at 'F:/Documenti 2/University/Magistrale/Progettazione di Sistemi Integrati/VHDL projects/Xilinx_contest/Simeck/Simeck_48_96_serial/Simeck_48_96_serial.srcs/sources_1/imports/new/Simeck_bit_serial.vhd:6' bound to instance 'Simeck_DUT' of component 'Simeck_48_96_serial' [F:/Documenti 2/University/Magistrale/Progettazione di Sistemi Integrati/VHDL projects/Xilinx_contest/Simeck/Simeck_48_96_serial/Simeck_48_96_serial.srcs/sources_1/imports/new/Testing_IP.vhd:64]
INFO: [Synth 8-638] synthesizing module 'Simeck_48_96_serial' [F:/Documenti 2/University/Magistrale/Progettazione di Sistemi Integrati/VHDL projects/Xilinx_contest/Simeck/Simeck_48_96_serial/Simeck_48_96_serial.srcs/sources_1/imports/new/Simeck_bit_serial.vhd:31]
	Parameter datapath bound to: 1 - type: integer 
	Parameter plaintext_size bound to: 48 - type: integer 
	Parameter key_size bound to: 96 - type: integer 
	Parameter datapath bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'MUX' declared at 'F:/Documenti 2/University/Magistrale/Progettazione di Sistemi Integrati/VHDL projects/Xilinx_contest/Simeck/Simeck_48_96_serial/Simeck_48_96_serial.srcs/sources_1/imports/new/mux.vhd:6' bound to instance 'INST_IS_INPUT_MUX' of component 'MUX' [F:/Documenti 2/University/Magistrale/Progettazione di Sistemi Integrati/VHDL projects/Xilinx_contest/Simeck/Simeck_48_96_serial/Simeck_48_96_serial.srcs/sources_1/imports/new/Simeck_bit_serial.vhd:289]
INFO: [Synth 8-638] synthesizing module 'MUX' [F:/Documenti 2/University/Magistrale/Progettazione di Sistemi Integrati/VHDL projects/Xilinx_contest/Simeck/Simeck_48_96_serial/Simeck_48_96_serial.srcs/sources_1/imports/new/mux.vhd:17]
	Parameter datapath bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [F:/Documenti 2/University/Magistrale/Progettazione di Sistemi Integrati/VHDL projects/Xilinx_contest/Simeck/Simeck_48_96_serial/Simeck_48_96_serial.srcs/sources_1/imports/new/mux.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'MUX' (1#1) [F:/Documenti 2/University/Magistrale/Progettazione di Sistemi Integrati/VHDL projects/Xilinx_contest/Simeck/Simeck_48_96_serial/Simeck_48_96_serial.srcs/sources_1/imports/new/mux.vhd:17]
	Parameter width bound to: 1 - type: integer 
	Parameter length bound to: 24 - type: integer 
INFO: [Synth 8-3491] module 'tapped_shift_reg' declared at 'F:/Documenti 2/University/Magistrale/Progettazione di Sistemi Integrati/VHDL projects/Xilinx_contest/Simeck/Simeck_48_96_serial/Simeck_48_96_serial.srcs/sources_1/imports/new/tapped_shift_reg.vhd:7' bound to instance 'INST_IS_LEFT_REG' of component 'tapped_shift_reg' [F:/Documenti 2/University/Magistrale/Progettazione di Sistemi Integrati/VHDL projects/Xilinx_contest/Simeck/Simeck_48_96_serial/Simeck_48_96_serial.srcs/sources_1/imports/new/Simeck_bit_serial.vhd:302]
INFO: [Synth 8-638] synthesizing module 'tapped_shift_reg' [F:/Documenti 2/University/Magistrale/Progettazione di Sistemi Integrati/VHDL projects/Xilinx_contest/Simeck/Simeck_48_96_serial/Simeck_48_96_serial.srcs/sources_1/imports/new/tapped_shift_reg.vhd:26]
	Parameter width bound to: 1 - type: integer 
	Parameter length bound to: 24 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tapped_shift_reg' (2#1) [F:/Documenti 2/University/Magistrale/Progettazione di Sistemi Integrati/VHDL projects/Xilinx_contest/Simeck/Simeck_48_96_serial/Simeck_48_96_serial.srcs/sources_1/imports/new/tapped_shift_reg.vhd:26]
	Parameter width bound to: 1 - type: integer 
	Parameter length bound to: 24 - type: integer 
INFO: [Synth 8-3491] module 'tapped_shift_reg' declared at 'F:/Documenti 2/University/Magistrale/Progettazione di Sistemi Integrati/VHDL projects/Xilinx_contest/Simeck/Simeck_48_96_serial/Simeck_48_96_serial.srcs/sources_1/imports/new/tapped_shift_reg.vhd:7' bound to instance 'INST_IS_RIGHT_REG' of component 'tapped_shift_reg' [F:/Documenti 2/University/Magistrale/Progettazione di Sistemi Integrati/VHDL projects/Xilinx_contest/Simeck/Simeck_48_96_serial/Simeck_48_96_serial.srcs/sources_1/imports/new/Simeck_bit_serial.vhd:322]
	Parameter datapath bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'MUX' declared at 'F:/Documenti 2/University/Magistrale/Progettazione di Sistemi Integrati/VHDL projects/Xilinx_contest/Simeck/Simeck_48_96_serial/Simeck_48_96_serial.srcs/sources_1/imports/new/mux.vhd:6' bound to instance 'INST_MUX1' of component 'MUX' [F:/Documenti 2/University/Magistrale/Progettazione di Sistemi Integrati/VHDL projects/Xilinx_contest/Simeck/Simeck_48_96_serial/Simeck_48_96_serial.srcs/sources_1/imports/new/Simeck_bit_serial.vhd:341]
	Parameter datapath bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'MUX' declared at 'F:/Documenti 2/University/Magistrale/Progettazione di Sistemi Integrati/VHDL projects/Xilinx_contest/Simeck/Simeck_48_96_serial/Simeck_48_96_serial.srcs/sources_1/imports/new/mux.vhd:6' bound to instance 'INST_MUX5' of component 'MUX' [F:/Documenti 2/University/Magistrale/Progettazione di Sistemi Integrati/VHDL projects/Xilinx_contest/Simeck/Simeck_48_96_serial/Simeck_48_96_serial.srcs/sources_1/imports/new/Simeck_bit_serial.vhd:354]
	Parameter datapath bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'rnd_function' declared at 'F:/Documenti 2/University/Magistrale/Progettazione di Sistemi Integrati/VHDL projects/Xilinx_contest/Simeck/Simeck_48_96_serial/Simeck_48_96_serial.srcs/sources_1/imports/new/rnd_function.vhd:6' bound to instance 'INST_RND_FUNCTION' of component 'Rnd_function' [F:/Documenti 2/University/Magistrale/Progettazione di Sistemi Integrati/VHDL projects/Xilinx_contest/Simeck/Simeck_48_96_serial/Simeck_48_96_serial.srcs/sources_1/imports/new/Simeck_bit_serial.vhd:369]
INFO: [Synth 8-638] synthesizing module 'rnd_function' [F:/Documenti 2/University/Magistrale/Progettazione di Sistemi Integrati/VHDL projects/Xilinx_contest/Simeck/Simeck_48_96_serial/Simeck_48_96_serial.srcs/sources_1/imports/new/rnd_function.vhd:18]
	Parameter datapath bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rnd_function' (3#1) [F:/Documenti 2/University/Magistrale/Progettazione di Sistemi Integrati/VHDL projects/Xilinx_contest/Simeck/Simeck_48_96_serial/Simeck_48_96_serial.srcs/sources_1/imports/new/rnd_function.vhd:18]
	Parameter datapath bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'MUX' declared at 'F:/Documenti 2/University/Magistrale/Progettazione di Sistemi Integrati/VHDL projects/Xilinx_contest/Simeck/Simeck_48_96_serial/Simeck_48_96_serial.srcs/sources_1/imports/new/mux.vhd:6' bound to instance 'INST_KEY_REG_INPUT_MUX' of component 'MUX' [F:/Documenti 2/University/Magistrale/Progettazione di Sistemi Integrati/VHDL projects/Xilinx_contest/Simeck/Simeck_48_96_serial/Simeck_48_96_serial.srcs/sources_1/imports/new/Simeck_bit_serial.vhd:387]
	Parameter width bound to: 1 - type: integer 
	Parameter length bound to: 48 - type: integer 
INFO: [Synth 8-3491] module 'normal_shift_reg' declared at 'F:/Documenti 2/University/Magistrale/Progettazione di Sistemi Integrati/VHDL projects/Xilinx_contest/Simeck/Simeck_48_96_serial/Simeck_48_96_serial.srcs/sources_1/imports/new/normal_shift_reg.vhd:5' bound to instance 'INST_LEFT_KEY_REG' of component 'normal_shift_reg' [F:/Documenti 2/University/Magistrale/Progettazione di Sistemi Integrati/VHDL projects/Xilinx_contest/Simeck/Simeck_48_96_serial/Simeck_48_96_serial.srcs/sources_1/imports/new/Simeck_bit_serial.vhd:402]
INFO: [Synth 8-638] synthesizing module 'normal_shift_reg' [F:/Documenti 2/University/Magistrale/Progettazione di Sistemi Integrati/VHDL projects/Xilinx_contest/Simeck/Simeck_48_96_serial/Simeck_48_96_serial.srcs/sources_1/imports/new/normal_shift_reg.vhd:23]
	Parameter width bound to: 1 - type: integer 
	Parameter length bound to: 48 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'normal_shift_reg' (4#1) [F:/Documenti 2/University/Magistrale/Progettazione di Sistemi Integrati/VHDL projects/Xilinx_contest/Simeck/Simeck_48_96_serial/Simeck_48_96_serial.srcs/sources_1/imports/new/normal_shift_reg.vhd:23]
	Parameter width bound to: 1 - type: integer 
	Parameter length bound to: 24 - type: integer 
INFO: [Synth 8-3491] module 'tapped_shift_reg' declared at 'F:/Documenti 2/University/Magistrale/Progettazione di Sistemi Integrati/VHDL projects/Xilinx_contest/Simeck/Simeck_48_96_serial/Simeck_48_96_serial.srcs/sources_1/imports/new/tapped_shift_reg.vhd:7' bound to instance 'INST_B_KEY_REG' of component 'tapped_shift_reg' [F:/Documenti 2/University/Magistrale/Progettazione di Sistemi Integrati/VHDL projects/Xilinx_contest/Simeck/Simeck_48_96_serial/Simeck_48_96_serial.srcs/sources_1/imports/new/Simeck_bit_serial.vhd:417]
	Parameter width bound to: 1 - type: integer 
	Parameter length bound to: 24 - type: integer 
INFO: [Synth 8-3491] module 'tapped_shift_reg' declared at 'F:/Documenti 2/University/Magistrale/Progettazione di Sistemi Integrati/VHDL projects/Xilinx_contest/Simeck/Simeck_48_96_serial/Simeck_48_96_serial.srcs/sources_1/imports/new/tapped_shift_reg.vhd:7' bound to instance 'INST_A_KEY_REG' of component 'tapped_shift_reg' [F:/Documenti 2/University/Magistrale/Progettazione di Sistemi Integrati/VHDL projects/Xilinx_contest/Simeck/Simeck_48_96_serial/Simeck_48_96_serial.srcs/sources_1/imports/new/Simeck_bit_serial.vhd:433]
	Parameter datapath bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'MUX' declared at 'F:/Documenti 2/University/Magistrale/Progettazione di Sistemi Integrati/VHDL projects/Xilinx_contest/Simeck/Simeck_48_96_serial/Simeck_48_96_serial.srcs/sources_1/imports/new/mux.vhd:6' bound to instance 'INST_MUX2' of component 'MUX' [F:/Documenti 2/University/Magistrale/Progettazione di Sistemi Integrati/VHDL projects/Xilinx_contest/Simeck/Simeck_48_96_serial/Simeck_48_96_serial.srcs/sources_1/imports/new/Simeck_bit_serial.vhd:450]
	Parameter datapath bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'MUX' declared at 'F:/Documenti 2/University/Magistrale/Progettazione di Sistemi Integrati/VHDL projects/Xilinx_contest/Simeck/Simeck_48_96_serial/Simeck_48_96_serial.srcs/sources_1/imports/new/mux.vhd:6' bound to instance 'INST_MUX3' of component 'MUX' [F:/Documenti 2/University/Magistrale/Progettazione di Sistemi Integrati/VHDL projects/Xilinx_contest/Simeck/Simeck_48_96_serial/Simeck_48_96_serial.srcs/sources_1/imports/new/Simeck_bit_serial.vhd:463]
	Parameter datapath bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'rnd_function' declared at 'F:/Documenti 2/University/Magistrale/Progettazione di Sistemi Integrati/VHDL projects/Xilinx_contest/Simeck/Simeck_48_96_serial/Simeck_48_96_serial.srcs/sources_1/imports/new/rnd_function.vhd:6' bound to instance 'INST_KEY_SCHEDULE_FUNCTION' of component 'Rnd_function' [F:/Documenti 2/University/Magistrale/Progettazione di Sistemi Integrati/VHDL projects/Xilinx_contest/Simeck/Simeck_48_96_serial/Simeck_48_96_serial.srcs/sources_1/imports/new/Simeck_bit_serial.vhd:476]
	Parameter datapath bound to: 1 - type: integer 
	Parameter cnt_size bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'rnd_constants_MUX' declared at 'F:/Documenti 2/University/Magistrale/Progettazione di Sistemi Integrati/VHDL projects/Xilinx_contest/Simeck/Simeck_48_96_serial/Simeck_48_96_serial.srcs/sources_1/imports/new/rnd_constants_function.vhd:6' bound to instance 'INST_RND_CONSTANTS_GEN' of component 'rnd_constants_MUX' [F:/Documenti 2/University/Magistrale/Progettazione di Sistemi Integrati/VHDL projects/Xilinx_contest/Simeck/Simeck_48_96_serial/Simeck_48_96_serial.srcs/sources_1/imports/new/Simeck_bit_serial.vhd:494]
INFO: [Synth 8-638] synthesizing module 'rnd_constants_MUX' [F:/Documenti 2/University/Magistrale/Progettazione di Sistemi Integrati/VHDL projects/Xilinx_contest/Simeck/Simeck_48_96_serial/Simeck_48_96_serial.srcs/sources_1/imports/new/rnd_constants_function.vhd:22]
	Parameter datapath bound to: 1 - type: integer 
	Parameter cnt_size bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rnd_constants_MUX' (5#1) [F:/Documenti 2/University/Magistrale/Progettazione di Sistemi Integrati/VHDL projects/Xilinx_contest/Simeck/Simeck_48_96_serial/Simeck_48_96_serial.srcs/sources_1/imports/new/rnd_constants_function.vhd:22]
INFO: [Synth 8-3491] module 'CNT_48' declared at 'F:/Documenti 2/University/Magistrale/Progettazione di Sistemi Integrati/VHDL projects/Xilinx_contest/Simeck/Simeck_48_96_serial/Simeck_48_96_serial.srcs/sources_1/imports/new/CNT_48.vhd:6' bound to instance 'INST_SERIAL_CNT' of component 'CNT_48' [F:/Documenti 2/University/Magistrale/Progettazione di Sistemi Integrati/VHDL projects/Xilinx_contest/Simeck/Simeck_48_96_serial/Simeck_48_96_serial.srcs/sources_1/imports/new/Simeck_bit_serial.vhd:510]
INFO: [Synth 8-638] synthesizing module 'CNT_48' [F:/Documenti 2/University/Magistrale/Progettazione di Sistemi Integrati/VHDL projects/Xilinx_contest/Simeck/Simeck_48_96_serial/Simeck_48_96_serial.srcs/sources_1/imports/new/CNT_48.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'CNT_48' (6#1) [F:/Documenti 2/University/Magistrale/Progettazione di Sistemi Integrati/VHDL projects/Xilinx_contest/Simeck/Simeck_48_96_serial/Simeck_48_96_serial.srcs/sources_1/imports/new/CNT_48.vhd:17]
	Parameter size bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'CNT' declared at 'F:/Documenti 2/University/Magistrale/Progettazione di Sistemi Integrati/VHDL projects/Xilinx_contest/Simeck/Simeck_48_96_serial/Simeck_48_96_serial.srcs/sources_1/imports/new/cnt.vhd:6' bound to instance 'INST_ENCR_DONE_CNT' of component 'CNT' [F:/Documenti 2/University/Magistrale/Progettazione di Sistemi Integrati/VHDL projects/Xilinx_contest/Simeck/Simeck_48_96_serial/Simeck_48_96_serial.srcs/sources_1/imports/new/Simeck_bit_serial.vhd:523]
INFO: [Synth 8-638] synthesizing module 'CNT' [F:/Documenti 2/University/Magistrale/Progettazione di Sistemi Integrati/VHDL projects/Xilinx_contest/Simeck/Simeck_48_96_serial/Simeck_48_96_serial.srcs/sources_1/imports/new/cnt.vhd:19]
	Parameter size bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'CNT' (7#1) [F:/Documenti 2/University/Magistrale/Progettazione di Sistemi Integrati/VHDL projects/Xilinx_contest/Simeck/Simeck_48_96_serial/Simeck_48_96_serial.srcs/sources_1/imports/new/cnt.vhd:19]
	Parameter length bound to: 5 - type: integer 
	Parameter width bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'lfsr' declared at 'F:/Documenti 2/University/Magistrale/Progettazione di Sistemi Integrati/VHDL projects/Xilinx_contest/Simeck/Simeck_48_96_serial/Simeck_48_96_serial.srcs/sources_1/imports/new/lfsr.vhd:5' bound to instance 'INST_LFSR' of component 'lfsr' [F:/Documenti 2/University/Magistrale/Progettazione di Sistemi Integrati/VHDL projects/Xilinx_contest/Simeck/Simeck_48_96_serial/Simeck_48_96_serial.srcs/sources_1/imports/new/Simeck_bit_serial.vhd:538]
INFO: [Synth 8-638] synthesizing module 'lfsr' [F:/Documenti 2/University/Magistrale/Progettazione di Sistemi Integrati/VHDL projects/Xilinx_contest/Simeck/Simeck_48_96_serial/Simeck_48_96_serial.srcs/sources_1/imports/new/lfsr.vhd:20]
	Parameter length bound to: 5 - type: integer 
	Parameter width bound to: 1 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element short_lfsr.feedback_reg was removed.  [F:/Documenti 2/University/Magistrale/Progettazione di Sistemi Integrati/VHDL projects/Xilinx_contest/Simeck/Simeck_48_96_serial/Simeck_48_96_serial.srcs/sources_1/imports/new/lfsr.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'lfsr' (8#1) [F:/Documenti 2/University/Magistrale/Progettazione di Sistemi Integrati/VHDL projects/Xilinx_contest/Simeck/Simeck_48_96_serial/Simeck_48_96_serial.srcs/sources_1/imports/new/lfsr.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'Simeck_48_96_serial' (9#1) [F:/Documenti 2/University/Magistrale/Progettazione di Sistemi Integrati/VHDL projects/Xilinx_contest/Simeck/Simeck_48_96_serial/Simeck_48_96_serial.srcs/sources_1/imports/new/Simeck_bit_serial.vhd:31]
	Parameter size bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'CNT' declared at 'F:/Documenti 2/University/Magistrale/Progettazione di Sistemi Integrati/VHDL projects/Xilinx_contest/Simeck/Simeck_48_96_serial/Simeck_48_96_serial.srcs/sources_1/imports/new/cnt.vhd:6' bound to instance 'INST_CNT' of component 'cnt' [F:/Documenti 2/University/Magistrale/Progettazione di Sistemi Integrati/VHDL projects/Xilinx_contest/Simeck/Simeck_48_96_serial/Simeck_48_96_serial.srcs/sources_1/imports/new/Testing_IP.vhd:76]
INFO: [Synth 8-638] synthesizing module 'CNT__parameterized0' [F:/Documenti 2/University/Magistrale/Progettazione di Sistemi Integrati/VHDL projects/Xilinx_contest/Simeck/Simeck_48_96_serial/Simeck_48_96_serial.srcs/sources_1/imports/new/cnt.vhd:19]
	Parameter size bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'CNT__parameterized0' (9#1) [F:/Documenti 2/University/Magistrale/Progettazione di Sistemi Integrati/VHDL projects/Xilinx_contest/Simeck/Simeck_48_96_serial/Simeck_48_96_serial.srcs/sources_1/imports/new/cnt.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'Testing_IP' (10#1) [F:/Documenti 2/University/Magistrale/Progettazione di Sistemi Integrati/VHDL projects/Xilinx_contest/Simeck/Simeck_48_96_serial/Simeck_48_96_serial.srcs/sources_1/imports/new/Testing_IP.vhd:17]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 448.645 ; gain = 153.117
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 448.645 ; gain = 153.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 448.645 ; gain = 153.117
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [F:/Documenti 2/University/Magistrale/Progettazione di Sistemi Integrati/VHDL projects/Xilinx_contest/Simeck/Simeck_48_96_serial/Simeck_48_96_serial.srcs/constrs_1/imports/Desktop/ZYBO_Master.xdc]
Finished Parsing XDC File [F:/Documenti 2/University/Magistrale/Progettazione di Sistemi Integrati/VHDL projects/Xilinx_contest/Simeck/Simeck_48_96_serial/Simeck_48_96_serial.srcs/constrs_1/imports/Desktop/ZYBO_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [F:/Documenti 2/University/Magistrale/Progettazione di Sistemi Integrati/VHDL projects/Xilinx_contest/Simeck/Simeck_48_96_serial/Simeck_48_96_serial.srcs/constrs_1/imports/Desktop/ZYBO_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Testing_IP_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Testing_IP_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 790.348 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:38 ; elapsed = 00:00:42 . Memory (MB): peak = 790.348 ; gain = 494.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:38 ; elapsed = 00:00:42 . Memory (MB): peak = 790.348 ; gain = 494.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:38 ; elapsed = 00:00:42 . Memory (MB): peak = 790.348 ; gain = 494.820
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'Simeck_48_96_serial'
INFO: [Synth 8-5546] ROM "ending_cnt_ce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sel_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "IS_ce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "IS_ce" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "IS_ce" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nx_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nx_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'Testing_IP'
INFO: [Synth 8-5544] ROM "nx_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nx_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nx_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nx_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nx_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 loading |                               00 |                               00
                    idle |                               01 |                               01
              processing |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'sequential' in module 'Simeck_48_96_serial'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                          0000001 |                              011
                 loading |                          0000010 |                              001
                 waiting |                          0000100 |                              101
               start_enc |                          0001000 |                              000
                     enc |                          0010000 |                              100
                  ending |                          0100000 |                              010
                 success |                          1000000 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'one-hot' in module 'Testing_IP'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:38 ; elapsed = 00:00:42 . Memory (MB): peak = 790.348 ; gain = 494.820
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   4 Input      1 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               48 Bit    Registers := 1     
	               24 Bit    Registers := 4     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   7 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 6     
	   2 Input      5 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 17    
	   3 Input      1 Bit        Muxes := 13    
	   7 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Testing_IP 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Muxes : 
	   7 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 6     
	   7 Input      1 Bit        Muxes := 4     
Module MUX 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module tapped_shift_reg 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
Module rnd_function 
Detailed RTL Component Info : 
+---XORs : 
	   4 Input      1 Bit         XORs := 1     
Module normal_shift_reg 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
Module rnd_constants_MUX 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module CNT_48 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module CNT 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
Module lfsr 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
Module Simeck_48_96_serial 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   3 Input      1 Bit        Muxes := 13    
Module CNT__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:40 ; elapsed = 00:00:44 . Memory (MB): peak = 790.348 ; gain = 494.820
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:55 ; elapsed = 00:01:01 . Memory (MB): peak = 790.348 ; gain = 494.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:56 ; elapsed = 00:01:01 . Memory (MB): peak = 807.703 ; gain = 512.176
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:56 ; elapsed = 00:01:02 . Memory (MB): peak = 807.703 ; gain = 512.176
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:58 ; elapsed = 00:01:03 . Memory (MB): peak = 807.703 ; gain = 512.176
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:58 ; elapsed = 00:01:03 . Memory (MB): peak = 807.703 ; gain = 512.176
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:58 ; elapsed = 00:01:03 . Memory (MB): peak = 807.703 ; gain = 512.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:58 ; elapsed = 00:01:03 . Memory (MB): peak = 807.703 ; gain = 512.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:58 ; elapsed = 00:01:03 . Memory (MB): peak = 807.703 ; gain = 512.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:58 ; elapsed = 00:01:03 . Memory (MB): peak = 807.703 ; gain = 512.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+-----------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                      | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+-----------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Testing_IP  | Simeck_DUT/INST_IS_LEFT_REG/temp_reg_reg[19]  | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|Testing_IP  | Simeck_DUT/INST_IS_LEFT_REG/temp_reg_reg[0]   | 19     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|Testing_IP  | Simeck_DUT/INST_IS_RIGHT_REG/temp_reg_reg[19] | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|Testing_IP  | Simeck_DUT/INST_IS_RIGHT_REG/temp_reg_reg[0]  | 19     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|Testing_IP  | Simeck_DUT/INST_B_KEY_REG/temp_reg_reg[23]    | 49     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|Testing_IP  | Simeck_DUT/INST_B_KEY_REG/temp_reg_reg[19]    | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|Testing_IP  | Simeck_DUT/INST_B_KEY_REG/temp_reg_reg[0]     | 19     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|Testing_IP  | Simeck_DUT/INST_A_KEY_REG/temp_reg_reg[19]    | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|Testing_IP  | Simeck_DUT/INST_A_KEY_REG/temp_reg_reg[0]     | 19     | 1     | NO           | NO                 | YES               | 0      | 1       | 
+------------+-----------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     1|
|2     |LUT1    |     4|
|3     |LUT2    |    11|
|4     |LUT3    |     7|
|5     |LUT4    |     8|
|6     |LUT5    |    12|
|7     |LUT6    |    19|
|8     |MUXF7   |     1|
|9     |SRL16E  |     4|
|10    |SRLC32E |     6|
|11    |FDCE    |    14|
|12    |FDPE    |     5|
|13    |FDRE    |    21|
|14    |FDSE    |     1|
|15    |IBUF    |     3|
|16    |OBUF    |     1|
+------+--------+------+

Report Instance Areas: 
+------+-----------------------+--------------------+------+
|      |Instance               |Module              |Cells |
+------+-----------------------+--------------------+------+
|1     |top                    |                    |   118|
|2     |  INST_CNT             |CNT__parameterized0 |    32|
|3     |  Simeck_DUT           |Simeck_48_96_serial |    73|
|4     |    INST_A_KEY_REG     |tapped_shift_reg    |     6|
|5     |    INST_B_KEY_REG     |tapped_shift_reg_0  |     5|
|6     |    INST_ENCR_DONE_CNT |CNT                 |    11|
|7     |    INST_IS_LEFT_REG   |tapped_shift_reg_1  |     7|
|8     |    INST_IS_RIGHT_REG  |tapped_shift_reg_2  |     5|
|9     |    INST_LEFT_KEY_REG  |normal_shift_reg    |     3|
|10    |    INST_LFSR          |lfsr                |    12|
|11    |    INST_SERIAL_CNT    |CNT_48              |    21|
+------+-----------------------+--------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:58 ; elapsed = 00:01:03 . Memory (MB): peak = 807.703 ; gain = 512.176
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:31 ; elapsed = 00:00:47 . Memory (MB): peak = 807.703 ; gain = 170.473
Synthesis Optimization Complete : Time (s): cpu = 00:00:58 ; elapsed = 00:01:03 . Memory (MB): peak = 807.703 ; gain = 512.176
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
70 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:00 ; elapsed = 00:01:07 . Memory (MB): peak = 808.883 ; gain = 525.855
INFO: [Common 17-1381] The checkpoint 'F:/Documenti 2/University/Magistrale/Progettazione di Sistemi Integrati/VHDL projects/Xilinx_contest/Simeck/Simeck_48_96_serial/Simeck_48_96_serial.runs/synth_1/Testing_IP.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Testing_IP_utilization_synth.rpt -pb Testing_IP_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 808.883 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Jun 26 01:53:15 2018...
