// Seed: 3504802202
module module_0 (
    id_1
);
  inout wire id_1;
  assign id_1 = -1'b0;
  wire id_2 = id_2, id_3, id_4;
  assign id_2 = 1'b0;
  tri0 id_5, id_6, id_8, id_9;
  always_latch id_7 <= (1);
  wire id_10;
  assign id_9 = 1'b0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  module_0 modCall_1 (id_1);
  assign modCall_1.id_8 = 0;
  wire id_6, id_7;
endmodule
