

================================================================
== Vivado HLS Report for 'fifo_dequeue'
================================================================
* Date:           Sun Mar 29 20:46:45 2015

* Version:        2014.4 (Build 1071461 on Tue Nov 18 16:42:57 PM 2014)
* Project:        fifo_dequeue
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      0.00|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    ?|    ?|         1|          -|          -|     ?|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|Expression       |        -|      -|      -|      -|
|FIFO             |        -|      -|      -|      -|
|Instance         |        -|      -|      -|      -|
|Memory           |        -|      -|      -|      -|
|Multiplexer      |        -|      -|      -|      -|
|Register         |        -|      -|      -|      -|
+-----------------+---------+-------+-------+-------+
|Total            |        0|      0|      0|      0|
+-----------------+---------+-------+-------+-------+
|Available        |      120|     80|  35200|  17600|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        0|      0|      0|      0|
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 2
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	2  / (!fifo_recv_valid_read)
* FSM state operations: 

 <State 1>: 0.00ns
ST_1: stg_3 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap(i32* %fifo_data) nounwind, !map !0

ST_1: stg_4 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap(i1* %fifo_recv_enable) nounwind, !map !6

ST_1: stg_5 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap(i1* %fifo_recv_valid) nounwind, !map !10

ST_1: stg_6 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecBitsMap(i32 0) nounwind, !map !14

ST_1: stg_7 [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecTopModule([13 x i8]* @str) nounwind

ST_1: stg_8 [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecInterface(i32* %fifo_data, [8 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_9 [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecInterface(i1* %fifo_recv_enable, [8 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_10 [1/1] 0.00ns
:7  call void (...)* @_ssdm_op_SpecInterface(i1* %fifo_recv_valid, [8 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_11 [1/1] 0.00ns
:8  call void (...)* @_ssdm_op_SpecInterface(i32 0, [11 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_12 [1/1] 0.00ns
:9  call void (...)* @_ssdm_op_SpecIFCore(i32 0, [1 x i8]* @p_str1, [10 x i8]* @p_str3, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [21 x i8]* @p_str4) nounwind

ST_1: stg_13 [1/1] 0.00ns
:10  call void @_ssdm_op_Write.ap_none.volatile.i1P(i1* %fifo_recv_enable, i1 true) nounwind

ST_1: stg_14 [1/1] 0.00ns
:11  br label %._crit_edge


 <State 2>: 0.00ns
ST_2: fifo_recv_valid_read [1/1] 0.00ns
._crit_edge:0  %fifo_recv_valid_read = call i1 @_ssdm_op_Read.ap_none.volatile.i1P(i1* %fifo_recv_valid) nounwind

ST_2: stg_16 [1/1] 0.00ns
._crit_edge:1  br i1 %fifo_recv_valid_read, label %1, label %._crit_edge

ST_2: stg_17 [1/1] 0.00ns
:0  call void @_ssdm_op_Write.ap_none.volatile.i1P(i1* %fifo_recv_enable, i1 false) nounwind

ST_2: fifo_data_read [1/1] 0.00ns
:1  %fifo_data_read = call i32 @_ssdm_op_Read.ap_none.volatile.i32P(i32* %fifo_data) nounwind

ST_2: stg_19 [1/1] 0.00ns
:2  ret i32 %fifo_data_read



============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
