Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2025.1 (lin64) Build 6140274 Wed May 21 22:58:25 MDT 2025
| Date             : Wed Nov 19 17:09:19 2025
| Host             : exjobb35 running 64-bit Ubuntu 24.04.3 LTS
| Command          : report_power -file toplevel_power_routed.rpt -pb toplevel_power_summary_routed.pb -rpx toplevel_power_routed.rpx
| Design           : toplevel
| Device           : xc7a200tsbg484-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 1.064        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.896        |
| Device Static (W)        | 0.168        |
| Effective TJA (C/W)      | 3.3          |
| Max Ambient (C)          | 81.5         |
| Junction Temperature (C) | 28.5         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.109 |       12 |       --- |             --- |
| Slice Logic              |     0.034 |    76644 |       --- |             --- |
|   LUT as Logic           |     0.031 |    39229 |    133800 |           29.32 |
|   CARRY4                 |     0.001 |     1514 |     33450 |            4.53 |
|   Register               |    <0.001 |    24472 |    267600 |            9.14 |
|   LUT as Distributed RAM |    <0.001 |     1997 |     46200 |            4.32 |
|   F7/F8 Muxes            |    <0.001 |     1568 |    133800 |            1.17 |
|   BUFG                   |    <0.001 |        1 |        32 |            3.13 |
|   LUT as Shift Register  |    <0.001 |        2 |     46200 |           <0.01 |
|   Others                 |     0.000 |      160 |       --- |             --- |
| Signals                  |     0.063 |    63283 |       --- |             --- |
| Block RAM                |     0.187 |       90 |       365 |           24.66 |
| PLL                      |     0.261 |        2 |        10 |           20.00 |
| DSPs                     |     0.001 |       72 |       740 |            9.73 |
| I/O                      |     0.240 |       82 |       285 |           28.77 |
| Static Power             |     0.168 |          |           |                 |
| Total                    |     1.064 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |     0.456 |       0.420 |      0.036 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.218 |       0.187 |      0.031 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.005 |       0.000 |      0.005 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.018 |       0.013 |      0.005 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.070 |       0.065 |      0.005 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.013 |       0.010 |      0.003 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 3.3                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+------------------------+--------------------------------------------+-----------------+
| Clock                  | Domain                                     | Constraint (ns) |
+------------------------+--------------------------------------------+-----------------+
| builder_pll_fb         | has_dram.dram/litedram/builder_pll_fb      |            11.0 |
| eth_clocks_rx          | eth_clocks_rx                              |             8.0 |
| maccore_ethphy_clkout0 | has_liteeth.liteeth/maccore_ethphy_clkout0 |             8.0 |
| maccore_ethphy_clkout1 | has_liteeth.liteeth/maccore_ethphy_clkout1 |             8.0 |
| main_clkout0           | has_dram.dram/litedram/main_clkout0        |             5.5 |
| main_clkout1           | has_dram.dram/litedram/main_clkout1        |            11.0 |
| main_clkout2           | has_dram.dram/litedram/main_clkout2        |             2.8 |
| main_clkout3           | has_dram.dram/litedram/main_clkout3        |             2.8 |
| pll_fb                 | has_liteeth.liteeth/pll_fb                 |             8.0 |
| sys_clk_pin            | ext_clk                                    |            11.0 |
+------------------------+--------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------------------+-----------+
| Name                      | Power (W) |
+---------------------------+-----------+
| toplevel                  |     0.896 |
|   has_dram.dram           |     0.315 |
|     litedram              |     0.288 |
|       IOBUF               |     0.004 |
|       IOBUFDS             |     0.004 |
|       IOBUFDS_1           |     0.004 |
|       IOBUF_1             |     0.004 |
|       IOBUF_10            |     0.004 |
|       IOBUF_11            |     0.004 |
|       IOBUF_12            |     0.004 |
|       IOBUF_13            |     0.004 |
|       IOBUF_14            |     0.004 |
|       IOBUF_15            |     0.004 |
|       IOBUF_2             |     0.004 |
|       IOBUF_3             |     0.004 |
|       IOBUF_4             |     0.004 |
|       IOBUF_5             |     0.004 |
|       IOBUF_6             |     0.004 |
|       IOBUF_7             |     0.004 |
|       IOBUF_8             |     0.004 |
|       IOBUF_9             |     0.004 |
|       OBUFDS              |     0.002 |
|     rams[0].way           |     0.007 |
|     rams[1].way           |     0.006 |
|     rams[2].way           |     0.006 |
|     rams[3].way           |     0.006 |
|   has_liteeth.liteeth     |     0.209 |
|   soc0                    |     0.309 |
|     dtm                   |     0.010 |
|     processors[0].core    |     0.144 |
|       dcache_0            |     0.021 |
|       debug_0             |     0.034 |
|       decode1_0           |     0.003 |
|       decode2_0           |     0.003 |
|       execute1_0          |     0.014 |
|       fetch1_0            |     0.017 |
|       icache_0            |     0.021 |
|       loadstore1_0        |     0.011 |
|       mmu_0               |     0.005 |
|       register_file_0     |     0.009 |
|       with_fpu.fpu_0      |     0.006 |
|     processors[1].core    |     0.146 |
|       dcache_0            |     0.021 |
|       debug_0             |     0.035 |
|       decode1_0           |     0.003 |
|       decode2_0           |     0.003 |
|       execute1_0          |     0.014 |
|       fetch1_0            |     0.017 |
|       icache_0            |     0.021 |
|       loadstore1_0        |     0.011 |
|       mmu_0               |     0.005 |
|       register_file_0     |     0.010 |
|       with_fpu.fpu_0      |     0.006 |
|     spiflash_gen.spiflash |     0.002 |
|     uart0_16550.uart0     |     0.002 |
|       regs                |     0.001 |
|     wishbone_arbiter_0    |     0.004 |
+---------------------------+-----------+


