[{"DBLP title": "Optimized out-of-order parallel discrete event simulation using predictions.", "DBLP authors": ["Weiwei Chen", "Rainer D\u00f6mer"], "year": 2013, "MAG papers": [{"PaperId": 2078290061, "PaperTitle": "optimized out of order parallel discrete event simulation using predictions", "Year": 2013, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"university of california irvine": 2.0}}], "source": "ES"}, {"DBLP title": "Parallel programming with SystemC for loosely timed models: a non-intrusive approach.", "DBLP authors": ["Matthieu Moy"], "year": 2013, "MAG papers": [{"PaperId": 2137119574, "PaperTitle": "parallel programming with systemc for loosely timed models a non intrusive approach", "Year": 2013, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": {"grenoble institute of technology": 1.0}}], "source": "ES"}, {"DBLP title": "Accuracy vs speed tradeoffs in the estimation of fixed-point errors on linear time-invariant systems.", "DBLP authors": ["David Novo", "Sara El Alaoui", "Paolo Ienne"], "year": 2013, "MAG papers": [{"PaperId": 1984202889, "PaperTitle": "accuracy vs speed tradeoffs in the estimation of fixed point errors on linear time invariant systems", "Year": 2013, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"ecole polytechnique federale de lausanne": 3.0}}], "source": "ES"}, {"DBLP title": "Runtime verification of nonlinear analog circuits using incremental time-augmented RRT algorithm.", "DBLP authors": ["Seyed Nematollah Ahmadyan", "Jayanand Asok Kumar", "Shobha Vasudevan"], "year": 2013, "MAG papers": [{"PaperId": 2001113418, "PaperTitle": "runtime verification of nonlinear analog circuits using incremental time augmented rrt algorithm", "Year": 2013, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"university of illinois at urbana champaign": 3.0}}], "source": "ES"}, {"DBLP title": "An automated parallel simulation flow for heterogeneous embedded systems.", "DBLP authors": ["Seyed-Hosein Attarzadeh-Niaki", "Ingo Sander"], "year": 2013, "MAG papers": [{"PaperId": 2144441987, "PaperTitle": "an automated parallel simulation flow for heterogeneous embedded systems", "Year": 2013, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"royal institute of technology": 2.0}}], "source": "ES"}, {"DBLP title": "Mutation analysis with coverage discounting.", "DBLP authors": ["Peter Lisherness", "Nicole Lesperance", "Kwang-Ting (Tim) Cheng"], "year": 2013, "MAG papers": [{"PaperId": 2070313565, "PaperTitle": "mutation analysis with coverage discounting", "Year": 2013, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"university of california santa barbara": 3.0}}], "source": "ES"}, {"DBLP title": "Scalable fault localization for SystemC TLM designs.", "DBLP authors": ["Hoang Minh Le", "Daniel Gro\u00dfe", "Rolf Drechsler"], "year": 2013, "MAG papers": [{"PaperId": 2027077351, "PaperTitle": "scalable fault localization for systemc tlm designs", "Year": 2013, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"university of bremen": 3.0}}], "source": "ES"}, {"DBLP title": "Cherry-picking: exploiting process variations in dark-silicon homogeneous chip multi-processors.", "DBLP authors": ["Bharathwaj Raghunathan", "Yatish Turakhia", "Siddharth Garg", "Diana Marculescu"], "year": 2013, "MAG papers": [{"PaperId": 2025746628, "PaperTitle": "cherry picking exploiting process variations in dark silicon homogeneous chip multi processors", "Year": 2013, "CitationCount": 89, "EstimatedCitation": 126, "Affiliations": {"university of waterloo": 2.0, "indian institute of technology bombay": 1.0, "carnegie mellon university": 1.0}}], "source": "ES"}, {"DBLP title": "Energy optimization with worst-case deadline guarantee for pipelined multiprocessor systems.", "DBLP authors": ["Gang Chen", "Kai Huang", "Christian Buckl", "Alois C. Knoll"], "year": 2013, "MAG papers": [{"PaperId": 2162834399, "PaperTitle": "energy optimization with worst case deadline guarantee for pipelined multiprocessor systems", "Year": 2013, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"technische universitat munchen": 3.0}}], "source": "ES"}, {"DBLP title": "Self-adaptive hybrid dynamic power management for many-core systems.", "DBLP authors": ["Muhammad Shafique", "Benjamin Vogel", "J\u00f6rg Henkel"], "year": 2013, "MAG papers": [{"PaperId": 2065747228, "PaperTitle": "self adaptive hybrid dynamic power management for many core systems", "Year": 2013, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"karlsruhe institute of technology": 3.0}}], "source": "ES"}, {"DBLP title": "SmartCap: user experience-oriented power adaptation for smartphone's application processor.", "DBLP authors": ["Xueliang Li", "Guihai Yan", "Yinhe Han", "Xiaowei Li"], "year": 2013, "MAG papers": [{"PaperId": 2072085329, "PaperTitle": "smartcap user experience oriented power adaptation for smartphone s application processor", "Year": 2013, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"chinese academy of sciences": 4.0}}], "source": "ES"}, {"DBLP title": "Runtime power estimation of mobile AMOLED displays.", "DBLP authors": ["Dongwon Kim", "Wonwoo Jung", "Hojung Cha"], "year": 2013, "MAG papers": [{"PaperId": 2049192433, "PaperTitle": "runtime power estimation of mobile amoled displays", "Year": 2013, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"yonsei university": 3.0}}], "source": "ES"}, {"DBLP title": "AVICA: an access-time variation insensitive L1 cache architecture.", "DBLP authors": ["Seokin Hong", "Soontae Kim"], "year": 2013, "MAG papers": [{"PaperId": 2058551213, "PaperTitle": "avica an access time variation insensitive l1 cache architecture", "Year": 2013, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"kaist": 2.0}}], "source": "ES"}, {"DBLP title": "Dual-addressing memory architecture for two-dimensional memory access patterns.", "DBLP authors": ["Yen-Hao Chen", "Yi-Yu Liu"], "year": 2013, "MAG papers": [{"PaperId": 2057830845, "PaperTitle": "dual addressing memory architecture for two dimensional memory access patterns", "Year": 2013, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"yuan ze university": 2.0}}], "source": "ES"}, {"DBLP title": "Adaptive cache management for a combined SRAM and DRAM cache hierarchy for multi-cores.", "DBLP authors": ["Fazal Hameed", "Lars Bauer", "J\u00f6rg Henkel"], "year": 2013, "MAG papers": [{"PaperId": 2068563131, "PaperTitle": "adaptive cache management for a combined sram and dram cache hierarchy for multi cores", "Year": 2013, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"karlsruhe institute of technology": 3.0}}], "source": "ES"}, {"DBLP title": "Combining RAM technologies for hard-error recovery in L1 data caches working at very-low power modes.", "DBLP authors": ["Vicente Lorente", "Alejandro Valero", "Julio Sahuquillo", "Salvador Petit", "Ramon Canal", "Pedro L\u00f3pez", "Jos\u00e9 Duato"], "year": 2013, "MAG papers": [{"PaperId": 2050361988, "PaperTitle": "combining ram technologies for hard error recovery in l1 data caches working at very low power modes", "Year": 2013, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"polytechnic university of catalonia": 1.0, "polytechnic university of valencia": 6.0}}], "source": "ES"}, {"DBLP title": "A dual grain hit-miss detector for large die-stacked DRAM caches.", "DBLP authors": ["Michel El-Nacouzi", "Islam Atta", "Myrto Papadopoulou", "Jason Zebchuk", "Natalie D. Enright Jerger", "Andreas Moshovos"], "year": 2013, "MAG papers": [{"PaperId": 2005656440, "PaperTitle": "a dual grain hit miss detector for large die stacked dram caches", "Year": 2013, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"university of toronto": 6.0}}], "source": "ES"}, {"DBLP title": "Reducing writes in phase-change memory environments by using efficient cache replacement policies.", "DBLP authors": ["Roberto Rodr\u00edguez-Rodr\u00edguez", "Fernando Castro", "Daniel Chaver", "Luis Pi\u00f1uel", "Francisco Tirado"], "year": 2013, "MAG papers": [{"PaperId": 2019447341, "PaperTitle": "reducing writes in phase change memory environments by using efficient cache replacement policies", "Year": 2013, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": {"complutense university of madrid": 5.0}}], "source": "ES"}, {"DBLP title": "Low complexity QR-decomposition architecture using the logarithmic number system.", "DBLP authors": ["Jochen Rust", "Frank Ludwig", "Steffen Paul"], "year": 2013, "MAG papers": [{"PaperId": 2034622987, "PaperTitle": "low complexity qr decomposition architecture using the logarithmic number system", "Year": 2013, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"university of bremen": 3.0}}], "source": "ES"}, {"DBLP title": "Perceptual quality preserving SRAM architecture for color motion pictures.", "DBLP authors": ["Wen Yueh", "Minki Cho", "Saibal Mukhopadhyay"], "year": 2013, "MAG papers": [{"PaperId": 2032913762, "PaperTitle": "perceptual quality preserving sram architecture for color motion pictures", "Year": 2013, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Parameterized area-efficient multi-standard turbo decoder.", "DBLP authors": ["Purushotham Murugappa", "Amer Baghdadi", "Michel J\u00e9z\u00e9quel"], "year": 2013, "MAG papers": [{"PaperId": 2026970009, "PaperTitle": "parameterized area efficient multi standard turbo decoder", "Year": 2013, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"institut mines telecom": 1.0, "ecole nationale superieure des telecommunications de bretagne": 1.0}}], "source": "ES"}, {"DBLP title": "An H.264 Quad-FullHD low-latency intra video encoder.", "DBLP authors": ["Muhammad Usman Karim Khan", "Jan Micha Borrmann", "Lars Bauer", "Muhammad Shafique", "J\u00f6rg Henkel"], "year": 2013, "MAG papers": [{"PaperId": 2041508829, "PaperTitle": "an h 264 quad fullhd low latency intra video encoder", "Year": 2013, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"karlsruhe institute of technology": 5.0}}], "source": "ES"}, {"DBLP title": "A 100 GOPS ASP based baseband processor for wireless communication.", "DBLP authors": ["Ziyuan Zhu", "Shan Tang", "Yongtao Su", "Juan Han", "Gang Sun", "Jinglin Shi"], "year": 2013, "MAG papers": [{"PaperId": 1998551495, "PaperTitle": "a 100 gops asp based baseband processor for wireless communication", "Year": 2013, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"chinese academy of sciences": 6.0}}], "source": "ES"}, {"DBLP title": "Hardware-software collaborative complexity reduction scheme for the emerging HEVC intra encoder.", "DBLP authors": ["Muhammad Usman Karim Khan", "Muhammad Shafique", "Mateus Grellert", "J\u00f6rg Henkel"], "year": 2013, "MAG papers": [{"PaperId": 2082262019, "PaperTitle": "hardware software collaborative complexity reduction scheme for the emerging hevc intra encoder", "Year": 2013, "CitationCount": 31, "EstimatedCitation": 54, "Affiliations": {"karlsruhe institute of technology": 4.0}}], "source": "ES"}, {"DBLP title": "Sensitivity analysis for arbitrary activation patterns in real-time systems.", "DBLP authors": ["Moritz Neukirchner", "Sophie Quinton", "Tobias Michaels", "Philip Axer", "Rolf Ernst"], "year": 2013, "MAG papers": [{"PaperId": 2092174933, "PaperTitle": "sensitivity analysis for arbitrary activation patterns in real time systems", "Year": 2013, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"braunschweig university of technology": 5.0}}], "source": "ES"}, {"DBLP title": "PT-AMC: integrating preemption thresholds into mixed-criticality scheduling.", "DBLP authors": ["Qingling Zhao", "Zonghua Gu", "Haibo Zeng"], "year": 2013, "MAG papers": [{"PaperId": 1966746281, "PaperTitle": "pt amc integrating preemption thresholds into mixed criticality scheduling", "Year": 2013, "CitationCount": 34, "EstimatedCitation": 34, "Affiliations": {"mcgill university": 1.0, "zhejiang university": 2.0}}], "source": "ES"}, {"DBLP title": "An elastic mixed-criticality task model and its scheduling algorithm.", "DBLP authors": ["Hang Su", "Dakai Zhu"], "year": 2013, "MAG papers": [{"PaperId": 1992967961, "PaperTitle": "an elastic mixed criticality task model and its scheduling algorithm", "Year": 2013, "CitationCount": 93, "EstimatedCitation": 168, "Affiliations": {"university of texas at san antonio": 2.0}}], "source": "ES"}, {"DBLP title": "An open platform for mixed-criticality real-time ethernet.", "DBLP authors": ["Gonzalo Carvajal", "Sebastian Fischmeister"], "year": 2013, "MAG papers": [{"PaperId": 1984387049, "PaperTitle": "an open platform for mixed criticality real time ethernet", "Year": 2013, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"university of concepcion": 1.0, "university of waterloo": 1.0}}], "source": "ES"}, {"DBLP title": "Modular SoC integration with subsystems: the audio subsystem case.", "DBLP authors": ["Pieter van der Wolf", "Ruud Derwig"], "year": 2013, "MAG papers": [{"PaperId": 2112389849, "PaperTitle": "modular soc integration with subsystems the audio subsystem case", "Year": 2013, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"synopsys": 2.0}}], "source": "ES"}, {"DBLP title": "Configurability in IP subystems: baseband examples.", "DBLP authors": ["Pierre-Xavier Thomas", "Grant Martin", "David Heine", "Dennis Moolenaar", "James Kim"], "year": 2013, "MAG papers": [{"PaperId": 1987141552, "PaperTitle": "configurability in ip subystems baseband examples", "Year": 2013, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"tensilica": 5.0}}], "source": "ES"}, {"DBLP title": "Profit maximization through process variation aware high level synthesis with speed binning.", "DBLP authors": ["Mengying Zhao", "Alex Orailoglu", "Chun Jason Xue"], "year": 2013, "MAG papers": [{"PaperId": 2067330137, "PaperTitle": "profit maximization through process variation aware high level synthesis with speed binning", "Year": 2013, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"city university of hong kong": 2.0, "university of california san diego": 1.0}}], "source": "ES"}, {"DBLP title": "Instruction-set extension under process variation and aging effects.", "DBLP authors": ["Yuko Hara-Azumi", "Farshad Firouzi", "Saman Kiamehr", "Mehdi Baradaran Tahoori"], "year": 2013, "MAG papers": [{"PaperId": 2135520899, "PaperTitle": "instruction set extension under process variation and aging effects", "Year": 2013, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"karlsruhe institute of technology": 3.0, "nara institute of science and technology": 1.0}}], "source": "ES"}, {"DBLP title": "Multispeculative additive trees in high-level synthesis.", "DBLP authors": ["Alberto A. Del Barrio", "Rom\u00e1n Hermida", "Seda Ogrenci Memik", "Jose Manuel Mendias", "Mar\u00eda C. Molina"], "year": 2013, "MAG papers": [{"PaperId": 2043633106, "PaperTitle": "multispeculative additive trees in high level synthesis", "Year": 2013, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"complutense university of madrid": 4.0, "northwestern university": 1.0}}], "source": "ES"}, {"DBLP title": "Multi-pumping for resource reduction in FPGA high-level synthesis.", "DBLP authors": ["Andrew Canis", "Jason Helge Anderson", "Stephen Dean Brown"], "year": 2013, "MAG papers": [{"PaperId": 1972821547, "PaperTitle": "multi pumping for resource reduction in fpga high level synthesis", "Year": 2013, "CitationCount": 29, "EstimatedCitation": 29, "Affiliations": {"university of toronto": 3.0}}], "source": "ES"}, {"DBLP title": "Resource-constrained high-level datapath optimization in ASIP design.", "DBLP authors": ["Yuankai Chen", "Hai Zhou"], "year": 2013, "MAG papers": [{"PaperId": 2088847758, "PaperTitle": "resource constrained high level datapath optimization in asip design", "Year": 2013, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"northwestern university": 2.0}}], "source": "ES"}, {"DBLP title": "Extracting useful computation from error-prone processors for streaming applications.", "DBLP authors": ["Yavuz Yetim", "Margaret Martonosi", "Sharad Malik"], "year": 2013, "MAG papers": [{"PaperId": 2126668243, "PaperTitle": "extracting useful computation from error prone processors for streaming applications", "Year": 2013, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"princeton university": 3.0}}], "source": "ES"}, {"DBLP title": "Orchestrator: a low-cost solution to reduce voltage emergencies for multi-threaded applications.", "DBLP authors": ["Xing Hu", "Guihai Yan", "Yu Hu", "Xiaowei Li"], "year": 2013, "MAG papers": [{"PaperId": 1987272130, "PaperTitle": "orchestrator a low cost solution to reduce voltage emergencies for multi threaded applications", "Year": 2013, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"chinese academy of sciences": 4.0}}], "source": "ES"}, {"DBLP title": "Memory array protection: check on read or check on write?", "DBLP authors": ["Panagiota Nikolaou", "Yiannakis Sazeides", "Lorena Ndreu", "Emre \u00d6zer", "Sachin Idgunji"], "year": 2013, "MAG papers": [{"PaperId": 2062980058, "PaperTitle": "memory array protection check on read or check on write", "Year": 2013, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"university of cyprus": 3.0}}], "source": "ES"}, {"DBLP title": "FaulTM: error detection and recovery using hardware transactional memory.", "DBLP authors": ["Gulay Yalcin", "Osman S. Unsal", "Adri\u00e1n Cristal"], "year": 2013, "MAG papers": [{"PaperId": 2142056519, "PaperTitle": "faultm error detection and recovery using hardware transactional memory", "Year": 2013, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"barcelona supercomputing center": 2.0, "polytechnic university of catalonia": 1.0}}], "source": "ES"}, {"DBLP title": "Ph\u0153nix: reviving MLC blocks as SLC to extend NAND flash devices lifetime.", "DBLP authors": ["Xavier Jimenez", "David Novo", "Paolo Ienne"], "year": 2013, "MAG papers": [], "source": null}, {"DBLP title": "SCC thermal model identification via advanced bias-compensated least-squares.", "DBLP authors": ["Roberto Diversi", "Andrea Bartolini", "Andrea Tilli", "Francesco Beneventi", "Luca Benini"], "year": 2013, "MAG papers": [{"PaperId": 2003390096, "PaperTitle": "scc thermal model identification via advanced bias compensated least squares", "Year": 2013, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"university of bologna": 5.0}}], "source": "ES"}, {"DBLP title": "System and circuit level power modeling of energy-efficient 3D-stacked wide I/O DRAMs.", "DBLP authors": ["Karthik Chandrasekar", "Christian Weis", "Benny Akesson", "Norbert Wehn", "Kees Goossens"], "year": 2013, "MAG papers": [{"PaperId": 2122577223, "PaperTitle": "system and circuit level power modeling of energy efficient 3d stacked wide i o drams", "Year": 2013, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"kaiserslautern university of technology": 2.0, "eindhoven university of technology": 1.0, "polytechnic institute of porto": 1.0, "delft university of technology": 1.0}}], "source": "ES"}, {"DBLP title": "Design of low energy, high performance synchronous and asynchronous 64-point FFT.", "DBLP authors": ["William Lee", "Vikas S. Vij", "Anthony R. Thatcher", "Kenneth S. Stevens"], "year": 2013, "MAG papers": [{"PaperId": 2126172352, "PaperTitle": "design of low energy high performance synchronous and asynchronous 64 point fft", "Year": 2013, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"intel": 1.0, "university of utah": 3.0}}], "source": "ES"}, {"DBLP title": "A multi-level Monte Carlo FPGA accelerator for option pricing in the Heston model.", "DBLP authors": ["Christian de Schryver", "Pedro Torruella", "Norbert Wehn"], "year": 2013, "MAG papers": [{"PaperId": 2159155163, "PaperTitle": "a multi level monte carlo fpga accelerator for option pricing in the heston model", "Year": 2013, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"kaiserslautern university of technology": 3.0}}], "source": "ES"}, {"DBLP title": "Non-speculative double-sampling technique to increase energy-efficiency in a high-performance processor.", "DBLP authors": ["Junyoung Park", "Ameya Chaudhari", "Jacob A. Abraham"], "year": 2013, "MAG papers": [{"PaperId": 2071955191, "PaperTitle": "non speculative double sampling technique to increase energy efficiency in a high performance processor", "Year": 2013, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of texas at austin": 3.0}}], "source": "ES"}, {"DBLP title": "User-aware energy efficient streaming strategy for smartphone based video playback applications.", "DBLP authors": ["Hao Shen", "Qinru Qiu"], "year": 2013, "MAG papers": [{"PaperId": 2032327509, "PaperTitle": "user aware energy efficient streaming strategy for smartphone based video playback applications", "Year": 2013, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"syracuse university": 2.0}}], "source": "ES"}, {"DBLP title": "Utility-aware deferred load balancing in the cloud driven by dynamic pricing of electricity.", "DBLP authors": ["Muhammad Abdullah Adnan", "Rajesh Gupta"], "year": 2013, "MAG papers": [{"PaperId": 2002721923, "PaperTitle": "utility aware deferred load balancing in the cloud driven by dynamic pricing of electricity", "Year": 2013, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"university of california san diego": 2.0}}], "source": "ES"}, {"DBLP title": "Leakage and temperature aware server control for improving energy efficiency in data centers.", "DBLP authors": ["Marina Zapater", "Jos\u00e9 Luis Ayala", "Jos\u00e9 Manuel Moya", "Kalyan Vaidyanathan", "Kenny C. Gross", "Ayse K. Coskun"], "year": 2013, "MAG papers": [{"PaperId": 2103238722, "PaperTitle": "leakage and temperature aware server control for improving energy efficiency in data centers", "Year": 2013, "CitationCount": 36, "EstimatedCitation": 59, "Affiliations": {"oracle corporation": 2.0, "technical university of madrid": 1.0, "boston university": 1.0, "complutense university of madrid": 1.0}}], "source": "ES"}, {"DBLP title": "MTTF-balanced pipeline design.", "DBLP authors": ["Fabian Oboril", "Mehdi Baradaran Tahoori"], "year": 2013, "MAG papers": [{"PaperId": 1973038089, "PaperTitle": "mttf balanced pipeline design", "Year": 2013, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"karlsruhe institute of technology": 2.0}}], "source": "ES"}, {"DBLP title": "Efficient variation-aware statistical dynamic timing analysis for delay test applications.", "DBLP authors": ["Marcus Wagner", "Hans-Joachim Wunderlich"], "year": 2013, "MAG papers": [{"PaperId": 2160547280, "PaperTitle": "efficient variation aware statistical dynamic timing analysis for delay test applications", "Year": 2013, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"university of stuttgart": 2.0}}], "source": "ES"}, {"DBLP title": "SlackProbe: a low overhead in situ on-line timing slack monitoring methodology.", "DBLP authors": ["Liangzhen Lai", "Vikas Chandra", "Robert C. Aitken", "Puneet Gupta"], "year": 2013, "MAG papers": [{"PaperId": 2162709529, "PaperTitle": "slackprobe a low overhead in situ on line timing slack monitoring methodology", "Year": 2013, "CitationCount": 36, "EstimatedCitation": 54, "Affiliations": {"university of california los angeles": 2.0}}], "source": "ES"}, {"DBLP title": "Capturing post-silicon variation by layout-aware path-delay testing.", "DBLP authors": ["Xiaolin Zhang", "Jing Ye", "Yu Hu", "Xiaowei Li"], "year": 2013, "MAG papers": [{"PaperId": 2042026478, "PaperTitle": "capturing post silicon variation by layout aware path delay testing", "Year": 2013, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"chinese academy of sciences": 4.0}}], "source": "ES"}, {"DBLP title": "Adaptive reduction of the frequency search space for multi-vdd digital circuits.", "DBLP authors": ["Chandra K. H. Suresh", "Ender Yilmaz", "Sule Ozev", "Ozgur Sinanoglu"], "year": 2013, "MAG papers": [{"PaperId": 2000174955, "PaperTitle": "adaptive reduction of the frequency search space for multi vdd digital circuits", "Year": 2013, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"new york university abu dhabi": 2.0, "arizona state university": 2.0}}], "source": "ES"}, {"DBLP title": "FIFO cache analysis for WCET estimation: a quantitative approach.", "DBLP authors": ["Nan Guan", "Xinping Yang", "Mingsong Lv", "Wang Yi"], "year": 2013, "MAG papers": [{"PaperId": 2120587850, "PaperTitle": "fifo cache analysis for wcet estimation a quantitative approach", "Year": 2013, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"uppsala university": 1.0, "northeastern university": 3.0}}], "source": "ES"}, {"DBLP title": "Timing analysis of multi-mode applications on AUTOSAR conform multi-core systems.", "DBLP authors": ["Mircea Negrean", "Sebastian Klawitter", "Rolf Ernst"], "year": 2013, "MAG papers": [{"PaperId": 1977247888, "PaperTitle": "timing analysis of multi mode applications on autosar conform multi core systems", "Year": 2013, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"braunschweig university of technology": 3.0}}], "source": "ES"}, {"DBLP title": "Bounding SDRAM interference: detailed analysis vs. latency-rate analysis.", "DBLP authors": ["Hardik Shah", "Alois C. Knoll", "Benny Akesson"], "year": 2013, "MAG papers": [{"PaperId": 2151742474, "PaperTitle": "bounding sdram interference detailed analysis vs latency rate analysis", "Year": 2013, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"international student exchange programs": 1.0, "technische universitat munchen": 1.0}}], "source": "ES"}, {"DBLP title": "Role of design in multiple patterning: technology development, design enablement and process control.", "DBLP authors": ["Rani S. Ghaida", "Puneet Gupta"], "year": 2013, "MAG papers": [{"PaperId": 1980884730, "PaperTitle": "role of design in multiple patterning technology development design enablement and process control", "Year": 2013, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"globalfoundries": 1.0, "university of california los angeles": 1.0}}], "source": "ES"}, {"DBLP title": "Overcoming post-silicon validation challenges through quick error detection (QED).", "DBLP authors": ["David Lin", "Ted Hong", "Yanjing Li", "Farzan Fallah", "Donald S. Gardner", "Nagib Hakim", "Subhasish Mitra"], "year": 2013, "MAG papers": [{"PaperId": 2124393844, "PaperTitle": "overcoming post silicon validation challenges through quick error detection qed", "Year": 2013, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"stanford university": 5.0, "intel": 2.0}}], "source": "ES"}, {"DBLP title": "Stochastic degradation modeling and simulation for analog integrated circuits in nanometer CMOS.", "DBLP authors": ["Georges G. E. Gielen", "Elie Maricau"], "year": 2013, "MAG papers": [{"PaperId": 2086022517, "PaperTitle": "stochastic degradation modeling and simulation for analog integrated circuits in nanometer cmos", "Year": 2013, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"katholieke universiteit leuven": 2.0}}], "source": "ES"}, {"DBLP title": "A transition-signaling bundled data NoC switch architecture for cost-effective GALS multicore systems.", "DBLP authors": ["Alberto Ghiribaldi", "Davide Bertozzi", "Steven M. Nowick"], "year": 2013, "MAG papers": [{"PaperId": 1971571455, "PaperTitle": "a transition signaling bundled data noc switch architecture for cost effective gals multicore systems", "Year": 2013, "CitationCount": 39, "EstimatedCitation": 58, "Affiliations": {"university of ferrara": 2.0, "columbia university": 1.0}}], "source": "ES"}, {"DBLP title": "SMART: a single-cycle reconfigurable NoC for SoC applications.", "DBLP authors": ["Chia-Hsin Owen Chen", "Sunghyun Park", "Tushar Krishna", "Suvinay Subramanian", "Anantha P. Chandrakasan", "Li-Shiuan Peh"], "year": 2013, "MAG papers": [{"PaperId": 2095996718, "PaperTitle": "smart a single cycle reconfigurable noc for soc applications", "Year": 2013, "CitationCount": 62, "EstimatedCitation": 109, "Affiliations": {}}, {"PaperId": 2179513480, "PaperTitle": "smart a single cycle reconfigurable noc for soc applications", "Year": 2013, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Switch folding: network-on-chip routers with time-multiplexed output ports.", "DBLP authors": ["Giorgos Dimitrakopoulos", "N. Georgiadis", "Chrysostomos Nicopoulos", "Emmanouil Kalligeros"], "year": 2013, "MAG papers": [{"PaperId": 2015228902, "PaperTitle": "switch folding network on chip routers with time multiplexed output ports", "Year": 2013, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"university of cyprus": 2.0, "university of the aegean": 1.0, "democritus university of thrace": 1.0}}], "source": "ES"}, {"DBLP title": "An efficient network on-chip architecture based on isolating local and non-local communications.", "DBLP authors": ["Vahideh Akhlaghi", "Mehdi Kamal", "Ali Afzali-Kusha", "Massoud Pedram"], "year": 2013, "MAG papers": [{"PaperId": 2055837136, "PaperTitle": "an efficient network on chip architecture based on isolating local and non local communications", "Year": 2013, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"university of tehran": 3.0}}], "source": "ES"}, {"DBLP title": "SVR-NoC: a performance analysis tool for network-on-chips using learning-based support vector regression model.", "DBLP authors": ["Zhiliang Qian", "Da-Cheng Juan", "Paul Bogdan", "Chi-Ying Tsui", "Diana Marculescu", "Radu Marculescu"], "year": 2013, "MAG papers": [{"PaperId": 2036038163, "PaperTitle": "svr noc a performance analysis tool for network on chips using learning based support vector regression model", "Year": 2013, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"university of southern california": 1.0, "hong kong university of science and technology": 2.0, "carnegie mellon university": 3.0}}], "source": "ES"}, {"DBLP title": "MALEC: a multiple access low energy cache.", "DBLP authors": ["Matthias Boettcher", "Giacomo Gabrielli", "Bashir M. Al-Hashimi", "Danny Kershaw"], "year": 2013, "MAG papers": [{"PaperId": 2088906702, "PaperTitle": "malec a multiple access low energy cache", "Year": 2013, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"nxp semiconductors": 1.0, "university of southampton": 2.0}}], "source": "ES"}, {"DBLP title": "TreeFTL: efficient RAM management for high performance of NAND flash-based storage systems.", "DBLP authors": ["Chundong Wang", "Weng-Fai Wong"], "year": 2013, "MAG papers": [{"PaperId": 2050879928, "PaperTitle": "treeftl efficient ram management for high performance of nand flash based storage systems", "Year": 2013, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"national university of singapore": 2.0}}], "source": "ES"}, {"DBLP title": "DA-RAID-5: a disturb aware data protection technique for NAND flash storage systems.", "DBLP authors": ["Jie Guo", "Wujie Wen", "Yaojun Zhang", "Sicheng Li", "Hai Li", "Yiran Chen"], "year": 2013, "MAG papers": [{"PaperId": 2017904468, "PaperTitle": "da raid 5 a disturb aware data protection technique for nand flash storage systems", "Year": 2013, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"new york university": 1.0, "university of pittsburgh": 5.0}}], "source": "ES"}, {"DBLP title": "Exploiting subarrays inside a bank to improve phase change memory performance.", "DBLP authors": ["Jianhui Yue", "Yifeng Zhu"], "year": 2013, "MAG papers": [{"PaperId": 1996288726, "PaperTitle": "exploiting subarrays inside a bank to improve phase change memory performance", "Year": 2013, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"university of maine": 2.0}}], "source": "ES"}, {"DBLP title": "Future of GPGPU micro-architectural parameters.", "DBLP authors": ["Cedric Nugteren", "Gert-Jan van den Braak", "Henk Corporaal"], "year": 2013, "MAG papers": [{"PaperId": 2113872349, "PaperTitle": "future of gpgpu micro architectural parameters", "Year": 2013, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"eindhoven university of technology": 3.0}}], "source": "ES"}, {"DBLP title": "Synchronizing code execution on ultra-low-power embedded multi-channel signal analysis platforms.", "DBLP authors": ["Ahmed Yasir Dogan", "Rub\u00e9n Braojos", "Jeremy Constantin", "Giovanni Ansaloni", "Andreas Burg", "David Atienza"], "year": 2013, "MAG papers": [{"PaperId": 2008359398, "PaperTitle": "synchronizing code execution on ultra low power embedded multi channel signal analysis platforms", "Year": 2013, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"ecole polytechnique federale de lausanne": 6.0}}], "source": "ES"}, {"DBLP title": "Using synchronization stalls in power-aware accelerators.", "DBLP authors": ["Ali Jooya", "Amirali Baniasadi"], "year": 2013, "MAG papers": [{"PaperId": 1997758669, "PaperTitle": "using synchronization stalls in power aware accelerators", "Year": 2013, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of victoria": 2.0}}], "source": "ES"}, {"DBLP title": "Comprehensive analysis of software countermeasures against fault attacks.", "DBLP authors": ["Nikolaus Thei\u00dfing", "Dominik Merli", "Michael Smola", "Frederic Stumpf", "Georg Sigl"], "year": 2013, "MAG papers": [{"PaperId": 2011474425, "PaperTitle": "comprehensive analysis of software countermeasures against fault attacks", "Year": 2013, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"technische universitat munchen": 1.0, "infineon technologies": 1.0, "national experimental university of the armed forces": 1.0}}], "source": "ES"}, {"DBLP title": "An EDA-friendly protection scheme against side-channel attacks.", "DBLP authors": ["Ali Galip Bayrak", "Nikola Velickovic", "Francesco Regazzoni", "David Novo", "Philip Brisk", "Paolo Ienne"], "year": 2013, "MAG papers": [{"PaperId": 2027163108, "PaperTitle": "an eda friendly protection scheme against side channel attacks", "Year": 2013, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"university of lugano": 1.0, "university of california riverside": 1.0, "ecole polytechnique federale de lausanne": 4.0}}], "source": "ES"}, {"DBLP title": "Design and implementation of a group-based RO PUF.", "DBLP authors": ["Chi-En Daniel Yin", "Gang Qu", "Qiang Zhou"], "year": 2013, "MAG papers": [{"PaperId": 2164844110, "PaperTitle": "design and implementation of a group based ro puf", "Year": 2013, "CitationCount": 36, "EstimatedCitation": 55, "Affiliations": {"university of maryland college park": 2.0, "tsinghua university": 1.0}}], "source": "ES"}, {"DBLP title": "ClockPUF: physical unclonable functions based on clock networks.", "DBLP authors": ["Yida Yao", "MyungBo Kim", "Jianmin Li", "Igor L. Markov", "Farinaz Koushanfar"], "year": 2013, "MAG papers": [{"PaperId": 2105107804, "PaperTitle": "clockpuf physical unclonable functions based on clock networks", "Year": 2013, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"university of michigan": 4.0, "rice university": 1.0}}], "source": "ES"}, {"DBLP title": "Memristor PUFs: a new generation of memory-based physically unclonable functions.", "DBLP authors": ["Patrick Koeberl", "\u00dcnal Ko\u00e7abas", "Ahmad-Reza Sadeghi"], "year": 2013, "MAG papers": [{"PaperId": 2054637470, "PaperTitle": "memristor pufs a new generation of memory based physically unclonable functions", "Year": 2013, "CitationCount": 75, "EstimatedCitation": 112, "Affiliations": {"intel": 2.0, "technische universitat darmstadt": 1.0}}], "source": "ES"}, {"DBLP title": "Wireless sensor network simulation for security and performance analysis.", "DBLP authors": ["\u00c1lvaro D\u00edaz Su\u00e1rez", "Pablo S\u00e1nchez Espeso", "Juan Sancho", "Juan Rico"], "year": 2013, "MAG papers": [{"PaperId": 2012571659, "PaperTitle": "wireless sensor network simulation for security and performance analysis", "Year": 2013, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"university of cantabria": 2.0}}], "source": "ES"}, {"DBLP title": "Accurate QBF-based test pattern generation in presence of unknown values.", "DBLP authors": ["Stefan Hillebrecht", "Michael A. Kochte", "Dominik Erb", "Hans-Joachim Wunderlich", "Bernd Becker"], "year": 2013, "MAG papers": [{"PaperId": 2099675301, "PaperTitle": "accurate qbf based test pattern generation in presence of unknown values", "Year": 2013, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"university of stuttgart": 2.0, "university of freiburg": 3.0}}], "source": "ES"}, {"DBLP title": "Test solution for data retention faults in low-power SRAMs.", "DBLP authors": ["Leonardo Bonet Zordan", "Alberto Bosio", "Luigi Dilillo", "Patrick Girard", "Aida Todri", "Arnaud Virazel", "Nabil Badereddine"], "year": 2013, "MAG papers": [{"PaperId": 2071079746, "PaperTitle": "test solution for data retention faults in low power srams", "Year": 2013, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"university of montpellier": 6.0, "intel mobile communications": 1.0}}], "source": "ES"}, {"DBLP title": "Efficient SAT-based dynamic compaction and relaxation for longest sensitizable paths.", "DBLP authors": ["Matthias Sauer", "Sven Reimer", "Tobias Schubert", "Ilia Polian", "Bernd Becker"], "year": 2013, "MAG papers": [{"PaperId": 1966107738, "PaperTitle": "efficient sat based dynamic compaction and relaxation for longest sensitizable paths", "Year": 2013, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"university of passau": 1.0, "university of freiburg": 4.0}}], "source": "ES"}, {"DBLP title": "Process-variation-aware Iddq diagnosis for nano-scale CMOS designs - the first step.", "DBLP authors": ["Chia-Ling Chang", "Charles H.-P. Wen", "Jayanta Bhadra"], "year": 2013, "MAG papers": [{"PaperId": 2069888583, "PaperTitle": "process variation aware iddq diagnosis for nano scale cmos designs the first step", "Year": 2013, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"freescale semiconductor": 1.0, "national chiao tung university": 2.0}}], "source": "ES"}, {"DBLP title": "Experiences with mobile processors for energy efficient HPC.", "DBLP authors": ["Nikola Rajovic", "Alejandro Rico", "James Vipond", "Isaac Gelado", "Nikola Puzovic", "Alex Ram\u00edrez"], "year": 2013, "MAG papers": [{"PaperId": 2090169197, "PaperTitle": "experiences with mobile processors for energy efficient hpc", "Year": 2013, "CitationCount": 33, "EstimatedCitation": 66, "Affiliations": {"polytechnic university of catalonia": 3.0, "barcelona supercomputing center": 3.0}}], "source": "ES"}, {"DBLP title": "Energy-efficient in-memory database computing.", "DBLP authors": ["Wolfgang Lehner"], "year": 2013, "MAG papers": [{"PaperId": 2158770323, "PaperTitle": "energy efficient in memory database computing", "Year": 2013, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"dresden university of technology": 1.0}}], "source": "ES"}, {"DBLP title": "Performance analysis of HPC applications on low-power embedded platforms.", "DBLP authors": ["Luka Stanisic", "Brice Videau", "Johan Cronsioe", "Augustin Degomme", "Vania Marangozova-Martin", "Arnaud Legrand", "Jean-Fran\u00e7ois M\u00e9haut"], "year": 2013, "MAG papers": [{"PaperId": 2052626411, "PaperTitle": "performance analysis of hpc applications on low power embedded platforms", "Year": 2013, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"university of grenoble": 7.0}}], "source": "ES"}, {"DBLP title": "A hybrid approach for fast and accurate trace signal selection for post-silicon debug.", "DBLP authors": ["Min Li", "Azadeh Davoodi"], "year": 2013, "MAG papers": [{"PaperId": 2077745494, "PaperTitle": "a hybrid approach for fast and accurate trace signal selection for post silicon debug", "Year": 2013, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"university of wisconsin madison": 2.0}}], "source": "ES"}, {"DBLP title": "Machine learning-based anomaly detection for post-silicon bug diagnosis.", "DBLP authors": ["Andrew DeOrio", "Qingkun Li", "Matthew Burgess", "Valeria Bertacco"], "year": 2013, "MAG papers": [{"PaperId": 2109892789, "PaperTitle": "machine learning based anomaly detection for post silicon bug diagnosis", "Year": 2013, "CitationCount": 28, "EstimatedCitation": 58, "Affiliations": {"university of michigan": 4.0}}], "source": "ES"}, {"DBLP title": "Space sensitive cache dumping for post-silicon validation.", "DBLP authors": ["Sandeep Chandran", "Smruti R. Sarangi", "Preeti Ranjan Panda"], "year": 2013, "MAG papers": [{"PaperId": 2016333800, "PaperTitle": "space sensitive cache dumping for post silicon validation", "Year": 2013, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"indian institute of technology delhi": 3.0}}], "source": "ES"}, {"DBLP title": "Fast and accurate BER estimation methodology for I/O links based on extreme value theory.", "DBLP authors": ["Alessandro Cevrero", "Nestor E. Evmorfopoulos", "Charalampos Antoniadis", "Paolo Ienne", "Yusuf Leblebici", "Andreas Burg", "Georgios I. Stamoulis"], "year": 2013, "MAG papers": [{"PaperId": 2020083975, "PaperTitle": "fast and accurate ber estimation methodology for i o links based on extreme value theory", "Year": 2013, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"ecole polytechnique federale de lausanne": 3.0, "university of thessaly": 3.0}}], "source": "ES"}, {"DBLP title": "Automated determination of top level control signals.", "DBLP authors": ["Rohit Kumar Jain", "Praveen Tiwari", "Soumen Ghosh"], "year": 2013, "MAG papers": [{"PaperId": 2085658019, "PaperTitle": "automated determination of top level control signals", "Year": 2013, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"synopsys": 3.0}}], "source": "ES"}, {"DBLP title": "A cache design for probabilistically analysable real-time systems.", "DBLP authors": ["Leonidas Kosmidis", "Jaume Abella", "Eduardo Qui\u00f1ones", "Francisco J. Cazorla"], "year": 2013, "MAG papers": [{"PaperId": 2051825851, "PaperTitle": "a cache design for probabilistically analysable real time systems", "Year": 2013, "CitationCount": 76, "EstimatedCitation": 122, "Affiliations": {"polytechnic university of catalonia": 1.0, "barcelona supercomputing center": 2.0, "spanish national research council": 1.0}}], "source": "ES"}, {"DBLP title": "MARTHA: architecture for control and emulation of power electronics and smart grid systems.", "DBLP authors": ["Michel A. Kinsy", "Ivan Celanovic", "Omer Khan", "Srinivas Devadas"], "year": 2013, "MAG papers": [{"PaperId": 1997378681, "PaperTitle": "martha architecture for control and emulation of power electronics and smart grid systems", "Year": 2013, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"massachusetts institute of technology": 3.0, "university of connecticut": 1.0}}], "source": "ES"}, {"DBLP title": "Conservative open-page policy for mixed time-criticality memory controllers.", "DBLP authors": ["Sven Goossens", "Benny Akesson", "Kees Goossens"], "year": 2013, "MAG papers": [{"PaperId": 2148543770, "PaperTitle": "conservative open page policy for mixed time criticality memory controllers", "Year": 2013, "CitationCount": 52, "EstimatedCitation": 74, "Affiliations": {"eindhoven university of technology": 2.0, "polytechnic institute of porto": 1.0}}], "source": "ES"}, {"DBLP title": "An efficient and flexible hardware support for accelerating synchronization operations on the STHORM many-core architecture.", "DBLP authors": ["Farhat Thabet", "Yves Lhuillier", "Caaliph Andriamisaina", "Jean-Marc Philippe", "Rapha\u00ebl David"], "year": 2013, "MAG papers": [{"PaperId": 2091976148, "PaperTitle": "an efficient and flexible hardware support for accelerating synchronization operations on the sthorm many core architecture", "Year": 2013, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Hot-swapping architecture with back-biased testing for mitigation of permanent faults in functional unit array.", "DBLP authors": ["Zolt\u00e1n Endre R\u00e1kossy", "Masayuki Hiromoto", "Hiroshi Tsutsui", "Takashi Sato", "Yukihiro Nakamura", "Hiroyuki Ochi"], "year": 2013, "MAG papers": [{"PaperId": 2000704182, "PaperTitle": "hot swapping architecture with back biased testing for mitigation of permanent faults in functional unit array", "Year": 2013, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"kyoto university": 5.0, "ritsumeikan university": 1.0}}], "source": "ES"}, {"DBLP title": "Variation-tolerant OpenMP tasking on tightly-coupled processor clusters.", "DBLP authors": ["Abbas Rahimi", "Andrea Marongiu", "Paolo Burgio", "Rajesh K. Gupta", "Luca Benini"], "year": 2013, "MAG papers": [{"PaperId": 1996775645, "PaperTitle": "variation tolerant openmp tasking on tightly coupled processor clusters", "Year": 2013, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"university of bologna": 3.0, "university of california san diego": 2.0}}], "source": "ES"}, {"DBLP title": "Accurate and efficient reliability estimation techniques during ADL-driven embedded processor design.", "DBLP authors": ["Zheng Wang", "Kapil Singh", "Chao Chen", "Anupam Chattopadhyay"], "year": 2013, "MAG papers": [{"PaperId": 2094996433, "PaperTitle": "accurate and efficient reliability estimation techniques during adl driven embedded processor design", "Year": 2013, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"indian institute of technology kanpur": 1.0, "rwth aachen university": 3.0}}], "source": "ES"}, {"DBLP title": "Handling discontinuous effects in modeling spatial correlation of wafer-level analog/RF tests.", "DBLP authors": ["Ke Huang", "Nathan Kupp", "John M. Carulli Jr.", "Yiorgos Makris"], "year": 2013, "MAG papers": [{"PaperId": 2085621559, "PaperTitle": "handling discontinuous effects in modeling spatial correlation of wafer level analog rf tests", "Year": 2013, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"yale university": 1.0, "texas instruments": 1.0, "university of texas at dallas": 2.0}}], "source": "ES"}, {"DBLP title": "Fault detection, real-time error recovery, and experimental demonstration for digital microfluidic biochips.", "DBLP authors": ["Kai Hu", "Bang-Ning Hsu", "Andrew Madison", "Krishnendu Chakrabarty", "Richard B. Fair"], "year": 2013, "MAG papers": [{"PaperId": 2007107730, "PaperTitle": "fault detection real time error recovery and experimental demonstration for digital microfluidic biochips", "Year": 2013, "CitationCount": 46, "EstimatedCitation": 66, "Affiliations": {"duke university": 5.0}}], "source": "ES"}, {"DBLP title": "Fault analysis and simulation of large scale industrial mixed-signal circuits.", "DBLP authors": ["Ender Yilmaz", "Geoff Shofner", "LeRoy Winemberg", "Sule Ozev"], "year": 2013, "MAG papers": [{"PaperId": 2014417962, "PaperTitle": "fault analysis and simulation of large scale industrial mixed signal circuits", "Year": 2013, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"arizona state university": 1.0, "freescale semiconductor": 3.0}}], "source": "ES"}, {"DBLP title": "Electrical calibration of spring-mass MEMS capacitive accelerometers.", "DBLP authors": ["Lingfei Deng", "Vinay Kundur", "Naveen Sai Jangala Naga", "Muhlis Kenan Ozel", "Ender Yilmaz", "Sule Ozev", "Bertan Bakkaloglu", "Sayfe Kiaei", "Divya Pratab", "Tehmoor Dar"], "year": 2013, "MAG papers": [{"PaperId": 1996855128, "PaperTitle": "electrical calibration of spring mass mems capacitive accelerometers", "Year": 2013, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"arizona state university": 7.0, "freescale semiconductor": 3.0}}], "source": "ES"}, {"DBLP title": "Optimizing remote accesses for offloaded kernels: application to high-level synthesis for FPGA.", "DBLP authors": ["Christophe Alias", "Alain Darte", "Alexandru Plesco"], "year": 2013, "MAG papers": [{"PaperId": 1975366360, "PaperTitle": "optimizing remote accesses for offloaded kernels application to high level synthesis for fpga", "Year": 2013, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": {"ecole normale superieure de lyon": 3.0}}], "source": "ES"}, {"DBLP title": "Sequentially constructive concurrency: a conservative extension of the synchronous model of computation.", "DBLP authors": ["Reinhard von Hanxleden", "Michael Mendler", "Joaqu\u00edn Aguado", "Bj\u00f6rn Duderstadt", "Insa Fuhrmann", "Christian Motika", "Stephen Mercer", "Owen O'Brien"], "year": 2013, "MAG papers": [{"PaperId": 2060008798, "PaperTitle": "sequentially constructive concurrency a conservative extension of the synchronous model of computation", "Year": 2013, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"university of kiel": 4.0, "national instruments": 2.0, "university of bamberg": 2.0}}], "source": "ES"}, {"DBLP title": "Fast and accurate cache modeling in source-level simulation of embedded software.", "DBLP authors": ["Zhonglei Wang", "J\u00f6rg Henkel"], "year": 2013, "MAG papers": [{"PaperId": 2091866279, "PaperTitle": "fast and accurate cache modeling in source level simulation of embedded software", "Year": 2013, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"karlsruhe institute of technology": 2.0}}], "source": "ES"}, {"DBLP title": "Automatic and efficient heap data management for limited local memory multicore architectures.", "DBLP authors": ["Ke Bai", "Aviral Shrivastava"], "year": 2013, "MAG papers": [{"PaperId": 2091868245, "PaperTitle": "automatic and efficient heap data management for limited local memory multicore architectures", "Year": 2013, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": {"arizona state university": 2.0}}], "source": "ES"}, {"DBLP title": "Software enabled wear-leveling for hybrid PCM main memory on embedded systems.", "DBLP authors": ["Jingtong Hu", "Qingfeng Zhuge", "Chun Jason Xue", "Wei-Che Tseng", "Edwin Hsing-Mean Sha"], "year": 2013, "MAG papers": [{"PaperId": 2002226195, "PaperTitle": "software enabled wear leveling for hybrid pcm main memory on embedded systems", "Year": 2013, "CitationCount": 57, "EstimatedCitation": 82, "Affiliations": {"university of texas at dallas": 3.0, "city university of hong kong": 1.0, "chongqing university": 1.0}}], "source": "ES"}, {"DBLP title": "Probabilistic timing analysis on conventional cache designs.", "DBLP authors": ["Leonidas Kosmidis", "Charlie Curtsinger", "Eduardo Qui\u00f1ones", "Jaume Abella", "Emery D. Berger", "Francisco J. Cazorla"], "year": 2013, "MAG papers": [{"PaperId": 1992905533, "PaperTitle": "probabilistic timing analysis on conventional cache designs", "Year": 2013, "CitationCount": 40, "EstimatedCitation": 67, "Affiliations": {"university of massachusetts amherst": 2.0, "barcelona supercomputing center": 2.0, "polytechnic university of catalonia": 1.0, "spanish national research council": 1.0}}], "source": "ES"}, {"DBLP title": "Ultra-wide voltage range designs in fully-depleted silicon-on-insulator FETs.", "DBLP authors": ["Edith Beign\u00e9", "Alexandre Valentian", "Bastien Giraud", "Olivier Thomas", "Thomas Benoist", "Yvain Thonnart", "Serge Bernard", "Guillaume Moritz", "Olivier Billoint", "Y. Maneglia", "Philippe Flatresse", "Jean-Philippe Noel", "Fady Abouzeid", "Bertrand Pelloux-Prayer", "Anuj Grover", "Sylvain Clerc", "Philippe Roche", "Julien Le Coz", "Sylvain Engels", "Robin Wilson"], "year": 2013, "MAG papers": [{"PaperId": 2091531792, "PaperTitle": "ultra wide voltage range designs in fully depleted silicon on insulator fets", "Year": 2013, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"stmicroelectronics": 10.0}}], "source": "ES"}, {"DBLP title": "Carbon nanotube circuits: opportunities and challenges.", "DBLP authors": ["Hai Wei", "Max M. Shulaker", "Gage Hills", "Hong-Yu Chen", "Chi-Shuen Lee", "Luckshitha Liyanage", "Jie Zhang", "H.-S. Philip Wong", "Subhasish Mitra"], "year": 2013, "MAG papers": [{"PaperId": 2036503846, "PaperTitle": "carbon nanotube circuits opportunities and challenges", "Year": 2013, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"stanford university": 9.0}}], "source": "ES"}, {"DBLP title": "Vertically-stacked double-gate nanowire FETs with controllable polarity: from devices to regular ASICs.", "DBLP authors": ["Pierre-Emmanuel Gaillardon", "Luca Gaetano Amar\u00f9", "Shashikanth Bobba", "Michele De Marchi", "Davide Sacchetto", "Yusuf Leblebici", "Giovanni De Micheli"], "year": 2013, "MAG papers": [{"PaperId": 2126596980, "PaperTitle": "vertically stacked double gate nanowire fets with controllable polarity from devices to regular asics", "Year": 2013, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"ecole polytechnique federale de lausanne": 7.0}}], "source": "ES"}, {"DBLP title": "On-the-fly verification of memory consistency with concurrent relaxed scoreboards.", "DBLP authors": ["Leandro S. Freitas", "Eberle A. Rambo", "Luiz C. V. dos Santos"], "year": 2013, "MAG papers": [{"PaperId": 2051821475, "PaperTitle": "on the fly verification of memory consistency with concurrent relaxed scoreboards", "Year": 2013, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"universidade federal de santa catarina": 3.0}}], "source": "ES"}, {"DBLP title": "Fast cache simulation for host-compiled simulation of embedded software.", "DBLP authors": ["Kun Lu", "Daniel Mueller-Gritschneder", "Ulf Schlichtmann"], "year": 2013, "MAG papers": [{"PaperId": 1990942162, "PaperTitle": "fast cache simulation for host compiled simulation of embedded software", "Year": 2013, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"technische universitat munchen": 3.0}}], "source": "ES"}, {"DBLP title": "A critical-section-level timing synchronization approach for deterministic multi-core instruction set simulations.", "DBLP authors": ["Fan-Wei Yu", "Bo-Han Zeng", "Yu-Hung Huang", "Hsin-I Wu", "Che-Rung Lee", "Ren-Song Tsay"], "year": 2013, "MAG papers": [{"PaperId": 2046753561, "PaperTitle": "a critical section level timing synchronization approach for deterministic multi core instruction set simulations", "Year": 2013, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"national tsing hua university": 6.0}}], "source": "ES"}, {"DBLP title": "Multi-level phase analysis for sampling simulation.", "DBLP authors": ["Jiaxin Li", "Weihua Zhang", "Haibo Chen", "Binyu Zang"], "year": 2013, "MAG papers": [{"PaperId": 2089211807, "PaperTitle": "multi level phase analysis for sampling simulation", "Year": 2013, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"fudan university": 3.0, "shanghai jiao tong university": 1.0}}], "source": "ES"}, {"DBLP title": "Hypervised transient SPICE simulations of large netlists & workloads on multi-processor systems.", "DBLP authors": ["Grigorios Lyras", "Dimitrios Rodopoulos", "Antonis Papanikolaou", "Dimitrios Soudris"], "year": 2013, "MAG papers": [{"PaperId": 1976320243, "PaperTitle": "hypervised transient spice simulations of large netlists workloads on multi processor systems", "Year": 2013, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"national technical university of athens": 4.0}}], "source": "ES"}, {"DBLP title": "A meta-model assisted coprocessor synthesis framework for compiler/architecture parameters customization.", "DBLP authors": ["Sotirios Xydis", "Gianluca Palermo", "Vittorio Zaccaria", "Cristina Silvano"], "year": 2013, "MAG papers": [{"PaperId": 2076592191, "PaperTitle": "a meta model assisted coprocessor synthesis framework for compiler architecture parameters customization", "Year": 2013, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"polytechnic university of milan": 4.0}}], "source": "ES"}, {"DBLP title": "Energy-efficient memory hierarchy for motion and disparity estimation in multiview video coding.", "DBLP authors": ["Felipe Sampaio", "Bruno Zatt", "Muhammad Shafique", "Luciano Volcan Agostini", "Sergio Bampi", "J\u00f6rg Henkel"], "year": 2013, "MAG papers": [{"PaperId": 1969297571, "PaperTitle": "energy efficient memory hierarchy for motion and disparity estimation in multiview video coding", "Year": 2013, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"universidade federal do rio grande do sul": 3.0, "universidade federal de pelotas": 1.0, "karlsruhe institute of technology": 2.0}}], "source": "ES"}, {"DBLP title": "Improving simulation speed and accuracy for many-core embedded platforms with ensemble models.", "DBLP authors": ["Edoardo Paone", "Nazanin Vahabi", "Vittorio Zaccaria", "Cristina Silvano", "Diego Melpignano", "Germain Haugou", "Thierry Lepley"], "year": 2013, "MAG papers": [{"PaperId": 2016883306, "PaperTitle": "improving simulation speed and accuracy for many core embedded platforms with ensemble models", "Year": 2013, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"polytechnic university of milan": 4.0, "stmicroelectronics": 3.0}}], "source": "ES"}, {"DBLP title": "Statically-scheduled application-specific processor design: a case-study on MMSE MIMO equalization.", "DBLP authors": ["Mostafa Rizk", "Amer Baghdadi", "Michel J\u00e9z\u00e9quel", "Yasser Mohana", "Youssef Atat"], "year": 2013, "MAG papers": [{"PaperId": 2053466221, "PaperTitle": "statically scheduled application specific processor design a case study on mmse mimo equalization", "Year": 2013, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"ecole nationale superieure des telecommunications de bretagne": 3.0, "lebanese university": 2.0}}], "source": "ES"}, {"DBLP title": "Exploring resource mapping policies for dynamic clustering on NoC-based MPSoCs.", "DBLP authors": ["Gustavo Gir\u00e3o", "Thiago Santini", "Fl\u00e1vio Rech Wagner"], "year": 2013, "MAG papers": [{"PaperId": 2085219127, "PaperTitle": "exploring resource mapping policies for dynamic clustering on noc based mpsocs", "Year": 2013, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"universidade federal do rio grande do sul": 3.0}}], "source": "ES"}, {"DBLP title": "Characterizing the performance benefits of fused CPU/GPU systems using FusionSim.", "DBLP authors": ["Vitaly Zakharenko", "Tor M. Aamodt", "Andreas Moshovos"], "year": 2013, "MAG papers": [{"PaperId": 2157158468, "PaperTitle": "characterizing the performance benefits of fused cpu gpu systems using fusionsim", "Year": 2013, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"university of toronto": 2.0, "university of british columbia": 1.0}}], "source": "ES"}, {"DBLP title": "Reliability-driven task mapping for lifetime extension of networks-on-chip based multiprocessor systems.", "DBLP authors": ["Anup Das", "Akash Kumar", "Bharadwaj Veeravalli"], "year": 2013, "MAG papers": [{"PaperId": 2031853729, "PaperTitle": "reliability driven task mapping for lifetime extension of networks on chip based multiprocessor systems", "Year": 2013, "CitationCount": 64, "EstimatedCitation": 88, "Affiliations": {"national university of singapore": 3.0}}], "source": "ES"}, {"DBLP title": "A work-stealing scheduling framework supporting fault tolerance.", "DBLP authors": ["Yizhuo Wang", "Weixing Ji", "Feng Shi", "Qi Zuo"], "year": 2013, "MAG papers": [{"PaperId": 1980625250, "PaperTitle": "a work stealing scheduling framework supporting fault tolerance", "Year": 2013, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"beijing institute of technology": 4.0}}], "source": "ES"}, {"DBLP title": "A cost-effective selective TMR for heterogeneous coarse-grained reconfigurable architectures based on DFG-level vulnerability analysis.", "DBLP authors": ["Takashi Imagawa", "Hiroshi Tsutsui", "Hiroyuki Ochi", "Takashi Sato"], "year": 2013, "MAG papers": [{"PaperId": 1998954845, "PaperTitle": "a cost effective selective tmr for heterogeneous coarse grained reconfigurable architectures based on dfg level vulnerability analysis", "Year": 2013, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"kyoto university": 4.0}}], "source": "ES"}, {"DBLP title": "CSER: HW/SW configurable soft-error resiliency for application specific instruction-set processors.", "DBLP authors": ["Tuo Li", "Muhammad Shafique", "Semeen Rehman", "Swarnalatha Radhakrishnan", "Roshan G. Ragel", "Jude Angelo Ambrose", "J\u00f6rg Henkel", "Sri Parameswaran"], "year": 2013, "MAG papers": [{"PaperId": 1978239905, "PaperTitle": "cser hw sw configurable soft error resiliency for application specific instruction set processors", "Year": 2013, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"university of new south wales": 5.0, "karlsruhe institute of technology": 3.0}}], "source": "ES"}, {"DBLP title": "Reliability analysis for integrated circuit amplifiers used in neural measurement systems.", "DBLP authors": ["Nico Hellwege", "Nils Heidmann", "Dagmar Peters-Drolshagen", "Steffen Paul"], "year": 2013, "MAG papers": [{"PaperId": 1977549810, "PaperTitle": "reliability analysis for integrated circuit amplifiers used in neural measurement systems", "Year": 2013, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"university of bremen": 4.0}}], "source": "ES"}, {"DBLP title": "On-line testing of permanent radiation effects in reconfigurable systems.", "DBLP authors": ["Luca Cassano", "Dario Cozzi", "Sebastian Korf", "Jens Hagemeyer", "Mario Porrmann", "Luca Sterpone"], "year": 2013, "MAG papers": [{"PaperId": 2079526935, "PaperTitle": "on line testing of permanent radiation effects in reconfigurable systems", "Year": 2013, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"bielefeld university": 4.0, "polytechnic university of turin": 1.0, "university of pisa": 1.0}}], "source": "ES"}, {"DBLP title": "An approach for redundancy in FlexRay networks using FPGA partial reconfiguration.", "DBLP authors": ["Shanker Shreejith", "Kizheppatt Vipin", "Suhaib A. Fahmy", "Martin Lukasiewycz"], "year": 2013, "MAG papers": [{"PaperId": 2035678896, "PaperTitle": "an approach for redundancy in flexray networks using fpga partial reconfiguration", "Year": 2013, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"nanyang technological university": 3.0}}], "source": "ES"}, {"DBLP title": "Energy-efficient multicore chip design through cross-layer approach.", "DBLP authors": ["Paul Wettin", "Jacob Murray", "Partha Pratim Pande", "Behrooz A. Shirazi", "Amlan Ganguly"], "year": 2013, "MAG papers": [{"PaperId": 1967098709, "PaperTitle": "energy efficient multicore chip design through cross layer approach", "Year": 2013, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"washington state university": 4.0, "rochester institute of technology": 1.0}}], "source": "ES"}, {"DBLP title": "Breaking the energy barrier in fault-tolerant caches for multicore systems.", "DBLP authors": ["Paul Ampadu", "Meilin Zhang", "Vladimir Stojanovic"], "year": 2013, "MAG papers": [{"PaperId": 2058876787, "PaperTitle": "breaking the energy barrier in fault tolerant caches for multicore systems", "Year": 2013, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"university of rochester": 2.0, "massachusetts institute of technology": 1.0}}], "source": "ES"}, {"DBLP title": "Testing for SoCs with advanced static and dynamic power-management capabilities.", "DBLP authors": ["Xrysovalantis Kavousianos", "Krishnendu Chakrabarty"], "year": 2013, "MAG papers": [{"PaperId": 2069596239, "PaperTitle": "testing for socs with advanced static and dynamic power management capabilities", "Year": 2013, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"duke university": 1.0, "university of ioannina": 1.0}}], "source": "ES"}, {"DBLP title": "Towards adaptive test of multi-core RF SoCs.", "DBLP authors": ["Rajesh Mittal", "Lakshmanan Balasubramanian", "Y. B. Chethan Kumar", "V. R. Devanathan", "Mudasir Kawoosa", "Rubin A. Parekhji"], "year": 2013, "MAG papers": [{"PaperId": 2166829249, "PaperTitle": "towards adaptive test of multi core rf socs", "Year": 2013, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"texas instruments": 6.0}}], "source": "ES"}, {"DBLP title": "A satisfiability approach to speed assignment for distributed real-time systems.", "DBLP authors": ["Pratyush Kumar", "Devesh B. Chokshi", "Lothar Thiele"], "year": 2013, "MAG papers": [{"PaperId": 2078502226, "PaperTitle": "a satisfiability approach to speed assignment for distributed real time systems", "Year": 2013, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"eth zurich": 3.0}}], "source": "ES"}, {"DBLP title": "Data mining MPSoC simulation traces to identify concurrent memory access patterns.", "DBLP authors": ["Sofiane Lagraa", "Alexandre Termier", "Fr\u00e9d\u00e9ric P\u00e9trot"], "year": 2013, "MAG papers": [{"PaperId": 2071054308, "PaperTitle": "data mining mpsoc simulation traces to identify concurrent memory access patterns", "Year": 2013, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"grenoble institute of technology": 3.0}}], "source": "ES"}, {"DBLP title": "Model-based energy optimization of automotive control systems.", "DBLP authors": ["Joost-Pieter Katoen", "Thomas Noll", "Hao Wu", "Thomas Santen", "Dirk Seifert"], "year": 2013, "MAG papers": [{"PaperId": 2062595651, "PaperTitle": "model based energy optimization of automotive control systems", "Year": 2013, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"rwth aachen university": 3.0, "microsoft": 2.0}}], "source": "ES"}, {"DBLP title": "Formal analysis of sporadic bursts in real-time systems.", "DBLP authors": ["Sophie Quinton", "Mircea Negrean", "Rolf Ernst"], "year": 2013, "MAG papers": [{"PaperId": 1985520640, "PaperTitle": "formal analysis of sporadic bursts in real time systems", "Year": 2013, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"braunschweig university of technology": 3.0}}], "source": "ES"}, {"DBLP title": "Development of low power many-core SoC for multimedia applications.", "DBLP authors": ["Takashi Miyamori", "Hui Xu", "Takeshi Kodaka", "Hiroyuki Usui", "Toru Sano", "Jun Tanabe"], "year": 2013, "MAG papers": [{"PaperId": 2073391454, "PaperTitle": "development of low power many core soc for multimedia applications", "Year": 2013, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"toshiba": 6.0}}], "source": "ES"}, {"DBLP title": "3D integration for power-efficient computing.", "DBLP authors": ["Denis Dutoit", "Eric Guthmuller", "Ivan Miro Panades"], "year": 2013, "MAG papers": [{"PaperId": 2027942484, "PaperTitle": "3d integration for power efficient computing", "Year": 2013, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Verifying safety and liveness for the FlexTM hybrid transactional memory.", "DBLP authors": ["Parosh Aziz Abdulla", "Sandhya Dwarkadas", "Ahmed Rezine", "Arrvindh Shriraman", "Yunyun Zhu"], "year": 2013, "MAG papers": [{"PaperId": 2106198180, "PaperTitle": "verifying safety and liveness for the flextm hybrid transactional memory", "Year": 2013, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"simon fraser university": 1.0, "university of rochester": 1.0, "uppsala university": 2.0, "linkoping university": 1.0}}], "source": "ES"}, {"DBLP title": "QF BV model checking with property directed reachability.", "DBLP authors": ["Tobias Welp", "Andreas Kuehlmann"], "year": 2013, "MAG papers": [{"PaperId": 2046856905, "PaperTitle": "qf bv model checking with property directed reachability", "Year": 2013, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": {"university of california berkeley": 2.0}}], "source": "ES"}, {"DBLP title": "A semi-canonical form for sequential AIGs.", "DBLP authors": ["Alan Mishchenko", "Niklas E\u00e9n", "Robert K. Brayton", "Michael L. Case", "Pankaj Chauhan", "Nikhil Sharma"], "year": 2013, "MAG papers": [{"PaperId": 2103215043, "PaperTitle": "a semi canonical form for sequential aigs", "Year": 2013, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"university of california berkeley": 3.0}}], "source": "ES"}, {"DBLP title": "Fast cone-of-influence computation and estimation in problems with multiple properties.", "DBLP authors": ["Carmelo Loiacono", "Marco Palena", "Paolo Pasini", "Denis Patti", "Stefano Quer", "S. Ricossa", "Danilo Vendraminetto", "J. Baumgartner"], "year": 2013, "MAG papers": [{"PaperId": 2063935491, "PaperTitle": "fast cone of influence computation and estimation in problems with multiple properties", "Year": 2013, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"polytechnic university of turin": 7.0, "ibm": 1.0}}], "source": "ES"}, {"DBLP title": "Using cubes of non-state variables with property directed reachability.", "DBLP authors": ["John D. Backes", "Marc D. Riedel"], "year": 2013, "MAG papers": [{"PaperId": 2026161750, "PaperTitle": "using cubes of non state variables with property directed reachability", "Year": 2013, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"university of minnesota": 2.0}}], "source": "ES"}, {"DBLP title": "Bridging the gap between dual propagation and CNF-based QBF solving.", "DBLP authors": ["Alexandra Goultiaeva", "Martina Seidl", "Armin Biere"], "year": 2013, "MAG papers": [{"PaperId": 2052175425, "PaperTitle": "bridging the gap between dual propagation and cnf based qbf solving", "Year": 2013, "CitationCount": 29, "EstimatedCitation": 29, "Affiliations": {"johannes kepler university of linz": 2.0, "university of toronto": 1.0}}], "source": "ES"}, {"DBLP title": "Dynamic configuration prefetching based on piecewise linear prediction.", "DBLP authors": ["Adrian Alin Lifa", "Petru Eles", "Zebo Peng"], "year": 2013, "MAG papers": [{"PaperId": 1986803989, "PaperTitle": "dynamic configuration prefetching based on piecewise linear prediction", "Year": 2013, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"linkoping university": 3.0}}], "source": "ES"}, {"DBLP title": "An automatic tool flow for the combined implementation of multi-mode circuits.", "DBLP authors": ["Brahim Al Farisi", "Karel Bruneel", "Jo\u00e3o M. P. Cardoso", "Dirk Stroobandt"], "year": 2013, "MAG papers": [{"PaperId": 2030549599, "PaperTitle": "an automatic tool flow for the combined implementation of multi mode circuits", "Year": 2013, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"ghent university": 4.0}}], "source": "ES"}, {"DBLP title": "Support for dynamic issue width in VLIW processors using generic binaries.", "DBLP authors": ["Anthony Brandon", "Stephan Wong"], "year": 2013, "MAG papers": [{"PaperId": 1973281558, "PaperTitle": "support for dynamic issue width in vliw processors using generic binaries", "Year": 2013, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"delft university of technology": 2.0}}], "source": "ES"}, {"DBLP title": "The RecoBlock SoC platform: a flexible array of reusable run-time-reconfigurable IP-blocks.", "DBLP authors": ["Byron Navas", "Ingo Sander", "Johnny \u00d6berg"], "year": 2013, "MAG papers": [{"PaperId": 2007324996, "PaperTitle": "the recoblock soc platform a flexible array of reusable run time reconfigurable ip blocks", "Year": 2013, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"royal institute of technology": 3.0}}], "source": "ES"}, {"DBLP title": "DANCE: distributed application-aware node configuration engine in shared reconfigurable sensor networks.", "DBLP authors": ["Chih-Ming Hsieh", "Zhonglei Wang", "J\u00f6rg Henkel"], "year": 2013, "MAG papers": [{"PaperId": 1989072245, "PaperTitle": "dance distributed application aware node configuration engine in shared reconfigurable sensor networks", "Year": 2013, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"karlsruhe institute of technology": 3.0}}], "source": "ES"}, {"DBLP title": "Hybrid interconnect design for heterogeneous hardware accelerators.", "DBLP authors": ["Cuong Pham-Quoc", "Jan Heisswolf", "Stephan Werner", "Zaid Al-Ars", "J\u00fcrgen Becker", "Koen Bertels"], "year": 2013, "MAG papers": [{"PaperId": 1997854101, "PaperTitle": "hybrid interconnect design for heterogeneous hardware accelerators", "Year": 2013, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"karlsruhe institute of technology": 3.0, "delft university of technology": 3.0}}], "source": "ES"}, {"DBLP title": "OAP: an obstruction-aware cache management policy for STT-RAM last-level caches.", "DBLP authors": ["Jue Wang", "Xiangyu Dong", "Yuan Xie"], "year": 2013, "MAG papers": [{"PaperId": 2014895289, "PaperTitle": "oap an obstruction aware cache management policy for stt ram last level caches", "Year": 2013, "CitationCount": 47, "EstimatedCitation": 74, "Affiliations": {"advanced micro devices": 1.0, "pennsylvania state university": 1.0, "qualcomm": 1.0}}], "source": "ES"}, {"DBLP title": "STT-RAM designs supporting dual-port accesses.", "DBLP authors": ["Xiuyuan Bi", "Mohamed Anis Weldon", "Hai Li"], "year": 2013, "MAG papers": [{"PaperId": 2050860123, "PaperTitle": "stt ram designs supporting dual port accesses", "Year": 2013, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"university of pittsburgh": 2.0, "new york university": 1.0}}], "source": "ES"}, {"DBLP title": "Low cost power failure protection for MLC NAND flash storage systems with PRAM/DRAM hybrid buffer.", "DBLP authors": ["Jie Guo", "Jun Yang", "Youtao Zhang", "Yiran Chen"], "year": 2013, "MAG papers": [{"PaperId": 2138643307, "PaperTitle": "low cost power failure protection for mlc nand flash storage systems with pram dram hybrid buffer", "Year": 2013, "CitationCount": 28, "EstimatedCitation": 28, "Affiliations": {"university of pittsburgh": 4.0}}], "source": "ES"}, {"DBLP title": "SPaC: a segment-based parallel compression for backup acceleration in nonvolatile processors.", "DBLP authors": ["Xiao Sheng", "Yiqun Wang", "Yongpan Liu", "Huazhong Yang"], "year": 2013, "MAG papers": [{"PaperId": 2075490291, "PaperTitle": "spac a segment based parallel compression for backup acceleration in nonvolatile processors", "Year": 2013, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"tsinghua university": 4.0}}], "source": "ES"}, {"DBLP title": "The design of sustainable wireless sensor network node using solar energy and phase change memory.", "DBLP authors": ["Ping Zhou", "Youtao Zhang", "Jun Yang"], "year": 2013, "MAG papers": [{"PaperId": 2078591999, "PaperTitle": "the design of sustainable wireless sensor network node using solar energy and phase change memory", "Year": 2013, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"university of pittsburgh": 3.0}}], "source": "ES"}, {"DBLP title": "Optical look up table.", "DBLP authors": ["Zhen Li", "S\u00e9bastien Le Beux", "Christelle Monat", "Xavier Letartre", "Ian O'Connor"], "year": 2013, "MAG papers": [{"PaperId": 2005218873, "PaperTitle": "optical look up table", "Year": 2013, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"ecole centrale de lyon": 5.0}}], "source": "ES"}, {"DBLP title": "A verilog-a model for reconfigurable logic gates based on graphene pn-junctions.", "DBLP authors": ["Sandeep Miryala", "Mehrdad Montazeri", "Andrea Calimera", "Enrico Macii", "Massimo Poncino"], "year": 2013, "MAG papers": [{"PaperId": 2017776366, "PaperTitle": "a verilog a model for reconfigurable logic gates based on graphene pn junctions", "Year": 2013, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"polytechnic university of turin": 5.0}}], "source": "ES"}, {"DBLP title": "Optimal control of a grid-connected hybrid electrical energy storage system for homes.", "DBLP authors": ["Yanzhi Wang", "Xue Lin", "Massoud Pedram", "Sangyoung Park", "Naehyuck Chang"], "year": 2013, "MAG papers": [{"PaperId": 2032829975, "PaperTitle": "optimal control of a grid connected hybrid electrical energy storage system for homes", "Year": 2013, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": {"university of southern california": 3.0, "seoul national university": 2.0}}], "source": "ES"}, {"DBLP title": "Radar signature in multiple target tracking system for driver assistant application.", "DBLP authors": ["Haisheng Liu", "Sma\u00efl Niar"], "year": 2013, "MAG papers": [{"PaperId": 2033159914, "PaperTitle": "radar signature in multiple target tracking system for driver assistant application", "Year": 2013, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"university of valenciennes and hainaut cambresis": 1.0, "nantong university": 1.0}}], "source": "ES"}, {"DBLP title": "Development of a fully implantable recording system for ECoG signals.", "DBLP authors": ["Jonas Pistor", "Janpeter Hoeffmann", "David Rotermund", "Elena Tolstosheeva", "Tim Schellenberg", "Dmitriy Boll", "V\u00edctor Gordillo-Gonz\u00e1lez", "Sunita Mandon", "Dagmar Peters-Drolshagen", "Andreas K. Kreiter", "Martin Schneider", "Walter Lang", "Klaus Pawelzik", "Steffen Paul"], "year": 2013, "MAG papers": [{"PaperId": 1971165690, "PaperTitle": "development of a fully implantable recording system for ecog signals", "Year": 2013, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"university of bremen": 14.0}}], "source": "ES"}, {"DBLP title": "A methodology for embedded classification of heartbeats using random projections.", "DBLP authors": ["Rub\u00e9n Braojos", "Giovanni Ansaloni", "David Atienza"], "year": 2013, "MAG papers": [{"PaperId": 2083896236, "PaperTitle": "a methodology for embedded classification of heartbeats using random projections", "Year": 2013, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"ecole polytechnique federale de lausanne": 3.0}}], "source": "ES"}, {"DBLP title": "A survey of multi-source energy harvesting systems.", "DBLP authors": ["Alex S. Weddell", "Michele Magno", "Geoff V. Merrett", "Davide Brunelli", "Bashir M. Al-Hashimi", "Luca Benini"], "year": 2013, "MAG papers": [{"PaperId": 2040347335, "PaperTitle": "a survey of multi source energy harvesting systems", "Year": 2013, "CitationCount": 99, "EstimatedCitation": 147, "Affiliations": {"university of bologna": 2.0, "university of southampton": 3.0, "university of trento": 1.0}}], "source": "ES"}, {"DBLP title": "Capital cost-aware design and partial shading-aware architecture optimization of a reconfigurable photovoltaic system.", "DBLP authors": ["Yanzhi Wang", "Xue Lin", "Massoud Pedram", "Jaemin Kim", "Naehyuck Chang"], "year": 2013, "MAG papers": [{"PaperId": 2011860521, "PaperTitle": "capital cost aware design and partial shading aware architecture optimization of a reconfigurable photovoltaic system", "Year": 2013, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"university of southern california": 3.0, "seoul national university": 2.0}}], "source": "ES"}, {"DBLP title": "An ultra-low power hardware accelerator architecture for wearable computers using dynamic time warping.", "DBLP authors": ["Reza Lotfian", "Roozbeh Jafari"], "year": 2013, "MAG papers": [{"PaperId": 1979251200, "PaperTitle": "an ultra low power hardware accelerator architecture for wearable computers using dynamic time warping", "Year": 2013, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"university of texas at dallas": 2.0}}], "source": "ES"}, {"DBLP title": "Efficient cache architectures for reliable hybrid voltage operation using EDC codes.", "DBLP authors": ["Bojan Maric", "Jaume Abella", "Mateo Valero"], "year": 2013, "MAG papers": [{"PaperId": 2169363783, "PaperTitle": "efficient cache architectures for reliable hybrid voltage operation using edc codes", "Year": 2013, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"polytechnic university of catalonia": 3.0}}], "source": "ES"}, {"DBLP title": "Efficient software-based fault tolerance approach on multicore platforms.", "DBLP authors": ["Hamid Mushtaq", "Zaid Al-Ars", "Koen Bertels"], "year": 2013, "MAG papers": [{"PaperId": 1980915257, "PaperTitle": "efficient software based fault tolerance approach on multicore platforms", "Year": 2013, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"delft university of technology": 3.0}}], "source": "ES"}, {"DBLP title": "Using explicit output comparisons for fault tolerant scheduling (FTS) on modern high-performance processors.", "DBLP authors": ["Yue Gao", "Sandeep K. Gupta", "Melvin A. Breuer"], "year": 2013, "MAG papers": [{"PaperId": 2013700274, "PaperTitle": "using explicit output comparisons for fault tolerant scheduling fts on modern high performance processors", "Year": 2013, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"university of southern california": 3.0}}], "source": "ES"}, {"DBLP title": "Low cost permanent fault detection using ultra-reduced instruction set co-processors.", "DBLP authors": ["Sundaram Ananthanarayanan", "Siddharth Garg", "Hiren D. Patel"], "year": 2013, "MAG papers": [{"PaperId": 2002921396, "PaperTitle": "low cost permanent fault detection using ultra reduced instruction set co processors", "Year": 2013, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"university of waterloo": 2.0, "stanford university": 1.0}}], "source": "ES"}, {"DBLP title": "Improving fault tolerance utilizing hardware-software-co-synthesis.", "DBLP authors": ["Heinz Riener", "Stefan Frehse", "G\u00f6rschwin Fey"], "year": 2013, "MAG papers": [{"PaperId": 2049517756, "PaperTitle": "improving fault tolerance utilizing hardware software co synthesis", "Year": 2013, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"university of bremen": 2.0, "german aerospace center": 1.0}}], "source": "ES"}, {"DBLP title": "A dynamic self-adaptive correction method for error resilient application.", "DBLP authors": ["Luming Yan", "Huaguo Liang", "Zhengfeng Huang"], "year": 2013, "MAG papers": [{"PaperId": 2053970295, "PaperTitle": "a dynamic self adaptive correction method for error resilient application", "Year": 2013, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"hefei university of technology": 3.0}}], "source": "ES"}, {"DBLP title": "UTBB FD-SOI: a process/design symbiosis for breakthrough energy-efficiency.", "DBLP authors": ["Philippe Magarshack", "Philippe Flatresse", "Giorgio Cesana"], "year": 2013, "MAG papers": [{"PaperId": 2060513832, "PaperTitle": "utbb fd soi a process design symbiosis for breakthrough energy efficiency", "Year": 2013, "CitationCount": 55, "EstimatedCitation": 85, "Affiliations": {"stmicroelectronics": 3.0}}], "source": "ES"}, {"DBLP title": "Wireless interconnect for board and chip level.", "DBLP authors": ["Gerhard P. Fettweis", "Najeeb ul Hassan", "Lukas Landau", "Erik Fischer"], "year": 2013, "MAG papers": [{"PaperId": 2014605297, "PaperTitle": "wireless interconnect for board and chip level", "Year": 2013, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"dresden university of technology": 4.0}}], "source": "ES"}, {"DBLP title": "Future memory and interconnect technologies.", "DBLP authors": ["Yuan Xie"], "year": 2013, "MAG papers": [{"PaperId": 1984490927, "PaperTitle": "future memory and interconnect technologies", "Year": 2013, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": {"advanced micro devices": 1.0}}], "source": "ES"}, {"DBLP title": "Optimized scheduling of multi-IMA partitions with exclusive region for synchronized real-time multi-core systems.", "DBLP authors": ["Jung-Eun Kim", "Man-Ki Yoon", "Sungjin Im", "Richard M. Bradford", "Lui Sha"], "year": 2013, "MAG papers": [{"PaperId": 1990200318, "PaperTitle": "optimized scheduling of multi ima partitions with exclusive region for synchronized real time multi core systems", "Year": 2013, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"university of illinois at urbana champaign": 3.0, "duke university": 1.0, "rockwell collins": 1.0}}], "source": "ES"}, {"DBLP title": "Quality-aware media scheduling on MPSoC platforms.", "DBLP authors": ["Deepak Gangadharan", "Samarjit Chakraborty", "Roger Zimmermann"], "year": 2013, "MAG papers": [{"PaperId": 2090828707, "PaperTitle": "quality aware media scheduling on mpsoc platforms", "Year": 2013, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"national university of singapore": 1.0, "technical university of denmark": 1.0, "technische universitat munchen": 1.0}}], "source": "ES"}, {"DBLP title": "Priority assignment for event-triggered systems using mathematical programming.", "DBLP authors": ["Martin Lukasiewycz", "Sebastian Steinhorst", "Samarjit Chakraborty"], "year": 2013, "MAG papers": [{"PaperId": 2042567789, "PaperTitle": "priority assignment for event triggered systems using mathematical programming", "Year": 2013, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"technische universitat munchen": 1.0}}], "source": "ES"}, {"DBLP title": "Efficient and scalable OpenMP-based system-level design.", "DBLP authors": ["Alessandro Cilardo", "Luca Gallo", "Antonino Mazzeo", "Nicola Mazzocca"], "year": 2013, "MAG papers": [{"PaperId": 2059712825, "PaperTitle": "efficient and scalable openmp based system level design", "Year": 2013, "CitationCount": 30, "EstimatedCitation": 30, "Affiliations": {"university of naples federico ii": 4.0}}], "source": "ES"}, {"DBLP title": "Utilizing voltage-frequency islands in C-to-RTL synthesis for streaming applications.", "DBLP authors": ["Xinyu He", "Shuangchen Li", "Yongpan Liu", "Xiaobo Sharon Hu", "Huazhong Yang"], "year": 2013, "MAG papers": [{"PaperId": 2053959749, "PaperTitle": "utilizing voltage frequency islands in c to rtl synthesis for streaming applications", "Year": 2013, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of notre dame": 1.0, "tsinghua university": 4.0}}], "source": "ES"}, {"DBLP title": "Minimization of P-circuits using Boolean relations.", "DBLP authors": ["Anna Bernasconi", "Valentina Ciriani", "Gabriella Trucco", "Tiziano Villa"], "year": 2013, "MAG papers": [{"PaperId": 2021985366, "PaperTitle": "minimization of p circuits using boolean relations", "Year": 2013, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"university of milan": 2.0, "university of pisa": 1.0, "university of verona": 1.0}}], "source": "ES"}, {"DBLP title": "Intuitive ECO synthesis for high performance circuits.", "DBLP authors": ["Haoxing Ren", "Ruchir Puri", "Lakshmi N. Reddy", "Smita Krishnaswamy", "Cindy Washburn", "Joel Earl", "Joachim Keinert"], "year": 2013, "MAG papers": [{"PaperId": 2043330622, "PaperTitle": "intuitive eco synthesis for high performance circuits", "Year": 2013, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"ibm": 5.0, "columbia university": 1.0, "university of rochester": 1.0}}], "source": "ES"}, {"DBLP title": "Retiming for Soft Error Minimization Under Error-Latching Window Constraints.", "DBLP authors": ["Yinghai Lu", "Hai Zhou"], "year": 2013, "MAG papers": [{"PaperId": 2043774059, "PaperTitle": "retiming for soft error minimization under error latching window constraints", "Year": 2013, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"northwestern university": 1.0, "synopsys": 1.0}}], "source": "ES"}, {"DBLP title": "Biconditional BDD: a novel canonical BDD for logic synthesis targeting XOR-rich circuits.", "DBLP authors": ["Luca Gaetano Amar\u00f9", "Pierre-Emmanuel Gaillardon", "Giovanni De Micheli"], "year": 2013, "MAG papers": [{"PaperId": 2086342996, "PaperTitle": "biconditional bdd a novel canonical bdd for logic synthesis targeting xor rich circuits", "Year": 2013, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": {"ecole polytechnique federale de lausanne": 3.0}}], "source": "ES"}, {"DBLP title": "Optimizing BDDs for time-series dataset manipulation.", "DBLP authors": ["Stergios Stergiou", "Jawahar Jain"], "year": 2013, "MAG papers": [{"PaperId": 2035394003, "PaperTitle": "optimizing bdds for time series dataset manipulation", "Year": 2013, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"fujitsu": 2.0}}], "source": "ES"}, {"DBLP title": "Incorporating the impacts of workload-dependent runtime variations into timing analysis.", "DBLP authors": ["Farshad Firouzi", "Saman Kiamehr", "Mehdi Baradaran Tahoori", "Sani R. Nassif"], "year": 2013, "MAG papers": [{"PaperId": 2062672825, "PaperTitle": "incorporating the impacts of workload dependent runtime variations into timing analysis", "Year": 2013, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"karlsruhe institute of technology": 3.0, "ibm": 1.0}}], "source": "ES"}, {"DBLP title": "Exploring topologies for source-synchronous ring-based network-on-chip.", "DBLP authors": ["Ayan Mandal", "Sunil P. Khatri", "Rabi N. Mahapatra"], "year": 2013, "MAG papers": [{"PaperId": 2088768546, "PaperTitle": "exploring topologies for source synchronous ring based network on chip", "Year": 2013, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"texas a m university": 3.0}}], "source": "ES"}, {"DBLP title": "Proactive aging management in heterogeneous NoCs through a criticality-driven routing approach.", "DBLP authors": ["Dean Michael Ancajas", "Koushik Chakraborty", "Sanghamitra Roy"], "year": 2013, "MAG papers": [{"PaperId": 2072893652, "PaperTitle": "proactive aging management in heterogeneous nocs through a criticality driven routing approach", "Year": 2013, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"utah state university": 3.0}}], "source": "ES"}, {"DBLP title": "Sensor-wise methodology to face NBTI stress of NoC buffers.", "DBLP authors": ["Davide Zoni", "William Fornaciari"], "year": 2013, "MAG papers": [{"PaperId": 1976282946, "PaperTitle": "sensor wise methodology to face nbti stress of noc buffers", "Year": 2013, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"polytechnic university of milan": 2.0}}], "source": "ES"}, {"DBLP title": "An area-efficient network interface for a TDM-based network-on-chip.", "DBLP authors": ["Jens Spars\u00f8", "Evangelia Kasapaki", "Martin Schoeberl"], "year": 2013, "MAG papers": [{"PaperId": 2045288795, "PaperTitle": "an area efficient network interface for a tdm based network on chip", "Year": 2013, "CitationCount": 41, "EstimatedCitation": 57, "Affiliations": {"technical university of denmark": 3.0}}], "source": "ES"}, {"DBLP title": "CARS: congestion-aware request scheduler for network interfaces in NoC-based manycore systems.", "DBLP authors": ["Masoud Daneshtalab", "Masoumeh Ebrahimi", "Juha Plosila", "Hannu Tenhunen"], "year": 2013, "MAG papers": [{"PaperId": 2047228217, "PaperTitle": "cars congestion aware request scheduler for network interfaces in noc based manycore systems", "Year": 2013, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"information technology university": 4.0}}], "source": "ES"}, {"DBLP title": "Non-invasive pre-bond TSV test using ring oscillators and multiple voltage levels.", "DBLP authors": ["Sergej Deutsch", "Krishnendu Chakrabarty"], "year": 2013, "MAG papers": [{"PaperId": 2022392302, "PaperTitle": "non invasive pre bond tsv test using ring oscillators and multiple voltage levels", "Year": 2013, "CitationCount": 43, "EstimatedCitation": 43, "Affiliations": {"duke university": 2.0}}], "source": "ES"}, {"DBLP title": "LFSR seed computation and reduction using SMT-based fault-chaining.", "DBLP authors": ["Dhrumeel Bakshi", "Michael S. Hsiao"], "year": 2013, "MAG papers": [{"PaperId": 2026549012, "PaperTitle": "lfsr seed computation and reduction using smt based fault chaining", "Year": 2013, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"virginia tech": 2.0}}], "source": "ES"}, {"DBLP title": "Scan design with shadow flip-flops for low performance overhead and concurrent delay fault detection.", "DBLP authors": ["S\u00e9bastien Sarrazin", "Samuel Evain", "Lirida Alves de Barros Naviner", "Yannick Bonhomme", "Valentin Gherman"], "year": 2013, "MAG papers": [{"PaperId": 2078752512, "PaperTitle": "scan design with shadow flip flops for low performance overhead and concurrent delay fault detection", "Year": 2013, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"telecom paristech": 1.0}}], "source": "ES"}, {"DBLP title": "On candidate fault sets for fault diagnosis and dominance graphs of equivalence classes.", "DBLP authors": ["Irith Pomeranz"], "year": 2013, "MAG papers": [{"PaperId": 2038988930, "PaperTitle": "on candidate fault sets for fault diagnosis and dominance graphs of equivalence classes", "Year": 2013, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"purdue university": 1.0}}], "source": "ES"}, {"DBLP title": "A fast and Effective DFT for test and diagnosis of power switches in SoCs.", "DBLP authors": ["Xiaoyu Huang", "Jimson Mathew", "Rishad A. Shafik", "Subhasis Bhattacharjee", "Dhiraj K. Pradhan"], "year": 2013, "MAG papers": [{"PaperId": 2034708397, "PaperTitle": "a fast and effective dft for test and diagnosis of power switches in socs", "Year": 2013, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"university of bristol": 5.0}}], "source": "ES"}, {"DBLP title": "Control-quality driven design of cyber-physical systems with robustness guarantees.", "DBLP authors": ["Amir Aminifar", "Petru Eles", "Zebo Peng", "Anton Cervin"], "year": 2013, "MAG papers": [{"PaperId": 3138401086, "PaperTitle": "control quality driven design of cyber physical systems with robustness guarantees", "Year": 2013, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"linkoping university": 3.0, "lund university": 1.0}}, {"PaperId": 2000238166, "PaperTitle": "control quality driven design of cyber physical systems with robustness guarantees", "Year": 2013, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": {"linkoping university": 3.0, "lund university": 1.0}}], "source": "ES"}, {"DBLP title": "Compositional analysis of switched ethernet topologies.", "DBLP authors": ["Reinhard Schneider", "Licong Zhang", "Dip Goswami", "Alejandro Masrur", "Samarjit Chakraborty"], "year": 2013, "MAG papers": [{"PaperId": 1991496316, "PaperTitle": "compositional analysis of switched ethernet topologies", "Year": 2013, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"technische universitat munchen": 5.0}}], "source": "ES"}, {"DBLP title": "Supervisor synthesis for controller upgrades.", "DBLP authors": ["Johannes Kloos", "Rupak Majumdar"], "year": 2013, "MAG papers": [{"PaperId": 2154538602, "PaperTitle": "supervisor synthesis for controller upgrades", "Year": 2013, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Event density analysis for event triggered control systems.", "DBLP authors": ["Tobias Bund", "Benjamin Menhorn", "Frank Slomka"], "year": 2013, "MAG papers": [{"PaperId": 2057719854, "PaperTitle": "event density analysis for event triggered control systems", "Year": 2013, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"university of ulm": 3.0}}], "source": "ES"}, {"DBLP title": "Model predictive control over delay-based differentiated services control networks.", "DBLP authors": ["Riccardo Muradore", "Davide Quaglia", "Paolo Fiorini"], "year": 2013, "MAG papers": [{"PaperId": 1973516441, "PaperTitle": "model predictive control over delay based differentiated services control networks", "Year": 2013, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of verona": 3.0}}], "source": "ES"}, {"DBLP title": "Multirate controller design for resource- and schedule-constrained automotive ECUs.", "DBLP authors": ["Dip Goswami", "Alejandro Masrur", "Reinhard Schneider", "Chun Jason Xue", "Samarjit Chakraborty"], "year": 2013, "MAG papers": [{"PaperId": 2034905045, "PaperTitle": "multirate controller design for resource and schedule constrained automotive ecus", "Year": 2013, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"city university of hong kong": 1.0, "technische universitat munchen": 4.0}}], "source": "ES"}, {"DBLP title": "Design of an ultra-low power device for aircraft structural health monitoring.", "DBLP authors": ["Alessandro Perelli", "Carlo Caione", "Luca De Marchi", "Davide Brunelli", "Alessandro Marzani", "Luca Benini"], "year": 2013, "MAG papers": [{"PaperId": 1996727580, "PaperTitle": "design of an ultra low power device for aircraft structural health monitoring", "Year": 2013, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"university of bologna": 5.0, "university of trento": 1.0}}], "source": "ES"}, {"DBLP title": "Qualification and testing process to implement anti-counterfeiting technologies into IC packages.", "DBLP authors": ["Nathalie Kae-Nune", "Stephanie Pesseguier"], "year": 2013, "MAG papers": [{"PaperId": 1969888146, "PaperTitle": "qualification and testing process to implement anti counterfeiting technologies into ic packages", "Year": 2013, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"stmicroelectronics": 2.0}}], "source": "ES"}, {"DBLP title": "Anti-counterfeiting with hardware intrinsic security.", "DBLP authors": ["Vincent van der Leest", "Pim Tuyls"], "year": 2013, "MAG papers": [{"PaperId": 2062319227, "PaperTitle": "anti counterfeiting with hardware intrinsic security", "Year": 2013, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Sustainable energy policies: research challenges and opportunities.", "DBLP authors": ["Michela Milano"], "year": 2013, "MAG papers": [{"PaperId": 1983960028, "PaperTitle": "sustainable energy policies research challenges and opportunities", "Year": 2013, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"university of bologna": 1.0}}], "source": "ES"}, {"DBLP title": "Self-aware cyber-physical systems and applications in smart buildings and cities.", "DBLP authors": ["Levent G\u00fcrgen", "Ozan Necati G\u00fcnalp", "Yazid Benazzouz", "Mathieu Gallissot"], "year": 2013, "MAG papers": [{"PaperId": 2063856116, "PaperTitle": "self aware cyber physical systems and applications in smart buildings and cities", "Year": 2013, "CitationCount": 55, "EstimatedCitation": 115, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Perpetual and low-cost power meter for monitoring residential and industrial appliances.", "DBLP authors": ["Danilo Porcarelli", "Domenico Balsamo", "Davide Brunelli", "Giacomo Paci"], "year": 2013, "MAG papers": [{"PaperId": 2056696750, "PaperTitle": "perpetual and low cost power meter for monitoring residential and industrial appliances", "Year": 2013, "CitationCount": 51, "EstimatedCitation": 66, "Affiliations": {"university of bologna": 2.0, "university of trento": 1.0}}], "source": "ES"}, {"DBLP title": "Analytical timing estimation for temporally decoupled TLMs considering resource conflicts.", "DBLP authors": ["Kun Lu", "Daniel Mueller-Gritschneder", "Ulf Schlichtmann"], "year": 2013, "MAG papers": [{"PaperId": 2057686906, "PaperTitle": "analytical timing estimation for temporally decoupled tlms considering resource conflicts", "Year": 2013, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"technische universitat munchen": 3.0}}], "source": "ES"}, {"DBLP title": "Towards performance analysis of SDFGs mapped to shared-bus architectures using model-checking.", "DBLP authors": ["Maher Fakih", "Kim Gr\u00fcttner", "Martin Fr\u00e4nzle", "Achim Rettberg"], "year": 2013, "MAG papers": [{"PaperId": 2090222707, "PaperTitle": "towards performance analysis of sdfgs mapped to shared bus architectures using model checking", "Year": 2013, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"offis": 2.0}}], "source": "ES"}, {"DBLP title": "Toward polychronous analysis and validation for timed software architectures in AADL.", "DBLP authors": ["Yue Ma", "Huafeng Yu", "Thierry Gautier", "Paul Le Guernic", "Jean-Pierre Talpin", "Lo\u00efc Besnard", "Maurice Heitz"], "year": 2013, "MAG papers": [{"PaperId": 2071959583, "PaperTitle": "toward polychronous analysis and validation for timed software architectures in aadl", "Year": 2013, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"french institute for research in computer science and automation": 5.0, "centre national de la recherche scientifique": 1.0}}], "source": "ES"}, {"DBLP title": "Tuning dynamic data flow analysis to support design understanding.", "DBLP authors": ["Jan Malburg", "Alexander Finder", "G\u00f6rschwin Fey"], "year": 2013, "MAG papers": [{"PaperId": 2095502024, "PaperTitle": "tuning dynamic data flow analysis to support design understanding", "Year": 2013, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"german aerospace center": 1.0, "university of bremen": 2.0}}], "source": "ES"}, {"DBLP title": "Fast and accurate TLM simulations using temporal decoupling for FIFO-based communications.", "DBLP authors": ["Claude Helmstetter", "J\u00e9r\u00f4me Cornet", "Bruno Galil\u00e9e", "Matthieu Moy", "Pascal Vivet"], "year": 2013, "MAG papers": [{"PaperId": 1991776210, "PaperTitle": "fast and accurate tlm simulations using temporal decoupling for fifo based communications", "Year": 2013, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"grenoble institute of technology": 2.0, "stmicroelectronics": 2.0}}], "source": "ES"}, {"DBLP title": "Determining relevant model elements for the verification of UML/OCL specifications.", "DBLP authors": ["Julia Seiter", "Robert Wille", "Mathias Soeken", "Rolf Drechsler"], "year": 2013, "MAG papers": [{"PaperId": 2015955111, "PaperTitle": "determining relevant model elements for the verification of uml ocl specifications", "Year": 2013, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"university of bremen": 4.0}}], "source": "ES"}, {"DBLP title": "Towards a generic verification methodology for system models.", "DBLP authors": ["Robert Wille", "Martin Gogolla", "Mathias Soeken", "Mirco Kuhlmann", "Rolf Drechsler"], "year": 2013, "MAG papers": [{"PaperId": 2028534065, "PaperTitle": "towards a generic verification methodology for system models", "Year": 2013, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"university of bremen": 5.0}}], "source": "ES"}, {"DBLP title": "A sub-\u03bca power management circuit in 0.18\u03bcm CMOS for energy harvesters.", "DBLP authors": ["Biswajit Mishra", "Cyril Botteron", "Gabriele Tasselli", "Christian Robert", "Pierre-Andr\u00e9 Farine"], "year": 2013, "MAG papers": [], "source": null}, {"DBLP title": "Saliency aware display power management.", "DBLP authors": ["Yang Xiao", "Kevin M. Irick", "Vijaykrishnan Narayanan", "Donghwa Shin", "Naehyuck Chang"], "year": 2013, "MAG papers": [{"PaperId": 2082426064, "PaperTitle": "saliency aware display power management", "Year": 2013, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"pennsylvania state university": 3.0, "seoul national university": 2.0}}], "source": "ES"}, {"DBLP title": "Active-mode leakage reduction with data-retained power gating.", "DBLP authors": ["Andrew B. Kahng", "Seokhyeong Kang", "Bongil Park"], "year": 2013, "MAG papers": [{"PaperId": 2005728592, "PaperTitle": "active mode leakage reduction with data retained power gating", "Year": 2013, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"university of california san diego": 2.0, "samsung": 1.0}}], "source": "ES"}, {"DBLP title": "A power-driven thermal sensor placement algorithm for dynamic thermal management.", "DBLP authors": ["Hai Wang", "Sheldon X.-D. Tan", "Sahana Swarup", "Xuexin Liu"], "year": 2013, "MAG papers": [{"PaperId": 2017503238, "PaperTitle": "a power driven thermal sensor placement algorithm for dynamic thermal management", "Year": 2013, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"university of electronic science and technology of china": 1.0, "university of california riverside": 3.0}}], "source": "ES"}, {"DBLP title": "Active power-gating-induced power/ground noise alleviation using parasitic capacitance of on-chip memories.", "DBLP authors": ["Xuan Wang", "Jiang Xu", "Wei Zhang", "Xiaowen Wu", "Yaoyao Ye", "Zhehui Wang", "Mahdi Nikdast", "Zhe Wang"], "year": 2013, "MAG papers": [{"PaperId": 2064474711, "PaperTitle": "active power gating induced power ground noise alleviation using parasitic capacitance of on chip memories", "Year": 2013, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"hong kong university of science and technology": 7.0, "nanyang technological university": 1.0}}], "source": "ES"}, {"DBLP title": "Adaptive thermal management for portable system batteries by forced convection cooling.", "DBLP authors": ["Qing Xie", "Siyu Yue", "Massoud Pedram", "Donghwa Shin", "Naehyuck Chang"], "year": 2013, "MAG papers": [{"PaperId": 2055723960, "PaperTitle": "adaptive thermal management for portable system batteries by forced convection cooling", "Year": 2013, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"university of southern california": 3.0}}], "source": "ES"}, {"DBLP title": "Sparse-rotary oscillator array (SROA) design for power and skew reduction.", "DBLP authors": ["Ying Teng", "Baris Taskin"], "year": 2013, "MAG papers": [{"PaperId": 2026434038, "PaperTitle": "sparse rotary oscillator array sroa design for power and skew reduction", "Year": 2013, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"drexel university": 2.0}}], "source": "ES"}, {"DBLP title": "Reversible logic synthesis of k-input, m-output lookup tables.", "DBLP authors": ["Alireza Shafaei", "Mehdi Saeedi", "Massoud Pedram"], "year": 2013, "MAG papers": [{"PaperId": 2011179893, "PaperTitle": "reversible logic synthesis of k input m output lookup tables", "Year": 2013, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"university of southern california": 3.0}}], "source": "ES"}, {"DBLP title": "3D-MMC: a modular 3D multi-core architecture with efficient resource pooling.", "DBLP authors": ["Tiansheng Zhang", "Alessandro Cevrero", "Giulia Beanato", "Panagiotis Athanasopoulos", "Ayse K. Coskun", "Yusuf Leblebici"], "year": 2013, "MAG papers": [{"PaperId": 2102451389, "PaperTitle": "3d mmc a modular 3d multi core architecture with efficient resource pooling", "Year": 2013, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"ecole polytechnique federale de lausanne": 4.0, "boston university": 2.0}}], "source": "ES"}, {"DBLP title": "Cache coherence enabled adaptive refresh for volatile STT-RAM.", "DBLP authors": ["Jianhua Li", "Liang Shi", "Qing'an Li", "Chun Jason Xue", "Yiran Chen", "Yinlong Xu"], "year": 2013, "MAG papers": [{"PaperId": 2038520913, "PaperTitle": "cache coherence enabled adaptive refresh for volatile stt ram", "Year": 2013, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"university of science and technology of china": 3.0, "city university of hong kong": 2.0, "university of pittsburgh": 1.0}}], "source": "ES"}, {"DBLP title": "Is TSV-based 3D integration suitable for inter-die memory repair?", "DBLP authors": ["Mihai Lefter", "George Razvan Voicu", "Mottaqiallah Taouil", "Marius Enachescu", "Said Hamdioui", "Sorin Dan Cotofana"], "year": 2013, "MAG papers": [{"PaperId": 1976208862, "PaperTitle": "is tsv based 3d integration suitable for inter die memory repair", "Year": 2013, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"delft university of technology": 6.0}}], "source": "ES"}, {"DBLP title": "Thermomechanical stress-aware management for 3D IC designs.", "DBLP authors": ["Qiaosha Zou", "Tao Zhang", "Eren Kursun", "Yuan Xie"], "year": 2013, "MAG papers": [{"PaperId": 2068955151, "PaperTitle": "thermomechanical stress aware management for 3d ic designs", "Year": 2013, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"pennsylvania state university": 3.0, "ibm": 1.0}}], "source": "ES"}, {"DBLP title": "Is split manufacturing secure?", "DBLP authors": ["Jeyavijayan Rajendran", "Ozgur Sinanoglu", "Ramesh Karri"], "year": 2013, "MAG papers": [{"PaperId": 2092545762, "PaperTitle": "is split manufacturing secure", "Year": 2013, "CitationCount": 147, "EstimatedCitation": 222, "Affiliations": {"new york university abu dhabi": 1.0, "new york university": 2.0}}], "source": "ES"}, {"DBLP title": "Trojan detection via delay measurements: a new approach to select paths and vectors to maximize effectiveness and minimize cost.", "DBLP authors": ["Byeongju Cha", "Sandeep K. Gupta"], "year": 2013, "MAG papers": [{"PaperId": 2046705287, "PaperTitle": "trojan detection via delay measurements a new approach to select paths and vectors to maximize effectiveness and minimize cost", "Year": 2013, "CitationCount": 60, "EstimatedCitation": 89, "Affiliations": {"university of southern california": 2.0}}], "source": "ES"}, {"DBLP title": "High-sensitivity hardware trojan detection using multimodal characterization.", "DBLP authors": ["Kangqiao Hu", "Abdullah Nazma Nowroz", "Sherief Reda", "Farinaz Koushanfar"], "year": 2013, "MAG papers": [{"PaperId": 1981831649, "PaperTitle": "high sensitivity hardware trojan detection using multimodal characterization", "Year": 2013, "CitationCount": 59, "EstimatedCitation": 93, "Affiliations": {"brown university": 2.0, "rice university": 2.0}}], "source": "ES"}, {"DBLP title": "Reverse engineering digital circuits using functional analysis.", "DBLP authors": ["Pramod Subramanyan", "Nestan Tsiskaridze", "Kanika Pasricha", "Dillon Reisman", "Adriana Susnea", "Sharad Malik"], "year": 2013, "MAG papers": [{"PaperId": 2029979276, "PaperTitle": "reverse engineering digital circuits using functional analysis", "Year": 2013, "CitationCount": 63, "EstimatedCitation": 88, "Affiliations": {"princeton university": 6.0}}], "source": "ES"}, {"DBLP title": "A practical testing framework for isolating hardware timing channels.", "DBLP authors": ["Jason Oberg", "Sarah Meiklejohn", "Timothy Sherwood", "Ryan Kastner"], "year": 2013, "MAG papers": [{"PaperId": 1971538736, "PaperTitle": "a practical testing framework for isolating hardware timing channels", "Year": 2013, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"university of california san diego": 3.0, "university of california santa barbara": 1.0}}], "source": "ES"}, {"DBLP title": "Threshold voltage distribution in MLC NAND flash memory: characterization, analysis, and modeling.", "DBLP authors": ["Yu Cai", "Erich F. Haratsch", "Onur Mutlu", "Ken Mai"], "year": 2013, "MAG papers": [{"PaperId": 1984463050, "PaperTitle": "threshold voltage distribution in mlc nand flash memory characterization analysis and modeling", "Year": 2013, "CitationCount": 216, "EstimatedCitation": 307, "Affiliations": {"carnegie mellon university": 3.0, "lsi corporation": 1.0}}], "source": "ES"}, {"DBLP title": "Efficient importance sampling for high-sigma yield analysis with adaptive online surrogate modeling.", "DBLP authors": ["Jian Yao", "Zuochang Ye", "Yan Wang"], "year": 2013, "MAG papers": [{"PaperId": 2057920591, "PaperTitle": "efficient importance sampling for high sigma yield analysis with adaptive online surrogate modeling", "Year": 2013, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"tsinghua university": 3.0}}], "source": "ES"}, {"DBLP title": "Metastability challenges for 65nm and beyond: simulation and measurements.", "DBLP authors": ["Salomon Beer", "Ran Ginosar", "Jerome Cox", "Tom Chaney", "David M. Zar"], "year": 2013, "MAG papers": [{"PaperId": 2012541825, "PaperTitle": "metastability challenges for 65nm and beyond simulation and measurements", "Year": 2013, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"technion israel institute of technology": 2.0}}], "source": "ES"}, {"DBLP title": "Design and implementation of an adaptive proactive reconfiguration technique for SRAM caches.", "DBLP authors": ["Peyman Pouyan", "Esteve Amat", "Francesc Moll", "Antonio Rubio"], "year": 2013, "MAG papers": [{"PaperId": 2049608486, "PaperTitle": "design and implementation of an adaptive proactive reconfiguration technique for sram caches", "Year": 2013, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"polytechnic university of catalonia": 4.0}}], "source": "ES"}, {"DBLP title": "Architecture and optimal configuration of a real-time multi-channel memory controller.", "DBLP authors": ["Manil Dev Gomony", "Benny Akesson", "Kees Goossens"], "year": 2013, "MAG papers": [{"PaperId": 1988592121, "PaperTitle": "architecture and optimal configuration of a real time multi channel memory controller", "Year": 2013, "CitationCount": 30, "EstimatedCitation": 54, "Affiliations": {"eindhoven university of technology": 2.0, "polytechnic institute of porto": 1.0}}], "source": "ES"}, {"DBLP title": "Holistic design parameter optimization of multiple periodic resources in hierarchical scheduling.", "DBLP authors": ["Man-Ki Yoon", "Jung-Eun Kim", "Richard M. Bradford", "Lui Sha"], "year": 2013, "MAG papers": [{"PaperId": 2065124096, "PaperTitle": "holistic design parameter optimization of multiple periodic resources in hierarchical scheduling", "Year": 2013, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"university of illinois at urbana champaign": 3.0, "rockwell collins": 1.0}}], "source": "ES"}, {"DBLP title": "Robust and extensible task implementations of synchronous finite state machines.", "DBLP authors": ["Qi Zhu", "Peng Deng", "Marco Di Natale", "Haibo Zeng"], "year": 2013, "MAG papers": [{"PaperId": 1998878072, "PaperTitle": "robust and extensible task implementations of synchronous finite state machines", "Year": 2013, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"mcgill university": 1.0, "university of california riverside": 2.0}}], "source": "ES"}, {"DBLP title": "FBLT: a real-time contention manager with improved schedulability.", "DBLP authors": ["Mohammed El-Shambakey", "Binoy Ravindran"], "year": 2013, "MAG papers": [{"PaperId": 2046885452, "PaperTitle": "fblt a real time contention manager with improved schedulability", "Year": 2013, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"virginia tech": 2.0}}], "source": "ES"}, {"DBLP title": "A virtual prototyping platform for real-time systems with a case study for a two-wheeled robot.", "DBLP authors": ["Daniel Mueller-Gritschneder", "Kun Lu", "Erik Wallander", "Marc Greim", "Ulf Schlichtmann"], "year": 2013, "MAG papers": [{"PaperId": 2019404366, "PaperTitle": "a virtual prototyping platform for real time systems with a case study for a two wheeled robot", "Year": 2013, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"technische universitat munchen": 5.0}}], "source": "ES"}, {"DBLP title": "Sufficient real-time analysis for an engine control unit with constant angular velocities.", "DBLP authors": ["Victor Pollex", "Timo Feld", "Frank Slomka", "Ulrich Margull", "Ralph Mader", "Gerhard Wirrer"], "year": 2013, "MAG papers": [{"PaperId": 2038267804, "PaperTitle": "sufficient real time analysis for an engine control unit with constant angular velocities", "Year": 2013, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"university of ulm": 3.0, "continental ag": 2.0}}], "source": "ES"}, {"DBLP title": "Roadmap towards ultimately-efficient zeta-scale datacenters.", "DBLP authors": ["Patrick W. Ruch", "Thomas Brunschwiler", "Stephan Paredes", "Gerhard Ingmar Meijer", "Bruno Michel"], "year": 2013, "MAG papers": [{"PaperId": 1970376397, "PaperTitle": "roadmap towards ultimately efficient zeta scale datacenters", "Year": 2013, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"ibm": 5.0}}, {"PaperId": 1968272366, "PaperTitle": "roadmap towards ultimately efficient zeta scale datacenters", "Year": 2013, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"ibm": 5.0}}], "source": "ES"}, {"DBLP title": "Correlation-aware virtual machine allocation for energy-efficient datacenters.", "DBLP authors": ["Jungsoo Kim", "Martino Ruggiero", "David Atienza", "Marcel Lederberger"], "year": 2013, "MAG papers": [{"PaperId": 2030837815, "PaperTitle": "correlation aware virtual machine allocation for energy efficient datacenters", "Year": 2013, "CitationCount": 38, "EstimatedCitation": 75, "Affiliations": {"ecole polytechnique federale de lausanne": 3.0, "credit suisse": 1.0}}], "source": "ES"}, {"DBLP title": "Resource efficient computing for warehouse-scale datacenters.", "DBLP authors": ["Christos Kozyrakis"], "year": 2013, "MAG papers": [{"PaperId": 2152376172, "PaperTitle": "resource efficient computing for warehouse scale datacenters", "Year": 2013, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"stanford university": 1.0}}], "source": "ES"}, {"DBLP title": "Substitute-and-simplify: a unified design paradigm for approximate and quality configurable circuits.", "DBLP authors": ["Swagath Venkataramani", "Kaushik Roy", "Anand Raghunathan"], "year": 2013, "MAG papers": [{"PaperId": 1982780415, "PaperTitle": "substitute and simplify a unified design paradigm for approximate and quality configurable circuits", "Year": 2013, "CitationCount": 104, "EstimatedCitation": 166, "Affiliations": {"purdue university": 3.0}}], "source": "ES"}, {"DBLP title": "Enhancing multicore reliability through wear compensation in online assignment and scheduling.", "DBLP authors": ["Thidapat Chantem", "Xiang Yun", "Xiaobo Sharon Hu", "Robert P. Dick"], "year": 2013, "MAG papers": [{"PaperId": 2131061940, "PaperTitle": "enhancing multicore reliability through wear compensation in online assignment and scheduling", "Year": 2013, "CitationCount": 52, "EstimatedCitation": 83, "Affiliations": {"university of michigan": 2.0, "utah state university": 1.0, "university of notre dame": 1.0}}, {"PaperId": 3148014290, "PaperTitle": "enhancing multicore reliability through wear compensation in online assignment and scheduling", "Year": 2013, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "NUMANA: a hybrid <u>num</u>erical and <u>ana</u>lytical thermal simulator for 3-D ICs.", "DBLP authors": ["Yu-Min Lee", "Tsung-Heng Wu", "Pei-Yu Huang", "Chi-Ping Yang"], "year": 2013, "MAG papers": [], "source": null}, {"DBLP title": "Explicit transient thermal simulation of liquid-cooled 3D ICs.", "DBLP authors": ["Alain Fourmigue", "Giovanni Beltrame", "Gabriela Nicolescu"], "year": 2013, "MAG papers": [{"PaperId": 1998575528, "PaperTitle": "explicit transient thermal simulation of liquid cooled 3d ics", "Year": 2013, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"ecole polytechnique de montreal": 3.0}}], "source": "ES"}, {"DBLP title": "Mitigating dark-silicon problems using superlattice-based thermoelectric coolers.", "DBLP authors": ["Francesco Paterna", "Sherief Reda"], "year": 2013, "MAG papers": [{"PaperId": 1971726451, "PaperTitle": "mitigating dark silicon problems using superlattice based thermoelectric coolers", "Year": 2013, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"brown university": 2.0}}], "source": "ES"}, {"DBLP title": "Run-time probabilistic detection of miscalibrated thermal sensors in many-core systems.", "DBLP authors": ["Jia Zhao", "Shiting (Justin) Lu", "Wayne P. Burleson", "Russell Tessier"], "year": 2013, "MAG papers": [{"PaperId": 1970646727, "PaperTitle": "run time probabilistic detection of miscalibrated thermal sensors in many core systems", "Year": 2013, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of massachusetts amherst": 4.0}}], "source": "ES"}, {"DBLP title": "GLA: gate-level abstraction revisited.", "DBLP authors": ["Alan Mishchenko", "Niklas E\u00e9n", "Robert K. Brayton", "Jason Baumgartner", "Hari Mony", "Pradeep Kumar Nalla"], "year": 2013, "MAG papers": [{"PaperId": 2038283820, "PaperTitle": "gla gate level abstraction revisited", "Year": 2013, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"ibm": 3.0, "university of california berkeley": 3.0}}], "source": "ES"}, {"DBLP title": "Lemma localization: a practical method for downsizing SMT-interpolants.", "DBLP authors": ["Florian Pigorsch", "Christoph Scholl"], "year": 2013, "MAG papers": [{"PaperId": 1970980446, "PaperTitle": "lemma localization a practical method for downsizing smt interpolants", "Year": 2013, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"university of freiburg": 2.0}}], "source": "ES"}, {"DBLP title": "Core minimization in SAT-based abstraction.", "DBLP authors": ["Anton Belov", "Huan Chen", "Alan Mishchenko", "Jo\u00e3o Marques-Silva"], "year": 2013, "MAG papers": [{"PaperId": 2010828760, "PaperTitle": "core minimization in sat based abstraction", "Year": 2013, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"university of california berkeley": 1.0, "university college dublin": 3.0}}], "source": "ES"}, {"DBLP title": "Optimization techniques for craig interpolant compaction in unbounded model checking.", "DBLP authors": ["Gianpiero Cabodi", "Carmelo Loiacono", "Danilo Vendraminetto"], "year": 2013, "MAG papers": [{"PaperId": 2071634454, "PaperTitle": "optimization techniques for craig interpolant compaction in unbounded model checking", "Year": 2013, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"polytechnic university of turin": 3.0}}], "source": "ES"}, {"DBLP title": "Formal analysis of steady state errors in feedback control systems using HOL-light.", "DBLP authors": ["Osman Hasan", "Muhammad Ahmad"], "year": 2013, "MAG papers": [{"PaperId": 2087367008, "PaperTitle": "formal analysis of steady state errors in feedback control systems using hol light", "Year": 2013, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"university of the sciences": 2.0}}], "source": "ES"}, {"DBLP title": "A novel concurrent cache-friendly binary decision diagram construction for multi-core platforms.", "DBLP authors": ["Mahmoud Elbayoumi", "Michael S. Hsiao", "Mustafa Y. ElNainay"], "year": 2013, "MAG papers": [{"PaperId": 2088669303, "PaperTitle": "a novel concurrent cache friendly binary decision diagram construction for multi core platforms", "Year": 2013, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"virginia tech": 2.0, "alexandria university": 1.0}}], "source": "ES"}, {"DBLP title": "A low-power and low-voltage BBPLL-based sensor interface in 130nm CMOS for wireless sensor networks.", "DBLP authors": ["Jelle Van Rethy", "Hans Danneels", "Valentijn De Smedt", "Wim Dehaene", "Georges G. E. Gielen"], "year": 2013, "MAG papers": [{"PaperId": 2079356015, "PaperTitle": "a low power and low voltage bbpll based sensor interface in 130nm cmos for wireless sensor networks", "Year": 2013, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"katholieke universiteit leuven": 5.0}}], "source": "ES"}, {"DBLP title": "Reachability analysis of nonlinear analog circuits through iterative reachable set reduction.", "DBLP authors": ["Seyed Nematollah Ahmadyan", "Shobha Vasudevan"], "year": 2013, "MAG papers": [{"PaperId": 1988807707, "PaperTitle": "reachability analysis of nonlinear analog circuits through iterative reachable set reduction", "Year": 2013, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"university of illinois at urbana champaign": 2.0}}], "source": "ES"}, {"DBLP title": "Formal verification of analog circuit parameters across variation utilizing SAT.", "DBLP authors": ["Merritt Miller", "Forrest Brewer"], "year": 2013, "MAG papers": [{"PaperId": 1966076949, "PaperTitle": "formal verification of analog circuit parameters across variation utilizing sat", "Year": 2013, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"university of california santa barbara": 2.0}}], "source": "ES"}, {"DBLP title": "Extracting analytical nonlinear models from analog circuits by recursive vector fitting of transfer function trajectories.", "DBLP authors": ["Dimitri de Jonghe", "Dirk Deschrijver", "Tom Dhaene", "Georges G. E. Gielen"], "year": 2013, "MAG papers": [{"PaperId": 2056087093, "PaperTitle": "extracting analytical nonlinear models from analog circuits by recursive vector fitting of transfer function trajectories", "Year": 2013, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"ghent university": 2.0, "katholieke universiteit leuven": 2.0}}], "source": "ES"}, {"DBLP title": "Statistical modeling with the virtual source MOSFET model.", "DBLP authors": ["Li Yu", "Lan Wei", "Dimitri A. Antoniadis", "Ibrahim M. Elfadel", "Duane S. Boning"], "year": 2013, "MAG papers": [{"PaperId": 2172504065, "PaperTitle": "statistical modeling with the virtual source mosfet model", "Year": 2013, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {}}, {"PaperId": 2144950713, "PaperTitle": "statistical modeling with the virtual source mosfet model", "Year": 2013, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"massachusetts institute of technology": 4.0, "masdar institute of science and technology": 1.0}}], "source": "ES"}, {"DBLP title": "Automatic circuit sizing technique for the analog circuits with flexible TFTs considering process variation and bending effects.", "DBLP authors": ["Yen-Lung Chen", "Wan-Rong Wu", "Guan-Ruei Lu", "Chien-Nan Jimmy Liu"], "year": 2013, "MAG papers": [{"PaperId": 2092091571, "PaperTitle": "automatic circuit sizing technique for the analog circuits with flexible tfts considering process variation and bending effects", "Year": 2013, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"national central university": 4.0}}], "source": "ES"}, {"DBLP title": "On-line functionally untestable fault identification in embedded processor cores.", "DBLP authors": ["Paolo Bernardi", "Michele Bonazza", "Ernesto S\u00e1nchez", "Matteo Sonza Reorda", "Oscar Ballan"], "year": 2013, "MAG papers": [{"PaperId": 2043369860, "PaperTitle": "on line functionally untestable fault identification in embedded processor cores", "Year": 2013, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"stmicroelectronics": 1.0, "polytechnic university of turin": 4.0}}], "source": "ES"}, {"DBLP title": "Capturing vulnerability variations for register files.", "DBLP authors": ["Javier Carretero", "Enric Herrero", "Matteo Monchiero", "Tanaus\u00fa Ram\u00edrez", "Xavier Vera"], "year": 2013, "MAG papers": [{"PaperId": 1978575534, "PaperTitle": "capturing vulnerability variations for register files", "Year": 2013, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"intel": 5.0}}], "source": "ES"}, {"DBLP title": "Error detection in ternary CAMs using bloom filters.", "DBLP authors": ["Salvatore Pontarelli", "Marco Ottavi", "Adrian Evans", "Shi-Jie Wen"], "year": 2013, "MAG papers": [{"PaperId": 2019502803, "PaperTitle": "error detection in ternary cams using bloom filters", "Year": 2013, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"cisco systems inc": 1.0, "university of rome tor vergata": 2.0}}], "source": "ES"}, {"DBLP title": "AVF-driven parity optimization for MBU protection of in-core memory arrays.", "DBLP authors": ["Michail Maniatakos", "Maria K. Michael", "Yiorgos Makris"], "year": 2013, "MAG papers": [{"PaperId": 1969531659, "PaperTitle": "avf driven parity optimization for mbu protection of in core memory arrays", "Year": 2013, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"new york university abu dhabi": 1.0, "university of cyprus": 1.0, "university of texas at dallas": 1.0}}], "source": "ES"}, {"DBLP title": "An enhanced double-TSV scheme for defect tolerance in 3D-IC.", "DBLP authors": ["Hsiu-Chuan Shih", "Cheng-Wen Wu"], "year": 2013, "MAG papers": [{"PaperId": 2122704565, "PaperTitle": "an enhanced double tsv scheme for defect tolerance in 3d ic", "Year": 2013, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Mempack: an order of magnitude reduction in the cost, risk, and time for memory compiler certification.", "DBLP authors": ["Kartik Mohanram", "Matthew Wartell", "Sundar Iyer"], "year": 2013, "MAG papers": [{"PaperId": 1998864125, "PaperTitle": "mempack an order of magnitude reduction in the cost risk and time for memory compiler certification", "Year": 2013, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of pittsburgh": 2.0}}], "source": "ES"}, {"DBLP title": "Exploiting replicated checkpoints for soft error detection and correction.", "DBLP authors": ["Fahrettin Koc", "Kenan Bozdas", "Burak Karsli", "Oguz Ergin"], "year": 2013, "MAG papers": [{"PaperId": 2069241936, "PaperTitle": "exploiting replicated checkpoints for soft error detection and correction", "Year": 2013, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"tobb university of economics and technology": 4.0}}], "source": "ES"}, {"DBLP title": "Game-theoretic analysis of decentralized core allocation schemes on many-core systems.", "DBLP authors": ["Stefan Wildermann", "Tobias Ziermann", "J\u00fcrgen Teich"], "year": 2013, "MAG papers": [{"PaperId": 2088801271, "PaperTitle": "game theoretic analysis of decentralized core allocation schemes on many core systems", "Year": 2013, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"university of erlangen nuremberg": 3.0}}], "source": "ES"}, {"DBLP title": "Enabling fine-grained OpenMP tasking on tightly-coupled shared memory clusters.", "DBLP authors": ["Paolo Burgio", "Giuseppe Tagliavini", "Andrea Marongiu", "Luca Benini"], "year": 2013, "MAG papers": [{"PaperId": 1997324707, "PaperTitle": "enabling fine grained openmp tasking on tightly coupled shared memory clusters", "Year": 2013, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "ARTM: a lightweight fork-join framework for many-core embedded systems.", "DBLP authors": ["Maroun Ojail", "Rapha\u00ebl David", "Yves Lhuillier", "Alexandre Guerre"], "year": 2013, "MAG papers": [{"PaperId": 2069696408, "PaperTitle": "artm a lightweight fork join framework for many core embedded systems", "Year": 2013, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Pipelets: self-organizing software pipelines for many-core architectures.", "DBLP authors": ["Janmartin Jahn", "J\u00f6rg Henkel"], "year": 2013, "MAG papers": [{"PaperId": 2035884111, "PaperTitle": "pipelets self organizing software pipelines for many core architectures", "Year": 2013, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"karlsruhe institute of technology": 2.0}}], "source": "ES"}, {"DBLP title": "An integrated approach for managing the lifetime of flash-based SSDs.", "DBLP authors": ["Sungjin Lee", "Taejin Kim", "Jisung Park", "Jihong Kim"], "year": 2013, "MAG papers": [{"PaperId": 2034941744, "PaperTitle": "an integrated approach for managing the lifetime of flash based ssds", "Year": 2013, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"seoul national university": 4.0}}], "source": "ES"}, {"DBLP title": "Dr. Frankenstein's dream made possible: implanted electronic devices.", "DBLP authors": ["Daniela De Venuto", "Alberto L. Sangiovanni-Vincentelli"], "year": 2013, "MAG papers": [{"PaperId": 2017719500, "PaperTitle": "dr frankenstein s dream made possible implanted electronic devices", "Year": 2013, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"university of california berkeley": 1.0, "instituto politecnico nacional": 1.0}}], "source": "ES"}, {"DBLP title": "Electronic implants: power delivery and management.", "DBLP authors": ["Jacopo Olivo", "Sara S. Ghoreishizadeh", "Sandro Carrara", "Giovanni De Micheli"], "year": 2013, "MAG papers": [{"PaperId": 2007454882, "PaperTitle": "electronic implants power delivery and management", "Year": 2013, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"ecole polytechnique federale de lausanne": 4.0}}], "source": "ES"}, {"DBLP title": "Share with care: a quantitative evaluation of sharing approaches in high-level synthesis.", "DBLP authors": ["Alex Kondratyev", "Luciano Lavagno", "Mike Meyer", "Yosinori Watanabe"], "year": 2013, "MAG papers": [{"PaperId": 2060765373, "PaperTitle": "share with care a quantitative evaluation of sharing approaches in high level synthesis", "Year": 2013, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"cadence design systems": 4.0}}], "source": "ES"}, {"DBLP title": "FPGA latency optimization using system-level transformations and DFG restructuring.", "DBLP authors": ["Daniel Gomez-Prado", "Maciej J. Ciesielski", "Russell Tessier"], "year": 2013, "MAG papers": [{"PaperId": 2122042448, "PaperTitle": "fpga latency optimization using system level transformations and dfg restructuring", "Year": 2013, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"university of massachusetts amherst": 3.0}}], "source": "ES"}, {"DBLP title": "A transparent and energy aware reconfigurable multiprocessor platform for simultaneous ILP and TLP exploitation.", "DBLP authors": ["Mateus B. Rutzig", "Antonio Carlos Schneider Beck", "Luigi Carro"], "year": 2013, "MAG papers": [{"PaperId": 2080202033, "PaperTitle": "a transparent and energy aware reconfigurable multiprocessor platform for simultaneous ilp and tlp exploitation", "Year": 2013, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"universidade federal de santa maria": 1.0, "universidade federal do rio grande do sul": 2.0}}], "source": "ES"}, {"DBLP title": "High-level modeling and synthesis for embedded FPGAs.", "DBLP authors": ["Xiaolin Chen", "Shuai Li", "Jochen Schleifer", "Thomas Coenen", "Anupam Chattopadhyay", "Gerd Ascheid", "Tobias G. Noll"], "year": 2013, "MAG papers": [{"PaperId": 2017506008, "PaperTitle": "high level modeling and synthesis for embedded fpgas", "Year": 2013, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"rwth aachen university": 7.0}}], "source": "ES"}, {"DBLP title": "Scheduling independent liveness analysis for register binding in high level synthesis.", "DBLP authors": ["Vito Giovanni Castellana", "Fabrizio Ferrandi"], "year": 2013, "MAG papers": [{"PaperId": 2094465109, "PaperTitle": "scheduling independent liveness analysis for register binding in high level synthesis", "Year": 2013, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"polytechnic university of milan": 2.0}}], "source": "ES"}, {"DBLP title": "Fast shared on-chip memory architecture for efficient hybrid computing with CGRAs.", "DBLP authors": ["Jongeun Lee", "Yeonghun Jeong", "Sungsok Seo"], "year": 2013, "MAG papers": [{"PaperId": 1996906769, "PaperTitle": "fast shared on chip memory architecture for efficient hybrid computing with cgras", "Year": 2013, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"ulsan national institute of science and technology": 3.0}}], "source": "ES"}, {"DBLP title": "Compiling control-intensive loops for CGRAs with state-based full predication.", "DBLP authors": ["Kyuseung Han", "Kiyoung Choi", "Jongeun Lee"], "year": 2013, "MAG papers": [{"PaperId": 2027700796, "PaperTitle": "compiling control intensive loops for cgras with state based full predication", "Year": 2013, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"seoul national university": 2.0, "ulsan national institute of science and technology": 1.0}}], "source": "ES"}, {"DBLP title": "DeBAR: deflection based adaptive router with minimal buffering.", "DBLP authors": ["John Jose", "Bhawna Nayak", "Damarla Kranthi Kumar", "Madhu Mutyam"], "year": 2013, "MAG papers": [{"PaperId": 2072592524, "PaperTitle": "debar deflection based adaptive router with minimal buffering", "Year": 2013, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": {"indian institute of technology madras": 4.0}}], "source": "ES"}, {"DBLP title": "Contrasting wavelength-routed optical NoC topologies for power-efficient 3D-stacked multicore processors using physical-layer analysis.", "DBLP authors": ["Luca Ramini", "Paolo Grani", "Sandro Bartolini", "Davide Bertozzi"], "year": 2013, "MAG papers": [{"PaperId": 2034519098, "PaperTitle": "contrasting wavelength routed optical noc topologies for power efficient 3d stacked multicore processors using physical layer analysis", "Year": 2013, "CitationCount": 43, "EstimatedCitation": 71, "Affiliations": {"university of ferrara": 2.0, "university of siena": 2.0}}], "source": "ES"}, {"DBLP title": "Topology-agnostic fault-tolerant NoC routing method.", "DBLP authors": ["Eduardo W\u00e4chter", "Augusto Erichsen", "Alexandre M. Amory", "Fernando Moraes"], "year": 2013, "MAG papers": [{"PaperId": 2063016846, "PaperTitle": "topology agnostic fault tolerant noc routing method", "Year": 2013, "CitationCount": 33, "EstimatedCitation": 58, "Affiliations": {"pontificia universidade catolica do rio grande do sul": 4.0}}], "source": "ES"}, {"DBLP title": "Fault-tolerant routing algorithm for 3D NoC using Hamiltonian path strategy.", "DBLP authors": ["Masoumeh Ebrahimi", "Masoud Daneshtalab", "Juha Plosila"], "year": 2013, "MAG papers": [{"PaperId": 2019331588, "PaperTitle": "fault tolerant routing algorithm for 3d noc using hamiltonian path strategy", "Year": 2013, "CitationCount": 31, "EstimatedCitation": 93, "Affiliations": {"information technology university": 3.0}}], "source": "ES"}, {"DBLP title": "Modeling and analysis of fault-tolerant distributed memories for networks-on-chip.", "DBLP authors": ["Abbas BanaiyanMofrad", "Nikil D. Dutt", "Gustavo Gir\u00e3o"], "year": 2013, "MAG papers": [{"PaperId": 2051984303, "PaperTitle": "modeling and analysis of fault tolerant distributed memories for networks on chip", "Year": 2013, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"university of california irvine": 2.0, "universidade federal do rio grande do sul": 1.0}}], "source": "ES"}, {"DBLP title": "System-level modeling of energy in TLM for early validation of power and thermal management.", "DBLP authors": ["Tayeb Bouhadiba", "Matthieu Moy", "Florence Maraninchi"], "year": 2013, "MAG papers": [{"PaperId": 2002726441, "PaperTitle": "system level modeling of energy in tlm for early validation of power and thermal management", "Year": 2013, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": {"centre national de la recherche scientifique": 1.0, "grenoble institute of technology": 2.0}}], "source": "ES"}, {"DBLP title": "System-level modeling and microprocessor reliability analysis for backend wearout mechanisms.", "DBLP authors": ["Chang-Chih Chen", "Linda Milor"], "year": 2013, "MAG papers": [{"PaperId": 2043294426, "PaperTitle": "system level modeling and microprocessor reliability analysis for backend wearout mechanisms", "Year": 2013, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": {"georgia institute of technology": 2.0}}], "source": "ES"}, {"DBLP title": "Automatic success tree-based reliability analysis for the consideration of transient and permanent faults.", "DBLP authors": ["Hananeh Aliee", "Michael Gla\u00df", "Felix Reimann", "J\u00fcrgen Teich"], "year": 2013, "MAG papers": [{"PaperId": 2073384590, "PaperTitle": "automatic success tree based reliability analysis for the consideration of transient and permanent faults", "Year": 2013, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"university of erlangen nuremberg": 4.0}}], "source": "ES"}, {"DBLP title": "Hybrid prototyping of multicore embedded systems.", "DBLP authors": ["Ehsan Saboori", "Samar Abdi"], "year": 2013, "MAG papers": [{"PaperId": 1969329158, "PaperTitle": "hybrid prototyping of multicore embedded systems", "Year": 2013, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"concordia university": 2.0}}], "source": "ES"}, {"DBLP title": "Placement optimization of power supply pads based on locality.", "DBLP authors": ["Pingqiang Zhou", "Vivek Mishra", "Sachin S. Sapatnekar"], "year": 2013, "MAG papers": [{"PaperId": 2033189273, "PaperTitle": "placement optimization of power supply pads based on locality", "Year": 2013, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"university of minnesota": 3.0}}], "source": "ES"}, {"DBLP title": "GPU-friendly floating random walk algorithm for capacitance extraction of VLSI interconnects.", "DBLP authors": ["Kuangya Zhai", "Wenjian Yu", "Hao Zhuang"], "year": 2013, "MAG papers": [{"PaperId": 2129049238, "PaperTitle": "gpu friendly floating random walk algorithm for capacitance extraction of vlsi interconnects", "Year": 2013, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"tsinghua university": 3.0}}], "source": "ES"}, {"DBLP title": "Periodic jitter and bounded uncorrelated jitter decomposition using incoherent undersampling.", "DBLP authors": ["Nicholas Tzou", "Debesh Bhatta", "Sen-Wen Hsiao", "Abhijit Chatterjee"], "year": 2013, "MAG papers": [{"PaperId": 2011462271, "PaperTitle": "periodic jitter and bounded uncorrelated jitter decomposition using incoherent undersampling", "Year": 2013, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"georgia institute of technology": 4.0}}], "source": "ES"}, {"DBLP title": "Crosstalk avoidance codes for 3D VLSI.", "DBLP authors": ["Rajeev Kumar", "Sunil P. Khatri"], "year": 2013, "MAG papers": [{"PaperId": 2017619982, "PaperTitle": "crosstalk avoidance codes for 3d vlsi", "Year": 2013, "CitationCount": 29, "EstimatedCitation": 29, "Affiliations": {"texas a m university": 2.0}}], "source": "ES"}, {"DBLP title": "Large-scale flip-chip power grid reduction with geometric templates.", "DBLP authors": ["Zhuo Feng"], "year": 2013, "MAG papers": [{"PaperId": 1985144841, "PaperTitle": "large scale flip chip power grid reduction with geometric templates", "Year": 2013, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"michigan technological university": 1.0}}], "source": "ES"}, {"DBLP title": "Impact of adaptive voltage scaling on aging-aware signoff.", "DBLP authors": ["Tuck-Boon Chan", "Wei-Ting Jonas Chan", "Andrew B. Kahng"], "year": 2013, "MAG papers": [{"PaperId": 2000017198, "PaperTitle": "impact of adaptive voltage scaling on aging aware signoff", "Year": 2013, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"university of california san diego": 3.0}}], "source": "ES"}, {"DBLP title": "A parallel fast transform-based preconditioning approach for electrical-thermal co-simulation of power delivery networks.", "DBLP authors": ["Konstantis Daloukas", "Alexia Marnari", "Nestor E. Evmorfopoulos", "Panagiota E. Tsompanopoulou", "George I. Stamoulis"], "year": 2013, "MAG papers": [{"PaperId": 1968298799, "PaperTitle": "a parallel fast transform based preconditioning approach for electrical thermal co simulation of power delivery networks", "Year": 2013, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"university of thessaly": 5.0}}], "source": "ES"}, {"DBLP title": "Hierarchically focused guardbanding: an adaptive approach to mitigate PVT variations and aging.", "DBLP authors": ["Abbas Rahimi", "Luca Benini", "Rajesh K. Gupta"], "year": 2013, "MAG papers": [{"PaperId": 1989517435, "PaperTitle": "hierarchically focused guardbanding an adaptive approach to mitigate pvt variations and aging", "Year": 2013, "CitationCount": 36, "EstimatedCitation": 36, "Affiliations": {"university of bologna": 1.0, "university of california san diego": 2.0}}], "source": "ES"}, {"DBLP title": "Effective power network prototyping via statistical-based clustering and sequential linear programming.", "DBLP authors": ["Shih-Ying Sean Liu", "Chieh-Jui Lee", "Chuan-Chia Huang", "Hung-Ming Chen", "Chang-Tzu Lin", "Chia-Hsin Lee"], "year": 2013, "MAG papers": [{"PaperId": 2089703610, "PaperTitle": "effective power network prototyping via statistical based clustering and sequential linear programming", "Year": 2013, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"national chiao tung university": 4.0, "industrial technology research institute": 2.0}}], "source": "ES"}, {"DBLP title": "A network-flow based algorithm for power density mitigation at post-placement stage.", "DBLP authors": ["Shih-Ying Sean Liu", "Ren-Guo Luo", "Hung-Ming Chen"], "year": 2013, "MAG papers": [{"PaperId": 1964879497, "PaperTitle": "a network flow based algorithm for power density mitigation at post placement stage", "Year": 2013, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"national chiao tung university": 3.0}}], "source": "ES"}, {"DBLP title": "An efficient wirelength model for analytical placement.", "DBLP authors": ["B. N. Bhramar Ray", "Shankar Balachandran"], "year": 2013, "MAG papers": [{"PaperId": 2069792315, "PaperTitle": "an efficient wirelength model for analytical placement", "Year": 2013, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"indian institute of technology madras": 1.0, "utkal university": 1.0}}], "source": "ES"}, {"DBLP title": "Interactions of large scale EV mobility and virtual power plants.", "DBLP authors": ["Randolf Mock", "Tullio Salmon Cinotti", "Johannes Reinschke", "Luciano Bononi"], "year": 2013, "MAG papers": [{"PaperId": 1974128124, "PaperTitle": "interactions of large scale ev mobility and virtual power plants", "Year": 2013, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"siemens": 2.0}}], "source": "ES"}, {"DBLP title": "Innovative energy storage solutions for future electromobility in smart cities.", "DBLP authors": ["Kevin Green", "Salvador Rodr\u00edguez Gonz\u00e1lez", "Ruud Wijtvliet"], "year": 2013, "MAG papers": [{"PaperId": 2004638972, "PaperTitle": "innovative energy storage solutions for future electromobility in smart cities", "Year": 2013, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"qinetiq": 1.0}}], "source": "ES"}, {"DBLP title": "Automotive ethernet: in-vehicle networking and smart mobility.", "DBLP authors": ["Peter Hank", "Steffen M\u00fcller", "Ovidiu Vermesan", "Jeroen Van den Keybus"], "year": 2013, "MAG papers": [{"PaperId": 2084964926, "PaperTitle": "automotive ethernet in vehicle networking and smart mobility", "Year": 2013, "CitationCount": 52, "EstimatedCitation": 78, "Affiliations": {"katholieke universiteit leuven": 1.0, "sintef": 1.0, "nxp semiconductors": 2.0}}], "source": "ES"}, {"DBLP title": "Smart, connected and mobile: architecting future electric mobility ecosystems.", "DBLP authors": ["Ovidiu Vermesan", "Lars-Cyril Julin Blystad", "Reiner John", "Peter Hank", "Roy Bahr", "Alessandro Moscatelli"], "year": 2013, "MAG papers": [{"PaperId": 2061898029, "PaperTitle": "smart connected and mobile architecting future electric mobility ecosystems", "Year": 2013, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"infineon technologies": 1.0, "nxp semiconductors": 1.0, "stmicroelectronics": 1.0, "sintef": 3.0}}], "source": "ES"}, {"DBLP title": "e-Mobility the next frontier for automotive industry.", "DBLP authors": ["Roberto Zafalon", "Giovanni Coppola", "Ovidiu Vermesan"], "year": 2013, "MAG papers": [{"PaperId": 2155439309, "PaperTitle": "e mobility the next frontier for automotive industry", "Year": 2013, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"stmicroelectronics": 1.0, "enel": 1.0, "sintef": 1.0}}], "source": "ES"}, {"DBLP title": "Semiconductor technologies for smart mobility management.", "DBLP authors": ["Reiner John", "Martin Schulz", "Ovidiu Vermesan", "Kai Kriegel"], "year": 2013, "MAG papers": [{"PaperId": 1998429432, "PaperTitle": "semiconductor technologies for smart mobility management", "Year": 2013, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"siemens": 1.0, "infineon technologies": 2.0, "sintef": 1.0}}], "source": "ES"}, {"DBLP title": "A new paradigm for trading off yield, area and performance to enhance performance per wafer.", "DBLP authors": ["Yue Gao", "Melvin A. Breuer", "Yanzhi Wang"], "year": 2013, "MAG papers": [{"PaperId": 2004323062, "PaperTitle": "a new paradigm for trading off yield area and performance to enhance performance per wafer", "Year": 2013, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"university of southern california": 3.0}}], "source": "ES"}, {"DBLP title": "Leveraging variable function resilience for selective software reliability on unreliable hardware.", "DBLP authors": ["Semeen Rehman", "Muhammad Shafique", "Pau Vilimelis Aceituno", "Florian Kriebel", "Jian-Jia Chen", "J\u00f6rg Henkel"], "year": 2013, "MAG papers": [{"PaperId": 2016582818, "PaperTitle": "leveraging variable function resilience for selective software reliability on unreliable hardware", "Year": 2013, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": {"karlsruhe institute of technology": 6.0}}], "source": "ES"}, {"DBLP title": "Optimization of secure embedded systems with dynamic task sets.", "DBLP authors": ["Ke Jiang", "Petru Eles", "Zebo Peng"], "year": 2013, "MAG papers": [{"PaperId": 2028352624, "PaperTitle": "optimization of secure embedded systems with dynamic task sets", "Year": 2013, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"linkoping university": 3.0}}], "source": "ES"}, {"DBLP title": "Shared memory aware MPSoC software deployment.", "DBLP authors": ["Timo Sch\u00f6nwald", "Alexander Viehl", "Oliver Bringmann", "Wolfgang Rosenstiel"], "year": 2013, "MAG papers": [{"PaperId": 2062202581, "PaperTitle": "shared memory aware mpsoc software deployment", "Year": 2013, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"forschungszentrum informatik": 4.0}}], "source": "ES"}, {"DBLP title": "Fast and optimized task allocation method for low vertical link density 3-dimensional networks-on-chip based many core systems.", "DBLP authors": ["Haoyuan Ying", "Thomas Hollstein", "Klaus Hofmann"], "year": 2013, "MAG papers": [{"PaperId": 2006918142, "PaperTitle": "fast and optimized task allocation method for low vertical link density 3 dimensional networks on chip based many core systems", "Year": 2013, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"technische universitat darmstadt": 2.0, "tallinn university of technology": 1.0}}], "source": "ES"}, {"DBLP title": "A spectral clustering approach to application-specific network-on-chip synthesis.", "DBLP authors": ["Vladimir Todorov", "Daniel Mueller-Gritschneder", "Helmut Reinig", "Ulf Schlichtmann"], "year": 2013, "MAG papers": [{"PaperId": 2078961145, "PaperTitle": "a spectral clustering approach to application specific network on chip synthesis", "Year": 2013, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"technische universitat munchen": 2.0, "intel mobile communications": 2.0}}], "source": "ES"}, {"DBLP title": "A SPICE-compatible model of graphene nano-ribbon field-effect transistors enabling circuit-level delay and power analysis under process variation.", "DBLP authors": ["Ying-Yu Chen", "Artem Rogachev", "Amit Sangai", "Giuseppe Iannaccone", "Gianluca Fiori", "Deming Chen"], "year": 2013, "MAG papers": [{"PaperId": 2017403668, "PaperTitle": "a spice compatible model of graphene nano ribbon field effect transistors enabling circuit level delay and power analysis under process variation", "Year": 2013, "CitationCount": 43, "EstimatedCitation": 59, "Affiliations": {"university of pisa": 2.0, "university of illinois at urbana champaign": 4.0}}], "source": "ES"}, {"DBLP title": "Systematic design of nanomagnet logic circuits.", "DBLP authors": ["Indranil Palit", "Xiaobo Sharon Hu", "Joseph Nahas", "Michael T. Niemier"], "year": 2013, "MAG papers": [{"PaperId": 1996472534, "PaperTitle": "systematic design of nanomagnet logic circuits", "Year": 2013, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of notre dame": 4.0}}], "source": "ES"}, {"DBLP title": "Defect-tolerant logic hardening for crossbar-based nanosystems.", "DBLP authors": ["Yehua Su", "Wenjing Rao"], "year": 2013, "MAG papers": [{"PaperId": 2042170708, "PaperTitle": "defect tolerant logic hardening for crossbar based nanosystems", "Year": 2013, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"university of illinois at chicago": 2.0}}], "source": "ES"}, {"DBLP title": "On reconfigurable single-electron transistor arrays synthesis using reordering techniques.", "DBLP authors": ["Chang-En Chiang", "Li-Fu Tang", "Chun-Yao Wang", "Ching-Yi Huang", "Yung-Chih Chen", "Suman Datta", "Vijaykrishnan Narayanan"], "year": 2013, "MAG papers": [{"PaperId": 2047118020, "PaperTitle": "on reconfigurable single electron transistor arrays synthesis using reordering techniques", "Year": 2013, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"pennsylvania state university": 2.0, "national tsing hua university": 4.0, "yuan ze university": 1.0}}], "source": "ES"}, {"DBLP title": "D-MRAM cache: enhancing energy efficiency with 3T-1MTJ DRAM/MRAM hybrid memory.", "DBLP authors": ["Hiroki Noguchi", "Kumiko Nomura", "Keiko Abe", "Shinobu Fujita", "Eishi Arima", "Kyundong Kim", "Takashi Nakada", "Shinobu Miwa", "Hiroshi Nakamura"], "year": 2013, "MAG papers": [{"PaperId": 2001683097, "PaperTitle": "d mram cache enhancing energy efficiency with 3t 1mtj dram mram hybrid memory", "Year": 2013, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"toshiba": 4.0, "university of tokyo": 5.0}}], "source": "ES"}, {"DBLP title": "Leveraging sensitivity analysis for fast, accurate estimation of SRAM dynamic write VMIN.", "DBLP authors": ["James Boley", "Vikas Chandra", "Robert C. Aitken", "Benton H. Calhoun"], "year": 2013, "MAG papers": [], "source": null}, {"DBLP title": "DWM-TAPESTRI - an energy efficient all-spin cache using domain wall shift based writes.", "DBLP authors": ["Rangharajan Venkatesan", "Mrigank Sharad", "Kaushik Roy", "Anand Raghunathan"], "year": 2013, "MAG papers": [{"PaperId": 2106346024, "PaperTitle": "dwm tapestri an energy efficient all spin cache using domain wall shift based writes", "Year": 2013, "CitationCount": 73, "EstimatedCitation": 97, "Affiliations": {"purdue university": 4.0}}], "source": "ES"}, {"DBLP title": "Co-synthesis of data paths and clock control paths for minimum-period clock gating.", "DBLP authors": ["Wen-Pin Tu", "Shih-Hsu Huang", "Chun-Hua Cheng"], "year": 2013, "MAG papers": [{"PaperId": 2040807843, "PaperTitle": "co synthesis of data paths and clock control paths for minimum period clock gating", "Year": 2013, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"industrial technology research institute": 1.0, "chung yuan christian university": 2.0}}], "source": "ES"}, {"DBLP title": "Slack budgeting and slack to length converting for multi-bit flip-flop merging.", "DBLP authors": ["Chia-Chieh Lu", "Rung-Bin Lin"], "year": 2013, "MAG papers": [{"PaperId": 2023925362, "PaperTitle": "slack budgeting and slack to length converting for multi bit flip flop merging", "Year": 2013, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"yuan ze university": 2.0}}], "source": "ES"}, {"DBLP title": "Area optimization on fixed analog floorplans using convex area functions.", "DBLP authors": ["Ahmet Unutulmaz", "G\u00fcnhan D\u00fcndar", "Francisco V. Fern\u00e1ndez"], "year": 2013, "MAG papers": [{"PaperId": 2006007836, "PaperTitle": "area optimization on fixed analog floorplans using convex area functions", "Year": 2013, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"bogazici university": 2.0, "spanish national research council": 1.0}}], "source": "ES"}, {"DBLP title": "PAGE: parallel agile genetic exploration towards utmost performance for analog circuit design.", "DBLP authors": ["Po-Cheng Pan", "Hung-Ming Chen", "Chien-Chih Lin"], "year": 2013, "MAG papers": [{"PaperId": 3144166208, "PaperTitle": "page parallel agile genetic exploration towards utmost performance for analog circuit design", "Year": 2013, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"national chiao tung university": 2.0, "national tsing hua university": 1.0}}, {"PaperId": 1593974800, "PaperTitle": "page parallel agile genetic exploration towards utmost performance for analog circuit design", "Year": 2013, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"national chiao tung university": 2.0, "national tsing hua university": 1.0}}], "source": "ES"}, {"DBLP title": "Fast and efficient lagrangian relaxation-based discrete gate sizing.", "DBLP authors": ["Vinicius S. Livramento", "Chrystian Guth", "Jos\u00e9 Lu\u00eds G\u00fcntzel", "Marcelo O. Johann"], "year": 2013, "MAG papers": [{"PaperId": 2011799310, "PaperTitle": "fast and efficient lagrangian relaxation based discrete gate sizing", "Year": 2013, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"universidade federal de santa catarina": 3.0, "universidade federal do rio grande do sul": 1.0}}], "source": "ES"}, {"DBLP title": "Enhanced metamodeling techniques for high-dimensional IC design estimation problems.", "DBLP authors": ["Andrew B. Kahng", "Bill Lin", "Siddhartha Nath"], "year": 2013, "MAG papers": [{"PaperId": 2076469346, "PaperTitle": "enhanced metamodeling techniques for high dimensional ic design estimation problems", "Year": 2013, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"university of california san diego": 3.0}}], "source": "ES"}, {"DBLP title": "Sub-quadratic objectives in quadratic placement.", "DBLP authors": ["Markus Struzyna"], "year": 2013, "MAG papers": [{"PaperId": 1995934454, "PaperTitle": "sub quadratic objectives in quadratic placement", "Year": 2013, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"university of bonn": 1.0}}], "source": "ES"}, {"DBLP title": "CATALYST: planning layer directives for effective design closure.", "DBLP authors": ["Yaoguang Wei", "Zhuo Li", "Cliff C. N. Sze", "Shiyan Hu", "Charles J. Alpert", "Sachin S. Sapatnekar"], "year": 2013, "MAG papers": [{"PaperId": 2060212876, "PaperTitle": "catalyst planning layer directives for effective design closure", "Year": 2013, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"ibm": 3.0, "university of minnesota": 2.0, "michigan technological university": 1.0}}], "source": "ES"}]