+incdir+${DESIGN}/${DIGITAL}/config
+incdir+${DESIGN}/${DIGITAL}/edf_registers/
+incdir+${SYNOPSYS}/dw/sim_ver/

// packages
${DESIGN}/${DIGITAL}/rtl/project_pkg.sv

// interfaces
${DESIGN}/${DIGITAL}/TIMEBASE/rtl/timebase_info_if.sv
${DESIGN}/${DIGITAL}/TIMEBASE/rtl/timebase_io_if.sv
${DESIGN}/${DIGITAL}/TIMEBASE/rtl/tmr_osc_if.sv
${DESIGN}/${DIGITAL}/TIMEBASE/rtl/tmr_out_osc_if.sv
${DESIGN}/${DIGITAL}/TEST/rtl/jtag_bus_if.sv

// HDL files
${DESIGN}/${DIGITAL}/TIMEBASE/rtl/clock_auto_trimming.sv
${DESIGN}/${DIGITAL}/TIMEBASE/rtl/clk_div.sv
${DESIGN}/${DIGITAL}/TIMEBASE/rtl/clkref_monitor.sv
${DESIGN}/${DIGITAL}/TIMEBASE/rtl/clkref_divider.sv
${DESIGN}/${DIGITAL}/TIMEBASE/rtl/pll_monitor.sv
${DESIGN}/${DIGITAL}/TIMEBASE/rtl/tick_div.sv
${DESIGN}/${DIGITAL}/TIMEBASE/rtl/tick_gen.sv
${DESIGN}/${DIGITAL}/TIMEBASE/rtl/test_osc.sv
${DESIGN}/${DIGITAL}/TIMEBASE/rtl/timebase.sv
