<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>Xenomai API: include/rtdm/rtserial.h File Reference</title>
<link href="doxygen.css" rel="stylesheet" type="text/css">
<link href="tabs.css" rel="stylesheet" type="text/css">
</head><body>
<!-- Generated by Doxygen 1.5.1 -->
<div class="tabs">
  <ul>
    <li><a href="main.html"><span>Main&nbsp;Page</span></a></li>
    <li><a href="modules.html"><span>Modules</span></a></li>
    <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
    <li id="current"><a href="files.html"><span>Files</span></a></li>
    <li>
      <form action="search.php" method="get">
        <table cellspacing="0" cellpadding="0" border="0">
          <tr>
            <td><label>&nbsp;<u>S</u>earch&nbsp;for&nbsp;</label></td>
            <td><input type="text" name="query" value="" size="20" accesskey="s"/></td>
          </tr>
        </table>
      </form>
    </li>
  </ul></div>
<div class="tabs">
  <ul>
    <li><a href="files.html"><span>File&nbsp;List</span></a></li>
    <li><a href="globals.html"><span>Globals</span></a></li>
  </ul></div>
<h1>include/rtdm/rtserial.h File Reference</h1><hr><a name="_details"></a><h2>Detailed Description</h2>
Real-Time Driver Model for Xenomai, serial device profile header. 
<p>
<dl class="note" compact><dt><b>Note:</b></dt><dd>Copyright (C) 2005, 2006 Jan Kiszka &lt;<a href="mailto:jan.kiszka@web.de">jan.kiszka@web.de</a>&gt;</dd></dl>
Xenomai is free software; you can redistribute it and/or modify it under the terms of the GNU General Public License as published by the Free Software Foundation; either version 2 of the License, or (at your option) any later version.<p>
Xenomai is distributed in the hope that it will be useful, but WITHOUT ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for more details.<p>
You should have received a copy of the GNU General Public License along with Xenomai; if not, write to the Free Software Foundation, Inc., 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA. 
<p>

<p>
Include dependency graph for rtserial.h:<p><center><img src="rtserial_8h__incl.png" border="0" usemap="#include/rtdm/rtserial.h_map" alt=""></center>
<map name="include/rtdm/rtserial.h_map">
<area href="rtdm_8h.html" shape="rect" coords="227,81,331,108" alt="">
</map>

<p>
<a href="rtserial_8h-source.html">Go to the source code of this file.</a><table border="0" cellpadding="0" cellspacing="0">
<tr><td></td></tr>
<tr><td colspan="2"><br><h2>Data Structures</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">struct &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structrtser__config.html">rtser_config</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Serial device configuration.  <a href="structrtser__config.html#_details">More...</a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">struct &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structrtser__status.html">rtser_status</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Serial device status.  <a href="structrtser__status.html#_details">More...</a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">struct &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structrtser__event.html">rtser_event</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Additional information about serial device events.  <a href="structrtser__event.html#_details">More...</a><br></td></tr>
<tr><td colspan="2"><br><h2>Defines</h2></td></tr>
<tr><td colspan="2"><div class="groupHeader">RTSER_DEF_BAUD</div></td></tr>
<tr><td colspan="2"><div class="groupText"><a class="anchor" name="RTSER_DEF_BAUD"></a> Default baud rate <br><br></div></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="g91350308090ae6815be81643a293aedc"></a><!-- doxytag: member="rtserial.h::RTSER_DEF_BAUD" ref="g91350308090ae6815be81643a293aedc" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>RTSER_DEF_BAUD</b>&nbsp;&nbsp;&nbsp;9600</td></tr>

<tr><td colspan="2"><div class="groupHeader">RTSER_xxx_PARITY</div></td></tr>
<tr><td colspan="2"><div class="groupText"><a class="anchor" name="RTSER_xxx_PARITY"></a> Number of parity bits <br><br></div></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="g29c73d777802e5eedde24f78dac5f711"></a><!-- doxytag: member="rtserial.h::RTSER_NO_PARITY" ref="g29c73d777802e5eedde24f78dac5f711" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>RTSER_NO_PARITY</b>&nbsp;&nbsp;&nbsp;0x00</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="gc04ca154d03a05c5480a0986913a8dfd"></a><!-- doxytag: member="rtserial.h::RTSER_ODD_PARITY" ref="gc04ca154d03a05c5480a0986913a8dfd" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>RTSER_ODD_PARITY</b>&nbsp;&nbsp;&nbsp;0x01</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="g5273526883a89c6b32cbeebcfd83af74"></a><!-- doxytag: member="rtserial.h::RTSER_EVEN_PARITY" ref="g5273526883a89c6b32cbeebcfd83af74" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>RTSER_EVEN_PARITY</b>&nbsp;&nbsp;&nbsp;0x03</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="gc9a418a0f7ab6226c40364cfe8b0e548"></a><!-- doxytag: member="rtserial.h::RTSER_DEF_PARITY" ref="gc9a418a0f7ab6226c40364cfe8b0e548" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>RTSER_DEF_PARITY</b>&nbsp;&nbsp;&nbsp;RTSER_NO_PARITY</td></tr>

<tr><td colspan="2"><div class="groupHeader">RTSER_xxx_BITS</div></td></tr>
<tr><td colspan="2"><div class="groupText"><a class="anchor" name="RTSER_xxx_BITS"></a> Number of data bits <br><br></div></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="gd6a2b78360504b256c616a517eca64cb"></a><!-- doxytag: member="rtserial.h::RTSER_5_BITS" ref="gd6a2b78360504b256c616a517eca64cb" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>RTSER_5_BITS</b>&nbsp;&nbsp;&nbsp;0x00</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="g56f3d4cff74283dd8160129ad8ecb11d"></a><!-- doxytag: member="rtserial.h::RTSER_6_BITS" ref="g56f3d4cff74283dd8160129ad8ecb11d" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>RTSER_6_BITS</b>&nbsp;&nbsp;&nbsp;0x01</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="g530274c0cd7335f554bc3cdfb693da36"></a><!-- doxytag: member="rtserial.h::RTSER_7_BITS" ref="g530274c0cd7335f554bc3cdfb693da36" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>RTSER_7_BITS</b>&nbsp;&nbsp;&nbsp;0x02</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="g2dc0a46d0d97bb13772dbabc61ef8994"></a><!-- doxytag: member="rtserial.h::RTSER_8_BITS" ref="g2dc0a46d0d97bb13772dbabc61ef8994" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>RTSER_8_BITS</b>&nbsp;&nbsp;&nbsp;0x03</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="gb0609e44a1b79bfd1afcdd2af2d8f24c"></a><!-- doxytag: member="rtserial.h::RTSER_DEF_BITS" ref="gb0609e44a1b79bfd1afcdd2af2d8f24c" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>RTSER_DEF_BITS</b>&nbsp;&nbsp;&nbsp;RTSER_8_BITS</td></tr>

<tr><td colspan="2"><div class="groupHeader">RTSER_xxx_STOPB</div></td></tr>
<tr><td colspan="2"><div class="groupText"><a class="anchor" name="RTSER_xxx_STOPB"></a> Number of stop bits <br><br></div></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="g252e8a1b56939c5dc2b9a948234665c0"></a><!-- doxytag: member="rtserial.h::RTSER_1_STOPB" ref="g252e8a1b56939c5dc2b9a948234665c0" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>RTSER_1_STOPB</b>&nbsp;&nbsp;&nbsp;0x00</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="g8f259e913f5f49b6df21c3e1d8c38ae9"></a><!-- doxytag: member="rtserial.h::RTSER_1_5_STOPB" ref="g8f259e913f5f49b6df21c3e1d8c38ae9" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rtserial.html#g8f259e913f5f49b6df21c3e1d8c38ae9">RTSER_1_5_STOPB</a>&nbsp;&nbsp;&nbsp;0x01</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">valid only in combination with 5 data bits <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="g377b112d97357a6d748f9118126a8998"></a><!-- doxytag: member="rtserial.h::RTSER_2_STOPB" ref="g377b112d97357a6d748f9118126a8998" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>RTSER_2_STOPB</b>&nbsp;&nbsp;&nbsp;0x01</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="gc0489e184b2b8a3f141fb5ed566c77a5"></a><!-- doxytag: member="rtserial.h::RTSER_DEF_STOPB" ref="gc0489e184b2b8a3f141fb5ed566c77a5" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>RTSER_DEF_STOPB</b>&nbsp;&nbsp;&nbsp;RTSER_1_STOPB</td></tr>

<tr><td colspan="2"><div class="groupHeader">RTSER_xxx_HAND</div></td></tr>
<tr><td colspan="2"><div class="groupText"><a class="anchor" name="RTSER_xxx_HAND"></a> Handshake mechanisms <br><br></div></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="g6a6e8c21d7abc0e21f69e38b7854638a"></a><!-- doxytag: member="rtserial.h::RTSER_NO_HAND" ref="g6a6e8c21d7abc0e21f69e38b7854638a" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>RTSER_NO_HAND</b>&nbsp;&nbsp;&nbsp;0x00</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="gc748e827f7422bea7950d1941554a50c"></a><!-- doxytag: member="rtserial.h::RTSER_RTSCTS_HAND" ref="gc748e827f7422bea7950d1941554a50c" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>RTSER_RTSCTS_HAND</b>&nbsp;&nbsp;&nbsp;0x01</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="g00297b8f38975c7c422e98658c575037"></a><!-- doxytag: member="rtserial.h::RTSER_DEF_HAND" ref="g00297b8f38975c7c422e98658c575037" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>RTSER_DEF_HAND</b>&nbsp;&nbsp;&nbsp;RTSER_NO_HAND</td></tr>

<tr><td colspan="2"><div class="groupHeader">RTSER_FIFO_xxx</div></td></tr>
<tr><td colspan="2"><div class="groupText"><a class="anchor" name="RTSER_FIFO_xxx"></a> Reception FIFO interrupt threshold <br><br></div></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="gff4a4b04a7be0685bd60472e889a87ac"></a><!-- doxytag: member="rtserial.h::RTSER_FIFO_DEPTH_1" ref="gff4a4b04a7be0685bd60472e889a87ac" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>RTSER_FIFO_DEPTH_1</b>&nbsp;&nbsp;&nbsp;0x00</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="gd6ee713d942f625c57b0ba2797cfb6e4"></a><!-- doxytag: member="rtserial.h::RTSER_FIFO_DEPTH_4" ref="gd6ee713d942f625c57b0ba2797cfb6e4" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>RTSER_FIFO_DEPTH_4</b>&nbsp;&nbsp;&nbsp;0x40</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="gb15598e68b43c1a68e70c07752416c87"></a><!-- doxytag: member="rtserial.h::RTSER_FIFO_DEPTH_8" ref="gb15598e68b43c1a68e70c07752416c87" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>RTSER_FIFO_DEPTH_8</b>&nbsp;&nbsp;&nbsp;0x80</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="g9a7ce1cf7c1480e1c6c7bc8ecaa24e66"></a><!-- doxytag: member="rtserial.h::RTSER_FIFO_DEPTH_14" ref="g9a7ce1cf7c1480e1c6c7bc8ecaa24e66" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>RTSER_FIFO_DEPTH_14</b>&nbsp;&nbsp;&nbsp;0xC0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="g7111f242bd117590a896365b3da1dee2"></a><!-- doxytag: member="rtserial.h::RTSER_DEF_FIFO_DEPTH" ref="g7111f242bd117590a896365b3da1dee2" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>RTSER_DEF_FIFO_DEPTH</b>&nbsp;&nbsp;&nbsp;RTSER_FIFO_DEPTH_1</td></tr>

<tr><td colspan="2"><div class="groupHeader">RTSER_TIMEOUT_xxx</div></td></tr>
<tr><td colspan="2"><div class="groupText"><a class="anchor" name="RTSER_TIMEOUT_xxx"></a> Special timeout values, see also <a class="el" href="group__rtdm.html#RTDM_TIMEOUT_xxx">RTDM_TIMEOUT_xxx</a> <br><br></div></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="g62fc2116b7f6dc1815ca120f7fa8aab6"></a><!-- doxytag: member="rtserial.h::RTSER_TIMEOUT_INFINITE" ref="g62fc2116b7f6dc1815ca120f7fa8aab6" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>RTSER_TIMEOUT_INFINITE</b>&nbsp;&nbsp;&nbsp;RTDM_TIMEOUT_INFINITE</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="gf79aebb4d16e28b0f90277ddd1c1d75d"></a><!-- doxytag: member="rtserial.h::RTSER_TIMEOUT_NONE" ref="gf79aebb4d16e28b0f90277ddd1c1d75d" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>RTSER_TIMEOUT_NONE</b>&nbsp;&nbsp;&nbsp;RTDM_TIMEOUT_NONE</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="g6f70cb9884d4379570e62e549ba127cc"></a><!-- doxytag: member="rtserial.h::RTSER_DEF_TIMEOUT" ref="g6f70cb9884d4379570e62e549ba127cc" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>RTSER_DEF_TIMEOUT</b>&nbsp;&nbsp;&nbsp;RTDM_TIMEOUT_INFINITE</td></tr>

<tr><td colspan="2"><div class="groupHeader">RTSER_xxx_TIMESTAMP_HISTORY</div></td></tr>
<tr><td colspan="2"><div class="groupText"><a class="anchor" name="RTSER_xxx_TIMESTAMP_HISTORY"></a> Timestamp history control <br><br></div></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="g273c5bea38340e92bfbf2c0fa64bafd6"></a><!-- doxytag: member="rtserial.h::RTSER_RX_TIMESTAMP_HISTORY" ref="g273c5bea38340e92bfbf2c0fa64bafd6" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>RTSER_RX_TIMESTAMP_HISTORY</b>&nbsp;&nbsp;&nbsp;0x01</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="gd202aa1a049748909e1d8b81af5154a2"></a><!-- doxytag: member="rtserial.h::RTSER_DEF_TIMESTAMP_HISTORY" ref="gd202aa1a049748909e1d8b81af5154a2" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>RTSER_DEF_TIMESTAMP_HISTORY</b>&nbsp;&nbsp;&nbsp;0x00</td></tr>

<tr><td colspan="2"><div class="groupHeader">RTSER_EVENT_xxx</div></td></tr>
<tr><td colspan="2"><div class="groupText"><a class="anchor" name="RTSER_EVENT_xxx"></a> Events bits <br><br></div></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="g74eb52794a1c7ccbcf8d9ebefe8b3e22"></a><!-- doxytag: member="rtserial.h::RTSER_EVENT_RXPEND" ref="g74eb52794a1c7ccbcf8d9ebefe8b3e22" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>RTSER_EVENT_RXPEND</b>&nbsp;&nbsp;&nbsp;0x01</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="g7aefe176f87d152e856eb277ce4caa0f"></a><!-- doxytag: member="rtserial.h::RTSER_EVENT_ERRPEND" ref="g7aefe176f87d152e856eb277ce4caa0f" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>RTSER_EVENT_ERRPEND</b>&nbsp;&nbsp;&nbsp;0x02</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="g0333f1634f62562a29a17aec9b4bb604"></a><!-- doxytag: member="rtserial.h::RTSER_EVENT_MODEMHI" ref="g0333f1634f62562a29a17aec9b4bb604" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>RTSER_EVENT_MODEMHI</b>&nbsp;&nbsp;&nbsp;0x04</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="g50518f84b2afd7504ef7f67f1fff77f7"></a><!-- doxytag: member="rtserial.h::RTSER_EVENT_MODEMLO" ref="g50518f84b2afd7504ef7f67f1fff77f7" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>RTSER_EVENT_MODEMLO</b>&nbsp;&nbsp;&nbsp;0x08</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="g332e9ce225642d7ef2ea4aa8240ed85f"></a><!-- doxytag: member="rtserial.h::RTSER_DEF_EVENT_MASK" ref="g332e9ce225642d7ef2ea4aa8240ed85f" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>RTSER_DEF_EVENT_MASK</b>&nbsp;&nbsp;&nbsp;0x00</td></tr>

<tr><td colspan="2"><div class="groupHeader">RTSER_SET_xxx</div></td></tr>
<tr><td colspan="2"><div class="groupText"><a class="anchor" name="RTSER_SET_xxx"></a> Configuration mask bits <br><br></div></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="g18134cf73f2d80ad832dbd1616f3349a"></a><!-- doxytag: member="rtserial.h::RTSER_SET_BAUD" ref="g18134cf73f2d80ad832dbd1616f3349a" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>RTSER_SET_BAUD</b>&nbsp;&nbsp;&nbsp;0x0001</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="g20f789a5a25b70c2d2a1ebcc9e1e754e"></a><!-- doxytag: member="rtserial.h::RTSER_SET_PARITY" ref="g20f789a5a25b70c2d2a1ebcc9e1e754e" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>RTSER_SET_PARITY</b>&nbsp;&nbsp;&nbsp;0x0002</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="gd3c4d38ff14e11933474354043f3acb8"></a><!-- doxytag: member="rtserial.h::RTSER_SET_DATA_BITS" ref="gd3c4d38ff14e11933474354043f3acb8" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>RTSER_SET_DATA_BITS</b>&nbsp;&nbsp;&nbsp;0x0004</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="g4cb71ad3d3af5b89512dccf3cde0477b"></a><!-- doxytag: member="rtserial.h::RTSER_SET_STOP_BITS" ref="g4cb71ad3d3af5b89512dccf3cde0477b" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>RTSER_SET_STOP_BITS</b>&nbsp;&nbsp;&nbsp;0x0008</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="ga7be81b102b105b7ff8e0be2c4aed759"></a><!-- doxytag: member="rtserial.h::RTSER_SET_HANDSHAKE" ref="ga7be81b102b105b7ff8e0be2c4aed759" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>RTSER_SET_HANDSHAKE</b>&nbsp;&nbsp;&nbsp;0x0010</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="g2e3c0d959b187a2a0da392f54559fafd"></a><!-- doxytag: member="rtserial.h::RTSER_SET_FIFO_DEPTH" ref="g2e3c0d959b187a2a0da392f54559fafd" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>RTSER_SET_FIFO_DEPTH</b>&nbsp;&nbsp;&nbsp;0x0020</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="g28af1120be0a5972d700541d41ddcd96"></a><!-- doxytag: member="rtserial.h::RTSER_SET_TIMEOUT_RX" ref="g28af1120be0a5972d700541d41ddcd96" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>RTSER_SET_TIMEOUT_RX</b>&nbsp;&nbsp;&nbsp;0x0100</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="g0eaa622591c61c2ee64c9e14ebd02e8e"></a><!-- doxytag: member="rtserial.h::RTSER_SET_TIMEOUT_TX" ref="g0eaa622591c61c2ee64c9e14ebd02e8e" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>RTSER_SET_TIMEOUT_TX</b>&nbsp;&nbsp;&nbsp;0x0200</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="gd2b1d1e149d437be1b0ec26a6da25a0a"></a><!-- doxytag: member="rtserial.h::RTSER_SET_TIMEOUT_EVENT" ref="gd2b1d1e149d437be1b0ec26a6da25a0a" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>RTSER_SET_TIMEOUT_EVENT</b>&nbsp;&nbsp;&nbsp;0x0400</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="gff239cee09c0263aab89566ab7484140"></a><!-- doxytag: member="rtserial.h::RTSER_SET_TIMESTAMP_HISTORY" ref="gff239cee09c0263aab89566ab7484140" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>RTSER_SET_TIMESTAMP_HISTORY</b>&nbsp;&nbsp;&nbsp;0x0800</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="gb168a847cb88203f5a21e5f87b166d70"></a><!-- doxytag: member="rtserial.h::RTSER_SET_EVENT_MASK" ref="gb168a847cb88203f5a21e5f87b166d70" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>RTSER_SET_EVENT_MASK</b>&nbsp;&nbsp;&nbsp;0x1000</td></tr>

<tr><td colspan="2"><div class="groupHeader">RTSER_LSR_xxx</div></td></tr>
<tr><td colspan="2"><div class="groupText"><a class="anchor" name="RTSER_LSR_xxx"></a> Line status bits <br><br></div></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="g495e99bcd8281fe9ba9f9699b049b651"></a><!-- doxytag: member="rtserial.h::RTSER_LSR_DATA" ref="g495e99bcd8281fe9ba9f9699b049b651" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>RTSER_LSR_DATA</b>&nbsp;&nbsp;&nbsp;0x01</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="g1132bd9b521ecb593ea6542c466184ce"></a><!-- doxytag: member="rtserial.h::RTSER_LSR_OVERRUN_ERR" ref="g1132bd9b521ecb593ea6542c466184ce" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>RTSER_LSR_OVERRUN_ERR</b>&nbsp;&nbsp;&nbsp;0x02</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="gc8c74cb1c40a35908875677f7d531ff9"></a><!-- doxytag: member="rtserial.h::RTSER_LSR_PARITY_ERR" ref="gc8c74cb1c40a35908875677f7d531ff9" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>RTSER_LSR_PARITY_ERR</b>&nbsp;&nbsp;&nbsp;0x04</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="g9f0e76700db9160d9d955a0005805209"></a><!-- doxytag: member="rtserial.h::RTSER_LSR_FRAMING_ERR" ref="g9f0e76700db9160d9d955a0005805209" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>RTSER_LSR_FRAMING_ERR</b>&nbsp;&nbsp;&nbsp;0x08</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="gecef3ed2255ec23e7cf3b2102b8f6ad9"></a><!-- doxytag: member="rtserial.h::RTSER_LSR_BREAK_IND" ref="gecef3ed2255ec23e7cf3b2102b8f6ad9" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>RTSER_LSR_BREAK_IND</b>&nbsp;&nbsp;&nbsp;0x10</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="g3a498dff29069555a6c5de0e787a7807"></a><!-- doxytag: member="rtserial.h::RTSER_LSR_THR_EMTPY" ref="g3a498dff29069555a6c5de0e787a7807" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>RTSER_LSR_THR_EMTPY</b>&nbsp;&nbsp;&nbsp;0x20</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="ge5000aa9e71b9eaf6e7b18fd632fd506"></a><!-- doxytag: member="rtserial.h::RTSER_LSR_TRANSM_EMPTY" ref="ge5000aa9e71b9eaf6e7b18fd632fd506" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>RTSER_LSR_TRANSM_EMPTY</b>&nbsp;&nbsp;&nbsp;0x40</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="gf86d3e593d5a12860c9f15313b6b0df1"></a><!-- doxytag: member="rtserial.h::RTSER_LSR_FIFO_ERR" ref="gf86d3e593d5a12860c9f15313b6b0df1" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>RTSER_LSR_FIFO_ERR</b>&nbsp;&nbsp;&nbsp;0x80</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="gdc4f665a9710c20c69a6c3f9774cbb7a"></a><!-- doxytag: member="rtserial.h::RTSER_SOFT_OVERRUN_ERR" ref="gdc4f665a9710c20c69a6c3f9774cbb7a" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>RTSER_SOFT_OVERRUN_ERR</b>&nbsp;&nbsp;&nbsp;0x0100</td></tr>

<tr><td colspan="2"><div class="groupHeader">RTSER_MSR_xxx</div></td></tr>
<tr><td colspan="2"><div class="groupText"><a class="anchor" name="RTSER_MSR_xxx"></a> Modem status bits <br><br></div></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="gb82a93927f64d8939172dec07634583b"></a><!-- doxytag: member="rtserial.h::RTSER_MSR_DCTS" ref="gb82a93927f64d8939172dec07634583b" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>RTSER_MSR_DCTS</b>&nbsp;&nbsp;&nbsp;0x01</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="ga5ef9c5a911f3511b61d42bb5ae54943"></a><!-- doxytag: member="rtserial.h::RTSER_MSR_DDSR" ref="ga5ef9c5a911f3511b61d42bb5ae54943" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>RTSER_MSR_DDSR</b>&nbsp;&nbsp;&nbsp;0x02</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="g107bc6480229bfea3f96bdaebc819967"></a><!-- doxytag: member="rtserial.h::RTSER_MSR_TERI" ref="g107bc6480229bfea3f96bdaebc819967" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>RTSER_MSR_TERI</b>&nbsp;&nbsp;&nbsp;0x04</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="geee052223bb84df8863240a9b0ea198a"></a><!-- doxytag: member="rtserial.h::RTSER_MSR_DDCD" ref="geee052223bb84df8863240a9b0ea198a" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>RTSER_MSR_DDCD</b>&nbsp;&nbsp;&nbsp;0x08</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="g9f0ec488d317a1c6058227f0ab3db109"></a><!-- doxytag: member="rtserial.h::RTSER_MSR_CTS" ref="g9f0ec488d317a1c6058227f0ab3db109" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>RTSER_MSR_CTS</b>&nbsp;&nbsp;&nbsp;0x10</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="gf5f085bce875ec6e93fbe359f89162d3"></a><!-- doxytag: member="rtserial.h::RTSER_MSR_DSR" ref="gf5f085bce875ec6e93fbe359f89162d3" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>RTSER_MSR_DSR</b>&nbsp;&nbsp;&nbsp;0x20</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="gc555d96422f630d87ac320c44c76b4fb"></a><!-- doxytag: member="rtserial.h::RTSER_MSR_RI" ref="gc555d96422f630d87ac320c44c76b4fb" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>RTSER_MSR_RI</b>&nbsp;&nbsp;&nbsp;0x40</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="g493496013268eeae0e68e8884365624a"></a><!-- doxytag: member="rtserial.h::RTSER_MSR_DCD" ref="g493496013268eeae0e68e8884365624a" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>RTSER_MSR_DCD</b>&nbsp;&nbsp;&nbsp;0x80</td></tr>

<tr><td colspan="2"><div class="groupHeader">RTSER_MCR_xxx</div></td></tr>
<tr><td colspan="2"><div class="groupText"><a class="anchor" name="RTSER_MCR_xxx"></a> Modem control bits <br><br></div></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="gf41fd22d80222ef3ee4b2ce3a744bf5e"></a><!-- doxytag: member="rtserial.h::RTSER_MCR_DTR" ref="gf41fd22d80222ef3ee4b2ce3a744bf5e" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>RTSER_MCR_DTR</b>&nbsp;&nbsp;&nbsp;0x01</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="g8f88912dc8aa381f1a142fde35b16ed6"></a><!-- doxytag: member="rtserial.h::RTSER_MCR_RTS" ref="g8f88912dc8aa381f1a142fde35b16ed6" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>RTSER_MCR_RTS</b>&nbsp;&nbsp;&nbsp;0x02</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="g9215b9d94a44c732b52294dcf606745e"></a><!-- doxytag: member="rtserial.h::RTSER_MCR_OUT1" ref="g9215b9d94a44c732b52294dcf606745e" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>RTSER_MCR_OUT1</b>&nbsp;&nbsp;&nbsp;0x04</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="ga575f4d25301f4143eb955f42d66cdeb"></a><!-- doxytag: member="rtserial.h::RTSER_MCR_OUT2" ref="ga575f4d25301f4143eb955f42d66cdeb" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>RTSER_MCR_OUT2</b>&nbsp;&nbsp;&nbsp;0x08</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="g73b80f23caad439bc9d53454b810ba17"></a><!-- doxytag: member="rtserial.h::RTSER_MCR_LOOP" ref="g73b80f23caad439bc9d53454b810ba17" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>RTSER_MCR_LOOP</b>&nbsp;&nbsp;&nbsp;0x10</td></tr>

<tr><td colspan="2"><div class="groupHeader">Sub-Classes of RTDM_CLASS_SERIAL</div></td></tr>
<tr><td colspan="2"><div class="groupHeader">IOCTLs</div></td></tr>
<tr><td colspan="2"><div class="groupText"><a class="anchor" name="IOCTLs"></a> Serial device IOCTLs <br><br></div></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rtserial.html#g6ed7b753f0c6a277fc76a3202f069d9c">RTSER_RTIOC_GET_CONFIG</a>&nbsp;&nbsp;&nbsp;_IOR(RTIOC_TYPE_SERIAL, 0x00, struct rtser_config)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Get serial device configuration.  <a href="group__rtserial.html#g6ed7b753f0c6a277fc76a3202f069d9c"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rtserial.html#g3fbbb65112c2e2228d11da52b5d083fa">RTSER_RTIOC_SET_CONFIG</a>&nbsp;&nbsp;&nbsp;_IOW(RTIOC_TYPE_SERIAL, 0x01, struct rtser_config)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Set serial device configuration.  <a href="group__rtserial.html#g3fbbb65112c2e2228d11da52b5d083fa"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rtserial.html#g5be478949e30f15f545a810b5402361d">RTSER_RTIOC_GET_STATUS</a>&nbsp;&nbsp;&nbsp;_IOR(RTIOC_TYPE_SERIAL, 0x02, struct rtser_status)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Get serial device status.  <a href="group__rtserial.html#g5be478949e30f15f545a810b5402361d"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rtserial.html#g42edcbeecda706597a3fdfafb40d67e7">RTSER_RTIOC_GET_CONTROL</a>&nbsp;&nbsp;&nbsp;_IOR(RTIOC_TYPE_SERIAL, 0x03, int)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Get serial device's modem contol register.  <a href="group__rtserial.html#g42edcbeecda706597a3fdfafb40d67e7"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rtserial.html#gb3aa89559983599758b65f462f8add79">RTSER_RTIOC_SET_CONTROL</a>&nbsp;&nbsp;&nbsp;_IOW(RTIOC_TYPE_SERIAL, 0x04, int)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Set serial device's modem contol register.  <a href="group__rtserial.html#gb3aa89559983599758b65f462f8add79"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rtserial.html#gc08e08a39a092927e2c96dd1a17de54a">RTSER_RTIOC_WAIT_EVENT</a>&nbsp;&nbsp;&nbsp;_IOR(RTIOC_TYPE_SERIAL, 0x05, struct rtser_event)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Wait on serial device events according to previously set mask.  <a href="group__rtserial.html#gc08e08a39a092927e2c96dd1a17de54a"></a><br></td></tr>
<tr><td colspan="2"><br><h2>Typedefs</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="g0c5dcb85bb6551cbc7f6c806c29e509a"></a><!-- doxytag: member="rtserial.h::rtser_config_t" ref="g0c5dcb85bb6551cbc7f6c806c29e509a" args="" -->
typedef <a class="el" href="structrtser__config.html">rtser_config</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rtserial.html#g0c5dcb85bb6551cbc7f6c806c29e509a">rtser_config_t</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Serial device configuration. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="g92999292f825b4dc5874bd7659aaa7b9"></a><!-- doxytag: member="rtserial.h::rtser_status_t" ref="g92999292f825b4dc5874bd7659aaa7b9" args="" -->
typedef <a class="el" href="structrtser__status.html">rtser_status</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rtserial.html#g92999292f825b4dc5874bd7659aaa7b9">rtser_status_t</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Serial device status. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="g621bea10a5399452cd462cfcabfbac75"></a><!-- doxytag: member="rtserial.h::rtser_event_t" ref="g621bea10a5399452cd462cfcabfbac75" args="" -->
typedef <a class="el" href="structrtser__event.html">rtser_event</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rtserial.html#g621bea10a5399452cd462cfcabfbac75">rtser_event_t</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Additional information about serial device events. <br></td></tr>
</table>
<hr size="1"><address style="align: right;"><small>Generated on Sun Sep 16 18:34:37 2007 for Xenomai API by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img src="doxygen.png" alt="doxygen" align="middle" border="0"></a> 1.5.1 </small></address>
</body>
</html>
