<!doctype html><html><head><meta name='viewport' content='width=device-width,initial-scale=1'><meta charset='UTF-8'><link rel='stylesheet' type='text/css' href='../../../../../../../style.css'></head><body><h2>Coverage Report</h2><h4>Created: 2024-05-17 10:13</h4><div class='centered'><table><div class='source-name-title'><pre>/home/jon/llvm-project/llvm/lib/CodeGen/MachineLateInstrsCleanup.cpp</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L1' href='#L1'><pre>1</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//==--- MachineLateInstrsCleanup.cpp - Late Instructions Cleanup Pass -----===//</pre></td></tr><tr><td class='line-number'><a name='L2' href='#L2'><pre>2</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L3' href='#L3'><pre>3</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</pre></td></tr><tr><td class='line-number'><a name='L4' href='#L4'><pre>4</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// See https://llvm.org/LICENSE.txt for license information.</pre></td></tr><tr><td class='line-number'><a name='L5' href='#L5'><pre>5</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</pre></td></tr><tr><td class='line-number'><a name='L6' href='#L6'><pre>6</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L7' href='#L7'><pre>7</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//===----------------------------------------------------------------------===//</pre></td></tr><tr><td class='line-number'><a name='L8' href='#L8'><pre>8</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L9' href='#L9'><pre>9</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// This simple pass removes any identical and redundant immediate or address</pre></td></tr><tr><td class='line-number'><a name='L10' href='#L10'><pre>10</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// loads to the same register. The immediate loads removed can originally be</pre></td></tr><tr><td class='line-number'><a name='L11' href='#L11'><pre>11</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// the result of rematerialization, while the addresses are redundant frame</pre></td></tr><tr><td class='line-number'><a name='L12' href='#L12'><pre>12</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// addressing anchor points created during Frame Indices elimination.</pre></td></tr><tr><td class='line-number'><a name='L13' href='#L13'><pre>13</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L14' href='#L14'><pre>14</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//===----------------------------------------------------------------------===//</pre></td></tr><tr><td class='line-number'><a name='L15' href='#L15'><pre>15</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L16' href='#L16'><pre>16</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/ADT/BitVector.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L17' href='#L17'><pre>17</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/ADT/PostOrderIterator.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L18' href='#L18'><pre>18</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/ADT/Statistic.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L19' href='#L19'><pre>19</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/MachineBasicBlock.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L20' href='#L20'><pre>20</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/MachineFunction.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L21' href='#L21'><pre>21</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/MachineFunctionPass.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L22' href='#L22'><pre>22</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/MachineInstr.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L23' href='#L23'><pre>23</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/MachineOperand.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L24' href='#L24'><pre>24</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/MachineRegisterInfo.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L25' href='#L25'><pre>25</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/TargetInstrInfo.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L26' href='#L26'><pre>26</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/TargetRegisterInfo.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L27' href='#L27'><pre>27</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/TargetSubtargetInfo.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L28' href='#L28'><pre>28</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/InitializePasses.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L29' href='#L29'><pre>29</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/Pass.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L30' href='#L30'><pre>30</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/Support/Debug.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L31' href='#L31'><pre>31</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L32' href='#L32'><pre>32</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>using namespace llvm;</pre></td></tr><tr><td class='line-number'><a name='L33' href='#L33'><pre>33</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L34' href='#L34'><pre>34</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define DEBUG_TYPE &quot;machine-latecleanup&quot;</pre></td></tr><tr><td class='line-number'><a name='L35' href='#L35'><pre>35</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L36' href='#L36'><pre>36</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>STATISTIC(NumRemoved, &quot;Number of redundant instructions removed.&quot;);</pre></td></tr><tr><td class='line-number'><a name='L37' href='#L37'><pre>37</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L38' href='#L38'><pre>38</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>namespace {</pre></td></tr><tr><td class='line-number'><a name='L39' href='#L39'><pre>39</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L40' href='#L40'><pre>40</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>class MachineLateInstrsCleanup : public MachineFunctionPass {</pre></td></tr><tr><td class='line-number'><a name='L41' href='#L41'><pre>41</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  const TargetRegisterInfo *TRI = nullptr;</pre></td></tr><tr><td class='line-number'><a name='L42' href='#L42'><pre>42</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  const TargetInstrInfo *TII = nullptr;</pre></td></tr><tr><td class='line-number'><a name='L43' href='#L43'><pre>43</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L44' href='#L44'><pre>44</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Data structures to map regs to their definitions and kills per MBB.</pre></td></tr><tr><td class='line-number'><a name='L45' href='#L45'><pre>45</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  struct Reg2MIMap : public SmallDenseMap&lt;Register, MachineInstr *&gt; {</pre></td></tr><tr><td class='line-number'><a name='L46' href='#L46'><pre>46</pre></a></td><td class='covered-line'><pre>303k</pre></td><td class='code'><pre>    bool hasIdentical(Register Reg, MachineInstr *ArgMI) {</pre></td></tr><tr><td class='line-number'><a name='L47' href='#L47'><pre>47</pre></a></td><td class='covered-line'><pre>303k</pre></td><td class='code'><pre>      MachineInstr *MI = lookup(Reg);</pre></td></tr><tr><td class='line-number'><a name='L48' href='#L48'><pre>48</pre></a></td><td class='covered-line'><pre>303k</pre></td><td class='code'><pre>      return MI &amp;&amp; <div class='tooltip'>MI-&gt;isIdenticalTo(*ArgMI)<span class='tooltip-content'>32.4k</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L48' href='#L48'><span>48:14</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>32.4k</span>, <span class='None'>False</span>: <span class='covered-line'>271k</span>]
  Branch (<span class='line-number'><a name='L48' href='#L48'><span>48:20</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>9.56k</span>, <span class='None'>False</span>: <span class='covered-line'>22.8k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L48'><span>48:14</span></a></span>) to (<span class='line-number'><a href='#L48'><span>48:45</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (48:14)
     Condition C2 --> (48:20)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L49' href='#L49'><pre>49</pre></a></td><td class='covered-line'><pre>303k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L50' href='#L50'><pre>50</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  };</pre></td></tr><tr><td class='line-number'><a name='L51' href='#L51'><pre>51</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L52' href='#L52'><pre>52</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  std::vector&lt;Reg2MIMap&gt; RegDefs;</pre></td></tr><tr><td class='line-number'><a name='L53' href='#L53'><pre>53</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  std::vector&lt;Reg2MIMap&gt; RegKills;</pre></td></tr><tr><td class='line-number'><a name='L54' href='#L54'><pre>54</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L55' href='#L55'><pre>55</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Walk through the instructions in MBB and remove any redundant</pre></td></tr><tr><td class='line-number'><a name='L56' href='#L56'><pre>56</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // instructions.</pre></td></tr><tr><td class='line-number'><a name='L57' href='#L57'><pre>57</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  bool processBlock(MachineBasicBlock *MBB);</pre></td></tr><tr><td class='line-number'><a name='L58' href='#L58'><pre>58</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L59' href='#L59'><pre>59</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  void removeRedundantDef(MachineInstr *MI);</pre></td></tr><tr><td class='line-number'><a name='L60' href='#L60'><pre>60</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  void clearKillsForDef(Register Reg, MachineBasicBlock *MBB,</pre></td></tr><tr><td class='line-number'><a name='L61' href='#L61'><pre>61</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                        MachineBasicBlock::iterator I,</pre></td></tr><tr><td class='line-number'><a name='L62' href='#L62'><pre>62</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                        BitVector &amp;VisitedPreds);</pre></td></tr><tr><td class='line-number'><a name='L63' href='#L63'><pre>63</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L64' href='#L64'><pre>64</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>public:</pre></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  static char ID; // Pass identification, replacement for typeid</pre></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L67' href='#L67'><pre>67</pre></a></td><td class='covered-line'><pre>42.2k</pre></td><td class='code'><pre>  MachineLateInstrsCleanup() : MachineFunctionPass(ID) {</pre></td></tr><tr><td class='line-number'><a name='L68' href='#L68'><pre>68</pre></a></td><td class='covered-line'><pre>42.2k</pre></td><td class='code'><pre>    initializeMachineLateInstrsCleanupPass(*PassRegistry::getPassRegistry());</pre></td></tr><tr><td class='line-number'><a name='L69' href='#L69'><pre>69</pre></a></td><td class='covered-line'><pre>42.2k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L70' href='#L70'><pre>70</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L71' href='#L71'><pre>71</pre></a></td><td class='covered-line'><pre>40.8k</pre></td><td class='code'><pre>  void getAnalysisUsage(AnalysisUsage &amp;AU) const override {</pre></td></tr><tr><td class='line-number'><a name='L72' href='#L72'><pre>72</pre></a></td><td class='covered-line'><pre>40.8k</pre></td><td class='code'><pre>    AU.setPreservesCFG();</pre></td></tr><tr><td class='line-number'><a name='L73' href='#L73'><pre>73</pre></a></td><td class='covered-line'><pre>40.8k</pre></td><td class='code'><pre>    MachineFunctionPass::getAnalysisUsage(AU);</pre></td></tr><tr><td class='line-number'><a name='L74' href='#L74'><pre>74</pre></a></td><td class='covered-line'><pre>40.8k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L75' href='#L75'><pre>75</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L76' href='#L76'><pre>76</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  bool runOnMachineFunction(MachineFunction &amp;MF) override;</pre></td></tr><tr><td class='line-number'><a name='L77' href='#L77'><pre>77</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L78' href='#L78'><pre>78</pre></a></td><td class='covered-line'><pre>40.8k</pre></td><td class='code'><pre>  MachineFunctionProperties getRequiredProperties() const override {</pre></td></tr><tr><td class='line-number'><a name='L79' href='#L79'><pre>79</pre></a></td><td class='covered-line'><pre>40.8k</pre></td><td class='code'><pre>    return MachineFunctionProperties().set(</pre></td></tr><tr><td class='line-number'><a name='L80' href='#L80'><pre>80</pre></a></td><td class='covered-line'><pre>40.8k</pre></td><td class='code'><pre>        MachineFunctionProperties::Property::NoVRegs);</pre></td></tr><tr><td class='line-number'><a name='L81' href='#L81'><pre>81</pre></a></td><td class='covered-line'><pre>40.8k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L82' href='#L82'><pre>82</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>};</pre></td></tr><tr><td class='line-number'><a name='L83' href='#L83'><pre>83</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L84' href='#L84'><pre>84</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>} // end anonymous namespace</pre></td></tr><tr><td class='line-number'><a name='L85' href='#L85'><pre>85</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L86' href='#L86'><pre>86</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>char MachineLateInstrsCleanup::ID = 0;</pre></td></tr><tr><td class='line-number'><a name='L87' href='#L87'><pre>87</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L88' href='#L88'><pre>88</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>char &amp;llvm::MachineLateInstrsCleanupID = MachineLateInstrsCleanup::ID;</pre></td></tr><tr><td class='line-number'><a name='L89' href='#L89'><pre>89</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L90' href='#L90'><pre>90</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>INITIALIZE_PASS(MachineLateInstrsCleanup, DEBUG_TYPE,</pre></td></tr><tr><td class='line-number'><a name='L91' href='#L91'><pre>91</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                &quot;Machine Late Instructions Cleanup Pass&quot;, false, false)</pre></td></tr><tr><td class='line-number'><a name='L92' href='#L92'><pre>92</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L93' href='#L93'><pre>93</pre></a></td><td class='covered-line'><pre>609k</pre></td><td class='code'><pre>bool MachineLateInstrsCleanup::runOnMachineFunction(MachineFunction &amp;MF) {</pre></td></tr><tr><td class='line-number'><a name='L94' href='#L94'><pre>94</pre></a></td><td class='covered-line'><pre>609k</pre></td><td class='code'><pre>  if (skipFunction(MF.getFunction()))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L94' href='#L94'><span>94:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.14k</span>, <span class='None'>False</span>: <span class='covered-line'>608k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L95' href='#L95'><pre>95</pre></a></td><td class='covered-line'><pre>1.14k</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L96' href='#L96'><pre>96</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L97' href='#L97'><pre>97</pre></a></td><td class='covered-line'><pre>608k</pre></td><td class='code'><pre>  TRI = MF.getSubtarget().getRegisterInfo();</pre></td></tr><tr><td class='line-number'><a name='L98' href='#L98'><pre>98</pre></a></td><td class='covered-line'><pre>608k</pre></td><td class='code'><pre>  TII = MF.getSubtarget().getInstrInfo();</pre></td></tr><tr><td class='line-number'><a name='L99' href='#L99'><pre>99</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L100' href='#L100'><pre>100</pre></a></td><td class='covered-line'><pre>608k</pre></td><td class='code'><pre>  RegDefs.clear();</pre></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='covered-line'><pre>608k</pre></td><td class='code'><pre>  RegDefs.resize(MF.getNumBlockIDs());</pre></td></tr><tr><td class='line-number'><a name='L102' href='#L102'><pre>102</pre></a></td><td class='covered-line'><pre>608k</pre></td><td class='code'><pre>  RegKills.clear();</pre></td></tr><tr><td class='line-number'><a name='L103' href='#L103'><pre>103</pre></a></td><td class='covered-line'><pre>608k</pre></td><td class='code'><pre>  RegKills.resize(MF.getNumBlockIDs());</pre></td></tr><tr><td class='line-number'><a name='L104' href='#L104'><pre>104</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L105' href='#L105'><pre>105</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Visit all MBBs in an order that maximises the reuse from predecessors.</pre></td></tr><tr><td class='line-number'><a name='L106' href='#L106'><pre>106</pre></a></td><td class='covered-line'><pre>608k</pre></td><td class='code'><pre>  bool Changed = false;</pre></td></tr><tr><td class='line-number'><a name='L107' href='#L107'><pre>107</pre></a></td><td class='covered-line'><pre>608k</pre></td><td class='code'><pre>  ReversePostOrderTraversal&lt;MachineFunction *&gt; RPOT(&amp;MF);</pre></td></tr><tr><td class='line-number'><a name='L108' href='#L108'><pre>108</pre></a></td><td class='covered-line'><pre>608k</pre></td><td class='code'><pre>  for (MachineBasicBlock *MBB : RPOT)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L108' href='#L108'><span>108:31</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>832k</span>, <span class='None'>False</span>: <span class='covered-line'>608k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L109' href='#L109'><pre>109</pre></a></td><td class='covered-line'><pre>832k</pre></td><td class='code'><pre>    Changed |= processBlock(MBB);</pre></td></tr><tr><td class='line-number'><a name='L110' href='#L110'><pre>110</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L111' href='#L111'><pre>111</pre></a></td><td class='covered-line'><pre>608k</pre></td><td class='code'><pre>  return Changed;</pre></td></tr><tr><td class='line-number'><a name='L112' href='#L112'><pre>112</pre></a></td><td class='covered-line'><pre>609k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L113' href='#L113'><pre>113</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L114' href='#L114'><pre>114</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Clear any previous kill flag on Reg found before I in MBB. Walk backwards</pre></td></tr><tr><td class='line-number'><a name='L115' href='#L115'><pre>115</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// in MBB and if needed continue in predecessors until a use/def of Reg is</pre></td></tr><tr><td class='line-number'><a name='L116' href='#L116'><pre>116</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// encountered. This seems to be faster in practice than tracking kill flags</pre></td></tr><tr><td class='line-number'><a name='L117' href='#L117'><pre>117</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// in a map.</pre></td></tr><tr><td class='line-number'><a name='L118' href='#L118'><pre>118</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void MachineLateInstrsCleanup::</pre></td></tr><tr><td class='line-number'><a name='L119' href='#L119'><pre>119</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>clearKillsForDef(Register Reg, MachineBasicBlock *MBB,</pre></td></tr><tr><td class='line-number'><a name='L120' href='#L120'><pre>120</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                 MachineBasicBlock::iterator I,</pre></td></tr><tr><td class='line-number'><a name='L121' href='#L121'><pre>121</pre></a></td><td class='covered-line'><pre>1.90k</pre></td><td class='code'><pre>                 BitVector &amp;VisitedPreds) {</pre></td></tr><tr><td class='line-number'><a name='L122' href='#L122'><pre>122</pre></a></td><td class='covered-line'><pre>1.90k</pre></td><td class='code'><pre>  VisitedPreds.set(MBB-&gt;getNumber());</pre></td></tr><tr><td class='line-number'><a name='L123' href='#L123'><pre>123</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L124' href='#L124'><pre>124</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Kill flag in MBB</pre></td></tr><tr><td class='line-number'><a name='L125' href='#L125'><pre>125</pre></a></td><td class='covered-line'><pre>1.90k</pre></td><td class='code'><pre>  if (MachineInstr *KillMI = RegKills[MBB-&gt;getNumber()].lookup(Reg)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L125' href='#L125'><span>125:21</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.34k</span>, <span class='None'>False</span>: <span class='covered-line'>559</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L126' href='#L126'><pre>126</pre></a></td><td class='covered-line'><pre>1.34k</pre></td><td class='code'><pre>    KillMI-&gt;clearRegisterKills(Reg, TRI);</pre></td></tr><tr><td class='line-number'><a name='L127' href='#L127'><pre>127</pre></a></td><td class='covered-line'><pre>1.34k</pre></td><td class='code'><pre>    return;</pre></td></tr><tr><td class='line-number'><a name='L128' href='#L128'><pre>128</pre></a></td><td class='covered-line'><pre>1.34k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L129' href='#L129'><pre>129</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L130' href='#L130'><pre>130</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Def in MBB (missing kill flag)</pre></td></tr><tr><td class='line-number'><a name='L131' href='#L131'><pre>131</pre></a></td><td class='covered-line'><pre>559</pre></td><td class='code'><pre>  if (MachineInstr *DefMI = RegDefs[MBB-&gt;getNumber()].lookup(Reg))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L131' href='#L131'><span>131:21</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>559</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L132' href='#L132'><pre>132</pre></a></td><td class='covered-line'><pre>559</pre></td><td class='code'><pre>    if (DefMI-&gt;getParent() == MBB)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L132' href='#L132'><span>132:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>140</span>, <span class='None'>False</span>: <span class='covered-line'>419</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L133' href='#L133'><pre>133</pre></a></td><td class='covered-line'><pre>140</pre></td><td class='code'><pre>      return;</pre></td></tr><tr><td class='line-number'><a name='L134' href='#L134'><pre>134</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L135' href='#L135'><pre>135</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // If an earlier def is not in MBB, continue in predecessors.</pre></td></tr><tr><td class='line-number'><a name='L136' href='#L136'><pre>136</pre></a></td><td class='covered-line'><pre>419</pre></td><td class='code'><pre>  if (!MBB-&gt;isLiveIn(Reg))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L136' href='#L136'><span>136:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>263</span>, <span class='None'>False</span>: <span class='covered-line'>156</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L137' href='#L137'><pre>137</pre></a></td><td class='covered-line'><pre>263</pre></td><td class='code'><pre>    MBB-&gt;addLiveIn(Reg);</pre></td></tr><tr><td class='line-number'><a name='L138' href='#L138'><pre>138</pre></a></td><td class='covered-line'><pre>419</pre></td><td class='code'><pre>  assert(!MBB-&gt;pred_empty() &amp;&amp; &quot;Predecessor def not found!&quot;);</pre></td></tr><tr><td class='line-number'><a name='L139' href='#L139'><pre>139</pre></a></td><td class='covered-line'><pre>419</pre></td><td class='code'><pre>  for (MachineBasicBlock *Pred : MBB-&gt;predecessors())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L139' href='#L139'><span>139:32</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>455</span>, <span class='None'>False</span>: <span class='covered-line'>419</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L140' href='#L140'><pre>140</pre></a></td><td class='covered-line'><pre>455</pre></td><td class='code'><pre>    if (!VisitedPreds.test(Pred-&gt;getNumber()))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L140' href='#L140'><span>140:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>431</span>, <span class='None'>False</span>: <span class='covered-line'>24</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L141' href='#L141'><pre>141</pre></a></td><td class='covered-line'><pre>431</pre></td><td class='code'><pre>      clearKillsForDef(Reg, Pred, Pred-&gt;end(), VisitedPreds);</pre></td></tr><tr><td class='line-number'><a name='L142' href='#L142'><pre>142</pre></a></td><td class='covered-line'><pre>419</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L143' href='#L143'><pre>143</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L144' href='#L144'><pre>144</pre></a></td><td class='covered-line'><pre>1.47k</pre></td><td class='code'><pre>void MachineLateInstrsCleanup::removeRedundantDef(MachineInstr *MI) {</pre></td></tr><tr><td class='line-number'><a name='L145' href='#L145'><pre>145</pre></a></td><td class='covered-line'><pre>1.47k</pre></td><td class='code'><pre>  Register Reg = MI-&gt;getOperand(0).getReg();</pre></td></tr><tr><td class='line-number'><a name='L146' href='#L146'><pre>146</pre></a></td><td class='covered-line'><pre>1.47k</pre></td><td class='code'><pre>  BitVector VisitedPreds(MI-&gt;getMF()-&gt;getNumBlockIDs());</pre></td></tr><tr><td class='line-number'><a name='L147' href='#L147'><pre>147</pre></a></td><td class='covered-line'><pre>1.47k</pre></td><td class='code'><pre>  clearKillsForDef(Reg, MI-&gt;getParent(), MI-&gt;getIterator(), VisitedPreds);</pre></td></tr><tr><td class='line-number'><a name='L148' href='#L148'><pre>148</pre></a></td><td class='covered-line'><pre>1.47k</pre></td><td class='code'><pre>  MI-&gt;eraseFromParent();</pre></td></tr><tr><td class='line-number'><a name='L149' href='#L149'><pre>149</pre></a></td><td class='covered-line'><pre>1.47k</pre></td><td class='code'><pre>  ++NumRemoved;</pre></td></tr><tr><td class='line-number'><a name='L150' href='#L150'><pre>150</pre></a></td><td class='covered-line'><pre>1.47k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L151' href='#L151'><pre>151</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L152' href='#L152'><pre>152</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Return true if MI is a potential candidate for reuse/removal and if so</pre></td></tr><tr><td class='line-number'><a name='L153' href='#L153'><pre>153</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// also the register it defines in DefedReg.  A candidate is a simple</pre></td></tr><tr><td class='line-number'><a name='L154' href='#L154'><pre>154</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// instruction that does not touch memory, has only one register definition</pre></td></tr><tr><td class='line-number'><a name='L155' href='#L155'><pre>155</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// and the only reg it may use is FrameReg. Typically this is an immediate</pre></td></tr><tr><td class='line-number'><a name='L156' href='#L156'><pre>156</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// load or a load-address instruction.</pre></td></tr><tr><td class='line-number'><a name='L157' href='#L157'><pre>157</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static bool isCandidate(const MachineInstr *MI, Register &amp;DefedReg,</pre></td></tr><tr><td class='line-number'><a name='L158' href='#L158'><pre>158</pre></a></td><td class='covered-line'><pre>5.75M</pre></td><td class='code'><pre>                        Register FrameReg) {</pre></td></tr><tr><td class='line-number'><a name='L159' href='#L159'><pre>159</pre></a></td><td class='covered-line'><pre>5.75M</pre></td><td class='code'><pre>  DefedReg = MCRegister::NoRegister;</pre></td></tr><tr><td class='line-number'><a name='L160' href='#L160'><pre>160</pre></a></td><td class='covered-line'><pre>5.75M</pre></td><td class='code'><pre>  bool SawStore = true;</pre></td></tr><tr><td class='line-number'><a name='L161' href='#L161'><pre>161</pre></a></td><td class='covered-line'><pre>5.75M</pre></td><td class='code'><pre>  if (!MI-&gt;isSafeToMove(nullptr, SawStore) || <div class='tooltip'>MI-&gt;isImplicitDef()<span class='tooltip-content'>3.25M</span></div> ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L161' href='#L161'><span>161:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.49M</span>, <span class='None'>False</span>: <span class='covered-line'>3.25M</span>]
  Branch (<span class='line-number'><a name='L161' href='#L161'><span>161:47</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.85k</span>, <span class='None'>False</span>: <span class='covered-line'>3.24M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L162' href='#L162'><pre>162</pre></a></td><td class='covered-line'><pre>5.75M</pre></td><td class='code'><pre>      <div class='tooltip'>MI-&gt;isInlineAsm()<span class='tooltip-content'>3.24M</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L162' href='#L162'><span>162:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.87k</span>, <span class='None'>False</span>: <span class='covered-line'>3.24M</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L161'><span>161:7</span></a></span>) to (<span class='line-number'><a href='#L161'><span>162:24</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (161:7)
     Condition C2 --> (161:47)
     Condition C3 --> (162:7)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  F,  F  = F      }
  2 { T,  -,  -  = T      }
  3 { F,  F,  T  = T      }
  4 { F,  T,  -  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,4)
  C3-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L163' href='#L163'><pre>163</pre></a></td><td class='covered-line'><pre>2.50M</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L164' href='#L164'><pre>164</pre></a></td><td class='covered-line'><pre>7.48M</pre></td><td class='code'><pre>  <div class='tooltip'>for (unsigned i = 0, e = MI-&gt;getNumOperands(); <span class='tooltip-content'>3.24M</span></div>i != e; <div class='tooltip'>++i<span class='tooltip-content'>4.23M</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L164' href='#L164'><span>164:50</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>7.20M</span>, <span class='None'>False</span>: <span class='covered-line'>279k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L165' href='#L165'><pre>165</pre></a></td><td class='covered-line'><pre>7.20M</pre></td><td class='code'><pre>    const MachineOperand &amp;MO = MI-&gt;getOperand(i);</pre></td></tr><tr><td class='line-number'><a name='L166' href='#L166'><pre>166</pre></a></td><td class='covered-line'><pre>7.20M</pre></td><td class='code'><pre>    if (MO.isReg()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L166' href='#L166'><span>166:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6.29M</span>, <span class='None'>False</span>: <span class='covered-line'>909k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L167' href='#L167'><pre>167</pre></a></td><td class='covered-line'><pre>6.29M</pre></td><td class='code'><pre>      if (MO.isDef()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L167' href='#L167'><span>167:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.23M</span>, <span class='None'>False</span>: <span class='covered-line'>3.05M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L168' href='#L168'><pre>168</pre></a></td><td class='covered-line'><pre>3.23M</pre></td><td class='code'><pre>        if (i == 0 &amp;&amp; <div class='tooltip'>!MO.isImplicit()<span class='tooltip-content'>3.13M</span></div> &amp;&amp; <div class='tooltip'>!MO.isDead()<span class='tooltip-content'>3.13M</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L168' href='#L168'><span>168:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.13M</span>, <span class='None'>False</span>: <span class='covered-line'>96.5k</span>]
  Branch (<span class='line-number'><a name='L168' href='#L168'><span>168:23</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.13M</span>, <span class='None'>False</span>: <span class='covered-line'>1.85k</span>]
  Branch (<span class='line-number'><a name='L168' href='#L168'><span>168:43</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.10M</span>, <span class='None'>False</span>: <span class='covered-line'>27.5k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L168'><span>168:13</span></a></span>) to (<span class='line-number'><a href='#L168'><span>168:55</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (168:13)
     Condition C2 --> (168:23)
     Condition C3 --> (168:43)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  -,  -  = F      }
  2 { T,  F,  -  = F      }
  3 { T,  T,  F  = F      }
  4 { T,  T,  T  = T      }

  C1-Pair: covered: (1,4)
  C2-Pair: covered: (2,4)
  C3-Pair: covered: (3,4)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L169' href='#L169'><pre>169</pre></a></td><td class='covered-line'><pre>3.10M</pre></td><td class='code'><pre>          DefedReg = MO.getReg();</pre></td></tr><tr><td class='line-number'><a name='L170' href='#L170'><pre>170</pre></a></td><td class='covered-line'><pre>125k</pre></td><td class='code'><pre>        else</pre></td></tr><tr><td class='line-number'><a name='L171' href='#L171'><pre>171</pre></a></td><td class='covered-line'><pre>125k</pre></td><td class='code'><pre>          return false;</pre></td></tr><tr><td class='line-number'><a name='L172' href='#L172'><pre>172</pre></a></td><td class='covered-line'><pre>3.23M</pre></td><td class='code'><pre>      } else <div class='tooltip'>if (<span class='tooltip-content'>3.05M</span></div><div class='tooltip'>MO.getReg()<span class='tooltip-content'>3.05M</span></div> &amp;&amp; <div class='tooltip'>MO.getReg() != FrameReg<span class='tooltip-content'>2.92M</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L172' href='#L172'><span>172:18</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.83M</span>, <span class='None'>False</span>: <span class='covered-line'>220k</span>]
  Branch (<span class='line-number'><a name='L172' href='#L172'><span>172:18</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.92M</span>, <span class='None'>False</span>: <span class='covered-line'>134k</span>]
  Branch (<span class='line-number'><a name='L172' href='#L172'><span>172:33</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.83M</span>, <span class='None'>False</span>: <span class='covered-line'>86.8k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L172'><span>172:18</span></a></span>) to (<span class='line-number'><a href='#L172'><span>172:56</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (172:18)
     Condition C2 --> (172:33)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L173' href='#L173'><pre>173</pre></a></td><td class='covered-line'><pre>2.83M</pre></td><td class='code'><pre>        return false;</pre></td></tr><tr><td class='line-number'><a name='L174' href='#L174'><pre>174</pre></a></td><td class='covered-line'><pre>6.29M</pre></td><td class='code'><pre>    } else <div class='tooltip'>if (<span class='tooltip-content'>909k</span></div><div class='tooltip'>!(<span class='tooltip-content'>909k</span></div><div class='tooltip'>MO.isImm()<span class='tooltip-content'>909k</span></div> || <div class='tooltip'>MO.isCImm()<span class='tooltip-content'>43.3k</span></div> || <div class='tooltip'>MO.isFPImm()<span class='tooltip-content'>43.3k</span></div> || <div class='tooltip'>MO.isCPI()<span class='tooltip-content'>43.3k</span></div> ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L174' href='#L174'><span>174:18</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>866k</span>, <span class='None'>False</span>: <span class='covered-line'>43.3k</span>]
  Branch (<span class='line-number'><a name='L174' href='#L174'><span>174:32</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>43.3k</span>]
  Branch (<span class='line-number'><a name='L174' href='#L174'><span>174:47</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>43.3k</span>]
  Branch (<span class='line-number'><a name='L174' href='#L174'><span>174:63</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>11.4k</span>, <span class='None'>False</span>: <span class='covered-line'>31.8k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L175' href='#L175'><pre>175</pre></a></td><td class='covered-line'><pre>909k</pre></td><td class='code'><pre>                 <div class='tooltip'>MO.isGlobal()<span class='tooltip-content'>31.8k</span></div> || <div class='tooltip'>MO.isSymbol()<span class='tooltip-content'>3.86k</span></div>))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L175' href='#L175'><span>175:18</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>28.0k</span>, <span class='None'>False</span>: <span class='covered-line'>3.86k</span>]
  Branch (<span class='line-number'><a name='L175' href='#L175'><span>175:35</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.03k</span>, <span class='None'>False</span>: <span class='covered-line'>833</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L174'><span>174:18</span></a></span>) to (<span class='line-number'><a href='#L174'><span>175:48</span></a></span>)

  Number of Conditions: 6
     Condition C1 --> (174:18)
     Condition C2 --> (174:32)
     Condition C3 --> (174:47)
     Condition C4 --> (174:63)
     Condition C5 --> (175:18)
     Condition C6 --> (175:35)

  Executed MC/DC Test Vectors:

     C1, C2, C3, C4, C5, C6    Result
  1 { F,  F,  F,  F,  F,  F  = F      }
  2 { T,  -,  -,  -,  -,  -  = T      }
  3 { F,  F,  F,  F,  F,  T  = T      }
  4 { F,  F,  F,  F,  T,  -  = T      }
  5 { F,  F,  F,  T,  -,  -  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  C3-Pair: not covered
  C4-Pair: covered: (1,5)
  C5-Pair: covered: (1,4)
  C6-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 66.67%
</pre></div></td></tr><tr><td class='line-number'><a name='L176' href='#L176'><pre>176</pre></a></td><td class='covered-line'><pre>833</pre></td><td class='code'><pre>      return false;</pre></td></tr><tr><td class='line-number'><a name='L177' href='#L177'><pre>177</pre></a></td><td class='covered-line'><pre>7.20M</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L178' href='#L178'><pre>178</pre></a></td><td class='covered-line'><pre>279k</pre></td><td class='code'><pre>  return DefedReg.isValid();</pre></td></tr><tr><td class='line-number'><a name='L179' href='#L179'><pre>179</pre></a></td><td class='covered-line'><pre>3.24M</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L180' href='#L180'><pre>180</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L181' href='#L181'><pre>181</pre></a></td><td class='covered-line'><pre>832k</pre></td><td class='code'><pre>bool MachineLateInstrsCleanup::processBlock(MachineBasicBlock *MBB) {</pre></td></tr><tr><td class='line-number'><a name='L182' href='#L182'><pre>182</pre></a></td><td class='covered-line'><pre>832k</pre></td><td class='code'><pre>  bool Changed = false;</pre></td></tr><tr><td class='line-number'><a name='L183' href='#L183'><pre>183</pre></a></td><td class='covered-line'><pre>832k</pre></td><td class='code'><pre>  Reg2MIMap &amp;MBBDefs = RegDefs[MBB-&gt;getNumber()];</pre></td></tr><tr><td class='line-number'><a name='L184' href='#L184'><pre>184</pre></a></td><td class='covered-line'><pre>832k</pre></td><td class='code'><pre>  Reg2MIMap &amp;MBBKills = RegKills[MBB-&gt;getNumber()];</pre></td></tr><tr><td class='line-number'><a name='L185' href='#L185'><pre>185</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L186' href='#L186'><pre>186</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Find reusable definitions in the predecessor(s).</pre></td></tr><tr><td class='line-number'><a name='L187' href='#L187'><pre>187</pre></a></td><td class='covered-line'><pre>832k</pre></td><td class='code'><pre>  if (!MBB-&gt;pred_empty() &amp;&amp; <div class='tooltip'>!MBB-&gt;isEHPad()<span class='tooltip-content'>224k</span></div> &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L187' href='#L187'><span>187:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>224k</span>, <span class='None'>False</span>: <span class='covered-line'>608k</span>]
  Branch (<span class='line-number'><a name='L187' href='#L187'><span>187:29</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>220k</span>, <span class='None'>False</span>: <span class='covered-line'>4.17k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L188' href='#L188'><pre>188</pre></a></td><td class='covered-line'><pre>832k</pre></td><td class='code'><pre>      <div class='tooltip'>!MBB-&gt;isInlineAsmBrIndirectTarget()<span class='tooltip-content'>220k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L188' href='#L188'><span>188:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>220k</span>, <span class='None'>False</span>: <span class='covered-line'>116</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L187'><span>187:7</span></a></span>) to (<span class='line-number'><a href='#L187'><span>188:42</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (187:7)
     Condition C2 --> (187:29)
     Condition C3 --> (188:7)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  -,  -  = F      }
  2 { T,  F,  -  = F      }
  3 { T,  T,  F  = F      }
  4 { T,  T,  T  = T      }

  C1-Pair: covered: (1,4)
  C2-Pair: covered: (2,4)
  C3-Pair: covered: (3,4)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L189' href='#L189'><pre>189</pre></a></td><td class='covered-line'><pre>220k</pre></td><td class='code'><pre>    MachineBasicBlock *FirstPred = *MBB-&gt;pred_begin();</pre></td></tr><tr><td class='line-number'><a name='L190' href='#L190'><pre>190</pre></a></td><td class='covered-line'><pre>220k</pre></td><td class='code'><pre>    for (auto [Reg, DefMI] : RegDefs[FirstPred-&gt;getNumber()])</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L190' href='#L190'><span>190:28</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>47.2k</span>, <span class='None'>False</span>: <span class='covered-line'>220k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L191' href='#L191'><pre>191</pre></a></td><td class='covered-line'><pre>47.2k</pre></td><td class='code'><pre>      if (llvm::all_of(</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L191' href='#L191'><span>191:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>30.5k</span>, <span class='None'>False</span>: <span class='covered-line'>16.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L192' href='#L192'><pre>192</pre></a></td><td class='covered-line'><pre>47.2k</pre></td><td class='code'><pre>              drop_begin(MBB-&gt;predecessors()),</pre></td></tr><tr><td class='line-number'><a name='L193' href='#L193'><pre>193</pre></a></td><td class='covered-line'><pre>47.2k</pre></td><td class='code'><pre>              [&amp;, &amp;Reg = Reg, &amp;DefMI = DefMI](const MachineBasicBlock *Pred) {</pre></td></tr><tr><td class='line-number'><a name='L194' href='#L194'><pre>194</pre></a></td><td class='covered-line'><pre>24.7k</pre></td><td class='code'><pre>                return RegDefs[Pred-&gt;getNumber()].hasIdentical(Reg, DefMI);</pre></td></tr><tr><td class='line-number'><a name='L195' href='#L195'><pre>195</pre></a></td><td class='covered-line'><pre>30.5k</pre></td><td class='code'><pre>              })) {</pre></td></tr><tr><td class='line-number'><a name='L196' href='#L196'><pre>196</pre></a></td><td class='covered-line'><pre>30.5k</pre></td><td class='code'><pre>        MBBDefs[Reg] = DefMI;</pre></td></tr><tr><td class='line-number'><a name='L197' href='#L197'><pre>197</pre></a></td><td class='covered-line'><pre>30.5k</pre></td><td class='code'><pre>        <span class='cyan'>LLVM_DEBUG</span>(dbgs() &lt;&lt; &quot;Reusable instruction from pred(s): in &quot;</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='covered-line'><pre>30.5k</pre></td><td class='code'><pre>#define LLVM_DEBUG(X) <span class='cyan'>DEBUG_WITH_TYPE</span>(DEBUG_TYPE, X)</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='covered-line'><pre>30.5k</pre></td><td class='code'><pre>  do { if (::llvm::DebugFlag &amp;&amp; <div class='tooltip'>::llvm::isCurrentDebugType(TYPE)<span class='tooltip-content'>61</span></div>) <div class='tooltip'>{ X; }<span class='tooltip-content'>18</span></div> \</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>61</span>, <span class='None'>False</span>: <span class='covered-line'>30.4k</span>]
  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:33</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>18</span>, <span class='None'>False</span>: <span class='covered-line'>43</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='covered-line'><pre>30.5k</pre></td><td class='code'><pre>  } while (false)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L66' href='#L66'><span>66:12</span></a></span>): [Folded - Ignored]
</pre></div></td></tr></table></div></div></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L198' href='#L198'><pre>198</pre></a></td><td class='covered-line'><pre>30.5k</pre></td><td class='code'><pre>                          &lt;&lt; printMBBReference(*MBB) &lt;&lt; &quot;:  &quot; &lt;&lt; *DefMI;);</pre></td></tr><tr><td class='line-number'><a name='L199' href='#L199'><pre>199</pre></a></td><td class='covered-line'><pre>30.5k</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L200' href='#L200'><pre>200</pre></a></td><td class='covered-line'><pre>220k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L201' href='#L201'><pre>201</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L202' href='#L202'><pre>202</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Process MBB.</pre></td></tr><tr><td class='line-number'><a name='L203' href='#L203'><pre>203</pre></a></td><td class='covered-line'><pre>832k</pre></td><td class='code'><pre>  MachineFunction *MF = MBB-&gt;getParent();</pre></td></tr><tr><td class='line-number'><a name='L204' href='#L204'><pre>204</pre></a></td><td class='covered-line'><pre>832k</pre></td><td class='code'><pre>  const TargetRegisterInfo *TRI = MF-&gt;getSubtarget().getRegisterInfo();</pre></td></tr><tr><td class='line-number'><a name='L205' href='#L205'><pre>205</pre></a></td><td class='covered-line'><pre>832k</pre></td><td class='code'><pre>  Register FrameReg = TRI-&gt;getFrameRegister(*MF);</pre></td></tr><tr><td class='line-number'><a name='L206' href='#L206'><pre>206</pre></a></td><td class='covered-line'><pre>6.01M</pre></td><td class='code'><pre>  for (MachineInstr &amp;MI : llvm::make_early_inc_range(*MBB)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L206' href='#L206'><span>206:25</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6.01M</span>, <span class='None'>False</span>: <span class='covered-line'>832k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L207' href='#L207'><pre>207</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // If FrameReg is modified, no previous load-address instructions (using</pre></td></tr><tr><td class='line-number'><a name='L208' href='#L208'><pre>208</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // it) are valid.</pre></td></tr><tr><td class='line-number'><a name='L209' href='#L209'><pre>209</pre></a></td><td class='covered-line'><pre>6.01M</pre></td><td class='code'><pre>    if (MI.modifiesRegister(FrameReg, TRI)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L209' href='#L209'><span>209:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>269k</span>, <span class='None'>False</span>: <span class='covered-line'>5.75M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L210' href='#L210'><pre>210</pre></a></td><td class='covered-line'><pre>269k</pre></td><td class='code'><pre>      MBBDefs.clear();</pre></td></tr><tr><td class='line-number'><a name='L211' href='#L211'><pre>211</pre></a></td><td class='covered-line'><pre>269k</pre></td><td class='code'><pre>      MBBKills.clear();</pre></td></tr><tr><td class='line-number'><a name='L212' href='#L212'><pre>212</pre></a></td><td class='covered-line'><pre>269k</pre></td><td class='code'><pre>      continue;</pre></td></tr><tr><td class='line-number'><a name='L213' href='#L213'><pre>213</pre></a></td><td class='covered-line'><pre>269k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L214' href='#L214'><pre>214</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L215' href='#L215'><pre>215</pre></a></td><td class='covered-line'><pre>5.75M</pre></td><td class='code'><pre>    Register DefedReg;</pre></td></tr><tr><td class='line-number'><a name='L216' href='#L216'><pre>216</pre></a></td><td class='covered-line'><pre>5.75M</pre></td><td class='code'><pre>    bool IsCandidate = isCandidate(&amp;MI, DefedReg, FrameReg);</pre></td></tr><tr><td class='line-number'><a name='L217' href='#L217'><pre>217</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L218' href='#L218'><pre>218</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Check for an earlier identical and reusable instruction.</pre></td></tr><tr><td class='line-number'><a name='L219' href='#L219'><pre>219</pre></a></td><td class='covered-line'><pre>5.75M</pre></td><td class='code'><pre>    if (IsCandidate &amp;&amp; <div class='tooltip'>MBBDefs.hasIdentical(DefedReg, &amp;MI)<span class='tooltip-content'>279k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L219' href='#L219'><span>219:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>279k</span>, <span class='None'>False</span>: <span class='covered-line'>5.47M</span>]
  Branch (<span class='line-number'><a name='L219' href='#L219'><span>219:24</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.47k</span>, <span class='None'>False</span>: <span class='covered-line'>277k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L219'><span>219:9</span></a></span>) to (<span class='line-number'><a href='#L219'><span>219:59</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (219:9)
     Condition C2 --> (219:24)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L220' href='#L220'><pre>220</pre></a></td><td class='covered-line'><pre>1.47k</pre></td><td class='code'><pre>      <span class='cyan'>LLVM_DEBUG</span>(dbgs() &lt;&lt; &quot;Removing redundant instruction in &quot;</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='covered-line'><pre>1.47k</pre></td><td class='code'><pre>#define LLVM_DEBUG(X) <span class='cyan'>DEBUG_WITH_TYPE</span>(DEBUG_TYPE, X)</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='covered-line'><pre>1.47k</pre></td><td class='code'><pre>  do { if (::llvm::DebugFlag &amp;&amp; <div class='tooltip'>::llvm::isCurrentDebugType(TYPE)<span class='tooltip-content'>3</span></div>) <div class='tooltip'><span class='red'>{ X; }</span><span class='tooltip-content'>0</span></div> \</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3</span>, <span class='None'>False</span>: <span class='covered-line'>1.47k</span>]
  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:33</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>3</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='covered-line'><pre>1.47k</pre></td><td class='code'><pre>  } while (false)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L66' href='#L66'><span>66:12</span></a></span>): [Folded - Ignored]
</pre></div></td></tr></table></div></div></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L221' href='#L221'><pre>221</pre></a></td><td class='covered-line'><pre>1.47k</pre></td><td class='code'><pre>                        &lt;&lt; printMBBReference(*MBB) &lt;&lt; &quot;:  &quot; &lt;&lt; MI;);</pre></td></tr><tr><td class='line-number'><a name='L222' href='#L222'><pre>222</pre></a></td><td class='covered-line'><pre>1.47k</pre></td><td class='code'><pre>      removeRedundantDef(&amp;MI);</pre></td></tr><tr><td class='line-number'><a name='L223' href='#L223'><pre>223</pre></a></td><td class='covered-line'><pre>1.47k</pre></td><td class='code'><pre>      Changed = true;</pre></td></tr><tr><td class='line-number'><a name='L224' href='#L224'><pre>224</pre></a></td><td class='covered-line'><pre>1.47k</pre></td><td class='code'><pre>      continue;</pre></td></tr><tr><td class='line-number'><a name='L225' href='#L225'><pre>225</pre></a></td><td class='covered-line'><pre>1.47k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L226' href='#L226'><pre>226</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L227' href='#L227'><pre>227</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Clear any entries in map that MI clobbers.</pre></td></tr><tr><td class='line-number'><a name='L228' href='#L228'><pre>228</pre></a></td><td class='covered-line'><pre>5.74M</pre></td><td class='code'><pre>    for (auto DefI : llvm::make_early_inc_range(MBBDefs)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L228' href='#L228'><span>228:20</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.04M</span>, <span class='None'>False</span>: <span class='covered-line'>5.74M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L229' href='#L229'><pre>229</pre></a></td><td class='covered-line'><pre>2.04M</pre></td><td class='code'><pre>      Register Reg = DefI.first;</pre></td></tr><tr><td class='line-number'><a name='L230' href='#L230'><pre>230</pre></a></td><td class='covered-line'><pre>2.04M</pre></td><td class='code'><pre>      if (MI.modifiesRegister(Reg, TRI)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L230' href='#L230'><span>230:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>107k</span>, <span class='None'>False</span>: <span class='covered-line'>1.93M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L231' href='#L231'><pre>231</pre></a></td><td class='covered-line'><pre>107k</pre></td><td class='code'><pre>        MBBDefs.erase(Reg);</pre></td></tr><tr><td class='line-number'><a name='L232' href='#L232'><pre>232</pre></a></td><td class='covered-line'><pre>107k</pre></td><td class='code'><pre>        MBBKills.erase(Reg);</pre></td></tr><tr><td class='line-number'><a name='L233' href='#L233'><pre>233</pre></a></td><td class='covered-line'><pre>1.93M</pre></td><td class='code'><pre>      } else if (MI.findRegisterUseOperandIdx(Reg, true /*isKill*/, TRI) != -1)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L233' href='#L233'><span>233:18</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>131k</span>, <span class='None'>False</span>: <span class='covered-line'>1.80M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L234' href='#L234'><pre>234</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // Keep track of register kills.</pre></td></tr><tr><td class='line-number'><a name='L235' href='#L235'><pre>235</pre></a></td><td class='covered-line'><pre>131k</pre></td><td class='code'><pre>        MBBKills[Reg] = &amp;MI;</pre></td></tr><tr><td class='line-number'><a name='L236' href='#L236'><pre>236</pre></a></td><td class='covered-line'><pre>2.04M</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L237' href='#L237'><pre>237</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L238' href='#L238'><pre>238</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Record this MI for potential later reuse.</pre></td></tr><tr><td class='line-number'><a name='L239' href='#L239'><pre>239</pre></a></td><td class='covered-line'><pre>5.74M</pre></td><td class='code'><pre>    if (IsCandidate) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L239' href='#L239'><span>239:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>277k</span>, <span class='None'>False</span>: <span class='covered-line'>5.47M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L240' href='#L240'><pre>240</pre></a></td><td class='covered-line'><pre>277k</pre></td><td class='code'><pre>      <span class='cyan'>LLVM_DEBUG</span>(dbgs() &lt;&lt; &quot;Found interesting instruction in &quot;</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='covered-line'><pre>277k</pre></td><td class='code'><pre>#define LLVM_DEBUG(X) <span class='cyan'>DEBUG_WITH_TYPE</span>(DEBUG_TYPE, X)</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='covered-line'><pre>277k</pre></td><td class='code'><pre>  do { if (::llvm::DebugFlag &amp;&amp; <div class='tooltip'>::llvm::isCurrentDebugType(TYPE)<span class='tooltip-content'>315</span></div>) <div class='tooltip'>{ X; }<span class='tooltip-content'>82</span></div> \</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>315</span>, <span class='None'>False</span>: <span class='covered-line'>277k</span>]
  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:33</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>82</span>, <span class='None'>False</span>: <span class='covered-line'>233</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='covered-line'><pre>277k</pre></td><td class='code'><pre>  } while (false)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L66' href='#L66'><span>66:12</span></a></span>): [Folded - Ignored]
</pre></div></td></tr></table></div></div></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L241' href='#L241'><pre>241</pre></a></td><td class='covered-line'><pre>277k</pre></td><td class='code'><pre>                        &lt;&lt; printMBBReference(*MBB) &lt;&lt; &quot;:  &quot; &lt;&lt; MI;);</pre></td></tr><tr><td class='line-number'><a name='L242' href='#L242'><pre>242</pre></a></td><td class='covered-line'><pre>277k</pre></td><td class='code'><pre>      MBBDefs[DefedReg] = &amp;MI;</pre></td></tr><tr><td class='line-number'><a name='L243' href='#L243'><pre>243</pre></a></td><td class='covered-line'><pre>277k</pre></td><td class='code'><pre>      assert(!MBBKills.count(DefedReg) &amp;&amp; &quot;Should already have been removed.&quot;);</pre></td></tr><tr><td class='line-number'><a name='L244' href='#L244'><pre>244</pre></a></td><td class='covered-line'><pre>277k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L245' href='#L245'><pre>245</pre></a></td><td class='covered-line'><pre>5.74M</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L246' href='#L246'><pre>246</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L247' href='#L247'><pre>247</pre></a></td><td class='covered-line'><pre>832k</pre></td><td class='code'><pre>  return Changed;</pre></td></tr><tr><td class='line-number'><a name='L248' href='#L248'><pre>248</pre></a></td><td class='covered-line'><pre>832k</pre></td><td class='code'><pre>}</pre></td></tr></table></div></body></html>