[08/07 15:52:48      0s] 
[08/07 15:52:48      0s] Cadence Innovus(TM) Implementation System.
[08/07 15:52:48      0s] Copyright 2019 Cadence Design Systems, Inc. All rights reserved worldwide.
[08/07 15:52:48      0s] 
[08/07 15:52:48      0s] Version:	v19.15-s075_1, built Thu Jul 2 18:24:05 PDT 2020
[08/07 15:52:48      0s] Options:	-init FF/INNOVUS/run_place.tcl -log LOG/place.log -overwrite -nowin 
[08/07 15:52:48      0s] Date:		Fri Aug  7 15:52:48 2020
[08/07 15:52:48      0s] Host:		rivendell.ecen.okstate.edu (x86_64 w/Linux 2.6.32-754.25.1.el6.x86_64) (6cores*12cpus*Intel(R) Xeon(R) CPU E5-4617 0 @ 2.90GHz 15360KB)
[08/07 15:52:48      0s] OS:		Red Hat Enterprise Linux Server release 6.10 (Santiago)
[08/07 15:52:48      0s] 
[08/07 15:52:48      0s] License:
[08/07 15:52:48      0s] 		invs	Innovus Implementation System	19.1	checkout succeeded
[08/07 15:52:48      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[08/07 15:53:00     11s] @(#)CDS: Innovus v19.15-s075_1 (64bit) 07/02/2020 18:24 (Linux 2.6.32-431.11.2.el6.x86_64)
[08/07 15:53:00     11s] @(#)CDS: NanoRoute 19.15-s075_1 NR200630-1046/19_15-UB (database version 18.20, 510.7.1) {superthreading v1.53}
[08/07 15:53:00     11s] @(#)CDS: AAE 19.15-s016 (64bit) 07/02/2020 (Linux 2.6.32-431.11.2.el6.x86_64)
[08/07 15:53:00     11s] @(#)CDS: CTE 19.15-s034_1 () Jul  2 2020 10:12:29 ( )
[08/07 15:53:00     11s] @(#)CDS: SYNTECH 19.15-s013_1 () Jul  1 2020 08:44:53 ( )
[08/07 15:53:00     11s] @(#)CDS: CPE v19.15-s065
[08/07 15:53:00     11s] @(#)CDS: IQuantus/TQuantus 19.1.3-s260 (64bit) Thu May 28 10:57:28 PDT 2020 (Linux 2.6.32-431.11.2.el6.x86_64)
[08/07 15:53:00     11s] @(#)CDS: OA 22.60-s011 Tue Jun 16 12:27:00 2020
[08/07 15:53:00     11s] @(#)CDS: SGN 20.10-d001 (01-Jun-2020) (64 bit executable, Qt5.9.0)
[08/07 15:53:00     11s] @(#)CDS: RCDB 11.14.18
[08/07 15:53:00     11s] @(#)CDS: STYLUS 19.10-s018_1 (06/12/2020 04:43 PDT)
[08/07 15:53:00     11s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_18149_rivendell.ecen.okstate.edu_rjridle_CNF4p5.

[08/07 15:53:00     11s] Change the soft stacksize limit to 0.2%RAM (258 mbytes). Set global soft_stack_size_limit to change the value.
[08/07 15:53:00     12s] 
[08/07 15:53:00     12s] **INFO:  MMMC transition support version v31-84 
[08/07 15:53:00     12s] 
[08/07 15:53:00     12s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[08/07 15:53:00     12s] <CMD> suppressMessage ENCEXT-2799
[08/07 15:53:00     12s] <CMD> getVersion
[08/07 15:53:00     12s] Sourcing file "FF/INNOVUS/run_place.tcl" ...
[08/07 15:53:00     12s] <CMD> set init_io_file encounter.io
[08/07 15:53:00     12s] <FF> Finished loading setup.tcl
[08/07 15:53:00     12s] <CMD> setDistributeHost -local
[08/07 15:53:00     12s] The timeout for a remote job to respond is 3600 seconds.
[08/07 15:53:00     12s] Submit command for task runs will be: local
[08/07 15:53:00     12s] <CMD> setMultiCpuUsage -localCpu 1
[08/07 15:53:00     12s] <CMD> restoreDesign DBS/init.enc.dat riscv
[08/07 15:53:00     12s] #% Begin load design ... (date=08/07 15:53:00, mem=463.9M)
[08/07 15:53:00     12s] Set Default Input Pin Transition as 0.1 ps.
[08/07 15:53:00     12s] Loading design 'riscv' saved by 'Innovus' '19.15-s075_1' on 'Fri Aug 7 15:52:46 2020'.
[08/07 15:53:00     12s] % Begin Load MMMC data ... (date=08/07 15:53:00, mem=465.8M)
[08/07 15:53:00     12s] % End Load MMMC data ... (date=08/07 15:53:00, total cpu=0:00:00.0, real=0:00:00.0, peak res=466.0M, current mem=466.0M)
[08/07 15:53:00     12s] 
[08/07 15:53:00     12s] Loading LEF file /home/rjridle/fabs/fabcds20/par/DBS/init.enc.dat/libs/lef/osu05_stdcells.lef ...
[08/07 15:53:00     12s] **WARN: (IMPLF-108):	There is no overlap layer defined in any LEF file
[08/07 15:53:00     12s] so you are unable to create rectilinear partition in a hierarchical flow.
[08/07 15:53:00     12s] Set DBUPerIGU to M2 pitch 2400.
[08/07 15:53:00     12s] 
[08/07 15:53:00     12s] viaInitial starts at Fri Aug  7 15:53:00 2020
**WARN: (IMPPP-556):	A SAMENET rule between different layers for a 4 layer technology is probably a mistake. Stacked vias will be difficult to create and probably will not be what expected. Check if this rule can be removed from the technology file: SAMENET cc via 0.150000 ;
[08/07 15:53:00     12s] **WARN: (IMPPP-556):	A SAMENET rule between different layers for a 4 layer technology is probably a mistake. Stacked vias will be difficult to create and probably will not be what expected. Check if this rule can be removed from the technology file: SAMENET via via2 0.150000 ;
[08/07 15:53:00     12s] **WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURN1 GENERATE.
[08/07 15:53:00     12s] Type 'man IMPPP-557' for more detail.
[08/07 15:53:00     12s] **WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURN2 GENERATE.
[08/07 15:53:00     12s] Type 'man IMPPP-557' for more detail.
[08/07 15:53:00     12s] **WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURN3 GENERATE.
[08/07 15:53:00     12s] Type 'man IMPPP-557' for more detail.
[08/07 15:53:00     12s] viaInitial ends at Fri Aug  7 15:53:00 2020

##  Check design process and node:  
##  Both design process and tech node are not set.

[08/07 15:53:00     12s] Loading view definition file from DBS/init.enc.dat/viewDefinition.tcl
[08/07 15:53:00     12s] Reading libs_tt timing library '/classes/ecen4303F19/osu_soc_3.0/lib/ami05/lib/osu05_stdcells.lib' ...
[08/07 15:53:00     12s] Read 39 cells in library 'osu05_stdcells' 
[08/07 15:53:00     12s] Ending "PreSetAnalysisView" (total cpu=0:00:00.1, real=0:00:00.0, peak res=508.0M, current mem=477.7M)
[08/07 15:53:00     12s] *** End library_loading (cpu=0.00min, real=0.00min, mem=20.0M, fe_cpu=0.21min, fe_real=0.20min, fe_mem=621.6M) ***
[08/07 15:53:00     12s] % Begin Load netlist data ... (date=08/07 15:53:00, mem=477.7M)
[08/07 15:53:00     12s] *** Begin netlist parsing (mem=621.6M) ***
[08/07 15:53:00     12s] **WARN: (IMPVL-159):	Pin 'YPAD' of cell 'PADGND' is defined in LEF but not in the timing library.
[08/07 15:53:00     12s] Type 'man IMPVL-159' for more detail.
[08/07 15:53:00     12s] **WARN: (IMPVL-159):	Pin 'gnd' of cell 'PADGND' is defined in LEF but not in the timing library.
[08/07 15:53:00     12s] Type 'man IMPVL-159' for more detail.
[08/07 15:53:00     12s] **WARN: (IMPVL-159):	Pin 'YPAD' of cell 'PADVDD' is defined in LEF but not in the timing library.
[08/07 15:53:00     12s] Type 'man IMPVL-159' for more detail.
[08/07 15:53:00     12s] **WARN: (IMPVL-159):	Pin 'vdd' of cell 'PADVDD' is defined in LEF but not in the timing library.
[08/07 15:53:00     12s] Type 'man IMPVL-159' for more detail.
[08/07 15:53:00     12s] **WARN: (IMPVL-159):	Pin 'gnd' of cell 'XOR2X1' is defined in LEF but not in the timing library.
[08/07 15:53:00     12s] Type 'man IMPVL-159' for more detail.
[08/07 15:53:00     12s] **WARN: (IMPVL-159):	Pin 'vdd' of cell 'XOR2X1' is defined in LEF but not in the timing library.
[08/07 15:53:00     12s] Type 'man IMPVL-159' for more detail.
[08/07 15:53:00     12s] **WARN: (IMPVL-159):	Pin 'gnd' of cell 'XNOR2X1' is defined in LEF but not in the timing library.
[08/07 15:53:00     12s] Type 'man IMPVL-159' for more detail.
[08/07 15:53:00     12s] **WARN: (IMPVL-159):	Pin 'vdd' of cell 'XNOR2X1' is defined in LEF but not in the timing library.
[08/07 15:53:00     12s] Type 'man IMPVL-159' for more detail.
[08/07 15:53:00     12s] **WARN: (IMPVL-159):	Pin 'gnd' of cell 'TBUFX2' is defined in LEF but not in the timing library.
[08/07 15:53:00     12s] Type 'man IMPVL-159' for more detail.
[08/07 15:53:00     12s] **WARN: (IMPVL-159):	Pin 'vdd' of cell 'TBUFX2' is defined in LEF but not in the timing library.
[08/07 15:53:00     12s] Type 'man IMPVL-159' for more detail.
[08/07 15:53:00     12s] **WARN: (IMPVL-159):	Pin 'gnd' of cell 'TBUFX1' is defined in LEF but not in the timing library.
[08/07 15:53:00     12s] Type 'man IMPVL-159' for more detail.
[08/07 15:53:00     12s] **WARN: (IMPVL-159):	Pin 'vdd' of cell 'TBUFX1' is defined in LEF but not in the timing library.
[08/07 15:53:00     12s] Type 'man IMPVL-159' for more detail.
[08/07 15:53:00     12s] **WARN: (IMPVL-159):	Pin 'gnd' of cell 'OR2X2' is defined in LEF but not in the timing library.
[08/07 15:53:00     12s] Type 'man IMPVL-159' for more detail.
[08/07 15:53:00     12s] **WARN: (IMPVL-159):	Pin 'vdd' of cell 'OR2X2' is defined in LEF but not in the timing library.
[08/07 15:53:00     12s] Type 'man IMPVL-159' for more detail.
[08/07 15:53:00     12s] **WARN: (IMPVL-159):	Pin 'gnd' of cell 'OR2X1' is defined in LEF but not in the timing library.
[08/07 15:53:00     12s] Type 'man IMPVL-159' for more detail.
[08/07 15:53:00     12s] **WARN: (IMPVL-159):	Pin 'vdd' of cell 'OR2X1' is defined in LEF but not in the timing library.
[08/07 15:53:00     12s] Type 'man IMPVL-159' for more detail.
[08/07 15:53:00     12s] **WARN: (IMPVL-159):	Pin 'gnd' of cell 'OAI22X1' is defined in LEF but not in the timing library.
[08/07 15:53:00     12s] Type 'man IMPVL-159' for more detail.
[08/07 15:53:00     12s] **WARN: (IMPVL-159):	Pin 'vdd' of cell 'OAI22X1' is defined in LEF but not in the timing library.
[08/07 15:53:00     12s] Type 'man IMPVL-159' for more detail.
[08/07 15:53:00     12s] **WARN: (IMPVL-159):	Pin 'gnd' of cell 'OAI21X1' is defined in LEF but not in the timing library.
[08/07 15:53:00     12s] Type 'man IMPVL-159' for more detail.
[08/07 15:53:00     12s] **WARN: (IMPVL-159):	Pin 'vdd' of cell 'OAI21X1' is defined in LEF but not in the timing library.
[08/07 15:53:00     12s] Type 'man IMPVL-159' for more detail.
[08/07 15:53:00     12s] **WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
[08/07 15:53:00     12s] To increase the message display limit, refer to the product command reference manual.
[08/07 15:53:00     12s] Created 39 new cells from 1 timing libraries.
[08/07 15:53:00     12s] Reading netlist ...
[08/07 15:53:00     12s] Backslashed names will retain backslash and a trailing blank character.
[08/07 15:53:00     12s] Reading verilogBinary netlist '/home/rjridle/fabs/fabcds20/par/DBS/init.enc.dat/riscv.v.bin'
[08/07 15:53:00     12s] Reading binary database version 2 in 1-threaded mode
[08/07 15:53:01     12s] 
[08/07 15:53:01     12s] *** Memory Usage v#1 (Current mem = 632.613M, initial mem = 287.395M) ***
[08/07 15:53:01     12s] *** End netlist parsing (cpu=0:00:00.0, real=0:00:01.0, mem=632.6M) ***
[08/07 15:53:01     12s] % End Load netlist data ... (date=08/07 15:53:01, total cpu=0:00:00.1, real=0:00:01.0, peak res=485.3M, current mem=485.3M)
[08/07 15:53:01     12s] Set top cell to riscv.
[08/07 15:53:01     12s] **WARN: (IMPTS-124):	Timing library description of pin 'YPAD' is missing from cell 'PADGND' in timing library 'osu05_stdcells'.
[08/07 15:53:01     12s] **WARN: (IMPTS-124):	Timing library description of pin 'YPAD' is missing from cell 'PADVDD' in timing library 'osu05_stdcells'.
[08/07 15:53:01     12s] Hooked 39 DB cells to tlib cells.
[08/07 15:53:01     12s] Ending "BindLib:" (total cpu=0:00:00.0, real=0:00:00.0, peak res=485.9M, current mem=485.9M)
[08/07 15:53:01     12s] Starting recursive module instantiation check.
[08/07 15:53:01     12s] No recursion found.
[08/07 15:53:01     12s] Building hierarchical netlist for Cell riscv ...
[08/07 15:53:01     12s] *** Netlist is unique.
[08/07 15:53:01     12s] Setting Std. cell height to 30000 DBU (smallest netlist inst).
[08/07 15:53:01     12s] ** info: there are 41 modules.
[08/07 15:53:01     12s] ** info: there are 22309 stdCell insts.
[08/07 15:53:01     12s] 
[08/07 15:53:01     12s] *** Memory Usage v#1 (Current mem = 669.035M, initial mem = 287.395M) ***
[08/07 15:53:01     12s] *info: set bottom ioPad orient R0
[08/07 15:53:01     12s] Reading IO assignment file "/home/rjridle/fabs/fabcds20/par/DBS/init.enc.dat/libs/iofile/encounter.io" ...
[08/07 15:53:01     12s] **Warn: ignored IO file "/home/rjridle/fabs/fabcds20/par/DBS/init.enc.dat/libs/iofile/encounter.io" line 9: Pad: c01 NW
  Reason: unable to determine object from name.
[08/07 15:53:01     12s] **Warn: ignored IO file "/home/rjridle/fabs/fabcds20/par/DBS/init.enc.dat/libs/iofile/encounter.io" line 11: Pad: c02 NE
  Reason: unable to determine object from name.
[08/07 15:53:01     12s] **Warn: ignored IO file "/home/rjridle/fabs/fabcds20/par/DBS/init.enc.dat/libs/iofile/encounter.io" line 13: Pad: c03 SE
  Reason: unable to determine object from name.
[08/07 15:53:01     12s] **Warn: ignored IO file "/home/rjridle/fabs/fabcds20/par/DBS/init.enc.dat/libs/iofile/encounter.io" line 15: Pad: c04 SW
  Reason: unable to determine object from name.
[08/07 15:53:01     12s] **Warn: ignored IO file "/home/rjridle/fabs/fabcds20/par/DBS/init.enc.dat/libs/iofile/encounter.io" line 20: Pad: p39 N
  Reason: unable to determine object from name.
[08/07 15:53:01     12s] **Warn: ignored IO file "/home/rjridle/fabs/fabcds20/par/DBS/init.enc.dat/libs/iofile/encounter.io" line 22: Pad: p38 N
  Reason: unable to determine object from name.
[08/07 15:53:01     12s] **Warn: ignored IO file "/home/rjridle/fabs/fabcds20/par/DBS/init.enc.dat/libs/iofile/encounter.io" line 24: Pad: p37 N
  Reason: unable to determine object from name.
[08/07 15:53:01     12s] **Warn: ignored IO file "/home/rjridle/fabs/fabcds20/par/DBS/init.enc.dat/libs/iofile/encounter.io" line 26: Pad: p36 N
  Reason: unable to determine object from name.
[08/07 15:53:01     12s] **Warn: ignored IO file "/home/rjridle/fabs/fabcds20/par/DBS/init.enc.dat/libs/iofile/encounter.io" line 28: Pad: p35 N
  Reason: unable to determine object from name.
[08/07 15:53:01     12s] **Warn: ignored IO file "/home/rjridle/fabs/fabcds20/par/DBS/init.enc.dat/libs/iofile/encounter.io" line 30: Pad: p34 N
  Reason: unable to determine object from name.
[08/07 15:53:01     12s] **Warn: ignored IO file "/home/rjridle/fabs/fabcds20/par/DBS/init.enc.dat/libs/iofile/encounter.io" line 32: Pad: p33 N
  Reason: unable to determine object from name.
[08/07 15:53:01     12s] **Warn: ignored IO file "/home/rjridle/fabs/fabcds20/par/DBS/init.enc.dat/libs/iofile/encounter.io" line 34: Pad: p32 N
  Reason: unable to determine object from name.
[08/07 15:53:01     12s] **Warn: ignored IO file "/home/rjridle/fabs/fabcds20/par/DBS/init.enc.dat/libs/iofile/encounter.io" line 36: Pad: p31 N
  Reason: unable to determine object from name.
[08/07 15:53:01     12s] **Warn: ignored IO file "/home/rjridle/fabs/fabcds20/par/DBS/init.enc.dat/libs/iofile/encounter.io" line 38: Pad: p30 N
  Reason: unable to determine object from name.
[08/07 15:53:01     12s] **Warn: ignored IO file "/home/rjridle/fabs/fabcds20/par/DBS/init.enc.dat/libs/iofile/encounter.io" line 43: Pad: p29 W
  Reason: unable to determine object from name.
[08/07 15:53:01     12s] **Warn: ignored IO file "/home/rjridle/fabs/fabcds20/par/DBS/init.enc.dat/libs/iofile/encounter.io" line 45: Pad: p28 W
  Reason: unable to determine object from name.
[08/07 15:53:01     12s] **Warn: ignored IO file "/home/rjridle/fabs/fabcds20/par/DBS/init.enc.dat/libs/iofile/encounter.io" line 47: Pad: p27 W
  Reason: unable to determine object from name.
[08/07 15:53:01     12s] **Warn: ignored IO file "/home/rjridle/fabs/fabcds20/par/DBS/init.enc.dat/libs/iofile/encounter.io" line 49: Pad: p26 W
  Reason: unable to determine object from name.
[08/07 15:53:01     12s] **Warn: ignored IO file "/home/rjridle/fabs/fabcds20/par/DBS/init.enc.dat/libs/iofile/encounter.io" line 51: Pad: p25 W
  Reason: unable to determine object from name.
[08/07 15:53:01     12s] **Warn: ignored IO file "/home/rjridle/fabs/fabcds20/par/DBS/init.enc.dat/libs/iofile/encounter.io" line 53: Pad: p24 W
  Reason: unable to determine object from name.
[08/07 15:53:01     12s] **Warn: ignored IO file "/home/rjridle/fabs/fabcds20/par/DBS/init.enc.dat/libs/iofile/encounter.io" line 55: Pad: p23 W
  Reason: unable to determine object from name.
[08/07 15:53:01     12s] **Warn: ignored IO file "/home/rjridle/fabs/fabcds20/par/DBS/init.enc.dat/libs/iofile/encounter.io" line 57: Pad: p22 W
  Reason: unable to determine object from name.
[08/07 15:53:01     12s] **Warn: ignored IO file "/home/rjridle/fabs/fabcds20/par/DBS/init.enc.dat/libs/iofile/encounter.io" line 59: Pad: p21 W
  Reason: unable to determine object from name.
[08/07 15:53:01     12s] **Warn: ignored IO file "/home/rjridle/fabs/fabcds20/par/DBS/init.enc.dat/libs/iofile/encounter.io" line 61: Pad: p20 W
  Reason: unable to determine object from name.
[08/07 15:53:01     12s] **Warn: ignored IO file "/home/rjridle/fabs/fabcds20/par/DBS/init.enc.dat/libs/iofile/encounter.io" line 66: Pad: p19 S
  Reason: unable to determine object from name.
[08/07 15:53:01     12s] **Warn: ignored IO file "/home/rjridle/fabs/fabcds20/par/DBS/init.enc.dat/libs/iofile/encounter.io" line 68: Pad: p18 S
  Reason: unable to determine object from name.
[08/07 15:53:01     12s] **Warn: ignored IO file "/home/rjridle/fabs/fabcds20/par/DBS/init.enc.dat/libs/iofile/encounter.io" line 70: Pad: p17 S
  Reason: unable to determine object from name.
[08/07 15:53:01     12s] **Warn: ignored IO file "/home/rjridle/fabs/fabcds20/par/DBS/init.enc.dat/libs/iofile/encounter.io" line 72: Pad: p16 S
  Reason: unable to determine object from name.
[08/07 15:53:01     12s] **Warn: ignored IO file "/home/rjridle/fabs/fabcds20/par/DBS/init.enc.dat/libs/iofile/encounter.io" line 74: Pad: p15 S
  Reason: unable to determine object from name.
[08/07 15:53:01     12s] **Warn: ignored IO file "/home/rjridle/fabs/fabcds20/par/DBS/init.enc.dat/libs/iofile/encounter.io" line 76: Pad: p14 S
  Reason: unable to determine object from name.
[08/07 15:53:01     12s] **Warn: ignored IO file "/home/rjridle/fabs/fabcds20/par/DBS/init.enc.dat/libs/iofile/encounter.io" line 78: Pad: p13 S
  Reason: unable to determine object from name.
[08/07 15:53:01     12s] **Warn: ignored IO file "/home/rjridle/fabs/fabcds20/par/DBS/init.enc.dat/libs/iofile/encounter.io" line 80: Pad: p12 S
  Reason: unable to determine object from name.
[08/07 15:53:01     12s] **Warn: ignored IO file "/home/rjridle/fabs/fabcds20/par/DBS/init.enc.dat/libs/iofile/encounter.io" line 82: Pad: p11 S
  Reason: unable to determine object from name.
[08/07 15:53:01     12s] **Warn: ignored IO file "/home/rjridle/fabs/fabcds20/par/DBS/init.enc.dat/libs/iofile/encounter.io" line 84: Pad: p10 S
  Reason: unable to determine object from name.
[08/07 15:53:01     12s] **Warn: ignored IO file "/home/rjridle/fabs/fabcds20/par/DBS/init.enc.dat/libs/iofile/encounter.io" line 89: Pad: p09 E
  Reason: unable to determine object from name.
[08/07 15:53:01     12s] **Warn: ignored IO file "/home/rjridle/fabs/fabcds20/par/DBS/init.enc.dat/libs/iofile/encounter.io" line 91: Pad: p08 E
  Reason: unable to determine object from name.
[08/07 15:53:01     12s] **Warn: ignored IO file "/home/rjridle/fabs/fabcds20/par/DBS/init.enc.dat/libs/iofile/encounter.io" line 93: Pad: p07 E
  Reason: unable to determine object from name.
[08/07 15:53:01     12s] **Warn: ignored IO file "/home/rjridle/fabs/fabcds20/par/DBS/init.enc.dat/libs/iofile/encounter.io" line 95: Pad: p06 E
  Reason: unable to determine object from name.
[08/07 15:53:01     12s] **Warn: ignored IO file "/home/rjridle/fabs/fabcds20/par/DBS/init.enc.dat/libs/iofile/encounter.io" line 97: Pad: p05 E
  Reason: unable to determine object from name.
[08/07 15:53:01     12s] **Warn: ignored IO file "/home/rjridle/fabs/fabcds20/par/DBS/init.enc.dat/libs/iofile/encounter.io" line 99: Pad: p04 E
  Reason: unable to determine object from name.
[08/07 15:53:01     12s] **Warn: ignored IO file "/home/rjridle/fabs/fabcds20/par/DBS/init.enc.dat/libs/iofile/encounter.io" line 101: Pad: p03 E
  Reason: unable to determine object from name.
[08/07 15:53:01     12s] **Warn: ignored IO file "/home/rjridle/fabs/fabcds20/par/DBS/init.enc.dat/libs/iofile/encounter.io" line 103: Pad: p02 E
  Reason: unable to determine object from name.
[08/07 15:53:01     12s] **Warn: ignored IO file "/home/rjridle/fabs/fabcds20/par/DBS/init.enc.dat/libs/iofile/encounter.io" line 105: Pad: p01 E
  Reason: unable to determine object from name.
[08/07 15:53:01     12s] **Warn: ignored IO file "/home/rjridle/fabs/fabcds20/par/DBS/init.enc.dat/libs/iofile/encounter.io" line 107: Pad: p00 E
  Reason: unable to determine object from name.
[08/07 15:53:01     12s] **WARN: (IMPFP-710):	File version 0 is too old.
[08/07 15:53:01     12s] IO file version '0' is too old, will try to place io cell any way.
[08/07 15:53:01     12s] **WARN: (IMPFP-3961):	The techSite 'IO' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[08/07 15:53:01     12s] Type 'man IMPFP-3961' for more detail.
[08/07 15:53:01     12s] **WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[08/07 15:53:01     12s] Type 'man IMPFP-3961' for more detail.
[08/07 15:53:01     12s] Horizontal Layer M1 offset = 1500 (derived)
[08/07 15:53:01     12s] Vertical Layer M2 offset = 1200 (derived)
[08/07 15:53:01     12s] Set Default Net Delay as 1000 ps.
[08/07 15:53:01     12s] Set Default Net Load as 0.5 pF. 
[08/07 15:53:01     12s] Set Default Input Pin Transition as 0.1 ps.
[08/07 15:53:01     12s] Loading preference file DBS/init.enc.dat/gui.pref.tcl ...
[08/07 15:53:01     12s] ##  Process: 250           (User Set)               
[08/07 15:53:01     12s] ##     Node: (not set)                           
[08/07 15:53:01     12s] 
##  Check design process and node:  
##  Design tech node is not set.

[08/07 15:53:01     12s] Applying the recommended capacitance filtering threshold values for 250nm process node: total_c_th=5, relative_c_th=0.03 and coupling_c_th=3.
[08/07 15:53:01     12s] 	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
[08/07 15:53:01     12s] 	For postRoute effortLevel low extraction, the coupling_c_th value will be used only when the -capFilterMode parameter of the setExtractRCMode command is set to relAndCoup or relOrCoup. Default value of -capFilterMode parameter in postRoute extraction effortLevel low is relOnly.
[08/07 15:53:01     12s] 	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
[08/07 15:53:01     12s] 	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
[08/07 15:53:01     12s] addRing command will ignore shorts while creating rings.
[08/07 15:53:01     12s] addRing command will disallow rings to go over rows.
[08/07 15:53:01     12s] addRing command will consider rows while creating rings.
[08/07 15:53:01     12s] The ring targets are set to core/block ring wires.
[08/07 15:53:01     13s] Extraction setup Delayed 
[08/07 15:53:01     13s] *Info: initialize multi-corner CTS.
[08/07 15:53:01     13s] Ending "SetAnalysisView" (total cpu=0:00:00.0, real=0:00:00.0, peak res=675.3M, current mem=514.7M)
[08/07 15:53:03     14s] Reading timing constraints file '/home/rjridle/fabs/fabcds20/par/DBS/init.enc.dat/libs/mmmc/riscv.sdc' ...
[08/07 15:53:03     14s] Current (total cpu=0:00:14.8, real=0:00:15.0, peak res=686.9M, current mem=686.9M)
[08/07 15:53:03     14s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File /home/rjridle/fabs/fabcds20/par/DBS/init.enc.dat/libs/mmmc/riscv.sdc, Line 8).
[08/07 15:53:03     14s] 
[08/07 15:53:03     14s] INFO (CTE): Reading of timing constraints file /home/rjridle/fabs/fabcds20/par/DBS/init.enc.dat/libs/mmmc/riscv.sdc completed, with 1 WARNING
[08/07 15:53:03     14s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=706.2M, current mem=706.2M)
[08/07 15:53:03     14s] Current (total cpu=0:00:14.9, real=0:00:15.0, peak res=706.2M, current mem=706.2M)
[08/07 15:53:03     14s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[08/07 15:53:03     14s] Creating Cell Server ...(0, 1, 1, 1)
[08/07 15:53:03     14s] Summary for sequential cells identification: 
[08/07 15:53:03     14s]   Identified SBFF number: 3
[08/07 15:53:03     14s]   Identified MBFF number: 0
[08/07 15:53:03     14s]   Identified SB Latch number: 0
[08/07 15:53:03     14s]   Identified MB Latch number: 0
[08/07 15:53:03     14s]   Not identified SBFF number: 0
[08/07 15:53:03     14s]   Not identified MBFF number: 0
[08/07 15:53:03     14s]   Not identified SB Latch number: 0
[08/07 15:53:03     14s]   Not identified MB Latch number: 0
[08/07 15:53:03     14s]   Number of sequential cells which are not FFs: 1
[08/07 15:53:03     14s] Total number of combinational cells: 26
[08/07 15:53:03     14s] Total number of sequential cells: 4
[08/07 15:53:03     14s] Total number of tristate cells: 2
[08/07 15:53:03     14s] Total number of level shifter cells: 0
[08/07 15:53:03     14s] Total number of power gating cells: 0
[08/07 15:53:03     14s] Total number of isolation cells: 0
[08/07 15:53:03     14s] Total number of power switch cells: 0
[08/07 15:53:03     14s] Total number of pulse generator cells: 0
[08/07 15:53:03     14s] Total number of always on buffers: 0
[08/07 15:53:03     14s] Total number of retention cells: 0
[08/07 15:53:03     14s] List of usable buffers: BUFX2 BUFX4 CLKBUF1
[08/07 15:53:03     14s] Total number of usable buffers: 3
[08/07 15:53:03     14s] List of unusable buffers:
[08/07 15:53:03     14s] Total number of unusable buffers: 0
[08/07 15:53:03     14s] List of usable inverters: INVX2 INVX1 INVX4 INVX8
[08/07 15:53:03     14s] Total number of usable inverters: 4
[08/07 15:53:03     14s] List of unusable inverters:
[08/07 15:53:03     14s] Total number of unusable inverters: 0
[08/07 15:53:03     14s] List of identified usable delay cells: CLKBUF2 CLKBUF3
[08/07 15:53:03     14s] Total number of identified usable delay cells: 2
[08/07 15:53:03     14s] List of identified unusable delay cells:
[08/07 15:53:03     14s] Total number of identified unusable delay cells: 0
[08/07 15:53:03     14s] Creating Cell Server, finished. 
[08/07 15:53:03     14s] 
[08/07 15:53:03     14s] Deleting Cell Server ...
[08/07 15:53:03     14s] Reading floorplan file - DBS/init.enc.dat/riscv.fp.gz (mem = 907.2M).
[08/07 15:53:03     14s] % Begin Load floorplan data ... (date=08/07 15:53:03, mem=727.4M)
[08/07 15:53:03     14s] *info: reset 22838 existing net BottomPreferredLayer and AvoidDetour
[08/07 15:53:03     14s] net ignore based on current view = 0
[08/07 15:53:03     14s] Deleting old partition specification.
[08/07 15:53:03     14s] Set FPlanBox to (0 0 6000000 6000000)
[08/07 15:53:03     14s] **WARN: (IMPFP-3961):	The techSite 'IO' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[08/07 15:53:03     14s] Type 'man IMPFP-3961' for more detail.
[08/07 15:53:03     14s] **WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[08/07 15:53:03     14s] Type 'man IMPFP-3961' for more detail.
[08/07 15:53:03     14s] Horizontal Layer M1 offset = 1500 (derived)
[08/07 15:53:03     14s] Vertical Layer M2 offset = 1200 (derived)
[08/07 15:53:03     14s]  ... processed partition successfully.
[08/07 15:53:03     14s] Reading binary special route file DBS/init.enc.dat/riscv.fp.spr.gz (Created by Innovus v19.15-s075_1 on Fri Aug  7 15:52:43 2020, version: 1)
[08/07 15:53:03     14s] Ending "Read special route file" (total cpu=0:00:00.0, real=0:00:00.0, peak res=729.0M, current mem=729.0M)
[08/07 15:53:03     14s] Extracting standard cell pins and blockage ...... 
[08/07 15:53:03     14s] Pin and blockage extraction finished
[08/07 15:53:03     14s] % End Load floorplan data ... (date=08/07 15:53:03, total cpu=0:00:00.1, real=0:00:00.0, peak res=729.6M, current mem=729.6M)
[08/07 15:53:03     15s] Reading congestion map file DBS/init.enc.dat/riscv.route.congmap.gz ...
[08/07 15:53:03     15s] % Begin Load SymbolTable ... (date=08/07 15:53:03, mem=729.9M)
[08/07 15:53:03     15s] % End Load SymbolTable ... (date=08/07 15:53:03, total cpu=0:00:00.1, real=0:00:00.0, peak res=732.0M, current mem=732.0M)
[08/07 15:53:03     15s] Loading place ...
[08/07 15:53:03     15s] % Begin Load placement data ... (date=08/07 15:53:03, mem=732.0M)
[08/07 15:53:03     15s] Reading placement file - DBS/init.enc.dat/riscv.place.gz.
[08/07 15:53:03     15s] ** Reading stdCellPlacement_binary (Created by Innovus v19.15-s075_1 on Fri Aug  7 15:52:43 2020, version# 2) ...
[08/07 15:53:03     15s] Read Views for adaptive view pruning ...
[08/07 15:53:03     15s] Read 0 views from Binary DB for adaptive view pruning
[08/07 15:53:03     15s] *** Completed restorePlace (cpu=0:00:00.0 real=0:00:00.0 mem=905.3M) ***
[08/07 15:53:03     15s] Total net length = 4.561e+01 (2.280e+01 2.280e+01) (ext = 3.260e-01)
[08/07 15:53:03     15s] % End Load placement data ... (date=08/07 15:53:03, total cpu=0:00:00.0, real=0:00:00.0, peak res=732.3M, current mem=732.1M)
[08/07 15:53:03     15s] Reading PG file DBS/init.enc.dat/riscv.pg.gz
[08/07 15:53:03     15s] *** Completed restorePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=902.3M) ***
[08/07 15:53:03     15s] % Begin Load routing data ... (date=08/07 15:53:03, mem=732.5M)
[08/07 15:53:03     15s] Reading routing file - DBS/init.enc.dat/riscv.route.gz.
[08/07 15:53:04     15s] Reading Innovus routing data (Created by Innovus v19.15-s075_1 on Fri Aug  7 15:52:43 2020 Format: 19.1) ...
[08/07 15:53:04     15s] *** Total 22806 nets are successfully restored.
[08/07 15:53:04     15s] *** Completed restoreRoute (cpu=0:00:00.0 real=0:00:01.0 mem=902.3M) ***
[08/07 15:53:04     15s] % End Load routing data ... (date=08/07 15:53:04, total cpu=0:00:00.0, real=0:00:01.0, peak res=734.1M, current mem=733.1M)
[08/07 15:53:04     15s] TAT_INFO: restoreCongMap REAL = 0 : CPU = 0 : MEM = 0.
[08/07 15:53:04     15s] Reading property file DBS/init.enc.dat/riscv.prop
[08/07 15:53:04     15s] *** Completed restoreProperty (cpu=0:00:00.0 real=0:00:00.0 mem=907.3M) ***
[08/07 15:53:04     15s] Set Default Input Pin Transition as 0.1 ps.
[08/07 15:53:04     15s] pesRestorePreRouteExtractionData::readRCCornerMetaData, could not read file: Xmí…È
[08/07 15:53:04     15s] Extraction setup Started 
[08/07 15:53:04     15s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[08/07 15:53:04     15s] **WARN: (IMPEXT-2773):	The via resistance between layers M0 and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[08/07 15:53:04     15s] Type 'man IMPEXT-2773' for more detail.
[08/07 15:53:04     15s] **WARN: (IMPEXT-2773):	The via resistance between layers M1 and M2 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[08/07 15:53:04     15s] Type 'man IMPEXT-2773' for more detail.
[08/07 15:53:04     15s] **WARN: (IMPEXT-2773):	The via resistance between layers M2 and M3 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[08/07 15:53:04     15s] Type 'man IMPEXT-2773' for more detail.
[08/07 15:53:04     15s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M1 is not defined in the cap table. Therefore, the LEF value 0.09 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[08/07 15:53:04     15s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M2 is not defined in the cap table. Therefore, the LEF value 0.09 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[08/07 15:53:04     15s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M3 is not defined in the cap table. Therefore, the LEF value 0.05 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[08/07 15:53:04     15s] Summary of Active RC-Corners : 
[08/07 15:53:04     15s]  
[08/07 15:53:04     15s]  Analysis View: setup_func
[08/07 15:53:04     15s]     RC-Corner Name        : rc_typ
[08/07 15:53:04     15s]     RC-Corner Index       : 0
[08/07 15:53:04     15s]     RC-Corner Temperature : 25 Celsius
[08/07 15:53:04     15s]     RC-Corner Cap Table   : ''
[08/07 15:53:04     15s]     RC-Corner PreRoute Res Factor         : 1
[08/07 15:53:04     15s]     RC-Corner PreRoute Cap Factor         : 1
[08/07 15:53:04     15s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[08/07 15:53:04     15s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[08/07 15:53:04     15s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[08/07 15:53:04     15s]     RC-Corner PreRoute Clock Res Factor   : 1
[08/07 15:53:04     15s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[08/07 15:53:04     15s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[08/07 15:53:04     15s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[08/07 15:53:04     15s]  
[08/07 15:53:04     15s]  Analysis View: hold_func
[08/07 15:53:04     15s]     RC-Corner Name        : rc_typ
[08/07 15:53:04     15s]     RC-Corner Index       : 0
[08/07 15:53:04     15s]     RC-Corner Temperature : 25 Celsius
[08/07 15:53:04     15s]     RC-Corner Cap Table   : ''
[08/07 15:53:04     15s]     RC-Corner PreRoute Res Factor         : 1
[08/07 15:53:04     15s]     RC-Corner PreRoute Cap Factor         : 1
[08/07 15:53:04     15s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[08/07 15:53:04     15s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[08/07 15:53:04     15s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[08/07 15:53:04     15s]     RC-Corner PreRoute Clock Res Factor   : 1
[08/07 15:53:04     15s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[08/07 15:53:04     15s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[08/07 15:53:04     15s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[08/07 15:53:04     15s] LayerId::1 widthSet size::1
[08/07 15:53:04     15s] LayerId::2 widthSet size::1
[08/07 15:53:04     15s] LayerId::3 widthSet size::1
[08/07 15:53:04     15s] Updating RC grid for preRoute extraction ...
[08/07 15:53:04     15s] Initializing multi-corner resistance tables ...
[08/07 15:53:04     15s] Preroute length aware model : LLS: 2-1 ; HLS: 4-3 ; rDens: 0.000000 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.850000 ; wcR: 0.000000 ; newSi: 0.000000 ; pMod: 82 ; 
[08/07 15:53:04     15s] Start generating vias ...
[08/07 15:53:04     15s] #Skip building auto via since it is not turned on.
[08/07 15:53:04     15s] Via generation completed.
[08/07 15:53:04     15s] % Begin Load power constraints ... (date=08/07 15:53:04, mem=737.3M)
[08/07 15:53:04     15s] % End Load power constraints ... (date=08/07 15:53:04, total cpu=0:00:00.1, real=0:00:00.0, peak res=737.4M, current mem=737.4M)
[08/07 15:53:04     15s] % Begin load AAE data ... (date=08/07 15:53:04, mem=737.4M)
[08/07 15:53:05     16s] AAE DB initialization (MEM=926.16 CPU=0:00:00.2 REAL=0:00:01.0) 
[08/07 15:53:05     16s] % End load AAE data ... (date=08/07 15:53:05, total cpu=0:00:00.6, real=0:00:01.0, peak res=744.7M, current mem=744.7M)
[08/07 15:53:05     16s] Creating Cell Server ...(0, 1, 1, 1)
[08/07 15:53:05     16s] Summary for sequential cells identification: 
[08/07 15:53:05     16s]   Identified SBFF number: 3
[08/07 15:53:05     16s]   Identified MBFF number: 0
[08/07 15:53:05     16s]   Identified SB Latch number: 0
[08/07 15:53:05     16s]   Identified MB Latch number: 0
[08/07 15:53:05     16s]   Not identified SBFF number: 0
[08/07 15:53:05     16s]   Not identified MBFF number: 0
[08/07 15:53:05     16s]   Not identified SB Latch number: 0
[08/07 15:53:05     16s]   Not identified MB Latch number: 0
[08/07 15:53:05     16s]   Number of sequential cells which are not FFs: 1
[08/07 15:53:05     16s] Total number of combinational cells: 26
[08/07 15:53:05     16s] Total number of sequential cells: 4
[08/07 15:53:05     16s] Total number of tristate cells: 2
[08/07 15:53:05     16s] Total number of level shifter cells: 0
[08/07 15:53:05     16s] Total number of power gating cells: 0
[08/07 15:53:05     16s] Total number of isolation cells: 0
[08/07 15:53:05     16s] Total number of power switch cells: 0
[08/07 15:53:05     16s] Total number of pulse generator cells: 0
[08/07 15:53:05     16s] Total number of always on buffers: 0
[08/07 15:53:05     16s] Total number of retention cells: 0
[08/07 15:53:05     16s] List of usable buffers: BUFX2 BUFX4 CLKBUF1
[08/07 15:53:05     16s] Total number of usable buffers: 3
[08/07 15:53:05     16s] List of unusable buffers:
[08/07 15:53:05     16s] Total number of unusable buffers: 0
[08/07 15:53:05     16s] List of usable inverters: INVX2 INVX1 INVX4 INVX8
[08/07 15:53:05     16s] Total number of usable inverters: 4
[08/07 15:53:05     16s] List of unusable inverters:
[08/07 15:53:05     16s] Total number of unusable inverters: 0
[08/07 15:53:05     16s] List of identified usable delay cells: CLKBUF2 CLKBUF3
[08/07 15:53:05     16s] Total number of identified usable delay cells: 2
[08/07 15:53:05     16s] List of identified unusable delay cells:
[08/07 15:53:05     16s] Total number of identified unusable delay cells: 0
[08/07 15:53:05     16s] Creating Cell Server, finished. 
[08/07 15:53:05     16s] 
[08/07 15:53:05     16s] Deleting Cell Server ...
[08/07 15:53:05     16s] **WARN: (IMPCTE-107):	The following globals have been obsoleted since version 19.15-s075_1. They will be removed in the next release. 
[08/07 15:53:05     16s] timing_enable_default_delay_arc
[08/07 15:53:05     16s] #% End load design ... (date=08/07 15:53:05, total cpu=0:00:04.1, real=0:00:05.0, peak res=744.8M, current mem=743.6M)
[08/07 15:53:05     16s] 
[08/07 15:53:05     16s] *** Summary of all messages that are not suppressed in this session:
[08/07 15:53:05     16s] Severity  ID               Count  Summary                                  
[08/07 15:53:05     16s] WARNING   IMPLF-108            1  There is no overlap layer defined in any...
[08/07 15:53:05     16s] WARNING   IMPFP-710            1  File version %s is too old.              
[08/07 15:53:05     16s] WARNING   IMPFP-3961           4  The techSite '%s' has no related standar...
[08/07 15:53:05     16s] WARNING   IMPTS-124            2  Timing library description of pin '%s' i...
[08/07 15:53:05     16s] WARNING   IMPEXT-2766          3  The sheet resistance for layer %s is not...
[08/07 15:53:05     16s] WARNING   IMPEXT-2773          3  The via resistance between layers %s and...
[08/07 15:53:05     16s] WARNING   IMPVL-159           68  Pin '%s' of cell '%s' is defined in LEF ...
[08/07 15:53:05     16s] WARNING   IMPPP-556            2  A SAMENET rule between different layers ...
[08/07 15:53:05     16s] WARNING   IMPPP-557            3  A single-layer VIARULE GENERATE for turn...
[08/07 15:53:05     16s] WARNING   IMPCTE-107           1  The following globals have been obsolete...
[08/07 15:53:05     16s] WARNING   TCLCMD-1461          1  Skipped unsupported command: %s          
[08/07 15:53:05     16s] *** Message Summary: 89 warning(s), 0 error(s)
[08/07 15:53:05     16s] 
[08/07 15:53:05     16s] <CMD> um::push_snapshot_stack
[08/07 15:53:05     16s] <CMD> setDesignMode -process 250
[08/07 15:53:05     16s] ##  Process: 250           (User Set)               
[08/07 15:53:05     16s] ##     Node: (not set)                           
[08/07 15:53:05     16s] 
##  Check design process and node:  
##  Design tech node is not set.

[08/07 15:53:05     16s] Applying the recommended capacitance filtering threshold values for 250nm process node: total_c_th=5, relative_c_th=0.03 and coupling_c_th=3.
[08/07 15:53:05     16s] 	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
[08/07 15:53:05     16s] 	For postRoute effortLevel low extraction, the coupling_c_th value will be used only when the -capFilterMode parameter of the setExtractRCMode command is set to relAndCoup or relOrCoup. Default value of -capFilterMode parameter in postRoute extraction effortLevel low is relOnly.
[08/07 15:53:05     16s] 	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
[08/07 15:53:05     16s] 	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
[08/07 15:53:05     16s] <CMD> setAnalysisMode -analysisType onChipVariation
[08/07 15:53:05     16s] Deleting AAE DB due to SOCV option changes -------------------------------
[08/07 15:53:05     16s] <CMD> setPlaceMode -place_global_place_io_pins false
[08/07 15:53:05     16s] <FF> RUNNING PLACEMENT ...
[08/07 15:53:05     16s] <FF> LOADING 'pre_place_tcl' PLUG-IN FILE(s) 
[08/07 15:53:05     16s] <FF> -> PLUG/INNOVUS/pre_place.tcl
[08/07 15:53:05     16s] **WARN: (IMPCK-8086):	The command setCTSMode is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
[08/07 15:53:05     16s] <CMD> place_opt_design -out_dir RPT -prefix place
[08/07 15:53:05     16s] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[08/07 15:53:05     16s] *** Starting GigaPlace ***
[08/07 15:53:05     16s] **INFO: user set placement options
[08/07 15:53:05     16s] setPlaceMode -place_global_place_io_pins false
[08/07 15:53:05     16s] **INFO: user set opt options
[08/07 15:53:05     16s] #optDebug: fT-E <X 2 3 1 0>
[08/07 15:53:05     16s] OPERPROF: Starting DPlace-Init at level 1, MEM:926.2M
[08/07 15:53:05     16s] z: 2, totalTracks: 1
[08/07 15:53:05     16s] #spOpts: N=250 
[08/07 15:53:05     16s] # Building riscv llgBox search-tree.
[08/07 15:53:05     16s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:926.2M
[08/07 15:53:05     16s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:926.2M
[08/07 15:53:05     16s] Core basic site is core
[08/07 15:53:05     16s] Use non-trimmed site array because memory saving is not enough.
[08/07 15:53:05     16s] SiteArray: non-trimmed site array dimensions = 197 x 2466
[08/07 15:53:05     16s] SiteArray: use 2,019,328 bytes
[08/07 15:53:05     16s] SiteArray: current memory after site array memory allocation 928.1M
[08/07 15:53:05     16s] SiteArray: FP blocked sites are writable
[08/07 15:53:05     16s] Estimated cell power/ground rail width = 2.343 um
[08/07 15:53:05     16s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[08/07 15:53:05     16s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:928.1M
[08/07 15:53:05     16s] Process 594 wires and vias for routing blockage and capacity analysis
[08/07 15:53:05     16s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.000, MEM:928.1M
[08/07 15:53:05     16s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.020, REAL:0.014, MEM:928.1M
[08/07 15:53:05     16s] OPERPROF:     Starting CMU at level 3, MEM:928.1M
[08/07 15:53:05     16s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.003, MEM:928.1M
[08/07 15:53:05     16s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.021, MEM:928.1M
[08/07 15:53:05     16s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=928.1MB).
[08/07 15:53:05     16s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.055, MEM:928.1M
[08/07 15:53:05     16s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:928.1M
[08/07 15:53:05     16s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:928.1M
[08/07 15:53:05     16s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:926.2M
[08/07 15:53:05     16s] All LLGs are deleted
[08/07 15:53:05     16s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:926.2M
[08/07 15:53:05     16s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:926.2M
[08/07 15:53:05     16s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.020, REAL:0.015, MEM:926.2M
[08/07 15:53:05     16s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[08/07 15:53:05     16s] -place_design_floorplan_mode false         # bool, default=false
[08/07 15:53:05     16s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 0, number of sequential = 1024, percentage of missing scan cell = 0.00% (0 / 1024)
[08/07 15:53:05     16s] no activity file in design. spp won't run.
[08/07 15:53:05     16s] 
[08/07 15:53:05     16s] pdi colorize_geometry "" ""
[08/07 15:53:05     16s] 
[08/07 15:53:05     16s] ### Time Record (colorize_geometry) is installed.
[08/07 15:53:05     16s] #Start colorize_geometry on Fri Aug  7 15:53:05 2020
[08/07 15:53:05     16s] #
[08/07 15:53:05     16s] ### Time Record (Pre Callback) is installed.
[08/07 15:53:05     16s] ### Time Record (Pre Callback) is uninstalled.
[08/07 15:53:05     16s] ### Time Record (DB Import) is installed.
[08/07 15:53:05     16s] ### Time Record (DB Import) is uninstalled.
[08/07 15:53:05     16s] ### Time Record (Post Callback) is installed.
[08/07 15:53:05     16s] ### Time Record (Post Callback) is uninstalled.
[08/07 15:53:05     16s] #Cpu time = 00:00:00
[08/07 15:53:05     16s] #Elapsed time = 00:00:00
[08/07 15:53:05     16s] #Increased memory = -0.30 (MB)
[08/07 15:53:05     16s] #Total memory = 751.68 (MB)
[08/07 15:53:05     16s] #Peak memory = 753.34 (MB)
[08/07 15:53:05     16s] #WARNING (NRIF-19) Failed to complete colorize_geometry on Fri Aug  7 15:53:05 2020
[08/07 15:53:05     16s] #
[08/07 15:53:05     16s] ### Time Record (colorize_geometry) is uninstalled.
[08/07 15:53:05     16s] ### 
[08/07 15:53:05     16s] ###   Scalability Statistics
[08/07 15:53:05     16s] ### 
[08/07 15:53:05     16s] ### ------------------------+----------------+----------------+----------------+
[08/07 15:53:05     16s] ###   colorize_geometry     |        cpu time|    elapsed time|     scalability|
[08/07 15:53:05     16s] ### ------------------------+----------------+----------------+----------------+
[08/07 15:53:05     16s] ###   Pre Callback          |        00:00:00|        00:00:00|             1.0|
[08/07 15:53:05     16s] ###   Post Callback         |        00:00:00|        00:00:00|             1.0|
[08/07 15:53:05     16s] ###   DB Import             |        00:00:00|        00:00:00|             1.0|
[08/07 15:53:05     16s] ###   Entire Command        |        00:00:00|        00:00:00|             1.0|
[08/07 15:53:05     16s] ### ------------------------+----------------+----------------+----------------+
[08/07 15:53:05     16s] ### 
[08/07 15:53:05     16s] ### Creating LA Mngr. totSessionCpu=0:00:16.7 mem=912.2M
[08/07 15:53:05     16s] ### Creating LA Mngr, finished. totSessionCpu=0:00:16.7 mem=912.2M
[08/07 15:53:05     16s] *** Start deleteBufferTree ***
[08/07 15:53:06     17s] Info: Detect buffers to remove automatically.
[08/07 15:53:06     17s] Analyzing netlist ...
[08/07 15:53:06     17s] Updating netlist
[08/07 15:53:06     17s] AAE DB initialization (MEM=959.613 CPU=0:00:00.2 REAL=0:00:00.0) 
[08/07 15:53:06     17s] Start AAE Lib Loading. (MEM=959.613)
[08/07 15:53:06     17s] End AAE Lib Loading. (MEM=978.691 CPU=0:00:00.0 Real=0:00:00.0)
[08/07 15:53:06     18s] 
[08/07 15:53:07     18s] *summary: 634 instances (buffers/inverters) removed
[08/07 15:53:07     18s] *** Finish deleteBufferTree (0:00:01.5) ***
[08/07 15:53:07     18s] Effort level <high> specified for tdgp_reg2reg_default path_group
[08/07 15:53:07     18s] *** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
[08/07 15:53:07     18s] ThreeLayerMode is on. Timing-driven placement option disabled.
[08/07 15:53:07     18s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:980.7M
[08/07 15:53:07     18s] Deleted 0 physical inst  (cell - / prefix -).
[08/07 15:53:07     18s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.001, MEM:980.7M
[08/07 15:53:07     18s] INFO: #ExclusiveGroups=0
[08/07 15:53:07     18s] INFO: There are no Exclusive Groups.
[08/07 15:53:07     18s] No user-set net weight.
[08/07 15:53:07     18s] Net fanout histogram:
[08/07 15:53:07     18s] 2		: 14812 (66.7%) nets
[08/07 15:53:07     18s] 3		: 2922 (13.2%) nets
[08/07 15:53:07     18s] 4     -	14	: 3930 (17.7%) nets
[08/07 15:53:07     18s] 15    -	39	: 502 (2.3%) nets
[08/07 15:53:07     18s] 40    -	79	: 21 (0.1%) nets
[08/07 15:53:07     18s] 80    -	159	: 2 (0.0%) nets
[08/07 15:53:07     18s] 160   -	319	: 1 (0.0%) nets
[08/07 15:53:07     18s] 320   -	639	: 0 (0.0%) nets
[08/07 15:53:07     18s] 640   -	1279	: 1 (0.0%) nets
[08/07 15:53:07     18s] 1280  -	2559	: 0 (0.0%) nets
[08/07 15:53:07     18s] 2560  -	5119	: 0 (0.0%) nets
[08/07 15:53:07     18s] 5120+		: 0 (0.0%) nets
[08/07 15:53:07     18s] no activity file in design. spp won't run.
[08/07 15:53:07     18s] Options: clkGateAware pinGuide congEffort=auto gpeffort=medium 
[08/07 15:53:07     18s] z: 2, totalTracks: 1
[08/07 15:53:07     18s] #spOpts: N=250 minPadR=1.1 
[08/07 15:53:07     18s] #std cell=21696 (0 fixed + 21696 movable) #buf cell=0 #inv cell=4131 #block=0 (0 floating + 0 preplaced)
[08/07 15:53:07     18s] #ioInst=0 #net=22191 #term=70149 #term/net=3.16, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=163
[08/07 15:53:07     18s] stdCell: 21696 single + 0 double + 0 multi
[08/07 15:53:07     18s] Total standard cell length = 224.0304 (mm), area = 6.7209 (mm^2)
[08/07 15:53:07     18s] OPERPROF: Starting spInitSiteArr at level 1, MEM:980.7M
[08/07 15:53:07     18s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:980.7M
[08/07 15:53:07     18s] Core basic site is core
[08/07 15:53:07     18s] SiteArray: non-trimmed site array dimensions = 197 x 2466
[08/07 15:53:07     18s] SiteArray: use 2,019,328 bytes
[08/07 15:53:07     18s] SiteArray: current memory after site array memory allocation 982.6M
[08/07 15:53:07     18s] SiteArray: FP blocked sites are writable
[08/07 15:53:07     18s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[08/07 15:53:07     18s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:982.6M
[08/07 15:53:07     18s] Process 594 wires and vias for routing blockage and capacity analysis
[08/07 15:53:07     18s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.000, MEM:982.6M
[08/07 15:53:07     18s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.013, MEM:982.6M
[08/07 15:53:07     18s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.070, REAL:0.076, MEM:982.6M
[08/07 15:53:07     18s] OPERPROF: Starting pre-place ADS at level 1, MEM:982.6M
[08/07 15:53:07     18s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:982.6M
[08/07 15:53:07     18s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:982.6M
[08/07 15:53:07     18s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:982.6M
[08/07 15:53:07     18s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:982.6M
[08/07 15:53:07     18s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:982.6M
[08/07 15:53:07     18s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.010, REAL:0.001, MEM:982.6M
[08/07 15:53:07     18s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:982.6M
[08/07 15:53:07     18s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.000, REAL:0.000, MEM:982.6M
[08/07 15:53:07     18s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.010, REAL:0.001, MEM:982.6M
[08/07 15:53:07     18s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.010, REAL:0.002, MEM:982.6M
[08/07 15:53:07     18s] ADSU 0.192 -> 0.192. GS 240.000
[08/07 15:53:07     18s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.060, REAL:0.058, MEM:982.6M
[08/07 15:53:07     18s] Average module density = 0.192.
[08/07 15:53:07     18s] Density for the design = 0.192.
[08/07 15:53:07     18s]        = stdcell_area 93346 sites (6720912 um^2) / alloc_area 485802 sites (34977744 um^2).
[08/07 15:53:07     18s] Pin Density = 0.1444.
[08/07 15:53:07     18s]             = total # of pins 70149 / total area 485802.
[08/07 15:53:07     18s] OPERPROF: Starting spMPad at level 1, MEM:982.6M
[08/07 15:53:07     18s] OPERPROF:   Starting spContextMPad at level 2, MEM:982.6M
[08/07 15:53:07     18s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.000, MEM:982.6M
[08/07 15:53:07     18s] OPERPROF: Finished spMPad at level 1, CPU:0.000, REAL:0.001, MEM:982.6M
[08/07 15:53:07     18s] Initial padding reaches pin density 0.411 for top
[08/07 15:53:07     18s] InitPadU 0.192 -> 0.456 for top
[08/07 15:53:07     18s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:982.6M
[08/07 15:53:07     18s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.010, REAL:0.007, MEM:982.6M
[08/07 15:53:07     18s] === lastAutoLevel = 9 
[08/07 15:53:07     18s] Init WL Bound For Global Placement... 
[08/07 15:53:07     18s] OPERPROF: Starting spInitNetWt at level 1, MEM:982.6M
[08/07 15:53:07     18s] 0 delay mode for cte enabled initNetWt.
[08/07 15:53:07     18s] no activity file in design. spp won't run.
[08/07 15:53:07     18s] [spp] 0
[08/07 15:53:07     18s] [adp] 0:1:1:3
[08/07 15:53:07     18s] 0 delay mode for cte disabled initNetWt.
[08/07 15:53:07     18s] OPERPROF: Finished spInitNetWt at level 1, CPU:0.070, REAL:0.078, MEM:982.6M
[08/07 15:53:07     18s] **WARN: (IMPSP-9531):	Turning off clkGateAware when timingDriven is off
[08/07 15:53:07     18s] OPERPROF: Starting npMain at level 1, MEM:982.6M
[08/07 15:53:08     18s] OPERPROF:   Starting npPlace at level 2, MEM:988.8M
[08/07 15:53:08     18s] Iteration  1: Total net bbox = 8.976e-08 (4.81e-08 4.16e-08)
[08/07 15:53:08     18s]               Est.  stn bbox = 9.472e-08 (5.07e-08 4.40e-08)
[08/07 15:53:08     18s]               cpu = 0:00:00.2 real = 0:00:00.0 mem = 1014.8M
[08/07 15:53:08     18s] Iteration  2: Total net bbox = 8.976e-08 (4.81e-08 4.16e-08)
[08/07 15:53:08     18s]               Est.  stn bbox = 9.472e-08 (5.07e-08 4.40e-08)
[08/07 15:53:08     18s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1014.8M
[08/07 15:53:08     19s] exp_mt_sequential is set from setPlaceMode option to 1
[08/07 15:53:08     19s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=1)
[08/07 15:53:08     19s] place_exp_mt_interval set to default 32
[08/07 15:53:08     19s] place_exp_mt_interval_bias (first half) set to default 0.750000
[08/07 15:53:09     19s] Iteration  3: Total net bbox = 2.563e+03 (1.07e+03 1.49e+03)
[08/07 15:53:09     19s]               Est.  stn bbox = 3.252e+03 (1.36e+03 1.90e+03)
[08/07 15:53:09     19s]               cpu = 0:00:00.9 real = 0:00:01.0 mem = 1050.3M
[08/07 15:53:14     24s] Iteration  4: Total net bbox = 1.823e+06 (7.07e+05 1.12e+06)
[08/07 15:53:14     24s]               Est.  stn bbox = 2.351e+06 (9.19e+05 1.43e+06)
[08/07 15:53:14     24s]               cpu = 0:00:04.3 real = 0:00:05.0 mem = 1051.3M
[08/07 15:53:18     28s] Iteration  5: Total net bbox = 2.852e+06 (1.34e+06 1.51e+06)
[08/07 15:53:18     28s]               Est.  stn bbox = 3.850e+06 (1.78e+06 2.07e+06)
[08/07 15:53:18     28s]               cpu = 0:00:04.3 real = 0:00:04.0 mem = 1051.3M
[08/07 15:53:18     28s] OPERPROF:   Finished npPlace at level 2, CPU:9.660, REAL:9.786, MEM:1051.3M
[08/07 15:53:18     28s] OPERPROF: Finished npMain at level 1, CPU:9.880, REAL:10.994, MEM:1051.3M
[08/07 15:53:18     28s] OPERPROF: Starting npMain at level 1, MEM:1051.3M
[08/07 15:53:18     28s] OPERPROF:   Starting npPlace at level 2, MEM:1051.3M
[08/07 15:53:24     34s] Iteration  6: Total net bbox = 3.145e+06 (1.56e+06 1.59e+06)
[08/07 15:53:24     34s]               Est.  stn bbox = 4.305e+06 (2.11e+06 2.20e+06)
[08/07 15:53:24     34s]               cpu = 0:00:05.6 real = 0:00:06.0 mem = 1057.1M
[08/07 15:53:24     34s] OPERPROF:   Finished npPlace at level 2, CPU:5.740, REAL:5.769, MEM:1057.1M
[08/07 15:53:24     34s] OPERPROF: Finished npMain at level 1, CPU:6.010, REAL:6.039, MEM:1057.1M
[08/07 15:53:24     34s] OPERPROF: Starting npCallHUMEst at level 1, MEM:1057.1M
[08/07 15:53:24     34s] Starting Early Global Route rough congestion estimation: mem = 1057.1M
[08/07 15:53:24     34s] (I)       Started Loading and Dumping File ( Curr Mem: 1057.08 MB )
[08/07 15:53:24     34s] (I)       Reading DB...
[08/07 15:53:24     34s] (I)       Read data from FE... (mem=1057.1M)
[08/07 15:53:24     34s] (I)       Read nodes and places... (mem=1057.1M)
[08/07 15:53:24     34s] (I)       Done Read nodes and places (cpu=0.020s, mem=1057.1M)
[08/07 15:53:24     34s] (I)       Read nets... (mem=1057.1M)
[08/07 15:53:24     34s] (I)       Done Read nets (cpu=0.040s, mem=1057.1M)
[08/07 15:53:24     34s] (I)       Done Read data from FE (cpu=0.060s, mem=1057.1M)
[08/07 15:53:24     34s] (I)       before initializing RouteDB syMemory usage = 1057.1 MB
[08/07 15:53:24     34s] (I)       Print mode             : 2
[08/07 15:53:24     34s] (I)       Stop if highly congested: false
[08/07 15:53:24     34s] (I)       Honor MSV route constraint: false
[08/07 15:53:24     34s] (I)       Maximum routing layer  : 3
[08/07 15:53:24     34s] (I)       Minimum routing layer  : 2
[08/07 15:53:24     34s] (I)       Supply scale factor H  : 1.00
[08/07 15:53:24     34s] (I)       Supply scale factor V  : 1.00
[08/07 15:53:24     34s] (I)       Tracks used by clock wire: 0
[08/07 15:53:24     34s] (I)       Reverse direction      : 
[08/07 15:53:24     34s] (I)       Honor partition pin guides: true
[08/07 15:53:24     34s] (I)       Route selected nets only: false
[08/07 15:53:24     34s] (I)       Route secondary PG pins: false
[08/07 15:53:24     34s] (I)       Second PG max fanout   : 2147483647
[08/07 15:53:24     34s] (I)       Assign partition pins  : false
[08/07 15:53:24     34s] (I)       Support large GCell    : true
[08/07 15:53:24     34s] (I)       Number of rows per GCell: 13
[08/07 15:53:24     34s] (I)       Max num rows per GCell : 32
[08/07 15:53:24     34s] (I)       Apply function for special wires: true
[08/07 15:53:24     34s] (I)       Layer by layer blockage reading: true
[08/07 15:53:24     34s] (I)       Offset calculation fix : true
[08/07 15:53:24     34s] (I)       Route stripe layer range: 
[08/07 15:53:24     34s] (I)       Honor partition fences : 
[08/07 15:53:24     34s] (I)       Honor partition pin    : 
[08/07 15:53:24     34s] (I)       Honor partition fences with feedthrough: 
[08/07 15:53:24     34s] (I)       Counted 1006 PG shapes. We will not process PG shapes layer by layer.
[08/07 15:53:24     34s] (I)       Use row-based GCell size
[08/07 15:53:24     34s] (I)       Use row-based GCell align
[08/07 15:53:24     34s] (I)       GCell unit size   : 30000
[08/07 15:53:24     34s] (I)       GCell multiplier  : 13
[08/07 15:53:24     34s] (I)       GCell row height  : 30000
[08/07 15:53:24     34s] (I)       Actual row height : 30000
[08/07 15:53:24     34s] (I)       GCell align ref   : 40800 42000
[08/07 15:53:24     34s] [NR-eGR] Track table information for default rule: 
[08/07 15:53:24     34s] [NR-eGR] metal1 has no routable track
[08/07 15:53:24     34s] [NR-eGR] metal2 has single uniform track structure
[08/07 15:53:24     34s] [NR-eGR] metal3 has single uniform track structure
[08/07 15:53:24     34s] (I)       ===========================================================================
[08/07 15:53:24     34s] (I)       == Report All Rule Vias ==
[08/07 15:53:24     34s] (I)       ===========================================================================
[08/07 15:53:24     34s] (I)        Via Rule : (Default)
[08/07 15:53:24     34s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[08/07 15:53:24     34s] (I)       ---------------------------------------------------------------------------
[08/07 15:53:24     34s] (I)        1    1 : M2_M1                       1 : M2_M1                    
[08/07 15:53:24     34s] (I)        2    2 : M3_M2                       2 : M3_M2                    
[08/07 15:53:24     34s] (I)        3    0 : ---                         0 : ---                      
[08/07 15:53:24     34s] (I)       ===========================================================================
[08/07 15:53:24     34s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1057.08 MB )
[08/07 15:53:24     34s] [NR-eGR] Read 408 PG shapes
[08/07 15:53:24     34s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1057.08 MB )
[08/07 15:53:24     34s] [NR-eGR] #Routing Blockages  : 0
[08/07 15:53:24     34s] [NR-eGR] #Instance Blockages : 3186
[08/07 15:53:24     34s] [NR-eGR] #PG Blockages       : 408
[08/07 15:53:24     34s] [NR-eGR] #Bump Blockages     : 0
[08/07 15:53:24     34s] [NR-eGR] #Boundary Blockages : 0
[08/07 15:53:24     34s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[08/07 15:53:24     34s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[08/07 15:53:24     34s] (I)       readDataFromPlaceDB
[08/07 15:53:24     34s] (I)       Read net information..
[08/07 15:53:24     34s] [NR-eGR] Read numTotalNets=22124  numIgnoredNets=0
[08/07 15:53:24     34s] (I)       Read testcase time = 0.000 seconds
[08/07 15:53:24     34s] 
[08/07 15:53:24     34s] (I)       early_global_route_priority property id does not exist.
[08/07 15:53:24     34s] (I)       Start initializing grid graph
[08/07 15:53:24     34s] (I)       End initializing grid graph
[08/07 15:53:24     34s] (I)       Model blockages into capacity
[08/07 15:53:24     34s] (I)       Read Num Blocks=27630  Num Prerouted Wires=0  Num CS=0
[08/07 15:53:24     34s] (I)       Started Modeling ( Curr Mem: 1057.08 MB )
[08/07 15:53:24     34s] (I)       Started Modeling Layer 1 ( Curr Mem: 1057.08 MB )
[08/07 15:53:24     34s] (I)       Started Modeling Layer 2 ( Curr Mem: 1057.08 MB )
[08/07 15:53:24     34s] (I)       Layer 1 (V) : #blockages 27630 : #preroutes 0
[08/07 15:53:24     34s] (I)       Finished Modeling Layer 2 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1057.08 MB )
[08/07 15:53:24     34s] (I)       Started Modeling Layer 3 ( Curr Mem: 1057.08 MB )
[08/07 15:53:24     34s] (I)       Layer 2 (H) : #blockages 0 : #preroutes 0
[08/07 15:53:24     34s] (I)       Finished Modeling Layer 3 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1057.08 MB )
[08/07 15:53:24     34s] (I)       Finished Modeling ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1057.08 MB )
[08/07 15:53:24     34s] (I)       -- layer congestion ratio --
[08/07 15:53:24     34s] (I)       Layer 1 : 0.100000
[08/07 15:53:24     34s] (I)       Layer 2 : 0.700000
[08/07 15:53:24     34s] (I)       Layer 3 : 0.700000
[08/07 15:53:24     34s] (I)       ----------------------------
[08/07 15:53:24     34s] (I)       Number of ignored nets = 0
[08/07 15:53:24     34s] (I)       Number of fixed nets = 0.  Ignored: Yes
[08/07 15:53:24     34s] (I)       Number of clock nets = 1.  Ignored: No
[08/07 15:53:24     34s] (I)       Number of analog nets = 0.  Ignored: Yes
[08/07 15:53:24     34s] (I)       Number of special nets = 0.  Ignored: Yes
[08/07 15:53:24     34s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[08/07 15:53:24     34s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[08/07 15:53:24     34s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[08/07 15:53:24     34s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[08/07 15:53:24     34s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[08/07 15:53:24     34s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[08/07 15:53:24     34s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1057.1 MB
[08/07 15:53:24     34s] (I)       Ndr track 0 does not exist
[08/07 15:53:24     34s] (I)       Layer1  viaCost=200.00
[08/07 15:53:24     34s] (I)       Layer2  viaCost=100.00
[08/07 15:53:24     34s] (I)       ---------------------Grid Graph Info--------------------
[08/07 15:53:24     34s] (I)       Routing area        : (0, 0) - (6000000, 6000000)
[08/07 15:53:24     34s] (I)       Core area           : (40800, 42000) - (5959200, 5958000)
[08/07 15:53:24     34s] (I)       Site width          :  2400  (dbu)
[08/07 15:53:24     34s] (I)       Row height          : 30000  (dbu)
[08/07 15:53:24     34s] (I)       GCell row height    : 30000  (dbu)
[08/07 15:53:24     34s] (I)       GCell width         : 390000  (dbu)
[08/07 15:53:24     34s] (I)       GCell height        : 390000  (dbu)
[08/07 15:53:24     34s] (I)       Grid                :    16    16     3
[08/07 15:53:24     34s] (I)       Layer numbers       :     1     2     3
[08/07 15:53:24     34s] (I)       Vertical capacity   :     0 390000     0
[08/07 15:53:24     34s] (I)       Horizontal capacity :     0     0 390000
[08/07 15:53:24     34s] (I)       Default wire width  :   900   900  1500
[08/07 15:53:24     34s] (I)       Default wire space  :   900   900   900
[08/07 15:53:24     34s] (I)       Default wire pitch  :  1800  1800  2400
[08/07 15:53:24     34s] (I)       Default pitch size  :  1800  2400  3000
[08/07 15:53:24     34s] (I)       First track coord   :     0  1200  1500
[08/07 15:53:24     34s] (I)       Num tracks per GCell: 216.67 162.50 130.00
[08/07 15:53:24     34s] (I)       Total num of tracks :     0  2500  2000
[08/07 15:53:24     34s] (I)       Num of masks        :     1     1     1
[08/07 15:53:24     34s] (I)       Num of trim masks   :     0     0     0
[08/07 15:53:24     34s] (I)       --------------------------------------------------------
[08/07 15:53:24     34s] 
[08/07 15:53:24     34s] [NR-eGR] ============ Routing rule table ============
[08/07 15:53:24     34s] [NR-eGR] Rule id: 0  Nets: 22124 
[08/07 15:53:24     34s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[08/07 15:53:24     34s] (I)       Pitch:  L1=1800  L2=2400  L3=3000
[08/07 15:53:24     34s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1
[08/07 15:53:24     34s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1
[08/07 15:53:24     34s] [NR-eGR] ========================================
[08/07 15:53:24     34s] [NR-eGR] 
[08/07 15:53:24     34s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[08/07 15:53:24     34s] (I)       blocked tracks on layer2 : = 7334 / 40000 (18.34%)
[08/07 15:53:24     34s] (I)       blocked tracks on layer3 : = 0 / 32000 (0.00%)
[08/07 15:53:24     34s] (I)       After initializing earlyGlobalRoute syMemory usage = 1057.1 MB
[08/07 15:53:24     34s] (I)       Finished Loading and Dumping File ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 1057.08 MB )
[08/07 15:53:24     34s] (I)       ============= Initialization =============
[08/07 15:53:24     34s] (I)       numLocalWires=79449  numGlobalNetBranches=13993  numLocalNetBranches=25893
[08/07 15:53:24     34s] (I)       totalPins=69919  totalGlobalPin=12348 (17.66%)
[08/07 15:53:24     34s] (I)       Started Build MST ( Curr Mem: 1057.08 MB )
[08/07 15:53:24     34s] (I)       Generate topology with single threads
[08/07 15:53:24     34s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1057.08 MB )
[08/07 15:53:24     34s] (I)       total 2D Cap : 70734 = (32000 H, 38734 V)
[08/07 15:53:24     34s] (I)       ============  Phase 1a Route ============
[08/07 15:53:24     34s] (I)       Started Phase 1a ( Curr Mem: 1057.08 MB )
[08/07 15:53:24     34s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1057.08 MB )
[08/07 15:53:24     34s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1057.08 MB )
[08/07 15:53:24     34s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[08/07 15:53:24     34s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1057.08 MB )
[08/07 15:53:24     34s] (I)       Usage: 9652 = (4773 H, 4879 V) = (14.92% H, 12.60% V) = (1.861e+06um H, 1.903e+06um V)
[08/07 15:53:24     34s] (I)       
[08/07 15:53:24     34s] (I)       ============  Phase 1b Route ============
[08/07 15:53:24     34s] (I)       Started Phase 1b ( Curr Mem: 1057.08 MB )
[08/07 15:53:24     34s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1057.08 MB )
[08/07 15:53:24     34s] (I)       Usage: 9652 = (4773 H, 4879 V) = (14.92% H, 12.60% V) = (1.861e+06um H, 1.903e+06um V)
[08/07 15:53:24     34s] (I)       
[08/07 15:53:24     34s] (I)       earlyGlobalRoute overflow: 2.72% H + 1.17% V
[08/07 15:53:24     34s] 
[08/07 15:53:24     34s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.39% H + 0.39% V
[08/07 15:53:24     34s] Finished Early Global Route rough congestion estimation: mem = 1057.1M
[08/07 15:53:24     34s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.110, REAL:0.107, MEM:1057.1M
[08/07 15:53:24     34s] earlyGlobalRoute rough estimation gcell size 13 row height
[08/07 15:53:24     34s] OPERPROF: Starting CDPad at level 1, MEM:1057.1M
[08/07 15:53:24     34s] CDPadU 0.456 -> 0.456. R=0.192, N=21696, GS=390.000
[08/07 15:53:24     34s] OPERPROF: Finished CDPad at level 1, CPU:0.090, REAL:0.087, MEM:1057.1M
[08/07 15:53:24     34s] OPERPROF: Starting npMain at level 1, MEM:1057.1M
[08/07 15:53:24     34s] OPERPROF:   Starting npPlace at level 2, MEM:1057.1M
[08/07 15:53:26     36s] OPERPROF:   Finished npPlace at level 2, CPU:1.630, REAL:1.645, MEM:1088.9M
[08/07 15:53:26     36s] OPERPROF: Finished npMain at level 1, CPU:1.880, REAL:1.892, MEM:1088.9M
[08/07 15:53:26     36s] Global placement CDP skipped at cutLevel 7.
[08/07 15:53:26     36s] Iteration  7: Total net bbox = 4.480e+06 (2.21e+06 2.27e+06)
[08/07 15:53:26     36s]               Est.  stn bbox = 5.707e+06 (2.80e+06 2.91e+06)
[08/07 15:53:26     36s]               cpu = 0:00:02.1 real = 0:00:02.0 mem = 1088.9M
[08/07 15:53:26     36s] Iteration  8: Total net bbox = 4.480e+06 (2.21e+06 2.27e+06)
[08/07 15:53:26     36s]               Est.  stn bbox = 5.707e+06 (2.80e+06 2.91e+06)
[08/07 15:53:26     36s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1088.9M
[08/07 15:53:26     36s] OPERPROF: Starting npMain at level 1, MEM:1088.9M
[08/07 15:53:26     36s] OPERPROF:   Starting npPlace at level 2, MEM:1088.9M
[08/07 15:53:33     43s] OPERPROF:   Finished npPlace at level 2, CPU:6.560, REAL:6.579, MEM:1088.9M
[08/07 15:53:33     43s] OPERPROF: Finished npMain at level 1, CPU:6.800, REAL:6.823, MEM:1088.9M
[08/07 15:53:33     43s] OPERPROF: Starting npCallHUMEst at level 1, MEM:1088.9M
[08/07 15:53:33     43s] Starting Early Global Route rough congestion estimation: mem = 1088.9M
[08/07 15:53:33     43s] (I)       Started Loading and Dumping File ( Curr Mem: 1088.87 MB )
[08/07 15:53:33     43s] (I)       Reading DB...
[08/07 15:53:33     43s] (I)       Read data from FE... (mem=1088.9M)
[08/07 15:53:33     43s] (I)       Read nodes and places... (mem=1088.9M)
[08/07 15:53:33     43s] (I)       Done Read nodes and places (cpu=0.010s, mem=1088.9M)
[08/07 15:53:33     43s] (I)       Read nets... (mem=1088.9M)
[08/07 15:53:33     43s] (I)       Done Read nets (cpu=0.050s, mem=1088.9M)
[08/07 15:53:33     43s] (I)       Done Read data from FE (cpu=0.060s, mem=1088.9M)
[08/07 15:53:33     43s] (I)       before initializing RouteDB syMemory usage = 1088.9 MB
[08/07 15:53:33     43s] (I)       Print mode             : 2
[08/07 15:53:33     43s] (I)       Stop if highly congested: false
[08/07 15:53:33     43s] (I)       Honor MSV route constraint: false
[08/07 15:53:33     43s] (I)       Maximum routing layer  : 3
[08/07 15:53:33     43s] (I)       Minimum routing layer  : 2
[08/07 15:53:33     43s] (I)       Supply scale factor H  : 1.00
[08/07 15:53:33     43s] (I)       Supply scale factor V  : 1.00
[08/07 15:53:33     43s] (I)       Tracks used by clock wire: 0
[08/07 15:53:33     43s] (I)       Reverse direction      : 
[08/07 15:53:33     43s] (I)       Honor partition pin guides: true
[08/07 15:53:33     43s] (I)       Route selected nets only: false
[08/07 15:53:33     43s] (I)       Route secondary PG pins: false
[08/07 15:53:33     43s] (I)       Second PG max fanout   : 2147483647
[08/07 15:53:33     43s] (I)       Assign partition pins  : false
[08/07 15:53:33     43s] (I)       Support large GCell    : true
[08/07 15:53:33     43s] (I)       Number of rows per GCell: 7
[08/07 15:53:33     43s] (I)       Max num rows per GCell : 32
[08/07 15:53:33     43s] (I)       Apply function for special wires: true
[08/07 15:53:33     43s] (I)       Layer by layer blockage reading: true
[08/07 15:53:33     43s] (I)       Offset calculation fix : true
[08/07 15:53:33     43s] (I)       Route stripe layer range: 
[08/07 15:53:33     43s] (I)       Honor partition fences : 
[08/07 15:53:33     43s] (I)       Honor partition pin    : 
[08/07 15:53:33     43s] (I)       Honor partition fences with feedthrough: 
[08/07 15:53:33     43s] (I)       Counted 1006 PG shapes. We will not process PG shapes layer by layer.
[08/07 15:53:33     43s] (I)       Use row-based GCell size
[08/07 15:53:33     43s] (I)       Use row-based GCell align
[08/07 15:53:33     43s] (I)       GCell unit size   : 30000
[08/07 15:53:33     43s] (I)       GCell multiplier  : 7
[08/07 15:53:33     43s] (I)       GCell row height  : 30000
[08/07 15:53:33     43s] (I)       Actual row height : 30000
[08/07 15:53:33     43s] (I)       GCell align ref   : 40800 42000
[08/07 15:53:33     43s] [NR-eGR] Track table information for default rule: 
[08/07 15:53:33     43s] [NR-eGR] metal1 has no routable track
[08/07 15:53:33     43s] [NR-eGR] metal2 has single uniform track structure
[08/07 15:53:33     43s] [NR-eGR] metal3 has single uniform track structure
[08/07 15:53:33     43s] (I)       ===========================================================================
[08/07 15:53:33     43s] (I)       == Report All Rule Vias ==
[08/07 15:53:33     43s] (I)       ===========================================================================
[08/07 15:53:33     43s] (I)        Via Rule : (Default)
[08/07 15:53:33     43s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[08/07 15:53:33     43s] (I)       ---------------------------------------------------------------------------
[08/07 15:53:33     43s] (I)        1    1 : M2_M1                       1 : M2_M1                    
[08/07 15:53:33     43s] (I)        2    2 : M3_M2                       2 : M3_M2                    
[08/07 15:53:33     43s] (I)        3    0 : ---                         0 : ---                      
[08/07 15:53:33     43s] (I)       ===========================================================================
[08/07 15:53:33     43s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1088.87 MB )
[08/07 15:53:33     43s] [NR-eGR] Read 408 PG shapes
[08/07 15:53:33     43s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1088.87 MB )
[08/07 15:53:33     43s] [NR-eGR] #Routing Blockages  : 0
[08/07 15:53:33     43s] [NR-eGR] #Instance Blockages : 3186
[08/07 15:53:33     43s] [NR-eGR] #PG Blockages       : 408
[08/07 15:53:33     43s] [NR-eGR] #Bump Blockages     : 0
[08/07 15:53:33     43s] [NR-eGR] #Boundary Blockages : 0
[08/07 15:53:33     43s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[08/07 15:53:33     43s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[08/07 15:53:33     43s] (I)       readDataFromPlaceDB
[08/07 15:53:33     43s] (I)       Read net information..
[08/07 15:53:33     43s] [NR-eGR] Read numTotalNets=22124  numIgnoredNets=0
[08/07 15:53:33     43s] (I)       Read testcase time = 0.000 seconds
[08/07 15:53:33     43s] 
[08/07 15:53:33     43s] (I)       early_global_route_priority property id does not exist.
[08/07 15:53:33     43s] (I)       Start initializing grid graph
[08/07 15:53:33     43s] (I)       End initializing grid graph
[08/07 15:53:33     43s] (I)       Model blockages into capacity
[08/07 15:53:33     43s] (I)       Read Num Blocks=27630  Num Prerouted Wires=0  Num CS=0
[08/07 15:53:33     43s] (I)       Started Modeling ( Curr Mem: 1088.87 MB )
[08/07 15:53:33     43s] (I)       Started Modeling Layer 1 ( Curr Mem: 1088.87 MB )
[08/07 15:53:33     43s] (I)       Started Modeling Layer 2 ( Curr Mem: 1088.87 MB )
[08/07 15:53:33     43s] (I)       Layer 1 (V) : #blockages 27630 : #preroutes 0
[08/07 15:53:33     43s] (I)       Finished Modeling Layer 2 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1088.87 MB )
[08/07 15:53:33     43s] (I)       Started Modeling Layer 3 ( Curr Mem: 1088.87 MB )
[08/07 15:53:33     43s] (I)       Layer 2 (H) : #blockages 0 : #preroutes 0
[08/07 15:53:33     43s] (I)       Finished Modeling Layer 3 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1088.87 MB )
[08/07 15:53:33     43s] (I)       Finished Modeling ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1088.87 MB )
[08/07 15:53:33     43s] (I)       -- layer congestion ratio --
[08/07 15:53:33     43s] (I)       Layer 1 : 0.100000
[08/07 15:53:33     43s] (I)       Layer 2 : 0.700000
[08/07 15:53:33     43s] (I)       Layer 3 : 0.700000
[08/07 15:53:33     43s] (I)       ----------------------------
[08/07 15:53:33     43s] (I)       Number of ignored nets = 0
[08/07 15:53:33     43s] (I)       Number of fixed nets = 0.  Ignored: Yes
[08/07 15:53:33     43s] (I)       Number of clock nets = 1.  Ignored: No
[08/07 15:53:33     43s] (I)       Number of analog nets = 0.  Ignored: Yes
[08/07 15:53:33     43s] (I)       Number of special nets = 0.  Ignored: Yes
[08/07 15:53:33     43s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[08/07 15:53:33     43s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[08/07 15:53:33     43s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[08/07 15:53:33     43s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[08/07 15:53:33     43s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[08/07 15:53:33     43s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[08/07 15:53:33     43s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1088.9 MB
[08/07 15:53:33     43s] (I)       Ndr track 0 does not exist
[08/07 15:53:33     43s] (I)       Layer1  viaCost=200.00
[08/07 15:53:33     43s] (I)       Layer2  viaCost=100.00
[08/07 15:53:33     43s] (I)       ---------------------Grid Graph Info--------------------
[08/07 15:53:33     43s] (I)       Routing area        : (0, 0) - (6000000, 6000000)
[08/07 15:53:33     43s] (I)       Core area           : (40800, 42000) - (5959200, 5958000)
[08/07 15:53:33     43s] (I)       Site width          :  2400  (dbu)
[08/07 15:53:33     43s] (I)       Row height          : 30000  (dbu)
[08/07 15:53:33     43s] (I)       GCell row height    : 30000  (dbu)
[08/07 15:53:33     43s] (I)       GCell width         : 210000  (dbu)
[08/07 15:53:33     43s] (I)       GCell height        : 210000  (dbu)
[08/07 15:53:33     43s] (I)       Grid                :    29    29     3
[08/07 15:53:33     43s] (I)       Layer numbers       :     1     2     3
[08/07 15:53:33     43s] (I)       Vertical capacity   :     0 210000     0
[08/07 15:53:33     43s] (I)       Horizontal capacity :     0     0 210000
[08/07 15:53:33     43s] (I)       Default wire width  :   900   900  1500
[08/07 15:53:33     43s] (I)       Default wire space  :   900   900   900
[08/07 15:53:33     43s] (I)       Default wire pitch  :  1800  1800  2400
[08/07 15:53:33     43s] (I)       Default pitch size  :  1800  2400  3000
[08/07 15:53:33     43s] (I)       First track coord   :     0  1200  1500
[08/07 15:53:33     43s] (I)       Num tracks per GCell: 116.67 87.50 70.00
[08/07 15:53:33     43s] (I)       Total num of tracks :     0  2500  2000
[08/07 15:53:33     43s] (I)       Num of masks        :     1     1     1
[08/07 15:53:33     43s] (I)       Num of trim masks   :     0     0     0
[08/07 15:53:33     43s] (I)       --------------------------------------------------------
[08/07 15:53:33     43s] 
[08/07 15:53:33     43s] [NR-eGR] ============ Routing rule table ============
[08/07 15:53:33     43s] [NR-eGR] Rule id: 0  Nets: 22124 
[08/07 15:53:33     43s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[08/07 15:53:33     43s] (I)       Pitch:  L1=1800  L2=2400  L3=3000
[08/07 15:53:33     43s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1
[08/07 15:53:33     43s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1
[08/07 15:53:33     43s] [NR-eGR] ========================================
[08/07 15:53:33     43s] [NR-eGR] 
[08/07 15:53:33     43s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[08/07 15:53:33     43s] (I)       blocked tracks on layer2 : = 12252 / 72500 (16.90%)
[08/07 15:53:33     43s] (I)       blocked tracks on layer3 : = 0 / 58000 (0.00%)
[08/07 15:53:33     43s] (I)       After initializing earlyGlobalRoute syMemory usage = 1088.9 MB
[08/07 15:53:33     43s] (I)       Finished Loading and Dumping File ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 1088.87 MB )
[08/07 15:53:33     43s] (I)       ============= Initialization =============
[08/07 15:53:33     43s] (I)       numLocalWires=68527  numGlobalNetBranches=12965  numLocalNetBranches=21419
[08/07 15:53:33     43s] (I)       totalPins=69919  totalGlobalPin=20220 (28.92%)
[08/07 15:53:33     43s] (I)       Started Build MST ( Curr Mem: 1088.87 MB )
[08/07 15:53:33     43s] (I)       Generate topology with single threads
[08/07 15:53:33     43s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1088.87 MB )
[08/07 15:53:33     43s] (I)       total 2D Cap : 128055 = (58000 H, 70055 V)
[08/07 15:53:33     43s] (I)       ============  Phase 1a Route ============
[08/07 15:53:33     43s] (I)       Started Phase 1a ( Curr Mem: 1088.87 MB )
[08/07 15:53:33     43s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1088.87 MB )
[08/07 15:53:33     43s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1088.87 MB )
[08/07 15:53:33     43s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[08/07 15:53:33     43s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1088.87 MB )
[08/07 15:53:33     43s] (I)       Usage: 19478 = (9956 H, 9522 V) = (17.17% H, 13.59% V) = (2.091e+06um H, 2.000e+06um V)
[08/07 15:53:33     43s] (I)       
[08/07 15:53:33     43s] (I)       ============  Phase 1b Route ============
[08/07 15:53:33     43s] (I)       Usage: 19478 = (9956 H, 9522 V) = (17.17% H, 13.59% V) = (2.091e+06um H, 2.000e+06um V)
[08/07 15:53:33     43s] (I)       
[08/07 15:53:33     43s] (I)       earlyGlobalRoute overflow: 0.00% H + 0.00% V
[08/07 15:53:33     43s] 
[08/07 15:53:33     43s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[08/07 15:53:33     43s] Finished Early Global Route rough congestion estimation: mem = 1088.9M
[08/07 15:53:33     43s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.110, REAL:0.108, MEM:1088.9M
[08/07 15:53:33     43s] earlyGlobalRoute rough estimation gcell size 7 row height
[08/07 15:53:33     43s] OPERPROF: Starting CDPad at level 1, MEM:1088.9M
[08/07 15:53:33     43s] CDPadU 0.456 -> 0.456. R=0.192, N=21696, GS=210.000
[08/07 15:53:33     43s] OPERPROF: Finished CDPad at level 1, CPU:0.090, REAL:0.089, MEM:1088.9M
[08/07 15:53:33     43s] OPERPROF: Starting npMain at level 1, MEM:1088.9M
[08/07 15:53:33     43s] OPERPROF:   Starting npPlace at level 2, MEM:1088.9M
[08/07 15:53:34     44s] OPERPROF:   Finished npPlace at level 2, CPU:0.190, REAL:0.191, MEM:1088.9M
[08/07 15:53:34     44s] OPERPROF: Finished npMain at level 1, CPU:0.460, REAL:0.463, MEM:1088.9M
[08/07 15:53:34     44s] Global placement CDP skipped at cutLevel 9.
[08/07 15:53:34     44s] Iteration  9: Total net bbox = 4.634e+06 (2.33e+06 2.31e+06)
[08/07 15:53:34     44s]               Est.  stn bbox = 5.922e+06 (2.95e+06 2.98e+06)
[08/07 15:53:34     44s]               cpu = 0:00:07.5 real = 0:00:08.0 mem = 1088.9M
[08/07 15:53:34     44s] Iteration 10: Total net bbox = 4.634e+06 (2.33e+06 2.31e+06)
[08/07 15:53:34     44s]               Est.  stn bbox = 5.922e+06 (2.95e+06 2.98e+06)
[08/07 15:53:34     44s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1088.9M
[08/07 15:53:34     44s] OPERPROF: Starting npMain at level 1, MEM:1088.9M
[08/07 15:53:34     44s] OPERPROF:   Starting npPlace at level 2, MEM:1088.9M
[08/07 15:53:41     51s] OPERPROF:   Finished npPlace at level 2, CPU:6.950, REAL:6.996, MEM:1088.9M
[08/07 15:53:41     51s] OPERPROF: Finished npMain at level 1, CPU:7.200, REAL:7.243, MEM:1088.9M
[08/07 15:53:41     51s] OPERPROF: Starting npCallHUMEst at level 1, MEM:1088.9M
[08/07 15:53:41     51s] Starting Early Global Route rough congestion estimation: mem = 1088.9M
[08/07 15:53:41     51s] (I)       Started Loading and Dumping File ( Curr Mem: 1088.87 MB )
[08/07 15:53:41     51s] (I)       Reading DB...
[08/07 15:53:41     51s] (I)       Read data from FE... (mem=1088.9M)
[08/07 15:53:41     51s] (I)       Read nodes and places... (mem=1088.9M)
[08/07 15:53:41     51s] (I)       Done Read nodes and places (cpu=0.010s, mem=1088.9M)
[08/07 15:53:41     51s] (I)       Read nets... (mem=1088.9M)
[08/07 15:53:41     51s] (I)       Done Read nets (cpu=0.050s, mem=1088.9M)
[08/07 15:53:41     51s] (I)       Done Read data from FE (cpu=0.060s, mem=1088.9M)
[08/07 15:53:41     51s] (I)       before initializing RouteDB syMemory usage = 1088.9 MB
[08/07 15:53:41     51s] (I)       Print mode             : 2
[08/07 15:53:41     51s] (I)       Stop if highly congested: false
[08/07 15:53:41     51s] (I)       Honor MSV route constraint: false
[08/07 15:53:41     51s] (I)       Maximum routing layer  : 3
[08/07 15:53:41     51s] (I)       Minimum routing layer  : 2
[08/07 15:53:41     51s] (I)       Supply scale factor H  : 1.00
[08/07 15:53:41     51s] (I)       Supply scale factor V  : 1.00
[08/07 15:53:41     51s] (I)       Tracks used by clock wire: 0
[08/07 15:53:41     51s] (I)       Reverse direction      : 
[08/07 15:53:41     51s] (I)       Honor partition pin guides: true
[08/07 15:53:41     51s] (I)       Route selected nets only: false
[08/07 15:53:41     51s] (I)       Route secondary PG pins: false
[08/07 15:53:41     51s] (I)       Second PG max fanout   : 2147483647
[08/07 15:53:41     51s] (I)       Assign partition pins  : false
[08/07 15:53:41     51s] (I)       Support large GCell    : true
[08/07 15:53:41     51s] (I)       Number of rows per GCell: 4
[08/07 15:53:41     51s] (I)       Max num rows per GCell : 32
[08/07 15:53:41     51s] (I)       Apply function for special wires: true
[08/07 15:53:41     51s] (I)       Layer by layer blockage reading: true
[08/07 15:53:41     51s] (I)       Offset calculation fix : true
[08/07 15:53:41     51s] (I)       Route stripe layer range: 
[08/07 15:53:41     51s] (I)       Honor partition fences : 
[08/07 15:53:41     51s] (I)       Honor partition pin    : 
[08/07 15:53:41     51s] (I)       Honor partition fences with feedthrough: 
[08/07 15:53:41     51s] (I)       Counted 1006 PG shapes. We will not process PG shapes layer by layer.
[08/07 15:53:41     51s] (I)       Use row-based GCell size
[08/07 15:53:41     51s] (I)       Use row-based GCell align
[08/07 15:53:41     51s] (I)       GCell unit size   : 30000
[08/07 15:53:41     51s] (I)       GCell multiplier  : 4
[08/07 15:53:41     51s] (I)       GCell row height  : 30000
[08/07 15:53:41     51s] (I)       Actual row height : 30000
[08/07 15:53:41     51s] (I)       GCell align ref   : 40800 42000
[08/07 15:53:41     51s] [NR-eGR] Track table information for default rule: 
[08/07 15:53:41     51s] [NR-eGR] metal1 has no routable track
[08/07 15:53:41     51s] [NR-eGR] metal2 has single uniform track structure
[08/07 15:53:41     51s] [NR-eGR] metal3 has single uniform track structure
[08/07 15:53:41     51s] (I)       ===========================================================================
[08/07 15:53:41     51s] (I)       == Report All Rule Vias ==
[08/07 15:53:41     51s] (I)       ===========================================================================
[08/07 15:53:41     51s] (I)        Via Rule : (Default)
[08/07 15:53:41     51s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[08/07 15:53:41     51s] (I)       ---------------------------------------------------------------------------
[08/07 15:53:41     51s] (I)        1    1 : M2_M1                       1 : M2_M1                    
[08/07 15:53:41     51s] (I)        2    2 : M3_M2                       2 : M3_M2                    
[08/07 15:53:41     51s] (I)        3    0 : ---                         0 : ---                      
[08/07 15:53:41     51s] (I)       ===========================================================================
[08/07 15:53:41     51s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1088.87 MB )
[08/07 15:53:41     51s] [NR-eGR] Read 408 PG shapes
[08/07 15:53:41     51s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1088.87 MB )
[08/07 15:53:41     51s] [NR-eGR] #Routing Blockages  : 0
[08/07 15:53:41     51s] [NR-eGR] #Instance Blockages : 3186
[08/07 15:53:41     51s] [NR-eGR] #PG Blockages       : 408
[08/07 15:53:41     51s] [NR-eGR] #Bump Blockages     : 0
[08/07 15:53:41     51s] [NR-eGR] #Boundary Blockages : 0
[08/07 15:53:41     51s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[08/07 15:53:41     51s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[08/07 15:53:41     51s] (I)       readDataFromPlaceDB
[08/07 15:53:41     51s] (I)       Read net information..
[08/07 15:53:41     51s] [NR-eGR] Read numTotalNets=22124  numIgnoredNets=0
[08/07 15:53:41     51s] (I)       Read testcase time = 0.000 seconds
[08/07 15:53:41     51s] 
[08/07 15:53:41     51s] (I)       early_global_route_priority property id does not exist.
[08/07 15:53:41     51s] (I)       Start initializing grid graph
[08/07 15:53:41     51s] (I)       End initializing grid graph
[08/07 15:53:41     51s] (I)       Model blockages into capacity
[08/07 15:53:41     51s] (I)       Read Num Blocks=27630  Num Prerouted Wires=0  Num CS=0
[08/07 15:53:41     51s] (I)       Started Modeling ( Curr Mem: 1088.87 MB )
[08/07 15:53:41     51s] (I)       Started Modeling Layer 1 ( Curr Mem: 1088.87 MB )
[08/07 15:53:41     51s] (I)       Started Modeling Layer 2 ( Curr Mem: 1088.87 MB )
[08/07 15:53:41     51s] (I)       Layer 1 (V) : #blockages 27630 : #preroutes 0
[08/07 15:53:41     51s] (I)       Finished Modeling Layer 2 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1088.87 MB )
[08/07 15:53:41     51s] (I)       Started Modeling Layer 3 ( Curr Mem: 1088.87 MB )
[08/07 15:53:41     51s] (I)       Layer 2 (H) : #blockages 0 : #preroutes 0
[08/07 15:53:41     51s] (I)       Finished Modeling Layer 3 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1088.87 MB )
[08/07 15:53:41     51s] (I)       Finished Modeling ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1088.87 MB )
[08/07 15:53:41     51s] (I)       -- layer congestion ratio --
[08/07 15:53:41     51s] (I)       Layer 1 : 0.100000
[08/07 15:53:41     51s] (I)       Layer 2 : 0.700000
[08/07 15:53:41     51s] (I)       Layer 3 : 0.700000
[08/07 15:53:41     51s] (I)       ----------------------------
[08/07 15:53:41     51s] (I)       Number of ignored nets = 0
[08/07 15:53:41     51s] (I)       Number of fixed nets = 0.  Ignored: Yes
[08/07 15:53:41     51s] (I)       Number of clock nets = 1.  Ignored: No
[08/07 15:53:41     51s] (I)       Number of analog nets = 0.  Ignored: Yes
[08/07 15:53:41     51s] (I)       Number of special nets = 0.  Ignored: Yes
[08/07 15:53:41     51s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[08/07 15:53:41     51s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[08/07 15:53:41     51s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[08/07 15:53:41     51s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[08/07 15:53:41     51s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[08/07 15:53:41     51s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[08/07 15:53:41     51s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1088.9 MB
[08/07 15:53:41     51s] (I)       Ndr track 0 does not exist
[08/07 15:53:41     51s] (I)       Layer1  viaCost=200.00
[08/07 15:53:41     51s] (I)       Layer2  viaCost=100.00
[08/07 15:53:41     51s] (I)       ---------------------Grid Graph Info--------------------
[08/07 15:53:41     51s] (I)       Routing area        : (0, 0) - (6000000, 6000000)
[08/07 15:53:41     51s] (I)       Core area           : (40800, 42000) - (5959200, 5958000)
[08/07 15:53:41     51s] (I)       Site width          :  2400  (dbu)
[08/07 15:53:41     51s] (I)       Row height          : 30000  (dbu)
[08/07 15:53:41     51s] (I)       GCell row height    : 30000  (dbu)
[08/07 15:53:41     51s] (I)       GCell width         : 120000  (dbu)
[08/07 15:53:41     51s] (I)       GCell height        : 120000  (dbu)
[08/07 15:53:41     51s] (I)       Grid                :    50    50     3
[08/07 15:53:41     51s] (I)       Layer numbers       :     1     2     3
[08/07 15:53:41     51s] (I)       Vertical capacity   :     0 120000     0
[08/07 15:53:41     51s] (I)       Horizontal capacity :     0     0 120000
[08/07 15:53:41     51s] (I)       Default wire width  :   900   900  1500
[08/07 15:53:41     51s] (I)       Default wire space  :   900   900   900
[08/07 15:53:41     51s] (I)       Default wire pitch  :  1800  1800  2400
[08/07 15:53:41     51s] (I)       Default pitch size  :  1800  2400  3000
[08/07 15:53:41     51s] (I)       First track coord   :     0  1200  1500
[08/07 15:53:41     51s] (I)       Num tracks per GCell: 66.67 50.00 40.00
[08/07 15:53:41     51s] (I)       Total num of tracks :     0  2500  2000
[08/07 15:53:41     51s] (I)       Num of masks        :     1     1     1
[08/07 15:53:41     51s] (I)       Num of trim masks   :     0     0     0
[08/07 15:53:41     51s] (I)       --------------------------------------------------------
[08/07 15:53:41     51s] 
[08/07 15:53:41     51s] [NR-eGR] ============ Routing rule table ============
[08/07 15:53:41     51s] [NR-eGR] Rule id: 0  Nets: 22124 
[08/07 15:53:41     51s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[08/07 15:53:41     51s] (I)       Pitch:  L1=1800  L2=2400  L3=3000
[08/07 15:53:41     51s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1
[08/07 15:53:41     51s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1
[08/07 15:53:41     51s] [NR-eGR] ========================================
[08/07 15:53:41     51s] [NR-eGR] 
[08/07 15:53:41     51s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[08/07 15:53:41     51s] (I)       blocked tracks on layer2 : = 16929 / 125000 (13.54%)
[08/07 15:53:41     51s] (I)       blocked tracks on layer3 : = 0 / 100000 (0.00%)
[08/07 15:53:41     51s] (I)       After initializing earlyGlobalRoute syMemory usage = 1088.9 MB
[08/07 15:53:41     51s] (I)       Finished Loading and Dumping File ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 1088.87 MB )
[08/07 15:53:41     51s] (I)       ============= Initialization =============
[08/07 15:53:41     51s] (I)       numLocalWires=56051  numGlobalNetBranches=11551  numLocalNetBranches=16614
[08/07 15:53:41     51s] (I)       totalPins=69919  totalGlobalPin=29309 (41.92%)
[08/07 15:53:41     51s] (I)       Started Build MST ( Curr Mem: 1088.87 MB )
[08/07 15:53:41     51s] (I)       Generate topology with single threads
[08/07 15:53:41     51s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1088.87 MB )
[08/07 15:53:41     51s] (I)       total 2D Cap : 220526 = (100000 H, 120526 V)
[08/07 15:53:41     51s] (I)       ============  Phase 1a Route ============
[08/07 15:53:41     51s] (I)       Started Phase 1a ( Curr Mem: 1088.87 MB )
[08/07 15:53:41     51s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1088.87 MB )
[08/07 15:53:41     51s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1088.87 MB )
[08/07 15:53:41     51s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[08/07 15:53:41     51s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1088.87 MB )
[08/07 15:53:41     51s] (I)       Usage: 35305 = (18022 H, 17283 V) = (18.02% H, 14.34% V) = (2.163e+06um H, 2.074e+06um V)
[08/07 15:53:41     51s] (I)       
[08/07 15:53:41     51s] (I)       ============  Phase 1b Route ============
[08/07 15:53:41     51s] (I)       Usage: 35305 = (18022 H, 17283 V) = (18.02% H, 14.34% V) = (2.163e+06um H, 2.074e+06um V)
[08/07 15:53:41     51s] (I)       
[08/07 15:53:41     51s] (I)       earlyGlobalRoute overflow: 0.00% H + 0.00% V
[08/07 15:53:41     51s] 
[08/07 15:53:41     51s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[08/07 15:53:41     51s] Finished Early Global Route rough congestion estimation: mem = 1088.9M
[08/07 15:53:41     51s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.110, REAL:0.114, MEM:1088.9M
[08/07 15:53:41     51s] earlyGlobalRoute rough estimation gcell size 4 row height
[08/07 15:53:41     51s] OPERPROF: Starting CDPad at level 1, MEM:1088.9M
[08/07 15:53:41     51s] CDPadU 0.456 -> 0.456. R=0.192, N=21696, GS=120.000
[08/07 15:53:41     51s] OPERPROF: Finished CDPad at level 1, CPU:0.110, REAL:0.103, MEM:1088.9M
[08/07 15:53:41     51s] OPERPROF: Starting npMain at level 1, MEM:1088.9M
[08/07 15:53:41     51s] OPERPROF:   Starting npPlace at level 2, MEM:1088.9M
[08/07 15:53:42     51s] OPERPROF:   Finished npPlace at level 2, CPU:0.190, REAL:0.191, MEM:1088.9M
[08/07 15:53:42     51s] OPERPROF: Finished npMain at level 1, CPU:0.440, REAL:0.438, MEM:1088.9M
[08/07 15:53:42     51s] Global placement CDP skipped at cutLevel 11.
[08/07 15:53:42     52s] Iteration 11: Total net bbox = 4.684e+06 (2.35e+06 2.34e+06)
[08/07 15:53:42     52s]               Est.  stn bbox = 5.987e+06 (2.97e+06 3.01e+06)
[08/07 15:53:42     52s]               cpu = 0:00:07.9 real = 0:00:08.0 mem = 1088.9M
[08/07 15:53:42     52s] Iteration 12: Total net bbox = 4.684e+06 (2.35e+06 2.34e+06)
[08/07 15:53:42     52s]               Est.  stn bbox = 5.987e+06 (2.97e+06 3.01e+06)
[08/07 15:53:42     52s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1088.9M
[08/07 15:53:42     52s] OPERPROF: Starting npMain at level 1, MEM:1088.9M
[08/07 15:53:42     52s] OPERPROF:   Starting npPlace at level 2, MEM:1088.9M
[08/07 15:54:11     81s] OPERPROF:   Finished npPlace at level 2, CPU:28.790, REAL:29.338, MEM:1088.9M
[08/07 15:54:11     81s] OPERPROF: Finished npMain at level 1, CPU:29.030, REAL:29.585, MEM:1088.9M
[08/07 15:54:11     81s] Iteration 13: Total net bbox = 5.204e+06 (2.60e+06 2.60e+06)
[08/07 15:54:11     81s]               Est.  stn bbox = 6.514e+06 (3.23e+06 3.28e+06)
[08/07 15:54:11     81s]               cpu = 0:00:29.1 real = 0:00:29.0 mem = 1088.9M
[08/07 15:54:11     81s] Iteration 14: Total net bbox = 5.204e+06 (2.60e+06 2.60e+06)
[08/07 15:54:11     81s]               Est.  stn bbox = 6.514e+06 (3.23e+06 3.28e+06)
[08/07 15:54:11     81s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1088.9M
[08/07 15:54:11     81s] [adp] clock
[08/07 15:54:11     81s] [adp] weight, nr nets, wire length
[08/07 15:54:11     81s] [adp]      0        1  11641.339000
[08/07 15:54:11     81s] [adp] data
[08/07 15:54:11     81s] [adp] weight, nr nets, wire length
[08/07 15:54:11     81s] [adp]      0    22190  5191923.863000
[08/07 15:54:11     81s] [adp] 0.000000|0.000000|0.000000
[08/07 15:54:11     81s] Iteration 15: Total net bbox = 5.204e+06 (2.60e+06 2.60e+06)
[08/07 15:54:11     81s]               Est.  stn bbox = 6.514e+06 (3.23e+06 3.28e+06)
[08/07 15:54:11     81s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1088.9M
[08/07 15:54:11     81s] Clear WL Bound Manager after Global Placement... 
[08/07 15:54:11     81s] Finished Global Placement (cpu=0:01:03, real=0:01:04, mem=1088.9M)
[08/07 15:54:11     81s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1088.9M
[08/07 15:54:11     81s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1086.9M
[08/07 15:54:11     81s] Solver runtime cpu: 0:00:55.9 real: 0:00:56.6
[08/07 15:54:11     81s] Core Placement runtime cpu: 0:01:02 real: 0:01:04
[08/07 15:54:11     81s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[08/07 15:54:11     81s] Type 'man IMPSP-9025' for more detail.
[08/07 15:54:11     81s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1086.9M
[08/07 15:54:11     81s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1086.9M
[08/07 15:54:11     81s] z: 2, totalTracks: 1
[08/07 15:54:11     81s] #spOpts: N=250 minPadR=1.1 mergeVia=F 
[08/07 15:54:11     81s] All LLGs are deleted
[08/07 15:54:11     81s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:1086.9M
[08/07 15:54:11     81s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:1086.9M
[08/07 15:54:11     81s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1086.9M
[08/07 15:54:11     81s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:1086.9M
[08/07 15:54:11     81s] Core basic site is core
[08/07 15:54:11     81s] SiteArray: non-trimmed site array dimensions = 197 x 2466
[08/07 15:54:11     81s] SiteArray: use 2,019,328 bytes
[08/07 15:54:11     81s] SiteArray: current memory after site array memory allocation 1088.9M
[08/07 15:54:11     81s] SiteArray: FP blocked sites are writable
[08/07 15:54:11     81s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[08/07 15:54:11     81s] OPERPROF:         Starting RoutingBlockageFromWireViaStBox at level 5, MEM:1088.9M
[08/07 15:54:11     81s] Process 594 wires and vias for routing blockage and capacity analysis
[08/07 15:54:11     81s] OPERPROF:         Finished RoutingBlockageFromWireViaStBox at level 5, CPU:0.010, REAL:0.000, MEM:1088.9M
[08/07 15:54:11     81s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.020, REAL:0.014, MEM:1088.9M
[08/07 15:54:11     81s] OPERPROF:       Starting CMU at level 4, MEM:1088.9M
[08/07 15:54:11     81s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.002, MEM:1088.9M
[08/07 15:54:11     81s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.020, REAL:0.023, MEM:1088.9M
[08/07 15:54:11     81s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1088.9MB).
[08/07 15:54:11     81s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.060, REAL:0.056, MEM:1088.9M
[08/07 15:54:11     81s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.060, REAL:0.056, MEM:1088.9M
[08/07 15:54:11     81s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.18149.1
[08/07 15:54:11     81s] OPERPROF: Starting RefinePlace at level 1, MEM:1088.9M
[08/07 15:54:11     81s] *** Starting refinePlace (0:01:21 mem=1088.9M) ***
[08/07 15:54:11     81s] Total net bbox length = 5.204e+06 (2.604e+06 2.600e+06) (ext = 1.297e+06)
[08/07 15:54:11     81s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/07 15:54:11     81s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1088.9M
[08/07 15:54:11     81s] Starting refinePlace ...
[08/07 15:54:12     81s] ** Cut row section cpu time 0:00:00.0.
[08/07 15:54:12     81s]    Spread Effort: high, standalone mode, useDDP on.
[08/07 15:54:12     82s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.8, real=0:00:01.0, mem=1088.9MB) @(0:01:21 - 0:01:22).
[08/07 15:54:12     82s] Move report: preRPlace moves 21696 insts, mean move: 8.11 um, max move: 21.06 um
[08/07 15:54:12     82s] 	Max move on inst (rf_reg[23][15]): (4598.51, 3985.75) --> (4591.20, 3972.00)
[08/07 15:54:12     82s] 	Length: 12 sites, height: 1 rows, site name: core, cell type: DFFPOSX1
[08/07 15:54:12     82s] wireLenOptFixPriorityInst 0 inst fixed
[08/07 15:54:12     82s] Placement tweakage begins.
[08/07 15:54:12     82s] wire length = 5.023e+06
[08/07 15:54:14     84s] wire length = 4.908e+06
[08/07 15:54:14     84s] Placement tweakage ends.
[08/07 15:54:14     84s] Move report: tweak moves 4490 insts, mean move: 30.94 um, max move: 199.20 um
[08/07 15:54:14     84s] 	Max move on inst (U25760): (2361.60, 4302.00) --> (2162.40, 4302.00)
[08/07 15:54:14     84s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:02.1, real=0:00:02.0, mem=1088.9MB) @(0:01:22 - 0:01:24).
[08/07 15:54:14     84s] 
[08/07 15:54:14     84s] Running Spiral with 1 thread in Normal Mode  fetchWidth=81 
[08/07 15:54:15     84s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/07 15:54:15     84s] [CPU] RefinePlace/Legalization (cpu=0:00:00.6, real=0:00:01.0, mem=1088.9MB) @(0:01:24 - 0:01:25).
[08/07 15:54:15     84s] Move report: Detail placement moves 21696 insts, mean move: 14.09 um, max move: 207.87 um
[08/07 15:54:15     84s] 	Max move on inst (U25760): (2362.37, 4294.11) --> (2162.40, 4302.00)
[08/07 15:54:15     84s] 	Runtime: CPU: 0:00:03.4 REAL: 0:00:04.0 MEM: 1088.9MB
[08/07 15:54:15     84s] Statistics of distance of Instance movement in refine placement:
[08/07 15:54:15     84s]   maximum (X+Y) =       207.87 um
[08/07 15:54:15     84s]   inst (U25760) with max move: (2362.37, 4294.11) -> (2162.4, 4302)
[08/07 15:54:15     84s]   mean    (X+Y) =        14.09 um
[08/07 15:54:15     84s] Summary Report:
[08/07 15:54:15     84s] Instances move: 21696 (out of 21696 movable)
[08/07 15:54:15     84s] Instances flipped: 0
[08/07 15:54:15     84s] Mean displacement: 14.09 um
[08/07 15:54:15     84s] Max displacement: 207.87 um (Instance: U25760) (2362.37, 4294.11) -> (2162.4, 4302)
[08/07 15:54:15     84s] 	Length: 3 sites, height: 1 rows, site name: core, cell type: NOR2X1
[08/07 15:54:15     84s] Total instances moved : 21696
[08/07 15:54:15     84s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:3.400, REAL:3.405, MEM:1088.9M
[08/07 15:54:15     84s] Total net bbox length = 5.135e+06 (2.523e+06 2.613e+06) (ext = 1.296e+06)
[08/07 15:54:15     84s] Runtime: CPU: 0:00:03.4 REAL: 0:00:04.0 MEM: 1088.9MB
[08/07 15:54:15     84s] [CPU] RefinePlace/total (cpu=0:00:03.4, real=0:00:04.0, mem=1088.9MB) @(0:01:21 - 0:01:25).
[08/07 15:54:15     84s] *** Finished refinePlace (0:01:25 mem=1088.9M) ***
[08/07 15:54:15     84s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.18149.1
[08/07 15:54:15     84s] OPERPROF: Finished RefinePlace at level 1, CPU:3.440, REAL:3.452, MEM:1088.9M
[08/07 15:54:15     84s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1088.9M
[08/07 15:54:15     84s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1088.9M
[08/07 15:54:15     84s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.010, REAL:0.010, MEM:1086.9M
[08/07 15:54:15     84s] All LLGs are deleted
[08/07 15:54:15     84s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1086.9M
[08/07 15:54:15     84s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1086.9M
[08/07 15:54:15     84s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.030, REAL:0.031, MEM:1086.9M
[08/07 15:54:15     84s] *** Finished Initial Placement (cpu=0:01:06, real=0:01:08, mem=1086.9M) ***
[08/07 15:54:15     84s] z: 2, totalTracks: 1
[08/07 15:54:15     84s] #spOpts: N=250 minPadR=1.1 mergeVia=F 
[08/07 15:54:15     84s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1086.9M
[08/07 15:54:15     84s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1086.9M
[08/07 15:54:15     84s] Core basic site is core
[08/07 15:54:15     84s] SiteArray: non-trimmed site array dimensions = 197 x 2466
[08/07 15:54:15     84s] SiteArray: use 2,019,328 bytes
[08/07 15:54:15     84s] SiteArray: current memory after site array memory allocation 1088.9M
[08/07 15:54:15     84s] SiteArray: FP blocked sites are writable
[08/07 15:54:15     84s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[08/07 15:54:15     84s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1088.9M
[08/07 15:54:15     84s] Process 594 wires and vias for routing blockage and capacity analysis
[08/07 15:54:15     84s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.010, REAL:0.000, MEM:1088.9M
[08/07 15:54:15     84s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.020, REAL:0.016, MEM:1088.9M
[08/07 15:54:15     84s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.023, MEM:1088.9M
[08/07 15:54:15     84s] OPERPROF: Starting Cal-LLG-Density-Map at level 1, MEM:1088.9M
[08/07 15:54:15     84s] OPERPROF: Finished Cal-LLG-Density-Map at level 1, CPU:0.020, REAL:0.016, MEM:1088.9M
[08/07 15:54:15     84s] default core: bins with density > 0.750 =  0.00 % ( 0 / 400 )
[08/07 15:54:15     84s] Density distribution unevenness ratio = 39.786%
[08/07 15:54:15     84s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1088.9M
[08/07 15:54:15     84s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1088.9M
[08/07 15:54:15     84s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1086.9M
[08/07 15:54:15     84s] All LLGs are deleted
[08/07 15:54:15     84s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1086.9M
[08/07 15:54:15     84s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1086.9M
[08/07 15:54:15     84s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.020, REAL:0.018, MEM:1086.9M
[08/07 15:54:15     84s] UM:   timing.setup.tns  timing.setup.wns  snapshot
[08/07 15:54:15     84s] UM:*                                      final
[08/07 15:54:15     84s]       timing.setup.tns  timing.setup.wns  snapshot
[08/07 15:54:15     84s] UM:*                                      global_place
[08/07 15:54:15     84s] Effort level <high> specified for tdgp_reg2reg_default path_group
[08/07 15:54:15     84s] 
[08/07 15:54:15     84s] *** Start incrementalPlace ***
[08/07 15:54:15     84s] User Input Parameters:
[08/07 15:54:15     84s] - Congestion Driven    : On
[08/07 15:54:15     84s] - Timing Driven        : On
[08/07 15:54:15     84s] - Area-Violation Based : On
[08/07 15:54:15     84s] - Start Rollback Level : -5
[08/07 15:54:15     84s] - Legalized            : On
[08/07 15:54:15     84s] - Window Based         : Off
[08/07 15:54:15     84s] - eDen incr mode       : Off
[08/07 15:54:15     84s] - Small incr mode      : Off
[08/07 15:54:15     84s] 
[08/07 15:54:15     84s] *** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
[08/07 15:54:15     84s] ThreeLayerMode is on. Timing-driven placement option disabled.
[08/07 15:54:15     84s] Init WL Bound for IncrIp in placeDesign ... 
[08/07 15:54:15     84s] No Views given, use default active views for adaptive view pruning
[08/07 15:54:15     84s] SKP will enable view:
[08/07 15:54:15     84s]   setup_func
[08/07 15:54:15     84s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1086.9M
[08/07 15:54:15     84s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.020, REAL:0.011, MEM:1086.9M
[08/07 15:54:15     84s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1086.9M
[08/07 15:54:15     84s] Starting Early Global Route congestion estimation: mem = 1086.9M
[08/07 15:54:15     84s] (I)       Started Loading and Dumping File ( Curr Mem: 1086.94 MB )
[08/07 15:54:15     84s] (I)       Reading DB...
[08/07 15:54:15     84s] (I)       Read data from FE... (mem=1086.9M)
[08/07 15:54:15     84s] (I)       Read nodes and places... (mem=1086.9M)
[08/07 15:54:15     84s] (I)       Done Read nodes and places (cpu=0.010s, mem=1086.9M)
[08/07 15:54:15     84s] (I)       Read nets... (mem=1086.9M)
[08/07 15:54:15     85s] (I)       Done Read nets (cpu=0.050s, mem=1086.9M)
[08/07 15:54:15     85s] (I)       Done Read data from FE (cpu=0.060s, mem=1086.9M)
[08/07 15:54:15     85s] (I)       before initializing RouteDB syMemory usage = 1086.9 MB
[08/07 15:54:15     85s] (I)       Honor MSV route constraint: false
[08/07 15:54:15     85s] (I)       Maximum routing layer  : 3
[08/07 15:54:15     85s] (I)       Minimum routing layer  : 2
[08/07 15:54:15     85s] (I)       Supply scale factor H  : 1.00
[08/07 15:54:15     85s] (I)       Supply scale factor V  : 1.00
[08/07 15:54:15     85s] (I)       Tracks used by clock wire: 0
[08/07 15:54:15     85s] (I)       Reverse direction      : 
[08/07 15:54:15     85s] (I)       Honor partition pin guides: true
[08/07 15:54:15     85s] (I)       Route selected nets only: false
[08/07 15:54:15     85s] (I)       Route secondary PG pins: false
[08/07 15:54:15     85s] (I)       Second PG max fanout   : 2147483647
[08/07 15:54:15     85s] (I)       Apply function for special wires: true
[08/07 15:54:15     85s] (I)       Layer by layer blockage reading: true
[08/07 15:54:15     85s] (I)       Offset calculation fix : true
[08/07 15:54:15     85s] (I)       Route stripe layer range: 
[08/07 15:54:15     85s] (I)       Honor partition fences : 
[08/07 15:54:15     85s] (I)       Honor partition pin    : 
[08/07 15:54:15     85s] (I)       Honor partition fences with feedthrough: 
[08/07 15:54:15     85s] (I)       Counted 1006 PG shapes. We will not process PG shapes layer by layer.
[08/07 15:54:15     85s] (I)       Use row-based GCell size
[08/07 15:54:15     85s] (I)       Use row-based GCell align
[08/07 15:54:15     85s] (I)       GCell unit size   : 30000
[08/07 15:54:15     85s] (I)       GCell multiplier  : 1
[08/07 15:54:15     85s] (I)       GCell row height  : 30000
[08/07 15:54:15     85s] (I)       Actual row height : 30000
[08/07 15:54:15     85s] (I)       GCell align ref   : 40800 42000
[08/07 15:54:15     85s] [NR-eGR] Track table information for default rule: 
[08/07 15:54:15     85s] [NR-eGR] metal1 has no routable track
[08/07 15:54:15     85s] [NR-eGR] metal2 has single uniform track structure
[08/07 15:54:15     85s] [NR-eGR] metal3 has single uniform track structure
[08/07 15:54:15     85s] (I)       ===========================================================================
[08/07 15:54:15     85s] (I)       == Report All Rule Vias ==
[08/07 15:54:15     85s] (I)       ===========================================================================
[08/07 15:54:15     85s] (I)        Via Rule : (Default)
[08/07 15:54:15     85s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[08/07 15:54:15     85s] (I)       ---------------------------------------------------------------------------
[08/07 15:54:15     85s] (I)        1    1 : M2_M1                       1 : M2_M1                    
[08/07 15:54:15     85s] (I)        2    2 : M3_M2                       2 : M3_M2                    
[08/07 15:54:15     85s] (I)        3    0 : ---                         0 : ---                      
[08/07 15:54:15     85s] (I)       ===========================================================================
[08/07 15:54:15     85s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1086.94 MB )
[08/07 15:54:15     85s] [NR-eGR] Read 408 PG shapes
[08/07 15:54:15     85s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1086.94 MB )
[08/07 15:54:15     85s] [NR-eGR] #Routing Blockages  : 0
[08/07 15:54:15     85s] [NR-eGR] #Instance Blockages : 3186
[08/07 15:54:15     85s] [NR-eGR] #PG Blockages       : 408
[08/07 15:54:15     85s] [NR-eGR] #Bump Blockages     : 0
[08/07 15:54:15     85s] [NR-eGR] #Boundary Blockages : 0
[08/07 15:54:15     85s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[08/07 15:54:15     85s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[08/07 15:54:15     85s] (I)       readDataFromPlaceDB
[08/07 15:54:15     85s] (I)       Read net information..
[08/07 15:54:15     85s] [NR-eGR] Read numTotalNets=22124  numIgnoredNets=0
[08/07 15:54:15     85s] (I)       Read testcase time = 0.010 seconds
[08/07 15:54:15     85s] 
[08/07 15:54:15     85s] (I)       early_global_route_priority property id does not exist.
[08/07 15:54:15     85s] (I)       Start initializing grid graph
[08/07 15:54:15     85s] (I)       End initializing grid graph
[08/07 15:54:15     85s] (I)       Model blockages into capacity
[08/07 15:54:15     85s] (I)       Read Num Blocks=27630  Num Prerouted Wires=0  Num CS=0
[08/07 15:54:15     85s] (I)       Started Modeling ( Curr Mem: 1086.94 MB )
[08/07 15:54:15     85s] (I)       Started Modeling Layer 1 ( Curr Mem: 1086.94 MB )
[08/07 15:54:15     85s] (I)       Started Modeling Layer 2 ( Curr Mem: 1086.94 MB )
[08/07 15:54:15     85s] (I)       Layer 1 (V) : #blockages 27630 : #preroutes 0
[08/07 15:54:15     85s] (I)       Finished Modeling Layer 2 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1086.94 MB )
[08/07 15:54:15     85s] (I)       Started Modeling Layer 3 ( Curr Mem: 1086.94 MB )
[08/07 15:54:15     85s] (I)       Layer 2 (H) : #blockages 0 : #preroutes 0
[08/07 15:54:15     85s] (I)       Finished Modeling Layer 3 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1086.94 MB )
[08/07 15:54:15     85s] (I)       Finished Modeling ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1086.94 MB )
[08/07 15:54:15     85s] (I)       -- layer congestion ratio --
[08/07 15:54:15     85s] (I)       Layer 1 : 0.100000
[08/07 15:54:15     85s] (I)       Layer 2 : 0.700000
[08/07 15:54:15     85s] (I)       Layer 3 : 0.700000
[08/07 15:54:15     85s] (I)       ----------------------------
[08/07 15:54:15     85s] (I)       Number of ignored nets = 0
[08/07 15:54:15     85s] (I)       Number of fixed nets = 0.  Ignored: Yes
[08/07 15:54:15     85s] (I)       Number of clock nets = 1.  Ignored: No
[08/07 15:54:15     85s] (I)       Number of analog nets = 0.  Ignored: Yes
[08/07 15:54:15     85s] (I)       Number of special nets = 0.  Ignored: Yes
[08/07 15:54:15     85s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[08/07 15:54:15     85s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[08/07 15:54:15     85s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[08/07 15:54:15     85s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[08/07 15:54:15     85s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[08/07 15:54:15     85s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[08/07 15:54:15     85s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1086.9 MB
[08/07 15:54:15     85s] (I)       Ndr track 0 does not exist
[08/07 15:54:15     85s] (I)       Layer1  viaCost=200.00
[08/07 15:54:15     85s] (I)       Layer2  viaCost=100.00
[08/07 15:54:15     85s] (I)       ---------------------Grid Graph Info--------------------
[08/07 15:54:15     85s] (I)       Routing area        : (0, 0) - (6000000, 6000000)
[08/07 15:54:15     85s] (I)       Core area           : (40800, 42000) - (5959200, 5958000)
[08/07 15:54:15     85s] (I)       Site width          :  2400  (dbu)
[08/07 15:54:15     85s] (I)       Row height          : 30000  (dbu)
[08/07 15:54:15     85s] (I)       GCell row height    : 30000  (dbu)
[08/07 15:54:15     85s] (I)       GCell width         : 30000  (dbu)
[08/07 15:54:15     85s] (I)       GCell height        : 30000  (dbu)
[08/07 15:54:15     85s] (I)       Grid                :   200   200     3
[08/07 15:54:15     85s] (I)       Layer numbers       :     1     2     3
[08/07 15:54:15     85s] (I)       Vertical capacity   :     0 30000     0
[08/07 15:54:15     85s] (I)       Horizontal capacity :     0     0 30000
[08/07 15:54:15     85s] (I)       Default wire width  :   900   900  1500
[08/07 15:54:15     85s] (I)       Default wire space  :   900   900   900
[08/07 15:54:15     85s] (I)       Default wire pitch  :  1800  1800  2400
[08/07 15:54:15     85s] (I)       Default pitch size  :  1800  2400  3000
[08/07 15:54:15     85s] (I)       First track coord   :     0  1200  1500
[08/07 15:54:15     85s] (I)       Num tracks per GCell: 16.67 12.50 10.00
[08/07 15:54:15     85s] (I)       Total num of tracks :     0  2500  2000
[08/07 15:54:15     85s] (I)       Num of masks        :     1     1     1
[08/07 15:54:15     85s] (I)       Num of trim masks   :     0     0     0
[08/07 15:54:15     85s] (I)       --------------------------------------------------------
[08/07 15:54:15     85s] 
[08/07 15:54:15     85s] [NR-eGR] ============ Routing rule table ============
[08/07 15:54:15     85s] [NR-eGR] Rule id: 0  Nets: 22124 
[08/07 15:54:15     85s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[08/07 15:54:15     85s] (I)       Pitch:  L1=1800  L2=2400  L3=3000
[08/07 15:54:15     85s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1
[08/07 15:54:15     85s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1
[08/07 15:54:15     85s] [NR-eGR] ========================================
[08/07 15:54:15     85s] [NR-eGR] 
[08/07 15:54:15     85s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[08/07 15:54:15     85s] (I)       blocked tracks on layer2 : = 21949 / 500000 (4.39%)
[08/07 15:54:15     85s] (I)       blocked tracks on layer3 : = 0 / 400000 (0.00%)
[08/07 15:54:15     85s] (I)       After initializing earlyGlobalRoute syMemory usage = 1086.9 MB
[08/07 15:54:15     85s] (I)       Finished Loading and Dumping File ( CPU: 0.09 sec, Real: 0.10 sec, Curr Mem: 1086.94 MB )
[08/07 15:54:15     85s] (I)       Started Global Routing ( Curr Mem: 1086.94 MB )
[08/07 15:54:15     85s] (I)       ============= Initialization =============
[08/07 15:54:15     85s] (I)       totalPins=69933  totalGlobalPin=66687 (95.36%)
[08/07 15:54:15     85s] (I)       Started Build MST ( Curr Mem: 1086.94 MB )
[08/07 15:54:15     85s] (I)       Generate topology with single threads
[08/07 15:54:15     85s] (I)       Finished Build MST ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1086.94 MB )
[08/07 15:54:15     85s] (I)       total 2D Cap : 885290 = (400000 H, 485290 V)
[08/07 15:54:15     85s] [NR-eGR] Layer group 1: route 22124 net(s) in layer range [2, 3]
[08/07 15:54:15     85s] (I)       ============  Phase 1a Route ============
[08/07 15:54:15     85s] (I)       Started Phase 1a ( Curr Mem: 1086.94 MB )
[08/07 15:54:15     85s] (I)       Finished Phase 1a ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1086.94 MB )
[08/07 15:54:15     85s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1086.94 MB )
[08/07 15:54:15     85s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[08/07 15:54:15     85s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1086.94 MB )
[08/07 15:54:15     85s] (I)       Usage: 158520 = (79700 H, 78820 V) = (19.93% H, 16.24% V) = (2.391e+06um H, 2.365e+06um V)
[08/07 15:54:15     85s] (I)       
[08/07 15:54:15     85s] (I)       ============  Phase 1b Route ============
[08/07 15:54:15     85s] (I)       Started Phase 1b ( Curr Mem: 1086.94 MB )
[08/07 15:54:15     85s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1086.94 MB )
[08/07 15:54:15     85s] (I)       Usage: 158543 = (79707 H, 78836 V) = (19.93% H, 16.25% V) = (2.391e+06um H, 2.365e+06um V)
[08/07 15:54:15     85s] (I)       
[08/07 15:54:15     85s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.03% V. EstWL: 4.756290e+06um
[08/07 15:54:15     85s] (I)       ============  Phase 1c Route ============
[08/07 15:54:15     85s] (I)       Started Phase 1c ( Curr Mem: 1086.94 MB )
[08/07 15:54:15     85s] (I)       Level2 Grid: 40 x 40
[08/07 15:54:15     85s] (I)       Started Two Level Routing ( Curr Mem: 1086.94 MB )
[08/07 15:54:15     85s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1086.94 MB )
[08/07 15:54:15     85s] (I)       Current Two Level Routing (Strong)[Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1086.94 MB )
[08/07 15:54:15     85s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1086.94 MB )
[08/07 15:54:15     85s] (I)       Finished Phase 1c ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1086.94 MB )
[08/07 15:54:15     85s] (I)       Usage: 158543 = (79707 H, 78836 V) = (19.93% H, 16.25% V) = (2.391e+06um H, 2.365e+06um V)
[08/07 15:54:15     85s] (I)       
[08/07 15:54:15     85s] (I)       ============  Phase 1d Route ============
[08/07 15:54:15     85s] (I)       Started Phase 1d ( Curr Mem: 1086.94 MB )
[08/07 15:54:15     85s] (I)       Finished Phase 1d ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1086.94 MB )
[08/07 15:54:15     85s] (I)       Usage: 158551 = (79712 H, 78839 V) = (19.93% H, 16.25% V) = (2.391e+06um H, 2.365e+06um V)
[08/07 15:54:15     85s] (I)       
[08/07 15:54:15     85s] (I)       ============  Phase 1e Route ============
[08/07 15:54:15     85s] (I)       Started Phase 1e ( Curr Mem: 1086.94 MB )
[08/07 15:54:15     85s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1086.94 MB )
[08/07 15:54:15     85s] (I)       Usage: 158551 = (79712 H, 78839 V) = (19.93% H, 16.25% V) = (2.391e+06um H, 2.365e+06um V)
[08/07 15:54:15     85s] (I)       
[08/07 15:54:15     85s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.756530e+06um
[08/07 15:54:15     85s] [NR-eGR] 
[08/07 15:54:15     85s] (I)       Current Phase 1l[Initialization] ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 1086.94 MB )
[08/07 15:54:15     85s] (I)       Running layer assignment with 1 threads
[08/07 15:54:15     85s] (I)       Finished Phase 1l ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 1096.95 MB )
[08/07 15:54:15     85s] (I)       ============  Phase 1l Route ============
[08/07 15:54:15     85s] (I)       
[08/07 15:54:15     85s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[08/07 15:54:15     85s] [NR-eGR]                        OverCon            
[08/07 15:54:15     85s] [NR-eGR]                         #Gcell     %Gcell
[08/07 15:54:15     85s] [NR-eGR]       Layer                (1)    OverCon 
[08/07 15:54:15     85s] [NR-eGR] ----------------------------------------------
[08/07 15:54:15     85s] [NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[08/07 15:54:15     85s] [NR-eGR]  metal2  (2)         2( 0.01%)   ( 0.01%) 
[08/07 15:54:15     85s] [NR-eGR]  metal3  (3)         0( 0.00%)   ( 0.00%) 
[08/07 15:54:15     85s] [NR-eGR] ----------------------------------------------
[08/07 15:54:15     85s] [NR-eGR] Total                2( 0.00%)   ( 0.00%) 
[08/07 15:54:15     85s] [NR-eGR] 
[08/07 15:54:15     85s] (I)       Finished Global Routing ( CPU: 0.14 sec, Real: 0.15 sec, Curr Mem: 1096.95 MB )
[08/07 15:54:15     85s] (I)       total 2D Cap : 887246 = (400000 H, 487246 V)
[08/07 15:54:15     85s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[08/07 15:54:15     85s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[08/07 15:54:15     85s] Early Global Route congestion estimation runtime: 0.25 seconds, mem = 1096.9M
[08/07 15:54:15     85s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.240, REAL:0.253, MEM:1096.9M
[08/07 15:54:15     85s] OPERPROF: Starting HotSpotCal at level 1, MEM:1096.9M
[08/07 15:54:15     85s] [hotspot] +------------+---------------+---------------+
[08/07 15:54:15     85s] [hotspot] |            |   max hotspot | total hotspot |
[08/07 15:54:15     85s] [hotspot] +------------+---------------+---------------+
[08/07 15:54:15     85s] [hotspot] | normalized |          0.00 |          0.00 |
[08/07 15:54:15     85s] [hotspot] +------------+---------------+---------------+
[08/07 15:54:15     85s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[08/07 15:54:15     85s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[08/07 15:54:15     85s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.005, MEM:1096.9M
[08/07 15:54:15     85s] Skipped repairing congestion.
[08/07 15:54:15     85s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:1096.9M
[08/07 15:54:15     85s] Starting Early Global Route wiring: mem = 1096.9M
[08/07 15:54:15     85s] (I)       ============= track Assignment ============
[08/07 15:54:15     85s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1096.95 MB )
[08/07 15:54:15     85s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1096.95 MB )
[08/07 15:54:15     85s] (I)       Started Greedy Track Assignment ( Curr Mem: 1096.95 MB )
[08/07 15:54:15     85s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer4, numCutBoxes=0)
[08/07 15:54:15     85s] (I)       Running track assignment with 1 threads
[08/07 15:54:15     85s] (I)       Current Greedy Track Assignment[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1096.95 MB )
[08/07 15:54:15     85s] (I)       Run Multi-thread track assignment
[08/07 15:54:16     85s] (I)       Finished Greedy Track Assignment ( CPU: 0.19 sec, Real: 0.19 sec, Curr Mem: 1096.95 MB )
[08/07 15:54:16     85s] [NR-eGR] --------------------------------------------------------------------------
[08/07 15:54:16     85s] [NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 69933
[08/07 15:54:16     85s] [NR-eGR] metal2  (2V) length: 2.534706e+06um, number of vias: 105889
[08/07 15:54:16     85s] [NR-eGR] metal3  (3H) length: 2.461745e+06um, number of vias: 0
[08/07 15:54:16     85s] [NR-eGR] Total length: 4.996451e+06um, number of vias: 175822
[08/07 15:54:16     85s] [NR-eGR] --------------------------------------------------------------------------
[08/07 15:54:16     85s] [NR-eGR] Total eGR-routed clock nets wire length: 6.015720e+04um 
[08/07 15:54:16     85s] [NR-eGR] --------------------------------------------------------------------------
[08/07 15:54:16     85s] Early Global Route wiring runtime: 0.34 seconds, mem = 1096.9M
[08/07 15:54:16     85s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.340, REAL:0.340, MEM:1096.9M
[08/07 15:54:16     85s] Tdgp not successfully inited but do clear!
[08/07 15:54:16     85s] 0 delay mode for cte disabled.
[08/07 15:54:16     85s] SKP cleared!
[08/07 15:54:16     85s] 
[08/07 15:54:16     85s] *** Finished incrementalPlace (cpu=0:00:00.6, real=0:00:01.0)***
[08/07 15:54:16     85s] Tdgp not successfully inited but do clear!
[08/07 15:54:16     85s] 0 delay mode for cte disabled.
[08/07 15:54:16     85s] SKP cleared!
[08/07 15:54:16     85s] **placeDesign ... cpu = 0: 1: 9, real = 0: 1:11, mem = 1041.9M **
[08/07 15:54:16     85s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[08/07 15:54:16     85s]       timing.setup.tns  timing.setup.wns  snapshot
[08/07 15:54:16     85s] UM:*                                      final
[08/07 15:54:17     86s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1041.9M
[08/07 15:54:17     86s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1041.9M
[08/07 15:54:17     86s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1043.9M
[08/07 15:54:17     86s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.000, MEM:1043.9M
[08/07 15:54:17     86s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.013, MEM:1043.9M
[08/07 15:54:17     86s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.016, MEM:1043.9M
[08/07 15:54:17     86s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1043.9M
[08/07 15:54:17     86s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1041.9M
[08/07 15:54:17     86s]       timing.setup.tns  timing.setup.wns  snapshot
[08/07 15:54:17     86s] UM:                                       place_design
[08/07 15:54:17     87s] VSMManager cleared!
[08/07 15:54:17     87s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 840.7M, totSessionCpu=0:01:27 **
[08/07 15:54:17     87s] **WARN: (IMPOPT-576):	163 nets have unplaced terms. 
[08/07 15:54:17     87s] Type 'man IMPOPT-576' for more detail.
[08/07 15:54:17     87s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[08/07 15:54:17     87s] GigaOpt running with 1 threads.
[08/07 15:54:17     87s] Info: 1 threads available for lower-level modules during optimization.
[08/07 15:54:17     87s] OPERPROF: Starting DPlace-Init at level 1, MEM:1041.9M
[08/07 15:54:17     87s] z: 2, totalTracks: 1
[08/07 15:54:17     87s] #spOpts: N=250 minPadR=1.1 
[08/07 15:54:17     87s] All LLGs are deleted
[08/07 15:54:17     87s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1041.9M
[08/07 15:54:17     87s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1041.9M
[08/07 15:54:17     87s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1041.9M
[08/07 15:54:17     87s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1041.9M
[08/07 15:54:17     87s] Core basic site is core
[08/07 15:54:17     87s] SiteArray: non-trimmed site array dimensions = 197 x 2466
[08/07 15:54:17     87s] SiteArray: use 2,019,328 bytes
[08/07 15:54:17     87s] SiteArray: current memory after site array memory allocation 1043.9M
[08/07 15:54:17     87s] SiteArray: FP blocked sites are writable
[08/07 15:54:17     87s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[08/07 15:54:17     87s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1043.9M
[08/07 15:54:17     87s] Process 594 wires and vias for routing blockage and capacity analysis
[08/07 15:54:17     87s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.000, MEM:1043.9M
[08/07 15:54:17     87s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.012, MEM:1043.9M
[08/07 15:54:17     87s] OPERPROF:     Starting CMU at level 3, MEM:1043.9M
[08/07 15:54:17     87s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1043.9M
[08/07 15:54:17     87s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.018, MEM:1043.9M
[08/07 15:54:17     87s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1043.9MB).
[08/07 15:54:17     87s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.046, MEM:1043.9M
[08/07 15:54:17     87s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1043.9M
[08/07 15:54:17     87s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.040, REAL:0.040, MEM:1043.9M
[08/07 15:54:17     87s] Creating Cell Server ...(0, 0, 0, 0)
[08/07 15:54:17     87s] Summary for sequential cells identification: 
[08/07 15:54:17     87s]   Identified SBFF number: 3
[08/07 15:54:17     87s]   Identified MBFF number: 0
[08/07 15:54:17     87s]   Identified SB Latch number: 0
[08/07 15:54:17     87s]   Identified MB Latch number: 0
[08/07 15:54:17     87s]   Not identified SBFF number: 0
[08/07 15:54:17     87s]   Not identified MBFF number: 0
[08/07 15:54:17     87s]   Not identified SB Latch number: 0
[08/07 15:54:17     87s]   Not identified MB Latch number: 0
[08/07 15:54:17     87s]   Number of sequential cells which are not FFs: 1
[08/07 15:54:17     87s]  Visiting view : setup_func
[08/07 15:54:17     87s]    : PowerDomain = none : Weighted F : unweighted  = 92.80 (1.000) with rcCorner = 0
[08/07 15:54:17     87s]    : PowerDomain = none : Weighted F : unweighted  = 65.60 (1.000) with rcCorner = -1
[08/07 15:54:17     87s]  Visiting view : hold_func
[08/07 15:54:17     87s]    : PowerDomain = none : Weighted F : unweighted  = 92.80 (1.000) with rcCorner = 0
[08/07 15:54:17     87s]    : PowerDomain = none : Weighted F : unweighted  = 65.60 (1.000) with rcCorner = -1
[08/07 15:54:17     87s]  Setting StdDelay to 92.80
[08/07 15:54:17     87s] Creating Cell Server, finished. 
[08/07 15:54:17     87s] 
[08/07 15:54:17     87s] LayerId::1 widthSet size::1
[08/07 15:54:17     87s] LayerId::2 widthSet size::1
[08/07 15:54:17     87s] LayerId::3 widthSet size::1
[08/07 15:54:17     87s] Updating RC grid for preRoute extraction ...
[08/07 15:54:17     87s] Initializing multi-corner resistance tables ...
[08/07 15:54:17     87s] Preroute length aware model : LLS: 2-1 ; HLS: 4-3 ; rDens: 0.345751 ; uaWl: 1.000000 ; uaWlH: 1.000000 ; aWlH: 0.000000 ; Pmax: 0.939400 ; wcR: 1.000000 ; newSi: 0.097500 ; pMod: 77 ; 
[08/07 15:54:17     87s] 
[08/07 15:54:17     87s] Creating Lib Analyzer ...
[08/07 15:54:17     87s] Total number of usable buffers from Lib Analyzer: 3 ( BUFX2 BUFX4 CLKBUF1)
[08/07 15:54:17     87s] Total number of usable inverters from Lib Analyzer: 4 ( INVX2 INVX1 INVX4 INVX8)
[08/07 15:54:17     87s] Total number of usable delay cells from Lib Analyzer: 2 ( CLKBUF2 CLKBUF3)
[08/07 15:54:17     87s] 
[08/07 15:54:18     87s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:27 mem=1065.9M
[08/07 15:54:18     87s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:27 mem=1065.9M
[08/07 15:54:18     87s] Creating Lib Analyzer, finished. 
[08/07 15:54:18     87s] **WARN: (IMPOPT-665):	clk : Net has unplaced terms or is connected to uplaced instances in design. 
[08/07 15:54:18     87s] Type 'man IMPOPT-665' for more detail.
[08/07 15:54:18     87s] **WARN: (IMPOPT-665):	reset : Net has unplaced terms or is connected to uplaced instances in design. 
[08/07 15:54:18     87s] Type 'man IMPOPT-665' for more detail.
[08/07 15:54:18     87s] **WARN: (IMPOPT-665):	io_instr[31] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/07 15:54:18     87s] Type 'man IMPOPT-665' for more detail.
[08/07 15:54:18     87s] **WARN: (IMPOPT-665):	io_instr[30] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/07 15:54:18     87s] Type 'man IMPOPT-665' for more detail.
[08/07 15:54:18     87s] **WARN: (IMPOPT-665):	io_instr[29] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/07 15:54:18     87s] Type 'man IMPOPT-665' for more detail.
[08/07 15:54:18     87s] **WARN: (IMPOPT-665):	io_instr[28] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/07 15:54:18     87s] Type 'man IMPOPT-665' for more detail.
[08/07 15:54:18     87s] **WARN: (IMPOPT-665):	io_instr[27] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/07 15:54:18     87s] Type 'man IMPOPT-665' for more detail.
[08/07 15:54:18     87s] **WARN: (IMPOPT-665):	io_instr[26] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/07 15:54:18     87s] Type 'man IMPOPT-665' for more detail.
[08/07 15:54:18     87s] **WARN: (IMPOPT-665):	io_instr[25] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/07 15:54:18     87s] Type 'man IMPOPT-665' for more detail.
[08/07 15:54:18     87s] **WARN: (IMPOPT-665):	io_instr[24] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/07 15:54:18     87s] Type 'man IMPOPT-665' for more detail.
[08/07 15:54:18     87s] **WARN: (IMPOPT-665):	io_instr[23] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/07 15:54:18     87s] Type 'man IMPOPT-665' for more detail.
[08/07 15:54:18     87s] **WARN: (IMPOPT-665):	io_instr[22] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/07 15:54:18     87s] Type 'man IMPOPT-665' for more detail.
[08/07 15:54:18     87s] **WARN: (IMPOPT-665):	io_instr[21] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/07 15:54:18     87s] Type 'man IMPOPT-665' for more detail.
[08/07 15:54:18     87s] **WARN: (IMPOPT-665):	io_instr[20] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/07 15:54:18     87s] Type 'man IMPOPT-665' for more detail.
[08/07 15:54:18     87s] **WARN: (IMPOPT-665):	io_instr[19] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/07 15:54:18     87s] Type 'man IMPOPT-665' for more detail.
[08/07 15:54:18     87s] **WARN: (IMPOPT-665):	io_instr[18] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/07 15:54:18     87s] Type 'man IMPOPT-665' for more detail.
[08/07 15:54:18     87s] **WARN: (IMPOPT-665):	io_instr[17] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/07 15:54:18     87s] Type 'man IMPOPT-665' for more detail.
[08/07 15:54:18     87s] **WARN: (IMPOPT-665):	io_instr[16] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/07 15:54:18     87s] Type 'man IMPOPT-665' for more detail.
[08/07 15:54:18     87s] **WARN: (IMPOPT-665):	io_instr[15] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/07 15:54:18     87s] Type 'man IMPOPT-665' for more detail.
[08/07 15:54:18     87s] **WARN: (IMPOPT-665):	io_instr[14] : Net has unplaced terms or is connected to uplaced instances in design. 
[08/07 15:54:18     87s] Type 'man IMPOPT-665' for more detail.
[08/07 15:54:18     87s] **WARN: (EMS-27):	Message (IMPOPT-665) has exceeded the current message display limit of 20.
[08/07 15:54:18     87s] To increase the message display limit, refer to the product command reference manual.
[08/07 15:54:18     87s] #optDebug: fT-S <1 2 3 1 0>
[08/07 15:54:18     87s] **WARN: (IMPOPT-6118):	The following cells have a dont_touch property but without being dont_use.
[08/07 15:54:18     87s] To avoid such a configuration impacting timing closure, since otherwise such cells could be inserted but never optimized or removed, optDesign is treating the following cells as dont_use.
[08/07 15:54:18     87s] 			Cell PADVDD is dont_touch but not dont_use
[08/07 15:54:18     87s] 			Cell PADNC is dont_touch but not dont_use
[08/07 15:54:18     87s] 			Cell PADGND is dont_touch but not dont_use
[08/07 15:54:18     87s] 			Cell PADFC is dont_touch but not dont_use
[08/07 15:54:18     87s] 	...
[08/07 15:54:18     87s] 	Reporting only the 20 first cells found...
[08/07 15:54:18     87s] 
[08/07 15:54:18     87s] **optDesign ... cpu = 0:00:00, real = 0:00:01, mem = 850.5M, totSessionCpu=0:01:28 **
[08/07 15:54:18     87s] *** optDesign -preCTS ***
[08/07 15:54:18     87s] DRC Margin: user margin 0.0; extra margin 0.2
[08/07 15:54:18     87s] Setup Target Slack: user slack 0; extra slack 0.0
[08/07 15:54:18     87s] Hold Target Slack: user slack 0
[08/07 15:54:18     87s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1065.9M
[08/07 15:54:18     87s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.010, MEM:1065.9M
[08/07 15:54:18     87s] Deleting Cell Server ...
[08/07 15:54:18     87s] Deleting Lib Analyzer.
[08/07 15:54:18     87s] Multi-VT timing optimization disabled based on library information.
[08/07 15:54:18     87s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[08/07 15:54:18     87s] Creating Cell Server ...(0, 0, 0, 0)
[08/07 15:54:18     87s] Summary for sequential cells identification: 
[08/07 15:54:18     87s]   Identified SBFF number: 3
[08/07 15:54:18     87s]   Identified MBFF number: 0
[08/07 15:54:18     87s]   Identified SB Latch number: 0
[08/07 15:54:18     87s]   Identified MB Latch number: 0
[08/07 15:54:18     87s]   Not identified SBFF number: 0
[08/07 15:54:18     87s]   Not identified MBFF number: 0
[08/07 15:54:18     87s]   Not identified SB Latch number: 0
[08/07 15:54:18     87s]   Not identified MB Latch number: 0
[08/07 15:54:18     87s]   Number of sequential cells which are not FFs: 1
[08/07 15:54:18     87s]  Visiting view : setup_func
[08/07 15:54:18     87s]    : PowerDomain = none : Weighted F : unweighted  = 92.80 (1.000) with rcCorner = 0
[08/07 15:54:18     87s]    : PowerDomain = none : Weighted F : unweighted  = 65.60 (1.000) with rcCorner = -1
[08/07 15:54:18     87s]  Visiting view : hold_func
[08/07 15:54:18     87s]    : PowerDomain = none : Weighted F : unweighted  = 92.80 (1.000) with rcCorner = 0
[08/07 15:54:18     87s]    : PowerDomain = none : Weighted F : unweighted  = 65.60 (1.000) with rcCorner = -1
[08/07 15:54:18     87s]  Setting StdDelay to 92.80
[08/07 15:54:18     87s] Creating Cell Server, finished. 
[08/07 15:54:18     87s] 
[08/07 15:54:18     87s] Deleting Cell Server ...
[08/07 15:54:18     87s] 
[08/07 15:54:18     87s] Creating Lib Analyzer ...
[08/07 15:54:18     87s] Creating Cell Server ...(0, 0, 0, 0)
[08/07 15:54:18     87s] Summary for sequential cells identification: 
[08/07 15:54:18     87s]   Identified SBFF number: 3
[08/07 15:54:18     87s]   Identified MBFF number: 0
[08/07 15:54:18     87s]   Identified SB Latch number: 0
[08/07 15:54:18     87s]   Identified MB Latch number: 0
[08/07 15:54:18     87s]   Not identified SBFF number: 0
[08/07 15:54:18     87s]   Not identified MBFF number: 0
[08/07 15:54:18     87s]   Not identified SB Latch number: 0
[08/07 15:54:18     87s]   Not identified MB Latch number: 0
[08/07 15:54:18     87s]   Number of sequential cells which are not FFs: 1
[08/07 15:54:18     87s]  Visiting view : setup_func
[08/07 15:54:18     87s]    : PowerDomain = none : Weighted F : unweighted  = 92.80 (1.000) with rcCorner = 0
[08/07 15:54:18     87s]    : PowerDomain = none : Weighted F : unweighted  = 65.60 (1.000) with rcCorner = -1
[08/07 15:54:18     87s]  Visiting view : hold_func
[08/07 15:54:18     87s]    : PowerDomain = none : Weighted F : unweighted  = 92.80 (1.000) with rcCorner = 0
[08/07 15:54:18     87s]    : PowerDomain = none : Weighted F : unweighted  = 65.60 (1.000) with rcCorner = -1
[08/07 15:54:18     87s]  Setting StdDelay to 92.80
[08/07 15:54:18     87s] Creating Cell Server, finished. 
[08/07 15:54:18     87s] 
[08/07 15:54:18     87s] Total number of usable buffers from Lib Analyzer: 3 ( BUFX2 BUFX4 CLKBUF1)
[08/07 15:54:18     87s] Total number of usable inverters from Lib Analyzer: 4 ( INVX2 INVX1 INVX4 INVX8)
[08/07 15:54:18     87s] Total number of usable delay cells from Lib Analyzer: 2 ( CLKBUF2 CLKBUF3)
[08/07 15:54:18     87s] 
[08/07 15:54:18     87s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:28 mem=1065.9M
[08/07 15:54:18     87s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:28 mem=1065.9M
[08/07 15:54:18     87s] Creating Lib Analyzer, finished. 
[08/07 15:54:18     87s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1065.9M
[08/07 15:54:18     87s] All LLGs are deleted
[08/07 15:54:18     87s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1065.9M
[08/07 15:54:18     87s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1064.0M
[08/07 15:54:18     87s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:1064.0M
[08/07 15:54:18     87s] ### Creating LA Mngr. totSessionCpu=0:01:28 mem=1064.0M
[08/07 15:54:18     87s] ### Creating LA Mngr, finished. totSessionCpu=0:01:28 mem=1064.0M
[08/07 15:54:18     87s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 1063.96 MB )
[08/07 15:54:18     87s] (I)       Started Loading and Dumping File ( Curr Mem: 1063.96 MB )
[08/07 15:54:18     87s] (I)       Reading DB...
[08/07 15:54:18     87s] (I)       Read data from FE... (mem=1064.0M)
[08/07 15:54:18     87s] (I)       Read nodes and places... (mem=1064.0M)
[08/07 15:54:18     87s] (I)       Done Read nodes and places (cpu=0.040s, mem=1071.4M)
[08/07 15:54:18     87s] (I)       Read nets... (mem=1071.4M)
[08/07 15:54:18     87s] (I)       Done Read nets (cpu=0.060s, mem=1079.9M)
[08/07 15:54:18     87s] (I)       Done Read data from FE (cpu=0.100s, mem=1079.9M)
[08/07 15:54:18     87s] (I)       before initializing RouteDB syMemory usage = 1079.9 MB
[08/07 15:54:18     87s] (I)       Honor MSV route constraint: false
[08/07 15:54:18     87s] (I)       Maximum routing layer  : 3
[08/07 15:54:18     87s] (I)       Minimum routing layer  : 2
[08/07 15:54:18     87s] (I)       Supply scale factor H  : 1.00
[08/07 15:54:18     87s] (I)       Supply scale factor V  : 1.00
[08/07 15:54:18     87s] (I)       Tracks used by clock wire: 0
[08/07 15:54:18     87s] (I)       Reverse direction      : 
[08/07 15:54:18     87s] (I)       Honor partition pin guides: true
[08/07 15:54:18     87s] (I)       Route selected nets only: false
[08/07 15:54:18     87s] (I)       Route secondary PG pins: false
[08/07 15:54:18     87s] (I)       Second PG max fanout   : 2147483647
[08/07 15:54:18     87s] (I)       Spread congestion away from blockages: true
[08/07 15:54:18     87s] (I)       Overflow penalty cost  : 10
[08/07 15:54:18     87s] (I)       source-to-sink ratio   : 0.30
[08/07 15:54:18     87s] (I)       Apply function for special wires: true
[08/07 15:54:18     87s] (I)       Layer by layer blockage reading: true
[08/07 15:54:18     87s] (I)       Offset calculation fix : true
[08/07 15:54:18     87s] (I)       Route stripe layer range: 
[08/07 15:54:18     87s] (I)       Honor partition fences : 
[08/07 15:54:18     87s] (I)       Honor partition pin    : 
[08/07 15:54:18     87s] (I)       Honor partition fences with feedthrough: 
[08/07 15:54:18     87s] (I)       Counted 1006 PG shapes. We will not process PG shapes layer by layer.
[08/07 15:54:18     87s] (I)       Use row-based GCell size
[08/07 15:54:18     87s] (I)       Use row-based GCell align
[08/07 15:54:18     87s] (I)       GCell unit size   : 30000
[08/07 15:54:18     87s] (I)       GCell multiplier  : 1
[08/07 15:54:18     87s] (I)       GCell row height  : 30000
[08/07 15:54:18     87s] (I)       Actual row height : 30000
[08/07 15:54:18     87s] (I)       GCell align ref   : 40800 42000
[08/07 15:54:18     87s] [NR-eGR] Track table information for default rule: 
[08/07 15:54:18     87s] [NR-eGR] metal1 has no routable track
[08/07 15:54:18     87s] [NR-eGR] metal2 has single uniform track structure
[08/07 15:54:18     87s] [NR-eGR] metal3 has single uniform track structure
[08/07 15:54:18     87s] (I)       ===========================================================================
[08/07 15:54:18     87s] (I)       == Report All Rule Vias ==
[08/07 15:54:18     87s] (I)       ===========================================================================
[08/07 15:54:18     87s] (I)        Via Rule : (Default)
[08/07 15:54:18     87s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[08/07 15:54:18     87s] (I)       ---------------------------------------------------------------------------
[08/07 15:54:18     87s] (I)        1    1 : M2_M1                       1 : M2_M1                    
[08/07 15:54:18     87s] (I)        2    2 : M3_M2                       2 : M3_M2                    
[08/07 15:54:18     87s] (I)        3    0 : ---                         0 : ---                      
[08/07 15:54:18     87s] (I)       ===========================================================================
[08/07 15:54:18     87s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1079.90 MB )
[08/07 15:54:18     87s] [NR-eGR] Read 408 PG shapes
[08/07 15:54:18     87s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1079.90 MB )
[08/07 15:54:18     87s] [NR-eGR] #Routing Blockages  : 0
[08/07 15:54:18     87s] [NR-eGR] #Instance Blockages : 3186
[08/07 15:54:18     87s] [NR-eGR] #PG Blockages       : 408
[08/07 15:54:18     87s] [NR-eGR] #Bump Blockages     : 0
[08/07 15:54:18     87s] [NR-eGR] #Boundary Blockages : 0
[08/07 15:54:18     87s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[08/07 15:54:18     87s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[08/07 15:54:18     87s] (I)       readDataFromPlaceDB
[08/07 15:54:18     87s] (I)       Read net information..
[08/07 15:54:18     87s] [NR-eGR] Read numTotalNets=22124  numIgnoredNets=0
[08/07 15:54:18     87s] (I)       Read testcase time = 0.000 seconds
[08/07 15:54:18     87s] 
[08/07 15:54:18     87s] (I)       early_global_route_priority property id does not exist.
[08/07 15:54:18     87s] (I)       Start initializing grid graph
[08/07 15:54:18     87s] (I)       End initializing grid graph
[08/07 15:54:18     87s] (I)       Model blockages into capacity
[08/07 15:54:18     87s] (I)       Read Num Blocks=27630  Num Prerouted Wires=0  Num CS=0
[08/07 15:54:18     87s] (I)       Started Modeling ( Curr Mem: 1084.80 MB )
[08/07 15:54:18     87s] (I)       Started Modeling Layer 1 ( Curr Mem: 1084.80 MB )
[08/07 15:54:18     87s] (I)       Started Modeling Layer 2 ( Curr Mem: 1084.80 MB )
[08/07 15:54:18     87s] (I)       Layer 1 (V) : #blockages 27630 : #preroutes 0
[08/07 15:54:18     87s] (I)       Finished Modeling Layer 2 ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1084.80 MB )
[08/07 15:54:18     87s] (I)       Started Modeling Layer 3 ( Curr Mem: 1084.80 MB )
[08/07 15:54:18     87s] (I)       Layer 2 (H) : #blockages 0 : #preroutes 0
[08/07 15:54:18     87s] (I)       Finished Modeling Layer 3 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1084.80 MB )
[08/07 15:54:18     87s] (I)       Finished Modeling ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1084.80 MB )
[08/07 15:54:18     87s] (I)       -- layer congestion ratio --
[08/07 15:54:18     87s] (I)       Layer 1 : 0.100000
[08/07 15:54:18     87s] (I)       Layer 2 : 0.700000
[08/07 15:54:18     87s] (I)       Layer 3 : 0.700000
[08/07 15:54:18     87s] (I)       ----------------------------
[08/07 15:54:18     87s] (I)       Number of ignored nets = 0
[08/07 15:54:18     87s] (I)       Number of fixed nets = 0.  Ignored: Yes
[08/07 15:54:18     87s] (I)       Number of clock nets = 1.  Ignored: No
[08/07 15:54:18     87s] (I)       Number of analog nets = 0.  Ignored: Yes
[08/07 15:54:18     87s] (I)       Number of special nets = 0.  Ignored: Yes
[08/07 15:54:18     87s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[08/07 15:54:18     87s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[08/07 15:54:18     87s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[08/07 15:54:18     87s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[08/07 15:54:18     87s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[08/07 15:54:18     87s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[08/07 15:54:18     87s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1084.8 MB
[08/07 15:54:18     87s] (I)       Ndr track 0 does not exist
[08/07 15:54:18     87s] (I)       Layer1  viaCost=200.00
[08/07 15:54:18     87s] (I)       Layer2  viaCost=100.00
[08/07 15:54:18     87s] (I)       ---------------------Grid Graph Info--------------------
[08/07 15:54:18     87s] (I)       Routing area        : (0, 0) - (6000000, 6000000)
[08/07 15:54:18     87s] (I)       Core area           : (40800, 42000) - (5959200, 5958000)
[08/07 15:54:18     87s] (I)       Site width          :  2400  (dbu)
[08/07 15:54:18     87s] (I)       Row height          : 30000  (dbu)
[08/07 15:54:18     87s] (I)       GCell row height    : 30000  (dbu)
[08/07 15:54:18     87s] (I)       GCell width         : 30000  (dbu)
[08/07 15:54:18     87s] (I)       GCell height        : 30000  (dbu)
[08/07 15:54:18     87s] (I)       Grid                :   200   200     3
[08/07 15:54:18     87s] (I)       Layer numbers       :     1     2     3
[08/07 15:54:18     87s] (I)       Vertical capacity   :     0 30000     0
[08/07 15:54:18     87s] (I)       Horizontal capacity :     0     0 30000
[08/07 15:54:18     87s] (I)       Default wire width  :   900   900  1500
[08/07 15:54:18     87s] (I)       Default wire space  :   900   900   900
[08/07 15:54:18     87s] (I)       Default wire pitch  :  1800  1800  2400
[08/07 15:54:18     87s] (I)       Default pitch size  :  1800  2400  3000
[08/07 15:54:18     87s] (I)       First track coord   :     0  1200  1500
[08/07 15:54:18     87s] (I)       Num tracks per GCell: 16.67 12.50 10.00
[08/07 15:54:18     87s] (I)       Total num of tracks :     0  2500  2000
[08/07 15:54:18     87s] (I)       Num of masks        :     1     1     1
[08/07 15:54:18     87s] (I)       Num of trim masks   :     0     0     0
[08/07 15:54:18     87s] (I)       --------------------------------------------------------
[08/07 15:54:18     87s] 
[08/07 15:54:18     87s] [NR-eGR] ============ Routing rule table ============
[08/07 15:54:18     87s] [NR-eGR] Rule id: 0  Nets: 22124 
[08/07 15:54:18     87s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[08/07 15:54:18     87s] (I)       Pitch:  L1=1800  L2=2400  L3=3000
[08/07 15:54:18     87s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1
[08/07 15:54:18     87s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1
[08/07 15:54:18     87s] [NR-eGR] ========================================
[08/07 15:54:18     87s] [NR-eGR] 
[08/07 15:54:18     87s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[08/07 15:54:18     87s] (I)       blocked tracks on layer2 : = 21949 / 500000 (4.39%)
[08/07 15:54:18     87s] (I)       blocked tracks on layer3 : = 0 / 400000 (0.00%)
[08/07 15:54:18     87s] (I)       After initializing earlyGlobalRoute syMemory usage = 1084.8 MB
[08/07 15:54:18     87s] (I)       Finished Loading and Dumping File ( CPU: 0.13 sec, Real: 0.11 sec, Curr Mem: 1084.80 MB )
[08/07 15:54:18     87s] (I)       Started Global Routing ( Curr Mem: 1084.80 MB )
[08/07 15:54:18     87s] (I)       ============= Initialization =============
[08/07 15:54:18     87s] (I)       totalPins=69933  totalGlobalPin=66687 (95.36%)
[08/07 15:54:18     87s] (I)       Started Build MST ( Curr Mem: 1084.80 MB )
[08/07 15:54:18     87s] (I)       Generate topology with single threads
[08/07 15:54:18     87s] (I)       Finished Build MST ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1084.80 MB )
[08/07 15:54:18     87s] (I)       total 2D Cap : 885290 = (400000 H, 485290 V)
[08/07 15:54:18     87s] (I)       #blocked areas for congestion spreading : 0
[08/07 15:54:18     87s] [NR-eGR] Layer group 1: route 22124 net(s) in layer range [2, 3]
[08/07 15:54:18     87s] (I)       ============  Phase 1a Route ============
[08/07 15:54:18     87s] (I)       Started Phase 1a ( Curr Mem: 1084.80 MB )
[08/07 15:54:18     87s] (I)       Finished Phase 1a ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1084.80 MB )
[08/07 15:54:18     87s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1084.80 MB )
[08/07 15:54:18     87s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[08/07 15:54:18     87s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1084.80 MB )
[08/07 15:54:18     87s] (I)       Usage: 160460 = (81091 H, 79369 V) = (20.27% H, 16.35% V) = (2.433e+06um H, 2.381e+06um V)
[08/07 15:54:18     87s] (I)       
[08/07 15:54:18     87s] (I)       ============  Phase 1b Route ============
[08/07 15:54:18     87s] (I)       Started Phase 1b ( Curr Mem: 1084.80 MB )
[08/07 15:54:18     87s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1084.80 MB )
[08/07 15:54:18     87s] (I)       Usage: 160506 = (81118 H, 79388 V) = (20.28% H, 16.36% V) = (2.434e+06um H, 2.382e+06um V)
[08/07 15:54:18     87s] (I)       
[08/07 15:54:18     87s] (I)       earlyGlobalRoute overflow of layer group 1: 0.01% H + 0.01% V. EstWL: 4.815180e+06um
[08/07 15:54:18     87s] (I)       ============  Phase 1c Route ============
[08/07 15:54:18     87s] (I)       Started Phase 1c ( Curr Mem: 1084.80 MB )
[08/07 15:54:18     87s] (I)       Level2 Grid: 40 x 40
[08/07 15:54:18     87s] (I)       Started Two Level Routing ( Curr Mem: 1084.80 MB )
[08/07 15:54:18     88s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1084.80 MB )
[08/07 15:54:18     88s] (I)       Current Two Level Routing (Strong)[Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1084.80 MB )
[08/07 15:54:18     88s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1084.80 MB )
[08/07 15:54:18     88s] (I)       Finished Phase 1c ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1084.80 MB )
[08/07 15:54:18     88s] (I)       Usage: 160506 = (81118 H, 79388 V) = (20.28% H, 16.36% V) = (2.434e+06um H, 2.382e+06um V)
[08/07 15:54:18     88s] (I)       
[08/07 15:54:18     88s] (I)       ============  Phase 1d Route ============
[08/07 15:54:18     88s] (I)       Started Phase 1d ( Curr Mem: 1084.80 MB )
[08/07 15:54:18     88s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1084.80 MB )
[08/07 15:54:18     88s] (I)       Usage: 160513 = (81118 H, 79395 V) = (20.28% H, 16.36% V) = (2.434e+06um H, 2.382e+06um V)
[08/07 15:54:18     88s] (I)       
[08/07 15:54:18     88s] (I)       ============  Phase 1e Route ============
[08/07 15:54:18     88s] (I)       Started Phase 1e ( Curr Mem: 1084.80 MB )
[08/07 15:54:18     88s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1084.80 MB )
[08/07 15:54:18     88s] (I)       Usage: 160513 = (81118 H, 79395 V) = (20.28% H, 16.36% V) = (2.434e+06um H, 2.382e+06um V)
[08/07 15:54:18     88s] (I)       
[08/07 15:54:18     88s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.02% H + 0.00% V. EstWL: 4.815390e+06um
[08/07 15:54:18     88s] [NR-eGR] 
[08/07 15:54:18     88s] (I)       Current Phase 1l[Initialization] ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1084.80 MB )
[08/07 15:54:18     88s] (I)       Running layer assignment with 1 threads
[08/07 15:54:18     88s] (I)       Finished Phase 1l ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 1084.80 MB )
[08/07 15:54:18     88s] (I)       ============  Phase 1l Route ============
[08/07 15:54:18     88s] (I)       
[08/07 15:54:18     88s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[08/07 15:54:18     88s] [NR-eGR]                        OverCon            
[08/07 15:54:18     88s] [NR-eGR]                         #Gcell     %Gcell
[08/07 15:54:18     88s] [NR-eGR]       Layer                (1)    OverCon 
[08/07 15:54:18     88s] [NR-eGR] ----------------------------------------------
[08/07 15:54:18     88s] [NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[08/07 15:54:18     88s] [NR-eGR]  metal2  (2)         1( 0.00%)   ( 0.00%) 
[08/07 15:54:18     88s] [NR-eGR]  metal3  (3)         6( 0.02%)   ( 0.02%) 
[08/07 15:54:18     88s] [NR-eGR] ----------------------------------------------
[08/07 15:54:18     88s] [NR-eGR] Total                7( 0.01%)   ( 0.01%) 
[08/07 15:54:18     88s] [NR-eGR] 
[08/07 15:54:18     88s] (I)       Finished Global Routing ( CPU: 0.14 sec, Real: 0.14 sec, Curr Mem: 1084.80 MB )
[08/07 15:54:18     88s] (I)       total 2D Cap : 887246 = (400000 H, 487246 V)
[08/07 15:54:18     88s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.01% H + 0.00% V
[08/07 15:54:18     88s] [NR-eGR] Overflow after earlyGlobalRoute 0.01% H + 0.00% V
[08/07 15:54:18     88s] (I)       ============= track Assignment ============
[08/07 15:54:18     88s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1084.80 MB )
[08/07 15:54:18     88s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1084.80 MB )
[08/07 15:54:18     88s] (I)       Started Greedy Track Assignment ( Curr Mem: 1084.80 MB )
[08/07 15:54:18     88s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer4, numCutBoxes=0)
[08/07 15:54:18     88s] (I)       Running track assignment with 1 threads
[08/07 15:54:18     88s] (I)       Current Greedy Track Assignment[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1084.80 MB )
[08/07 15:54:18     88s] (I)       Run Multi-thread track assignment
[08/07 15:54:18     88s] (I)       Finished Greedy Track Assignment ( CPU: 0.23 sec, Real: 0.22 sec, Curr Mem: 1084.80 MB )
[08/07 15:54:19     88s] [NR-eGR] --------------------------------------------------------------------------
[08/07 15:54:19     88s] [NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 69933
[08/07 15:54:19     88s] [NR-eGR] metal2  (2V) length: 2.554326e+06um, number of vias: 105744
[08/07 15:54:19     88s] [NR-eGR] metal3  (3H) length: 2.502161e+06um, number of vias: 0
[08/07 15:54:19     88s] [NR-eGR] Total length: 5.056487e+06um, number of vias: 175677
[08/07 15:54:19     88s] [NR-eGR] --------------------------------------------------------------------------
[08/07 15:54:19     88s] [NR-eGR] Total eGR-routed clock nets wire length: 6.418080e+04um 
[08/07 15:54:19     88s] [NR-eGR] --------------------------------------------------------------------------
[08/07 15:54:19     88s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.65 sec, Real: 0.63 sec, Curr Mem: 1081.80 MB )
[08/07 15:54:19     88s] Extraction called for design 'riscv' of instances=21696 and nets=22225 using extraction engine 'preRoute' .
[08/07 15:54:19     88s] PreRoute RC Extraction called for design riscv.
[08/07 15:54:19     88s] RC Extraction called in multi-corner(1) mode.
[08/07 15:54:19     88s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[08/07 15:54:19     88s] Type 'man IMPEXT-6197' for more detail.
[08/07 15:54:19     88s] RCMode: PreRoute
[08/07 15:54:19     88s]       RC Corner Indexes            0   
[08/07 15:54:19     88s] Capacitance Scaling Factor   : 1.00000 
[08/07 15:54:19     88s] Resistance Scaling Factor    : 1.00000 
[08/07 15:54:19     88s] Clock Cap. Scaling Factor    : 1.00000 
[08/07 15:54:19     88s] Clock Res. Scaling Factor    : 1.00000 
[08/07 15:54:19     88s] Shrink Factor                : 1.00000
[08/07 15:54:19     88s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[08/07 15:54:19     88s] LayerId::1 widthSet size::1
[08/07 15:54:19     88s] LayerId::2 widthSet size::1
[08/07 15:54:19     88s] LayerId::3 widthSet size::1
[08/07 15:54:19     88s] Updating RC grid for preRoute extraction ...
[08/07 15:54:19     88s] Initializing multi-corner resistance tables ...
[08/07 15:54:19     88s] Preroute length aware model : LLS: 2-1 ; HLS: 4-3 ; rDens: 0.351906 ; uaWl: 1.000000 ; uaWlH: 1.000000 ; aWlH: 0.000000 ; Pmax: 0.939400 ; wcR: 1.000000 ; newSi: 0.097500 ; pMod: 77 ; 
[08/07 15:54:19     88s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1081.801M)
[08/07 15:54:19     88s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1081.8M
[08/07 15:54:19     88s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1081.8M
[08/07 15:54:19     88s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1083.7M
[08/07 15:54:19     88s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.000, MEM:1083.7M
[08/07 15:54:19     88s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.020, REAL:0.014, MEM:1083.7M
[08/07 15:54:19     88s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.018, MEM:1083.7M
[08/07 15:54:19     88s] Starting delay calculation for Setup views
[08/07 15:54:19     88s] #################################################################################
[08/07 15:54:19     88s] # Design Stage: PreRoute
[08/07 15:54:19     88s] # Design Name: riscv
[08/07 15:54:19     88s] # Design Mode: 250nm
[08/07 15:54:19     88s] # Analysis Mode: MMMC OCV 
[08/07 15:54:19     88s] # Parasitics Mode: No SPEF/RCDB
[08/07 15:54:19     88s] # Signoff Settings: SI Off 
[08/07 15:54:19     88s] #################################################################################
[08/07 15:54:19     89s] Calculate early delays in OCV mode...
[08/07 15:54:19     89s] Calculate late delays in OCV mode...
[08/07 15:54:19     89s] Topological Sorting (REAL = 0:00:00.0, MEM = 1088.1M, InitMEM = 1084.7M)
[08/07 15:54:19     89s] Start delay calculation (fullDC) (1 T). (MEM=1088.05)
[08/07 15:54:20     89s] End AAE Lib Interpolated Model. (MEM=1107.78 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/07 15:54:20     89s] First Iteration Infinite Tw... 
[08/07 15:54:20     89s] **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'M2_M1' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
[08/07 15:54:20     89s] **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'M3_M2' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
[08/07 15:54:25     94s] Total number of fetched objects 22219
[08/07 15:54:25     94s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/07 15:54:25     94s] End delay calculation. (MEM=1156.55 CPU=0:00:04.2 REAL=0:00:05.0)
[08/07 15:54:25     94s] End delay calculation (fullDC). (MEM=1139.01 CPU=0:00:05.3 REAL=0:00:06.0)
[08/07 15:54:25     94s] *** CDM Built up (cpu=0:00:05.9  real=0:00:06.0  mem= 1139.0M) ***
[08/07 15:54:25     94s] *** Done Building Timing Graph (cpu=0:00:06.3 real=0:00:06.0 totSessionCpu=0:01:35 mem=1139.0M)
[08/07 15:54:26     95s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 setup_func 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|-119.874 |
|           TNS (ns):|-1.2e+05 |
|    Violating Paths:|  1024   |
|          All Paths:|  1121   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    612 (612)     |  -12.993   |    612 (612)     |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 19.215%
------------------------------------------------------------
**optDesign ... cpu = 0:00:09, real = 0:00:09, mem = 911.3M, totSessionCpu=0:01:36 **
[08/07 15:54:26     95s] ** INFO : this run is activating medium effort placeOptDesign flow
[08/07 15:54:26     95s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[08/07 15:54:26     95s] ### Creating PhyDesignMc. totSessionCpu=0:01:36 mem=1120.3M
[08/07 15:54:26     95s] OPERPROF: Starting DPlace-Init at level 1, MEM:1120.3M
[08/07 15:54:26     95s] z: 2, totalTracks: 1
[08/07 15:54:26     95s] #spOpts: N=250 minPadR=1.1 mergeVia=F 
[08/07 15:54:26     95s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1120.3M
[08/07 15:54:26     95s] OPERPROF:     Starting CMU at level 3, MEM:1120.3M
[08/07 15:54:26     95s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.002, MEM:1120.3M
[08/07 15:54:26     95s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.013, MEM:1120.3M
[08/07 15:54:26     95s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1120.3MB).
[08/07 15:54:26     95s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.035, MEM:1120.3M
[08/07 15:54:26     95s] TotalInstCnt at PhyDesignMc Initialization: 21,696
[08/07 15:54:26     95s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:36 mem=1120.3M
[08/07 15:54:26     95s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1120.3M
[08/07 15:54:26     95s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.030, REAL:0.037, MEM:1120.3M
[08/07 15:54:26     95s] TotalInstCnt at PhyDesignMc Destruction: 21,696
[08/07 15:54:26     95s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[08/07 15:54:26     95s] ### Creating PhyDesignMc. totSessionCpu=0:01:36 mem=1120.3M
[08/07 15:54:26     95s] OPERPROF: Starting DPlace-Init at level 1, MEM:1120.3M
[08/07 15:54:26     95s] z: 2, totalTracks: 1
[08/07 15:54:26     95s] #spOpts: N=250 minPadR=1.1 mergeVia=F 
[08/07 15:54:26     95s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1120.3M
[08/07 15:54:26     95s] OPERPROF:     Starting CMU at level 3, MEM:1120.3M
[08/07 15:54:26     95s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:1120.3M
[08/07 15:54:26     95s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.014, MEM:1120.3M
[08/07 15:54:26     95s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1120.3MB).
[08/07 15:54:26     95s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.035, MEM:1120.3M
[08/07 15:54:26     95s] TotalInstCnt at PhyDesignMc Initialization: 21,696
[08/07 15:54:26     95s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:36 mem=1120.3M
[08/07 15:54:26     95s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1120.3M
[08/07 15:54:26     95s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.040, REAL:0.037, MEM:1120.3M
[08/07 15:54:26     95s] TotalInstCnt at PhyDesignMc Destruction: 21,696
[08/07 15:54:26     95s] *** Starting optimizing excluded clock nets MEM= 1120.3M) ***
[08/07 15:54:26     95s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1120.3M) ***
[08/07 15:54:26     95s] The useful skew maximum allowed delay is: 0.3
[08/07 15:54:27     96s] Deleting Lib Analyzer.
[08/07 15:54:27     96s] Info: 1 clock net  excluded from IPO operation.
[08/07 15:54:27     96s] ### Creating LA Mngr. totSessionCpu=0:01:37 mem=1122.3M
[08/07 15:54:27     96s] ### Creating LA Mngr, finished. totSessionCpu=0:01:37 mem=1122.3M
[08/07 15:54:27     96s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[08/07 15:54:27     96s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:36.5/0:01:38.2 (1.0), mem = 1122.3M
[08/07 15:54:27     96s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.18149.1
[08/07 15:54:27     96s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[08/07 15:54:27     96s] ### Creating PhyDesignMc. totSessionCpu=0:01:37 mem=1130.3M
[08/07 15:54:27     96s] OPERPROF: Starting DPlace-Init at level 1, MEM:1130.3M
[08/07 15:54:27     96s] z: 2, totalTracks: 1
[08/07 15:54:27     96s] #spOpts: N=250 minPadR=1.1 mergeVia=F 
[08/07 15:54:27     96s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1130.3M
[08/07 15:54:27     96s] OPERPROF:     Starting CMU at level 3, MEM:1130.3M
[08/07 15:54:27     96s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.002, MEM:1130.3M
[08/07 15:54:27     96s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.013, MEM:1130.3M
[08/07 15:54:27     96s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1130.3MB).
[08/07 15:54:27     96s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.033, MEM:1130.3M
[08/07 15:54:27     96s] TotalInstCnt at PhyDesignMc Initialization: 21,696
[08/07 15:54:27     96s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:37 mem=1130.3M
[08/07 15:54:27     96s] ### Creating TopoMgr, started
[08/07 15:54:27     96s] ### Creating TopoMgr, finished
[08/07 15:54:27     96s] 
[08/07 15:54:27     96s] Footprint cell information for calculating maxBufDist
[08/07 15:54:27     96s] *info: There are 3 candidate Buffer cells
[08/07 15:54:27     96s] *info: There are 4 candidate Inverter cells
[08/07 15:54:27     96s] 
[08/07 15:54:27     97s] ### Creating RouteCongInterface, started
[08/07 15:54:27     97s] 
[08/07 15:54:27     97s] Creating Lib Analyzer ...
[08/07 15:54:27     97s] Total number of usable buffers from Lib Analyzer: 3 ( BUFX2 BUFX4 CLKBUF1)
[08/07 15:54:27     97s] Total number of usable inverters from Lib Analyzer: 4 ( INVX2 INVX1 INVX4 INVX8)
[08/07 15:54:27     97s] Total number of usable delay cells from Lib Analyzer: 2 ( CLKBUF2 CLKBUF3)
[08/07 15:54:27     97s] 
[08/07 15:54:27     97s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:37 mem=1191.6M
[08/07 15:54:27     97s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:37 mem=1191.6M
[08/07 15:54:27     97s] Creating Lib Analyzer, finished. 
[08/07 15:54:27     97s] 
[08/07 15:54:27     97s] #optDebug: {2, 0.429, 0.8500} {3, 0.429, 0.8500} 
[08/07 15:54:27     97s] 
[08/07 15:54:27     97s] #optDebug: {0, 1.200}
[08/07 15:54:27     97s] ### Creating RouteCongInterface, finished
[08/07 15:54:28     98s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1210.7M
[08/07 15:54:28     98s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1210.7M
[08/07 15:54:28     98s] 
[08/07 15:54:28     98s] Netlist preparation processing... 
[08/07 15:54:28     98s] Removed 0 instance
[08/07 15:54:28     98s] *info: Marking 0 isolation instances dont touch
[08/07 15:54:28     98s] *info: Marking 0 level shifter instances dont touch
[08/07 15:54:28     98s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1191.6M
[08/07 15:54:29     98s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.040, REAL:0.039, MEM:1191.6M
[08/07 15:54:29     98s] TotalInstCnt at PhyDesignMc Destruction: 21,696
[08/07 15:54:29     98s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.18149.1
[08/07 15:54:29     98s] *** AreaOpt [finish] : cpu/real = 0:00:01.8/0:00:01.8 (1.0), totSession cpu/real = 0:01:38.3/0:01:40.1 (1.0), mem = 1191.6M
[08/07 15:54:29     98s] 
[08/07 15:54:29     98s] =============================================================================================
[08/07 15:54:29     98s]  Step TAT Report for SimplifyNetlist #1
[08/07 15:54:29     98s] =============================================================================================
[08/07 15:54:29     98s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/07 15:54:29     98s] ---------------------------------------------------------------------------------------------
[08/07 15:54:29     98s] [ LibAnalyzerInit        ]      1   0:00:00.2  (   7.8 % )     0:00:00.2 /  0:00:00.2    1.0
[08/07 15:54:29     98s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    3.8
[08/07 15:54:29     98s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   7.3 % )     0:00:00.1 /  0:00:00.1    1.0
[08/07 15:54:29     98s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   2.7 % )     0:00:00.2 /  0:00:00.2    1.0
[08/07 15:54:29     98s] [ SteinerInterfaceInit   ]      1   0:00:00.4  (  21.8 % )     0:00:00.4 /  0:00:00.4    1.0
[08/07 15:54:29     98s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/07 15:54:29     98s] [ MISC                   ]          0:00:01.2  (  60.3 % )     0:00:01.2 /  0:00:01.2    1.0
[08/07 15:54:29     98s] ---------------------------------------------------------------------------------------------
[08/07 15:54:29     98s]  SimplifyNetlist #1 TOTAL           0:00:01.9  ( 100.0 % )     0:00:01.9 /  0:00:01.9    1.0
[08/07 15:54:29     98s] ---------------------------------------------------------------------------------------------
[08/07 15:54:29     98s] 
[08/07 15:54:29     98s] Deleting Lib Analyzer.
[08/07 15:54:29     98s] Begin: GigaOpt high fanout net optimization
[08/07 15:54:29     98s] GigaOpt HFN: use maxLocalDensity 1.2
[08/07 15:54:29     98s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[08/07 15:54:29     98s] Info: 1 clock net  excluded from IPO operation.
[08/07 15:54:29     98s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:38.9/0:01:40.6 (1.0), mem = 1166.6M
[08/07 15:54:29     98s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.18149.2
[08/07 15:54:29     98s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[08/07 15:54:29     98s] ### Creating PhyDesignMc. totSessionCpu=0:01:39 mem=1166.6M
[08/07 15:54:29     98s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[08/07 15:54:29     98s] OPERPROF: Starting DPlace-Init at level 1, MEM:1166.6M
[08/07 15:54:29     98s] z: 2, totalTracks: 1
[08/07 15:54:29     98s] #spOpts: N=250 minPadR=1.1 mergeVia=F 
[08/07 15:54:29     98s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1166.6M
[08/07 15:54:29     98s] OPERPROF:     Starting CMU at level 3, MEM:1166.6M
[08/07 15:54:29     98s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:1166.6M
[08/07 15:54:29     98s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.019, MEM:1166.6M
[08/07 15:54:29     98s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1166.6MB).
[08/07 15:54:29     98s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.042, MEM:1166.6M
[08/07 15:54:29     99s] TotalInstCnt at PhyDesignMc Initialization: 21,696
[08/07 15:54:29     99s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:39 mem=1166.6M
[08/07 15:54:29     99s] ### Creating RouteCongInterface, started
[08/07 15:54:29     99s] 
[08/07 15:54:29     99s] Creating Lib Analyzer ...
[08/07 15:54:29     99s] Total number of usable buffers from Lib Analyzer: 3 ( BUFX2 BUFX4 CLKBUF1)
[08/07 15:54:29     99s] Total number of usable inverters from Lib Analyzer: 4 ( INVX2 INVX1 INVX4 INVX8)
[08/07 15:54:29     99s] Total number of usable delay cells from Lib Analyzer: 2 ( CLKBUF2 CLKBUF3)
[08/07 15:54:29     99s] 
[08/07 15:54:29     99s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:39 mem=1166.6M
[08/07 15:54:29     99s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:39 mem=1166.6M
[08/07 15:54:29     99s] Creating Lib Analyzer, finished. 
[08/07 15:54:29     99s] 
[08/07 15:54:29     99s] #optDebug: {2, 0.429, 0.7481} {3, 0.429, 0.7481} 
[08/07 15:54:29     99s] 
[08/07 15:54:29     99s] #optDebug: {0, 1.200}
[08/07 15:54:29     99s] ### Creating RouteCongInterface, finished
[08/07 15:54:30     99s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[08/07 15:54:30     99s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1166.6M
[08/07 15:54:30    100s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.040, REAL:0.041, MEM:1166.6M
[08/07 15:54:30    100s] TotalInstCnt at PhyDesignMc Destruction: 21,696
[08/07 15:54:30    100s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.18149.2
[08/07 15:54:30    100s] *** DrvOpt [finish] : cpu/real = 0:00:01.1/0:00:01.1 (1.0), totSession cpu/real = 0:01:40.0/0:01:41.8 (1.0), mem = 1166.6M
[08/07 15:54:30    100s] 
[08/07 15:54:30    100s] =============================================================================================
[08/07 15:54:30    100s]  Step TAT Report for DrvOpt #1
[08/07 15:54:30    100s] =============================================================================================
[08/07 15:54:30    100s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/07 15:54:30    100s] ---------------------------------------------------------------------------------------------
[08/07 15:54:30    100s] [ LibAnalyzerInit        ]      1   0:00:00.2  (  13.0 % )     0:00:00.2 /  0:00:00.2    1.0
[08/07 15:54:30    100s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[08/07 15:54:30    100s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (  13.2 % )     0:00:00.2 /  0:00:00.2    1.0
[08/07 15:54:30    100s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   4.2 % )     0:00:00.2 /  0:00:00.2    1.0
[08/07 15:54:30    100s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/07 15:54:30    100s] [ DrvFindVioNets         ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[08/07 15:54:30    100s] [ MISC                   ]          0:00:00.8  (  69.0 % )     0:00:00.8 /  0:00:00.8    1.0
[08/07 15:54:30    100s] ---------------------------------------------------------------------------------------------
[08/07 15:54:30    100s]  DrvOpt #1 TOTAL                    0:00:01.2  ( 100.0 % )     0:00:01.2 /  0:00:01.2    1.0
[08/07 15:54:30    100s] ---------------------------------------------------------------------------------------------
[08/07 15:54:30    100s] 
[08/07 15:54:30    100s] GigaOpt HFN: restore maxLocalDensity to 0.98
[08/07 15:54:30    100s] End: GigaOpt high fanout net optimization
[08/07 15:54:30    100s] Begin: GigaOpt DRV Optimization
[08/07 15:54:30    100s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 3.0 -numThreads 1 -largeScaleFixing -maxIter 2 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[08/07 15:54:30    100s] Info: 1 clock net  excluded from IPO operation.
[08/07 15:54:30    100s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:40.1/0:01:41.8 (1.0), mem = 1166.6M
[08/07 15:54:30    100s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.18149.3
[08/07 15:54:30    100s] PhyDesignGrid: maxLocalDensity 3.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[08/07 15:54:30    100s] ### Creating PhyDesignMc. totSessionCpu=0:01:40 mem=1166.6M
[08/07 15:54:30    100s] OPERPROF: Starting DPlace-Init at level 1, MEM:1166.6M
[08/07 15:54:30    100s] z: 2, totalTracks: 1
[08/07 15:54:30    100s] #spOpts: N=250 minPadR=1.1 mergeVia=F 
[08/07 15:54:30    100s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1166.6M
[08/07 15:54:30    100s] OPERPROF:     Starting CMU at level 3, MEM:1166.6M
[08/07 15:54:30    100s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:1166.6M
[08/07 15:54:30    100s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.015, MEM:1166.6M
[08/07 15:54:30    100s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1166.6MB).
[08/07 15:54:30    100s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.040, MEM:1166.6M
[08/07 15:54:30    100s] TotalInstCnt at PhyDesignMc Initialization: 21,696
[08/07 15:54:30    100s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:40 mem=1166.6M
[08/07 15:54:30    100s] ### Creating RouteCongInterface, started
[08/07 15:54:31    100s] 
[08/07 15:54:31    100s] #optDebug: {2, 0.429, 0.7481} {3, 0.429, 0.7481} 
[08/07 15:54:31    100s] 
[08/07 15:54:31    100s] #optDebug: {0, 1.200}
[08/07 15:54:31    100s] ### Creating RouteCongInterface, finished
[08/07 15:54:31    101s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1185.7M
[08/07 15:54:31    101s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1185.7M
[08/07 15:54:31    101s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[08/07 15:54:31    101s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[08/07 15:54:31    101s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[08/07 15:54:31    101s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[08/07 15:54:31    101s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[08/07 15:54:32    101s] Info: violation cost 1437.811279 (cap = 1436.811279, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 1.000000, glitch 0.000000)
[08/07 15:54:32    101s] |     0|     0|     0.00|   757|   757|   -13.08|     0|     0|     0|     0|  -119.87|-1.20e+05|       0|       0|       0|  19.21|          |         |
[08/07 15:54:48    117s] Info: violation cost 3.147516 (cap = 3.147516, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[08/07 15:54:48    117s] |     0|     0|     0.00|     9|     9|    -1.75|     0|     0|     0|     0|   -45.44|-45207.66|     731|     132|     149|  19.83| 0:00:16.0|  1257.8M|
[08/07 15:54:48    117s] Info: violation cost 3.147516 (cap = 3.147516, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[08/07 15:54:48    117s] |     0|     0|     0.00|     9|     9|    -1.75|     0|     0|     0|     0|   -45.44|-45207.66|       0|       0|       0|  19.83| 0:00:00.0|  1257.8M|
[08/07 15:54:48    117s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[08/07 15:54:48    117s] 
[08/07 15:54:48    117s] ###############################################################################
[08/07 15:54:48    117s] #
[08/07 15:54:48    117s] #  Large fanout net report:  
[08/07 15:54:48    117s] #     - there is 0 high fanout ( > 75) net in the design. (excluding clock nets)
[08/07 15:54:48    117s] #     - current density: 19.83
[08/07 15:54:48    117s] #
[08/07 15:54:48    117s] #  List of high fanout nets:
[08/07 15:54:48    117s] #
[08/07 15:54:48    117s] ###############################################################################
[08/07 15:54:48    117s] 
[08/07 15:54:48    117s] 
[08/07 15:54:48    117s] =======================================================================
[08/07 15:54:48    117s]                 Reasons for remaining drv violations
[08/07 15:54:48    117s] =======================================================================
[08/07 15:54:48    117s] *info: Total 9 net(s) have violations which can't be fixed by DRV optimization.
[08/07 15:54:48    117s] 
[08/07 15:54:48    117s] MultiBuffering failure reasons
[08/07 15:54:48    117s] ------------------------------------------------
[08/07 15:54:48    117s] *info:     9 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.
[08/07 15:54:48    117s] 
[08/07 15:54:48    117s] 
[08/07 15:54:48    117s] *** Finish DRV Fixing (cpu=0:00:16.6 real=0:00:17.0 mem=1257.8M) ***
[08/07 15:54:48    117s] 
[08/07 15:54:48    117s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1238.8M
[08/07 15:54:48    117s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.040, REAL:0.039, MEM:1238.8M
[08/07 15:54:48    117s] TotalInstCnt at PhyDesignMc Destruction: 22,559
[08/07 15:54:48    117s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.18149.3
[08/07 15:54:48    117s] *** DrvOpt [finish] : cpu/real = 0:00:17.6/0:00:17.7 (1.0), totSession cpu/real = 0:01:57.7/0:01:59.5 (1.0), mem = 1238.8M
[08/07 15:54:48    117s] 
[08/07 15:54:48    117s] =============================================================================================
[08/07 15:54:48    117s]  Step TAT Report for DrvOpt #2
[08/07 15:54:48    117s] =============================================================================================
[08/07 15:54:48    117s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/07 15:54:48    117s] ---------------------------------------------------------------------------------------------
[08/07 15:54:48    117s] [ SlackTraversorInit     ]      1   0:00:00.1  (   0.7 % )     0:00:00.1 /  0:00:00.1    0.9
[08/07 15:54:48    117s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    4.3
[08/07 15:54:48    117s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   0.9 % )     0:00:00.2 /  0:00:00.2    1.0
[08/07 15:54:48    117s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.0    1.0
[08/07 15:54:48    117s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/07 15:54:48    117s] [ OptSingleIteration     ]      2   0:00:00.0  (   0.0 % )     0:00:15.9 /  0:00:15.8    1.0
[08/07 15:54:48    117s] [ OptGetWeight           ]     10   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/07 15:54:48    117s] [ OptEval                ]     10   0:00:02.3  (  12.8 % )     0:00:02.3 /  0:00:02.3    1.0
[08/07 15:54:48    117s] [ OptCommit              ]     10   0:00:00.5  (   2.9 % )     0:00:00.5 /  0:00:00.5    1.0
[08/07 15:54:48    117s] [ IncrTimingUpdate       ]      9   0:00:03.8  (  21.7 % )     0:00:03.8 /  0:00:03.8    1.0
[08/07 15:54:48    117s] [ PostCommitDelayUpdate  ]      9   0:00:00.9  (   5.3 % )     0:00:09.3 /  0:00:09.2    1.0
[08/07 15:54:48    117s] [ IncrDelayCalc          ]    170   0:00:08.3  (  47.0 % )     0:00:08.3 /  0:00:08.3    1.0
[08/07 15:54:48    117s] [ DrvFindVioNets         ]      3   0:00:00.6  (   3.1 % )     0:00:00.6 /  0:00:00.6    1.0
[08/07 15:54:48    117s] [ DrvComputeSummary      ]      3   0:00:00.1  (   0.5 % )     0:00:00.1 /  0:00:00.1    0.9
[08/07 15:54:48    117s] [ MISC                   ]          0:00:00.9  (   4.9 % )     0:00:00.9 /  0:00:00.9    1.0
[08/07 15:54:48    117s] ---------------------------------------------------------------------------------------------
[08/07 15:54:48    117s]  DrvOpt #2 TOTAL                    0:00:17.8  ( 100.0 % )     0:00:17.8 /  0:00:17.6    1.0
[08/07 15:54:48    117s] ---------------------------------------------------------------------------------------------
[08/07 15:54:48    117s] 
[08/07 15:54:48    117s] End: GigaOpt DRV Optimization
[08/07 15:54:48    117s] GigaOpt DRV: restore maxLocalDensity to 0.98
[08/07 15:54:48    117s] **optDesign ... cpu = 0:00:31, real = 0:00:31, mem = 960.7M, totSessionCpu=0:01:58 **
[08/07 15:54:48    117s] 
[08/07 15:54:48    117s] Active setup views:
[08/07 15:54:48    117s]  setup_func
[08/07 15:54:48    117s]   Dominating endpoints: 0
[08/07 15:54:48    117s]   Dominating TNS: -0.000
[08/07 15:54:48    117s] 
[08/07 15:54:48    117s] Deleting Lib Analyzer.
[08/07 15:54:48    117s] Begin: GigaOpt Global Optimization
[08/07 15:54:48    117s] *info: use new DP (enabled)
[08/07 15:54:48    117s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -preCTS -rebufferAll -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[08/07 15:54:48    117s] Info: 1 clock net  excluded from IPO operation.
[08/07 15:54:48    117s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:57.9/0:01:59.8 (1.0), mem = 1201.8M
[08/07 15:54:48    117s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.18149.4
[08/07 15:54:48    117s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[08/07 15:54:48    117s] ### Creating PhyDesignMc. totSessionCpu=0:01:58 mem=1201.8M
[08/07 15:54:48    117s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[08/07 15:54:48    117s] OPERPROF: Starting DPlace-Init at level 1, MEM:1201.8M
[08/07 15:54:48    117s] z: 2, totalTracks: 1
[08/07 15:54:48    117s] #spOpts: N=250 minPadR=1.1 mergeVia=F 
[08/07 15:54:48    117s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1201.8M
[08/07 15:54:48    117s] OPERPROF:     Starting CMU at level 3, MEM:1201.8M
[08/07 15:54:48    117s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:1201.8M
[08/07 15:54:48    117s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.017, MEM:1201.8M
[08/07 15:54:48    117s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1201.8MB).
[08/07 15:54:48    117s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.038, MEM:1201.8M
[08/07 15:54:48    118s] TotalInstCnt at PhyDesignMc Initialization: 22,559
[08/07 15:54:48    118s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:58 mem=1201.8M
[08/07 15:54:48    118s] ### Creating RouteCongInterface, started
[08/07 15:54:48    118s] 
[08/07 15:54:48    118s] Creating Lib Analyzer ...
[08/07 15:54:48    118s] Total number of usable buffers from Lib Analyzer: 3 ( BUFX2 BUFX4 CLKBUF1)
[08/07 15:54:48    118s] Total number of usable inverters from Lib Analyzer: 4 ( INVX2 INVX1 INVX4 INVX8)
[08/07 15:54:48    118s] Total number of usable delay cells from Lib Analyzer: 2 ( CLKBUF2 CLKBUF3)
[08/07 15:54:48    118s] 
[08/07 15:54:49    118s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:58 mem=1201.8M
[08/07 15:54:49    118s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:58 mem=1201.8M
[08/07 15:54:49    118s] Creating Lib Analyzer, finished. 
[08/07 15:54:49    118s] 
[08/07 15:54:49    118s] #optDebug: {2, 0.429, 0.8500} {3, 0.429, 0.8500} 
[08/07 15:54:49    118s] 
[08/07 15:54:49    118s] #optDebug: {0, 1.200}
[08/07 15:54:49    118s] ### Creating RouteCongInterface, finished
[08/07 15:54:50    119s] *info: 1 clock net excluded
[08/07 15:54:50    119s] *info: 2 special nets excluded.
[08/07 15:54:50    119s] *info: 34 no-driver nets excluded.
[08/07 15:54:50    119s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1220.8M
[08/07 15:54:50    119s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:1220.8M
[08/07 15:54:50    119s] ** GigaOpt Global Opt WNS Slack -45.444  TNS Slack -45207.661 
[08/07 15:54:50    119s] +--------+----------+----------+------------+--------+----------+---------+---------------------+
[08/07 15:54:50    119s] |  WNS   |   TNS    | Density  |    Real    |  Mem   |Worst View|Pathgroup|      End Point      |
[08/07 15:54:50    119s] +--------+----------+----------+------------+--------+----------+---------+---------------------+
[08/07 15:54:50    119s] | -45.444|-45207.661|    19.83%|   0:00:00.0| 1220.8M|setup_func|  default| rf_reg[12][10]/D    |
[08/07 15:55:11    140s] | -22.229|-22162.246|    20.08%|   0:00:21.0| 1293.6M|setup_func|  default| rf_reg[7][12]/D     |
[08/07 15:55:19    149s] | -21.749|-21599.521|    20.22%|   0:00:08.0| 1295.4M|setup_func|  default| rf_reg[7][12]/D     |
[08/07 15:55:20    149s] | -21.749|-21599.521|    20.22%|   0:00:01.0| 1297.2M|setup_func|  default| rf_reg[7][12]/D     |
[08/07 15:55:24    153s] | -19.947|-19771.070|    20.24%|   0:00:04.0| 1297.2M|setup_func|  default| rf_reg[7][12]/D     |
[08/07 15:55:47    176s] | -15.472|-15394.077|    20.47%|   0:00:23.0| 1335.4M|setup_func|  default| rf_reg[18][11]/D    |
[08/07 15:55:51    180s] | -15.335|-15249.319|    20.53%|   0:00:04.0| 1329.4M|setup_func|  default| rf_reg[10][4]/D     |
[08/07 15:55:52    181s] | -15.335|-15249.319|    20.53%|   0:00:01.0| 1329.4M|setup_func|  default| rf_reg[10][4]/D     |
[08/07 15:55:54    183s] | -15.009|-14912.448|    20.54%|   0:00:02.0| 1329.4M|setup_func|  default| rf_reg[10][4]/D     |
[08/07 15:56:05    194s] | -14.148|-14028.882|    20.60%|   0:00:11.0| 1348.5M|setup_func|  default| rf_reg[10][4]/D     |
[08/07 15:56:07    196s] | -14.148|-14028.882|    20.61%|   0:00:02.0| 1348.5M|setup_func|  default| rf_reg[10][4]/D     |
[08/07 15:56:08    197s] | -14.148|-14028.882|    20.61%|   0:00:01.0| 1348.5M|setup_func|  default| rf_reg[10][4]/D     |
[08/07 15:56:09    198s] | -14.178|-14059.804|    20.62%|   0:00:01.0| 1348.5M|setup_func|  default| rf_reg[10][4]/D     |
[08/07 15:56:17    206s] | -14.068|-13958.320|    20.66%|   0:00:08.0| 1348.5M|setup_func|  default| rf_reg[10][4]/D     |
[08/07 15:56:18    208s] | -14.065|-13953.536|    20.67%|   0:00:01.0| 1348.5M|setup_func|  default| rf_reg[10][4]/D     |
[08/07 15:56:19    208s] | -14.065|-13953.536|    20.67%|   0:00:01.0| 1348.5M|setup_func|  default| rf_reg[10][4]/D     |
[08/07 15:56:20    209s] | -14.065|-13953.536|    20.67%|   0:00:01.0| 1348.5M|setup_func|  default| rf_reg[10][4]/D     |
[08/07 15:56:26    215s] | -14.065|-13953.536|    20.69%|   0:00:06.0| 1348.5M|setup_func|  default| rf_reg[10][4]/D     |
[08/07 15:56:27    216s] | -14.064|-13953.435|    20.70%|   0:00:01.0| 1348.5M|setup_func|  default| rf_reg[10][4]/D     |
[08/07 15:56:28    217s] | -14.064|-13953.435|    20.70%|   0:00:01.0| 1348.5M|setup_func|  default| rf_reg[10][4]/D     |
[08/07 15:56:29    218s] | -14.064|-13953.435|    20.70%|   0:00:01.0| 1348.5M|setup_func|  default| rf_reg[10][4]/D     |
[08/07 15:56:33    222s] | -14.063|-13952.002|    20.71%|   0:00:04.0| 1339.5M|setup_func|  default| rf_reg[10][4]/D     |
[08/07 15:56:34    222s] | -14.063|-13952.002|    20.71%|   0:00:01.0| 1339.5M|setup_func|  default| rf_reg[10][4]/D     |
[08/07 15:56:34    223s] | -14.063|-13952.002|    20.71%|   0:00:00.0| 1339.5M|setup_func|  default| rf_reg[10][4]/D     |
[08/07 15:56:35    224s] | -14.058|-13946.683|    20.71%|   0:00:01.0| 1339.5M|setup_func|  default| rf_reg[10][4]/D     |
[08/07 15:56:35    224s] +--------+----------+----------+------------+--------+----------+---------+---------------------+
[08/07 15:56:35    224s] 
[08/07 15:56:35    224s] *** Finish pre-CTS Global Setup Fixing (cpu=0:01:45 real=0:01:45 mem=1339.5M) ***
[08/07 15:56:35    224s] 
[08/07 15:56:35    224s] *** Finish pre-CTS Setup Fixing (cpu=0:01:45 real=0:01:45 mem=1339.5M) ***
[08/07 15:56:35    224s] ** GigaOpt Global Opt End WNS Slack -14.058  TNS Slack -13946.683 
[08/07 15:56:35    224s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1320.4M
[08/07 15:56:35    224s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.040, REAL:0.042, MEM:1320.4M
[08/07 15:56:35    224s] TotalInstCnt at PhyDesignMc Destruction: 23,842
[08/07 15:56:35    224s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.18149.4
[08/07 15:56:35    224s] *** SetupOpt [finish] : cpu/real = 0:01:46.7/0:01:47.0 (1.0), totSession cpu/real = 0:03:44.7/0:03:46.8 (1.0), mem = 1320.4M
[08/07 15:56:35    224s] 
[08/07 15:56:35    224s] =============================================================================================
[08/07 15:56:35    224s]  Step TAT Report for GlobalOpt #1
[08/07 15:56:35    224s] =============================================================================================
[08/07 15:56:35    224s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/07 15:56:35    224s] ---------------------------------------------------------------------------------------------
[08/07 15:56:35    224s] [ SlackTraversorInit     ]      1   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    0.9
[08/07 15:56:35    224s] [ LibAnalyzerInit        ]      1   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    0.9
[08/07 15:56:35    224s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/07 15:56:35    224s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.2    1.0
[08/07 15:56:35    224s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.0 % )     0:00:00.2 /  0:00:00.2    1.0
[08/07 15:56:35    224s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/07 15:56:35    224s] [ TransformInit          ]      1   0:00:01.3  (   1.2 % )     0:00:01.3 /  0:00:01.3    1.0
[08/07 15:56:35    224s] [ OptSingleIteration     ]     24   0:00:00.3  (   0.3 % )     0:01:44.9 /  0:01:44.6    1.0
[08/07 15:56:35    224s] [ OptGetWeight           ]     24   0:00:06.6  (   6.2 % )     0:00:06.6 /  0:00:06.6    1.0
[08/07 15:56:35    224s] [ OptEval                ]     24   0:01:01.8  (  57.7 % )     0:01:01.8 /  0:01:01.7    1.0
[08/07 15:56:35    224s] [ OptCommit              ]     24   0:00:01.2  (   1.1 % )     0:00:01.2 /  0:00:01.2    1.0
[08/07 15:56:35    224s] [ IncrTimingUpdate       ]     18   0:00:06.1  (   5.7 % )     0:00:06.1 /  0:00:06.1    1.0
[08/07 15:56:35    224s] [ PostCommitDelayUpdate  ]     24   0:00:01.0  (   0.9 % )     0:00:09.5 /  0:00:09.4    1.0
[08/07 15:56:35    224s] [ IncrDelayCalc          ]    269   0:00:08.5  (   8.0 % )     0:00:08.5 /  0:00:08.5    1.0
[08/07 15:56:35    224s] [ SetupOptGetWorkingSet  ]     24   0:00:06.6  (   6.1 % )     0:00:06.6 /  0:00:06.6    1.0
[08/07 15:56:35    224s] [ SetupOptGetActiveNode  ]     24   0:00:02.8  (   2.6 % )     0:00:02.8 /  0:00:02.8    1.0
[08/07 15:56:35    224s] [ SetupOptSlackGraph     ]     24   0:00:10.0  (   9.3 % )     0:00:10.0 /  0:00:09.9    1.0
[08/07 15:56:35    224s] [ MISC                   ]          0:00:00.3  (   0.3 % )     0:00:00.3 /  0:00:00.3    1.0
[08/07 15:56:35    224s] ---------------------------------------------------------------------------------------------
[08/07 15:56:35    224s]  GlobalOpt #1 TOTAL                 0:01:47.0  ( 100.0 % )     0:01:47.0 /  0:01:46.7    1.0
[08/07 15:56:35    224s] ---------------------------------------------------------------------------------------------
[08/07 15:56:35    224s] 
[08/07 15:56:35    224s] End: GigaOpt Global Optimization
[08/07 15:56:35    224s] *** Timing NOT met, worst failing slack is -14.058
[08/07 15:56:35    224s] *** Check timing (0:00:00.0)
[08/07 15:56:35    224s] Deleting Lib Analyzer.
[08/07 15:56:35    224s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -preCTS -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[08/07 15:56:35    224s] Info: 1 clock net  excluded from IPO operation.
[08/07 15:56:35    224s] ### Creating LA Mngr. totSessionCpu=0:03:45 mem=1235.4M
[08/07 15:56:35    224s] ### Creating LA Mngr, finished. totSessionCpu=0:03:45 mem=1235.4M
[08/07 15:56:35    224s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[08/07 15:56:35    224s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1235.4M
[08/07 15:56:35    224s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.017, MEM:1235.4M
[08/07 15:56:35    224s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[08/07 15:56:35    224s] ### Creating PhyDesignMc. totSessionCpu=0:03:45 mem=1254.5M
[08/07 15:56:35    224s] OPERPROF: Starting DPlace-Init at level 1, MEM:1254.5M
[08/07 15:56:35    224s] z: 2, totalTracks: 1
[08/07 15:56:35    224s] #spOpts: N=250 minPadR=1.1 mergeVia=F 
[08/07 15:56:35    224s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1254.5M
[08/07 15:56:35    224s] OPERPROF:     Starting CMU at level 3, MEM:1254.5M
[08/07 15:56:35    224s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:1254.5M
[08/07 15:56:35    224s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.013, MEM:1254.5M
[08/07 15:56:35    224s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1254.5MB).
[08/07 15:56:35    224s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.036, MEM:1254.5M
[08/07 15:56:36    225s] TotalInstCnt at PhyDesignMc Initialization: 23,842
[08/07 15:56:36    225s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:45 mem=1254.5M
[08/07 15:56:36    225s] Begin: Area Reclaim Optimization
[08/07 15:56:36    225s] 
[08/07 15:56:36    225s] Creating Lib Analyzer ...
[08/07 15:56:36    225s] Total number of usable buffers from Lib Analyzer: 3 ( BUFX2 BUFX4 CLKBUF1)
[08/07 15:56:36    225s] Total number of usable inverters from Lib Analyzer: 4 ( INVX2 INVX1 INVX4 INVX8)
[08/07 15:56:36    225s] Total number of usable delay cells from Lib Analyzer: 2 ( CLKBUF2 CLKBUF3)
[08/07 15:56:36    225s] 
[08/07 15:56:36    225s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:45 mem=1256.5M
[08/07 15:56:36    225s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:45 mem=1256.5M
[08/07 15:56:36    225s] Creating Lib Analyzer, finished. 
[08/07 15:56:36    225s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:03:45.2/0:03:47.2 (1.0), mem = 1256.5M
[08/07 15:56:36    225s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.18149.5
[08/07 15:56:36    225s] ### Creating RouteCongInterface, started
[08/07 15:56:36    225s] 
[08/07 15:56:36    225s] #optDebug: {2, 0.429, 0.8500} {3, 0.429, 0.8500} 
[08/07 15:56:36    225s] 
[08/07 15:56:36    225s] #optDebug: {0, 1.200}
[08/07 15:56:36    225s] ### Creating RouteCongInterface, finished
[08/07 15:56:36    225s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1256.5M
[08/07 15:56:36    225s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1256.5M
[08/07 15:56:36    225s] Reclaim Optimization WNS Slack -14.058  TNS Slack -13946.683 Density 20.71
[08/07 15:56:36    225s] +----------+---------+--------+----------+------------+--------+
[08/07 15:56:36    225s] | Density  | Commits |  WNS   |   TNS    |    Real    |  Mem   |
[08/07 15:56:36    225s] +----------+---------+--------+----------+------------+--------+
[08/07 15:56:36    225s] |    20.71%|        -| -14.058|-13946.683|   0:00:00.0| 1256.5M|
[08/07 15:56:37    226s] |    20.71%|        0| -14.058|-13946.683|   0:00:01.0| 1275.5M|
[08/07 15:56:37    226s] #optDebug: <stH: 30.0000 MiSeL: 233.8170>
[08/07 15:56:37    226s] |    20.71%|        0| -14.058|-13946.683|   0:00:00.0| 1275.5M|
[08/07 15:56:40    228s] |    20.64%|       91| -14.058|-13946.686|   0:00:03.0| 1294.6M|
[08/07 15:56:41    230s] |    20.63%|       51| -14.053|-13941.964|   0:00:01.0| 1294.6M|
[08/07 15:56:41    230s] |    20.63%|        0| -14.053|-13941.964|   0:00:00.0| 1294.6M|
[08/07 15:56:41    230s] #optDebug: <stH: 30.0000 MiSeL: 233.8170>
[08/07 15:56:41    230s] |    20.63%|        0| -14.053|-13941.964|   0:00:00.0| 1294.6M|
[08/07 15:56:41    230s] +----------+---------+--------+----------+------------+--------+
[08/07 15:56:41    230s] Reclaim Optimization End WNS Slack -14.053  TNS Slack -13941.964 Density 20.63
[08/07 15:56:41    230s] 
[08/07 15:56:41    230s] ** Summary: Restruct = 0 Buffer Deletion = 59 Declone = 49 Resize = 45 **
[08/07 15:56:41    230s] --------------------------------------------------------------
[08/07 15:56:41    230s] |                                   | Total     | Sequential |
[08/07 15:56:41    230s] --------------------------------------------------------------
[08/07 15:56:41    230s] | Num insts resized                 |      45  |       0    |
[08/07 15:56:41    230s] | Num insts undone                  |       6  |       0    |
[08/07 15:56:41    230s] | Num insts Downsized               |      45  |       0    |
[08/07 15:56:41    230s] | Num insts Samesized               |       0  |       0    |
[08/07 15:56:41    230s] | Num insts Upsized                 |       0  |       0    |
[08/07 15:56:41    230s] | Num multiple commits+uncommits    |       0  |       -    |
[08/07 15:56:41    230s] --------------------------------------------------------------
[08/07 15:56:41    230s] End: Core Area Reclaim Optimization (cpu = 0:00:05.3) (real = 0:00:05.0) **
[08/07 15:56:41    230s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.18149.5
[08/07 15:56:41    230s] *** AreaOpt [finish] : cpu/real = 0:00:05.1/0:00:05.2 (1.0), totSession cpu/real = 0:03:50.3/0:03:52.4 (1.0), mem = 1294.6M
[08/07 15:56:41    230s] 
[08/07 15:56:41    230s] =============================================================================================
[08/07 15:56:41    230s]  Step TAT Report for AreaOpt #1
[08/07 15:56:41    230s] =============================================================================================
[08/07 15:56:41    230s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/07 15:56:41    230s] ---------------------------------------------------------------------------------------------
[08/07 15:56:41    230s] [ SlackTraversorInit     ]      1   0:00:00.1  (   2.4 % )     0:00:00.1 /  0:00:00.1    1.0
[08/07 15:56:41    230s] [ LibAnalyzerInit        ]      1   0:00:00.2  (   2.9 % )     0:00:00.2 /  0:00:00.1    1.0
[08/07 15:56:41    230s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/07 15:56:41    230s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   1.0 % )     0:00:00.1 /  0:00:00.1    1.0
[08/07 15:56:41    230s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/07 15:56:41    230s] [ OptSingleIteration     ]      6   0:00:00.1  (   2.3 % )     0:00:04.4 /  0:00:04.4    1.0
[08/07 15:56:41    230s] [ OptGetWeight           ]    512   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[08/07 15:56:41    230s] [ OptEval                ]    512   0:00:02.5  (  47.4 % )     0:00:02.5 /  0:00:02.6    1.0
[08/07 15:56:41    230s] [ OptCommit              ]    512   0:00:00.1  (   1.5 % )     0:00:00.1 /  0:00:00.1    0.9
[08/07 15:56:41    230s] [ IncrTimingUpdate       ]     50   0:00:00.8  (  15.0 % )     0:00:00.8 /  0:00:00.8    1.0
[08/07 15:56:41    230s] [ PostCommitDelayUpdate  ]    518   0:00:00.1  (   2.2 % )     0:00:00.9 /  0:00:00.9    1.0
[08/07 15:56:41    230s] [ IncrDelayCalc          ]    256   0:00:00.8  (  14.3 % )     0:00:00.8 /  0:00:00.8    1.1
[08/07 15:56:41    230s] [ MISC                   ]          0:00:00.6  (  10.7 % )     0:00:00.6 /  0:00:00.6    1.0
[08/07 15:56:41    230s] ---------------------------------------------------------------------------------------------
[08/07 15:56:41    230s]  AreaOpt #1 TOTAL                   0:00:05.3  ( 100.0 % )     0:00:05.3 /  0:00:05.3    1.0
[08/07 15:56:41    230s] ---------------------------------------------------------------------------------------------
[08/07 15:56:41    230s] 
[08/07 15:56:41    230s] Executing incremental physical updates
[08/07 15:56:41    230s] Executing incremental physical updates
[08/07 15:56:41    230s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1275.5M
[08/07 15:56:41    230s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.040, REAL:0.043, MEM:1275.5M
[08/07 15:56:41    230s] TotalInstCnt at PhyDesignMc Destruction: 23,734
[08/07 15:56:41    230s] End: Area Reclaim Optimization (cpu=0:00:05, real=0:00:05, mem=1235.55M, totSessionCpu=0:03:50).
[08/07 15:56:41    230s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1235.5M
[08/07 15:56:41    230s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.017, MEM:1235.5M
[08/07 15:56:41    230s] 
[08/07 15:56:41    230s] *** Start incrementalPlace ***
[08/07 15:56:41    230s] User Input Parameters:
[08/07 15:56:41    230s] - Congestion Driven    : On
[08/07 15:56:41    230s] - Timing Driven        : On
[08/07 15:56:41    230s] - Area-Violation Based : On
[08/07 15:56:41    230s] - Start Rollback Level : -5
[08/07 15:56:41    230s] - Legalized            : On
[08/07 15:56:41    230s] - Window Based         : Off
[08/07 15:56:41    230s] - eDen incr mode       : Off
[08/07 15:56:41    230s] - Small incr mode      : Off
[08/07 15:56:41    230s] 
[08/07 15:56:41    230s] no activity file in design. spp won't run.
[08/07 15:56:41    230s] Effort level <high> specified for reg2reg path_group
[08/07 15:56:42    231s] *** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
[08/07 15:56:42    231s] ThreeLayerMode is on. Timing-driven placement option disabled.
[08/07 15:56:42    231s] Collecting buffer chain nets ...
[08/07 15:56:42    231s] No Views given, use default active views for adaptive view pruning
[08/07 15:56:42    231s] SKP will enable view:
[08/07 15:56:42    231s]   setup_func
[08/07 15:56:42    231s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1237.5M
[08/07 15:56:42    231s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.010, REAL:0.008, MEM:1237.5M
[08/07 15:56:42    231s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1237.5M
[08/07 15:56:42    231s] Starting Early Global Route congestion estimation: mem = 1237.5M
[08/07 15:56:42    231s] (I)       Started Loading and Dumping File ( Curr Mem: 1237.55 MB )
[08/07 15:56:42    231s] (I)       Reading DB...
[08/07 15:56:42    231s] (I)       Read data from FE... (mem=1237.5M)
[08/07 15:56:42    231s] (I)       Read nodes and places... (mem=1237.5M)
[08/07 15:56:42    231s] (I)       Done Read nodes and places (cpu=0.020s, mem=1243.9M)
[08/07 15:56:42    231s] (I)       Read nets... (mem=1243.9M)
[08/07 15:56:42    231s] (I)       Done Read nets (cpu=0.060s, mem=1252.4M)
[08/07 15:56:42    231s] (I)       Done Read data from FE (cpu=0.080s, mem=1252.4M)
[08/07 15:56:42    231s] (I)       before initializing RouteDB syMemory usage = 1252.4 MB
[08/07 15:56:42    231s] (I)       Honor MSV route constraint: false
[08/07 15:56:42    231s] (I)       Maximum routing layer  : 3
[08/07 15:56:42    231s] (I)       Minimum routing layer  : 2
[08/07 15:56:42    231s] (I)       Supply scale factor H  : 1.00
[08/07 15:56:42    231s] (I)       Supply scale factor V  : 1.00
[08/07 15:56:42    231s] (I)       Tracks used by clock wire: 0
[08/07 15:56:42    231s] (I)       Reverse direction      : 
[08/07 15:56:42    231s] (I)       Honor partition pin guides: true
[08/07 15:56:42    231s] (I)       Route selected nets only: false
[08/07 15:56:42    231s] (I)       Route secondary PG pins: false
[08/07 15:56:42    231s] (I)       Second PG max fanout   : 2147483647
[08/07 15:56:42    231s] (I)       Apply function for special wires: true
[08/07 15:56:42    231s] (I)       Layer by layer blockage reading: true
[08/07 15:56:42    231s] (I)       Offset calculation fix : true
[08/07 15:56:42    231s] (I)       Route stripe layer range: 
[08/07 15:56:42    231s] (I)       Honor partition fences : 
[08/07 15:56:42    231s] (I)       Honor partition pin    : 
[08/07 15:56:42    231s] (I)       Honor partition fences with feedthrough: 
[08/07 15:56:42    231s] (I)       Counted 1006 PG shapes. We will not process PG shapes layer by layer.
[08/07 15:56:42    231s] (I)       Use row-based GCell size
[08/07 15:56:42    231s] (I)       Use row-based GCell align
[08/07 15:56:42    231s] (I)       GCell unit size   : 30000
[08/07 15:56:42    231s] (I)       GCell multiplier  : 1
[08/07 15:56:42    231s] (I)       GCell row height  : 30000
[08/07 15:56:42    231s] (I)       Actual row height : 30000
[08/07 15:56:42    231s] (I)       GCell align ref   : 40800 42000
[08/07 15:56:42    231s] [NR-eGR] Track table information for default rule: 
[08/07 15:56:42    231s] [NR-eGR] metal1 has no routable track
[08/07 15:56:42    231s] [NR-eGR] metal2 has single uniform track structure
[08/07 15:56:42    231s] [NR-eGR] metal3 has single uniform track structure
[08/07 15:56:42    231s] (I)       ===========================================================================
[08/07 15:56:42    231s] (I)       == Report All Rule Vias ==
[08/07 15:56:42    231s] (I)       ===========================================================================
[08/07 15:56:42    231s] (I)        Via Rule : (Default)
[08/07 15:56:42    231s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[08/07 15:56:42    231s] (I)       ---------------------------------------------------------------------------
[08/07 15:56:42    231s] (I)        1    1 : M2_M1                       1 : M2_M1                    
[08/07 15:56:42    231s] (I)        2    2 : M3_M2                       2 : M3_M2                    
[08/07 15:56:42    231s] (I)        3    0 : ---                         0 : ---                      
[08/07 15:56:42    231s] (I)       ===========================================================================
[08/07 15:56:42    231s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1252.42 MB )
[08/07 15:56:42    231s] [NR-eGR] Read 408 PG shapes
[08/07 15:56:42    231s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1252.42 MB )
[08/07 15:56:42    231s] [NR-eGR] #Routing Blockages  : 0
[08/07 15:56:42    231s] [NR-eGR] #Instance Blockages : 3186
[08/07 15:56:42    231s] [NR-eGR] #PG Blockages       : 408
[08/07 15:56:42    231s] [NR-eGR] #Bump Blockages     : 0
[08/07 15:56:42    231s] [NR-eGR] #Boundary Blockages : 0
[08/07 15:56:42    231s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[08/07 15:56:42    231s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[08/07 15:56:42    231s] (I)       readDataFromPlaceDB
[08/07 15:56:42    231s] (I)       Read net information..
[08/07 15:56:42    231s] [NR-eGR] Read numTotalNets=24162  numIgnoredNets=0
[08/07 15:56:42    231s] (I)       Read testcase time = 0.010 seconds
[08/07 15:56:42    231s] 
[08/07 15:56:42    231s] (I)       early_global_route_priority property id does not exist.
[08/07 15:56:42    231s] (I)       Start initializing grid graph
[08/07 15:56:42    231s] (I)       End initializing grid graph
[08/07 15:56:42    231s] (I)       Model blockages into capacity
[08/07 15:56:42    231s] (I)       Read Num Blocks=27630  Num Prerouted Wires=0  Num CS=0
[08/07 15:56:42    231s] (I)       Started Modeling ( Curr Mem: 1257.77 MB )
[08/07 15:56:42    231s] (I)       Started Modeling Layer 1 ( Curr Mem: 1257.77 MB )
[08/07 15:56:42    231s] (I)       Started Modeling Layer 2 ( Curr Mem: 1257.77 MB )
[08/07 15:56:42    231s] (I)       Layer 1 (V) : #blockages 27630 : #preroutes 0
[08/07 15:56:42    231s] (I)       Finished Modeling Layer 2 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1257.77 MB )
[08/07 15:56:42    231s] (I)       Started Modeling Layer 3 ( Curr Mem: 1257.77 MB )
[08/07 15:56:42    231s] (I)       Layer 2 (H) : #blockages 0 : #preroutes 0
[08/07 15:56:42    231s] (I)       Finished Modeling Layer 3 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1257.77 MB )
[08/07 15:56:42    231s] (I)       Finished Modeling ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1257.77 MB )
[08/07 15:56:42    231s] (I)       -- layer congestion ratio --
[08/07 15:56:42    231s] (I)       Layer 1 : 0.100000
[08/07 15:56:42    231s] (I)       Layer 2 : 0.700000
[08/07 15:56:42    231s] (I)       Layer 3 : 0.700000
[08/07 15:56:42    231s] (I)       ----------------------------
[08/07 15:56:42    231s] (I)       Number of ignored nets = 0
[08/07 15:56:42    231s] (I)       Number of fixed nets = 0.  Ignored: Yes
[08/07 15:56:42    231s] (I)       Number of clock nets = 1.  Ignored: No
[08/07 15:56:42    231s] (I)       Number of analog nets = 0.  Ignored: Yes
[08/07 15:56:42    231s] (I)       Number of special nets = 0.  Ignored: Yes
[08/07 15:56:42    231s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[08/07 15:56:42    231s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[08/07 15:56:42    231s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[08/07 15:56:42    231s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[08/07 15:56:42    231s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[08/07 15:56:42    231s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[08/07 15:56:42    231s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1257.8 MB
[08/07 15:56:42    231s] (I)       Ndr track 0 does not exist
[08/07 15:56:42    231s] (I)       Layer1  viaCost=200.00
[08/07 15:56:42    231s] (I)       Layer2  viaCost=100.00
[08/07 15:56:42    231s] (I)       ---------------------Grid Graph Info--------------------
[08/07 15:56:42    231s] (I)       Routing area        : (0, 0) - (6000000, 6000000)
[08/07 15:56:42    231s] (I)       Core area           : (40800, 42000) - (5959200, 5958000)
[08/07 15:56:42    231s] (I)       Site width          :  2400  (dbu)
[08/07 15:56:42    231s] (I)       Row height          : 30000  (dbu)
[08/07 15:56:42    231s] (I)       GCell row height    : 30000  (dbu)
[08/07 15:56:42    231s] (I)       GCell width         : 30000  (dbu)
[08/07 15:56:42    231s] (I)       GCell height        : 30000  (dbu)
[08/07 15:56:42    231s] (I)       Grid                :   200   200     3
[08/07 15:56:42    231s] (I)       Layer numbers       :     1     2     3
[08/07 15:56:42    231s] (I)       Vertical capacity   :     0 30000     0
[08/07 15:56:42    231s] (I)       Horizontal capacity :     0     0 30000
[08/07 15:56:42    231s] (I)       Default wire width  :   900   900  1500
[08/07 15:56:42    231s] (I)       Default wire space  :   900   900   900
[08/07 15:56:42    231s] (I)       Default wire pitch  :  1800  1800  2400
[08/07 15:56:42    231s] (I)       Default pitch size  :  1800  2400  3000
[08/07 15:56:42    231s] (I)       First track coord   :     0  1200  1500
[08/07 15:56:42    231s] (I)       Num tracks per GCell: 16.67 12.50 10.00
[08/07 15:56:42    231s] (I)       Total num of tracks :     0  2500  2000
[08/07 15:56:42    231s] (I)       Num of masks        :     1     1     1
[08/07 15:56:42    231s] (I)       Num of trim masks   :     0     0     0
[08/07 15:56:42    231s] (I)       --------------------------------------------------------
[08/07 15:56:42    231s] 
[08/07 15:56:42    231s] [NR-eGR] ============ Routing rule table ============
[08/07 15:56:42    231s] [NR-eGR] Rule id: 0  Nets: 23992 
[08/07 15:56:42    231s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[08/07 15:56:42    231s] (I)       Pitch:  L1=1800  L2=2400  L3=3000
[08/07 15:56:42    231s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1
[08/07 15:56:42    231s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1
[08/07 15:56:42    231s] [NR-eGR] ========================================
[08/07 15:56:42    231s] [NR-eGR] 
[08/07 15:56:42    231s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[08/07 15:56:42    231s] (I)       blocked tracks on layer2 : = 21949 / 500000 (4.39%)
[08/07 15:56:42    231s] (I)       blocked tracks on layer3 : = 0 / 400000 (0.00%)
[08/07 15:56:42    231s] (I)       After initializing earlyGlobalRoute syMemory usage = 1257.8 MB
[08/07 15:56:42    231s] (I)       Finished Loading and Dumping File ( CPU: 0.12 sec, Real: 0.13 sec, Curr Mem: 1257.77 MB )
[08/07 15:56:42    231s] (I)       Started Global Routing ( Curr Mem: 1257.77 MB )
[08/07 15:56:42    231s] (I)       ============= Initialization =============
[08/07 15:56:42    231s] (I)       totalPins=73644  totalGlobalPin=68439 (92.93%)
[08/07 15:56:42    231s] (I)       Started Build MST ( Curr Mem: 1257.77 MB )
[08/07 15:56:42    231s] (I)       Generate topology with single threads
[08/07 15:56:42    231s] (I)       Finished Build MST ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1257.77 MB )
[08/07 15:56:42    231s] (I)       total 2D Cap : 885290 = (400000 H, 485290 V)
[08/07 15:56:42    231s] [NR-eGR] Layer group 1: route 23992 net(s) in layer range [2, 3]
[08/07 15:56:42    231s] (I)       ============  Phase 1a Route ============
[08/07 15:56:42    231s] (I)       Started Phase 1a ( Curr Mem: 1257.77 MB )
[08/07 15:56:42    231s] (I)       Finished Phase 1a ( CPU: 0.04 sec, Real: 0.03 sec, Curr Mem: 1257.77 MB )
[08/07 15:56:42    231s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1257.77 MB )
[08/07 15:56:42    231s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[08/07 15:56:42    231s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1257.77 MB )
[08/07 15:56:42    231s] (I)       Usage: 164849 = (83588 H, 81261 V) = (20.90% H, 16.74% V) = (2.508e+06um H, 2.438e+06um V)
[08/07 15:56:42    231s] (I)       
[08/07 15:56:42    231s] (I)       ============  Phase 1b Route ============
[08/07 15:56:42    231s] (I)       Started Phase 1b ( Curr Mem: 1257.77 MB )
[08/07 15:56:42    231s] (I)       Finished Phase 1b ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1257.77 MB )
[08/07 15:56:42    231s] (I)       Usage: 164882 = (83602 H, 81280 V) = (20.90% H, 16.75% V) = (2.508e+06um H, 2.438e+06um V)
[08/07 15:56:42    231s] (I)       
[08/07 15:56:42    231s] (I)       earlyGlobalRoute overflow of layer group 1: 0.02% H + 0.02% V. EstWL: 4.946460e+06um
[08/07 15:56:42    231s] (I)       ============  Phase 1c Route ============
[08/07 15:56:42    231s] (I)       Started Phase 1c ( Curr Mem: 1257.77 MB )
[08/07 15:56:42    231s] (I)       Level2 Grid: 40 x 40
[08/07 15:56:42    231s] (I)       Started Two Level Routing ( Curr Mem: 1257.77 MB )
[08/07 15:56:42    231s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1257.77 MB )
[08/07 15:56:42    231s] (I)       Current Two Level Routing (Strong)[Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1257.77 MB )
[08/07 15:56:42    231s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1257.77 MB )
[08/07 15:56:42    231s] (I)       Finished Phase 1c ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1257.77 MB )
[08/07 15:56:42    231s] (I)       Usage: 164882 = (83602 H, 81280 V) = (20.90% H, 16.75% V) = (2.508e+06um H, 2.438e+06um V)
[08/07 15:56:42    231s] (I)       
[08/07 15:56:42    231s] (I)       ============  Phase 1d Route ============
[08/07 15:56:42    231s] (I)       Started Phase 1d ( Curr Mem: 1257.77 MB )
[08/07 15:56:42    231s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1257.77 MB )
[08/07 15:56:42    231s] (I)       Usage: 164896 = (83607 H, 81289 V) = (20.90% H, 16.75% V) = (2.508e+06um H, 2.439e+06um V)
[08/07 15:56:42    231s] (I)       
[08/07 15:56:42    231s] (I)       ============  Phase 1e Route ============
[08/07 15:56:42    231s] (I)       Started Phase 1e ( Curr Mem: 1257.77 MB )
[08/07 15:56:42    231s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1257.77 MB )
[08/07 15:56:42    231s] (I)       Usage: 164896 = (83607 H, 81289 V) = (20.90% H, 16.75% V) = (2.508e+06um H, 2.439e+06um V)
[08/07 15:56:42    231s] (I)       
[08/07 15:56:42    231s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.01% H + 0.01% V. EstWL: 4.946880e+06um
[08/07 15:56:42    231s] [NR-eGR] 
[08/07 15:56:42    231s] (I)       Current Phase 1l[Initialization] ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 1257.77 MB )
[08/07 15:56:42    231s] (I)       Running layer assignment with 1 threads
[08/07 15:56:42    231s] (I)       Finished Phase 1l ( CPU: 0.04 sec, Real: 0.05 sec, Curr Mem: 1257.77 MB )
[08/07 15:56:42    231s] (I)       ============  Phase 1l Route ============
[08/07 15:56:42    231s] (I)       
[08/07 15:56:42    231s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[08/07 15:56:42    231s] [NR-eGR]                        OverCon            
[08/07 15:56:42    231s] [NR-eGR]                         #Gcell     %Gcell
[08/07 15:56:42    231s] [NR-eGR]       Layer                (2)    OverCon 
[08/07 15:56:42    231s] [NR-eGR] ----------------------------------------------
[08/07 15:56:42    231s] [NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[08/07 15:56:42    231s] [NR-eGR]  metal2  (2)         6( 0.02%)   ( 0.02%) 
[08/07 15:56:42    231s] [NR-eGR]  metal3  (3)         5( 0.01%)   ( 0.01%) 
[08/07 15:56:42    231s] [NR-eGR] ----------------------------------------------
[08/07 15:56:42    231s] [NR-eGR] Total               11( 0.01%)   ( 0.01%) 
[08/07 15:56:42    231s] [NR-eGR] 
[08/07 15:56:42    231s] (I)       Finished Global Routing ( CPU: 0.14 sec, Real: 0.15 sec, Curr Mem: 1257.77 MB )
[08/07 15:56:42    231s] (I)       total 2D Cap : 887246 = (400000 H, 487246 V)
[08/07 15:56:42    231s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.01% H + 0.01% V
[08/07 15:56:42    231s] [NR-eGR] Overflow after earlyGlobalRoute 0.01% H + 0.02% V
[08/07 15:56:42    231s] Early Global Route congestion estimation runtime: 0.28 seconds, mem = 1257.8M
[08/07 15:56:42    231s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.280, REAL:0.283, MEM:1257.8M
[08/07 15:56:42    231s] OPERPROF: Starting HotSpotCal at level 1, MEM:1257.8M
[08/07 15:56:42    231s] [hotspot] +------------+---------------+---------------+
[08/07 15:56:42    231s] [hotspot] |            |   max hotspot | total hotspot |
[08/07 15:56:42    231s] [hotspot] +------------+---------------+---------------+
[08/07 15:56:42    231s] [hotspot] | normalized |          0.00 |          0.00 |
[08/07 15:56:42    231s] [hotspot] +------------+---------------+---------------+
[08/07 15:56:42    231s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[08/07 15:56:42    231s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[08/07 15:56:42    231s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.005, MEM:1257.8M
[08/07 15:56:42    231s] 
[08/07 15:56:42    231s] === incrementalPlace Internal Loop 1 ===
[08/07 15:56:42    231s] *** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
[08/07 15:56:42    231s] ThreeLayerMode is on. Timing-driven placement option disabled.
[08/07 15:56:42    231s] clkAW=1 clkAWMode=4 maxIt=1 maxTh=10.0 totTh=100.0 MP=1.100 maxM=-1 pMaxM=3
[08/07 15:56:42    231s] OPERPROF: Starting IPInitSPData at level 1, MEM:1257.8M
[08/07 15:56:42    231s] z: 2, totalTracks: 1
[08/07 15:56:42    231s] #spOpts: N=250 minPadR=1.1 
[08/07 15:56:42    231s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1257.8M
[08/07 15:56:42    231s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.070, REAL:0.067, MEM:1257.8M
[08/07 15:56:42    231s] OPERPROF:   Starting post-place ADS at level 2, MEM:1257.8M
[08/07 15:56:42    231s] ADSU 0.206 -> 0.206. GS 240.000
[08/07 15:56:42    231s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.050, REAL:0.054, MEM:1257.8M
[08/07 15:56:42    231s] OPERPROF:   Starting spMPad at level 2, MEM:1257.8M
[08/07 15:56:42    231s] OPERPROF:     Starting spContextMPad at level 3, MEM:1257.8M
[08/07 15:56:42    231s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.000, REAL:0.000, MEM:1257.8M
[08/07 15:56:42    231s] OPERPROF:   Finished spMPad at level 2, CPU:0.010, REAL:0.010, MEM:1257.8M
[08/07 15:56:42    231s] OPERPROF:   Starting spInitNetWt at level 2, MEM:1257.8M
[08/07 15:56:42    231s] no activity file in design. spp won't run.
[08/07 15:56:42    231s] [spp] 0
[08/07 15:56:42    231s] [adp] 0:1:1:3
[08/07 15:56:42    231s] OPERPROF:   Finished spInitNetWt at level 2, CPU:0.010, REAL:0.005, MEM:1257.8M
[08/07 15:56:42    231s] SP #FI/SF FL/PI 0/0 23734/0
[08/07 15:56:42    231s] OPERPROF: Finished IPInitSPData at level 1, CPU:0.170, REAL:0.171, MEM:1257.8M
[08/07 15:56:42    231s] PP off. flexM 0
[08/07 15:56:42    231s] OPERPROF: Starting CDPad at level 1, MEM:1257.8M
[08/07 15:56:42    231s] 3DP is on.
[08/07 15:56:42    231s] design sh 0.131.
[08/07 15:56:42    231s] design sh 0.131.
[08/07 15:56:42    231s] 3DP DPT Adjust 0. 0.700, 0.735, delta 0.000. WS budget 1000.0000. useSoftMinPad 0, softMinPadScale 1
[08/07 15:56:42    231s] design sh 0.066.
[08/07 15:56:43    231s] CDPadU 0.473 -> 0.408. R=0.206, N=23734, GS=30.000
[08/07 15:56:43    231s] OPERPROF: Finished CDPad at level 1, CPU:0.270, REAL:0.274, MEM:1257.8M
[08/07 15:56:43    231s] OPERPROF: Starting InitSKP at level 1, MEM:1257.8M
[08/07 15:56:43    231s] no activity file in design. spp won't run.
[08/07 15:56:43    232s] no activity file in design. spp won't run.
[08/07 15:56:45    234s] *** Finished SKP initialization (cpu=0:00:02.3, real=0:00:02.0)***
[08/07 15:56:45    234s] OPERPROF: Finished InitSKP at level 1, CPU:2.300, REAL:2.299, MEM:1286.0M
[08/07 15:56:45    234s] NP #FI/FS/SF FL/PI: 0/0/0 23734/0
[08/07 15:56:45    234s] no activity file in design. spp won't run.
[08/07 15:56:45    234s] 
[08/07 15:56:45    234s] AB Est...
[08/07 15:56:45    234s] OPERPROF: Starting npPlace at level 1, MEM:1292.3M
[08/07 15:56:46    235s] OPERPROF: Finished npPlace at level 1, CPU:0.590, REAL:0.591, MEM:1333.9M
[08/07 15:56:46    235s] Iteration  4: Skipped, with CDP Off
[08/07 15:56:46    235s] 
[08/07 15:56:46    235s] AB Est...
[08/07 15:56:46    235s] OPERPROF: Starting npPlace at level 1, MEM:1333.9M
[08/07 15:56:46    235s] OPERPROF: Finished npPlace at level 1, CPU:0.210, REAL:0.207, MEM:1333.9M
[08/07 15:56:46    235s] Iteration  5: Skipped, with CDP Off
[08/07 15:56:46    235s] 
[08/07 15:56:46    235s] AB Est...
[08/07 15:56:46    235s] OPERPROF: Starting npPlace at level 1, MEM:1333.9M
[08/07 15:56:46    235s] OPERPROF: Finished npPlace at level 1, CPU:0.210, REAL:0.213, MEM:1333.9M
[08/07 15:56:46    235s] Iteration  6: Skipped, with CDP Off
[08/07 15:56:46    235s] OPERPROF: Starting npPlace at level 1, MEM:1333.9M
[08/07 15:56:46    235s] Legalizing MH Cells... 0 / 0 / 0 (level 5)
[08/07 15:56:46    235s] No instances found in the vector
[08/07 15:56:46    235s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1333.9M, DRC: 0)
[08/07 15:56:46    235s] 0 (out of 0) MH cells were successfully legalized.
[08/07 15:56:59    247s] Iteration  7: Total net bbox = 3.571e+06 (1.84e+06 1.73e+06)
[08/07 15:56:59    247s]               Est.  stn bbox = 4.396e+06 (2.25e+06 2.15e+06)
[08/07 15:56:59    247s]               cpu = 0:00:12.1 real = 0:00:13.0 mem = 1318.5M
[08/07 15:56:59    247s] OPERPROF: Finished npPlace at level 1, CPU:12.250, REAL:12.507, MEM:1318.5M
[08/07 15:56:59    247s] no activity file in design. spp won't run.
[08/07 15:56:59    247s] NP #FI/FS/SF FL/PI: 0/0/0 23734/0
[08/07 15:56:59    247s] no activity file in design. spp won't run.
[08/07 15:56:59    248s] OPERPROF: Starting npPlace at level 1, MEM:1318.5M
[08/07 15:56:59    248s] Legalizing MH Cells... 0 / 0 / 0 (level 6)
[08/07 15:56:59    248s] No instances found in the vector
[08/07 15:56:59    248s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1318.5M, DRC: 0)
[08/07 15:56:59    248s] 0 (out of 0) MH cells were successfully legalized.
[08/07 15:57:22    270s] Iteration  8: Total net bbox = 3.695e+06 (1.88e+06 1.81e+06)
[08/07 15:57:22    270s]               Est.  stn bbox = 4.510e+06 (2.27e+06 2.24e+06)
[08/07 15:57:22    270s]               cpu = 0:00:21.8 real = 0:00:23.0 mem = 1309.6M
[08/07 15:57:22    270s] OPERPROF: Finished npPlace at level 1, CPU:22.000, REAL:22.494, MEM:1309.6M
[08/07 15:57:22    270s] no activity file in design. spp won't run.
[08/07 15:57:22    270s] NP #FI/FS/SF FL/PI: 0/0/0 23734/0
[08/07 15:57:22    270s] no activity file in design. spp won't run.
[08/07 15:57:22    270s] OPERPROF: Starting npPlace at level 1, MEM:1309.6M
[08/07 15:57:22    270s] Legalizing MH Cells... 0 / 0 / 0 (level 7)
[08/07 15:57:22    270s] No instances found in the vector
[08/07 15:57:22    270s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1309.6M, DRC: 0)
[08/07 15:57:22    270s] 0 (out of 0) MH cells were successfully legalized.
[08/07 15:57:42    290s] Iteration  9: Total net bbox = 3.707e+06 (1.88e+06 1.83e+06)
[08/07 15:57:42    290s]               Est.  stn bbox = 4.511e+06 (2.26e+06 2.25e+06)
[08/07 15:57:42    290s]               cpu = 0:00:19.6 real = 0:00:20.0 mem = 1313.3M
[08/07 15:57:42    290s] OPERPROF: Finished npPlace at level 1, CPU:19.720, REAL:19.938, MEM:1313.3M
[08/07 15:57:42    290s] OPERPROF: Starting npCallHUMEst at level 1, MEM:1313.3M
[08/07 15:57:42    290s] Starting Early Global Route rough congestion estimation: mem = 1313.3M
[08/07 15:57:42    290s] (I)       Started Loading and Dumping File ( Curr Mem: 1313.28 MB )
[08/07 15:57:42    290s] (I)       Reading DB...
[08/07 15:57:42    290s] (I)       Read data from FE... (mem=1313.3M)
[08/07 15:57:42    290s] (I)       Read nodes and places... (mem=1313.3M)
[08/07 15:57:42    290s] (I)       Done Read nodes and places (cpu=0.030s, mem=1313.3M)
[08/07 15:57:42    290s] (I)       Read nets... (mem=1313.3M)
[08/07 15:57:42    290s] (I)       Done Read nets (cpu=0.060s, mem=1313.3M)
[08/07 15:57:42    290s] (I)       Done Read data from FE (cpu=0.090s, mem=1313.3M)
[08/07 15:57:42    290s] (I)       before initializing RouteDB syMemory usage = 1313.3 MB
[08/07 15:57:42    290s] (I)       Print mode             : 2
[08/07 15:57:42    290s] (I)       Stop if highly congested: false
[08/07 15:57:42    290s] (I)       Honor MSV route constraint: false
[08/07 15:57:42    290s] (I)       Maximum routing layer  : 3
[08/07 15:57:42    290s] (I)       Minimum routing layer  : 2
[08/07 15:57:42    290s] (I)       Supply scale factor H  : 1.00
[08/07 15:57:42    290s] (I)       Supply scale factor V  : 1.00
[08/07 15:57:42    290s] (I)       Tracks used by clock wire: 0
[08/07 15:57:42    290s] (I)       Reverse direction      : 
[08/07 15:57:42    290s] (I)       Honor partition pin guides: true
[08/07 15:57:42    290s] (I)       Route selected nets only: false
[08/07 15:57:42    290s] (I)       Route secondary PG pins: false
[08/07 15:57:42    290s] (I)       Second PG max fanout   : 2147483647
[08/07 15:57:42    290s] (I)       Assign partition pins  : false
[08/07 15:57:42    290s] (I)       Support large GCell    : true
[08/07 15:57:42    290s] (I)       Number of rows per GCell: 2
[08/07 15:57:42    290s] (I)       Max num rows per GCell : 32
[08/07 15:57:42    290s] (I)       Apply function for special wires: true
[08/07 15:57:42    290s] (I)       Layer by layer blockage reading: true
[08/07 15:57:42    290s] (I)       Offset calculation fix : true
[08/07 15:57:42    290s] (I)       Route stripe layer range: 
[08/07 15:57:42    290s] (I)       Honor partition fences : 
[08/07 15:57:42    290s] (I)       Honor partition pin    : 
[08/07 15:57:42    290s] (I)       Honor partition fences with feedthrough: 
[08/07 15:57:42    290s] (I)       Counted 1006 PG shapes. We will not process PG shapes layer by layer.
[08/07 15:57:42    290s] (I)       Use row-based GCell size
[08/07 15:57:42    290s] (I)       Use row-based GCell align
[08/07 15:57:42    290s] (I)       GCell unit size   : 30000
[08/07 15:57:42    290s] (I)       GCell multiplier  : 2
[08/07 15:57:42    290s] (I)       GCell row height  : 30000
[08/07 15:57:42    290s] (I)       Actual row height : 30000
[08/07 15:57:42    290s] (I)       GCell align ref   : 40800 42000
[08/07 15:57:42    290s] [NR-eGR] Track table information for default rule: 
[08/07 15:57:42    290s] [NR-eGR] metal1 has no routable track
[08/07 15:57:42    290s] [NR-eGR] metal2 has single uniform track structure
[08/07 15:57:42    290s] [NR-eGR] metal3 has single uniform track structure
[08/07 15:57:42    290s] (I)       ===========================================================================
[08/07 15:57:42    290s] (I)       == Report All Rule Vias ==
[08/07 15:57:42    290s] (I)       ===========================================================================
[08/07 15:57:42    290s] (I)        Via Rule : (Default)
[08/07 15:57:42    290s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[08/07 15:57:42    290s] (I)       ---------------------------------------------------------------------------
[08/07 15:57:42    290s] (I)        1    1 : M2_M1                       1 : M2_M1                    
[08/07 15:57:42    290s] (I)        2    2 : M3_M2                       2 : M3_M2                    
[08/07 15:57:42    290s] (I)        3    0 : ---                         0 : ---                      
[08/07 15:57:42    290s] (I)       ===========================================================================
[08/07 15:57:42    290s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1313.28 MB )
[08/07 15:57:42    290s] [NR-eGR] Read 408 PG shapes
[08/07 15:57:42    290s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1313.28 MB )
[08/07 15:57:42    290s] [NR-eGR] #Routing Blockages  : 0
[08/07 15:57:42    290s] [NR-eGR] #Instance Blockages : 3186
[08/07 15:57:42    290s] [NR-eGR] #PG Blockages       : 408
[08/07 15:57:42    290s] [NR-eGR] #Bump Blockages     : 0
[08/07 15:57:42    290s] [NR-eGR] #Boundary Blockages : 0
[08/07 15:57:42    290s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[08/07 15:57:42    290s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[08/07 15:57:42    290s] (I)       readDataFromPlaceDB
[08/07 15:57:42    290s] (I)       Read net information..
[08/07 15:57:42    290s] [NR-eGR] Read numTotalNets=24162  numIgnoredNets=0
[08/07 15:57:42    290s] (I)       Read testcase time = 0.010 seconds
[08/07 15:57:42    290s] 
[08/07 15:57:42    290s] (I)       early_global_route_priority property id does not exist.
[08/07 15:57:42    290s] (I)       Start initializing grid graph
[08/07 15:57:42    290s] (I)       End initializing grid graph
[08/07 15:57:42    290s] (I)       Model blockages into capacity
[08/07 15:57:42    290s] (I)       Read Num Blocks=27630  Num Prerouted Wires=0  Num CS=0
[08/07 15:57:42    290s] (I)       Started Modeling ( Curr Mem: 1318.63 MB )
[08/07 15:57:42    290s] (I)       Started Modeling Layer 1 ( Curr Mem: 1318.63 MB )
[08/07 15:57:42    290s] (I)       Started Modeling Layer 2 ( Curr Mem: 1318.63 MB )
[08/07 15:57:42    290s] (I)       Layer 1 (V) : #blockages 27630 : #preroutes 0
[08/07 15:57:42    290s] (I)       Finished Modeling Layer 2 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1318.63 MB )
[08/07 15:57:42    290s] (I)       Started Modeling Layer 3 ( Curr Mem: 1318.63 MB )
[08/07 15:57:42    290s] (I)       Layer 2 (H) : #blockages 0 : #preroutes 0
[08/07 15:57:42    290s] (I)       Finished Modeling Layer 3 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1318.63 MB )
[08/07 15:57:42    290s] (I)       Finished Modeling ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1318.63 MB )
[08/07 15:57:42    290s] (I)       -- layer congestion ratio --
[08/07 15:57:42    290s] (I)       Layer 1 : 0.100000
[08/07 15:57:42    290s] (I)       Layer 2 : 0.700000
[08/07 15:57:42    290s] (I)       Layer 3 : 0.700000
[08/07 15:57:42    290s] (I)       ----------------------------
[08/07 15:57:42    290s] (I)       Number of ignored nets = 0
[08/07 15:57:42    290s] (I)       Number of fixed nets = 0.  Ignored: Yes
[08/07 15:57:42    290s] (I)       Number of clock nets = 1.  Ignored: No
[08/07 15:57:42    290s] (I)       Number of analog nets = 0.  Ignored: Yes
[08/07 15:57:42    290s] (I)       Number of special nets = 0.  Ignored: Yes
[08/07 15:57:42    290s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[08/07 15:57:42    290s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[08/07 15:57:42    290s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[08/07 15:57:42    290s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[08/07 15:57:42    290s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[08/07 15:57:42    290s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[08/07 15:57:42    290s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1318.6 MB
[08/07 15:57:42    290s] (I)       Ndr track 0 does not exist
[08/07 15:57:42    290s] (I)       Layer1  viaCost=200.00
[08/07 15:57:42    290s] (I)       Layer2  viaCost=100.00
[08/07 15:57:42    290s] (I)       ---------------------Grid Graph Info--------------------
[08/07 15:57:42    290s] (I)       Routing area        : (0, 0) - (6000000, 6000000)
[08/07 15:57:42    290s] (I)       Core area           : (40800, 42000) - (5959200, 5958000)
[08/07 15:57:42    290s] (I)       Site width          :  2400  (dbu)
[08/07 15:57:42    290s] (I)       Row height          : 30000  (dbu)
[08/07 15:57:42    290s] (I)       GCell row height    : 30000  (dbu)
[08/07 15:57:42    290s] (I)       GCell width         : 60000  (dbu)
[08/07 15:57:42    290s] (I)       GCell height        : 60000  (dbu)
[08/07 15:57:42    290s] (I)       Grid                :   100   100     3
[08/07 15:57:42    290s] (I)       Layer numbers       :     1     2     3
[08/07 15:57:42    290s] (I)       Vertical capacity   :     0 60000     0
[08/07 15:57:42    290s] (I)       Horizontal capacity :     0     0 60000
[08/07 15:57:42    290s] (I)       Default wire width  :   900   900  1500
[08/07 15:57:42    290s] (I)       Default wire space  :   900   900   900
[08/07 15:57:42    290s] (I)       Default wire pitch  :  1800  1800  2400
[08/07 15:57:42    290s] (I)       Default pitch size  :  1800  2400  3000
[08/07 15:57:42    290s] (I)       First track coord   :     0  1200  1500
[08/07 15:57:42    290s] (I)       Num tracks per GCell: 33.33 25.00 20.00
[08/07 15:57:42    290s] (I)       Total num of tracks :     0  2500  2000
[08/07 15:57:42    290s] (I)       Num of masks        :     1     1     1
[08/07 15:57:42    290s] (I)       Num of trim masks   :     0     0     0
[08/07 15:57:42    290s] (I)       --------------------------------------------------------
[08/07 15:57:42    290s] 
[08/07 15:57:42    290s] [NR-eGR] ============ Routing rule table ============
[08/07 15:57:42    290s] [NR-eGR] Rule id: 0  Nets: 24162 
[08/07 15:57:42    290s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[08/07 15:57:42    290s] (I)       Pitch:  L1=1800  L2=2400  L3=3000
[08/07 15:57:42    290s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1
[08/07 15:57:42    290s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1
[08/07 15:57:42    290s] [NR-eGR] ========================================
[08/07 15:57:42    290s] [NR-eGR] 
[08/07 15:57:42    290s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[08/07 15:57:42    290s] (I)       blocked tracks on layer2 : = 20114 / 250000 (8.05%)
[08/07 15:57:42    290s] (I)       blocked tracks on layer3 : = 0 / 200000 (0.00%)
[08/07 15:57:42    290s] (I)       After initializing earlyGlobalRoute syMemory usage = 1318.6 MB
[08/07 15:57:42    290s] (I)       Finished Loading and Dumping File ( CPU: 0.13 sec, Real: 0.12 sec, Curr Mem: 1318.63 MB )
[08/07 15:57:42    290s] (I)       ============= Initialization =============
[08/07 15:57:42    290s] (I)       numLocalWires=45597  numGlobalNetBranches=10505  numLocalNetBranches=12591
[08/07 15:57:42    290s] (I)       totalPins=73997  totalGlobalPin=40563 (54.82%)
[08/07 15:57:42    290s] (I)       Started Build MST ( Curr Mem: 1318.63 MB )
[08/07 15:57:42    290s] (I)       Generate topology with single threads
[08/07 15:57:42    290s] (I)       Finished Build MST ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1318.63 MB )
[08/07 15:57:42    290s] (I)       total 2D Cap : 440830 = (200000 H, 240830 V)
[08/07 15:57:42    290s] (I)       ============  Phase 1a Route ============
[08/07 15:57:42    290s] (I)       Started Phase 1a ( Curr Mem: 1318.63 MB )
[08/07 15:57:42    290s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1318.63 MB )
[08/07 15:57:42    290s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1318.63 MB )
[08/07 15:57:42    290s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[08/07 15:57:42    290s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1318.63 MB )
[08/07 15:57:42    290s] (I)       Usage: 70954 = (35836 H, 35118 V) = (17.92% H, 14.58% V) = (2.150e+06um H, 2.107e+06um V)
[08/07 15:57:42    290s] (I)       
[08/07 15:57:42    290s] (I)       ============  Phase 1b Route ============
[08/07 15:57:42    290s] (I)       Started Phase 1b ( Curr Mem: 1318.63 MB )
[08/07 15:57:42    290s] (I)       Finished Phase 1b ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1318.63 MB )
[08/07 15:57:42    290s] (I)       Usage: 70955 = (35837 H, 35118 V) = (17.92% H, 14.58% V) = (2.150e+06um H, 2.107e+06um V)
[08/07 15:57:42    290s] (I)       
[08/07 15:57:42    290s] (I)       earlyGlobalRoute overflow: 0.00% H + 0.03% V
[08/07 15:57:42    290s] 
[08/07 15:57:42    290s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.02% V
[08/07 15:57:42    290s] Finished Early Global Route rough congestion estimation: mem = 1318.6M
[08/07 15:57:42    290s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.170, REAL:0.164, MEM:1318.6M
[08/07 15:57:42    290s] earlyGlobalRoute rough estimation gcell size 2 row height
[08/07 15:57:42    290s] OPERPROF: Starting CDPad at level 1, MEM:1318.6M
[08/07 15:57:42    290s] CDPadU 0.408 -> 0.408. R=0.206, N=23734, GS=60.000
[08/07 15:57:42    290s] OPERPROF: Finished CDPad at level 1, CPU:0.130, REAL:0.130, MEM:1318.6M
[08/07 15:57:42    290s] no activity file in design. spp won't run.
[08/07 15:57:42    290s] NP #FI/FS/SF FL/PI: 0/0/0 23734/0
[08/07 15:57:42    290s] no activity file in design. spp won't run.
[08/07 15:57:42    290s] OPERPROF: Starting npPlace at level 1, MEM:1318.6M
[08/07 15:57:43    290s] Legalizing MH Cells... 0 / 0 / 0 (level 7)
[08/07 15:57:43    290s] No instances found in the vector
[08/07 15:57:43    290s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1318.6M, DRC: 0)
[08/07 15:57:43    290s] 0 (out of 0) MH cells were successfully legalized.
[08/07 15:57:55    302s] OPERPROF: Finished npPlace at level 1, CPU:12.080, REAL:12.349, MEM:1314.7M
[08/07 15:57:55    302s] no activity file in design. spp won't run.
[08/07 15:57:55    302s] NP #FI/FS/SF FL/PI: 0/0/0 23734/0
[08/07 15:57:55    302s] no activity file in design. spp won't run.
[08/07 15:57:55    303s] OPERPROF: Starting npPlace at level 1, MEM:1314.7M
[08/07 15:57:55    303s] Legalizing MH Cells... 0 / 0 / 0 (level 8)
[08/07 15:57:55    303s] No instances found in the vector
[08/07 15:57:55    303s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1314.7M, DRC: 0)
[08/07 15:57:55    303s] 0 (out of 0) MH cells were successfully legalized.
[08/07 15:59:19    385s] Iteration 10: Total net bbox = 4.169e+06 (2.10e+06 2.07e+06)
[08/07 15:59:19    385s]               Est.  stn bbox = 4.995e+06 (2.50e+06 2.50e+06)
[08/07 15:59:19    385s]               cpu = 0:01:22 real = 0:01:24 mem = 1316.4M
[08/07 15:59:19    385s] OPERPROF: Finished npPlace at level 1, CPU:82.060, REAL:83.926, MEM:1316.4M
[08/07 15:59:19    385s] no activity file in design. spp won't run.
[08/07 15:59:19    385s] NP #FI/FS/SF FL/PI: 0/0/0 23734/0
[08/07 15:59:19    385s] no activity file in design. spp won't run.
[08/07 15:59:19    385s] OPERPROF: Starting npPlace at level 1, MEM:1314.4M
[08/07 15:59:19    385s] Legalizing MH Cells... 0 / 0 / 0 (level 9)
[08/07 15:59:19    385s] No instances found in the vector
[08/07 15:59:19    385s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1314.4M, DRC: 0)
[08/07 15:59:19    385s] 0 (out of 0) MH cells were successfully legalized.
[08/07 15:59:42    407s] Iteration 11: Total net bbox = 4.278e+06 (2.18e+06 2.09e+06)
[08/07 15:59:42    407s]               Est.  stn bbox = 5.089e+06 (2.58e+06 2.51e+06)
[08/07 15:59:42    407s]               cpu = 0:00:21.6 real = 0:00:23.0 mem = 1318.2M
[08/07 15:59:42    407s] OPERPROF: Finished npPlace at level 1, CPU:21.750, REAL:22.499, MEM:1318.2M
[08/07 15:59:42    407s] Move report: Timing Driven Placement moves 23734 insts, mean move: 228.58 um, max move: 1987.03 um
[08/07 15:59:42    407s] 	Max move on inst (FE_OFC3860_n5793): (3391.20, 4002.00) --> (1794.79, 3611.38)
[08/07 15:59:42    407s] no activity file in design. spp won't run.
[08/07 15:59:42    407s] OPERPROF: Starting IPDeleteSPData at level 1, MEM:1318.2M
[08/07 15:59:42    407s] OPERPROF:   Starting spSectionHeadInit at level 2, MEM:1318.2M
[08/07 15:59:42    407s] OPERPROF:   Finished spSectionHeadInit at level 2, CPU:0.000, REAL:0.009, MEM:1318.2M
[08/07 15:59:42    407s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1318.2M
[08/07 15:59:42    407s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1316.3M
[08/07 15:59:42    407s] OPERPROF: Finished IPDeleteSPData at level 1, CPU:0.020, REAL:0.026, MEM:1316.3M
[08/07 15:59:42    407s] 
[08/07 15:59:42    407s] Finished Incremental Placement (cpu=0:02:56, real=0:03:00, mem=1316.3M)
[08/07 15:59:42    407s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[08/07 15:59:42    407s] Type 'man IMPSP-9025' for more detail.
[08/07 15:59:42    407s] CongRepair sets shifter mode to gplace
[08/07 15:59:42    407s] OPERPROF: Starting RefinePlace2 at level 1, MEM:1316.3M
[08/07 15:59:42    407s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:1316.3M
[08/07 15:59:42    407s] OPERPROF:     Starting DPlace-Init at level 3, MEM:1316.3M
[08/07 15:59:42    407s] z: 2, totalTracks: 1
[08/07 15:59:42    407s] #spOpts: N=250 minPadR=1.1 mergeVia=F 
[08/07 15:59:42    407s] All LLGs are deleted
[08/07 15:59:42    407s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:1316.3M
[08/07 15:59:42    407s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.000, MEM:1316.3M
[08/07 15:59:42    407s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:1316.3M
[08/07 15:59:42    407s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:1316.3M
[08/07 15:59:42    407s] Core basic site is core
[08/07 15:59:42    407s] SiteArray: non-trimmed site array dimensions = 197 x 2466
[08/07 15:59:42    407s] SiteArray: use 2,019,328 bytes
[08/07 15:59:42    407s] SiteArray: current memory after site array memory allocation 1318.2M
[08/07 15:59:42    407s] SiteArray: FP blocked sites are writable
[08/07 15:59:42    407s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[08/07 15:59:42    407s] OPERPROF:           Starting RoutingBlockageFromWireViaStBox at level 6, MEM:1318.2M
[08/07 15:59:42    407s] Process 594 wires and vias for routing blockage and capacity analysis
[08/07 15:59:42    407s] OPERPROF:           Finished RoutingBlockageFromWireViaStBox at level 6, CPU:0.000, REAL:0.000, MEM:1318.2M
[08/07 15:59:42    407s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.020, REAL:0.014, MEM:1318.2M
[08/07 15:59:42    407s] OPERPROF:         Starting CMU at level 5, MEM:1318.2M
[08/07 15:59:42    407s] OPERPROF:         Finished CMU at level 5, CPU:0.000, REAL:0.002, MEM:1318.2M
[08/07 15:59:42    407s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.020, REAL:0.023, MEM:1318.2M
[08/07 15:59:42    407s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1318.2MB).
[08/07 15:59:42    407s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.050, REAL:0.050, MEM:1318.2M
[08/07 15:59:42    407s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.050, REAL:0.050, MEM:1318.2M
[08/07 15:59:42    407s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.18149.2
[08/07 15:59:42    407s] OPERPROF:   Starting RefinePlace at level 2, MEM:1318.2M
[08/07 15:59:42    407s] *** Starting refinePlace (0:06:47 mem=1318.2M) ***
[08/07 15:59:42    407s] Total net bbox length = 5.581e+06 (2.822e+06 2.759e+06) (ext = 1.281e+06)
[08/07 15:59:42    407s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/07 15:59:42    407s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:1318.2M
[08/07 15:59:42    407s] Starting refinePlace ...
[08/07 15:59:42    407s] ** Cut row section cpu time 0:00:00.0.
[08/07 15:59:42    407s]    Spread Effort: high, pre-route mode, useDDP on.
[08/07 15:59:43    408s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.7, real=0:00:01.0, mem=1318.2MB) @(0:06:48 - 0:06:48).
[08/07 15:59:43    408s] Move report: preRPlace moves 23734 insts, mean move: 8.36 um, max move: 24.14 um
[08/07 15:59:43    408s] 	Max move on inst (U12143): (1223.07, 3087.48) --> (1214.40, 3072.00)
[08/07 15:59:43    408s] 	Length: 7 sites, height: 1 rows, site name: core, cell type: XOR2X1
[08/07 15:59:43    408s] wireLenOptFixPriorityInst 0 inst fixed
[08/07 15:59:43    408s] Placement tweakage begins.
[08/07 15:59:43    408s] wire length = 5.016e+06
[08/07 15:59:45    410s] wire length = 4.871e+06
[08/07 15:59:45    410s] Placement tweakage ends.
[08/07 15:59:45    410s] Move report: tweak moves 6623 insts, mean move: 23.22 um, max move: 218.40 um
[08/07 15:59:45    410s] 	Max move on inst (U17616): (3919.20, 1122.00) --> (4137.60, 1122.00)
[08/07 15:59:45    410s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:02.0, real=0:00:02.0, mem=1318.2MB) @(0:06:48 - 0:06:50).
[08/07 15:59:45    410s] 
[08/07 15:59:45    410s] Running Spiral with 1 thread in Normal Mode  fetchWidth=81 
[08/07 15:59:45    410s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/07 15:59:45    410s] [CPU] RefinePlace/Legalization (cpu=0:00:00.7, real=0:00:00.0, mem=1318.2MB) @(0:06:50 - 0:06:51).
[08/07 15:59:45    410s] Move report: Detail placement moves 23734 insts, mean move: 14.50 um, max move: 221.47 um
[08/07 15:59:45    410s] 	Max move on inst (U17616): (3918.24, 1119.88) --> (4137.60, 1122.00)
[08/07 15:59:45    410s] 	Runtime: CPU: 0:00:03.4 REAL: 0:00:03.0 MEM: 1318.2MB
[08/07 15:59:45    410s] Statistics of distance of Instance movement in refine placement:
[08/07 15:59:45    410s]   maximum (X+Y) =       221.47 um
[08/07 15:59:45    410s]   inst (U17616) with max move: (3918.24, 1119.88) -> (4137.6, 1122)
[08/07 15:59:45    410s]   mean    (X+Y) =        14.50 um
[08/07 15:59:45    410s] Summary Report:
[08/07 15:59:45    410s] Instances move: 23734 (out of 23734 movable)
[08/07 15:59:45    410s] Instances flipped: 0
[08/07 15:59:45    410s] Mean displacement: 14.50 um
[08/07 15:59:45    410s] Max displacement: 221.47 um (Instance: U17616) (3918.24, 1119.88) -> (4137.6, 1122)
[08/07 15:59:45    410s] 	Length: 4 sites, height: 1 rows, site name: core, cell type: OAI21X1
[08/07 15:59:45    410s] Total instances moved : 23734
[08/07 15:59:45    410s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:3.450, REAL:3.451, MEM:1318.2M
[08/07 15:59:45    410s] Total net bbox length = 5.502e+06 (2.723e+06 2.779e+06) (ext = 1.280e+06)
[08/07 15:59:45    410s] Runtime: CPU: 0:00:03.5 REAL: 0:00:03.0 MEM: 1318.2MB
[08/07 15:59:45    410s] [CPU] RefinePlace/total (cpu=0:00:03.5, real=0:00:03.0, mem=1318.2MB) @(0:06:47 - 0:06:51).
[08/07 15:59:45    410s] *** Finished refinePlace (0:06:51 mem=1318.2M) ***
[08/07 15:59:45    410s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.18149.2
[08/07 15:59:45    410s] OPERPROF:   Finished RefinePlace at level 2, CPU:3.500, REAL:3.504, MEM:1318.2M
[08/07 15:59:45    410s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:1318.2M
[08/07 15:59:45    411s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.050, REAL:0.047, MEM:1318.2M
[08/07 15:59:45    411s] OPERPROF: Finished RefinePlace2 at level 1, CPU:3.600, REAL:3.602, MEM:1318.2M
[08/07 15:59:45    411s] *** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
[08/07 15:59:45    411s] ThreeLayerMode is on. Timing-driven placement option disabled.
[08/07 15:59:45    411s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1318.2M
[08/07 15:59:45    411s] Starting Early Global Route congestion estimation: mem = 1318.2M
[08/07 15:59:45    411s] (I)       Started Loading and Dumping File ( Curr Mem: 1318.22 MB )
[08/07 15:59:45    411s] (I)       Reading DB...
[08/07 15:59:45    411s] (I)       Read data from FE... (mem=1318.2M)
[08/07 15:59:45    411s] (I)       Read nodes and places... (mem=1318.2M)
[08/07 15:59:45    411s] (I)       Done Read nodes and places (cpu=0.020s, mem=1318.2M)
[08/07 15:59:45    411s] (I)       Read nets... (mem=1318.2M)
[08/07 15:59:46    411s] (I)       Done Read nets (cpu=0.060s, mem=1318.2M)
[08/07 15:59:46    411s] (I)       Done Read data from FE (cpu=0.080s, mem=1318.2M)
[08/07 15:59:46    411s] (I)       before initializing RouteDB syMemory usage = 1318.2 MB
[08/07 15:59:46    411s] (I)       Honor MSV route constraint: false
[08/07 15:59:46    411s] (I)       Maximum routing layer  : 3
[08/07 15:59:46    411s] (I)       Minimum routing layer  : 2
[08/07 15:59:46    411s] (I)       Supply scale factor H  : 1.00
[08/07 15:59:46    411s] (I)       Supply scale factor V  : 1.00
[08/07 15:59:46    411s] (I)       Tracks used by clock wire: 0
[08/07 15:59:46    411s] (I)       Reverse direction      : 
[08/07 15:59:46    411s] (I)       Honor partition pin guides: true
[08/07 15:59:46    411s] (I)       Route selected nets only: false
[08/07 15:59:46    411s] (I)       Route secondary PG pins: false
[08/07 15:59:46    411s] (I)       Second PG max fanout   : 2147483647
[08/07 15:59:46    411s] (I)       Apply function for special wires: true
[08/07 15:59:46    411s] (I)       Layer by layer blockage reading: true
[08/07 15:59:46    411s] (I)       Offset calculation fix : true
[08/07 15:59:46    411s] (I)       Route stripe layer range: 
[08/07 15:59:46    411s] (I)       Honor partition fences : 
[08/07 15:59:46    411s] (I)       Honor partition pin    : 
[08/07 15:59:46    411s] (I)       Honor partition fences with feedthrough: 
[08/07 15:59:46    411s] (I)       Counted 1006 PG shapes. We will not process PG shapes layer by layer.
[08/07 15:59:46    411s] (I)       Use row-based GCell size
[08/07 15:59:46    411s] (I)       Use row-based GCell align
[08/07 15:59:46    411s] (I)       GCell unit size   : 30000
[08/07 15:59:46    411s] (I)       GCell multiplier  : 1
[08/07 15:59:46    411s] (I)       GCell row height  : 30000
[08/07 15:59:46    411s] (I)       Actual row height : 30000
[08/07 15:59:46    411s] (I)       GCell align ref   : 40800 42000
[08/07 15:59:46    411s] [NR-eGR] Track table information for default rule: 
[08/07 15:59:46    411s] [NR-eGR] metal1 has no routable track
[08/07 15:59:46    411s] [NR-eGR] metal2 has single uniform track structure
[08/07 15:59:46    411s] [NR-eGR] metal3 has single uniform track structure
[08/07 15:59:46    411s] (I)       ===========================================================================
[08/07 15:59:46    411s] (I)       == Report All Rule Vias ==
[08/07 15:59:46    411s] (I)       ===========================================================================
[08/07 15:59:46    411s] (I)        Via Rule : (Default)
[08/07 15:59:46    411s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[08/07 15:59:46    411s] (I)       ---------------------------------------------------------------------------
[08/07 15:59:46    411s] (I)        1    1 : M2_M1                       1 : M2_M1                    
[08/07 15:59:46    411s] (I)        2    2 : M3_M2                       2 : M3_M2                    
[08/07 15:59:46    411s] (I)        3    0 : ---                         0 : ---                      
[08/07 15:59:46    411s] (I)       ===========================================================================
[08/07 15:59:46    411s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1318.22 MB )
[08/07 15:59:46    411s] [NR-eGR] Read 408 PG shapes
[08/07 15:59:46    411s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1318.22 MB )
[08/07 15:59:46    411s] [NR-eGR] #Routing Blockages  : 0
[08/07 15:59:46    411s] [NR-eGR] #Instance Blockages : 3186
[08/07 15:59:46    411s] [NR-eGR] #PG Blockages       : 408
[08/07 15:59:46    411s] [NR-eGR] #Bump Blockages     : 0
[08/07 15:59:46    411s] [NR-eGR] #Boundary Blockages : 0
[08/07 15:59:46    411s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[08/07 15:59:46    411s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[08/07 15:59:46    411s] (I)       readDataFromPlaceDB
[08/07 15:59:46    411s] (I)       Read net information..
[08/07 15:59:46    411s] [NR-eGR] Read numTotalNets=24162  numIgnoredNets=0
[08/07 15:59:46    411s] (I)       Read testcase time = 0.010 seconds
[08/07 15:59:46    411s] 
[08/07 15:59:46    411s] (I)       early_global_route_priority property id does not exist.
[08/07 15:59:46    411s] (I)       Start initializing grid graph
[08/07 15:59:46    411s] (I)       End initializing grid graph
[08/07 15:59:46    411s] (I)       Model blockages into capacity
[08/07 15:59:46    411s] (I)       Read Num Blocks=27630  Num Prerouted Wires=0  Num CS=0
[08/07 15:59:46    411s] (I)       Started Modeling ( Curr Mem: 1318.22 MB )
[08/07 15:59:46    411s] (I)       Started Modeling Layer 1 ( Curr Mem: 1318.22 MB )
[08/07 15:59:46    411s] (I)       Started Modeling Layer 2 ( Curr Mem: 1318.22 MB )
[08/07 15:59:46    411s] (I)       Layer 1 (V) : #blockages 27630 : #preroutes 0
[08/07 15:59:46    411s] (I)       Finished Modeling Layer 2 ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1318.22 MB )
[08/07 15:59:46    411s] (I)       Started Modeling Layer 3 ( Curr Mem: 1318.22 MB )
[08/07 15:59:46    411s] (I)       Layer 2 (H) : #blockages 0 : #preroutes 0
[08/07 15:59:46    411s] (I)       Finished Modeling Layer 3 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1318.22 MB )
[08/07 15:59:46    411s] (I)       Finished Modeling ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 1318.22 MB )
[08/07 15:59:46    411s] (I)       -- layer congestion ratio --
[08/07 15:59:46    411s] (I)       Layer 1 : 0.100000
[08/07 15:59:46    411s] (I)       Layer 2 : 0.700000
[08/07 15:59:46    411s] (I)       Layer 3 : 0.700000
[08/07 15:59:46    411s] (I)       ----------------------------
[08/07 15:59:46    411s] (I)       Number of ignored nets = 0
[08/07 15:59:46    411s] (I)       Number of fixed nets = 0.  Ignored: Yes
[08/07 15:59:46    411s] (I)       Number of clock nets = 1.  Ignored: No
[08/07 15:59:46    411s] (I)       Number of analog nets = 0.  Ignored: Yes
[08/07 15:59:46    411s] (I)       Number of special nets = 0.  Ignored: Yes
[08/07 15:59:46    411s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[08/07 15:59:46    411s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[08/07 15:59:46    411s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[08/07 15:59:46    411s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[08/07 15:59:46    411s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[08/07 15:59:46    411s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[08/07 15:59:46    411s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1318.2 MB
[08/07 15:59:46    411s] (I)       Ndr track 0 does not exist
[08/07 15:59:46    411s] (I)       Layer1  viaCost=200.00
[08/07 15:59:46    411s] (I)       Layer2  viaCost=100.00
[08/07 15:59:46    411s] (I)       ---------------------Grid Graph Info--------------------
[08/07 15:59:46    411s] (I)       Routing area        : (0, 0) - (6000000, 6000000)
[08/07 15:59:46    411s] (I)       Core area           : (40800, 42000) - (5959200, 5958000)
[08/07 15:59:46    411s] (I)       Site width          :  2400  (dbu)
[08/07 15:59:46    411s] (I)       Row height          : 30000  (dbu)
[08/07 15:59:46    411s] (I)       GCell row height    : 30000  (dbu)
[08/07 15:59:46    411s] (I)       GCell width         : 30000  (dbu)
[08/07 15:59:46    411s] (I)       GCell height        : 30000  (dbu)
[08/07 15:59:46    411s] (I)       Grid                :   200   200     3
[08/07 15:59:46    411s] (I)       Layer numbers       :     1     2     3
[08/07 15:59:46    411s] (I)       Vertical capacity   :     0 30000     0
[08/07 15:59:46    411s] (I)       Horizontal capacity :     0     0 30000
[08/07 15:59:46    411s] (I)       Default wire width  :   900   900  1500
[08/07 15:59:46    411s] (I)       Default wire space  :   900   900   900
[08/07 15:59:46    411s] (I)       Default wire pitch  :  1800  1800  2400
[08/07 15:59:46    411s] (I)       Default pitch size  :  1800  2400  3000
[08/07 15:59:46    411s] (I)       First track coord   :     0  1200  1500
[08/07 15:59:46    411s] (I)       Num tracks per GCell: 16.67 12.50 10.00
[08/07 15:59:46    411s] (I)       Total num of tracks :     0  2500  2000
[08/07 15:59:46    411s] (I)       Num of masks        :     1     1     1
[08/07 15:59:46    411s] (I)       Num of trim masks   :     0     0     0
[08/07 15:59:46    411s] (I)       --------------------------------------------------------
[08/07 15:59:46    411s] 
[08/07 15:59:46    411s] [NR-eGR] ============ Routing rule table ============
[08/07 15:59:46    411s] [NR-eGR] Rule id: 0  Nets: 24162 
[08/07 15:59:46    411s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[08/07 15:59:46    411s] (I)       Pitch:  L1=1800  L2=2400  L3=3000
[08/07 15:59:46    411s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1
[08/07 15:59:46    411s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1
[08/07 15:59:46    411s] [NR-eGR] ========================================
[08/07 15:59:46    411s] [NR-eGR] 
[08/07 15:59:46    411s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[08/07 15:59:46    411s] (I)       blocked tracks on layer2 : = 21949 / 500000 (4.39%)
[08/07 15:59:46    411s] (I)       blocked tracks on layer3 : = 0 / 400000 (0.00%)
[08/07 15:59:46    411s] (I)       After initializing earlyGlobalRoute syMemory usage = 1318.2 MB
[08/07 15:59:46    411s] (I)       Finished Loading and Dumping File ( CPU: 0.14 sec, Real: 0.13 sec, Curr Mem: 1318.22 MB )
[08/07 15:59:46    411s] (I)       Started Global Routing ( Curr Mem: 1318.22 MB )
[08/07 15:59:46    411s] (I)       ============= Initialization =============
[08/07 15:59:46    411s] (I)       totalPins=73997  totalGlobalPin=68250 (92.23%)
[08/07 15:59:46    411s] (I)       Started Build MST ( Curr Mem: 1318.22 MB )
[08/07 15:59:46    411s] (I)       Generate topology with single threads
[08/07 15:59:46    411s] (I)       Finished Build MST ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1318.22 MB )
[08/07 15:59:46    411s] (I)       total 2D Cap : 885326 = (400000 H, 485326 V)
[08/07 15:59:46    411s] [NR-eGR] Layer group 1: route 24162 net(s) in layer range [2, 3]
[08/07 15:59:46    411s] (I)       ============  Phase 1a Route ============
[08/07 15:59:46    411s] (I)       Started Phase 1a ( Curr Mem: 1318.22 MB )
[08/07 15:59:46    411s] (I)       Finished Phase 1a ( CPU: 0.03 sec, Real: 0.04 sec, Curr Mem: 1318.22 MB )
[08/07 15:59:46    411s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1318.22 MB )
[08/07 15:59:46    411s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[08/07 15:59:46    411s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1318.22 MB )
[08/07 15:59:46    411s] (I)       Usage: 157199 = (77964 H, 79235 V) = (19.49% H, 16.33% V) = (2.339e+06um H, 2.377e+06um V)
[08/07 15:59:46    411s] (I)       
[08/07 15:59:46    411s] (I)       ============  Phase 1b Route ============
[08/07 15:59:46    411s] (I)       Started Phase 1b ( Curr Mem: 1318.22 MB )
[08/07 15:59:46    411s] (I)       Finished Phase 1b ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1318.22 MB )
[08/07 15:59:46    411s] (I)       Usage: 157214 = (77970 H, 79244 V) = (19.49% H, 16.33% V) = (2.339e+06um H, 2.377e+06um V)
[08/07 15:59:46    411s] (I)       
[08/07 15:59:46    411s] (I)       earlyGlobalRoute overflow of layer group 1: 0.01% H + 0.01% V. EstWL: 4.716420e+06um
[08/07 15:59:46    411s] (I)       ============  Phase 1c Route ============
[08/07 15:59:46    411s] (I)       Started Phase 1c ( Curr Mem: 1318.22 MB )
[08/07 15:59:46    411s] (I)       Level2 Grid: 40 x 40
[08/07 15:59:46    411s] (I)       Started Two Level Routing ( Curr Mem: 1318.22 MB )
[08/07 15:59:46    411s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1318.22 MB )
[08/07 15:59:46    411s] (I)       Current Two Level Routing (Strong)[Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1318.22 MB )
[08/07 15:59:46    411s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1318.22 MB )
[08/07 15:59:46    411s] (I)       Finished Phase 1c ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1318.22 MB )
[08/07 15:59:46    411s] (I)       Usage: 157214 = (77970 H, 79244 V) = (19.49% H, 16.33% V) = (2.339e+06um H, 2.377e+06um V)
[08/07 15:59:46    411s] (I)       
[08/07 15:59:46    411s] (I)       ============  Phase 1d Route ============
[08/07 15:59:46    411s] (I)       Started Phase 1d ( Curr Mem: 1318.22 MB )
[08/07 15:59:46    411s] (I)       Finished Phase 1d ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1318.22 MB )
[08/07 15:59:46    411s] (I)       Usage: 157223 = (77974 H, 79249 V) = (19.49% H, 16.33% V) = (2.339e+06um H, 2.377e+06um V)
[08/07 15:59:46    411s] (I)       
[08/07 15:59:46    411s] (I)       ============  Phase 1e Route ============
[08/07 15:59:46    411s] (I)       Started Phase 1e ( Curr Mem: 1318.22 MB )
[08/07 15:59:46    411s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1318.22 MB )
[08/07 15:59:46    411s] (I)       Usage: 157223 = (77974 H, 79249 V) = (19.49% H, 16.33% V) = (2.339e+06um H, 2.377e+06um V)
[08/07 15:59:46    411s] (I)       
[08/07 15:59:46    411s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.01% H + 0.00% V. EstWL: 4.716690e+06um
[08/07 15:59:46    411s] [NR-eGR] 
[08/07 15:59:46    411s] (I)       Current Phase 1l[Initialization] ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 1318.22 MB )
[08/07 15:59:46    411s] (I)       Running layer assignment with 1 threads
[08/07 15:59:46    411s] (I)       Finished Phase 1l ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 1318.22 MB )
[08/07 15:59:46    411s] (I)       ============  Phase 1l Route ============
[08/07 15:59:46    411s] (I)       
[08/07 15:59:46    411s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[08/07 15:59:46    411s] [NR-eGR]                        OverCon            
[08/07 15:59:46    411s] [NR-eGR]                         #Gcell     %Gcell
[08/07 15:59:46    411s] [NR-eGR]       Layer                (1)    OverCon 
[08/07 15:59:46    411s] [NR-eGR] ----------------------------------------------
[08/07 15:59:46    411s] [NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[08/07 15:59:46    411s] [NR-eGR]  metal2  (2)         2( 0.01%)   ( 0.01%) 
[08/07 15:59:46    411s] [NR-eGR]  metal3  (3)         2( 0.01%)   ( 0.01%) 
[08/07 15:59:46    411s] [NR-eGR] ----------------------------------------------
[08/07 15:59:46    411s] [NR-eGR] Total                4( 0.01%)   ( 0.01%) 
[08/07 15:59:46    411s] [NR-eGR] 
[08/07 15:59:46    411s] (I)       Finished Global Routing ( CPU: 0.16 sec, Real: 0.17 sec, Curr Mem: 1318.22 MB )
[08/07 15:59:46    411s] (I)       total 2D Cap : 887221 = (400000 H, 487221 V)
[08/07 15:59:46    411s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[08/07 15:59:46    411s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[08/07 15:59:46    411s] Early Global Route congestion estimation runtime: 0.31 seconds, mem = 1318.2M
[08/07 15:59:46    411s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.320, REAL:0.312, MEM:1318.2M
[08/07 15:59:46    411s] OPERPROF: Starting HotSpotCal at level 1, MEM:1318.2M
[08/07 15:59:46    411s] [hotspot] +------------+---------------+---------------+
[08/07 15:59:46    411s] [hotspot] |            |   max hotspot | total hotspot |
[08/07 15:59:46    411s] [hotspot] +------------+---------------+---------------+
[08/07 15:59:46    411s] [hotspot] | normalized |          0.00 |          0.00 |
[08/07 15:59:46    411s] [hotspot] +------------+---------------+---------------+
[08/07 15:59:46    411s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[08/07 15:59:46    411s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[08/07 15:59:46    411s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.006, MEM:1318.2M
[08/07 15:59:46    411s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:1318.2M
[08/07 15:59:46    411s] Starting Early Global Route wiring: mem = 1318.2M
[08/07 15:59:46    411s] (I)       ============= track Assignment ============
[08/07 15:59:46    411s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1318.22 MB )
[08/07 15:59:46    411s] (I)       Finished Extract Global 3D Wires ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1318.22 MB )
[08/07 15:59:46    411s] (I)       Started Greedy Track Assignment ( Curr Mem: 1318.22 MB )
[08/07 15:59:46    411s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer4, numCutBoxes=0)
[08/07 15:59:46    411s] (I)       Running track assignment with 1 threads
[08/07 15:59:46    411s] (I)       Current Greedy Track Assignment[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1318.22 MB )
[08/07 15:59:46    411s] (I)       Run Multi-thread track assignment
[08/07 15:59:46    411s] (I)       Finished Greedy Track Assignment ( CPU: 0.21 sec, Real: 0.22 sec, Curr Mem: 1318.22 MB )
[08/07 15:59:46    411s] [NR-eGR] --------------------------------------------------------------------------
[08/07 15:59:46    411s] [NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 73997
[08/07 15:59:46    411s] [NR-eGR] metal2  (2V) length: 2.573505e+06um, number of vias: 110280
[08/07 15:59:46    411s] [NR-eGR] metal3  (3H) length: 2.422802e+06um, number of vias: 0
[08/07 15:59:46    411s] [NR-eGR] Total length: 4.996307e+06um, number of vias: 184277
[08/07 15:59:46    411s] [NR-eGR] --------------------------------------------------------------------------
[08/07 15:59:46    411s] [NR-eGR] Total eGR-routed clock nets wire length: 5.579580e+04um 
[08/07 15:59:46    411s] [NR-eGR] --------------------------------------------------------------------------
[08/07 15:59:46    411s] Early Global Route wiring runtime: 0.45 seconds, mem = 1318.2M
[08/07 15:59:46    411s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.440, REAL:0.446, MEM:1318.2M
[08/07 15:59:46    411s] 0 delay mode for cte disabled.
[08/07 15:59:46    411s] SKP cleared!
[08/07 15:59:46    411s] 
[08/07 15:59:46    411s] *** Finished incrementalPlace (cpu=0:03:01, real=0:03:05)***
[08/07 15:59:46    411s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1318.2M
[08/07 15:59:46    411s] All LLGs are deleted
[08/07 15:59:46    411s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1318.2M
[08/07 15:59:46    411s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.006, MEM:1316.3M
[08/07 15:59:46    411s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.006, MEM:1316.3M
[08/07 15:59:46    411s] Start to check current routing status for nets...
[08/07 15:59:46    412s] All nets are already routed correctly.
[08/07 15:59:46    412s] End to check current routing status for nets (mem=1316.3M)
[08/07 15:59:46    412s] Extraction called for design 'riscv' of instances=23734 and nets=24263 using extraction engine 'preRoute' .
[08/07 15:59:46    412s] PreRoute RC Extraction called for design riscv.
[08/07 15:59:46    412s] RC Extraction called in multi-corner(1) mode.
[08/07 15:59:46    412s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[08/07 15:59:46    412s] Type 'man IMPEXT-6197' for more detail.
[08/07 15:59:46    412s] RCMode: PreRoute
[08/07 15:59:46    412s]       RC Corner Indexes            0   
[08/07 15:59:46    412s] Capacitance Scaling Factor   : 1.00000 
[08/07 15:59:46    412s] Resistance Scaling Factor    : 1.00000 
[08/07 15:59:46    412s] Clock Cap. Scaling Factor    : 1.00000 
[08/07 15:59:46    412s] Clock Res. Scaling Factor    : 1.00000 
[08/07 15:59:46    412s] Shrink Factor                : 1.00000
[08/07 15:59:46    412s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[08/07 15:59:47    412s] LayerId::1 widthSet size::1
[08/07 15:59:47    412s] LayerId::2 widthSet size::1
[08/07 15:59:47    412s] LayerId::3 widthSet size::1
[08/07 15:59:47    412s] Updating RC grid for preRoute extraction ...
[08/07 15:59:47    412s] Initializing multi-corner resistance tables ...
[08/07 15:59:47    412s] Preroute length aware model : LLS: 2-1 ; HLS: 4-3 ; rDens: 0.386545 ; uaWl: 1.000000 ; uaWlH: 1.000000 ; aWlH: 0.000000 ; Pmax: 0.939400 ; wcR: 1.000000 ; newSi: 0.097500 ; pMod: 77 ; 
[08/07 15:59:47    412s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:01.0  MEM: 1316.293M)
[08/07 15:59:47    412s] Compute RC Scale Done ...
[08/07 15:59:47    412s] **optDesign ... cpu = 0:05:26, real = 0:05:30, mem = 941.7M, totSessionCpu=0:06:53 **
[08/07 15:59:47    412s] #################################################################################
[08/07 15:59:47    412s] # Design Stage: PreRoute
[08/07 15:59:47    412s] # Design Name: riscv
[08/07 15:59:47    412s] # Design Mode: 250nm
[08/07 15:59:47    412s] # Analysis Mode: MMMC OCV 
[08/07 15:59:47    412s] # Parasitics Mode: No SPEF/RCDB
[08/07 15:59:47    412s] # Signoff Settings: SI Off 
[08/07 15:59:47    412s] #################################################################################
[08/07 15:59:48    413s] Calculate early delays in OCV mode...
[08/07 15:59:48    413s] Calculate late delays in OCV mode...
[08/07 15:59:48    413s] Topological Sorting (REAL = 0:00:00.0, MEM = 1223.9M, InitMEM = 1222.3M)
[08/07 15:59:48    413s] Start delay calculation (fullDC) (1 T). (MEM=1223.95)
[08/07 15:59:48    413s] End AAE Lib Interpolated Model. (MEM=1243.68 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/07 15:59:53    419s] Total number of fetched objects 24257
[08/07 15:59:54    419s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:01.0)
[08/07 15:59:54    419s] End delay calculation. (MEM=1260.11 CPU=0:00:04.4 REAL=0:00:05.0)
[08/07 15:59:54    419s] End delay calculation (fullDC). (MEM=1260.11 CPU=0:00:05.7 REAL=0:00:06.0)
[08/07 15:59:54    419s] *** CDM Built up (cpu=0:00:06.4  real=0:00:07.0  mem= 1260.1M) ***
[08/07 15:59:55    420s] Deleting Lib Analyzer.
[08/07 15:59:55    420s] Begin: GigaOpt DRV Optimization
[08/07 15:59:55    420s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 3.0 -numThreads 1 -smallScaleFixing -maxIter 3 -setupTNSCostFactor 3.0 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[08/07 15:59:55    420s] Info: 1 clock net  excluded from IPO operation.
[08/07 15:59:55    420s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:07:00.4/0:07:06.4 (1.0), mem = 1276.1M
[08/07 15:59:55    420s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.18149.6
[08/07 15:59:55    420s] PhyDesignGrid: maxLocalDensity 3.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[08/07 15:59:55    420s] ### Creating PhyDesignMc. totSessionCpu=0:07:00 mem=1276.1M
[08/07 15:59:55    420s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[08/07 15:59:55    420s] OPERPROF: Starting DPlace-Init at level 1, MEM:1276.1M
[08/07 15:59:55    420s] z: 2, totalTracks: 1
[08/07 15:59:55    420s] #spOpts: N=250 minPadR=1.1 
[08/07 15:59:55    420s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1276.1M
[08/07 15:59:55    420s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1276.1M
[08/07 15:59:55    420s] Core basic site is core
[08/07 15:59:55    420s] SiteArray: non-trimmed site array dimensions = 197 x 2466
[08/07 15:59:55    420s] SiteArray: use 2,019,328 bytes
[08/07 15:59:55    420s] SiteArray: current memory after site array memory allocation 1278.0M
[08/07 15:59:55    420s] SiteArray: FP blocked sites are writable
[08/07 15:59:55    420s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[08/07 15:59:55    420s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1278.0M
[08/07 15:59:55    420s] Process 594 wires and vias for routing blockage and capacity analysis
[08/07 15:59:55    420s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.000, MEM:1278.0M
[08/07 15:59:55    420s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.020, REAL:0.014, MEM:1278.0M
[08/07 15:59:55    420s] OPERPROF:     Starting CMU at level 3, MEM:1278.0M
[08/07 15:59:55    420s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:1278.0M
[08/07 15:59:55    420s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.022, MEM:1278.0M
[08/07 15:59:55    420s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1278.0MB).
[08/07 15:59:55    420s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.050, MEM:1278.0M
[08/07 15:59:55    420s] TotalInstCnt at PhyDesignMc Initialization: 23,734
[08/07 15:59:55    420s] ### Creating PhyDesignMc, finished. totSessionCpu=0:07:01 mem=1278.0M
[08/07 15:59:55    420s] ### Creating RouteCongInterface, started
[08/07 15:59:55    420s] 
[08/07 15:59:55    420s] Creating Lib Analyzer ...
[08/07 15:59:55    420s] Total number of usable buffers from Lib Analyzer: 3 ( BUFX2 BUFX4 CLKBUF1)
[08/07 15:59:55    420s] Total number of usable inverters from Lib Analyzer: 4 ( INVX2 INVX1 INVX4 INVX8)
[08/07 15:59:55    420s] Total number of usable delay cells from Lib Analyzer: 2 ( CLKBUF2 CLKBUF3)
[08/07 15:59:55    420s] 
[08/07 15:59:55    420s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:07:01 mem=1278.0M
[08/07 15:59:55    420s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:07:01 mem=1278.0M
[08/07 15:59:55    420s] Creating Lib Analyzer, finished. 
[08/07 15:59:55    420s] 
[08/07 15:59:55    420s] #optDebug: {2, 0.429, 0.7481} {3, 0.429, 0.7481} 
[08/07 15:59:55    420s] 
[08/07 15:59:55    420s] #optDebug: {0, 1.200}
[08/07 15:59:55    420s] ### Creating RouteCongInterface, finished
[08/07 15:59:55    420s] ### Creating LA Mngr. totSessionCpu=0:07:01 mem=1278.0M
[08/07 15:59:55    420s] ### Creating LA Mngr, finished. totSessionCpu=0:07:01 mem=1278.0M
[08/07 15:59:57    422s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1297.1M
[08/07 15:59:57    422s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1297.1M
[08/07 15:59:57    422s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[08/07 15:59:57    422s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[08/07 15:59:57    422s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[08/07 15:59:57    422s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[08/07 15:59:57    422s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[08/07 15:59:57    422s] Info: violation cost 2.185457 (cap = 2.185457, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[08/07 15:59:57    423s] |     0|     0|     0.00|     4|     4|    -1.67|     0|     0|     0|     0|   -16.29|-15889.22|       0|       0|       0|  20.63|          |         |
[08/07 15:59:58    423s] Info: violation cost 1.860671 (cap = 1.860671, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[08/07 15:59:58    423s] |     0|     0|     0.00|     1|     1|    -1.67|     0|     0|     0|     0|   -15.97|-15564.10|       3|       0|       0|  20.64| 0:00:01.0|  1297.1M|
[08/07 15:59:58    423s] Info: violation cost 1.860671 (cap = 1.860671, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[08/07 15:59:58    423s] |     0|     0|     0.00|     1|     1|    -1.67|     0|     0|     0|     0|   -15.97|-15564.10|       0|       0|       0|  20.64| 0:00:00.0|  1297.1M|
[08/07 15:59:58    423s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[08/07 15:59:58    423s] 
[08/07 15:59:58    423s] ###############################################################################
[08/07 15:59:58    423s] #
[08/07 15:59:58    423s] #  Large fanout net report:  
[08/07 15:59:58    423s] #     - there is 0 high fanout ( > 75) net in the design. (excluding clock nets)
[08/07 15:59:58    423s] #     - current density: 20.64
[08/07 15:59:58    423s] #
[08/07 15:59:58    423s] #  List of high fanout nets:
[08/07 15:59:58    423s] #
[08/07 15:59:58    423s] ###############################################################################
[08/07 15:59:58    423s] 
[08/07 15:59:58    423s] 
[08/07 15:59:58    423s] =======================================================================
[08/07 15:59:58    423s]                 Reasons for remaining drv violations
[08/07 15:59:58    423s] =======================================================================
[08/07 15:59:58    423s] *info: Total 1 net(s) have violations which can't be fixed by DRV optimization.
[08/07 15:59:58    423s] 
[08/07 15:59:58    423s] MultiBuffering failure reasons
[08/07 15:59:58    423s] ------------------------------------------------
[08/07 15:59:58    423s] *info:     1 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.
[08/07 15:59:58    423s] 
[08/07 15:59:58    423s] 
[08/07 15:59:58    423s] *** Finish DRV Fixing (cpu=0:00:00.9 real=0:00:01.0 mem=1297.1M) ***
[08/07 15:59:58    423s] 
[08/07 15:59:58    423s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1278.0M
[08/07 15:59:58    423s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.050, REAL:0.047, MEM:1278.0M
[08/07 15:59:58    423s] TotalInstCnt at PhyDesignMc Destruction: 23,737
[08/07 15:59:58    423s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.18149.6
[08/07 15:59:58    423s] *** DrvOpt [finish] : cpu/real = 0:00:03.0/0:00:03.0 (1.0), totSession cpu/real = 0:07:03.4/0:07:09.4 (1.0), mem = 1278.0M
[08/07 15:59:58    423s] 
[08/07 15:59:58    423s] =============================================================================================
[08/07 15:59:58    423s]  Step TAT Report for DrvOpt #3
[08/07 15:59:58    423s] =============================================================================================
[08/07 15:59:58    423s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/07 15:59:58    423s] ---------------------------------------------------------------------------------------------
[08/07 15:59:58    423s] [ SlackTraversorInit     ]      1   0:00:00.1  (   4.5 % )     0:00:00.1 /  0:00:00.1    1.0
[08/07 15:59:58    423s] [ LibAnalyzerInit        ]      1   0:00:00.2  (   5.3 % )     0:00:00.2 /  0:00:00.2    1.0
[08/07 15:59:58    423s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[08/07 15:59:58    423s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   6.1 % )     0:00:00.2 /  0:00:00.2    1.1
[08/07 15:59:58    423s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   2.0 % )     0:00:00.2 /  0:00:00.2    1.0
[08/07 15:59:58    423s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/07 15:59:58    423s] [ OptSingleIteration     ]      2   0:00:00.0  (   0.0 % )     0:00:00.3 /  0:00:00.3    1.0
[08/07 15:59:58    423s] [ OptGetWeight           ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/07 15:59:58    423s] [ OptEval                ]      2   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    1.1
[08/07 15:59:58    423s] [ OptCommit              ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    6.0
[08/07 15:59:58    423s] [ IncrTimingUpdate       ]      1   0:00:00.3  (   8.1 % )     0:00:00.3 /  0:00:00.3    1.0
[08/07 15:59:58    423s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.8
[08/07 15:59:58    423s] [ IncrDelayCalc          ]      7   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.9
[08/07 15:59:58    423s] [ DrvFindVioNets         ]      3   0:00:00.3  (  11.1 % )     0:00:00.3 /  0:00:00.3    1.0
[08/07 15:59:58    423s] [ DrvComputeSummary      ]      3   0:00:00.1  (   2.9 % )     0:00:00.1 /  0:00:00.1    0.9
[08/07 15:59:58    423s] [ MISC                   ]          0:00:01.8  (  58.1 % )     0:00:01.8 /  0:00:01.8    1.0
[08/07 15:59:58    423s] ---------------------------------------------------------------------------------------------
[08/07 15:59:58    423s]  DrvOpt #3 TOTAL                    0:00:03.1  ( 100.0 % )     0:00:03.1 /  0:00:03.1    1.0
[08/07 15:59:58    423s] ---------------------------------------------------------------------------------------------
[08/07 15:59:58    423s] 
[08/07 15:59:58    423s] End: GigaOpt DRV Optimization
[08/07 15:59:58    423s] GigaOpt DRV: restore maxLocalDensity to 0.98
[08/07 15:59:58    423s] **optDesign ... cpu = 0:05:36, real = 0:05:41, mem = 995.5M, totSessionCpu=0:07:03 **
[08/07 15:59:58    423s] *** Timing NOT met, worst failing slack is -15.970
[08/07 15:59:58    423s] *** Check timing (0:00:00.0)
[08/07 15:59:58    423s] Deleting Lib Analyzer.
[08/07 15:59:58    423s] Begin: GigaOpt Optimization in TNS mode
[08/07 15:59:59    424s] GigaOpt Checkpoint: Internal optTiming -allEndPoints -maxLocalDensity 0.95 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -preCTS -lowEffort -ftns -integratedAreaOpt -pgMode all -nativePathGroupFlow -skipLowEffortCategoryOptimization -ipoTgtSlackCoef 0 -effTgtSlackCoef 0
[08/07 15:59:59    424s] Info: 1 clock net  excluded from IPO operation.
[08/07 15:59:59    424s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:07:04.9/0:07:10.8 (1.0), mem = 1231.0M
[08/07 15:59:59    424s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.18149.7
[08/07 15:59:59    424s] PhyDesignGrid: maxLocalDensity 0.95, TinyGridDensity 1000.00 TinyGridSize 10.0
[08/07 15:59:59    424s] ### Creating PhyDesignMc. totSessionCpu=0:07:05 mem=1231.0M
[08/07 15:59:59    424s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[08/07 15:59:59    424s] OPERPROF: Starting DPlace-Init at level 1, MEM:1231.0M
[08/07 15:59:59    424s] z: 2, totalTracks: 1
[08/07 15:59:59    424s] #spOpts: N=250 minPadR=1.1 mergeVia=F 
[08/07 15:59:59    424s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1231.0M
[08/07 15:59:59    424s] OPERPROF:     Starting CMU at level 3, MEM:1231.0M
[08/07 15:59:59    424s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:1231.0M
[08/07 15:59:59    424s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.023, MEM:1231.0M
[08/07 15:59:59    424s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1231.0MB).
[08/07 15:59:59    424s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.051, MEM:1231.0M
[08/07 16:00:00    425s] TotalInstCnt at PhyDesignMc Initialization: 23,737
[08/07 16:00:00    425s] ### Creating PhyDesignMc, finished. totSessionCpu=0:07:05 mem=1231.0M
[08/07 16:00:00    425s] ### Creating RouteCongInterface, started
[08/07 16:00:00    425s] 
[08/07 16:00:00    425s] Creating Lib Analyzer ...
[08/07 16:00:00    425s] Total number of usable buffers from Lib Analyzer: 3 ( BUFX2 BUFX4 CLKBUF1)
[08/07 16:00:00    425s] Total number of usable inverters from Lib Analyzer: 4 ( INVX2 INVX1 INVX4 INVX8)
[08/07 16:00:00    425s] Total number of usable delay cells from Lib Analyzer: 2 ( CLKBUF2 CLKBUF3)
[08/07 16:00:00    425s] 
[08/07 16:00:00    425s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:07:05 mem=1231.0M
[08/07 16:00:00    425s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:07:05 mem=1231.0M
[08/07 16:00:00    425s] Creating Lib Analyzer, finished. 
[08/07 16:00:00    425s] 
[08/07 16:00:00    425s] #optDebug: {2, 0.429, 0.8500} {3, 0.429, 0.8500} 
[08/07 16:00:00    425s] 
[08/07 16:00:00    425s] #optDebug: {0, 1.200}
[08/07 16:00:00    425s] ### Creating RouteCongInterface, finished
[08/07 16:00:00    425s] ### Creating LA Mngr. totSessionCpu=0:07:05 mem=1231.0M
[08/07 16:00:00    425s] ### Creating LA Mngr, finished. totSessionCpu=0:07:05 mem=1231.0M
[08/07 16:00:01    426s] *info: 1 clock net excluded
[08/07 16:00:01    426s] *info: 2 special nets excluded.
[08/07 16:00:01    426s] *info: 34 no-driver nets excluded.
[08/07 16:00:01    426s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.18149.1
[08/07 16:00:01    426s] PathGroup :  reg2reg  TargetSlack : 0 
[08/07 16:00:01    426s] ** GigaOpt Optimizer WNS Slack -15.970 TNS Slack -15564.104 Density 20.64
[08/07 16:00:01    426s] Optimizer TNS Opt
[08/07 16:00:01    426s] OptDebug: Start of Optimizer TNS Pass:
+----------+-------+----------+
|Path Group|    WNS|       TNS|
+----------+-------+----------+
|default   |-15.970|-15564.104|
|reg2reg   |-15.636|-15222.726|
|HEPG      |-15.636|-15222.726|
|All Paths |-15.970|-15564.104|
+----------+-------+----------+

[08/07 16:00:01    426s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1250.1M
[08/07 16:00:01    426s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:1250.1M
[08/07 16:00:01    426s] Active Path Group: reg2reg  
[08/07 16:00:01    426s] +--------+---------+----------+----------+----------+------------+--------+----------+---------+---------------------+
[08/07 16:00:01    426s] |  WNS   | All WNS |   TNS    | All TNS  | Density  |    Real    |  Mem   |Worst View|Pathgroup|      End Point      |
[08/07 16:00:01    426s] +--------+---------+----------+----------+----------+------------+--------+----------+---------+---------------------+
[08/07 16:00:01    426s] | -15.636|  -15.970|-15222.726|-15564.104|    20.64%|   0:00:00.0| 1266.1M|setup_func|  reg2reg| rf_reg[9][4]/D      |
[08/07 16:00:03    428s] | -15.395|  -15.728|-14975.460|-15316.837|    20.64%|   0:00:02.0| 1304.3M|setup_func|  reg2reg| rf_reg[9][4]/D      |
[08/07 16:00:03    428s] | -15.173|  -15.507|-14748.558|-15089.934|    20.64%|   0:00:00.0| 1304.3M|setup_func|  reg2reg| rf_reg[9][4]/D      |
[08/07 16:00:03    428s] | -14.872|  -15.206|-14441.146|-14782.523|    20.64%|   0:00:00.0| 1304.3M|setup_func|  reg2reg| rf_reg[9][4]/D      |
[08/07 16:00:04    429s] | -14.699|  -15.033|-14263.858|-14605.236|    20.64%|   0:00:01.0| 1304.3M|setup_func|  reg2reg| rf_reg[9][4]/D      |
[08/07 16:00:04    429s] | -14.577|  -14.809|-14138.747|-14376.390|    20.64%|   0:00:00.0| 1304.3M|setup_func|  reg2reg| rf_reg[9][4]/D      |
[08/07 16:00:04    429s] | -14.544|  -14.776|-14104.982|-14342.625|    20.64%|   0:00:00.0| 1304.3M|setup_func|  reg2reg| rf_reg[9][4]/D      |
[08/07 16:00:05    430s] | -14.433|  -14.665|-13991.742|-14229.385|    20.65%|   0:00:01.0| 1304.3M|setup_func|  reg2reg| rf_reg[9][4]/D      |
[08/07 16:00:05    430s] | -14.186|  -14.418|-13738.954|-13976.604|    20.65%|   0:00:00.0| 1304.3M|setup_func|  reg2reg| rf_reg[9][4]/D      |
[08/07 16:00:05    430s] | -14.085|  -14.317|-13635.531|-13873.182|    20.65%|   0:00:00.0| 1304.3M|setup_func|  reg2reg| rf_reg[9][4]/D      |
[08/07 16:00:06    431s] | -13.895|  -14.127|-13441.269|-13678.911|    20.65%|   0:00:01.0| 1304.3M|setup_func|  reg2reg| rf_reg[9][4]/D      |
[08/07 16:00:06    431s] | -13.710|  -13.943|-13252.430|-13490.072|    20.65%|   0:00:00.0| 1304.3M|setup_func|  reg2reg| rf_reg[9][4]/D      |
[08/07 16:00:06    431s] | -13.652|  -13.884|-13192.586|-13430.229|    20.65%|   0:00:00.0| 1304.3M|setup_func|  reg2reg| rf_reg[9][4]/D      |
[08/07 16:00:07    432s] | -13.537|  -13.769|-13074.645|-13312.287|    20.65%|   0:00:01.0| 1304.3M|setup_func|  reg2reg| rf_reg[9][4]/D      |
[08/07 16:00:07    432s] | -13.407|  -13.639|-12942.266|-13179.908|    20.65%|   0:00:00.0| 1304.3M|setup_func|  reg2reg| rf_reg[9][4]/D      |
[08/07 16:00:07    432s] | -13.296|  -13.628|-12828.611|-13168.653|    20.65%|   0:00:00.0| 1304.3M|setup_func|  reg2reg| rf_reg[9][4]/D      |
[08/07 16:00:08    433s] | -13.073|  -13.368|-12599.967|-12902.164|    20.65%|   0:00:01.0| 1304.3M|setup_func|  reg2reg| rf_reg[9][4]/D      |
[08/07 16:00:08    433s] | -12.921|  -13.217|-12445.088|-12747.280|    20.66%|   0:00:00.0| 1304.3M|setup_func|  reg2reg| rf_reg[9][4]/D      |
[08/07 16:00:08    433s] | -12.872|  -13.167|-12394.243|-12696.435|    20.66%|   0:00:00.0| 1304.3M|setup_func|  reg2reg| rf_reg[9][4]/D      |
[08/07 16:00:09    434s] | -12.827|  -13.123|-12348.833|-12651.025|    20.66%|   0:00:01.0| 1304.3M|setup_func|  reg2reg| rf_reg[9][4]/D      |
[08/07 16:00:09    434s] | -12.739|  -13.034|-12342.953|-12645.146|    20.66%|   0:00:00.0| 1304.3M|setup_func|  reg2reg| rf_reg[22][9]/D     |
[08/07 16:00:09    434s] | -12.679|  -12.974|-12281.371|-12583.564|    20.66%|   0:00:00.0| 1304.3M|setup_func|  reg2reg| rf_reg[22][9]/D     |
[08/07 16:00:10    435s] | -12.637|  -12.933|-12239.222|-12541.415|    20.66%|   0:00:01.0| 1304.3M|setup_func|  reg2reg| rf_reg[22][9]/D     |
[08/07 16:00:10    435s] | -12.595|  -12.890|-12195.651|-12497.844|    20.66%|   0:00:00.0| 1304.3M|setup_func|  reg2reg| rf_reg[22][9]/D     |
[08/07 16:00:10    435s] | -12.473|  -12.769|-12067.226|-12369.419|    20.66%|   0:00:00.0| 1304.3M|setup_func|  reg2reg| rf_reg[22][9]/D     |
[08/07 16:00:11    436s] | -12.397|  -12.695|-11989.063|-12293.816|    20.66%|   0:00:01.0| 1304.3M|setup_func|  reg2reg| rf_reg[22][9]/D     |
[08/07 16:00:11    436s] | -12.303|  -12.649|-11893.516|-12247.268|    20.67%|   0:00:00.0| 1304.3M|setup_func|  reg2reg| rf_reg[22][9]/D     |
[08/07 16:00:11    436s] | -12.248|  -12.471|-11837.248|-12064.970|    20.67%|   0:00:00.0| 1304.3M|setup_func|  reg2reg| rf_reg[22][9]/D     |
[08/07 16:00:12    437s] | -12.219|  -12.460|-11807.386|-12053.716|    20.67%|   0:00:01.0| 1304.3M|setup_func|  reg2reg| rf_reg[22][9]/D     |
[08/07 16:00:12    437s] | -12.158|  -12.397|-11745.076|-11989.359|    20.67%|   0:00:00.0| 1304.3M|setup_func|  reg2reg| rf_reg[22][9]/D     |
[08/07 16:00:12    437s] | -12.125|  -12.397|-11710.703|-11989.359|    20.67%|   0:00:00.0| 1304.3M|setup_func|  reg2reg| rf_reg[22][9]/D     |
[08/07 16:00:13    438s] | -12.045|  -12.317|-11628.658|-11907.314|    20.67%|   0:00:01.0| 1304.3M|setup_func|  reg2reg| rf_reg[22][9]/D     |
[08/07 16:00:13    438s] | -11.771|  -12.061|-11508.221|-11804.990|    20.67%|   0:00:00.0| 1304.3M|setup_func|  reg2reg| rf_reg[9][4]/D      |
[08/07 16:00:14    439s] | -11.551|  -11.804|-11283.052|-11542.072|    20.67%|   0:00:01.0| 1304.3M|setup_func|  reg2reg| rf_reg[9][4]/D      |
[08/07 16:00:14    439s] | -11.460|  -11.757|-11180.232|-11483.967|    20.68%|   0:00:00.0| 1304.3M|setup_func|  reg2reg| rf_reg[9][4]/D      |
[08/07 16:00:14    439s] | -11.430|  -11.727|-11149.231|-11452.966|    20.68%|   0:00:00.0| 1304.3M|setup_func|  reg2reg| rf_reg[9][4]/D      |
[08/07 16:00:15    440s] | -11.332|  -11.727|-11048.978|-11452.966|    20.68%|   0:00:01.0| 1304.3M|setup_func|  reg2reg| rf_reg[9][4]/D      |
[08/07 16:00:15    440s] | -11.273|  -11.688|-10979.264|-11403.914|    20.68%|   0:00:00.0| 1304.3M|setup_func|  reg2reg| rf_reg[9][4]/D      |
[08/07 16:00:16    441s] | -11.250|  -11.665|-10950.448|-11375.100|    20.68%|   0:00:01.0| 1304.3M|setup_func|  reg2reg| rf_reg[9][4]/D      |
[08/07 16:00:16    441s] | -11.179|  -11.594|-10877.511|-11302.163|    20.68%|   0:00:00.0| 1304.3M|setup_func|  reg2reg| rf_reg[9][4]/D      |
[08/07 16:00:16    441s] | -11.073|  -11.488|-10773.338|-11197.989|    20.69%|   0:00:00.0| 1304.3M|setup_func|  reg2reg| rf_reg[9][4]/D      |
[08/07 16:00:17    442s] | -10.977|  -11.392|-10663.557|-11088.206|    20.69%|   0:00:01.0| 1304.3M|setup_func|  reg2reg| rf_reg[9][4]/D      |
[08/07 16:00:17    442s] | -10.895|  -11.310|-10683.255|-11107.905|    20.69%|   0:00:00.0| 1304.3M|setup_func|  reg2reg| rf_reg[9][4]/D      |
[08/07 16:00:17    442s] | -10.786|  -11.201|-10611.808|-11036.459|    20.69%|   0:00:00.0| 1304.3M|setup_func|  reg2reg| rf_reg[9][4]/D      |
[08/07 16:00:18    443s] | -10.743|  -11.158|-10567.816|-10992.468|    20.69%|   0:00:01.0| 1304.3M|setup_func|  reg2reg| rf_reg[9][4]/D      |
[08/07 16:00:18    443s] | -10.679|  -11.094|-10502.454|-10927.104|    20.69%|   0:00:00.0| 1304.3M|setup_func|  reg2reg| rf_reg[9][4]/D      |
[08/07 16:00:19    444s] | -10.548|  -10.963|-10368.434|-10793.084|    20.70%|   0:00:01.0| 1304.3M|setup_func|  reg2reg| rf_reg[9][4]/D      |
[08/07 16:00:19    444s] | -10.496|  -10.911|-10317.240|-10741.895|    20.70%|   0:00:00.0| 1304.3M|setup_func|  reg2reg| rf_reg[9][4]/D      |
[08/07 16:00:20    445s] | -10.469|  -10.849|-10296.109|-10684.026|    20.70%|   0:00:01.0| 1304.3M|setup_func|  reg2reg| rf_reg[9][4]/D      |
[08/07 16:00:20    445s] | -10.434|  -10.849|-10251.427|-10675.973|    20.71%|   0:00:00.0| 1304.3M|setup_func|  reg2reg| rf_reg[9][4]/D      |
[08/07 16:00:21    446s] | -10.333|  -10.748|-10148.613|-10573.159|    20.71%|   0:00:01.0| 1304.3M|setup_func|  reg2reg| rf_reg[9][4]/D      |
[08/07 16:00:21    446s] | -10.294|  -10.709|-10108.613|-10533.159|    20.72%|   0:00:00.0| 1304.3M|setup_func|  reg2reg| rf_reg[9][4]/D      |
[08/07 16:00:22    447s] | -10.195|  -10.610|-10007.144|-10431.689|    20.72%|   0:00:01.0| 1304.3M|setup_func|  reg2reg| rf_reg[9][4]/D      |
[08/07 16:00:22    447s] | -10.161|  -10.576| -9972.255|-10396.801|    20.72%|   0:00:00.0| 1304.3M|setup_func|  reg2reg| rf_reg[9][4]/D      |
[08/07 16:00:23    448s] | -10.073|  -10.535| -9882.740|-10355.467|    20.72%|   0:00:01.0| 1304.3M|setup_func|  reg2reg| rf_reg[9][4]/D      |
[08/07 16:00:23    448s] | -10.017|  -10.535| -9825.453|-10355.467|    20.72%|   0:00:00.0| 1304.3M|setup_func|  reg2reg| rf_reg[9][4]/D      |
[08/07 16:00:23    448s] |  -9.937|  -10.535| -9743.104|-10355.467|    20.72%|   0:00:00.0| 1304.3M|setup_func|  reg2reg| rf_reg[9][4]/D      |
[08/07 16:00:24    449s] |  -9.792|  -10.391| -9583.694|-10196.778|    20.73%|   0:00:01.0| 1304.3M|setup_func|  reg2reg| rf_reg[9][4]/D      |
[08/07 16:00:24    449s] |  -9.756|  -10.355| -9546.860|-10159.944|    20.73%|   0:00:00.0| 1304.3M|setup_func|  reg2reg| rf_reg[9][4]/D      |
[08/07 16:00:25    450s] |  -9.711|  -10.311| -9501.247|-10114.331|    20.74%|   0:00:01.0| 1304.3M|setup_func|  reg2reg| rf_reg[9][4]/D      |
[08/07 16:00:25    450s] |  -9.677|  -10.276| -9465.845|-10078.929|    20.74%|   0:00:00.0| 1304.3M|setup_func|  reg2reg| rf_reg[9][4]/D      |
[08/07 16:00:26    451s] |  -9.613|  -10.212| -9400.068|-10013.152|    20.74%|   0:00:01.0| 1304.3M|setup_func|  reg2reg| rf_reg[9][4]/D      |
[08/07 16:00:26    451s] |  -9.584|  -10.184| -9371.218| -9984.303|    20.75%|   0:00:00.0| 1304.3M|setup_func|  reg2reg| rf_reg[9][4]/D      |
[08/07 16:00:26    451s] |  -9.545|  -10.144| -9330.596| -9943.680|    20.75%|   0:00:00.0| 1304.3M|setup_func|  reg2reg| rf_reg[9][4]/D      |
[08/07 16:00:27    452s] |  -9.472|  -10.082| -9256.128| -9880.463|    20.75%|   0:00:01.0| 1304.3M|setup_func|  reg2reg| rf_reg[9][4]/D      |
[08/07 16:00:28    453s] |  -9.420|  -10.031| -9203.336| -9827.675|    20.76%|   0:00:01.0| 1304.3M|setup_func|  reg2reg| rf_reg[9][4]/D      |
[08/07 16:00:28    453s] |  -9.339|   -9.950| -9120.683| -9745.021|    20.76%|   0:00:00.0| 1304.3M|setup_func|  reg2reg| rf_reg[9][4]/D      |
[08/07 16:00:28    453s] |  -9.302|   -9.912| -9081.994| -9706.330|    20.76%|   0:00:00.0| 1304.3M|setup_func|  reg2reg| rf_reg[9][4]/D      |
[08/07 16:00:29    454s] |  -9.181|   -9.789| -8958.518| -9580.917|    20.77%|   0:00:01.0| 1304.3M|setup_func|  reg2reg| rf_reg[9][4]/D      |
[08/07 16:00:30    454s] |  -9.130|   -9.739| -8906.865| -9529.265|    20.77%|   0:00:01.0| 1304.3M|setup_func|  reg2reg| rf_reg[9][4]/D      |
[08/07 16:00:30    455s] |  -9.092|   -9.701| -8867.988| -9490.389|    20.77%|   0:00:00.0| 1304.3M|setup_func|  reg2reg| rf_reg[9][4]/D      |
[08/07 16:00:30    455s] |  -9.010|   -9.618| -8783.697| -9406.096|    20.78%|   0:00:00.0| 1304.3M|setup_func|  reg2reg| rf_reg[9][4]/D      |
[08/07 16:00:31    456s] |  -8.939|   -9.536| -8711.176| -9322.226|    20.78%|   0:00:01.0| 1304.3M|setup_func|  reg2reg| rf_reg[9][4]/D      |
[08/07 16:00:32    456s] |  -8.880|   -9.508| -8650.998| -9293.042|    20.79%|   0:00:01.0| 1304.3M|setup_func|  reg2reg| rf_reg[9][4]/D      |
[08/07 16:00:32    457s] |  -8.800|   -9.476| -8568.665| -9260.838|    20.79%|   0:00:00.0| 1304.3M|setup_func|  reg2reg| rf_reg[9][4]/D      |
[08/07 16:00:33    458s] |  -8.760|   -9.437| -8528.363| -9220.334|    20.80%|   0:00:01.0| 1304.3M|setup_func|  reg2reg| rf_reg[9][4]/D      |
[08/07 16:00:33    458s] |  -8.682|   -9.371| -8455.653| -9159.896|    20.80%|   0:00:00.0| 1304.3M|setup_func|  reg2reg| rf_reg[9][4]/D      |
[08/07 16:00:34    459s] |  -8.617|   -9.285| -8381.683| -9065.358|    20.82%|   0:00:01.0| 1304.3M|setup_func|  reg2reg| rf_reg[9][4]/D      |
[08/07 16:00:35    460s] |  -8.562|   -9.230| -8325.636| -9009.305|    20.82%|   0:00:01.0| 1304.3M|setup_func|  reg2reg| rf_reg[9][4]/D      |
[08/07 16:00:35    460s] |  -8.510|   -9.179| -8272.941| -8956.609|    20.83%|   0:00:00.0| 1304.3M|setup_func|  reg2reg| rf_reg[9][4]/D      |
[08/07 16:00:36    461s] |  -8.439|   -9.107| -8199.922| -8883.589|    20.83%|   0:00:01.0| 1304.3M|setup_func|  reg2reg| rf_reg[9][4]/D      |
[08/07 16:00:37    462s] |  -8.387|   -9.087| -8149.910| -8865.702|    20.84%|   0:00:01.0| 1304.3M|setup_func|  reg2reg| rf_reg[9][4]/D      |
[08/07 16:00:38    463s] |  -8.342|   -9.060| -8101.907| -8836.721|    20.84%|   0:00:01.0| 1304.3M|setup_func|  reg2reg| rf_reg[9][4]/D      |
[08/07 16:00:38    463s] |  -8.301|   -9.019| -8066.462| -8801.275|    20.84%|   0:00:00.0| 1304.3M|setup_func|  reg2reg| rf_reg[9][4]/D      |
[08/07 16:00:39    464s] |  -8.266|   -8.985| -8023.398| -8758.213|    20.85%|   0:00:01.0| 1304.3M|setup_func|  reg2reg| rf_reg[9][4]/D      |
[08/07 16:00:39    464s] |  -8.218|   -8.976| -7973.339| -8748.973|    20.85%|   0:00:00.0| 1304.3M|setup_func|  reg2reg| rf_reg[9][4]/D      |
[08/07 16:00:40    465s] |  -8.148|   -8.906| -7901.622| -8677.258|    20.85%|   0:00:01.0| 1304.3M|setup_func|  reg2reg| rf_reg[9][4]/D      |
[08/07 16:00:41    466s] |  -8.107|   -8.903| -7859.999| -8673.899|    20.86%|   0:00:01.0| 1304.3M|setup_func|  reg2reg| rf_reg[9][4]/D      |
[08/07 16:00:41    466s] |  -8.071|   -8.866| -7823.063| -8636.957|    20.86%|   0:00:00.0| 1304.3M|setup_func|  reg2reg| rf_reg[9][4]/D      |
[08/07 16:00:42    467s] |  -8.044|   -8.839| -7795.131| -8609.030|    20.86%|   0:00:01.0| 1304.3M|setup_func|  reg2reg| rf_reg[9][4]/D      |
[08/07 16:00:43    468s] |  -8.001|   -8.794| -7751.439| -8562.990|    20.86%|   0:00:01.0| 1304.3M|setup_func|  reg2reg| rf_reg[9][4]/D      |
[08/07 16:00:43    468s] |  -7.852|   -8.645| -7717.577| -8529.129|    20.86%|   0:00:00.0| 1304.3M|setup_func|  reg2reg| rf_reg[4][10]/D     |
[08/07 16:00:44    469s] |  -7.826|   -8.620| -7691.797| -8503.349|    20.86%|   0:00:01.0| 1304.3M|setup_func|  reg2reg| rf_reg[4][10]/D     |
[08/07 16:00:45    469s] |  -7.736|   -8.552| -7598.796| -8434.386|    20.86%|   0:00:01.0| 1304.3M|setup_func|  reg2reg| rf_reg[4][10]/D     |
[08/07 16:00:45    470s] |  -7.704|   -8.552| -7566.875| -8434.386|    20.85%|   0:00:00.0| 1304.3M|setup_func|  reg2reg| rf_reg[4][10]/D     |
[08/07 16:00:46    471s] |  -7.665|   -8.512| -7517.810| -8385.319|    20.85%|   0:00:01.0| 1304.3M|setup_func|  reg2reg| rf_reg[4][10]/D     |
[08/07 16:00:46    471s] |  -7.631|   -8.479| -7483.641| -8351.150|    20.86%|   0:00:00.0| 1304.3M|setup_func|  reg2reg| rf_reg[4][10]/D     |
[08/07 16:00:47    472s] |  -7.554|   -8.430| -7405.191| -8301.042|    20.86%|   0:00:01.0| 1304.3M|setup_func|  reg2reg| rf_reg[4][10]/D     |
[08/07 16:00:48    473s] |  -7.467|   -8.390| -7311.811| -8256.352|    20.86%|   0:00:01.0| 1304.3M|setup_func|  reg2reg| rf_reg[2][5]/D      |
[08/07 16:00:49    473s] |  -7.426|   -8.343| -7257.280| -8195.069|    20.86%|   0:00:01.0| 1304.3M|setup_func|  reg2reg| rf_reg[2][5]/D      |
[08/07 16:00:49    474s] |  -7.366|   -8.325| -7189.208| -8170.066|    20.86%|   0:00:00.0| 1304.3M|setup_func|  reg2reg| rf_reg[2][5]/D      |
[08/07 16:00:50    475s] |  -7.321|   -8.280| -7133.752| -8114.610|    20.86%|   0:00:01.0| 1304.3M|setup_func|  reg2reg| rf_reg[2][5]/D      |
[08/07 16:00:50    475s] |  -7.248|   -8.207| -7059.075| -8040.034|    20.86%|   0:00:00.0| 1304.3M|setup_func|  reg2reg| rf_reg[2][5]/D      |
[08/07 16:00:51    476s] |  -7.139|   -8.097| -6978.845| -7959.800|    20.86%|   0:00:01.0| 1304.3M|setup_func|  reg2reg| rf_reg[22][0]/D     |
[08/07 16:00:52    477s] |  -7.104|   -8.063| -6936.944| -7917.899|    20.86%|   0:00:01.0| 1304.3M|setup_func|  reg2reg| rf_reg[22][0]/D     |
[08/07 16:00:53    478s] |  -7.030|   -8.041| -6852.444| -7886.082|    20.86%|   0:00:01.0| 1304.3M|setup_func|  reg2reg| rf_reg[22][0]/D     |
[08/07 16:00:54    479s] |  -6.979|   -8.000| -6785.941| -7830.319|    20.86%|   0:00:01.0| 1323.4M|setup_func|  reg2reg| rf_reg[22][0]/D     |
[08/07 16:00:55    480s] |  -6.939|   -7.960| -6744.824| -7789.202|    20.86%|   0:00:01.0| 1323.4M|setup_func|  reg2reg| rf_reg[22][0]/D     |
[08/07 16:00:55    480s] |  -6.894|   -7.915| -6698.892| -7743.270|    20.86%|   0:00:00.0| 1323.4M|setup_func|  reg2reg| rf_reg[22][0]/D     |
[08/07 16:00:56    481s] |  -6.851|   -7.875| -6655.093| -7702.854|    20.86%|   0:00:01.0| 1323.4M|setup_func|  reg2reg| rf_reg[22][0]/D     |
[08/07 16:00:57    482s] |  -6.815|   -7.839| -6627.251| -7675.012|    20.86%|   0:00:01.0| 1323.4M|setup_func|  reg2reg| rf_reg[22][0]/D     |
[08/07 16:00:58    483s] |  -6.744|   -7.779| -6545.539| -7604.036|    20.86%|   0:00:01.0| 1323.4M|setup_func|  reg2reg| rf_reg[22][0]/D     |
[08/07 16:00:59    484s] |  -6.708|   -7.743| -6508.708| -7567.206|    20.86%|   0:00:01.0| 1323.4M|setup_func|  reg2reg| rf_reg[22][0]/D     |
[08/07 16:01:00    485s] |  -6.672|   -7.707| -6473.690| -7532.187|    20.85%|   0:00:01.0| 1323.4M|setup_func|  reg2reg| rf_reg[22][0]/D     |
[08/07 16:01:01    486s] |  -6.627|   -7.694| -6421.480| -7513.330|    20.86%|   0:00:01.0| 1323.4M|setup_func|  reg2reg| rf_reg[22][0]/D     |
[08/07 16:01:02    486s] |  -6.553|   -7.655| -6345.976| -7473.022|    20.86%|   0:00:01.0| 1323.4M|setup_func|  reg2reg| rf_reg[22][0]/D     |
[08/07 16:01:02    487s] |  -6.504|   -7.606| -6295.744| -7422.790|    20.86%|   0:00:00.0| 1323.4M|setup_func|  reg2reg| rf_reg[22][0]/D     |
[08/07 16:01:03    488s] |  -6.470|   -7.571| -6260.654| -7387.704|    20.86%|   0:00:01.0| 1323.4M|setup_func|  reg2reg| rf_reg[22][0]/D     |
[08/07 16:01:04    489s] |  -6.431|   -7.533| -6221.563| -7348.607|    20.86%|   0:00:01.0| 1323.4M|setup_func|  reg2reg| rf_reg[22][0]/D     |
[08/07 16:01:04    489s] |  -6.378|   -7.480| -6167.340| -7294.385|    20.86%|   0:00:00.0| 1323.4M|setup_func|  reg2reg| rf_reg[22][0]/D     |
[08/07 16:01:05    490s] |  -6.322|   -7.424| -6110.604| -7237.649|    20.87%|   0:00:01.0| 1323.4M|setup_func|  reg2reg| rf_reg[22][0]/D     |
[08/07 16:01:07    491s] |  -6.275|   -7.377| -6113.934| -7240.980|    20.87%|   0:00:02.0| 1323.4M|setup_func|  reg2reg| rf_reg[22][0]/D     |
[08/07 16:01:08    492s] |  -6.248|   -7.349| -6074.371| -7201.416|    20.88%|   0:00:01.0| 1323.4M|setup_func|  reg2reg| rf_reg[22][0]/D     |
[08/07 16:01:09    494s] |  -6.201|   -7.316| -6025.596| -7166.452|    20.89%|   0:00:01.0| 1323.4M|setup_func|  reg2reg| rf_reg[22][0]/D     |
[08/07 16:01:10    495s] |  -6.181|   -7.297| -6008.667| -7149.721|    20.89%|   0:00:01.0| 1323.4M|setup_func|  reg2reg| rf_reg[3][0]/D      |
[08/07 16:01:11    496s] |  -6.135|   -7.250| -5960.991| -7102.052|    20.89%|   0:00:01.0| 1323.4M|setup_func|  reg2reg| rf_reg[3][0]/D      |
[08/07 16:01:12    497s] |  -6.102|   -7.218| -5934.351| -7075.402|    20.90%|   0:00:01.0| 1323.4M|setup_func|  reg2reg| rf_reg[3][0]/D      |
[08/07 16:01:13    498s] |  -6.033|   -7.148| -5863.397| -7004.557|    20.90%|   0:00:01.0| 1323.4M|setup_func|  reg2reg| rf_reg[3][0]/D      |
[08/07 16:01:14    499s] |  -5.978|   -7.094| -5807.260| -6948.322|    20.90%|   0:00:01.0| 1323.4M|setup_func|  reg2reg| rf_reg[3][0]/D      |
[08/07 16:01:16    501s] |  -5.919|   -7.035| -5746.875| -6887.926|    20.91%|   0:00:02.0| 1323.4M|setup_func|  reg2reg| rf_reg[3][0]/D      |
[08/07 16:01:17    502s] |  -5.891|   -7.007| -5718.195| -6859.358|    20.91%|   0:00:01.0| 1323.4M|setup_func|  reg2reg| rf_reg[3][0]/D      |
[08/07 16:01:17    502s] |  -5.891|   -7.007| -5718.178| -6859.340|    20.91%|   0:00:00.0| 1323.4M|setup_func|  reg2reg| rf_reg[3][0]/D      |
[08/07 16:01:18    502s] |  -5.891|   -7.007| -5718.146| -6859.309|    20.91%|   0:00:01.0| 1323.4M|setup_func|  reg2reg| rf_reg[3][0]/D      |
[08/07 16:01:20    505s] |  -5.891|   -7.007| -5692.427| -6833.589|    20.92%|   0:00:02.0| 1323.4M|setup_func|  reg2reg| rf_reg[16][24]/D    |
[08/07 16:01:20    505s] |  -5.891|   -7.007| -5692.203| -6833.366|    20.92%|   0:00:00.0| 1323.4M|setup_func|  reg2reg| rf_reg[16][24]/D    |
[08/07 16:01:21    506s] |  -5.891|   -7.007| -5691.970| -6833.132|    20.92%|   0:00:01.0| 1323.4M|setup_func|  reg2reg| rf_reg[16][24]/D    |
[08/07 16:01:21    506s] |  -5.891|   -7.007| -5691.942| -6833.104|    20.92%|   0:00:00.0| 1323.4M|setup_func|  reg2reg| rf_reg[16][24]/D    |
[08/07 16:01:22    507s] |  -5.891|   -7.007| -5691.712| -6832.875|    20.93%|   0:00:01.0| 1323.4M|setup_func|  reg2reg| rf_reg[16][24]/D    |
[08/07 16:01:25    510s] |  -5.884|   -7.000| -5673.374| -6814.537|    20.93%|   0:00:03.0| 1323.4M|setup_func|  reg2reg| rf_reg[2][5]/D      |
[08/07 16:01:26    510s] |  -5.800|   -6.915| -5690.213| -6831.377|    20.94%|   0:00:01.0| 1323.4M|setup_func|  reg2reg| rf_reg[12][25]/D    |
[08/07 16:01:27    512s] |  -5.800|   -6.915| -5686.006| -6827.168|    20.94%|   0:00:01.0| 1323.4M|setup_func|  reg2reg| rf_reg[2][5]/D      |
[08/07 16:01:28    513s] |  -5.800|   -6.915| -5685.188| -6826.350|    20.94%|   0:00:01.0| 1323.4M|setup_func|  reg2reg| rf_reg[2][5]/D      |
[08/07 16:01:28    513s] |  -5.800|   -6.915| -5685.011| -6826.173|    20.95%|   0:00:00.0| 1323.4M|setup_func|  reg2reg| rf_reg[2][5]/D      |
[08/07 16:01:30    515s] |  -5.800|   -6.915| -5676.364| -6817.526|    20.95%|   0:00:02.0| 1323.4M|setup_func|  reg2reg| rf_reg[25][11]/D    |
[08/07 16:01:31    515s] |  -5.800|   -6.915| -5676.197| -6817.359|    20.95%|   0:00:01.0| 1323.4M|setup_func|  reg2reg| rf_reg[25][11]/D    |
[08/07 16:01:31    516s] |  -5.800|   -6.915| -5675.974| -6817.136|    20.96%|   0:00:00.0| 1323.4M|setup_func|  reg2reg| rf_reg[25][11]/D    |
[08/07 16:01:32    516s] |  -5.800|   -6.915| -5675.798| -6816.960|    20.96%|   0:00:01.0| 1323.4M|setup_func|  reg2reg| rf_reg[25][11]/D    |
[08/07 16:01:32    517s] |  -5.800|   -6.915| -5675.622| -6816.784|    20.96%|   0:00:00.0| 1323.4M|setup_func|  reg2reg| rf_reg[25][11]/D    |
[08/07 16:01:33    517s] |  -5.800|   -6.915| -5675.512| -6816.674|    20.96%|   0:00:01.0| 1323.4M|setup_func|  reg2reg| rf_reg[25][11]/D    |
[08/07 16:01:34    519s] |  -5.800|   -6.915| -5675.305| -6816.467|    20.97%|   0:00:01.0| 1323.4M|setup_func|  reg2reg| rf_reg[29][14]/D    |
[08/07 16:01:34    519s] |  -5.800|   -6.915| -5674.927| -6816.089|    20.97%|   0:00:00.0| 1323.4M|setup_func|  reg2reg| rf_reg[29][14]/D    |
[08/07 16:01:35    520s] |  -5.800|   -6.915| -5674.605| -6815.768|    20.98%|   0:00:01.0| 1323.4M|setup_func|  reg2reg| rf_reg[29][14]/D    |
[08/07 16:01:35    520s] |  -5.799|   -6.915| -5674.444| -6815.606|    20.98%|   0:00:00.0| 1323.4M|setup_func|  reg2reg| rf_reg[29][14]/D    |
[08/07 16:01:36    520s] |  -5.799|   -6.915| -5674.274| -6815.436|    20.98%|   0:00:01.0| 1323.4M|setup_func|  reg2reg| rf_reg[29][14]/D    |
[08/07 16:01:36    521s] |  -5.799|   -6.915| -5674.206| -6815.367|    20.98%|   0:00:00.0| 1323.4M|setup_func|  reg2reg| rf_reg[29][14]/D    |
[08/07 16:01:37    521s] |  -5.799|   -6.915| -5673.963| -6815.125|    20.99%|   0:00:01.0| 1323.4M|setup_func|  reg2reg| rf_reg[15][31]/D    |
[08/07 16:01:37    521s] |  -5.799|   -6.915| -5673.791| -6814.953|    20.99%|   0:00:00.0| 1323.4M|setup_func|  reg2reg| rf_reg[15][31]/D    |
[08/07 16:01:37    522s] |  -5.799|   -6.915| -5673.661| -6814.822|    20.99%|   0:00:00.0| 1323.4M|setup_func|  reg2reg| rf_reg[15][31]/D    |
[08/07 16:01:37    522s] |  -5.799|   -6.915| -5673.579| -6814.740|    20.99%|   0:00:00.0| 1323.4M|setup_func|  reg2reg| rf_reg[15][31]/D    |
[08/07 16:01:37    522s] |  -5.799|   -6.915| -5673.476| -6814.638|    21.00%|   0:00:00.0| 1323.4M|setup_func|  reg2reg| rf_reg[15][31]/D    |
[08/07 16:01:37    522s] |  -5.799|   -6.915| -5673.450| -6814.611|    21.00%|   0:00:00.0| 1323.4M|setup_func|  reg2reg| rf_reg[28][13]/D    |
[08/07 16:01:37    522s] |  -5.799|   -6.915| -5673.394| -6814.555|    21.00%|   0:00:00.0| 1323.4M|setup_func|  reg2reg| rf_reg[28][13]/D    |
[08/07 16:01:38    523s] |  -5.799|   -6.915| -5673.372| -6814.534|    21.00%|   0:00:01.0| 1323.4M|setup_func|  reg2reg| rf_reg[14][21]/D    |
[08/07 16:01:38    523s] |  -5.799|   -6.915| -5673.330| -6814.492|    21.00%|   0:00:00.0| 1323.4M|setup_func|  reg2reg| rf_reg[14][21]/D    |
[08/07 16:01:39    523s] |  -5.799|   -6.915| -5673.271| -6814.433|    21.00%|   0:00:01.0| 1323.4M|setup_func|  reg2reg| rf_reg[2][4]/D      |
[08/07 16:01:39    524s] |  -5.799|   -6.915| -5673.174| -6814.336|    21.00%|   0:00:00.0| 1323.4M|setup_func|  reg2reg| rf_reg[2][4]/D      |
[08/07 16:01:39    524s] |  -5.799|   -6.915| -5673.156| -6814.318|    21.00%|   0:00:00.0| 1323.4M|setup_func|  reg2reg| rf_reg[2][4]/D      |
[08/07 16:01:39    524s] |  -5.799|   -6.915| -5672.685| -6813.846|    21.00%|   0:00:00.0| 1323.4M|setup_func|  reg2reg| rf_reg[25][29]/D    |
[08/07 16:01:40    525s] |  -5.800|   -6.915| -5672.684| -6813.846|    21.00%|   0:00:01.0| 1323.4M|setup_func|  reg2reg| rf_reg[3][0]/D      |
[08/07 16:01:40    525s] +--------+---------+----------+----------+----------+------------+--------+----------+---------+---------------------+
[08/07 16:01:40    525s] 
[08/07 16:01:40    525s] *** Finish Core Optimize Step (cpu=0:01:38 real=0:01:39 mem=1323.4M) ***
[08/07 16:01:40    525s] 
[08/07 16:01:40    525s] *** Finished Optimize Step Cumulative (cpu=0:01:38 real=0:01:39 mem=1323.4M) ***
[08/07 16:01:40    525s] OptDebug: End of Optimizer TNS Pass:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-6.915|-6813.846|
|reg2reg   |-5.800|-5672.684|
|HEPG      |-5.800|-5672.684|
|All Paths |-6.915|-6813.846|
+----------+------+---------+

[08/07 16:01:40    525s] ** GigaOpt Optimizer WNS Slack -6.915 TNS Slack -6813.846 Density 21.00
[08/07 16:01:40    525s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.18149.1
[08/07 16:01:40    525s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.18149.1
[08/07 16:01:40    525s] ** GigaOpt Optimizer WNS Slack -6.915 TNS Slack -6813.846 Density 21.00
[08/07 16:01:40    525s] OptDebug: End of Setup Fixing:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-6.915|-6813.846|
|reg2reg   |-5.800|-5672.684|
|HEPG      |-5.800|-5672.684|
|All Paths |-6.915|-6813.846|
+----------+------+---------+

[08/07 16:01:40    525s] 
[08/07 16:01:40    525s] *** Finish pre-CTS Setup Fixing (cpu=0:01:39 real=0:01:39 mem=1323.4M) ***
[08/07 16:01:40    525s] 
[08/07 16:01:40    525s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.18149.1
[08/07 16:01:40    525s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1304.3M
[08/07 16:01:40    525s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.050, REAL:0.051, MEM:1304.3M
[08/07 16:01:40    525s] TotalInstCnt at PhyDesignMc Destruction: 24,429
[08/07 16:01:40    525s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.18149.7
[08/07 16:01:40    525s] *** SetupOpt [finish] : cpu/real = 0:01:40.6/0:01:41.1 (1.0), totSession cpu/real = 0:08:45.4/0:08:51.9 (1.0), mem = 1304.3M
[08/07 16:01:40    525s] 
[08/07 16:01:40    525s] =============================================================================================
[08/07 16:01:40    525s]  Step TAT Report for TnsOpt #1
[08/07 16:01:40    525s] =============================================================================================
[08/07 16:01:40    525s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/07 16:01:40    525s] ---------------------------------------------------------------------------------------------
[08/07 16:01:40    525s] [ RefinePlace            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/07 16:01:40    525s] [ SlackTraversorInit     ]      2   0:00:00.3  (   0.3 % )     0:00:00.3 /  0:00:00.3    1.0
[08/07 16:01:40    525s] [ LibAnalyzerInit        ]      1   0:00:00.2  (   0.2 % )     0:00:00.2 /  0:00:00.2    1.0
[08/07 16:01:40    525s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/07 16:01:40    525s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   0.2 % )     0:00:00.2 /  0:00:00.2    1.0
[08/07 16:01:40    525s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.1 % )     0:00:00.2 /  0:00:00.2    1.0
[08/07 16:01:40    525s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/07 16:01:40    525s] [ TransformInit          ]      1   0:00:01.4  (   1.4 % )     0:00:01.4 /  0:00:01.4    1.0
[08/07 16:01:40    525s] [ OptSingleIteration     ]    186   0:00:00.4  (   0.4 % )     0:01:34.3 /  0:01:33.9    1.0
[08/07 16:01:40    525s] [ OptGetWeight           ]    186   0:00:01.2  (   1.2 % )     0:00:01.2 /  0:00:01.1    0.9
[08/07 16:01:40    525s] [ OptEval                ]    186   0:00:42.7  (  42.3 % )     0:00:42.7 /  0:00:42.7    1.0
[08/07 16:01:40    525s] [ OptCommit              ]    186   0:00:00.7  (   0.7 % )     0:00:00.7 /  0:00:00.7    0.9
[08/07 16:01:40    525s] [ IncrTimingUpdate       ]    187   0:00:40.2  (  39.8 % )     0:00:40.2 /  0:00:40.1    1.0
[08/07 16:01:40    525s] [ PostCommitDelayUpdate  ]    186   0:00:00.4  (   0.4 % )     0:00:03.7 /  0:00:03.6    1.0
[08/07 16:01:40    525s] [ IncrDelayCalc          ]    906   0:00:03.2  (   3.2 % )     0:00:03.2 /  0:00:03.4    1.1
[08/07 16:01:40    525s] [ SetupOptGetWorkingSet  ]    530   0:00:03.0  (   3.0 % )     0:00:03.0 /  0:00:03.1    1.0
[08/07 16:01:40    525s] [ SetupOptGetActiveNode  ]    530   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.9
[08/07 16:01:40    525s] [ SetupOptSlackGraph     ]    186   0:00:02.4  (   2.4 % )     0:00:02.4 /  0:00:02.4    1.0
[08/07 16:01:40    525s] [ MISC                   ]          0:00:04.6  (   4.5 % )     0:00:04.6 /  0:00:04.5    1.0
[08/07 16:01:40    525s] ---------------------------------------------------------------------------------------------
[08/07 16:01:40    525s]  TnsOpt #1 TOTAL                    0:01:41.1  ( 100.0 % )     0:01:41.1 /  0:01:40.6    1.0
[08/07 16:01:40    525s] ---------------------------------------------------------------------------------------------
[08/07 16:01:40    525s] 
[08/07 16:01:40    525s] End: GigaOpt Optimization in TNS mode
[08/07 16:01:41    525s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1245.3M
[08/07 16:01:41    525s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.021, MEM:1245.3M
[08/07 16:01:41    525s] **INFO: Flow update: Design is easy to close.
[08/07 16:01:41    525s] 
[08/07 16:01:41    525s] *** Start incrementalPlace ***
[08/07 16:01:41    525s] User Input Parameters:
[08/07 16:01:41    525s] - Congestion Driven    : On
[08/07 16:01:41    525s] - Timing Driven        : On
[08/07 16:01:41    525s] - Area-Violation Based : On
[08/07 16:01:41    525s] - Start Rollback Level : -5
[08/07 16:01:41    525s] - Legalized            : On
[08/07 16:01:41    525s] - Window Based         : Off
[08/07 16:01:41    525s] - eDen incr mode       : Off
[08/07 16:01:41    525s] - Small incr mode      : Off
[08/07 16:01:41    525s] 
[08/07 16:01:41    525s] no activity file in design. spp won't run.
[08/07 16:01:41    526s] *** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
[08/07 16:01:41    526s] ThreeLayerMode is on. Timing-driven placement option disabled.
[08/07 16:01:41    526s] Collecting buffer chain nets ...
[08/07 16:01:41    526s] No Views given, use default active views for adaptive view pruning
[08/07 16:01:41    526s] SKP will enable view:
[08/07 16:01:41    526s]   setup_func
[08/07 16:01:41    526s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1245.3M
[08/07 16:01:41    526s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.010, REAL:0.009, MEM:1245.3M
[08/07 16:01:41    526s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1245.3M
[08/07 16:01:41    526s] Starting Early Global Route congestion estimation: mem = 1245.3M
[08/07 16:01:41    526s] (I)       Started Loading and Dumping File ( Curr Mem: 1245.27 MB )
[08/07 16:01:41    526s] (I)       Reading DB...
[08/07 16:01:41    526s] (I)       Read data from FE... (mem=1245.3M)
[08/07 16:01:41    526s] (I)       Read nodes and places... (mem=1245.3M)
[08/07 16:01:41    526s] (I)       Done Read nodes and places (cpu=0.020s, mem=1251.6M)
[08/07 16:01:41    526s] (I)       Read nets... (mem=1251.6M)
[08/07 16:01:41    526s] (I)       Done Read nets (cpu=0.070s, mem=1258.1M)
[08/07 16:01:41    526s] (I)       Done Read data from FE (cpu=0.090s, mem=1258.1M)
[08/07 16:01:41    526s] (I)       before initializing RouteDB syMemory usage = 1258.1 MB
[08/07 16:01:41    526s] (I)       Honor MSV route constraint: false
[08/07 16:01:41    526s] (I)       Maximum routing layer  : 3
[08/07 16:01:41    526s] (I)       Minimum routing layer  : 2
[08/07 16:01:41    526s] (I)       Supply scale factor H  : 1.00
[08/07 16:01:41    526s] (I)       Supply scale factor V  : 1.00
[08/07 16:01:41    526s] (I)       Tracks used by clock wire: 0
[08/07 16:01:41    526s] (I)       Reverse direction      : 
[08/07 16:01:41    526s] (I)       Honor partition pin guides: true
[08/07 16:01:41    526s] (I)       Route selected nets only: false
[08/07 16:01:41    526s] (I)       Route secondary PG pins: false
[08/07 16:01:41    526s] (I)       Second PG max fanout   : 2147483647
[08/07 16:01:41    526s] (I)       Apply function for special wires: true
[08/07 16:01:41    526s] (I)       Layer by layer blockage reading: true
[08/07 16:01:41    526s] (I)       Offset calculation fix : true
[08/07 16:01:41    526s] (I)       Route stripe layer range: 
[08/07 16:01:41    526s] (I)       Honor partition fences : 
[08/07 16:01:41    526s] (I)       Honor partition pin    : 
[08/07 16:01:41    526s] (I)       Honor partition fences with feedthrough: 
[08/07 16:01:41    526s] (I)       Counted 1006 PG shapes. We will not process PG shapes layer by layer.
[08/07 16:01:41    526s] (I)       Use row-based GCell size
[08/07 16:01:41    526s] (I)       Use row-based GCell align
[08/07 16:01:41    526s] (I)       GCell unit size   : 30000
[08/07 16:01:41    526s] (I)       GCell multiplier  : 1
[08/07 16:01:41    526s] (I)       GCell row height  : 30000
[08/07 16:01:41    526s] (I)       Actual row height : 30000
[08/07 16:01:41    526s] (I)       GCell align ref   : 40800 42000
[08/07 16:01:41    526s] [NR-eGR] Track table information for default rule: 
[08/07 16:01:41    526s] [NR-eGR] metal1 has no routable track
[08/07 16:01:41    526s] [NR-eGR] metal2 has single uniform track structure
[08/07 16:01:41    526s] [NR-eGR] metal3 has single uniform track structure
[08/07 16:01:41    526s] (I)       ===========================================================================
[08/07 16:01:41    526s] (I)       == Report All Rule Vias ==
[08/07 16:01:41    526s] (I)       ===========================================================================
[08/07 16:01:41    526s] (I)        Via Rule : (Default)
[08/07 16:01:41    526s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[08/07 16:01:41    526s] (I)       ---------------------------------------------------------------------------
[08/07 16:01:41    526s] (I)        1    1 : M2_M1                       1 : M2_M1                    
[08/07 16:01:41    526s] (I)        2    2 : M3_M2                       2 : M3_M2                    
[08/07 16:01:41    526s] (I)        3    0 : ---                         0 : ---                      
[08/07 16:01:41    526s] (I)       ===========================================================================
[08/07 16:01:41    526s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1258.15 MB )
[08/07 16:01:41    526s] [NR-eGR] Read 408 PG shapes
[08/07 16:01:41    526s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1258.15 MB )
[08/07 16:01:41    526s] [NR-eGR] #Routing Blockages  : 0
[08/07 16:01:41    526s] [NR-eGR] #Instance Blockages : 3183
[08/07 16:01:41    526s] [NR-eGR] #PG Blockages       : 408
[08/07 16:01:41    526s] [NR-eGR] #Bump Blockages     : 0
[08/07 16:01:41    526s] [NR-eGR] #Boundary Blockages : 0
[08/07 16:01:41    526s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[08/07 16:01:41    526s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[08/07 16:01:41    526s] (I)       readDataFromPlaceDB
[08/07 16:01:41    526s] (I)       Read net information..
[08/07 16:01:41    526s] [NR-eGR] Read numTotalNets=24856  numIgnoredNets=0
[08/07 16:01:41    526s] (I)       Read testcase time = 0.010 seconds
[08/07 16:01:41    526s] 
[08/07 16:01:41    526s] (I)       early_global_route_priority property id does not exist.
[08/07 16:01:41    526s] (I)       Start initializing grid graph
[08/07 16:01:41    526s] (I)       End initializing grid graph
[08/07 16:01:41    526s] (I)       Model blockages into capacity
[08/07 16:01:41    526s] (I)       Read Num Blocks=27601  Num Prerouted Wires=0  Num CS=0
[08/07 16:01:41    526s] (I)       Started Modeling ( Curr Mem: 1263.65 MB )
[08/07 16:01:41    526s] (I)       Started Modeling Layer 1 ( Curr Mem: 1263.65 MB )
[08/07 16:01:41    526s] (I)       Started Modeling Layer 2 ( Curr Mem: 1263.65 MB )
[08/07 16:01:41    526s] (I)       Layer 1 (V) : #blockages 27601 : #preroutes 0
[08/07 16:01:41    526s] (I)       Finished Modeling Layer 2 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1263.65 MB )
[08/07 16:01:41    526s] (I)       Started Modeling Layer 3 ( Curr Mem: 1263.65 MB )
[08/07 16:01:41    526s] (I)       Layer 2 (H) : #blockages 0 : #preroutes 0
[08/07 16:01:41    526s] (I)       Finished Modeling Layer 3 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1263.65 MB )
[08/07 16:01:41    526s] (I)       Finished Modeling ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1263.65 MB )
[08/07 16:01:41    526s] (I)       -- layer congestion ratio --
[08/07 16:01:41    526s] (I)       Layer 1 : 0.100000
[08/07 16:01:41    526s] (I)       Layer 2 : 0.700000
[08/07 16:01:41    526s] (I)       Layer 3 : 0.700000
[08/07 16:01:41    526s] (I)       ----------------------------
[08/07 16:01:41    526s] (I)       Number of ignored nets = 0
[08/07 16:01:41    526s] (I)       Number of fixed nets = 0.  Ignored: Yes
[08/07 16:01:41    526s] (I)       Number of clock nets = 1.  Ignored: No
[08/07 16:01:41    526s] (I)       Number of analog nets = 0.  Ignored: Yes
[08/07 16:01:41    526s] (I)       Number of special nets = 0.  Ignored: Yes
[08/07 16:01:41    526s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[08/07 16:01:41    526s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[08/07 16:01:41    526s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[08/07 16:01:41    526s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[08/07 16:01:41    526s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[08/07 16:01:41    526s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[08/07 16:01:41    526s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1263.6 MB
[08/07 16:01:41    526s] (I)       Ndr track 0 does not exist
[08/07 16:01:41    526s] (I)       Layer1  viaCost=200.00
[08/07 16:01:41    526s] (I)       Layer2  viaCost=100.00
[08/07 16:01:41    526s] (I)       ---------------------Grid Graph Info--------------------
[08/07 16:01:41    526s] (I)       Routing area        : (0, 0) - (6000000, 6000000)
[08/07 16:01:41    526s] (I)       Core area           : (40800, 42000) - (5959200, 5958000)
[08/07 16:01:41    526s] (I)       Site width          :  2400  (dbu)
[08/07 16:01:41    526s] (I)       Row height          : 30000  (dbu)
[08/07 16:01:41    526s] (I)       GCell row height    : 30000  (dbu)
[08/07 16:01:41    526s] (I)       GCell width         : 30000  (dbu)
[08/07 16:01:41    526s] (I)       GCell height        : 30000  (dbu)
[08/07 16:01:41    526s] (I)       Grid                :   200   200     3
[08/07 16:01:41    526s] (I)       Layer numbers       :     1     2     3
[08/07 16:01:41    526s] (I)       Vertical capacity   :     0 30000     0
[08/07 16:01:41    526s] (I)       Horizontal capacity :     0     0 30000
[08/07 16:01:41    526s] (I)       Default wire width  :   900   900  1500
[08/07 16:01:41    526s] (I)       Default wire space  :   900   900   900
[08/07 16:01:41    526s] (I)       Default wire pitch  :  1800  1800  2400
[08/07 16:01:41    526s] (I)       Default pitch size  :  1800  2400  3000
[08/07 16:01:41    526s] (I)       First track coord   :     0  1200  1500
[08/07 16:01:41    526s] (I)       Num tracks per GCell: 16.67 12.50 10.00
[08/07 16:01:41    526s] (I)       Total num of tracks :     0  2500  2000
[08/07 16:01:41    526s] (I)       Num of masks        :     1     1     1
[08/07 16:01:41    526s] (I)       Num of trim masks   :     0     0     0
[08/07 16:01:41    526s] (I)       --------------------------------------------------------
[08/07 16:01:41    526s] 
[08/07 16:01:41    526s] [NR-eGR] ============ Routing rule table ============
[08/07 16:01:41    526s] [NR-eGR] Rule id: 0  Nets: 24802 
[08/07 16:01:41    526s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[08/07 16:01:41    526s] (I)       Pitch:  L1=1800  L2=2400  L3=3000
[08/07 16:01:41    526s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1
[08/07 16:01:41    526s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1
[08/07 16:01:41    526s] [NR-eGR] ========================================
[08/07 16:01:41    526s] [NR-eGR] 
[08/07 16:01:41    526s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[08/07 16:01:41    526s] (I)       blocked tracks on layer2 : = 21937 / 500000 (4.39%)
[08/07 16:01:41    526s] (I)       blocked tracks on layer3 : = 0 / 400000 (0.00%)
[08/07 16:01:41    526s] (I)       After initializing earlyGlobalRoute syMemory usage = 1263.6 MB
[08/07 16:01:41    526s] (I)       Finished Loading and Dumping File ( CPU: 0.15 sec, Real: 0.15 sec, Curr Mem: 1263.65 MB )
[08/07 16:01:41    526s] (I)       Started Global Routing ( Curr Mem: 1263.65 MB )
[08/07 16:01:41    526s] (I)       ============= Initialization =============
[08/07 16:01:41    526s] (I)       totalPins=75434  totalGlobalPin=68540 (90.86%)
[08/07 16:01:41    526s] (I)       Started Build MST ( Curr Mem: 1263.65 MB )
[08/07 16:01:41    526s] (I)       Generate topology with single threads
[08/07 16:01:41    526s] (I)       Finished Build MST ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1263.65 MB )
[08/07 16:01:41    526s] (I)       total 2D Cap : 885334 = (400000 H, 485334 V)
[08/07 16:01:41    526s] [NR-eGR] Layer group 1: route 24802 net(s) in layer range [2, 3]
[08/07 16:01:41    526s] (I)       ============  Phase 1a Route ============
[08/07 16:01:41    526s] (I)       Started Phase 1a ( Curr Mem: 1263.65 MB )
[08/07 16:01:41    526s] (I)       Finished Phase 1a ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 1263.65 MB )
[08/07 16:01:41    526s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1263.65 MB )
[08/07 16:01:41    526s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[08/07 16:01:41    526s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1263.65 MB )
[08/07 16:01:41    526s] (I)       Usage: 160147 = (79671 H, 80476 V) = (19.92% H, 16.58% V) = (2.390e+06um H, 2.414e+06um V)
[08/07 16:01:41    526s] (I)       
[08/07 16:01:41    526s] (I)       ============  Phase 1b Route ============
[08/07 16:01:41    526s] (I)       Started Phase 1b ( Curr Mem: 1263.65 MB )
[08/07 16:01:41    526s] (I)       Finished Phase 1b ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1263.65 MB )
[08/07 16:01:41    526s] (I)       Usage: 160168 = (79677 H, 80491 V) = (19.92% H, 16.58% V) = (2.390e+06um H, 2.415e+06um V)
[08/07 16:01:41    526s] (I)       
[08/07 16:01:41    526s] (I)       earlyGlobalRoute overflow of layer group 1: 0.01% H + 0.02% V. EstWL: 4.805040e+06um
[08/07 16:01:41    526s] (I)       ============  Phase 1c Route ============
[08/07 16:01:41    526s] (I)       Started Phase 1c ( Curr Mem: 1263.65 MB )
[08/07 16:01:41    526s] (I)       Level2 Grid: 40 x 40
[08/07 16:01:41    526s] (I)       Started Two Level Routing ( Curr Mem: 1263.65 MB )
[08/07 16:01:41    526s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1263.65 MB )
[08/07 16:01:41    526s] (I)       Current Two Level Routing (Strong)[Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1263.65 MB )
[08/07 16:01:41    526s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1263.65 MB )
[08/07 16:01:41    526s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1263.65 MB )
[08/07 16:01:41    526s] (I)       Usage: 160168 = (79677 H, 80491 V) = (19.92% H, 16.58% V) = (2.390e+06um H, 2.415e+06um V)
[08/07 16:01:41    526s] (I)       
[08/07 16:01:41    526s] (I)       ============  Phase 1d Route ============
[08/07 16:01:41    526s] (I)       Started Phase 1d ( Curr Mem: 1263.65 MB )
[08/07 16:01:41    526s] (I)       Finished Phase 1d ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 1263.65 MB )
[08/07 16:01:41    526s] (I)       Usage: 160179 = (79681 H, 80498 V) = (19.92% H, 16.59% V) = (2.390e+06um H, 2.415e+06um V)
[08/07 16:01:41    526s] (I)       
[08/07 16:01:41    526s] (I)       ============  Phase 1e Route ============
[08/07 16:01:41    526s] (I)       Started Phase 1e ( Curr Mem: 1263.65 MB )
[08/07 16:01:41    526s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1263.65 MB )
[08/07 16:01:41    526s] (I)       Usage: 160179 = (79681 H, 80498 V) = (19.92% H, 16.59% V) = (2.390e+06um H, 2.415e+06um V)
[08/07 16:01:41    526s] (I)       
[08/07 16:01:41    526s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.01% H + 0.01% V. EstWL: 4.805370e+06um
[08/07 16:01:41    526s] [NR-eGR] 
[08/07 16:01:41    526s] (I)       Current Phase 1l[Initialization] ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1263.65 MB )
[08/07 16:01:41    526s] (I)       Running layer assignment with 1 threads
[08/07 16:01:41    526s] (I)       Finished Phase 1l ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 1263.65 MB )
[08/07 16:01:41    526s] (I)       ============  Phase 1l Route ============
[08/07 16:01:41    526s] (I)       
[08/07 16:01:41    526s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[08/07 16:01:41    526s] [NR-eGR]                        OverCon            
[08/07 16:01:41    526s] [NR-eGR]                         #Gcell     %Gcell
[08/07 16:01:41    526s] [NR-eGR]       Layer                (1)    OverCon 
[08/07 16:01:41    526s] [NR-eGR] ----------------------------------------------
[08/07 16:01:41    526s] [NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[08/07 16:01:41    526s] [NR-eGR]  metal2  (2)         6( 0.02%)   ( 0.02%) 
[08/07 16:01:41    526s] [NR-eGR]  metal3  (3)         3( 0.01%)   ( 0.01%) 
[08/07 16:01:41    526s] [NR-eGR] ----------------------------------------------
[08/07 16:01:41    526s] [NR-eGR] Total                9( 0.01%)   ( 0.01%) 
[08/07 16:01:41    526s] [NR-eGR] 
[08/07 16:01:41    526s] (I)       Finished Global Routing ( CPU: 0.18 sec, Real: 0.19 sec, Curr Mem: 1263.65 MB )
[08/07 16:01:41    526s] (I)       total 2D Cap : 887226 = (400000 H, 487226 V)
[08/07 16:01:41    526s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.01% H + 0.01% V
[08/07 16:01:41    526s] [NR-eGR] Overflow after earlyGlobalRoute 0.01% H + 0.01% V
[08/07 16:01:41    526s] Early Global Route congestion estimation runtime: 0.34 seconds, mem = 1263.6M
[08/07 16:01:41    526s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.340, REAL:0.340, MEM:1263.6M
[08/07 16:01:41    526s] OPERPROF: Starting HotSpotCal at level 1, MEM:1263.6M
[08/07 16:01:41    526s] [hotspot] +------------+---------------+---------------+
[08/07 16:01:41    526s] [hotspot] |            |   max hotspot | total hotspot |
[08/07 16:01:41    526s] [hotspot] +------------+---------------+---------------+
[08/07 16:01:41    526s] [hotspot] | normalized |          0.00 |          0.00 |
[08/07 16:01:41    526s] [hotspot] +------------+---------------+---------------+
[08/07 16:01:41    526s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[08/07 16:01:41    526s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[08/07 16:01:41    526s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.006, MEM:1263.6M
[08/07 16:01:41    526s] 
[08/07 16:01:41    526s] === incrementalPlace Internal Loop 1 ===
[08/07 16:01:41    526s] *** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
[08/07 16:01:41    526s] ThreeLayerMode is on. Timing-driven placement option disabled.
[08/07 16:01:41    526s] clkAW=1 clkAWMode=4 maxIt=1 maxTh=10.0 totTh=100.0 MP=1.100 maxM=-1 pMaxM=3
[08/07 16:01:41    526s] OPERPROF: Starting IPInitSPData at level 1, MEM:1263.6M
[08/07 16:01:41    526s] z: 2, totalTracks: 1
[08/07 16:01:41    526s] #spOpts: N=250 minPadR=1.1 
[08/07 16:01:41    526s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1263.6M
[08/07 16:01:41    526s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.080, REAL:0.081, MEM:1263.6M
[08/07 16:01:41    526s] OPERPROF:   Starting post-place ADS at level 2, MEM:1263.6M
[08/07 16:01:41    526s] ADSU 0.210 -> 0.210. GS 240.000
[08/07 16:01:41    526s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.060, REAL:0.060, MEM:1263.6M
[08/07 16:01:41    526s] OPERPROF:   Starting spMPad at level 2, MEM:1263.6M
[08/07 16:01:41    526s] OPERPROF:     Starting spContextMPad at level 3, MEM:1263.6M
[08/07 16:01:41    526s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.000, REAL:0.000, MEM:1263.6M
[08/07 16:01:42    526s] OPERPROF:   Finished spMPad at level 2, CPU:0.020, REAL:0.014, MEM:1263.6M
[08/07 16:01:42    526s] OPERPROF:   Starting spInitNetWt at level 2, MEM:1263.6M
[08/07 16:01:42    526s] no activity file in design. spp won't run.
[08/07 16:01:42    526s] [spp] 0
[08/07 16:01:42    526s] [adp] 0:1:1:3
[08/07 16:01:42    526s] OPERPROF:   Finished spInitNetWt at level 2, CPU:0.010, REAL:0.006, MEM:1263.6M
[08/07 16:01:42    526s] SP #FI/SF FL/PI 0/0 24429/0
[08/07 16:01:42    526s] OPERPROF: Finished IPInitSPData at level 1, CPU:0.210, REAL:0.205, MEM:1263.6M
[08/07 16:01:42    526s] PP off. flexM 0
[08/07 16:01:42    526s] OPERPROF: Starting CDPad at level 1, MEM:1263.6M
[08/07 16:01:42    526s] 3DP is on.
[08/07 16:01:42    526s] design sh 0.074.
[08/07 16:01:42    526s] design sh 0.074.
[08/07 16:01:42    526s] 3DP DPT Adjust 0. 0.700, 0.735, delta 0.000. WS budget 1000.0000. useSoftMinPad 0, softMinPadScale 1
[08/07 16:01:42    526s] design sh 0.033.
[08/07 16:01:42    526s] CDPadU 0.418 -> 0.386. R=0.210, N=24429, GS=30.000
[08/07 16:01:42    526s] OPERPROF: Finished CDPad at level 1, CPU:0.320, REAL:0.308, MEM:1263.6M
[08/07 16:01:42    526s] OPERPROF: Starting InitSKP at level 1, MEM:1263.6M
[08/07 16:01:42    526s] no activity file in design. spp won't run.
[08/07 16:01:43    528s] no activity file in design. spp won't run.
[08/07 16:01:45    529s] *** Finished SKP initialization (cpu=0:00:03.0, real=0:00:03.0)***
[08/07 16:01:45    529s] OPERPROF: Finished InitSKP at level 1, CPU:3.040, REAL:3.051, MEM:1294.3M
[08/07 16:01:45    530s] NP #FI/FS/SF FL/PI: 0/0/0 24429/0
[08/07 16:01:45    530s] no activity file in design. spp won't run.
[08/07 16:01:45    530s] 
[08/07 16:01:45    530s] AB Est...
[08/07 16:01:45    530s] OPERPROF: Starting npPlace at level 1, MEM:1300.7M
[08/07 16:01:45    530s] OPERPROF: Finished npPlace at level 1, CPU:0.250, REAL:0.243, MEM:1343.4M
[08/07 16:01:45    530s] Iteration  4: Skipped, with CDP Off
[08/07 16:01:45    530s] 
[08/07 16:01:45    530s] AB Est...
[08/07 16:01:45    530s] OPERPROF: Starting npPlace at level 1, MEM:1343.4M
[08/07 16:01:46    530s] OPERPROF: Finished npPlace at level 1, CPU:0.220, REAL:0.217, MEM:1343.4M
[08/07 16:01:46    530s] Iteration  5: Skipped, with CDP Off
[08/07 16:01:46    530s] 
[08/07 16:01:46    530s] AB Est...
[08/07 16:01:46    530s] OPERPROF: Starting npPlace at level 1, MEM:1343.4M
[08/07 16:01:46    530s] OPERPROF: Finished npPlace at level 1, CPU:0.220, REAL:0.217, MEM:1343.4M
[08/07 16:01:46    531s] Iteration  6: Skipped, with CDP Off
[08/07 16:01:46    531s] OPERPROF: Starting npPlace at level 1, MEM:1343.4M
[08/07 16:01:46    531s] Legalizing MH Cells... 0 / 0 / 0 (level 5)
[08/07 16:01:46    531s] No instances found in the vector
[08/07 16:01:46    531s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1343.4M, DRC: 0)
[08/07 16:01:46    531s] 0 (out of 0) MH cells were successfully legalized.
[08/07 16:02:00    544s] Iteration  7: Total net bbox = 3.567e+06 (1.83e+06 1.74e+06)
[08/07 16:02:00    544s]               Est.  stn bbox = 4.319e+06 (2.19e+06 2.13e+06)
[08/07 16:02:00    544s]               cpu = 0:00:13.6 real = 0:00:14.0 mem = 1343.3M
[08/07 16:02:00    544s] OPERPROF: Finished npPlace at level 1, CPU:13.820, REAL:14.144, MEM:1343.3M
[08/07 16:02:00    544s] no activity file in design. spp won't run.
[08/07 16:02:00    544s] NP #FI/FS/SF FL/PI: 0/0/0 24429/0
[08/07 16:02:00    545s] no activity file in design. spp won't run.
[08/07 16:02:01    545s] OPERPROF: Starting npPlace at level 1, MEM:1343.3M
[08/07 16:02:01    545s] Legalizing MH Cells... 0 / 0 / 0 (level 6)
[08/07 16:02:01    545s] No instances found in the vector
[08/07 16:02:01    545s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1343.3M, DRC: 0)
[08/07 16:02:01    545s] 0 (out of 0) MH cells were successfully legalized.
[08/07 16:02:32    575s] Iteration  8: Total net bbox = 3.766e+06 (1.90e+06 1.87e+06)
[08/07 16:02:32    575s]               Est.  stn bbox = 4.541e+06 (2.26e+06 2.28e+06)
[08/07 16:02:32    575s]               cpu = 0:00:30.2 real = 0:00:31.0 mem = 1331.3M
[08/07 16:02:32    575s] OPERPROF: Finished npPlace at level 1, CPU:30.410, REAL:31.106, MEM:1331.3M
[08/07 16:02:32    575s] no activity file in design. spp won't run.
[08/07 16:02:32    575s] NP #FI/FS/SF FL/PI: 0/0/0 24429/0
[08/07 16:02:32    575s] no activity file in design. spp won't run.
[08/07 16:02:32    576s] OPERPROF: Starting npPlace at level 1, MEM:1331.3M
[08/07 16:02:32    576s] Legalizing MH Cells... 0 / 0 / 0 (level 7)
[08/07 16:02:32    576s] No instances found in the vector
[08/07 16:02:32    576s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1331.3M, DRC: 0)
[08/07 16:02:32    576s] 0 (out of 0) MH cells were successfully legalized.
[08/07 16:03:35    638s] Iteration  9: Total net bbox = 3.839e+06 (1.92e+06 1.92e+06)
[08/07 16:03:35    638s]               Est.  stn bbox = 4.621e+06 (2.29e+06 2.33e+06)
[08/07 16:03:35    638s]               cpu = 0:01:02 real = 0:01:03 mem = 1329.3M
[08/07 16:03:35    638s] OPERPROF: Finished npPlace at level 1, CPU:62.050, REAL:63.360, MEM:1329.3M
[08/07 16:03:35    638s] OPERPROF: Starting npCallHUMEst at level 1, MEM:1329.3M
[08/07 16:03:35    638s] Starting Early Global Route rough congestion estimation: mem = 1329.3M
[08/07 16:03:35    638s] (I)       Started Loading and Dumping File ( Curr Mem: 1329.33 MB )
[08/07 16:03:35    638s] (I)       Reading DB...
[08/07 16:03:35    638s] (I)       Read data from FE... (mem=1329.3M)
[08/07 16:03:35    638s] (I)       Read nodes and places... (mem=1329.3M)
[08/07 16:03:35    638s] (I)       Done Read nodes and places (cpu=0.020s, mem=1329.3M)
[08/07 16:03:35    638s] (I)       Read nets... (mem=1329.3M)
[08/07 16:03:35    638s] (I)       Done Read nets (cpu=0.060s, mem=1329.3M)
[08/07 16:03:35    638s] (I)       Done Read data from FE (cpu=0.080s, mem=1329.3M)
[08/07 16:03:35    638s] (I)       before initializing RouteDB syMemory usage = 1329.3 MB
[08/07 16:03:35    638s] (I)       Print mode             : 2
[08/07 16:03:35    638s] (I)       Stop if highly congested: false
[08/07 16:03:35    638s] (I)       Honor MSV route constraint: false
[08/07 16:03:35    638s] (I)       Maximum routing layer  : 3
[08/07 16:03:35    638s] (I)       Minimum routing layer  : 2
[08/07 16:03:35    638s] (I)       Supply scale factor H  : 1.00
[08/07 16:03:35    638s] (I)       Supply scale factor V  : 1.00
[08/07 16:03:35    638s] (I)       Tracks used by clock wire: 0
[08/07 16:03:35    638s] (I)       Reverse direction      : 
[08/07 16:03:35    638s] (I)       Honor partition pin guides: true
[08/07 16:03:35    638s] (I)       Route selected nets only: false
[08/07 16:03:35    638s] (I)       Route secondary PG pins: false
[08/07 16:03:35    638s] (I)       Second PG max fanout   : 2147483647
[08/07 16:03:35    638s] (I)       Assign partition pins  : false
[08/07 16:03:35    638s] (I)       Support large GCell    : true
[08/07 16:03:35    638s] (I)       Number of rows per GCell: 2
[08/07 16:03:35    638s] (I)       Max num rows per GCell : 32
[08/07 16:03:35    638s] (I)       Apply function for special wires: true
[08/07 16:03:35    638s] (I)       Layer by layer blockage reading: true
[08/07 16:03:35    638s] (I)       Offset calculation fix : true
[08/07 16:03:35    638s] (I)       Route stripe layer range: 
[08/07 16:03:35    638s] (I)       Honor partition fences : 
[08/07 16:03:35    638s] (I)       Honor partition pin    : 
[08/07 16:03:35    638s] (I)       Honor partition fences with feedthrough: 
[08/07 16:03:35    638s] (I)       Counted 1006 PG shapes. We will not process PG shapes layer by layer.
[08/07 16:03:35    638s] (I)       Use row-based GCell size
[08/07 16:03:35    638s] (I)       Use row-based GCell align
[08/07 16:03:35    638s] (I)       GCell unit size   : 30000
[08/07 16:03:35    638s] (I)       GCell multiplier  : 2
[08/07 16:03:35    638s] (I)       GCell row height  : 30000
[08/07 16:03:35    638s] (I)       Actual row height : 30000
[08/07 16:03:35    638s] (I)       GCell align ref   : 40800 42000
[08/07 16:03:35    638s] [NR-eGR] Track table information for default rule: 
[08/07 16:03:35    638s] [NR-eGR] metal1 has no routable track
[08/07 16:03:35    638s] [NR-eGR] metal2 has single uniform track structure
[08/07 16:03:35    638s] [NR-eGR] metal3 has single uniform track structure
[08/07 16:03:35    638s] (I)       ===========================================================================
[08/07 16:03:35    638s] (I)       == Report All Rule Vias ==
[08/07 16:03:35    638s] (I)       ===========================================================================
[08/07 16:03:35    638s] (I)        Via Rule : (Default)
[08/07 16:03:35    638s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[08/07 16:03:35    638s] (I)       ---------------------------------------------------------------------------
[08/07 16:03:35    638s] (I)        1    1 : M2_M1                       1 : M2_M1                    
[08/07 16:03:35    638s] (I)        2    2 : M3_M2                       2 : M3_M2                    
[08/07 16:03:35    638s] (I)        3    0 : ---                         0 : ---                      
[08/07 16:03:35    638s] (I)       ===========================================================================
[08/07 16:03:35    638s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1329.33 MB )
[08/07 16:03:35    638s] [NR-eGR] Read 408 PG shapes
[08/07 16:03:35    638s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1329.33 MB )
[08/07 16:03:35    638s] [NR-eGR] #Routing Blockages  : 0
[08/07 16:03:35    638s] [NR-eGR] #Instance Blockages : 3183
[08/07 16:03:35    638s] [NR-eGR] #PG Blockages       : 408
[08/07 16:03:35    638s] [NR-eGR] #Bump Blockages     : 0
[08/07 16:03:35    638s] [NR-eGR] #Boundary Blockages : 0
[08/07 16:03:35    638s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[08/07 16:03:35    638s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[08/07 16:03:35    638s] (I)       readDataFromPlaceDB
[08/07 16:03:35    638s] (I)       Read net information..
[08/07 16:03:36    638s] [NR-eGR] Read numTotalNets=24856  numIgnoredNets=0
[08/07 16:03:36    638s] (I)       Read testcase time = 0.010 seconds
[08/07 16:03:36    638s] 
[08/07 16:03:36    638s] (I)       early_global_route_priority property id does not exist.
[08/07 16:03:36    638s] (I)       Start initializing grid graph
[08/07 16:03:36    638s] (I)       End initializing grid graph
[08/07 16:03:36    638s] (I)       Model blockages into capacity
[08/07 16:03:36    638s] (I)       Read Num Blocks=27601  Num Prerouted Wires=0  Num CS=0
[08/07 16:03:36    638s] (I)       Started Modeling ( Curr Mem: 1334.83 MB )
[08/07 16:03:36    638s] (I)       Started Modeling Layer 1 ( Curr Mem: 1334.83 MB )
[08/07 16:03:36    638s] (I)       Started Modeling Layer 2 ( Curr Mem: 1334.83 MB )
[08/07 16:03:36    638s] (I)       Layer 1 (V) : #blockages 27601 : #preroutes 0
[08/07 16:03:36    638s] (I)       Finished Modeling Layer 2 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1334.83 MB )
[08/07 16:03:36    638s] (I)       Started Modeling Layer 3 ( Curr Mem: 1334.83 MB )
[08/07 16:03:36    638s] (I)       Layer 2 (H) : #blockages 0 : #preroutes 0
[08/07 16:03:36    638s] (I)       Finished Modeling Layer 3 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1334.83 MB )
[08/07 16:03:36    638s] (I)       Finished Modeling ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1334.83 MB )
[08/07 16:03:36    638s] (I)       -- layer congestion ratio --
[08/07 16:03:36    638s] (I)       Layer 1 : 0.100000
[08/07 16:03:36    638s] (I)       Layer 2 : 0.700000
[08/07 16:03:36    638s] (I)       Layer 3 : 0.700000
[08/07 16:03:36    638s] (I)       ----------------------------
[08/07 16:03:36    638s] (I)       Number of ignored nets = 0
[08/07 16:03:36    638s] (I)       Number of fixed nets = 0.  Ignored: Yes
[08/07 16:03:36    638s] (I)       Number of clock nets = 1.  Ignored: No
[08/07 16:03:36    638s] (I)       Number of analog nets = 0.  Ignored: Yes
[08/07 16:03:36    638s] (I)       Number of special nets = 0.  Ignored: Yes
[08/07 16:03:36    638s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[08/07 16:03:36    638s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[08/07 16:03:36    638s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[08/07 16:03:36    638s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[08/07 16:03:36    638s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[08/07 16:03:36    638s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[08/07 16:03:36    638s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1334.8 MB
[08/07 16:03:36    638s] (I)       Ndr track 0 does not exist
[08/07 16:03:36    638s] (I)       Layer1  viaCost=200.00
[08/07 16:03:36    638s] (I)       Layer2  viaCost=100.00
[08/07 16:03:36    638s] (I)       ---------------------Grid Graph Info--------------------
[08/07 16:03:36    638s] (I)       Routing area        : (0, 0) - (6000000, 6000000)
[08/07 16:03:36    638s] (I)       Core area           : (40800, 42000) - (5959200, 5958000)
[08/07 16:03:36    638s] (I)       Site width          :  2400  (dbu)
[08/07 16:03:36    638s] (I)       Row height          : 30000  (dbu)
[08/07 16:03:36    638s] (I)       GCell row height    : 30000  (dbu)
[08/07 16:03:36    638s] (I)       GCell width         : 60000  (dbu)
[08/07 16:03:36    638s] (I)       GCell height        : 60000  (dbu)
[08/07 16:03:36    638s] (I)       Grid                :   100   100     3
[08/07 16:03:36    638s] (I)       Layer numbers       :     1     2     3
[08/07 16:03:36    638s] (I)       Vertical capacity   :     0 60000     0
[08/07 16:03:36    638s] (I)       Horizontal capacity :     0     0 60000
[08/07 16:03:36    638s] (I)       Default wire width  :   900   900  1500
[08/07 16:03:36    638s] (I)       Default wire space  :   900   900   900
[08/07 16:03:36    638s] (I)       Default wire pitch  :  1800  1800  2400
[08/07 16:03:36    638s] (I)       Default pitch size  :  1800  2400  3000
[08/07 16:03:36    638s] (I)       First track coord   :     0  1200  1500
[08/07 16:03:36    638s] (I)       Num tracks per GCell: 33.33 25.00 20.00
[08/07 16:03:36    638s] (I)       Total num of tracks :     0  2500  2000
[08/07 16:03:36    638s] (I)       Num of masks        :     1     1     1
[08/07 16:03:36    638s] (I)       Num of trim masks   :     0     0     0
[08/07 16:03:36    638s] (I)       --------------------------------------------------------
[08/07 16:03:36    638s] 
[08/07 16:03:36    638s] [NR-eGR] ============ Routing rule table ============
[08/07 16:03:36    638s] [NR-eGR] Rule id: 0  Nets: 24856 
[08/07 16:03:36    638s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[08/07 16:03:36    638s] (I)       Pitch:  L1=1800  L2=2400  L3=3000
[08/07 16:03:36    638s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1
[08/07 16:03:36    638s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1
[08/07 16:03:36    638s] [NR-eGR] ========================================
[08/07 16:03:36    638s] [NR-eGR] 
[08/07 16:03:36    638s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[08/07 16:03:36    638s] (I)       blocked tracks on layer2 : = 19821 / 250000 (7.93%)
[08/07 16:03:36    638s] (I)       blocked tracks on layer3 : = 0 / 200000 (0.00%)
[08/07 16:03:36    638s] (I)       After initializing earlyGlobalRoute syMemory usage = 1334.8 MB
[08/07 16:03:36    638s] (I)       Finished Loading and Dumping File ( CPU: 0.12 sec, Real: 0.13 sec, Curr Mem: 1334.83 MB )
[08/07 16:03:36    638s] (I)       ============= Initialization =============
[08/07 16:03:36    638s] (I)       numLocalWires=47046  numGlobalNetBranches=10345  numLocalNetBranches=13509
[08/07 16:03:36    638s] (I)       totalPins=75542  totalGlobalPin=40697 (53.87%)
[08/07 16:03:36    638s] (I)       Started Build MST ( Curr Mem: 1334.83 MB )
[08/07 16:03:36    638s] (I)       Generate topology with single threads
[08/07 16:03:36    638s] (I)       Finished Build MST ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1334.83 MB )
[08/07 16:03:36    638s] (I)       total 2D Cap : 440933 = (200000 H, 240933 V)
[08/07 16:03:36    638s] (I)       ============  Phase 1a Route ============
[08/07 16:03:36    638s] (I)       Started Phase 1a ( Curr Mem: 1334.83 MB )
[08/07 16:03:36    638s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1334.83 MB )
[08/07 16:03:36    638s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1334.83 MB )
[08/07 16:03:36    638s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[08/07 16:03:36    638s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1334.83 MB )
[08/07 16:03:36    638s] (I)       Usage: 73010 = (36538 H, 36472 V) = (18.27% H, 15.14% V) = (2.192e+06um H, 2.188e+06um V)
[08/07 16:03:36    638s] (I)       
[08/07 16:03:36    638s] (I)       ============  Phase 1b Route ============
[08/07 16:03:36    638s] (I)       Started Phase 1b ( Curr Mem: 1334.83 MB )
[08/07 16:03:36    638s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1334.83 MB )
[08/07 16:03:36    638s] (I)       Usage: 73018 = (36544 H, 36474 V) = (18.27% H, 15.14% V) = (2.193e+06um H, 2.188e+06um V)
[08/07 16:03:36    638s] (I)       
[08/07 16:03:36    638s] (I)       earlyGlobalRoute overflow: 0.01% H + 0.17% V
[08/07 16:03:36    638s] 
[08/07 16:03:36    638s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.01% H + 0.12% V
[08/07 16:03:36    638s] Finished Early Global Route rough congestion estimation: mem = 1334.8M
[08/07 16:03:36    638s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.180, REAL:0.180, MEM:1334.8M
[08/07 16:03:36    638s] earlyGlobalRoute rough estimation gcell size 2 row height
[08/07 16:03:36    638s] OPERPROF: Starting CDPad at level 1, MEM:1334.8M
[08/07 16:03:36    638s] CDPadU 0.386 -> 0.386. R=0.210, N=24429, GS=60.000
[08/07 16:03:36    638s] OPERPROF: Finished CDPad at level 1, CPU:0.140, REAL:0.138, MEM:1334.8M
[08/07 16:03:36    638s] no activity file in design. spp won't run.
[08/07 16:03:36    638s] NP #FI/FS/SF FL/PI: 0/0/0 24429/0
[08/07 16:03:36    638s] no activity file in design. spp won't run.
[08/07 16:03:36    638s] OPERPROF: Starting npPlace at level 1, MEM:1334.8M
[08/07 16:03:36    638s] Legalizing MH Cells... 0 / 0 / 0 (level 7)
[08/07 16:03:36    638s] No instances found in the vector
[08/07 16:03:36    638s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1334.8M, DRC: 0)
[08/07 16:03:36    638s] 0 (out of 0) MH cells were successfully legalized.
[08/07 16:03:40    642s] OPERPROF: Finished npPlace at level 1, CPU:4.110, REAL:4.184, MEM:1329.8M
[08/07 16:03:40    642s] no activity file in design. spp won't run.
[08/07 16:03:40    642s] NP #FI/FS/SF FL/PI: 0/0/0 24429/0
[08/07 16:03:40    642s] no activity file in design. spp won't run.
[08/07 16:03:41    643s] OPERPROF: Starting npPlace at level 1, MEM:1329.8M
[08/07 16:03:41    643s] Legalizing MH Cells... 0 / 0 / 0 (level 8)
[08/07 16:03:41    643s] No instances found in the vector
[08/07 16:03:41    643s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1329.8M, DRC: 0)
[08/07 16:03:41    643s] 0 (out of 0) MH cells were successfully legalized.
[08/07 16:05:08    728s] Iteration 10: Total net bbox = 4.192e+06 (2.11e+06 2.08e+06)
[08/07 16:05:08    728s]               Est.  stn bbox = 4.985e+06 (2.48e+06 2.50e+06)
[08/07 16:05:08    728s]               cpu = 0:01:25 real = 0:01:27 mem = 1331.8M
[08/07 16:05:08    728s] OPERPROF: Finished npPlace at level 1, CPU:85.650, REAL:87.522, MEM:1331.8M
[08/07 16:05:08    728s] no activity file in design. spp won't run.
[08/07 16:05:08    728s] NP #FI/FS/SF FL/PI: 0/0/0 24429/0
[08/07 16:05:08    728s] no activity file in design. spp won't run.
[08/07 16:05:08    729s] OPERPROF: Starting npPlace at level 1, MEM:1331.8M
[08/07 16:05:09    729s] Legalizing MH Cells... 0 / 0 / 0 (level 9)
[08/07 16:05:09    729s] No instances found in the vector
[08/07 16:05:09    729s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1331.8M, DRC: 0)
[08/07 16:05:09    729s] 0 (out of 0) MH cells were successfully legalized.
[08/07 16:06:24    802s] Iteration 11: Total net bbox = 4.454e+06 (2.20e+06 2.25e+06)
[08/07 16:06:24    802s]               Est.  stn bbox = 5.247e+06 (2.58e+06 2.67e+06)
[08/07 16:06:24    802s]               cpu = 0:01:14 real = 0:01:15 mem = 1333.7M
[08/07 16:06:24    802s] OPERPROF: Finished npPlace at level 1, CPU:73.780, REAL:75.594, MEM:1333.7M
[08/07 16:06:24    802s] Move report: Timing Driven Placement moves 24429 insts, mean move: 192.69 um, max move: 1493.68 um
[08/07 16:06:24    802s] 	Max move on inst (FE_OCPC4252_n23021): (3595.20, 4422.00) --> (4877.08, 4210.20)
[08/07 16:06:24    802s] no activity file in design. spp won't run.
[08/07 16:06:24    802s] OPERPROF: Starting IPDeleteSPData at level 1, MEM:1333.7M
[08/07 16:06:24    802s] OPERPROF:   Starting spSectionHeadInit at level 2, MEM:1333.7M
[08/07 16:06:24    802s] OPERPROF:   Finished spSectionHeadInit at level 2, CPU:0.010, REAL:0.008, MEM:1333.7M
[08/07 16:06:24    802s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1333.7M
[08/07 16:06:24    802s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1331.8M
[08/07 16:06:24    802s] OPERPROF: Finished IPDeleteSPData at level 1, CPU:0.030, REAL:0.023, MEM:1331.8M
[08/07 16:06:24    802s] 
[08/07 16:06:24    802s] Finished Incremental Placement (cpu=0:04:37, real=0:04:43, mem=1331.8M)
[08/07 16:06:24    802s] CongRepair sets shifter mode to gplace
[08/07 16:06:24    802s] OPERPROF: Starting RefinePlace2 at level 1, MEM:1331.8M
[08/07 16:06:24    802s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:1331.8M
[08/07 16:06:24    802s] OPERPROF:     Starting DPlace-Init at level 3, MEM:1331.8M
[08/07 16:06:24    802s] z: 2, totalTracks: 1
[08/07 16:06:24    802s] #spOpts: N=250 minPadR=1.1 mergeVia=F 
[08/07 16:06:24    802s] All LLGs are deleted
[08/07 16:06:24    802s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:1331.8M
[08/07 16:06:24    802s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.000, MEM:1331.8M
[08/07 16:06:24    803s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:1331.8M
[08/07 16:06:24    803s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:1331.8M
[08/07 16:06:24    803s] Core basic site is core
[08/07 16:06:24    803s] SiteArray: non-trimmed site array dimensions = 197 x 2466
[08/07 16:06:24    803s] SiteArray: use 2,019,328 bytes
[08/07 16:06:24    803s] SiteArray: current memory after site array memory allocation 1333.7M
[08/07 16:06:24    803s] SiteArray: FP blocked sites are writable
[08/07 16:06:24    803s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[08/07 16:06:24    803s] OPERPROF:           Starting RoutingBlockageFromWireViaStBox at level 6, MEM:1333.7M
[08/07 16:06:24    803s] Process 594 wires and vias for routing blockage and capacity analysis
[08/07 16:06:24    803s] OPERPROF:           Finished RoutingBlockageFromWireViaStBox at level 6, CPU:0.000, REAL:0.000, MEM:1333.7M
[08/07 16:06:24    803s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.010, REAL:0.013, MEM:1333.7M
[08/07 16:06:24    803s] OPERPROF:         Starting CMU at level 5, MEM:1333.7M
[08/07 16:06:24    803s] OPERPROF:         Finished CMU at level 5, CPU:0.000, REAL:0.002, MEM:1333.7M
[08/07 16:06:24    803s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.020, REAL:0.020, MEM:1333.7M
[08/07 16:06:24    803s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1333.7MB).
[08/07 16:06:24    803s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.040, REAL:0.044, MEM:1333.7M
[08/07 16:06:24    803s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.040, REAL:0.044, MEM:1333.7M
[08/07 16:06:24    803s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.18149.3
[08/07 16:06:24    803s] OPERPROF:   Starting RefinePlace at level 2, MEM:1333.7M
[08/07 16:06:24    803s] *** Starting refinePlace (0:13:23 mem=1333.7M) ***
[08/07 16:06:24    803s] Total net bbox length = 5.721e+06 (2.838e+06 2.883e+06) (ext = 1.245e+06)
[08/07 16:06:24    803s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/07 16:06:24    803s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:1333.7M
[08/07 16:06:24    803s] Starting refinePlace ...
[08/07 16:06:24    803s] ** Cut row section cpu time 0:00:00.0.
[08/07 16:06:24    803s]    Spread Effort: high, pre-route mode, useDDP on.
[08/07 16:06:25    803s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.7, real=0:00:01.0, mem=1333.7MB) @(0:13:23 - 0:13:24).
[08/07 16:06:25    803s] Move report: preRPlace moves 24429 insts, mean move: 8.34 um, max move: 26.61 um
[08/07 16:06:25    803s] 	Max move on inst (U9750): (3537.92, 3447.70) --> (3525.60, 3462.00)
[08/07 16:06:25    803s] 	Length: 10 sites, height: 1 rows, site name: core, cell type: HAX1
[08/07 16:06:25    803s] wireLenOptFixPriorityInst 0 inst fixed
[08/07 16:06:25    803s] Placement tweakage begins.
[08/07 16:06:25    803s] wire length = 5.194e+06
[08/07 16:06:27    805s] wire length = 5.033e+06
[08/07 16:06:27    805s] Placement tweakage ends.
[08/07 16:06:27    805s] Move report: tweak moves 7756 insts, mean move: 22.97 um, max move: 249.60 um
[08/07 16:06:27    805s] 	Max move on inst (U20224): (3636.00, 2082.00) --> (3885.60, 2082.00)
[08/07 16:06:27    805s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:02.0, real=0:00:02.0, mem=1333.7MB) @(0:13:24 - 0:13:26).
[08/07 16:06:27    805s] 
[08/07 16:06:27    805s] Running Spiral with 1 thread in Normal Mode  fetchWidth=81 
[08/07 16:06:27    806s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/07 16:06:27    806s] [CPU] RefinePlace/Legalization (cpu=0:00:00.6, real=0:00:00.0, mem=1333.7MB) @(0:13:26 - 0:13:26).
[08/07 16:06:28    806s] Move report: Detail placement moves 24429 insts, mean move: 15.22 um, max move: 253.28 um
[08/07 16:06:28    806s] 	Max move on inst (U20224): (3641.87, 2072.45) --> (3885.60, 2082.00)
[08/07 16:06:28    806s] 	Runtime: CPU: 0:00:03.4 REAL: 0:00:04.0 MEM: 1333.7MB
[08/07 16:06:28    806s] Statistics of distance of Instance movement in refine placement:
[08/07 16:06:28    806s]   maximum (X+Y) =       253.28 um
[08/07 16:06:28    806s]   inst (U20224) with max move: (3641.87, 2072.45) -> (3885.6, 2082)
[08/07 16:06:28    806s]   mean    (X+Y) =        15.22 um
[08/07 16:06:28    806s] Summary Report:
[08/07 16:06:28    806s] Instances move: 24429 (out of 24429 movable)
[08/07 16:06:28    806s] Instances flipped: 0
[08/07 16:06:28    806s] Mean displacement: 15.22 um
[08/07 16:06:28    806s] Max displacement: 253.28 um (Instance: U20224) (3641.87, 2072.45) -> (3885.6, 2082)
[08/07 16:06:28    806s] 	Length: 4 sites, height: 1 rows, site name: core, cell type: OAI21X1
[08/07 16:06:28    806s] Total instances moved : 24429
[08/07 16:06:28    806s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:3.410, REAL:3.407, MEM:1333.7M
[08/07 16:06:28    806s] Total net bbox length = 5.630e+06 (2.731e+06 2.899e+06) (ext = 1.244e+06)
[08/07 16:06:28    806s] Runtime: CPU: 0:00:03.5 REAL: 0:00:04.0 MEM: 1333.7MB
[08/07 16:06:28    806s] [CPU] RefinePlace/total (cpu=0:00:03.5, real=0:00:04.0, mem=1333.7MB) @(0:13:23 - 0:13:26).
[08/07 16:06:28    806s] *** Finished refinePlace (0:13:26 mem=1333.7M) ***
[08/07 16:06:28    806s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.18149.3
[08/07 16:06:28    806s] OPERPROF:   Finished RefinePlace at level 2, CPU:3.460, REAL:3.456, MEM:1333.7M
[08/07 16:06:28    806s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:1333.7M
[08/07 16:06:28    806s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.040, REAL:0.046, MEM:1333.7M
[08/07 16:06:28    806s] OPERPROF: Finished RefinePlace2 at level 1, CPU:3.540, REAL:3.547, MEM:1333.7M
[08/07 16:06:28    806s] *** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
[08/07 16:06:28    806s] ThreeLayerMode is on. Timing-driven placement option disabled.
[08/07 16:06:28    806s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1333.7M
[08/07 16:06:28    806s] Starting Early Global Route congestion estimation: mem = 1333.7M
[08/07 16:06:28    806s] (I)       Started Loading and Dumping File ( Curr Mem: 1333.73 MB )
[08/07 16:06:28    806s] (I)       Reading DB...
[08/07 16:06:28    806s] (I)       Read data from FE... (mem=1333.7M)
[08/07 16:06:28    806s] (I)       Read nodes and places... (mem=1333.7M)
[08/07 16:06:28    806s] (I)       Done Read nodes and places (cpu=0.020s, mem=1333.7M)
[08/07 16:06:28    806s] (I)       Read nets... (mem=1333.7M)
[08/07 16:06:28    806s] (I)       Done Read nets (cpu=0.060s, mem=1333.7M)
[08/07 16:06:28    806s] (I)       Done Read data from FE (cpu=0.080s, mem=1333.7M)
[08/07 16:06:28    806s] (I)       before initializing RouteDB syMemory usage = 1333.7 MB
[08/07 16:06:28    806s] (I)       Honor MSV route constraint: false
[08/07 16:06:28    806s] (I)       Maximum routing layer  : 3
[08/07 16:06:28    806s] (I)       Minimum routing layer  : 2
[08/07 16:06:28    806s] (I)       Supply scale factor H  : 1.00
[08/07 16:06:28    806s] (I)       Supply scale factor V  : 1.00
[08/07 16:06:28    806s] (I)       Tracks used by clock wire: 0
[08/07 16:06:28    806s] (I)       Reverse direction      : 
[08/07 16:06:28    806s] (I)       Honor partition pin guides: true
[08/07 16:06:28    806s] (I)       Route selected nets only: false
[08/07 16:06:28    806s] (I)       Route secondary PG pins: false
[08/07 16:06:28    806s] (I)       Second PG max fanout   : 2147483647
[08/07 16:06:28    806s] (I)       Apply function for special wires: true
[08/07 16:06:28    806s] (I)       Layer by layer blockage reading: true
[08/07 16:06:28    806s] (I)       Offset calculation fix : true
[08/07 16:06:28    806s] (I)       Route stripe layer range: 
[08/07 16:06:28    806s] (I)       Honor partition fences : 
[08/07 16:06:28    806s] (I)       Honor partition pin    : 
[08/07 16:06:28    806s] (I)       Honor partition fences with feedthrough: 
[08/07 16:06:28    806s] (I)       Counted 1006 PG shapes. We will not process PG shapes layer by layer.
[08/07 16:06:28    806s] (I)       Use row-based GCell size
[08/07 16:06:28    806s] (I)       Use row-based GCell align
[08/07 16:06:28    806s] (I)       GCell unit size   : 30000
[08/07 16:06:28    806s] (I)       GCell multiplier  : 1
[08/07 16:06:28    806s] (I)       GCell row height  : 30000
[08/07 16:06:28    806s] (I)       Actual row height : 30000
[08/07 16:06:28    806s] (I)       GCell align ref   : 40800 42000
[08/07 16:06:28    806s] [NR-eGR] Track table information for default rule: 
[08/07 16:06:28    806s] [NR-eGR] metal1 has no routable track
[08/07 16:06:28    806s] [NR-eGR] metal2 has single uniform track structure
[08/07 16:06:28    806s] [NR-eGR] metal3 has single uniform track structure
[08/07 16:06:28    806s] (I)       ===========================================================================
[08/07 16:06:28    806s] (I)       == Report All Rule Vias ==
[08/07 16:06:28    806s] (I)       ===========================================================================
[08/07 16:06:28    806s] (I)        Via Rule : (Default)
[08/07 16:06:28    806s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[08/07 16:06:28    806s] (I)       ---------------------------------------------------------------------------
[08/07 16:06:28    806s] (I)        1    1 : M2_M1                       1 : M2_M1                    
[08/07 16:06:28    806s] (I)        2    2 : M3_M2                       2 : M3_M2                    
[08/07 16:06:28    806s] (I)        3    0 : ---                         0 : ---                      
[08/07 16:06:28    806s] (I)       ===========================================================================
[08/07 16:06:28    806s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1333.73 MB )
[08/07 16:06:28    806s] [NR-eGR] Read 408 PG shapes
[08/07 16:06:28    806s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1333.73 MB )
[08/07 16:06:28    806s] [NR-eGR] #Routing Blockages  : 0
[08/07 16:06:28    806s] [NR-eGR] #Instance Blockages : 3183
[08/07 16:06:28    806s] [NR-eGR] #PG Blockages       : 408
[08/07 16:06:28    806s] [NR-eGR] #Bump Blockages     : 0
[08/07 16:06:28    806s] [NR-eGR] #Boundary Blockages : 0
[08/07 16:06:28    806s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[08/07 16:06:28    806s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[08/07 16:06:28    806s] (I)       readDataFromPlaceDB
[08/07 16:06:28    806s] (I)       Read net information..
[08/07 16:06:28    806s] [NR-eGR] Read numTotalNets=24856  numIgnoredNets=0
[08/07 16:06:28    806s] (I)       Read testcase time = 0.000 seconds
[08/07 16:06:28    806s] 
[08/07 16:06:28    806s] (I)       early_global_route_priority property id does not exist.
[08/07 16:06:28    806s] (I)       Start initializing grid graph
[08/07 16:06:28    806s] (I)       End initializing grid graph
[08/07 16:06:28    806s] (I)       Model blockages into capacity
[08/07 16:06:28    806s] (I)       Read Num Blocks=27601  Num Prerouted Wires=0  Num CS=0
[08/07 16:06:28    806s] (I)       Started Modeling ( Curr Mem: 1333.73 MB )
[08/07 16:06:28    806s] (I)       Started Modeling Layer 1 ( Curr Mem: 1333.73 MB )
[08/07 16:06:28    806s] (I)       Started Modeling Layer 2 ( Curr Mem: 1333.73 MB )
[08/07 16:06:28    806s] (I)       Layer 1 (V) : #blockages 27601 : #preroutes 0
[08/07 16:06:28    806s] (I)       Finished Modeling Layer 2 ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1333.73 MB )
[08/07 16:06:28    806s] (I)       Started Modeling Layer 3 ( Curr Mem: 1333.73 MB )
[08/07 16:06:28    806s] (I)       Layer 2 (H) : #blockages 0 : #preroutes 0
[08/07 16:06:28    806s] (I)       Finished Modeling Layer 3 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1333.73 MB )
[08/07 16:06:28    806s] (I)       Finished Modeling ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1333.73 MB )
[08/07 16:06:28    806s] (I)       -- layer congestion ratio --
[08/07 16:06:28    806s] (I)       Layer 1 : 0.100000
[08/07 16:06:28    806s] (I)       Layer 2 : 0.700000
[08/07 16:06:28    806s] (I)       Layer 3 : 0.700000
[08/07 16:06:28    806s] (I)       ----------------------------
[08/07 16:06:28    806s] (I)       Number of ignored nets = 0
[08/07 16:06:28    806s] (I)       Number of fixed nets = 0.  Ignored: Yes
[08/07 16:06:28    806s] (I)       Number of clock nets = 1.  Ignored: No
[08/07 16:06:28    806s] (I)       Number of analog nets = 0.  Ignored: Yes
[08/07 16:06:28    806s] (I)       Number of special nets = 0.  Ignored: Yes
[08/07 16:06:28    806s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[08/07 16:06:28    806s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[08/07 16:06:28    806s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[08/07 16:06:28    806s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[08/07 16:06:28    806s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[08/07 16:06:28    806s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[08/07 16:06:28    806s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1333.7 MB
[08/07 16:06:28    806s] (I)       Ndr track 0 does not exist
[08/07 16:06:28    806s] (I)       Layer1  viaCost=200.00
[08/07 16:06:28    806s] (I)       Layer2  viaCost=100.00
[08/07 16:06:28    806s] (I)       ---------------------Grid Graph Info--------------------
[08/07 16:06:28    806s] (I)       Routing area        : (0, 0) - (6000000, 6000000)
[08/07 16:06:28    806s] (I)       Core area           : (40800, 42000) - (5959200, 5958000)
[08/07 16:06:28    806s] (I)       Site width          :  2400  (dbu)
[08/07 16:06:28    806s] (I)       Row height          : 30000  (dbu)
[08/07 16:06:28    806s] (I)       GCell row height    : 30000  (dbu)
[08/07 16:06:28    806s] (I)       GCell width         : 30000  (dbu)
[08/07 16:06:28    806s] (I)       GCell height        : 30000  (dbu)
[08/07 16:06:28    806s] (I)       Grid                :   200   200     3
[08/07 16:06:28    806s] (I)       Layer numbers       :     1     2     3
[08/07 16:06:28    806s] (I)       Vertical capacity   :     0 30000     0
[08/07 16:06:28    806s] (I)       Horizontal capacity :     0     0 30000
[08/07 16:06:28    806s] (I)       Default wire width  :   900   900  1500
[08/07 16:06:28    806s] (I)       Default wire space  :   900   900   900
[08/07 16:06:28    806s] (I)       Default wire pitch  :  1800  1800  2400
[08/07 16:06:28    806s] (I)       Default pitch size  :  1800  2400  3000
[08/07 16:06:28    806s] (I)       First track coord   :     0  1200  1500
[08/07 16:06:28    806s] (I)       Num tracks per GCell: 16.67 12.50 10.00
[08/07 16:06:28    806s] (I)       Total num of tracks :     0  2500  2000
[08/07 16:06:28    806s] (I)       Num of masks        :     1     1     1
[08/07 16:06:28    806s] (I)       Num of trim masks   :     0     0     0
[08/07 16:06:28    806s] (I)       --------------------------------------------------------
[08/07 16:06:28    806s] 
[08/07 16:06:28    806s] [NR-eGR] ============ Routing rule table ============
[08/07 16:06:28    806s] [NR-eGR] Rule id: 0  Nets: 24856 
[08/07 16:06:28    806s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[08/07 16:06:28    806s] (I)       Pitch:  L1=1800  L2=2400  L3=3000
[08/07 16:06:28    806s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1
[08/07 16:06:28    806s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1
[08/07 16:06:28    806s] [NR-eGR] ========================================
[08/07 16:06:28    806s] [NR-eGR] 
[08/07 16:06:28    806s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[08/07 16:06:28    806s] (I)       blocked tracks on layer2 : = 21937 / 500000 (4.39%)
[08/07 16:06:28    806s] (I)       blocked tracks on layer3 : = 0 / 400000 (0.00%)
[08/07 16:06:28    806s] (I)       After initializing earlyGlobalRoute syMemory usage = 1333.7 MB
[08/07 16:06:28    806s] (I)       Finished Loading and Dumping File ( CPU: 0.13 sec, Real: 0.13 sec, Curr Mem: 1333.73 MB )
[08/07 16:06:28    806s] (I)       Started Global Routing ( Curr Mem: 1333.73 MB )
[08/07 16:06:28    806s] (I)       ============= Initialization =============
[08/07 16:06:28    806s] (I)       totalPins=75542  totalGlobalPin=69758 (92.34%)
[08/07 16:06:28    806s] (I)       Started Build MST ( Curr Mem: 1333.73 MB )
[08/07 16:06:28    806s] (I)       Generate topology with single threads
[08/07 16:06:28    806s] (I)       Finished Build MST ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1333.73 MB )
[08/07 16:06:28    806s] (I)       total 2D Cap : 885322 = (400000 H, 485322 V)
[08/07 16:06:28    806s] [NR-eGR] Layer group 1: route 24856 net(s) in layer range [2, 3]
[08/07 16:06:28    806s] (I)       ============  Phase 1a Route ============
[08/07 16:06:28    806s] (I)       Started Phase 1a ( Curr Mem: 1333.73 MB )
[08/07 16:06:28    806s] (I)       Finished Phase 1a ( CPU: 0.04 sec, Real: 0.03 sec, Curr Mem: 1333.73 MB )
[08/07 16:06:28    806s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1333.73 MB )
[08/07 16:06:28    806s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[08/07 16:06:28    806s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1333.73 MB )
[08/07 16:06:28    806s] (I)       Usage: 162601 = (78598 H, 84003 V) = (19.65% H, 17.31% V) = (2.358e+06um H, 2.520e+06um V)
[08/07 16:06:28    806s] (I)       
[08/07 16:06:28    806s] (I)       ============  Phase 1b Route ============
[08/07 16:06:28    806s] (I)       Started Phase 1b ( Curr Mem: 1333.73 MB )
[08/07 16:06:28    806s] (I)       Finished Phase 1b ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1333.73 MB )
[08/07 16:06:28    806s] (I)       Usage: 162618 = (78606 H, 84012 V) = (19.65% H, 17.31% V) = (2.358e+06um H, 2.520e+06um V)
[08/07 16:06:28    806s] (I)       
[08/07 16:06:28    806s] (I)       earlyGlobalRoute overflow of layer group 1: 0.01% H + 0.05% V. EstWL: 4.878540e+06um
[08/07 16:06:28    806s] (I)       ============  Phase 1c Route ============
[08/07 16:06:28    806s] (I)       Started Phase 1c ( Curr Mem: 1333.73 MB )
[08/07 16:06:28    806s] (I)       Level2 Grid: 40 x 40
[08/07 16:06:28    806s] (I)       Started Two Level Routing ( Curr Mem: 1333.73 MB )
[08/07 16:06:28    806s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1333.73 MB )
[08/07 16:06:28    806s] (I)       Current Two Level Routing (Strong)[Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1333.73 MB )
[08/07 16:06:28    806s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1333.73 MB )
[08/07 16:06:28    806s] (I)       Finished Phase 1c ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1333.73 MB )
[08/07 16:06:28    806s] (I)       Usage: 162618 = (78606 H, 84012 V) = (19.65% H, 17.31% V) = (2.358e+06um H, 2.520e+06um V)
[08/07 16:06:28    806s] (I)       
[08/07 16:06:28    806s] (I)       ============  Phase 1d Route ============
[08/07 16:06:28    806s] (I)       Started Phase 1d ( Curr Mem: 1333.73 MB )
[08/07 16:06:28    806s] (I)       Finished Phase 1d ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1333.73 MB )
[08/07 16:06:28    806s] (I)       Usage: 162638 = (78625 H, 84013 V) = (19.66% H, 17.31% V) = (2.359e+06um H, 2.520e+06um V)
[08/07 16:06:28    806s] (I)       
[08/07 16:06:28    806s] (I)       ============  Phase 1e Route ============
[08/07 16:06:28    806s] (I)       Started Phase 1e ( Curr Mem: 1333.73 MB )
[08/07 16:06:28    806s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1333.73 MB )
[08/07 16:06:28    806s] (I)       Usage: 162638 = (78625 H, 84013 V) = (19.66% H, 17.31% V) = (2.359e+06um H, 2.520e+06um V)
[08/07 16:06:28    806s] (I)       
[08/07 16:06:28    806s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.03% V. EstWL: 4.879140e+06um
[08/07 16:06:28    806s] [NR-eGR] 
[08/07 16:06:28    806s] (I)       Current Phase 1l[Initialization] ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 1333.73 MB )
[08/07 16:06:28    806s] (I)       Running layer assignment with 1 threads
[08/07 16:06:28    806s] (I)       Finished Phase 1l ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 1333.73 MB )
[08/07 16:06:28    806s] (I)       ============  Phase 1l Route ============
[08/07 16:06:28    806s] (I)       
[08/07 16:06:28    806s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[08/07 16:06:28    806s] [NR-eGR]                        OverCon           OverCon            
[08/07 16:06:28    806s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[08/07 16:06:28    806s] [NR-eGR]       Layer                (1)               (4)    OverCon 
[08/07 16:06:28    806s] [NR-eGR] ---------------------------------------------------------------
[08/07 16:06:28    806s] [NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/07 16:06:28    806s] [NR-eGR]  metal2  (2)        15( 0.04%)         1( 0.00%)   ( 0.04%) 
[08/07 16:06:28    806s] [NR-eGR]  metal3  (3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/07 16:06:28    806s] [NR-eGR] ---------------------------------------------------------------
[08/07 16:06:28    806s] [NR-eGR] Total               15( 0.02%)         1( 0.00%)   ( 0.02%) 
[08/07 16:06:28    806s] [NR-eGR] 
[08/07 16:06:28    806s] (I)       Finished Global Routing ( CPU: 0.17 sec, Real: 0.16 sec, Curr Mem: 1333.73 MB )
[08/07 16:06:28    806s] (I)       total 2D Cap : 887232 = (400000 H, 487232 V)
[08/07 16:06:28    806s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.04% V
[08/07 16:06:28    806s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.04% V
[08/07 16:06:28    806s] Early Global Route congestion estimation runtime: 0.30 seconds, mem = 1333.7M
[08/07 16:06:28    806s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.310, REAL:0.300, MEM:1333.7M
[08/07 16:06:28    806s] OPERPROF: Starting HotSpotCal at level 1, MEM:1333.7M
[08/07 16:06:28    806s] [hotspot] +------------+---------------+---------------+
[08/07 16:06:28    806s] [hotspot] |            |   max hotspot | total hotspot |
[08/07 16:06:28    806s] [hotspot] +------------+---------------+---------------+
[08/07 16:06:28    806s] [hotspot] | normalized |          0.00 |          0.00 |
[08/07 16:06:28    806s] [hotspot] +------------+---------------+---------------+
[08/07 16:06:28    806s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[08/07 16:06:28    806s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[08/07 16:06:28    806s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.006, MEM:1333.7M
[08/07 16:06:28    806s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:1333.7M
[08/07 16:06:28    806s] Starting Early Global Route wiring: mem = 1333.7M
[08/07 16:06:28    806s] (I)       ============= track Assignment ============
[08/07 16:06:28    806s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1333.73 MB )
[08/07 16:06:28    806s] (I)       Finished Extract Global 3D Wires ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1333.73 MB )
[08/07 16:06:28    806s] (I)       Started Greedy Track Assignment ( Curr Mem: 1333.73 MB )
[08/07 16:06:28    806s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer4, numCutBoxes=0)
[08/07 16:06:28    806s] (I)       Running track assignment with 1 threads
[08/07 16:06:28    806s] (I)       Current Greedy Track Assignment[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1333.73 MB )
[08/07 16:06:28    806s] (I)       Run Multi-thread track assignment
[08/07 16:06:28    807s] (I)       Finished Greedy Track Assignment ( CPU: 0.22 sec, Real: 0.23 sec, Curr Mem: 1333.73 MB )
[08/07 16:06:28    807s] [NR-eGR] --------------------------------------------------------------------------
[08/07 16:06:28    807s] [NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 75542
[08/07 16:06:28    807s] [NR-eGR] metal2  (2V) length: 2.724201e+06um, number of vias: 114100
[08/07 16:06:28    807s] [NR-eGR] metal3  (3H) length: 2.452094e+06um, number of vias: 0
[08/07 16:06:28    807s] [NR-eGR] Total length: 5.176295e+06um, number of vias: 189642
[08/07 16:06:28    807s] [NR-eGR] --------------------------------------------------------------------------
[08/07 16:06:28    807s] [NR-eGR] Total eGR-routed clock nets wire length: 5.598180e+04um 
[08/07 16:06:28    807s] [NR-eGR] --------------------------------------------------------------------------
[08/07 16:06:28    807s] Early Global Route wiring runtime: 0.45 seconds, mem = 1333.7M
[08/07 16:06:28    807s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.450, REAL:0.450, MEM:1333.7M
[08/07 16:06:28    807s] 0 delay mode for cte disabled.
[08/07 16:06:28    807s] SKP cleared!
[08/07 16:06:28    807s] 
[08/07 16:06:28    807s] *** Finished incrementalPlace (cpu=0:04:41, real=0:04:47)***
[08/07 16:06:28    807s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1333.7M
[08/07 16:06:28    807s] All LLGs are deleted
[08/07 16:06:28    807s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1333.7M
[08/07 16:06:28    807s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.007, MEM:1331.8M
[08/07 16:06:28    807s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.010, REAL:0.007, MEM:1331.8M
[08/07 16:06:28    807s] Start to check current routing status for nets...
[08/07 16:06:29    807s] All nets are already routed correctly.
[08/07 16:06:29    807s] End to check current routing status for nets (mem=1331.8M)
[08/07 16:06:29    807s] Extraction called for design 'riscv' of instances=24429 and nets=24957 using extraction engine 'preRoute' .
[08/07 16:06:29    807s] PreRoute RC Extraction called for design riscv.
[08/07 16:06:29    807s] RC Extraction called in multi-corner(1) mode.
[08/07 16:06:29    807s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[08/07 16:06:29    807s] Type 'man IMPEXT-6197' for more detail.
[08/07 16:06:29    807s] RCMode: PreRoute
[08/07 16:06:29    807s]       RC Corner Indexes            0   
[08/07 16:06:29    807s] Capacitance Scaling Factor   : 1.00000 
[08/07 16:06:29    807s] Resistance Scaling Factor    : 1.00000 
[08/07 16:06:29    807s] Clock Cap. Scaling Factor    : 1.00000 
[08/07 16:06:29    807s] Clock Res. Scaling Factor    : 1.00000 
[08/07 16:06:29    807s] Shrink Factor                : 1.00000
[08/07 16:06:29    807s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[08/07 16:06:29    807s] LayerId::1 widthSet size::1
[08/07 16:06:29    807s] LayerId::2 widthSet size::1
[08/07 16:06:29    807s] LayerId::3 widthSet size::1
[08/07 16:06:29    807s] Updating RC grid for preRoute extraction ...
[08/07 16:06:29    807s] Initializing multi-corner resistance tables ...
[08/07 16:06:29    807s] Preroute length aware model : LLS: 2-1 ; HLS: 4-3 ; rDens: 0.419664 ; uaWl: 1.000000 ; uaWlH: 1.000000 ; aWlH: 0.000000 ; Pmax: 0.939400 ; wcR: 1.000000 ; newSi: 0.097500 ; pMod: 77 ; 
[08/07 16:06:29    807s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1331.809M)
[08/07 16:06:29    808s] Compute RC Scale Done ...
[08/07 16:06:29    808s] **optDesign ... cpu = 0:12:01, real = 0:12:12, mem = 960.7M, totSessionCpu=0:13:28 **
[08/07 16:06:29    808s] #################################################################################
[08/07 16:06:29    808s] # Design Stage: PreRoute
[08/07 16:06:29    808s] # Design Name: riscv
[08/07 16:06:29    808s] # Design Mode: 250nm
[08/07 16:06:29    808s] # Analysis Mode: MMMC OCV 
[08/07 16:06:29    808s] # Parasitics Mode: No SPEF/RCDB
[08/07 16:06:29    808s] # Signoff Settings: SI Off 
[08/07 16:06:29    808s] #################################################################################
[08/07 16:06:30    808s] Calculate early delays in OCV mode...
[08/07 16:06:30    808s] Calculate late delays in OCV mode...
[08/07 16:06:30    809s] Topological Sorting (REAL = 0:00:00.0, MEM = 1249.6M, InitMEM = 1245.8M)
[08/07 16:06:30    809s] Start delay calculation (fullDC) (1 T). (MEM=1249.57)
[08/07 16:06:30    809s] End AAE Lib Interpolated Model. (MEM=1269.3 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/07 16:06:36    814s] Total number of fetched objects 24951
[08/07 16:06:36    814s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[08/07 16:06:36    814s] End delay calculation. (MEM=1284.99 CPU=0:00:04.6 REAL=0:00:05.0)
[08/07 16:06:36    814s] End delay calculation (fullDC). (MEM=1284.99 CPU=0:00:05.8 REAL=0:00:06.0)
[08/07 16:06:36    814s] *** CDM Built up (cpu=0:00:06.7  real=0:00:07.0  mem= 1285.0M) ***
[08/07 16:06:37    816s] Deleting Lib Analyzer.
[08/07 16:06:37    816s] Begin: GigaOpt DRV Optimization
[08/07 16:06:37    816s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 3.0 -numThreads 1 -smallScaleFixing -maxIter 3 -setupTNSCostFactor 3.0 -preCTS
[08/07 16:06:37    816s] Info: 1 clock net  excluded from IPO operation.
[08/07 16:06:37    816s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:13:36.3/0:13:48.9 (1.0), mem = 1301.0M
[08/07 16:06:37    816s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.18149.8
[08/07 16:06:37    816s] PhyDesignGrid: maxLocalDensity 3.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[08/07 16:06:37    816s] ### Creating PhyDesignMc. totSessionCpu=0:13:36 mem=1301.0M
[08/07 16:06:37    816s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[08/07 16:06:37    816s] OPERPROF: Starting DPlace-Init at level 1, MEM:1301.0M
[08/07 16:06:37    816s] z: 2, totalTracks: 1
[08/07 16:06:37    816s] #spOpts: N=250 minPadR=1.1 
[08/07 16:06:37    816s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1301.0M
[08/07 16:06:37    816s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1301.0M
[08/07 16:06:37    816s] Core basic site is core
[08/07 16:06:37    816s] SiteArray: non-trimmed site array dimensions = 197 x 2466
[08/07 16:06:37    816s] SiteArray: use 2,019,328 bytes
[08/07 16:06:37    816s] SiteArray: current memory after site array memory allocation 1302.9M
[08/07 16:06:37    816s] SiteArray: FP blocked sites are writable
[08/07 16:06:37    816s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[08/07 16:06:37    816s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1302.9M
[08/07 16:06:37    816s] Process 594 wires and vias for routing blockage and capacity analysis
[08/07 16:06:37    816s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.000, MEM:1302.9M
[08/07 16:06:37    816s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.020, REAL:0.014, MEM:1302.9M
[08/07 16:06:37    816s] OPERPROF:     Starting CMU at level 3, MEM:1302.9M
[08/07 16:06:37    816s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:1302.9M
[08/07 16:06:37    816s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.023, MEM:1302.9M
[08/07 16:06:37    816s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1302.9MB).
[08/07 16:06:37    816s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.051, MEM:1302.9M
[08/07 16:06:38    816s] TotalInstCnt at PhyDesignMc Initialization: 24,429
[08/07 16:06:38    816s] ### Creating PhyDesignMc, finished. totSessionCpu=0:13:37 mem=1302.9M
[08/07 16:06:38    816s] ### Creating RouteCongInterface, started
[08/07 16:06:38    816s] 
[08/07 16:06:38    816s] Creating Lib Analyzer ...
[08/07 16:06:38    816s] Total number of usable buffers from Lib Analyzer: 3 ( BUFX2 BUFX4 CLKBUF1)
[08/07 16:06:38    816s] Total number of usable inverters from Lib Analyzer: 4 ( INVX2 INVX1 INVX4 INVX8)
[08/07 16:06:38    816s] Total number of usable delay cells from Lib Analyzer: 2 ( CLKBUF2 CLKBUF3)
[08/07 16:06:38    816s] 
[08/07 16:06:38    816s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:13:37 mem=1302.9M
[08/07 16:06:38    816s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:13:37 mem=1302.9M
[08/07 16:06:38    816s] Creating Lib Analyzer, finished. 
[08/07 16:06:38    816s] 
[08/07 16:06:38    816s] #optDebug: {2, 0.429, 0.7481} {3, 0.429, 0.7481} 
[08/07 16:06:38    816s] 
[08/07 16:06:38    816s] #optDebug: {0, 1.200}
[08/07 16:06:38    816s] ### Creating RouteCongInterface, finished
[08/07 16:06:38    816s] ### Creating LA Mngr. totSessionCpu=0:13:37 mem=1302.9M
[08/07 16:06:38    816s] ### Creating LA Mngr, finished. totSessionCpu=0:13:37 mem=1302.9M
[08/07 16:06:39    818s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1322.0M
[08/07 16:06:39    818s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:1322.0M
[08/07 16:06:40    818s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[08/07 16:06:40    818s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[08/07 16:06:40    818s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[08/07 16:06:40    818s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[08/07 16:06:40    818s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[08/07 16:06:40    818s] Info: violation cost 14.544930 (cap = 14.544930, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[08/07 16:06:40    818s] |     0|     0|     0.00|    99|    99|    -1.84|     0|     0|     0|     0|    -9.96| -9548.81|       0|       0|       0|  21.00|          |         |
[08/07 16:06:43    821s] Info: violation cost 2.565561 (cap = 2.565561, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[08/07 16:06:43    821s] |     0|     0|     0.00|     2|     2|    -1.84|     0|     0|     0|     0|    -9.79| -9493.35|      54|       0|      51|  21.04| 0:00:03.0|  1349.1M|
[08/07 16:06:43    821s] Info: violation cost 2.565561 (cap = 2.565561, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[08/07 16:06:43    821s] |     0|     0|     0.00|     2|     2|    -1.84|     0|     0|     0|     0|    -9.79| -9493.35|       0|       0|       0|  21.04| 0:00:00.0|  1349.1M|
[08/07 16:06:43    821s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[08/07 16:06:43    821s] 
[08/07 16:06:43    821s] ###############################################################################
[08/07 16:06:43    821s] #
[08/07 16:06:43    821s] #  Large fanout net report:  
[08/07 16:06:43    821s] #     - there is 0 high fanout ( > 75) net in the design. (excluding clock nets)
[08/07 16:06:43    821s] #     - current density: 21.04
[08/07 16:06:43    821s] #
[08/07 16:06:43    821s] #  List of high fanout nets:
[08/07 16:06:43    821s] #
[08/07 16:06:43    821s] ###############################################################################
[08/07 16:06:43    821s] 
[08/07 16:06:43    821s] 
[08/07 16:06:43    821s] =======================================================================
[08/07 16:06:43    821s]                 Reasons for remaining drv violations
[08/07 16:06:43    821s] =======================================================================
[08/07 16:06:43    821s] *info: Total 2 net(s) have violations which can't be fixed by DRV optimization.
[08/07 16:06:43    821s] 
[08/07 16:06:43    821s] MultiBuffering failure reasons
[08/07 16:06:43    821s] ------------------------------------------------
[08/07 16:06:43    821s] *info:     2 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.
[08/07 16:06:43    821s] 
[08/07 16:06:43    821s] 
[08/07 16:06:43    821s] *** Finish DRV Fixing (cpu=0:00:03.5 real=0:00:04.0 mem=1349.1M) ***
[08/07 16:06:43    821s] 
[08/07 16:06:43    821s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1365.1M
[08/07 16:06:43    821s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.050, REAL:0.054, MEM:1365.1M
[08/07 16:06:43    821s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1365.1M
[08/07 16:06:43    821s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1365.1M
[08/07 16:06:43    822s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1365.1M
[08/07 16:06:43    822s] OPERPROF:       Starting CMU at level 4, MEM:1365.1M
[08/07 16:06:43    822s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.002, MEM:1365.1M
[08/07 16:06:43    822s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.020, REAL:0.022, MEM:1365.1M
[08/07 16:06:43    822s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:1365.1M
[08/07 16:06:43    822s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:1365.1M
[08/07 16:06:43    822s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.050, REAL:0.050, MEM:1365.1M
[08/07 16:06:43    822s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.050, REAL:0.051, MEM:1365.1M
[08/07 16:06:43    822s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.18149.4
[08/07 16:06:43    822s] OPERPROF: Starting RefinePlace at level 1, MEM:1365.1M
[08/07 16:06:43    822s] *** Starting refinePlace (0:13:42 mem=1365.1M) ***
[08/07 16:06:43    822s] Total net bbox length = 5.635e+06 (2.733e+06 2.902e+06) (ext = 1.244e+06)
[08/07 16:06:43    822s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/07 16:06:43    822s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1365.1M
[08/07 16:06:43    822s] Starting refinePlace ...
[08/07 16:06:43    822s] ** Cut row section cpu time 0:00:00.0.
[08/07 16:06:43    822s]    Spread Effort: high, pre-route mode, useDDP on.
[08/07 16:06:44    822s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.7, real=0:00:01.0, mem=1365.1MB) @(0:13:42 - 0:13:43).
[08/07 16:06:44    822s] Move report: preRPlace moves 110 insts, mean move: 4.52 um, max move: 19.20 um
[08/07 16:06:44    822s] 	Max move on inst (FE_OFC4845_n24784): (3624.00, 3432.00) --> (3643.20, 3432.00)
[08/07 16:06:44    822s] 	Length: 3 sites, height: 1 rows, site name: core, cell type: BUFX2
[08/07 16:06:44    822s] wireLenOptFixPriorityInst 0 inst fixed
[08/07 16:06:44    822s] 
[08/07 16:06:44    822s] Running Spiral with 1 thread in Normal Mode  fetchWidth=81 
[08/07 16:06:44    823s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/07 16:06:44    823s] [CPU] RefinePlace/Legalization (cpu=0:00:00.4, real=0:00:00.0, mem=1365.1MB) @(0:13:43 - 0:13:43).
[08/07 16:06:44    823s] Move report: Detail placement moves 110 insts, mean move: 4.52 um, max move: 19.20 um
[08/07 16:06:44    823s] 	Max move on inst (FE_OFC4845_n24784): (3624.00, 3432.00) --> (3643.20, 3432.00)
[08/07 16:06:44    823s] 	Runtime: CPU: 0:00:01.2 REAL: 0:00:01.0 MEM: 1365.1MB
[08/07 16:06:44    823s] Statistics of distance of Instance movement in refine placement:
[08/07 16:06:44    823s]   maximum (X+Y) =        19.20 um
[08/07 16:06:44    823s]   inst (FE_OFC4845_n24784) with max move: (3624, 3432) -> (3643.2, 3432)
[08/07 16:06:44    823s]   mean    (X+Y) =         4.52 um
[08/07 16:06:44    823s] Summary Report:
[08/07 16:06:44    823s] Instances move: 110 (out of 24483 movable)
[08/07 16:06:44    823s] Instances flipped: 0
[08/07 16:06:44    823s] Mean displacement: 4.52 um
[08/07 16:06:44    823s] Max displacement: 19.20 um (Instance: FE_OFC4845_n24784) (3624, 3432) -> (3643.2, 3432)
[08/07 16:06:44    823s] 	Length: 3 sites, height: 1 rows, site name: core, cell type: BUFX2
[08/07 16:06:44    823s] Total instances moved : 110
[08/07 16:06:44    823s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:1.190, REAL:1.198, MEM:1365.1M
[08/07 16:06:44    823s] Total net bbox length = 5.635e+06 (2.733e+06 2.902e+06) (ext = 1.244e+06)
[08/07 16:06:44    823s] Runtime: CPU: 0:00:01.2 REAL: 0:00:01.0 MEM: 1365.1MB
[08/07 16:06:44    823s] [CPU] RefinePlace/total (cpu=0:00:01.2, real=0:00:01.0, mem=1365.1MB) @(0:13:42 - 0:13:43).
[08/07 16:06:44    823s] *** Finished refinePlace (0:13:43 mem=1365.1M) ***
[08/07 16:06:44    823s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.18149.4
[08/07 16:06:44    823s] OPERPROF: Finished RefinePlace at level 1, CPU:1.240, REAL:1.249, MEM:1365.1M
[08/07 16:06:44    823s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1365.1M
[08/07 16:06:44    823s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.040, REAL:0.045, MEM:1365.1M
[08/07 16:06:44    823s] *** maximum move = 19.20 um ***
[08/07 16:06:44    823s] *** Finished re-routing un-routed nets (1365.1M) ***
[08/07 16:06:44    823s] OPERPROF: Starting DPlace-Init at level 1, MEM:1365.1M
[08/07 16:06:45    823s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1365.1M
[08/07 16:06:45    823s] OPERPROF:     Starting CMU at level 3, MEM:1365.1M
[08/07 16:06:45    823s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:1365.1M
[08/07 16:06:45    823s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.020, MEM:1365.1M
[08/07 16:06:45    823s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:1365.1M
[08/07 16:06:45    823s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:1365.1M
[08/07 16:06:45    823s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.044, MEM:1365.1M
[08/07 16:06:45    823s] 
[08/07 16:06:45    823s] *** Finish Physical Update (cpu=0:00:01.8 real=0:00:02.0 mem=1365.1M) ***
[08/07 16:06:45    823s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1346.0M
[08/07 16:06:45    823s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.050, REAL:0.049, MEM:1346.0M
[08/07 16:06:45    823s] TotalInstCnt at PhyDesignMc Destruction: 24,483
[08/07 16:06:45    823s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.18149.8
[08/07 16:06:45    823s] *** DrvOpt [finish] : cpu/real = 0:00:07.4/0:00:07.4 (1.0), totSession cpu/real = 0:13:43.7/0:13:56.3 (1.0), mem = 1346.0M
[08/07 16:06:45    823s] 
[08/07 16:06:45    823s] =============================================================================================
[08/07 16:06:45    823s]  Step TAT Report for DrvOpt #4
[08/07 16:06:45    823s] =============================================================================================
[08/07 16:06:45    823s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/07 16:06:45    823s] ---------------------------------------------------------------------------------------------
[08/07 16:06:45    823s] [ RefinePlace            ]      1   0:00:01.8  (  23.7 % )     0:00:01.8 /  0:00:01.8    1.0
[08/07 16:06:45    823s] [ SlackTraversorInit     ]      1   0:00:00.1  (   2.0 % )     0:00:00.1 /  0:00:00.2    1.0
[08/07 16:06:45    823s] [ LibAnalyzerInit        ]      1   0:00:00.2  (   2.2 % )     0:00:00.2 /  0:00:00.2    1.0
[08/07 16:06:45    823s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/07 16:06:45    823s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   2.7 % )     0:00:00.2 /  0:00:00.2    1.0
[08/07 16:06:45    823s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.8 % )     0:00:00.2 /  0:00:00.2    1.0
[08/07 16:06:45    823s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/07 16:06:45    823s] [ OptSingleIteration     ]      2   0:00:00.0  (   0.0 % )     0:00:02.8 /  0:00:02.8    1.0
[08/07 16:06:45    823s] [ OptGetWeight           ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/07 16:06:45    823s] [ OptEval                ]      3   0:00:01.1  (  14.9 % )     0:00:01.1 /  0:00:01.1    1.0
[08/07 16:06:45    823s] [ OptCommit              ]      3   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.8
[08/07 16:06:45    823s] [ IncrTimingUpdate       ]      2   0:00:00.9  (  11.9 % )     0:00:00.9 /  0:00:00.9    1.0
[08/07 16:06:45    823s] [ PostCommitDelayUpdate  ]      3   0:00:00.1  (   1.1 % )     0:00:00.8 /  0:00:00.8    1.0
[08/07 16:06:45    823s] [ IncrDelayCalc          ]     26   0:00:00.7  (   9.3 % )     0:00:00.7 /  0:00:00.7    1.0
[08/07 16:06:45    823s] [ DrvFindVioNets         ]      3   0:00:00.4  (   5.2 % )     0:00:00.4 /  0:00:00.4    1.0
[08/07 16:06:45    823s] [ DrvComputeSummary      ]      3   0:00:00.1  (   1.3 % )     0:00:00.1 /  0:00:00.1    1.1
[08/07 16:06:45    823s] [ MISC                   ]          0:00:01.8  (  24.4 % )     0:00:01.8 /  0:00:01.8    1.0
[08/07 16:06:45    823s] ---------------------------------------------------------------------------------------------
[08/07 16:06:45    823s]  DrvOpt #4 TOTAL                    0:00:07.5  ( 100.0 % )     0:00:07.5 /  0:00:07.4    1.0
[08/07 16:06:45    823s] ---------------------------------------------------------------------------------------------
[08/07 16:06:45    823s] 
[08/07 16:06:45    823s] End: GigaOpt DRV Optimization
[08/07 16:06:45    823s] GigaOpt DRV: restore maxLocalDensity to 0.98
[08/07 16:06:45    823s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1282.0M
[08/07 16:06:45    823s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.013, MEM:1282.0M
[08/07 16:06:46    824s] 
------------------------------------------------------------
     Summary (cpu=0.12min real=0.13min mem=1282.0M)                             
------------------------------------------------------------

Setup views included:
 setup_func 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -9.789  | -9.250  | -9.789  |
|           TNS (ns):| -9493.4 | -8942.3 | -9493.4 |
|    Violating Paths:|  1023   |  1023   |  1023   |
|          All Paths:|  1121   |  1024   |  1121   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -1.656   |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 21.045%
Routing Overflow: 0.00% H and 0.04% V
------------------------------------------------------------
**optDesign ... cpu = 0:12:17, real = 0:12:29, mem = 1014.5M, totSessionCpu=0:13:45 **
[08/07 16:06:46    824s] *** Timing NOT met, worst failing slack is -9.789
[08/07 16:06:46    824s] *** Check timing (0:00:00.0)
[08/07 16:06:46    824s] Deleting Lib Analyzer.
[08/07 16:06:46    824s] Begin: GigaOpt Optimization in WNS mode
[08/07 16:06:46    824s] GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 1.0 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -preCTS -wtns -integratedAreaOpt -pgMode all -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1 -nativePathGroupFlow -NDROptEffortAuto -usefulSkew
[08/07 16:06:46    824s] Info: 1 clock net  excluded from IPO operation.
[08/07 16:06:46    824s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:13:44.6/0:13:57.2 (1.0), mem = 1281.0M
[08/07 16:06:46    824s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.18149.9
[08/07 16:06:46    824s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[08/07 16:06:46    824s] ### Creating PhyDesignMc. totSessionCpu=0:13:45 mem=1281.0M
[08/07 16:06:46    824s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[08/07 16:06:46    824s] OPERPROF: Starting DPlace-Init at level 1, MEM:1281.0M
[08/07 16:06:46    824s] z: 2, totalTracks: 1
[08/07 16:06:46    824s] #spOpts: N=250 minPadR=1.1 mergeVia=F 
[08/07 16:06:46    824s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1281.0M
[08/07 16:06:46    824s] OPERPROF:     Starting CMU at level 3, MEM:1281.0M
[08/07 16:06:46    824s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:1281.0M
[08/07 16:06:46    824s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.013, MEM:1281.0M
[08/07 16:06:46    824s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1281.0MB).
[08/07 16:06:46    824s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.038, MEM:1281.0M
[08/07 16:06:46    824s] TotalInstCnt at PhyDesignMc Initialization: 24,483
[08/07 16:06:46    824s] ### Creating PhyDesignMc, finished. totSessionCpu=0:13:45 mem=1281.0M
[08/07 16:06:46    824s] ### Creating RouteCongInterface, started
[08/07 16:06:46    824s] 
[08/07 16:06:46    824s] Creating Lib Analyzer ...
[08/07 16:06:46    824s] Total number of usable buffers from Lib Analyzer: 3 ( BUFX2 BUFX4 CLKBUF1)
[08/07 16:06:46    824s] Total number of usable inverters from Lib Analyzer: 4 ( INVX2 INVX1 INVX4 INVX8)
[08/07 16:06:46    824s] Total number of usable delay cells from Lib Analyzer: 2 ( CLKBUF2 CLKBUF3)
[08/07 16:06:46    824s] 
[08/07 16:06:46    825s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:13:45 mem=1281.0M
[08/07 16:06:46    825s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:13:45 mem=1281.0M
[08/07 16:06:46    825s] Creating Lib Analyzer, finished. 
[08/07 16:06:46    825s] 
[08/07 16:06:46    825s] #optDebug: {2, 0.429, 0.8500} {3, 0.429, 0.8500} 
[08/07 16:06:46    825s] 
[08/07 16:06:46    825s] #optDebug: {0, 1.200}
[08/07 16:06:46    825s] ### Creating RouteCongInterface, finished
[08/07 16:06:46    825s] ### Creating LA Mngr. totSessionCpu=0:13:45 mem=1281.0M
[08/07 16:06:46    825s] ### Creating LA Mngr, finished. totSessionCpu=0:13:45 mem=1281.0M
[08/07 16:06:47    825s] *info: 1 clock net excluded
[08/07 16:06:47    825s] *info: 2 special nets excluded.
[08/07 16:06:47    825s] *info: 34 no-driver nets excluded.
[08/07 16:06:47    826s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.18149.2
[08/07 16:06:47    826s] PathGroup :  reg2reg  TargetSlack : 0.0928 
[08/07 16:06:48    826s] ** GigaOpt Optimizer WNS Slack -9.789 TNS Slack -9493.349 Density 21.04
[08/07 16:06:48    826s] Optimizer WNS Pass 0
[08/07 16:06:48    826s] OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-9.789|-9493.349|
|reg2reg   |-9.250|-8942.264|
|HEPG      |-9.250|-8942.264|
|All Paths |-9.789|-9493.349|
+----------+------+---------+

[08/07 16:06:48    826s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1300.1M
[08/07 16:06:48    826s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1300.1M
[08/07 16:06:48    826s] Active Path Group: reg2reg  
[08/07 16:06:48    826s] +--------+---------+---------+---------+----------+------------+--------+----------+---------+---------------------+
[08/07 16:06:48    826s] |  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|      End Point      |
[08/07 16:06:48    826s] +--------+---------+---------+---------+----------+------------+--------+----------+---------+---------------------+
[08/07 16:06:48    826s] |  -9.250|   -9.789|-8942.264|-9493.349|    21.04%|   0:00:00.0| 1300.1M|setup_func|  reg2reg| rf_reg[10][9]/D     |
[08/07 16:06:49    827s] |  -8.984|   -9.523|-8670.156|-9221.242|    21.04%|   0:00:01.0| 1338.2M|setup_func|  reg2reg| rf_reg[10][9]/D     |
[08/07 16:06:49    828s] |  -8.896|   -9.434|-8579.410|-9130.497|    21.04%|   0:00:00.0| 1338.2M|setup_func|  reg2reg| rf_reg[10][9]/D     |
[08/07 16:06:49    828s] |  -8.765|   -9.304|-8445.795|-8996.881|    21.05%|   0:00:00.0| 1338.2M|setup_func|  reg2reg| rf_reg[10][9]/D     |
[08/07 16:06:50    828s] |  -8.628|   -9.281|-8305.334|-8974.064|    21.05%|   0:00:01.0| 1338.2M|setup_func|  reg2reg| rf_reg[10][9]/D     |
[08/07 16:06:50    829s] |  -8.514|   -9.183|-8188.714|-8873.403|    21.05%|   0:00:00.0| 1338.2M|setup_func|  reg2reg| rf_reg[10][9]/D     |
[08/07 16:06:51    829s] |  -8.404|   -9.062|-8076.706|-8749.533|    21.05%|   0:00:01.0| 1338.2M|setup_func|  reg2reg| rf_reg[10][9]/D     |
[08/07 16:06:51    829s] |  -8.278|   -8.936|-7947.714|-8620.541|    21.05%|   0:00:00.0| 1338.2M|setup_func|  reg2reg| rf_reg[10][9]/D     |
[08/07 16:06:51    830s] |  -8.168|   -8.857|-7834.774|-8539.726|    21.05%|   0:00:00.0| 1338.2M|setup_func|  reg2reg| rf_reg[10][9]/D     |
[08/07 16:06:52    830s] |  -8.075|   -8.845|-7740.453|-8527.753|    21.06%|   0:00:01.0| 1338.2M|setup_func|  reg2reg| rf_reg[10][9]/D     |
[08/07 16:06:52    831s] |  -7.937|   -8.705|-7598.563|-8384.529|    21.06%|   0:00:00.0| 1338.2M|setup_func|  reg2reg| rf_reg[10][9]/D     |
[08/07 16:06:53    831s] |  -7.831|   -8.600|-7490.744|-8276.710|    21.06%|   0:00:01.0| 1338.2M|setup_func|  reg2reg| rf_reg[10][9]/D     |
[08/07 16:06:53    831s] |  -7.701|   -8.469|-7357.546|-8143.511|    21.06%|   0:00:00.0| 1338.2M|setup_func|  reg2reg| rf_reg[10][9]/D     |
[08/07 16:06:54    832s] |  -7.624|   -8.393|-7273.964|-8059.930|    21.06%|   0:00:01.0| 1338.2M|setup_func|  reg2reg| rf_reg[10][9]/D     |
[08/07 16:06:54    833s] |  -7.548|   -8.303|-7195.899|-7968.367|    21.07%|   0:00:00.0| 1338.2M|setup_func|  reg2reg| rf_reg[10][9]/D     |
[08/07 16:06:55    833s] |  -7.488|   -8.243|-7270.856|-8043.324|    21.07%|   0:00:01.0| 1338.2M|setup_func|  reg2reg| rf_reg[10][9]/D     |
[08/07 16:06:55    834s] |  -7.431|   -8.199|-7212.161|-7998.134|    21.07%|   0:00:00.0| 1338.2M|setup_func|  reg2reg| rf_reg[10][9]/D     |
[08/07 16:06:56    834s] |  -7.289|   -8.082|-7067.112|-7877.937|    21.08%|   0:00:01.0| 1338.2M|setup_func|  reg2reg| rf_reg[10][9]/D     |
[08/07 16:06:57    835s] |  -7.123|   -7.954|-6895.695|-7745.498|    21.09%|   0:00:01.0| 1338.2M|setup_func|  reg2reg| rf_reg[10][9]/D     |
[08/07 16:06:58    836s] |  -7.000|   -7.813|-6823.804|-7655.194|    21.09%|   0:00:01.0| 1338.2M|setup_func|  reg2reg| rf_reg[10][9]/D     |
[08/07 16:06:59    837s] |  -6.881|   -7.715|-6701.141|-7553.405|    21.10%|   0:00:01.0| 1338.2M|setup_func|  reg2reg| rf_reg[10][9]/D     |
[08/07 16:06:59    838s] |  -6.722|   -7.532|-6537.877|-7366.403|    21.11%|   0:00:00.0| 1338.2M|setup_func|  reg2reg| rf_reg[10][9]/D     |
[08/07 16:07:00    838s] |  -6.659|   -7.469|-6473.309|-7301.839|    21.11%|   0:00:01.0| 1338.2M|setup_func|  reg2reg| rf_reg[10][9]/D     |
[08/07 16:07:01    839s] |  -6.530|   -7.425|-6342.005|-7258.200|    21.13%|   0:00:01.0| 1338.2M|setup_func|  reg2reg| rf_reg[10][9]/D     |
[08/07 16:07:01    840s] |  -6.474|   -7.370|-6292.702|-7208.900|    21.13%|   0:00:00.0| 1338.2M|setup_func|  reg2reg| rf_reg[10][9]/D     |
[08/07 16:07:02    840s] |  -6.399|   -7.301|-6208.136|-7131.194|    21.14%|   0:00:01.0| 1338.2M|setup_func|  reg2reg| rf_reg[10][9]/D     |
[08/07 16:07:03    841s] |  -6.312|   -7.207|-6119.252|-7034.838|    21.16%|   0:00:01.0| 1338.2M|setup_func|  reg2reg| rf_reg[10][9]/D     |
[08/07 16:07:04    842s] |  -6.229|   -7.164|-6053.277|-7010.193|    21.17%|   0:00:01.0| 1338.2M|setup_func|  reg2reg| rf_reg[16][9]/D     |
[08/07 16:07:05    843s] |  -6.143|   -7.092|-5965.337|-6936.576|    21.18%|   0:00:01.0| 1338.2M|setup_func|  reg2reg| rf_reg[16][9]/D     |
[08/07 16:07:06    844s] |  -6.049|   -6.999|-5870.144|-6841.382|    21.19%|   0:00:01.0| 1338.2M|setup_func|  reg2reg| rf_reg[16][9]/D     |
[08/07 16:07:07    845s] |  -5.997|   -6.947|-5827.622|-6798.860|    21.21%|   0:00:01.0| 1338.2M|setup_func|  reg2reg| rf_reg[7][9]/D      |
[08/07 16:07:08    846s] |  -5.935|   -6.885|-5809.664|-6780.901|    21.22%|   0:00:01.0| 1338.2M|setup_func|  reg2reg| rf_reg[21][26]/D    |
[08/07 16:07:09    847s] |  -5.881|   -6.831|-5742.416|-6713.653|    21.22%|   0:00:01.0| 1338.2M|setup_func|  reg2reg| rf_reg[21][26]/D    |
[08/07 16:07:10    848s] |  -5.810|   -6.759|-5673.588|-6644.826|    21.23%|   0:00:01.0| 1338.2M|setup_func|  reg2reg| rf_reg[21][26]/D    |
[08/07 16:07:11    849s] |  -5.710|   -6.690|-5590.557|-6592.894|    21.23%|   0:00:01.0| 1338.2M|setup_func|  reg2reg| rf_reg[21][26]/D    |
[08/07 16:07:12    851s] |  -5.667|   -6.647|-5541.741|-6544.067|    21.25%|   0:00:01.0| 1338.2M|setup_func|  reg2reg| rf_reg[21][26]/D    |
[08/07 16:07:13    851s] |  -5.589|   -6.553|-5468.903|-6455.788|    21.25%|   0:00:01.0| 1338.2M|setup_func|  reg2reg| rf_reg[21][26]/D    |
[08/07 16:07:14    853s] |  -5.563|   -6.528|-5421.258|-6408.141|    21.27%|   0:00:01.0| 1338.2M|setup_func|  reg2reg| rf_reg[21][26]/D    |
[08/07 16:07:15    853s] |  -5.448|   -6.513|-5303.159|-6393.261|    21.27%|   0:00:01.0| 1338.2M|setup_func|  reg2reg| rf_reg[21][26]/D    |
[08/07 16:07:16    854s] |  -5.329|   -6.502|-5182.129|-6381.699|    21.27%|   0:00:01.0| 1338.2M|setup_func|  reg2reg| rf_reg[21][26]/D    |
[08/07 16:07:17    855s] |  -5.252|   -6.491|-5103.523|-6370.507|    21.28%|   0:00:01.0| 1338.2M|setup_func|  reg2reg| rf_reg[21][26]/D    |
[08/07 16:07:17    855s] |  -5.180|   -6.491|-5029.618|-6370.461|    21.28%|   0:00:00.0| 1338.2M|setup_func|  reg2reg| rf_reg[21][26]/D    |
[08/07 16:07:18    856s] |  -5.087|   -6.429|-4934.045|-6307.120|    21.28%|   0:00:01.0| 1338.2M|setup_func|  reg2reg| rf_reg[21][26]/D    |
[08/07 16:07:19    857s] |  -5.006|   -6.358|-4853.120|-6236.424|    21.29%|   0:00:01.0| 1338.2M|setup_func|  reg2reg| rf_reg[21][26]/D    |
[08/07 16:07:20    858s] |  -4.915|   -6.296|-4760.663|-6173.435|    21.30%|   0:00:01.0| 1338.2M|setup_func|  reg2reg| rf_reg[21][26]/D    |
[08/07 16:07:21    859s] |  -4.799|   -6.205|-4643.161|-6081.202|    21.31%|   0:00:01.0| 1338.2M|setup_func|  reg2reg| rf_reg[21][26]/D    |
[08/07 16:07:22    860s] |  -4.753|   -6.154|-4618.821|-6051.226|    21.34%|   0:00:01.0| 1338.2M|setup_func|  reg2reg| rf_reg[21][5]/D     |
[08/07 16:07:24    862s] |  -4.656|   -6.048|-4548.783|-5972.905|    21.36%|   0:00:02.0| 1338.2M|setup_func|  reg2reg| rf_reg[4][25]/D     |
[08/07 16:07:25    864s] |  -4.567|   -5.959|-4438.944|-5863.061|    21.39%|   0:00:01.0| 1338.2M|setup_func|  reg2reg| rf_reg[4][25]/D     |
[08/07 16:07:27    866s] |  -4.498|   -5.890|-4366.278|-5790.393|    21.43%|   0:00:02.0| 1338.2M|setup_func|  reg2reg| rf_reg[4][25]/D     |
[08/07 16:07:29    867s] |  -4.409|   -5.819|-4275.332|-5717.453|    21.45%|   0:00:02.0| 1338.2M|setup_func|  reg2reg| rf_reg[4][25]/D     |
[08/07 16:07:31    869s] |  -4.339|   -5.749|-4205.746|-5647.870|    21.50%|   0:00:02.0| 1338.2M|setup_func|  reg2reg| rf_reg[4][25]/D     |
[08/07 16:07:34    872s] |  -4.250|   -5.670|-4114.641|-5567.599|    21.56%|   0:00:03.0| 1338.2M|setup_func|  reg2reg| rf_reg[4][25]/D     |
[08/07 16:07:36    874s] |  -4.184|   -5.604|-4046.377|-5499.346|    21.62%|   0:00:02.0| 1338.2M|setup_func|  reg2reg| rf_reg[4][25]/D     |
[08/07 16:07:39    877s] |  -4.129|   -5.549|-3986.961|-5439.933|    21.69%|   0:00:03.0| 1338.2M|setup_func|  reg2reg| rf_reg[4][25]/D     |
[08/07 16:07:41    879s] |  -4.073|   -5.494|-3929.901|-5382.871|    21.73%|   0:00:02.0| 1338.2M|setup_func|  reg2reg| rf_reg[4][25]/D     |
[08/07 16:07:44    882s] |  -4.014|   -5.434|-3872.159|-5325.131|    21.79%|   0:00:03.0| 1338.2M|setup_func|  reg2reg| rf_reg[4][25]/D     |
[08/07 16:07:44    882s] |  -3.933|   -5.374|-3794.139|-5267.567|    21.79%|   0:00:00.0| 1338.2M|setup_func|  reg2reg| rf_reg[4][25]/D     |
[08/07 16:07:47    885s] |  -3.892|   -5.352|-3749.196|-5243.388|    21.85%|   0:00:03.0| 1338.2M|setup_func|  reg2reg| rf_reg[4][25]/D     |
[08/07 16:07:48    886s] |  -3.844|   -5.302|-3700.191|-5192.134|    21.87%|   0:00:01.0| 1338.2M|setup_func|  reg2reg| rf_reg[4][25]/D     |
[08/07 16:07:50    888s] |  -3.816|   -5.274|-3670.689|-5162.528|    21.88%|   0:00:02.0| 1338.2M|setup_func|  reg2reg| rf_reg[21][5]/D     |
[08/07 16:07:51    889s] |  -3.771|   -5.233|-3634.471|-5129.694|    21.90%|   0:00:01.0| 1338.2M|setup_func|  reg2reg| rf_reg[21][5]/D     |
[08/07 16:07:53    891s] |  -3.753|   -5.215|-3624.583|-5119.801|    21.93%|   0:00:02.0| 1338.2M|setup_func|  reg2reg| rf_reg[21][5]/D     |
[08/07 16:07:54    892s] |  -3.717|   -5.179|-3586.041|-5081.258|    21.95%|   0:00:01.0| 1338.2M|setup_func|  reg2reg| rf_reg[21][5]/D     |
[08/07 16:07:55    893s] |  -3.697|   -5.167|-3567.249|-5071.475|    21.98%|   0:00:01.0| 1338.2M|setup_func|  reg2reg| rf_reg[21][5]/D     |
[08/07 16:07:57    895s] |  -3.663|   -5.134|-3536.375|-5041.412|    22.01%|   0:00:02.0| 1338.2M|setup_func|  reg2reg| rf_reg[21][5]/D     |
[08/07 16:07:59    897s] |  -3.639|   -5.110|-3519.540|-5024.681|    22.05%|   0:00:02.0| 1338.2M|setup_func|  reg2reg| rf_reg[21][5]/D     |
[08/07 16:08:01    899s] |  -3.588|   -5.060|-3459.521|-4964.666|    22.08%|   0:00:02.0| 1338.2M|setup_func|  reg2reg| rf_reg[21][5]/D     |
[08/07 16:08:03    901s] |  -3.547|   -5.037|-3415.358|-4938.811|    22.11%|   0:00:02.0| 1338.2M|setup_func|  reg2reg| rf_reg[21][5]/D     |
[08/07 16:08:03    901s] |  -3.486|   -5.037|-3351.286|-4938.068|    22.12%|   0:00:00.0| 1338.2M|setup_func|  reg2reg| rf_reg[21][5]/D     |
[08/07 16:08:04    902s] |  -3.419|   -5.033|-3283.467|-4934.489|    22.12%|   0:00:01.0| 1338.2M|setup_func|  reg2reg| rf_reg[21][5]/D     |
[08/07 16:08:05    903s] |  -3.392|   -5.006|-3258.540|-4909.566|    22.14%|   0:00:01.0| 1338.2M|setup_func|  reg2reg| rf_reg[21][5]/D     |
[08/07 16:08:07    905s] |  -3.355|   -4.983|-3223.335|-4888.989|    22.16%|   0:00:02.0| 1338.2M|setup_func|  reg2reg| rf_reg[21][5]/D     |
[08/07 16:08:09    907s] |  -3.279|   -4.907|-3145.602|-4811.145|    22.16%|   0:00:02.0| 1338.2M|setup_func|  reg2reg| rf_reg[21][5]/D     |
[08/07 16:08:12    910s] |  -3.224|   -4.852|-3091.141|-4756.685|    22.22%|   0:00:03.0| 1338.2M|setup_func|  reg2reg| rf_reg[21][5]/D     |
[08/07 16:08:15    913s] |  -3.168|   -4.797|-3030.353|-4695.904|    22.27%|   0:00:03.0| 1338.2M|setup_func|  reg2reg| rf_reg[21][5]/D     |
[08/07 16:08:19    917s] |  -3.118|   -4.747|-2979.407|-4645.064|    22.34%|   0:00:04.0| 1338.2M|setup_func|  reg2reg| rf_reg[21][5]/D     |
[08/07 16:08:21    919s] |  -3.086|   -4.714|-2945.881|-4611.431|    22.39%|   0:00:02.0| 1338.2M|setup_func|  reg2reg| rf_reg[21][5]/D     |
[08/07 16:08:25    923s] |  -3.005|   -4.643|-2864.847|-4540.630|    22.42%|   0:00:04.0| 1338.2M|setup_func|  reg2reg| rf_reg[10][5]/D     |
[08/07 16:08:26    924s] |  -2.891|   -4.490|-2770.561|-4405.934|    22.41%|   0:00:01.0| 1338.2M|setup_func|  reg2reg| rf_reg[21][8]/D     |
[08/07 16:08:27    925s] |  -2.796|   -4.441|-2676.239|-4358.980|    22.41%|   0:00:01.0| 1338.2M|setup_func|  reg2reg| rf_reg[10][17]/D    |
[08/07 16:08:29    927s] |  -2.715|   -4.360|-2595.979|-4278.708|    22.37%|   0:00:02.0| 1338.2M|setup_func|  reg2reg| rf_reg[4][25]/D     |
[08/07 16:08:31    929s] |  -2.612|   -4.256|-2515.358|-4198.089|    22.36%|   0:00:02.0| 1338.2M|setup_func|  reg2reg| rf_reg[28][14]/D    |
[08/07 16:08:36    934s] |  -2.524|   -4.169|-2425.112|-4107.849|    22.35%|   0:00:05.0| 1359.3M|setup_func|  reg2reg| rf_reg[4][25]/D     |
[08/07 16:08:38    936s] |  -2.448|   -4.091|-2331.950|-4013.248|    22.32%|   0:00:02.0| 1359.3M|setup_func|  reg2reg| rf_reg[4][25]/D     |
[08/07 16:08:41    939s] |  -2.384|   -4.028|-2265.979|-3947.281|    22.31%|   0:00:03.0| 1340.3M|setup_func|  reg2reg| rf_reg[4][25]/D     |
[08/07 16:08:42    940s] |  -2.333|   -3.981|-2216.057|-3901.547|    22.32%|   0:00:01.0| 1340.3M|setup_func|  reg2reg| rf_reg[4][25]/D     |
[08/07 16:08:44    942s] |  -2.257|   -3.905|-2171.234|-3856.739|    22.32%|   0:00:02.0| 1340.3M|setup_func|  reg2reg| rf_reg[20][4]/D     |
[08/07 16:08:46    944s] |  -2.238|   -3.885|-2144.586|-3830.086|    22.33%|   0:00:02.0| 1340.3M|setup_func|  reg2reg| rf_reg[20][4]/D     |
[08/07 16:08:47    945s] |  -2.217|   -3.865|-2121.731|-3807.235|    22.33%|   0:00:01.0| 1340.3M|setup_func|  reg2reg| rf_reg[20][4]/D     |
[08/07 16:08:49    946s] |  -2.191|   -3.839|-2095.440|-3780.944|    22.35%|   0:00:02.0| 1340.3M|setup_func|  reg2reg| rf_reg[20][4]/D     |
[08/07 16:08:50    948s] |  -2.128|   -3.776|-2034.252|-3719.752|    22.36%|   0:00:01.0| 1340.3M|setup_func|  reg2reg| rf_reg[20][4]/D     |
[08/07 16:08:56    954s] |  -2.062|   -3.708|-1961.988|-3645.851|    22.36%|   0:00:06.0| 1340.3M|setup_func|  reg2reg| rf_reg[20][4]/D     |
[08/07 16:08:59    957s] |  -1.993|   -3.641|-1890.795|-3576.711|    22.38%|   0:00:03.0| 1340.3M|setup_func|  reg2reg| rf_reg[20][4]/D     |
[08/07 16:09:01    959s] |  -1.965|   -3.613|-1862.260|-3548.172|    22.39%|   0:00:02.0| 1342.8M|setup_func|  reg2reg| rf_reg[20][4]/D     |
[08/07 16:09:03    961s] |  -1.958|   -3.606|-1855.407|-3541.313|    22.41%|   0:00:02.0| 1342.8M|setup_func|  reg2reg| rf_reg[20][4]/D     |
[08/07 16:09:04    962s] |  -1.950|   -3.598|-1847.127|-3533.033|    22.41%|   0:00:01.0| 1342.8M|setup_func|  reg2reg| rf_reg[20][4]/D     |
[08/07 16:09:06    964s] |  -1.914|   -3.562|-1810.414|-3496.314|    22.43%|   0:00:02.0| 1342.8M|setup_func|  reg2reg| rf_reg[20][4]/D     |
[08/07 16:09:08    966s] |  -1.858|   -3.510|-1752.772|-3442.675|    22.44%|   0:00:02.0| 1342.8M|setup_func|  reg2reg| rf_reg[4][25]/D     |
[08/07 16:09:09    967s] |  -1.797|   -3.471|-1689.518|-3401.515|    22.43%|   0:00:01.0| 1342.8M|setup_func|  reg2reg| rf_reg[4][25]/D     |
[08/07 16:09:12    970s] |  -1.759|   -3.453|-1649.873|-3382.639|    22.48%|   0:00:03.0| 1342.8M|setup_func|  reg2reg| rf_reg[4][25]/D     |
[08/07 16:09:13    971s] |  -1.729|   -3.422|-1616.859|-3349.516|    22.48%|   0:00:01.0| 1342.8M|setup_func|  reg2reg| rf_reg[4][25]/D     |
[08/07 16:09:15    973s] |  -1.637|   -3.332|-1548.191|-3281.567|    22.48%|   0:00:02.0| 1342.8M|setup_func|  reg2reg| rf_reg[10][5]/D     |
[08/07 16:09:21    979s] |  -1.609|   -3.329|-1515.970|-3276.142|    22.49%|   0:00:06.0| 1342.8M|setup_func|  reg2reg| rf_reg[10][5]/D     |
[08/07 16:09:24    982s] |  -1.566|   -3.283|-1471.393|-3228.606|    22.51%|   0:00:03.0| 1342.8M|setup_func|  reg2reg| rf_reg[31][27]/D    |
[08/07 16:09:27    985s] |  -1.532|   -3.263|-1431.535|-3202.344|    22.54%|   0:00:03.0| 1342.8M|setup_func|  reg2reg| rf_reg[31][27]/D    |
[08/07 16:09:30    988s] |  -1.520|   -3.251|-1416.760|-3187.576|    22.57%|   0:00:03.0| 1342.8M|setup_func|  reg2reg| rf_reg[31][27]/D    |
[08/07 16:09:32    990s] |  -1.520|   -3.251|-1414.139|-3184.949|    22.59%|   0:00:02.0| 1342.8M|setup_func|  reg2reg| rf_reg[31][27]/D    |
[08/07 16:09:34    991s] |  -1.520|   -3.250|-1417.199|-3188.018|    22.60%|   0:00:02.0| 1342.8M|setup_func|  reg2reg| rf_reg[31][27]/D    |
[08/07 16:10:01   1019s] |  -1.509|   -2.829|-1394.944|-2745.301|    22.87%|   0:00:27.0| 1350.3M|setup_func|  reg2reg| rf_reg[31][27]/D    |
[08/07 16:10:03   1021s] |  -1.468|   -2.788|-1352.954|-2703.311|    22.88%|   0:00:02.0| 1350.3M|setup_func|  reg2reg| rf_reg[31][27]/D    |
[08/07 16:10:05   1022s] |  -1.417|   -2.737|-1303.910|-2654.270|    22.88%|   0:00:02.0| 1350.3M|setup_func|  reg2reg| rf_reg[31][27]/D    |
[08/07 16:10:06   1024s] |  -1.301|   -2.739|-1185.650|-2656.521|    22.88%|   0:00:01.0| 1350.3M|setup_func|  reg2reg| rf_reg[31][27]/D    |
[08/07 16:10:07   1025s] |  -1.261|   -2.720|-1141.759|-2634.007|    22.88%|   0:00:01.0| 1350.3M|setup_func|  reg2reg| rf_reg[31][27]/D    |
[08/07 16:10:09   1027s] |  -1.190|   -2.674|-1068.599|-2586.529|    22.89%|   0:00:02.0| 1350.3M|setup_func|  reg2reg| rf_reg[31][27]/D    |
[08/07 16:10:10   1028s] |  -1.144|   -2.676|-1021.329|-2588.670|    22.90%|   0:00:01.0| 1350.3M|setup_func|  reg2reg| rf_reg[31][27]/D    |
[08/07 16:10:12   1030s] |  -1.125|   -2.666|-1004.390|-2580.433|    22.90%|   0:00:02.0| 1369.4M|setup_func|  reg2reg| rf_reg[31][27]/D    |
[08/07 16:10:14   1032s] |  -1.092|   -2.645| -987.519|-2575.630|    22.91%|   0:00:02.0| 1369.4M|setup_func|  reg2reg| rf_reg[31][16]/D    |
[08/07 16:10:17   1034s] |  -1.059|   -2.615| -951.117|-2543.118|    22.91%|   0:00:03.0| 1369.4M|setup_func|  reg2reg| rf_reg[31][16]/D    |
[08/07 16:10:18   1036s] |  -1.004|   -2.608| -894.011|-2534.385|    22.92%|   0:00:01.0| 1367.4M|setup_func|  reg2reg| rf_reg[31][16]/D    |
[08/07 16:10:19   1037s] |  -0.942|   -2.611| -830.395|-2537.197|    22.92%|   0:00:01.0| 1367.4M|setup_func|  reg2reg| rf_reg[31][16]/D    |
[08/07 16:10:21   1039s] |  -0.909|   -2.603| -799.784|-2533.049|    22.93%|   0:00:02.0| 1367.4M|setup_func|  reg2reg| rf_reg[29][16]/D    |
[08/07 16:10:24   1042s] |  -0.896|   -2.559| -792.895|-2493.731|    22.95%|   0:00:03.0| 1367.4M|setup_func|  reg2reg| rf_reg[20][16]/D    |
[08/07 16:10:26   1043s] |  -0.892|   -2.543| -787.505|-2475.741|    22.96%|   0:00:02.0| 1367.4M|setup_func|  reg2reg| rf_reg[20][16]/D    |
[08/07 16:10:28   1045s] |  -0.868|   -2.526| -763.590|-2458.861|    22.96%|   0:00:02.0| 1367.4M|setup_func|  reg2reg| rf_reg[20][16]/D    |
[08/07 16:10:30   1048s] |  -0.801|   -2.518| -686.246|-2442.452|    22.97%|   0:00:02.0| 1367.4M|setup_func|  reg2reg| rf_reg[20][16]/D    |
[08/07 16:10:31   1049s] |  -0.750|   -2.512| -634.118|-2435.652|    22.97%|   0:00:01.0| 1367.4M|setup_func|  reg2reg| rf_reg[20][16]/D    |
[08/07 16:10:33   1050s] |  -0.733|   -2.502| -617.718|-2426.566|    22.97%|   0:00:02.0| 1367.4M|setup_func|  reg2reg| rf_reg[20][16]/D    |
[08/07 16:10:34   1051s] |  -0.678|   -2.462| -565.032|-2388.897|    22.97%|   0:00:01.0| 1367.4M|setup_func|  reg2reg| rf_reg[20][16]/D    |
[08/07 16:10:34   1052s] |  -0.649|   -2.452| -536.592|-2378.463|    22.97%|   0:00:00.0| 1367.4M|setup_func|  reg2reg| rf_reg[20][16]/D    |
[08/07 16:10:36   1054s] |  -0.621|   -2.401| -506.035|-2323.990|    22.99%|   0:00:02.0| 1367.4M|setup_func|  reg2reg| rf_reg[20][16]/D    |
[08/07 16:10:37   1055s] |  -0.591|   -2.394| -479.693|-2321.123|    22.99%|   0:00:01.0| 1367.4M|setup_func|  reg2reg| rf_reg[20][16]/D    |
[08/07 16:10:39   1057s] |  -0.575|   -2.315| -462.480|-2239.180|    23.01%|   0:00:02.0| 1367.4M|setup_func|  reg2reg| rf_reg[20][16]/D    |
[08/07 16:10:41   1059s] |  -0.530|   -2.270| -416.670|-2192.102|    23.02%|   0:00:02.0| 1367.4M|setup_func|  reg2reg| rf_reg[20][16]/D    |
[08/07 16:10:46   1063s] |  -0.477|   -2.253| -362.278|-2172.066|    23.03%|   0:00:05.0| 1367.4M|setup_func|  reg2reg| rf_reg[20][16]/D    |
[08/07 16:10:47   1064s] |  -0.443|   -2.253| -328.282|-2172.066|    23.03%|   0:00:01.0| 1367.4M|setup_func|  reg2reg| rf_reg[20][16]/D    |
[08/07 16:10:50   1067s] |  -0.375|   -2.136| -260.616|-2052.975|    23.04%|   0:00:03.0| 1367.4M|setup_func|  reg2reg| rf_reg[20][16]/D    |
[08/07 16:10:50   1068s] |  -0.301|   -2.136| -186.839|-2052.975|    23.05%|   0:00:00.0| 1367.4M|setup_func|  reg2reg| rf_reg[20][16]/D    |
[08/07 16:10:51   1069s] |  -0.225|   -2.060| -112.962|-1975.123|    23.05%|   0:00:01.0| 1367.4M|setup_func|  reg2reg| rf_reg[20][16]/D    |
[08/07 16:10:52   1069s] |  -0.121|   -1.935|  -27.178|-1846.840|    23.05%|   0:00:01.0| 1367.4M|setup_func|  reg2reg| rf_reg[20][16]/D    |
[08/07 16:10:53   1070s] |   0.002|   -1.834|    0.000|-1743.515|    23.05%|   0:00:01.0| 1367.4M|setup_func|  reg2reg| rf_reg[20][16]/D    |
[08/07 16:10:53   1070s] |   0.105|   -1.697|    0.000|-1603.261|    23.05%|   0:00:00.0| 1367.4M|setup_func|  reg2reg| rf_reg[20][16]/D    |
[08/07 16:10:53   1070s] |   0.105|   -1.697|    0.000|-1603.261|    23.05%|   0:00:00.0| 1367.4M|setup_func|  reg2reg| rf_reg[20][16]/D    |
[08/07 16:10:53   1070s] +--------+---------+---------+---------+----------+------------+--------+----------+---------+---------------------+
[08/07 16:10:53   1070s] 
[08/07 16:10:53   1070s] *** Finish Core Optimize Step (cpu=0:04:04 real=0:04:05 mem=1367.4M) ***
[08/07 16:10:53   1070s] Active Path Group: default 
[08/07 16:10:53   1071s] +--------+---------+---------+---------+----------+------------+--------+----------+---------+---------------------+
[08/07 16:10:53   1071s] |  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|      End Point      |
[08/07 16:10:53   1071s] +--------+---------+---------+---------+----------+------------+--------+----------+---------+---------------------+
[08/07 16:10:53   1071s] |  -1.697|   -1.697|-1603.261|-1603.261|    23.05%|   0:00:00.0| 1367.4M|setup_func|  default| rf_reg[20][16]/D    |
[08/07 16:10:54   1072s] |  -1.595|   -1.595|-1499.227|-1499.227|    23.06%|   0:00:01.0| 1367.4M|setup_func|  default| rf_reg[20][16]/D    |
[08/07 16:10:54   1072s] |  -1.499|   -1.499|-1400.917|-1400.917|    23.06%|   0:00:00.0| 1367.4M|setup_func|  default| rf_reg[20][16]/D    |
[08/07 16:10:55   1072s] |  -1.382|   -1.382|-1281.431|-1281.431|    23.06%|   0:00:01.0| 1367.4M|setup_func|  default| rf_reg[20][16]/D    |
[08/07 16:10:55   1073s] |  -1.212|   -1.212|-1107.111|-1107.111|    23.06%|   0:00:00.0| 1367.4M|setup_func|  default| rf_reg[20][16]/D    |
[08/07 16:10:56   1074s] |  -1.136|   -1.136|-1032.803|-1032.803|    23.06%|   0:00:01.0| 1367.4M|setup_func|  default| rf_reg[20][16]/D    |
[08/07 16:10:57   1074s] |  -1.056|   -1.056| -947.830| -947.830|    23.06%|   0:00:01.0| 1367.4M|setup_func|  default| rf_reg[20][16]/D    |
[08/07 16:11:01   1079s] |  -0.927|   -0.927| -819.067| -819.067|    23.06%|   0:00:04.0| 1367.4M|setup_func|  default| rf_reg[20][16]/D    |
[08/07 16:11:01   1079s] |  -0.879|   -0.879| -769.399| -769.399|    23.06%|   0:00:00.0| 1367.4M|setup_func|  default| rf_reg[20][16]/D    |
[08/07 16:11:02   1080s] |  -0.812|   -0.812| -698.013| -698.013|    23.07%|   0:00:01.0| 1367.4M|setup_func|  default| rf_reg[20][16]/D    |
[08/07 16:11:05   1082s] |  -0.771|   -0.771| -655.743| -655.743|    23.06%|   0:00:03.0| 1367.4M|setup_func|  default| rf_reg[20][16]/D    |
[08/07 16:11:06   1084s] |  -0.712|   -0.712| -597.026| -597.026|    23.07%|   0:00:01.0| 1367.4M|setup_func|  default| rf_reg[20][16]/D    |
[08/07 16:11:10   1087s] |  -0.596|   -0.596| -481.473| -481.473|    23.08%|   0:00:04.0| 1367.4M|setup_func|  default| rf_reg[25][4]/D     |
[08/07 16:11:13   1090s] |  -0.541|   -0.541| -426.349| -426.349|    23.10%|   0:00:03.0| 1367.4M|setup_func|  default| rf_reg[25][4]/D     |
[08/07 16:11:16   1093s] |  -0.471|   -0.471| -355.468| -355.468|    23.11%|   0:00:03.0| 1367.4M|setup_func|  default| rf_reg[25][4]/D     |
[08/07 16:11:19   1096s] |  -0.399|   -0.399| -284.590| -284.590|    23.12%|   0:00:03.0| 1367.4M|setup_func|  default| rf_reg[25][4]/D     |
[08/07 16:11:21   1099s] |  -0.331|   -0.331| -217.741| -217.741|    23.13%|   0:00:02.0| 1367.4M|setup_func|  default| rf_reg[25][4]/D     |
[08/07 16:11:24   1101s] |  -0.288|   -0.288| -174.904| -174.904|    23.15%|   0:00:03.0| 1348.4M|setup_func|  default| rf_reg[25][4]/D     |
[08/07 16:11:25   1103s] |  -0.209|   -0.209|  -98.459|  -98.459|    23.16%|   0:00:01.0| 1348.4M|setup_func|  default| rf_reg[25][4]/D     |
[08/07 16:11:28   1105s] |  -0.161|   -0.161|  -56.281|  -56.281|    23.18%|   0:00:03.0| 1348.4M|setup_func|  default| rf_reg[25][4]/D     |
[08/07 16:11:30   1108s] |  -0.094|   -0.094|  -12.640|  -12.640|    23.20%|   0:00:02.0| 1348.4M|setup_func|  default| rf_reg[25][4]/D     |
[08/07 16:11:32   1109s] |  -0.034|   -0.034|   -0.541|   -0.541|    23.21%|   0:00:02.0| 1348.4M|setup_func|  default| rf_reg[25][4]/D     |
[08/07 16:11:34   1112s] |   0.007|    0.007|    0.000|    0.000|    23.22%|   0:00:02.0| 1348.4M|setup_func|  default| rf_reg[25][4]/D     |
[08/07 16:11:36   1113s] |   0.017|    0.017|    0.000|    0.000|    23.23%|   0:00:02.0| 1348.4M|setup_func|  default| rf_reg[25][4]/D     |
[08/07 16:11:36   1114s] |   0.047|    0.047|    0.000|    0.000|    23.23%|   0:00:00.0| 1348.4M|setup_func|  default| rf_reg[25][4]/D     |
[08/07 16:11:38   1116s] |   0.056|    0.056|    0.000|    0.000|    23.25%|   0:00:02.0| 1348.4M|setup_func|  default| rf_reg[25][4]/D     |
[08/07 16:11:41   1118s] |   0.118|    0.118|    0.000|    0.000|    23.25%|   0:00:03.0| 1348.4M|setup_func|  default| rf_reg[25][4]/D     |
[08/07 16:11:41   1118s] |   0.118|    0.118|    0.000|    0.000|    23.25%|   0:00:00.0| 1348.4M|setup_func|  default| rf_reg[25][4]/D     |
[08/07 16:11:41   1118s] +--------+---------+---------+---------+----------+------------+--------+----------+---------+---------------------+
[08/07 16:11:41   1118s] 
[08/07 16:11:41   1118s] *** Finish Core Optimize Step (cpu=0:00:47.5 real=0:00:48.0 mem=1348.4M) ***
[08/07 16:11:41   1118s] 
[08/07 16:11:41   1118s] *** Finished Optimize Step Cumulative (cpu=0:04:52 real=0:04:53 mem=1348.4M) ***
[08/07 16:11:41   1118s] OptDebug: End of Optimizer WNS Pass 0:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.118|0.000|
|reg2reg   |0.329|0.000|
|HEPG      |0.329|0.000|
|All Paths |0.118|0.000|
+----------+-----+-----+

[08/07 16:11:41   1118s] ** GigaOpt Optimizer WNS Slack 0.118 TNS Slack 0.000 Density 23.25
[08/07 16:11:41   1118s] Placement Snapshot: Density distribution:
[08/07 16:11:41   1118s] [1.00 -  +++]: 191 (47.75%)
[08/07 16:11:41   1118s] [0.95 - 1.00]: 11 (2.75%)
[08/07 16:11:41   1118s] [0.90 - 0.95]: 3 (0.75%)
[08/07 16:11:41   1118s] [0.85 - 0.90]: 8 (2.00%)
[08/07 16:11:41   1118s] [0.80 - 0.85]: 0 (0.00%)
[08/07 16:11:41   1118s] [0.75 - 0.80]: 6 (1.50%)
[08/07 16:11:41   1118s] [0.70 - 0.75]: 15 (3.75%)
[08/07 16:11:41   1118s] [0.65 - 0.70]: 12 (3.00%)
[08/07 16:11:41   1118s] [0.60 - 0.65]: 40 (10.00%)
[08/07 16:11:41   1118s] [0.55 - 0.60]: 46 (11.50%)
[08/07 16:11:41   1118s] [0.50 - 0.55]: 39 (9.75%)
[08/07 16:11:41   1118s] [0.45 - 0.50]: 21 (5.25%)
[08/07 16:11:41   1118s] [0.40 - 0.45]: 7 (1.75%)
[08/07 16:11:41   1118s] [0.35 - 0.40]: 1 (0.25%)
[08/07 16:11:41   1118s] [0.30 - 0.35]: 0 (0.00%)
[08/07 16:11:41   1118s] [0.25 - 0.30]: 0 (0.00%)
[08/07 16:11:41   1118s] [0.20 - 0.25]: 0 (0.00%)
[08/07 16:11:41   1118s] [0.15 - 0.20]: 0 (0.00%)
[08/07 16:11:41   1118s] [0.10 - 0.15]: 0 (0.00%)
[08/07 16:11:41   1118s] [0.05 - 0.10]: 0 (0.00%)
[08/07 16:11:41   1118s] [0.00 - 0.05]: 0 (0.00%)
[08/07 16:11:41   1118s] Begin: Area Reclaim Optimization
[08/07 16:11:41   1118s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:18:38.6/0:18:52.2 (1.0), mem = 1348.4M
[08/07 16:11:41   1118s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1348.4M
[08/07 16:11:41   1118s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1348.4M
[08/07 16:11:41   1118s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 23.25
[08/07 16:11:41   1118s] +----------+---------+--------+--------+------------+--------+
[08/07 16:11:41   1118s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[08/07 16:11:41   1118s] +----------+---------+--------+--------+------------+--------+
[08/07 16:11:41   1118s] |    23.25%|        -|   0.000|   0.000|   0:00:00.0| 1348.4M|
[08/07 16:11:41   1118s] #optDebug: <stH: 30.0000 MiSeL: 233.8170>
[08/07 16:11:46   1123s] |    23.14%|      159|  -0.050|  -1.324|   0:00:05.0| 1348.4M|
[08/07 16:11:46   1123s] |    23.14%|        0|  -0.050|  -1.324|   0:00:00.0| 1348.4M|
[08/07 16:11:46   1123s] +----------+---------+--------+--------+------------+--------+
[08/07 16:11:46   1123s] Reclaim Optimization End WNS Slack -0.050  TNS Slack -1.324 Density 23.14
[08/07 16:11:46   1123s] 
[08/07 16:11:46   1123s] ** Summary: Restruct = 0 Buffer Deletion = 161 Declone = 13 Resize = 0 **
[08/07 16:11:46   1123s] --------------------------------------------------------------
[08/07 16:11:46   1123s] |                                   | Total     | Sequential |
[08/07 16:11:46   1123s] --------------------------------------------------------------
[08/07 16:11:46   1123s] | Num insts resized                 |       0  |       0    |
[08/07 16:11:46   1123s] | Num insts undone                  |       0  |       0    |
[08/07 16:11:46   1123s] | Num insts Downsized               |       0  |       0    |
[08/07 16:11:46   1123s] | Num insts Samesized               |       0  |       0    |
[08/07 16:11:46   1123s] | Num insts Upsized                 |       0  |       0    |
[08/07 16:11:46   1123s] | Num multiple commits+uncommits    |       0  |       -    |
[08/07 16:11:46   1123s] --------------------------------------------------------------
[08/07 16:11:46   1123s] End: Core Area Reclaim Optimization (cpu = 0:00:05.4) (real = 0:00:05.0) **
[08/07 16:11:46   1123s] *** AreaOpt [finish] : cpu/real = 0:00:05.4/0:00:05.4 (1.0), totSession cpu/real = 0:18:44.0/0:18:57.6 (1.0), mem = 1348.4M
[08/07 16:11:46   1123s] 
[08/07 16:11:46   1123s] =============================================================================================
[08/07 16:11:46   1123s]  Step TAT Report for AreaOpt #2
[08/07 16:11:46   1123s] =============================================================================================
[08/07 16:11:46   1123s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/07 16:11:46   1123s] ---------------------------------------------------------------------------------------------
[08/07 16:11:46   1123s] [ SlackTraversorInit     ]      1   0:00:00.1  (   2.7 % )     0:00:00.1 /  0:00:00.2    1.0
[08/07 16:11:46   1123s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/07 16:11:46   1123s] [ OptSingleIteration     ]      2   0:00:00.1  (   1.0 % )     0:00:04.9 /  0:00:04.9    1.0
[08/07 16:11:46   1123s] [ OptGetWeight           ]    225   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.4
[08/07 16:11:46   1123s] [ OptEval                ]    225   0:00:01.2  (  22.4 % )     0:00:01.2 /  0:00:01.3    1.0
[08/07 16:11:46   1123s] [ OptCommit              ]    225   0:00:00.1  (   1.7 % )     0:00:00.1 /  0:00:00.1    0.7
[08/07 16:11:46   1123s] [ IncrTimingUpdate       ]     67   0:00:03.0  (  55.7 % )     0:00:03.0 /  0:00:03.0    1.0
[08/07 16:11:46   1123s] [ PostCommitDelayUpdate  ]    225   0:00:00.1  (   1.2 % )     0:00:00.5 /  0:00:00.5    1.0
[08/07 16:11:46   1123s] [ IncrDelayCalc          ]    215   0:00:00.4  (   8.0 % )     0:00:00.4 /  0:00:00.5    1.1
[08/07 16:11:46   1123s] [ MISC                   ]          0:00:00.4  (   7.0 % )     0:00:00.4 /  0:00:00.4    1.0
[08/07 16:11:46   1123s] ---------------------------------------------------------------------------------------------
[08/07 16:11:46   1123s]  AreaOpt #2 TOTAL                   0:00:05.4  ( 100.0 % )     0:00:05.4 /  0:00:05.4    1.0
[08/07 16:11:46   1123s] ---------------------------------------------------------------------------------------------
[08/07 16:11:46   1123s] 
[08/07 16:11:46   1123s] End: Area Reclaim Optimization (cpu=0:00:05, real=0:00:05, mem=1348.41M, totSessionCpu=0:18:44).
[08/07 16:11:46   1123s] Placement Snapshot: Density distribution:
[08/07 16:11:46   1123s] [1.00 -  +++]: 191 (47.75%)
[08/07 16:11:46   1123s] [0.95 - 1.00]: 11 (2.75%)
[08/07 16:11:46   1123s] [0.90 - 0.95]: 3 (0.75%)
[08/07 16:11:46   1123s] [0.85 - 0.90]: 8 (2.00%)
[08/07 16:11:46   1123s] [0.80 - 0.85]: 0 (0.00%)
[08/07 16:11:46   1123s] [0.75 - 0.80]: 7 (1.75%)
[08/07 16:11:46   1123s] [0.70 - 0.75]: 15 (3.75%)
[08/07 16:11:46   1123s] [0.65 - 0.70]: 12 (3.00%)
[08/07 16:11:46   1123s] [0.60 - 0.65]: 39 (9.75%)
[08/07 16:11:46   1123s] [0.55 - 0.60]: 47 (11.75%)
[08/07 16:11:46   1123s] [0.50 - 0.55]: 42 (10.50%)
[08/07 16:11:46   1123s] [0.45 - 0.50]: 18 (4.50%)
[08/07 16:11:46   1123s] [0.40 - 0.45]: 6 (1.50%)
[08/07 16:11:46   1123s] [0.35 - 0.40]: 1 (0.25%)
[08/07 16:11:46   1123s] [0.30 - 0.35]: 0 (0.00%)
[08/07 16:11:46   1123s] [0.25 - 0.30]: 0 (0.00%)
[08/07 16:11:46   1123s] [0.20 - 0.25]: 0 (0.00%)
[08/07 16:11:46   1123s] [0.15 - 0.20]: 0 (0.00%)
[08/07 16:11:46   1123s] [0.10 - 0.15]: 0 (0.00%)
[08/07 16:11:46   1123s] [0.05 - 0.10]: 0 (0.00%)
[08/07 16:11:46   1123s] [0.00 - 0.05]: 0 (0.00%)
[08/07 16:11:46   1123s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.18149.2
[08/07 16:11:46   1124s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1348.4M
[08/07 16:11:46   1124s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.050, REAL:0.052, MEM:1348.4M
[08/07 16:11:46   1124s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1348.4M
[08/07 16:11:46   1124s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1348.4M
[08/07 16:11:46   1124s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1348.4M
[08/07 16:11:46   1124s] OPERPROF:       Starting CMU at level 4, MEM:1348.4M
[08/07 16:11:46   1124s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.002, MEM:1348.4M
[08/07 16:11:46   1124s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.020, REAL:0.023, MEM:1348.4M
[08/07 16:11:46   1124s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.060, REAL:0.051, MEM:1348.4M
[08/07 16:11:46   1124s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.060, REAL:0.051, MEM:1348.4M
[08/07 16:11:46   1124s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.18149.5
[08/07 16:11:46   1124s] OPERPROF: Starting RefinePlace at level 1, MEM:1348.4M
[08/07 16:11:46   1124s] *** Starting refinePlace (0:18:44 mem=1348.4M) ***
[08/07 16:11:46   1124s] Total net bbox length = 5.812e+06 (2.821e+06 2.991e+06) (ext = 1.244e+06)
[08/07 16:11:46   1124s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/07 16:11:46   1124s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1348.4M
[08/07 16:11:46   1124s] Starting refinePlace ...
[08/07 16:11:46   1124s] ** Cut row section cpu time 0:00:00.0.
[08/07 16:11:46   1124s]    Spread Effort: high, pre-route mode, useDDP on.
[08/07 16:11:47   1124s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.8, real=0:00:01.0, mem=1353.9MB) @(0:18:44 - 0:18:45).
[08/07 16:11:47   1124s] Move report: preRPlace moves 5811 insts, mean move: 4.90 um, max move: 49.20 um
[08/07 16:11:47   1124s] 	Max move on inst (FE_RC_1853_0): (3652.80, 3522.00) --> (3672.00, 3552.00)
[08/07 16:11:47   1124s] 	Length: 4 sites, height: 1 rows, site name: core, cell type: AND2X2
[08/07 16:11:47   1124s] wireLenOptFixPriorityInst 0 inst fixed
[08/07 16:11:47   1125s] 
[08/07 16:11:47   1125s] Running Spiral with 1 thread in Normal Mode  fetchWidth=81 
[08/07 16:11:48   1125s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/07 16:11:48   1125s] [CPU] RefinePlace/Legalization (cpu=0:00:00.5, real=0:00:01.0, mem=1353.9MB) @(0:18:45 - 0:18:45).
[08/07 16:11:48   1125s] Move report: Detail placement moves 5811 insts, mean move: 4.90 um, max move: 49.20 um
[08/07 16:11:48   1125s] 	Max move on inst (FE_RC_1853_0): (3652.80, 3522.00) --> (3672.00, 3552.00)
[08/07 16:11:48   1125s] 	Runtime: CPU: 0:00:01.3 REAL: 0:00:02.0 MEM: 1353.9MB
[08/07 16:11:48   1125s] Statistics of distance of Instance movement in refine placement:
[08/07 16:11:48   1125s]   maximum (X+Y) =        49.20 um
[08/07 16:11:48   1125s]   inst (FE_RC_1853_0) with max move: (3652.8, 3522) -> (3672, 3552)
[08/07 16:11:48   1125s]   mean    (X+Y) =         4.90 um
[08/07 16:11:48   1125s] Summary Report:
[08/07 16:11:48   1125s] Instances move: 5811 (out of 27835 movable)
[08/07 16:11:48   1125s] Instances flipped: 0
[08/07 16:11:48   1125s] Mean displacement: 4.90 um
[08/07 16:11:48   1125s] Max displacement: 49.20 um (Instance: FE_RC_1853_0) (3652.8, 3522) -> (3672, 3552)
[08/07 16:11:48   1125s] 	Length: 4 sites, height: 1 rows, site name: core, cell type: AND2X2
[08/07 16:11:48   1125s] Total instances moved : 5811
[08/07 16:11:48   1125s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:1.260, REAL:1.262, MEM:1353.9M
[08/07 16:11:48   1125s] Total net bbox length = 5.830e+06 (2.837e+06 2.993e+06) (ext = 1.244e+06)
[08/07 16:11:48   1125s] Runtime: CPU: 0:00:01.3 REAL: 0:00:02.0 MEM: 1353.9MB
[08/07 16:11:48   1125s] [CPU] RefinePlace/total (cpu=0:00:01.3, real=0:00:02.0, mem=1353.9MB) @(0:18:44 - 0:18:45).
[08/07 16:11:48   1125s] *** Finished refinePlace (0:18:45 mem=1353.9M) ***
[08/07 16:11:48   1125s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.18149.5
[08/07 16:11:48   1125s] OPERPROF: Finished RefinePlace at level 1, CPU:1.310, REAL:1.313, MEM:1353.9M
[08/07 16:11:48   1125s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1353.9M
[08/07 16:11:48   1125s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.050, REAL:0.050, MEM:1353.9M
[08/07 16:11:48   1125s] *** maximum move = 49.20 um ***
[08/07 16:11:48   1125s] *** Finished re-routing un-routed nets (1353.9M) ***
[08/07 16:11:48   1125s] OPERPROF: Starting DPlace-Init at level 1, MEM:1353.9M
[08/07 16:11:48   1125s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1353.9M
[08/07 16:11:48   1125s] OPERPROF:     Starting CMU at level 3, MEM:1353.9M
[08/07 16:11:48   1125s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.002, MEM:1353.9M
[08/07 16:11:48   1125s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.023, MEM:1353.9M
[08/07 16:11:48   1125s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.051, MEM:1353.9M
[08/07 16:11:48   1125s] 
[08/07 16:11:48   1125s] *** Finish Physical Update (cpu=0:00:01.9 real=0:00:02.0 mem=1353.9M) ***
[08/07 16:11:48   1125s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.18149.2
[08/07 16:11:48   1125s] ** GigaOpt Optimizer WNS Slack -0.050 TNS Slack -1.324 Density 23.14
[08/07 16:11:48   1126s] Skipped Place ECO bump recovery (WNS opt)
[08/07 16:11:48   1126s] Optimizer WNS Pass 1
[08/07 16:11:48   1126s] OptDebug: Start of Optimizer WNS Pass 1:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.050|-1.324|
|reg2reg   |-0.017|-0.168|
|HEPG      |-0.017|-0.168|
|All Paths |-0.050|-1.324|
+----------+------+------+

[08/07 16:11:48   1126s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1353.9M
[08/07 16:11:48   1126s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1353.9M
[08/07 16:11:48   1126s] Active Path Group: reg2reg  
[08/07 16:11:48   1126s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+---------------------+
[08/07 16:11:48   1126s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|      End Point      |
[08/07 16:11:48   1126s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+---------------------+
[08/07 16:11:48   1126s] |  -0.017|   -0.050|  -0.168|   -1.324|    23.14%|   0:00:00.0| 1353.9M|setup_func|  reg2reg| rf_reg[25][4]/D     |
[08/07 16:11:50   1128s] |   0.136|   -0.013|   0.000|   -0.078|    23.15%|   0:00:02.0| 1353.9M|setup_func|  reg2reg| rf_reg[24][14]/D    |
[08/07 16:11:50   1128s] |   0.136|   -0.013|   0.000|   -0.078|    23.15%|   0:00:00.0| 1353.9M|setup_func|  reg2reg| rf_reg[24][14]/D    |
[08/07 16:11:50   1128s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+---------------------+
[08/07 16:11:50   1128s] 
[08/07 16:11:50   1128s] *** Finish Core Optimize Step (cpu=0:00:02.0 real=0:00:02.0 mem=1353.9M) ***
[08/07 16:11:50   1128s] Active Path Group: default 
[08/07 16:11:50   1128s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+---------------------+
[08/07 16:11:50   1128s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|      End Point      |
[08/07 16:11:50   1128s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+---------------------+
[08/07 16:11:50   1128s] |  -0.013|   -0.013|  -0.078|   -0.078|    23.15%|   0:00:00.0| 1353.9M|setup_func|  default| rf_reg[24][14]/D    |
[08/07 16:11:57   1134s] |   0.068|    0.068|   0.000|    0.000|    23.14%|   0:00:07.0| 1353.9M|setup_func|  default| rf_reg[24][14]/D    |
[08/07 16:12:02   1139s] |   0.102|    0.102|   0.000|    0.000|    23.15%|   0:00:05.0| 1430.2M|setup_func|  default| rf_reg[24][14]/D    |
[08/07 16:12:02   1139s] |   0.102|    0.102|   0.000|    0.000|    23.15%|   0:00:00.0| 1430.2M|setup_func|  default| rf_reg[24][14]/D    |
[08/07 16:12:02   1139s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+---------------------+
[08/07 16:12:02   1139s] 
[08/07 16:12:02   1139s] *** Finish Core Optimize Step (cpu=0:00:11.7 real=0:00:12.0 mem=1430.2M) ***
[08/07 16:12:02   1139s] 
[08/07 16:12:02   1139s] *** Finished Optimize Step Cumulative (cpu=0:00:13.7 real=0:00:14.0 mem=1430.2M) ***
[08/07 16:12:02   1139s] OptDebug: End of Optimizer WNS Pass 1:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.102|0.000|
|reg2reg   |0.176|0.000|
|HEPG      |0.176|0.000|
|All Paths |0.102|0.000|
+----------+-----+-----+

[08/07 16:12:02   1139s] ** GigaOpt Optimizer WNS Slack 0.102 TNS Slack 0.000 Density 23.15
[08/07 16:12:02   1139s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.18149.3
[08/07 16:12:02   1139s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1430.2M
[08/07 16:12:02   1139s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.060, REAL:0.052, MEM:1430.2M
[08/07 16:12:02   1139s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1430.2M
[08/07 16:12:02   1139s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1430.2M
[08/07 16:12:02   1139s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1430.2M
[08/07 16:12:02   1139s] OPERPROF:       Starting CMU at level 4, MEM:1430.2M
[08/07 16:12:02   1139s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.002, MEM:1430.2M
[08/07 16:12:02   1139s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.020, REAL:0.024, MEM:1430.2M
[08/07 16:12:02   1139s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.050, REAL:0.053, MEM:1430.2M
[08/07 16:12:02   1139s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.050, REAL:0.053, MEM:1430.2M
[08/07 16:12:02   1139s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.18149.6
[08/07 16:12:02   1139s] OPERPROF: Starting RefinePlace at level 1, MEM:1430.2M
[08/07 16:12:02   1139s] *** Starting refinePlace (0:19:00 mem=1430.2M) ***
[08/07 16:12:02   1139s] Total net bbox length = 5.835e+06 (2.840e+06 2.995e+06) (ext = 1.244e+06)
[08/07 16:12:02   1140s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/07 16:12:02   1140s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1430.2M
[08/07 16:12:02   1140s] Starting refinePlace ...
[08/07 16:12:02   1140s]   Spread Effort: high, pre-route mode, useDDP on.
[08/07 16:12:02   1140s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=1430.2MB) @(0:19:00 - 0:19:00).
[08/07 16:12:02   1140s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/07 16:12:02   1140s] wireLenOptFixPriorityInst 0 inst fixed
[08/07 16:12:02   1140s] 
[08/07 16:12:02   1140s] Running Spiral with 1 thread in Normal Mode  fetchWidth=81 
[08/07 16:12:03   1140s] Move report: legalization moves 34 insts, mean move: 10.55 um, max move: 32.40 um
[08/07 16:12:03   1140s] 	Max move on inst (FE_OCPC5700_n7543): (3672.00, 3552.00) --> (3674.40, 3582.00)
[08/07 16:12:03   1140s] [CPU] RefinePlace/Legalization (cpu=0:00:00.5, real=0:00:01.0, mem=1430.2MB) @(0:19:00 - 0:19:01).
[08/07 16:12:03   1140s] Move report: Detail placement moves 34 insts, mean move: 10.55 um, max move: 32.40 um
[08/07 16:12:03   1140s] 	Max move on inst (FE_OCPC5700_n7543): (3672.00, 3552.00) --> (3674.40, 3582.00)
[08/07 16:12:03   1140s] 	Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 1430.2MB
[08/07 16:12:03   1140s] Statistics of distance of Instance movement in refine placement:
[08/07 16:12:03   1140s]   maximum (X+Y) =        32.40 um
[08/07 16:12:03   1140s]   inst (FE_OCPC5700_n7543) with max move: (3672, 3552) -> (3674.4, 3582)
[08/07 16:12:03   1140s]   mean    (X+Y) =        10.55 um
[08/07 16:12:03   1140s] Summary Report:
[08/07 16:12:03   1140s] Instances move: 34 (out of 27837 movable)
[08/07 16:12:03   1140s] Instances flipped: 0
[08/07 16:12:03   1140s] Mean displacement: 10.55 um
[08/07 16:12:03   1140s] Max displacement: 32.40 um (Instance: FE_OCPC5700_n7543) (3672, 3552) -> (3674.4, 3582)
[08/07 16:12:03   1140s] 	Length: 3 sites, height: 1 rows, site name: core, cell type: BUFX2
[08/07 16:12:03   1140s] Total instances moved : 34
[08/07 16:12:03   1140s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.620, REAL:0.618, MEM:1430.2M
[08/07 16:12:03   1140s] Total net bbox length = 5.835e+06 (2.840e+06 2.995e+06) (ext = 1.244e+06)
[08/07 16:12:03   1140s] Runtime: CPU: 0:00:00.7 REAL: 0:00:01.0 MEM: 1430.2MB
[08/07 16:12:03   1140s] [CPU] RefinePlace/total (cpu=0:00:00.7, real=0:00:01.0, mem=1430.2MB) @(0:19:00 - 0:19:01).
[08/07 16:12:03   1140s] *** Finished refinePlace (0:19:01 mem=1430.2M) ***
[08/07 16:12:03   1140s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.18149.6
[08/07 16:12:03   1140s] OPERPROF: Finished RefinePlace at level 1, CPU:0.670, REAL:0.673, MEM:1430.2M
[08/07 16:12:03   1140s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1430.2M
[08/07 16:12:03   1140s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.060, REAL:0.055, MEM:1430.2M
[08/07 16:12:03   1140s] *** maximum move = 32.40 um ***
[08/07 16:12:03   1140s] *** Finished re-routing un-routed nets (1430.2M) ***
[08/07 16:12:03   1140s] OPERPROF: Starting DPlace-Init at level 1, MEM:1430.2M
[08/07 16:12:03   1140s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1430.2M
[08/07 16:12:03   1140s] OPERPROF:     Starting CMU at level 3, MEM:1430.2M
[08/07 16:12:03   1140s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:1430.2M
[08/07 16:12:03   1140s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.024, MEM:1430.2M
[08/07 16:12:03   1140s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.055, MEM:1430.2M
[08/07 16:12:03   1141s] 
[08/07 16:12:03   1141s] *** Finish Physical Update (cpu=0:00:01.3 real=0:00:01.0 mem=1430.2M) ***
[08/07 16:12:03   1141s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.18149.3
[08/07 16:12:03   1141s] ** GigaOpt Optimizer WNS Slack 0.102 TNS Slack 0.000 Density 23.15
[08/07 16:12:03   1141s] OptDebug: End of Setup Fixing:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.102|0.000|
|reg2reg   |0.176|0.000|
|HEPG      |0.176|0.000|
|All Paths |0.102|0.000|
+----------+-----+-----+

[08/07 16:12:03   1141s] 
[08/07 16:12:03   1141s] *** Finish pre-CTS Setup Fixing (cpu=0:05:15 real=0:05:16 mem=1430.2M) ***
[08/07 16:12:03   1141s] 
[08/07 16:12:03   1141s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.18149.2
[08/07 16:12:03   1141s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1411.2M
[08/07 16:12:03   1141s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.050, REAL:0.053, MEM:1411.2M
[08/07 16:12:03   1141s] TotalInstCnt at PhyDesignMc Destruction: 27,837
[08/07 16:12:03   1141s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.18149.9
[08/07 16:12:03   1141s] *** SetupOpt [finish] : cpu/real = 0:05:16.6/0:05:17.7 (1.0), totSession cpu/real = 0:19:01.3/0:19:14.9 (1.0), mem = 1411.2M
[08/07 16:12:03   1141s] 
[08/07 16:12:03   1141s] =============================================================================================
[08/07 16:12:03   1141s]  Step TAT Report for WnsOpt #1
[08/07 16:12:03   1141s] =============================================================================================
[08/07 16:12:03   1141s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/07 16:12:03   1141s] ---------------------------------------------------------------------------------------------
[08/07 16:12:03   1141s] [ AreaOpt                ]      1   0:00:00.4  (   0.1 % )     0:00:05.4 /  0:00:05.4    1.0
[08/07 16:12:03   1141s] [ RefinePlace            ]      2   0:00:03.1  (   1.0 % )     0:00:03.1 /  0:00:03.1    1.0
[08/07 16:12:03   1141s] [ SlackTraversorInit     ]      4   0:00:00.6  (   0.2 % )     0:00:00.6 /  0:00:00.6    1.0
[08/07 16:12:03   1141s] [ LibAnalyzerInit        ]      1   0:00:00.2  (   0.0 % )     0:00:00.2 /  0:00:00.2    1.0
[08/07 16:12:03   1141s] [ PowerInterfaceInit     ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/07 16:12:03   1141s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   0.1 % )     0:00:00.2 /  0:00:00.2    1.0
[08/07 16:12:03   1141s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.0 % )     0:00:00.2 /  0:00:00.2    1.0
[08/07 16:12:03   1141s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/07 16:12:03   1141s] [ TransformInit          ]      1   0:00:01.3  (   0.4 % )     0:00:01.3 /  0:00:01.3    1.0
[08/07 16:12:03   1141s] [ OptSingleIteration     ]    174   0:00:00.7  (   0.2 % )     0:05:08.7 /  0:05:07.7    1.0
[08/07 16:12:03   1141s] [ OptGetWeight           ]    397   0:00:02.9  (   0.9 % )     0:00:02.9 /  0:00:03.0    1.0
[08/07 16:12:03   1141s] [ OptEval                ]    397   0:03:32.8  (  67.0 % )     0:03:32.8 /  0:03:32.6    1.0
[08/07 16:12:03   1141s] [ OptCommit              ]    397   0:00:03.1  (   1.0 % )     0:00:03.1 /  0:00:03.0    1.0
[08/07 16:12:03   1141s] [ IncrTimingUpdate       ]    251   0:01:07.0  (  21.1 % )     0:01:07.0 /  0:01:06.8    1.0
[08/07 16:12:03   1141s] [ PostCommitDelayUpdate  ]    399   0:00:01.5  (   0.5 % )     0:00:13.5 /  0:00:13.2    1.0
[08/07 16:12:03   1141s] [ IncrDelayCalc          ]   1435   0:00:11.9  (   3.8 % )     0:00:11.9 /  0:00:11.9    1.0
[08/07 16:12:03   1141s] [ SetupOptGetWorkingSet  ]    507   0:00:04.4  (   1.4 % )     0:00:04.4 /  0:00:04.4    1.0
[08/07 16:12:03   1141s] [ SetupOptGetActiveNode  ]    507   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.2
[08/07 16:12:03   1141s] [ SetupOptSlackGraph     ]    172   0:00:04.2  (   1.3 % )     0:00:04.2 /  0:00:04.1    1.0
[08/07 16:12:03   1141s] [ MISC                   ]          0:00:03.2  (   1.0 % )     0:00:03.2 /  0:00:03.1    1.0
[08/07 16:12:03   1141s] ---------------------------------------------------------------------------------------------
[08/07 16:12:03   1141s]  WnsOpt #1 TOTAL                    0:05:17.7  ( 100.0 % )     0:05:17.7 /  0:05:16.6    1.0
[08/07 16:12:03   1141s] ---------------------------------------------------------------------------------------------
[08/07 16:12:03   1141s] 
[08/07 16:12:03   1141s] End: GigaOpt Optimization in WNS mode
[08/07 16:12:03   1141s] *** Timing Is met
[08/07 16:12:03   1141s] *** Check timing (0:00:00.0)
[08/07 16:12:04   1141s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -ensureOneAreaReclaim -force -svrReclaim -rtrShortNets -preCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[08/07 16:12:04   1141s] Info: 1 clock net  excluded from IPO operation.
[08/07 16:12:04   1141s] ### Creating LA Mngr. totSessionCpu=0:19:02 mem=1290.2M
[08/07 16:12:04   1141s] ### Creating LA Mngr, finished. totSessionCpu=0:19:02 mem=1290.2M
[08/07 16:12:04   1141s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[08/07 16:12:04   1141s] ### Creating PhyDesignMc. totSessionCpu=0:19:02 mem=1309.2M
[08/07 16:12:04   1141s] OPERPROF: Starting DPlace-Init at level 1, MEM:1309.2M
[08/07 16:12:04   1141s] z: 2, totalTracks: 1
[08/07 16:12:04   1141s] #spOpts: N=250 minPadR=1.1 mergeVia=F 
[08/07 16:12:04   1141s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1309.2M
[08/07 16:12:04   1141s] OPERPROF:     Starting CMU at level 3, MEM:1309.2M
[08/07 16:12:04   1141s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:1309.2M
[08/07 16:12:04   1141s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.016, MEM:1309.2M
[08/07 16:12:04   1141s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1309.2MB).
[08/07 16:12:04   1141s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.046, MEM:1309.2M
[08/07 16:12:04   1141s] TotalInstCnt at PhyDesignMc Initialization: 27,837
[08/07 16:12:04   1141s] ### Creating PhyDesignMc, finished. totSessionCpu=0:19:02 mem=1309.2M
[08/07 16:12:04   1141s] Begin: Area Reclaim Optimization
[08/07 16:12:04   1141s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:19:01.7/0:19:15.4 (1.0), mem = 1309.2M
[08/07 16:12:04   1141s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.18149.10
[08/07 16:12:04   1141s] ### Creating RouteCongInterface, started
[08/07 16:12:04   1141s] 
[08/07 16:12:04   1141s] #optDebug: {2, 0.429, 0.8500} {3, 0.429, 0.8500} 
[08/07 16:12:04   1141s] 
[08/07 16:12:04   1141s] #optDebug: {0, 1.200}
[08/07 16:12:04   1141s] ### Creating RouteCongInterface, finished
[08/07 16:12:04   1141s] ### Creating LA Mngr. totSessionCpu=0:19:02 mem=1309.2M
[08/07 16:12:04   1141s] ### Creating LA Mngr, finished. totSessionCpu=0:19:02 mem=1309.2M
[08/07 16:12:04   1141s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1309.2M
[08/07 16:12:04   1141s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1309.2M
[08/07 16:12:04   1142s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 23.15
[08/07 16:12:04   1142s] +----------+---------+--------+--------+------------+--------+
[08/07 16:12:04   1142s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[08/07 16:12:04   1142s] +----------+---------+--------+--------+------------+--------+
[08/07 16:12:04   1142s] |    23.15%|        -|   0.000|   0.000|   0:00:00.0| 1309.2M|
[08/07 16:12:04   1142s] #optDebug: <stH: 30.0000 MiSeL: 233.8170>
[08/07 16:12:04   1142s] |    23.15%|        0|   0.000|   0.000|   0:00:00.0| 1309.2M|
[08/07 16:12:07   1144s] |    23.14%|       16|  -0.027|  -0.514|   0:00:03.0| 1347.4M|
[08/07 16:12:09   1147s] |    23.12%|       40|  -0.027|  -0.477|   0:00:02.0| 1347.4M|
[08/07 16:12:09   1147s] |    23.12%|        1|  -0.027|  -0.477|   0:00:00.0| 1347.4M|
[08/07 16:12:10   1147s] |    23.12%|        0|  -0.027|  -0.477|   0:00:01.0| 1347.4M|
[08/07 16:12:10   1147s] #optDebug: <stH: 30.0000 MiSeL: 233.8170>
[08/07 16:12:10   1147s] |    23.12%|        0|  -0.027|  -0.477|   0:00:00.0| 1347.4M|
[08/07 16:12:10   1147s] +----------+---------+--------+--------+------------+--------+
[08/07 16:12:10   1147s] Reclaim Optimization End WNS Slack -0.027  TNS Slack -0.477 Density 23.12
[08/07 16:12:10   1147s] 
[08/07 16:12:10   1147s] ** Summary: Restruct = 0 Buffer Deletion = 14 Declone = 4 Resize = 38 **
[08/07 16:12:10   1147s] --------------------------------------------------------------
[08/07 16:12:10   1147s] |                                   | Total     | Sequential |
[08/07 16:12:10   1147s] --------------------------------------------------------------
[08/07 16:12:10   1147s] | Num insts resized                 |      38  |       0    |
[08/07 16:12:10   1147s] | Num insts undone                  |       3  |       0    |
[08/07 16:12:10   1147s] | Num insts Downsized               |      38  |       0    |
[08/07 16:12:10   1147s] | Num insts Samesized               |       0  |       0    |
[08/07 16:12:10   1147s] | Num insts Upsized                 |       0  |       0    |
[08/07 16:12:10   1147s] | Num multiple commits+uncommits    |       0  |       -    |
[08/07 16:12:10   1147s] --------------------------------------------------------------
[08/07 16:12:10   1147s] End: Core Area Reclaim Optimization (cpu = 0:00:05.8) (real = 0:00:06.0) **
[08/07 16:12:10   1147s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1347.4M
[08/07 16:12:10   1147s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.050, REAL:0.057, MEM:1347.4M
[08/07 16:12:10   1147s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1347.4M
[08/07 16:12:10   1147s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1347.4M
[08/07 16:12:10   1147s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1347.4M
[08/07 16:12:10   1147s] OPERPROF:       Starting CMU at level 4, MEM:1347.4M
[08/07 16:12:10   1147s] OPERPROF:       Finished CMU at level 4, CPU:0.010, REAL:0.002, MEM:1347.4M
[08/07 16:12:10   1147s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.030, REAL:0.026, MEM:1347.4M
[08/07 16:12:10   1147s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:1347.4M
[08/07 16:12:10   1147s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.001, MEM:1347.4M
[08/07 16:12:10   1147s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.060, REAL:0.061, MEM:1347.4M
[08/07 16:12:10   1147s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.060, REAL:0.061, MEM:1347.4M
[08/07 16:12:10   1147s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.18149.7
[08/07 16:12:10   1147s] OPERPROF: Starting RefinePlace at level 1, MEM:1347.4M
[08/07 16:12:10   1147s] *** Starting refinePlace (0:19:08 mem=1347.4M) ***
[08/07 16:12:10   1147s] Total net bbox length = 5.832e+06 (2.839e+06 2.993e+06) (ext = 1.244e+06)
[08/07 16:12:10   1147s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/07 16:12:10   1147s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1347.4M
[08/07 16:12:10   1147s] Starting refinePlace ...
[08/07 16:12:10   1147s] 
[08/07 16:12:10   1147s] Running Spiral with 1 thread in Normal Mode  fetchWidth=81 
[08/07 16:12:10   1148s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/07 16:12:10   1148s] [CPU] RefinePlace/Legalization (cpu=0:00:00.5, real=0:00:00.0, mem=1347.4MB) @(0:19:08 - 0:19:08).
[08/07 16:12:10   1148s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/07 16:12:10   1148s] 	Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 1347.4MB
[08/07 16:12:10   1148s] Statistics of distance of Instance movement in refine placement:
[08/07 16:12:10   1148s]   maximum (X+Y) =         0.00 um
[08/07 16:12:10   1148s]   mean    (X+Y) =         0.00 um
[08/07 16:12:10   1148s] Summary Report:
[08/07 16:12:10   1148s] Instances move: 0 (out of 27819 movable)
[08/07 16:12:10   1148s] Instances flipped: 0
[08/07 16:12:10   1148s] Mean displacement: 0.00 um
[08/07 16:12:10   1148s] Max displacement: 0.00 um 
[08/07 16:12:10   1148s] Total instances moved : 0
[08/07 16:12:10   1148s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.540, REAL:0.539, MEM:1347.4M
[08/07 16:12:10   1148s] Total net bbox length = 5.832e+06 (2.839e+06 2.993e+06) (ext = 1.244e+06)
[08/07 16:12:10   1148s] Runtime: CPU: 0:00:00.6 REAL: 0:00:00.0 MEM: 1347.4MB
[08/07 16:12:10   1148s] [CPU] RefinePlace/total (cpu=0:00:00.6, real=0:00:00.0, mem=1347.4MB) @(0:19:08 - 0:19:08).
[08/07 16:12:10   1148s] *** Finished refinePlace (0:19:08 mem=1347.4M) ***
[08/07 16:12:10   1148s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.18149.7
[08/07 16:12:10   1148s] OPERPROF: Finished RefinePlace at level 1, CPU:0.600, REAL:0.598, MEM:1347.4M
[08/07 16:12:11   1148s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1347.4M
[08/07 16:12:11   1148s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.060, REAL:0.054, MEM:1347.4M
[08/07 16:12:11   1148s] *** maximum move = 0.00 um ***
[08/07 16:12:11   1148s] *** Finished re-routing un-routed nets (1347.4M) ***
[08/07 16:12:11   1148s] OPERPROF: Starting DPlace-Init at level 1, MEM:1347.4M
[08/07 16:12:11   1148s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1347.4M
[08/07 16:12:11   1148s] OPERPROF:     Starting CMU at level 3, MEM:1347.4M
[08/07 16:12:11   1148s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.002, MEM:1347.4M
[08/07 16:12:11   1148s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.021, MEM:1347.4M
[08/07 16:12:11   1148s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:1347.4M
[08/07 16:12:11   1148s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:1347.4M
[08/07 16:12:11   1148s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.052, MEM:1347.4M
[08/07 16:12:11   1148s] 
[08/07 16:12:11   1148s] *** Finish Physical Update (cpu=0:00:01.2 real=0:00:01.0 mem=1347.4M) ***
[08/07 16:12:11   1148s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.18149.10
[08/07 16:12:11   1148s] *** AreaOpt [finish] : cpu/real = 0:00:06.9/0:00:07.0 (1.0), totSession cpu/real = 0:19:08.7/0:19:22.4 (1.0), mem = 1347.4M
[08/07 16:12:11   1148s] 
[08/07 16:12:11   1148s] =============================================================================================
[08/07 16:12:11   1148s]  Step TAT Report for AreaOpt #3
[08/07 16:12:11   1148s] =============================================================================================
[08/07 16:12:11   1148s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/07 16:12:11   1148s] ---------------------------------------------------------------------------------------------
[08/07 16:12:11   1148s] [ RefinePlace            ]      1   0:00:01.2  (  17.0 % )     0:00:01.2 /  0:00:01.2    1.0
[08/07 16:12:11   1148s] [ SlackTraversorInit     ]      1   0:00:00.2  (   2.2 % )     0:00:00.2 /  0:00:00.2    1.0
[08/07 16:12:11   1148s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    4.8
[08/07 16:12:11   1148s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.9 % )     0:00:00.1 /  0:00:00.1    0.9
[08/07 16:12:11   1148s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/07 16:12:11   1148s] [ OptSingleIteration     ]      6   0:00:00.1  (   1.5 % )     0:00:04.9 /  0:00:04.8    1.0
[08/07 16:12:11   1148s] [ OptGetWeight           ]    480   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[08/07 16:12:11   1148s] [ OptEval                ]    480   0:00:01.2  (  17.0 % )     0:00:01.2 /  0:00:01.3    1.1
[08/07 16:12:11   1148s] [ OptCommit              ]    480   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.6
[08/07 16:12:11   1148s] [ IncrTimingUpdate       ]     35   0:00:03.1  (  44.9 % )     0:00:03.1 /  0:00:03.1    1.0
[08/07 16:12:11   1148s] [ PostCommitDelayUpdate  ]    484   0:00:00.1  (   0.9 % )     0:00:00.4 /  0:00:00.4    1.0
[08/07 16:12:11   1148s] [ IncrDelayCalc          ]    175   0:00:00.3  (   4.8 % )     0:00:00.3 /  0:00:00.4    1.1
[08/07 16:12:11   1148s] [ MISC                   ]          0:00:00.7  (  10.1 % )     0:00:00.7 /  0:00:00.7    1.0
[08/07 16:12:11   1148s] ---------------------------------------------------------------------------------------------
[08/07 16:12:11   1148s]  AreaOpt #3 TOTAL                   0:00:07.0  ( 100.0 % )     0:00:07.0 /  0:00:07.0    1.0
[08/07 16:12:11   1148s] ---------------------------------------------------------------------------------------------
[08/07 16:12:11   1148s] 
[08/07 16:12:11   1148s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1328.3M
[08/07 16:12:11   1148s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.060, REAL:0.056, MEM:1328.3M
[08/07 16:12:11   1148s] TotalInstCnt at PhyDesignMc Destruction: 27,819
[08/07 16:12:11   1148s] End: Area Reclaim Optimization (cpu=0:00:07, real=0:00:07, mem=1290.33M, totSessionCpu=0:19:09).
[08/07 16:12:11   1149s] GigaOpt: WNS changes during reclaim: 0.000 -> -0.027 (bump 0.027, threshold 0.928) 1
[08/07 16:12:11   1149s] GigaOpt: TNS changes during reclaim: 0.000 -> -0.477 (bump 0.0, threshold 2.0) 0
[08/07 16:12:11   1149s] GigaOpt: TNS changes during reclaim: 0.000 -> -0.477 (bump 0.477, threshold 464.0) 0
[08/07 16:12:11   1149s] GigaOpt: TNS changes during reclaim: 0.000 -> -0.477 (bump 0.0, threshold 2.0) 0
[08/07 16:12:11   1149s] GigaOpt: TNS changes during reclaim: 0.000 -> -0.477 (bump 0.477, threshold 464.0) 0
[08/07 16:12:11   1149s] Begin: GigaOpt postEco DRV Optimization
[08/07 16:12:11   1149s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -maintainWNS -preCTS
[08/07 16:12:11   1149s] Info: 1 clock net  excluded from IPO operation.
[08/07 16:12:11   1149s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:19:09.2/0:19:22.9 (1.0), mem = 1290.3M
[08/07 16:12:11   1149s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.18149.11
[08/07 16:12:11   1149s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[08/07 16:12:11   1149s] ### Creating PhyDesignMc. totSessionCpu=0:19:09 mem=1290.3M
[08/07 16:12:11   1149s] OPERPROF: Starting DPlace-Init at level 1, MEM:1290.3M
[08/07 16:12:11   1149s] z: 2, totalTracks: 1
[08/07 16:12:11   1149s] #spOpts: N=250 minPadR=1.1 mergeVia=F 
[08/07 16:12:11   1149s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1290.3M
[08/07 16:12:11   1149s] OPERPROF:     Starting CMU at level 3, MEM:1290.3M
[08/07 16:12:11   1149s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:1290.3M
[08/07 16:12:11   1149s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.015, MEM:1290.3M
[08/07 16:12:11   1149s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1290.3MB).
[08/07 16:12:11   1149s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.045, MEM:1290.3M
[08/07 16:12:12   1149s] TotalInstCnt at PhyDesignMc Initialization: 27,819
[08/07 16:12:12   1149s] ### Creating PhyDesignMc, finished. totSessionCpu=0:19:09 mem=1290.3M
[08/07 16:12:12   1149s] ### Creating RouteCongInterface, started
[08/07 16:12:12   1149s] 
[08/07 16:12:12   1149s] #optDebug: {2, 0.429, 0.7481} {3, 0.429, 0.7481} 
[08/07 16:12:12   1149s] 
[08/07 16:12:12   1149s] #optDebug: {0, 1.200}
[08/07 16:12:12   1149s] ### Creating RouteCongInterface, finished
[08/07 16:12:12   1149s] ### Creating LA Mngr. totSessionCpu=0:19:09 mem=1290.3M
[08/07 16:12:12   1149s] ### Creating LA Mngr, finished. totSessionCpu=0:19:09 mem=1290.3M
[08/07 16:12:12   1150s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1309.4M
[08/07 16:12:12   1150s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:1309.4M
[08/07 16:12:13   1150s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[08/07 16:12:13   1150s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[08/07 16:12:13   1150s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[08/07 16:12:13   1150s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[08/07 16:12:13   1150s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[08/07 16:12:13   1150s] Info: violation cost 3.181468 (cap = 3.181468, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[08/07 16:12:13   1150s] |     0|     0|     0.00|     6|     6|    -1.84|     0|     0|     0|     0|    -0.03|    -0.48|       0|       0|       0|  23.12|          |         |
[08/07 16:12:13   1151s] Info: violation cost 2.565561 (cap = 2.565561, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[08/07 16:12:13   1151s] |     0|     0|     0.00|     2|     2|    -1.84|     0|     0|     0|     0|     0.03|     0.00|       1|       0|       4|  23.12| 0:00:00.0|  1347.6M|
[08/07 16:12:13   1151s] Info: violation cost 2.565561 (cap = 2.565561, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[08/07 16:12:14   1151s] |     0|     0|     0.00|     2|     2|    -1.84|     0|     0|     0|     0|     0.03|     0.00|       0|       0|       0|  23.12| 0:00:00.0|  1347.6M|
[08/07 16:12:14   1151s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[08/07 16:12:14   1151s] 
[08/07 16:12:14   1151s] ###############################################################################
[08/07 16:12:14   1151s] #
[08/07 16:12:14   1151s] #  Large fanout net report:  
[08/07 16:12:14   1151s] #     - there is 0 high fanout ( > 75) net in the design. (excluding clock nets)
[08/07 16:12:14   1151s] #     - current density: 23.12
[08/07 16:12:14   1151s] #
[08/07 16:12:14   1151s] #  List of high fanout nets:
[08/07 16:12:14   1151s] #
[08/07 16:12:14   1151s] ###############################################################################
[08/07 16:12:14   1151s] 
[08/07 16:12:14   1151s] 
[08/07 16:12:14   1151s] =======================================================================
[08/07 16:12:14   1151s]                 Reasons for remaining drv violations
[08/07 16:12:14   1151s] =======================================================================
[08/07 16:12:14   1151s] *info: Total 2 net(s) have violations which can't be fixed by DRV optimization.
[08/07 16:12:14   1151s] 
[08/07 16:12:14   1151s] MultiBuffering failure reasons
[08/07 16:12:14   1151s] ------------------------------------------------
[08/07 16:12:14   1151s] *info:     2 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.
[08/07 16:12:14   1151s] 
[08/07 16:12:14   1151s] 
[08/07 16:12:14   1151s] *** Finish DRV Fixing (cpu=0:00:01.1 real=0:00:02.0 mem=1347.6M) ***
[08/07 16:12:14   1151s] 
[08/07 16:12:14   1151s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1347.6M
[08/07 16:12:14   1151s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.060, REAL:0.056, MEM:1347.6M
[08/07 16:12:14   1151s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1347.6M
[08/07 16:12:14   1151s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1347.6M
[08/07 16:12:14   1151s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1347.6M
[08/07 16:12:14   1151s] OPERPROF:       Starting CMU at level 4, MEM:1347.6M
[08/07 16:12:14   1151s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.002, MEM:1347.6M
[08/07 16:12:14   1151s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.020, REAL:0.021, MEM:1347.6M
[08/07 16:12:14   1151s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:1347.6M
[08/07 16:12:14   1151s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:1347.6M
[08/07 16:12:14   1151s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.050, REAL:0.051, MEM:1347.6M
[08/07 16:12:14   1151s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.050, REAL:0.051, MEM:1347.6M
[08/07 16:12:14   1151s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.18149.8
[08/07 16:12:14   1151s] OPERPROF: Starting RefinePlace at level 1, MEM:1347.6M
[08/07 16:12:14   1151s] *** Starting refinePlace (0:19:12 mem=1347.6M) ***
[08/07 16:12:14   1151s] Total net bbox length = 5.833e+06 (2.841e+06 2.993e+06) (ext = 1.244e+06)
[08/07 16:12:14   1151s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/07 16:12:14   1151s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1347.6M
[08/07 16:12:14   1151s] Starting refinePlace ...
[08/07 16:12:14   1151s] 
[08/07 16:12:14   1151s] Running Spiral with 1 thread in Normal Mode  fetchWidth=81 
[08/07 16:12:14   1152s] Move report: legalization moves 2 insts, mean move: 4.80 um, max move: 4.80 um
[08/07 16:12:14   1152s] 	Max move on inst (FE_OCPC7224_n18358): (3249.60, 1662.00) --> (3254.40, 1662.00)
[08/07 16:12:14   1152s] [CPU] RefinePlace/Legalization (cpu=0:00:00.5, real=0:00:00.0, mem=1347.6MB) @(0:19:12 - 0:19:12).
[08/07 16:12:14   1152s] Move report: Detail placement moves 2 insts, mean move: 4.80 um, max move: 4.80 um
[08/07 16:12:14   1152s] 	Max move on inst (FE_OCPC7224_n18358): (3249.60, 1662.00) --> (3254.40, 1662.00)
[08/07 16:12:14   1152s] 	Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 1347.6MB
[08/07 16:12:14   1152s] Statistics of distance of Instance movement in refine placement:
[08/07 16:12:14   1152s]   maximum (X+Y) =         4.80 um
[08/07 16:12:14   1152s]   inst (FE_OCPC7224_n18358) with max move: (3249.6, 1662) -> (3254.4, 1662)
[08/07 16:12:14   1152s]   mean    (X+Y) =         4.80 um
[08/07 16:12:14   1152s] Summary Report:
[08/07 16:12:14   1152s] Instances move: 2 (out of 27820 movable)
[08/07 16:12:14   1152s] Instances flipped: 0
[08/07 16:12:14   1152s] Mean displacement: 4.80 um
[08/07 16:12:14   1152s] Max displacement: 4.80 um (Instance: FE_OCPC7224_n18358) (3249.6, 1662) -> (3254.4, 1662)
[08/07 16:12:14   1152s] 	Length: 3 sites, height: 1 rows, site name: core, cell type: BUFX2
[08/07 16:12:14   1152s] Total instances moved : 2
[08/07 16:12:14   1152s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.500, REAL:0.497, MEM:1347.6M
[08/07 16:12:14   1152s] Total net bbox length = 5.833e+06 (2.841e+06 2.993e+06) (ext = 1.244e+06)
[08/07 16:12:14   1152s] Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 1347.6MB
[08/07 16:12:14   1152s] [CPU] RefinePlace/total (cpu=0:00:00.5, real=0:00:00.0, mem=1347.6MB) @(0:19:12 - 0:19:12).
[08/07 16:12:14   1152s] *** Finished refinePlace (0:19:12 mem=1347.6M) ***
[08/07 16:12:14   1152s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.18149.8
[08/07 16:12:14   1152s] OPERPROF: Finished RefinePlace at level 1, CPU:0.550, REAL:0.552, MEM:1347.6M
[08/07 16:12:14   1152s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1347.6M
[08/07 16:12:14   1152s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.060, REAL:0.052, MEM:1347.6M
[08/07 16:12:14   1152s] *** maximum move = 4.80 um ***
[08/07 16:12:14   1152s] *** Finished re-routing un-routed nets (1347.6M) ***
[08/07 16:12:14   1152s] OPERPROF: Starting DPlace-Init at level 1, MEM:1347.6M
[08/07 16:12:14   1152s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1347.6M
[08/07 16:12:14   1152s] OPERPROF:     Starting CMU at level 3, MEM:1347.6M
[08/07 16:12:14   1152s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:1347.6M
[08/07 16:12:14   1152s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.023, MEM:1347.6M
[08/07 16:12:14   1152s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:1347.6M
[08/07 16:12:14   1152s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:1347.6M
[08/07 16:12:14   1152s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.054, MEM:1347.6M
[08/07 16:12:15   1152s] 
[08/07 16:12:15   1152s] *** Finish Physical Update (cpu=0:00:01.1 real=0:00:01.0 mem=1347.6M) ***
[08/07 16:12:15   1152s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1328.5M
[08/07 16:12:15   1152s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.060, REAL:0.061, MEM:1328.5M
[08/07 16:12:15   1152s] TotalInstCnt at PhyDesignMc Destruction: 27,820
[08/07 16:12:15   1152s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.18149.11
[08/07 16:12:15   1152s] *** DrvOpt [finish] : cpu/real = 0:00:03.4/0:00:03.4 (1.0), totSession cpu/real = 0:19:12.5/0:19:26.2 (1.0), mem = 1328.5M
[08/07 16:12:15   1152s] 
[08/07 16:12:15   1152s] =============================================================================================
[08/07 16:12:15   1152s]  Step TAT Report for DrvOpt #5
[08/07 16:12:15   1152s] =============================================================================================
[08/07 16:12:15   1152s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/07 16:12:15   1152s] ---------------------------------------------------------------------------------------------
[08/07 16:12:15   1152s] [ RefinePlace            ]      1   0:00:01.1  (  32.6 % )     0:00:01.1 /  0:00:01.1    1.0
[08/07 16:12:15   1152s] [ SlackTraversorInit     ]      1   0:00:00.1  (   4.3 % )     0:00:00.1 /  0:00:00.2    1.0
[08/07 16:12:15   1152s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    4.6
[08/07 16:12:15   1152s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   5.5 % )     0:00:00.2 /  0:00:00.2    1.0
[08/07 16:12:15   1152s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   1.8 % )     0:00:00.1 /  0:00:00.1    1.0
[08/07 16:12:15   1152s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/07 16:12:15   1152s] [ OptSingleIteration     ]      2   0:00:00.0  (   0.0 % )     0:00:00.4 /  0:00:00.4    1.0
[08/07 16:12:15   1152s] [ OptGetWeight           ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/07 16:12:15   1152s] [ OptEval                ]      2   0:00:00.0  (   1.4 % )     0:00:00.0 /  0:00:00.1    1.0
[08/07 16:12:15   1152s] [ OptCommit              ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[08/07 16:12:15   1152s] [ IncrTimingUpdate       ]      1   0:00:00.3  (   9.6 % )     0:00:00.3 /  0:00:00.3    1.0
[08/07 16:12:15   1152s] [ PostCommitDelayUpdate  ]      2   0:00:00.0  (   0.2 % )     0:00:00.1 /  0:00:00.1    1.0
[08/07 16:12:15   1152s] [ IncrDelayCalc          ]      9   0:00:00.1  (   1.5 % )     0:00:00.1 /  0:00:00.1    1.2
[08/07 16:12:15   1152s] [ DrvFindVioNets         ]      3   0:00:00.4  (  10.7 % )     0:00:00.4 /  0:00:00.4    1.0
[08/07 16:12:15   1152s] [ DrvComputeSummary      ]      3   0:00:00.1  (   2.7 % )     0:00:00.1 /  0:00:00.1    1.0
[08/07 16:12:15   1152s] [ MISC                   ]          0:00:01.0  (  29.4 % )     0:00:01.0 /  0:00:01.0    1.0
[08/07 16:12:15   1152s] ---------------------------------------------------------------------------------------------
[08/07 16:12:15   1152s]  DrvOpt #5 TOTAL                    0:00:03.5  ( 100.0 % )     0:00:03.5 /  0:00:03.4    1.0
[08/07 16:12:15   1152s] ---------------------------------------------------------------------------------------------
[08/07 16:12:15   1152s] 
[08/07 16:12:15   1152s] End: GigaOpt postEco DRV Optimization
[08/07 16:12:15   1152s] **INFO: Flow update: Design timing is met.
[08/07 16:12:15   1152s] **INFO: Flow update: Design timing is met.
[08/07 16:12:15   1152s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1328.5M
[08/07 16:12:15   1152s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.013, MEM:1328.5M
[08/07 16:12:15   1152s] 
[08/07 16:12:15   1152s] Active setup views:
[08/07 16:12:15   1152s]  setup_func
[08/07 16:12:15   1152s]   Dominating endpoints: 0
[08/07 16:12:15   1152s]   Dominating TNS: -0.000
[08/07 16:12:15   1152s] 
[08/07 16:12:15   1152s] Extraction called for design 'riscv' of instances=27820 and nets=28336 using extraction engine 'preRoute' .
[08/07 16:12:15   1152s] PreRoute RC Extraction called for design riscv.
[08/07 16:12:15   1152s] RC Extraction called in multi-corner(1) mode.
[08/07 16:12:15   1152s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[08/07 16:12:15   1152s] Type 'man IMPEXT-6197' for more detail.
[08/07 16:12:15   1152s] RCMode: PreRoute
[08/07 16:12:15   1152s]       RC Corner Indexes            0   
[08/07 16:12:15   1152s] Capacitance Scaling Factor   : 1.00000 
[08/07 16:12:15   1152s] Resistance Scaling Factor    : 1.00000 
[08/07 16:12:15   1152s] Clock Cap. Scaling Factor    : 1.00000 
[08/07 16:12:15   1152s] Clock Res. Scaling Factor    : 1.00000 
[08/07 16:12:15   1152s] Shrink Factor                : 1.00000
[08/07 16:12:15   1152s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[08/07 16:12:15   1152s] RC Grid backup saved.
[08/07 16:12:15   1152s] LayerId::1 widthSet size::1
[08/07 16:12:15   1152s] LayerId::2 widthSet size::1
[08/07 16:12:15   1152s] LayerId::3 widthSet size::1
[08/07 16:12:15   1152s] Skipped RC grid update for preRoute extraction.
[08/07 16:12:15   1152s] Initializing multi-corner resistance tables ...
[08/07 16:12:15   1152s] Preroute length aware model : LLS: 2-1 ; HLS: 4-3 ; rDens: 0.419664 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.939400 ; wcR: 1.000000 ; newSi: 0.097500 ; pMod: 77 ; 
[08/07 16:12:15   1153s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1310.758M)
[08/07 16:12:15   1153s] Skewing Data Summary (End_of_FINAL)
[08/07 16:12:16   1153s] --------------------------------------------------
[08/07 16:12:16   1153s]  Total skewed count:0
[08/07 16:12:16   1153s] --------------------------------------------------
[08/07 16:12:16   1153s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1310.76 MB )
[08/07 16:12:16   1153s] (I)       Started Loading and Dumping File ( Curr Mem: 1310.76 MB )
[08/07 16:12:16   1153s] (I)       Reading DB...
[08/07 16:12:16   1153s] (I)       Read data from FE... (mem=1310.8M)
[08/07 16:12:16   1153s] (I)       Read nodes and places... (mem=1310.8M)
[08/07 16:12:16   1153s] (I)       Done Read nodes and places (cpu=0.020s, mem=1310.8M)
[08/07 16:12:16   1153s] (I)       Read nets... (mem=1310.8M)
[08/07 16:12:16   1153s] (I)       Done Read nets (cpu=0.060s, mem=1310.8M)
[08/07 16:12:16   1153s] (I)       Done Read data from FE (cpu=0.080s, mem=1310.8M)
[08/07 16:12:16   1153s] (I)       before initializing RouteDB syMemory usage = 1310.8 MB
[08/07 16:12:16   1153s] (I)       Build term to term wires: false
[08/07 16:12:16   1153s] (I)       Honor MSV route constraint: false
[08/07 16:12:16   1153s] (I)       Maximum routing layer  : 3
[08/07 16:12:16   1153s] (I)       Minimum routing layer  : 2
[08/07 16:12:16   1153s] (I)       Supply scale factor H  : 1.00
[08/07 16:12:16   1153s] (I)       Supply scale factor V  : 1.00
[08/07 16:12:16   1153s] (I)       Tracks used by clock wire: 0
[08/07 16:12:16   1153s] (I)       Reverse direction      : 
[08/07 16:12:16   1153s] (I)       Honor partition pin guides: true
[08/07 16:12:16   1153s] (I)       Route selected nets only: false
[08/07 16:12:16   1153s] (I)       Route secondary PG pins: false
[08/07 16:12:16   1153s] (I)       Second PG max fanout   : 2147483647
[08/07 16:12:16   1153s] (I)       Apply function for special wires: true
[08/07 16:12:16   1153s] (I)       Layer by layer blockage reading: true
[08/07 16:12:16   1153s] (I)       Offset calculation fix : true
[08/07 16:12:16   1153s] (I)       Route stripe layer range: 
[08/07 16:12:16   1153s] (I)       Honor partition fences : 
[08/07 16:12:16   1153s] (I)       Honor partition pin    : 
[08/07 16:12:16   1153s] (I)       Honor partition fences with feedthrough: 
[08/07 16:12:16   1153s] (I)       Counted 1006 PG shapes. We will not process PG shapes layer by layer.
[08/07 16:12:16   1153s] (I)       Use row-based GCell size
[08/07 16:12:16   1153s] (I)       Use row-based GCell align
[08/07 16:12:16   1153s] (I)       GCell unit size   : 30000
[08/07 16:12:16   1153s] (I)       GCell multiplier  : 1
[08/07 16:12:16   1153s] (I)       GCell row height  : 30000
[08/07 16:12:16   1153s] (I)       Actual row height : 30000
[08/07 16:12:16   1153s] (I)       GCell align ref   : 40800 42000
[08/07 16:12:16   1153s] [NR-eGR] Track table information for default rule: 
[08/07 16:12:16   1153s] [NR-eGR] metal1 has no routable track
[08/07 16:12:16   1153s] [NR-eGR] metal2 has single uniform track structure
[08/07 16:12:16   1153s] [NR-eGR] metal3 has single uniform track structure
[08/07 16:12:16   1153s] (I)       ===========================================================================
[08/07 16:12:16   1153s] (I)       == Report All Rule Vias ==
[08/07 16:12:16   1153s] (I)       ===========================================================================
[08/07 16:12:16   1153s] (I)        Via Rule : (Default)
[08/07 16:12:16   1153s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[08/07 16:12:16   1153s] (I)       ---------------------------------------------------------------------------
[08/07 16:12:16   1153s] (I)        1    1 : M2_M1                       1 : M2_M1                    
[08/07 16:12:16   1153s] (I)        2    2 : M3_M2                       2 : M3_M2                    
[08/07 16:12:16   1153s] (I)        3    0 : ---                         0 : ---                      
[08/07 16:12:16   1153s] (I)       ===========================================================================
[08/07 16:12:16   1153s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1310.76 MB )
[08/07 16:12:16   1153s] [NR-eGR] Read 408 PG shapes
[08/07 16:12:16   1153s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1310.76 MB )
[08/07 16:12:16   1153s] [NR-eGR] #Routing Blockages  : 0
[08/07 16:12:16   1153s] [NR-eGR] #Instance Blockages : 3148
[08/07 16:12:16   1153s] [NR-eGR] #PG Blockages       : 408
[08/07 16:12:16   1153s] [NR-eGR] #Bump Blockages     : 0
[08/07 16:12:16   1153s] [NR-eGR] #Boundary Blockages : 0
[08/07 16:12:16   1153s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[08/07 16:12:16   1153s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[08/07 16:12:16   1153s] (I)       readDataFromPlaceDB
[08/07 16:12:16   1153s] (I)       Read net information..
[08/07 16:12:16   1153s] [NR-eGR] Read numTotalNets=28235  numIgnoredNets=0
[08/07 16:12:16   1153s] (I)       Read testcase time = 0.010 seconds
[08/07 16:12:16   1153s] 
[08/07 16:12:16   1153s] (I)       early_global_route_priority property id does not exist.
[08/07 16:12:16   1153s] (I)       Start initializing grid graph
[08/07 16:12:16   1153s] (I)       End initializing grid graph
[08/07 16:12:16   1153s] (I)       Model blockages into capacity
[08/07 16:12:16   1153s] (I)       Read Num Blocks=27267  Num Prerouted Wires=0  Num CS=0
[08/07 16:12:16   1153s] (I)       Started Modeling ( Curr Mem: 1310.76 MB )
[08/07 16:12:16   1153s] (I)       Started Modeling Layer 1 ( Curr Mem: 1310.76 MB )
[08/07 16:12:16   1153s] (I)       Started Modeling Layer 2 ( Curr Mem: 1310.76 MB )
[08/07 16:12:16   1153s] (I)       Layer 1 (V) : #blockages 27267 : #preroutes 0
[08/07 16:12:16   1153s] (I)       Finished Modeling Layer 2 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1310.76 MB )
[08/07 16:12:16   1153s] (I)       Started Modeling Layer 3 ( Curr Mem: 1310.76 MB )
[08/07 16:12:16   1153s] (I)       Layer 2 (H) : #blockages 0 : #preroutes 0
[08/07 16:12:16   1153s] (I)       Finished Modeling Layer 3 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1310.76 MB )
[08/07 16:12:16   1153s] (I)       Finished Modeling ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1310.76 MB )
[08/07 16:12:16   1153s] (I)       -- layer congestion ratio --
[08/07 16:12:16   1153s] (I)       Layer 1 : 0.100000
[08/07 16:12:16   1153s] (I)       Layer 2 : 0.700000
[08/07 16:12:16   1153s] (I)       Layer 3 : 0.700000
[08/07 16:12:16   1153s] (I)       ----------------------------
[08/07 16:12:16   1153s] (I)       Number of ignored nets = 0
[08/07 16:12:16   1153s] (I)       Number of fixed nets = 0.  Ignored: Yes
[08/07 16:12:16   1153s] (I)       Number of clock nets = 1.  Ignored: No
[08/07 16:12:16   1153s] (I)       Number of analog nets = 0.  Ignored: Yes
[08/07 16:12:16   1153s] (I)       Number of special nets = 0.  Ignored: Yes
[08/07 16:12:16   1153s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[08/07 16:12:16   1153s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[08/07 16:12:16   1153s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[08/07 16:12:16   1153s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[08/07 16:12:16   1153s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[08/07 16:12:16   1153s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[08/07 16:12:16   1153s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1310.8 MB
[08/07 16:12:16   1153s] (I)       Ndr track 0 does not exist
[08/07 16:12:16   1153s] (I)       Layer1  viaCost=200.00
[08/07 16:12:16   1153s] (I)       Layer2  viaCost=100.00
[08/07 16:12:16   1153s] (I)       ---------------------Grid Graph Info--------------------
[08/07 16:12:16   1153s] (I)       Routing area        : (0, 0) - (6000000, 6000000)
[08/07 16:12:16   1153s] (I)       Core area           : (40800, 42000) - (5959200, 5958000)
[08/07 16:12:16   1153s] (I)       Site width          :  2400  (dbu)
[08/07 16:12:16   1153s] (I)       Row height          : 30000  (dbu)
[08/07 16:12:16   1153s] (I)       GCell row height    : 30000  (dbu)
[08/07 16:12:16   1153s] (I)       GCell width         : 30000  (dbu)
[08/07 16:12:16   1153s] (I)       GCell height        : 30000  (dbu)
[08/07 16:12:16   1153s] (I)       Grid                :   200   200     3
[08/07 16:12:16   1153s] (I)       Layer numbers       :     1     2     3
[08/07 16:12:16   1153s] (I)       Vertical capacity   :     0 30000     0
[08/07 16:12:16   1153s] (I)       Horizontal capacity :     0     0 30000
[08/07 16:12:16   1153s] (I)       Default wire width  :   900   900  1500
[08/07 16:12:16   1153s] (I)       Default wire space  :   900   900   900
[08/07 16:12:16   1153s] (I)       Default wire pitch  :  1800  1800  2400
[08/07 16:12:16   1153s] (I)       Default pitch size  :  1800  2400  3000
[08/07 16:12:16   1153s] (I)       First track coord   :     0  1200  1500
[08/07 16:12:16   1153s] (I)       Num tracks per GCell: 16.67 12.50 10.00
[08/07 16:12:16   1153s] (I)       Total num of tracks :     0  2500  2000
[08/07 16:12:16   1153s] (I)       Num of masks        :     1     1     1
[08/07 16:12:16   1153s] (I)       Num of trim masks   :     0     0     0
[08/07 16:12:16   1153s] (I)       --------------------------------------------------------
[08/07 16:12:16   1153s] 
[08/07 16:12:16   1153s] [NR-eGR] ============ Routing rule table ============
[08/07 16:12:16   1153s] [NR-eGR] Rule id: 0  Nets: 28235 
[08/07 16:12:16   1153s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[08/07 16:12:16   1153s] (I)       Pitch:  L1=1800  L2=2400  L3=3000
[08/07 16:12:16   1153s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1
[08/07 16:12:16   1153s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1
[08/07 16:12:16   1153s] [NR-eGR] ========================================
[08/07 16:12:16   1153s] [NR-eGR] 
[08/07 16:12:16   1153s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[08/07 16:12:16   1153s] (I)       blocked tracks on layer2 : = 21789 / 500000 (4.36%)
[08/07 16:12:16   1153s] (I)       blocked tracks on layer3 : = 0 / 400000 (0.00%)
[08/07 16:12:16   1153s] (I)       After initializing earlyGlobalRoute syMemory usage = 1310.8 MB
[08/07 16:12:16   1153s] (I)       Finished Loading and Dumping File ( CPU: 0.15 sec, Real: 0.15 sec, Curr Mem: 1310.76 MB )
[08/07 16:12:16   1153s] (I)       Started Global Routing ( Curr Mem: 1310.76 MB )
[08/07 16:12:16   1153s] (I)       ============= Initialization =============
[08/07 16:12:16   1153s] (I)       totalPins=82791  totalGlobalPin=73274 (88.50%)
[08/07 16:12:16   1153s] (I)       Started Build MST ( Curr Mem: 1310.76 MB )
[08/07 16:12:16   1153s] (I)       Generate topology with single threads
[08/07 16:12:16   1153s] (I)       Finished Build MST ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1310.76 MB )
[08/07 16:12:16   1153s] (I)       total 2D Cap : 885416 = (400000 H, 485416 V)
[08/07 16:12:16   1153s] [NR-eGR] Layer group 1: route 28235 net(s) in layer range [2, 3]
[08/07 16:12:16   1153s] (I)       ============  Phase 1a Route ============
[08/07 16:12:16   1153s] (I)       Started Phase 1a ( Curr Mem: 1310.76 MB )
[08/07 16:12:16   1153s] (I)       Finished Phase 1a ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1310.76 MB )
[08/07 16:12:16   1153s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1310.76 MB )
[08/07 16:12:16   1153s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[08/07 16:12:16   1153s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1310.76 MB )
[08/07 16:12:16   1153s] (I)       Usage: 168048 = (81766 H, 86282 V) = (20.44% H, 17.77% V) = (2.453e+06um H, 2.588e+06um V)
[08/07 16:12:16   1153s] (I)       
[08/07 16:12:16   1153s] (I)       ============  Phase 1b Route ============
[08/07 16:12:16   1153s] (I)       Started Phase 1b ( Curr Mem: 1310.76 MB )
[08/07 16:12:16   1153s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1310.76 MB )
[08/07 16:12:16   1153s] (I)       Usage: 168081 = (81781 H, 86300 V) = (20.45% H, 17.78% V) = (2.453e+06um H, 2.589e+06um V)
[08/07 16:12:16   1153s] (I)       
[08/07 16:12:16   1153s] (I)       earlyGlobalRoute overflow of layer group 1: 0.01% H + 0.10% V. EstWL: 5.042430e+06um
[08/07 16:12:16   1153s] (I)       ============  Phase 1c Route ============
[08/07 16:12:16   1153s] (I)       Started Phase 1c ( Curr Mem: 1310.76 MB )
[08/07 16:12:16   1153s] (I)       Level2 Grid: 40 x 40
[08/07 16:12:16   1153s] (I)       Started Two Level Routing ( Curr Mem: 1310.76 MB )
[08/07 16:12:16   1153s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1310.76 MB )
[08/07 16:12:16   1153s] (I)       Current Two Level Routing (Strong)[Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1310.76 MB )
[08/07 16:12:16   1153s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1310.76 MB )
[08/07 16:12:16   1153s] (I)       Finished Phase 1c ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1310.76 MB )
[08/07 16:12:16   1153s] (I)       Usage: 168081 = (81781 H, 86300 V) = (20.45% H, 17.78% V) = (2.453e+06um H, 2.589e+06um V)
[08/07 16:12:16   1153s] (I)       
[08/07 16:12:16   1153s] (I)       ============  Phase 1d Route ============
[08/07 16:12:16   1153s] (I)       Started Phase 1d ( Curr Mem: 1310.76 MB )
[08/07 16:12:16   1153s] (I)       Finished Phase 1d ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1310.76 MB )
[08/07 16:12:16   1153s] (I)       Usage: 168104 = (81802 H, 86302 V) = (20.45% H, 17.78% V) = (2.454e+06um H, 2.589e+06um V)
[08/07 16:12:16   1153s] (I)       
[08/07 16:12:16   1153s] (I)       ============  Phase 1e Route ============
[08/07 16:12:16   1153s] (I)       Started Phase 1e ( Curr Mem: 1310.76 MB )
[08/07 16:12:16   1153s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1310.76 MB )
[08/07 16:12:16   1153s] (I)       Usage: 168104 = (81802 H, 86302 V) = (20.45% H, 17.78% V) = (2.454e+06um H, 2.589e+06um V)
[08/07 16:12:16   1153s] (I)       
[08/07 16:12:16   1153s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.01% H + 0.07% V. EstWL: 5.043120e+06um
[08/07 16:12:16   1153s] [NR-eGR] 
[08/07 16:12:16   1153s] (I)       Current Phase 1l[Initialization] ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 1310.76 MB )
[08/07 16:12:16   1153s] (I)       Running layer assignment with 1 threads
[08/07 16:12:16   1153s] (I)       Finished Phase 1l ( CPU: 0.04 sec, Real: 0.05 sec, Curr Mem: 1310.76 MB )
[08/07 16:12:16   1153s] (I)       ============  Phase 1l Route ============
[08/07 16:12:16   1153s] (I)       
[08/07 16:12:16   1153s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[08/07 16:12:16   1153s] [NR-eGR]                        OverCon           OverCon           OverCon            
[08/07 16:12:16   1153s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[08/07 16:12:16   1153s] [NR-eGR]       Layer              (1-2)             (3-4)             (5-6)    OverCon 
[08/07 16:12:16   1153s] [NR-eGR] --------------------------------------------------------------------------------
[08/07 16:12:16   1153s] [NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[08/07 16:12:16   1153s] [NR-eGR]  metal2  (2)        23( 0.06%)         3( 0.01%)         1( 0.00%)   ( 0.07%) 
[08/07 16:12:16   1153s] [NR-eGR]  metal3  (3)         2( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[08/07 16:12:16   1153s] [NR-eGR] --------------------------------------------------------------------------------
[08/07 16:12:16   1153s] [NR-eGR] Total               25( 0.03%)         3( 0.00%)         1( 0.00%)   ( 0.04%) 
[08/07 16:12:16   1153s] [NR-eGR] 
[08/07 16:12:16   1153s] (I)       Finished Global Routing ( CPU: 0.16 sec, Real: 0.15 sec, Curr Mem: 1310.76 MB )
[08/07 16:12:16   1153s] (I)       total 2D Cap : 887286 = (400000 H, 487286 V)
[08/07 16:12:16   1153s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.07% V
[08/07 16:12:16   1153s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.08% V
[08/07 16:12:16   1153s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.31 sec, Real: 0.32 sec, Curr Mem: 1310.76 MB )
[08/07 16:12:16   1153s] OPERPROF: Starting HotSpotCal at level 1, MEM:1310.8M
[08/07 16:12:16   1153s] [hotspot] +------------+---------------+---------------+
[08/07 16:12:16   1153s] [hotspot] |            |   max hotspot | total hotspot |
[08/07 16:12:16   1153s] [hotspot] +------------+---------------+---------------+
[08/07 16:12:16   1153s] [hotspot] | normalized |          0.44 |          0.44 |
[08/07 16:12:16   1153s] [hotspot] +------------+---------------+---------------+
[08/07 16:12:16   1153s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.44, normalized total congestion hotspot area = 0.44 (area is in unit of 4 std-cell row bins)
[08/07 16:12:16   1153s] [hotspot] max/total 0.44/0.44, big hotspot (>10) total 0.00
[08/07 16:12:16   1153s] [hotspot] top 1 congestion hotspot bounding boxes and scores of normalized hotspot
[08/07 16:12:16   1153s] [hotspot] +-----+-------------------------------------+---------------+
[08/07 16:12:16   1153s] [hotspot] | top |            hotspot bbox             | hotspot score |
[08/07 16:12:16   1153s] [hotspot] +-----+-------------------------------------+---------------+
[08/07 16:12:16   1153s] [hotspot] |  1  |  3490.80  3372.00  3730.80  3612.00 |        0.44   |
[08/07 16:12:16   1153s] [hotspot] +-----+-------------------------------------+---------------+
[08/07 16:12:16   1153s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.006, MEM:1310.8M
[08/07 16:12:16   1153s] Starting delay calculation for Setup views
[08/07 16:12:16   1153s] #################################################################################
[08/07 16:12:16   1153s] # Design Stage: PreRoute
[08/07 16:12:16   1153s] # Design Name: riscv
[08/07 16:12:16   1153s] # Design Mode: 250nm
[08/07 16:12:16   1153s] # Analysis Mode: MMMC OCV 
[08/07 16:12:16   1153s] # Parasitics Mode: No SPEF/RCDB
[08/07 16:12:16   1153s] # Signoff Settings: SI Off 
[08/07 16:12:16   1153s] #################################################################################
[08/07 16:12:17   1154s] Calculate early delays in OCV mode...
[08/07 16:12:17   1154s] Calculate late delays in OCV mode...
[08/07 16:12:17   1154s] Topological Sorting (REAL = 0:00:00.0, MEM = 1300.8M, InitMEM = 1300.8M)
[08/07 16:12:17   1154s] Start delay calculation (fullDC) (1 T). (MEM=1300.76)
[08/07 16:12:17   1154s] End AAE Lib Interpolated Model. (MEM=1320.48 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/07 16:12:23   1160s] Total number of fetched objects 28330
[08/07 16:12:23   1160s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/07 16:12:23   1160s] End delay calculation. (MEM=1288.48 CPU=0:00:04.8 REAL=0:00:05.0)
[08/07 16:12:23   1160s] End delay calculation (fullDC). (MEM=1288.48 CPU=0:00:06.0 REAL=0:00:06.0)
[08/07 16:12:23   1160s] *** CDM Built up (cpu=0:00:06.6  real=0:00:07.0  mem= 1288.5M) ***
[08/07 16:12:23   1160s] *** Done Building Timing Graph (cpu=0:00:07.0 real=0:00:07.0 totSessionCpu=0:19:21 mem=1288.5M)
[08/07 16:12:23   1160s] Reported timing to dir RPT
[08/07 16:12:23   1160s] **optDesign ... cpu = 0:17:54, real = 0:18:06, mem = 1027.6M, totSessionCpu=0:19:21 **
[08/07 16:12:23   1160s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1250.5M
[08/07 16:12:23   1161s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.012, MEM:1250.5M
[08/07 16:12:26   1163s] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 setup_func 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.003  |  0.003  |  0.035  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1121   |  1024   |  1121   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -1.656   |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 23.125%
Routing Overflow: 0.00% H and 0.08% V
------------------------------------------------------------
**optDesign ... cpu = 0:17:57, real = 0:18:09, mem = 1029.9M, totSessionCpu=0:19:24 **
[08/07 16:12:26   1163s] *** Finished optDesign ***
[08/07 16:12:26   1163s]       timing.setup.tns  timing.setup.wns  snapshot
[08/07 16:12:26   1163s] UM:*          0.000 ns          0.003 ns  final
[08/07 16:12:27   1164s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1265.7M
[08/07 16:12:27   1164s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.000, REAL:0.009, MEM:1265.7M
[08/07 16:12:27   1164s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1265.7M
[08/07 16:12:27   1164s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.010, REAL:0.000, MEM:1263.8M
[08/07 16:12:28   1164s]       timing.setup.tns  timing.setup.wns  snapshot
[08/07 16:12:28   1164s] UM:                                       opt_design_prects
[08/07 16:12:28   1164s] 
[08/07 16:12:28   1164s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:18:07 real=  0:18:19)
[08/07 16:12:28   1164s] 	OPT_RUNTIME:           simplify (count =  1): (cpu=0:00:01.9 real=0:00:01.9)
[08/07 16:12:28   1164s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=  0:01:47 real=  0:01:47)
[08/07 16:12:28   1164s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:12.9 real=0:00:13.0)
[08/07 16:12:28   1164s] 	OPT_RUNTIME:            rePlace (count =  2): (cpu=  0:07:44 real=  0:07:54)
[08/07 16:12:28   1164s] 	OPT_RUNTIME:                tns (count =  1): (cpu=  0:01:41 real=  0:01:41)
[08/07 16:12:28   1164s] 	OPT_RUNTIME:                wns (count =  1): (cpu=  0:05:17 real=  0:05:18)
[08/07 16:12:28   1164s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=0:00:03.5 real=0:00:03.5)
[08/07 16:12:28   1164s] Info: pop threads available for lower-level modules during optimization.
[08/07 16:12:28   1164s] Deleting Lib Analyzer.
[08/07 16:12:28   1164s] clean pInstBBox. size 0
[08/07 16:12:28   1164s] All LLGs are deleted
[08/07 16:12:28   1164s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1263.8M
[08/07 16:12:28   1164s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1263.8M
[08/07 16:12:28   1164s] Deleting Cell Server ...
[08/07 16:12:28   1164s] #optDebug: fT-D <X 1 0 0 0>
[08/07 16:12:28   1164s] VSMManager cleared!
[08/07 16:12:28   1164s] **place_opt_design ... cpu = 0:19:09, real = 0:19:23, mem = 1240.8M **
[08/07 16:12:28   1164s] *** Finished GigaPlace ***
[08/07 16:12:28   1164s] 
[08/07 16:12:28   1164s] *** Summary of all messages that are not suppressed in this session:
[08/07 16:12:28   1164s] Severity  ID               Count  Summary                                  
[08/07 16:12:28   1164s] WARNING   IMPEXT-6197          4  The Cap table file is not specified. Thi...
[08/07 16:12:28   1164s] WARNING   IMPEXT-2882          2  Unable to find the resistance for via '%...
[08/07 16:12:28   1164s] WARNING   IMPSP-9531           1  Turning off clkGateAware when timingDriv...
[08/07 16:12:28   1164s] WARNING   IMPSP-9025           2  No scan chain specified/traced.          
[08/07 16:12:28   1164s] WARNING   IMPOPT-576           1  %d nets have unplaced terms.             
[08/07 16:12:28   1164s] WARNING   IMPOPT-665         163  %s : Net has unplaced terms or is connec...
[08/07 16:12:28   1164s] WARNING   IMPOPT-6118          1  The following cells have a dont_touch pr...
[08/07 16:12:28   1164s] *** Message Summary: 174 warning(s), 0 error(s)
[08/07 16:12:28   1164s] 
[08/07 16:12:28   1164s] 
[08/07 16:12:28   1164s] =============================================================================================
[08/07 16:12:28   1164s]  Final TAT Report for place_opt_design
[08/07 16:12:28   1164s] =============================================================================================
[08/07 16:12:28   1164s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/07 16:12:28   1164s] ---------------------------------------------------------------------------------------------
[08/07 16:12:28   1164s] [ WnsOpt                 ]      1   0:05:09.2  (  26.6 % )     0:05:17.7 /  0:05:16.6    1.0
[08/07 16:12:28   1164s] [ TnsOpt                 ]      1   0:01:41.1  (   8.7 % )     0:01:41.1 /  0:01:40.6    1.0
[08/07 16:12:28   1164s] [ GlobalOpt              ]      1   0:01:47.0  (   9.2 % )     0:01:47.0 /  0:01:46.7    1.0
[08/07 16:12:28   1164s] [ DrvOpt                 ]      5   0:00:30.0  (   2.6 % )     0:00:32.9 /  0:00:32.8    1.0
[08/07 16:12:28   1164s] [ SimplifyNetlist        ]      1   0:00:01.9  (   0.2 % )     0:00:01.9 /  0:00:01.9    1.0
[08/07 16:12:28   1164s] [ AreaOpt                ]      3   0:00:16.5  (   1.4 % )     0:00:17.7 /  0:00:17.6    1.0
[08/07 16:12:28   1164s] [ ViewPruning            ]      8   0:00:00.4  (   0.0 % )     0:00:00.4 /  0:00:00.4    1.0
[08/07 16:12:28   1164s] [ IncrReplace            ]      2   0:07:54.1  (  40.8 % )     0:07:54.1 /  0:07:44.1    1.0
[08/07 16:12:28   1164s] [ RefinePlace            ]      6   0:00:07.3  (   0.6 % )     0:00:07.3 /  0:00:07.2    1.0
[08/07 16:12:28   1164s] [ TimingUpdate           ]      5   0:00:00.8  (   0.1 % )     0:00:13.3 /  0:00:13.3    1.0
[08/07 16:12:28   1164s] [ FullDelayCalc          ]      2   0:00:12.5  (   1.1 % )     0:00:12.5 /  0:00:12.5    1.0
[08/07 16:12:28   1164s] [ OptSummaryReport       ]      3   0:00:00.2  (   0.0 % )     0:00:11.0 /  0:00:10.5    1.0
[08/07 16:12:28   1164s] [ TimingReport           ]      3   0:00:00.3  (   0.0 % )     0:00:00.3 /  0:00:00.3    1.1
[08/07 16:12:28   1164s] [ DrvReport              ]      3   0:00:03.1  (   0.3 % )     0:00:03.1 /  0:00:02.6    0.8
[08/07 16:12:28   1164s] [ GenerateReports        ]      1   0:00:01.2  (   0.1 % )     0:00:01.2 /  0:00:01.2    1.0
[08/07 16:12:28   1164s] [ MISC                   ]          0:01:37.4  (   8.4 % )     0:01:37.4 /  0:01:35.7    1.0
[08/07 16:12:28   1164s] ---------------------------------------------------------------------------------------------
[08/07 16:12:28   1164s]  place_opt_design TOTAL             0:19:22.9  ( 100.0 % )     0:19:22.9 /  0:19:08.7    1.0
[08/07 16:12:28   1164s] ---------------------------------------------------------------------------------------------
[08/07 16:12:28   1164s] 
[08/07 16:12:28   1164s] <CMD> um::pop_snapshot_stack
[08/07 16:12:28   1165s] <CMD> getOptMode -multiBitFlopOpt -quiet
[08/07 16:12:28   1165s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1240.8M
[08/07 16:12:28   1165s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1240.8M
[08/07 16:12:28   1165s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1242.7M
[08/07 16:12:28   1165s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.010, REAL:0.000, MEM:1242.7M
[08/07 16:12:28   1165s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.020, REAL:0.014, MEM:1242.7M
[08/07 16:12:28   1165s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.017, MEM:1242.7M
[08/07 16:12:28   1165s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1242.7M
[08/07 16:12:28   1165s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1240.8M
[08/07 16:12:29   1166s]       timing.setup.tns  timing.setup.wns  snapshot
[08/07 16:12:29   1166s] UM:                                       place
[08/07 16:12:29   1166s] <CMD> um::get_metric_definition -name *.drc
[08/07 16:12:29   1166s] <CMD> um::get_metric_definition -name *.drc.layer:*
[08/07 16:12:29   1166s] <CMD> um::get_metric_definition -name *.drc.layer:*.type:*
[08/07 16:12:29   1166s] <CMD> um::get_metric_definition -name *.drc.type:*
[08/07 16:12:29   1166s] <CMD> um::get_metric_definition -name check.drc
[08/07 16:12:29   1166s] <CMD> um::get_metric_definition -name check.drc.antenna
[08/07 16:12:29   1166s] <CMD> um::get_metric_definition -name check.place.*
[08/07 16:12:29   1166s] <CMD> um::get_metric_definition -name clock.area.buffer
[08/07 16:12:29   1166s] <CMD> um::get_metric_definition -name clock.area.clkgate
[08/07 16:12:29   1166s] <CMD> um::get_metric_definition -name clock.area.inverter
[08/07 16:12:29   1166s] <CMD> um::get_metric_definition -name clock.area.logic
[08/07 16:12:29   1166s] <CMD> um::get_metric_definition -name clock.area.nonicg
[08/07 16:12:29   1166s] <CMD> um::get_metric_definition -name clock.area.total
[08/07 16:12:29   1166s] <CMD> um::get_metric_definition -name clock.area_distribution.buffer.base_cell:*
[08/07 16:12:29   1166s] <CMD> um::get_metric_definition -name clock.area_distribution.clkgate.base_cell:*
[08/07 16:12:29   1166s] <CMD> um::get_metric_definition -name clock.area_distribution.inverter.base_cell:*
[08/07 16:12:29   1166s] <CMD> um::get_metric_definition -name clock.area_distribution.logic.base_cell:*
[08/07 16:12:29   1166s] <CMD> um::get_metric_definition -name clock.area_distribution.nonicg.base_cell:*
[08/07 16:12:29   1166s] <CMD> um::get_metric_definition -name clock.buffer_depth_constraint.skew_group:*.*
[08/07 16:12:29   1166s] <CMD> um::get_metric_definition -name clock.capacitance.gate.leaf
[08/07 16:12:29   1166s] <CMD> um::get_metric_definition -name clock.capacitance.gate.top
[08/07 16:12:29   1166s] <CMD> um::get_metric_definition -name clock.capacitance.gate.trunk
[08/07 16:12:29   1166s] <CMD> um::get_metric_definition -name clock.capacitance.sink.*
[08/07 16:12:29   1166s] <CMD> um::get_metric_definition -name clock.capacitance.total.leaf
[08/07 16:12:29   1166s] <CMD> um::get_metric_definition -name clock.capacitance.total.top
[08/07 16:12:29   1166s] <CMD> um::get_metric_definition -name clock.capacitance.total.trunk
[08/07 16:12:29   1166s] <CMD> um::get_metric_definition -name clock.capacitance.wire.leaf
[08/07 16:12:29   1166s] <CMD> um::get_metric_definition -name clock.capacitance.wire.top
[08/07 16:12:29   1166s] <CMD> um::get_metric_definition -name clock.capacitance.wire.trunk
[08/07 16:12:29   1166s] <CMD> um::get_metric_definition -name clock.drv.nets.capacitance.*
[08/07 16:12:29   1166s] <CMD> um::get_metric_definition -name clock.drv.nets.capacitance.count
[08/07 16:12:29   1166s] <CMD> um::get_metric_definition -name clock.drv.nets.capacitance.max
[08/07 16:12:29   1166s] <CMD> um::get_metric_definition -name clock.drv.nets.fanout.*
[08/07 16:12:29   1166s] <CMD> um::get_metric_definition -name clock.drv.nets.fanout.count
[08/07 16:12:29   1166s] <CMD> um::get_metric_definition -name clock.drv.nets.fanout.max
[08/07 16:12:29   1166s] <CMD> um::get_metric_definition -name clock.drv.nets.length.*
[08/07 16:12:29   1166s] <CMD> um::get_metric_definition -name clock.drv.nets.length.count
[08/07 16:12:29   1166s] <CMD> um::get_metric_definition -name clock.drv.nets.length.max
[08/07 16:12:29   1166s] <CMD> um::get_metric_definition -name clock.drv.nets.remaining
[08/07 16:12:29   1166s] <CMD> um::get_metric_definition -name clock.drv.nets.resistance.*
[08/07 16:12:29   1166s] <CMD> um::get_metric_definition -name clock.drv.nets.resistance.count
[08/07 16:12:29   1166s] <CMD> um::get_metric_definition -name clock.drv.nets.resistance.max
[08/07 16:12:29   1166s] <CMD> um::get_metric_definition -name clock.drv.nets.unfixable
[08/07 16:12:29   1166s] <CMD> um::get_metric_definition -name clock.halo.clock_tree:*.count
[08/07 16:12:29   1166s] <CMD> um::get_metric_definition -name clock.halo.clock_tree:*.violations
[08/07 16:12:29   1166s] <CMD> um::get_metric_definition -name clock.instances.buffer
[08/07 16:12:29   1166s] <CMD> um::get_metric_definition -name clock.instances.buffer.creator.*
[08/07 16:12:29   1166s] <CMD> um::get_metric_definition -name clock.instances.clkgate
[08/07 16:12:29   1166s] <CMD> um::get_metric_definition -name clock.instances.inverter
[08/07 16:12:29   1166s] <CMD> um::get_metric_definition -name clock.instances.inverter.creator.*
[08/07 16:12:29   1166s] <CMD> um::get_metric_definition -name clock.instances.logic
[08/07 16:12:29   1166s] <CMD> um::get_metric_definition -name clock.instances.nonicg
[08/07 16:12:29   1166s] <CMD> um::get_metric_definition -name clock.instances.total
[08/07 16:12:29   1166s] <CMD> um::get_metric_definition -name clock.instances_distribution.buffer.base_cell:*
[08/07 16:12:29   1166s] <CMD> um::get_metric_definition -name clock.instances_distribution.clkgate.base_cell:*
[08/07 16:12:29   1166s] <CMD> um::get_metric_definition -name clock.instances_distribution.inverter.base_cell:*
[08/07 16:12:29   1166s] <CMD> um::get_metric_definition -name clock.instances_distribution.logic.base_cell:*
[08/07 16:12:29   1166s] <CMD> um::get_metric_definition -name clock.instances_distribution.nonicg.base_cell:*
[08/07 16:12:29   1166s] <CMD> um::get_metric_definition -name clock.latency.primary_reporting_skew_group.primary_half_corner.*
[08/07 16:12:29   1166s] <CMD> um::get_metric_definition -name clock.latency.skew_group:*.delay_corner:*.early.*
[08/07 16:12:29   1166s] <CMD> um::get_metric_definition -name clock.latency.skew_group:*.delay_corner:*.late.*
[08/07 16:12:29   1166s] <CMD> um::get_metric_definition -name clock.nets.length.leaf
[08/07 16:12:29   1166s] <CMD> um::get_metric_definition -name clock.nets.length.top
[08/07 16:12:29   1166s] <CMD> um::get_metric_definition -name clock.nets.length.total
[08/07 16:12:29   1166s] <CMD> um::get_metric_definition -name clock.nets.length.trunk
[08/07 16:12:29   1166s] <CMD> um::get_metric_definition -name clock.skew.primary_reporting_skew_group.primary_half_corner.*
[08/07 16:12:29   1166s] <CMD> um::get_metric_definition -name clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*
[08/07 16:12:29   1166s] <CMD> um::get_metric_definition -name clock.skew.skew_group:*.delay_corner:*.early.gate
[08/07 16:12:29   1166s] <CMD> um::get_metric_definition -name clock.skew.skew_group:*.delay_corner:*.early.skew_band.*
[08/07 16:12:29   1166s] <CMD> um::get_metric_definition -name clock.skew.skew_group:*.delay_corner:*.early.target
[08/07 16:12:29   1166s] <CMD> um::get_metric_definition -name clock.skew.skew_group:*.delay_corner:*.early.target_met
[08/07 16:12:29   1166s] <CMD> um::get_metric_definition -name clock.skew.skew_group:*.delay_corner:*.early.total
[08/07 16:12:29   1166s] <CMD> um::get_metric_definition -name clock.skew.skew_group:*.delay_corner:*.early.wire
[08/07 16:12:29   1166s] <CMD> um::get_metric_definition -name clock.skew.skew_group:*.delay_corner:*.late.gate
[08/07 16:12:29   1166s] <CMD> um::get_metric_definition -name clock.skew.skew_group:*.delay_corner:*.late.skew_band.*
[08/07 16:12:29   1166s] <CMD> um::get_metric_definition -name clock.skew.skew_group:*.delay_corner:*.late.target
[08/07 16:12:29   1166s] <CMD> um::get_metric_definition -name clock.skew.skew_group:*.delay_corner:*.late.target_met
[08/07 16:12:29   1166s] <CMD> um::get_metric_definition -name clock.skew.skew_group:*.delay_corner:*.late.total
[08/07 16:12:29   1166s] <CMD> um::get_metric_definition -name clock.skew.skew_group:*.delay_corner:*.late.wire
[08/07 16:12:29   1166s] <CMD> um::get_metric_definition -name clock.stage_depth_constraint.*
[08/07 16:12:29   1166s] <CMD> um::get_metric_definition -name clock.transition.auto_target.delay_corner:*.early.clock_tree:*
[08/07 16:12:29   1166s] <CMD> um::get_metric_definition -name clock.transition.auto_target.delay_corner:*.late.clock_tree:*
[08/07 16:12:29   1166s] <CMD> um::get_metric_definition -name clock.transition.primary_half_corner.leaf.*.*
[08/07 16:12:29   1166s] <CMD> um::get_metric_definition -name clock.transition.primary_half_corner.leaf.*.max
[08/07 16:12:29   1166s] <CMD> um::get_metric_definition -name clock.transition.primary_half_corner.top.*.*
[08/07 16:12:29   1166s] <CMD> um::get_metric_definition -name clock.transition.primary_half_corner.top.*.max
[08/07 16:12:29   1166s] <CMD> um::get_metric_definition -name clock.transition.primary_half_corner.trunk.*.*
[08/07 16:12:29   1166s] <CMD> um::get_metric_definition -name clock.transition.primary_half_corner.trunk.*.max
[08/07 16:12:29   1166s] <CMD> um::get_metric_definition -name clock.transition.target.delay_corner:*.early.leaf.clock_tree:*
[08/07 16:12:29   1166s] <CMD> um::get_metric_definition -name clock.transition.target.delay_corner:*.early.top.clock_tree:*
[08/07 16:12:29   1166s] <CMD> um::get_metric_definition -name clock.transition.target.delay_corner:*.early.trunk.clock_tree:*
[08/07 16:12:29   1166s] <CMD> um::get_metric_definition -name clock.transition.target.delay_corner:*.late.leaf.clock_tree:*
[08/07 16:12:29   1166s] <CMD> um::get_metric_definition -name clock.transition.target.delay_corner:*.late.top.clock_tree:*
[08/07 16:12:29   1166s] <CMD> um::get_metric_definition -name clock.transition.target.delay_corner:*.late.trunk.clock_tree:*
[08/07 16:12:29   1166s] <CMD> um::get_metric_definition -name clock.transition.target.primary_half_corner.leaf.*
[08/07 16:12:29   1166s] <CMD> um::get_metric_definition -name clock.transition.target.primary_half_corner.top.*
[08/07 16:12:29   1166s] <CMD> um::get_metric_definition -name clock.transition.target.primary_half_corner.trunk.*
[08/07 16:12:29   1166s] <CMD> um::get_metric_definition -name design.area
[08/07 16:12:29   1166s] <CMD> um::get_metric_definition -name design.area.always_on
[08/07 16:12:29   1166s] <CMD> um::get_metric_definition -name design.area.blackbox
[08/07 16:12:29   1166s] <CMD> um::get_metric_definition -name design.area.buffer
[08/07 16:12:29   1166s] <CMD> um::get_metric_definition -name design.area.combinatorial
[08/07 16:12:29   1166s] <CMD> um::get_metric_definition -name design.area.hinst:*
[08/07 16:12:29   1166s] <CMD> um::get_metric_definition -name design.area.icg
[08/07 16:12:29   1166s] <CMD> um::get_metric_definition -name design.area.inverter
[08/07 16:12:29   1166s] <CMD> um::get_metric_definition -name design.area.io
[08/07 16:12:29   1166s] <CMD> um::get_metric_definition -name design.area.isolation
[08/07 16:12:29   1166s] <CMD> um::get_metric_definition -name design.area.latch
[08/07 16:12:29   1166s] <CMD> um::get_metric_definition -name design.area.level_shifter
[08/07 16:12:29   1166s] <CMD> um::get_metric_definition -name design.area.logical
[08/07 16:12:29   1166s] <CMD> um::get_metric_definition -name design.area.macro
[08/07 16:12:29   1166s] <CMD> um::get_metric_definition -name design.area.physical
[08/07 16:12:29   1166s] <CMD> um::get_metric_definition -name design.area.power_switch
[08/07 16:12:29   1166s] <CMD> um::get_metric_definition -name design.area.register
[08/07 16:12:29   1166s] <CMD> um::get_metric_definition -name design.area.std_cell
[08/07 16:12:29   1166s] <CMD> um::get_metric_definition -name design.area.vth:*
[08/07 16:12:29   1166s] <CMD> um::get_metric_definition -name design.area.vth:*.ratio
[08/07 16:12:29   1166s] <CMD> um::get_metric_definition -name design.blockages.place.area
[08/07 16:12:29   1166s] <CMD> um::get_metric_definition -name design.blockages.route.area
[08/07 16:12:29   1166s] <CMD> um::get_metric_definition -name design.blockages.route.area.layer:*
[08/07 16:12:29   1166s] <CMD> um::get_metric_definition -name design.congestion.hotspot.max
[08/07 16:12:29   1166s] <CMD> um::get_metric_definition -name design.congestion.hotspot.total
[08/07 16:12:29   1166s] <CMD> um::get_metric_definition -name design.density
[08/07 16:12:29   1166s] <CMD> um::get_metric_definition -name design.floorplan.image
[08/07 16:12:29   1166s] <CMD> um::get_metric_definition -name design.instances
[08/07 16:12:29   1166s] <CMD> um::get_metric_definition -name design.instances.always_on
[08/07 16:12:29   1166s] <CMD> um::get_metric_definition -name design.instances.blackbox
[08/07 16:12:29   1166s] <CMD> um::get_metric_definition -name design.instances.buffer
[08/07 16:12:29   1166s] <CMD> um::get_metric_definition -name design.instances.combinatorial
[08/07 16:12:29   1166s] <CMD> um::get_metric_definition -name design.instances.hinst:*
[08/07 16:12:29   1166s] <CMD> um::get_metric_definition -name design.instances.icg
[08/07 16:12:29   1166s] <CMD> um::get_metric_definition -name design.instances.inverter
[08/07 16:12:29   1166s] <CMD> um::get_metric_definition -name design.instances.io
[08/07 16:12:29   1166s] <CMD> um::get_metric_definition -name design.instances.isolation
[08/07 16:12:29   1166s] <CMD> um::get_metric_definition -name design.instances.latch
[08/07 16:12:29   1166s] <CMD> um::get_metric_definition -name design.instances.level_shifter
[08/07 16:12:29   1166s] <CMD> um::get_metric_definition -name design.instances.logical
[08/07 16:12:29   1166s] <CMD> um::get_metric_definition -name design.instances.macro
[08/07 16:12:29   1166s] <CMD> um::get_metric_definition -name design.instances.physical
[08/07 16:12:29   1166s] <CMD> um::get_metric_definition -name design.instances.power_switch
[08/07 16:12:29   1166s] <CMD> um::get_metric_definition -name design.instances.register
[08/07 16:12:29   1166s] <CMD> um::get_metric_definition -name design.instances.std_cell
[08/07 16:12:29   1166s] <CMD> um::get_metric_definition -name design.instances.vth:*
[08/07 16:12:29   1166s] <CMD> um::get_metric_definition -name design.instances.vth:*.ratio
[08/07 16:12:29   1166s] <CMD> um::get_metric_definition -name design.multibit.*
[08/07 16:12:29   1166s] <CMD> um::get_metric_definition -name design.name
[08/07 16:12:29   1166s] <CMD> um::get_metric_definition -name design.route.drc.image
[08/07 16:12:29   1166s] <CMD> um::get_metric_definition -name flow.cputime
[08/07 16:12:29   1166s] <CMD> um::get_metric_definition -name flow.cputime.total
[08/07 16:12:29   1166s] <CMD> um::get_metric_definition -name flow.last_child_snapshot
[08/07 16:12:29   1166s] <CMD> um::get_metric_definition -name flow.log
[08/07 16:12:29   1166s] <CMD> um::get_metric_definition -name flow.machine
[08/07 16:12:29   1166s] <CMD> um::get_metric_definition -name flow.machine.cpu.frequency
[08/07 16:12:29   1166s] <CMD> um::get_metric_definition -name flow.machine.cpu.model
[08/07 16:12:29   1166s] <CMD> um::get_metric_definition -name flow.machine.cpu.number
[08/07 16:12:29   1166s] <CMD> um::get_metric_definition -name flow.machine.hostname
[08/07 16:12:29   1166s] <CMD> um::get_metric_definition -name flow.machine.memory.free
[08/07 16:12:29   1166s] <CMD> um::get_metric_definition -name flow.machine.memory.total
[08/07 16:12:29   1166s] <CMD> um::get_metric_definition -name flow.machine.os
[08/07 16:12:29   1166s] <CMD> um::get_metric_definition -name flow.machine.swap.free
[08/07 16:12:29   1166s] <CMD> um::get_metric_definition -name flow.machine.swap.total
[08/07 16:12:29   1166s] <CMD> um::get_metric_definition -name flow.memory
[08/07 16:12:29   1166s] <CMD> um::get_metric_definition -name flow.memory.resident
[08/07 16:12:29   1166s] <CMD> um::get_metric_definition -name flow.memory.resident.peak
[08/07 16:12:29   1166s] <CMD> um::get_metric_definition -name flow.realtime
[08/07 16:12:29   1166s] <CMD> um::get_metric_definition -name flow.realtime.total
[08/07 16:12:29   1166s] <CMD> um::get_metric_definition -name flow.root_config
[08/07 16:12:29   1166s] <CMD> um::get_metric_definition -name flow.run_directory
[08/07 16:12:29   1166s] <CMD> um::get_metric_definition -name flow.run_tag
[08/07 16:12:29   1166s] <CMD> um::get_metric_definition -name flow.step.tcl
[08/07 16:12:29   1166s] <CMD> um::get_metric_definition -name flow.template.feature_enabled
[08/07 16:12:29   1166s] <CMD> um::get_metric_definition -name flow.template.type
[08/07 16:12:29   1166s] <CMD> um::get_metric_definition -name flow.tool_list
[08/07 16:12:29   1166s] <CMD> um::get_metric_definition -name flow.user
[08/07 16:12:29   1166s] <CMD> um::get_metric_definition -name messages
[08/07 16:12:29   1166s] <CMD> um::get_metric_definition -name power
[08/07 16:12:29   1166s] <CMD> um::get_metric_definition -name power.clock
[08/07 16:12:29   1166s] <CMD> um::get_metric_definition -name power.hinst:*
[08/07 16:12:29   1166s] <CMD> um::get_metric_definition -name power.internal
[08/07 16:12:29   1166s] <CMD> um::get_metric_definition -name power.internal.hinst:*
[08/07 16:12:29   1166s] <CMD> um::get_metric_definition -name power.internal.type:*
[08/07 16:12:29   1166s] <CMD> um::get_metric_definition -name power.leakage
[08/07 16:12:29   1166s] <CMD> um::get_metric_definition -name power.leakage.hinst:*
[08/07 16:12:29   1166s] <CMD> um::get_metric_definition -name power.leakage.type:*
[08/07 16:12:29   1166s] <CMD> um::get_metric_definition -name power.switching
[08/07 16:12:29   1166s] <CMD> um::get_metric_definition -name power.switching.hinst:*
[08/07 16:12:29   1166s] <CMD> um::get_metric_definition -name power.switching.type:*
[08/07 16:12:29   1166s] <CMD> um::get_metric_definition -name route.drc
[08/07 16:12:29   1166s] <CMD> um::get_metric_definition -name route.drc.antenna
[08/07 16:12:29   1166s] <CMD> um::get_metric_definition -name route.drc.layer:*
[08/07 16:12:29   1166s] <CMD> um::get_metric_definition -name route.map.*
[08/07 16:12:29   1166s] <CMD> um::get_metric_definition -name route.overflow
[08/07 16:12:29   1166s] <CMD> um::get_metric_definition -name route.overflow.horizontal
[08/07 16:12:29   1166s] <CMD> um::get_metric_definition -name route.overflow.layer:*
[08/07 16:12:29   1166s] <CMD> um::get_metric_definition -name route.overflow.vertical
[08/07 16:12:29   1166s] <CMD> um::get_metric_definition -name route.shielding.*
[08/07 16:12:29   1166s] <CMD> um::get_metric_definition -name route.via
[08/07 16:12:29   1166s] <CMD> um::get_metric_definition -name route.via.layer:*
[08/07 16:12:29   1166s] <CMD> um::get_metric_definition -name route.via.multicut
[08/07 16:12:29   1166s] <CMD> um::get_metric_definition -name route.via.multicut.layer:*
[08/07 16:12:29   1166s] <CMD> um::get_metric_definition -name route.via.multicut.percentage
[08/07 16:12:29   1166s] <CMD> um::get_metric_definition -name route.via.singlecut
[08/07 16:12:29   1166s] <CMD> um::get_metric_definition -name route.via.singlecut.layer:*
[08/07 16:12:29   1166s] <CMD> um::get_metric_definition -name route.via.singlecut.percentage
[08/07 16:12:29   1166s] <CMD> um::get_metric_definition -name route.via.total
[08/07 16:12:29   1166s] <CMD> um::get_metric_definition -name route.wirelength
[08/07 16:12:29   1166s] <CMD> um::get_metric_definition -name timing.drv.max_cap.total
[08/07 16:12:29   1166s] <CMD> um::get_metric_definition -name timing.drv.max_cap.worst
[08/07 16:12:29   1166s] <CMD> um::get_metric_definition -name timing.drv.max_fanout.total
[08/07 16:12:29   1166s] <CMD> um::get_metric_definition -name timing.drv.max_fanout.worst
[08/07 16:12:29   1166s] <CMD> um::get_metric_definition -name timing.drv.max_length.total
[08/07 16:12:29   1166s] <CMD> um::get_metric_definition -name timing.drv.max_length.worst
[08/07 16:12:29   1166s] <CMD> um::get_metric_definition -name timing.drv.max_tran.total
[08/07 16:12:29   1166s] <CMD> um::get_metric_definition -name timing.drv.max_tran.worst
[08/07 16:12:29   1166s] <CMD> um::get_metric_definition -name timing.hold.feps
[08/07 16:12:29   1166s] <CMD> um::get_metric_definition -name timing.hold.feps.analysis_view:*
[08/07 16:12:29   1166s] <CMD> um::get_metric_definition -name timing.hold.feps.path_group:*
[08/07 16:12:29   1166s] <CMD> um::get_metric_definition -name timing.hold.feps.path_group:*.analysis_view:*
[08/07 16:12:29   1166s] <CMD> um::get_metric_definition -name timing.hold.feps.path_group:reg2reg
[08/07 16:12:29   1166s] <CMD> um::get_metric_definition -name timing.hold.histogram
[08/07 16:12:29   1166s] <CMD> um::get_metric_definition -name timing.hold.histogram.views
[08/07 16:12:29   1166s] <CMD> um::get_metric_definition -name timing.hold.pba.histogram
[08/07 16:12:29   1166s] <CMD> um::get_metric_definition -name timing.hold.pba.histogram.views
[08/07 16:12:29   1166s] <CMD> um::get_metric_definition -name timing.hold.tns
[08/07 16:12:29   1166s] <CMD> um::get_metric_definition -name timing.hold.tns.analysis_view:*
[08/07 16:12:29   1166s] <CMD> um::get_metric_definition -name timing.hold.tns.path_group:*
[08/07 16:12:29   1166s] <CMD> um::get_metric_definition -name timing.hold.tns.path_group:*.analysis_view:*
[08/07 16:12:29   1166s] <CMD> um::get_metric_definition -name timing.hold.tns.path_group:reg2reg
[08/07 16:12:29   1166s] <CMD> um::get_metric_definition -name timing.hold.wns
[08/07 16:12:29   1166s] <CMD> um::get_metric_definition -name timing.hold.wns.analysis_view:*
[08/07 16:12:29   1166s] <CMD> um::get_metric_definition -name timing.hold.wns.path_group:*
[08/07 16:12:29   1166s] <CMD> um::get_metric_definition -name timing.hold.wns.path_group:*.analysis_view:*
[08/07 16:12:29   1166s] <CMD> um::get_metric_definition -name timing.hold.wns.path_group:reg2reg
[08/07 16:12:29   1166s] <CMD> um::get_metric_definition -name timing.setup.feps
[08/07 16:12:29   1166s] <CMD> um::get_metric_definition -name timing.setup.feps.analysis_view:*
[08/07 16:12:29   1166s] <CMD> um::get_metric_definition -name timing.setup.feps.path_group:*
[08/07 16:12:29   1166s] <CMD> um::get_metric_definition -name timing.setup.feps.path_group:*.analysis_view:*
[08/07 16:12:29   1166s] <CMD> um::get_metric_definition -name timing.setup.feps.path_group:reg2reg
[08/07 16:12:29   1166s] <CMD> um::get_metric_definition -name timing.setup.histogram
[08/07 16:12:29   1166s] <CMD> um::get_metric_definition -name timing.setup.histogram.views
[08/07 16:12:29   1166s] <CMD> um::get_metric_definition -name timing.setup.pba.histogram
[08/07 16:12:29   1166s] <CMD> um::get_metric_definition -name timing.setup.pba.histogram.views
[08/07 16:12:29   1166s] <CMD> um::get_metric_definition -name timing.setup.tns
[08/07 16:12:29   1166s] <CMD> um::get_metric_definition -name timing.setup.tns.analysis_view:*
[08/07 16:12:29   1166s] <CMD> um::get_metric_definition -name timing.setup.tns.path_group:*
[08/07 16:12:29   1166s] <CMD> um::get_metric_definition -name timing.setup.tns.path_group:*.analysis_view:*
[08/07 16:12:29   1166s] <CMD> um::get_metric_definition -name timing.setup.tns.path_group:reg2reg
[08/07 16:12:29   1166s] <CMD> um::get_metric_definition -name timing.setup.type
[08/07 16:12:29   1166s] <CMD> um::get_metric_definition -name timing.setup.wns
[08/07 16:12:29   1166s] <CMD> um::get_metric_definition -name timing.setup.wns.analysis_view:*
[08/07 16:12:29   1166s] <CMD> um::get_metric_definition -name timing.setup.wns.path_group:*
[08/07 16:12:29   1166s] <CMD> um::get_metric_definition -name timing.setup.wns.path_group:*.analysis_view:*
[08/07 16:12:29   1166s] <CMD> um::get_metric_definition -name timing.setup.wns.path_group:reg2reg
[08/07 16:12:29   1166s] <CMD> um::get_metric_definition -name timing.si.glitches
[08/07 16:12:29   1166s] <CMD> um::get_metric_definition -name timing.si.noise
[08/07 16:12:29   1166s] <CMD> um::get_metric_definition -name transition.*
[08/07 16:12:29   1166s] <CMD> um::get_metric_definition -name transition.count
[08/07 16:12:29   1166s] <CMD> um::get_metric_definition -name transition.max
[08/07 16:12:29   1166s] <CMD> get_metric -raw -id current -uuid b51cd247-5e20-42f5-8440-4200802c4b89 clock.Routing.area.total
[08/07 16:12:29   1166s] <CMD> get_metric -raw -id current -uuid b51cd247-5e20-42f5-8440-4200802c4b89 clock.PostConditioning.area.total
[08/07 16:12:29   1166s] <CMD> get_metric -raw -id current -uuid b51cd247-5e20-42f5-8440-4200802c4b89 clock.eGRPC.area.total
[08/07 16:12:29   1166s] <CMD> get_metric -raw -id current -uuid b51cd247-5e20-42f5-8440-4200802c4b89 clock.Routing.area.total
[08/07 16:12:29   1166s] <CMD> get_metric -raw -id current -uuid b51cd247-5e20-42f5-8440-4200802c4b89 clock.Implementation.area.total
[08/07 16:12:29   1166s] <CMD> get_metric -raw -id current -uuid b51cd247-5e20-42f5-8440-4200802c4b89 clock.eGRPC.area.total
[08/07 16:12:29   1166s] <CMD> get_metric -raw -id current -uuid b51cd247-5e20-42f5-8440-4200802c4b89 clock.Construction.area.total
[08/07 16:12:29   1166s] <CMD> get_metric -raw -id current -uuid b51cd247-5e20-42f5-8440-4200802c4b89 clock.Implementation.area.total
[08/07 16:12:29   1166s] <CMD> get_metric -raw -id current -uuid c5d2761c-3155-416b-aa12-28722a222e6f clock.Routing.area.total
[08/07 16:12:29   1166s] <CMD> get_metric -raw -id current -uuid c5d2761c-3155-416b-aa12-28722a222e6f clock.PostConditioning.area.total
[08/07 16:12:29   1166s] <CMD> get_metric -raw -id current -uuid c5d2761c-3155-416b-aa12-28722a222e6f clock.eGRPC.area.total
[08/07 16:12:29   1166s] <CMD> get_metric -raw -id current -uuid c5d2761c-3155-416b-aa12-28722a222e6f clock.Routing.area.total
[08/07 16:12:29   1166s] <CMD> get_metric -raw -id current -uuid c5d2761c-3155-416b-aa12-28722a222e6f clock.Implementation.area.total
[08/07 16:12:29   1166s] <CMD> get_metric -raw -id current -uuid c5d2761c-3155-416b-aa12-28722a222e6f clock.eGRPC.area.total
[08/07 16:12:29   1166s] <CMD> get_metric -raw -id current -uuid c5d2761c-3155-416b-aa12-28722a222e6f clock.Construction.area.total
[08/07 16:12:29   1166s] <CMD> get_metric -raw -id current -uuid c5d2761c-3155-416b-aa12-28722a222e6f clock.Implementation.area.total
[08/07 16:12:29   1166s] <CMD> get_metric -raw -id current -uuid 6effa90a-df3f-4d61-b5ad-d75710b80c53 clock.Routing.area.total
[08/07 16:12:29   1166s] <CMD> get_metric -raw -id current -uuid 6effa90a-df3f-4d61-b5ad-d75710b80c53 clock.PostConditioning.area.total
[08/07 16:12:29   1166s] <CMD> get_metric -raw -id current -uuid 6effa90a-df3f-4d61-b5ad-d75710b80c53 clock.eGRPC.area.total
[08/07 16:12:29   1166s] <CMD> get_metric -raw -id current -uuid 6effa90a-df3f-4d61-b5ad-d75710b80c53 clock.Routing.area.total
[08/07 16:12:29   1166s] <CMD> get_metric -raw -id current -uuid 6effa90a-df3f-4d61-b5ad-d75710b80c53 clock.Implementation.area.total
[08/07 16:12:29   1166s] <CMD> get_metric -raw -id current -uuid 6effa90a-df3f-4d61-b5ad-d75710b80c53 clock.eGRPC.area.total
[08/07 16:12:29   1166s] <CMD> get_metric -raw -id current -uuid 6effa90a-df3f-4d61-b5ad-d75710b80c53 clock.Construction.area.total
[08/07 16:12:29   1166s] <CMD> get_metric -raw -id current -uuid 6effa90a-df3f-4d61-b5ad-d75710b80c53 clock.Implementation.area.total
[08/07 16:12:29   1166s] <CMD> get_metric -raw -id current -uuid 53a0f3d0-fc51-4524-a8c7-ad08906ab6b6 clock.Routing.area.total
[08/07 16:12:29   1166s] <CMD> get_metric -raw -id current -uuid 53a0f3d0-fc51-4524-a8c7-ad08906ab6b6 clock.PostConditioning.area.total
[08/07 16:12:29   1166s] <CMD> get_metric -raw -id current -uuid 53a0f3d0-fc51-4524-a8c7-ad08906ab6b6 clock.eGRPC.area.total
[08/07 16:12:29   1166s] <CMD> get_metric -raw -id current -uuid 53a0f3d0-fc51-4524-a8c7-ad08906ab6b6 clock.Routing.area.total
[08/07 16:12:29   1166s] <CMD> get_metric -raw -id current -uuid 53a0f3d0-fc51-4524-a8c7-ad08906ab6b6 clock.Implementation.area.total
[08/07 16:12:29   1166s] <CMD> get_metric -raw -id current -uuid 53a0f3d0-fc51-4524-a8c7-ad08906ab6b6 clock.eGRPC.area.total
[08/07 16:12:29   1166s] <CMD> get_metric -raw -id current -uuid 53a0f3d0-fc51-4524-a8c7-ad08906ab6b6 clock.Construction.area.total
[08/07 16:12:29   1166s] <CMD> get_metric -raw -id current -uuid 53a0f3d0-fc51-4524-a8c7-ad08906ab6b6 clock.Implementation.area.total
[08/07 16:12:29   1166s] <CMD> get_metric -raw -id current -uuid fa54ced5-fde5-48d2-a4f7-a70e384ebdb8 clock.Routing.area.total
[08/07 16:12:29   1166s] <CMD> get_metric -raw -id current -uuid fa54ced5-fde5-48d2-a4f7-a70e384ebdb8 clock.PostConditioning.area.total
[08/07 16:12:29   1166s] <CMD> get_metric -raw -id current -uuid fa54ced5-fde5-48d2-a4f7-a70e384ebdb8 clock.eGRPC.area.total
[08/07 16:12:29   1166s] <CMD> get_metric -raw -id current -uuid fa54ced5-fde5-48d2-a4f7-a70e384ebdb8 clock.Routing.area.total
[08/07 16:12:29   1166s] <CMD> get_metric -raw -id current -uuid fa54ced5-fde5-48d2-a4f7-a70e384ebdb8 clock.Implementation.area.total
[08/07 16:12:29   1166s] <CMD> get_metric -raw -id current -uuid fa54ced5-fde5-48d2-a4f7-a70e384ebdb8 clock.eGRPC.area.total
[08/07 16:12:29   1166s] <CMD> get_metric -raw -id current -uuid fa54ced5-fde5-48d2-a4f7-a70e384ebdb8 clock.Construction.area.total
[08/07 16:12:29   1166s] <CMD> get_metric -raw -id current -uuid fa54ced5-fde5-48d2-a4f7-a70e384ebdb8 clock.Implementation.area.total
[08/07 16:12:29   1166s] <CMD> get_metric -raw -id current -uuid 79050685-ebba-4d12-a2dc-8c608cee32cc clock.Routing.area.total
[08/07 16:12:29   1166s] <CMD> get_metric -raw -id current -uuid 79050685-ebba-4d12-a2dc-8c608cee32cc clock.PostConditioning.area.total
[08/07 16:12:29   1166s] <CMD> get_metric -raw -id current -uuid 79050685-ebba-4d12-a2dc-8c608cee32cc clock.eGRPC.area.total
[08/07 16:12:29   1166s] <CMD> get_metric -raw -id current -uuid 79050685-ebba-4d12-a2dc-8c608cee32cc clock.Routing.area.total
[08/07 16:12:29   1166s] <CMD> get_metric -raw -id current -uuid 79050685-ebba-4d12-a2dc-8c608cee32cc clock.Implementation.area.total
[08/07 16:12:29   1166s] <CMD> get_metric -raw -id current -uuid 79050685-ebba-4d12-a2dc-8c608cee32cc clock.eGRPC.area.total
[08/07 16:12:29   1166s] <CMD> get_metric -raw -id current -uuid 79050685-ebba-4d12-a2dc-8c608cee32cc clock.Construction.area.total
[08/07 16:12:29   1166s] <CMD> get_metric -raw -id current -uuid 79050685-ebba-4d12-a2dc-8c608cee32cc clock.Implementation.area.total
[08/07 16:12:29   1166s] <CMD> get_metric -raw -id current -uuid d9d18c0a-b99f-4e41-bf28-f4b520403d7a clock.Routing.area.total
[08/07 16:12:29   1166s] <CMD> get_metric -raw -id current -uuid d9d18c0a-b99f-4e41-bf28-f4b520403d7a clock.PostConditioning.area.total
[08/07 16:12:29   1166s] <CMD> get_metric -raw -id current -uuid d9d18c0a-b99f-4e41-bf28-f4b520403d7a clock.eGRPC.area.total
[08/07 16:12:29   1166s] <CMD> get_metric -raw -id current -uuid d9d18c0a-b99f-4e41-bf28-f4b520403d7a clock.Routing.area.total
[08/07 16:12:29   1166s] <CMD> get_metric -raw -id current -uuid d9d18c0a-b99f-4e41-bf28-f4b520403d7a clock.Implementation.area.total
[08/07 16:12:29   1166s] <CMD> get_metric -raw -id current -uuid d9d18c0a-b99f-4e41-bf28-f4b520403d7a clock.eGRPC.area.total
[08/07 16:12:29   1166s] <CMD> get_metric -raw -id current -uuid d9d18c0a-b99f-4e41-bf28-f4b520403d7a clock.Construction.area.total
[08/07 16:12:29   1166s] <CMD> get_metric -raw -id current -uuid d9d18c0a-b99f-4e41-bf28-f4b520403d7a clock.Implementation.area.total
[08/07 16:12:29   1166s] <CMD> get_metric -raw -id current -uuid aae59a4d-8ea6-42a9-a6c3-51ac9b1afe35 clock.Routing.area.total
[08/07 16:12:29   1166s] <CMD> get_metric -raw -id current -uuid aae59a4d-8ea6-42a9-a6c3-51ac9b1afe35 clock.PostConditioning.area.total
[08/07 16:12:29   1166s] <CMD> get_metric -raw -id current -uuid aae59a4d-8ea6-42a9-a6c3-51ac9b1afe35 clock.eGRPC.area.total
[08/07 16:12:29   1166s] <CMD> get_metric -raw -id current -uuid aae59a4d-8ea6-42a9-a6c3-51ac9b1afe35 clock.Routing.area.total
[08/07 16:12:29   1166s] <CMD> get_metric -raw -id current -uuid aae59a4d-8ea6-42a9-a6c3-51ac9b1afe35 clock.Implementation.area.total
[08/07 16:12:29   1166s] <CMD> get_metric -raw -id current -uuid aae59a4d-8ea6-42a9-a6c3-51ac9b1afe35 clock.eGRPC.area.total
[08/07 16:12:29   1166s] <CMD> get_metric -raw -id current -uuid aae59a4d-8ea6-42a9-a6c3-51ac9b1afe35 clock.Construction.area.total
[08/07 16:12:29   1166s] <CMD> get_metric -raw -id current -uuid aae59a4d-8ea6-42a9-a6c3-51ac9b1afe35 clock.Implementation.area.total
[08/07 16:12:29   1166s] <FF> MAILING RESULTS TO ryanridley46@gmail.com
[08/07 16:12:29   1166s] <CMD> saveDesign DBS/place.enc -compress
[08/07 16:12:29   1166s] #% Begin save design ... (date=08/07 16:12:29, mem=1002.8M)
[08/07 16:12:29   1166s] % Begin Save ccopt configuration ... (date=08/07 16:12:29, mem=1004.8M)
[08/07 16:12:29   1166s] % End Save ccopt configuration ... (date=08/07 16:12:29, total cpu=0:00:00.0, real=0:00:00.0, peak res=1005.7M, current mem=1005.7M)
[08/07 16:12:29   1166s] % Begin Save netlist data ... (date=08/07 16:12:29, mem=1005.7M)
[08/07 16:12:29   1166s] Writing Binary DB to DBS/place.enc.dat.tmp/riscv.v.bin in single-threaded mode...
[08/07 16:12:29   1166s] % End Save netlist data ... (date=08/07 16:12:29, total cpu=0:00:00.1, real=0:00:00.0, peak res=1005.9M, current mem=1005.9M)
[08/07 16:12:29   1166s] Saving congestion map file DBS/place.enc.dat.tmp/riscv.route.congmap.gz ...
[08/07 16:12:29   1166s] % Begin Save AAE data ... (date=08/07 16:12:29, mem=1006.7M)
[08/07 16:12:29   1166s] Saving AAE Data ...
[08/07 16:12:30   1166s] % End Save AAE data ... (date=08/07 16:12:29, total cpu=0:00:00.0, real=0:00:01.0, peak res=1006.7M, current mem=1006.7M)
[08/07 16:12:30   1166s] % Begin Save clock tree data ... (date=08/07 16:12:30, mem=1007.3M)
[08/07 16:12:30   1166s] % End Save clock tree data ... (date=08/07 16:12:30, total cpu=0:00:00.0, real=0:00:00.0, peak res=1007.3M, current mem=1007.3M)
[08/07 16:12:30   1166s] Saving preference file DBS/place.enc.dat.tmp/gui.pref.tcl ...
[08/07 16:12:30   1166s] Saving mode setting ...
[08/07 16:12:30   1166s] Saving global file ...
[08/07 16:12:30   1166s] % Begin Save floorplan data ... (date=08/07 16:12:30, mem=1009.3M)
[08/07 16:12:30   1166s] Saving floorplan file ...
[08/07 16:12:30   1166s] % End Save floorplan data ... (date=08/07 16:12:30, total cpu=0:00:00.1, real=0:00:00.0, peak res=1009.6M, current mem=1009.6M)
[08/07 16:12:30   1166s] Saving PG file DBS/place.enc.dat.tmp/riscv.pg.gz
[08/07 16:12:30   1167s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1240.8M) ***
[08/07 16:12:30   1167s] Saving Drc markers ...
[08/07 16:12:30   1167s] ... No Drc file written since there is no markers found.
[08/07 16:12:30   1167s] % Begin Save placement data ... (date=08/07 16:12:30, mem=1009.6M)
[08/07 16:12:30   1167s] ** Saving stdCellPlacement_binary (version# 2) ...
[08/07 16:12:30   1167s] Save Adaptive View Pruing View Names to Binary file
[08/07 16:12:30   1167s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1243.8M) ***
[08/07 16:12:30   1167s] % End Save placement data ... (date=08/07 16:12:30, total cpu=0:00:00.0, real=0:00:00.0, peak res=1009.7M, current mem=1009.7M)
[08/07 16:12:30   1167s] % Begin Save routing data ... (date=08/07 16:12:30, mem=1009.7M)
[08/07 16:12:30   1167s] Saving route file ...
[08/07 16:12:31   1167s] *** Completed saveRoute (cpu=0:00:00.2 real=0:00:01.0 mem=1240.8M) ***
[08/07 16:12:31   1167s] % End Save routing data ... (date=08/07 16:12:31, total cpu=0:00:00.2, real=0:00:01.0, peak res=1010.0M, current mem=1010.0M)
[08/07 16:12:31   1167s] Saving property file DBS/place.enc.dat.tmp/riscv.prop
[08/07 16:12:31   1167s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1243.8M) ***
[08/07 16:12:31   1167s] Saving rc congestion map DBS/place.enc.dat.tmp/riscv.congmap.gz ...
[08/07 16:12:31   1167s] % Begin Save power constraints data ... (date=08/07 16:12:31, mem=1010.3M)
[08/07 16:12:31   1167s] % End Save power constraints data ... (date=08/07 16:12:31, total cpu=0:00:00.0, real=0:00:00.0, peak res=1010.4M, current mem=1010.4M)
[08/07 16:12:32   1168s] Generated self-contained design place.enc.dat.tmp
[08/07 16:12:33   1168s] #% End save design ... (date=08/07 16:12:33, total cpu=0:00:02.6, real=0:00:04.0, peak res=1010.4M, current mem=1009.7M)
[08/07 16:12:33   1168s] *** Message Summary: 0 warning(s), 0 error(s)
[08/07 16:12:33   1168s] 
[08/07 16:12:33   1168s] <CMD> saveNetlist DBS/LEC/place.v.gz
[08/07 16:12:33   1168s] Writing Netlist "DBS/LEC/place.v.gz" ...
[08/07 16:12:33   1169s] <FF> ==============================================
[08/07 16:12:33   1169s] <FF>          COMPLETED STEP : place
[08/07 16:12:33   1169s] <FF>         ELAPSED RUNTIME : 0 days, 00:19:28
[08/07 16:12:33   1169s] <FF> ==============================================
[08/07 16:12:33   1169s] 
[08/07 16:12:33   1169s] *** Memory Usage v#1 (Current mem = 1277.133M, initial mem = 287.395M) ***
[08/07 16:12:33   1169s] 
[08/07 16:12:33   1169s] *** Summary of all messages that are not suppressed in this session:
[08/07 16:12:33   1169s] Severity  ID               Count  Summary                                  
[08/07 16:12:33   1169s] WARNING   IMPLF-108            1  There is no overlap layer defined in any...
[08/07 16:12:33   1169s] WARNING   IMPFP-710            1  File version %s is too old.              
[08/07 16:12:33   1169s] WARNING   IMPFP-3961           4  The techSite '%s' has no related standar...
[08/07 16:12:33   1169s] WARNING   IMPTS-124            2  Timing library description of pin '%s' i...
[08/07 16:12:33   1169s] WARNING   IMPEXT-6197          4  The Cap table file is not specified. Thi...
[08/07 16:12:33   1169s] WARNING   IMPEXT-2766          3  The sheet resistance for layer %s is not...
[08/07 16:12:33   1169s] WARNING   IMPEXT-2773          3  The via resistance between layers %s and...
[08/07 16:12:33   1169s] WARNING   IMPEXT-2882          2  Unable to find the resistance for via '%...
[08/07 16:12:33   1169s] WARNING   IMPCK-8086           1  The command %s is obsolete and will be r...
[08/07 16:12:33   1169s] WARNING   IMPVL-159           68  Pin '%s' of cell '%s' is defined in LEF ...
[08/07 16:12:33   1169s] WARNING   IMPPP-556            2  A SAMENET rule between different layers ...
[08/07 16:12:33   1169s] WARNING   IMPPP-557            3  A single-layer VIARULE GENERATE for turn...
[08/07 16:12:33   1169s] WARNING   IMPSP-9531           1  Turning off clkGateAware when timingDriv...
[08/07 16:12:33   1169s] WARNING   IMPSP-9025           2  No scan chain specified/traced.          
[08/07 16:12:33   1169s] WARNING   IMPOPT-576           1  %d nets have unplaced terms.             
[08/07 16:12:33   1169s] WARNING   IMPOPT-665         163  %s : Net has unplaced terms or is connec...
[08/07 16:12:33   1169s] WARNING   IMPOPT-6118          1  The following cells have a dont_touch pr...
[08/07 16:12:33   1169s] WARNING   IMPCTE-107           1  The following globals have been obsolete...
[08/07 16:12:33   1169s] WARNING   TCLCMD-1461          1  Skipped unsupported command: %s          
[08/07 16:12:33   1169s] *** Message Summary: 264 warning(s), 0 error(s)
[08/07 16:12:33   1169s] 
[08/07 16:12:33   1169s] --- Ending "Innovus" (totcpu=0:19:29, real=0:19:45, mem=1277.1M) ---
