

================================================================
== Vitis HLS Report for 'aes_encrypt_Pipeline_VITIS_LOOP_41_1'
================================================================
* Date:           Thu Nov  6 13:30:06 2025

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        proj_smoke
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flga2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  1.293 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       10|       10|  0.100 us|  0.100 us|   10|   10|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_41_1  |        8|        8|         3|          2|          1|     4|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 2, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.95>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %key, void @empty_7, i32 0, i32 0, void @empty_8, i32 4294967295, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.38ns)   --->   "%store_ln0 = store i3 0, i3 %i"   --->   Operation 8 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 9 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i_3 = load i3 %i" [/home/CryptoHLS/test/aes_raw.cpp:42]   --->   Operation 10 'load' 'i_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 11 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.49ns)   --->   "%icmp_ln41 = icmp_eq  i3 %i_3, i3 4" [/home/CryptoHLS/test/aes_raw.cpp:41]   --->   Operation 12 'icmp' 'icmp_ln41' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 13 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.57ns)   --->   "%add_ln41 = add i3 %i_3, i3 1" [/home/CryptoHLS/test/aes_raw.cpp:41]   --->   Operation 14 'add' 'add_ln41' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln41 = br i1 %icmp_ln41, void %.split10, void %.preheader.preheader.exitStub" [/home/CryptoHLS/test/aes_raw.cpp:41]   --->   Operation 15 'br' 'br_ln41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%trunc_ln42 = trunc i3 %i_3" [/home/CryptoHLS/test/aes_raw.cpp:42]   --->   Operation 16 'trunc' 'trunc_ln42' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %trunc_ln42, i2 0" [/home/CryptoHLS/test/aes_raw.cpp:42]   --->   Operation 17 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln42 = zext i4 %shl_ln" [/home/CryptoHLS/test/aes_raw.cpp:42]   --->   Operation 18 'zext' 'zext_ln42' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%key_addr = getelementptr i8 %key, i64 0, i64 %zext_ln42" [/home/CryptoHLS/test/aes_raw.cpp:42]   --->   Operation 19 'getelementptr' 'key_addr' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_1 : Operation 20 [2/2] (0.66ns)   --->   "%key_load = load i4 %key_addr" [/home/CryptoHLS/test/aes_raw.cpp:42]   --->   Operation 20 'load' 'key_load' <Predicate = (!icmp_ln41)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%or_ln43 = or i4 %shl_ln, i4 1" [/home/CryptoHLS/test/aes_raw.cpp:43]   --->   Operation 21 'or' 'or_ln43' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln43 = zext i4 %or_ln43" [/home/CryptoHLS/test/aes_raw.cpp:43]   --->   Operation 22 'zext' 'zext_ln43' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%key_addr_1 = getelementptr i8 %key, i64 0, i64 %zext_ln43" [/home/CryptoHLS/test/aes_raw.cpp:43]   --->   Operation 23 'getelementptr' 'key_addr_1' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_1 : Operation 24 [2/2] (0.66ns)   --->   "%key_load_1 = load i4 %key_addr_1" [/home/CryptoHLS/test/aes_raw.cpp:43]   --->   Operation 24 'load' 'key_load_1' <Predicate = (!icmp_ln41)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_1 : Operation 25 [1/1] (0.38ns)   --->   "%store_ln41 = store i3 %add_ln41, i3 %i" [/home/CryptoHLS/test/aes_raw.cpp:41]   --->   Operation 25 'store' 'store_ln41' <Predicate = (!icmp_ln41)> <Delay = 0.38>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 48 'ret' 'ret_ln0' <Predicate = (icmp_ln41)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.29>
ST_2 : Operation 26 [1/2] (0.66ns)   --->   "%key_load = load i4 %key_addr" [/home/CryptoHLS/test/aes_raw.cpp:42]   --->   Operation 26 'load' 'key_load' <Predicate = (!icmp_ln41)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%RoundKey_addr = getelementptr i8 %RoundKey, i64 0, i64 %zext_ln42" [/home/CryptoHLS/test/aes_raw.cpp:42]   --->   Operation 27 'getelementptr' 'RoundKey_addr' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.62ns)   --->   "%store_ln42 = store i8 %key_load, i8 %RoundKey_addr" [/home/CryptoHLS/test/aes_raw.cpp:42]   --->   Operation 28 'store' 'store_ln42' <Predicate = (!icmp_ln41)> <Delay = 0.62> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_2 : Operation 29 [1/2] (0.66ns)   --->   "%key_load_1 = load i4 %key_addr_1" [/home/CryptoHLS/test/aes_raw.cpp:43]   --->   Operation 29 'load' 'key_load_1' <Predicate = (!icmp_ln41)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%RoundKey_addr_3 = getelementptr i8 %RoundKey, i64 0, i64 %zext_ln43" [/home/CryptoHLS/test/aes_raw.cpp:43]   --->   Operation 30 'getelementptr' 'RoundKey_addr_3' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.62ns)   --->   "%store_ln43 = store i8 %key_load_1, i8 %RoundKey_addr_3" [/home/CryptoHLS/test/aes_raw.cpp:43]   --->   Operation 31 'store' 'store_ln43' <Predicate = (!icmp_ln41)> <Delay = 0.62> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%or_ln44 = or i4 %shl_ln, i4 2" [/home/CryptoHLS/test/aes_raw.cpp:44]   --->   Operation 32 'or' 'or_ln44' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln44 = zext i4 %or_ln44" [/home/CryptoHLS/test/aes_raw.cpp:44]   --->   Operation 33 'zext' 'zext_ln44' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%key_addr_2 = getelementptr i8 %key, i64 0, i64 %zext_ln44" [/home/CryptoHLS/test/aes_raw.cpp:44]   --->   Operation 34 'getelementptr' 'key_addr_2' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_2 : Operation 35 [2/2] (0.66ns)   --->   "%key_load_2 = load i4 %key_addr_2" [/home/CryptoHLS/test/aes_raw.cpp:44]   --->   Operation 35 'load' 'key_load_2' <Predicate = (!icmp_ln41)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%or_ln45 = or i4 %shl_ln, i4 3" [/home/CryptoHLS/test/aes_raw.cpp:45]   --->   Operation 36 'or' 'or_ln45' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln45 = zext i4 %or_ln45" [/home/CryptoHLS/test/aes_raw.cpp:45]   --->   Operation 37 'zext' 'zext_ln45' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%key_addr_3 = getelementptr i8 %key, i64 0, i64 %zext_ln45" [/home/CryptoHLS/test/aes_raw.cpp:45]   --->   Operation 38 'getelementptr' 'key_addr_3' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_2 : Operation 39 [2/2] (0.66ns)   --->   "%key_load_3 = load i4 %key_addr_3" [/home/CryptoHLS/test/aes_raw.cpp:45]   --->   Operation 39 'load' 'key_load_3' <Predicate = (!icmp_ln41)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 3 <SV = 2> <Delay = 1.29>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%specloopname_ln41 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [/home/CryptoHLS/test/aes_raw.cpp:41]   --->   Operation 40 'specloopname' 'specloopname_ln41' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/2] (0.66ns)   --->   "%key_load_2 = load i4 %key_addr_2" [/home/CryptoHLS/test/aes_raw.cpp:44]   --->   Operation 41 'load' 'key_load_2' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%RoundKey_addr_4 = getelementptr i8 %RoundKey, i64 0, i64 %zext_ln44" [/home/CryptoHLS/test/aes_raw.cpp:44]   --->   Operation 42 'getelementptr' 'RoundKey_addr_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.62ns)   --->   "%store_ln44 = store i8 %key_load_2, i8 %RoundKey_addr_4" [/home/CryptoHLS/test/aes_raw.cpp:44]   --->   Operation 43 'store' 'store_ln44' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_3 : Operation 44 [1/2] (0.66ns)   --->   "%key_load_3 = load i4 %key_addr_3" [/home/CryptoHLS/test/aes_raw.cpp:45]   --->   Operation 44 'load' 'key_load_3' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%RoundKey_addr_5 = getelementptr i8 %RoundKey, i64 0, i64 %zext_ln45" [/home/CryptoHLS/test/aes_raw.cpp:45]   --->   Operation 45 'getelementptr' 'RoundKey_addr_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.62ns)   --->   "%store_ln45 = store i8 %key_load_3, i8 %RoundKey_addr_5" [/home/CryptoHLS/test/aes_raw.cpp:45]   --->   Operation 46 'store' 'store_ln45' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 47 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 0.959ns
The critical path consists of the following:
	'alloca' operation ('i') [3]  (0 ns)
	'load' operation ('i', /home/CryptoHLS/test/aes_raw.cpp:42) on local variable 'i' [8]  (0 ns)
	'add' operation ('add_ln41', /home/CryptoHLS/test/aes_raw.cpp:41) [12]  (0.572 ns)
	'store' operation ('store_ln41', /home/CryptoHLS/test/aes_raw.cpp:41) of variable 'add_ln41', /home/CryptoHLS/test/aes_raw.cpp:41 on local variable 'i' [41]  (0.387 ns)

 <State 2>: 1.29ns
The critical path consists of the following:
	'load' operation ('key_load', /home/CryptoHLS/test/aes_raw.cpp:42) on array 'key' [20]  (0.667 ns)
	'store' operation ('store_ln42', /home/CryptoHLS/test/aes_raw.cpp:42) of variable 'key_load', /home/CryptoHLS/test/aes_raw.cpp:42 on array 'RoundKey' [22]  (0.626 ns)

 <State 3>: 1.29ns
The critical path consists of the following:
	'load' operation ('key_load_2', /home/CryptoHLS/test/aes_raw.cpp:44) on array 'key' [32]  (0.667 ns)
	'store' operation ('store_ln44', /home/CryptoHLS/test/aes_raw.cpp:44) of variable 'key_load_2', /home/CryptoHLS/test/aes_raw.cpp:44 on array 'RoundKey' [34]  (0.626 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
