Analysis & Synthesis report for SoundMixer
Fri Jan 12 12:58:46 2018
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |SoundMixer|mixer:mix|mixer_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state
 12. State Machine - |SoundMixer|mixer:mix|mixer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state
 13. State Machine - |SoundMixer|mixer:mix|mixer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state
 14. State Machine - |SoundMixer|mixer:mix|mixer_audio_and_video_config_0:audio_and_video_config_0|s_serial_transfer
 15. State Machine - |SoundMixer|mixer:mix|mixer_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|s_serial_protocol
 16. Registers Protected by Synthesis
 17. Registers Removed During Synthesis
 18. Removed Registers Triggering Further Register Optimizations
 19. General Register Statistics
 20. Inverted Register Statistics
 21. Registers Packed Into Inferred Megafunctions
 22. Multiplexer Restructuring Statistics (Restructuring Performed)
 23. Source assignments for mixer:mix|mixer_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram
 24. Source assignments for mixer:mix|mixer_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram
 25. Source assignments for mixer:mix|mixer_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram
 26. Source assignments for mixer:mix|mixer_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram
 27. Source assignments for mixer:mix|mixer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer
 28. Source assignments for mixer:mix|mixer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming
 29. Source assignments for mixer:mix|mixer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer
 30. Source assignments for mixer:mix|mixer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer
 31. Source assignments for mixer:mix|mixer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer
 32. Source assignments for mixer:mix|mixer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer
 33. Source assignments for mixer:mix|mixer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer
 34. Source assignments for mixer:mix|mixer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer
 35. Source assignments for mixer:mix|mixer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser
 36. Source assignments for mixer:mix|mixer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer
 37. Source assignments for mixer:mix|mixer_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 38. Source assignments for mixer:mix|mixer_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 39. Source assignments for mixer:mix|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 40. Source assignments for mixer:mix|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 41. Source assignments for mixer:mix|mixer_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated
 42. Parameter Settings for User Entity Instance: mixer:mix|mixer_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer
 43. Parameter Settings for User Entity Instance: mixer:mix|mixer_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_audio_bit_counter:Audio_Out_Bit_Counter
 44. Parameter Settings for User Entity Instance: mixer:mix|mixer_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO
 45. Parameter Settings for User Entity Instance: mixer:mix|mixer_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO
 46. Parameter Settings for User Entity Instance: mixer:mix|mixer_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO
 47. Parameter Settings for User Entity Instance: mixer:mix|mixer_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO
 48. Parameter Settings for User Entity Instance: mixer:mix|mixer_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer
 49. Parameter Settings for User Entity Instance: mixer:mix|mixer_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO
 50. Parameter Settings for User Entity Instance: mixer:mix|mixer_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO
 51. Parameter Settings for User Entity Instance: mixer:mix|mixer_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO
 52. Parameter Settings for User Entity Instance: mixer:mix|mixer_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO
 53. Parameter Settings for User Entity Instance: mixer:mix|mixer_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init
 54. Parameter Settings for User Entity Instance: mixer:mix|mixer_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM
 55. Parameter Settings for User Entity Instance: mixer:mix|mixer_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM|altera_up_av_config_auto_init_ob_audio:Auto_Init_Audio_ROM
 56. Parameter Settings for User Entity Instance: mixer:mix|mixer_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM|altera_up_av_config_auto_init_ob_adv7180:Auto_Init_Video_ROM
 57. Parameter Settings for User Entity Instance: mixer:mix|mixer_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller
 58. Parameter Settings for User Entity Instance: mixer:mix|mixer_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator
 59. Parameter Settings for User Entity Instance: mixer:mix|mixer_audio_pll_0:audio_pll_0|mixer_audio_pll_0_audio_pll:audio_pll|altera_pll:altera_pll_i
 60. Parameter Settings for User Entity Instance: mixer:mix|mixer_master_0:master_0
 61. Parameter Settings for User Entity Instance: mixer:mix|mixer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master
 62. Parameter Settings for User Entity Instance: mixer:mix|mixer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node
 63. Parameter Settings for User Entity Instance: mixer:mix|mixer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component
 64. Parameter Settings for User Entity Instance: mixer:mix|mixer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming
 65. Parameter Settings for User Entity Instance: mixer:mix|mixer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer
 66. Parameter Settings for User Entity Instance: mixer:mix|mixer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming
 67. Parameter Settings for User Entity Instance: mixer:mix|mixer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer
 68. Parameter Settings for User Entity Instance: mixer:mix|mixer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer
 69. Parameter Settings for User Entity Instance: mixer:mix|mixer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer
 70. Parameter Settings for User Entity Instance: mixer:mix|mixer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer
 71. Parameter Settings for User Entity Instance: mixer:mix|mixer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser
 72. Parameter Settings for User Entity Instance: mixer:mix|mixer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer
 73. Parameter Settings for User Entity Instance: mixer:mix|mixer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer
 74. Parameter Settings for User Entity Instance: mixer:mix|mixer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage
 75. Parameter Settings for User Entity Instance: mixer:mix|mixer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser
 76. Parameter Settings for User Entity Instance: mixer:mix|mixer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser
 77. Parameter Settings for User Entity Instance: mixer:mix|mixer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer
 78. Parameter Settings for User Entity Instance: mixer:mix|mixer_master_0:master_0|altera_avalon_sc_fifo:fifo
 79. Parameter Settings for User Entity Instance: mixer:mix|mixer_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p
 80. Parameter Settings for User Entity Instance: mixer:mix|mixer_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b
 81. Parameter Settings for User Entity Instance: mixer:mix|mixer_master_0:master_0|altera_avalon_packets_to_master:transacto
 82. Parameter Settings for User Entity Instance: mixer:mix|mixer_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m
 83. Parameter Settings for User Entity Instance: mixer:mix|mixer_master_0:master_0|altera_reset_controller:rst_controller
 84. Parameter Settings for User Entity Instance: mixer:mix|mixer_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 85. Parameter Settings for User Entity Instance: mixer:mix|mixer_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 86. Parameter Settings for User Entity Instance: mixer:mix|mixer_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:master_0_master_translator
 87. Parameter Settings for User Entity Instance: mixer:mix|mixer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_and_video_config_0_avalon_av_config_slave_translator
 88. Parameter Settings for User Entity Instance: mixer:mix|altera_reset_controller:rst_controller
 89. Parameter Settings for User Entity Instance: mixer:mix|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 90. Parameter Settings for User Entity Instance: mixer:mix|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 91. Parameter Settings for Inferred Entity Instance: mixer:mix|mixer_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0
 92. scfifo Parameter Settings by Entity Instance
 93. altsyncram Parameter Settings by Entity Instance
 94. Port Connectivity Checks: "mixer:mix|altera_reset_controller:rst_controller"
 95. Port Connectivity Checks: "mixer:mix|mixer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_and_video_config_0_avalon_av_config_slave_translator"
 96. Port Connectivity Checks: "mixer:mix|mixer_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:master_0_master_translator"
 97. Port Connectivity Checks: "mixer:mix|mixer_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
 98. Port Connectivity Checks: "mixer:mix|mixer_master_0:master_0|altera_reset_controller:rst_controller"
 99. Port Connectivity Checks: "mixer:mix|mixer_master_0:master_0|altera_avalon_sc_fifo:fifo"
100. Port Connectivity Checks: "mixer:mix|mixer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser"
101. Port Connectivity Checks: "mixer:mix|mixer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter"
102. Port Connectivity Checks: "mixer:mix|mixer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover"
103. Port Connectivity Checks: "mixer:mix|mixer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer"
104. Port Connectivity Checks: "mixer:mix|mixer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer"
105. Port Connectivity Checks: "mixer:mix|mixer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer"
106. Port Connectivity Checks: "mixer:mix|mixer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer"
107. Port Connectivity Checks: "mixer:mix|mixer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer"
108. Port Connectivity Checks: "mixer:mix|mixer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component"
109. Port Connectivity Checks: "mixer:mix|mixer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node"
110. Port Connectivity Checks: "mixer:mix|mixer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master"
111. Port Connectivity Checks: "mixer:mix|mixer_master_0:master_0"
112. Port Connectivity Checks: "mixer:mix|mixer_audio_pll_0:audio_pll_0|mixer_audio_pll_0_audio_pll:audio_pll|altera_pll:altera_pll_i"
113. Port Connectivity Checks: "mixer:mix|mixer_audio_pll_0:audio_pll_0"
114. Port Connectivity Checks: "mixer:mix|mixer_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator"
115. Port Connectivity Checks: "mixer:mix|mixer_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller"
116. Port Connectivity Checks: "mixer:mix|mixer_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init"
117. Port Connectivity Checks: "mixer:mix|mixer_audio_and_video_config_0:audio_and_video_config_0"
118. Post-Synthesis Netlist Statistics for Top Partition
119. Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub
120. Elapsed Time Per Partition
121. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Fri Jan 12 12:58:46 2018       ;
; Quartus Prime Version           ; 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Revision Name                   ; SoundMixer                                  ;
; Top-level Entity Name           ; SoundMixer                                  ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 924                                         ;
; Total pins                      ; 78                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 12,800                                      ;
; Total DSP Blocks                ; 4                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 1                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; SoundMixer         ; SoundMixer         ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                       ;
+-------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                                                      ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                          ; Library     ;
+-------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------+-------------+
; SoundMixer.v                                                                                          ; yes             ; User Verilog HDL File                        ; /home/i272655/Dokumenty/SoundMixer/SoundMixer.v                                                       ;             ;
; status_hex.v                                                                                          ; yes             ; User Verilog HDL File                        ; /home/i272655/Dokumenty/SoundMixer/status_hex.v                                                       ;             ;
; /home/i272655/Dokumenty/SoundMixer/db/ip/mixer/mixer.v                                                ; yes             ; Auto-Found Verilog HDL File                  ; /home/i272655/Dokumenty/SoundMixer/db/ip/mixer/mixer.v                                                ; mixer       ;
; /home/i272655/Dokumenty/SoundMixer/db/ip/mixer/submodules/altera_avalon_packets_to_master.v           ; yes             ; Auto-Found Verilog HDL File                  ; /home/i272655/Dokumenty/SoundMixer/db/ip/mixer/submodules/altera_avalon_packets_to_master.v           ; mixer       ;
; /home/i272655/Dokumenty/SoundMixer/db/ip/mixer/submodules/altera_avalon_sc_fifo.v                     ; yes             ; Auto-Found Verilog HDL File                  ; /home/i272655/Dokumenty/SoundMixer/db/ip/mixer/submodules/altera_avalon_sc_fifo.v                     ; mixer       ;
; /home/i272655/Dokumenty/SoundMixer/db/ip/mixer/submodules/altera_avalon_st_bytes_to_packets.v         ; yes             ; Auto-Found Verilog HDL File                  ; /home/i272655/Dokumenty/SoundMixer/db/ip/mixer/submodules/altera_avalon_st_bytes_to_packets.v         ; mixer       ;
; /home/i272655/Dokumenty/SoundMixer/db/ip/mixer/submodules/altera_avalon_st_clock_crosser.v            ; yes             ; Auto-Found Verilog HDL File                  ; /home/i272655/Dokumenty/SoundMixer/db/ip/mixer/submodules/altera_avalon_st_clock_crosser.v            ; mixer       ;
; /home/i272655/Dokumenty/SoundMixer/db/ip/mixer/submodules/altera_avalon_st_idle_inserter.v            ; yes             ; Auto-Found Verilog HDL File                  ; /home/i272655/Dokumenty/SoundMixer/db/ip/mixer/submodules/altera_avalon_st_idle_inserter.v            ; mixer       ;
; /home/i272655/Dokumenty/SoundMixer/db/ip/mixer/submodules/altera_avalon_st_idle_remover.v             ; yes             ; Auto-Found Verilog HDL File                  ; /home/i272655/Dokumenty/SoundMixer/db/ip/mixer/submodules/altera_avalon_st_idle_remover.v             ; mixer       ;
; /home/i272655/Dokumenty/SoundMixer/db/ip/mixer/submodules/altera_avalon_st_jtag_interface.v           ; yes             ; Auto-Found Verilog HDL File                  ; /home/i272655/Dokumenty/SoundMixer/db/ip/mixer/submodules/altera_avalon_st_jtag_interface.v           ; mixer       ;
; /home/i272655/Dokumenty/SoundMixer/db/ip/mixer/submodules/altera_avalon_st_packets_to_bytes.v         ; yes             ; Auto-Found Verilog HDL File                  ; /home/i272655/Dokumenty/SoundMixer/db/ip/mixer/submodules/altera_avalon_st_packets_to_bytes.v         ; mixer       ;
; /home/i272655/Dokumenty/SoundMixer/db/ip/mixer/submodules/altera_avalon_st_pipeline_base.v            ; yes             ; Auto-Found Verilog HDL File                  ; /home/i272655/Dokumenty/SoundMixer/db/ip/mixer/submodules/altera_avalon_st_pipeline_base.v            ; mixer       ;
; /home/i272655/Dokumenty/SoundMixer/db/ip/mixer/submodules/altera_jtag_dc_streaming.v                  ; yes             ; Auto-Found Verilog HDL File                  ; /home/i272655/Dokumenty/SoundMixer/db/ip/mixer/submodules/altera_jtag_dc_streaming.v                  ; mixer       ;
; /home/i272655/Dokumenty/SoundMixer/db/ip/mixer/submodules/altera_jtag_sld_node.v                      ; yes             ; Auto-Found Verilog HDL File                  ; /home/i272655/Dokumenty/SoundMixer/db/ip/mixer/submodules/altera_jtag_sld_node.v                      ; mixer       ;
; /home/i272655/Dokumenty/SoundMixer/db/ip/mixer/submodules/altera_jtag_streaming.v                     ; yes             ; Auto-Found Verilog HDL File                  ; /home/i272655/Dokumenty/SoundMixer/db/ip/mixer/submodules/altera_jtag_streaming.v                     ; mixer       ;
; /home/i272655/Dokumenty/SoundMixer/db/ip/mixer/submodules/altera_merlin_master_translator.sv          ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/i272655/Dokumenty/SoundMixer/db/ip/mixer/submodules/altera_merlin_master_translator.sv          ; mixer       ;
; /home/i272655/Dokumenty/SoundMixer/db/ip/mixer/submodules/altera_merlin_slave_translator.sv           ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/i272655/Dokumenty/SoundMixer/db/ip/mixer/submodules/altera_merlin_slave_translator.sv           ; mixer       ;
; /home/i272655/Dokumenty/SoundMixer/db/ip/mixer/submodules/altera_reset_controller.v                   ; yes             ; Auto-Found Verilog HDL File                  ; /home/i272655/Dokumenty/SoundMixer/db/ip/mixer/submodules/altera_reset_controller.v                   ; mixer       ;
; /home/i272655/Dokumenty/SoundMixer/db/ip/mixer/submodules/altera_reset_synchronizer.v                 ; yes             ; Auto-Found Verilog HDL File                  ; /home/i272655/Dokumenty/SoundMixer/db/ip/mixer/submodules/altera_reset_synchronizer.v                 ; mixer       ;
; /home/i272655/Dokumenty/SoundMixer/db/ip/mixer/submodules/altera_std_synchronizer_nocut.v             ; yes             ; Auto-Found Verilog HDL File                  ; /home/i272655/Dokumenty/SoundMixer/db/ip/mixer/submodules/altera_std_synchronizer_nocut.v             ; mixer       ;
; /home/i272655/Dokumenty/SoundMixer/db/ip/mixer/submodules/altera_up_audio_bit_counter.v               ; yes             ; Auto-Found Verilog HDL File                  ; /home/i272655/Dokumenty/SoundMixer/db/ip/mixer/submodules/altera_up_audio_bit_counter.v               ; mixer       ;
; /home/i272655/Dokumenty/SoundMixer/db/ip/mixer/submodules/altera_up_audio_in_deserializer.v           ; yes             ; Auto-Found Verilog HDL File                  ; /home/i272655/Dokumenty/SoundMixer/db/ip/mixer/submodules/altera_up_audio_in_deserializer.v           ; mixer       ;
; /home/i272655/Dokumenty/SoundMixer/db/ip/mixer/submodules/altera_up_audio_out_serializer.v            ; yes             ; Auto-Found Verilog HDL File                  ; /home/i272655/Dokumenty/SoundMixer/db/ip/mixer/submodules/altera_up_audio_out_serializer.v            ; mixer       ;
; /home/i272655/Dokumenty/SoundMixer/db/ip/mixer/submodules/altera_up_av_config_auto_init.v             ; yes             ; Auto-Found Verilog HDL File                  ; /home/i272655/Dokumenty/SoundMixer/db/ip/mixer/submodules/altera_up_av_config_auto_init.v             ; mixer       ;
; /home/i272655/Dokumenty/SoundMixer/db/ip/mixer/submodules/altera_up_av_config_auto_init_ob_adv7180.v  ; yes             ; Auto-Found Verilog HDL File                  ; /home/i272655/Dokumenty/SoundMixer/db/ip/mixer/submodules/altera_up_av_config_auto_init_ob_adv7180.v  ; mixer       ;
; /home/i272655/Dokumenty/SoundMixer/db/ip/mixer/submodules/altera_up_av_config_auto_init_ob_audio.v    ; yes             ; Auto-Found Verilog HDL File                  ; /home/i272655/Dokumenty/SoundMixer/db/ip/mixer/submodules/altera_up_av_config_auto_init_ob_audio.v    ; mixer       ;
; /home/i272655/Dokumenty/SoundMixer/db/ip/mixer/submodules/altera_up_av_config_auto_init_ob_de1_soc.v  ; yes             ; Auto-Found Verilog HDL File                  ; /home/i272655/Dokumenty/SoundMixer/db/ip/mixer/submodules/altera_up_av_config_auto_init_ob_de1_soc.v  ; mixer       ;
; /home/i272655/Dokumenty/SoundMixer/db/ip/mixer/submodules/altera_up_av_config_serial_bus_controller.v ; yes             ; Auto-Found Verilog HDL File                  ; /home/i272655/Dokumenty/SoundMixer/db/ip/mixer/submodules/altera_up_av_config_serial_bus_controller.v ; mixer       ;
; /home/i272655/Dokumenty/SoundMixer/db/ip/mixer/submodules/altera_up_avalon_reset_from_locked_signal.v ; yes             ; Auto-Found Verilog HDL File                  ; /home/i272655/Dokumenty/SoundMixer/db/ip/mixer/submodules/altera_up_avalon_reset_from_locked_signal.v ; mixer       ;
; /home/i272655/Dokumenty/SoundMixer/db/ip/mixer/submodules/altera_up_clock_edge.v                      ; yes             ; Auto-Found Verilog HDL File                  ; /home/i272655/Dokumenty/SoundMixer/db/ip/mixer/submodules/altera_up_clock_edge.v                      ; mixer       ;
; /home/i272655/Dokumenty/SoundMixer/db/ip/mixer/submodules/altera_up_slow_clock_generator.v            ; yes             ; Auto-Found Verilog HDL File                  ; /home/i272655/Dokumenty/SoundMixer/db/ip/mixer/submodules/altera_up_slow_clock_generator.v            ; mixer       ;
; /home/i272655/Dokumenty/SoundMixer/db/ip/mixer/submodules/altera_up_sync_fifo.v                       ; yes             ; Auto-Found Verilog HDL File                  ; /home/i272655/Dokumenty/SoundMixer/db/ip/mixer/submodules/altera_up_sync_fifo.v                       ; mixer       ;
; /home/i272655/Dokumenty/SoundMixer/db/ip/mixer/submodules/amplifier.v                                 ; yes             ; Auto-Found Verilog HDL File                  ; /home/i272655/Dokumenty/SoundMixer/db/ip/mixer/submodules/amplifier.v                                 ; mixer       ;
; /home/i272655/Dokumenty/SoundMixer/db/ip/mixer/submodules/audio_amplifier.v                           ; yes             ; Auto-Found Verilog HDL File                  ; /home/i272655/Dokumenty/SoundMixer/db/ip/mixer/submodules/audio_amplifier.v                           ; mixer       ;
; /home/i272655/Dokumenty/SoundMixer/db/ip/mixer/submodules/gain_hex.v                                  ; yes             ; Auto-Found Verilog HDL File                  ; /home/i272655/Dokumenty/SoundMixer/db/ip/mixer/submodules/gain_hex.v                                  ; mixer       ;
; /home/i272655/Dokumenty/SoundMixer/db/ip/mixer/submodules/gain_key.v                                  ; yes             ; Auto-Found Verilog HDL File                  ; /home/i272655/Dokumenty/SoundMixer/db/ip/mixer/submodules/gain_key.v                                  ; mixer       ;
; /home/i272655/Dokumenty/SoundMixer/db/ip/mixer/submodules/get_gain.v                                  ; yes             ; Auto-Found Verilog HDL File                  ; /home/i272655/Dokumenty/SoundMixer/db/ip/mixer/submodules/get_gain.v                                  ; mixer       ;
; /home/i272655/Dokumenty/SoundMixer/db/ip/mixer/submodules/mixer_audio_0.v                             ; yes             ; Auto-Found Verilog HDL File                  ; /home/i272655/Dokumenty/SoundMixer/db/ip/mixer/submodules/mixer_audio_0.v                             ; mixer       ;
; /home/i272655/Dokumenty/SoundMixer/db/ip/mixer/submodules/mixer_audio_and_video_config_0.v            ; yes             ; Auto-Found Verilog HDL File                  ; /home/i272655/Dokumenty/SoundMixer/db/ip/mixer/submodules/mixer_audio_and_video_config_0.v            ; mixer       ;
; /home/i272655/Dokumenty/SoundMixer/db/ip/mixer/submodules/mixer_audio_pll_0.v                         ; yes             ; Auto-Found Verilog HDL File                  ; /home/i272655/Dokumenty/SoundMixer/db/ip/mixer/submodules/mixer_audio_pll_0.v                         ; mixer       ;
; /home/i272655/Dokumenty/SoundMixer/db/ip/mixer/submodules/mixer_audio_pll_0_audio_pll.v               ; yes             ; Auto-Found Verilog HDL File                  ; /home/i272655/Dokumenty/SoundMixer/db/ip/mixer/submodules/mixer_audio_pll_0_audio_pll.v               ; mixer       ;
; /home/i272655/Dokumenty/SoundMixer/db/ip/mixer/submodules/mixer_master_0.v                            ; yes             ; Auto-Found Verilog HDL File                  ; /home/i272655/Dokumenty/SoundMixer/db/ip/mixer/submodules/mixer_master_0.v                            ; mixer       ;
; /home/i272655/Dokumenty/SoundMixer/db/ip/mixer/submodules/mixer_master_0_b2p_adapter.sv               ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/i272655/Dokumenty/SoundMixer/db/ip/mixer/submodules/mixer_master_0_b2p_adapter.sv               ; mixer       ;
; /home/i272655/Dokumenty/SoundMixer/db/ip/mixer/submodules/mixer_master_0_p2b_adapter.sv               ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/i272655/Dokumenty/SoundMixer/db/ip/mixer/submodules/mixer_master_0_p2b_adapter.sv               ; mixer       ;
; /home/i272655/Dokumenty/SoundMixer/db/ip/mixer/submodules/mixer_master_0_timing_adt.sv                ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/i272655/Dokumenty/SoundMixer/db/ip/mixer/submodules/mixer_master_0_timing_adt.sv                ; mixer       ;
; /home/i272655/Dokumenty/SoundMixer/db/ip/mixer/submodules/mixer_mm_interconnect_0.v                   ; yes             ; Auto-Found Verilog HDL File                  ; /home/i272655/Dokumenty/SoundMixer/db/ip/mixer/submodules/mixer_mm_interconnect_0.v                   ; mixer       ;
; /home/i272655/Dokumenty/SoundMixer/db/ip/mixer/submodules/status_hex.v                                ; yes             ; Auto-Found Verilog HDL File                  ; /home/i272655/Dokumenty/SoundMixer/db/ip/mixer/submodules/status_hex.v                                ; mixer       ;
; scfifo.tdf                                                                                            ; yes             ; Megafunction                                 ; /usr/local/intelFPGA_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf                             ;             ;
; a_regfifo.inc                                                                                         ; yes             ; Megafunction                                 ; /usr/local/intelFPGA_lite/17.1/quartus/libraries/megafunctions/a_regfifo.inc                          ;             ;
; a_dpfifo.inc                                                                                          ; yes             ; Megafunction                                 ; /usr/local/intelFPGA_lite/17.1/quartus/libraries/megafunctions/a_dpfifo.inc                           ;             ;
; a_i2fifo.inc                                                                                          ; yes             ; Megafunction                                 ; /usr/local/intelFPGA_lite/17.1/quartus/libraries/megafunctions/a_i2fifo.inc                           ;             ;
; a_fffifo.inc                                                                                          ; yes             ; Megafunction                                 ; /usr/local/intelFPGA_lite/17.1/quartus/libraries/megafunctions/a_fffifo.inc                           ;             ;
; a_f2fifo.inc                                                                                          ; yes             ; Megafunction                                 ; /usr/local/intelFPGA_lite/17.1/quartus/libraries/megafunctions/a_f2fifo.inc                           ;             ;
; aglobal171.inc                                                                                        ; yes             ; Megafunction                                 ; /usr/local/intelFPGA_lite/17.1/quartus/libraries/megafunctions/aglobal171.inc                         ;             ;
; db/scfifo_8ba1.tdf                                                                                    ; yes             ; Auto-Generated Megafunction                  ; /home/i272655/Dokumenty/SoundMixer/db/scfifo_8ba1.tdf                                                 ;             ;
; db/a_dpfifo_r2a1.tdf                                                                                  ; yes             ; Auto-Generated Megafunction                  ; /home/i272655/Dokumenty/SoundMixer/db/a_dpfifo_r2a1.tdf                                               ;             ;
; db/altsyncram_p3i1.tdf                                                                                ; yes             ; Auto-Generated Megafunction                  ; /home/i272655/Dokumenty/SoundMixer/db/altsyncram_p3i1.tdf                                             ;             ;
; db/cmpr_6l8.tdf                                                                                       ; yes             ; Auto-Generated Megafunction                  ; /home/i272655/Dokumenty/SoundMixer/db/cmpr_6l8.tdf                                                    ;             ;
; db/cntr_h2b.tdf                                                                                       ; yes             ; Auto-Generated Megafunction                  ; /home/i272655/Dokumenty/SoundMixer/db/cntr_h2b.tdf                                                    ;             ;
; db/cntr_u27.tdf                                                                                       ; yes             ; Auto-Generated Megafunction                  ; /home/i272655/Dokumenty/SoundMixer/db/cntr_u27.tdf                                                    ;             ;
; db/cntr_i2b.tdf                                                                                       ; yes             ; Auto-Generated Megafunction                  ; /home/i272655/Dokumenty/SoundMixer/db/cntr_i2b.tdf                                                    ;             ;
; altera_pll.v                                                                                          ; yes             ; Megafunction                                 ; /usr/local/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altera_pll.v                           ;             ;
; sld_virtual_jtag_basic.v                                                                              ; yes             ; Megafunction                                 ; /usr/local/intelFPGA_lite/17.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v               ;             ;
; sld_jtag_endpoint_adapter.vhd                                                                         ; yes             ; Encrypted Megafunction                       ; /usr/local/intelFPGA_lite/17.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd          ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                                                     ; yes             ; Encrypted Megafunction                       ; /usr/local/intelFPGA_lite/17.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv      ;             ;
; altera_std_synchronizer.v                                                                             ; yes             ; Megafunction                                 ; /usr/local/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altera_std_synchronizer.v              ;             ;
; sld_hub.vhd                                                                                           ; yes             ; Encrypted Megafunction                       ; /usr/local/intelFPGA_lite/17.1/quartus/libraries/megafunctions/sld_hub.vhd                            ; altera_sld  ;
; db/ip/sld722d7275/alt_sld_fab.v                                                                       ; yes             ; Encrypted Auto-Found Verilog HDL File        ; /home/i272655/Dokumenty/SoundMixer/db/ip/sld722d7275/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld722d7275/submodules/alt_sld_fab_alt_sld_fab.v                                                ; yes             ; Encrypted Auto-Found Verilog HDL File        ; /home/i272655/Dokumenty/SoundMixer/db/ip/sld722d7275/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sld722d7275/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                         ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/i272655/Dokumenty/SoundMixer/db/ip/sld722d7275/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld722d7275/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                      ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; /home/i272655/Dokumenty/SoundMixer/db/ip/sld722d7275/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld722d7275/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                    ; yes             ; Encrypted Auto-Found VHDL File               ; /home/i272655/Dokumenty/SoundMixer/db/ip/sld722d7275/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld722d7275/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                      ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; /home/i272655/Dokumenty/SoundMixer/db/ip/sld722d7275/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                                                      ; yes             ; Encrypted Megafunction                       ; /usr/local/intelFPGA_lite/17.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                       ;             ;
; sld_rom_sr.vhd                                                                                        ; yes             ; Encrypted Megafunction                       ; /usr/local/intelFPGA_lite/17.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                         ;             ;
; altsyncram.tdf                                                                                        ; yes             ; Megafunction                                 ; /usr/local/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf                         ;             ;
; stratix_ram_block.inc                                                                                 ; yes             ; Megafunction                                 ; /usr/local/intelFPGA_lite/17.1/quartus/libraries/megafunctions/stratix_ram_block.inc                  ;             ;
; lpm_mux.inc                                                                                           ; yes             ; Megafunction                                 ; /usr/local/intelFPGA_lite/17.1/quartus/libraries/megafunctions/lpm_mux.inc                            ;             ;
; lpm_decode.inc                                                                                        ; yes             ; Megafunction                                 ; /usr/local/intelFPGA_lite/17.1/quartus/libraries/megafunctions/lpm_decode.inc                         ;             ;
; a_rdenreg.inc                                                                                         ; yes             ; Megafunction                                 ; /usr/local/intelFPGA_lite/17.1/quartus/libraries/megafunctions/a_rdenreg.inc                          ;             ;
; altrom.inc                                                                                            ; yes             ; Megafunction                                 ; /usr/local/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altrom.inc                             ;             ;
; altram.inc                                                                                            ; yes             ; Megafunction                                 ; /usr/local/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altram.inc                             ;             ;
; altdpram.inc                                                                                          ; yes             ; Megafunction                                 ; /usr/local/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altdpram.inc                           ;             ;
; db/altsyncram_g0n1.tdf                                                                                ; yes             ; Auto-Generated Megafunction                  ; /home/i272655/Dokumenty/SoundMixer/db/altsyncram_g0n1.tdf                                             ;             ;
+-------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------+-------------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimate of Logic utilization (ALMs needed) ; 725            ;
;                                             ;                ;
; Combinational ALUT usage for logic          ; 1179           ;
;     -- 7 input functions                    ; 11             ;
;     -- 6 input functions                    ; 221            ;
;     -- 5 input functions                    ; 209            ;
;     -- 4 input functions                    ; 223            ;
;     -- <=3 input functions                  ; 515            ;
;                                             ;                ;
; Dedicated logic registers                   ; 924            ;
;                                             ;                ;
; I/O pins                                    ; 78             ;
; Total MLAB memory bits                      ; 0              ;
; Total block memory bits                     ; 12800          ;
;                                             ;                ;
; Total DSP Blocks                            ; 4              ;
;                                             ;                ;
; Total PLLs                                  ; 1              ;
;     -- PLLs                                 ; 1              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 733            ;
; Total fan-out                               ; 9685           ;
; Average fan-out                             ; 4.07           ;
+---------------------------------------------+----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                    ; Entity Name                               ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+--------------+
; |SoundMixer                                                                                                                             ; 1179 (2)            ; 924 (0)                   ; 12800             ; 4          ; 78   ; 0            ; |SoundMixer                                                                                                                                                                                                                                                                                                                                            ; SoundMixer                                ; work         ;
;    |mixer:mix|                                                                                                                          ; 1086 (0)            ; 846 (0)                   ; 12800             ; 4          ; 0    ; 0            ; |SoundMixer|mixer:mix                                                                                                                                                                                                                                                                                                                                  ; mixer                                     ; mixer        ;
;       |altera_reset_controller:rst_controller|                                                                                          ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SoundMixer|mixer:mix|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                           ; altera_reset_controller                   ; mixer        ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SoundMixer|mixer:mix|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                ; altera_reset_synchronizer                 ; mixer        ;
;       |audio_amplifier:audio_amplifier_0|                                                                                               ; 120 (0)             ; 57 (0)                    ; 0                 ; 4          ; 0    ; 0            ; |SoundMixer|mixer:mix|audio_amplifier:audio_amplifier_0                                                                                                                                                                                                                                                                                                ; audio_amplifier                           ; mixer        ;
;          |amplifier:amp_left|                                                                                                           ; 50 (50)             ; 25 (25)                   ; 0                 ; 2          ; 0    ; 0            ; |SoundMixer|mixer:mix|audio_amplifier:audio_amplifier_0|amplifier:amp_left                                                                                                                                                                                                                                                                             ; amplifier                                 ; mixer        ;
;          |amplifier:amp_right|                                                                                                          ; 53 (53)             ; 24 (24)                   ; 0                 ; 2          ; 0    ; 0            ; |SoundMixer|mixer:mix|audio_amplifier:audio_amplifier_0|amplifier:amp_right                                                                                                                                                                                                                                                                            ; amplifier                                 ; mixer        ;
;          |gain_hex:ghex|                                                                                                                ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SoundMixer|mixer:mix|audio_amplifier:audio_amplifier_0|gain_hex:ghex                                                                                                                                                                                                                                                                                  ; gain_hex                                  ; mixer        ;
;          |gain_key:key_down|                                                                                                            ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |SoundMixer|mixer:mix|audio_amplifier:audio_amplifier_0|gain_key:key_down                                                                                                                                                                                                                                                                              ; gain_key                                  ; mixer        ;
;          |gain_key:key_up|                                                                                                              ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |SoundMixer|mixer:mix|audio_amplifier:audio_amplifier_0|gain_key:key_up                                                                                                                                                                                                                                                                                ; gain_key                                  ; mixer        ;
;          |get_gain:get|                                                                                                                 ; 6 (6)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |SoundMixer|mixer:mix|audio_amplifier:audio_amplifier_0|get_gain:get                                                                                                                                                                                                                                                                                   ; get_gain                                  ; mixer        ;
;       |mixer_audio_0:audio_0|                                                                                                           ; 270 (14)            ; 228 (2)                   ; 12288             ; 0          ; 0    ; 0            ; |SoundMixer|mixer:mix|mixer_audio_0:audio_0                                                                                                                                                                                                                                                                                                            ; mixer_audio_0                             ; mixer        ;
;          |altera_up_audio_in_deserializer:Audio_In_Deserializer|                                                                        ; 108 (5)             ; 112 (40)                  ; 6144              ; 0          ; 0    ; 0            ; |SoundMixer|mixer:mix|mixer_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer                                                                                                                                                                                                                                                      ; altera_up_audio_in_deserializer           ; mixer        ;
;             |altera_up_audio_bit_counter:Audio_Out_Bit_Counter|                                                                         ; 9 (9)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |SoundMixer|mixer:mix|mixer_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_audio_bit_counter:Audio_Out_Bit_Counter                                                                                                                                                                                                    ; altera_up_audio_bit_counter               ; mixer        ;
;             |altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|                                                                            ; 47 (0)              ; 33 (0)                    ; 3072              ; 0          ; 0    ; 0            ; |SoundMixer|mixer:mix|mixer_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO                                                                                                                                                                                                       ; altera_up_sync_fifo                       ; mixer        ;
;                |scfifo:Sync_FIFO|                                                                                                       ; 47 (0)              ; 33 (0)                    ; 3072              ; 0          ; 0    ; 0            ; |SoundMixer|mixer:mix|mixer_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO                                                                                                                                                                                      ; scfifo                                    ; work         ;
;                   |scfifo_8ba1:auto_generated|                                                                                          ; 47 (0)              ; 33 (0)                    ; 3072              ; 0          ; 0    ; 0            ; |SoundMixer|mixer:mix|mixer_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated                                                                                                                                                           ; scfifo_8ba1                               ; work         ;
;                      |a_dpfifo_r2a1:dpfifo|                                                                                             ; 47 (24)             ; 33 (13)                   ; 3072              ; 0          ; 0    ; 0            ; |SoundMixer|mixer:mix|mixer_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo                                                                                                                                      ; a_dpfifo_r2a1                             ; work         ;
;                         |altsyncram_p3i1:FIFOram|                                                                                       ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |SoundMixer|mixer:mix|mixer_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram                                                                                                              ; altsyncram_p3i1                           ; work         ;
;                         |cntr_h2b:rd_ptr_msb|                                                                                           ; 7 (7)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |SoundMixer|mixer:mix|mixer_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_h2b:rd_ptr_msb                                                                                                                  ; cntr_h2b                                  ; work         ;
;                         |cntr_i2b:wr_ptr|                                                                                               ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |SoundMixer|mixer:mix|mixer_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_i2b:wr_ptr                                                                                                                      ; cntr_i2b                                  ; work         ;
;                         |cntr_u27:usedw_counter|                                                                                        ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |SoundMixer|mixer:mix|mixer_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter                                                                                                               ; cntr_u27                                  ; work         ;
;             |altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|                                                                           ; 47 (0)              ; 33 (0)                    ; 3072              ; 0          ; 0    ; 0            ; |SoundMixer|mixer:mix|mixer_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO                                                                                                                                                                                                      ; altera_up_sync_fifo                       ; mixer        ;
;                |scfifo:Sync_FIFO|                                                                                                       ; 47 (0)              ; 33 (0)                    ; 3072              ; 0          ; 0    ; 0            ; |SoundMixer|mixer:mix|mixer_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO                                                                                                                                                                                     ; scfifo                                    ; work         ;
;                   |scfifo_8ba1:auto_generated|                                                                                          ; 47 (0)              ; 33 (0)                    ; 3072              ; 0          ; 0    ; 0            ; |SoundMixer|mixer:mix|mixer_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated                                                                                                                                                          ; scfifo_8ba1                               ; work         ;
;                      |a_dpfifo_r2a1:dpfifo|                                                                                             ; 47 (24)             ; 33 (13)                   ; 3072              ; 0          ; 0    ; 0            ; |SoundMixer|mixer:mix|mixer_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo                                                                                                                                     ; a_dpfifo_r2a1                             ; work         ;
;                         |altsyncram_p3i1:FIFOram|                                                                                       ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |SoundMixer|mixer:mix|mixer_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram                                                                                                             ; altsyncram_p3i1                           ; work         ;
;                         |cntr_h2b:rd_ptr_msb|                                                                                           ; 7 (7)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |SoundMixer|mixer:mix|mixer_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_h2b:rd_ptr_msb                                                                                                                 ; cntr_h2b                                  ; work         ;
;                         |cntr_i2b:wr_ptr|                                                                                               ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |SoundMixer|mixer:mix|mixer_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_i2b:wr_ptr                                                                                                                     ; cntr_i2b                                  ; work         ;
;                         |cntr_u27:usedw_counter|                                                                                        ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |SoundMixer|mixer:mix|mixer_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter                                                                                                              ; cntr_u27                                  ; work         ;
;          |altera_up_audio_out_serializer:Audio_Out_Serializer|                                                                          ; 145 (50)            ; 108 (42)                  ; 6144              ; 0          ; 0    ; 0            ; |SoundMixer|mixer:mix|mixer_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer                                                                                                                                                                                                                                                        ; altera_up_audio_out_serializer            ; mixer        ;
;             |altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|                                                                           ; 47 (0)              ; 33 (0)                    ; 3072              ; 0          ; 0    ; 0            ; |SoundMixer|mixer:mix|mixer_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO                                                                                                                                                                                                        ; altera_up_sync_fifo                       ; mixer        ;
;                |scfifo:Sync_FIFO|                                                                                                       ; 47 (0)              ; 33 (0)                    ; 3072              ; 0          ; 0    ; 0            ; |SoundMixer|mixer:mix|mixer_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO                                                                                                                                                                                       ; scfifo                                    ; work         ;
;                   |scfifo_8ba1:auto_generated|                                                                                          ; 47 (0)              ; 33 (0)                    ; 3072              ; 0          ; 0    ; 0            ; |SoundMixer|mixer:mix|mixer_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated                                                                                                                                                            ; scfifo_8ba1                               ; work         ;
;                      |a_dpfifo_r2a1:dpfifo|                                                                                             ; 47 (24)             ; 33 (13)                   ; 3072              ; 0          ; 0    ; 0            ; |SoundMixer|mixer:mix|mixer_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo                                                                                                                                       ; a_dpfifo_r2a1                             ; work         ;
;                         |altsyncram_p3i1:FIFOram|                                                                                       ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |SoundMixer|mixer:mix|mixer_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram                                                                                                               ; altsyncram_p3i1                           ; work         ;
;                         |cntr_h2b:rd_ptr_msb|                                                                                           ; 7 (7)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |SoundMixer|mixer:mix|mixer_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_h2b:rd_ptr_msb                                                                                                                   ; cntr_h2b                                  ; work         ;
;                         |cntr_i2b:wr_ptr|                                                                                               ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |SoundMixer|mixer:mix|mixer_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_i2b:wr_ptr                                                                                                                       ; cntr_i2b                                  ; work         ;
;                         |cntr_u27:usedw_counter|                                                                                        ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |SoundMixer|mixer:mix|mixer_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter                                                                                                                ; cntr_u27                                  ; work         ;
;             |altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|                                                                          ; 48 (0)              ; 33 (0)                    ; 3072              ; 0          ; 0    ; 0            ; |SoundMixer|mixer:mix|mixer_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO                                                                                                                                                                                                       ; altera_up_sync_fifo                       ; mixer        ;
;                |scfifo:Sync_FIFO|                                                                                                       ; 48 (0)              ; 33 (0)                    ; 3072              ; 0          ; 0    ; 0            ; |SoundMixer|mixer:mix|mixer_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO                                                                                                                                                                                      ; scfifo                                    ; work         ;
;                   |scfifo_8ba1:auto_generated|                                                                                          ; 48 (0)              ; 33 (0)                    ; 3072              ; 0          ; 0    ; 0            ; |SoundMixer|mixer:mix|mixer_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated                                                                                                                                                           ; scfifo_8ba1                               ; work         ;
;                      |a_dpfifo_r2a1:dpfifo|                                                                                             ; 48 (25)             ; 33 (13)                   ; 3072              ; 0          ; 0    ; 0            ; |SoundMixer|mixer:mix|mixer_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo                                                                                                                                      ; a_dpfifo_r2a1                             ; work         ;
;                         |altsyncram_p3i1:FIFOram|                                                                                       ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |SoundMixer|mixer:mix|mixer_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram                                                                                                              ; altsyncram_p3i1                           ; work         ;
;                         |cntr_h2b:rd_ptr_msb|                                                                                           ; 7 (7)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |SoundMixer|mixer:mix|mixer_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_h2b:rd_ptr_msb                                                                                                                  ; cntr_h2b                                  ; work         ;
;                         |cntr_i2b:wr_ptr|                                                                                               ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |SoundMixer|mixer:mix|mixer_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_i2b:wr_ptr                                                                                                                      ; cntr_i2b                                  ; work         ;
;                         |cntr_u27:usedw_counter|                                                                                        ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |SoundMixer|mixer:mix|mixer_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter                                                                                                               ; cntr_u27                                  ; work         ;
;          |altera_up_clock_edge:ADC_Left_Right_Clock_Edges|                                                                              ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |SoundMixer|mixer:mix|mixer_audio_0:audio_0|altera_up_clock_edge:ADC_Left_Right_Clock_Edges                                                                                                                                                                                                                                                            ; altera_up_clock_edge                      ; mixer        ;
;          |altera_up_clock_edge:Bit_Clock_Edges|                                                                                         ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |SoundMixer|mixer:mix|mixer_audio_0:audio_0|altera_up_clock_edge:Bit_Clock_Edges                                                                                                                                                                                                                                                                       ; altera_up_clock_edge                      ; mixer        ;
;          |altera_up_clock_edge:DAC_Left_Right_Clock_Edges|                                                                              ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |SoundMixer|mixer:mix|mixer_audio_0:audio_0|altera_up_clock_edge:DAC_Left_Right_Clock_Edges                                                                                                                                                                                                                                                            ; altera_up_clock_edge                      ; mixer        ;
;       |mixer_audio_and_video_config_0:audio_and_video_config_0|                                                                         ; 176 (48)            ; 159 (51)                  ; 0                 ; 0          ; 0    ; 0            ; |SoundMixer|mixer:mix|mixer_audio_and_video_config_0:audio_and_video_config_0                                                                                                                                                                                                                                                                          ; mixer_audio_and_video_config_0            ; mixer        ;
;          |altera_up_av_config_auto_init:AV_Config_Auto_Init|                                                                            ; 12 (12)             ; 27 (27)                   ; 0                 ; 0          ; 0    ; 0            ; |SoundMixer|mixer:mix|mixer_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init                                                                                                                                                                                                                        ; altera_up_av_config_auto_init             ; mixer        ;
;          |altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM|                                                            ; 17 (12)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SoundMixer|mixer:mix|mixer_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM                                                                                                                                                                                                        ; altera_up_av_config_auto_init_ob_de1_soc  ; mixer        ;
;             |altera_up_av_config_auto_init_ob_adv7180:Auto_Init_Video_ROM|                                                              ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SoundMixer|mixer:mix|mixer_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM|altera_up_av_config_auto_init_ob_adv7180:Auto_Init_Video_ROM                                                                                                                                           ; altera_up_av_config_auto_init_ob_adv7180  ; mixer        ;
;          |altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|                                                              ; 99 (83)             ; 81 (67)                   ; 0                 ; 0          ; 0    ; 0            ; |SoundMixer|mixer:mix|mixer_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller                                                                                                                                                                                                          ; altera_up_av_config_serial_bus_controller ; mixer        ;
;             |altera_up_slow_clock_generator:Serial_Config_Clock_Generator|                                                              ; 16 (16)             ; 14 (14)                   ; 0                 ; 0          ; 0    ; 0            ; |SoundMixer|mixer:mix|mixer_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator                                                                                                                                             ; altera_up_slow_clock_generator            ; mixer        ;
;       |mixer_audio_pll_0:audio_pll_0|                                                                                                   ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SoundMixer|mixer:mix|mixer_audio_pll_0:audio_pll_0                                                                                                                                                                                                                                                                                                    ; mixer_audio_pll_0                         ; mixer        ;
;          |mixer_audio_pll_0_audio_pll:audio_pll|                                                                                        ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SoundMixer|mixer:mix|mixer_audio_pll_0:audio_pll_0|mixer_audio_pll_0_audio_pll:audio_pll                                                                                                                                                                                                                                                              ; mixer_audio_pll_0_audio_pll               ; mixer        ;
;             |altera_pll:altera_pll_i|                                                                                                   ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SoundMixer|mixer:mix|mixer_audio_pll_0:audio_pll_0|mixer_audio_pll_0_audio_pll:audio_pll|altera_pll:altera_pll_i                                                                                                                                                                                                                                      ; altera_pll                                ; work         ;
;       |mixer_master_0:master_0|                                                                                                         ; 519 (0)             ; 397 (0)                   ; 512               ; 0          ; 0    ; 0            ; |SoundMixer|mixer:mix|mixer_master_0:master_0                                                                                                                                                                                                                                                                                                          ; mixer_master_0                            ; mixer        ;
;          |altera_avalon_packets_to_master:transacto|                                                                                    ; 176 (0)             ; 80 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |SoundMixer|mixer:mix|mixer_master_0:master_0|altera_avalon_packets_to_master:transacto                                                                                                                                                                                                                                                                ; altera_avalon_packets_to_master           ; mixer        ;
;             |packets_to_master:p2m|                                                                                                     ; 176 (176)           ; 80 (80)                   ; 0                 ; 0          ; 0    ; 0            ; |SoundMixer|mixer:mix|mixer_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m                                                                                                                                                                                                                                          ; packets_to_master                         ; mixer        ;
;          |altera_avalon_sc_fifo:fifo|                                                                                                   ; 26 (26)             ; 24 (24)                   ; 512               ; 0          ; 0    ; 0            ; |SoundMixer|mixer:mix|mixer_master_0:master_0|altera_avalon_sc_fifo:fifo                                                                                                                                                                                                                                                                               ; altera_avalon_sc_fifo                     ; mixer        ;
;             |altsyncram:mem_rtl_0|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |SoundMixer|mixer:mix|mixer_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                          ; altsyncram                                ; work         ;
;                |altsyncram_g0n1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |SoundMixer|mixer:mix|mixer_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated                                                                                                                                                                                                                           ; altsyncram_g0n1                           ; work         ;
;          |altera_avalon_st_bytes_to_packets:b2p|                                                                                        ; 12 (12)             ; 12 (12)                   ; 0                 ; 0          ; 0    ; 0            ; |SoundMixer|mixer:mix|mixer_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p                                                                                                                                                                                                                                                                    ; altera_avalon_st_bytes_to_packets         ; mixer        ;
;          |altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|                                                             ; 279 (0)             ; 263 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |SoundMixer|mixer:mix|mixer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master                                                                                                                                                                                                                                         ; altera_avalon_st_jtag_interface           ; mixer        ;
;             |altera_jtag_dc_streaming:normal.jtag_dc_streaming|                                                                         ; 276 (0)             ; 263 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |SoundMixer|mixer:mix|mixer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming                                                                                                                                                                                       ; altera_jtag_dc_streaming                  ; mixer        ;
;                |altera_avalon_st_clock_crosser:sink_crosser|                                                                            ; 9 (4)               ; 47 (18)                   ; 0                 ; 0          ; 0    ; 0            ; |SoundMixer|mixer:mix|mixer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser                                                                                                                                           ; altera_avalon_st_clock_crosser            ; mixer        ;
;                   |altera_avalon_st_pipeline_base:output_stage|                                                                         ; 5 (5)               ; 18 (18)                   ; 0                 ; 0          ; 0    ; 0            ; |SoundMixer|mixer:mix|mixer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage                                                                                               ; altera_avalon_st_pipeline_base            ; mixer        ;
;                   |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SoundMixer|mixer:mix|mixer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                      ; altera_std_synchronizer_nocut             ; mixer        ;
;                   |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |SoundMixer|mixer:mix|mixer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                      ; altera_std_synchronizer_nocut             ; mixer        ;
;                |altera_jtag_src_crosser:source_crosser|                                                                                 ; 1 (0)               ; 27 (18)                   ; 0                 ; 0          ; 0    ; 0            ; |SoundMixer|mixer:mix|mixer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser                                                                                                                                                ; altera_jtag_src_crosser                   ; mixer        ;
;                   |altera_jtag_control_signal_crosser:crosser|                                                                          ; 1 (1)               ; 9 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SoundMixer|mixer:mix|mixer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser                                                                                                     ; altera_jtag_control_signal_crosser        ; mixer        ;
;                      |altera_std_synchronizer:synchronizer|                                                                             ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |SoundMixer|mixer:mix|mixer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer                                                                ; altera_std_synchronizer                   ; work         ;
;                |altera_jtag_streaming:jtag_streaming|                                                                                   ; 266 (260)           ; 186 (167)                 ; 0                 ; 0          ; 0    ; 0            ; |SoundMixer|mixer:mix|mixer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming                                                                                                                                                  ; altera_jtag_streaming                     ; mixer        ;
;                   |altera_avalon_st_idle_inserter:idle_inserter|                                                                        ; 2 (2)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SoundMixer|mixer:mix|mixer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter                                                                                                     ; altera_avalon_st_idle_inserter            ; mixer        ;
;                   |altera_avalon_st_idle_remover:idle_remover|                                                                          ; 4 (4)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SoundMixer|mixer:mix|mixer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover                                                                                                       ; altera_avalon_st_idle_remover             ; mixer        ;
;                   |altera_std_synchronizer:clock_sense_reset_n_synchronizer|                                                            ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |SoundMixer|mixer:mix|mixer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer                                                                                         ; altera_std_synchronizer                   ; work         ;
;                   |altera_std_synchronizer:clock_sensor_synchronizer|                                                                   ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SoundMixer|mixer:mix|mixer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer                                                                                                ; altera_std_synchronizer                   ; work         ;
;                   |altera_std_synchronizer:clock_to_sample_div2_synchronizer|                                                           ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SoundMixer|mixer:mix|mixer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer                                                                                        ; altera_std_synchronizer                   ; work         ;
;                   |altera_std_synchronizer:reset_to_sample_synchronizer|                                                                ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SoundMixer|mixer:mix|mixer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer                                                                                             ; altera_std_synchronizer                   ; work         ;
;                |altera_std_synchronizer:synchronizer|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SoundMixer|mixer:mix|mixer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer                                                                                                                                                  ; altera_std_synchronizer                   ; work         ;
;             |altera_jtag_sld_node:node|                                                                                                 ; 3 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SoundMixer|mixer:mix|mixer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node                                                                                                                                                                                                               ; altera_jtag_sld_node                      ; mixer        ;
;                |sld_virtual_jtag_basic:sld_virtual_jtag_component|                                                                      ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SoundMixer|mixer:mix|mixer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component                                                                                                                                                             ; sld_virtual_jtag_basic                    ; work         ;
;          |altera_avalon_st_packets_to_bytes:p2b|                                                                                        ; 26 (26)             ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |SoundMixer|mixer:mix|mixer_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b                                                                                                                                                                                                                                                                    ; altera_avalon_st_packets_to_bytes         ; mixer        ;
;          |altera_reset_controller:rst_controller|                                                                                       ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SoundMixer|mixer:mix|mixer_master_0:master_0|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                   ; altera_reset_controller                   ; mixer        ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SoundMixer|mixer:mix|mixer_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                        ; altera_reset_synchronizer                 ; mixer        ;
;       |mixer_mm_interconnect_0:mm_interconnect_0|                                                                                       ; 1 (0)               ; 2 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SoundMixer|mixer:mix|mixer_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                        ; mixer_mm_interconnect_0                   ; mixer        ;
;          |altera_merlin_slave_translator:audio_and_video_config_0_avalon_av_config_slave_translator|                                    ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |SoundMixer|mixer:mix|mixer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_and_video_config_0_avalon_av_config_slave_translator                                                                                                                                                                                              ; altera_merlin_slave_translator            ; mixer        ;
;    |sld_hub:auto_hub|                                                                                                                   ; 91 (1)              ; 78 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |SoundMixer|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                                   ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 90 (0)              ; 78 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |SoundMixer|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input               ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 90 (0)              ; 78 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |SoundMixer|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                               ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 90 (1)              ; 78 (5)                    ; 0                 ; 0          ; 0    ; 0            ; |SoundMixer|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab                   ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 89 (0)              ; 73 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |SoundMixer|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric         ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 89 (55)             ; 73 (45)                   ; 0                 ; 0          ; 0    ; 0            ; |SoundMixer|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                              ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 16 (16)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |SoundMixer|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                                ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |SoundMixer|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                            ; altera_sld   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                              ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                                                                                                                                                      ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; mixer:mix|mixer_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 128          ; 24           ; 128          ; 24           ; 3072 ; None ;
; mixer:mix|mixer_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 128          ; 24           ; 128          ; 24           ; 3072 ; None ;
; mixer:mix|mixer_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|ALTSYNCRAM   ; AUTO ; Simple Dual Port ; 128          ; 24           ; 128          ; 24           ; 3072 ; None ;
; mixer:mix|mixer_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 128          ; 24           ; 128          ; 24           ; 3072 ; None ;
; mixer:mix|mixer_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ALTSYNCRAM                                                                                                               ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512  ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


+-----------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary  ;
+---------------------------------+-------------+
; Statistic                       ; Number Used ;
+---------------------------------+-------------+
; Independent 27x27               ; 4           ;
; Total number of DSP blocks      ; 4           ;
;                                 ;             ;
; Fixed Point Unsigned Multiplier ; 4           ;
+---------------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                                                ;
+--------+-----------------------------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------+
; Vendor ; IP Core Name                      ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                 ; IP Include File                               ;
+--------+-----------------------------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------+
; Altera ; Signal Tap                        ; N/A     ; N/A          ; Licensed     ; |SoundMixer|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                                               ;
; Altera ; Signal Tap                        ; N/A     ; N/A          ; Licensed     ; |SoundMixer|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                                               ;
; Altera ; Signal Tap                        ; N/A     ; N/A          ; Licensed     ; |SoundMixer|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                                               ;
; Altera ; Signal Tap                        ; N/A     ; N/A          ; Licensed     ; |SoundMixer|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                                               ;
; Altera ; Signal Tap                        ; N/A     ; N/A          ; Licensed     ; |SoundMixer|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                                               ;
; N/A    ; Qsys                              ; 17.1    ; N/A          ; N/A          ; |SoundMixer|mixer:mix                                                                                                                                                                                                                                                           ; /home/i272655/Dokumenty/SoundMixer/mixer.qsys ;
; Altera ; altera_pll                        ; 17.1    ; N/A          ; N/A          ; |SoundMixer|mixer:mix|mixer_audio_pll_0:audio_pll_0|mixer_audio_pll_0_audio_pll:audio_pll                                                                                                                                                                                       ; /home/i272655/Dokumenty/SoundMixer/mixer.qsys ;
; Altera ; altera_jtag_avalon_master         ; 17.1    ; N/A          ; N/A          ; |SoundMixer|mixer:mix|mixer_master_0:master_0                                                                                                                                                                                                                                   ; /home/i272655/Dokumenty/SoundMixer/mixer.qsys ;
; Altera ; altera_avalon_st_bytes_to_packets ; 17.1    ; N/A          ; N/A          ; |SoundMixer|mixer:mix|mixer_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p                                                                                                                                                                                             ; /home/i272655/Dokumenty/SoundMixer/mixer.qsys ;
; Altera ; channel_adapter                   ; 17.1    ; N/A          ; N/A          ; |SoundMixer|mixer:mix|mixer_master_0:master_0|mixer_master_0_b2p_adapter:b2p_adapter                                                                                                                                                                                            ; /home/i272655/Dokumenty/SoundMixer/mixer.qsys ;
; Altera ; altera_avalon_sc_fifo             ; 17.1    ; N/A          ; N/A          ; |SoundMixer|mixer:mix|mixer_master_0:master_0|altera_avalon_sc_fifo:fifo                                                                                                                                                                                                        ; /home/i272655/Dokumenty/SoundMixer/mixer.qsys ;
; Altera ; altera_jtag_dc_streaming          ; 17.1    ; N/A          ; N/A          ; |SoundMixer|mixer:mix|mixer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master                                                                                                                                                                  ; /home/i272655/Dokumenty/SoundMixer/mixer.qsys ;
; Altera ; altera_avalon_st_packets_to_bytes ; 17.1    ; N/A          ; N/A          ; |SoundMixer|mixer:mix|mixer_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b                                                                                                                                                                                             ; /home/i272655/Dokumenty/SoundMixer/mixer.qsys ;
; Altera ; channel_adapter                   ; 17.1    ; N/A          ; N/A          ; |SoundMixer|mixer:mix|mixer_master_0:master_0|mixer_master_0_p2b_adapter:p2b_adapter                                                                                                                                                                                            ; /home/i272655/Dokumenty/SoundMixer/mixer.qsys ;
; Altera ; altera_reset_controller           ; 17.1    ; N/A          ; N/A          ; |SoundMixer|mixer:mix|mixer_master_0:master_0|altera_reset_controller:rst_controller                                                                                                                                                                                            ; /home/i272655/Dokumenty/SoundMixer/mixer.qsys ;
; Altera ; timing_adapter                    ; 17.1    ; N/A          ; N/A          ; |SoundMixer|mixer:mix|mixer_master_0:master_0|mixer_master_0_timing_adt:timing_adt                                                                                                                                                                                              ; /home/i272655/Dokumenty/SoundMixer/mixer.qsys ;
; Altera ; altera_avalon_packets_to_master   ; 17.1    ; N/A          ; N/A          ; |SoundMixer|mixer:mix|mixer_master_0:master_0|altera_avalon_packets_to_master:transacto                                                                                                                                                                                         ; /home/i272655/Dokumenty/SoundMixer/mixer.qsys ;
; Altera ; altera_mm_interconnect            ; 17.1    ; N/A          ; N/A          ; |SoundMixer|mixer:mix|mixer_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                 ; /home/i272655/Dokumenty/SoundMixer/mixer.qsys ;
; Altera ; altera_merlin_slave_translator    ; 17.1    ; N/A          ; N/A          ; |SoundMixer|mixer:mix|mixer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_and_video_config_0_avalon_av_config_slave_translator                                                                                                                       ; /home/i272655/Dokumenty/SoundMixer/mixer.qsys ;
; Altera ; altera_merlin_master_translator   ; 17.1    ; N/A          ; N/A          ; |SoundMixer|mixer:mix|mixer_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:master_0_master_translator                                                                                                                                                      ; /home/i272655/Dokumenty/SoundMixer/mixer.qsys ;
; Altera ; altera_reset_controller           ; 17.1    ; N/A          ; N/A          ; |SoundMixer|mixer:mix|altera_reset_controller:rst_controller                                                                                                                                                                                                                    ; /home/i272655/Dokumenty/SoundMixer/mixer.qsys ;
+--------+-----------------------------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |SoundMixer|mixer:mix|mixer_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state                                                                                                                                                                                                              ;
+-----------------------+----------------------+-----------------------+----------------------+---------------------+-------------------+---------------------+------------------+----------------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+------------+
; Name                  ; state.READ_SEND_WAIT ; state.READ_SEND_ISSUE ; state.READ_DATA_WAIT ; state.READ_CMD_WAIT ; state.READ_ASSERT ; state.RETURN_PACKET ; state.WRITE_WAIT ; state.GET_WRITE_DATA ; state.GET_ADDR4 ; state.GET_ADDR3 ; state.GET_ADDR2 ; state.GET_ADDR1 ; state.GET_SIZE2 ; state.GET_SIZE1 ; state.GET_EXTRA ; state.0000 ;
+-----------------------+----------------------+-----------------------+----------------------+---------------------+-------------------+---------------------+------------------+----------------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+------------+
; state.0000            ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0          ;
; state.GET_EXTRA       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ; 1          ;
; state.GET_SIZE1       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ; 0               ; 1          ;
; state.GET_SIZE2       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 1               ; 0               ; 0               ; 1          ;
; state.GET_ADDR1       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 1               ; 0               ; 0               ; 0               ; 1          ;
; state.GET_ADDR2       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 1               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.GET_ADDR3       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 1               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.GET_ADDR4       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 1               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.GET_WRITE_DATA  ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 1                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.WRITE_WAIT      ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 1                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.RETURN_PACKET   ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 1                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.READ_ASSERT     ; 0                    ; 0                     ; 0                    ; 0                   ; 1                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.READ_CMD_WAIT   ; 0                    ; 0                     ; 0                    ; 1                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.READ_DATA_WAIT  ; 0                    ; 0                     ; 1                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.READ_SEND_ISSUE ; 0                    ; 1                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.READ_SEND_WAIT  ; 1                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
+-----------------------+----------------------+-----------------------+----------------------+---------------------+-------------------+---------------------+------------------+----------------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |SoundMixer|mixer:mix|mixer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state ;
+-------------------------+----------------------+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                    ; read_state.ST_HEADER ; read_state.ST_READ_DATA ; read_state.ST_PADDED                                                                                                                                  ;
+-------------------------+----------------------+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; read_state.ST_HEADER    ; 0                    ; 0                       ; 0                                                                                                                                                     ;
; read_state.ST_PADDED    ; 1                    ; 0                       ; 1                                                                                                                                                     ;
; read_state.ST_READ_DATA ; 1                    ; 1                       ; 0                                                                                                                                                     ;
+-------------------------+----------------------+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |SoundMixer|mixer:mix|mixer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state ;
+---------------------------+---------------------------+-------------------------+-------------------------+-----------------------------------------------------------------------------------------------------------------------+
; Name                      ; write_state.ST_WRITE_DATA ; write_state.ST_HEADER_2 ; write_state.ST_HEADER_1 ; write_state.ST_BYPASS                                                                                                 ;
+---------------------------+---------------------------+-------------------------+-------------------------+-----------------------------------------------------------------------------------------------------------------------+
; write_state.ST_BYPASS     ; 0                         ; 0                       ; 0                       ; 0                                                                                                                     ;
; write_state.ST_HEADER_1   ; 0                         ; 0                       ; 1                       ; 1                                                                                                                     ;
; write_state.ST_HEADER_2   ; 0                         ; 1                       ; 0                       ; 1                                                                                                                     ;
; write_state.ST_WRITE_DATA ; 1                         ; 0                       ; 0                       ; 1                                                                                                                     ;
+---------------------------+---------------------------+-------------------------+-------------------------+-----------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |SoundMixer|mixer:mix|mixer_audio_and_video_config_0:audio_and_video_config_0|s_serial_transfer                                                                                                                                                                                                        ;
+------------------------------------------+-------------------------------------+-----------------------------------------+------------------------------------+--------------------------------------+------------------------------------------+-------------------------------------+--------------------------------+
; Name                                     ; s_serial_transfer.STATE_6_POST_READ ; s_serial_transfer.STATE_5_READ_TRANSFER ; s_serial_transfer.STATE_4_PRE_READ ; s_serial_transfer.STATE_3_POST_WRITE ; s_serial_transfer.STATE_2_WRITE_TRANSFER ; s_serial_transfer.STATE_1_PRE_WRITE ; s_serial_transfer.STATE_0_IDLE ;
+------------------------------------------+-------------------------------------+-----------------------------------------+------------------------------------+--------------------------------------+------------------------------------------+-------------------------------------+--------------------------------+
; s_serial_transfer.STATE_0_IDLE           ; 0                                   ; 0                                       ; 0                                  ; 0                                    ; 0                                        ; 0                                   ; 0                              ;
; s_serial_transfer.STATE_1_PRE_WRITE      ; 0                                   ; 0                                       ; 0                                  ; 0                                    ; 0                                        ; 1                                   ; 1                              ;
; s_serial_transfer.STATE_2_WRITE_TRANSFER ; 0                                   ; 0                                       ; 0                                  ; 0                                    ; 1                                        ; 0                                   ; 1                              ;
; s_serial_transfer.STATE_3_POST_WRITE     ; 0                                   ; 0                                       ; 0                                  ; 1                                    ; 0                                        ; 0                                   ; 1                              ;
; s_serial_transfer.STATE_4_PRE_READ       ; 0                                   ; 0                                       ; 1                                  ; 0                                    ; 0                                        ; 0                                   ; 1                              ;
; s_serial_transfer.STATE_5_READ_TRANSFER  ; 0                                   ; 1                                       ; 0                                  ; 0                                    ; 0                                        ; 0                                   ; 1                              ;
; s_serial_transfer.STATE_6_POST_READ      ; 1                                   ; 0                                       ; 0                                  ; 0                                    ; 0                                        ; 0                                   ; 1                              ;
+------------------------------------------+-------------------------------------+-----------------------------------------+------------------------------------+--------------------------------------+------------------------------------------+-------------------------------------+--------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |SoundMixer|mixer:mix|mixer_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|s_serial_protocol                                                                                       ;
+---------------------------------------+------------------------------------+------------------------------------+-------------------------------------+---------------------------------------+--------------------------------------+--------------------------------+
; Name                                  ; s_serial_protocol.STATE_5_STOP_BIT ; s_serial_protocol.STATE_4_TRANSFER ; s_serial_protocol.STATE_3_START_BIT ; s_serial_protocol.STATE_2_RESTART_BIT ; s_serial_protocol.STATE_1_INITIALIZE ; s_serial_protocol.STATE_0_IDLE ;
+---------------------------------------+------------------------------------+------------------------------------+-------------------------------------+---------------------------------------+--------------------------------------+--------------------------------+
; s_serial_protocol.STATE_0_IDLE        ; 0                                  ; 0                                  ; 0                                   ; 0                                     ; 0                                    ; 0                              ;
; s_serial_protocol.STATE_1_INITIALIZE  ; 0                                  ; 0                                  ; 0                                   ; 0                                     ; 1                                    ; 1                              ;
; s_serial_protocol.STATE_2_RESTART_BIT ; 0                                  ; 0                                  ; 0                                   ; 1                                     ; 0                                    ; 1                              ;
; s_serial_protocol.STATE_3_START_BIT   ; 0                                  ; 0                                  ; 1                                   ; 0                                     ; 0                                    ; 1                              ;
; s_serial_protocol.STATE_4_TRANSFER    ; 0                                  ; 1                                  ; 0                                   ; 0                                     ; 0                                    ; 1                              ;
; s_serial_protocol.STATE_5_STOP_BIT    ; 1                                  ; 0                                  ; 0                                   ; 0                                     ; 0                                    ; 1                              ;
+---------------------------------------+------------------------------------+------------------------------------+-------------------------------------+---------------------------------------+--------------------------------------+--------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                                       ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; mixer:mix|mixer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer|dreg[1]                              ; yes                                                              ; yes                                        ;
; mixer:mix|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                  ; yes                                                              ; yes                                        ;
; mixer:mix|mixer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[6]                       ; yes                                                              ; yes                                        ;
; mixer:mix|mixer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[1]                       ; yes                                                              ; yes                                        ;
; mixer:mix|mixer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                   ; yes                                                              ; yes                                        ;
; mixer:mix|mixer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer|dreg[0]                              ; yes                                                              ; yes                                        ;
; mixer:mix|mixer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer|dreg[1]                         ; yes                                                              ; yes                                        ;
; mixer:mix|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                  ; yes                                                              ; yes                                        ;
; mixer:mix|mixer_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                          ; yes                                                              ; yes                                        ;
; mixer:mix|mixer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[5]                       ; yes                                                              ; yes                                        ;
; mixer:mix|mixer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                       ; yes                                                              ; yes                                        ;
; mixer:mix|mixer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[0]                                                                                   ; yes                                                              ; yes                                        ;
; mixer:mix|mixer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer|din_s1                               ; yes                                                              ; yes                                        ;
; mixer:mix|mixer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer|dreg[0]                         ; yes                                                              ; yes                                        ;
; mixer:mix|mixer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer|dreg[1]                                 ; yes                                                              ; yes                                        ;
; mixer:mix|mixer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[7]                                                                             ; yes                                                              ; yes                                        ;
; mixer:mix|mixer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[6]                                                                             ; yes                                                              ; yes                                        ;
; mixer:mix|mixer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[5]                                                                             ; yes                                                              ; yes                                        ;
; mixer:mix|mixer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[4]                                                                             ; yes                                                              ; yes                                        ;
; mixer:mix|mixer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[3]                                                                             ; yes                                                              ; yes                                        ;
; mixer:mix|mixer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[2]                                                                             ; yes                                                              ; yes                                        ;
; mixer:mix|mixer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[1]                                                                             ; yes                                                              ; yes                                        ;
; mixer:mix|mixer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[0]                                                                             ; yes                                                              ; yes                                        ;
; mixer:mix|mixer_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                          ; yes                                                              ; yes                                        ;
; mixer:mix|mixer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[4]                       ; yes                                                              ; yes                                        ;
; mixer:mix|mixer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                        ; yes                                                              ; yes                                        ;
; mixer:mix|mixer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|din_s1                                                                                    ; yes                                                              ; yes                                        ;
; mixer:mix|mixer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer|din_s1                          ; yes                                                              ; yes                                        ;
; mixer:mix|mixer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer|dreg[0]                                 ; yes                                                              ; yes                                        ;
; mixer:mix|mixer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[6] ; yes                                                              ; yes                                        ;
; mixer:mix|mixer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[3]                       ; yes                                                              ; yes                                        ;
; mixer:mix|mixer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer|din_s1                                  ; yes                                                              ; yes                                        ;
; mixer:mix|mixer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[5] ; yes                                                              ; yes                                        ;
; mixer:mix|mixer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[2]                       ; yes                                                              ; yes                                        ;
; mixer:mix|mixer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[4] ; yes                                                              ; yes                                        ;
; mixer:mix|mixer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[1]                       ; yes                                                              ; yes                                        ;
; mixer:mix|mixer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[6]                          ; yes                                                              ; yes                                        ;
; mixer:mix|mixer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[3] ; yes                                                              ; yes                                        ;
; mixer:mix|mixer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                       ; yes                                                              ; yes                                        ;
; mixer:mix|mixer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[5]                          ; yes                                                              ; yes                                        ;
; mixer:mix|mixer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[2] ; yes                                                              ; yes                                        ;
; mixer:mix|mixer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                        ; yes                                                              ; yes                                        ;
; mixer:mix|mixer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[4]                          ; yes                                                              ; yes                                        ;
; mixer:mix|mixer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[1] ; yes                                                              ; yes                                        ;
; mixer:mix|mixer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[3]                          ; yes                                                              ; yes                                        ;
; mixer:mix|mixer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[0] ; yes                                                              ; yes                                        ;
; mixer:mix|mixer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[2]                          ; yes                                                              ; yes                                        ;
; mixer:mix|mixer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|din_s1  ; yes                                                              ; yes                                        ;
; mixer:mix|mixer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[1]                          ; yes                                                              ; yes                                        ;
; mixer:mix|mixer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[0]                          ; yes                                                              ; yes                                        ;
; mixer:mix|mixer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|din_s1                           ; yes                                                              ; yes                                        ;
; Total number of protected registers is 51                                                                                                                                                                                                                                           ;                                                                  ;                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                     ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                           ; Reason for Removal                                                                                                                           ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; mixer:mix|mixer_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[8]                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                       ;
; mixer:mix|mixer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_mgmt[0]    ; Stuck at GND due to stuck port data_in                                                                                                       ;
; mixer:mix|mixer_audio_and_video_config_0:audio_and_video_config_0|address_reg[8..31]                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                       ;
; mixer:mix|mixer_audio_and_video_config_0:audio_and_video_config_0|control_reg[0,3..15,18..31]                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                       ;
; mixer:mix|mixer_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|data_out[0,9,18]                                                                    ; Stuck at GND due to stuck port data_in                                                                                                       ;
; mixer:mix|mixer_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p|received_varchannel                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                       ;
; mixer:mix|mixer_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[1]                                                                                                               ; Merged with mixer:mix|mixer_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[2]                                        ;
; mixer:mix|mixer_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[2]                                                                                                               ; Merged with mixer:mix|mixer_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[3]                                        ;
; mixer:mix|mixer_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[3]                                                                                                               ; Merged with mixer:mix|mixer_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[4]                                        ;
; mixer:mix|mixer_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[4]                                                                                                               ; Merged with mixer:mix|mixer_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[5]                                        ;
; mixer:mix|mixer_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[5]                                                                                                               ; Merged with mixer:mix|mixer_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[6]                                        ;
; mixer:mix|mixer_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[6]                                                                                                               ; Merged with mixer:mix|mixer_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[7]                                        ;
; mixer:mix|mixer_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[7]                                                                                                               ; Merged with mixer:mix|mixer_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[0]                                        ;
; mixer:mix|mixer_audio_and_video_config_0:audio_and_video_config_0|readdata[10..15,18..31]                                                                                                               ; Merged with mixer:mix|mixer_audio_and_video_config_0:audio_and_video_config_0|readdata[9]                                                    ;
; mixer:mix|mixer_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[1..7,10..22]                                                                         ; Merged with mixer:mix|mixer_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[23]           ;
; mixer:mix|audio_amplifier:audio_amplifier_0|amplifier:amp_right|out_valid                                                                                                                               ; Merged with mixer:mix|audio_amplifier:audio_amplifier_0|amplifier:amp_left|out_valid                                                         ;
; mixer:mix|mixer_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|channel_needs_esc                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                       ;
; mixer:mix|mixer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[10]   ; Stuck at GND due to stuck port data_in                                                                                                       ;
; mixer:mix|mixer_audio_and_video_config_0:audio_and_video_config_0|readdata[9]                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                       ;
; mixer:mix|mixer_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[23]                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                       ;
; mixer:mix|mixer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[9]    ; Stuck at GND due to stuck port data_in                                                                                                       ;
; mixer:mix|mixer_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|channel_escaped                                                                                                                 ; Lost fanout                                                                                                                                  ;
; mixer:mix|mixer_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|data_out[19,20,22,26]                                                               ; Stuck at GND due to stuck port data_in                                                                                                       ;
; mixer:mix|mixer_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|data_out[21,23]                                                                     ; Merged with mixer:mix|mixer_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|data_out[24] ;
; mixer:mix|mixer_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state~26                                                                                              ; Lost fanout                                                                                                                                  ;
; mixer:mix|mixer_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state~27                                                                                              ; Lost fanout                                                                                                                                  ;
; mixer:mix|mixer_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state~28                                                                                              ; Lost fanout                                                                                                                                  ;
; mixer:mix|mixer_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state~29                                                                                              ; Lost fanout                                                                                                                                  ;
; mixer:mix|mixer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state~6 ; Lost fanout                                                                                                                                  ;
; mixer:mix|mixer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state~7 ; Lost fanout                                                                                                                                  ;
; mixer:mix|mixer_audio_and_video_config_0:audio_and_video_config_0|s_serial_transfer~2                                                                                                                   ; Lost fanout                                                                                                                                  ;
; mixer:mix|mixer_audio_and_video_config_0:audio_and_video_config_0|s_serial_transfer~3                                                                                                                   ; Lost fanout                                                                                                                                  ;
; mixer:mix|mixer_audio_and_video_config_0:audio_and_video_config_0|s_serial_transfer~4                                                                                                                   ; Lost fanout                                                                                                                                  ;
; mixer:mix|mixer_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|s_serial_protocol~2                                                   ; Lost fanout                                                                                                                                  ;
; mixer:mix|mixer_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|s_serial_protocol~3                                                   ; Lost fanout                                                                                                                                  ;
; mixer:mix|mixer_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|s_serial_protocol~4                                                   ; Lost fanout                                                                                                                                  ;
; mixer:mix|mixer_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[4..31]                                                                                        ; Lost fanout                                                                                                                                  ;
; Total Number of Removed Registers = 158                                                                                                                                                                 ;                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                              ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                         ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                                               ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; mixer:mix|mixer_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[31]                                                                                         ; Lost Fanouts              ; mixer:mix|mixer_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[30],                                                                                       ;
;                                                                                                                                                                                                       ;                           ; mixer:mix|mixer_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[29],                                                                                       ;
;                                                                                                                                                                                                       ;                           ; mixer:mix|mixer_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[28],                                                                                       ;
;                                                                                                                                                                                                       ;                           ; mixer:mix|mixer_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[27],                                                                                       ;
;                                                                                                                                                                                                       ;                           ; mixer:mix|mixer_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[26],                                                                                       ;
;                                                                                                                                                                                                       ;                           ; mixer:mix|mixer_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[25],                                                                                       ;
;                                                                                                                                                                                                       ;                           ; mixer:mix|mixer_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[24],                                                                                       ;
;                                                                                                                                                                                                       ;                           ; mixer:mix|mixer_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[23],                                                                                       ;
;                                                                                                                                                                                                       ;                           ; mixer:mix|mixer_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[22],                                                                                       ;
;                                                                                                                                                                                                       ;                           ; mixer:mix|mixer_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[21],                                                                                       ;
;                                                                                                                                                                                                       ;                           ; mixer:mix|mixer_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[20],                                                                                       ;
;                                                                                                                                                                                                       ;                           ; mixer:mix|mixer_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[19],                                                                                       ;
;                                                                                                                                                                                                       ;                           ; mixer:mix|mixer_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[18],                                                                                       ;
;                                                                                                                                                                                                       ;                           ; mixer:mix|mixer_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[17],                                                                                       ;
;                                                                                                                                                                                                       ;                           ; mixer:mix|mixer_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[16],                                                                                       ;
;                                                                                                                                                                                                       ;                           ; mixer:mix|mixer_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[15],                                                                                       ;
;                                                                                                                                                                                                       ;                           ; mixer:mix|mixer_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[14],                                                                                       ;
;                                                                                                                                                                                                       ;                           ; mixer:mix|mixer_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[13],                                                                                       ;
;                                                                                                                                                                                                       ;                           ; mixer:mix|mixer_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[12],                                                                                       ;
;                                                                                                                                                                                                       ;                           ; mixer:mix|mixer_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[11],                                                                                       ;
;                                                                                                                                                                                                       ;                           ; mixer:mix|mixer_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[10],                                                                                       ;
;                                                                                                                                                                                                       ;                           ; mixer:mix|mixer_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[9],                                                                                        ;
;                                                                                                                                                                                                       ;                           ; mixer:mix|mixer_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[8],                                                                                        ;
;                                                                                                                                                                                                       ;                           ; mixer:mix|mixer_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[7],                                                                                        ;
;                                                                                                                                                                                                       ;                           ; mixer:mix|mixer_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[6],                                                                                        ;
;                                                                                                                                                                                                       ;                           ; mixer:mix|mixer_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[5],                                                                                        ;
;                                                                                                                                                                                                       ;                           ; mixer:mix|mixer_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[4]                                                                                         ;
; mixer:mix|mixer_audio_and_video_config_0:audio_and_video_config_0|address_reg[9]                                                                                                                      ; Stuck at GND              ; mixer:mix|mixer_audio_and_video_config_0:audio_and_video_config_0|readdata[9],                                                                                                                       ;
;                                                                                                                                                                                                       ; due to stuck port data_in ; mixer:mix|mixer_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[23]                                                                               ;
; mixer:mix|mixer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[10] ; Stuck at GND              ; mixer:mix|mixer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[9] ;
;                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 924   ;
; Number of registers using Synchronous Clear  ; 377   ;
; Number of registers using Synchronous Load   ; 50    ;
; Number of registers using Asynchronous Clear ; 301   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 560   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; mixer:mix|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                             ; 276     ;
; mixer:mix|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                              ; 1       ;
; mixer:mix|mixer_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                     ; 170     ;
; mixer:mix|mixer_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[0]                                                                                                                                                                                                                                       ; 2       ;
; mixer:mix|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                              ; 1       ;
; mixer:mix|mixer_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                      ; 1       ;
; mixer:mix|mixer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_and_video_config_0_avalon_av_config_slave_translator|waitrequest_reset_override                                                                                                                                                        ; 1       ;
; mixer:mix|mixer_master_0:master_0|altera_avalon_sc_fifo:fifo|empty                                                                                                                                                                                                                                                              ; 2       ;
; mixer:mix|mixer_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                      ; 1       ;
; mixer:mix|mixer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|clock_sense_reset_n                                                                                                                   ; 8       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 3       ;
; Total number of inverted registers = 12                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                            ;
+-----------------------------------------------------------------------------------------+------------------------------------------------------------------------+------+
; Register Name                                                                           ; Megafunction                                                           ; Type ;
+-----------------------------------------------------------------------------------------+------------------------------------------------------------------------+------+
; mixer:mix|mixer_master_0:master_0|altera_avalon_sc_fifo:fifo|internal_out_payload[0..7] ; mixer:mix|mixer_master_0:master_0|altera_avalon_sc_fifo:fifo|mem_rtl_0 ; RAM  ;
+-----------------------------------------------------------------------------------------+------------------------------------------------------------------------+------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |SoundMixer|mixer:mix|mixer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[6]                                                                                                                                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |SoundMixer|mixer:mix|mixer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[0]                                                                                                                                                    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |SoundMixer|mixer:mix|mixer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[3]                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |SoundMixer|mixer:mix|mixer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[3]                                                                                                                                          ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |SoundMixer|mixer:mix|mixer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[0]                                                                                                                                       ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |SoundMixer|mixer:mix|mixer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[0]                                                                                                                                      ;
; 3:1                ; 3 bits    ; 6 LEs         ; 0 LEs                ; 6 LEs                  ; Yes        ; |SoundMixer|mixer:mix|audio_amplifier:audio_amplifier_0|get_gain:get|gain[3]                                                                                                                                                                                                                                                                                         ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |SoundMixer|mixer:mix|mixer_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|rom_address[5]                                                                                                                                                                                                                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |SoundMixer|mixer:mix|mixer_audio_and_video_config_0:audio_and_video_config_0|control_reg[17]                                                                                                                                                                                                                                                                        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |SoundMixer|mixer:mix|mixer_audio_and_video_config_0:audio_and_video_config_0|address_reg[1]                                                                                                                                                                                                                                                                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |SoundMixer|mixer:mix|mixer_audio_and_video_config_0:audio_and_video_config_0|control_reg[2]                                                                                                                                                                                                                                                                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |SoundMixer|mixer:mix|mixer_audio_and_video_config_0:audio_and_video_config_0|device_for_transfer[0]                                                                                                                                                                                                                                                                 ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |SoundMixer|mixer:mix|mixer_audio_and_video_config_0:audio_and_video_config_0|data_reg[6]                                                                                                                                                                                                                                                                            ;
; 3:1                ; 24 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |SoundMixer|mixer:mix|mixer_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|data_in_shift_reg[20]                                                                                                                                                                                                                                              ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |SoundMixer|mixer:mix|mixer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[0]                                                                                                                                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |SoundMixer|mixer:mix|mixer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[18]                                                                                                                                   ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |SoundMixer|mixer:mix|mixer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[16]                                                                                                                                   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |SoundMixer|mixer:mix|mixer_audio_and_video_config_0:audio_and_video_config_0|address_for_transfer[5]                                                                                                                                                                                                                                                                ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |SoundMixer|mixer:mix|mixer_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_audio_bit_counter:Audio_Out_Bit_Counter|bit_counter[1]                                                                                                                                                                                                   ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |SoundMixer|mixer:mix|mixer_audio_and_video_config_0:audio_and_video_config_0|readdata[17]                                                                                                                                                                                                                                                                           ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |SoundMixer|mixer:mix|mixer_audio_and_video_config_0:audio_and_video_config_0|start_external_transfer                                                                                                                                                                                                                                                                ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |SoundMixer|mixer:mix|mixer_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|unshifted_byteenable[2]                                                                                                                                                                                                                                ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |SoundMixer|mixer:mix|mixer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[3]                                                                                                                        ;
; 4:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |SoundMixer|mixer:mix|mixer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[15]                                                                                                                       ;
; 5:1                ; 35 bits   ; 105 LEs       ; 70 LEs               ; 35 LEs                 ; Yes        ; |SoundMixer|mixer:mix|mixer_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask[23]                                                                                                                                                                                                      ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |SoundMixer|mixer:mix|mixer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[4]                                                                                                                                    ;
; 10:1               ; 24 bits   ; 144 LEs       ; 24 LEs               ; 120 LEs                ; Yes        ; |SoundMixer|mixer:mix|audio_amplifier:audio_amplifier_0|amplifier:amp_right|out_data[2]                                                                                                                                                                                                                                                                              ;
; 10:1               ; 24 bits   ; 144 LEs       ; 24 LEs               ; 120 LEs                ; Yes        ; |SoundMixer|mixer:mix|audio_amplifier:audio_amplifier_0|amplifier:amp_left|out_data[5]                                                                                                                                                                                                                                                                               ;
; 6:1                ; 5 bits    ; 20 LEs        ; 15 LEs               ; 5 LEs                  ; Yes        ; |SoundMixer|mixer:mix|mixer_audio_and_video_config_0:audio_and_video_config_0|readdata[6]                                                                                                                                                                                                                                                                            ;
; 6:1                ; 12 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |SoundMixer|mixer:mix|mixer_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[21]                                                                                                                                                                                                      ;
; 6:1                ; 23 bits   ; 92 LEs        ; 46 LEs               ; 46 LEs                 ; Yes        ; |SoundMixer|mixer:mix|mixer_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|data_out_shift_reg[12]                                                                                                                                                                                                                                               ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |SoundMixer|mixer:mix|mixer_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[8]                                                                                                                                                                                                                                             ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |SoundMixer|mixer:mix|mixer_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[4]                                                                                                                                                                                                                                             ;
; 6:1                ; 8 bits    ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |SoundMixer|mixer:mix|mixer_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[25]                                                                                                                                                                                                                                            ;
; 6:1                ; 8 bits    ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |SoundMixer|mixer:mix|mixer_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[16]                                                                                                                                                                                                                                            ;
; 6:1                ; 8 bits    ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |SoundMixer|mixer:mix|mixer_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[9]                                                                                                                                                                                                                                             ;
; 6:1                ; 6 bits    ; 24 LEs        ; 6 LEs                ; 18 LEs                 ; Yes        ; |SoundMixer|mixer:mix|mixer_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[4]                                                                                                                                                                                                                                             ;
; 7:1                ; 7 bits    ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; Yes        ; |SoundMixer|mixer:mix|mixer_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|out_data[1]                                                                                                                                                                                                                                                                      ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |SoundMixer|mixer:mix|mixer_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[10]                                                                                                                                                                                                      ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |SoundMixer|mixer:mix|mixer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[0]                                                                                                                                          ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |SoundMixer|mixer:mix|mixer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[3]                                                                                                                                          ;
; 9:1                ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |SoundMixer|mixer:mix|mixer_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[1]                                                                                                                                                                                                                                        ;
; 13:1               ; 5 bits    ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |SoundMixer|mixer:mix|mixer_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[4]                                                                                                                                                                                                                                            ;
; 12:1               ; 5 bits    ; 40 LEs        ; 25 LEs               ; 15 LEs                 ; Yes        ; |SoundMixer|mixer:mix|mixer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[3]                                                                                                                                                 ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |SoundMixer|mixer:mix|mixer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|decoded_read_data_length[14]                                                                                                                                   ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |SoundMixer|mixer:mix|mixer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|decoded_read_data_length[9]                                                                                                                                    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |SoundMixer|mixer:mix|mixer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|decoded_write_data_length[14]                                                                                                                                  ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |SoundMixer|mixer:mix|mixer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|decoded_write_data_length[8]                                                                                                                                   ;
; 14:1               ; 48 bits   ; 432 LEs       ; 48 LEs               ; 384 LEs                ; No         ; |SoundMixer|mixer:mix|audio_amplifier:audio_amplifier_0|amplifier:amp_right|Add0                                                                                                                                                                                                                                                                                     ;
; 7:1                ; 48 bits   ; 192 LEs       ; 0 LEs                ; 192 LEs                ; No         ; |SoundMixer|mixer:mix|audio_amplifier:audio_amplifier_0|amplifier:amp_right|Add0                                                                                                                                                                                                                                                                                     ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; No         ; |SoundMixer|mixer:mix|mixer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state                                                                                                                                                     ;
; 6:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |SoundMixer|mixer:mix|mixer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state                                                                                                                                                    ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |SoundMixer|mixer:mix|mixer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state                                                                                                                                                    ;
; 14:1               ; 2 bits    ; 18 LEs        ; 8 LEs                ; 10 LEs                 ; No         ; |SoundMixer|mixer:mix|mixer_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state                                                                                                                                                                                                                                                  ;
; 15:1               ; 2 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; No         ; |SoundMixer|mixer:mix|mixer_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state                                                                                                                                                                                                                                                  ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |SoundMixer|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |SoundMixer|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |SoundMixer|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                    ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |SoundMixer|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]              ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |SoundMixer|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1] ;
; 34:1               ; 4 bits    ; 88 LEs        ; 56 LEs               ; 32 LEs                 ; Yes        ; |SoundMixer|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                      ;
; 20:1               ; 4 bits    ; 52 LEs        ; 36 LEs               ; 16 LEs                 ; Yes        ; |SoundMixer|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mixer:mix|mixer_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                     ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                      ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mixer:mix|mixer_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                      ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                       ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mixer:mix|mixer_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mixer:mix|mixer_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                     ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                      ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mixer:mix|mixer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[1]                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                            ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mixer:mix|mixer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming ;
+---------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment    ; Value ; From ; To                                                                                                                                                                                ;
+---------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; GLOBAL_SIGNAL ; OFF   ; -    ; clock_sense_reset_n                                                                                                                                                               ;
+---------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mixer:mix|mixer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                   ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[1]                                                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                              ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mixer:mix|mixer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                      ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[1]                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                 ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mixer:mix|mixer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                           ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[1]                                                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                      ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mixer:mix|mixer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                          ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[6]                                                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[6]                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[6]                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[6]                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[5]                                                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[5]                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[5]                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[5]                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[4]                                                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[4]                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[4]                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[4]                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[3]                                                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[3]                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[3]                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[3]                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[2]                                                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[2]                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[2]                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[2]                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[1]                                                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                     ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mixer:mix|mixer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                                                        ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[1]                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[1]                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[1]                                                                                                                                                                                                                   ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mixer:mix|mixer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                                                        ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[6]                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[6]                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[6]                                                                                                                                                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[5]                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[5]                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[5]                                                                                                                                                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[4]                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[4]                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[4]                                                                                                                                                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[3]                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[3]                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[3]                                                                                                                                                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[2]                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[2]                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[2]                                                                                                                                                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[1]                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[1]                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[1]                                                                                                                                                                                                                   ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mixer:mix|mixer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                                                              ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; src_data[7]                                                                                                                                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[6]                                                                                                                                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[5]                                                                                                                                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[4]                                                                                                                                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[3]                                                                                                                                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[2]                                                                                                                                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[1]                                                                                                                                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[0]                                                                                                                                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[0]~reg0                                                                                                                                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[7]~reg0                                                                                                                                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[6]~reg0                                                                                                                                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[5]~reg0                                                                                                                                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[4]~reg0                                                                                                                                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[3]~reg0                                                                                                                                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[2]~reg0                                                                                                                                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[1]~reg0                                                                                                                                                                ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mixer:mix|mixer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                   ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[6]                                                                                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[6]                                                                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[6]                                                                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[6]                                                                                                                                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[5]                                                                                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[5]                                                                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[5]                                                                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[5]                                                                                                                                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[4]                                                                                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[4]                                                                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[4]                                                                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[4]                                                                                                                                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[3]                                                                                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[3]                                                                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[3]                                                                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[3]                                                                                                                                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[2]                                                                                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[2]                                                                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[2]                                                                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[2]                                                                                                                                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[1]                                                                                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                              ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mixer:mix|mixer_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                      ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                  ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                  ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mixer:mix|mixer_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                          ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                      ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                      ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for mixer:mix|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                              ;
+-------------------+-------+------+---------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                          ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                          ;
+-------------------+-------+------+---------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mixer:mix|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+-------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                  ;
+-------------------+-------+------+-------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                              ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                              ;
+-------------------+-------+------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mixer:mix|mixer_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                        ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                         ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mixer:mix|mixer_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer ;
+------------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                    ;
+------------------+-------+---------------------------------------------------------------------------------------------------------+
; DW               ; 23    ; Signed Integer                                                                                          ;
; BIT_COUNTER_INIT ; 10111 ; Unsigned Binary                                                                                         ;
+------------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mixer:mix|mixer_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_audio_bit_counter:Audio_Out_Bit_Counter ;
+------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                                                      ;
+------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; BIT_COUNTER_INIT ; 10111 ; Unsigned Binary                                                                                                                                           ;
+------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mixer:mix|mixer_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; DW             ; 23    ; Signed Integer                                                                                                                                           ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                                           ;
; AW             ; 6     ; Signed Integer                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mixer:mix|mixer_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                       ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                                 ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                               ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                               ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                             ;
; lpm_width               ; 24          ; Signed Integer                                                                                                                                             ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                                                                                                                             ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                                                                                                                             ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                                                                    ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                                    ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                                    ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                                    ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                                    ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                                    ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                                    ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                                    ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                    ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                    ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                                    ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                                    ;
; CBXI_PARAMETER          ; scfifo_8ba1 ; Untyped                                                                                                                                                    ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mixer:mix|mixer_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; DW             ; 23    ; Signed Integer                                                                                                                                            ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                                            ;
; AW             ; 6     ; Signed Integer                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mixer:mix|mixer_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                        ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                                  ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                                ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                                ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                              ;
; lpm_width               ; 24          ; Signed Integer                                                                                                                                              ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                                                                                                                              ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                                                                                                                              ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                                                                     ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                                     ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                                     ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                                     ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                                     ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                                     ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                                     ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                                     ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                     ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                     ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                                     ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                                     ;
; CBXI_PARAMETER          ; scfifo_8ba1 ; Untyped                                                                                                                                                     ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mixer:mix|mixer_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; DW             ; 23    ; Signed Integer                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mixer:mix|mixer_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; DW             ; 23    ; Signed Integer                                                                                                                                          ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                                          ;
; AW             ; 6     ; Signed Integer                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mixer:mix|mixer_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                      ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                                ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                              ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                              ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                            ;
; lpm_width               ; 24          ; Signed Integer                                                                                                                                            ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                                                                                                                            ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                                                                                                                            ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                                                                   ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                                   ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                                   ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                                   ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                                   ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                                   ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                                   ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                                   ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                   ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                   ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                                   ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                                   ;
; CBXI_PARAMETER          ; scfifo_8ba1 ; Untyped                                                                                                                                                   ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mixer:mix|mixer_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; DW             ; 23    ; Signed Integer                                                                                                                                           ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                                           ;
; AW             ; 6     ; Signed Integer                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mixer:mix|mixer_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                       ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                                 ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                               ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                               ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                             ;
; lpm_width               ; 24          ; Signed Integer                                                                                                                                             ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                                                                                                                             ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                                                                                                                             ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                                                                    ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                                    ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                                    ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                                    ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                                    ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                                    ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                                    ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                                    ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                    ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                    ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                                    ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                                    ;
; CBXI_PARAMETER          ; scfifo_8ba1 ; Untyped                                                                                                                                                    ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mixer:mix|mixer_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; ROM_SIZE       ; 57    ; Signed Integer                                                                                                                          ;
; AW             ; 5     ; Signed Integer                                                                                                                          ;
; DW             ; 26    ; Signed Integer                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mixer:mix|mixer_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM ;
+-----------------+-----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value     ; Type                                                                                                                                               ;
+-----------------+-----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; AUD_LINE_IN_LC  ; 000011010 ; Unsigned Binary                                                                                                                                    ;
; AUD_LINE_IN_RC  ; 000011010 ; Unsigned Binary                                                                                                                                    ;
; AUD_LINE_OUT_LC ; 001111011 ; Unsigned Binary                                                                                                                                    ;
; AUD_LINE_OUT_RC ; 001111011 ; Unsigned Binary                                                                                                                                    ;
; AUD_ADC_PATH    ; 010010010 ; Unsigned Binary                                                                                                                                    ;
; AUD_DAC_PATH    ; 000000110 ; Unsigned Binary                                                                                                                                    ;
; AUD_POWER       ; 000000000 ; Unsigned Binary                                                                                                                                    ;
; AUD_DATA_FORMAT ; 001001001 ; Unsigned Binary                                                                                                                                    ;
; AUD_SAMPLE_CTRL ; 000000000 ; Unsigned Binary                                                                                                                                    ;
; AUD_SET_ACTIVE  ; 000000001 ; Unsigned Binary                                                                                                                                    ;
+-----------------+-----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mixer:mix|mixer_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM|altera_up_av_config_auto_init_ob_audio:Auto_Init_Audio_ROM ;
+-----------------+-----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value     ; Type                                                                                                                                                                                                          ;
+-----------------+-----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUD_LINE_IN_LC  ; 000011010 ; Unsigned Binary                                                                                                                                                                                               ;
; AUD_LINE_IN_RC  ; 000011010 ; Unsigned Binary                                                                                                                                                                                               ;
; AUD_LINE_OUT_LC ; 001111011 ; Unsigned Binary                                                                                                                                                                                               ;
; AUD_LINE_OUT_RC ; 001111011 ; Unsigned Binary                                                                                                                                                                                               ;
; AUD_ADC_PATH    ; 010010010 ; Unsigned Binary                                                                                                                                                                                               ;
; AUD_DAC_PATH    ; 000000110 ; Unsigned Binary                                                                                                                                                                                               ;
; AUD_POWER       ; 000000000 ; Unsigned Binary                                                                                                                                                                                               ;
; AUD_DATA_FORMAT ; 001001001 ; Unsigned Binary                                                                                                                                                                                               ;
; AUD_SAMPLE_CTRL ; 000000000 ; Unsigned Binary                                                                                                                                                                                               ;
; AUD_SET_ACTIVE  ; 000000001 ; Unsigned Binary                                                                                                                                                                                               ;
+-----------------+-----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mixer:mix|mixer_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM|altera_up_av_config_auto_init_ob_adv7180:Auto_Init_Video_ROM ;
+-----------------------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value            ; Type                                                                                                                                                                                               ;
+-----------------------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; INPUT_CTRL            ; 0000000000000000 ; Unsigned Binary                                                                                                                                                                                    ;
; VIDEO_SELECTION       ; 0000000111001000 ; Unsigned Binary                                                                                                                                                                                    ;
; OUTPUT_CTRL           ; 0000001100001100 ; Unsigned Binary                                                                                                                                                                                    ;
; EXT_OUTPUT_CTRL       ; 0000010001000101 ; Unsigned Binary                                                                                                                                                                                    ;
; AUTODETECT            ; 0000011101111111 ; Unsigned Binary                                                                                                                                                                                    ;
; BRIGHTNESS            ; 0000101000000000 ; Unsigned Binary                                                                                                                                                                                    ;
; HUE                   ; 0000101100000000 ; Unsigned Binary                                                                                                                                                                                    ;
; DEFAULT_VALUE_Y       ; 0000110000110110 ; Unsigned Binary                                                                                                                                                                                    ;
; DEFAULT_VALUE_C       ; 0000110101111100 ; Unsigned Binary                                                                                                                                                                                    ;
; POWER_MGMT            ; 0000111100000000 ; Unsigned Binary                                                                                                                                                                                    ;
; ANALOG_CLAMP_CTRL     ; 0001010000010010 ; Unsigned Binary                                                                                                                                                                                    ;
; DIGITAL_CLAMP_CTRL    ; 0001010100000000 ; Unsigned Binary                                                                                                                                                                                    ;
; SHAPING_FILTER_CTRL_1 ; 0001011100000001 ; Unsigned Binary                                                                                                                                                                                    ;
; SHAPING_FILTER_CTRL_2 ; 0001100010010011 ; Unsigned Binary                                                                                                                                                                                    ;
; COMB_FILTER_CTRL_2    ; 0001100111110001 ; Unsigned Binary                                                                                                                                                                                    ;
; PIXEL_DELAY_CTRL      ; 0010011101011000 ; Unsigned Binary                                                                                                                                                                                    ;
; MISC_GAIN_CTRL        ; 0010101111100001 ; Unsigned Binary                                                                                                                                                                                    ;
; AGC_MODE_CTRL         ; 0010110010101110 ; Unsigned Binary                                                                                                                                                                                    ;
; CHROMA_GAIN_CTRL_1    ; 0010110111110100 ; Unsigned Binary                                                                                                                                                                                    ;
; CHROMA_GAIN_CTRL_2    ; 0010111000000000 ; Unsigned Binary                                                                                                                                                                                    ;
; LUMA_GAIN_CTRL_1      ; 0010111111110000 ; Unsigned Binary                                                                                                                                                                                    ;
; LUMA_GAIN_CTRL_2      ; 0011000000000000 ; Unsigned Binary                                                                                                                                                                                    ;
; VSYNC_FIELD_CTRL_1    ; 0011000100010010 ; Unsigned Binary                                                                                                                                                                                    ;
; VSYNC_FIELD_CTRL_2    ; 0011001001000001 ; Unsigned Binary                                                                                                                                                                                    ;
; VSYNC_FIELD_CTRL_3    ; 0011001110000100 ; Unsigned Binary                                                                                                                                                                                    ;
; HSYNC_FIELD_CTRL_1    ; 0011010000000000 ; Unsigned Binary                                                                                                                                                                                    ;
; HSYNC_FIELD_CTRL_2    ; 0011010100000010 ; Unsigned Binary                                                                                                                                                                                    ;
; HSYNC_FIELD_CTRL_3    ; 0011011000000000 ; Unsigned Binary                                                                                                                                                                                    ;
; POLARITY              ; 0011011100000001 ; Unsigned Binary                                                                                                                                                                                    ;
; NTSC_COMB_CTRL        ; 0011100010000000 ; Unsigned Binary                                                                                                                                                                                    ;
; PAL_COMB_CTRL         ; 0011100111000000 ; Unsigned Binary                                                                                                                                                                                    ;
; ADC_CTRL              ; 0011101000010000 ; Unsigned Binary                                                                                                                                                                                    ;
; MANUAL_WINDOW_CTRL    ; 0011110110110010 ; Unsigned Binary                                                                                                                                                                                    ;
; RESAMPLE_CONTROL      ; 0100000100000001 ; Unsigned Binary                                                                                                                                                                                    ;
; CRC                   ; 1011001000011100 ; Unsigned Binary                                                                                                                                                                                    ;
; ADC_SWITCH_1          ; 1100001100000000 ; Unsigned Binary                                                                                                                                                                                    ;
; ADC_SWITCH_2          ; 1100010000000000 ; Unsigned Binary                                                                                                                                                                                    ;
; LETTERBOX_CTRL_1      ; 1101110010101100 ; Unsigned Binary                                                                                                                                                                                    ;
; LETTERBOX_CTRL_2      ; 1101110101001100 ; Unsigned Binary                                                                                                                                                                                    ;
; NTSC_V_BIT_BEGIN      ; 1110010100100101 ; Unsigned Binary                                                                                                                                                                                    ;
; NTSC_V_BIT_END        ; 1110011000000100 ; Unsigned Binary                                                                                                                                                                                    ;
; NTSC_F_BIT_TOGGLE     ; 1110011101100011 ; Unsigned Binary                                                                                                                                                                                    ;
; PAL_V_BIT_BEGIN       ; 1110100001100101 ; Unsigned Binary                                                                                                                                                                                    ;
; PAL_V_BIT_END         ; 1110100100010100 ; Unsigned Binary                                                                                                                                                                                    ;
; PAL_F_BIT_TOGGLE      ; 1110101001100011 ; Unsigned Binary                                                                                                                                                                                    ;
; VBLANK_CTRL_1         ; 1110101101010101 ; Unsigned Binary                                                                                                                                                                                    ;
; VBLANK_CTRL_2         ; 1110110001010101 ; Unsigned Binary                                                                                                                                                                                    ;
+-----------------------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mixer:mix|mixer_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; DW             ; 26    ; Signed Integer                                                                                                                                        ;
; CW             ; 4     ; Signed Integer                                                                                                                                        ;
; SCCW           ; 11    ; Signed Integer                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mixer:mix|mixer_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CB             ; 11    ; Signed Integer                                                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mixer:mix|mixer_audio_pll_0:audio_pll_0|mixer_audio_pll_0_audio_pll:audio_pll|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+------------------------------------------------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                                                               ;
+--------------------------------------+------------------------+------------------------------------------------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                                                                             ;
; fractional_vco_multiplier            ; false                  ; String                                                                             ;
; pll_type                             ; General                ; String                                                                             ;
; pll_subtype                          ; General                ; String                                                                             ;
; number_of_clocks                     ; 1                      ; Signed Integer                                                                     ;
; operation_mode                       ; direct                 ; String                                                                             ;
; deserialization_factor               ; 4                      ; Signed Integer                                                                     ;
; data_rate                            ; 0                      ; Signed Integer                                                                     ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                                                                     ;
; output_clock_frequency0              ; 18.432203 MHz          ; String                                                                             ;
; phase_shift0                         ; 0 ps                   ; String                                                                             ;
; duty_cycle0                          ; 50                     ; Signed Integer                                                                     ;
; output_clock_frequency1              ; 0 MHz                  ; String                                                                             ;
; phase_shift1                         ; 0 ps                   ; String                                                                             ;
; duty_cycle1                          ; 50                     ; Signed Integer                                                                     ;
; output_clock_frequency2              ; 0 MHz                  ; String                                                                             ;
; phase_shift2                         ; 0 ps                   ; String                                                                             ;
; duty_cycle2                          ; 50                     ; Signed Integer                                                                     ;
; output_clock_frequency3              ; 0 MHz                  ; String                                                                             ;
; phase_shift3                         ; 0 ps                   ; String                                                                             ;
; duty_cycle3                          ; 50                     ; Signed Integer                                                                     ;
; output_clock_frequency4              ; 0 MHz                  ; String                                                                             ;
; phase_shift4                         ; 0 ps                   ; String                                                                             ;
; duty_cycle4                          ; 50                     ; Signed Integer                                                                     ;
; output_clock_frequency5              ; 0 MHz                  ; String                                                                             ;
; phase_shift5                         ; 0 ps                   ; String                                                                             ;
; duty_cycle5                          ; 50                     ; Signed Integer                                                                     ;
; output_clock_frequency6              ; 0 MHz                  ; String                                                                             ;
; phase_shift6                         ; 0 ps                   ; String                                                                             ;
; duty_cycle6                          ; 50                     ; Signed Integer                                                                     ;
; output_clock_frequency7              ; 0 MHz                  ; String                                                                             ;
; phase_shift7                         ; 0 ps                   ; String                                                                             ;
; duty_cycle7                          ; 50                     ; Signed Integer                                                                     ;
; output_clock_frequency8              ; 0 MHz                  ; String                                                                             ;
; phase_shift8                         ; 0 ps                   ; String                                                                             ;
; duty_cycle8                          ; 50                     ; Signed Integer                                                                     ;
; output_clock_frequency9              ; 0 MHz                  ; String                                                                             ;
; phase_shift9                         ; 0 ps                   ; String                                                                             ;
; duty_cycle9                          ; 50                     ; Signed Integer                                                                     ;
; output_clock_frequency10             ; 0 MHz                  ; String                                                                             ;
; phase_shift10                        ; 0 ps                   ; String                                                                             ;
; duty_cycle10                         ; 50                     ; Signed Integer                                                                     ;
; output_clock_frequency11             ; 0 MHz                  ; String                                                                             ;
; phase_shift11                        ; 0 ps                   ; String                                                                             ;
; duty_cycle11                         ; 50                     ; Signed Integer                                                                     ;
; output_clock_frequency12             ; 0 MHz                  ; String                                                                             ;
; phase_shift12                        ; 0 ps                   ; String                                                                             ;
; duty_cycle12                         ; 50                     ; Signed Integer                                                                     ;
; output_clock_frequency13             ; 0 MHz                  ; String                                                                             ;
; phase_shift13                        ; 0 ps                   ; String                                                                             ;
; duty_cycle13                         ; 50                     ; Signed Integer                                                                     ;
; output_clock_frequency14             ; 0 MHz                  ; String                                                                             ;
; phase_shift14                        ; 0 ps                   ; String                                                                             ;
; duty_cycle14                         ; 50                     ; Signed Integer                                                                     ;
; output_clock_frequency15             ; 0 MHz                  ; String                                                                             ;
; phase_shift15                        ; 0 ps                   ; String                                                                             ;
; duty_cycle15                         ; 50                     ; Signed Integer                                                                     ;
; output_clock_frequency16             ; 0 MHz                  ; String                                                                             ;
; phase_shift16                        ; 0 ps                   ; String                                                                             ;
; duty_cycle16                         ; 50                     ; Signed Integer                                                                     ;
; output_clock_frequency17             ; 0 MHz                  ; String                                                                             ;
; phase_shift17                        ; 0 ps                   ; String                                                                             ;
; duty_cycle17                         ; 50                     ; Signed Integer                                                                     ;
; clock_name_0                         ;                        ; String                                                                             ;
; clock_name_1                         ;                        ; String                                                                             ;
; clock_name_2                         ;                        ; String                                                                             ;
; clock_name_3                         ;                        ; String                                                                             ;
; clock_name_4                         ;                        ; String                                                                             ;
; clock_name_5                         ;                        ; String                                                                             ;
; clock_name_6                         ;                        ; String                                                                             ;
; clock_name_7                         ;                        ; String                                                                             ;
; clock_name_8                         ;                        ; String                                                                             ;
; clock_name_global_0                  ; false                  ; String                                                                             ;
; clock_name_global_1                  ; false                  ; String                                                                             ;
; clock_name_global_2                  ; false                  ; String                                                                             ;
; clock_name_global_3                  ; false                  ; String                                                                             ;
; clock_name_global_4                  ; false                  ; String                                                                             ;
; clock_name_global_5                  ; false                  ; String                                                                             ;
; clock_name_global_6                  ; false                  ; String                                                                             ;
; clock_name_global_7                  ; false                  ; String                                                                             ;
; clock_name_global_8                  ; false                  ; String                                                                             ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                                                                     ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                                                                     ;
; m_cnt_bypass_en                      ; false                  ; String                                                                             ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                                                             ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                                                                     ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                                                                     ;
; n_cnt_bypass_en                      ; false                  ; String                                                                             ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                                                             ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                                                                     ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                                                                     ;
; c_cnt_bypass_en0                     ; false                  ; String                                                                             ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                                                             ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                                                             ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                                                                     ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                                                                     ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                                                                     ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                                                                     ;
; c_cnt_bypass_en1                     ; false                  ; String                                                                             ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                                                             ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                                                             ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                                                                     ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                                                                     ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                                                                     ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                                                                     ;
; c_cnt_bypass_en2                     ; false                  ; String                                                                             ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                                                             ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                                                             ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                                                                     ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                                                                     ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                                                                     ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                                                                     ;
; c_cnt_bypass_en3                     ; false                  ; String                                                                             ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                                                             ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                                                             ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                                                                     ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                                                                     ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                                                                     ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                                                                     ;
; c_cnt_bypass_en4                     ; false                  ; String                                                                             ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                                                             ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                                                             ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                                                                     ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                                                                     ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                                                                     ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                                                                     ;
; c_cnt_bypass_en5                     ; false                  ; String                                                                             ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                                                             ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                                                             ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                                                                     ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                                                                     ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                                                                     ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                                                                     ;
; c_cnt_bypass_en6                     ; false                  ; String                                                                             ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                                                             ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                                                             ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                                                                     ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                                                                     ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                                                                     ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                                                                     ;
; c_cnt_bypass_en7                     ; false                  ; String                                                                             ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                                                             ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                                                             ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                                                                     ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                                                                     ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                                                                     ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                                                                     ;
; c_cnt_bypass_en8                     ; false                  ; String                                                                             ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                                                             ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                                                             ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                                                                     ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                                                                     ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                                                                     ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                                                                     ;
; c_cnt_bypass_en9                     ; false                  ; String                                                                             ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                                                             ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                                                             ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                                                                     ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                                                                     ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                                                                     ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                                                                     ;
; c_cnt_bypass_en10                    ; false                  ; String                                                                             ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                                                             ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                                                             ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                                                                     ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                                                                     ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                                                                     ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                                                                     ;
; c_cnt_bypass_en11                    ; false                  ; String                                                                             ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                                                             ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                                                             ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                                                                     ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                                                                     ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                                                                     ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                                                                     ;
; c_cnt_bypass_en12                    ; false                  ; String                                                                             ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                                                             ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                                                             ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                                                                     ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                                                                     ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                                                                     ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                                                                     ;
; c_cnt_bypass_en13                    ; false                  ; String                                                                             ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                                                             ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                                                             ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                                                                     ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                                                                     ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                                                                     ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                                                                     ;
; c_cnt_bypass_en14                    ; false                  ; String                                                                             ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                                                             ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                                                             ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                                                                     ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                                                                     ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                                                                     ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                                                                     ;
; c_cnt_bypass_en15                    ; false                  ; String                                                                             ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                                                             ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                                                             ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                                                                     ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                                                                     ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                                                                     ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                                                                     ;
; c_cnt_bypass_en16                    ; false                  ; String                                                                             ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                                                             ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                                                             ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                                                                     ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                                                                     ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                                                                     ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                                                                     ;
; c_cnt_bypass_en17                    ; false                  ; String                                                                             ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                                                             ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                                                             ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                                                                     ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                                                                     ;
; pll_vco_div                          ; 1                      ; Signed Integer                                                                     ;
; pll_slf_rst                          ; false                  ; String                                                                             ;
; pll_bw_sel                           ; low                    ; String                                                                             ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                                                             ;
; pll_cp_current                       ; 0                      ; Signed Integer                                                                     ;
; pll_bwctrl                           ; 0                      ; Signed Integer                                                                     ;
; pll_fractional_division              ; 1                      ; Signed Integer                                                                     ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                                                                     ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                                                             ;
; mimic_fbclk_type                     ; gclk                   ; String                                                                             ;
; pll_fbclk_mux_1                      ; glb                    ; String                                                                             ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                                                             ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                                                             ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                                                                     ;
; refclk1_frequency                    ; 0 MHz                  ; String                                                                             ;
; pll_clkin_0_src                      ; clk_0                  ; String                                                                             ;
; pll_clkin_1_src                      ; clk_0                  ; String                                                                             ;
; pll_clk_loss_sw_en                   ; false                  ; String                                                                             ;
; pll_auto_clk_sw_en                   ; false                  ; String                                                                             ;
; pll_manu_clk_sw_en                   ; false                  ; String                                                                             ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                                                                     ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                                             ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                                             ;
+--------------------------------------+------------------------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mixer:mix|mixer_master_0:master_0 ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; USE_PLI        ; 0     ; Signed Integer                                        ;
; PLI_PORT       ; 50000 ; Signed Integer                                        ;
; FIFO_DEPTHS    ; 2     ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mixer:mix|mixer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                             ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------+
; PURPOSE              ; 1     ; Signed Integer                                                                                                   ;
; UPSTREAM_FIFO_SIZE   ; 0     ; Signed Integer                                                                                                   ;
; DOWNSTREAM_FIFO_SIZE ; 64    ; Signed Integer                                                                                                   ;
; MGMT_CHANNEL_WIDTH   ; -1    ; Signed Integer                                                                                                   ;
; EXPORT_JTAG          ; 0     ; Signed Integer                                                                                                   ;
; USE_PLI              ; 0     ; Signed Integer                                                                                                   ;
; PLI_PORT             ; 50000 ; Signed Integer                                                                                                   ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mixer:mix|mixer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; TCK_FREQ_MHZ   ; 20    ; Signed Integer                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mixer:mix|mixer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component ;
+-------------------------+------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value                  ; Type                                                                                                                                                                     ;
+-------------------------+------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_mfg_id              ; 110                    ; Signed Integer                                                                                                                                                           ;
; sld_type_id             ; 132                    ; Signed Integer                                                                                                                                                           ;
; sld_version             ; 1                      ; Signed Integer                                                                                                                                                           ;
; sld_instance_index      ; 0                      ; Signed Integer                                                                                                                                                           ;
; sld_auto_instance_index ; YES                    ; String                                                                                                                                                                   ;
; sld_ir_width            ; 3                      ; Signed Integer                                                                                                                                                           ;
; sld_sim_n_scan          ; 0                      ; Signed Integer                                                                                                                                                           ;
; sld_sim_action          ;                        ; String                                                                                                                                                                   ;
; sld_sim_total_length    ; 0                      ; Signed Integer                                                                                                                                                           ;
; lpm_type                ; sld_virtual_jtag_basic ; String                                                                                                                                                                   ;
; lpm_hint                ; UNUSED                 ; String                                                                                                                                                                   ;
+-------------------------+------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mixer:mix|mixer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                               ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PURPOSE              ; 1     ; Signed Integer                                                                                                                                                     ;
; UPSTREAM_FIFO_SIZE   ; 0     ; Signed Integer                                                                                                                                                     ;
; DOWNSTREAM_FIFO_SIZE ; 64    ; Signed Integer                                                                                                                                                     ;
; MGMT_CHANNEL_WIDTH   ; -1    ; Signed Integer                                                                                                                                                     ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mixer:mix|mixer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mixer:mix|mixer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                    ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PURPOSE              ; 1     ; Signed Integer                                                                                                                                                                                          ;
; UPSTREAM_FIFO_SIZE   ; 0     ; Signed Integer                                                                                                                                                                                          ;
; DOWNSTREAM_FIFO_SIZE ; 64    ; Signed Integer                                                                                                                                                                                          ;
; MGMT_CHANNEL_WIDTH   ; -1    ; Signed Integer                                                                                                                                                                                          ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mixer:mix|mixer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mixer:mix|mixer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mixer:mix|mixer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mixer:mix|mixer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 8     ; Signed Integer                                                                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mixer:mix|mixer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                                            ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                                                  ;
; BITS_PER_SYMBOL     ; 8     ; Signed Integer                                                                                                                                                                                                  ;
; FORWARD_SYNC_DEPTH  ; 3     ; Signed Integer                                                                                                                                                                                                  ;
; BACKWARD_SYNC_DEPTH ; 8     ; Signed Integer                                                                                                                                                                                                  ;
; USE_OUTPUT_PIPELINE ; 1     ; Signed Integer                                                                                                                                                                                                  ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mixer:mix|mixer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                                            ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mixer:mix|mixer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 8     ; Signed Integer                                                                                                                                                                                                                                                            ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mixer:mix|mixer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage ;
+------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                                                                                                                                                           ;
+------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT ; 1     ; Signed Integer                                                                                                                                                                                                                                                 ;
; BITS_PER_SYMBOL  ; 8     ; Signed Integer                                                                                                                                                                                                                                                 ;
; PIPELINE_READY   ; 1     ; Signed Integer                                                                                                                                                                                                                                                 ;
+------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mixer:mix|mixer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                  ;
; SYNC_DEPTH     ; 8     ; Signed Integer                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mixer:mix|mixer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNC_DEPTH     ; 8     ; Signed Integer                                                                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mixer:mix|mixer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mixer:mix|mixer_master_0:master_0|altera_avalon_sc_fifo:fifo ;
+---------------------+-------+-----------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                        ;
+---------------------+-------+-----------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                              ;
; BITS_PER_SYMBOL     ; 8     ; Signed Integer                                                              ;
; FIFO_DEPTH          ; 64    ; Signed Integer                                                              ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                              ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                              ;
; USE_PACKETS         ; 0     ; Signed Integer                                                              ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                              ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                              ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                              ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                              ;
; EMPTY_LATENCY       ; 3     ; Signed Integer                                                              ;
; USE_MEMORY_BLOCKS   ; 1     ; Signed Integer                                                              ;
; DATA_WIDTH          ; 8     ; Signed Integer                                                              ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                              ;
+---------------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mixer:mix|mixer_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; CHANNEL_WIDTH  ; 8     ; Signed Integer                                                                              ;
; ENCODING       ; 0     ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mixer:mix|mixer_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; CHANNEL_WIDTH  ; 8     ; Signed Integer                                                                              ;
; ENCODING       ; 0     ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mixer:mix|mixer_master_0:master_0|altera_avalon_packets_to_master:transacto ;
+-----------------------+-------+------------------------------------------------------------------------------------------+
; Parameter Name        ; Value ; Type                                                                                     ;
+-----------------------+-------+------------------------------------------------------------------------------------------+
; EXPORT_MASTER_SIGNALS ; 0     ; Signed Integer                                                                           ;
; FIFO_DEPTHS           ; 2     ; Signed Integer                                                                           ;
; FIFO_WIDTHU           ; 1     ; Signed Integer                                                                           ;
; FAST_VER              ; 0     ; Signed Integer                                                                           ;
+-----------------------+-------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mixer:mix|mixer_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m ;
+-----------------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value ; Type                                                                                                           ;
+-----------------------+-------+----------------------------------------------------------------------------------------------------------------+
; EXPORT_MASTER_SIGNALS ; 0     ; Signed Integer                                                                                                 ;
+-----------------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mixer:mix|mixer_master_0:master_0|altera_reset_controller:rst_controller ;
+---------------------------+----------+--------------------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                           ;
+---------------------------+----------+--------------------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                                 ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                                 ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                                 ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                                 ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                                 ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                                 ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                                 ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                                 ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                                 ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                                 ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                                 ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                                 ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                                 ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                                 ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                                 ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                                 ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                                 ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                                         ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                                 ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                                 ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                                 ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                                 ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                                 ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                                 ;
+---------------------------+----------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mixer:mix|mixer_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                                         ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mixer:mix|mixer_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                              ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mixer:mix|mixer_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:master_0_master_translator ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                  ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 32    ; Signed Integer                                                                                                        ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                        ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                        ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                        ;
; UAV_ADDRESS_W               ; 32    ; Signed Integer                                                                                                        ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                        ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                        ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                        ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                        ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                        ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                        ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                        ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                        ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                        ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                        ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                        ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                        ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                        ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                        ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                        ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                        ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                        ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                        ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mixer:mix|mixer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_and_video_config_0_avalon_av_config_slave_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                              ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                                    ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                    ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                    ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                                    ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                    ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                                                    ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                                                    ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                    ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                    ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                    ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                    ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                                    ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                    ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                    ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                    ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                    ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                    ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                    ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                                                    ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                    ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                    ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                    ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                    ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                    ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                    ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                    ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mixer:mix|altera_reset_controller:rst_controller ;
+---------------------------+----------+--------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                   ;
+---------------------------+----------+--------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                         ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                 ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                         ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                         ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                         ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                         ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                         ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                         ;
+---------------------------+----------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mixer:mix|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                 ;
; DEPTH          ; 2     ; Signed Integer                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mixer:mix|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                      ;
; DEPTH          ; 2     ; Signed Integer                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: mixer:mix|mixer_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                   ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                ;
; WIDTH_A                            ; 8                    ; Untyped                                                                ;
; WIDTHAD_A                          ; 6                    ; Untyped                                                                ;
; NUMWORDS_A                         ; 64                   ; Untyped                                                                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; WIDTH_B                            ; 8                    ; Untyped                                                                ;
; WIDTHAD_B                          ; 6                    ; Untyped                                                                ;
; NUMWORDS_B                         ; 64                   ; Untyped                                                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                ;
; CBXI_PARAMETER                     ; altsyncram_g0n1      ; Untyped                                                                ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                                                        ;
+----------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                                                  ;
+----------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 4                                                                                                                                                      ;
; Entity Instance            ; mixer:mix|mixer_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO  ;
;     -- FIFO Type           ; Single Clock                                                                                                                                           ;
;     -- lpm_width           ; 24                                                                                                                                                     ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                                    ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                                     ;
;     -- USE_EAB             ; ON                                                                                                                                                     ;
; Entity Instance            ; mixer:mix|mixer_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO ;
;     -- FIFO Type           ; Single Clock                                                                                                                                           ;
;     -- lpm_width           ; 24                                                                                                                                                     ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                                    ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                                     ;
;     -- USE_EAB             ; ON                                                                                                                                                     ;
; Entity Instance            ; mixer:mix|mixer_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO   ;
;     -- FIFO Type           ; Single Clock                                                                                                                                           ;
;     -- lpm_width           ; 24                                                                                                                                                     ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                                    ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                                     ;
;     -- USE_EAB             ; ON                                                                                                                                                     ;
; Entity Instance            ; mixer:mix|mixer_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO  ;
;     -- FIFO Type           ; Single Clock                                                                                                                                           ;
;     -- lpm_width           ; 24                                                                                                                                                     ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                                    ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                                     ;
;     -- USE_EAB             ; ON                                                                                                                                                     ;
+----------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                              ;
+-------------------------------------------+-----------------------------------------------------------------------------------+
; Name                                      ; Value                                                                             ;
+-------------------------------------------+-----------------------------------------------------------------------------------+
; Number of entity instances                ; 1                                                                                 ;
; Entity Instance                           ; mixer:mix|mixer_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                         ;
;     -- WIDTH_A                            ; 8                                                                                 ;
;     -- NUMWORDS_A                         ; 64                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                      ;
;     -- WIDTH_B                            ; 8                                                                                 ;
;     -- NUMWORDS_B                         ; 64                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                          ;
+-------------------------------------------+-----------------------------------------------------------------------------------+


+------------------------------------------------------------------------------+
; Port Connectivity Checks: "mixer:mix|altera_reset_controller:rst_controller" ;
+----------------+--------+----------+-----------------------------------------+
; Port           ; Type   ; Severity ; Details                                 ;
+----------------+--------+----------+-----------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                  ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                            ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                            ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                            ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                            ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                            ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                            ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                            ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                            ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                            ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                            ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                            ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                            ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                            ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                            ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                            ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                            ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                            ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                            ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                            ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                            ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                            ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                            ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                            ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                            ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                            ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                            ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                            ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                            ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                            ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                            ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                            ;
+----------------+--------+----------+-----------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mixer:mix|mixer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_and_video_config_0_avalon_av_config_slave_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                      ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mixer:mix|mixer_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:master_0_master_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                       ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                  ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                  ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                  ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                  ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                  ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                  ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                  ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                  ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                        ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                  ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                        ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mixer:mix|mixer_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                               ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                                          ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mixer:mix|mixer_master_0:master_0|altera_reset_controller:rst_controller" ;
+----------------+--------+----------+-----------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                         ;
+----------------+--------+----------+-----------------------------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                                          ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                                    ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                                    ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                                    ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                                    ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                                    ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                                    ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                                    ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                                    ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                                    ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                                    ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                                    ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                                    ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                                    ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                                    ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                                    ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                                    ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                                    ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                                    ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                                    ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                                    ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                                    ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                                    ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                                    ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                                    ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                                    ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                                    ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                                    ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                                    ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                                    ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                                    ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                                    ;
+----------------+--------+----------+-----------------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mixer:mix|mixer_master_0:master_0|altera_avalon_sc_fifo:fifo" ;
+-------------------+--------+----------+--------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                          ;
+-------------------+--------+----------+--------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                     ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                     ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                     ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                           ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                     ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                           ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                           ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                     ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                     ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                           ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                           ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                     ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                           ;
; in_error          ; Input  ; Info     ; Stuck at GND                                     ;
; out_error         ; Output ; Info     ; Explicitly unconnected                           ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                     ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                           ;
+-------------------+--------+----------+--------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mixer:mix|mixer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser" ;
+----------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                                                                        ;
+----------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sense_pos_edge ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                   ;
+----------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mixer:mix|mixer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter" ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                                                                                                            ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; out_valid ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                             ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mixer:mix|mixer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover" ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                                                                                                          ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; in_ready  ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                           ;
; out_ready ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                                                     ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mixer:mix|mixer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer" ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                              ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; din  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                         ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mixer:mix|mixer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer" ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                            ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                       ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mixer:mix|mixer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer" ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                       ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                  ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mixer:mix|mixer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer" ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                    ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                               ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mixer:mix|mixer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer" ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                     ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; din  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mixer:mix|mixer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component" ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                                                                              ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tms             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                             ;
; jtag_state_tlr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                             ;
; jtag_state_rti  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                             ;
; jtag_state_sdrs ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                             ;
; jtag_state_cdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                             ;
; jtag_state_sdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                             ;
; jtag_state_e1dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                             ;
; jtag_state_pdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                             ;
; jtag_state_e2dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                             ;
; jtag_state_udr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                             ;
; jtag_state_sirs ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                             ;
; jtag_state_cir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                             ;
; jtag_state_sir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                             ;
; jtag_state_e1ir ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                             ;
; jtag_state_pir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                             ;
; jtag_state_e2ir ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                             ;
; jtag_state_uir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                             ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mixer:mix|mixer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node"                                ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                        ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; ir_out             ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (3 bits) it drives.  Extra input bit(s) "ir_out[2..1]" will be connected to GND. ;
; ir_out             ; Input  ; Info     ; Stuck at GND                                                                                                                                   ;
; virtual_state_cir  ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
; virtual_state_e1dr ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
; virtual_state_e2dr ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
; virtual_state_pdr  ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
; virtual_state_uir  ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mixer:mix|mixer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master"                 ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                  ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; source_ready    ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; mgmt_valid      ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; mgmt_channel    ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; mgmt_data       ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; jtag_tck        ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_tms        ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_tdi        ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_tdo        ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; jtag_ena        ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_usr1       ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_clr        ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_clrn       ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_tlr  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_rti  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_sdrs ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_cdr  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_sdr  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_e1dr ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_pdr  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_e2dr ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_udr  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_sirs ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_cir  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_sir  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_e1ir ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_pir  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_e2ir ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_uir  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_ir_in      ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_irq        ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; jtag_ir_out     ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; debug_reset     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------+
; Port Connectivity Checks: "mixer:mix|mixer_master_0:master_0"   ;
+--------------------+--------+----------+------------------------+
; Port               ; Type   ; Severity ; Details                ;
+--------------------+--------+----------+------------------------+
; master_reset_reset ; Output ; Info     ; Explicitly unconnected ;
+--------------------+--------+----------+------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mixer:mix|mixer_audio_pll_0:audio_pll_0|mixer_audio_pll_0_audio_pll:audio_pll|altera_pll:altera_pll_i"                                                    ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                      ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; fboutclk          ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; fbclk             ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; refclk1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; phase_en          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; updn              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; num_phase_shifts  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; scanclk           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cntsel            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; reconfig_to_pll   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; extswitch         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; adjpllin          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cclk              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; phase_done        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; reconfig_from_pll ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; activeclk         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; clkbad            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; phout             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; lvds_clk          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; loaden            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; extclk_out        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; cascade_out       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; zdbfbclk          ; Bidir  ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------+
; Port Connectivity Checks: "mixer:mix|mixer_audio_pll_0:audio_pll_0" ;
+--------------------+--------+----------+----------------------------+
; Port               ; Type   ; Severity ; Details                    ;
+--------------------+--------+----------+----------------------------+
; reset_source_reset ; Output ; Info     ; Explicitly unconnected     ;
+--------------------+--------+----------+----------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mixer:mix|mixer_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator" ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                                 ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; enable_clk   ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                            ;
; rising_edge  ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                  ;
; falling_edge ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                  ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mixer:mix|mixer_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller"                                                                          ;
+-------------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                          ; Type   ; Severity ; Details                                                                                                                                                                            ;
+-------------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; transfer_mask[26..19]         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; transfer_mask[17..10]         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; transfer_mask[8..1]           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; transfer_mask[18]             ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; transfer_mask[9]              ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; transfer_mask[0]              ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; restart_counter               ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (5 bits) it drives.  The 27 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; restart_counter[2..1]         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; restart_counter[4]            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; restart_counter[3]            ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; restart_counter[0]            ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; restart_data_in[24..21]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; restart_data_in[18..1]        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; restart_data_in[26]           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; restart_data_in[25]           ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; restart_data_in[19]           ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; restart_transfer_mask[18..10] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; restart_transfer_mask[26..19] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; restart_transfer_mask[9..1]   ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; restart_transfer_mask[0]      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; data_out[26..19]              ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; data_out[17..11]              ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
+-------------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mixer:mix|mixer_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init" ;
+-------------+-------+----------+----------------------------------------------------------------------------------------------------------------+
; Port        ; Type  ; Severity ; Details                                                                                                        ;
+-------------+-------+----------+----------------------------------------------------------------------------------------------------------------+
; clear_error ; Input ; Info     ; Stuck at GND                                                                                                   ;
+-------------+-------+----------+----------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mixer:mix|mixer_audio_and_video_config_0:audio_and_video_config_0"                                           ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                  ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; irq      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; I2C_SCEN ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 846                         ;
;     CLR               ; 102                         ;
;     CLR SCLR          ; 48                          ;
;     ENA               ; 127                         ;
;     ENA CLR           ; 102                         ;
;     ENA CLR SLD       ; 24                          ;
;     ENA SCLR          ; 229                         ;
;     ENA SLD           ; 26                          ;
;     SCLR              ; 93                          ;
;     plain             ; 95                          ;
; arriav_io_obuf        ; 4                           ;
; arriav_lcell_comb     ; 1093                        ;
;     arith             ; 256                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 181                         ;
;         2 data inputs ; 26                          ;
;         4 data inputs ; 48                          ;
;     extend            ; 11                          ;
;         7 data inputs ; 11                          ;
;     normal            ; 826                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 9                           ;
;         2 data inputs ; 119                         ;
;         3 data inputs ; 141                         ;
;         4 data inputs ; 159                         ;
;         5 data inputs ; 187                         ;
;         6 data inputs ; 209                         ;
; arriav_mac            ; 4                           ;
; boundary_port         ; 107                         ;
; generic_pll           ; 1                           ;
; stratixv_ram_block    ; 104                         ;
;                       ;                             ;
; Max LUT depth         ; 5.00                        ;
; Average LUT depth     ; 2.27                        ;
+-----------------------+-----------------------------+


+------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub ;
+-----------------------+------------------------------------------+
; Type                  ; Count                                    ;
+-----------------------+------------------------------------------+
; arriav_ff             ; 78                                       ;
;     CLR               ; 3                                        ;
;     ENA               ; 30                                       ;
;     ENA CLR           ; 22                                       ;
;     SCLR              ; 7                                        ;
;     plain             ; 16                                       ;
; arriav_lcell_comb     ; 91                                       ;
;     normal            ; 91                                       ;
;         0 data inputs ; 1                                        ;
;         1 data inputs ; 4                                        ;
;         2 data inputs ; 19                                       ;
;         3 data inputs ; 17                                       ;
;         4 data inputs ; 16                                       ;
;         5 data inputs ; 22                                       ;
;         6 data inputs ; 12                                       ;
; boundary_port         ; 93                                       ;
;                       ;                                          ;
; Max LUT depth         ; 3.00                                     ;
; Average LUT depth     ; 1.46                                     ;
+-----------------------+------------------------------------------+


+---------------------------------+
; Elapsed Time Per Partition      ;
+------------------+--------------+
; Partition Name   ; Elapsed Time ;
+------------------+--------------+
; Top              ; 00:00:06     ;
; sld_hub:auto_hub ; 00:00:01     ;
+------------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Fri Jan 12 12:57:35 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off SoundMixer -c SoundMixer
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12248): Elaborating Platform Designer system entity "mixer.qsys"
Info (12250): 2018.01.12.12:57:55 Progress: Loading SoundMixer/mixer.qsys
Info (12250): 2018.01.12.12:57:55 Progress: Reading input file
Info (12250): 2018.01.12.12:57:55 Progress: Adding audio_0 [altera_up_avalon_audio 17.1]
Info (12250): 2018.01.12.12:57:56 Progress: Parameterizing module audio_0
Info (12250): 2018.01.12.12:57:56 Progress: Adding audio_amplifier_0 [audio_amplifier 1.0]
Info (12250): 2018.01.12.12:57:57 Progress: Parameterizing module audio_amplifier_0
Info (12250): 2018.01.12.12:57:57 Progress: Adding audio_and_video_config_0 [altera_up_avalon_audio_and_video_config 17.1]
Info (12250): 2018.01.12.12:57:58 Progress: Parameterizing module audio_and_video_config_0
Info (12250): 2018.01.12.12:57:58 Progress: Adding audio_pll_0 [altera_up_avalon_audio_pll 17.1]
Info (12250): 2018.01.12.12:57:58 Progress: Parameterizing module audio_pll_0
Info (12250): 2018.01.12.12:57:58 Progress: Adding clk_0 [clock_source 17.1]
Info (12250): 2018.01.12.12:57:58 Progress: Parameterizing module clk_0
Info (12250): 2018.01.12.12:57:58 Progress: Adding master_0 [altera_jtag_avalon_master 17.1]
Info (12250): 2018.01.12.12:57:58 Progress: Parameterizing module master_0
Info (12250): 2018.01.12.12:57:58 Progress: Building connections
Info (12250): 2018.01.12.12:57:58 Progress: Parameterizing connections
Info (12250): 2018.01.12.12:57:58 Progress: Validating
Info (12250): 2018.01.12.12:58:02 Progress: Done reading input file
Info (12250): Mixer: Generating mixer "mixer" for QUARTUS_SYNTH
Info (12250): Interconnect is inserted between master master_0.master and slave audio_and_video_config_0.avalon_av_config_slave because the master has address signal 32 bit wide, but the slave is 2 bit wide.
Info (12250): Interconnect is inserted between master master_0.master and slave audio_and_video_config_0.avalon_av_config_slave because the master has readdatavalid signal 1 bit wide, but the slave is 0 bit wide.
Info (12250): Audio_0: Starting Generation of Audio Controller
Info (12250): Audio_0: "mixer" instantiated altera_up_avalon_audio "audio_0"
Info (12250): Audio_amplifier_0: "mixer" instantiated audio_amplifier "audio_amplifier_0"
Info (12250): Audio_and_video_config_0: Starting Generation of Audio and Video Config
Info (12250): Audio_and_video_config_0: "mixer" instantiated altera_up_avalon_audio_and_video_config "audio_and_video_config_0"
Info (12250): Audio_pll_0: "mixer" instantiated altera_up_avalon_audio_pll "audio_pll_0"
Info (12250): Master_0: "mixer" instantiated altera_jtag_avalon_master "master_0"
Info (12250): Mm_interconnect_0: "mixer" instantiated altera_mm_interconnect "mm_interconnect_0"
Info (12250): Rst_controller: "mixer" instantiated altera_reset_controller "rst_controller"
Info (12250): Audio_pll: "audio_pll_0" instantiated altera_pll "audio_pll"
Info (12250): Reset_from_locked: "audio_pll_0" instantiated altera_up_avalon_reset_from_locked_signal "reset_from_locked"
Info (12250): Jtag_phy_embedded_in_jtag_master: "master_0" instantiated altera_jtag_dc_streaming "jtag_phy_embedded_in_jtag_master"
Info (12250): Timing_adt: "master_0" instantiated timing_adapter "timing_adt"
Info (12250): Fifo: "master_0" instantiated altera_avalon_sc_fifo "fifo"
Info (12250): B2p: "master_0" instantiated altera_avalon_st_bytes_to_packets "b2p"
Info (12250): P2b: "master_0" instantiated altera_avalon_st_packets_to_bytes "p2b"
Info (12250): Transacto: "master_0" instantiated altera_avalon_packets_to_master "transacto"
Info (12250): B2p_adapter: "master_0" instantiated channel_adapter "b2p_adapter"
Info (12250): P2b_adapter: "master_0" instantiated channel_adapter "p2b_adapter"
Info (12250): Master_0_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "master_0_master_translator"
Info (12250): Audio_and_video_config_0_avalon_av_config_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "audio_and_video_config_0_avalon_av_config_slave_translator"
Info (12250): Mixer: Done "mixer" with 20 modules, 57 files
Info (12249): Finished elaborating Platform Designer system entity "mixer.qsys"
Info (12021): Found 1 design units, including 1 entities, in source file amplifier.v
    Info (12023): Found entity 1: amplifier File: /home/i272655/Dokumenty/SoundMixer/amplifier.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file audio_amplifier.v
    Info (12023): Found entity 1: audio_amplifier File: /home/i272655/Dokumenty/SoundMixer/audio_amplifier.v Line: 12
Info (12021): Found 1 design units, including 1 entities, in source file gain_key.v
    Info (12023): Found entity 1: gain_key File: /home/i272655/Dokumenty/SoundMixer/gain_key.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file get_gain.v
    Info (12023): Found entity 1: get_gain File: /home/i272655/Dokumenty/SoundMixer/get_gain.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file gain_hex.v
    Info (12023): Found entity 1: gain_hex File: /home/i272655/Dokumenty/SoundMixer/gain_hex.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file SoundMixer.v
    Info (12023): Found entity 1: SoundMixer File: /home/i272655/Dokumenty/SoundMixer/SoundMixer.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file status_hex.v
    Info (12023): Found entity 1: status_hex File: /home/i272655/Dokumenty/SoundMixer/status_hex.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/mixer/mixer.v
    Info (12023): Found entity 1: mixer File: /home/i272655/Dokumenty/SoundMixer/db/ip/mixer/mixer.v Line: 6
Info (12021): Found 7 design units, including 7 entities, in source file db/ip/mixer/submodules/altera_avalon_packets_to_master.v
    Info (12023): Found entity 1: altera_avalon_packets_to_master File: /home/i272655/Dokumenty/SoundMixer/db/ip/mixer/submodules/altera_avalon_packets_to_master.v Line: 22
    Info (12023): Found entity 2: packets_to_fifo File: /home/i272655/Dokumenty/SoundMixer/db/ip/mixer/submodules/altera_avalon_packets_to_master.v Line: 142
    Info (12023): Found entity 3: fifo_buffer_single_clock_fifo File: /home/i272655/Dokumenty/SoundMixer/db/ip/mixer/submodules/altera_avalon_packets_to_master.v Line: 512
    Info (12023): Found entity 4: fifo_buffer_scfifo_with_controls File: /home/i272655/Dokumenty/SoundMixer/db/ip/mixer/submodules/altera_avalon_packets_to_master.v Line: 573
    Info (12023): Found entity 5: fifo_buffer File: /home/i272655/Dokumenty/SoundMixer/db/ip/mixer/submodules/altera_avalon_packets_to_master.v Line: 627
    Info (12023): Found entity 6: fifo_to_packet File: /home/i272655/Dokumenty/SoundMixer/db/ip/mixer/submodules/altera_avalon_packets_to_master.v Line: 697
    Info (12023): Found entity 7: packets_to_master File: /home/i272655/Dokumenty/SoundMixer/db/ip/mixer/submodules/altera_avalon_packets_to_master.v Line: 851
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/mixer/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: /home/i272655/Dokumenty/SoundMixer/db/ip/mixer/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/mixer/submodules/altera_avalon_st_bytes_to_packets.v
    Info (12023): Found entity 1: altera_avalon_st_bytes_to_packets File: /home/i272655/Dokumenty/SoundMixer/db/ip/mixer/submodules/altera_avalon_st_bytes_to_packets.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/mixer/submodules/altera_avalon_st_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_clock_crosser File: /home/i272655/Dokumenty/SoundMixer/db/ip/mixer/submodules/altera_avalon_st_clock_crosser.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/mixer/submodules/altera_avalon_st_idle_inserter.v
    Info (12023): Found entity 1: altera_avalon_st_idle_inserter File: /home/i272655/Dokumenty/SoundMixer/db/ip/mixer/submodules/altera_avalon_st_idle_inserter.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/mixer/submodules/altera_avalon_st_idle_remover.v
    Info (12023): Found entity 1: altera_avalon_st_idle_remover File: /home/i272655/Dokumenty/SoundMixer/db/ip/mixer/submodules/altera_avalon_st_idle_remover.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/mixer/submodules/altera_avalon_st_jtag_interface.v
    Info (12023): Found entity 1: altera_avalon_st_jtag_interface File: /home/i272655/Dokumenty/SoundMixer/db/ip/mixer/submodules/altera_avalon_st_jtag_interface.v Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/mixer/submodules/altera_avalon_st_packets_to_bytes.v
    Info (12023): Found entity 1: altera_avalon_st_packets_to_bytes File: /home/i272655/Dokumenty/SoundMixer/db/ip/mixer/submodules/altera_avalon_st_packets_to_bytes.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/mixer/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base File: /home/i272655/Dokumenty/SoundMixer/db/ip/mixer/submodules/altera_avalon_st_pipeline_base.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/mixer/submodules/altera_avalon_st_pipeline_stage.sv
    Info (12023): Found entity 1: altera_avalon_st_pipeline_stage File: /home/i272655/Dokumenty/SoundMixer/db/ip/mixer/submodules/altera_avalon_st_pipeline_stage.sv Line: 22
Info (12021): Found 3 design units, including 3 entities, in source file db/ip/mixer/submodules/altera_jtag_dc_streaming.v
    Info (12023): Found entity 1: altera_jtag_control_signal_crosser File: /home/i272655/Dokumenty/SoundMixer/db/ip/mixer/submodules/altera_jtag_dc_streaming.v Line: 30
    Info (12023): Found entity 2: altera_jtag_src_crosser File: /home/i272655/Dokumenty/SoundMixer/db/ip/mixer/submodules/altera_jtag_dc_streaming.v Line: 72
    Info (12023): Found entity 3: altera_jtag_dc_streaming File: /home/i272655/Dokumenty/SoundMixer/db/ip/mixer/submodules/altera_jtag_dc_streaming.v Line: 135
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/mixer/submodules/altera_jtag_sld_node.v
    Info (12023): Found entity 1: altera_jtag_sld_node File: /home/i272655/Dokumenty/SoundMixer/db/ip/mixer/submodules/altera_jtag_sld_node.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/mixer/submodules/altera_jtag_streaming.v
    Info (12023): Found entity 1: altera_jtag_streaming File: /home/i272655/Dokumenty/SoundMixer/db/ip/mixer/submodules/altera_jtag_streaming.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/mixer/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: /home/i272655/Dokumenty/SoundMixer/db/ip/mixer/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/mixer/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: /home/i272655/Dokumenty/SoundMixer/db/ip/mixer/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/mixer/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: /home/i272655/Dokumenty/SoundMixer/db/ip/mixer/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/mixer/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: /home/i272655/Dokumenty/SoundMixer/db/ip/mixer/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/mixer/submodules/altera_std_synchronizer_nocut.v
    Info (12023): Found entity 1: altera_std_synchronizer_nocut File: /home/i272655/Dokumenty/SoundMixer/db/ip/mixer/submodules/altera_std_synchronizer_nocut.v Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/mixer/submodules/altera_up_audio_bit_counter.v
    Info (12023): Found entity 1: altera_up_audio_bit_counter File: /home/i272655/Dokumenty/SoundMixer/db/ip/mixer/submodules/altera_up_audio_bit_counter.v Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/mixer/submodules/altera_up_audio_in_deserializer.v
    Info (12023): Found entity 1: altera_up_audio_in_deserializer File: /home/i272655/Dokumenty/SoundMixer/db/ip/mixer/submodules/altera_up_audio_in_deserializer.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/mixer/submodules/altera_up_audio_out_serializer.v
    Info (12023): Found entity 1: altera_up_audio_out_serializer File: /home/i272655/Dokumenty/SoundMixer/db/ip/mixer/submodules/altera_up_audio_out_serializer.v Line: 28
Warning (10238): Verilog Module Declaration warning at altera_up_av_config_auto_init.v(51): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module "altera_up_av_config_auto_init" File: /home/i272655/Dokumenty/SoundMixer/db/ip/mixer/submodules/altera_up_av_config_auto_init.v Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/mixer/submodules/altera_up_av_config_auto_init.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init File: /home/i272655/Dokumenty/SoundMixer/db/ip/mixer/submodules/altera_up_av_config_auto_init.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/mixer/submodules/altera_up_av_config_auto_init_d5m.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init_d5m File: /home/i272655/Dokumenty/SoundMixer/db/ip/mixer/submodules/altera_up_av_config_auto_init_d5m.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/mixer/submodules/altera_up_av_config_auto_init_dc2.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init_dc2 File: /home/i272655/Dokumenty/SoundMixer/db/ip/mixer/submodules/altera_up_av_config_auto_init_dc2.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/mixer/submodules/altera_up_av_config_auto_init_lcm.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init_lcm File: /home/i272655/Dokumenty/SoundMixer/db/ip/mixer/submodules/altera_up_av_config_auto_init_lcm.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/mixer/submodules/altera_up_av_config_auto_init_ltm.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init_ltm File: /home/i272655/Dokumenty/SoundMixer/db/ip/mixer/submodules/altera_up_av_config_auto_init_ltm.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/mixer/submodules/altera_up_av_config_auto_init_ob_adv7180.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init_ob_adv7180 File: /home/i272655/Dokumenty/SoundMixer/db/ip/mixer/submodules/altera_up_av_config_auto_init_ob_adv7180.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/mixer/submodules/altera_up_av_config_auto_init_ob_adv7181.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init_ob_adv7181 File: /home/i272655/Dokumenty/SoundMixer/db/ip/mixer/submodules/altera_up_av_config_auto_init_ob_adv7181.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/mixer/submodules/altera_up_av_config_auto_init_ob_audio.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init_ob_audio File: /home/i272655/Dokumenty/SoundMixer/db/ip/mixer/submodules/altera_up_av_config_auto_init_ob_audio.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/mixer/submodules/altera_up_av_config_auto_init_ob_de10_standard.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init_ob_de10_standard File: /home/i272655/Dokumenty/SoundMixer/db/ip/mixer/submodules/altera_up_av_config_auto_init_ob_de10_standard.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/mixer/submodules/altera_up_av_config_auto_init_ob_de1_soc.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init_ob_de1_soc File: /home/i272655/Dokumenty/SoundMixer/db/ip/mixer/submodules/altera_up_av_config_auto_init_ob_de1_soc.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/mixer/submodules/altera_up_av_config_auto_init_ob_de2_115.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init_ob_de2_115 File: /home/i272655/Dokumenty/SoundMixer/db/ip/mixer/submodules/altera_up_av_config_auto_init_ob_de2_115.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/mixer/submodules/altera_up_av_config_auto_init_ob_de2i_150.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init_ob_de2i_150 File: /home/i272655/Dokumenty/SoundMixer/db/ip/mixer/submodules/altera_up_av_config_auto_init_ob_de2i_150.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/mixer/submodules/altera_up_av_config_serial_bus_controller.v
    Info (12023): Found entity 1: altera_up_av_config_serial_bus_controller File: /home/i272655/Dokumenty/SoundMixer/db/ip/mixer/submodules/altera_up_av_config_serial_bus_controller.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/mixer/submodules/altera_up_avalon_reset_from_locked_signal.v
    Info (12023): Found entity 1: altera_up_avalon_reset_from_locked_signal File: /home/i272655/Dokumenty/SoundMixer/db/ip/mixer/submodules/altera_up_avalon_reset_from_locked_signal.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/mixer/submodules/altera_up_clock_edge.v
    Info (12023): Found entity 1: altera_up_clock_edge File: /home/i272655/Dokumenty/SoundMixer/db/ip/mixer/submodules/altera_up_clock_edge.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/mixer/submodules/altera_up_slow_clock_generator.v
    Info (12023): Found entity 1: altera_up_slow_clock_generator File: /home/i272655/Dokumenty/SoundMixer/db/ip/mixer/submodules/altera_up_slow_clock_generator.v Line: 34
Warning (10275): Verilog HDL Module Instantiation warning at altera_up_sync_fifo.v(138): ignored dangling comma in List of Port Connections File: /home/i272655/Dokumenty/SoundMixer/db/ip/mixer/submodules/altera_up_sync_fifo.v Line: 138
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/mixer/submodules/altera_up_sync_fifo.v
    Info (12023): Found entity 1: altera_up_sync_fifo File: /home/i272655/Dokumenty/SoundMixer/db/ip/mixer/submodules/altera_up_sync_fifo.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/mixer/submodules/amplifier.v
    Info (12023): Found entity 1: amplifier File: /home/i272655/Dokumenty/SoundMixer/db/ip/mixer/submodules/amplifier.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/mixer/submodules/audio_amplifier.v
    Info (12023): Found entity 1: audio_amplifier File: /home/i272655/Dokumenty/SoundMixer/db/ip/mixer/submodules/audio_amplifier.v Line: 12
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/mixer/submodules/gain_hex.v
    Info (12023): Found entity 1: gain_hex File: /home/i272655/Dokumenty/SoundMixer/db/ip/mixer/submodules/gain_hex.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/mixer/submodules/gain_key.v
    Info (12023): Found entity 1: gain_key File: /home/i272655/Dokumenty/SoundMixer/db/ip/mixer/submodules/gain_key.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/mixer/submodules/get_gain.v
    Info (12023): Found entity 1: get_gain File: /home/i272655/Dokumenty/SoundMixer/db/ip/mixer/submodules/get_gain.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/mixer/submodules/mixer_audio_0.v
    Info (12023): Found entity 1: mixer_audio_0 File: /home/i272655/Dokumenty/SoundMixer/db/ip/mixer/submodules/mixer_audio_0.v Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/mixer/submodules/mixer_audio_and_video_config_0.v
    Info (12023): Found entity 1: mixer_audio_and_video_config_0 File: /home/i272655/Dokumenty/SoundMixer/db/ip/mixer/submodules/mixer_audio_and_video_config_0.v Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/mixer/submodules/mixer_audio_pll_0.v
    Info (12023): Found entity 1: mixer_audio_pll_0 File: /home/i272655/Dokumenty/SoundMixer/db/ip/mixer/submodules/mixer_audio_pll_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/mixer/submodules/mixer_audio_pll_0_audio_pll.v
    Info (12023): Found entity 1: mixer_audio_pll_0_audio_pll File: /home/i272655/Dokumenty/SoundMixer/db/ip/mixer/submodules/mixer_audio_pll_0_audio_pll.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/mixer/submodules/mixer_master_0.v
    Info (12023): Found entity 1: mixer_master_0 File: /home/i272655/Dokumenty/SoundMixer/db/ip/mixer/submodules/mixer_master_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/mixer/submodules/mixer_master_0_b2p_adapter.sv
    Info (12023): Found entity 1: mixer_master_0_b2p_adapter File: /home/i272655/Dokumenty/SoundMixer/db/ip/mixer/submodules/mixer_master_0_b2p_adapter.sv Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/mixer/submodules/mixer_master_0_p2b_adapter.sv
    Info (12023): Found entity 1: mixer_master_0_p2b_adapter File: /home/i272655/Dokumenty/SoundMixer/db/ip/mixer/submodules/mixer_master_0_p2b_adapter.sv Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/mixer/submodules/mixer_master_0_timing_adt.sv
    Info (12023): Found entity 1: mixer_master_0_timing_adt File: /home/i272655/Dokumenty/SoundMixer/db/ip/mixer/submodules/mixer_master_0_timing_adt.sv Line: 60
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/mixer/submodules/mixer_mm_interconnect_0.v
    Info (12023): Found entity 1: mixer_mm_interconnect_0 File: /home/i272655/Dokumenty/SoundMixer/db/ip/mixer/submodules/mixer_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/mixer/submodules/status_hex.v
    Info (12023): Found entity 1: status_hex File: /home/i272655/Dokumenty/SoundMixer/db/ip/mixer/submodules/status_hex.v Line: 1
Info (12127): Elaborating entity "SoundMixer" for the top level hierarchy
Warning (10034): Output port "LEDR" at SoundMixer.v(36) has no driver File: /home/i272655/Dokumenty/SoundMixer/SoundMixer.v Line: 36
Info (12128): Elaborating entity "mixer" for hierarchy "mixer:mix" File: /home/i272655/Dokumenty/SoundMixer/SoundMixer.v Line: 68
Info (12128): Elaborating entity "mixer_audio_0" for hierarchy "mixer:mix|mixer_audio_0:audio_0" File: /home/i272655/Dokumenty/SoundMixer/db/ip/mixer/mixer.v Line: 71
Info (12128): Elaborating entity "altera_up_clock_edge" for hierarchy "mixer:mix|mixer_audio_0:audio_0|altera_up_clock_edge:Bit_Clock_Edges" File: /home/i272655/Dokumenty/SoundMixer/db/ip/mixer/submodules/mixer_audio_0.v Line: 190
Info (12128): Elaborating entity "altera_up_audio_in_deserializer" for hierarchy "mixer:mix|mixer_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer" File: /home/i272655/Dokumenty/SoundMixer/db/ip/mixer/submodules/mixer_audio_0.v Line: 245
Info (12128): Elaborating entity "altera_up_audio_bit_counter" for hierarchy "mixer:mix|mixer_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_audio_bit_counter:Audio_Out_Bit_Counter" File: /home/i272655/Dokumenty/SoundMixer/db/ip/mixer/submodules/altera_up_audio_in_deserializer.v Line: 179
Info (12128): Elaborating entity "altera_up_sync_fifo" for hierarchy "mixer:mix|mixer_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO" File: /home/i272655/Dokumenty/SoundMixer/db/ip/mixer/submodules/altera_up_audio_in_deserializer.v Line: 201
Info (12128): Elaborating entity "scfifo" for hierarchy "mixer:mix|mixer_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO" File: /home/i272655/Dokumenty/SoundMixer/db/ip/mixer/submodules/altera_up_sync_fifo.v Line: 138
Info (12130): Elaborated megafunction instantiation "mixer:mix|mixer_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO" File: /home/i272655/Dokumenty/SoundMixer/db/ip/mixer/submodules/altera_up_sync_fifo.v Line: 138
Info (12133): Instantiated megafunction "mixer:mix|mixer_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO" with the following parameter: File: /home/i272655/Dokumenty/SoundMixer/db/ip/mixer/submodules/altera_up_sync_fifo.v Line: 138
    Info (12134): Parameter "add_ram_output_register" = "OFF"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_numwords" = "128"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "24"
    Info (12134): Parameter "lpm_widthu" = "7"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_8ba1.tdf
    Info (12023): Found entity 1: scfifo_8ba1 File: /home/i272655/Dokumenty/SoundMixer/db/scfifo_8ba1.tdf Line: 24
Info (12128): Elaborating entity "scfifo_8ba1" for hierarchy "mixer:mix|mixer_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated" File: /usr/local/intelFPGA_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_r2a1.tdf
    Info (12023): Found entity 1: a_dpfifo_r2a1 File: /home/i272655/Dokumenty/SoundMixer/db/a_dpfifo_r2a1.tdf Line: 32
Info (12128): Elaborating entity "a_dpfifo_r2a1" for hierarchy "mixer:mix|mixer_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo" File: /home/i272655/Dokumenty/SoundMixer/db/scfifo_8ba1.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_p3i1.tdf
    Info (12023): Found entity 1: altsyncram_p3i1 File: /home/i272655/Dokumenty/SoundMixer/db/altsyncram_p3i1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_p3i1" for hierarchy "mixer:mix|mixer_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram" File: /home/i272655/Dokumenty/SoundMixer/db/a_dpfifo_r2a1.tdf Line: 45
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_6l8.tdf
    Info (12023): Found entity 1: cmpr_6l8 File: /home/i272655/Dokumenty/SoundMixer/db/cmpr_6l8.tdf Line: 22
Info (12128): Elaborating entity "cmpr_6l8" for hierarchy "mixer:mix|mixer_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cmpr_6l8:almost_full_comparer" File: /home/i272655/Dokumenty/SoundMixer/db/a_dpfifo_r2a1.tdf Line: 54
Info (12128): Elaborating entity "cmpr_6l8" for hierarchy "mixer:mix|mixer_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cmpr_6l8:three_comparison" File: /home/i272655/Dokumenty/SoundMixer/db/a_dpfifo_r2a1.tdf Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_h2b.tdf
    Info (12023): Found entity 1: cntr_h2b File: /home/i272655/Dokumenty/SoundMixer/db/cntr_h2b.tdf Line: 25
Info (12128): Elaborating entity "cntr_h2b" for hierarchy "mixer:mix|mixer_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_h2b:rd_ptr_msb" File: /home/i272655/Dokumenty/SoundMixer/db/a_dpfifo_r2a1.tdf Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_u27.tdf
    Info (12023): Found entity 1: cntr_u27 File: /home/i272655/Dokumenty/SoundMixer/db/cntr_u27.tdf Line: 25
Info (12128): Elaborating entity "cntr_u27" for hierarchy "mixer:mix|mixer_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter" File: /home/i272655/Dokumenty/SoundMixer/db/a_dpfifo_r2a1.tdf Line: 57
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_i2b.tdf
    Info (12023): Found entity 1: cntr_i2b File: /home/i272655/Dokumenty/SoundMixer/db/cntr_i2b.tdf Line: 25
Info (12128): Elaborating entity "cntr_i2b" for hierarchy "mixer:mix|mixer_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_i2b:wr_ptr" File: /home/i272655/Dokumenty/SoundMixer/db/a_dpfifo_r2a1.tdf Line: 58
Info (12128): Elaborating entity "altera_up_audio_out_serializer" for hierarchy "mixer:mix|mixer_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer" File: /home/i272655/Dokumenty/SoundMixer/db/ip/mixer/submodules/mixer_audio_0.v Line: 273
Info (12128): Elaborating entity "audio_amplifier" for hierarchy "mixer:mix|audio_amplifier:audio_amplifier_0" File: /home/i272655/Dokumenty/SoundMixer/db/ip/mixer/mixer.v Line: 91
Info (12128): Elaborating entity "gain_key" for hierarchy "mixer:mix|audio_amplifier:audio_amplifier_0|gain_key:key_up" File: /home/i272655/Dokumenty/SoundMixer/db/ip/mixer/submodules/audio_amplifier.v Line: 38
Warning (10230): Verilog HDL assignment warning at gain_key.v(6): truncated value with size 32 to match size of target (1) File: /home/i272655/Dokumenty/SoundMixer/db/ip/mixer/submodules/gain_key.v Line: 6
Info (12128): Elaborating entity "get_gain" for hierarchy "mixer:mix|audio_amplifier:audio_amplifier_0|get_gain:get" File: /home/i272655/Dokumenty/SoundMixer/db/ip/mixer/submodules/audio_amplifier.v Line: 40
Info (12128): Elaborating entity "gain_hex" for hierarchy "mixer:mix|audio_amplifier:audio_amplifier_0|gain_hex:ghex" File: /home/i272655/Dokumenty/SoundMixer/db/ip/mixer/submodules/audio_amplifier.v Line: 41
Info (12128): Elaborating entity "status_hex" for hierarchy "mixer:mix|audio_amplifier:audio_amplifier_0|status_hex:shex" File: /home/i272655/Dokumenty/SoundMixer/db/ip/mixer/submodules/audio_amplifier.v Line: 42
Info (12128): Elaborating entity "amplifier" for hierarchy "mixer:mix|audio_amplifier:audio_amplifier_0|amplifier:amp_left" File: /home/i272655/Dokumenty/SoundMixer/db/ip/mixer/submodules/audio_amplifier.v Line: 43
Warning (10935): Verilog HDL Casex/Casez warning at amplifier.v(13): casex/casez item expression overlaps with a previous casex/casez item expression File: /home/i272655/Dokumenty/SoundMixer/db/ip/mixer/submodules/amplifier.v Line: 13
Warning (10935): Verilog HDL Casex/Casez warning at amplifier.v(14): casex/casez item expression overlaps with a previous casex/casez item expression File: /home/i272655/Dokumenty/SoundMixer/db/ip/mixer/submodules/amplifier.v Line: 14
Info (12128): Elaborating entity "mixer_audio_and_video_config_0" for hierarchy "mixer:mix|mixer_audio_and_video_config_0:audio_and_video_config_0" File: /home/i272655/Dokumenty/SoundMixer/db/ip/mixer/mixer.v Line: 105
Info (12128): Elaborating entity "altera_up_av_config_auto_init" for hierarchy "mixer:mix|mixer_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init" File: /home/i272655/Dokumenty/SoundMixer/db/ip/mixer/submodules/mixer_audio_and_video_config_0.v Line: 412
Warning (10230): Verilog HDL assignment warning at altera_up_av_config_auto_init.v(137): truncated value with size 32 to match size of target (6) File: /home/i272655/Dokumenty/SoundMixer/db/ip/mixer/submodules/altera_up_av_config_auto_init.v Line: 137
Info (12128): Elaborating entity "altera_up_av_config_auto_init_ob_de1_soc" for hierarchy "mixer:mix|mixer_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM" File: /home/i272655/Dokumenty/SoundMixer/db/ip/mixer/submodules/mixer_audio_and_video_config_0.v Line: 427
Info (12128): Elaborating entity "altera_up_av_config_auto_init_ob_audio" for hierarchy "mixer:mix|mixer_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM|altera_up_av_config_auto_init_ob_audio:Auto_Init_Audio_ROM" File: /home/i272655/Dokumenty/SoundMixer/db/ip/mixer/submodules/altera_up_av_config_auto_init_ob_de1_soc.v Line: 116
Info (12128): Elaborating entity "altera_up_av_config_auto_init_ob_adv7180" for hierarchy "mixer:mix|mixer_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM|altera_up_av_config_auto_init_ob_adv7180:Auto_Init_Video_ROM" File: /home/i272655/Dokumenty/SoundMixer/db/ip/mixer/submodules/altera_up_av_config_auto_init_ob_de1_soc.v Line: 137
Info (12128): Elaborating entity "altera_up_av_config_serial_bus_controller" for hierarchy "mixer:mix|mixer_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller" File: /home/i272655/Dokumenty/SoundMixer/db/ip/mixer/submodules/mixer_audio_and_video_config_0.v Line: 464
Warning (10230): Verilog HDL assignment warning at altera_up_av_config_serial_bus_controller.v(241): truncated value with size 32 to match size of target (5) File: /home/i272655/Dokumenty/SoundMixer/db/ip/mixer/submodules/altera_up_av_config_serial_bus_controller.v Line: 241
Info (12128): Elaborating entity "altera_up_slow_clock_generator" for hierarchy "mixer:mix|mixer_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator" File: /home/i272655/Dokumenty/SoundMixer/db/ip/mixer/submodules/altera_up_av_config_serial_bus_controller.v Line: 294
Warning (10230): Verilog HDL assignment warning at altera_up_slow_clock_generator.v(109): truncated value with size 32 to match size of target (11) File: /home/i272655/Dokumenty/SoundMixer/db/ip/mixer/submodules/altera_up_slow_clock_generator.v Line: 109
Info (12128): Elaborating entity "mixer_audio_pll_0" for hierarchy "mixer:mix|mixer_audio_pll_0:audio_pll_0" File: /home/i272655/Dokumenty/SoundMixer/db/ip/mixer/mixer.v Line: 112
Info (12128): Elaborating entity "mixer_audio_pll_0_audio_pll" for hierarchy "mixer:mix|mixer_audio_pll_0:audio_pll_0|mixer_audio_pll_0_audio_pll:audio_pll" File: /home/i272655/Dokumenty/SoundMixer/db/ip/mixer/submodules/mixer_audio_pll_0.v Line: 23
Info (12128): Elaborating entity "altera_pll" for hierarchy "mixer:mix|mixer_audio_pll_0:audio_pll_0|mixer_audio_pll_0_audio_pll:audio_pll|altera_pll:altera_pll_i" File: /home/i272655/Dokumenty/SoundMixer/db/ip/mixer/submodules/mixer_audio_pll_0_audio_pll.v Line: 85
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "mixer:mix|mixer_audio_pll_0:audio_pll_0|mixer_audio_pll_0_audio_pll:audio_pll|altera_pll:altera_pll_i" File: /home/i272655/Dokumenty/SoundMixer/db/ip/mixer/submodules/mixer_audio_pll_0_audio_pll.v Line: 85
Info (12133): Instantiated megafunction "mixer:mix|mixer_audio_pll_0:audio_pll_0|mixer_audio_pll_0_audio_pll:audio_pll|altera_pll:altera_pll_i" with the following parameter: File: /home/i272655/Dokumenty/SoundMixer/db/ip/mixer/submodules/mixer_audio_pll_0_audio_pll.v Line: 85
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "1"
    Info (12134): Parameter "output_clock_frequency0" = "18.432203 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "0 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "altera_up_avalon_reset_from_locked_signal" for hierarchy "mixer:mix|mixer_audio_pll_0:audio_pll_0|altera_up_avalon_reset_from_locked_signal:reset_from_locked" File: /home/i272655/Dokumenty/SoundMixer/db/ip/mixer/submodules/mixer_audio_pll_0.v Line: 28
Info (12128): Elaborating entity "mixer_master_0" for hierarchy "mixer:mix|mixer_master_0:master_0" File: /home/i272655/Dokumenty/SoundMixer/db/ip/mixer/mixer.v Line: 130
Info (12128): Elaborating entity "altera_avalon_st_jtag_interface" for hierarchy "mixer:mix|mixer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master" File: /home/i272655/Dokumenty/SoundMixer/db/ip/mixer/submodules/mixer_master_0.v Line: 145
Info (12128): Elaborating entity "altera_jtag_sld_node" for hierarchy "mixer:mix|mixer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node" File: /home/i272655/Dokumenty/SoundMixer/db/ip/mixer/submodules/altera_avalon_st_jtag_interface.v Line: 101
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "mixer:mix|mixer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component" File: /home/i272655/Dokumenty/SoundMixer/db/ip/mixer/submodules/altera_jtag_sld_node.v Line: 105
Info (12130): Elaborated megafunction instantiation "mixer:mix|mixer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component" File: /home/i272655/Dokumenty/SoundMixer/db/ip/mixer/submodules/altera_jtag_sld_node.v Line: 105
Info (12133): Instantiated megafunction "mixer:mix|mixer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component" with the following parameter: File: /home/i272655/Dokumenty/SoundMixer/db/ip/mixer/submodules/altera_jtag_sld_node.v Line: 105
    Info (12134): Parameter "sld_mfg_id" = "110"
    Info (12134): Parameter "sld_type_id" = "132"
    Info (12134): Parameter "sld_version" = "1"
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "sld_ir_width" = "3"
    Info (12134): Parameter "sld_sim_action" = ""
    Info (12134): Parameter "sld_sim_n_scan" = "0"
    Info (12134): Parameter "sld_sim_total_length" = "0"
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "mixer:mix|mixer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst" File: /usr/local/intelFPGA_lite/17.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 151
Info (12131): Elaborated megafunction instantiation "mixer:mix|mixer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "mixer:mix|mixer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component" File: /usr/local/intelFPGA_lite/17.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 151
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "mixer:mix|mixer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: /usr/local/intelFPGA_lite/17.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 414
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "mixer:mix|mixer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: /usr/local/intelFPGA_lite/17.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "altera_jtag_dc_streaming" for hierarchy "mixer:mix|mixer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming" File: /home/i272655/Dokumenty/SoundMixer/db/ip/mixer/submodules/altera_avalon_st_jtag_interface.v Line: 143
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "mixer:mix|mixer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer" File: /home/i272655/Dokumenty/SoundMixer/db/ip/mixer/submodules/altera_jtag_dc_streaming.v Line: 197
Info (12130): Elaborated megafunction instantiation "mixer:mix|mixer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer" File: /home/i272655/Dokumenty/SoundMixer/db/ip/mixer/submodules/altera_jtag_dc_streaming.v Line: 197
Info (12133): Instantiated megafunction "mixer:mix|mixer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer" with the following parameter: File: /home/i272655/Dokumenty/SoundMixer/db/ip/mixer/submodules/altera_jtag_dc_streaming.v Line: 197
    Info (12134): Parameter "depth" = "3"
Info (12128): Elaborating entity "altera_jtag_streaming" for hierarchy "mixer:mix|mixer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming" File: /home/i272655/Dokumenty/SoundMixer/db/ip/mixer/submodules/altera_jtag_dc_streaming.v Line: 226
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "mixer:mix|mixer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer" File: /home/i272655/Dokumenty/SoundMixer/db/ip/mixer/submodules/altera_jtag_streaming.v Line: 231
Info (12130): Elaborated megafunction instantiation "mixer:mix|mixer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer" File: /home/i272655/Dokumenty/SoundMixer/db/ip/mixer/submodules/altera_jtag_streaming.v Line: 231
Info (12133): Instantiated megafunction "mixer:mix|mixer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer" with the following parameter: File: /home/i272655/Dokumenty/SoundMixer/db/ip/mixer/submodules/altera_jtag_streaming.v Line: 231
    Info (12134): Parameter "depth" = "8"
Info (12128): Elaborating entity "altera_avalon_st_idle_remover" for hierarchy "mixer:mix|mixer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover" File: /home/i272655/Dokumenty/SoundMixer/db/ip/mixer/submodules/altera_jtag_streaming.v Line: 547
Info (12128): Elaborating entity "altera_avalon_st_idle_inserter" for hierarchy "mixer:mix|mixer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter" File: /home/i272655/Dokumenty/SoundMixer/db/ip/mixer/submodules/altera_jtag_streaming.v Line: 564
Info (12128): Elaborating entity "altera_avalon_st_clock_crosser" for hierarchy "mixer:mix|mixer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser" File: /home/i272655/Dokumenty/SoundMixer/db/ip/mixer/submodules/altera_jtag_dc_streaming.v Line: 246
Info (12128): Elaborating entity "altera_std_synchronizer_nocut" for hierarchy "mixer:mix|mixer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer" File: /home/i272655/Dokumenty/SoundMixer/db/ip/mixer/submodules/altera_avalon_st_clock_crosser.v Line: 105
Info (12128): Elaborating entity "altera_std_synchronizer_nocut" for hierarchy "mixer:mix|mixer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer" File: /home/i272655/Dokumenty/SoundMixer/db/ip/mixer/submodules/altera_avalon_st_clock_crosser.v Line: 112
Info (12128): Elaborating entity "altera_avalon_st_pipeline_base" for hierarchy "mixer:mix|mixer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage" File: /home/i272655/Dokumenty/SoundMixer/db/ip/mixer/submodules/altera_avalon_st_clock_crosser.v Line: 129
Info (12128): Elaborating entity "altera_jtag_src_crosser" for hierarchy "mixer:mix|mixer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser" File: /home/i272655/Dokumenty/SoundMixer/db/ip/mixer/submodules/altera_jtag_dc_streaming.v Line: 259
Info (12128): Elaborating entity "altera_jtag_control_signal_crosser" for hierarchy "mixer:mix|mixer_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser" File: /home/i272655/Dokumenty/SoundMixer/db/ip/mixer/submodules/altera_jtag_dc_streaming.v Line: 110
Info (12128): Elaborating entity "mixer_master_0_timing_adt" for hierarchy "mixer:mix|mixer_master_0:master_0|mixer_master_0_timing_adt:timing_adt" File: /home/i272655/Dokumenty/SoundMixer/db/ip/mixer/submodules/mixer_master_0.v Line: 155
Warning (10036): Verilog HDL or VHDL warning at mixer_master_0_timing_adt.sv(82): object "in_ready" assigned a value but never read File: /home/i272655/Dokumenty/SoundMixer/db/ip/mixer/submodules/mixer_master_0_timing_adt.sv Line: 82
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "mixer:mix|mixer_master_0:master_0|altera_avalon_sc_fifo:fifo" File: /home/i272655/Dokumenty/SoundMixer/db/ip/mixer/submodules/mixer_master_0.v Line: 196
Info (12128): Elaborating entity "altera_avalon_st_bytes_to_packets" for hierarchy "mixer:mix|mixer_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p" File: /home/i272655/Dokumenty/SoundMixer/db/ip/mixer/submodules/mixer_master_0.v Line: 213
Info (12128): Elaborating entity "altera_avalon_st_packets_to_bytes" for hierarchy "mixer:mix|mixer_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b" File: /home/i272655/Dokumenty/SoundMixer/db/ip/mixer/submodules/mixer_master_0.v Line: 230
Info (12128): Elaborating entity "altera_avalon_packets_to_master" for hierarchy "mixer:mix|mixer_master_0:master_0|altera_avalon_packets_to_master:transacto" File: /home/i272655/Dokumenty/SoundMixer/db/ip/mixer/submodules/mixer_master_0.v Line: 257
Info (12128): Elaborating entity "packets_to_master" for hierarchy "mixer:mix|mixer_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m" File: /home/i272655/Dokumenty/SoundMixer/db/ip/mixer/submodules/altera_avalon_packets_to_master.v Line: 137
Info (12128): Elaborating entity "mixer_master_0_b2p_adapter" for hierarchy "mixer:mix|mixer_master_0:master_0|mixer_master_0_b2p_adapter:b2p_adapter" File: /home/i272655/Dokumenty/SoundMixer/db/ip/mixer/submodules/mixer_master_0.v Line: 273
Warning (10036): Verilog HDL or VHDL warning at mixer_master_0_b2p_adapter.sv(78): object "out_channel" assigned a value but never read File: /home/i272655/Dokumenty/SoundMixer/db/ip/mixer/submodules/mixer_master_0_b2p_adapter.sv Line: 78
Warning (10230): Verilog HDL assignment warning at mixer_master_0_b2p_adapter.sv(90): truncated value with size 8 to match size of target (1) File: /home/i272655/Dokumenty/SoundMixer/db/ip/mixer/submodules/mixer_master_0_b2p_adapter.sv Line: 90
Info (12128): Elaborating entity "mixer_master_0_p2b_adapter" for hierarchy "mixer:mix|mixer_master_0:master_0|mixer_master_0_p2b_adapter:p2b_adapter" File: /home/i272655/Dokumenty/SoundMixer/db/ip/mixer/submodules/mixer_master_0.v Line: 289
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "mixer:mix|mixer_master_0:master_0|altera_reset_controller:rst_controller" File: /home/i272655/Dokumenty/SoundMixer/db/ip/mixer/submodules/mixer_master_0.v Line: 352
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "mixer:mix|mixer_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: /home/i272655/Dokumenty/SoundMixer/db/ip/mixer/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "mixer:mix|mixer_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: /home/i272655/Dokumenty/SoundMixer/db/ip/mixer/submodules/altera_reset_controller.v Line: 220
Info (12128): Elaborating entity "mixer_mm_interconnect_0" for hierarchy "mixer:mix|mixer_mm_interconnect_0:mm_interconnect_0" File: /home/i272655/Dokumenty/SoundMixer/db/ip/mixer/mixer.v Line: 151
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "mixer:mix|mixer_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:master_0_master_translator" File: /home/i272655/Dokumenty/SoundMixer/db/ip/mixer/submodules/mixer_mm_interconnect_0.v Line: 100
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "mixer:mix|mixer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_and_video_config_0_avalon_av_config_slave_translator" File: /home/i272655/Dokumenty/SoundMixer/db/ip/mixer/submodules/mixer_mm_interconnect_0.v Line: 164
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2018.01.12.12:58:23 Progress: Loading sld722d7275/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld722d7275/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: /home/i272655/Dokumenty/SoundMixer/db/ip/sld722d7275/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld722d7275/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: /home/i272655/Dokumenty/SoundMixer/db/ip/sld722d7275/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld722d7275/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: /home/i272655/Dokumenty/SoundMixer/db/ip/sld722d7275/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld722d7275/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: /home/i272655/Dokumenty/SoundMixer/db/ip/sld722d7275/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld722d7275/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: /home/i272655/Dokumenty/SoundMixer/db/ip/sld722d7275/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: /home/i272655/Dokumenty/SoundMixer/db/ip/sld722d7275/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld722d7275/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: /home/i272655/Dokumenty/SoundMixer/db/ip/sld722d7275/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276004): RAM logic "mixer:mix|mixer_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM|altera_up_av_config_auto_init_ob_adv7180:Auto_Init_Video_ROM|Ram0" is uninferred due to inappropriate RAM size File: /home/i272655/Dokumenty/SoundMixer/db/ip/mixer/submodules/altera_up_av_config_auto_init_ob_adv7180.v Line: 142
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "mixer:mix|mixer_master_0:master_0|altera_avalon_sc_fifo:fifo|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
Info (12130): Elaborated megafunction instantiation "mixer:mix|mixer_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "mixer:mix|mixer_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "NUMWORDS_A" = "64"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "6"
    Info (12134): Parameter "NUMWORDS_B" = "64"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_g0n1.tdf
    Info (12023): Found entity 1: altsyncram_g0n1 File: /home/i272655/Dokumenty/SoundMixer/db/altsyncram_g0n1.tdf Line: 27
Warning (12241): 6 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "AUD_ADCLRCK" has no driver File: /home/i272655/Dokumenty/SoundMixer/SoundMixer.v Line: 8
    Warning (13040): bidirectional pin "AUD_BCLK" has no driver File: /home/i272655/Dokumenty/SoundMixer/SoundMixer.v Line: 9
    Warning (13040): bidirectional pin "AUD_DACLRCK" has no driver File: /home/i272655/Dokumenty/SoundMixer/SoundMixer.v Line: 11
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "HEX0[0]" is stuck at VCC File: /home/i272655/Dokumenty/SoundMixer/SoundMixer.v Line: 25
    Warning (13410): Pin "HEX0[3]" is stuck at VCC File: /home/i272655/Dokumenty/SoundMixer/SoundMixer.v Line: 25
    Warning (13410): Pin "HEX0[6]" is stuck at VCC File: /home/i272655/Dokumenty/SoundMixer/SoundMixer.v Line: 25
    Warning (13410): Pin "HEX2[0]" is stuck at VCC File: /home/i272655/Dokumenty/SoundMixer/SoundMixer.v Line: 27
    Warning (13410): Pin "HEX2[1]" is stuck at VCC File: /home/i272655/Dokumenty/SoundMixer/SoundMixer.v Line: 27
    Warning (13410): Pin "HEX2[2]" is stuck at VCC File: /home/i272655/Dokumenty/SoundMixer/SoundMixer.v Line: 27
    Warning (13410): Pin "HEX2[3]" is stuck at VCC File: /home/i272655/Dokumenty/SoundMixer/SoundMixer.v Line: 27
    Warning (13410): Pin "HEX2[4]" is stuck at VCC File: /home/i272655/Dokumenty/SoundMixer/SoundMixer.v Line: 27
    Warning (13410): Pin "HEX2[5]" is stuck at VCC File: /home/i272655/Dokumenty/SoundMixer/SoundMixer.v Line: 27
    Warning (13410): Pin "HEX2[6]" is stuck at VCC File: /home/i272655/Dokumenty/SoundMixer/SoundMixer.v Line: 27
    Warning (13410): Pin "HEX3[0]" is stuck at VCC File: /home/i272655/Dokumenty/SoundMixer/SoundMixer.v Line: 28
    Warning (13410): Pin "HEX3[1]" is stuck at VCC File: /home/i272655/Dokumenty/SoundMixer/SoundMixer.v Line: 28
    Warning (13410): Pin "HEX3[2]" is stuck at VCC File: /home/i272655/Dokumenty/SoundMixer/SoundMixer.v Line: 28
    Warning (13410): Pin "HEX3[3]" is stuck at VCC File: /home/i272655/Dokumenty/SoundMixer/SoundMixer.v Line: 28
    Warning (13410): Pin "HEX3[4]" is stuck at VCC File: /home/i272655/Dokumenty/SoundMixer/SoundMixer.v Line: 28
    Warning (13410): Pin "HEX3[5]" is stuck at VCC File: /home/i272655/Dokumenty/SoundMixer/SoundMixer.v Line: 28
    Warning (13410): Pin "HEX3[6]" is stuck at VCC File: /home/i272655/Dokumenty/SoundMixer/SoundMixer.v Line: 28
    Warning (13410): Pin "HEX4[0]" is stuck at VCC File: /home/i272655/Dokumenty/SoundMixer/SoundMixer.v Line: 29
    Warning (13410): Pin "HEX4[1]" is stuck at VCC File: /home/i272655/Dokumenty/SoundMixer/SoundMixer.v Line: 29
    Warning (13410): Pin "HEX4[2]" is stuck at VCC File: /home/i272655/Dokumenty/SoundMixer/SoundMixer.v Line: 29
    Warning (13410): Pin "HEX4[3]" is stuck at VCC File: /home/i272655/Dokumenty/SoundMixer/SoundMixer.v Line: 29
    Warning (13410): Pin "HEX4[4]" is stuck at VCC File: /home/i272655/Dokumenty/SoundMixer/SoundMixer.v Line: 29
    Warning (13410): Pin "HEX4[5]" is stuck at VCC File: /home/i272655/Dokumenty/SoundMixer/SoundMixer.v Line: 29
    Warning (13410): Pin "HEX4[6]" is stuck at VCC File: /home/i272655/Dokumenty/SoundMixer/SoundMixer.v Line: 29
    Warning (13410): Pin "HEX5[0]" is stuck at VCC File: /home/i272655/Dokumenty/SoundMixer/SoundMixer.v Line: 30
    Warning (13410): Pin "HEX5[1]" is stuck at VCC File: /home/i272655/Dokumenty/SoundMixer/SoundMixer.v Line: 30
    Warning (13410): Pin "HEX5[2]" is stuck at VCC File: /home/i272655/Dokumenty/SoundMixer/SoundMixer.v Line: 30
    Warning (13410): Pin "HEX5[3]" is stuck at VCC File: /home/i272655/Dokumenty/SoundMixer/SoundMixer.v Line: 30
    Warning (13410): Pin "HEX5[4]" is stuck at VCC File: /home/i272655/Dokumenty/SoundMixer/SoundMixer.v Line: 30
    Warning (13410): Pin "HEX5[5]" is stuck at VCC File: /home/i272655/Dokumenty/SoundMixer/SoundMixer.v Line: 30
    Warning (13410): Pin "HEX5[6]" is stuck at VCC File: /home/i272655/Dokumenty/SoundMixer/SoundMixer.v Line: 30
    Warning (13410): Pin "LEDR[0]" is stuck at GND File: /home/i272655/Dokumenty/SoundMixer/SoundMixer.v Line: 36
    Warning (13410): Pin "LEDR[1]" is stuck at GND File: /home/i272655/Dokumenty/SoundMixer/SoundMixer.v Line: 36
    Warning (13410): Pin "LEDR[2]" is stuck at GND File: /home/i272655/Dokumenty/SoundMixer/SoundMixer.v Line: 36
    Warning (13410): Pin "LEDR[3]" is stuck at GND File: /home/i272655/Dokumenty/SoundMixer/SoundMixer.v Line: 36
    Warning (13410): Pin "LEDR[4]" is stuck at GND File: /home/i272655/Dokumenty/SoundMixer/SoundMixer.v Line: 36
    Warning (13410): Pin "LEDR[5]" is stuck at GND File: /home/i272655/Dokumenty/SoundMixer/SoundMixer.v Line: 36
    Warning (13410): Pin "LEDR[6]" is stuck at GND File: /home/i272655/Dokumenty/SoundMixer/SoundMixer.v Line: 36
    Warning (13410): Pin "LEDR[7]" is stuck at GND File: /home/i272655/Dokumenty/SoundMixer/SoundMixer.v Line: 36
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: /home/i272655/Dokumenty/SoundMixer/SoundMixer.v Line: 36
    Warning (13410): Pin "LEDR[9]" is stuck at GND File: /home/i272655/Dokumenty/SoundMixer/SoundMixer.v Line: 36
Warning (332009): The launch and latch times for the relationship between source clock: clk_audbck and destination clock: CLOCK_50 are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0.
Warning (332009): The launch and latch times for the relationship between source clock: clk_audbck and destination clock: CLOCK_50 are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0.
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 41 registers lost all their fanouts during netlist optimizations.
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 16 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 14 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "CLOCK2_50" File: /home/i272655/Dokumenty/SoundMixer/SoundMixer.v Line: 15
    Warning (15610): No output dependent on input pin "CLOCK3_50" File: /home/i272655/Dokumenty/SoundMixer/SoundMixer.v Line: 16
    Warning (15610): No output dependent on input pin "CLOCK4_50" File: /home/i272655/Dokumenty/SoundMixer/SoundMixer.v Line: 17
    Warning (15610): No output dependent on input pin "KEY[2]" File: /home/i272655/Dokumenty/SoundMixer/SoundMixer.v Line: 33
    Warning (15610): No output dependent on input pin "KEY[3]" File: /home/i272655/Dokumenty/SoundMixer/SoundMixer.v Line: 33
    Warning (15610): No output dependent on input pin "SW[0]" File: /home/i272655/Dokumenty/SoundMixer/SoundMixer.v Line: 40
    Warning (15610): No output dependent on input pin "SW[1]" File: /home/i272655/Dokumenty/SoundMixer/SoundMixer.v Line: 40
    Warning (15610): No output dependent on input pin "SW[2]" File: /home/i272655/Dokumenty/SoundMixer/SoundMixer.v Line: 40
    Warning (15610): No output dependent on input pin "SW[3]" File: /home/i272655/Dokumenty/SoundMixer/SoundMixer.v Line: 40
    Warning (15610): No output dependent on input pin "SW[4]" File: /home/i272655/Dokumenty/SoundMixer/SoundMixer.v Line: 40
    Warning (15610): No output dependent on input pin "SW[5]" File: /home/i272655/Dokumenty/SoundMixer/SoundMixer.v Line: 40
    Warning (15610): No output dependent on input pin "SW[6]" File: /home/i272655/Dokumenty/SoundMixer/SoundMixer.v Line: 40
    Warning (15610): No output dependent on input pin "SW[7]" File: /home/i272655/Dokumenty/SoundMixer/SoundMixer.v Line: 40
    Warning (15610): No output dependent on input pin "SW[8]" File: /home/i272655/Dokumenty/SoundMixer/SoundMixer.v Line: 40
Info (21057): Implemented 1666 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 22 input pins
    Info (21059): Implemented 56 output pins
    Info (21060): Implemented 4 bidirectional pins
    Info (21061): Implemented 1474 logic cells
    Info (21064): Implemented 104 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 4 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 77 warnings
    Info: Peak virtual memory: 1131 megabytes
    Info: Processing ended: Fri Jan 12 12:58:47 2018
    Info: Elapsed time: 00:01:12
    Info: Total CPU time (on all processors): 00:02:17


