<stg><name>load_input</name>


<trans_list>

<trans id="257" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="294" from="2" to="19">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="295" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="278" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="279" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="280" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="281" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="282" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="283" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="284" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="285" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="286" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="287" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="288" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="289" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="290" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="291" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="292" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="293" from="18" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecInterface([1024 x i32]* %input_r, [5 x i8]* @p_str9, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
:0  %i = phi i6 [ 0, %0 ], [ %i_1, %2 ]

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1  %exitcond1 = icmp eq i6 %i, -32

]]></Node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:3  %i_1 = add i6 %i, 1

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond1, label %3, label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="11" op_0_bw="11" op_1_bw="6" op_2_bw="5">
<![CDATA[
:3  %tmp = call i11 @_ssdm_op_BitConcatenate.i11.i6.i5(i6 %i, i5 0)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="64" op_0_bw="11">
<![CDATA[
:4  %tmp_2 = zext i11 %tmp to i64

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %input_addr = getelementptr [1024 x i32]* %input_r, i64 0, i64 %tmp_2

]]></Node>
<StgValue><ssdm name="input_addr"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:6  %tmp_3 = or i11 %tmp, 1

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:7  %tmp_4 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_3)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %input_addr_1 = getelementptr [1024 x i32]* %input_r, i64 0, i64 %tmp_4

]]></Node>
<StgValue><ssdm name="input_addr_1"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="10">
<![CDATA[
:131  %input_load = load i32* %input_addr, align 4

]]></Node>
<StgValue><ssdm name="input_load"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="10">
<![CDATA[
:133  %input_load_1 = load i32* %input_addr_1, align 4

]]></Node>
<StgValue><ssdm name="input_load_1"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:9  %tmp_5 = or i11 %tmp, 2

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:10  %tmp_6 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_5)

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %input_addr_2 = getelementptr [1024 x i32]* %input_r, i64 0, i64 %tmp_6

]]></Node>
<StgValue><ssdm name="input_addr_2"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:12  %tmp_7 = or i11 %tmp, 3

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:13  %tmp_8 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_7)

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14  %input_addr_3 = getelementptr [1024 x i32]* %input_r, i64 0, i64 %tmp_8

]]></Node>
<StgValue><ssdm name="input_addr_3"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:99  %buffer_addr = getelementptr [1024 x i32]* %buffer_r, i64 0, i64 %tmp_2

]]></Node>
<StgValue><ssdm name="buffer_addr"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:100  %buffer_addr_1 = getelementptr [1024 x i32]* %buffer_r, i64 0, i64 %tmp_4

]]></Node>
<StgValue><ssdm name="buffer_addr_1"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="10">
<![CDATA[
:131  %input_load = load i32* %input_addr, align 4

]]></Node>
<StgValue><ssdm name="input_load"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:132  store i32 %input_load, i32* %buffer_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="10">
<![CDATA[
:133  %input_load_1 = load i32* %input_addr_1, align 4

]]></Node>
<StgValue><ssdm name="input_load_1"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:134  store i32 %input_load_1, i32* %buffer_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="47" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="10">
<![CDATA[
:135  %input_load_2 = load i32* %input_addr_2, align 4

]]></Node>
<StgValue><ssdm name="input_load_2"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="10">
<![CDATA[
:137  %input_load_3 = load i32* %input_addr_3, align 4

]]></Node>
<StgValue><ssdm name="input_load_3"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="49" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:15  %tmp_9 = or i11 %tmp, 4

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:16  %tmp_s = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_9)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17  %input_addr_4 = getelementptr [1024 x i32]* %input_r, i64 0, i64 %tmp_s

]]></Node>
<StgValue><ssdm name="input_addr_4"/></StgValue>
</operation>

<operation id="52" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:18  %tmp_10 = or i11 %tmp, 5

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:19  %tmp_11 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_10)

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:20  %input_addr_5 = getelementptr [1024 x i32]* %input_r, i64 0, i64 %tmp_11

]]></Node>
<StgValue><ssdm name="input_addr_5"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:101  %buffer_addr_2 = getelementptr [1024 x i32]* %buffer_r, i64 0, i64 %tmp_6

]]></Node>
<StgValue><ssdm name="buffer_addr_2"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:102  %buffer_addr_3 = getelementptr [1024 x i32]* %buffer_r, i64 0, i64 %tmp_8

]]></Node>
<StgValue><ssdm name="buffer_addr_3"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="10">
<![CDATA[
:135  %input_load_2 = load i32* %input_addr_2, align 4

]]></Node>
<StgValue><ssdm name="input_load_2"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:136  store i32 %input_load_2, i32* %buffer_addr_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="59" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="10">
<![CDATA[
:137  %input_load_3 = load i32* %input_addr_3, align 4

]]></Node>
<StgValue><ssdm name="input_load_3"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:138  store i32 %input_load_3, i32* %buffer_addr_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="61" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="10">
<![CDATA[
:139  %input_load_4 = load i32* %input_addr_4, align 4

]]></Node>
<StgValue><ssdm name="input_load_4"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="10">
<![CDATA[
:141  %input_load_5 = load i32* %input_addr_5, align 4

]]></Node>
<StgValue><ssdm name="input_load_5"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="63" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:21  %tmp_12 = or i11 %tmp, 6

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="64" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:22  %tmp_13 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_12)

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="65" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:23  %input_addr_6 = getelementptr [1024 x i32]* %input_r, i64 0, i64 %tmp_13

]]></Node>
<StgValue><ssdm name="input_addr_6"/></StgValue>
</operation>

<operation id="66" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:24  %tmp_14 = or i11 %tmp, 7

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="67" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:25  %tmp_15 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_14)

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="68" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:26  %input_addr_7 = getelementptr [1024 x i32]* %input_r, i64 0, i64 %tmp_15

]]></Node>
<StgValue><ssdm name="input_addr_7"/></StgValue>
</operation>

<operation id="69" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:103  %buffer_addr_4 = getelementptr [1024 x i32]* %buffer_r, i64 0, i64 %tmp_s

]]></Node>
<StgValue><ssdm name="buffer_addr_4"/></StgValue>
</operation>

<operation id="70" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:104  %buffer_addr_5 = getelementptr [1024 x i32]* %buffer_r, i64 0, i64 %tmp_11

]]></Node>
<StgValue><ssdm name="buffer_addr_5"/></StgValue>
</operation>

<operation id="71" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="10">
<![CDATA[
:139  %input_load_4 = load i32* %input_addr_4, align 4

]]></Node>
<StgValue><ssdm name="input_load_4"/></StgValue>
</operation>

<operation id="72" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:140  store i32 %input_load_4, i32* %buffer_addr_4, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="73" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="10">
<![CDATA[
:141  %input_load_5 = load i32* %input_addr_5, align 4

]]></Node>
<StgValue><ssdm name="input_load_5"/></StgValue>
</operation>

<operation id="74" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:142  store i32 %input_load_5, i32* %buffer_addr_5, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="75" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="10">
<![CDATA[
:143  %input_load_6 = load i32* %input_addr_6, align 4

]]></Node>
<StgValue><ssdm name="input_load_6"/></StgValue>
</operation>

<operation id="76" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="10">
<![CDATA[
:145  %input_load_7 = load i32* %input_addr_7, align 4

]]></Node>
<StgValue><ssdm name="input_load_7"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="77" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:27  %tmp_16 = or i11 %tmp, 8

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="78" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:28  %tmp_17 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_16)

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="79" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:29  %input_addr_8 = getelementptr [1024 x i32]* %input_r, i64 0, i64 %tmp_17

]]></Node>
<StgValue><ssdm name="input_addr_8"/></StgValue>
</operation>

<operation id="80" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:30  %tmp_18 = or i11 %tmp, 9

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="81" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:31  %tmp_19 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_18)

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="82" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:32  %input_addr_9 = getelementptr [1024 x i32]* %input_r, i64 0, i64 %tmp_19

]]></Node>
<StgValue><ssdm name="input_addr_9"/></StgValue>
</operation>

<operation id="83" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:105  %buffer_addr_6 = getelementptr [1024 x i32]* %buffer_r, i64 0, i64 %tmp_13

]]></Node>
<StgValue><ssdm name="buffer_addr_6"/></StgValue>
</operation>

<operation id="84" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:106  %buffer_addr_7 = getelementptr [1024 x i32]* %buffer_r, i64 0, i64 %tmp_15

]]></Node>
<StgValue><ssdm name="buffer_addr_7"/></StgValue>
</operation>

<operation id="85" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="10">
<![CDATA[
:143  %input_load_6 = load i32* %input_addr_6, align 4

]]></Node>
<StgValue><ssdm name="input_load_6"/></StgValue>
</operation>

<operation id="86" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:144  store i32 %input_load_6, i32* %buffer_addr_6, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="87" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="10">
<![CDATA[
:145  %input_load_7 = load i32* %input_addr_7, align 4

]]></Node>
<StgValue><ssdm name="input_load_7"/></StgValue>
</operation>

<operation id="88" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:146  store i32 %input_load_7, i32* %buffer_addr_7, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="89" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="10">
<![CDATA[
:147  %input_load_8 = load i32* %input_addr_8, align 4

]]></Node>
<StgValue><ssdm name="input_load_8"/></StgValue>
</operation>

<operation id="90" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="10">
<![CDATA[
:149  %input_load_9 = load i32* %input_addr_9, align 4

]]></Node>
<StgValue><ssdm name="input_load_9"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="91" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:33  %tmp_20 = or i11 %tmp, 10

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="92" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:34  %tmp_21 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_20)

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="93" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:35  %input_addr_10 = getelementptr [1024 x i32]* %input_r, i64 0, i64 %tmp_21

]]></Node>
<StgValue><ssdm name="input_addr_10"/></StgValue>
</operation>

<operation id="94" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:36  %tmp_22 = or i11 %tmp, 11

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="95" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:37  %tmp_23 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_22)

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="96" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:38  %input_addr_11 = getelementptr [1024 x i32]* %input_r, i64 0, i64 %tmp_23

]]></Node>
<StgValue><ssdm name="input_addr_11"/></StgValue>
</operation>

<operation id="97" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:107  %buffer_addr_8 = getelementptr [1024 x i32]* %buffer_r, i64 0, i64 %tmp_17

]]></Node>
<StgValue><ssdm name="buffer_addr_8"/></StgValue>
</operation>

<operation id="98" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:108  %buffer_addr_9 = getelementptr [1024 x i32]* %buffer_r, i64 0, i64 %tmp_19

]]></Node>
<StgValue><ssdm name="buffer_addr_9"/></StgValue>
</operation>

<operation id="99" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="10">
<![CDATA[
:147  %input_load_8 = load i32* %input_addr_8, align 4

]]></Node>
<StgValue><ssdm name="input_load_8"/></StgValue>
</operation>

<operation id="100" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:148  store i32 %input_load_8, i32* %buffer_addr_8, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="101" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="10">
<![CDATA[
:149  %input_load_9 = load i32* %input_addr_9, align 4

]]></Node>
<StgValue><ssdm name="input_load_9"/></StgValue>
</operation>

<operation id="102" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:150  store i32 %input_load_9, i32* %buffer_addr_9, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="103" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="10">
<![CDATA[
:151  %input_load_10 = load i32* %input_addr_10, align 4

]]></Node>
<StgValue><ssdm name="input_load_10"/></StgValue>
</operation>

<operation id="104" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="10">
<![CDATA[
:153  %input_load_11 = load i32* %input_addr_11, align 4

]]></Node>
<StgValue><ssdm name="input_load_11"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="105" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:39  %tmp_24 = or i11 %tmp, 12

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="106" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:40  %tmp_25 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_24)

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="107" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:41  %input_addr_12 = getelementptr [1024 x i32]* %input_r, i64 0, i64 %tmp_25

]]></Node>
<StgValue><ssdm name="input_addr_12"/></StgValue>
</operation>

<operation id="108" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:42  %tmp_26 = or i11 %tmp, 13

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="109" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:43  %tmp_27 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_26)

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="110" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:44  %input_addr_13 = getelementptr [1024 x i32]* %input_r, i64 0, i64 %tmp_27

]]></Node>
<StgValue><ssdm name="input_addr_13"/></StgValue>
</operation>

<operation id="111" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:109  %buffer_addr_10 = getelementptr [1024 x i32]* %buffer_r, i64 0, i64 %tmp_21

]]></Node>
<StgValue><ssdm name="buffer_addr_10"/></StgValue>
</operation>

<operation id="112" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:110  %buffer_addr_11 = getelementptr [1024 x i32]* %buffer_r, i64 0, i64 %tmp_23

]]></Node>
<StgValue><ssdm name="buffer_addr_11"/></StgValue>
</operation>

<operation id="113" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="10">
<![CDATA[
:151  %input_load_10 = load i32* %input_addr_10, align 4

]]></Node>
<StgValue><ssdm name="input_load_10"/></StgValue>
</operation>

<operation id="114" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:152  store i32 %input_load_10, i32* %buffer_addr_10, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="115" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="10">
<![CDATA[
:153  %input_load_11 = load i32* %input_addr_11, align 4

]]></Node>
<StgValue><ssdm name="input_load_11"/></StgValue>
</operation>

<operation id="116" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:154  store i32 %input_load_11, i32* %buffer_addr_11, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="117" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="10">
<![CDATA[
:155  %input_load_12 = load i32* %input_addr_12, align 4

]]></Node>
<StgValue><ssdm name="input_load_12"/></StgValue>
</operation>

<operation id="118" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="10">
<![CDATA[
:157  %input_load_13 = load i32* %input_addr_13, align 4

]]></Node>
<StgValue><ssdm name="input_load_13"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="119" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:45  %tmp_28 = or i11 %tmp, 14

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="120" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:46  %tmp_29 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_28)

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="121" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:47  %input_addr_14 = getelementptr [1024 x i32]* %input_r, i64 0, i64 %tmp_29

]]></Node>
<StgValue><ssdm name="input_addr_14"/></StgValue>
</operation>

<operation id="122" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:48  %tmp_30 = or i11 %tmp, 15

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="123" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:49  %tmp_31 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_30)

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="124" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:50  %input_addr_15 = getelementptr [1024 x i32]* %input_r, i64 0, i64 %tmp_31

]]></Node>
<StgValue><ssdm name="input_addr_15"/></StgValue>
</operation>

<operation id="125" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:111  %buffer_addr_12 = getelementptr [1024 x i32]* %buffer_r, i64 0, i64 %tmp_25

]]></Node>
<StgValue><ssdm name="buffer_addr_12"/></StgValue>
</operation>

<operation id="126" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:112  %buffer_addr_13 = getelementptr [1024 x i32]* %buffer_r, i64 0, i64 %tmp_27

]]></Node>
<StgValue><ssdm name="buffer_addr_13"/></StgValue>
</operation>

<operation id="127" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="10">
<![CDATA[
:155  %input_load_12 = load i32* %input_addr_12, align 4

]]></Node>
<StgValue><ssdm name="input_load_12"/></StgValue>
</operation>

<operation id="128" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:156  store i32 %input_load_12, i32* %buffer_addr_12, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="129" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="10">
<![CDATA[
:157  %input_load_13 = load i32* %input_addr_13, align 4

]]></Node>
<StgValue><ssdm name="input_load_13"/></StgValue>
</operation>

<operation id="130" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:158  store i32 %input_load_13, i32* %buffer_addr_13, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="131" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="10">
<![CDATA[
:159  %input_load_14 = load i32* %input_addr_14, align 4

]]></Node>
<StgValue><ssdm name="input_load_14"/></StgValue>
</operation>

<operation id="132" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="10">
<![CDATA[
:161  %input_load_15 = load i32* %input_addr_15, align 4

]]></Node>
<StgValue><ssdm name="input_load_15"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="133" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:51  %tmp_32 = or i11 %tmp, 16

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="134" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:52  %tmp_33 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_32)

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="135" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:53  %input_addr_16 = getelementptr [1024 x i32]* %input_r, i64 0, i64 %tmp_33

]]></Node>
<StgValue><ssdm name="input_addr_16"/></StgValue>
</operation>

<operation id="136" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:54  %tmp_34 = or i11 %tmp, 17

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="137" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:55  %tmp_35 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_34)

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="138" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:56  %input_addr_17 = getelementptr [1024 x i32]* %input_r, i64 0, i64 %tmp_35

]]></Node>
<StgValue><ssdm name="input_addr_17"/></StgValue>
</operation>

<operation id="139" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:113  %buffer_addr_14 = getelementptr [1024 x i32]* %buffer_r, i64 0, i64 %tmp_29

]]></Node>
<StgValue><ssdm name="buffer_addr_14"/></StgValue>
</operation>

<operation id="140" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:114  %buffer_addr_15 = getelementptr [1024 x i32]* %buffer_r, i64 0, i64 %tmp_31

]]></Node>
<StgValue><ssdm name="buffer_addr_15"/></StgValue>
</operation>

<operation id="141" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="10">
<![CDATA[
:159  %input_load_14 = load i32* %input_addr_14, align 4

]]></Node>
<StgValue><ssdm name="input_load_14"/></StgValue>
</operation>

<operation id="142" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:160  store i32 %input_load_14, i32* %buffer_addr_14, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="143" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="10">
<![CDATA[
:161  %input_load_15 = load i32* %input_addr_15, align 4

]]></Node>
<StgValue><ssdm name="input_load_15"/></StgValue>
</operation>

<operation id="144" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:162  store i32 %input_load_15, i32* %buffer_addr_15, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="145" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="10">
<![CDATA[
:163  %input_load_16 = load i32* %input_addr_16, align 4

]]></Node>
<StgValue><ssdm name="input_load_16"/></StgValue>
</operation>

<operation id="146" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="10">
<![CDATA[
:165  %input_load_17 = load i32* %input_addr_17, align 4

]]></Node>
<StgValue><ssdm name="input_load_17"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="147" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:57  %tmp_36 = or i11 %tmp, 18

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="148" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:58  %tmp_37 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_36)

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="149" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:59  %input_addr_18 = getelementptr [1024 x i32]* %input_r, i64 0, i64 %tmp_37

]]></Node>
<StgValue><ssdm name="input_addr_18"/></StgValue>
</operation>

<operation id="150" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:60  %tmp_38 = or i11 %tmp, 19

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="151" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:61  %tmp_39 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_38)

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="152" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:62  %input_addr_19 = getelementptr [1024 x i32]* %input_r, i64 0, i64 %tmp_39

]]></Node>
<StgValue><ssdm name="input_addr_19"/></StgValue>
</operation>

<operation id="153" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:115  %buffer_addr_16 = getelementptr [1024 x i32]* %buffer_r, i64 0, i64 %tmp_33

]]></Node>
<StgValue><ssdm name="buffer_addr_16"/></StgValue>
</operation>

<operation id="154" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:116  %buffer_addr_17 = getelementptr [1024 x i32]* %buffer_r, i64 0, i64 %tmp_35

]]></Node>
<StgValue><ssdm name="buffer_addr_17"/></StgValue>
</operation>

<operation id="155" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="10">
<![CDATA[
:163  %input_load_16 = load i32* %input_addr_16, align 4

]]></Node>
<StgValue><ssdm name="input_load_16"/></StgValue>
</operation>

<operation id="156" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:164  store i32 %input_load_16, i32* %buffer_addr_16, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="157" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="10">
<![CDATA[
:165  %input_load_17 = load i32* %input_addr_17, align 4

]]></Node>
<StgValue><ssdm name="input_load_17"/></StgValue>
</operation>

<operation id="158" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:166  store i32 %input_load_17, i32* %buffer_addr_17, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="159" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="10">
<![CDATA[
:167  %input_load_18 = load i32* %input_addr_18, align 4

]]></Node>
<StgValue><ssdm name="input_load_18"/></StgValue>
</operation>

<operation id="160" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="10">
<![CDATA[
:169  %input_load_19 = load i32* %input_addr_19, align 4

]]></Node>
<StgValue><ssdm name="input_load_19"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="161" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:63  %tmp_40 = or i11 %tmp, 20

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="162" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:64  %tmp_41 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_40)

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="163" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:65  %input_addr_20 = getelementptr [1024 x i32]* %input_r, i64 0, i64 %tmp_41

]]></Node>
<StgValue><ssdm name="input_addr_20"/></StgValue>
</operation>

<operation id="164" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:66  %tmp_42 = or i11 %tmp, 21

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="165" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:67  %tmp_43 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_42)

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="166" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:68  %input_addr_21 = getelementptr [1024 x i32]* %input_r, i64 0, i64 %tmp_43

]]></Node>
<StgValue><ssdm name="input_addr_21"/></StgValue>
</operation>

<operation id="167" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:117  %buffer_addr_18 = getelementptr [1024 x i32]* %buffer_r, i64 0, i64 %tmp_37

]]></Node>
<StgValue><ssdm name="buffer_addr_18"/></StgValue>
</operation>

<operation id="168" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:118  %buffer_addr_19 = getelementptr [1024 x i32]* %buffer_r, i64 0, i64 %tmp_39

]]></Node>
<StgValue><ssdm name="buffer_addr_19"/></StgValue>
</operation>

<operation id="169" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="10">
<![CDATA[
:167  %input_load_18 = load i32* %input_addr_18, align 4

]]></Node>
<StgValue><ssdm name="input_load_18"/></StgValue>
</operation>

<operation id="170" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:168  store i32 %input_load_18, i32* %buffer_addr_18, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="171" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="10">
<![CDATA[
:169  %input_load_19 = load i32* %input_addr_19, align 4

]]></Node>
<StgValue><ssdm name="input_load_19"/></StgValue>
</operation>

<operation id="172" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:170  store i32 %input_load_19, i32* %buffer_addr_19, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="173" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="10">
<![CDATA[
:171  %input_load_20 = load i32* %input_addr_20, align 4

]]></Node>
<StgValue><ssdm name="input_load_20"/></StgValue>
</operation>

<operation id="174" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="10">
<![CDATA[
:173  %input_load_21 = load i32* %input_addr_21, align 4

]]></Node>
<StgValue><ssdm name="input_load_21"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="175" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:69  %tmp_44 = or i11 %tmp, 22

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="176" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:70  %tmp_45 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_44)

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="177" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:71  %input_addr_22 = getelementptr [1024 x i32]* %input_r, i64 0, i64 %tmp_45

]]></Node>
<StgValue><ssdm name="input_addr_22"/></StgValue>
</operation>

<operation id="178" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:72  %tmp_46 = or i11 %tmp, 23

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="179" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:73  %tmp_47 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_46)

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="180" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:74  %input_addr_23 = getelementptr [1024 x i32]* %input_r, i64 0, i64 %tmp_47

]]></Node>
<StgValue><ssdm name="input_addr_23"/></StgValue>
</operation>

<operation id="181" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:119  %buffer_addr_20 = getelementptr [1024 x i32]* %buffer_r, i64 0, i64 %tmp_41

]]></Node>
<StgValue><ssdm name="buffer_addr_20"/></StgValue>
</operation>

<operation id="182" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:120  %buffer_addr_21 = getelementptr [1024 x i32]* %buffer_r, i64 0, i64 %tmp_43

]]></Node>
<StgValue><ssdm name="buffer_addr_21"/></StgValue>
</operation>

<operation id="183" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="10">
<![CDATA[
:171  %input_load_20 = load i32* %input_addr_20, align 4

]]></Node>
<StgValue><ssdm name="input_load_20"/></StgValue>
</operation>

<operation id="184" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:172  store i32 %input_load_20, i32* %buffer_addr_20, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="185" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="10">
<![CDATA[
:173  %input_load_21 = load i32* %input_addr_21, align 4

]]></Node>
<StgValue><ssdm name="input_load_21"/></StgValue>
</operation>

<operation id="186" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:174  store i32 %input_load_21, i32* %buffer_addr_21, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="187" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="10">
<![CDATA[
:175  %input_load_22 = load i32* %input_addr_22, align 4

]]></Node>
<StgValue><ssdm name="input_load_22"/></StgValue>
</operation>

<operation id="188" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="10">
<![CDATA[
:177  %input_load_23 = load i32* %input_addr_23, align 4

]]></Node>
<StgValue><ssdm name="input_load_23"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="189" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:75  %tmp_48 = or i11 %tmp, 24

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="190" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:76  %tmp_49 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_48)

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="191" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:77  %input_addr_24 = getelementptr [1024 x i32]* %input_r, i64 0, i64 %tmp_49

]]></Node>
<StgValue><ssdm name="input_addr_24"/></StgValue>
</operation>

<operation id="192" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:78  %tmp_50 = or i11 %tmp, 25

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="193" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:79  %tmp_51 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_50)

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="194" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:80  %input_addr_25 = getelementptr [1024 x i32]* %input_r, i64 0, i64 %tmp_51

]]></Node>
<StgValue><ssdm name="input_addr_25"/></StgValue>
</operation>

<operation id="195" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:121  %buffer_addr_22 = getelementptr [1024 x i32]* %buffer_r, i64 0, i64 %tmp_45

]]></Node>
<StgValue><ssdm name="buffer_addr_22"/></StgValue>
</operation>

<operation id="196" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:122  %buffer_addr_23 = getelementptr [1024 x i32]* %buffer_r, i64 0, i64 %tmp_47

]]></Node>
<StgValue><ssdm name="buffer_addr_23"/></StgValue>
</operation>

<operation id="197" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="10">
<![CDATA[
:175  %input_load_22 = load i32* %input_addr_22, align 4

]]></Node>
<StgValue><ssdm name="input_load_22"/></StgValue>
</operation>

<operation id="198" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:176  store i32 %input_load_22, i32* %buffer_addr_22, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="199" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="10">
<![CDATA[
:177  %input_load_23 = load i32* %input_addr_23, align 4

]]></Node>
<StgValue><ssdm name="input_load_23"/></StgValue>
</operation>

<operation id="200" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:178  store i32 %input_load_23, i32* %buffer_addr_23, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="201" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="10">
<![CDATA[
:179  %input_load_24 = load i32* %input_addr_24, align 4

]]></Node>
<StgValue><ssdm name="input_load_24"/></StgValue>
</operation>

<operation id="202" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="10">
<![CDATA[
:181  %input_load_25 = load i32* %input_addr_25, align 4

]]></Node>
<StgValue><ssdm name="input_load_25"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="203" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:81  %tmp_52 = or i11 %tmp, 26

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="204" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:82  %tmp_53 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_52)

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="205" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:83  %input_addr_26 = getelementptr [1024 x i32]* %input_r, i64 0, i64 %tmp_53

]]></Node>
<StgValue><ssdm name="input_addr_26"/></StgValue>
</operation>

<operation id="206" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:84  %tmp_54 = or i11 %tmp, 27

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="207" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:85  %tmp_55 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_54)

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="208" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:86  %input_addr_27 = getelementptr [1024 x i32]* %input_r, i64 0, i64 %tmp_55

]]></Node>
<StgValue><ssdm name="input_addr_27"/></StgValue>
</operation>

<operation id="209" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:123  %buffer_addr_24 = getelementptr [1024 x i32]* %buffer_r, i64 0, i64 %tmp_49

]]></Node>
<StgValue><ssdm name="buffer_addr_24"/></StgValue>
</operation>

<operation id="210" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:124  %buffer_addr_25 = getelementptr [1024 x i32]* %buffer_r, i64 0, i64 %tmp_51

]]></Node>
<StgValue><ssdm name="buffer_addr_25"/></StgValue>
</operation>

<operation id="211" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="10">
<![CDATA[
:179  %input_load_24 = load i32* %input_addr_24, align 4

]]></Node>
<StgValue><ssdm name="input_load_24"/></StgValue>
</operation>

<operation id="212" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:180  store i32 %input_load_24, i32* %buffer_addr_24, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="213" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="10">
<![CDATA[
:181  %input_load_25 = load i32* %input_addr_25, align 4

]]></Node>
<StgValue><ssdm name="input_load_25"/></StgValue>
</operation>

<operation id="214" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:182  store i32 %input_load_25, i32* %buffer_addr_25, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="215" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="10">
<![CDATA[
:183  %input_load_26 = load i32* %input_addr_26, align 4

]]></Node>
<StgValue><ssdm name="input_load_26"/></StgValue>
</operation>

<operation id="216" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="10">
<![CDATA[
:185  %input_load_27 = load i32* %input_addr_27, align 4

]]></Node>
<StgValue><ssdm name="input_load_27"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="217" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:87  %tmp_56 = or i11 %tmp, 28

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="218" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:88  %tmp_57 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_56)

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="219" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:89  %input_addr_28 = getelementptr [1024 x i32]* %input_r, i64 0, i64 %tmp_57

]]></Node>
<StgValue><ssdm name="input_addr_28"/></StgValue>
</operation>

<operation id="220" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:90  %tmp_58 = or i11 %tmp, 29

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="221" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:91  %tmp_59 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_58)

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="222" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:92  %input_addr_29 = getelementptr [1024 x i32]* %input_r, i64 0, i64 %tmp_59

]]></Node>
<StgValue><ssdm name="input_addr_29"/></StgValue>
</operation>

<operation id="223" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:125  %buffer_addr_26 = getelementptr [1024 x i32]* %buffer_r, i64 0, i64 %tmp_53

]]></Node>
<StgValue><ssdm name="buffer_addr_26"/></StgValue>
</operation>

<operation id="224" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:126  %buffer_addr_27 = getelementptr [1024 x i32]* %buffer_r, i64 0, i64 %tmp_55

]]></Node>
<StgValue><ssdm name="buffer_addr_27"/></StgValue>
</operation>

<operation id="225" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="10">
<![CDATA[
:183  %input_load_26 = load i32* %input_addr_26, align 4

]]></Node>
<StgValue><ssdm name="input_load_26"/></StgValue>
</operation>

<operation id="226" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:184  store i32 %input_load_26, i32* %buffer_addr_26, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="227" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="10">
<![CDATA[
:185  %input_load_27 = load i32* %input_addr_27, align 4

]]></Node>
<StgValue><ssdm name="input_load_27"/></StgValue>
</operation>

<operation id="228" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:186  store i32 %input_load_27, i32* %buffer_addr_27, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="229" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="10">
<![CDATA[
:187  %input_load_28 = load i32* %input_addr_28, align 4

]]></Node>
<StgValue><ssdm name="input_load_28"/></StgValue>
</operation>

<operation id="230" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="10">
<![CDATA[
:189  %input_load_29 = load i32* %input_addr_29, align 4

]]></Node>
<StgValue><ssdm name="input_load_29"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="231" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:93  %tmp_60 = or i11 %tmp, 30

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="232" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:94  %tmp_61 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_60)

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="233" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:95  %input_addr_30 = getelementptr [1024 x i32]* %input_r, i64 0, i64 %tmp_61

]]></Node>
<StgValue><ssdm name="input_addr_30"/></StgValue>
</operation>

<operation id="234" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:96  %tmp_62 = or i11 %tmp, 31

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="235" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
:97  %tmp_63 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_62)

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="236" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:98  %input_addr_31 = getelementptr [1024 x i32]* %input_r, i64 0, i64 %tmp_63

]]></Node>
<StgValue><ssdm name="input_addr_31"/></StgValue>
</operation>

<operation id="237" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:127  %buffer_addr_28 = getelementptr [1024 x i32]* %buffer_r, i64 0, i64 %tmp_57

]]></Node>
<StgValue><ssdm name="buffer_addr_28"/></StgValue>
</operation>

<operation id="238" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:128  %buffer_addr_29 = getelementptr [1024 x i32]* %buffer_r, i64 0, i64 %tmp_59

]]></Node>
<StgValue><ssdm name="buffer_addr_29"/></StgValue>
</operation>

<operation id="239" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="10">
<![CDATA[
:187  %input_load_28 = load i32* %input_addr_28, align 4

]]></Node>
<StgValue><ssdm name="input_load_28"/></StgValue>
</operation>

<operation id="240" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:188  store i32 %input_load_28, i32* %buffer_addr_28, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="241" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="10">
<![CDATA[
:189  %input_load_29 = load i32* %input_addr_29, align 4

]]></Node>
<StgValue><ssdm name="input_load_29"/></StgValue>
</operation>

<operation id="242" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:190  store i32 %input_load_29, i32* %buffer_addr_29, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="243" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="10">
<![CDATA[
:191  %input_load_30 = load i32* %input_addr_30, align 4

]]></Node>
<StgValue><ssdm name="input_load_30"/></StgValue>
</operation>

<operation id="244" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="10">
<![CDATA[
:193  %input_load_31 = load i32* %input_addr_31, align 4

]]></Node>
<StgValue><ssdm name="input_load_31"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="245" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="246" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="247" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="248" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:129  %buffer_addr_30 = getelementptr [1024 x i32]* %buffer_r, i64 0, i64 %tmp_61

]]></Node>
<StgValue><ssdm name="buffer_addr_30"/></StgValue>
</operation>

<operation id="249" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:130  %buffer_addr_31 = getelementptr [1024 x i32]* %buffer_r, i64 0, i64 %tmp_63

]]></Node>
<StgValue><ssdm name="buffer_addr_31"/></StgValue>
</operation>

<operation id="250" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="10">
<![CDATA[
:191  %input_load_30 = load i32* %input_addr_30, align 4

]]></Node>
<StgValue><ssdm name="input_load_30"/></StgValue>
</operation>

<operation id="251" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:192  store i32 %input_load_30, i32* %buffer_addr_30, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="252" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="10">
<![CDATA[
:193  %input_load_31 = load i32* %input_addr_31, align 4

]]></Node>
<StgValue><ssdm name="input_load_31"/></StgValue>
</operation>

<operation id="253" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:194  store i32 %input_load_31, i32* %buffer_addr_31, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="254" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:195  %empty_3 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str, i32 %tmp_1)

]]></Node>
<StgValue><ssdm name="empty_3"/></StgValue>
</operation>

<operation id="255" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="0" op_0_bw="0">
<![CDATA[
:196  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="256" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
