5 a 1 * 0
8 /data/cf/uvlogic1/uvg/trevorw/projects/covered/diags/verilog -t main -vcd dly_assign2.vcd -o dly_assign2.cdd -v dly_assign2.v
3 0 $root $root NA 0 0 1
3 0 main main dly_assign2.v 1 30 1
2 1 7 50008 1 0 20004 0 0 1 4 0
2 2 7 10001 0 1 400 0 0 a
2 3 7 10008 1 37 1006 1 2
2 4 8 c000f 1 0 20004 0 0 1 4 0
2 5 8 80008 0 1 400 0 0 d
2 6 8 8000f 1 37 6 4 5
2 7 9 20002 1 0 20008 0 0 32 64 1 0 0 0 0 0 0 0
2 8 9 10002 2 2c 12000a 7 0 32 2 aa aa aa aa aa aa aa aa
2 9 10 140014 1 1 18 0 0 c
2 10 10 110011 1 1 8 0 0 b
2 11 10 110011 0 2a 20000 0 0 1 2 2
2 12 10 110011 1 29 20000 10 11 1 2 2
2 13 10 c000c 1 0 20008 0 0 32 64 4 0 0 0 0 0 0 0
2 14 10 10001 1 0 20004 0 0 32 64 1 0 0 0 0 0 0 0
2 15 10 5000d 1 41 20088 13 14 1 2 1002
2 16 10 50012 1 57 20000 12 15 1 2 2
2 17 10 50014 2 56 20020 9 16 1 2 2
2 18 10 10001 0 1 400 0 0 a
2 19 10 10014 2 55 2 17 18
2 20 11 50008 0 0 20010 0 0 1 4 1
2 21 11 10001 0 1 400 0 0 d
2 22 11 10008 0 37 22 20 21
2 23 15 50008 1 0 20008 0 0 1 4 1
2 24 15 10001 0 1 400 0 0 c
2 25 15 10008 1 37 100a 23 24
2 26 16 10003 1 3c 1a 0 0 b
2 27 17 20003 1 0 20008 0 0 32 64 44 0 0 0 0 0 0 0
2 28 17 10003 2 2c 12000a 27 0 32 2 aa aa aa aa aa aa aa aa
2 29 18 50008 1 0 20004 0 0 1 4 0
2 30 18 10001 0 1 400 0 0 c
2 31 18 10008 1 37 6 29 30
1 b 3 1840006 1 0 0 0 1 1 2
1 a 4 830004 1 0 0 0 1 1 2
1 c 4 830007 1 0 0 0 1 1 1002
1 d 4 83000a 1 0 0 0 1 1 2
4 22 0 0
4 19 22 0
4 8 19 0
4 6 8 8
4 3 6 6
4 31 0 0
4 28 31 0
4 26 28 28
4 25 26 26
