// Seed: 237269674
module module_0;
  assign id_1 = ~id_1 & id_1;
endmodule
module module_1 (
    input  logic id_0,
    output logic id_1,
    input  tri1  id_2,
    input  tri   id_3,
    output wand  id_4
);
  always_comb @(id_3)
    @(1'b0) begin
      @(posedge 1 or negedge 1) id_4 = 1;
      id_4 = id_3;
      $display;
      $display();
      id_1 <= 1;
      deassign id_1;
      #1 begin
        if ((1))
          if (id_2) begin
            $display(id_2 * id_2 - id_3);
          end else id_1 <= id_0;
        else begin
          id_1 = 1;
        end
      end
      $display(1);
    end
  module_0();
  string id_6 = "";
  wire   id_7 = ~id_3;
endmodule
