# Lab2CA
### Introduction
This project was made to detect whenever a sequence of 1001 is detected in the input. I made it for Lab 2 in Computer Architecture. 

### Technologies
Vreilog Lite 20.1
Modelsim/Altera

### Images

A scrrenshot of the modelsim simulation of the code

### Sources
The basic structure in verilog was given by professor Naher in Computer Architecture
