/* Generated by Yosys 0.9+2406 (git sha1 9ac3484, x86_64-conda_cos6-linux-gnu-gcc 1.24.0.133_b0863d8_dirty -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/root/anaconda3/conda-bld/yosys_1607410735049/work=/usr/local/src/conda/yosys-0.8.0_0003_e80fb742f_20201208_122808 -fdebug-prefix-map=/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda=/usr/local/src/conda-prefix -fPIC -Os) */

(* top =  1  *)
(* src = "/home/raghavendra/qorc-sdk/fpga-examples/fsm3/fsm.v:4.1-56.10" *)
module Sequence(x, y, a, b, c, d, e, f, g, blinkled);
  (* init = 1'h0 *)
  wire _00_;
  (* init = 1'h0 *)
  wire _01_;
  (* init = 1'h0 *)
  wire _02_;
  (* init = 1'h0 *)
  wire _03_;
  (* init = 1'h0 *)
  wire _04_;
  (* init = 1'h1 *)
  wire _05_;
  wire _06_;
  (* src = "/home/raghavendra/qorc-sdk/fpga-examples/fsm3/fsm.v:11.25-11.63|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:979.17-979.32" *)
  (* unused_bits = "0" *)
  wire _07_;
  (* src = "/home/raghavendra/qorc-sdk/fpga-examples/fsm3/fsm.v:11.25-11.63|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:962.17-962.25" *)
  (* unused_bits = "0" *)
  wire _08_;
  (* src = "/home/raghavendra/qorc-sdk/fpga-examples/fsm3/fsm.v:11.25-11.63|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:959.17-959.28" *)
  (* unused_bits = "0 1 2 3" *)
  wire [3:0] _09_;
  (* src = "/home/raghavendra/qorc-sdk/fpga-examples/fsm3/fsm.v:11.25-11.63|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:958.17-958.26" *)
  (* unused_bits = "0 1 2 3" *)
  wire [3:0] _10_;
  (* src = "/home/raghavendra/qorc-sdk/fpga-examples/fsm3/fsm.v:11.25-11.63|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:986.17-986.28" *)
  (* unused_bits = "0" *)
  wire _11_;
  (* src = "/home/raghavendra/qorc-sdk/fpga-examples/fsm3/fsm.v:11.25-11.63|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:987.17-987.29" *)
  (* unused_bits = "0" *)
  wire _12_;
  (* src = "/home/raghavendra/qorc-sdk/fpga-examples/fsm3/fsm.v:11.25-11.63|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:988.17-988.28" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] _13_;
  (* src = "/home/raghavendra/qorc-sdk/fpga-examples/fsm3/fsm.v:11.25-11.63|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:978.17-978.27" *)
  (* unused_bits = "0 1 2 3 4 5 6 7" *)
  wire [7:0] _14_;
  (* src = "/home/raghavendra/qorc-sdk/fpga-examples/fsm3/fsm.v:11.25-11.63|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:967.17-967.29" *)
  (* unused_bits = "0" *)
  wire _15_;
  (* src = "/home/raghavendra/qorc-sdk/fpga-examples/fsm3/fsm.v:11.25-11.63|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:968.17-968.25" *)
  (* unused_bits = "0" *)
  wire _16_;
  (* src = "/home/raghavendra/qorc-sdk/fpga-examples/fsm3/fsm.v:11.25-11.63|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:969.17-969.29" *)
  (* unused_bits = "0" *)
  wire _17_;
  (* src = "/home/raghavendra/qorc-sdk/fpga-examples/fsm3/fsm.v:11.25-11.63|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:965.17-965.29" *)
  (* unused_bits = "0" *)
  wire _18_;
  (* src = "/home/raghavendra/qorc-sdk/fpga-examples/fsm3/fsm.v:11.25-11.63|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:970.17-970.25" *)
  (* unused_bits = "0" *)
  wire _19_;
  (* src = "/home/raghavendra/qorc-sdk/fpga-examples/fsm3/fsm.v:11.25-11.63|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:971.17-971.29" *)
  (* unused_bits = "0" *)
  wire _20_;
  (* src = "/home/raghavendra/qorc-sdk/fpga-examples/fsm3/fsm.v:11.25-11.63|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:980.17-980.26" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23" *)
  wire [23:0] _21_;
  (* src = "/home/raghavendra/qorc-sdk/fpga-examples/fsm3/fsm.v:11.25-11.63|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:964.17-964.23" *)
  (* unused_bits = "0" *)
  wire _22_;
  (* src = "/home/raghavendra/qorc-sdk/fpga-examples/fsm3/fsm.v:11.25-11.63|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:955.17-955.24" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16" *)
  wire [16:0] _23_;
  (* src = "/home/raghavendra/qorc-sdk/fpga-examples/fsm3/fsm.v:11.25-11.63|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:950.17-950.29" *)
  (* unused_bits = "0 1 2 3" *)
  wire [3:0] _24_;
  (* src = "/home/raghavendra/qorc-sdk/fpga-examples/fsm3/fsm.v:11.25-11.63|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:951.17-951.24" *)
  (* unused_bits = "0" *)
  wire _25_;
  (* src = "/home/raghavendra/qorc-sdk/fpga-examples/fsm3/fsm.v:11.25-11.63|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:953.17-953.23" *)
  (* unused_bits = "0" *)
  wire _26_;
  (* src = "/home/raghavendra/qorc-sdk/fpga-examples/fsm3/fsm.v:11.25-11.63|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:954.17-954.24" *)
  (* unused_bits = "0" *)
  wire _27_;
  (* src = "/home/raghavendra/qorc-sdk/fpga-examples/fsm3/fsm.v:11.25-11.63|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:952.17-952.23" *)
  (* unused_bits = "0" *)
  wire _28_;
  (* src = "/home/raghavendra/qorc-sdk/fpga-examples/fsm3/fsm.v:11.25-11.63|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:974.17-974.27" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] _29_;
  (* src = "/home/raghavendra/qorc-sdk/fpga-examples/fsm3/fsm.v:5.17-5.18" *)
  output a;
  (* src = "/home/raghavendra/qorc-sdk/fpga-examples/fsm3/fsm.v:26.1-53.4" *)
  wire a_dffe_Q_D;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \a_dffe_Q_D_LUT2_O.I0 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \a_dffe_Q_D_LUT2_O.I1 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \a_dffe_Q_D_LUT2_O.O ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \a_dffe_Q_D_LUT2_O.XA1 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \a_dffe_Q_D_LUT2_O.XA2 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \a_dffe_Q_D_LUT2_O.XAB ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \a_dffe_Q_D_LUT2_O.XB1 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \a_dffe_Q_D_LUT2_O.XB2 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \a_dffe_Q_D_LUT2_O.XSL ;
  (* src = "/home/raghavendra/qorc-sdk/fpga-examples/fsm3/fsm.v:34.7-34.19" *)
  wire a_dffe_Q_D_LUT2_O_I0;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \a_dffe_Q_D_LUT2_O_I0_LUT3_O.I0 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \a_dffe_Q_D_LUT2_O_I0_LUT3_O.I1 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \a_dffe_Q_D_LUT2_O_I0_LUT3_O.I2 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \a_dffe_Q_D_LUT2_O_I0_LUT3_O.O ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \a_dffe_Q_D_LUT2_O_I0_LUT3_O.XA1 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \a_dffe_Q_D_LUT2_O_I0_LUT3_O.XA2 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \a_dffe_Q_D_LUT2_O_I0_LUT3_O.XAB ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \a_dffe_Q_D_LUT2_O_I0_LUT3_O.XB1 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \a_dffe_Q_D_LUT2_O_I0_LUT3_O.XB2 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \a_dffe_Q_D_LUT2_O_I0_LUT3_O.XSL ;
  (* src = "/home/raghavendra/qorc-sdk/fpga-examples/fsm3/fsm.v:32.7-32.18" *)
  wire a_dffe_Q_D_LUT2_O_I1;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \a_dffe_Q_D_LUT2_O_I1_LUT3_O.I0 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \a_dffe_Q_D_LUT2_O_I1_LUT3_O.I1 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \a_dffe_Q_D_LUT2_O_I1_LUT3_O.I2 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \a_dffe_Q_D_LUT2_O_I1_LUT3_O.O ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \a_dffe_Q_D_LUT2_O_I1_LUT3_O.XA1 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \a_dffe_Q_D_LUT2_O_I1_LUT3_O.XA2 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \a_dffe_Q_D_LUT2_O_I1_LUT3_O.XAB ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \a_dffe_Q_D_LUT2_O_I1_LUT3_O.XB1 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \a_dffe_Q_D_LUT2_O_I1_LUT3_O.XB2 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \a_dffe_Q_D_LUT2_O_I1_LUT3_O.XSL ;
  (* src = "/home/raghavendra/qorc-sdk/fpga-examples/fsm3/fsm.v:5.19-5.20" *)
  output b;
  (* src = "/home/raghavendra/qorc-sdk/fpga-examples/fsm3/fsm.v:6.20-6.28" *)
  output blinkled;
  (* src = "/home/raghavendra/qorc-sdk/fpga-examples/fsm3/fsm.v:5.21-5.22" *)
  output c;
  (* src = "/home/raghavendra/qorc-sdk/fpga-examples/fsm3/fsm.v:26.1-53.4" *)
  wire c_dffe_Q_D;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \c_dffe_Q_D_LUT2_O.I0 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \c_dffe_Q_D_LUT2_O.I1 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \c_dffe_Q_D_LUT2_O.O ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \c_dffe_Q_D_LUT2_O.XA1 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \c_dffe_Q_D_LUT2_O.XA2 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \c_dffe_Q_D_LUT2_O.XAB ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \c_dffe_Q_D_LUT2_O.XB1 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \c_dffe_Q_D_LUT2_O.XB2 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \c_dffe_Q_D_LUT2_O.XSL ;
  (* src = "/home/raghavendra/qorc-sdk/fpga-examples/fsm3/fsm.v:10.9-10.12" *)
  wire clk;
  (* src = "/home/raghavendra/qorc-sdk/fpga-examples/fsm3/fsm.v:5.23-5.24" *)
  output d;
  (* src = "/home/raghavendra/qorc-sdk/fpga-examples/fsm3/fsm.v:12.15-12.20" *)
  wire \delay(0) ;
  (* src = "/home/raghavendra/qorc-sdk/fpga-examples/fsm3/fsm.v:12.15-12.20" *)
  wire \delay(1) ;
  (* src = "/home/raghavendra/qorc-sdk/fpga-examples/fsm3/fsm.v:12.15-12.20" *)
  wire \delay(10) ;
  (* src = "/home/raghavendra/qorc-sdk/fpga-examples/fsm3/fsm.v:12.15-12.20" *)
  wire \delay(11) ;
  (* src = "/home/raghavendra/qorc-sdk/fpga-examples/fsm3/fsm.v:12.15-12.20" *)
  wire \delay(12) ;
  (* src = "/home/raghavendra/qorc-sdk/fpga-examples/fsm3/fsm.v:12.15-12.20" *)
  wire \delay(13) ;
  (* src = "/home/raghavendra/qorc-sdk/fpga-examples/fsm3/fsm.v:12.15-12.20" *)
  wire \delay(14) ;
  (* src = "/home/raghavendra/qorc-sdk/fpga-examples/fsm3/fsm.v:12.15-12.20" *)
  wire \delay(15) ;
  (* src = "/home/raghavendra/qorc-sdk/fpga-examples/fsm3/fsm.v:12.15-12.20" *)
  wire \delay(16) ;
  (* src = "/home/raghavendra/qorc-sdk/fpga-examples/fsm3/fsm.v:12.15-12.20" *)
  wire \delay(17) ;
  (* src = "/home/raghavendra/qorc-sdk/fpga-examples/fsm3/fsm.v:12.15-12.20" *)
  wire \delay(18) ;
  (* src = "/home/raghavendra/qorc-sdk/fpga-examples/fsm3/fsm.v:12.15-12.20" *)
  wire \delay(19) ;
  (* src = "/home/raghavendra/qorc-sdk/fpga-examples/fsm3/fsm.v:12.15-12.20" *)
  wire \delay(2) ;
  (* src = "/home/raghavendra/qorc-sdk/fpga-examples/fsm3/fsm.v:12.15-12.20" *)
  wire \delay(20) ;
  (* src = "/home/raghavendra/qorc-sdk/fpga-examples/fsm3/fsm.v:12.15-12.20" *)
  wire \delay(21) ;
  (* src = "/home/raghavendra/qorc-sdk/fpga-examples/fsm3/fsm.v:12.15-12.20" *)
  wire \delay(22) ;
  (* src = "/home/raghavendra/qorc-sdk/fpga-examples/fsm3/fsm.v:12.15-12.20" *)
  wire \delay(23) ;
  (* src = "/home/raghavendra/qorc-sdk/fpga-examples/fsm3/fsm.v:12.15-12.20" *)
  wire \delay(24) ;
  (* src = "/home/raghavendra/qorc-sdk/fpga-examples/fsm3/fsm.v:12.15-12.20" *)
  wire \delay(25) ;
  (* src = "/home/raghavendra/qorc-sdk/fpga-examples/fsm3/fsm.v:12.15-12.20" *)
  wire \delay(26) ;
  (* src = "/home/raghavendra/qorc-sdk/fpga-examples/fsm3/fsm.v:12.15-12.20" *)
  wire \delay(3) ;
  (* src = "/home/raghavendra/qorc-sdk/fpga-examples/fsm3/fsm.v:12.15-12.20" *)
  wire \delay(4) ;
  (* src = "/home/raghavendra/qorc-sdk/fpga-examples/fsm3/fsm.v:12.15-12.20" *)
  wire \delay(5) ;
  (* src = "/home/raghavendra/qorc-sdk/fpga-examples/fsm3/fsm.v:12.15-12.20" *)
  wire \delay(6) ;
  (* src = "/home/raghavendra/qorc-sdk/fpga-examples/fsm3/fsm.v:12.15-12.20" *)
  wire \delay(7) ;
  (* src = "/home/raghavendra/qorc-sdk/fpga-examples/fsm3/fsm.v:12.15-12.20" *)
  wire \delay(8) ;
  (* src = "/home/raghavendra/qorc-sdk/fpga-examples/fsm3/fsm.v:12.15-12.20" *)
  wire \delay(9) ;
  (* src = "/home/raghavendra/qorc-sdk/fpga-examples/fsm3/fsm.v:26.1-53.4" *)
  wire \delay_dff_Q_9_D(0) ;
  (* src = "/home/raghavendra/qorc-sdk/fpga-examples/fsm3/fsm.v:26.1-53.4" *)
  wire \delay_dff_Q_9_D(1) ;
  (* src = "/home/raghavendra/qorc-sdk/fpga-examples/fsm3/fsm.v:26.1-53.4" *)
  wire \delay_dff_Q_9_D(10) ;
  (* src = "/home/raghavendra/qorc-sdk/fpga-examples/fsm3/fsm.v:26.1-53.4" *)
  wire \delay_dff_Q_9_D(11) ;
  (* src = "/home/raghavendra/qorc-sdk/fpga-examples/fsm3/fsm.v:26.1-53.4" *)
  wire \delay_dff_Q_9_D(12) ;
  (* src = "/home/raghavendra/qorc-sdk/fpga-examples/fsm3/fsm.v:26.1-53.4" *)
  wire \delay_dff_Q_9_D(13) ;
  (* src = "/home/raghavendra/qorc-sdk/fpga-examples/fsm3/fsm.v:26.1-53.4" *)
  wire \delay_dff_Q_9_D(14) ;
  (* src = "/home/raghavendra/qorc-sdk/fpga-examples/fsm3/fsm.v:26.1-53.4" *)
  wire \delay_dff_Q_9_D(15) ;
  (* src = "/home/raghavendra/qorc-sdk/fpga-examples/fsm3/fsm.v:26.1-53.4" *)
  wire \delay_dff_Q_9_D(16) ;
  (* src = "/home/raghavendra/qorc-sdk/fpga-examples/fsm3/fsm.v:26.1-53.4" *)
  wire \delay_dff_Q_9_D(17) ;
  (* src = "/home/raghavendra/qorc-sdk/fpga-examples/fsm3/fsm.v:26.1-53.4" *)
  wire \delay_dff_Q_9_D(18) ;
  (* src = "/home/raghavendra/qorc-sdk/fpga-examples/fsm3/fsm.v:26.1-53.4" *)
  wire \delay_dff_Q_9_D(19) ;
  (* src = "/home/raghavendra/qorc-sdk/fpga-examples/fsm3/fsm.v:26.1-53.4" *)
  wire \delay_dff_Q_9_D(2) ;
  (* src = "/home/raghavendra/qorc-sdk/fpga-examples/fsm3/fsm.v:26.1-53.4" *)
  wire \delay_dff_Q_9_D(20) ;
  (* src = "/home/raghavendra/qorc-sdk/fpga-examples/fsm3/fsm.v:26.1-53.4" *)
  wire \delay_dff_Q_9_D(21) ;
  (* src = "/home/raghavendra/qorc-sdk/fpga-examples/fsm3/fsm.v:26.1-53.4" *)
  wire \delay_dff_Q_9_D(22) ;
  (* src = "/home/raghavendra/qorc-sdk/fpga-examples/fsm3/fsm.v:26.1-53.4" *)
  wire \delay_dff_Q_9_D(23) ;
  (* src = "/home/raghavendra/qorc-sdk/fpga-examples/fsm3/fsm.v:26.1-53.4" *)
  wire \delay_dff_Q_9_D(24) ;
  (* src = "/home/raghavendra/qorc-sdk/fpga-examples/fsm3/fsm.v:26.1-53.4" *)
  wire \delay_dff_Q_9_D(25) ;
  (* src = "/home/raghavendra/qorc-sdk/fpga-examples/fsm3/fsm.v:26.1-53.4" *)
  wire \delay_dff_Q_9_D(3) ;
  (* src = "/home/raghavendra/qorc-sdk/fpga-examples/fsm3/fsm.v:26.1-53.4" *)
  wire \delay_dff_Q_9_D(4) ;
  (* src = "/home/raghavendra/qorc-sdk/fpga-examples/fsm3/fsm.v:26.1-53.4" *)
  wire \delay_dff_Q_9_D(5) ;
  (* src = "/home/raghavendra/qorc-sdk/fpga-examples/fsm3/fsm.v:26.1-53.4" *)
  wire \delay_dff_Q_9_D(6) ;
  (* src = "/home/raghavendra/qorc-sdk/fpga-examples/fsm3/fsm.v:26.1-53.4" *)
  wire \delay_dff_Q_9_D(7) ;
  (* src = "/home/raghavendra/qorc-sdk/fpga-examples/fsm3/fsm.v:26.1-53.4" *)
  wire \delay_dff_Q_9_D(8) ;
  (* src = "/home/raghavendra/qorc-sdk/fpga-examples/fsm3/fsm.v:26.1-53.4" *)
  wire \delay_dff_Q_9_D(9) ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \delay_dff_Q_9_D_LUT2_O.I0 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \delay_dff_Q_9_D_LUT2_O.I1 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \delay_dff_Q_9_D_LUT2_O.O ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \delay_dff_Q_9_D_LUT2_O.XA1 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \delay_dff_Q_9_D_LUT2_O.XA2 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \delay_dff_Q_9_D_LUT2_O.XAB ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \delay_dff_Q_9_D_LUT2_O.XB1 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \delay_dff_Q_9_D_LUT2_O.XB2 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \delay_dff_Q_9_D_LUT2_O.XSL ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \delay_dff_Q_9_D_LUT2_O_1.I0 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \delay_dff_Q_9_D_LUT2_O_1.I1 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \delay_dff_Q_9_D_LUT2_O_1.O ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \delay_dff_Q_9_D_LUT2_O_1.XA1 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \delay_dff_Q_9_D_LUT2_O_1.XA2 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \delay_dff_Q_9_D_LUT2_O_1.XAB ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \delay_dff_Q_9_D_LUT2_O_1.XB1 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \delay_dff_Q_9_D_LUT2_O_1.XB2 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \delay_dff_Q_9_D_LUT2_O_1.XSL ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \delay_dff_Q_9_D_LUT2_O_10.I0 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \delay_dff_Q_9_D_LUT2_O_10.I1 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \delay_dff_Q_9_D_LUT2_O_10.O ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \delay_dff_Q_9_D_LUT2_O_10.XA1 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \delay_dff_Q_9_D_LUT2_O_10.XA2 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \delay_dff_Q_9_D_LUT2_O_10.XAB ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \delay_dff_Q_9_D_LUT2_O_10.XB1 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \delay_dff_Q_9_D_LUT2_O_10.XB2 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \delay_dff_Q_9_D_LUT2_O_10.XSL ;
  (* src = "/home/raghavendra/qorc-sdk/fpga-examples/fsm3/fsm.v:30.5-30.22|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:309.21-309.23" *)
  wire delay_dff_Q_9_D_LUT2_O_10_I0;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \delay_dff_Q_9_D_LUT2_O_10_I0_LUT3_O.I0 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \delay_dff_Q_9_D_LUT2_O_10_I0_LUT3_O.I1 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \delay_dff_Q_9_D_LUT2_O_10_I0_LUT3_O.I2 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \delay_dff_Q_9_D_LUT2_O_10_I0_LUT3_O.O ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \delay_dff_Q_9_D_LUT2_O_10_I0_LUT3_O.XA1 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \delay_dff_Q_9_D_LUT2_O_10_I0_LUT3_O.XA2 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \delay_dff_Q_9_D_LUT2_O_10_I0_LUT3_O.XAB ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \delay_dff_Q_9_D_LUT2_O_10_I0_LUT3_O.XB1 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \delay_dff_Q_9_D_LUT2_O_10_I0_LUT3_O.XB2 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \delay_dff_Q_9_D_LUT2_O_10_I0_LUT3_O.XSL ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \delay_dff_Q_9_D_LUT2_O_2.I0 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \delay_dff_Q_9_D_LUT2_O_2.I1 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \delay_dff_Q_9_D_LUT2_O_2.O ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \delay_dff_Q_9_D_LUT2_O_2.XA1 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \delay_dff_Q_9_D_LUT2_O_2.XA2 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \delay_dff_Q_9_D_LUT2_O_2.XAB ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \delay_dff_Q_9_D_LUT2_O_2.XB1 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \delay_dff_Q_9_D_LUT2_O_2.XB2 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \delay_dff_Q_9_D_LUT2_O_2.XSL ;
  (* src = "/home/raghavendra/qorc-sdk/fpga-examples/fsm3/fsm.v:30.5-30.22|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:309.21-309.23" *)
  wire delay_dff_Q_9_D_LUT2_O_2_I0;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:629.8-629.11" *)
  wire \delay_dff_Q_9_D_LUT2_O_2_I0_LUT4_O.BA1 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:630.8-630.11" *)
  wire \delay_dff_Q_9_D_LUT2_O_2_I0_LUT4_O.BA2 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:618.8-618.11" *)
  wire \delay_dff_Q_9_D_LUT2_O_2_I0_LUT4_O.BAB ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:631.8-631.11" *)
  wire \delay_dff_Q_9_D_LUT2_O_2_I0_LUT4_O.BB1 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:632.8-632.11" *)
  wire \delay_dff_Q_9_D_LUT2_O_2_I0_LUT4_O.BB2 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:616.8-616.11" *)
  wire \delay_dff_Q_9_D_LUT2_O_2_I0_LUT4_O.BSL ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:607.10-607.12" *)
  wire \delay_dff_Q_9_D_LUT2_O_2_I0_LUT4_O.I0 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:608.10-608.12" *)
  wire \delay_dff_Q_9_D_LUT2_O_2_I0_LUT4_O.I1 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:609.10-609.12" *)
  wire \delay_dff_Q_9_D_LUT2_O_2_I0_LUT4_O.I2 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:610.10-610.12" *)
  wire \delay_dff_Q_9_D_LUT2_O_2_I0_LUT4_O.I3 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:606.10-606.11" *)
  wire \delay_dff_Q_9_D_LUT2_O_2_I0_LUT4_O.O ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:625.8-625.11" *)
  wire \delay_dff_Q_9_D_LUT2_O_2_I0_LUT4_O.TA1 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:626.8-626.11" *)
  wire \delay_dff_Q_9_D_LUT2_O_2_I0_LUT4_O.TA2 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:617.8-617.11" *)
  wire \delay_dff_Q_9_D_LUT2_O_2_I0_LUT4_O.TAB ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:627.8-627.11" *)
  wire \delay_dff_Q_9_D_LUT2_O_2_I0_LUT4_O.TB1 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:628.8-628.11" *)
  wire \delay_dff_Q_9_D_LUT2_O_2_I0_LUT4_O.TB2 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:619.8-619.11" *)
  wire \delay_dff_Q_9_D_LUT2_O_2_I0_LUT4_O.TBS ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:615.8-615.11" *)
  wire \delay_dff_Q_9_D_LUT2_O_2_I0_LUT4_O.TSL ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \delay_dff_Q_9_D_LUT2_O_3.I0 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \delay_dff_Q_9_D_LUT2_O_3.I1 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \delay_dff_Q_9_D_LUT2_O_3.O ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \delay_dff_Q_9_D_LUT2_O_3.XA1 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \delay_dff_Q_9_D_LUT2_O_3.XA2 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \delay_dff_Q_9_D_LUT2_O_3.XAB ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \delay_dff_Q_9_D_LUT2_O_3.XB1 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \delay_dff_Q_9_D_LUT2_O_3.XB2 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \delay_dff_Q_9_D_LUT2_O_3.XSL ;
  (* src = "/home/raghavendra/qorc-sdk/fpga-examples/fsm3/fsm.v:30.5-30.22|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:309.21-309.23" *)
  wire delay_dff_Q_9_D_LUT2_O_3_I0;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \delay_dff_Q_9_D_LUT2_O_3_I0_LUT3_O.I0 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \delay_dff_Q_9_D_LUT2_O_3_I0_LUT3_O.I1 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \delay_dff_Q_9_D_LUT2_O_3_I0_LUT3_O.I2 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \delay_dff_Q_9_D_LUT2_O_3_I0_LUT3_O.O ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \delay_dff_Q_9_D_LUT2_O_3_I0_LUT3_O.XA1 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \delay_dff_Q_9_D_LUT2_O_3_I0_LUT3_O.XA2 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \delay_dff_Q_9_D_LUT2_O_3_I0_LUT3_O.XAB ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \delay_dff_Q_9_D_LUT2_O_3_I0_LUT3_O.XB1 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \delay_dff_Q_9_D_LUT2_O_3_I0_LUT3_O.XB2 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \delay_dff_Q_9_D_LUT2_O_3_I0_LUT3_O.XSL ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \delay_dff_Q_9_D_LUT2_O_4.I0 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \delay_dff_Q_9_D_LUT2_O_4.I1 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \delay_dff_Q_9_D_LUT2_O_4.O ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \delay_dff_Q_9_D_LUT2_O_4.XA1 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \delay_dff_Q_9_D_LUT2_O_4.XA2 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \delay_dff_Q_9_D_LUT2_O_4.XAB ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \delay_dff_Q_9_D_LUT2_O_4.XB1 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \delay_dff_Q_9_D_LUT2_O_4.XB2 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \delay_dff_Q_9_D_LUT2_O_4.XSL ;
  (* src = "/home/raghavendra/qorc-sdk/fpga-examples/fsm3/fsm.v:30.5-30.22|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:309.21-309.23" *)
  wire delay_dff_Q_9_D_LUT2_O_4_I0;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \delay_dff_Q_9_D_LUT2_O_4_I0_LUT3_O.I0 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \delay_dff_Q_9_D_LUT2_O_4_I0_LUT3_O.I1 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \delay_dff_Q_9_D_LUT2_O_4_I0_LUT3_O.I2 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \delay_dff_Q_9_D_LUT2_O_4_I0_LUT3_O.O ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \delay_dff_Q_9_D_LUT2_O_4_I0_LUT3_O.XA1 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \delay_dff_Q_9_D_LUT2_O_4_I0_LUT3_O.XA2 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \delay_dff_Q_9_D_LUT2_O_4_I0_LUT3_O.XAB ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \delay_dff_Q_9_D_LUT2_O_4_I0_LUT3_O.XB1 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \delay_dff_Q_9_D_LUT2_O_4_I0_LUT3_O.XB2 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \delay_dff_Q_9_D_LUT2_O_4_I0_LUT3_O.XSL ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \delay_dff_Q_9_D_LUT2_O_5.I0 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \delay_dff_Q_9_D_LUT2_O_5.I1 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \delay_dff_Q_9_D_LUT2_O_5.O ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \delay_dff_Q_9_D_LUT2_O_5.XA1 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \delay_dff_Q_9_D_LUT2_O_5.XA2 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \delay_dff_Q_9_D_LUT2_O_5.XAB ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \delay_dff_Q_9_D_LUT2_O_5.XB1 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \delay_dff_Q_9_D_LUT2_O_5.XB2 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \delay_dff_Q_9_D_LUT2_O_5.XSL ;
  (* src = "/home/raghavendra/qorc-sdk/fpga-examples/fsm3/fsm.v:30.5-30.22|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:309.21-309.23" *)
  wire delay_dff_Q_9_D_LUT2_O_5_I0;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0.I0 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0.I1 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0.I2 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0.O ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0.XA1 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0.XA2 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0.XAB ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0.XB1 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0.XB2 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0.XSL ;
  wire delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0_O;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0_O_LUT2_I1.I0 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0_O_LUT2_I1.I1 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0_O_LUT2_I1.O ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0_O_LUT2_I1.XA1 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0_O_LUT2_I1.XA2 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0_O_LUT2_I1.XAB ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0_O_LUT2_I1.XB1 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0_O_LUT2_I1.XB2 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0_O_LUT2_I1.XSL ;
  wire delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0_O_LUT2_I1_I0;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0_O_LUT2_I1_I0_LUT3_O.I0 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0_O_LUT2_I1_I0_LUT3_O.I1 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0_O_LUT2_I1_I0_LUT3_O.I2 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0_O_LUT2_I1_I0_LUT3_O.O ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0_O_LUT2_I1_I0_LUT3_O.XA1 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0_O_LUT2_I1_I0_LUT3_O.XA2 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0_O_LUT2_I1_I0_LUT3_O.XAB ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0_O_LUT2_I1_I0_LUT3_O.XB1 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0_O_LUT2_I1_I0_LUT3_O.XB2 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0_O_LUT2_I1_I0_LUT3_O.XSL ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:629.8-629.11" *)
  wire \delay_dff_Q_9_D_LUT2_O_5_I0_LUT4_O.BA1 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:630.8-630.11" *)
  wire \delay_dff_Q_9_D_LUT2_O_5_I0_LUT4_O.BA2 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:618.8-618.11" *)
  wire \delay_dff_Q_9_D_LUT2_O_5_I0_LUT4_O.BAB ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:631.8-631.11" *)
  wire \delay_dff_Q_9_D_LUT2_O_5_I0_LUT4_O.BB1 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:632.8-632.11" *)
  wire \delay_dff_Q_9_D_LUT2_O_5_I0_LUT4_O.BB2 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:616.8-616.11" *)
  wire \delay_dff_Q_9_D_LUT2_O_5_I0_LUT4_O.BSL ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:607.10-607.12" *)
  wire \delay_dff_Q_9_D_LUT2_O_5_I0_LUT4_O.I0 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:608.10-608.12" *)
  wire \delay_dff_Q_9_D_LUT2_O_5_I0_LUT4_O.I1 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:609.10-609.12" *)
  wire \delay_dff_Q_9_D_LUT2_O_5_I0_LUT4_O.I2 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:610.10-610.12" *)
  wire \delay_dff_Q_9_D_LUT2_O_5_I0_LUT4_O.I3 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:606.10-606.11" *)
  wire \delay_dff_Q_9_D_LUT2_O_5_I0_LUT4_O.O ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:625.8-625.11" *)
  wire \delay_dff_Q_9_D_LUT2_O_5_I0_LUT4_O.TA1 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:626.8-626.11" *)
  wire \delay_dff_Q_9_D_LUT2_O_5_I0_LUT4_O.TA2 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:617.8-617.11" *)
  wire \delay_dff_Q_9_D_LUT2_O_5_I0_LUT4_O.TAB ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:627.8-627.11" *)
  wire \delay_dff_Q_9_D_LUT2_O_5_I0_LUT4_O.TB1 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:628.8-628.11" *)
  wire \delay_dff_Q_9_D_LUT2_O_5_I0_LUT4_O.TB2 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:619.8-619.11" *)
  wire \delay_dff_Q_9_D_LUT2_O_5_I0_LUT4_O.TBS ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:615.8-615.11" *)
  wire \delay_dff_Q_9_D_LUT2_O_5_I0_LUT4_O.TSL ;
  wire delay_dff_Q_9_D_LUT2_O_5_I0_LUT4_O_I2;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \delay_dff_Q_9_D_LUT2_O_5_I0_LUT4_O_I2_LUT2_O.I0 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \delay_dff_Q_9_D_LUT2_O_5_I0_LUT4_O_I2_LUT2_O.I1 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \delay_dff_Q_9_D_LUT2_O_5_I0_LUT4_O_I2_LUT2_O.O ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \delay_dff_Q_9_D_LUT2_O_5_I0_LUT4_O_I2_LUT2_O.XA1 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \delay_dff_Q_9_D_LUT2_O_5_I0_LUT4_O_I2_LUT2_O.XA2 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \delay_dff_Q_9_D_LUT2_O_5_I0_LUT4_O_I2_LUT2_O.XAB ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \delay_dff_Q_9_D_LUT2_O_5_I0_LUT4_O_I2_LUT2_O.XB1 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \delay_dff_Q_9_D_LUT2_O_5_I0_LUT4_O_I2_LUT2_O.XB2 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \delay_dff_Q_9_D_LUT2_O_5_I0_LUT4_O_I2_LUT2_O.XSL ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:629.8-629.11" *)
  wire \delay_dff_Q_9_D_LUT2_O_5_I0_LUT4_O_I2_LUT4_I2.BA1 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:630.8-630.11" *)
  wire \delay_dff_Q_9_D_LUT2_O_5_I0_LUT4_O_I2_LUT4_I2.BA2 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:618.8-618.11" *)
  wire \delay_dff_Q_9_D_LUT2_O_5_I0_LUT4_O_I2_LUT4_I2.BAB ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:631.8-631.11" *)
  wire \delay_dff_Q_9_D_LUT2_O_5_I0_LUT4_O_I2_LUT4_I2.BB1 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:632.8-632.11" *)
  wire \delay_dff_Q_9_D_LUT2_O_5_I0_LUT4_O_I2_LUT4_I2.BB2 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:616.8-616.11" *)
  wire \delay_dff_Q_9_D_LUT2_O_5_I0_LUT4_O_I2_LUT4_I2.BSL ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:607.10-607.12" *)
  wire \delay_dff_Q_9_D_LUT2_O_5_I0_LUT4_O_I2_LUT4_I2.I0 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:608.10-608.12" *)
  wire \delay_dff_Q_9_D_LUT2_O_5_I0_LUT4_O_I2_LUT4_I2.I1 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:609.10-609.12" *)
  wire \delay_dff_Q_9_D_LUT2_O_5_I0_LUT4_O_I2_LUT4_I2.I2 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:610.10-610.12" *)
  wire \delay_dff_Q_9_D_LUT2_O_5_I0_LUT4_O_I2_LUT4_I2.I3 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:606.10-606.11" *)
  wire \delay_dff_Q_9_D_LUT2_O_5_I0_LUT4_O_I2_LUT4_I2.O ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:625.8-625.11" *)
  wire \delay_dff_Q_9_D_LUT2_O_5_I0_LUT4_O_I2_LUT4_I2.TA1 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:626.8-626.11" *)
  wire \delay_dff_Q_9_D_LUT2_O_5_I0_LUT4_O_I2_LUT4_I2.TA2 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:617.8-617.11" *)
  wire \delay_dff_Q_9_D_LUT2_O_5_I0_LUT4_O_I2_LUT4_I2.TAB ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:627.8-627.11" *)
  wire \delay_dff_Q_9_D_LUT2_O_5_I0_LUT4_O_I2_LUT4_I2.TB1 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:628.8-628.11" *)
  wire \delay_dff_Q_9_D_LUT2_O_5_I0_LUT4_O_I2_LUT4_I2.TB2 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:619.8-619.11" *)
  wire \delay_dff_Q_9_D_LUT2_O_5_I0_LUT4_O_I2_LUT4_I2.TBS ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:615.8-615.11" *)
  wire \delay_dff_Q_9_D_LUT2_O_5_I0_LUT4_O_I2_LUT4_I2.TSL ;
  wire delay_dff_Q_9_D_LUT2_O_5_I0_LUT4_O_I2_LUT4_I2_O;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:629.8-629.11" *)
  wire \delay_dff_Q_9_D_LUT2_O_5_I0_LUT4_O_I2_LUT4_I2_O_LUT4_I3.BA1 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:630.8-630.11" *)
  wire \delay_dff_Q_9_D_LUT2_O_5_I0_LUT4_O_I2_LUT4_I2_O_LUT4_I3.BA2 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:618.8-618.11" *)
  wire \delay_dff_Q_9_D_LUT2_O_5_I0_LUT4_O_I2_LUT4_I2_O_LUT4_I3.BAB ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:631.8-631.11" *)
  wire \delay_dff_Q_9_D_LUT2_O_5_I0_LUT4_O_I2_LUT4_I2_O_LUT4_I3.BB1 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:632.8-632.11" *)
  wire \delay_dff_Q_9_D_LUT2_O_5_I0_LUT4_O_I2_LUT4_I2_O_LUT4_I3.BB2 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:616.8-616.11" *)
  wire \delay_dff_Q_9_D_LUT2_O_5_I0_LUT4_O_I2_LUT4_I2_O_LUT4_I3.BSL ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:607.10-607.12" *)
  wire \delay_dff_Q_9_D_LUT2_O_5_I0_LUT4_O_I2_LUT4_I2_O_LUT4_I3.I0 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:608.10-608.12" *)
  wire \delay_dff_Q_9_D_LUT2_O_5_I0_LUT4_O_I2_LUT4_I2_O_LUT4_I3.I1 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:609.10-609.12" *)
  wire \delay_dff_Q_9_D_LUT2_O_5_I0_LUT4_O_I2_LUT4_I2_O_LUT4_I3.I2 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:610.10-610.12" *)
  wire \delay_dff_Q_9_D_LUT2_O_5_I0_LUT4_O_I2_LUT4_I2_O_LUT4_I3.I3 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:606.10-606.11" *)
  wire \delay_dff_Q_9_D_LUT2_O_5_I0_LUT4_O_I2_LUT4_I2_O_LUT4_I3.O ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:625.8-625.11" *)
  wire \delay_dff_Q_9_D_LUT2_O_5_I0_LUT4_O_I2_LUT4_I2_O_LUT4_I3.TA1 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:626.8-626.11" *)
  wire \delay_dff_Q_9_D_LUT2_O_5_I0_LUT4_O_I2_LUT4_I2_O_LUT4_I3.TA2 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:617.8-617.11" *)
  wire \delay_dff_Q_9_D_LUT2_O_5_I0_LUT4_O_I2_LUT4_I2_O_LUT4_I3.TAB ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:627.8-627.11" *)
  wire \delay_dff_Q_9_D_LUT2_O_5_I0_LUT4_O_I2_LUT4_I2_O_LUT4_I3.TB1 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:628.8-628.11" *)
  wire \delay_dff_Q_9_D_LUT2_O_5_I0_LUT4_O_I2_LUT4_I2_O_LUT4_I3.TB2 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:619.8-619.11" *)
  wire \delay_dff_Q_9_D_LUT2_O_5_I0_LUT4_O_I2_LUT4_I2_O_LUT4_I3.TBS ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:615.8-615.11" *)
  wire \delay_dff_Q_9_D_LUT2_O_5_I0_LUT4_O_I2_LUT4_I2_O_LUT4_I3.TSL ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \delay_dff_Q_9_D_LUT2_O_6.I0 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \delay_dff_Q_9_D_LUT2_O_6.I1 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \delay_dff_Q_9_D_LUT2_O_6.O ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \delay_dff_Q_9_D_LUT2_O_6.XA1 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \delay_dff_Q_9_D_LUT2_O_6.XA2 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \delay_dff_Q_9_D_LUT2_O_6.XAB ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \delay_dff_Q_9_D_LUT2_O_6.XB1 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \delay_dff_Q_9_D_LUT2_O_6.XB2 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \delay_dff_Q_9_D_LUT2_O_6.XSL ;
  (* src = "/home/raghavendra/qorc-sdk/fpga-examples/fsm3/fsm.v:30.5-30.22|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:309.21-309.23" *)
  wire delay_dff_Q_9_D_LUT2_O_6_I0;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:629.8-629.11" *)
  wire \delay_dff_Q_9_D_LUT2_O_6_I0_LUT4_O.BA1 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:630.8-630.11" *)
  wire \delay_dff_Q_9_D_LUT2_O_6_I0_LUT4_O.BA2 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:618.8-618.11" *)
  wire \delay_dff_Q_9_D_LUT2_O_6_I0_LUT4_O.BAB ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:631.8-631.11" *)
  wire \delay_dff_Q_9_D_LUT2_O_6_I0_LUT4_O.BB1 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:632.8-632.11" *)
  wire \delay_dff_Q_9_D_LUT2_O_6_I0_LUT4_O.BB2 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:616.8-616.11" *)
  wire \delay_dff_Q_9_D_LUT2_O_6_I0_LUT4_O.BSL ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:607.10-607.12" *)
  wire \delay_dff_Q_9_D_LUT2_O_6_I0_LUT4_O.I0 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:608.10-608.12" *)
  wire \delay_dff_Q_9_D_LUT2_O_6_I0_LUT4_O.I1 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:609.10-609.12" *)
  wire \delay_dff_Q_9_D_LUT2_O_6_I0_LUT4_O.I2 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:610.10-610.12" *)
  wire \delay_dff_Q_9_D_LUT2_O_6_I0_LUT4_O.I3 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:606.10-606.11" *)
  wire \delay_dff_Q_9_D_LUT2_O_6_I0_LUT4_O.O ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:625.8-625.11" *)
  wire \delay_dff_Q_9_D_LUT2_O_6_I0_LUT4_O.TA1 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:626.8-626.11" *)
  wire \delay_dff_Q_9_D_LUT2_O_6_I0_LUT4_O.TA2 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:617.8-617.11" *)
  wire \delay_dff_Q_9_D_LUT2_O_6_I0_LUT4_O.TAB ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:627.8-627.11" *)
  wire \delay_dff_Q_9_D_LUT2_O_6_I0_LUT4_O.TB1 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:628.8-628.11" *)
  wire \delay_dff_Q_9_D_LUT2_O_6_I0_LUT4_O.TB2 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:619.8-619.11" *)
  wire \delay_dff_Q_9_D_LUT2_O_6_I0_LUT4_O.TBS ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:615.8-615.11" *)
  wire \delay_dff_Q_9_D_LUT2_O_6_I0_LUT4_O.TSL ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \delay_dff_Q_9_D_LUT2_O_7.I0 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \delay_dff_Q_9_D_LUT2_O_7.I1 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \delay_dff_Q_9_D_LUT2_O_7.O ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \delay_dff_Q_9_D_LUT2_O_7.XA1 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \delay_dff_Q_9_D_LUT2_O_7.XA2 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \delay_dff_Q_9_D_LUT2_O_7.XAB ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \delay_dff_Q_9_D_LUT2_O_7.XB1 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \delay_dff_Q_9_D_LUT2_O_7.XB2 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \delay_dff_Q_9_D_LUT2_O_7.XSL ;
  (* src = "/home/raghavendra/qorc-sdk/fpga-examples/fsm3/fsm.v:30.5-30.22|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:309.21-309.23" *)
  wire delay_dff_Q_9_D_LUT2_O_7_I0;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \delay_dff_Q_9_D_LUT2_O_7_I0_LUT3_O.I0 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \delay_dff_Q_9_D_LUT2_O_7_I0_LUT3_O.I1 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \delay_dff_Q_9_D_LUT2_O_7_I0_LUT3_O.I2 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \delay_dff_Q_9_D_LUT2_O_7_I0_LUT3_O.O ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \delay_dff_Q_9_D_LUT2_O_7_I0_LUT3_O.XA1 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \delay_dff_Q_9_D_LUT2_O_7_I0_LUT3_O.XA2 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \delay_dff_Q_9_D_LUT2_O_7_I0_LUT3_O.XAB ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \delay_dff_Q_9_D_LUT2_O_7_I0_LUT3_O.XB1 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \delay_dff_Q_9_D_LUT2_O_7_I0_LUT3_O.XB2 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \delay_dff_Q_9_D_LUT2_O_7_I0_LUT3_O.XSL ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \delay_dff_Q_9_D_LUT2_O_8.I0 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \delay_dff_Q_9_D_LUT2_O_8.I1 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \delay_dff_Q_9_D_LUT2_O_8.O ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \delay_dff_Q_9_D_LUT2_O_8.XA1 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \delay_dff_Q_9_D_LUT2_O_8.XA2 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \delay_dff_Q_9_D_LUT2_O_8.XAB ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \delay_dff_Q_9_D_LUT2_O_8.XB1 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \delay_dff_Q_9_D_LUT2_O_8.XB2 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \delay_dff_Q_9_D_LUT2_O_8.XSL ;
  (* src = "/home/raghavendra/qorc-sdk/fpga-examples/fsm3/fsm.v:30.5-30.22|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:309.21-309.23" *)
  wire delay_dff_Q_9_D_LUT2_O_8_I0;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_O.I0 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_O.I1 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_O.I2 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_O.O ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_O.XA1 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_O.XA2 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_O.XAB ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_O.XB1 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_O.XB2 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_O.XSL ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \delay_dff_Q_9_D_LUT2_O_9.I0 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \delay_dff_Q_9_D_LUT2_O_9.I1 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \delay_dff_Q_9_D_LUT2_O_9.O ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \delay_dff_Q_9_D_LUT2_O_9.XA1 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \delay_dff_Q_9_D_LUT2_O_9.XA2 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \delay_dff_Q_9_D_LUT2_O_9.XAB ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \delay_dff_Q_9_D_LUT2_O_9.XB1 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \delay_dff_Q_9_D_LUT2_O_9.XB2 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \delay_dff_Q_9_D_LUT2_O_9.XSL ;
  (* src = "/home/raghavendra/qorc-sdk/fpga-examples/fsm3/fsm.v:30.5-30.22|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:309.21-309.23" *)
  wire delay_dff_Q_9_D_LUT2_O_9_I0;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \delay_dff_Q_9_D_LUT2_O_9_I0_LUT3_O.I0 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \delay_dff_Q_9_D_LUT2_O_9_I0_LUT3_O.I1 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \delay_dff_Q_9_D_LUT2_O_9_I0_LUT3_O.I2 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \delay_dff_Q_9_D_LUT2_O_9_I0_LUT3_O.O ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \delay_dff_Q_9_D_LUT2_O_9_I0_LUT3_O.XA1 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \delay_dff_Q_9_D_LUT2_O_9_I0_LUT3_O.XA2 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \delay_dff_Q_9_D_LUT2_O_9_I0_LUT3_O.XAB ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \delay_dff_Q_9_D_LUT2_O_9_I0_LUT3_O.XB1 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \delay_dff_Q_9_D_LUT2_O_9_I0_LUT3_O.XB2 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \delay_dff_Q_9_D_LUT2_O_9_I0_LUT3_O.XSL ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \delay_dff_Q_9_D_LUT3_O.I0 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \delay_dff_Q_9_D_LUT3_O.I1 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \delay_dff_Q_9_D_LUT3_O.I2 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \delay_dff_Q_9_D_LUT3_O.O ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \delay_dff_Q_9_D_LUT3_O.XA1 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \delay_dff_Q_9_D_LUT3_O.XA2 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \delay_dff_Q_9_D_LUT3_O.XAB ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \delay_dff_Q_9_D_LUT3_O.XB1 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \delay_dff_Q_9_D_LUT3_O.XB2 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \delay_dff_Q_9_D_LUT3_O.XSL ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_1.I0 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_1.I1 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_1.I2 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_1.O ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_1.XA1 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_1.XA2 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_1.XAB ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_1.XB1 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_1.XB2 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_1.XSL ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_10.I0 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_10.I1 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_10.I2 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_10.O ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_10.XA1 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_10.XA2 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_10.XAB ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_10.XB1 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_10.XB2 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_10.XSL ;
  (* src = "/home/raghavendra/qorc-sdk/fpga-examples/fsm3/fsm.v:30.5-30.22|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:304.23-304.25" *)
  wire delay_dff_Q_9_D_LUT3_O_10_I1;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:629.8-629.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_10_I1_LUT4_O.BA1 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:630.8-630.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_10_I1_LUT4_O.BA2 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:618.8-618.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_10_I1_LUT4_O.BAB ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:631.8-631.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_10_I1_LUT4_O.BB1 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:632.8-632.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_10_I1_LUT4_O.BB2 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:616.8-616.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_10_I1_LUT4_O.BSL ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:607.10-607.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_10_I1_LUT4_O.I0 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:608.10-608.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_10_I1_LUT4_O.I1 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:609.10-609.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_10_I1_LUT4_O.I2 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:610.10-610.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_10_I1_LUT4_O.I3 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:606.10-606.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_10_I1_LUT4_O.O ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:625.8-625.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_10_I1_LUT4_O.TA1 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:626.8-626.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_10_I1_LUT4_O.TA2 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:617.8-617.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_10_I1_LUT4_O.TAB ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:627.8-627.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_10_I1_LUT4_O.TB1 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:628.8-628.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_10_I1_LUT4_O.TB2 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:619.8-619.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_10_I1_LUT4_O.TBS ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:615.8-615.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_10_I1_LUT4_O.TSL ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_11.I0 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_11.I1 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_11.I2 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_11.O ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_11.XA1 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_11.XA2 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_11.XAB ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_11.XB1 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_11.XB2 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_11.XSL ;
  (* src = "/home/raghavendra/qorc-sdk/fpga-examples/fsm3/fsm.v:28.9-28.17|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:304.23-304.25" *)
  wire delay_dff_Q_9_D_LUT3_O_11_I1;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_11_I1_LUT3_O.I0 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_11_I1_LUT3_O.I1 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_11_I1_LUT3_O.I2 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_11_I1_LUT3_O.O ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_11_I1_LUT3_O.XA1 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_11_I1_LUT3_O.XA2 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_11_I1_LUT3_O.XAB ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_11_I1_LUT3_O.XB1 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_11_I1_LUT3_O.XB2 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_11_I1_LUT3_O.XSL ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_12.I0 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_12.I1 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_12.I2 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_12.O ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_12.XA1 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_12.XA2 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_12.XAB ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_12.XB1 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_12.XB2 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_12.XSL ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_13.I0 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_13.I1 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_13.I2 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_13.O ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_13.XA1 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_13.XA2 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_13.XAB ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_13.XB1 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_13.XB2 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_13.XSL ;
  wire delay_dff_Q_9_D_LUT3_O_13_I2;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_13_I2_LUT3_O.I0 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_13_I2_LUT3_O.I1 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_13_I2_LUT3_O.I2 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_13_I2_LUT3_O.O ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_13_I2_LUT3_O.XA1 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_13_I2_LUT3_O.XA2 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_13_I2_LUT3_O.XAB ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_13_I2_LUT3_O.XB1 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_13_I2_LUT3_O.XB2 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_13_I2_LUT3_O.XSL ;
  wire delay_dff_Q_9_D_LUT3_O_1_I1;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_1_I1_LUT3_O.I0 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_1_I1_LUT3_O.I1 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_1_I1_LUT3_O.I2 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_1_I1_LUT3_O.O ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_1_I1_LUT3_O.XA1 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_1_I1_LUT3_O.XA2 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_1_I1_LUT3_O.XAB ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_1_I1_LUT3_O.XB1 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_1_I1_LUT3_O.XB2 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_1_I1_LUT3_O.XSL ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:629.8-629.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_1_I1_LUT4_I3.BA1 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:630.8-630.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_1_I1_LUT4_I3.BA2 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:618.8-618.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_1_I1_LUT4_I3.BAB ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:631.8-631.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_1_I1_LUT4_I3.BB1 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:632.8-632.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_1_I1_LUT4_I3.BB2 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:616.8-616.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_1_I1_LUT4_I3.BSL ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:607.10-607.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_1_I1_LUT4_I3.I0 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:608.10-608.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_1_I1_LUT4_I3.I1 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:609.10-609.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_1_I1_LUT4_I3.I2 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:610.10-610.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_1_I1_LUT4_I3.I3 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:606.10-606.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_1_I1_LUT4_I3.O ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:625.8-625.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_1_I1_LUT4_I3.TA1 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:626.8-626.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_1_I1_LUT4_I3.TA2 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:617.8-617.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_1_I1_LUT4_I3.TAB ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:627.8-627.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_1_I1_LUT4_I3.TB1 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:628.8-628.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_1_I1_LUT4_I3.TB2 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:619.8-619.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_1_I1_LUT4_I3.TBS ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:615.8-615.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_1_I1_LUT4_I3.TSL ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_2.I0 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_2.I1 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_2.I2 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_2.O ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_2.XA1 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_2.XA2 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_2.XAB ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_2.XB1 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_2.XB2 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_2.XSL ;
  wire delay_dff_Q_9_D_LUT3_O_2_I1;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_3.I0 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_3.I1 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_3.I2 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_3.O ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_3.XA1 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_3.XA2 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_3.XAB ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_3.XB1 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_3.XB2 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_3.XSL ;
  wire delay_dff_Q_9_D_LUT3_O_3_I1;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_3_I1_LUT2_O.I0 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_3_I1_LUT2_O.I1 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_3_I1_LUT2_O.O ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_3_I1_LUT2_O.XA1 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_3_I1_LUT2_O.XA2 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_3_I1_LUT2_O.XAB ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_3_I1_LUT2_O.XB1 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_3_I1_LUT2_O.XB2 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_3_I1_LUT2_O.XSL ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:629.8-629.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_3_I1_LUT4_I2.BA1 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:630.8-630.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_3_I1_LUT4_I2.BA2 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:618.8-618.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_3_I1_LUT4_I2.BAB ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:631.8-631.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_3_I1_LUT4_I2.BB1 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:632.8-632.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_3_I1_LUT4_I2.BB2 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:616.8-616.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_3_I1_LUT4_I2.BSL ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:607.10-607.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_3_I1_LUT4_I2.I0 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:608.10-608.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_3_I1_LUT4_I2.I1 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:609.10-609.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_3_I1_LUT4_I2.I2 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:610.10-610.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_3_I1_LUT4_I2.I3 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:606.10-606.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_3_I1_LUT4_I2.O ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:625.8-625.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_3_I1_LUT4_I2.TA1 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:626.8-626.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_3_I1_LUT4_I2.TA2 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:617.8-617.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_3_I1_LUT4_I2.TAB ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:627.8-627.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_3_I1_LUT4_I2.TB1 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:628.8-628.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_3_I1_LUT4_I2.TB2 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:619.8-619.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_3_I1_LUT4_I2.TBS ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:615.8-615.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_3_I1_LUT4_I2.TSL ;
  (* src = "/home/raghavendra/qorc-sdk/fpga-examples/fsm3/fsm.v:30.5-30.22|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:316.27-316.69|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:270.12-270.41" *)
  wire delay_dff_Q_9_D_LUT3_O_3_I1_LUT4_I2_I3;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_4.I0 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_4.I1 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_4.I2 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_4.O ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_4.XA1 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_4.XA2 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_4.XAB ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_4.XB1 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_4.XB2 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_4.XSL ;
  wire delay_dff_Q_9_D_LUT3_O_4_I1;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_4_I1_LUT2_O.I0 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_4_I1_LUT2_O.I1 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_4_I1_LUT2_O.O ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_4_I1_LUT2_O.XA1 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_4_I1_LUT2_O.XA2 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_4_I1_LUT2_O.XAB ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_4_I1_LUT2_O.XB1 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_4_I1_LUT2_O.XB2 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_4_I1_LUT2_O.XSL ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_5.I0 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_5.I1 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_5.I2 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_5.O ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_5.XA1 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_5.XA2 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_5.XAB ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_5.XB1 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_5.XB2 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_5.XSL ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_6.I0 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_6.I1 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_6.I2 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_6.O ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_6.XA1 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_6.XA2 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_6.XAB ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_6.XB1 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_6.XB2 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_6.XSL ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_7.I0 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_7.I1 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_7.I2 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_7.O ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_7.XA1 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_7.XA2 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_7.XAB ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_7.XB1 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_7.XB2 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_7.XSL ;
  wire delay_dff_Q_9_D_LUT3_O_7_I1;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_7_I1_LUT2_O.I0 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_7_I1_LUT2_O.I1 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_7_I1_LUT2_O.O ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_7_I1_LUT2_O.XA1 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_7_I1_LUT2_O.XA2 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_7_I1_LUT2_O.XAB ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_7_I1_LUT2_O.XB1 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_7_I1_LUT2_O.XB2 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_7_I1_LUT2_O.XSL ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:629.8-629.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_7_I1_LUT4_I2.BA1 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:630.8-630.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_7_I1_LUT4_I2.BA2 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:618.8-618.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_7_I1_LUT4_I2.BAB ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:631.8-631.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_7_I1_LUT4_I2.BB1 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:632.8-632.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_7_I1_LUT4_I2.BB2 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:616.8-616.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_7_I1_LUT4_I2.BSL ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:607.10-607.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_7_I1_LUT4_I2.I0 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:608.10-608.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_7_I1_LUT4_I2.I1 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:609.10-609.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_7_I1_LUT4_I2.I2 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:610.10-610.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_7_I1_LUT4_I2.I3 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:606.10-606.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_7_I1_LUT4_I2.O ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:625.8-625.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_7_I1_LUT4_I2.TA1 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:626.8-626.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_7_I1_LUT4_I2.TA2 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:617.8-617.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_7_I1_LUT4_I2.TAB ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:627.8-627.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_7_I1_LUT4_I2.TB1 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:628.8-628.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_7_I1_LUT4_I2.TB2 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:619.8-619.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_7_I1_LUT4_I2.TBS ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:615.8-615.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_7_I1_LUT4_I2.TSL ;
  (* src = "/home/raghavendra/qorc-sdk/fpga-examples/fsm3/fsm.v:28.9-28.17|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:316.27-316.69|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:271.12-271.34" *)
  wire delay_dff_Q_9_D_LUT3_O_7_I1_LUT4_I2_I3;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_7_I1_LUT4_I2_I3_LUT2_O.I0 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_7_I1_LUT4_I2_I3_LUT2_O.I1 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_7_I1_LUT4_I2_I3_LUT2_O.O ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_7_I1_LUT4_I2_I3_LUT2_O.XA1 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_7_I1_LUT4_I2_I3_LUT2_O.XA2 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_7_I1_LUT4_I2_I3_LUT2_O.XAB ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_7_I1_LUT4_I2_I3_LUT2_O.XB1 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_7_I1_LUT4_I2_I3_LUT2_O.XB2 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_7_I1_LUT4_I2_I3_LUT2_O.XSL ;
  (* src = "/home/raghavendra/qorc-sdk/fpga-examples/fsm3/fsm.v:30.5-30.22|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:316.27-316.69|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:270.12-270.41" *)
  wire delay_dff_Q_9_D_LUT3_O_7_I1_LUT4_I2_O;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_8.I0 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_8.I1 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_8.I2 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_8.O ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_8.XA1 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_8.XA2 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_8.XAB ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_8.XB1 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_8.XB2 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_8.XSL ;
  (* src = "/home/raghavendra/qorc-sdk/fpga-examples/fsm3/fsm.v:28.9-28.17|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:304.23-304.25" *)
  wire delay_dff_Q_9_D_LUT3_O_8_I1;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:629.8-629.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_I3.BA1 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:630.8-630.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_I3.BA2 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:618.8-618.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_I3.BAB ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:631.8-631.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_I3.BB1 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:632.8-632.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_I3.BB2 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:616.8-616.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_I3.BSL ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:607.10-607.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_I3.I0 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:608.10-608.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_I3.I1 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:609.10-609.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_I3.I2 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:610.10-610.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_I3.I3 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:606.10-606.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_I3.O ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:625.8-625.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_I3.TA1 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:626.8-626.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_I3.TA2 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:617.8-617.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_I3.TAB ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:627.8-627.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_I3.TB1 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:628.8-628.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_I3.TB2 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:619.8-619.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_I3.TBS ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:615.8-615.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_I3.TSL ;
  wire delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_I3_O;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:629.8-629.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_O.BA1 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:630.8-630.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_O.BA2 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:618.8-618.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_O.BAB ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:631.8-631.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_O.BB1 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:632.8-632.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_O.BB2 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:616.8-616.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_O.BSL ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:607.10-607.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_O.I0 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:608.10-608.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_O.I1 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:609.10-609.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_O.I2 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:610.10-610.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_O.I3 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:606.10-606.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_O.O ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:625.8-625.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_O.TA1 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:626.8-626.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_O.TA2 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:617.8-617.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_O.TAB ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:627.8-627.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_O.TB1 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:628.8-628.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_O.TB2 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:619.8-619.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_O.TBS ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:615.8-615.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_O.TSL ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_9.I0 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_9.I1 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_9.I2 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_9.O ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_9.XA1 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_9.XA2 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_9.XAB ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_9.XB1 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_9.XB2 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_9.XSL ;
  (* src = "/home/raghavendra/qorc-sdk/fpga-examples/fsm3/fsm.v:28.9-28.17|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:304.23-304.25" *)
  wire delay_dff_Q_9_D_LUT3_O_9_I1;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_9_I1_LUT2_O.I0 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_9_I1_LUT2_O.I1 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_9_I1_LUT2_O.O ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_9_I1_LUT2_O.XA1 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_9_I1_LUT2_O.XA2 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_9_I1_LUT2_O.XAB ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_9_I1_LUT2_O.XB1 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_9_I1_LUT2_O.XB2 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_9_I1_LUT2_O.XSL ;
  wire delay_dff_Q_9_D_LUT3_O_I1;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:629.8-629.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_I1_LUT4_O.BA1 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:630.8-630.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_I1_LUT4_O.BA2 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:618.8-618.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_I1_LUT4_O.BAB ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:631.8-631.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_I1_LUT4_O.BB1 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:632.8-632.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_I1_LUT4_O.BB2 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:616.8-616.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_I1_LUT4_O.BSL ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:607.10-607.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_I1_LUT4_O.I0 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:608.10-608.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_I1_LUT4_O.I1 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:609.10-609.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_I1_LUT4_O.I2 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:610.10-610.12" *)
  wire \delay_dff_Q_9_D_LUT3_O_I1_LUT4_O.I3 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:606.10-606.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_I1_LUT4_O.O ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:625.8-625.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_I1_LUT4_O.TA1 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:626.8-626.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_I1_LUT4_O.TA2 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:617.8-617.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_I1_LUT4_O.TAB ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:627.8-627.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_I1_LUT4_O.TB1 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:628.8-628.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_I1_LUT4_O.TB2 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:619.8-619.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_I1_LUT4_O.TBS ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:615.8-615.11" *)
  wire \delay_dff_Q_9_D_LUT3_O_I1_LUT4_O.TSL ;
  (* src = "/home/raghavendra/qorc-sdk/fpga-examples/fsm3/fsm.v:5.25-5.26" *)
  output e;
  (* src = "/home/raghavendra/qorc-sdk/fpga-examples/fsm3/fsm.v:26.1-53.4" *)
  wire e_dffe_Q_D;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:629.8-629.11" *)
  wire \e_dffe_Q_D_LUT4_O.BA1 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:630.8-630.11" *)
  wire \e_dffe_Q_D_LUT4_O.BA2 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:618.8-618.11" *)
  wire \e_dffe_Q_D_LUT4_O.BAB ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:631.8-631.11" *)
  wire \e_dffe_Q_D_LUT4_O.BB1 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:632.8-632.11" *)
  wire \e_dffe_Q_D_LUT4_O.BB2 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:616.8-616.11" *)
  wire \e_dffe_Q_D_LUT4_O.BSL ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:607.10-607.12" *)
  wire \e_dffe_Q_D_LUT4_O.I0 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:608.10-608.12" *)
  wire \e_dffe_Q_D_LUT4_O.I1 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:609.10-609.12" *)
  wire \e_dffe_Q_D_LUT4_O.I2 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:610.10-610.12" *)
  wire \e_dffe_Q_D_LUT4_O.I3 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:606.10-606.11" *)
  wire \e_dffe_Q_D_LUT4_O.O ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:625.8-625.11" *)
  wire \e_dffe_Q_D_LUT4_O.TA1 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:626.8-626.11" *)
  wire \e_dffe_Q_D_LUT4_O.TA2 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:617.8-617.11" *)
  wire \e_dffe_Q_D_LUT4_O.TAB ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:627.8-627.11" *)
  wire \e_dffe_Q_D_LUT4_O.TB1 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:628.8-628.11" *)
  wire \e_dffe_Q_D_LUT4_O.TB2 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:619.8-619.11" *)
  wire \e_dffe_Q_D_LUT4_O.TBS ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:615.8-615.11" *)
  wire \e_dffe_Q_D_LUT4_O.TSL ;
  (* src = "/home/raghavendra/qorc-sdk/fpga-examples/fsm3/fsm.v:5.27-5.28" *)
  output f;
  (* src = "/home/raghavendra/qorc-sdk/fpga-examples/fsm3/fsm.v:26.1-53.4" *)
  wire f_dffe_Q_D;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \f_dffe_Q_D_LUT3_O.I0 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \f_dffe_Q_D_LUT3_O.I1 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \f_dffe_Q_D_LUT3_O.I2 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \f_dffe_Q_D_LUT3_O.O ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \f_dffe_Q_D_LUT3_O.XA1 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \f_dffe_Q_D_LUT3_O.XA2 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \f_dffe_Q_D_LUT3_O.XAB ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \f_dffe_Q_D_LUT3_O.XB1 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \f_dffe_Q_D_LUT3_O.XB2 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \f_dffe_Q_D_LUT3_O.XSL ;
  (* src = "/home/raghavendra/qorc-sdk/fpga-examples/fsm3/fsm.v:42.42-42.53" *)
  wire f_dffe_Q_D_LUT3_O_I1;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \f_dffe_Q_D_LUT3_O_I1_LUT3_O.I0 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \f_dffe_Q_D_LUT3_O_I1_LUT3_O.I1 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \f_dffe_Q_D_LUT3_O_I1_LUT3_O.I2 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \f_dffe_Q_D_LUT3_O_I1_LUT3_O.O ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \f_dffe_Q_D_LUT3_O_I1_LUT3_O.XA1 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \f_dffe_Q_D_LUT3_O_I1_LUT3_O.XA2 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \f_dffe_Q_D_LUT3_O_I1_LUT3_O.XAB ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \f_dffe_Q_D_LUT3_O_I1_LUT3_O.XB1 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \f_dffe_Q_D_LUT3_O_I1_LUT3_O.XB2 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \f_dffe_Q_D_LUT3_O_I1_LUT3_O.XSL ;
  (* src = "/home/raghavendra/qorc-sdk/fpga-examples/fsm3/fsm.v:33.7-33.19" *)
  wire f_dffe_Q_D_LUT3_O_I2;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \f_dffe_Q_D_LUT3_O_I2_LUT3_O.I0 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \f_dffe_Q_D_LUT3_O_I2_LUT3_O.I1 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \f_dffe_Q_D_LUT3_O_I2_LUT3_O.I2 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \f_dffe_Q_D_LUT3_O_I2_LUT3_O.O ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \f_dffe_Q_D_LUT3_O_I2_LUT3_O.XA1 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \f_dffe_Q_D_LUT3_O_I2_LUT3_O.XA2 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \f_dffe_Q_D_LUT3_O_I2_LUT3_O.XAB ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \f_dffe_Q_D_LUT3_O_I2_LUT3_O.XB1 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \f_dffe_Q_D_LUT3_O_I2_LUT3_O.XB2 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \f_dffe_Q_D_LUT3_O_I2_LUT3_O.XSL ;
  (* src = "/home/raghavendra/qorc-sdk/fpga-examples/fsm3/fsm.v:5.29-5.30" *)
  output g;
  (* src = "/home/raghavendra/qorc-sdk/fpga-examples/fsm3/fsm.v:26.1-53.4" *)
  wire g_dffe_Q_D;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:629.8-629.11" *)
  wire \g_dffe_Q_D_LUT4_O.BA1 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:630.8-630.11" *)
  wire \g_dffe_Q_D_LUT4_O.BA2 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:618.8-618.11" *)
  wire \g_dffe_Q_D_LUT4_O.BAB ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:631.8-631.11" *)
  wire \g_dffe_Q_D_LUT4_O.BB1 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:632.8-632.11" *)
  wire \g_dffe_Q_D_LUT4_O.BB2 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:616.8-616.11" *)
  wire \g_dffe_Q_D_LUT4_O.BSL ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:607.10-607.12" *)
  wire \g_dffe_Q_D_LUT4_O.I0 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:608.10-608.12" *)
  wire \g_dffe_Q_D_LUT4_O.I1 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:609.10-609.12" *)
  wire \g_dffe_Q_D_LUT4_O.I2 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:610.10-610.12" *)
  wire \g_dffe_Q_D_LUT4_O.I3 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:606.10-606.11" *)
  wire \g_dffe_Q_D_LUT4_O.O ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:625.8-625.11" *)
  wire \g_dffe_Q_D_LUT4_O.TA1 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:626.8-626.11" *)
  wire \g_dffe_Q_D_LUT4_O.TA2 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:617.8-617.11" *)
  wire \g_dffe_Q_D_LUT4_O.TAB ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:627.8-627.11" *)
  wire \g_dffe_Q_D_LUT4_O.TB1 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:628.8-628.11" *)
  wire \g_dffe_Q_D_LUT4_O.TB2 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:619.8-619.11" *)
  wire \g_dffe_Q_D_LUT4_O.TBS ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:615.8-615.11" *)
  wire \g_dffe_Q_D_LUT4_O.TSL ;
  (* src = "/home/raghavendra/qorc-sdk/fpga-examples/fsm3/fsm.v:51.1-51.4" *)
  wire led;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:28.63-28.99|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:479.10-479.12" *)
  wire \led_LUT1_I0.I0 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:28.63-28.99|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:478.10-478.11" *)
  wire \led_LUT1_I0.O ;
  (* src = "/home/raghavendra/qorc-sdk/fpga-examples/fsm3/fsm.v:26.1-53.4" *)
  wire led_dffe_Q_D;
  (* init = 1'h0 *)
  (* src = "/home/raghavendra/qorc-sdk/fpga-examples/fsm3/fsm.v:8.12-8.14" *)
  wire q1;
  (* src = "/home/raghavendra/qorc-sdk/fpga-examples/fsm3/fsm.v:26.1-53.4" *)
  wire q1_dffe_Q_D;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \q1_dffe_Q_D_LUT2_O.I0 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \q1_dffe_Q_D_LUT2_O.I1 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \q1_dffe_Q_D_LUT2_O.O ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \q1_dffe_Q_D_LUT2_O.XA1 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \q1_dffe_Q_D_LUT2_O.XA2 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \q1_dffe_Q_D_LUT2_O.XAB ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \q1_dffe_Q_D_LUT2_O.XB1 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \q1_dffe_Q_D_LUT2_O.XB2 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \q1_dffe_Q_D_LUT2_O.XSL ;
  (* init = 1'h0 *)
  (* src = "/home/raghavendra/qorc-sdk/fpga-examples/fsm3/fsm.v:8.15-8.17" *)
  wire q2;
  (* src = "/home/raghavendra/qorc-sdk/fpga-examples/fsm3/fsm.v:26.1-53.4" *)
  wire q2_dffe_Q_D;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \q2_dffe_Q_D_LUT3_O.I0 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \q2_dffe_Q_D_LUT3_O.I1 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \q2_dffe_Q_D_LUT3_O.I2 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \q2_dffe_Q_D_LUT3_O.O ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \q2_dffe_Q_D_LUT3_O.XA1 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \q2_dffe_Q_D_LUT3_O.XA2 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \q2_dffe_Q_D_LUT3_O.XAB ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \q2_dffe_Q_D_LUT3_O.XB1 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \q2_dffe_Q_D_LUT3_O.XB2 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \q2_dffe_Q_D_LUT3_O.XSL ;
  (* init = 1'h0 *)
  (* src = "/home/raghavendra/qorc-sdk/fpga-examples/fsm3/fsm.v:8.18-8.20" *)
  wire q3;
  (* src = "/home/raghavendra/qorc-sdk/fpga-examples/fsm3/fsm.v:26.1-53.4" *)
  wire q3_dffe_Q_D;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:629.8-629.11" *)
  wire \q3_dffe_Q_D_LUT4_O.BA1 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:630.8-630.11" *)
  wire \q3_dffe_Q_D_LUT4_O.BA2 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:618.8-618.11" *)
  wire \q3_dffe_Q_D_LUT4_O.BAB ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:631.8-631.11" *)
  wire \q3_dffe_Q_D_LUT4_O.BB1 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:632.8-632.11" *)
  wire \q3_dffe_Q_D_LUT4_O.BB2 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:616.8-616.11" *)
  wire \q3_dffe_Q_D_LUT4_O.BSL ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:607.10-607.12" *)
  wire \q3_dffe_Q_D_LUT4_O.I0 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:608.10-608.12" *)
  wire \q3_dffe_Q_D_LUT4_O.I1 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:609.10-609.12" *)
  wire \q3_dffe_Q_D_LUT4_O.I2 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:610.10-610.12" *)
  wire \q3_dffe_Q_D_LUT4_O.I3 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:606.10-606.11" *)
  wire \q3_dffe_Q_D_LUT4_O.O ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:625.8-625.11" *)
  wire \q3_dffe_Q_D_LUT4_O.TA1 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:626.8-626.11" *)
  wire \q3_dffe_Q_D_LUT4_O.TA2 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:617.8-617.11" *)
  wire \q3_dffe_Q_D_LUT4_O.TAB ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:627.8-627.11" *)
  wire \q3_dffe_Q_D_LUT4_O.TB1 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:628.8-628.11" *)
  wire \q3_dffe_Q_D_LUT4_O.TB2 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:619.8-619.11" *)
  wire \q3_dffe_Q_D_LUT4_O.TBS ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:615.8-615.11" *)
  wire \q3_dffe_Q_D_LUT4_O.TSL ;
  (* src = "/home/raghavendra/qorc-sdk/fpga-examples/fsm3/fsm.v:7.14-7.15" *)
  input x;
  (* src = "/home/raghavendra/qorc-sdk/fpga-examples/fsm3/fsm.v:5.15-5.16" *)
  output y;
  (* src = "/home/raghavendra/qorc-sdk/fpga-examples/fsm3/fsm.v:26.1-53.4" *)
  wire y_dffe_Q_D;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:28.63-28.99|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:479.10-479.12" *)
  wire \y_dffe_Q_D_LUT1_O.I0 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:28.63-28.99|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:478.10-478.11" *)
  wire \y_dffe_Q_D_LUT1_O.O ;
  wire y_dffe_Q_EN;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:629.8-629.11" *)
  wire \y_dffe_Q_EN_LUT4_O.BA1 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:630.8-630.11" *)
  wire \y_dffe_Q_EN_LUT4_O.BA2 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:618.8-618.11" *)
  wire \y_dffe_Q_EN_LUT4_O.BAB ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:631.8-631.11" *)
  wire \y_dffe_Q_EN_LUT4_O.BB1 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:632.8-632.11" *)
  wire \y_dffe_Q_EN_LUT4_O.BB2 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:616.8-616.11" *)
  wire \y_dffe_Q_EN_LUT4_O.BSL ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:607.10-607.12" *)
  wire \y_dffe_Q_EN_LUT4_O.I0 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:608.10-608.12" *)
  wire \y_dffe_Q_EN_LUT4_O.I1 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:609.10-609.12" *)
  wire \y_dffe_Q_EN_LUT4_O.I2 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:610.10-610.12" *)
  wire \y_dffe_Q_EN_LUT4_O.I3 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:606.10-606.11" *)
  wire \y_dffe_Q_EN_LUT4_O.O ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:625.8-625.11" *)
  wire \y_dffe_Q_EN_LUT4_O.TA1 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:626.8-626.11" *)
  wire \y_dffe_Q_EN_LUT4_O.TA2 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:617.8-617.11" *)
  wire \y_dffe_Q_EN_LUT4_O.TAB ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:627.8-627.11" *)
  wire \y_dffe_Q_EN_LUT4_O.TB1 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:628.8-628.11" *)
  wire \y_dffe_Q_EN_LUT4_O.TB2 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:619.8-619.11" *)
  wire \y_dffe_Q_EN_LUT4_O.TBS ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:615.8-615.11" *)
  wire \y_dffe_Q_EN_LUT4_O.TSL ;
  wire y_dffe_Q_EN_LUT4_O_I0;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \y_dffe_Q_EN_LUT4_O_I0_LUT3_O.I0 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \y_dffe_Q_EN_LUT4_O_I0_LUT3_O.I1 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \y_dffe_Q_EN_LUT4_O_I0_LUT3_O.I2 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \y_dffe_Q_EN_LUT4_O_I0_LUT3_O.O ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \y_dffe_Q_EN_LUT4_O_I0_LUT3_O.XA1 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \y_dffe_Q_EN_LUT4_O_I0_LUT3_O.XA2 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \y_dffe_Q_EN_LUT4_O_I0_LUT3_O.XAB ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \y_dffe_Q_EN_LUT4_O_I0_LUT3_O.XB1 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \y_dffe_Q_EN_LUT4_O_I0_LUT3_O.XB2 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \y_dffe_Q_EN_LUT4_O_I0_LUT3_O.XSL ;
  wire y_dffe_Q_EN_LUT4_O_I0_LUT3_O_I2;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \y_dffe_Q_EN_LUT4_O_I0_LUT3_O_I2_LUT3_O.I0 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \y_dffe_Q_EN_LUT4_O_I0_LUT3_O_I2_LUT3_O.I1 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \y_dffe_Q_EN_LUT4_O_I0_LUT3_O_I2_LUT3_O.I2 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \y_dffe_Q_EN_LUT4_O_I0_LUT3_O_I2_LUT3_O.O ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \y_dffe_Q_EN_LUT4_O_I0_LUT3_O_I2_LUT3_O.XA1 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \y_dffe_Q_EN_LUT4_O_I0_LUT3_O_I2_LUT3_O.XA2 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \y_dffe_Q_EN_LUT4_O_I0_LUT3_O_I2_LUT3_O.XAB ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \y_dffe_Q_EN_LUT4_O_I0_LUT3_O_I2_LUT3_O.XB1 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \y_dffe_Q_EN_LUT4_O_I0_LUT3_O_I2_LUT3_O.XB2 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \y_dffe_Q_EN_LUT4_O_I0_LUT3_O_I2_LUT3_O.XSL ;
  (* src = "/home/raghavendra/qorc-sdk/fpga-examples/fsm3/fsm.v:30.5-30.22|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:309.21-309.23" *)
  wire y_dffe_Q_EN_LUT4_O_I1;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:629.8-629.11" *)
  wire \y_dffe_Q_EN_LUT4_O_I1_LUT4_O.BA1 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:630.8-630.11" *)
  wire \y_dffe_Q_EN_LUT4_O_I1_LUT4_O.BA2 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:618.8-618.11" *)
  wire \y_dffe_Q_EN_LUT4_O_I1_LUT4_O.BAB ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:631.8-631.11" *)
  wire \y_dffe_Q_EN_LUT4_O_I1_LUT4_O.BB1 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:632.8-632.11" *)
  wire \y_dffe_Q_EN_LUT4_O_I1_LUT4_O.BB2 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:616.8-616.11" *)
  wire \y_dffe_Q_EN_LUT4_O_I1_LUT4_O.BSL ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:607.10-607.12" *)
  wire \y_dffe_Q_EN_LUT4_O_I1_LUT4_O.I0 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:608.10-608.12" *)
  wire \y_dffe_Q_EN_LUT4_O_I1_LUT4_O.I1 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:609.10-609.12" *)
  wire \y_dffe_Q_EN_LUT4_O_I1_LUT4_O.I2 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:610.10-610.12" *)
  wire \y_dffe_Q_EN_LUT4_O_I1_LUT4_O.I3 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:606.10-606.11" *)
  wire \y_dffe_Q_EN_LUT4_O_I1_LUT4_O.O ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:625.8-625.11" *)
  wire \y_dffe_Q_EN_LUT4_O_I1_LUT4_O.TA1 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:626.8-626.11" *)
  wire \y_dffe_Q_EN_LUT4_O_I1_LUT4_O.TA2 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:617.8-617.11" *)
  wire \y_dffe_Q_EN_LUT4_O_I1_LUT4_O.TAB ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:627.8-627.11" *)
  wire \y_dffe_Q_EN_LUT4_O_I1_LUT4_O.TB1 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:628.8-628.11" *)
  wire \y_dffe_Q_EN_LUT4_O_I1_LUT4_O.TB2 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:619.8-619.11" *)
  wire \y_dffe_Q_EN_LUT4_O_I1_LUT4_O.TBS ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:615.8-615.11" *)
  wire \y_dffe_Q_EN_LUT4_O_I1_LUT4_O.TSL ;
  wire y_dffe_Q_EN_LUT4_O_I1_LUT4_O_I3;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \y_dffe_Q_EN_LUT4_O_I1_LUT4_O_I3_LUT3_O.I0 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \y_dffe_Q_EN_LUT4_O_I1_LUT4_O_I3_LUT3_O.I1 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \y_dffe_Q_EN_LUT4_O_I1_LUT4_O_I3_LUT3_O.I2 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \y_dffe_Q_EN_LUT4_O_I1_LUT4_O_I3_LUT3_O.O ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \y_dffe_Q_EN_LUT4_O_I1_LUT4_O_I3_LUT3_O.XA1 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \y_dffe_Q_EN_LUT4_O_I1_LUT4_O_I3_LUT3_O.XA2 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \y_dffe_Q_EN_LUT4_O_I1_LUT4_O_I3_LUT3_O.XAB ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \y_dffe_Q_EN_LUT4_O_I1_LUT4_O_I3_LUT3_O.XB1 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \y_dffe_Q_EN_LUT4_O_I1_LUT4_O_I3_LUT3_O.XB2 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \y_dffe_Q_EN_LUT4_O_I1_LUT4_O_I3_LUT3_O.XSL ;
  (* src = "/home/raghavendra/qorc-sdk/fpga-examples/fsm3/fsm.v:30.5-30.22|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:309.21-309.23" *)
  wire y_dffe_Q_EN_LUT4_O_I2;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \y_dffe_Q_EN_LUT4_O_I2_LUT3_O.I0 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \y_dffe_Q_EN_LUT4_O_I2_LUT3_O.I1 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \y_dffe_Q_EN_LUT4_O_I2_LUT3_O.I2 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \y_dffe_Q_EN_LUT4_O_I2_LUT3_O.O ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \y_dffe_Q_EN_LUT4_O_I2_LUT3_O.XA1 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \y_dffe_Q_EN_LUT4_O_I2_LUT3_O.XA2 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \y_dffe_Q_EN_LUT4_O_I2_LUT3_O.XAB ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \y_dffe_Q_EN_LUT4_O_I2_LUT3_O.XB1 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \y_dffe_Q_EN_LUT4_O_I2_LUT3_O.XB2 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \y_dffe_Q_EN_LUT4_O_I2_LUT3_O.XSL ;
  wire y_dffe_Q_EN_LUT4_O_I3;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:629.8-629.11" *)
  wire \y_dffe_Q_EN_LUT4_O_I3_LUT4_O.BA1 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:630.8-630.11" *)
  wire \y_dffe_Q_EN_LUT4_O_I3_LUT4_O.BA2 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:618.8-618.11" *)
  wire \y_dffe_Q_EN_LUT4_O_I3_LUT4_O.BAB ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:631.8-631.11" *)
  wire \y_dffe_Q_EN_LUT4_O_I3_LUT4_O.BB1 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:632.8-632.11" *)
  wire \y_dffe_Q_EN_LUT4_O_I3_LUT4_O.BB2 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:616.8-616.11" *)
  wire \y_dffe_Q_EN_LUT4_O_I3_LUT4_O.BSL ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:607.10-607.12" *)
  wire \y_dffe_Q_EN_LUT4_O_I3_LUT4_O.I0 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:608.10-608.12" *)
  wire \y_dffe_Q_EN_LUT4_O_I3_LUT4_O.I1 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:609.10-609.12" *)
  wire \y_dffe_Q_EN_LUT4_O_I3_LUT4_O.I2 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:610.10-610.12" *)
  wire \y_dffe_Q_EN_LUT4_O_I3_LUT4_O.I3 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:606.10-606.11" *)
  wire \y_dffe_Q_EN_LUT4_O_I3_LUT4_O.O ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:625.8-625.11" *)
  wire \y_dffe_Q_EN_LUT4_O_I3_LUT4_O.TA1 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:626.8-626.11" *)
  wire \y_dffe_Q_EN_LUT4_O_I3_LUT4_O.TA2 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:617.8-617.11" *)
  wire \y_dffe_Q_EN_LUT4_O_I3_LUT4_O.TAB ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:627.8-627.11" *)
  wire \y_dffe_Q_EN_LUT4_O_I3_LUT4_O.TB1 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:628.8-628.11" *)
  wire \y_dffe_Q_EN_LUT4_O_I3_LUT4_O.TB2 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:619.8-619.11" *)
  wire \y_dffe_Q_EN_LUT4_O_I3_LUT4_O.TBS ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:615.8-615.11" *)
  wire \y_dffe_Q_EN_LUT4_O_I3_LUT4_O.TSL ;
  wire y_dffe_Q_EN_LUT4_O_I3_LUT4_O_I1;
  wire y_dffe_Q_EN_LUT4_O_I3_LUT4_O_I2;
  wire y_dffe_Q_EN_LUT4_O_I3_LUT4_O_I3;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \y_dffe_Q_EN_LUT4_O_I3_LUT4_O_I3_LUT2_O.I0 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \y_dffe_Q_EN_LUT4_O_I3_LUT4_O_I3_LUT2_O.I1 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \y_dffe_Q_EN_LUT4_O_I3_LUT4_O_I3_LUT2_O.O ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \y_dffe_Q_EN_LUT4_O_I3_LUT4_O_I3_LUT2_O.XA1 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \y_dffe_Q_EN_LUT4_O_I3_LUT4_O_I3_LUT2_O.XA2 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \y_dffe_Q_EN_LUT4_O_I3_LUT4_O_I3_LUT2_O.XAB ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \y_dffe_Q_EN_LUT4_O_I3_LUT4_O_I3_LUT2_O.XB1 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \y_dffe_Q_EN_LUT4_O_I3_LUT4_O_I3_LUT2_O.XB2 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \y_dffe_Q_EN_LUT4_O_I3_LUT4_O_I3_LUT2_O.XSL ;
  wire y_dffe_Q_EN_LUT4_O_I3_LUT4_O_I3_LUT2_O_I1;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \y_dffe_Q_EN_LUT4_O_I3_LUT4_O_I3_LUT2_O_I1_LUT3_O.I0 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \y_dffe_Q_EN_LUT4_O_I3_LUT4_O_I3_LUT2_O_I1_LUT3_O.I1 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \y_dffe_Q_EN_LUT4_O_I3_LUT4_O_I3_LUT2_O_I1_LUT3_O.I2 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \y_dffe_Q_EN_LUT4_O_I3_LUT4_O_I3_LUT2_O_I1_LUT3_O.O ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \y_dffe_Q_EN_LUT4_O_I3_LUT4_O_I3_LUT2_O_I1_LUT3_O.XA1 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \y_dffe_Q_EN_LUT4_O_I3_LUT4_O_I3_LUT2_O_I1_LUT3_O.XA2 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \y_dffe_Q_EN_LUT4_O_I3_LUT4_O_I3_LUT2_O_I1_LUT3_O.XAB ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \y_dffe_Q_EN_LUT4_O_I3_LUT4_O_I3_LUT2_O_I1_LUT3_O.XB1 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \y_dffe_Q_EN_LUT4_O_I3_LUT4_O_I3_LUT2_O_I1_LUT3_O.XB2 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \y_dffe_Q_EN_LUT4_O_I3_LUT4_O_I3_LUT2_O_I1_LUT3_O.XSL ;
  (* src = "/home/raghavendra/qorc-sdk/fpga-examples/fsm3/fsm.v:28.9-28.17|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:316.27-316.69|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:271.12-271.34" *)
  wire y_dffe_Q_EN_LUT4_O_I3_LUT4_O_I3_LUT2_O_I1_LUT3_O_I2;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \y_dffe_Q_EN_LUT4_O_I3_LUT4_O_I3_LUT2_O_I1_LUT3_O_I2_LUT2_O.I0 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \y_dffe_Q_EN_LUT4_O_I3_LUT4_O_I3_LUT2_O_I1_LUT3_O_I2_LUT2_O.I1 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \y_dffe_Q_EN_LUT4_O_I3_LUT4_O_I3_LUT2_O_I1_LUT3_O_I2_LUT2_O.O ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \y_dffe_Q_EN_LUT4_O_I3_LUT4_O_I3_LUT2_O_I1_LUT3_O_I2_LUT2_O.XA1 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \y_dffe_Q_EN_LUT4_O_I3_LUT4_O_I3_LUT2_O_I1_LUT3_O_I2_LUT2_O.XA2 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \y_dffe_Q_EN_LUT4_O_I3_LUT4_O_I3_LUT2_O_I1_LUT3_O_I2_LUT2_O.XAB ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \y_dffe_Q_EN_LUT4_O_I3_LUT4_O_I3_LUT2_O_I1_LUT3_O_I2_LUT2_O.XB1 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \y_dffe_Q_EN_LUT4_O_I3_LUT4_O_I3_LUT2_O_I1_LUT3_O_I2_LUT2_O.XB2 ;
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \y_dffe_Q_EN_LUT4_O_I3_LUT4_O_I3_LUT2_O_I1_LUT3_O_I2_LUT2_O.XSL ;
  (* module_not_derived = 32'd1 *)
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:81.9-88.8" *)
  BIDIR_CELL #(
    .DS(1'h0),
    .ESEL(1'h1),
    .FIXHOLD(1'h0),
    .OSEL(1'h1),
    .WPD(1'h0)
  ) _30_ (
    .I_DAT(),
    .I_EN(1'h0),
    .\I_PAD_$inp (),
    .O_DAT(_00_),
    .O_EN(1'h1),
    .\O_PAD_$out (a)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:81.9-88.8" *)
  BIDIR_CELL #(
    .DS(1'h0),
    .ESEL(1'h1),
    .FIXHOLD(1'h0),
    .OSEL(1'h1),
    .WPD(1'h0)
  ) _31_ (
    .I_DAT(),
    .I_EN(1'h0),
    .\I_PAD_$inp (),
    .O_DAT(1'h0),
    .O_EN(1'h1),
    .\O_PAD_$out (b)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:81.9-88.8" *)
  BIDIR_CELL #(
    .DS(1'h0),
    .ESEL(1'h1),
    .FIXHOLD(1'h0),
    .OSEL(1'h1),
    .WPD(1'h0)
  ) _32_ (
    .I_DAT(),
    .I_EN(1'h0),
    .\I_PAD_$inp (),
    .O_DAT(led),
    .O_EN(1'h1),
    .\O_PAD_$out (blinkled)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:81.9-88.8" *)
  BIDIR_CELL #(
    .DS(1'h0),
    .ESEL(1'h1),
    .FIXHOLD(1'h0),
    .OSEL(1'h1),
    .WPD(1'h0)
  ) _33_ (
    .I_DAT(),
    .I_EN(1'h0),
    .\I_PAD_$inp (),
    .O_DAT(_01_),
    .O_EN(1'h1),
    .\O_PAD_$out (c)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:81.9-88.8" *)
  BIDIR_CELL #(
    .DS(1'h0),
    .ESEL(1'h1),
    .FIXHOLD(1'h0),
    .OSEL(1'h1),
    .WPD(1'h0)
  ) _34_ (
    .I_DAT(),
    .I_EN(1'h0),
    .\I_PAD_$inp (),
    .O_DAT(_02_),
    .O_EN(1'h1),
    .\O_PAD_$out (d)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:81.9-88.8" *)
  BIDIR_CELL #(
    .DS(1'h0),
    .ESEL(1'h1),
    .FIXHOLD(1'h0),
    .OSEL(1'h1),
    .WPD(1'h0)
  ) _35_ (
    .I_DAT(),
    .I_EN(1'h0),
    .\I_PAD_$inp (),
    .O_DAT(_03_),
    .O_EN(1'h1),
    .\O_PAD_$out (e)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:81.9-88.8" *)
  BIDIR_CELL #(
    .DS(1'h0),
    .ESEL(1'h1),
    .FIXHOLD(1'h0),
    .OSEL(1'h1),
    .WPD(1'h0)
  ) _36_ (
    .I_DAT(),
    .I_EN(1'h0),
    .\I_PAD_$inp (),
    .O_DAT(_04_),
    .O_EN(1'h1),
    .\O_PAD_$out (f)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:81.9-88.8" *)
  BIDIR_CELL #(
    .DS(1'h0),
    .ESEL(1'h1),
    .FIXHOLD(1'h0),
    .OSEL(1'h1),
    .WPD(1'h0)
  ) _37_ (
    .I_DAT(),
    .I_EN(1'h0),
    .\I_PAD_$inp (),
    .O_DAT(_05_),
    .O_EN(1'h1),
    .\O_PAD_$out (g)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:43.9-50.8" *)
  BIDIR_CELL #(
    .DS(1'h0),
    .ESEL(1'h1),
    .FIXHOLD(1'h0),
    .OSEL(1'h1),
    .WPD(1'h0)
  ) _38_ (
    .I_DAT(\a_dffe_Q_D_LUT2_O_I0_LUT3_O.XSL ),
    .I_EN(1'h1),
    .\I_PAD_$inp (x),
    .O_DAT(),
    .O_EN(1'h0),
    .\O_PAD_$out ()
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:81.9-88.8" *)
  BIDIR_CELL #(
    .DS(1'h0),
    .ESEL(1'h1),
    .FIXHOLD(1'h0),
    .OSEL(1'h1),
    .WPD(1'h0)
  ) _39_ (
    .I_DAT(),
    .I_EN(1'h0),
    .\I_PAD_$inp (),
    .O_DAT(_06_),
    .O_EN(1'h1),
    .\O_PAD_$out (y)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) a_dffe_Q (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(a_dffe_Q_D),
    .QEN(\delay_dff_Q_9_D_LUT2_O.XAB ),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(_00_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \a_dffe_Q_D_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h1),
    .XAB(\a_dffe_Q_D_LUT2_O.XAB ),
    .XB1(1'h1),
    .XB2(1'h1),
    .XSL(\a_dffe_Q_D_LUT2_O.XSL ),
    .XZ(a_dffe_Q_D)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h1),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \a_dffe_Q_D_LUT2_O_I0_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(q3),
    .XA2(1'h0),
    .XAB(q2),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\a_dffe_Q_D_LUT2_O_I0_LUT3_O.XSL ),
    .XZ(\a_dffe_Q_D_LUT2_O.XSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \a_dffe_Q_D_LUT2_O_I1_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(q2),
    .XAB(q1),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(q3),
    .XZ(\a_dffe_Q_D_LUT2_O.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) c_dffe_Q (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(c_dffe_Q_D),
    .QEN(\delay_dff_Q_9_D_LUT2_O.XAB ),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(_01_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \c_dffe_Q_D_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h1),
    .XAB(\a_dffe_Q_D_LUT2_O_I0_LUT3_O.XSL ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\c_dffe_Q_D_LUT2_O.XSL ),
    .XZ(c_dffe_Q_D)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) d_dffe_Q (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(a_dffe_Q_D),
    .QEN(\delay_dff_Q_9_D_LUT2_O.XAB ),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(_02_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/raghavendra/qorc-sdk/fpga-examples/fsm3/fsm.v:26.1-53.4|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) delay_dff_Q (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(1'h0),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\delay(26) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/raghavendra/qorc-sdk/fpga-examples/fsm3/fsm.v:26.1-53.4|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) delay_dff_Q_1 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(1'h0),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\delay(25) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/raghavendra/qorc-sdk/fpga-examples/fsm3/fsm.v:26.1-53.4|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) delay_dff_Q_10 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\delay_dff_Q_9_D(16) ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\delay(16) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/raghavendra/qorc-sdk/fpga-examples/fsm3/fsm.v:26.1-53.4|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) delay_dff_Q_11 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\delay_dff_Q_9_D(15) ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\delay(15) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/raghavendra/qorc-sdk/fpga-examples/fsm3/fsm.v:26.1-53.4|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) delay_dff_Q_12 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\delay_dff_Q_9_D(14) ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\delay(14) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/raghavendra/qorc-sdk/fpga-examples/fsm3/fsm.v:26.1-53.4|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) delay_dff_Q_13 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\delay_dff_Q_9_D(13) ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\delay(13) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/raghavendra/qorc-sdk/fpga-examples/fsm3/fsm.v:26.1-53.4|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) delay_dff_Q_14 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\delay_dff_Q_9_D(12) ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\delay(12) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/raghavendra/qorc-sdk/fpga-examples/fsm3/fsm.v:26.1-53.4|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) delay_dff_Q_15 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\delay_dff_Q_9_D(11) ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\delay(11) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/raghavendra/qorc-sdk/fpga-examples/fsm3/fsm.v:26.1-53.4|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) delay_dff_Q_16 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\delay_dff_Q_9_D(10) ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\delay(10) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/raghavendra/qorc-sdk/fpga-examples/fsm3/fsm.v:26.1-53.4|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) delay_dff_Q_17 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\delay_dff_Q_9_D(9) ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\delay(9) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/raghavendra/qorc-sdk/fpga-examples/fsm3/fsm.v:26.1-53.4|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) delay_dff_Q_18 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\delay_dff_Q_9_D(8) ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\delay(8) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/raghavendra/qorc-sdk/fpga-examples/fsm3/fsm.v:26.1-53.4|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) delay_dff_Q_19 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\delay_dff_Q_9_D(7) ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\delay(7) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/raghavendra/qorc-sdk/fpga-examples/fsm3/fsm.v:26.1-53.4|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) delay_dff_Q_2 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\delay_dff_Q_9_D(24) ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\delay(24) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/raghavendra/qorc-sdk/fpga-examples/fsm3/fsm.v:26.1-53.4|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) delay_dff_Q_20 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\delay_dff_Q_9_D(6) ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\delay(6) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/raghavendra/qorc-sdk/fpga-examples/fsm3/fsm.v:26.1-53.4|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) delay_dff_Q_21 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\delay_dff_Q_9_D(5) ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\delay(5) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/raghavendra/qorc-sdk/fpga-examples/fsm3/fsm.v:26.1-53.4|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) delay_dff_Q_22 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\delay_dff_Q_9_D(4) ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\delay(4) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/raghavendra/qorc-sdk/fpga-examples/fsm3/fsm.v:26.1-53.4|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) delay_dff_Q_23 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\delay_dff_Q_9_D(3) ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\delay(3) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/raghavendra/qorc-sdk/fpga-examples/fsm3/fsm.v:26.1-53.4|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) delay_dff_Q_24 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\delay_dff_Q_9_D(2) ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\delay(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/raghavendra/qorc-sdk/fpga-examples/fsm3/fsm.v:26.1-53.4|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) delay_dff_Q_25 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\delay_dff_Q_9_D(1) ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\delay(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/raghavendra/qorc-sdk/fpga-examples/fsm3/fsm.v:26.1-53.4|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) delay_dff_Q_26 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\delay_dff_Q_9_D(0) ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\delay(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/raghavendra/qorc-sdk/fpga-examples/fsm3/fsm.v:26.1-53.4|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) delay_dff_Q_3 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\delay_dff_Q_9_D(23) ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\delay(23) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/raghavendra/qorc-sdk/fpga-examples/fsm3/fsm.v:26.1-53.4|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) delay_dff_Q_4 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\delay_dff_Q_9_D(22) ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\delay(22) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/raghavendra/qorc-sdk/fpga-examples/fsm3/fsm.v:26.1-53.4|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) delay_dff_Q_5 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\delay_dff_Q_9_D(21) ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\delay(21) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/raghavendra/qorc-sdk/fpga-examples/fsm3/fsm.v:26.1-53.4|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) delay_dff_Q_6 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\delay_dff_Q_9_D(20) ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\delay(20) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/raghavendra/qorc-sdk/fpga-examples/fsm3/fsm.v:26.1-53.4|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) delay_dff_Q_7 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\delay_dff_Q_9_D(19) ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\delay(19) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/raghavendra/qorc-sdk/fpga-examples/fsm3/fsm.v:26.1-53.4|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) delay_dff_Q_8 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\delay_dff_Q_9_D(18) ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\delay(18) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/raghavendra/qorc-sdk/fpga-examples/fsm3/fsm.v:26.1-53.4|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) delay_dff_Q_9 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\delay_dff_Q_9_D(17) ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\delay(17) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \delay_dff_Q_9_D_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h1),
    .XA2(1'h0),
    .XAB(\delay_dff_Q_9_D_LUT2_O.XAB ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\delay_dff_Q_9_D_LUT2_O.XSL ),
    .XZ(\delay_dff_Q_9_D(24) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \delay_dff_Q_9_D_LUT2_O_1.t_frag  (
    .TBS(1'h1),
    .XA1(1'h1),
    .XA2(1'h0),
    .XAB(\delay_dff_Q_9_D_LUT2_O.XAB ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\delay_dff_Q_9_D_LUT2_O_1.XSL ),
    .XZ(\delay_dff_Q_9_D(23) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \delay_dff_Q_9_D_LUT2_O_10.t_frag  (
    .TBS(1'h1),
    .XA1(1'h1),
    .XA2(1'h0),
    .XAB(\delay_dff_Q_9_D_LUT2_O.XAB ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\delay_dff_Q_9_D_LUT2_O_10.XSL ),
    .XZ(\delay_dff_Q_9_D(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h1),
    .XAS2(1'h1),
    .XBS1(1'h1),
    .XBS2(1'h0)
  ) \delay_dff_Q_9_D_LUT2_O_10_I0_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(\delay(2) ),
    .XA2(\delay(2) ),
    .XAB(\delay(0) ),
    .XB1(\delay(2) ),
    .XB2(\delay(2) ),
    .XSL(\delay(1) ),
    .XZ(\delay_dff_Q_9_D_LUT2_O_10.XSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \delay_dff_Q_9_D_LUT2_O_2.t_frag  (
    .TBS(1'h1),
    .XA1(1'h1),
    .XA2(1'h0),
    .XAB(\delay_dff_Q_9_D_LUT2_O.XAB ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\delay_dff_Q_9_D_LUT2_O_2.XSL ),
    .XZ(\delay_dff_Q_9_D(22) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4" *)
  C_FRAG #(
    .BAS1(1'h1),
    .BAS2(1'h1),
    .BBS1(1'h1),
    .BBS2(1'h0),
    .TAS1(1'h1),
    .TAS2(1'h1),
    .TBS1(1'h1),
    .TBS2(1'h1)
  ) \delay_dff_Q_9_D_LUT2_O_2_I0_LUT4_O.c_frag  (
    .BA1(\delay(22) ),
    .BA2(\delay(22) ),
    .BAB(\delay(20) ),
    .BB1(\delay(22) ),
    .BB2(\delay(22) ),
    .BSL(\delay(21) ),
    .CZ(\delay_dff_Q_9_D_LUT2_O_2.XSL ),
    .TA1(\delay(22) ),
    .TA2(\delay(22) ),
    .TAB(\delay(20) ),
    .TB1(\delay(22) ),
    .TB2(\delay(22) ),
    .TBS(\delay_dff_Q_9_D_LUT2_O_2_I0_LUT4_O.TBS ),
    .TSL(\delay(21) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \delay_dff_Q_9_D_LUT2_O_3.t_frag  (
    .TBS(1'h1),
    .XA1(1'h1),
    .XA2(1'h0),
    .XAB(\delay_dff_Q_9_D_LUT2_O.XAB ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\delay_dff_Q_9_D_LUT2_O_3.XSL ),
    .XZ(\delay_dff_Q_9_D(21) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h1),
    .XAS2(1'h1),
    .XBS1(1'h1),
    .XBS2(1'h0)
  ) \delay_dff_Q_9_D_LUT2_O_3_I0_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(\delay(21) ),
    .XA2(\delay(21) ),
    .XAB(\delay_dff_Q_9_D_LUT2_O_2_I0_LUT4_O.TBS ),
    .XB1(\delay(21) ),
    .XB2(\delay(21) ),
    .XSL(\delay(20) ),
    .XZ(\delay_dff_Q_9_D_LUT2_O_3.XSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \delay_dff_Q_9_D_LUT2_O_4.t_frag  (
    .TBS(1'h1),
    .XA1(1'h1),
    .XA2(1'h0),
    .XAB(\delay_dff_Q_9_D_LUT2_O.XAB ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\delay_dff_Q_9_D_LUT2_O_4.XSL ),
    .XZ(\delay_dff_Q_9_D(18) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h1),
    .XAS2(1'h1),
    .XBS1(1'h1),
    .XBS2(1'h0)
  ) \delay_dff_Q_9_D_LUT2_O_4_I0_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(\delay(18) ),
    .XA2(\delay(18) ),
    .XAB(\delay_dff_Q_9_D_LUT2_O_4_I0_LUT3_O.XAB ),
    .XB1(\delay(18) ),
    .XB2(\delay(18) ),
    .XSL(\delay(17) ),
    .XZ(\delay_dff_Q_9_D_LUT2_O_4.XSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \delay_dff_Q_9_D_LUT2_O_5.t_frag  (
    .TBS(1'h1),
    .XA1(1'h1),
    .XA2(1'h0),
    .XAB(\delay_dff_Q_9_D_LUT2_O.XAB ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\delay_dff_Q_9_D_LUT2_O_5.XSL ),
    .XZ(\delay_dff_Q_9_D(13) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h1),
    .XAS2(1'h1),
    .XBS1(1'h0),
    .XBS2(1'h1)
  ) \delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0.t_frag  (
    .TBS(1'h1),
    .XA1(\delay_dff_Q_9_D_LUT2_O_5.XSL ),
    .XA2(\delay_dff_Q_9_D_LUT2_O_5.XSL ),
    .XAB(\delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0.XAB ),
    .XB1(1'h0),
    .XB2(\delay_dff_Q_9_D_LUT2_O_5.XSL ),
    .XSL(\delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0.XSL ),
    .XZ(delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0_O_LUT2_I1.t_frag  (
    .TBS(1'h1),
    .XA1(1'h1),
    .XA2(1'h0),
    .XAB(delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0_O),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0_O_LUT2_I1.XSL ),
    .XZ(\delay_dff_Q_9_D_LUT3_O_3_I1_LUT4_I2.TBS )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h1),
    .XBS1(1'h1),
    .XBS2(1'h1)
  ) \delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0_O_LUT2_I1_I0_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(\delay(15) ),
    .XA2(1'h0),
    .XAB(\delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0_O_LUT2_I1_I0_LUT3_O.XAB ),
    .XB1(1'h0),
    .XB2(\delay(15) ),
    .XSL(\delay(14) ),
    .XZ(\delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0_O_LUT2_I1.XSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4" *)
  C_FRAG #(
    .BAS1(1'h1),
    .BAS2(1'h1),
    .BBS1(1'h1),
    .BBS2(1'h0),
    .TAS1(1'h1),
    .TAS2(1'h1),
    .TBS1(1'h1),
    .TBS2(1'h1)
  ) \delay_dff_Q_9_D_LUT2_O_5_I0_LUT4_O.c_frag  (
    .BA1(\delay(13) ),
    .BA2(\delay(13) ),
    .BAB(\delay_dff_Q_9_D_LUT2_O_5_I0_LUT4_O.BAB ),
    .BB1(\delay(13) ),
    .BB2(\delay(13) ),
    .BSL(\delay(10) ),
    .CZ(\delay_dff_Q_9_D_LUT2_O_5.XSL ),
    .TA1(\delay(13) ),
    .TA2(\delay(13) ),
    .TAB(\delay_dff_Q_9_D_LUT2_O_5_I0_LUT4_O.BAB ),
    .TB1(\delay(13) ),
    .TB2(\delay(13) ),
    .TBS(\delay_dff_Q_9_D_LUT2_O_5_I0_LUT4_O.TBS ),
    .TSL(\delay(10) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \delay_dff_Q_9_D_LUT2_O_5_I0_LUT4_O_I2_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\delay(11) ),
    .XB1(1'h0),
    .XB2(1'h1),
    .XSL(\delay(12) ),
    .XZ(\delay_dff_Q_9_D_LUT2_O_5_I0_LUT4_O.BAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4" *)
  C_FRAG #(
    .BAS1(1'h0),
    .BAS2(1'h0),
    .BBS1(1'h0),
    .BBS2(1'h0),
    .TAS1(1'h0),
    .TAS2(1'h0),
    .TBS1(1'h0),
    .TBS2(1'h0)
  ) \delay_dff_Q_9_D_LUT2_O_5_I0_LUT4_O_I2_LUT4_I2.c_frag  (
    .BA1(1'h0),
    .BA2(1'h0),
    .BAB(\delay_dff_Q_9_D_LUT2_O_5_I0_LUT4_O.BAB ),
    .BB1(1'h0),
    .BB2(\delay(13) ),
    .BSL(\delay(10) ),
    .CZ(\delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0_O_LUT2_I1_I0_LUT3_O.XAB ),
    .TA1(1'h0),
    .TA2(1'h0),
    .TAB(\delay_dff_Q_9_D_LUT2_O_5_I0_LUT4_O.BAB ),
    .TB1(1'h0),
    .TB2(1'h0),
    .TBS(\delay_dff_Q_9_D_LUT2_O_5_I0_LUT4_O.TBS ),
    .TSL(\delay(10) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4" *)
  C_FRAG #(
    .BAS1(1'h0),
    .BAS2(1'h0),
    .BBS1(1'h0),
    .BBS2(1'h0),
    .TAS1(1'h0),
    .TAS2(1'h0),
    .TBS1(1'h0),
    .TBS2(1'h0)
  ) \delay_dff_Q_9_D_LUT2_O_5_I0_LUT4_O_I2_LUT4_I2_O_LUT4_I3.c_frag  (
    .BA1(1'h0),
    .BA2(1'h0),
    .BAB(\delay(14) ),
    .BB1(1'h0),
    .BB2(\delay(16) ),
    .BSL(\delay(15) ),
    .CZ(\delay_dff_Q_9_D_LUT2_O_4_I0_LUT3_O.XAB ),
    .TA1(1'h0),
    .TA2(1'h0),
    .TAB(\delay(14) ),
    .TB1(1'h0),
    .TB2(1'h0),
    .TBS(\delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0_O_LUT2_I1_I0_LUT3_O.XAB ),
    .TSL(\delay(15) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \delay_dff_Q_9_D_LUT2_O_6.t_frag  (
    .TBS(1'h1),
    .XA1(1'h1),
    .XA2(1'h0),
    .XAB(\delay_dff_Q_9_D_LUT2_O.XAB ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0.XAB ),
    .XZ(\delay_dff_Q_9_D(12) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4" *)
  C_FRAG #(
    .BAS1(1'h1),
    .BAS2(1'h1),
    .BBS1(1'h1),
    .BBS2(1'h0),
    .TAS1(1'h1),
    .TAS2(1'h1),
    .TBS1(1'h1),
    .TBS2(1'h1)
  ) \delay_dff_Q_9_D_LUT2_O_6_I0_LUT4_O.c_frag  (
    .BA1(\delay(12) ),
    .BA2(\delay(12) ),
    .BAB(\delay(10) ),
    .BB1(\delay(12) ),
    .BB2(\delay(12) ),
    .BSL(\delay(11) ),
    .CZ(\delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0.XAB ),
    .TA1(\delay(12) ),
    .TA2(\delay(12) ),
    .TAB(\delay(10) ),
    .TB1(\delay(12) ),
    .TB2(\delay(12) ),
    .TBS(\delay_dff_Q_9_D_LUT2_O_5_I0_LUT4_O.TBS ),
    .TSL(\delay(11) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \delay_dff_Q_9_D_LUT2_O_7.t_frag  (
    .TBS(1'h1),
    .XA1(1'h1),
    .XA2(1'h0),
    .XAB(\delay_dff_Q_9_D_LUT2_O.XAB ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\delay_dff_Q_9_D_LUT2_O_7.XSL ),
    .XZ(\delay_dff_Q_9_D(11) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h1),
    .XAS2(1'h1),
    .XBS1(1'h1),
    .XBS2(1'h0)
  ) \delay_dff_Q_9_D_LUT2_O_7_I0_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(\delay(11) ),
    .XA2(\delay(11) ),
    .XAB(\delay_dff_Q_9_D_LUT2_O_5_I0_LUT4_O.TBS ),
    .XB1(\delay(11) ),
    .XB2(\delay(11) ),
    .XSL(\delay(10) ),
    .XZ(\delay_dff_Q_9_D_LUT2_O_7.XSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \delay_dff_Q_9_D_LUT2_O_8.t_frag  (
    .TBS(1'h1),
    .XA1(1'h1),
    .XA2(1'h0),
    .XAB(\delay_dff_Q_9_D_LUT2_O.XAB ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\delay_dff_Q_9_D_LUT2_O_8.XSL ),
    .XZ(\delay_dff_Q_9_D(9) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h1),
    .XAS2(1'h1),
    .XBS1(1'h1),
    .XBS2(1'h0)
  ) \delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(\delay(9) ),
    .XA2(\delay(9) ),
    .XAB(\delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_O.XAB ),
    .XB1(\delay(9) ),
    .XB2(\delay(9) ),
    .XSL(\delay(8) ),
    .XZ(\delay_dff_Q_9_D_LUT2_O_8.XSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \delay_dff_Q_9_D_LUT2_O_9.t_frag  (
    .TBS(1'h1),
    .XA1(1'h1),
    .XA2(1'h0),
    .XAB(\delay_dff_Q_9_D_LUT2_O.XAB ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\delay_dff_Q_9_D_LUT2_O_9.XSL ),
    .XZ(\delay_dff_Q_9_D(6) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h1),
    .XAS2(1'h1),
    .XBS1(1'h1),
    .XBS2(1'h0)
  ) \delay_dff_Q_9_D_LUT2_O_9_I0_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(\delay(6) ),
    .XA2(\delay(6) ),
    .XAB(\delay_dff_Q_9_D_LUT2_O_9_I0_LUT3_O.XAB ),
    .XB1(\delay(6) ),
    .XB2(\delay(6) ),
    .XSL(\delay(5) ),
    .XZ(\delay_dff_Q_9_D_LUT2_O_9.XSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h1),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \delay_dff_Q_9_D_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(\delay(20) ),
    .XA2(\delay(20) ),
    .XAB(\delay_dff_Q_9_D_LUT2_O.XAB ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\delay_dff_Q_9_D_LUT2_O_2_I0_LUT4_O.TBS ),
    .XZ(\delay_dff_Q_9_D(20) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h1),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \delay_dff_Q_9_D_LUT3_O_1.t_frag  (
    .TBS(1'h1),
    .XA1(\delay(19) ),
    .XA2(\delay(19) ),
    .XAB(\delay_dff_Q_9_D_LUT2_O.XAB ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\delay_dff_Q_9_D_LUT3_O_1.XSL ),
    .XZ(\delay_dff_Q_9_D(19) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h1),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \delay_dff_Q_9_D_LUT3_O_10.t_frag  (
    .TBS(1'h1),
    .XA1(\delay(4) ),
    .XA2(\delay(4) ),
    .XAB(\delay_dff_Q_9_D_LUT2_O.XAB ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\delay_dff_Q_9_D_LUT3_O_10.XSL ),
    .XZ(\delay_dff_Q_9_D(4) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4" *)
  C_FRAG #(
    .BAS1(1'h0),
    .BAS2(1'h0),
    .BBS1(1'h0),
    .BBS2(1'h0),
    .TAS1(1'h0),
    .TAS2(1'h0),
    .TBS1(1'h0),
    .TBS2(1'h0)
  ) \delay_dff_Q_9_D_LUT3_O_10_I1_LUT4_O.c_frag  (
    .BA1(1'h0),
    .BA2(1'h0),
    .BAB(\delay(1) ),
    .BB1(1'h0),
    .BB2(\delay(3) ),
    .BSL(\delay(2) ),
    .CZ(\delay_dff_Q_9_D_LUT3_O_10.XSL ),
    .TA1(1'h0),
    .TA2(1'h0),
    .TAB(\delay(1) ),
    .TB1(1'h0),
    .TB2(1'h0),
    .TBS(\delay(0) ),
    .TSL(\delay(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h1),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \delay_dff_Q_9_D_LUT3_O_11.t_frag  (
    .TBS(1'h1),
    .XA1(\delay(3) ),
    .XA2(\delay(3) ),
    .XAB(\delay_dff_Q_9_D_LUT2_O.XAB ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\delay_dff_Q_9_D_LUT3_O_11.XSL ),
    .XZ(\delay_dff_Q_9_D(3) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \delay_dff_Q_9_D_LUT3_O_11_I1_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\delay(0) ),
    .XB1(1'h0),
    .XB2(\delay(2) ),
    .XSL(\delay(1) ),
    .XZ(\delay_dff_Q_9_D_LUT3_O_11.XSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h1),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \delay_dff_Q_9_D_LUT3_O_12.t_frag  (
    .TBS(1'h1),
    .XA1(\delay(1) ),
    .XA2(\delay(1) ),
    .XAB(\delay_dff_Q_9_D_LUT2_O.XAB ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\delay(0) ),
    .XZ(\delay_dff_Q_9_D(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h1),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \delay_dff_Q_9_D_LUT3_O_13.t_frag  (
    .TBS(1'h1),
    .XA1(\delay(0) ),
    .XA2(1'h0),
    .XAB(\delay_dff_Q_9_D_LUT3_O_13.XAB ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\delay_dff_Q_9_D_LUT3_O_13.XSL ),
    .XZ(\delay_dff_Q_9_D(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h1),
    .XAS2(1'h1),
    .XBS1(1'h1),
    .XBS2(1'h0)
  ) \delay_dff_Q_9_D_LUT3_O_13_I2_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(\delay_dff_Q_9_D_LUT2_O.XSL ),
    .XA2(\delay_dff_Q_9_D_LUT2_O.XSL ),
    .XAB(\delay_dff_Q_9_D_LUT2_O_1.XSL ),
    .XB1(\delay_dff_Q_9_D_LUT2_O.XSL ),
    .XB2(1'h0),
    .XSL(\delay_dff_Q_9_D_LUT3_O_13_I2_LUT3_O.XSL ),
    .XZ(\delay_dff_Q_9_D_LUT3_O_13.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \delay_dff_Q_9_D_LUT3_O_1_I1_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\delay_dff_Q_9_D_LUT2_O_4_I0_LUT3_O.XAB ),
    .XB1(1'h0),
    .XB2(\delay(18) ),
    .XSL(\delay(17) ),
    .XZ(\delay_dff_Q_9_D_LUT3_O_1.XSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4" *)
  C_FRAG #(
    .BAS1(1'h0),
    .BAS2(1'h0),
    .BBS1(1'h0),
    .BBS2(1'h0),
    .TAS1(1'h0),
    .TAS2(1'h0),
    .TBS1(1'h0),
    .TBS2(1'h0)
  ) \delay_dff_Q_9_D_LUT3_O_1_I1_LUT4_I3.c_frag  (
    .BA1(1'h0),
    .BA2(\delay(21) ),
    .BAB(\delay(19) ),
    .BB1(\delay(21) ),
    .BB2(1'h0),
    .BSL(\delay(20) ),
    .CZ(\y_dffe_Q_EN_LUT4_O_I3_LUT4_O.BSL ),
    .TA1(1'h0),
    .TA2(\delay(21) ),
    .TAB(\delay(19) ),
    .TB1(1'h0),
    .TB2(\delay(21) ),
    .TBS(\delay_dff_Q_9_D_LUT3_O_1.XSL ),
    .TSL(\delay(20) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h1),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \delay_dff_Q_9_D_LUT3_O_2.t_frag  (
    .TBS(1'h1),
    .XA1(\delay(17) ),
    .XA2(\delay(17) ),
    .XAB(\delay_dff_Q_9_D_LUT2_O.XAB ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\delay_dff_Q_9_D_LUT2_O_4_I0_LUT3_O.XAB ),
    .XZ(\delay_dff_Q_9_D(17) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h1),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \delay_dff_Q_9_D_LUT3_O_3.t_frag  (
    .TBS(1'h1),
    .XA1(\delay(16) ),
    .XA2(\delay(16) ),
    .XAB(\delay_dff_Q_9_D_LUT2_O.XAB ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\delay_dff_Q_9_D_LUT3_O_3.XSL ),
    .XZ(\delay_dff_Q_9_D(16) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \delay_dff_Q_9_D_LUT3_O_3_I1_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\delay_dff_Q_9_D_LUT3_O_3_I1_LUT2_O.XAB ),
    .XB1(1'h0),
    .XB2(1'h1),
    .XSL(\delay(15) ),
    .XZ(\delay_dff_Q_9_D_LUT3_O_3.XSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4" *)
  C_FRAG #(
    .BAS1(1'h0),
    .BAS2(1'h0),
    .BBS1(1'h0),
    .BBS2(1'h1),
    .TAS1(1'h0),
    .TAS2(1'h1),
    .TBS1(1'h1),
    .TBS2(1'h1)
  ) \delay_dff_Q_9_D_LUT3_O_3_I1_LUT4_I2.c_frag  (
    .BA1(\delay(17) ),
    .BA2(\delay(17) ),
    .BAB(\delay_dff_Q_9_D_LUT3_O_3.XSL ),
    .BB1(\delay(17) ),
    .BB2(\delay(17) ),
    .BSL(\delay(16) ),
    .CZ(\y_dffe_Q_EN_LUT4_O_I3_LUT4_O.BAB ),
    .TA1(\delay(17) ),
    .TA2(1'h0),
    .TAB(\delay_dff_Q_9_D_LUT3_O_3.XSL ),
    .TB1(1'h0),
    .TB2(\delay(17) ),
    .TBS(\delay_dff_Q_9_D_LUT3_O_3_I1_LUT4_I2.TBS ),
    .TSL(\delay(16) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h1),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \delay_dff_Q_9_D_LUT3_O_4.t_frag  (
    .TBS(1'h1),
    .XA1(\delay(15) ),
    .XA2(\delay(15) ),
    .XAB(\delay_dff_Q_9_D_LUT2_O.XAB ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\delay_dff_Q_9_D_LUT3_O_3_I1_LUT2_O.XAB ),
    .XZ(\delay_dff_Q_9_D(15) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \delay_dff_Q_9_D_LUT3_O_4_I1_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0_O_LUT2_I1_I0_LUT3_O.XAB ),
    .XB1(1'h0),
    .XB2(1'h1),
    .XSL(\delay(14) ),
    .XZ(\delay_dff_Q_9_D_LUT3_O_3_I1_LUT2_O.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h1),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \delay_dff_Q_9_D_LUT3_O_5.t_frag  (
    .TBS(1'h1),
    .XA1(\delay(14) ),
    .XA2(\delay(14) ),
    .XAB(\delay_dff_Q_9_D_LUT2_O.XAB ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0_O_LUT2_I1_I0_LUT3_O.XAB ),
    .XZ(\delay_dff_Q_9_D(14) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h1),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \delay_dff_Q_9_D_LUT3_O_6.t_frag  (
    .TBS(1'h1),
    .XA1(\delay(10) ),
    .XA2(\delay(10) ),
    .XAB(\delay_dff_Q_9_D_LUT2_O.XAB ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\delay_dff_Q_9_D_LUT2_O_5_I0_LUT4_O.TBS ),
    .XZ(\delay_dff_Q_9_D(10) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h1),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \delay_dff_Q_9_D_LUT3_O_7.t_frag  (
    .TBS(1'h1),
    .XA1(\delay(8) ),
    .XA2(\delay(8) ),
    .XAB(\delay_dff_Q_9_D_LUT2_O.XAB ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_O.XAB ),
    .XZ(\delay_dff_Q_9_D(8) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \delay_dff_Q_9_D_LUT3_O_7_I1_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\delay_dff_Q_9_D_LUT3_O_7_I1_LUT2_O.XAB ),
    .XB1(1'h0),
    .XB2(1'h1),
    .XSL(\delay(7) ),
    .XZ(\delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_O.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4" *)
  C_FRAG #(
    .BAS1(1'h0),
    .BAS2(1'h1),
    .BBS1(1'h1),
    .BBS2(1'h1),
    .TAS1(1'h0),
    .TAS2(1'h0),
    .TBS1(1'h0),
    .TBS2(1'h0)
  ) \delay_dff_Q_9_D_LUT3_O_7_I1_LUT4_I2.c_frag  (
    .BA1(\delay(9) ),
    .BA2(1'h0),
    .BAB(\delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_O.XAB ),
    .BB1(1'h0),
    .BB2(\delay(9) ),
    .BSL(\delay(8) ),
    .CZ(\delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0.XSL ),
    .TA1(1'h0),
    .TA2(1'h0),
    .TAB(\delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_O.XAB ),
    .TB1(1'h0),
    .TB2(1'h0),
    .TBS(\delay_dff_Q_9_D_LUT3_O_7_I1_LUT4_I2.TBS ),
    .TSL(\delay(8) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \delay_dff_Q_9_D_LUT3_O_7_I1_LUT4_I2_I3_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\delay(10) ),
    .XB1(1'h0),
    .XB2(1'h1),
    .XSL(\delay(11) ),
    .XZ(\delay_dff_Q_9_D_LUT3_O_7_I1_LUT4_I2.TBS )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h1),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \delay_dff_Q_9_D_LUT3_O_8.t_frag  (
    .TBS(1'h1),
    .XA1(\delay(7) ),
    .XA2(\delay(7) ),
    .XAB(\delay_dff_Q_9_D_LUT2_O.XAB ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\delay_dff_Q_9_D_LUT3_O_7_I1_LUT2_O.XAB ),
    .XZ(\delay_dff_Q_9_D(7) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4" *)
  C_FRAG #(
    .BAS1(1'h0),
    .BAS2(1'h0),
    .BBS1(1'h0),
    .BBS2(1'h0),
    .TAS1(1'h0),
    .TAS2(1'h0),
    .TBS1(1'h0),
    .TBS2(1'h0)
  ) \delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_I3.c_frag  (
    .BA1(1'h0),
    .BA2(1'h0),
    .BAB(\delay(7) ),
    .BB1(1'h0),
    .BB2(\delay(9) ),
    .BSL(\delay(8) ),
    .CZ(\delay_dff_Q_9_D_LUT2_O_5_I0_LUT4_O.TBS ),
    .TA1(1'h0),
    .TA2(1'h0),
    .TAB(\delay(7) ),
    .TB1(1'h0),
    .TB2(1'h0),
    .TBS(\delay_dff_Q_9_D_LUT3_O_7_I1_LUT2_O.XAB ),
    .TSL(\delay(8) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4" *)
  C_FRAG #(
    .BAS1(1'h0),
    .BAS2(1'h0),
    .BBS1(1'h0),
    .BBS2(1'h0),
    .TAS1(1'h0),
    .TAS2(1'h0),
    .TBS1(1'h0),
    .TBS2(1'h0)
  ) \delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_O.c_frag  (
    .BA1(1'h0),
    .BA2(1'h0),
    .BAB(\delay(4) ),
    .BB1(1'h0),
    .BB2(\delay(6) ),
    .BSL(\delay(5) ),
    .CZ(\delay_dff_Q_9_D_LUT3_O_7_I1_LUT2_O.XAB ),
    .TA1(1'h0),
    .TA2(1'h0),
    .TAB(\delay(4) ),
    .TB1(1'h0),
    .TB2(1'h0),
    .TBS(\delay_dff_Q_9_D_LUT3_O_10.XSL ),
    .TSL(\delay(5) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h1),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \delay_dff_Q_9_D_LUT3_O_9.t_frag  (
    .TBS(1'h1),
    .XA1(\delay(5) ),
    .XA2(\delay(5) ),
    .XAB(\delay_dff_Q_9_D_LUT2_O.XAB ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\delay_dff_Q_9_D_LUT2_O_9_I0_LUT3_O.XAB ),
    .XZ(\delay_dff_Q_9_D(5) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \delay_dff_Q_9_D_LUT3_O_9_I1_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\delay_dff_Q_9_D_LUT3_O_10.XSL ),
    .XB1(1'h0),
    .XB2(1'h1),
    .XSL(\delay(4) ),
    .XZ(\delay_dff_Q_9_D_LUT2_O_9_I0_LUT3_O.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4" *)
  C_FRAG #(
    .BAS1(1'h0),
    .BAS2(1'h0),
    .BBS1(1'h0),
    .BBS2(1'h0),
    .TAS1(1'h0),
    .TAS2(1'h0),
    .TBS1(1'h0),
    .TBS2(1'h0)
  ) \delay_dff_Q_9_D_LUT3_O_I1_LUT4_O.c_frag  (
    .BA1(1'h0),
    .BA2(1'h0),
    .BAB(\delay(17) ),
    .BB1(1'h0),
    .BB2(\delay(19) ),
    .BSL(\delay(18) ),
    .CZ(\delay_dff_Q_9_D_LUT2_O_2_I0_LUT4_O.TBS ),
    .TA1(1'h0),
    .TA2(1'h0),
    .TAB(\delay(17) ),
    .TB1(1'h0),
    .TB2(1'h0),
    .TBS(\delay_dff_Q_9_D_LUT2_O_4_I0_LUT3_O.XAB ),
    .TSL(\delay(18) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) e_dffe_Q (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(e_dffe_Q_D),
    .QEN(\delay_dff_Q_9_D_LUT2_O.XAB ),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(_03_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4" *)
  C_FRAG #(
    .BAS1(1'h1),
    .BAS2(1'h0),
    .BBS1(1'h0),
    .BBS2(1'h0),
    .TAS1(1'h1),
    .TAS2(1'h0),
    .TBS1(1'h0),
    .TBS2(1'h0)
  ) \e_dffe_Q_D_LUT4_O.c_frag  (
    .BA1(q2),
    .BA2(1'h0),
    .BAB(\a_dffe_Q_D_LUT2_O_I0_LUT3_O.XSL ),
    .BB1(1'h0),
    .BB2(1'h0),
    .BSL(q3),
    .CZ(e_dffe_Q_D),
    .TA1(q2),
    .TA2(q2),
    .TAB(\a_dffe_Q_D_LUT2_O_I0_LUT3_O.XSL ),
    .TB1(q2),
    .TB2(q2),
    .TBS(q1),
    .TSL(q3)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) f_dffe_Q (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(f_dffe_Q_D),
    .QEN(\delay_dff_Q_9_D_LUT2_O.XAB ),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(_04_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h1),
    .XBS1(1'h1),
    .XBS2(1'h1)
  ) \f_dffe_Q_D_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(\a_dffe_Q_D_LUT2_O.XSL ),
    .XA2(1'h0),
    .XAB(\f_dffe_Q_D_LUT3_O.XAB ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\f_dffe_Q_D_LUT3_O.XSL ),
    .XZ(f_dffe_Q_D)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \f_dffe_Q_D_LUT3_O_I1_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(q3),
    .XA2(1'h0),
    .XAB(\a_dffe_Q_D_LUT2_O_I0_LUT3_O.XSL ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(q1),
    .XZ(\f_dffe_Q_D_LUT3_O.XSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \f_dffe_Q_D_LUT3_O_I2_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(q2),
    .XA2(1'h0),
    .XAB(q3),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(q1),
    .XZ(\f_dffe_Q_D_LUT3_O.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) g_dffe_Q (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(g_dffe_Q_D),
    .QEN(\delay_dff_Q_9_D_LUT2_O.XAB ),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(_05_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4" *)
  C_FRAG #(
    .BAS1(1'h1),
    .BAS2(1'h0),
    .BBS1(1'h1),
    .BBS2(1'h1),
    .TAS1(1'h1),
    .TAS2(1'h0),
    .TBS1(1'h1),
    .TBS2(1'h0)
  ) \g_dffe_Q_D_LUT4_O.c_frag  (
    .BA1(q2),
    .BA2(1'h0),
    .BAB(q1),
    .BB1(q2),
    .BB2(q2),
    .BSL(q3),
    .CZ(g_dffe_Q_D),
    .TA1(q2),
    .TA2(q2),
    .TAB(q1),
    .TB1(q2),
    .TB2(1'h0),
    .TBS(\a_dffe_Q_D_LUT2_O_I0_LUT3_O.XSL ),
    .TSL(q3)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:28.63-28.99|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:485.10-490.4" *)
  F_FRAG \led_LUT1_I0.f_frag  (
    .F1(1'h1),
    .F2(1'h0),
    .FS(led),
    .FZ(led_dffe_Q_D)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) led_dffe_Q (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(led_dffe_Q_D),
    .QEN(\delay_dff_Q_9_D_LUT2_O.XAB ),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(led)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) q1_dffe_Q (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(q1_dffe_Q_D),
    .QEN(\delay_dff_Q_9_D_LUT2_O.XAB ),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(q1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \q1_dffe_Q_D_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\a_dffe_Q_D_LUT2_O.XAB ),
    .XB1(1'h0),
    .XB2(1'h1),
    .XSL(\a_dffe_Q_D_LUT2_O_I0_LUT3_O.XSL ),
    .XZ(q1_dffe_Q_D)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) q2_dffe_Q (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\c_dffe_Q_D_LUT2_O.XSL ),
    .QEN(\delay_dff_Q_9_D_LUT2_O.XAB ),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(q2)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h1),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \q2_dffe_Q_D_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(\f_dffe_Q_D_LUT3_O.XAB ),
    .XA2(1'h0),
    .XAB(q2),
    .XB1(\f_dffe_Q_D_LUT3_O.XAB ),
    .XB2(\f_dffe_Q_D_LUT3_O.XAB ),
    .XSL(\f_dffe_Q_D_LUT3_O.XSL ),
    .XZ(\c_dffe_Q_D_LUT2_O.XSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) q3_dffe_Q (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(q3_dffe_Q_D),
    .QEN(\delay_dff_Q_9_D_LUT2_O.XAB ),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(q3)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4" *)
  C_FRAG #(
    .BAS1(1'h1),
    .BAS2(1'h0),
    .BBS1(1'h0),
    .BBS2(1'h0),
    .TAS1(1'h1),
    .TAS2(1'h0),
    .TBS1(1'h0),
    .TBS2(1'h0)
  ) \q3_dffe_Q_D_LUT4_O.c_frag  (
    .BA1(q2),
    .BA2(1'h0),
    .BAB(\a_dffe_Q_D_LUT2_O_I0_LUT3_O.XSL ),
    .BB1(1'h0),
    .BB2(1'h0),
    .BSL(q3),
    .CZ(q3_dffe_Q_D),
    .TA1(q2),
    .TA2(q2),
    .TAB(\a_dffe_Q_D_LUT2_O_I0_LUT3_O.XSL ),
    .TB1(q2),
    .TB2(1'h0),
    .TBS(q1),
    .TSL(q3)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/raghavendra/qorc-sdk/fpga-examples/fsm3/fsm.v:11.25-11.63|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:1015.12-1060.4" *)
  ASSP u_qlal4s3b_cell_macro (
    .Device_ID(16'h0000),
    .FB_Busy(1'h0),
    .FB_Int_Clr(8'h00),
    .FB_PKfbData(32'd0),
    .FB_PKfbEOF(1'h0),
    .FB_PKfbOverflow(_07_),
    .FB_PKfbPush(4'h0),
    .FB_PKfbSOF(1'h0),
    .FB_Start(_08_),
    .FB_msg_out(4'h0),
    .SDMA_Active(_09_),
    .SDMA_Done(_10_),
    .SDMA_Req(4'h0),
    .SDMA_Sreq(4'h0),
    .SPIm_PEnable(1'h0),
    .SPIm_PReady(_11_),
    .SPIm_PSlvErr(_12_),
    .SPIm_PWdata(32'd0),
    .SPIm_PWrite(1'h0),
    .SPIm_Paddr(16'h0000),
    .SPIm_Prdata(_13_),
    .Sensor_Int(_14_),
    .Sys_Clk0(clk),
    .Sys_Clk0_Rst(_15_),
    .Sys_Clk1(_16_),
    .Sys_Clk1_Rst(_17_),
    .Sys_PKfb_Clk(1'h0),
    .Sys_PKfb_Rst(_18_),
    .Sys_PSel(1'h0),
    .Sys_Pclk(_19_),
    .Sys_Pclk_Rst(_20_),
    .TimeStamp(_21_),
    .WB_CLK(1'h0),
    .WB_RST(_22_),
    .WBs_ACK(1'h0),
    .WBs_ADR(_23_),
    .WBs_BYTE_STB(_24_),
    .WBs_CYC(_25_),
    .WBs_RD(_26_),
    .WBs_RD_DAT(32'd0),
    .WBs_STB(_27_),
    .WBs_WE(_28_),
    .WBs_WR_DAT(_29_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) y_dffe_Q (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(y_dffe_Q_D),
    .QEN(\delay_dff_Q_9_D_LUT2_O.XAB ),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(_06_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:28.63-28.99|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:485.10-490.4" *)
  F_FRAG \y_dffe_Q_D_LUT1_O.f_frag  (
    .F1(1'h1),
    .F2(1'h0),
    .FS(q1_dffe_Q_D),
    .FZ(y_dffe_Q_D)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4" *)
  C_FRAG #(
    .BAS1(1'h1),
    .BAS2(1'h0),
    .BBS1(1'h0),
    .BBS2(1'h0),
    .TAS1(1'h1),
    .TAS2(1'h0),
    .TBS1(1'h1),
    .TBS2(1'h0)
  ) \y_dffe_Q_EN_LUT4_O.c_frag  (
    .BA1(1'h0),
    .BA2(\delay_dff_Q_9_D_LUT3_O_13.XSL ),
    .BAB(\delay_dff_Q_9_D_LUT2_O_1.XSL ),
    .BB1(\delay_dff_Q_9_D_LUT3_O_13.XSL ),
    .BB2(\delay_dff_Q_9_D_LUT3_O_13.XSL ),
    .BSL(\delay_dff_Q_9_D_LUT2_O.XSL ),
    .CZ(\delay_dff_Q_9_D_LUT2_O.XAB ),
    .TA1(1'h0),
    .TA2(\delay_dff_Q_9_D_LUT3_O_13.XSL ),
    .TAB(\delay_dff_Q_9_D_LUT2_O_1.XSL ),
    .TB1(1'h0),
    .TB2(\delay_dff_Q_9_D_LUT3_O_13.XSL ),
    .TBS(\delay_dff_Q_9_D_LUT3_O_13_I2_LUT3_O.XSL ),
    .TSL(\delay_dff_Q_9_D_LUT2_O.XSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h1),
    .XBS1(1'h1),
    .XBS2(1'h1)
  ) \y_dffe_Q_EN_LUT4_O_I0_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(\delay(26) ),
    .XA2(1'h0),
    .XAB(\y_dffe_Q_EN_LUT4_O_I0_LUT3_O.XAB ),
    .XB1(1'h0),
    .XB2(\delay(26) ),
    .XSL(\delay(25) ),
    .XZ(\delay_dff_Q_9_D_LUT3_O_13.XSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \y_dffe_Q_EN_LUT4_O_I0_LUT3_O_I2_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\delay(22) ),
    .XB1(1'h0),
    .XB2(\delay(24) ),
    .XSL(\delay(23) ),
    .XZ(\y_dffe_Q_EN_LUT4_O_I0_LUT3_O.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4" *)
  C_FRAG #(
    .BAS1(1'h1),
    .BAS2(1'h1),
    .BBS1(1'h1),
    .BBS2(1'h0),
    .TAS1(1'h1),
    .TAS2(1'h1),
    .TBS1(1'h1),
    .TBS2(1'h1)
  ) \y_dffe_Q_EN_LUT4_O_I1_LUT4_O.c_frag  (
    .BA1(\delay(24) ),
    .BA2(\delay(24) ),
    .BAB(\delay(22) ),
    .BB1(\delay(24) ),
    .BB2(\delay(24) ),
    .BSL(\delay(23) ),
    .CZ(\delay_dff_Q_9_D_LUT2_O.XSL ),
    .TA1(\delay(24) ),
    .TA2(\delay(24) ),
    .TAB(\delay(22) ),
    .TB1(\delay(24) ),
    .TB2(\delay(24) ),
    .TBS(\y_dffe_Q_EN_LUT4_O_I1_LUT4_O.TBS ),
    .TSL(\delay(23) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \y_dffe_Q_EN_LUT4_O_I1_LUT4_O_I3_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\delay_dff_Q_9_D_LUT2_O_2_I0_LUT4_O.TBS ),
    .XB1(1'h0),
    .XB2(\delay(21) ),
    .XSL(\delay(20) ),
    .XZ(\y_dffe_Q_EN_LUT4_O_I1_LUT4_O.TBS )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h1),
    .XAS2(1'h1),
    .XBS1(1'h1),
    .XBS2(1'h0)
  ) \y_dffe_Q_EN_LUT4_O_I2_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(\delay(23) ),
    .XA2(\delay(23) ),
    .XAB(\y_dffe_Q_EN_LUT4_O_I1_LUT4_O.TBS ),
    .XB1(\delay(23) ),
    .XB2(\delay(23) ),
    .XSL(\delay(22) ),
    .XZ(\delay_dff_Q_9_D_LUT2_O_1.XSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4" *)
  C_FRAG #(
    .BAS1(1'h0),
    .BAS2(1'h0),
    .BBS1(1'h0),
    .BBS2(1'h0),
    .TAS1(1'h0),
    .TAS2(1'h0),
    .TBS1(1'h0),
    .TBS2(1'h0)
  ) \y_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag  (
    .BA1(\delay_dff_Q_9_D_LUT2_O_2.XSL ),
    .BA2(1'h0),
    .BAB(\y_dffe_Q_EN_LUT4_O_I3_LUT4_O.BAB ),
    .BB1(\delay_dff_Q_9_D_LUT2_O_2.XSL ),
    .BB2(1'h0),
    .BSL(\y_dffe_Q_EN_LUT4_O_I3_LUT4_O.BSL ),
    .CZ(\delay_dff_Q_9_D_LUT3_O_13_I2_LUT3_O.XSL ),
    .TA1(\delay_dff_Q_9_D_LUT2_O_2.XSL ),
    .TA2(\delay_dff_Q_9_D_LUT2_O_2.XSL ),
    .TAB(\y_dffe_Q_EN_LUT4_O_I3_LUT4_O.BAB ),
    .TB1(\delay_dff_Q_9_D_LUT2_O_2.XSL ),
    .TB2(1'h0),
    .TBS(\y_dffe_Q_EN_LUT4_O_I3_LUT4_O.TBS ),
    .TSL(\y_dffe_Q_EN_LUT4_O_I3_LUT4_O.BSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \y_dffe_Q_EN_LUT4_O_I3_LUT4_O_I3_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h1),
    .XAB(\y_dffe_Q_EN_LUT4_O_I3_LUT4_O_I3_LUT2_O.XAB ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\delay(20) ),
    .XZ(\y_dffe_Q_EN_LUT4_O_I3_LUT4_O.TBS )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h1),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \y_dffe_Q_EN_LUT4_O_I3_LUT4_O_I3_LUT2_O_I1_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(\delay(19) ),
    .XA2(1'h0),
    .XAB(\y_dffe_Q_EN_LUT4_O_I3_LUT4_O_I3_LUT2_O_I1_LUT3_O.XAB ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\delay(18) ),
    .XZ(\y_dffe_Q_EN_LUT4_O_I3_LUT4_O_I3_LUT2_O.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \y_dffe_Q_EN_LUT4_O_I3_LUT4_O_I3_LUT2_O_I1_LUT3_O_I2_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\delay(16) ),
    .XB1(1'h0),
    .XB2(1'h1),
    .XSL(\delay(17) ),
    .XZ(\y_dffe_Q_EN_LUT4_O_I3_LUT4_O_I3_LUT2_O_I1_LUT3_O.XAB )
  );
  assign \f_dffe_Q_D_LUT3_O_I1_LUT3_O.I2  = 1'h0;
  assign \f_dffe_Q_D_LUT3_O_I1_LUT3_O.XSL  = q1;
  assign \f_dffe_Q_D_LUT3_O_I1_LUT3_O.XAB  = \a_dffe_Q_D_LUT2_O_I0_LUT3_O.XSL ;
  assign \f_dffe_Q_D_LUT3_O_I1_LUT3_O.XA1  = q3;
  assign \f_dffe_Q_D_LUT3_O_I1_LUT3_O.XA2  = 1'h0;
  assign \f_dffe_Q_D_LUT3_O_I1_LUT3_O.XB1  = 1'h0;
  assign \f_dffe_Q_D_LUT3_O_I1_LUT3_O.XB2  = 1'h0;
  assign \f_dffe_Q_D_LUT3_O_I2_LUT3_O.O  = 1'h0;
  assign \f_dffe_Q_D_LUT3_O_I2_LUT3_O.I0  = 1'h0;
  assign \f_dffe_Q_D_LUT3_O_I2_LUT3_O.I1  = 1'h0;
  assign \f_dffe_Q_D_LUT3_O_I2_LUT3_O.I2  = 1'h0;
  assign \f_dffe_Q_D_LUT3_O_I2_LUT3_O.XSL  = q1;
  assign \f_dffe_Q_D_LUT3_O_I2_LUT3_O.XAB  = q3;
  assign \f_dffe_Q_D_LUT3_O_I2_LUT3_O.XA1  = q2;
  assign \f_dffe_Q_D_LUT3_O_I2_LUT3_O.XA2  = 1'h0;
  assign \f_dffe_Q_D_LUT3_O_I2_LUT3_O.XB1  = 1'h0;
  assign \f_dffe_Q_D_LUT3_O_I2_LUT3_O.XB2  = 1'h0;
  assign \y_dffe_Q_EN_LUT4_O.O  = 1'h0;
  assign \y_dffe_Q_EN_LUT4_O.I0  = 1'h0;
  assign \y_dffe_Q_EN_LUT4_O.I1  = 1'h0;
  assign \y_dffe_Q_EN_LUT4_O.I2  = 1'h0;
  assign \y_dffe_Q_EN_LUT4_O.I3  = 1'h0;
  assign \y_dffe_Q_EN_LUT4_O.TSL  = \delay_dff_Q_9_D_LUT2_O.XSL ;
  assign \y_dffe_Q_EN_LUT4_O.BSL  = \delay_dff_Q_9_D_LUT2_O.XSL ;
  assign \y_dffe_Q_EN_LUT4_O.TAB  = \delay_dff_Q_9_D_LUT2_O_1.XSL ;
  assign \y_dffe_Q_EN_LUT4_O.BAB  = \delay_dff_Q_9_D_LUT2_O_1.XSL ;
  assign \y_dffe_Q_EN_LUT4_O.TBS  = \delay_dff_Q_9_D_LUT3_O_13_I2_LUT3_O.XSL ;
  assign \y_dffe_Q_EN_LUT4_O.TA1  = 1'h0;
  assign \y_dffe_Q_EN_LUT4_O.TA2  = \delay_dff_Q_9_D_LUT3_O_13.XSL ;
  assign \y_dffe_Q_EN_LUT4_O.TB1  = 1'h0;
  assign \y_dffe_Q_EN_LUT4_O.TB2  = \delay_dff_Q_9_D_LUT3_O_13.XSL ;
  assign \y_dffe_Q_EN_LUT4_O.BA1  = 1'h0;
  assign \y_dffe_Q_EN_LUT4_O.BA2  = \delay_dff_Q_9_D_LUT3_O_13.XSL ;
  assign \y_dffe_Q_EN_LUT4_O.BB1  = \delay_dff_Q_9_D_LUT3_O_13.XSL ;
  assign \y_dffe_Q_EN_LUT4_O.BB2  = \delay_dff_Q_9_D_LUT3_O_13.XSL ;
  assign \y_dffe_Q_EN_LUT4_O_I0_LUT3_O.O  = 1'h0;
  assign \y_dffe_Q_EN_LUT4_O_I0_LUT3_O.I0  = 1'h0;
  assign \y_dffe_Q_EN_LUT4_O_I0_LUT3_O.I1  = 1'h0;
  assign \y_dffe_Q_EN_LUT4_O_I0_LUT3_O.I2  = 1'h0;
  assign \y_dffe_Q_EN_LUT4_O_I0_LUT3_O.XSL  = \delay(25) ;
  assign \y_dffe_Q_EN_LUT4_O_I0_LUT3_O.XA1  = \delay(26) ;
  assign \y_dffe_Q_EN_LUT4_O_I0_LUT3_O.XA2  = 1'h0;
  assign \y_dffe_Q_EN_LUT4_O_I0_LUT3_O.XB1  = 1'h0;
  assign \y_dffe_Q_EN_LUT4_O_I0_LUT3_O.XB2  = \delay(26) ;
  assign \e_dffe_Q_D_LUT4_O.BB2  = 1'h0;
  assign \e_dffe_Q_D_LUT4_O.BB1  = 1'h0;
  assign \e_dffe_Q_D_LUT4_O.BA2  = 1'h0;
  assign \e_dffe_Q_D_LUT4_O.BA1  = q2;
  assign \e_dffe_Q_D_LUT4_O.TB2  = q2;
  assign \e_dffe_Q_D_LUT4_O.TB1  = q2;
  assign \y_dffe_Q_EN_LUT4_O_I0_LUT3_O_I2_LUT3_O.O  = 1'h0;
  assign \y_dffe_Q_EN_LUT4_O_I0_LUT3_O_I2_LUT3_O.I0  = 1'h0;
  assign \y_dffe_Q_EN_LUT4_O_I0_LUT3_O_I2_LUT3_O.I1  = 1'h0;
  assign \y_dffe_Q_EN_LUT4_O_I0_LUT3_O_I2_LUT3_O.I2  = 1'h0;
  assign \y_dffe_Q_EN_LUT4_O_I0_LUT3_O_I2_LUT3_O.XSL  = \delay(23) ;
  assign \y_dffe_Q_EN_LUT4_O_I0_LUT3_O_I2_LUT3_O.XAB  = \delay(22) ;
  assign \y_dffe_Q_EN_LUT4_O_I0_LUT3_O_I2_LUT3_O.XA1  = 1'h0;
  assign \y_dffe_Q_EN_LUT4_O_I0_LUT3_O_I2_LUT3_O.XA2  = 1'h0;
  assign \y_dffe_Q_EN_LUT4_O_I0_LUT3_O_I2_LUT3_O.XB1  = 1'h0;
  assign \y_dffe_Q_EN_LUT4_O_I0_LUT3_O_I2_LUT3_O.XB2  = \delay(24) ;
  assign \e_dffe_Q_D_LUT4_O.TA2  = q2;
  assign \e_dffe_Q_D_LUT4_O.TA1  = q2;
  assign \e_dffe_Q_D_LUT4_O.TBS  = q1;
  assign \delay_dff_Q_9_D_LUT2_O_2.O  = 1'h0;
  assign \delay_dff_Q_9_D_LUT2_O_2.I0  = 1'h0;
  assign \delay_dff_Q_9_D_LUT2_O_2.I1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT2_O_2.XAB  = \delay_dff_Q_9_D_LUT2_O.XAB ;
  assign \delay_dff_Q_9_D_LUT2_O_2.XA1  = 1'h1;
  assign \delay_dff_Q_9_D_LUT2_O_2.XA2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT2_O_2.XB1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT2_O_2.XB2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT2_O_2_I0_LUT4_O.O  = 1'h0;
  assign \delay_dff_Q_9_D_LUT2_O_2_I0_LUT4_O.I0  = 1'h0;
  assign \delay_dff_Q_9_D_LUT2_O_2_I0_LUT4_O.I1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT2_O_2_I0_LUT4_O.I2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT2_O_2_I0_LUT4_O.I3  = 1'h0;
  assign \delay_dff_Q_9_D_LUT2_O_2_I0_LUT4_O.TSL  = \delay(21) ;
  assign \delay_dff_Q_9_D_LUT2_O_2_I0_LUT4_O.BSL  = \delay(21) ;
  assign \delay_dff_Q_9_D_LUT2_O_2_I0_LUT4_O.TAB  = \delay(20) ;
  assign \delay_dff_Q_9_D_LUT2_O_2_I0_LUT4_O.BAB  = \delay(20) ;
  assign \delay_dff_Q_9_D_LUT2_O_2_I0_LUT4_O.TA1  = \delay(22) ;
  assign \delay_dff_Q_9_D_LUT2_O_2_I0_LUT4_O.TA2  = \delay(22) ;
  assign \delay_dff_Q_9_D_LUT2_O_2_I0_LUT4_O.TB1  = \delay(22) ;
  assign \delay_dff_Q_9_D_LUT2_O_2_I0_LUT4_O.TB2  = \delay(22) ;
  assign \delay_dff_Q_9_D_LUT2_O_2_I0_LUT4_O.BA1  = \delay(22) ;
  assign \delay_dff_Q_9_D_LUT2_O_2_I0_LUT4_O.BA2  = \delay(22) ;
  assign \delay_dff_Q_9_D_LUT2_O_2_I0_LUT4_O.BB1  = \delay(22) ;
  assign \delay_dff_Q_9_D_LUT2_O_2_I0_LUT4_O.BB2  = \delay(22) ;
  assign \e_dffe_Q_D_LUT4_O.BAB  = \a_dffe_Q_D_LUT2_O_I0_LUT3_O.XSL ;
  assign \e_dffe_Q_D_LUT4_O.TAB  = \a_dffe_Q_D_LUT2_O_I0_LUT3_O.XSL ;
  assign \e_dffe_Q_D_LUT4_O.BSL  = q3;
  assign \delay_dff_Q_9_D_LUT3_O.O  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O.I0  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O.I1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O.I2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O.XSL  = \delay_dff_Q_9_D_LUT2_O_2_I0_LUT4_O.TBS ;
  assign \delay_dff_Q_9_D_LUT3_O.XAB  = \delay_dff_Q_9_D_LUT2_O.XAB ;
  assign \delay_dff_Q_9_D_LUT3_O.XA1  = \delay(20) ;
  assign \delay_dff_Q_9_D_LUT3_O.XA2  = \delay(20) ;
  assign \delay_dff_Q_9_D_LUT3_O.XB1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O.XB2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_I1_LUT4_O.O  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_I1_LUT4_O.I0  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_I1_LUT4_O.I1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_I1_LUT4_O.I2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_I1_LUT4_O.I3  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_I1_LUT4_O.TSL  = \delay(18) ;
  assign \delay_dff_Q_9_D_LUT3_O_I1_LUT4_O.BSL  = \delay(18) ;
  assign \delay_dff_Q_9_D_LUT3_O_I1_LUT4_O.TAB  = \delay(17) ;
  assign \delay_dff_Q_9_D_LUT3_O_I1_LUT4_O.BAB  = \delay(17) ;
  assign \delay_dff_Q_9_D_LUT3_O_I1_LUT4_O.TBS  = \delay_dff_Q_9_D_LUT2_O_4_I0_LUT3_O.XAB ;
  assign \delay_dff_Q_9_D_LUT3_O_I1_LUT4_O.TA1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_I1_LUT4_O.TA2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_I1_LUT4_O.TB1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_I1_LUT4_O.TB2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_I1_LUT4_O.BA1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_I1_LUT4_O.BA2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_I1_LUT4_O.BB1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_I1_LUT4_O.BB2  = \delay(19) ;
  assign \delay_dff_Q_9_D_LUT2_O_5_I0_LUT4_O_I2_LUT4_I2_O_LUT4_I3.O  = 1'h0;
  assign \delay_dff_Q_9_D_LUT2_O_5_I0_LUT4_O_I2_LUT4_I2_O_LUT4_I3.I0  = 1'h0;
  assign \delay_dff_Q_9_D_LUT2_O_5_I0_LUT4_O_I2_LUT4_I2_O_LUT4_I3.I1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT2_O_5_I0_LUT4_O_I2_LUT4_I2_O_LUT4_I3.I2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT2_O_5_I0_LUT4_O_I2_LUT4_I2_O_LUT4_I3.I3  = 1'h0;
  assign \delay_dff_Q_9_D_LUT2_O_5_I0_LUT4_O_I2_LUT4_I2_O_LUT4_I3.TSL  = \delay(15) ;
  assign \delay_dff_Q_9_D_LUT2_O_5_I0_LUT4_O_I2_LUT4_I2_O_LUT4_I3.BSL  = \delay(15) ;
  assign \delay_dff_Q_9_D_LUT2_O_5_I0_LUT4_O_I2_LUT4_I2_O_LUT4_I3.TAB  = \delay(14) ;
  assign \delay_dff_Q_9_D_LUT2_O_5_I0_LUT4_O_I2_LUT4_I2_O_LUT4_I3.BAB  = \delay(14) ;
  assign \delay_dff_Q_9_D_LUT2_O_5_I0_LUT4_O_I2_LUT4_I2_O_LUT4_I3.TBS  = \delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0_O_LUT2_I1_I0_LUT3_O.XAB ;
  assign \delay_dff_Q_9_D_LUT2_O_5_I0_LUT4_O_I2_LUT4_I2_O_LUT4_I3.TA1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT2_O_5_I0_LUT4_O_I2_LUT4_I2_O_LUT4_I3.TA2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT2_O_5_I0_LUT4_O_I2_LUT4_I2_O_LUT4_I3.TB1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT2_O_5_I0_LUT4_O_I2_LUT4_I2_O_LUT4_I3.TB2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT2_O_5_I0_LUT4_O_I2_LUT4_I2_O_LUT4_I3.BA1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT2_O_5_I0_LUT4_O_I2_LUT4_I2_O_LUT4_I3.BA2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT2_O_5_I0_LUT4_O_I2_LUT4_I2_O_LUT4_I3.BB1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT2_O_5_I0_LUT4_O_I2_LUT4_I2_O_LUT4_I3.BB2  = \delay(16) ;
  assign \delay_dff_Q_9_D_LUT2_O_5_I0_LUT4_O_I2_LUT4_I2.O  = 1'h0;
  assign \delay_dff_Q_9_D_LUT2_O_5_I0_LUT4_O_I2_LUT4_I2.I0  = 1'h0;
  assign \delay_dff_Q_9_D_LUT2_O_5_I0_LUT4_O_I2_LUT4_I2.I1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT2_O_5_I0_LUT4_O_I2_LUT4_I2.I2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT2_O_5_I0_LUT4_O_I2_LUT4_I2.I3  = 1'h0;
  assign \delay_dff_Q_9_D_LUT2_O_5_I0_LUT4_O_I2_LUT4_I2.TSL  = \delay(10) ;
  assign \delay_dff_Q_9_D_LUT2_O_5_I0_LUT4_O_I2_LUT4_I2.BSL  = \delay(10) ;
  assign \delay_dff_Q_9_D_LUT2_O_5_I0_LUT4_O_I2_LUT4_I2.TAB  = \delay_dff_Q_9_D_LUT2_O_5_I0_LUT4_O.BAB ;
  assign \delay_dff_Q_9_D_LUT2_O_5_I0_LUT4_O_I2_LUT4_I2.BAB  = \delay_dff_Q_9_D_LUT2_O_5_I0_LUT4_O.BAB ;
  assign \delay_dff_Q_9_D_LUT2_O_5_I0_LUT4_O_I2_LUT4_I2.TBS  = \delay_dff_Q_9_D_LUT2_O_5_I0_LUT4_O.TBS ;
  assign \delay_dff_Q_9_D_LUT2_O_5_I0_LUT4_O_I2_LUT4_I2.TA1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT2_O_5_I0_LUT4_O_I2_LUT4_I2.TA2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT2_O_5_I0_LUT4_O_I2_LUT4_I2.TB1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT2_O_5_I0_LUT4_O_I2_LUT4_I2.TB2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT2_O_5_I0_LUT4_O_I2_LUT4_I2.BA1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT2_O_5_I0_LUT4_O_I2_LUT4_I2.BA2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT2_O_5_I0_LUT4_O_I2_LUT4_I2.BB1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT2_O_5_I0_LUT4_O_I2_LUT4_I2.BB2  = \delay(13) ;
  assign \delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_I3.O  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_I3.I0  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_I3.I1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_I3.I2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_I3.I3  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_I3.TSL  = \delay(8) ;
  assign \delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_I3.BSL  = \delay(8) ;
  assign \delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_I3.TAB  = \delay(7) ;
  assign \delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_I3.BAB  = \delay(7) ;
  assign \delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_I3.TBS  = \delay_dff_Q_9_D_LUT3_O_7_I1_LUT2_O.XAB ;
  assign \delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_I3.TA1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_I3.TA2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_I3.TB1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_I3.TB2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_I3.BA1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_I3.BA2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_I3.BB1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_I3.BB2  = \delay(9) ;
  assign \delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_O.O  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_O.I0  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_O.I1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_O.I2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_O.I3  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_O.TSL  = \delay(5) ;
  assign \delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_O.BSL  = \delay(5) ;
  assign \delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_O.TAB  = \delay(4) ;
  assign \delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_O.BAB  = \delay(4) ;
  assign \delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_O.TBS  = \delay_dff_Q_9_D_LUT3_O_10.XSL ;
  assign \delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_O.TA1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_O.TA2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_O.TB1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_O.TB2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_O.BA1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_O.BA2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_O.BB1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_O.BB2  = \delay(6) ;
  assign \e_dffe_Q_D_LUT4_O.TSL  = q3;
  assign \e_dffe_Q_D_LUT4_O.I3  = 1'h0;
  assign \e_dffe_Q_D_LUT4_O.I2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT2_O_9.O  = 1'h0;
  assign \delay_dff_Q_9_D_LUT2_O_9.I0  = 1'h0;
  assign \delay_dff_Q_9_D_LUT2_O_9.I1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT2_O_9.XAB  = \delay_dff_Q_9_D_LUT2_O.XAB ;
  assign \delay_dff_Q_9_D_LUT2_O_9.XA1  = 1'h1;
  assign \delay_dff_Q_9_D_LUT2_O_9.XA2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT2_O_9.XB1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT2_O_9.XB2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT2_O_9_I0_LUT3_O.O  = 1'h0;
  assign \delay_dff_Q_9_D_LUT2_O_9_I0_LUT3_O.I0  = 1'h0;
  assign \delay_dff_Q_9_D_LUT2_O_9_I0_LUT3_O.I1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT2_O_9_I0_LUT3_O.I2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT2_O_9_I0_LUT3_O.XSL  = \delay(5) ;
  assign \delay_dff_Q_9_D_LUT2_O_9_I0_LUT3_O.XA1  = \delay(6) ;
  assign \delay_dff_Q_9_D_LUT2_O_9_I0_LUT3_O.XA2  = \delay(6) ;
  assign \delay_dff_Q_9_D_LUT2_O_9_I0_LUT3_O.XB1  = \delay(6) ;
  assign \delay_dff_Q_9_D_LUT2_O_9_I0_LUT3_O.XB2  = \delay(6) ;
  assign \e_dffe_Q_D_LUT4_O.I1  = 1'h0;
  assign \e_dffe_Q_D_LUT4_O.I0  = 1'h0;
  assign \e_dffe_Q_D_LUT4_O.O  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_9.O  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_9.I0  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_9.I1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_9.I2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_9.XSL  = \delay_dff_Q_9_D_LUT2_O_9_I0_LUT3_O.XAB ;
  assign \delay_dff_Q_9_D_LUT3_O_9.XAB  = \delay_dff_Q_9_D_LUT2_O.XAB ;
  assign \delay_dff_Q_9_D_LUT3_O_9.XA1  = \delay(5) ;
  assign \delay_dff_Q_9_D_LUT3_O_9.XA2  = \delay(5) ;
  assign \delay_dff_Q_9_D_LUT3_O_9.XB1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_9.XB2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_9_I1_LUT2_O.O  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_9_I1_LUT2_O.I0  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_9_I1_LUT2_O.I1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_9_I1_LUT2_O.XSL  = \delay(4) ;
  assign \delay_dff_Q_9_D_LUT3_O_9_I1_LUT2_O.XAB  = \delay_dff_Q_9_D_LUT3_O_10.XSL ;
  assign \delay_dff_Q_9_D_LUT3_O_9_I1_LUT2_O.XA1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_9_I1_LUT2_O.XA2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_9_I1_LUT2_O.XB1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_9_I1_LUT2_O.XB2  = 1'h1;
  assign \g_dffe_Q_D_LUT4_O.BB2  = q2;
  assign \g_dffe_Q_D_LUT4_O.BB1  = q2;
  assign \g_dffe_Q_D_LUT4_O.BA2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_10.O  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_10.I0  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_10.I1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_10.I2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_10.XAB  = \delay_dff_Q_9_D_LUT2_O.XAB ;
  assign \delay_dff_Q_9_D_LUT3_O_10.XA1  = \delay(4) ;
  assign \delay_dff_Q_9_D_LUT3_O_10.XA2  = \delay(4) ;
  assign \delay_dff_Q_9_D_LUT3_O_10.XB1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_10.XB2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_10_I1_LUT4_O.O  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_10_I1_LUT4_O.I0  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_10_I1_LUT4_O.I1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_10_I1_LUT4_O.I2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_10_I1_LUT4_O.I3  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_10_I1_LUT4_O.TSL  = \delay(2) ;
  assign \delay_dff_Q_9_D_LUT3_O_10_I1_LUT4_O.BSL  = \delay(2) ;
  assign \delay_dff_Q_9_D_LUT3_O_10_I1_LUT4_O.TAB  = \delay(1) ;
  assign \delay_dff_Q_9_D_LUT3_O_10_I1_LUT4_O.BAB  = \delay(1) ;
  assign \delay_dff_Q_9_D_LUT3_O_10_I1_LUT4_O.TBS  = \delay(0) ;
  assign \delay_dff_Q_9_D_LUT3_O_10_I1_LUT4_O.TA1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_10_I1_LUT4_O.TA2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_10_I1_LUT4_O.TB1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_10_I1_LUT4_O.TB2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_10_I1_LUT4_O.BA1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_10_I1_LUT4_O.BA2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_10_I1_LUT4_O.BB1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_10_I1_LUT4_O.BB2  = \delay(3) ;
  assign \g_dffe_Q_D_LUT4_O.BA1  = q2;
  assign \g_dffe_Q_D_LUT4_O.TB2  = 1'h0;
  assign \g_dffe_Q_D_LUT4_O.TB1  = q2;
  assign \delay_dff_Q_9_D_LUT3_O_11.O  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_11.I0  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_11.I1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_11.I2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_11.XAB  = \delay_dff_Q_9_D_LUT2_O.XAB ;
  assign \delay_dff_Q_9_D_LUT3_O_11.XA1  = \delay(3) ;
  assign \delay_dff_Q_9_D_LUT3_O_11.XA2  = \delay(3) ;
  assign \delay_dff_Q_9_D_LUT3_O_11.XB1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_11.XB2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_11_I1_LUT3_O.O  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_11_I1_LUT3_O.I0  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_11_I1_LUT3_O.I1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_11_I1_LUT3_O.I2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_11_I1_LUT3_O.XSL  = \delay(1) ;
  assign \delay_dff_Q_9_D_LUT3_O_11_I1_LUT3_O.XAB  = \delay(0) ;
  assign \delay_dff_Q_9_D_LUT3_O_11_I1_LUT3_O.XA1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_11_I1_LUT3_O.XA2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_11_I1_LUT3_O.XB1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_11_I1_LUT3_O.XB2  = \delay(2) ;
  assign \g_dffe_Q_D_LUT4_O.TA2  = q2;
  assign \g_dffe_Q_D_LUT4_O.TA1  = q2;
  assign \g_dffe_Q_D_LUT4_O.TBS  = \a_dffe_Q_D_LUT2_O_I0_LUT3_O.XSL ;
  assign \delay_dff_Q_9_D_LUT2_O_10.O  = 1'h0;
  assign \delay_dff_Q_9_D_LUT2_O_10.I0  = 1'h0;
  assign \delay_dff_Q_9_D_LUT2_O_10.I1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT2_O_10.XAB  = \delay_dff_Q_9_D_LUT2_O.XAB ;
  assign \delay_dff_Q_9_D_LUT2_O_10.XA1  = 1'h1;
  assign \delay_dff_Q_9_D_LUT2_O_10.XA2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT2_O_10.XB1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT2_O_10.XB2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT2_O_10_I0_LUT3_O.O  = 1'h0;
  assign \delay_dff_Q_9_D_LUT2_O_10_I0_LUT3_O.I0  = 1'h0;
  assign \delay_dff_Q_9_D_LUT2_O_10_I0_LUT3_O.I1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT2_O_10_I0_LUT3_O.I2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT2_O_10_I0_LUT3_O.XSL  = \delay(1) ;
  assign \delay_dff_Q_9_D_LUT2_O_10_I0_LUT3_O.XAB  = \delay(0) ;
  assign \delay_dff_Q_9_D_LUT2_O_10_I0_LUT3_O.XA1  = \delay(2) ;
  assign \delay_dff_Q_9_D_LUT2_O_10_I0_LUT3_O.XA2  = \delay(2) ;
  assign \delay_dff_Q_9_D_LUT2_O_10_I0_LUT3_O.XB1  = \delay(2) ;
  assign \delay_dff_Q_9_D_LUT2_O_10_I0_LUT3_O.XB2  = \delay(2) ;
  assign \g_dffe_Q_D_LUT4_O.BAB  = q1;
  assign \g_dffe_Q_D_LUT4_O.TAB  = q1;
  assign \g_dffe_Q_D_LUT4_O.BSL  = q3;
  assign \delay_dff_Q_9_D_LUT3_O_12.O  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_12.I0  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_12.I1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_12.I2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_12.XSL  = \delay(0) ;
  assign \delay_dff_Q_9_D_LUT3_O_12.XAB  = \delay_dff_Q_9_D_LUT2_O.XAB ;
  assign \delay_dff_Q_9_D_LUT3_O_12.XA1  = \delay(1) ;
  assign \delay_dff_Q_9_D_LUT3_O_12.XA2  = \delay(1) ;
  assign \delay_dff_Q_9_D_LUT3_O_12.XB1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_12.XB2  = 1'h0;
  assign \g_dffe_Q_D_LUT4_O.TSL  = q3;
  assign \g_dffe_Q_D_LUT4_O.I3  = 1'h0;
  assign \g_dffe_Q_D_LUT4_O.I2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_13.O  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_13.I0  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_13.I1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_13.I2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_13.XA1  = \delay(0) ;
  assign \delay_dff_Q_9_D_LUT3_O_13.XA2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_13.XB1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_13.XB2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_13_I2_LUT3_O.O  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_13_I2_LUT3_O.I0  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_13_I2_LUT3_O.I1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_13_I2_LUT3_O.I2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_13_I2_LUT3_O.XAB  = \delay_dff_Q_9_D_LUT2_O_1.XSL ;
  assign \delay_dff_Q_9_D_LUT3_O_13_I2_LUT3_O.XA1  = \delay_dff_Q_9_D_LUT2_O.XSL ;
  assign \delay_dff_Q_9_D_LUT3_O_13_I2_LUT3_O.XA2  = \delay_dff_Q_9_D_LUT2_O.XSL ;
  assign \delay_dff_Q_9_D_LUT3_O_13_I2_LUT3_O.XB1  = \delay_dff_Q_9_D_LUT2_O.XSL ;
  assign \delay_dff_Q_9_D_LUT3_O_13_I2_LUT3_O.XB2  = 1'h0;
  assign \y_dffe_Q_EN_LUT4_O_I1_LUT4_O.O  = 1'h0;
  assign \y_dffe_Q_EN_LUT4_O_I1_LUT4_O.I0  = 1'h0;
  assign \y_dffe_Q_EN_LUT4_O_I1_LUT4_O.I1  = 1'h0;
  assign \y_dffe_Q_EN_LUT4_O_I1_LUT4_O.I2  = 1'h0;
  assign \y_dffe_Q_EN_LUT4_O_I1_LUT4_O.I3  = 1'h0;
  assign \y_dffe_Q_EN_LUT4_O_I1_LUT4_O.TSL  = \delay(23) ;
  assign \y_dffe_Q_EN_LUT4_O_I1_LUT4_O.BSL  = \delay(23) ;
  assign \y_dffe_Q_EN_LUT4_O_I1_LUT4_O.TAB  = \delay(22) ;
  assign \y_dffe_Q_EN_LUT4_O_I1_LUT4_O.BAB  = \delay(22) ;
  assign \y_dffe_Q_EN_LUT4_O_I1_LUT4_O.TA1  = \delay(24) ;
  assign \y_dffe_Q_EN_LUT4_O_I1_LUT4_O.TA2  = \delay(24) ;
  assign \y_dffe_Q_EN_LUT4_O_I1_LUT4_O.TB1  = \delay(24) ;
  assign \y_dffe_Q_EN_LUT4_O_I1_LUT4_O.TB2  = \delay(24) ;
  assign \y_dffe_Q_EN_LUT4_O_I1_LUT4_O.BA1  = \delay(24) ;
  assign \y_dffe_Q_EN_LUT4_O_I1_LUT4_O.BA2  = \delay(24) ;
  assign \y_dffe_Q_EN_LUT4_O_I1_LUT4_O.BB1  = \delay(24) ;
  assign \y_dffe_Q_EN_LUT4_O_I1_LUT4_O.BB2  = \delay(24) ;
  assign \g_dffe_Q_D_LUT4_O.I1  = 1'h0;
  assign \g_dffe_Q_D_LUT4_O.I0  = 1'h0;
  assign \g_dffe_Q_D_LUT4_O.O  = 1'h0;
  assign \delay_dff_Q_9_D_LUT2_O.O  = 1'h0;
  assign \delay_dff_Q_9_D_LUT2_O.I0  = 1'h0;
  assign \delay_dff_Q_9_D_LUT2_O.I1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT2_O.XA1  = 1'h1;
  assign \delay_dff_Q_9_D_LUT2_O.XA2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT2_O.XB1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT2_O.XB2  = 1'h0;
  assign \q1_dffe_Q_D_LUT2_O.XB2  = 1'h1;
  assign \a_dffe_Q_D_LUT2_O_I1_LUT3_O.O  = 1'h0;
  assign \a_dffe_Q_D_LUT2_O_I1_LUT3_O.I0  = 1'h0;
  assign \delay_dff_Q_9_D_LUT2_O_1.O  = 1'h0;
  assign \delay_dff_Q_9_D_LUT2_O_1.I0  = 1'h0;
  assign \delay_dff_Q_9_D_LUT2_O_1.I1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT2_O_1.XAB  = \delay_dff_Q_9_D_LUT2_O.XAB ;
  assign \delay_dff_Q_9_D_LUT2_O_1.XA1  = 1'h1;
  assign \delay_dff_Q_9_D_LUT2_O_1.XA2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT2_O_1.XB1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT2_O_1.XB2  = 1'h0;
  assign \y_dffe_Q_EN_LUT4_O_I2_LUT3_O.O  = 1'h0;
  assign \y_dffe_Q_EN_LUT4_O_I2_LUT3_O.I0  = 1'h0;
  assign \y_dffe_Q_EN_LUT4_O_I2_LUT3_O.I1  = 1'h0;
  assign \y_dffe_Q_EN_LUT4_O_I2_LUT3_O.I2  = 1'h0;
  assign \y_dffe_Q_EN_LUT4_O_I2_LUT3_O.XSL  = \delay(22) ;
  assign \y_dffe_Q_EN_LUT4_O_I2_LUT3_O.XAB  = \y_dffe_Q_EN_LUT4_O_I1_LUT4_O.TBS ;
  assign \y_dffe_Q_EN_LUT4_O_I2_LUT3_O.XA1  = \delay(23) ;
  assign \y_dffe_Q_EN_LUT4_O_I2_LUT3_O.XA2  = \delay(23) ;
  assign \y_dffe_Q_EN_LUT4_O_I2_LUT3_O.XB1  = \delay(23) ;
  assign \y_dffe_Q_EN_LUT4_O_I2_LUT3_O.XB2  = \delay(23) ;
  assign \y_dffe_Q_EN_LUT4_O_I1_LUT4_O_I3_LUT3_O.O  = 1'h0;
  assign \y_dffe_Q_EN_LUT4_O_I1_LUT4_O_I3_LUT3_O.I0  = 1'h0;
  assign \y_dffe_Q_EN_LUT4_O_I1_LUT4_O_I3_LUT3_O.I1  = 1'h0;
  assign \y_dffe_Q_EN_LUT4_O_I1_LUT4_O_I3_LUT3_O.I2  = 1'h0;
  assign \y_dffe_Q_EN_LUT4_O_I1_LUT4_O_I3_LUT3_O.XSL  = \delay(20) ;
  assign \y_dffe_Q_EN_LUT4_O_I1_LUT4_O_I3_LUT3_O.XAB  = \delay_dff_Q_9_D_LUT2_O_2_I0_LUT4_O.TBS ;
  assign \y_dffe_Q_EN_LUT4_O_I1_LUT4_O_I3_LUT3_O.XA1  = 1'h0;
  assign \y_dffe_Q_EN_LUT4_O_I1_LUT4_O_I3_LUT3_O.XA2  = 1'h0;
  assign \y_dffe_Q_EN_LUT4_O_I1_LUT4_O_I3_LUT3_O.XB1  = 1'h0;
  assign \y_dffe_Q_EN_LUT4_O_I1_LUT4_O_I3_LUT3_O.XB2  = \delay(21) ;
  assign \y_dffe_Q_EN_LUT4_O_I3_LUT4_O.O  = 1'h0;
  assign \y_dffe_Q_EN_LUT4_O_I3_LUT4_O.I0  = 1'h0;
  assign \y_dffe_Q_EN_LUT4_O_I3_LUT4_O.I1  = 1'h0;
  assign \y_dffe_Q_EN_LUT4_O_I3_LUT4_O.I2  = 1'h0;
  assign \y_dffe_Q_EN_LUT4_O_I3_LUT4_O.I3  = 1'h0;
  assign \y_dffe_Q_EN_LUT4_O_I3_LUT4_O.TSL  = \y_dffe_Q_EN_LUT4_O_I3_LUT4_O.BSL ;
  assign \y_dffe_Q_EN_LUT4_O_I3_LUT4_O.TAB  = \y_dffe_Q_EN_LUT4_O_I3_LUT4_O.BAB ;
  assign \y_dffe_Q_EN_LUT4_O_I3_LUT4_O.TA1  = \delay_dff_Q_9_D_LUT2_O_2.XSL ;
  assign \y_dffe_Q_EN_LUT4_O_I3_LUT4_O.TA2  = \delay_dff_Q_9_D_LUT2_O_2.XSL ;
  assign \y_dffe_Q_EN_LUT4_O_I3_LUT4_O.TB1  = \delay_dff_Q_9_D_LUT2_O_2.XSL ;
  assign \y_dffe_Q_EN_LUT4_O_I3_LUT4_O.TB2  = 1'h0;
  assign \y_dffe_Q_EN_LUT4_O_I3_LUT4_O.BA1  = \delay_dff_Q_9_D_LUT2_O_2.XSL ;
  assign \y_dffe_Q_EN_LUT4_O_I3_LUT4_O.BA2  = 1'h0;
  assign \y_dffe_Q_EN_LUT4_O_I3_LUT4_O.BB1  = \delay_dff_Q_9_D_LUT2_O_2.XSL ;
  assign \y_dffe_Q_EN_LUT4_O_I3_LUT4_O.BB2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_1_I1_LUT4_I3.O  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_1_I1_LUT4_I3.I0  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_1_I1_LUT4_I3.I1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_1_I1_LUT4_I3.I2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_1_I1_LUT4_I3.I3  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_1_I1_LUT4_I3.TSL  = \delay(20) ;
  assign \delay_dff_Q_9_D_LUT3_O_1_I1_LUT4_I3.BSL  = \delay(20) ;
  assign \delay_dff_Q_9_D_LUT3_O_1_I1_LUT4_I3.TAB  = \delay(19) ;
  assign \delay_dff_Q_9_D_LUT3_O_1_I1_LUT4_I3.BAB  = \delay(19) ;
  assign \delay_dff_Q_9_D_LUT3_O_1_I1_LUT4_I3.TBS  = \delay_dff_Q_9_D_LUT3_O_1.XSL ;
  assign \delay_dff_Q_9_D_LUT3_O_1_I1_LUT4_I3.TA1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_1_I1_LUT4_I3.TA2  = \delay(21) ;
  assign \delay_dff_Q_9_D_LUT3_O_1_I1_LUT4_I3.TB1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_1_I1_LUT4_I3.TB2  = \delay(21) ;
  assign \delay_dff_Q_9_D_LUT3_O_1_I1_LUT4_I3.BA1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_1_I1_LUT4_I3.BA2  = \delay(21) ;
  assign \delay_dff_Q_9_D_LUT3_O_1_I1_LUT4_I3.BB1  = \delay(21) ;
  assign \delay_dff_Q_9_D_LUT3_O_1_I1_LUT4_I3.BB2  = 1'h0;
  assign \a_dffe_Q_D_LUT2_O_I1_LUT3_O.I1  = 1'h0;
  assign \a_dffe_Q_D_LUT2_O_I1_LUT3_O.I2  = 1'h0;
  assign \a_dffe_Q_D_LUT2_O_I1_LUT3_O.XSL  = q3;
  assign \delay_dff_Q_9_D_LUT2_O_3.O  = 1'h0;
  assign \delay_dff_Q_9_D_LUT2_O_3.I0  = 1'h0;
  assign \delay_dff_Q_9_D_LUT2_O_3.I1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT2_O_3.XAB  = \delay_dff_Q_9_D_LUT2_O.XAB ;
  assign \delay_dff_Q_9_D_LUT2_O_3.XA1  = 1'h1;
  assign \delay_dff_Q_9_D_LUT2_O_3.XA2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT2_O_3.XB1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT2_O_3.XB2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT2_O_3_I0_LUT3_O.O  = 1'h0;
  assign \delay_dff_Q_9_D_LUT2_O_3_I0_LUT3_O.I0  = 1'h0;
  assign \delay_dff_Q_9_D_LUT2_O_3_I0_LUT3_O.I1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT2_O_3_I0_LUT3_O.I2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT2_O_3_I0_LUT3_O.XSL  = \delay(20) ;
  assign \delay_dff_Q_9_D_LUT2_O_3_I0_LUT3_O.XAB  = \delay_dff_Q_9_D_LUT2_O_2_I0_LUT4_O.TBS ;
  assign \delay_dff_Q_9_D_LUT2_O_3_I0_LUT3_O.XA1  = \delay(21) ;
  assign \delay_dff_Q_9_D_LUT2_O_3_I0_LUT3_O.XA2  = \delay(21) ;
  assign \delay_dff_Q_9_D_LUT2_O_3_I0_LUT3_O.XB1  = \delay(21) ;
  assign \delay_dff_Q_9_D_LUT2_O_3_I0_LUT3_O.XB2  = \delay(21) ;
  assign \delay_dff_Q_9_D_LUT3_O_3_I1_LUT4_I2.O  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_3_I1_LUT4_I2.I0  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_3_I1_LUT4_I2.I1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_3_I1_LUT4_I2.I2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_3_I1_LUT4_I2.I3  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_3_I1_LUT4_I2.TSL  = \delay(16) ;
  assign \delay_dff_Q_9_D_LUT3_O_3_I1_LUT4_I2.BSL  = \delay(16) ;
  assign \delay_dff_Q_9_D_LUT3_O_3_I1_LUT4_I2.TAB  = \delay_dff_Q_9_D_LUT3_O_3.XSL ;
  assign \delay_dff_Q_9_D_LUT3_O_3_I1_LUT4_I2.BAB  = \delay_dff_Q_9_D_LUT3_O_3.XSL ;
  assign \delay_dff_Q_9_D_LUT3_O_3_I1_LUT4_I2.TA1  = \delay(17) ;
  assign \delay_dff_Q_9_D_LUT3_O_3_I1_LUT4_I2.TA2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_3_I1_LUT4_I2.TB1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_3_I1_LUT4_I2.TB2  = \delay(17) ;
  assign \delay_dff_Q_9_D_LUT3_O_3_I1_LUT4_I2.BA1  = \delay(17) ;
  assign \delay_dff_Q_9_D_LUT3_O_3_I1_LUT4_I2.BA2  = \delay(17) ;
  assign \delay_dff_Q_9_D_LUT3_O_3_I1_LUT4_I2.BB1  = \delay(17) ;
  assign \delay_dff_Q_9_D_LUT3_O_3_I1_LUT4_I2.BB2  = \delay(17) ;
  assign \delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0_O_LUT2_I1.O  = 1'h0;
  assign \delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0_O_LUT2_I1.I0  = 1'h0;
  assign \delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0_O_LUT2_I1.I1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0_O_LUT2_I1.XAB  = delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0_O;
  assign \delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0_O_LUT2_I1.XA1  = 1'h1;
  assign \delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0_O_LUT2_I1.XA2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0_O_LUT2_I1.XB1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0_O_LUT2_I1.XB2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0.O  = 1'h0;
  assign \delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0.I0  = 1'h0;
  assign \delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0.I1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0.I2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0.XA1  = \delay_dff_Q_9_D_LUT2_O_5.XSL ;
  assign \delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0.XA2  = \delay_dff_Q_9_D_LUT2_O_5.XSL ;
  assign \delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0.XB1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0.XB2  = \delay_dff_Q_9_D_LUT2_O_5.XSL ;
  assign \delay_dff_Q_9_D_LUT3_O_7_I1_LUT4_I2.O  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_7_I1_LUT4_I2.I0  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_7_I1_LUT4_I2.I1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_7_I1_LUT4_I2.I2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_7_I1_LUT4_I2.I3  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_7_I1_LUT4_I2.TSL  = \delay(8) ;
  assign \delay_dff_Q_9_D_LUT3_O_7_I1_LUT4_I2.BSL  = \delay(8) ;
  assign \delay_dff_Q_9_D_LUT3_O_7_I1_LUT4_I2.TAB  = \delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_O.XAB ;
  assign \delay_dff_Q_9_D_LUT3_O_7_I1_LUT4_I2.BAB  = \delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_O.XAB ;
  assign \delay_dff_Q_9_D_LUT3_O_7_I1_LUT4_I2.TA1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_7_I1_LUT4_I2.TA2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_7_I1_LUT4_I2.TB1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_7_I1_LUT4_I2.TB2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_7_I1_LUT4_I2.BA1  = \delay(9) ;
  assign \delay_dff_Q_9_D_LUT3_O_7_I1_LUT4_I2.BA2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_7_I1_LUT4_I2.BB1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_7_I1_LUT4_I2.BB2  = \delay(9) ;
  assign \a_dffe_Q_D_LUT2_O_I1_LUT3_O.XAB  = q1;
  assign \a_dffe_Q_D_LUT2_O_I1_LUT3_O.XA1  = 1'h0;
  assign \a_dffe_Q_D_LUT2_O_I1_LUT3_O.XA2  = q2;
  assign \delay_dff_Q_9_D_LUT2_O_8.O  = 1'h0;
  assign \delay_dff_Q_9_D_LUT2_O_8.I0  = 1'h0;
  assign \delay_dff_Q_9_D_LUT2_O_8.I1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT2_O_8.XAB  = \delay_dff_Q_9_D_LUT2_O.XAB ;
  assign \delay_dff_Q_9_D_LUT2_O_8.XA1  = 1'h1;
  assign \delay_dff_Q_9_D_LUT2_O_8.XA2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT2_O_8.XB1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT2_O_8.XB2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_O.O  = 1'h0;
  assign \delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_O.I0  = 1'h0;
  assign \delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_O.I1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_O.I2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_O.XSL  = \delay(8) ;
  assign \delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_O.XA1  = \delay(9) ;
  assign \delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_O.XA2  = \delay(9) ;
  assign \delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_O.XB1  = \delay(9) ;
  assign \delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_O.XB2  = \delay(9) ;
  assign \a_dffe_Q_D_LUT2_O_I1_LUT3_O.XB1  = 1'h0;
  assign \a_dffe_Q_D_LUT2_O_I1_LUT3_O.XB2  = 1'h0;
  assign \q1_dffe_Q_D_LUT2_O.XSL  = \a_dffe_Q_D_LUT2_O_I0_LUT3_O.XSL ;
  assign \delay_dff_Q_9_D_LUT3_O_7.O  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_7.I0  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_7.I1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_7.I2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_7.XSL  = \delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_O.XAB ;
  assign \delay_dff_Q_9_D_LUT3_O_7.XAB  = \delay_dff_Q_9_D_LUT2_O.XAB ;
  assign \delay_dff_Q_9_D_LUT3_O_7.XA1  = \delay(8) ;
  assign \delay_dff_Q_9_D_LUT3_O_7.XA2  = \delay(8) ;
  assign \delay_dff_Q_9_D_LUT3_O_7.XB1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_7.XB2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_7_I1_LUT2_O.O  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_7_I1_LUT2_O.I0  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_7_I1_LUT2_O.I1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_7_I1_LUT2_O.XSL  = \delay(7) ;
  assign \delay_dff_Q_9_D_LUT3_O_7_I1_LUT2_O.XA1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_7_I1_LUT2_O.XA2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_7_I1_LUT2_O.XB1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_7_I1_LUT2_O.XB2  = 1'h1;
  assign \q1_dffe_Q_D_LUT2_O.I1  = 1'h0;
  assign \q1_dffe_Q_D_LUT2_O.I0  = 1'h0;
  assign \a_dffe_Q_D_LUT2_O_I0_LUT3_O.XB2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_8.O  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_8.I0  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_8.I1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_8.I2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_8.XSL  = \delay_dff_Q_9_D_LUT3_O_7_I1_LUT2_O.XAB ;
  assign \delay_dff_Q_9_D_LUT3_O_8.XAB  = \delay_dff_Q_9_D_LUT2_O.XAB ;
  assign \delay_dff_Q_9_D_LUT3_O_8.XA1  = \delay(7) ;
  assign \delay_dff_Q_9_D_LUT3_O_8.XA2  = \delay(7) ;
  assign \delay_dff_Q_9_D_LUT3_O_8.XB1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_8.XB2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_7_I1_LUT4_I2_I3_LUT2_O.O  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_7_I1_LUT4_I2_I3_LUT2_O.I0  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_7_I1_LUT4_I2_I3_LUT2_O.I1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_7_I1_LUT4_I2_I3_LUT2_O.XSL  = \delay(11) ;
  assign \delay_dff_Q_9_D_LUT3_O_7_I1_LUT4_I2_I3_LUT2_O.XAB  = \delay(10) ;
  assign \delay_dff_Q_9_D_LUT3_O_7_I1_LUT4_I2_I3_LUT2_O.XA1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_7_I1_LUT4_I2_I3_LUT2_O.XA2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_7_I1_LUT4_I2_I3_LUT2_O.XB1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_7_I1_LUT4_I2_I3_LUT2_O.XB2  = 1'h1;
  assign \delay_dff_Q_9_D_LUT2_O_5_I0_LUT4_O.O  = 1'h0;
  assign \delay_dff_Q_9_D_LUT2_O_5_I0_LUT4_O.I0  = 1'h0;
  assign \delay_dff_Q_9_D_LUT2_O_5_I0_LUT4_O.I1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT2_O_5_I0_LUT4_O.I2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT2_O_5_I0_LUT4_O.I3  = 1'h0;
  assign \delay_dff_Q_9_D_LUT2_O_5_I0_LUT4_O.TSL  = \delay(10) ;
  assign \delay_dff_Q_9_D_LUT2_O_5_I0_LUT4_O.BSL  = \delay(10) ;
  assign \delay_dff_Q_9_D_LUT2_O_5_I0_LUT4_O.TAB  = \delay_dff_Q_9_D_LUT2_O_5_I0_LUT4_O.BAB ;
  assign \delay_dff_Q_9_D_LUT2_O_5_I0_LUT4_O.TA1  = \delay(13) ;
  assign \delay_dff_Q_9_D_LUT2_O_5_I0_LUT4_O.TA2  = \delay(13) ;
  assign \delay_dff_Q_9_D_LUT2_O_5_I0_LUT4_O.TB1  = \delay(13) ;
  assign \delay_dff_Q_9_D_LUT2_O_5_I0_LUT4_O.TB2  = \delay(13) ;
  assign \delay_dff_Q_9_D_LUT2_O_5_I0_LUT4_O.BA1  = \delay(13) ;
  assign \delay_dff_Q_9_D_LUT2_O_5_I0_LUT4_O.BA2  = \delay(13) ;
  assign \delay_dff_Q_9_D_LUT2_O_5_I0_LUT4_O.BB1  = \delay(13) ;
  assign \delay_dff_Q_9_D_LUT2_O_5_I0_LUT4_O.BB2  = \delay(13) ;
  assign \a_dffe_Q_D_LUT2_O_I0_LUT3_O.XB1  = 1'h0;
  assign \a_dffe_Q_D_LUT2_O_I0_LUT3_O.XA2  = 1'h0;
  assign \a_dffe_Q_D_LUT2_O_I0_LUT3_O.XA1  = q3;
  assign \delay_dff_Q_9_D_LUT2_O_5.O  = 1'h0;
  assign \delay_dff_Q_9_D_LUT2_O_5.I0  = 1'h0;
  assign \delay_dff_Q_9_D_LUT2_O_5.I1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT2_O_5.XAB  = \delay_dff_Q_9_D_LUT2_O.XAB ;
  assign \delay_dff_Q_9_D_LUT2_O_5.XA1  = 1'h1;
  assign \delay_dff_Q_9_D_LUT2_O_5.XA2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT2_O_5.XB1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT2_O_5.XB2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT2_O_5_I0_LUT4_O_I2_LUT2_O.O  = 1'h0;
  assign \delay_dff_Q_9_D_LUT2_O_5_I0_LUT4_O_I2_LUT2_O.I0  = 1'h0;
  assign \delay_dff_Q_9_D_LUT2_O_5_I0_LUT4_O_I2_LUT2_O.I1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT2_O_5_I0_LUT4_O_I2_LUT2_O.XSL  = \delay(12) ;
  assign \delay_dff_Q_9_D_LUT2_O_5_I0_LUT4_O_I2_LUT2_O.XAB  = \delay(11) ;
  assign \delay_dff_Q_9_D_LUT2_O_5_I0_LUT4_O_I2_LUT2_O.XA1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT2_O_5_I0_LUT4_O_I2_LUT2_O.XA2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT2_O_5_I0_LUT4_O_I2_LUT2_O.XB1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT2_O_5_I0_LUT4_O_I2_LUT2_O.XB2  = 1'h1;
  assign \delay_dff_Q_9_D_LUT2_O_6_I0_LUT4_O.O  = 1'h0;
  assign \delay_dff_Q_9_D_LUT2_O_6_I0_LUT4_O.I0  = 1'h0;
  assign \delay_dff_Q_9_D_LUT2_O_6_I0_LUT4_O.I1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT2_O_6_I0_LUT4_O.I2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT2_O_6_I0_LUT4_O.I3  = 1'h0;
  assign \delay_dff_Q_9_D_LUT2_O_6_I0_LUT4_O.TSL  = \delay(11) ;
  assign \delay_dff_Q_9_D_LUT2_O_6_I0_LUT4_O.BSL  = \delay(11) ;
  assign \delay_dff_Q_9_D_LUT2_O_6_I0_LUT4_O.TAB  = \delay(10) ;
  assign \delay_dff_Q_9_D_LUT2_O_6_I0_LUT4_O.BAB  = \delay(10) ;
  assign \delay_dff_Q_9_D_LUT2_O_6_I0_LUT4_O.TBS  = \delay_dff_Q_9_D_LUT2_O_5_I0_LUT4_O.TBS ;
  assign \delay_dff_Q_9_D_LUT2_O_6_I0_LUT4_O.TA1  = \delay(12) ;
  assign \delay_dff_Q_9_D_LUT2_O_6_I0_LUT4_O.TA2  = \delay(12) ;
  assign \delay_dff_Q_9_D_LUT2_O_6_I0_LUT4_O.TB1  = \delay(12) ;
  assign \delay_dff_Q_9_D_LUT2_O_6_I0_LUT4_O.TB2  = \delay(12) ;
  assign \delay_dff_Q_9_D_LUT2_O_6_I0_LUT4_O.BA1  = \delay(12) ;
  assign \delay_dff_Q_9_D_LUT2_O_6_I0_LUT4_O.BA2  = \delay(12) ;
  assign \delay_dff_Q_9_D_LUT2_O_6_I0_LUT4_O.BB1  = \delay(12) ;
  assign \delay_dff_Q_9_D_LUT2_O_6_I0_LUT4_O.BB2  = \delay(12) ;
  assign \a_dffe_Q_D_LUT2_O_I0_LUT3_O.XAB  = q2;
  assign \a_dffe_Q_D_LUT2_O_I0_LUT3_O.I2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT2_O_6.O  = 1'h0;
  assign \delay_dff_Q_9_D_LUT2_O_6.I0  = 1'h0;
  assign \delay_dff_Q_9_D_LUT2_O_6.I1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT2_O_6.XSL  = \delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0.XAB ;
  assign \delay_dff_Q_9_D_LUT2_O_6.XAB  = \delay_dff_Q_9_D_LUT2_O.XAB ;
  assign \delay_dff_Q_9_D_LUT2_O_6.XA1  = 1'h1;
  assign \delay_dff_Q_9_D_LUT2_O_6.XA2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT2_O_6.XB1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT2_O_6.XB2  = 1'h0;
  assign \a_dffe_Q_D_LUT2_O_I0_LUT3_O.I1  = 1'h0;
  assign \a_dffe_Q_D_LUT2_O_I0_LUT3_O.I0  = 1'h0;
  assign \a_dffe_Q_D_LUT2_O_I0_LUT3_O.O  = 1'h0;
  assign \delay_dff_Q_9_D_LUT2_O_7.O  = 1'h0;
  assign \delay_dff_Q_9_D_LUT2_O_7.I0  = 1'h0;
  assign \delay_dff_Q_9_D_LUT2_O_7.I1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT2_O_7.XAB  = \delay_dff_Q_9_D_LUT2_O.XAB ;
  assign \delay_dff_Q_9_D_LUT2_O_7.XA1  = 1'h1;
  assign \delay_dff_Q_9_D_LUT2_O_7.XA2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT2_O_7.XB1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT2_O_7.XB2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT2_O_7_I0_LUT3_O.O  = 1'h0;
  assign \delay_dff_Q_9_D_LUT2_O_7_I0_LUT3_O.I0  = 1'h0;
  assign \delay_dff_Q_9_D_LUT2_O_7_I0_LUT3_O.I1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT2_O_7_I0_LUT3_O.I2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT2_O_7_I0_LUT3_O.XSL  = \delay(10) ;
  assign \delay_dff_Q_9_D_LUT2_O_7_I0_LUT3_O.XAB  = \delay_dff_Q_9_D_LUT2_O_5_I0_LUT4_O.TBS ;
  assign \delay_dff_Q_9_D_LUT2_O_7_I0_LUT3_O.XA1  = \delay(11) ;
  assign \delay_dff_Q_9_D_LUT2_O_7_I0_LUT3_O.XA2  = \delay(11) ;
  assign \delay_dff_Q_9_D_LUT2_O_7_I0_LUT3_O.XB1  = \delay(11) ;
  assign \delay_dff_Q_9_D_LUT2_O_7_I0_LUT3_O.XB2  = \delay(11) ;
  assign \a_dffe_Q_D_LUT2_O.XB2  = 1'h1;
  assign \a_dffe_Q_D_LUT2_O.XB1  = 1'h1;
  assign \a_dffe_Q_D_LUT2_O.XA2  = 1'h1;
  assign \delay_dff_Q_9_D_LUT3_O_6.O  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_6.I0  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_6.I1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_6.I2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_6.XSL  = \delay_dff_Q_9_D_LUT2_O_5_I0_LUT4_O.TBS ;
  assign \delay_dff_Q_9_D_LUT3_O_6.XAB  = \delay_dff_Q_9_D_LUT2_O.XAB ;
  assign \delay_dff_Q_9_D_LUT3_O_6.XA1  = \delay(10) ;
  assign \delay_dff_Q_9_D_LUT3_O_6.XA2  = \delay(10) ;
  assign \delay_dff_Q_9_D_LUT3_O_6.XB1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_6.XB2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0_O_LUT2_I1_I0_LUT3_O.O  = 1'h0;
  assign \delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0_O_LUT2_I1_I0_LUT3_O.I0  = 1'h0;
  assign \delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0_O_LUT2_I1_I0_LUT3_O.I1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0_O_LUT2_I1_I0_LUT3_O.I2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0_O_LUT2_I1_I0_LUT3_O.XSL  = \delay(14) ;
  assign \delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0_O_LUT2_I1_I0_LUT3_O.XA1  = \delay(15) ;
  assign \delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0_O_LUT2_I1_I0_LUT3_O.XA2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0_O_LUT2_I1_I0_LUT3_O.XB1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0_O_LUT2_I1_I0_LUT3_O.XB2  = \delay(15) ;
  assign \y_dffe_Q_EN_LUT4_O_I3_LUT4_O_I3_LUT2_O.O  = 1'h0;
  assign \y_dffe_Q_EN_LUT4_O_I3_LUT4_O_I3_LUT2_O.I0  = 1'h0;
  assign \y_dffe_Q_EN_LUT4_O_I3_LUT4_O_I3_LUT2_O.I1  = 1'h0;
  assign \y_dffe_Q_EN_LUT4_O_I3_LUT4_O_I3_LUT2_O.XSL  = \delay(20) ;
  assign \y_dffe_Q_EN_LUT4_O_I3_LUT4_O_I3_LUT2_O.XA1  = 1'h0;
  assign \y_dffe_Q_EN_LUT4_O_I3_LUT4_O_I3_LUT2_O.XA2  = 1'h1;
  assign \y_dffe_Q_EN_LUT4_O_I3_LUT4_O_I3_LUT2_O.XB1  = 1'h0;
  assign \y_dffe_Q_EN_LUT4_O_I3_LUT4_O_I3_LUT2_O.XB2  = 1'h0;
  assign \y_dffe_Q_EN_LUT4_O_I3_LUT4_O_I3_LUT2_O_I1_LUT3_O.O  = 1'h0;
  assign \y_dffe_Q_EN_LUT4_O_I3_LUT4_O_I3_LUT2_O_I1_LUT3_O.I0  = 1'h0;
  assign \y_dffe_Q_EN_LUT4_O_I3_LUT4_O_I3_LUT2_O_I1_LUT3_O.I1  = 1'h0;
  assign \y_dffe_Q_EN_LUT4_O_I3_LUT4_O_I3_LUT2_O_I1_LUT3_O.I2  = 1'h0;
  assign \y_dffe_Q_EN_LUT4_O_I3_LUT4_O_I3_LUT2_O_I1_LUT3_O.XSL  = \delay(18) ;
  assign \y_dffe_Q_EN_LUT4_O_I3_LUT4_O_I3_LUT2_O_I1_LUT3_O.XA1  = \delay(19) ;
  assign \y_dffe_Q_EN_LUT4_O_I3_LUT4_O_I3_LUT2_O_I1_LUT3_O.XA2  = 1'h0;
  assign \y_dffe_Q_EN_LUT4_O_I3_LUT4_O_I3_LUT2_O_I1_LUT3_O.XB1  = 1'h0;
  assign \y_dffe_Q_EN_LUT4_O_I3_LUT4_O_I3_LUT2_O_I1_LUT3_O.XB2  = 1'h0;
  assign \y_dffe_Q_EN_LUT4_O_I3_LUT4_O_I3_LUT2_O_I1_LUT3_O_I2_LUT2_O.O  = 1'h0;
  assign \y_dffe_Q_EN_LUT4_O_I3_LUT4_O_I3_LUT2_O_I1_LUT3_O_I2_LUT2_O.I0  = 1'h0;
  assign \y_dffe_Q_EN_LUT4_O_I3_LUT4_O_I3_LUT2_O_I1_LUT3_O_I2_LUT2_O.I1  = 1'h0;
  assign \y_dffe_Q_EN_LUT4_O_I3_LUT4_O_I3_LUT2_O_I1_LUT3_O_I2_LUT2_O.XSL  = \delay(17) ;
  assign \y_dffe_Q_EN_LUT4_O_I3_LUT4_O_I3_LUT2_O_I1_LUT3_O_I2_LUT2_O.XAB  = \delay(16) ;
  assign \y_dffe_Q_EN_LUT4_O_I3_LUT4_O_I3_LUT2_O_I1_LUT3_O_I2_LUT2_O.XA1  = 1'h0;
  assign \y_dffe_Q_EN_LUT4_O_I3_LUT4_O_I3_LUT2_O_I1_LUT3_O_I2_LUT2_O.XA2  = 1'h0;
  assign \y_dffe_Q_EN_LUT4_O_I3_LUT4_O_I3_LUT2_O_I1_LUT3_O_I2_LUT2_O.XB1  = 1'h0;
  assign \y_dffe_Q_EN_LUT4_O_I3_LUT4_O_I3_LUT2_O_I1_LUT3_O_I2_LUT2_O.XB2  = 1'h1;
  assign \a_dffe_Q_D_LUT2_O.XA1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_3.O  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_3.I0  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_3.I1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_3.I2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_3.XAB  = \delay_dff_Q_9_D_LUT2_O.XAB ;
  assign \delay_dff_Q_9_D_LUT3_O_3.XA1  = \delay(16) ;
  assign \delay_dff_Q_9_D_LUT3_O_3.XA2  = \delay(16) ;
  assign \delay_dff_Q_9_D_LUT3_O_3.XB1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_3.XB2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_3_I1_LUT2_O.O  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_3_I1_LUT2_O.I0  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_3_I1_LUT2_O.I1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_3_I1_LUT2_O.XSL  = \delay(15) ;
  assign \delay_dff_Q_9_D_LUT3_O_3_I1_LUT2_O.XA1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_3_I1_LUT2_O.XA2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_3_I1_LUT2_O.XB1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_3_I1_LUT2_O.XB2  = 1'h1;
  assign \a_dffe_Q_D_LUT2_O.I1  = 1'h0;
  assign \a_dffe_Q_D_LUT2_O.I0  = 1'h0;
  assign \a_dffe_Q_D_LUT2_O.O  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_4.O  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_4.I0  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_4.I1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_4.I2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_4.XSL  = \delay_dff_Q_9_D_LUT3_O_3_I1_LUT2_O.XAB ;
  assign \delay_dff_Q_9_D_LUT3_O_4.XAB  = \delay_dff_Q_9_D_LUT2_O.XAB ;
  assign \delay_dff_Q_9_D_LUT3_O_4.XA1  = \delay(15) ;
  assign \delay_dff_Q_9_D_LUT3_O_4.XA2  = \delay(15) ;
  assign \delay_dff_Q_9_D_LUT3_O_4.XB1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_4.XB2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_4_I1_LUT2_O.O  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_4_I1_LUT2_O.I0  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_4_I1_LUT2_O.I1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_4_I1_LUT2_O.XSL  = \delay(14) ;
  assign \delay_dff_Q_9_D_LUT3_O_4_I1_LUT2_O.XAB  = \delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0_O_LUT2_I1_I0_LUT3_O.XAB ;
  assign \delay_dff_Q_9_D_LUT3_O_4_I1_LUT2_O.XA1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_4_I1_LUT2_O.XA2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_4_I1_LUT2_O.XB1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_4_I1_LUT2_O.XB2  = 1'h1;
  assign \q1_dffe_Q_D_LUT2_O.O  = 1'h0;
  assign \q3_dffe_Q_D_LUT4_O.O  = 1'h0;
  assign \q3_dffe_Q_D_LUT4_O.I0  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_5.O  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_5.I0  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_5.I1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_5.I2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_5.XSL  = \delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0_O_LUT2_I1_I0_LUT3_O.XAB ;
  assign \delay_dff_Q_9_D_LUT3_O_5.XAB  = \delay_dff_Q_9_D_LUT2_O.XAB ;
  assign \delay_dff_Q_9_D_LUT3_O_5.XA1  = \delay(14) ;
  assign \delay_dff_Q_9_D_LUT3_O_5.XA2  = \delay(14) ;
  assign \delay_dff_Q_9_D_LUT3_O_5.XB1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_5.XB2  = 1'h0;
  assign \q3_dffe_Q_D_LUT4_O.I1  = 1'h0;
  assign \q3_dffe_Q_D_LUT4_O.I2  = 1'h0;
  assign \q3_dffe_Q_D_LUT4_O.I3  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_1.O  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_1.I0  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_1.I1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_1.I2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_1.XAB  = \delay_dff_Q_9_D_LUT2_O.XAB ;
  assign \delay_dff_Q_9_D_LUT3_O_1.XA1  = \delay(19) ;
  assign \delay_dff_Q_9_D_LUT3_O_1.XA2  = \delay(19) ;
  assign \delay_dff_Q_9_D_LUT3_O_1.XB1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_1.XB2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_1_I1_LUT3_O.O  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_1_I1_LUT3_O.I0  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_1_I1_LUT3_O.I1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_1_I1_LUT3_O.I2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_1_I1_LUT3_O.XSL  = \delay(17) ;
  assign \delay_dff_Q_9_D_LUT3_O_1_I1_LUT3_O.XAB  = \delay_dff_Q_9_D_LUT2_O_4_I0_LUT3_O.XAB ;
  assign \delay_dff_Q_9_D_LUT3_O_1_I1_LUT3_O.XA1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_1_I1_LUT3_O.XA2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_1_I1_LUT3_O.XB1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_1_I1_LUT3_O.XB2  = \delay(18) ;
  assign \led_LUT1_I0.I0  = 1'h0;
  assign \led_LUT1_I0.O  = 1'h0;
  assign \q3_dffe_Q_D_LUT4_O.TSL  = q3;
  assign \delay_dff_Q_9_D_LUT2_O_4.O  = 1'h0;
  assign \delay_dff_Q_9_D_LUT2_O_4.I0  = 1'h0;
  assign \delay_dff_Q_9_D_LUT2_O_4.I1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT2_O_4.XAB  = \delay_dff_Q_9_D_LUT2_O.XAB ;
  assign \delay_dff_Q_9_D_LUT2_O_4.XA1  = 1'h1;
  assign \delay_dff_Q_9_D_LUT2_O_4.XA2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT2_O_4.XB1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT2_O_4.XB2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT2_O_4_I0_LUT3_O.O  = 1'h0;
  assign \delay_dff_Q_9_D_LUT2_O_4_I0_LUT3_O.I0  = 1'h0;
  assign \delay_dff_Q_9_D_LUT2_O_4_I0_LUT3_O.I1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT2_O_4_I0_LUT3_O.I2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT2_O_4_I0_LUT3_O.XSL  = \delay(17) ;
  assign \delay_dff_Q_9_D_LUT2_O_4_I0_LUT3_O.XA1  = \delay(18) ;
  assign \delay_dff_Q_9_D_LUT2_O_4_I0_LUT3_O.XA2  = \delay(18) ;
  assign \delay_dff_Q_9_D_LUT2_O_4_I0_LUT3_O.XB1  = \delay(18) ;
  assign \delay_dff_Q_9_D_LUT2_O_4_I0_LUT3_O.XB2  = \delay(18) ;
  assign \q3_dffe_Q_D_LUT4_O.BSL  = q3;
  assign \q3_dffe_Q_D_LUT4_O.TAB  = \a_dffe_Q_D_LUT2_O_I0_LUT3_O.XSL ;
  assign \q3_dffe_Q_D_LUT4_O.BAB  = \a_dffe_Q_D_LUT2_O_I0_LUT3_O.XSL ;
  assign \delay_dff_Q_9_D_LUT3_O_2.O  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_2.I0  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_2.I1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_2.I2  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_2.XSL  = \delay_dff_Q_9_D_LUT2_O_4_I0_LUT3_O.XAB ;
  assign \delay_dff_Q_9_D_LUT3_O_2.XAB  = \delay_dff_Q_9_D_LUT2_O.XAB ;
  assign \delay_dff_Q_9_D_LUT3_O_2.XA1  = \delay(17) ;
  assign \delay_dff_Q_9_D_LUT3_O_2.XA2  = \delay(17) ;
  assign \delay_dff_Q_9_D_LUT3_O_2.XB1  = 1'h0;
  assign \delay_dff_Q_9_D_LUT3_O_2.XB2  = 1'h0;
  assign \c_dffe_Q_D_LUT2_O.XB2  = 1'h0;
  assign \c_dffe_Q_D_LUT2_O.XB1  = 1'h0;
  assign \c_dffe_Q_D_LUT2_O.XA2  = 1'h1;
  assign \c_dffe_Q_D_LUT2_O.XA1  = 1'h0;
  assign \c_dffe_Q_D_LUT2_O.XAB  = \a_dffe_Q_D_LUT2_O_I0_LUT3_O.XSL ;
  assign \c_dffe_Q_D_LUT2_O.I1  = 1'h0;
  assign \c_dffe_Q_D_LUT2_O.I0  = 1'h0;
  assign \c_dffe_Q_D_LUT2_O.O  = 1'h0;
  assign \q3_dffe_Q_D_LUT4_O.TBS  = q1;
  assign \q3_dffe_Q_D_LUT4_O.TA1  = q2;
  assign \q3_dffe_Q_D_LUT4_O.TA2  = q2;
  assign \q3_dffe_Q_D_LUT4_O.TB1  = q2;
  assign \q3_dffe_Q_D_LUT4_O.TB2  = 1'h0;
  assign \q3_dffe_Q_D_LUT4_O.BA1  = q2;
  assign \q3_dffe_Q_D_LUT4_O.BA2  = 1'h0;
  assign \q3_dffe_Q_D_LUT4_O.BB1  = 1'h0;
  assign \q3_dffe_Q_D_LUT4_O.BB2  = 1'h0;
  assign \q1_dffe_Q_D_LUT2_O.XAB  = \a_dffe_Q_D_LUT2_O.XAB ;
  assign \y_dffe_Q_D_LUT1_O.I0  = 1'h0;
  assign \y_dffe_Q_D_LUT1_O.O  = 1'h0;
  assign \q1_dffe_Q_D_LUT2_O.XA1  = 1'h0;
  assign \q1_dffe_Q_D_LUT2_O.XA2  = 1'h0;
  assign \q1_dffe_Q_D_LUT2_O.XB1  = 1'h0;
  assign \q2_dffe_Q_D_LUT3_O.O  = 1'h0;
  assign \f_dffe_Q_D_LUT3_O.XB2  = 1'h0;
  assign \f_dffe_Q_D_LUT3_O.XB1  = 1'h0;
  assign \f_dffe_Q_D_LUT3_O.XA2  = 1'h0;
  assign \f_dffe_Q_D_LUT3_O.XA1  = \a_dffe_Q_D_LUT2_O.XSL ;
  assign \f_dffe_Q_D_LUT3_O.I2  = 1'h0;
  assign \f_dffe_Q_D_LUT3_O.I1  = 1'h0;
  assign \f_dffe_Q_D_LUT3_O.I0  = 1'h0;
  assign \f_dffe_Q_D_LUT3_O.O  = 1'h0;
  assign \q2_dffe_Q_D_LUT3_O.I0  = 1'h0;
  assign \q2_dffe_Q_D_LUT3_O.I1  = 1'h0;
  assign \q2_dffe_Q_D_LUT3_O.I2  = 1'h0;
  assign \q2_dffe_Q_D_LUT3_O.XSL  = \f_dffe_Q_D_LUT3_O.XSL ;
  assign \q2_dffe_Q_D_LUT3_O.XAB  = q2;
  assign \q2_dffe_Q_D_LUT3_O.XA1  = \f_dffe_Q_D_LUT3_O.XAB ;
  assign \q2_dffe_Q_D_LUT3_O.XA2  = 1'h0;
  assign \q2_dffe_Q_D_LUT3_O.XB1  = \f_dffe_Q_D_LUT3_O.XAB ;
  assign \q2_dffe_Q_D_LUT3_O.XB2  = \f_dffe_Q_D_LUT3_O.XAB ;
  assign \f_dffe_Q_D_LUT3_O_I1_LUT3_O.O  = 1'h0;
  assign \f_dffe_Q_D_LUT3_O_I1_LUT3_O.I0  = 1'h0;
  assign \f_dffe_Q_D_LUT3_O_I1_LUT3_O.I1  = 1'h0;
  assign a_dffe_Q_D_LUT2_O_I0 = \a_dffe_Q_D_LUT2_O.XSL ;
  assign a_dffe_Q_D_LUT2_O_I1 = \a_dffe_Q_D_LUT2_O.XAB ;
  assign \delay_dff_Q_9_D(25)  = 1'h0;
  assign delay_dff_Q_9_D_LUT2_O_10_I0 = \delay_dff_Q_9_D_LUT2_O_10.XSL ;
  assign delay_dff_Q_9_D_LUT2_O_2_I0 = \delay_dff_Q_9_D_LUT2_O_2.XSL ;
  assign delay_dff_Q_9_D_LUT2_O_3_I0 = \delay_dff_Q_9_D_LUT2_O_3.XSL ;
  assign delay_dff_Q_9_D_LUT2_O_4_I0 = \delay_dff_Q_9_D_LUT2_O_4.XSL ;
  assign delay_dff_Q_9_D_LUT2_O_5_I0 = \delay_dff_Q_9_D_LUT2_O_5.XSL ;
  assign delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0_O_LUT2_I1_I0 = \delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0_O_LUT2_I1.XSL ;
  assign delay_dff_Q_9_D_LUT2_O_5_I0_LUT4_O_I2 = \delay_dff_Q_9_D_LUT2_O_5_I0_LUT4_O.BAB ;
  assign delay_dff_Q_9_D_LUT2_O_5_I0_LUT4_O_I2_LUT4_I2_O = \delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0_O_LUT2_I1_I0_LUT3_O.XAB ;
  assign delay_dff_Q_9_D_LUT2_O_6_I0 = \delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0.XAB ;
  assign delay_dff_Q_9_D_LUT2_O_7_I0 = \delay_dff_Q_9_D_LUT2_O_7.XSL ;
  assign delay_dff_Q_9_D_LUT2_O_8_I0 = \delay_dff_Q_9_D_LUT2_O_8.XSL ;
  assign delay_dff_Q_9_D_LUT2_O_9_I0 = \delay_dff_Q_9_D_LUT2_O_9.XSL ;
  assign delay_dff_Q_9_D_LUT3_O_10_I1 = \delay_dff_Q_9_D_LUT3_O_10.XSL ;
  assign delay_dff_Q_9_D_LUT3_O_11_I1 = \delay_dff_Q_9_D_LUT3_O_11.XSL ;
  assign delay_dff_Q_9_D_LUT3_O_13_I2 = \delay_dff_Q_9_D_LUT3_O_13.XAB ;
  assign delay_dff_Q_9_D_LUT3_O_1_I1 = \delay_dff_Q_9_D_LUT3_O_1.XSL ;
  assign delay_dff_Q_9_D_LUT3_O_2_I1 = \delay_dff_Q_9_D_LUT2_O_4_I0_LUT3_O.XAB ;
  assign delay_dff_Q_9_D_LUT3_O_3_I1 = \delay_dff_Q_9_D_LUT3_O_3.XSL ;
  assign delay_dff_Q_9_D_LUT3_O_3_I1_LUT4_I2_I3 = \delay_dff_Q_9_D_LUT3_O_3_I1_LUT4_I2.TBS ;
  assign delay_dff_Q_9_D_LUT3_O_4_I1 = \delay_dff_Q_9_D_LUT3_O_3_I1_LUT2_O.XAB ;
  assign delay_dff_Q_9_D_LUT3_O_7_I1 = \delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_O.XAB ;
  assign delay_dff_Q_9_D_LUT3_O_7_I1_LUT4_I2_I3 = \delay_dff_Q_9_D_LUT3_O_7_I1_LUT4_I2.TBS ;
  assign delay_dff_Q_9_D_LUT3_O_7_I1_LUT4_I2_O = \delay_dff_Q_9_D_LUT2_O_5_I0_LUT3_I0.XSL ;
  assign delay_dff_Q_9_D_LUT3_O_8_I1 = \delay_dff_Q_9_D_LUT3_O_7_I1_LUT2_O.XAB ;
  assign delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_I3_O = \delay_dff_Q_9_D_LUT2_O_5_I0_LUT4_O.TBS ;
  assign delay_dff_Q_9_D_LUT3_O_9_I1 = \delay_dff_Q_9_D_LUT2_O_9_I0_LUT3_O.XAB ;
  assign delay_dff_Q_9_D_LUT3_O_I1 = \delay_dff_Q_9_D_LUT2_O_2_I0_LUT4_O.TBS ;
  assign f_dffe_Q_D_LUT3_O_I1 = \f_dffe_Q_D_LUT3_O.XSL ;
  assign f_dffe_Q_D_LUT3_O_I2 = \f_dffe_Q_D_LUT3_O.XAB ;
  assign q2_dffe_Q_D = \c_dffe_Q_D_LUT2_O.XSL ;
  assign y_dffe_Q_EN = \delay_dff_Q_9_D_LUT2_O.XAB ;
  assign y_dffe_Q_EN_LUT4_O_I0 = \delay_dff_Q_9_D_LUT3_O_13.XSL ;
  assign y_dffe_Q_EN_LUT4_O_I0_LUT3_O_I2 = \y_dffe_Q_EN_LUT4_O_I0_LUT3_O.XAB ;
  assign y_dffe_Q_EN_LUT4_O_I1 = \delay_dff_Q_9_D_LUT2_O.XSL ;
  assign y_dffe_Q_EN_LUT4_O_I1_LUT4_O_I3 = \y_dffe_Q_EN_LUT4_O_I1_LUT4_O.TBS ;
  assign y_dffe_Q_EN_LUT4_O_I2 = \delay_dff_Q_9_D_LUT2_O_1.XSL ;
  assign y_dffe_Q_EN_LUT4_O_I3 = \delay_dff_Q_9_D_LUT3_O_13_I2_LUT3_O.XSL ;
  assign y_dffe_Q_EN_LUT4_O_I3_LUT4_O_I1 = \y_dffe_Q_EN_LUT4_O_I3_LUT4_O.BSL ;
  assign y_dffe_Q_EN_LUT4_O_I3_LUT4_O_I2 = \y_dffe_Q_EN_LUT4_O_I3_LUT4_O.BAB ;
  assign y_dffe_Q_EN_LUT4_O_I3_LUT4_O_I3 = \y_dffe_Q_EN_LUT4_O_I3_LUT4_O.TBS ;
  assign y_dffe_Q_EN_LUT4_O_I3_LUT4_O_I3_LUT2_O_I1 = \y_dffe_Q_EN_LUT4_O_I3_LUT4_O_I3_LUT2_O.XAB ;
  assign y_dffe_Q_EN_LUT4_O_I3_LUT4_O_I3_LUT2_O_I1_LUT3_O_I2 = \y_dffe_Q_EN_LUT4_O_I3_LUT4_O_I3_LUT2_O_I1_LUT3_O.XAB ;
endmodule
