
REPS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00009704  00400000  00400000  00010000  2**6
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  00409704  00409704  00019704  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     000009bc  20400000  0040970c  00020000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          000001bc  204009bc  0040a0c8  000209bc  2**2
                  ALLOC
  4 .stack        00002000  20400b78  0040a284  000209bc  2**0
                  ALLOC
  5 .heap         00000200  20402b78  0040c284  000209bc  2**0
                  ALLOC
  6 .ARM.attributes 0000002e  00000000  00000000  000209bc  2**0
                  CONTENTS, READONLY
  7 .comment      00000059  00000000  00000000  000209ea  2**0
                  CONTENTS, READONLY
  8 .debug_info   00016c3a  00000000  00000000  00020a43  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 00002c1a  00000000  00000000  0003767d  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    0000749c  00000000  00000000  0003a297  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00000cb8  00000000  00000000  00041733  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000c10  00000000  00000000  000423eb  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  00021050  00000000  00000000  00042ffb  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   0000df58  00000000  00000000  0006404b  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    0008f226  00000000  00000000  00071fa3  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_frame  00004910  00000000  00000000  001011cc  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <exception_table>:
  400000:	78 2b 40 20 29 21 40 00 d9 21 40 00 d9 21 40 00     x+@ )!@..!@..!@.
  400010:	d9 21 40 00 d9 21 40 00 d9 21 40 00 00 00 00 00     .!@..!@..!@.....
	...
  40002c:	d9 21 40 00 d9 21 40 00 00 00 00 00 d9 21 40 00     .!@..!@......!@.
  40003c:	d9 21 40 00 d9 21 40 00 d9 21 40 00 d9 21 40 00     .!@..!@..!@..!@.
  40004c:	d9 21 40 00 d9 21 40 00 d9 21 40 00 d9 21 40 00     .!@..!@..!@..!@.
  40005c:	d9 21 40 00 d9 21 40 00 00 00 00 00 ad 15 40 00     .!@..!@.......@.
  40006c:	c5 15 40 00 dd 15 40 00 d9 21 40 00 15 2a 40 00     ..@...@..!@..*@.
  40007c:	d9 21 40 00 f5 15 40 00 0d 16 40 00 d9 21 40 00     .!@...@...@..!@.
  40008c:	d9 21 40 00 d9 21 40 00 d9 21 40 00 d9 21 40 00     .!@..!@..!@..!@.
  40009c:	d9 21 40 00 d9 21 40 00 d9 21 40 00 d9 21 40 00     .!@..!@..!@..!@.
  4000ac:	d9 21 40 00 d9 21 40 00 d9 21 40 00 d9 21 40 00     .!@..!@..!@..!@.
  4000bc:	d9 21 40 00 d9 21 40 00 d9 21 40 00 d9 21 40 00     .!@..!@..!@..!@.
  4000cc:	d9 21 40 00 00 00 00 00 d9 21 40 00 00 00 00 00     .!@......!@.....
  4000dc:	d9 21 40 00 d9 21 40 00 d9 21 40 00 d9 21 40 00     .!@..!@..!@..!@.
  4000ec:	d9 21 40 00 d9 21 40 00 d9 21 40 00 d9 21 40 00     .!@..!@..!@..!@.
  4000fc:	d9 21 40 00 d9 21 40 00 d9 21 40 00 d9 21 40 00     .!@..!@..!@..!@.
  40010c:	d9 21 40 00 d9 21 40 00 00 00 00 00 00 00 00 00     .!@..!@.........
  40011c:	00 00 00 00 d9 21 40 00 d9 21 40 00 d9 21 40 00     .....!@..!@..!@.
  40012c:	d9 21 40 00 d9 21 40 00 00 00 00 00 d9 21 40 00     .!@..!@......!@.
  40013c:	d9 21 40 00                                         .!@.

00400140 <__do_global_dtors_aux>:
  400140:	b510      	push	{r4, lr}
  400142:	4c05      	ldr	r4, [pc, #20]	; (400158 <__do_global_dtors_aux+0x18>)
  400144:	7823      	ldrb	r3, [r4, #0]
  400146:	b933      	cbnz	r3, 400156 <__do_global_dtors_aux+0x16>
  400148:	4b04      	ldr	r3, [pc, #16]	; (40015c <__do_global_dtors_aux+0x1c>)
  40014a:	b113      	cbz	r3, 400152 <__do_global_dtors_aux+0x12>
  40014c:	4804      	ldr	r0, [pc, #16]	; (400160 <__do_global_dtors_aux+0x20>)
  40014e:	f3af 8000 	nop.w
  400152:	2301      	movs	r3, #1
  400154:	7023      	strb	r3, [r4, #0]
  400156:	bd10      	pop	{r4, pc}
  400158:	204009bc 	.word	0x204009bc
  40015c:	00000000 	.word	0x00000000
  400160:	0040970c 	.word	0x0040970c

00400164 <frame_dummy>:
  400164:	4b0c      	ldr	r3, [pc, #48]	; (400198 <frame_dummy+0x34>)
  400166:	b143      	cbz	r3, 40017a <frame_dummy+0x16>
  400168:	480c      	ldr	r0, [pc, #48]	; (40019c <frame_dummy+0x38>)
  40016a:	490d      	ldr	r1, [pc, #52]	; (4001a0 <frame_dummy+0x3c>)
  40016c:	b510      	push	{r4, lr}
  40016e:	f3af 8000 	nop.w
  400172:	480c      	ldr	r0, [pc, #48]	; (4001a4 <frame_dummy+0x40>)
  400174:	6803      	ldr	r3, [r0, #0]
  400176:	b923      	cbnz	r3, 400182 <frame_dummy+0x1e>
  400178:	bd10      	pop	{r4, pc}
  40017a:	480a      	ldr	r0, [pc, #40]	; (4001a4 <frame_dummy+0x40>)
  40017c:	6803      	ldr	r3, [r0, #0]
  40017e:	b933      	cbnz	r3, 40018e <frame_dummy+0x2a>
  400180:	4770      	bx	lr
  400182:	4b09      	ldr	r3, [pc, #36]	; (4001a8 <frame_dummy+0x44>)
  400184:	2b00      	cmp	r3, #0
  400186:	d0f7      	beq.n	400178 <frame_dummy+0x14>
  400188:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  40018c:	4718      	bx	r3
  40018e:	4b06      	ldr	r3, [pc, #24]	; (4001a8 <frame_dummy+0x44>)
  400190:	2b00      	cmp	r3, #0
  400192:	d0f5      	beq.n	400180 <frame_dummy+0x1c>
  400194:	4718      	bx	r3
  400196:	bf00      	nop
  400198:	00000000 	.word	0x00000000
  40019c:	0040970c 	.word	0x0040970c
  4001a0:	204009c0 	.word	0x204009c0
  4001a4:	0040970c 	.word	0x0040970c
  4001a8:	00000000 	.word	0x00000000

004001ac <osc_get_rate>:

	return 0;
}

static inline uint32_t osc_get_rate(uint32_t ul_id)
{
  4001ac:	b480      	push	{r7}
  4001ae:	b083      	sub	sp, #12
  4001b0:	af00      	add	r7, sp, #0
  4001b2:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  4001b4:	687b      	ldr	r3, [r7, #4]
  4001b6:	2b07      	cmp	r3, #7
  4001b8:	d825      	bhi.n	400206 <osc_get_rate+0x5a>
  4001ba:	a201      	add	r2, pc, #4	; (adr r2, 4001c0 <osc_get_rate+0x14>)
  4001bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4001c0:	004001e1 	.word	0x004001e1
  4001c4:	004001e7 	.word	0x004001e7
  4001c8:	004001ed 	.word	0x004001ed
  4001cc:	004001f3 	.word	0x004001f3
  4001d0:	004001f7 	.word	0x004001f7
  4001d4:	004001fb 	.word	0x004001fb
  4001d8:	004001ff 	.word	0x004001ff
  4001dc:	00400203 	.word	0x00400203
	case OSC_SLCK_32K_RC:
		return OSC_SLCK_32K_RC_HZ;
  4001e0:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  4001e4:	e010      	b.n	400208 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_XTAL:
		return BOARD_FREQ_SLCK_XTAL;
  4001e6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  4001ea:	e00d      	b.n	400208 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_BYPASS:
		return BOARD_FREQ_SLCK_BYPASS;
  4001ec:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  4001f0:	e00a      	b.n	400208 <osc_get_rate+0x5c>

	case OSC_MAINCK_4M_RC:
		return OSC_MAINCK_4M_RC_HZ;
  4001f2:	4b08      	ldr	r3, [pc, #32]	; (400214 <osc_get_rate+0x68>)
  4001f4:	e008      	b.n	400208 <osc_get_rate+0x5c>

	case OSC_MAINCK_8M_RC:
		return OSC_MAINCK_8M_RC_HZ;
  4001f6:	4b08      	ldr	r3, [pc, #32]	; (400218 <osc_get_rate+0x6c>)
  4001f8:	e006      	b.n	400208 <osc_get_rate+0x5c>

	case OSC_MAINCK_12M_RC:
		return OSC_MAINCK_12M_RC_HZ;
  4001fa:	4b08      	ldr	r3, [pc, #32]	; (40021c <osc_get_rate+0x70>)
  4001fc:	e004      	b.n	400208 <osc_get_rate+0x5c>

	case OSC_MAINCK_XTAL:
		return BOARD_FREQ_MAINCK_XTAL;
  4001fe:	4b07      	ldr	r3, [pc, #28]	; (40021c <osc_get_rate+0x70>)
  400200:	e002      	b.n	400208 <osc_get_rate+0x5c>

	case OSC_MAINCK_BYPASS:
		return BOARD_FREQ_MAINCK_BYPASS;
  400202:	4b06      	ldr	r3, [pc, #24]	; (40021c <osc_get_rate+0x70>)
  400204:	e000      	b.n	400208 <osc_get_rate+0x5c>
	}

	return 0;
  400206:	2300      	movs	r3, #0
}
  400208:	4618      	mov	r0, r3
  40020a:	370c      	adds	r7, #12
  40020c:	46bd      	mov	sp, r7
  40020e:	f85d 7b04 	ldr.w	r7, [sp], #4
  400212:	4770      	bx	lr
  400214:	003d0900 	.word	0x003d0900
  400218:	007a1200 	.word	0x007a1200
  40021c:	00b71b00 	.word	0x00b71b00

00400220 <sysclk_get_main_hz>:
 */
#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
extern uint32_t sysclk_initialized;
#endif
static inline uint32_t sysclk_get_main_hz(void)
{
  400220:	b580      	push	{r7, lr}
  400222:	af00      	add	r7, sp, #0
	} else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_MAINCK_BYPASS) {
		return OSC_MAINCK_BYPASS_HZ;
	}
#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		return pll_get_default_rate(0);
  400224:	2006      	movs	r0, #6
  400226:	4b05      	ldr	r3, [pc, #20]	; (40023c <sysclk_get_main_hz+0x1c>)
  400228:	4798      	blx	r3
  40022a:	4602      	mov	r2, r0
  40022c:	4613      	mov	r3, r2
  40022e:	009b      	lsls	r3, r3, #2
  400230:	4413      	add	r3, r2
  400232:	009a      	lsls	r2, r3, #2
  400234:	4413      	add	r3, r2
#endif
	else {
		/* unhandled_case(CONFIG_SYSCLK_SOURCE); */
		return 0;
	}
}
  400236:	4618      	mov	r0, r3
  400238:	bd80      	pop	{r7, pc}
  40023a:	bf00      	nop
  40023c:	004001ad 	.word	0x004001ad

00400240 <sysclk_get_peripheral_hz>:
 * \brief Retrieves the current rate in Hz of the peripheral clocks.
 *
 * \return Frequency of the peripheral clocks, in Hz.
 */
static inline uint32_t sysclk_get_peripheral_hz(void)
{
  400240:	b580      	push	{r7, lr}
  400242:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() /
  400244:	4b02      	ldr	r3, [pc, #8]	; (400250 <sysclk_get_peripheral_hz+0x10>)
  400246:	4798      	blx	r3
  400248:	4603      	mov	r3, r0
  40024a:	085b      	lsrs	r3, r3, #1
		(((CONFIG_SYSCLK_PRES == SYSCLK_PRES_3) ? 3 : (1 << (CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos))) * CONFIG_SYSCLK_DIV);
}
  40024c:	4618      	mov	r0, r3
  40024e:	bd80      	pop	{r7, pc}
  400250:	00400221 	.word	0x00400221

00400254 <sysclk_enable_peripheral_clock>:
 * \brief Enable a peripheral's clock.
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
  400254:	b580      	push	{r7, lr}
  400256:	b082      	sub	sp, #8
  400258:	af00      	add	r7, sp, #0
  40025a:	6078      	str	r0, [r7, #4]
	pmc_enable_periph_clk(ul_id);
  40025c:	6878      	ldr	r0, [r7, #4]
  40025e:	4b03      	ldr	r3, [pc, #12]	; (40026c <sysclk_enable_peripheral_clock+0x18>)
  400260:	4798      	blx	r3
}
  400262:	bf00      	nop
  400264:	3708      	adds	r7, #8
  400266:	46bd      	mov	sp, r7
  400268:	bd80      	pop	{r7, pc}
  40026a:	bf00      	nop
  40026c:	004018e9 	.word	0x004018e9

00400270 <usart_serial_putchar>:
 *   \retval 1  The character was written.
 *   \retval 0  The function timed out before the USART transmitter became
 * ready to send.
 */
static inline int usart_serial_putchar(usart_if p_usart, const uint8_t c)
{
  400270:	b580      	push	{r7, lr}
  400272:	b082      	sub	sp, #8
  400274:	af00      	add	r7, sp, #0
  400276:	6078      	str	r0, [r7, #4]
  400278:	460b      	mov	r3, r1
  40027a:	70fb      	strb	r3, [r7, #3]
		while (uart_write((Uart*)p_usart, c)!=0);
		return 1;
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  40027c:	687b      	ldr	r3, [r7, #4]
  40027e:	4a36      	ldr	r2, [pc, #216]	; (400358 <usart_serial_putchar+0xe8>)
  400280:	4293      	cmp	r3, r2
  400282:	d10a      	bne.n	40029a <usart_serial_putchar+0x2a>
		while (uart_write((Uart*)p_usart, c)!=0);
  400284:	bf00      	nop
  400286:	78fb      	ldrb	r3, [r7, #3]
  400288:	4619      	mov	r1, r3
  40028a:	6878      	ldr	r0, [r7, #4]
  40028c:	4b33      	ldr	r3, [pc, #204]	; (40035c <usart_serial_putchar+0xec>)
  40028e:	4798      	blx	r3
  400290:	4603      	mov	r3, r0
  400292:	2b00      	cmp	r3, #0
  400294:	d1f7      	bne.n	400286 <usart_serial_putchar+0x16>
		return 1;
  400296:	2301      	movs	r3, #1
  400298:	e05a      	b.n	400350 <usart_serial_putchar+0xe0>
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  40029a:	687b      	ldr	r3, [r7, #4]
  40029c:	4a30      	ldr	r2, [pc, #192]	; (400360 <usart_serial_putchar+0xf0>)
  40029e:	4293      	cmp	r3, r2
  4002a0:	d10a      	bne.n	4002b8 <usart_serial_putchar+0x48>
		while (uart_write((Uart*)p_usart, c)!=0);
  4002a2:	bf00      	nop
  4002a4:	78fb      	ldrb	r3, [r7, #3]
  4002a6:	4619      	mov	r1, r3
  4002a8:	6878      	ldr	r0, [r7, #4]
  4002aa:	4b2c      	ldr	r3, [pc, #176]	; (40035c <usart_serial_putchar+0xec>)
  4002ac:	4798      	blx	r3
  4002ae:	4603      	mov	r3, r0
  4002b0:	2b00      	cmp	r3, #0
  4002b2:	d1f7      	bne.n	4002a4 <usart_serial_putchar+0x34>
		return 1;
  4002b4:	2301      	movs	r3, #1
  4002b6:	e04b      	b.n	400350 <usart_serial_putchar+0xe0>
	}
# endif
# ifdef UART2
	if (UART2 == (Uart*)p_usart) {
  4002b8:	687b      	ldr	r3, [r7, #4]
  4002ba:	4a2a      	ldr	r2, [pc, #168]	; (400364 <usart_serial_putchar+0xf4>)
  4002bc:	4293      	cmp	r3, r2
  4002be:	d10a      	bne.n	4002d6 <usart_serial_putchar+0x66>
		while (uart_write((Uart*)p_usart, c)!=0);
  4002c0:	bf00      	nop
  4002c2:	78fb      	ldrb	r3, [r7, #3]
  4002c4:	4619      	mov	r1, r3
  4002c6:	6878      	ldr	r0, [r7, #4]
  4002c8:	4b24      	ldr	r3, [pc, #144]	; (40035c <usart_serial_putchar+0xec>)
  4002ca:	4798      	blx	r3
  4002cc:	4603      	mov	r3, r0
  4002ce:	2b00      	cmp	r3, #0
  4002d0:	d1f7      	bne.n	4002c2 <usart_serial_putchar+0x52>
		return 1;
  4002d2:	2301      	movs	r3, #1
  4002d4:	e03c      	b.n	400350 <usart_serial_putchar+0xe0>
	}
# endif
# ifdef UART3
	if (UART3 == (Uart*)p_usart) {
  4002d6:	687b      	ldr	r3, [r7, #4]
  4002d8:	4a23      	ldr	r2, [pc, #140]	; (400368 <usart_serial_putchar+0xf8>)
  4002da:	4293      	cmp	r3, r2
  4002dc:	d10a      	bne.n	4002f4 <usart_serial_putchar+0x84>
		while (uart_write((Uart*)p_usart, c)!=0);
  4002de:	bf00      	nop
  4002e0:	78fb      	ldrb	r3, [r7, #3]
  4002e2:	4619      	mov	r1, r3
  4002e4:	6878      	ldr	r0, [r7, #4]
  4002e6:	4b1d      	ldr	r3, [pc, #116]	; (40035c <usart_serial_putchar+0xec>)
  4002e8:	4798      	blx	r3
  4002ea:	4603      	mov	r3, r0
  4002ec:	2b00      	cmp	r3, #0
  4002ee:	d1f7      	bne.n	4002e0 <usart_serial_putchar+0x70>
		return 1;
  4002f0:	2301      	movs	r3, #1
  4002f2:	e02d      	b.n	400350 <usart_serial_putchar+0xe0>
		while (usart_write(p_usart, c)!=0);
		return 1;
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  4002f4:	687b      	ldr	r3, [r7, #4]
  4002f6:	4a1d      	ldr	r2, [pc, #116]	; (40036c <usart_serial_putchar+0xfc>)
  4002f8:	4293      	cmp	r3, r2
  4002fa:	d10a      	bne.n	400312 <usart_serial_putchar+0xa2>
		while (usart_write(p_usart, c)!=0);
  4002fc:	bf00      	nop
  4002fe:	78fb      	ldrb	r3, [r7, #3]
  400300:	4619      	mov	r1, r3
  400302:	6878      	ldr	r0, [r7, #4]
  400304:	4b1a      	ldr	r3, [pc, #104]	; (400370 <usart_serial_putchar+0x100>)
  400306:	4798      	blx	r3
  400308:	4603      	mov	r3, r0
  40030a:	2b00      	cmp	r3, #0
  40030c:	d1f7      	bne.n	4002fe <usart_serial_putchar+0x8e>
		return 1;
  40030e:	2301      	movs	r3, #1
  400310:	e01e      	b.n	400350 <usart_serial_putchar+0xe0>
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  400312:	687b      	ldr	r3, [r7, #4]
  400314:	4a17      	ldr	r2, [pc, #92]	; (400374 <usart_serial_putchar+0x104>)
  400316:	4293      	cmp	r3, r2
  400318:	d10a      	bne.n	400330 <usart_serial_putchar+0xc0>
		while (usart_write(p_usart, c)!=0);
  40031a:	bf00      	nop
  40031c:	78fb      	ldrb	r3, [r7, #3]
  40031e:	4619      	mov	r1, r3
  400320:	6878      	ldr	r0, [r7, #4]
  400322:	4b13      	ldr	r3, [pc, #76]	; (400370 <usart_serial_putchar+0x100>)
  400324:	4798      	blx	r3
  400326:	4603      	mov	r3, r0
  400328:	2b00      	cmp	r3, #0
  40032a:	d1f7      	bne.n	40031c <usart_serial_putchar+0xac>
		return 1;
  40032c:	2301      	movs	r3, #1
  40032e:	e00f      	b.n	400350 <usart_serial_putchar+0xe0>
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
  400330:	687b      	ldr	r3, [r7, #4]
  400332:	4a11      	ldr	r2, [pc, #68]	; (400378 <usart_serial_putchar+0x108>)
  400334:	4293      	cmp	r3, r2
  400336:	d10a      	bne.n	40034e <usart_serial_putchar+0xde>
		while (usart_write(p_usart, c)!=0);
  400338:	bf00      	nop
  40033a:	78fb      	ldrb	r3, [r7, #3]
  40033c:	4619      	mov	r1, r3
  40033e:	6878      	ldr	r0, [r7, #4]
  400340:	4b0b      	ldr	r3, [pc, #44]	; (400370 <usart_serial_putchar+0x100>)
  400342:	4798      	blx	r3
  400344:	4603      	mov	r3, r0
  400346:	2b00      	cmp	r3, #0
  400348:	d1f7      	bne.n	40033a <usart_serial_putchar+0xca>
		return 1;
  40034a:	2301      	movs	r3, #1
  40034c:	e000      	b.n	400350 <usart_serial_putchar+0xe0>
		return 1;
	}
# endif
#endif /* ifdef USART */

	return 0;
  40034e:	2300      	movs	r3, #0
}
  400350:	4618      	mov	r0, r3
  400352:	3708      	adds	r7, #8
  400354:	46bd      	mov	sp, r7
  400356:	bd80      	pop	{r7, pc}
  400358:	400e0800 	.word	0x400e0800
  40035c:	00401d9d 	.word	0x00401d9d
  400360:	400e0a00 	.word	0x400e0a00
  400364:	400e1a00 	.word	0x400e1a00
  400368:	400e1c00 	.word	0x400e1c00
  40036c:	40024000 	.word	0x40024000
  400370:	00402019 	.word	0x00402019
  400374:	40028000 	.word	0x40028000
  400378:	4002c000 	.word	0x4002c000

0040037c <usart_serial_getchar>:
 * \param p_usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
  40037c:	b580      	push	{r7, lr}
  40037e:	b084      	sub	sp, #16
  400380:	af00      	add	r7, sp, #0
  400382:	6078      	str	r0, [r7, #4]
  400384:	6039      	str	r1, [r7, #0]
	uint32_t val = 0;
  400386:	2300      	movs	r3, #0
  400388:	60fb      	str	r3, [r7, #12]
	if (UART == (Uart*)p_usart) {
		while (uart_read((Uart*)p_usart, data));
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  40038a:	687b      	ldr	r3, [r7, #4]
  40038c:	4a34      	ldr	r2, [pc, #208]	; (400460 <usart_serial_getchar+0xe4>)
  40038e:	4293      	cmp	r3, r2
  400390:	d107      	bne.n	4003a2 <usart_serial_getchar+0x26>
		while (uart_read((Uart*)p_usart, data));
  400392:	bf00      	nop
  400394:	6839      	ldr	r1, [r7, #0]
  400396:	6878      	ldr	r0, [r7, #4]
  400398:	4b32      	ldr	r3, [pc, #200]	; (400464 <usart_serial_getchar+0xe8>)
  40039a:	4798      	blx	r3
  40039c:	4603      	mov	r3, r0
  40039e:	2b00      	cmp	r3, #0
  4003a0:	d1f8      	bne.n	400394 <usart_serial_getchar+0x18>
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  4003a2:	687b      	ldr	r3, [r7, #4]
  4003a4:	4a30      	ldr	r2, [pc, #192]	; (400468 <usart_serial_getchar+0xec>)
  4003a6:	4293      	cmp	r3, r2
  4003a8:	d107      	bne.n	4003ba <usart_serial_getchar+0x3e>
		while (uart_read((Uart*)p_usart, data));
  4003aa:	bf00      	nop
  4003ac:	6839      	ldr	r1, [r7, #0]
  4003ae:	6878      	ldr	r0, [r7, #4]
  4003b0:	4b2c      	ldr	r3, [pc, #176]	; (400464 <usart_serial_getchar+0xe8>)
  4003b2:	4798      	blx	r3
  4003b4:	4603      	mov	r3, r0
  4003b6:	2b00      	cmp	r3, #0
  4003b8:	d1f8      	bne.n	4003ac <usart_serial_getchar+0x30>
	}
# endif
# ifdef UART2
	if (UART2 == (Uart*)p_usart) {
  4003ba:	687b      	ldr	r3, [r7, #4]
  4003bc:	4a2b      	ldr	r2, [pc, #172]	; (40046c <usart_serial_getchar+0xf0>)
  4003be:	4293      	cmp	r3, r2
  4003c0:	d107      	bne.n	4003d2 <usart_serial_getchar+0x56>
		while (uart_read((Uart*)p_usart, data));
  4003c2:	bf00      	nop
  4003c4:	6839      	ldr	r1, [r7, #0]
  4003c6:	6878      	ldr	r0, [r7, #4]
  4003c8:	4b26      	ldr	r3, [pc, #152]	; (400464 <usart_serial_getchar+0xe8>)
  4003ca:	4798      	blx	r3
  4003cc:	4603      	mov	r3, r0
  4003ce:	2b00      	cmp	r3, #0
  4003d0:	d1f8      	bne.n	4003c4 <usart_serial_getchar+0x48>
	}
# endif
# ifdef UART3
	if (UART3 == (Uart*)p_usart) {
  4003d2:	687b      	ldr	r3, [r7, #4]
  4003d4:	4a26      	ldr	r2, [pc, #152]	; (400470 <usart_serial_getchar+0xf4>)
  4003d6:	4293      	cmp	r3, r2
  4003d8:	d107      	bne.n	4003ea <usart_serial_getchar+0x6e>
		while (uart_read((Uart*)p_usart, data));
  4003da:	bf00      	nop
  4003dc:	6839      	ldr	r1, [r7, #0]
  4003de:	6878      	ldr	r0, [r7, #4]
  4003e0:	4b20      	ldr	r3, [pc, #128]	; (400464 <usart_serial_getchar+0xe8>)
  4003e2:	4798      	blx	r3
  4003e4:	4603      	mov	r3, r0
  4003e6:	2b00      	cmp	r3, #0
  4003e8:	d1f8      	bne.n	4003dc <usart_serial_getchar+0x60>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  4003ea:	687b      	ldr	r3, [r7, #4]
  4003ec:	4a21      	ldr	r2, [pc, #132]	; (400474 <usart_serial_getchar+0xf8>)
  4003ee:	4293      	cmp	r3, r2
  4003f0:	d10d      	bne.n	40040e <usart_serial_getchar+0x92>
		while (usart_read(p_usart, &val));
  4003f2:	bf00      	nop
  4003f4:	f107 030c 	add.w	r3, r7, #12
  4003f8:	4619      	mov	r1, r3
  4003fa:	6878      	ldr	r0, [r7, #4]
  4003fc:	4b1e      	ldr	r3, [pc, #120]	; (400478 <usart_serial_getchar+0xfc>)
  4003fe:	4798      	blx	r3
  400400:	4603      	mov	r3, r0
  400402:	2b00      	cmp	r3, #0
  400404:	d1f6      	bne.n	4003f4 <usart_serial_getchar+0x78>
		*data = (uint8_t)(val & 0xFF);
  400406:	68fb      	ldr	r3, [r7, #12]
  400408:	b2da      	uxtb	r2, r3
  40040a:	683b      	ldr	r3, [r7, #0]
  40040c:	701a      	strb	r2, [r3, #0]
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  40040e:	687b      	ldr	r3, [r7, #4]
  400410:	4a1a      	ldr	r2, [pc, #104]	; (40047c <usart_serial_getchar+0x100>)
  400412:	4293      	cmp	r3, r2
  400414:	d10d      	bne.n	400432 <usart_serial_getchar+0xb6>
		while (usart_read(p_usart, &val));
  400416:	bf00      	nop
  400418:	f107 030c 	add.w	r3, r7, #12
  40041c:	4619      	mov	r1, r3
  40041e:	6878      	ldr	r0, [r7, #4]
  400420:	4b15      	ldr	r3, [pc, #84]	; (400478 <usart_serial_getchar+0xfc>)
  400422:	4798      	blx	r3
  400424:	4603      	mov	r3, r0
  400426:	2b00      	cmp	r3, #0
  400428:	d1f6      	bne.n	400418 <usart_serial_getchar+0x9c>
		*data = (uint8_t)(val & 0xFF);
  40042a:	68fb      	ldr	r3, [r7, #12]
  40042c:	b2da      	uxtb	r2, r3
  40042e:	683b      	ldr	r3, [r7, #0]
  400430:	701a      	strb	r2, [r3, #0]
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
  400432:	687b      	ldr	r3, [r7, #4]
  400434:	4a12      	ldr	r2, [pc, #72]	; (400480 <usart_serial_getchar+0x104>)
  400436:	4293      	cmp	r3, r2
  400438:	d10d      	bne.n	400456 <usart_serial_getchar+0xda>
		while (usart_read(p_usart, &val));
  40043a:	bf00      	nop
  40043c:	f107 030c 	add.w	r3, r7, #12
  400440:	4619      	mov	r1, r3
  400442:	6878      	ldr	r0, [r7, #4]
  400444:	4b0c      	ldr	r3, [pc, #48]	; (400478 <usart_serial_getchar+0xfc>)
  400446:	4798      	blx	r3
  400448:	4603      	mov	r3, r0
  40044a:	2b00      	cmp	r3, #0
  40044c:	d1f6      	bne.n	40043c <usart_serial_getchar+0xc0>
		*data = (uint8_t)(val & 0xFF);
  40044e:	68fb      	ldr	r3, [r7, #12]
  400450:	b2da      	uxtb	r2, r3
  400452:	683b      	ldr	r3, [r7, #0]
  400454:	701a      	strb	r2, [r3, #0]
		*data = (uint8_t)(val & 0xFF);
	}
# endif
#endif /* ifdef USART */

}
  400456:	bf00      	nop
  400458:	3710      	adds	r7, #16
  40045a:	46bd      	mov	sp, r7
  40045c:	bd80      	pop	{r7, pc}
  40045e:	bf00      	nop
  400460:	400e0800 	.word	0x400e0800
  400464:	00401dcd 	.word	0x00401dcd
  400468:	400e0a00 	.word	0x400e0a00
  40046c:	400e1a00 	.word	0x400e1a00
  400470:	400e1c00 	.word	0x400e1c00
  400474:	40024000 	.word	0x40024000
  400478:	0040204b 	.word	0x0040204b
  40047c:	40028000 	.word	0x40028000
  400480:	4002c000 	.word	0x4002c000

00400484 <USART0_init>:
#include "asf.h"

/**
 * \brief Configure UART console.
 */
 void USART0_init(void){
  400484:	b580      	push	{r7, lr}
  400486:	b086      	sub	sp, #24
  400488:	af00      	add	r7, sp, #0
  
	/* Configura USART0 Pinos */
	sysclk_enable_peripheral_clock(ID_PIOB);
  40048a:	200b      	movs	r0, #11
  40048c:	4b19      	ldr	r3, [pc, #100]	; (4004f4 <USART0_init+0x70>)
  40048e:	4798      	blx	r3
	pio_set_peripheral(PIOB, PIO_PERIPH_C, PIO_PB0);
  400490:	2201      	movs	r2, #1
  400492:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  400496:	4818      	ldr	r0, [pc, #96]	; (4004f8 <USART0_init+0x74>)
  400498:	4b18      	ldr	r3, [pc, #96]	; (4004fc <USART0_init+0x78>)
  40049a:	4798      	blx	r3
	pio_set_peripheral(PIOB, PIO_PERIPH_C, PIO_PB1);
  40049c:	2202      	movs	r2, #2
  40049e:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  4004a2:	4815      	ldr	r0, [pc, #84]	; (4004f8 <USART0_init+0x74>)
  4004a4:	4b15      	ldr	r3, [pc, #84]	; (4004fc <USART0_init+0x78>)
  4004a6:	4798      	blx	r3
  
	/* Configura opcoes USART */
	const sam_usart_opt_t usart_settings = {
  4004a8:	463b      	mov	r3, r7
  4004aa:	2200      	movs	r2, #0
  4004ac:	601a      	str	r2, [r3, #0]
  4004ae:	605a      	str	r2, [r3, #4]
  4004b0:	609a      	str	r2, [r3, #8]
  4004b2:	60da      	str	r2, [r3, #12]
  4004b4:	611a      	str	r2, [r3, #16]
  4004b6:	615a      	str	r2, [r3, #20]
  4004b8:	f44f 5316 	mov.w	r3, #9600	; 0x2580
  4004bc:	603b      	str	r3, [r7, #0]
  4004be:	23c0      	movs	r3, #192	; 0xc0
  4004c0:	607b      	str	r3, [r7, #4]
  4004c2:	f44f 6300 	mov.w	r3, #2048	; 0x800
  4004c6:	60bb      	str	r3, [r7, #8]
		.stop_bits    = US_MR_NBSTOP_1_BIT,
		.channel_mode = US_MR_CHMODE_NORMAL
	};

	/* Ativa Clock periferico USART0 */
	sysclk_enable_peripheral_clock(ID_USART0);
  4004c8:	200d      	movs	r0, #13
  4004ca:	4b0a      	ldr	r3, [pc, #40]	; (4004f4 <USART0_init+0x70>)
  4004cc:	4798      	blx	r3
  
	/* Configura USART para operar em modo RS232 */
	usart_init_rs232(USART0, &usart_settings, sysclk_get_peripheral_hz());
  4004ce:	4b0c      	ldr	r3, [pc, #48]	; (400500 <USART0_init+0x7c>)
  4004d0:	4798      	blx	r3
  4004d2:	4602      	mov	r2, r0
  4004d4:	463b      	mov	r3, r7
  4004d6:	4619      	mov	r1, r3
  4004d8:	480a      	ldr	r0, [pc, #40]	; (400504 <USART0_init+0x80>)
  4004da:	4b0b      	ldr	r3, [pc, #44]	; (400508 <USART0_init+0x84>)
  4004dc:	4798      	blx	r3
  
	/* Enable the receiver and transmitter. */
		usart_enable_tx(USART0);
  4004de:	4809      	ldr	r0, [pc, #36]	; (400504 <USART0_init+0x80>)
  4004e0:	4b0a      	ldr	r3, [pc, #40]	; (40050c <USART0_init+0x88>)
  4004e2:	4798      	blx	r3
		usart_enable_rx(USART0);
  4004e4:	4807      	ldr	r0, [pc, #28]	; (400504 <USART0_init+0x80>)
  4004e6:	4b0a      	ldr	r3, [pc, #40]	; (400510 <USART0_init+0x8c>)
  4004e8:	4798      	blx	r3
 }
  4004ea:	bf00      	nop
  4004ec:	3718      	adds	r7, #24
  4004ee:	46bd      	mov	sp, r7
  4004f0:	bd80      	pop	{r7, pc}
  4004f2:	bf00      	nop
  4004f4:	00400255 	.word	0x00400255
  4004f8:	400e1000 	.word	0x400e1000
  4004fc:	00401169 	.word	0x00401169
  400500:	00400241 	.word	0x00400241
  400504:	40024000 	.word	0x40024000
  400508:	00401edd 	.word	0x00401edd
  40050c:	00401f61 	.word	0x00401f61
  400510:	00401f95 	.word	0x00401f95

00400514 <usart_putString>:
 

 /**
 *  Envia para o UART uma string
 */
uint32_t usart_putString(uint8_t *pstring){
  400514:	b580      	push	{r7, lr}
  400516:	b084      	sub	sp, #16
  400518:	af00      	add	r7, sp, #0
  40051a:	6078      	str	r0, [r7, #4]
	uint32_t i = 0 ;
  40051c:	2300      	movs	r3, #0
  40051e:	60fb      	str	r3, [r7, #12]

	while(*(pstring + i)){
  400520:	e010      	b.n	400544 <usart_putString+0x30>
		usart_serial_putchar(USART0, *(pstring+i++));
  400522:	68fb      	ldr	r3, [r7, #12]
  400524:	1c5a      	adds	r2, r3, #1
  400526:	60fa      	str	r2, [r7, #12]
  400528:	687a      	ldr	r2, [r7, #4]
  40052a:	4413      	add	r3, r2
  40052c:	781b      	ldrb	r3, [r3, #0]
  40052e:	4619      	mov	r1, r3
  400530:	480a      	ldr	r0, [pc, #40]	; (40055c <usart_putString+0x48>)
  400532:	4b0b      	ldr	r3, [pc, #44]	; (400560 <usart_putString+0x4c>)
  400534:	4798      	blx	r3
		while(!uart_is_tx_empty(USART0)){};
  400536:	bf00      	nop
  400538:	4808      	ldr	r0, [pc, #32]	; (40055c <usart_putString+0x48>)
  40053a:	4b0a      	ldr	r3, [pc, #40]	; (400564 <usart_putString+0x50>)
  40053c:	4798      	blx	r3
  40053e:	4603      	mov	r3, r0
  400540:	2b00      	cmp	r3, #0
  400542:	d0f9      	beq.n	400538 <usart_putString+0x24>
	while(*(pstring + i)){
  400544:	687a      	ldr	r2, [r7, #4]
  400546:	68fb      	ldr	r3, [r7, #12]
  400548:	4413      	add	r3, r2
  40054a:	781b      	ldrb	r3, [r3, #0]
  40054c:	2b00      	cmp	r3, #0
  40054e:	d1e8      	bne.n	400522 <usart_putString+0xe>
	}  
     
	return(i);
  400550:	68fb      	ldr	r3, [r7, #12]
}
  400552:	4618      	mov	r0, r3
  400554:	3710      	adds	r7, #16
  400556:	46bd      	mov	sp, r7
  400558:	bd80      	pop	{r7, pc}
  40055a:	bf00      	nop
  40055c:	40024000 	.word	0x40024000
  400560:	00400271 	.word	0x00400271
  400564:	00401d77 	.word	0x00401d77

00400568 <usart_getString>:


/*
 * Busca do UART uma string
 */
uint32_t usart_getString(uint8_t *pstring){
  400568:	b580      	push	{r7, lr}
  40056a:	b084      	sub	sp, #16
  40056c:	af00      	add	r7, sp, #0
  40056e:	6078      	str	r0, [r7, #4]
	uint32_t i = 0 ;
  400570:	2300      	movs	r3, #0
  400572:	60fb      	str	r3, [r7, #12]
	
	usart_serial_getchar(USART0, (pstring+i));
  400574:	687a      	ldr	r2, [r7, #4]
  400576:	68fb      	ldr	r3, [r7, #12]
  400578:	4413      	add	r3, r2
  40057a:	4619      	mov	r1, r3
  40057c:	480f      	ldr	r0, [pc, #60]	; (4005bc <usart_getString+0x54>)
  40057e:	4b10      	ldr	r3, [pc, #64]	; (4005c0 <usart_getString+0x58>)
  400580:	4798      	blx	r3
	while(*(pstring+i) != '\n'){
  400582:	e009      	b.n	400598 <usart_getString+0x30>
		usart_serial_getchar(USART0, (pstring+(++i)));
  400584:	68fb      	ldr	r3, [r7, #12]
  400586:	3301      	adds	r3, #1
  400588:	60fb      	str	r3, [r7, #12]
  40058a:	687a      	ldr	r2, [r7, #4]
  40058c:	68fb      	ldr	r3, [r7, #12]
  40058e:	4413      	add	r3, r2
  400590:	4619      	mov	r1, r3
  400592:	480a      	ldr	r0, [pc, #40]	; (4005bc <usart_getString+0x54>)
  400594:	4b0a      	ldr	r3, [pc, #40]	; (4005c0 <usart_getString+0x58>)
  400596:	4798      	blx	r3
	while(*(pstring+i) != '\n'){
  400598:	687a      	ldr	r2, [r7, #4]
  40059a:	68fb      	ldr	r3, [r7, #12]
  40059c:	4413      	add	r3, r2
  40059e:	781b      	ldrb	r3, [r3, #0]
  4005a0:	2b0a      	cmp	r3, #10
  4005a2:	d1ef      	bne.n	400584 <usart_getString+0x1c>
	}
	*(pstring+i+1)= 0x00;
  4005a4:	68fb      	ldr	r3, [r7, #12]
  4005a6:	3301      	adds	r3, #1
  4005a8:	687a      	ldr	r2, [r7, #4]
  4005aa:	4413      	add	r3, r2
  4005ac:	2200      	movs	r2, #0
  4005ae:	701a      	strb	r2, [r3, #0]
	return(i);
  4005b0:	68fb      	ldr	r3, [r7, #12]
  4005b2:	4618      	mov	r0, r3
  4005b4:	3710      	adds	r7, #16
  4005b6:	46bd      	mov	sp, r7
  4005b8:	bd80      	pop	{r7, pc}
  4005ba:	bf00      	nop
  4005bc:	40024000 	.word	0x40024000
  4005c0:	0040037d 	.word	0x0040037d

004005c4 <osc_get_rate>:
{
  4005c4:	b480      	push	{r7}
  4005c6:	b083      	sub	sp, #12
  4005c8:	af00      	add	r7, sp, #0
  4005ca:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  4005cc:	687b      	ldr	r3, [r7, #4]
  4005ce:	2b07      	cmp	r3, #7
  4005d0:	d825      	bhi.n	40061e <osc_get_rate+0x5a>
  4005d2:	a201      	add	r2, pc, #4	; (adr r2, 4005d8 <osc_get_rate+0x14>)
  4005d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4005d8:	004005f9 	.word	0x004005f9
  4005dc:	004005ff 	.word	0x004005ff
  4005e0:	00400605 	.word	0x00400605
  4005e4:	0040060b 	.word	0x0040060b
  4005e8:	0040060f 	.word	0x0040060f
  4005ec:	00400613 	.word	0x00400613
  4005f0:	00400617 	.word	0x00400617
  4005f4:	0040061b 	.word	0x0040061b
		return OSC_SLCK_32K_RC_HZ;
  4005f8:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  4005fc:	e010      	b.n	400620 <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_XTAL;
  4005fe:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  400602:	e00d      	b.n	400620 <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_BYPASS;
  400604:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  400608:	e00a      	b.n	400620 <osc_get_rate+0x5c>
		return OSC_MAINCK_4M_RC_HZ;
  40060a:	4b08      	ldr	r3, [pc, #32]	; (40062c <osc_get_rate+0x68>)
  40060c:	e008      	b.n	400620 <osc_get_rate+0x5c>
		return OSC_MAINCK_8M_RC_HZ;
  40060e:	4b08      	ldr	r3, [pc, #32]	; (400630 <osc_get_rate+0x6c>)
  400610:	e006      	b.n	400620 <osc_get_rate+0x5c>
		return OSC_MAINCK_12M_RC_HZ;
  400612:	4b08      	ldr	r3, [pc, #32]	; (400634 <osc_get_rate+0x70>)
  400614:	e004      	b.n	400620 <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_XTAL;
  400616:	4b07      	ldr	r3, [pc, #28]	; (400634 <osc_get_rate+0x70>)
  400618:	e002      	b.n	400620 <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_BYPASS;
  40061a:	4b06      	ldr	r3, [pc, #24]	; (400634 <osc_get_rate+0x70>)
  40061c:	e000      	b.n	400620 <osc_get_rate+0x5c>
	return 0;
  40061e:	2300      	movs	r3, #0
}
  400620:	4618      	mov	r0, r3
  400622:	370c      	adds	r7, #12
  400624:	46bd      	mov	sp, r7
  400626:	f85d 7b04 	ldr.w	r7, [sp], #4
  40062a:	4770      	bx	lr
  40062c:	003d0900 	.word	0x003d0900
  400630:	007a1200 	.word	0x007a1200
  400634:	00b71b00 	.word	0x00b71b00

00400638 <sysclk_get_main_hz>:
{
  400638:	b580      	push	{r7, lr}
  40063a:	af00      	add	r7, sp, #0
		return pll_get_default_rate(0);
  40063c:	2006      	movs	r0, #6
  40063e:	4b05      	ldr	r3, [pc, #20]	; (400654 <sysclk_get_main_hz+0x1c>)
  400640:	4798      	blx	r3
  400642:	4602      	mov	r2, r0
  400644:	4613      	mov	r3, r2
  400646:	009b      	lsls	r3, r3, #2
  400648:	4413      	add	r3, r2
  40064a:	009a      	lsls	r2, r3, #2
  40064c:	4413      	add	r3, r2
}
  40064e:	4618      	mov	r0, r3
  400650:	bd80      	pop	{r7, pc}
  400652:	bf00      	nop
  400654:	004005c5 	.word	0x004005c5

00400658 <sysclk_get_cpu_hz>:
{
  400658:	b580      	push	{r7, lr}
  40065a:	af00      	add	r7, sp, #0
	return sysclk_get_main_hz() /
  40065c:	4b02      	ldr	r3, [pc, #8]	; (400668 <sysclk_get_cpu_hz+0x10>)
  40065e:	4798      	blx	r3
  400660:	4603      	mov	r3, r0
}
  400662:	4618      	mov	r0, r3
  400664:	bd80      	pop	{r7, pc}
  400666:	bf00      	nop
  400668:	00400639 	.word	0x00400639

0040066c <mcu6050_i2c_bus_init>:
#include "asf.h"
/*	
 *  \Brief: The function is used as I2C bus init
 */
void mcu6050_i2c_bus_init(void)
{
  40066c:	b580      	push	{r7, lr}
  40066e:	b084      	sub	sp, #16
  400670:	af00      	add	r7, sp, #0
	twihs_options_t mcu6050_option;
	pmc_enable_periph_clk(TWIHS_MCU6050_ID);
  400672:	2013      	movs	r0, #19
  400674:	4b08      	ldr	r3, [pc, #32]	; (400698 <mcu6050_i2c_bus_init+0x2c>)
  400676:	4798      	blx	r3

	/* Configure the options of TWI driver */
	mcu6050_option.master_clk = sysclk_get_cpu_hz();
  400678:	4b08      	ldr	r3, [pc, #32]	; (40069c <mcu6050_i2c_bus_init+0x30>)
  40067a:	4798      	blx	r3
  40067c:	4603      	mov	r3, r0
  40067e:	607b      	str	r3, [r7, #4]
	mcu6050_option.speed      = 40000;
  400680:	f649 4340 	movw	r3, #40000	; 0x9c40
  400684:	60bb      	str	r3, [r7, #8]
	twihs_master_init(TWIHS_MCU6050, &mcu6050_option);
  400686:	1d3b      	adds	r3, r7, #4
  400688:	4619      	mov	r1, r3
  40068a:	4805      	ldr	r0, [pc, #20]	; (4006a0 <mcu6050_i2c_bus_init+0x34>)
  40068c:	4b05      	ldr	r3, [pc, #20]	; (4006a4 <mcu6050_i2c_bus_init+0x38>)
  40068e:	4798      	blx	r3
}
  400690:	bf00      	nop
  400692:	3710      	adds	r7, #16
  400694:	46bd      	mov	sp, r7
  400696:	bd80      	pop	{r7, pc}
  400698:	004018e9 	.word	0x004018e9
  40069c:	00400659 	.word	0x00400659
  4006a0:	40018000 	.word	0x40018000
  4006a4:	00401995 	.word	0x00401995

004006a8 <mcu6050_i2c_bus_write>:
 *	\param reg_data : It is a value hold in the array,
 *		will be used for write the value into the register
 *	\param cnt : The no of byte of data to be write
 */
int8_t mcu6050_i2c_bus_write(uint8_t dev_addr, uint8_t reg_addr, uint8_t *reg_data, uint8_t cnt)
{
  4006a8:	b580      	push	{r7, lr}
  4006aa:	b088      	sub	sp, #32
  4006ac:	af00      	add	r7, sp, #0
  4006ae:	603a      	str	r2, [r7, #0]
  4006b0:	461a      	mov	r2, r3
  4006b2:	4603      	mov	r3, r0
  4006b4:	71fb      	strb	r3, [r7, #7]
  4006b6:	460b      	mov	r3, r1
  4006b8:	71bb      	strb	r3, [r7, #6]
  4006ba:	4613      	mov	r3, r2
  4006bc:	717b      	strb	r3, [r7, #5]
	int32_t ierror = 0x00;
  4006be:	2300      	movs	r3, #0
  4006c0:	61fb      	str	r3, [r7, #28]

	twihs_packet_t p_packet;
	p_packet.chip         = dev_addr;
  4006c2:	79fb      	ldrb	r3, [r7, #7]
  4006c4:	763b      	strb	r3, [r7, #24]
	p_packet.addr[0]      = reg_addr;
  4006c6:	79bb      	ldrb	r3, [r7, #6]
  4006c8:	723b      	strb	r3, [r7, #8]
	p_packet.addr_length  = 1;
  4006ca:	2301      	movs	r3, #1
  4006cc:	60fb      	str	r3, [r7, #12]
	p_packet.buffer       = reg_data;
  4006ce:	683b      	ldr	r3, [r7, #0]
  4006d0:	613b      	str	r3, [r7, #16]
	p_packet.length       = cnt;
  4006d2:	797b      	ldrb	r3, [r7, #5]
  4006d4:	617b      	str	r3, [r7, #20]
	
	ierror = twihs_master_write(TWIHS_MCU6050, &p_packet);
  4006d6:	f107 0308 	add.w	r3, r7, #8
  4006da:	4619      	mov	r1, r3
  4006dc:	4805      	ldr	r0, [pc, #20]	; (4006f4 <mcu6050_i2c_bus_write+0x4c>)
  4006de:	4b06      	ldr	r3, [pc, #24]	; (4006f8 <mcu6050_i2c_bus_write+0x50>)
  4006e0:	4798      	blx	r3
  4006e2:	4603      	mov	r3, r0
  4006e4:	61fb      	str	r3, [r7, #28]

	return (int8_t)ierror;
  4006e6:	69fb      	ldr	r3, [r7, #28]
  4006e8:	b25b      	sxtb	r3, r3
}
  4006ea:	4618      	mov	r0, r3
  4006ec:	3720      	adds	r7, #32
  4006ee:	46bd      	mov	sp, r7
  4006f0:	bd80      	pop	{r7, pc}
  4006f2:	bf00      	nop
  4006f4:	40018000 	.word	0x40018000
  4006f8:	00401c25 	.word	0x00401c25

004006fc <mcu6050_i2c_bus_read>:
 *	\param reg_addr : Address of the first register, will data is going to be read
 *	\param reg_data : This data read from the sensor, which is hold in an array
 *	\param cnt : The no of byte of data to be read
 */
int8_t mcu6050_i2c_bus_read(uint8_t dev_addr, uint8_t reg_addr, uint8_t *reg_data, uint8_t cnt)
{
  4006fc:	b580      	push	{r7, lr}
  4006fe:	b088      	sub	sp, #32
  400700:	af00      	add	r7, sp, #0
  400702:	603a      	str	r2, [r7, #0]
  400704:	461a      	mov	r2, r3
  400706:	4603      	mov	r3, r0
  400708:	71fb      	strb	r3, [r7, #7]
  40070a:	460b      	mov	r3, r1
  40070c:	71bb      	strb	r3, [r7, #6]
  40070e:	4613      	mov	r3, r2
  400710:	717b      	strb	r3, [r7, #5]
	int32_t ierror = 0x00;
  400712:	2300      	movs	r3, #0
  400714:	61fb      	str	r3, [r7, #28]
	
	twihs_packet_t p_packet;
	p_packet.chip         = dev_addr;
  400716:	79fb      	ldrb	r3, [r7, #7]
  400718:	763b      	strb	r3, [r7, #24]
	p_packet.addr[0]      = reg_addr;
  40071a:	79bb      	ldrb	r3, [r7, #6]
  40071c:	723b      	strb	r3, [r7, #8]
	p_packet.addr_length  = 1;
  40071e:	2301      	movs	r3, #1
  400720:	60fb      	str	r3, [r7, #12]
	p_packet.buffer       = reg_data;
  400722:	683b      	ldr	r3, [r7, #0]
  400724:	613b      	str	r3, [r7, #16]
	p_packet.length       = cnt;
  400726:	797b      	ldrb	r3, [r7, #5]
  400728:	617b      	str	r3, [r7, #20]
	
  // TODO: Algum problema no SPI faz com que devemos ler duas vezes o registrador para
  //       conseguirmos pegar o valor correto.
	ierror = twihs_master_read(TWIHS_MCU6050, &p_packet);
  40072a:	f107 0308 	add.w	r3, r7, #8
  40072e:	4619      	mov	r1, r3
  400730:	4809      	ldr	r0, [pc, #36]	; (400758 <mcu6050_i2c_bus_read+0x5c>)
  400732:	4b0a      	ldr	r3, [pc, #40]	; (40075c <mcu6050_i2c_bus_read+0x60>)
  400734:	4798      	blx	r3
  400736:	4603      	mov	r3, r0
  400738:	61fb      	str	r3, [r7, #28]
	ierror = twihs_master_read(TWIHS_MCU6050, &p_packet);
  40073a:	f107 0308 	add.w	r3, r7, #8
  40073e:	4619      	mov	r1, r3
  400740:	4805      	ldr	r0, [pc, #20]	; (400758 <mcu6050_i2c_bus_read+0x5c>)
  400742:	4b06      	ldr	r3, [pc, #24]	; (40075c <mcu6050_i2c_bus_read+0x60>)
  400744:	4798      	blx	r3
  400746:	4603      	mov	r3, r0
  400748:	61fb      	str	r3, [r7, #28]

	return (int8_t)ierror;
  40074a:	69fb      	ldr	r3, [r7, #28]
  40074c:	b25b      	sxtb	r3, r3
  40074e:	4618      	mov	r0, r3
  400750:	3720      	adds	r7, #32
  400752:	46bd      	mov	sp, r7
  400754:	bd80      	pop	{r7, pc}
  400756:	bf00      	nop
  400758:	40018000 	.word	0x40018000
  40075c:	00401b3d 	.word	0x00401b3d

00400760 <osc_enable>:
{
  400760:	b580      	push	{r7, lr}
  400762:	b082      	sub	sp, #8
  400764:	af00      	add	r7, sp, #0
  400766:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  400768:	687b      	ldr	r3, [r7, #4]
  40076a:	2b07      	cmp	r3, #7
  40076c:	d831      	bhi.n	4007d2 <osc_enable+0x72>
  40076e:	a201      	add	r2, pc, #4	; (adr r2, 400774 <osc_enable+0x14>)
  400770:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  400774:	004007d1 	.word	0x004007d1
  400778:	00400795 	.word	0x00400795
  40077c:	0040079d 	.word	0x0040079d
  400780:	004007a5 	.word	0x004007a5
  400784:	004007ad 	.word	0x004007ad
  400788:	004007b5 	.word	0x004007b5
  40078c:	004007bd 	.word	0x004007bd
  400790:	004007c7 	.word	0x004007c7
		pmc_switch_sclk_to_32kxtal(PMC_OSC_XTAL);
  400794:	2000      	movs	r0, #0
  400796:	4b11      	ldr	r3, [pc, #68]	; (4007dc <osc_enable+0x7c>)
  400798:	4798      	blx	r3
		break;
  40079a:	e01a      	b.n	4007d2 <osc_enable+0x72>
		pmc_switch_sclk_to_32kxtal(PMC_OSC_BYPASS);
  40079c:	2001      	movs	r0, #1
  40079e:	4b0f      	ldr	r3, [pc, #60]	; (4007dc <osc_enable+0x7c>)
  4007a0:	4798      	blx	r3
		break;
  4007a2:	e016      	b.n	4007d2 <osc_enable+0x72>
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_4_MHz);
  4007a4:	2000      	movs	r0, #0
  4007a6:	4b0e      	ldr	r3, [pc, #56]	; (4007e0 <osc_enable+0x80>)
  4007a8:	4798      	blx	r3
		break;
  4007aa:	e012      	b.n	4007d2 <osc_enable+0x72>
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_8_MHz);
  4007ac:	2010      	movs	r0, #16
  4007ae:	4b0c      	ldr	r3, [pc, #48]	; (4007e0 <osc_enable+0x80>)
  4007b0:	4798      	blx	r3
		break;
  4007b2:	e00e      	b.n	4007d2 <osc_enable+0x72>
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
  4007b4:	2020      	movs	r0, #32
  4007b6:	4b0a      	ldr	r3, [pc, #40]	; (4007e0 <osc_enable+0x80>)
  4007b8:	4798      	blx	r3
		break;
  4007ba:	e00a      	b.n	4007d2 <osc_enable+0x72>
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  4007bc:	213e      	movs	r1, #62	; 0x3e
  4007be:	2000      	movs	r0, #0
  4007c0:	4b08      	ldr	r3, [pc, #32]	; (4007e4 <osc_enable+0x84>)
  4007c2:	4798      	blx	r3
		break;
  4007c4:	e005      	b.n	4007d2 <osc_enable+0x72>
		pmc_switch_mainck_to_xtal(PMC_OSC_BYPASS,
  4007c6:	213e      	movs	r1, #62	; 0x3e
  4007c8:	2001      	movs	r0, #1
  4007ca:	4b06      	ldr	r3, [pc, #24]	; (4007e4 <osc_enable+0x84>)
  4007cc:	4798      	blx	r3
		break;
  4007ce:	e000      	b.n	4007d2 <osc_enable+0x72>
		break;
  4007d0:	bf00      	nop
}
  4007d2:	bf00      	nop
  4007d4:	3708      	adds	r7, #8
  4007d6:	46bd      	mov	sp, r7
  4007d8:	bd80      	pop	{r7, pc}
  4007da:	bf00      	nop
  4007dc:	00401725 	.word	0x00401725
  4007e0:	00401791 	.word	0x00401791
  4007e4:	00401801 	.word	0x00401801

004007e8 <osc_is_ready>:
{
  4007e8:	b580      	push	{r7, lr}
  4007ea:	b082      	sub	sp, #8
  4007ec:	af00      	add	r7, sp, #0
  4007ee:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  4007f0:	687b      	ldr	r3, [r7, #4]
  4007f2:	2b07      	cmp	r3, #7
  4007f4:	d826      	bhi.n	400844 <osc_is_ready+0x5c>
  4007f6:	a201      	add	r2, pc, #4	; (adr r2, 4007fc <osc_is_ready+0x14>)
  4007f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4007fc:	0040081d 	.word	0x0040081d
  400800:	00400821 	.word	0x00400821
  400804:	00400821 	.word	0x00400821
  400808:	00400833 	.word	0x00400833
  40080c:	00400833 	.word	0x00400833
  400810:	00400833 	.word	0x00400833
  400814:	00400833 	.word	0x00400833
  400818:	00400833 	.word	0x00400833
		return 1;
  40081c:	2301      	movs	r3, #1
  40081e:	e012      	b.n	400846 <osc_is_ready+0x5e>
		return pmc_osc_is_ready_32kxtal();
  400820:	4b0b      	ldr	r3, [pc, #44]	; (400850 <osc_is_ready+0x68>)
  400822:	4798      	blx	r3
  400824:	4603      	mov	r3, r0
  400826:	2b00      	cmp	r3, #0
  400828:	bf14      	ite	ne
  40082a:	2301      	movne	r3, #1
  40082c:	2300      	moveq	r3, #0
  40082e:	b2db      	uxtb	r3, r3
  400830:	e009      	b.n	400846 <osc_is_ready+0x5e>
		return pmc_osc_is_ready_mainck();
  400832:	4b08      	ldr	r3, [pc, #32]	; (400854 <osc_is_ready+0x6c>)
  400834:	4798      	blx	r3
  400836:	4603      	mov	r3, r0
  400838:	2b00      	cmp	r3, #0
  40083a:	bf14      	ite	ne
  40083c:	2301      	movne	r3, #1
  40083e:	2300      	moveq	r3, #0
  400840:	b2db      	uxtb	r3, r3
  400842:	e000      	b.n	400846 <osc_is_ready+0x5e>
	return 0;
  400844:	2300      	movs	r3, #0
}
  400846:	4618      	mov	r0, r3
  400848:	3708      	adds	r7, #8
  40084a:	46bd      	mov	sp, r7
  40084c:	bd80      	pop	{r7, pc}
  40084e:	bf00      	nop
  400850:	0040175d 	.word	0x0040175d
  400854:	00401879 	.word	0x00401879

00400858 <osc_get_rate>:
{
  400858:	b480      	push	{r7}
  40085a:	b083      	sub	sp, #12
  40085c:	af00      	add	r7, sp, #0
  40085e:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  400860:	687b      	ldr	r3, [r7, #4]
  400862:	2b07      	cmp	r3, #7
  400864:	d825      	bhi.n	4008b2 <osc_get_rate+0x5a>
  400866:	a201      	add	r2, pc, #4	; (adr r2, 40086c <osc_get_rate+0x14>)
  400868:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  40086c:	0040088d 	.word	0x0040088d
  400870:	00400893 	.word	0x00400893
  400874:	00400899 	.word	0x00400899
  400878:	0040089f 	.word	0x0040089f
  40087c:	004008a3 	.word	0x004008a3
  400880:	004008a7 	.word	0x004008a7
  400884:	004008ab 	.word	0x004008ab
  400888:	004008af 	.word	0x004008af
		return OSC_SLCK_32K_RC_HZ;
  40088c:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  400890:	e010      	b.n	4008b4 <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_XTAL;
  400892:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  400896:	e00d      	b.n	4008b4 <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_BYPASS;
  400898:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  40089c:	e00a      	b.n	4008b4 <osc_get_rate+0x5c>
		return OSC_MAINCK_4M_RC_HZ;
  40089e:	4b08      	ldr	r3, [pc, #32]	; (4008c0 <osc_get_rate+0x68>)
  4008a0:	e008      	b.n	4008b4 <osc_get_rate+0x5c>
		return OSC_MAINCK_8M_RC_HZ;
  4008a2:	4b08      	ldr	r3, [pc, #32]	; (4008c4 <osc_get_rate+0x6c>)
  4008a4:	e006      	b.n	4008b4 <osc_get_rate+0x5c>
		return OSC_MAINCK_12M_RC_HZ;
  4008a6:	4b08      	ldr	r3, [pc, #32]	; (4008c8 <osc_get_rate+0x70>)
  4008a8:	e004      	b.n	4008b4 <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_XTAL;
  4008aa:	4b07      	ldr	r3, [pc, #28]	; (4008c8 <osc_get_rate+0x70>)
  4008ac:	e002      	b.n	4008b4 <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_BYPASS;
  4008ae:	4b06      	ldr	r3, [pc, #24]	; (4008c8 <osc_get_rate+0x70>)
  4008b0:	e000      	b.n	4008b4 <osc_get_rate+0x5c>
	return 0;
  4008b2:	2300      	movs	r3, #0
}
  4008b4:	4618      	mov	r0, r3
  4008b6:	370c      	adds	r7, #12
  4008b8:	46bd      	mov	sp, r7
  4008ba:	f85d 7b04 	ldr.w	r7, [sp], #4
  4008be:	4770      	bx	lr
  4008c0:	003d0900 	.word	0x003d0900
  4008c4:	007a1200 	.word	0x007a1200
  4008c8:	00b71b00 	.word	0x00b71b00

004008cc <osc_wait_ready>:
 * to become stable and ready to use as a clock source.
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
  4008cc:	b580      	push	{r7, lr}
  4008ce:	b082      	sub	sp, #8
  4008d0:	af00      	add	r7, sp, #0
  4008d2:	4603      	mov	r3, r0
  4008d4:	71fb      	strb	r3, [r7, #7]
	while (!osc_is_ready(id)) {
  4008d6:	bf00      	nop
  4008d8:	79fb      	ldrb	r3, [r7, #7]
  4008da:	4618      	mov	r0, r3
  4008dc:	4b05      	ldr	r3, [pc, #20]	; (4008f4 <osc_wait_ready+0x28>)
  4008de:	4798      	blx	r3
  4008e0:	4603      	mov	r3, r0
  4008e2:	f083 0301 	eor.w	r3, r3, #1
  4008e6:	b2db      	uxtb	r3, r3
  4008e8:	2b00      	cmp	r3, #0
  4008ea:	d1f5      	bne.n	4008d8 <osc_wait_ready+0xc>
		/* Do nothing */
	}
}
  4008ec:	bf00      	nop
  4008ee:	3708      	adds	r7, #8
  4008f0:	46bd      	mov	sp, r7
  4008f2:	bd80      	pop	{r7, pc}
  4008f4:	004007e9 	.word	0x004007e9

004008f8 <pll_config_init>:
 * hardware mul+1 is hidden in this implementation. Use mul as mul effective
 * value.
 */
static inline void pll_config_init(struct pll_config *p_cfg,
		enum pll_source e_src, uint32_t ul_div, uint32_t ul_mul)
{
  4008f8:	b580      	push	{r7, lr}
  4008fa:	b086      	sub	sp, #24
  4008fc:	af00      	add	r7, sp, #0
  4008fe:	60f8      	str	r0, [r7, #12]
  400900:	607a      	str	r2, [r7, #4]
  400902:	603b      	str	r3, [r7, #0]
  400904:	460b      	mov	r3, r1
  400906:	72fb      	strb	r3, [r7, #11]
	uint32_t vco_hz;

	Assert(e_src < PLL_NR_SOURCES);

	if (ul_div == 0 && ul_mul == 0) { /* Must only be true for UTMI PLL */
  400908:	687b      	ldr	r3, [r7, #4]
  40090a:	2b00      	cmp	r3, #0
  40090c:	d107      	bne.n	40091e <pll_config_init+0x26>
  40090e:	683b      	ldr	r3, [r7, #0]
  400910:	2b00      	cmp	r3, #0
  400912:	d104      	bne.n	40091e <pll_config_init+0x26>
		p_cfg->ctrl = CKGR_UCKR_UPLLCOUNT(PLL_COUNT);
  400914:	68fb      	ldr	r3, [r7, #12]
  400916:	f44f 0270 	mov.w	r2, #15728640	; 0xf00000
  40091a:	601a      	str	r2, [r3, #0]
  40091c:	e019      	b.n	400952 <pll_config_init+0x5a>
	} else { /* PLLA */
	/* Calculate internal VCO frequency */
	vco_hz = osc_get_rate(e_src) / ul_div;
  40091e:	7afb      	ldrb	r3, [r7, #11]
  400920:	4618      	mov	r0, r3
  400922:	4b0e      	ldr	r3, [pc, #56]	; (40095c <pll_config_init+0x64>)
  400924:	4798      	blx	r3
  400926:	4602      	mov	r2, r0
  400928:	687b      	ldr	r3, [r7, #4]
  40092a:	fbb2 f3f3 	udiv	r3, r2, r3
  40092e:	617b      	str	r3, [r7, #20]
	Assert(vco_hz >= PLL_INPUT_MIN_HZ);
	Assert(vco_hz <= PLL_INPUT_MAX_HZ);

	vco_hz *= ul_mul;
  400930:	697b      	ldr	r3, [r7, #20]
  400932:	683a      	ldr	r2, [r7, #0]
  400934:	fb02 f303 	mul.w	r3, r2, r3
  400938:	617b      	str	r3, [r7, #20]
	Assert(vco_hz >= PLL_OUTPUT_MIN_HZ);
	Assert(vco_hz <= PLL_OUTPUT_MAX_HZ);

	/* PMC hardware will automatically make it mul+1 */
		p_cfg->ctrl = CKGR_PLLAR_MULA(ul_mul - 1) | CKGR_PLLAR_DIVA(ul_div)  \
  40093a:	683b      	ldr	r3, [r7, #0]
  40093c:	3b01      	subs	r3, #1
  40093e:	041a      	lsls	r2, r3, #16
  400940:	4b07      	ldr	r3, [pc, #28]	; (400960 <pll_config_init+0x68>)
  400942:	4013      	ands	r3, r2
  400944:	687a      	ldr	r2, [r7, #4]
  400946:	b2d2      	uxtb	r2, r2
  400948:	4313      	orrs	r3, r2
		| CKGR_PLLAR_PLLACOUNT(PLL_COUNT);
  40094a:	f443 527c 	orr.w	r2, r3, #16128	; 0x3f00
		p_cfg->ctrl = CKGR_PLLAR_MULA(ul_mul - 1) | CKGR_PLLAR_DIVA(ul_div)  \
  40094e:	68fb      	ldr	r3, [r7, #12]
  400950:	601a      	str	r2, [r3, #0]
	}
}
  400952:	bf00      	nop
  400954:	3718      	adds	r7, #24
  400956:	46bd      	mov	sp, r7
  400958:	bd80      	pop	{r7, pc}
  40095a:	bf00      	nop
  40095c:	00400859 	.word	0x00400859
  400960:	07ff0000 	.word	0x07ff0000

00400964 <pll_enable>:
		PMC->CKGR_UCKR = p_cfg->ctrl;
	}
}

static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
  400964:	b580      	push	{r7, lr}
  400966:	b082      	sub	sp, #8
  400968:	af00      	add	r7, sp, #0
  40096a:	6078      	str	r0, [r7, #4]
  40096c:	6039      	str	r1, [r7, #0]
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
  40096e:	683b      	ldr	r3, [r7, #0]
  400970:	2b00      	cmp	r3, #0
  400972:	d108      	bne.n	400986 <pll_enable+0x22>
		pmc_disable_pllack(); // Always stop PLL first!
  400974:	4b09      	ldr	r3, [pc, #36]	; (40099c <pll_enable+0x38>)
  400976:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  400978:	4a09      	ldr	r2, [pc, #36]	; (4009a0 <pll_enable+0x3c>)
  40097a:	687b      	ldr	r3, [r7, #4]
  40097c:	681b      	ldr	r3, [r3, #0]
  40097e:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
  400982:	6293      	str	r3, [r2, #40]	; 0x28
	} else {
		PMC->CKGR_UCKR = p_cfg->ctrl | CKGR_UCKR_UPLLEN;
	}
}
  400984:	e005      	b.n	400992 <pll_enable+0x2e>
		PMC->CKGR_UCKR = p_cfg->ctrl | CKGR_UCKR_UPLLEN;
  400986:	4a06      	ldr	r2, [pc, #24]	; (4009a0 <pll_enable+0x3c>)
  400988:	687b      	ldr	r3, [r7, #4]
  40098a:	681b      	ldr	r3, [r3, #0]
  40098c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
  400990:	61d3      	str	r3, [r2, #28]
}
  400992:	bf00      	nop
  400994:	3708      	adds	r7, #8
  400996:	46bd      	mov	sp, r7
  400998:	bd80      	pop	{r7, pc}
  40099a:	bf00      	nop
  40099c:	00401895 	.word	0x00401895
  4009a0:	400e0600 	.word	0x400e0600

004009a4 <pll_is_locked>:
		PMC->CKGR_UCKR &= ~CKGR_UCKR_UPLLEN;
	}
}

static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
  4009a4:	b580      	push	{r7, lr}
  4009a6:	b082      	sub	sp, #8
  4009a8:	af00      	add	r7, sp, #0
  4009aa:	6078      	str	r0, [r7, #4]
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
  4009ac:	687b      	ldr	r3, [r7, #4]
  4009ae:	2b00      	cmp	r3, #0
  4009b0:	d103      	bne.n	4009ba <pll_is_locked+0x16>
	return pmc_is_locked_pllack();
  4009b2:	4b05      	ldr	r3, [pc, #20]	; (4009c8 <pll_is_locked+0x24>)
  4009b4:	4798      	blx	r3
  4009b6:	4603      	mov	r3, r0
  4009b8:	e002      	b.n	4009c0 <pll_is_locked+0x1c>
	} else {
		return pmc_is_locked_upll();
  4009ba:	4b04      	ldr	r3, [pc, #16]	; (4009cc <pll_is_locked+0x28>)
  4009bc:	4798      	blx	r3
  4009be:	4603      	mov	r3, r0
	}
}
  4009c0:	4618      	mov	r0, r3
  4009c2:	3708      	adds	r7, #8
  4009c4:	46bd      	mov	sp, r7
  4009c6:	bd80      	pop	{r7, pc}
  4009c8:	004018b1 	.word	0x004018b1
  4009cc:	004018cd 	.word	0x004018cd

004009d0 <pll_enable_source>:

static inline void pll_enable_source(enum pll_source e_src)
{
  4009d0:	b580      	push	{r7, lr}
  4009d2:	b082      	sub	sp, #8
  4009d4:	af00      	add	r7, sp, #0
  4009d6:	4603      	mov	r3, r0
  4009d8:	71fb      	strb	r3, [r7, #7]
	switch (e_src) {
  4009da:	79fb      	ldrb	r3, [r7, #7]
  4009dc:	3b03      	subs	r3, #3
  4009de:	2b04      	cmp	r3, #4
  4009e0:	d808      	bhi.n	4009f4 <pll_enable_source+0x24>
	case PLL_SRC_MAINCK_4M_RC:
	case PLL_SRC_MAINCK_8M_RC:
	case PLL_SRC_MAINCK_12M_RC:
	case PLL_SRC_MAINCK_XTAL:
	case PLL_SRC_MAINCK_BYPASS:
		osc_enable(e_src);
  4009e2:	79fb      	ldrb	r3, [r7, #7]
  4009e4:	4618      	mov	r0, r3
  4009e6:	4b06      	ldr	r3, [pc, #24]	; (400a00 <pll_enable_source+0x30>)
  4009e8:	4798      	blx	r3
		osc_wait_ready(e_src);
  4009ea:	79fb      	ldrb	r3, [r7, #7]
  4009ec:	4618      	mov	r0, r3
  4009ee:	4b05      	ldr	r3, [pc, #20]	; (400a04 <pll_enable_source+0x34>)
  4009f0:	4798      	blx	r3
		break;
  4009f2:	e000      	b.n	4009f6 <pll_enable_source+0x26>

	default:
		Assert(false);
		break;
  4009f4:	bf00      	nop
	}
}
  4009f6:	bf00      	nop
  4009f8:	3708      	adds	r7, #8
  4009fa:	46bd      	mov	sp, r7
  4009fc:	bd80      	pop	{r7, pc}
  4009fe:	bf00      	nop
  400a00:	00400761 	.word	0x00400761
  400a04:	004008cd 	.word	0x004008cd

00400a08 <pll_wait_for_lock>:
 *
 * \retval STATUS_OK The PLL is now locked.
 * \retval ERR_TIMEOUT Timed out waiting for PLL to become locked.
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
  400a08:	b580      	push	{r7, lr}
  400a0a:	b082      	sub	sp, #8
  400a0c:	af00      	add	r7, sp, #0
  400a0e:	6078      	str	r0, [r7, #4]
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  400a10:	bf00      	nop
  400a12:	6878      	ldr	r0, [r7, #4]
  400a14:	4b04      	ldr	r3, [pc, #16]	; (400a28 <pll_wait_for_lock+0x20>)
  400a16:	4798      	blx	r3
  400a18:	4603      	mov	r3, r0
  400a1a:	2b00      	cmp	r3, #0
  400a1c:	d0f9      	beq.n	400a12 <pll_wait_for_lock+0xa>
		/* Do nothing */
	}

	return 0;
  400a1e:	2300      	movs	r3, #0
}
  400a20:	4618      	mov	r0, r3
  400a22:	3708      	adds	r7, #8
  400a24:	46bd      	mov	sp, r7
  400a26:	bd80      	pop	{r7, pc}
  400a28:	004009a5 	.word	0x004009a5

00400a2c <sysclk_get_main_hz>:
{
  400a2c:	b580      	push	{r7, lr}
  400a2e:	af00      	add	r7, sp, #0
		return pll_get_default_rate(0);
  400a30:	2006      	movs	r0, #6
  400a32:	4b05      	ldr	r3, [pc, #20]	; (400a48 <sysclk_get_main_hz+0x1c>)
  400a34:	4798      	blx	r3
  400a36:	4602      	mov	r2, r0
  400a38:	4613      	mov	r3, r2
  400a3a:	009b      	lsls	r3, r3, #2
  400a3c:	4413      	add	r3, r2
  400a3e:	009a      	lsls	r2, r3, #2
  400a40:	4413      	add	r3, r2
}
  400a42:	4618      	mov	r0, r3
  400a44:	bd80      	pop	{r7, pc}
  400a46:	bf00      	nop
  400a48:	00400859 	.word	0x00400859

00400a4c <sysclk_get_cpu_hz>:
{
  400a4c:	b580      	push	{r7, lr}
  400a4e:	af00      	add	r7, sp, #0
	return sysclk_get_main_hz() /
  400a50:	4b02      	ldr	r3, [pc, #8]	; (400a5c <sysclk_get_cpu_hz+0x10>)
  400a52:	4798      	blx	r3
  400a54:	4603      	mov	r3, r0
}
  400a56:	4618      	mov	r0, r3
  400a58:	bd80      	pop	{r7, pc}
  400a5a:	bf00      	nop
  400a5c:	00400a2d 	.word	0x00400a2d

00400a60 <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  400a60:	b590      	push	{r4, r7, lr}
  400a62:	b083      	sub	sp, #12
  400a64:	af00      	add	r7, sp, #0
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  400a66:	4813      	ldr	r0, [pc, #76]	; (400ab4 <sysclk_init+0x54>)
  400a68:	4b13      	ldr	r3, [pc, #76]	; (400ab8 <sysclk_init+0x58>)
  400a6a:	4798      	blx	r3
		pmc_switch_mck_to_mainck(CONFIG_SYSCLK_PRES);
	}

#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
  400a6c:	2006      	movs	r0, #6
  400a6e:	4b13      	ldr	r3, [pc, #76]	; (400abc <sysclk_init+0x5c>)
  400a70:	4798      	blx	r3
		pll_config_defaults(&pllcfg, 0);
  400a72:	1d38      	adds	r0, r7, #4
  400a74:	2319      	movs	r3, #25
  400a76:	2201      	movs	r2, #1
  400a78:	2106      	movs	r1, #6
  400a7a:	4c11      	ldr	r4, [pc, #68]	; (400ac0 <sysclk_init+0x60>)
  400a7c:	47a0      	blx	r4
		pll_enable(&pllcfg, 0);
  400a7e:	1d3b      	adds	r3, r7, #4
  400a80:	2100      	movs	r1, #0
  400a82:	4618      	mov	r0, r3
  400a84:	4b0f      	ldr	r3, [pc, #60]	; (400ac4 <sysclk_init+0x64>)
  400a86:	4798      	blx	r3
		pll_wait_for_lock(0);
  400a88:	2000      	movs	r0, #0
  400a8a:	4b0f      	ldr	r3, [pc, #60]	; (400ac8 <sysclk_init+0x68>)
  400a8c:	4798      	blx	r3
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
  400a8e:	2002      	movs	r0, #2
  400a90:	4b0e      	ldr	r3, [pc, #56]	; (400acc <sysclk_init+0x6c>)
  400a92:	4798      	blx	r3
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  400a94:	2000      	movs	r0, #0
  400a96:	4b0e      	ldr	r3, [pc, #56]	; (400ad0 <sysclk_init+0x70>)
  400a98:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}
	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  400a9a:	4b0e      	ldr	r3, [pc, #56]	; (400ad4 <sysclk_init+0x74>)
  400a9c:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  400a9e:	4b0e      	ldr	r3, [pc, #56]	; (400ad8 <sysclk_init+0x78>)
  400aa0:	4798      	blx	r3
  400aa2:	4603      	mov	r3, r0
  400aa4:	4618      	mov	r0, r3
  400aa6:	4b04      	ldr	r3, [pc, #16]	; (400ab8 <sysclk_init+0x58>)
  400aa8:	4798      	blx	r3

#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
	/* Signal that the internal frequencies are setup */
	sysclk_initialized = 1;
#endif
}
  400aaa:	bf00      	nop
  400aac:	370c      	adds	r7, #12
  400aae:	46bd      	mov	sp, r7
  400ab0:	bd90      	pop	{r4, r7, pc}
  400ab2:	bf00      	nop
  400ab4:	11e1a300 	.word	0x11e1a300
  400ab8:	00402349 	.word	0x00402349
  400abc:	004009d1 	.word	0x004009d1
  400ac0:	004008f9 	.word	0x004008f9
  400ac4:	00400965 	.word	0x00400965
  400ac8:	00400a09 	.word	0x00400a09
  400acc:	00401625 	.word	0x00401625
  400ad0:	004016a1 	.word	0x004016a1
  400ad4:	004021e1 	.word	0x004021e1
  400ad8:	00400a4d 	.word	0x00400a4d

00400adc <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
  400adc:	b580      	push	{r7, lr}
  400ade:	b086      	sub	sp, #24
  400ae0:	af00      	add	r7, sp, #0
  400ae2:	60f8      	str	r0, [r7, #12]
  400ae4:	60b9      	str	r1, [r7, #8]
  400ae6:	607a      	str	r2, [r7, #4]
	int nChars = 0;
  400ae8:	2300      	movs	r3, #0
  400aea:	617b      	str	r3, [r7, #20]

	if (file != 0) {
  400aec:	68fb      	ldr	r3, [r7, #12]
  400aee:	2b00      	cmp	r3, #0
  400af0:	d012      	beq.n	400b18 <_read+0x3c>
		return -1;
  400af2:	f04f 33ff 	mov.w	r3, #4294967295
  400af6:	e013      	b.n	400b20 <_read+0x44>
	}

	for (; len > 0; --len) {
		ptr_get(stdio_base, ptr);
  400af8:	4b0b      	ldr	r3, [pc, #44]	; (400b28 <_read+0x4c>)
  400afa:	681b      	ldr	r3, [r3, #0]
  400afc:	4a0b      	ldr	r2, [pc, #44]	; (400b2c <_read+0x50>)
  400afe:	6812      	ldr	r2, [r2, #0]
  400b00:	68b9      	ldr	r1, [r7, #8]
  400b02:	4610      	mov	r0, r2
  400b04:	4798      	blx	r3
		ptr++;
  400b06:	68bb      	ldr	r3, [r7, #8]
  400b08:	3301      	adds	r3, #1
  400b0a:	60bb      	str	r3, [r7, #8]
		nChars++;
  400b0c:	697b      	ldr	r3, [r7, #20]
  400b0e:	3301      	adds	r3, #1
  400b10:	617b      	str	r3, [r7, #20]
	for (; len > 0; --len) {
  400b12:	687b      	ldr	r3, [r7, #4]
  400b14:	3b01      	subs	r3, #1
  400b16:	607b      	str	r3, [r7, #4]
  400b18:	687b      	ldr	r3, [r7, #4]
  400b1a:	2b00      	cmp	r3, #0
  400b1c:	dcec      	bgt.n	400af8 <_read+0x1c>
	}
	return nChars;
  400b1e:	697b      	ldr	r3, [r7, #20]
}
  400b20:	4618      	mov	r0, r3
  400b22:	3718      	adds	r7, #24
  400b24:	46bd      	mov	sp, r7
  400b26:	bd80      	pop	{r7, pc}
  400b28:	20400a88 	.word	0x20400a88
  400b2c:	20400a90 	.word	0x20400a90

00400b30 <_write>:
int __attribute__((weak))
_write (int file, const char *ptr, int len);

int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
  400b30:	b580      	push	{r7, lr}
  400b32:	b086      	sub	sp, #24
  400b34:	af00      	add	r7, sp, #0
  400b36:	60f8      	str	r0, [r7, #12]
  400b38:	60b9      	str	r1, [r7, #8]
  400b3a:	607a      	str	r2, [r7, #4]
	int nChars = 0;
  400b3c:	2300      	movs	r3, #0
  400b3e:	617b      	str	r3, [r7, #20]

	if ((file != 1) && (file != 2) && (file!=3)) {
  400b40:	68fb      	ldr	r3, [r7, #12]
  400b42:	2b01      	cmp	r3, #1
  400b44:	d01e      	beq.n	400b84 <_write+0x54>
  400b46:	68fb      	ldr	r3, [r7, #12]
  400b48:	2b02      	cmp	r3, #2
  400b4a:	d01b      	beq.n	400b84 <_write+0x54>
  400b4c:	68fb      	ldr	r3, [r7, #12]
  400b4e:	2b03      	cmp	r3, #3
  400b50:	d018      	beq.n	400b84 <_write+0x54>
		return -1;
  400b52:	f04f 33ff 	mov.w	r3, #4294967295
  400b56:	e019      	b.n	400b8c <_write+0x5c>
	}

	for (; len != 0; --len) {
		if (ptr_put(stdio_base, *ptr++) < 0) {
  400b58:	4b0e      	ldr	r3, [pc, #56]	; (400b94 <_write+0x64>)
  400b5a:	681a      	ldr	r2, [r3, #0]
  400b5c:	4b0e      	ldr	r3, [pc, #56]	; (400b98 <_write+0x68>)
  400b5e:	6818      	ldr	r0, [r3, #0]
  400b60:	68bb      	ldr	r3, [r7, #8]
  400b62:	1c59      	adds	r1, r3, #1
  400b64:	60b9      	str	r1, [r7, #8]
  400b66:	781b      	ldrb	r3, [r3, #0]
  400b68:	4619      	mov	r1, r3
  400b6a:	4790      	blx	r2
  400b6c:	4603      	mov	r3, r0
  400b6e:	2b00      	cmp	r3, #0
  400b70:	da02      	bge.n	400b78 <_write+0x48>
			return -1;
  400b72:	f04f 33ff 	mov.w	r3, #4294967295
  400b76:	e009      	b.n	400b8c <_write+0x5c>
		}
		++nChars;
  400b78:	697b      	ldr	r3, [r7, #20]
  400b7a:	3301      	adds	r3, #1
  400b7c:	617b      	str	r3, [r7, #20]
	for (; len != 0; --len) {
  400b7e:	687b      	ldr	r3, [r7, #4]
  400b80:	3b01      	subs	r3, #1
  400b82:	607b      	str	r3, [r7, #4]
  400b84:	687b      	ldr	r3, [r7, #4]
  400b86:	2b00      	cmp	r3, #0
  400b88:	d1e6      	bne.n	400b58 <_write+0x28>
	}
	return nChars;
  400b8a:	697b      	ldr	r3, [r7, #20]
}
  400b8c:	4618      	mov	r0, r3
  400b8e:	3718      	adds	r7, #24
  400b90:	46bd      	mov	sp, r7
  400b92:	bd80      	pop	{r7, pc}
  400b94:	20400a8c 	.word	0x20400a8c
  400b98:	20400a90 	.word	0x20400a90

00400b9c <SCB_EnableICache>:
/** \brief Enable I-Cache

    The function turns on I-Cache
  */
__STATIC_INLINE void SCB_EnableICache(void)
{
  400b9c:	b480      	push	{r7}
  400b9e:	af00      	add	r7, sp, #0
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb");
  400ba0:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400ba4:	f3bf 8f6f 	isb	sy
  #if (__ICACHE_PRESENT == 1)
    __DSB();
    __ISB();
    SCB->ICIALLU = 0;                       // invalidate I-Cache
  400ba8:	4b09      	ldr	r3, [pc, #36]	; (400bd0 <SCB_EnableICache+0x34>)
  400baa:	2200      	movs	r2, #0
  400bac:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
    SCB->CCR |=  SCB_CCR_IC_Msk;            // enable I-Cache
  400bb0:	4a07      	ldr	r2, [pc, #28]	; (400bd0 <SCB_EnableICache+0x34>)
  400bb2:	4b07      	ldr	r3, [pc, #28]	; (400bd0 <SCB_EnableICache+0x34>)
  400bb4:	695b      	ldr	r3, [r3, #20]
  400bb6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  400bba:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb");
  400bbc:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400bc0:	f3bf 8f6f 	isb	sy
    __DSB();
    __ISB();
  #endif
}
  400bc4:	bf00      	nop
  400bc6:	46bd      	mov	sp, r7
  400bc8:	f85d 7b04 	ldr.w	r7, [sp], #4
  400bcc:	4770      	bx	lr
  400bce:	bf00      	nop
  400bd0:	e000ed00 	.word	0xe000ed00

00400bd4 <SCB_EnableDCache>:
/** \brief Enable D-Cache

    The function turns on D-Cache
  */
__STATIC_INLINE void SCB_EnableDCache(void)
{
  400bd4:	b480      	push	{r7}
  400bd6:	b08b      	sub	sp, #44	; 0x2c
  400bd8:	af00      	add	r7, sp, #0
  #if (__DCACHE_PRESENT == 1)
    uint32_t ccsidr, sshift, wshift, sw;
    uint32_t sets, ways;

    ccsidr  = SCB->CCSIDR;
  400bda:	4b26      	ldr	r3, [pc, #152]	; (400c74 <SCB_EnableDCache+0xa0>)
  400bdc:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
  400be0:	61fb      	str	r3, [r7, #28]
    sets    = CCSIDR_SETS(ccsidr);
  400be2:	69fb      	ldr	r3, [r7, #28]
  400be4:	0b5b      	lsrs	r3, r3, #13
  400be6:	f3c3 030e 	ubfx	r3, r3, #0, #15
  400bea:	627b      	str	r3, [r7, #36]	; 0x24
    sshift  = CCSIDR_LSSHIFT(ccsidr) + 4;
  400bec:	69fb      	ldr	r3, [r7, #28]
  400bee:	f003 0307 	and.w	r3, r3, #7
  400bf2:	3304      	adds	r3, #4
  400bf4:	61bb      	str	r3, [r7, #24]
    ways    = CCSIDR_WAYS(ccsidr);
  400bf6:	69fb      	ldr	r3, [r7, #28]
  400bf8:	08db      	lsrs	r3, r3, #3
  400bfa:	f3c3 0309 	ubfx	r3, r3, #0, #10
  400bfe:	617b      	str	r3, [r7, #20]
  400c00:	697b      	ldr	r3, [r7, #20]
  400c02:	60bb      	str	r3, [r7, #8]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
  uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
  400c04:	68bb      	ldr	r3, [r7, #8]
  400c06:	fab3 f383 	clz	r3, r3
  400c0a:	607b      	str	r3, [r7, #4]
   return ((uint8_t) result);    /* Add explicit type cast here */
  400c0c:	687b      	ldr	r3, [r7, #4]
  400c0e:	b2db      	uxtb	r3, r3
    wshift  = __CLZ(ways) & 0x1f;
  400c10:	f003 031f 	and.w	r3, r3, #31
  400c14:	613b      	str	r3, [r7, #16]
  __ASM volatile ("dsb");
  400c16:	f3bf 8f4f 	dsb	sy

    __DSB();

    do {                                    // invalidate D-Cache
         int32_t tmpways = ways;
  400c1a:	697b      	ldr	r3, [r7, #20]
  400c1c:	623b      	str	r3, [r7, #32]
         do {
              sw = ((tmpways << wshift) | (sets << sshift));
  400c1e:	6a3a      	ldr	r2, [r7, #32]
  400c20:	693b      	ldr	r3, [r7, #16]
  400c22:	fa02 f303 	lsl.w	r3, r2, r3
  400c26:	4619      	mov	r1, r3
  400c28:	6a7a      	ldr	r2, [r7, #36]	; 0x24
  400c2a:	69bb      	ldr	r3, [r7, #24]
  400c2c:	fa02 f303 	lsl.w	r3, r2, r3
  400c30:	430b      	orrs	r3, r1
  400c32:	60fb      	str	r3, [r7, #12]
              SCB->DCISW = sw;
  400c34:	4a0f      	ldr	r2, [pc, #60]	; (400c74 <SCB_EnableDCache+0xa0>)
  400c36:	68fb      	ldr	r3, [r7, #12]
  400c38:	f8c2 3260 	str.w	r3, [r2, #608]	; 0x260
            } while(tmpways--);
  400c3c:	6a3b      	ldr	r3, [r7, #32]
  400c3e:	1e5a      	subs	r2, r3, #1
  400c40:	623a      	str	r2, [r7, #32]
  400c42:	2b00      	cmp	r3, #0
  400c44:	d1eb      	bne.n	400c1e <SCB_EnableDCache+0x4a>
        } while(sets--);
  400c46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  400c48:	1e5a      	subs	r2, r3, #1
  400c4a:	627a      	str	r2, [r7, #36]	; 0x24
  400c4c:	2b00      	cmp	r3, #0
  400c4e:	d1e4      	bne.n	400c1a <SCB_EnableDCache+0x46>
  400c50:	f3bf 8f4f 	dsb	sy
    __DSB();

    SCB->CCR |=  SCB_CCR_DC_Msk;            // enable D-Cache
  400c54:	4a07      	ldr	r2, [pc, #28]	; (400c74 <SCB_EnableDCache+0xa0>)
  400c56:	4b07      	ldr	r3, [pc, #28]	; (400c74 <SCB_EnableDCache+0xa0>)
  400c58:	695b      	ldr	r3, [r3, #20]
  400c5a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
  400c5e:	6153      	str	r3, [r2, #20]
  400c60:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400c64:	f3bf 8f6f 	isb	sy

    __DSB();
    __ISB();
  #endif
}
  400c68:	bf00      	nop
  400c6a:	372c      	adds	r7, #44	; 0x2c
  400c6c:	46bd      	mov	sp, r7
  400c6e:	f85d 7b04 	ldr.w	r7, [sp], #4
  400c72:	4770      	bx	lr
  400c74:	e000ed00 	.word	0xe000ed00

00400c78 <sysclk_enable_peripheral_clock>:
{
  400c78:	b580      	push	{r7, lr}
  400c7a:	b082      	sub	sp, #8
  400c7c:	af00      	add	r7, sp, #0
  400c7e:	6078      	str	r0, [r7, #4]
	pmc_enable_periph_clk(ul_id);
  400c80:	6878      	ldr	r0, [r7, #4]
  400c82:	4b03      	ldr	r3, [pc, #12]	; (400c90 <sysclk_enable_peripheral_clock+0x18>)
  400c84:	4798      	blx	r3
}
  400c86:	bf00      	nop
  400c88:	3708      	adds	r7, #8
  400c8a:	46bd      	mov	sp, r7
  400c8c:	bd80      	pop	{r7, pc}
  400c8e:	bf00      	nop
  400c90:	004018e9 	.word	0x004018e9

00400c94 <ioport_init>:
 *
 * This function must be called before using any other functions in the IOPORT
 * service.
 */
static inline void ioport_init(void)
{
  400c94:	b580      	push	{r7, lr}
  400c96:	af00      	add	r7, sp, #0
}

__always_inline static void arch_ioport_init(void)
{
#ifdef ID_PIOA
	sysclk_enable_peripheral_clock(ID_PIOA);
  400c98:	200a      	movs	r0, #10
  400c9a:	4b08      	ldr	r3, [pc, #32]	; (400cbc <ioport_init+0x28>)
  400c9c:	4798      	blx	r3
#endif
#ifdef ID_PIOB
	sysclk_enable_peripheral_clock(ID_PIOB);
  400c9e:	200b      	movs	r0, #11
  400ca0:	4b06      	ldr	r3, [pc, #24]	; (400cbc <ioport_init+0x28>)
  400ca2:	4798      	blx	r3
#endif
#ifdef ID_PIOC
	sysclk_enable_peripheral_clock(ID_PIOC);
  400ca4:	200c      	movs	r0, #12
  400ca6:	4b05      	ldr	r3, [pc, #20]	; (400cbc <ioport_init+0x28>)
  400ca8:	4798      	blx	r3
#endif
#ifdef ID_PIOD
	sysclk_enable_peripheral_clock(ID_PIOD);
  400caa:	2010      	movs	r0, #16
  400cac:	4b03      	ldr	r3, [pc, #12]	; (400cbc <ioport_init+0x28>)
  400cae:	4798      	blx	r3
#endif
#ifdef ID_PIOE
	sysclk_enable_peripheral_clock(ID_PIOE);
  400cb0:	2011      	movs	r0, #17
  400cb2:	4b02      	ldr	r3, [pc, #8]	; (400cbc <ioport_init+0x28>)
  400cb4:	4798      	blx	r3
	arch_ioport_init();
}
  400cb6:	bf00      	nop
  400cb8:	bd80      	pop	{r7, pc}
  400cba:	bf00      	nop
  400cbc:	00400c79 	.word	0x00400c79

00400cc0 <ioport_disable_pin>:
 *        IOPORT_CREATE_PIN().
 *
 * \param pin IOPORT pin to disable
 */
static inline void ioport_disable_pin(ioport_pin_t pin)
{
  400cc0:	b480      	push	{r7}
  400cc2:	b089      	sub	sp, #36	; 0x24
  400cc4:	af00      	add	r7, sp, #0
  400cc6:	6078      	str	r0, [r7, #4]
  400cc8:	687b      	ldr	r3, [r7, #4]
  400cca:	61fb      	str	r3, [r7, #28]
  400ccc:	69fb      	ldr	r3, [r7, #28]
  400cce:	61bb      	str	r3, [r7, #24]
	return pin >> 5;
  400cd0:	69bb      	ldr	r3, [r7, #24]
  400cd2:	095a      	lsrs	r2, r3, #5
  400cd4:	69fb      	ldr	r3, [r7, #28]
  400cd6:	617b      	str	r3, [r7, #20]
	return 1U << (pin & 0x1F);
  400cd8:	697b      	ldr	r3, [r7, #20]
  400cda:	f003 031f 	and.w	r3, r3, #31
  400cde:	2101      	movs	r1, #1
  400ce0:	fa01 f303 	lsl.w	r3, r1, r3
  400ce4:	613a      	str	r2, [r7, #16]
  400ce6:	60fb      	str	r3, [r7, #12]
  400ce8:	693b      	ldr	r3, [r7, #16]
  400cea:	60bb      	str	r3, [r7, #8]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  400cec:	68ba      	ldr	r2, [r7, #8]
  400cee:	4b06      	ldr	r3, [pc, #24]	; (400d08 <ioport_disable_pin+0x48>)
  400cf0:	4413      	add	r3, r2
  400cf2:	025b      	lsls	r3, r3, #9
  400cf4:	461a      	mov	r2, r3
}

__always_inline static void arch_ioport_disable_port(ioport_port_t port,
		ioport_port_mask_t mask)
{
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  400cf6:	68fb      	ldr	r3, [r7, #12]
  400cf8:	6053      	str	r3, [r2, #4]
	arch_ioport_disable_pin(pin);
}
  400cfa:	bf00      	nop
  400cfc:	3724      	adds	r7, #36	; 0x24
  400cfe:	46bd      	mov	sp, r7
  400d00:	f85d 7b04 	ldr.w	r7, [sp], #4
  400d04:	4770      	bx	lr
  400d06:	bf00      	nop
  400d08:	00200707 	.word	0x00200707

00400d0c <ioport_set_pin_mode>:
 *
 * \param pin IOPORT pin to configure
 * \param mode Mode masks to configure for the specified pin (\ref ioport_modes)
 */
static inline void ioport_set_pin_mode(ioport_pin_t pin, ioport_mode_t mode)
{
  400d0c:	b480      	push	{r7}
  400d0e:	b08d      	sub	sp, #52	; 0x34
  400d10:	af00      	add	r7, sp, #0
  400d12:	6078      	str	r0, [r7, #4]
  400d14:	6039      	str	r1, [r7, #0]
  400d16:	687b      	ldr	r3, [r7, #4]
  400d18:	62fb      	str	r3, [r7, #44]	; 0x2c
  400d1a:	683b      	ldr	r3, [r7, #0]
  400d1c:	62bb      	str	r3, [r7, #40]	; 0x28
  400d1e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  400d20:	627b      	str	r3, [r7, #36]	; 0x24
	return pin >> 5;
  400d22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  400d24:	095a      	lsrs	r2, r3, #5
  400d26:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  400d28:	623b      	str	r3, [r7, #32]
	return 1U << (pin & 0x1F);
  400d2a:	6a3b      	ldr	r3, [r7, #32]
  400d2c:	f003 031f 	and.w	r3, r3, #31
  400d30:	2101      	movs	r1, #1
  400d32:	fa01 f303 	lsl.w	r3, r1, r3
  400d36:	61fa      	str	r2, [r7, #28]
  400d38:	61bb      	str	r3, [r7, #24]
  400d3a:	6abb      	ldr	r3, [r7, #40]	; 0x28
  400d3c:	617b      	str	r3, [r7, #20]
  400d3e:	69fb      	ldr	r3, [r7, #28]
  400d40:	613b      	str	r3, [r7, #16]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  400d42:	693a      	ldr	r2, [r7, #16]
  400d44:	4b37      	ldr	r3, [pc, #220]	; (400e24 <ioport_set_pin_mode+0x118>)
  400d46:	4413      	add	r3, r2
  400d48:	025b      	lsls	r3, r3, #9
}

__always_inline static void arch_ioport_set_port_mode(ioport_port_t port,
		ioport_port_mask_t mask, ioport_mode_t mode)
{
	Pio *base = arch_ioport_port_to_base(port);
  400d4a:	60fb      	str	r3, [r7, #12]

	if (mode & IOPORT_MODE_PULLUP) {
  400d4c:	697b      	ldr	r3, [r7, #20]
  400d4e:	f003 0308 	and.w	r3, r3, #8
  400d52:	2b00      	cmp	r3, #0
  400d54:	d003      	beq.n	400d5e <ioport_set_pin_mode+0x52>
		base->PIO_PUER = mask;
  400d56:	68fb      	ldr	r3, [r7, #12]
  400d58:	69ba      	ldr	r2, [r7, #24]
  400d5a:	665a      	str	r2, [r3, #100]	; 0x64
  400d5c:	e002      	b.n	400d64 <ioport_set_pin_mode+0x58>
	} else {
		base->PIO_PUDR = mask;
  400d5e:	68fb      	ldr	r3, [r7, #12]
  400d60:	69ba      	ldr	r2, [r7, #24]
  400d62:	661a      	str	r2, [r3, #96]	; 0x60
	}

#if defined(IOPORT_MODE_PULLDOWN)
	if (mode & IOPORT_MODE_PULLDOWN) {
  400d64:	697b      	ldr	r3, [r7, #20]
  400d66:	f003 0310 	and.w	r3, r3, #16
  400d6a:	2b00      	cmp	r3, #0
  400d6c:	d004      	beq.n	400d78 <ioport_set_pin_mode+0x6c>
		base->PIO_PPDER = mask;
  400d6e:	68fb      	ldr	r3, [r7, #12]
  400d70:	69ba      	ldr	r2, [r7, #24]
  400d72:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
  400d76:	e003      	b.n	400d80 <ioport_set_pin_mode+0x74>
	} else {
		base->PIO_PPDDR = mask;
  400d78:	68fb      	ldr	r3, [r7, #12]
  400d7a:	69ba      	ldr	r2, [r7, #24]
  400d7c:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
	}
#endif

	if (mode & IOPORT_MODE_OPEN_DRAIN) {
  400d80:	697b      	ldr	r3, [r7, #20]
  400d82:	f003 0320 	and.w	r3, r3, #32
  400d86:	2b00      	cmp	r3, #0
  400d88:	d003      	beq.n	400d92 <ioport_set_pin_mode+0x86>
		base->PIO_MDER = mask;
  400d8a:	68fb      	ldr	r3, [r7, #12]
  400d8c:	69ba      	ldr	r2, [r7, #24]
  400d8e:	651a      	str	r2, [r3, #80]	; 0x50
  400d90:	e002      	b.n	400d98 <ioport_set_pin_mode+0x8c>
	} else {
		base->PIO_MDDR = mask;
  400d92:	68fb      	ldr	r3, [r7, #12]
  400d94:	69ba      	ldr	r2, [r7, #24]
  400d96:	655a      	str	r2, [r3, #84]	; 0x54
	}

	if (mode & (IOPORT_MODE_GLITCH_FILTER | IOPORT_MODE_DEBOUNCE)) {
  400d98:	697b      	ldr	r3, [r7, #20]
  400d9a:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
  400d9e:	2b00      	cmp	r3, #0
  400da0:	d003      	beq.n	400daa <ioport_set_pin_mode+0x9e>
		base->PIO_IFER = mask;
  400da2:	68fb      	ldr	r3, [r7, #12]
  400da4:	69ba      	ldr	r2, [r7, #24]
  400da6:	621a      	str	r2, [r3, #32]
  400da8:	e002      	b.n	400db0 <ioport_set_pin_mode+0xa4>
	} else {
		base->PIO_IFDR = mask;
  400daa:	68fb      	ldr	r3, [r7, #12]
  400dac:	69ba      	ldr	r2, [r7, #24]
  400dae:	625a      	str	r2, [r3, #36]	; 0x24
	}

	if (mode & IOPORT_MODE_DEBOUNCE) {
  400db0:	697b      	ldr	r3, [r7, #20]
  400db2:	f003 0380 	and.w	r3, r3, #128	; 0x80
  400db6:	2b00      	cmp	r3, #0
  400db8:	d004      	beq.n	400dc4 <ioport_set_pin_mode+0xb8>
#if SAM3U || SAM3XA
		base->PIO_DIFSR = mask;
#else
		base->PIO_IFSCER = mask;
  400dba:	68fb      	ldr	r3, [r7, #12]
  400dbc:	69ba      	ldr	r2, [r7, #24]
  400dbe:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  400dc2:	e003      	b.n	400dcc <ioport_set_pin_mode+0xc0>
#endif
	} else {
#if SAM3U || SAM3XA
		base->PIO_SCIFSR = mask;
#else
		base->PIO_IFSCDR = mask;
  400dc4:	68fb      	ldr	r3, [r7, #12]
  400dc6:	69ba      	ldr	r2, [r7, #24]
  400dc8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
		base->PIO_ABSR |= mask;
	} else {
		base->PIO_ABSR &= ~mask;
	}
#else
	if (mode & IOPORT_MODE_MUX_BIT0) {
  400dcc:	697b      	ldr	r3, [r7, #20]
  400dce:	f003 0301 	and.w	r3, r3, #1
  400dd2:	2b00      	cmp	r3, #0
  400dd4:	d006      	beq.n	400de4 <ioport_set_pin_mode+0xd8>
		base->PIO_ABCDSR[0] |= mask;
  400dd6:	68fb      	ldr	r3, [r7, #12]
  400dd8:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  400dda:	69bb      	ldr	r3, [r7, #24]
  400ddc:	431a      	orrs	r2, r3
  400dde:	68fb      	ldr	r3, [r7, #12]
  400de0:	671a      	str	r2, [r3, #112]	; 0x70
  400de2:	e006      	b.n	400df2 <ioport_set_pin_mode+0xe6>
	} else {
		base->PIO_ABCDSR[0] &= ~mask;
  400de4:	68fb      	ldr	r3, [r7, #12]
  400de6:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  400de8:	69bb      	ldr	r3, [r7, #24]
  400dea:	43db      	mvns	r3, r3
  400dec:	401a      	ands	r2, r3
  400dee:	68fb      	ldr	r3, [r7, #12]
  400df0:	671a      	str	r2, [r3, #112]	; 0x70
	}

	if (mode & IOPORT_MODE_MUX_BIT1) {
  400df2:	697b      	ldr	r3, [r7, #20]
  400df4:	f003 0302 	and.w	r3, r3, #2
  400df8:	2b00      	cmp	r3, #0
  400dfa:	d006      	beq.n	400e0a <ioport_set_pin_mode+0xfe>
		base->PIO_ABCDSR[1] |= mask;
  400dfc:	68fb      	ldr	r3, [r7, #12]
  400dfe:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  400e00:	69bb      	ldr	r3, [r7, #24]
  400e02:	431a      	orrs	r2, r3
  400e04:	68fb      	ldr	r3, [r7, #12]
  400e06:	675a      	str	r2, [r3, #116]	; 0x74
	arch_ioport_set_pin_mode(pin, mode);
}
  400e08:	e006      	b.n	400e18 <ioport_set_pin_mode+0x10c>
	} else {
		base->PIO_ABCDSR[1] &= ~mask;
  400e0a:	68fb      	ldr	r3, [r7, #12]
  400e0c:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  400e0e:	69bb      	ldr	r3, [r7, #24]
  400e10:	43db      	mvns	r3, r3
  400e12:	401a      	ands	r2, r3
  400e14:	68fb      	ldr	r3, [r7, #12]
  400e16:	675a      	str	r2, [r3, #116]	; 0x74
  400e18:	bf00      	nop
  400e1a:	3734      	adds	r7, #52	; 0x34
  400e1c:	46bd      	mov	sp, r7
  400e1e:	f85d 7b04 	ldr.w	r7, [sp], #4
  400e22:	4770      	bx	lr
  400e24:	00200707 	.word	0x00200707

00400e28 <ioport_set_pin_dir>:
 * \param pin IOPORT pin to configure
 * \param dir Direction to set for the specified pin (\ref ioport_direction)
 */
static inline void ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
  400e28:	b480      	push	{r7}
  400e2a:	b08d      	sub	sp, #52	; 0x34
  400e2c:	af00      	add	r7, sp, #0
  400e2e:	6078      	str	r0, [r7, #4]
  400e30:	460b      	mov	r3, r1
  400e32:	70fb      	strb	r3, [r7, #3]
  400e34:	687b      	ldr	r3, [r7, #4]
  400e36:	62fb      	str	r3, [r7, #44]	; 0x2c
  400e38:	78fb      	ldrb	r3, [r7, #3]
  400e3a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
  400e3e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  400e40:	627b      	str	r3, [r7, #36]	; 0x24
  400e42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  400e44:	623b      	str	r3, [r7, #32]
	return pin >> 5;
  400e46:	6a3b      	ldr	r3, [r7, #32]
  400e48:	095b      	lsrs	r3, r3, #5
  400e4a:	61fb      	str	r3, [r7, #28]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  400e4c:	69fa      	ldr	r2, [r7, #28]
  400e4e:	4b17      	ldr	r3, [pc, #92]	; (400eac <ioport_set_pin_dir+0x84>)
  400e50:	4413      	add	r3, r2
  400e52:	025b      	lsls	r3, r3, #9
}

__always_inline static void arch_ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);
  400e54:	61bb      	str	r3, [r7, #24]

	if (dir == IOPORT_DIR_OUTPUT) {
  400e56:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
  400e5a:	2b01      	cmp	r3, #1
  400e5c:	d109      	bne.n	400e72 <ioport_set_pin_dir+0x4a>
  400e5e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  400e60:	617b      	str	r3, [r7, #20]
	return 1U << (pin & 0x1F);
  400e62:	697b      	ldr	r3, [r7, #20]
  400e64:	f003 031f 	and.w	r3, r3, #31
  400e68:	2201      	movs	r2, #1
  400e6a:	409a      	lsls	r2, r3
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  400e6c:	69bb      	ldr	r3, [r7, #24]
  400e6e:	611a      	str	r2, [r3, #16]
  400e70:	e00c      	b.n	400e8c <ioport_set_pin_dir+0x64>
	} else if (dir == IOPORT_DIR_INPUT) {
  400e72:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
  400e76:	2b00      	cmp	r3, #0
  400e78:	d108      	bne.n	400e8c <ioport_set_pin_dir+0x64>
  400e7a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  400e7c:	613b      	str	r3, [r7, #16]
	return 1U << (pin & 0x1F);
  400e7e:	693b      	ldr	r3, [r7, #16]
  400e80:	f003 031f 	and.w	r3, r3, #31
  400e84:	2201      	movs	r2, #1
  400e86:	409a      	lsls	r2, r3
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  400e88:	69bb      	ldr	r3, [r7, #24]
  400e8a:	615a      	str	r2, [r3, #20]
  400e8c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  400e8e:	60fb      	str	r3, [r7, #12]
	return 1U << (pin & 0x1F);
  400e90:	68fb      	ldr	r3, [r7, #12]
  400e92:	f003 031f 	and.w	r3, r3, #31
  400e96:	2201      	movs	r2, #1
  400e98:	409a      	lsls	r2, r3
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  400e9a:	69bb      	ldr	r3, [r7, #24]
  400e9c:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
	arch_ioport_set_pin_dir(pin, dir);
}
  400ea0:	bf00      	nop
  400ea2:	3734      	adds	r7, #52	; 0x34
  400ea4:	46bd      	mov	sp, r7
  400ea6:	f85d 7b04 	ldr.w	r7, [sp], #4
  400eaa:	4770      	bx	lr
  400eac:	00200707 	.word	0x00200707

00400eb0 <ioport_set_pin_level>:
 *
 * \param pin IOPORT pin to configure
 * \param level Logical value of the pin
 */
static inline void ioport_set_pin_level(ioport_pin_t pin, bool level)
{
  400eb0:	b480      	push	{r7}
  400eb2:	b08b      	sub	sp, #44	; 0x2c
  400eb4:	af00      	add	r7, sp, #0
  400eb6:	6078      	str	r0, [r7, #4]
  400eb8:	460b      	mov	r3, r1
  400eba:	70fb      	strb	r3, [r7, #3]
  400ebc:	687b      	ldr	r3, [r7, #4]
  400ebe:	627b      	str	r3, [r7, #36]	; 0x24
  400ec0:	78fb      	ldrb	r3, [r7, #3]
  400ec2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  400ec6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  400ec8:	61fb      	str	r3, [r7, #28]
  400eca:	69fb      	ldr	r3, [r7, #28]
  400ecc:	61bb      	str	r3, [r7, #24]
	return pin >> 5;
  400ece:	69bb      	ldr	r3, [r7, #24]
  400ed0:	095b      	lsrs	r3, r3, #5
  400ed2:	617b      	str	r3, [r7, #20]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  400ed4:	697a      	ldr	r2, [r7, #20]
  400ed6:	4b10      	ldr	r3, [pc, #64]	; (400f18 <ioport_set_pin_level+0x68>)
  400ed8:	4413      	add	r3, r2
  400eda:	025b      	lsls	r3, r3, #9
}

__always_inline static void arch_ioport_set_pin_level(ioport_pin_t pin,
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);
  400edc:	613b      	str	r3, [r7, #16]

	if (level) {
  400ede:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
  400ee2:	2b00      	cmp	r3, #0
  400ee4:	d009      	beq.n	400efa <ioport_set_pin_level+0x4a>
  400ee6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  400ee8:	60fb      	str	r3, [r7, #12]
	return 1U << (pin & 0x1F);
  400eea:	68fb      	ldr	r3, [r7, #12]
  400eec:	f003 031f 	and.w	r3, r3, #31
  400ef0:	2201      	movs	r2, #1
  400ef2:	409a      	lsls	r2, r3
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  400ef4:	693b      	ldr	r3, [r7, #16]
  400ef6:	631a      	str	r2, [r3, #48]	; 0x30
	arch_ioport_set_pin_level(pin, level);
}
  400ef8:	e008      	b.n	400f0c <ioport_set_pin_level+0x5c>
  400efa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  400efc:	60bb      	str	r3, [r7, #8]
	return 1U << (pin & 0x1F);
  400efe:	68bb      	ldr	r3, [r7, #8]
  400f00:	f003 031f 	and.w	r3, r3, #31
  400f04:	2201      	movs	r2, #1
  400f06:	409a      	lsls	r2, r3
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  400f08:	693b      	ldr	r3, [r7, #16]
  400f0a:	635a      	str	r2, [r3, #52]	; 0x34
  400f0c:	bf00      	nop
  400f0e:	372c      	adds	r7, #44	; 0x2c
  400f10:	46bd      	mov	sp, r7
  400f12:	f85d 7b04 	ldr.w	r7, [sp], #4
  400f16:	4770      	bx	lr
  400f18:	00200707 	.word	0x00200707

00400f1c <ioport_set_pin_sense_mode>:
 * \param pin IOPORT pin to configure
 * \param pin_sense Edge to sense for the pin (\ref ioport_sense)
 */
static inline void ioport_set_pin_sense_mode(ioport_pin_t pin,
		enum ioport_sense pin_sense)
{
  400f1c:	b480      	push	{r7}
  400f1e:	b08d      	sub	sp, #52	; 0x34
  400f20:	af00      	add	r7, sp, #0
  400f22:	6078      	str	r0, [r7, #4]
  400f24:	460b      	mov	r3, r1
  400f26:	70fb      	strb	r3, [r7, #3]
  400f28:	687b      	ldr	r3, [r7, #4]
  400f2a:	62fb      	str	r3, [r7, #44]	; 0x2c
  400f2c:	78fb      	ldrb	r3, [r7, #3]
  400f2e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
  400f32:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  400f34:	627b      	str	r3, [r7, #36]	; 0x24
	return pin >> 5;
  400f36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  400f38:	095a      	lsrs	r2, r3, #5
  400f3a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  400f3c:	623b      	str	r3, [r7, #32]
	return 1U << (pin & 0x1F);
  400f3e:	6a3b      	ldr	r3, [r7, #32]
  400f40:	f003 031f 	and.w	r3, r3, #31
  400f44:	2101      	movs	r1, #1
  400f46:	fa01 f303 	lsl.w	r3, r1, r3
  400f4a:	61fa      	str	r2, [r7, #28]
  400f4c:	61bb      	str	r3, [r7, #24]
  400f4e:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
  400f52:	75fb      	strb	r3, [r7, #23]
  400f54:	69fb      	ldr	r3, [r7, #28]
  400f56:	613b      	str	r3, [r7, #16]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  400f58:	693a      	ldr	r2, [r7, #16]
  400f5a:	4b23      	ldr	r3, [pc, #140]	; (400fe8 <ioport_set_pin_sense_mode+0xcc>)
  400f5c:	4413      	add	r3, r2
  400f5e:	025b      	lsls	r3, r3, #9
}

__always_inline static void arch_ioport_set_port_sense_mode(ioport_port_t port,
		ioport_port_mask_t mask, enum ioport_sense pin_sense)
{
	Pio *base = arch_ioport_port_to_base(port);
  400f60:	60fb      	str	r3, [r7, #12]
	 *       1       0         0    IOPORT_SENSE_FALLING
	 *       1       0         1    IOPORT_SENSE_RISING
	 *       1       1         0    IOPORT_SENSE_LEVEL_LOW
	 *       1       1         1    IOPORT_SENSE_LEVEL_HIGH
	 */
	switch(pin_sense) {
  400f62:	7dfb      	ldrb	r3, [r7, #23]
  400f64:	3b01      	subs	r3, #1
  400f66:	2b03      	cmp	r3, #3
  400f68:	d82e      	bhi.n	400fc8 <ioport_set_pin_sense_mode+0xac>
  400f6a:	a201      	add	r2, pc, #4	; (adr r2, 400f70 <ioport_set_pin_sense_mode+0x54>)
  400f6c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  400f70:	00400fa5 	.word	0x00400fa5
  400f74:	00400fb7 	.word	0x00400fb7
  400f78:	00400f81 	.word	0x00400f81
  400f7c:	00400f93 	.word	0x00400f93
	case IOPORT_SENSE_LEVEL_LOW:
		base->PIO_LSR = mask;
  400f80:	68fb      	ldr	r3, [r7, #12]
  400f82:	69ba      	ldr	r2, [r7, #24]
  400f84:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
		base->PIO_FELLSR = mask;
  400f88:	68fb      	ldr	r3, [r7, #12]
  400f8a:	69ba      	ldr	r2, [r7, #24]
  400f8c:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
  400f90:	e01f      	b.n	400fd2 <ioport_set_pin_sense_mode+0xb6>
		break;
	case IOPORT_SENSE_LEVEL_HIGH:
		base->PIO_LSR = mask;
  400f92:	68fb      	ldr	r3, [r7, #12]
  400f94:	69ba      	ldr	r2, [r7, #24]
  400f96:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
		base->PIO_REHLSR = mask;
  400f9a:	68fb      	ldr	r3, [r7, #12]
  400f9c:	69ba      	ldr	r2, [r7, #24]
  400f9e:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
  400fa2:	e016      	b.n	400fd2 <ioport_set_pin_sense_mode+0xb6>
		break;
	case IOPORT_SENSE_FALLING:
		base->PIO_ESR = mask;
  400fa4:	68fb      	ldr	r3, [r7, #12]
  400fa6:	69ba      	ldr	r2, [r7, #24]
  400fa8:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
		base->PIO_FELLSR = mask;
  400fac:	68fb      	ldr	r3, [r7, #12]
  400fae:	69ba      	ldr	r2, [r7, #24]
  400fb0:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
  400fb4:	e00d      	b.n	400fd2 <ioport_set_pin_sense_mode+0xb6>
		break;
	case IOPORT_SENSE_RISING:
		base->PIO_ESR = mask;
  400fb6:	68fb      	ldr	r3, [r7, #12]
  400fb8:	69ba      	ldr	r2, [r7, #24]
  400fba:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
		base->PIO_REHLSR = mask;
  400fbe:	68fb      	ldr	r3, [r7, #12]
  400fc0:	69ba      	ldr	r2, [r7, #24]
  400fc2:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
  400fc6:	e004      	b.n	400fd2 <ioport_set_pin_sense_mode+0xb6>
		break;
	default:
		base->PIO_AIMDR = mask;
  400fc8:	68fb      	ldr	r3, [r7, #12]
  400fca:	69ba      	ldr	r2, [r7, #24]
  400fcc:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
	arch_ioport_set_pin_sense_mode(pin, pin_sense);
}
  400fd0:	e003      	b.n	400fda <ioport_set_pin_sense_mode+0xbe>
		return;
	}
	base->PIO_AIMER = mask;
  400fd2:	68fb      	ldr	r3, [r7, #12]
  400fd4:	69ba      	ldr	r2, [r7, #24]
  400fd6:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
  400fda:	bf00      	nop
  400fdc:	3734      	adds	r7, #52	; 0x34
  400fde:	46bd      	mov	sp, r7
  400fe0:	f85d 7b04 	ldr.w	r7, [sp], #4
  400fe4:	4770      	bx	lr
  400fe6:	bf00      	nop
  400fe8:	00200707 	.word	0x00200707

00400fec <tcm_disable>:
/** \brief  TCM memory Disable

	The function enables TCM memories
 */
static inline void tcm_disable(void) 
{
  400fec:	b480      	push	{r7}
  400fee:	af00      	add	r7, sp, #0
  __ASM volatile ("dsb");
  400ff0:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400ff4:	f3bf 8f6f 	isb	sy

	__DSB();
	__ISB();
	SCB->ITCMCR &= ~(uint32_t)(1UL);
  400ff8:	4a0c      	ldr	r2, [pc, #48]	; (40102c <tcm_disable+0x40>)
  400ffa:	4b0c      	ldr	r3, [pc, #48]	; (40102c <tcm_disable+0x40>)
  400ffc:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
  401000:	f023 0301 	bic.w	r3, r3, #1
  401004:	f8c2 3290 	str.w	r3, [r2, #656]	; 0x290
	SCB->DTCMCR &= ~(uint32_t)SCB_DTCMCR_EN_Msk;
  401008:	4a08      	ldr	r2, [pc, #32]	; (40102c <tcm_disable+0x40>)
  40100a:	4b08      	ldr	r3, [pc, #32]	; (40102c <tcm_disable+0x40>)
  40100c:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
  401010:	f023 0301 	bic.w	r3, r3, #1
  401014:	f8c2 3294 	str.w	r3, [r2, #660]	; 0x294
  __ASM volatile ("dsb");
  401018:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  40101c:	f3bf 8f6f 	isb	sy
	__DSB();
	__ISB();
}
  401020:	bf00      	nop
  401022:	46bd      	mov	sp, r7
  401024:	f85d 7b04 	ldr.w	r7, [sp], #4
  401028:	4770      	bx	lr
  40102a:	bf00      	nop
  40102c:	e000ed00 	.word	0xe000ed00

00401030 <board_init>:
#endif

void board_init(void)
{
  401030:	b580      	push	{r7, lr}
  401032:	af00      	add	r7, sp, #0
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  401034:	4b25      	ldr	r3, [pc, #148]	; (4010cc <board_init+0x9c>)
  401036:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  40103a:	605a      	str	r2, [r3, #4]
	_setup_memory_region();
#endif

#ifdef CONF_BOARD_ENABLE_CACHE
	/* Enabling the Cache */
	SCB_EnableICache(); 
  40103c:	4b24      	ldr	r3, [pc, #144]	; (4010d0 <board_init+0xa0>)
  40103e:	4798      	blx	r3
	SCB_EnableDCache();
  401040:	4b24      	ldr	r3, [pc, #144]	; (4010d4 <board_init+0xa4>)
  401042:	4798      	blx	r3
		*dst++ = *src++;
	}
#endif
#else
	/* TCM Configuration */
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  401044:	4b24      	ldr	r3, [pc, #144]	; (4010d8 <board_init+0xa8>)
  401046:	4a25      	ldr	r2, [pc, #148]	; (4010dc <board_init+0xac>)
  401048:	605a      	str	r2, [r3, #4]
					| EEFC_FCR_FARG(8));
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  40104a:	4b23      	ldr	r3, [pc, #140]	; (4010d8 <board_init+0xa8>)
  40104c:	4a24      	ldr	r2, [pc, #144]	; (4010e0 <board_init+0xb0>)
  40104e:	605a      	str	r2, [r3, #4]
					| EEFC_FCR_FARG(7));
	
	tcm_disable();
  401050:	4b24      	ldr	r3, [pc, #144]	; (4010e4 <board_init+0xb4>)
  401052:	4798      	blx	r3
#endif

	/* Initialize IOPORTs */
	ioport_init();
  401054:	4b24      	ldr	r3, [pc, #144]	; (4010e8 <board_init+0xb8>)
  401056:	4798      	blx	r3

	/* Configure the pins connected to LED as output and set their
	 * default initial state to high (LED off).
	 */
	ioport_set_pin_dir(LED0_GPIO, IOPORT_DIR_OUTPUT);
  401058:	2101      	movs	r1, #1
  40105a:	2048      	movs	r0, #72	; 0x48
  40105c:	4b23      	ldr	r3, [pc, #140]	; (4010ec <board_init+0xbc>)
  40105e:	4798      	blx	r3
	ioport_set_pin_level(LED0_GPIO, LED0_INACTIVE_LEVEL);
  401060:	2101      	movs	r1, #1
  401062:	2048      	movs	r0, #72	; 0x48
  401064:	4b22      	ldr	r3, [pc, #136]	; (4010f0 <board_init+0xc0>)
  401066:	4798      	blx	r3

	/* Configure Push Button pins */
	ioport_set_pin_input_mode(GPIO_PUSH_BUTTON_1, GPIO_PUSH_BUTTON_1_FLAGS,
  401068:	2100      	movs	r1, #0
  40106a:	200b      	movs	r0, #11
  40106c:	4b1f      	ldr	r3, [pc, #124]	; (4010ec <board_init+0xbc>)
  40106e:	4798      	blx	r3
  401070:	2188      	movs	r1, #136	; 0x88
  401072:	200b      	movs	r0, #11
  401074:	4b1f      	ldr	r3, [pc, #124]	; (4010f4 <board_init+0xc4>)
  401076:	4798      	blx	r3
  401078:	2102      	movs	r1, #2
  40107a:	200b      	movs	r0, #11
  40107c:	4b1e      	ldr	r3, [pc, #120]	; (4010f8 <board_init+0xc8>)
  40107e:	4798      	blx	r3
			GPIO_PUSH_BUTTON_1_SENSE);

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	ioport_set_pin_peripheral_mode(USART1_RXD_GPIO, USART1_RXD_FLAGS);
  401080:	2100      	movs	r1, #0
  401082:	2015      	movs	r0, #21
  401084:	4b1b      	ldr	r3, [pc, #108]	; (4010f4 <board_init+0xc4>)
  401086:	4798      	blx	r3
  401088:	2015      	movs	r0, #21
  40108a:	4b1c      	ldr	r3, [pc, #112]	; (4010fc <board_init+0xcc>)
  40108c:	4798      	blx	r3
	MATRIX->CCFG_SYSIO |= CCFG_SYSIO_SYSIO4;
  40108e:	4a1c      	ldr	r2, [pc, #112]	; (401100 <board_init+0xd0>)
  401090:	4b1b      	ldr	r3, [pc, #108]	; (401100 <board_init+0xd0>)
  401092:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
  401096:	f043 0310 	orr.w	r3, r3, #16
  40109a:	f8c2 3114 	str.w	r3, [r2, #276]	; 0x114
	ioport_set_pin_peripheral_mode(USART1_TXD_GPIO, USART1_TXD_FLAGS);
  40109e:	2103      	movs	r1, #3
  4010a0:	2024      	movs	r0, #36	; 0x24
  4010a2:	4b14      	ldr	r3, [pc, #80]	; (4010f4 <board_init+0xc4>)
  4010a4:	4798      	blx	r3
  4010a6:	2024      	movs	r0, #36	; 0x24
  4010a8:	4b14      	ldr	r3, [pc, #80]	; (4010fc <board_init+0xcc>)
  4010aa:	4798      	blx	r3
#endif

#ifdef CONF_BOARD_TWIHS0
	ioport_set_pin_peripheral_mode(TWIHS0_DATA_GPIO, TWIHS0_DATA_FLAGS);
  4010ac:	2100      	movs	r1, #0
  4010ae:	2003      	movs	r0, #3
  4010b0:	4b10      	ldr	r3, [pc, #64]	; (4010f4 <board_init+0xc4>)
  4010b2:	4798      	blx	r3
  4010b4:	2003      	movs	r0, #3
  4010b6:	4b11      	ldr	r3, [pc, #68]	; (4010fc <board_init+0xcc>)
  4010b8:	4798      	blx	r3
	ioport_set_pin_peripheral_mode(TWIHS0_CLK_GPIO, TWIHS0_CLK_FLAGS);
  4010ba:	2100      	movs	r1, #0
  4010bc:	2004      	movs	r0, #4
  4010be:	4b0d      	ldr	r3, [pc, #52]	; (4010f4 <board_init+0xc4>)
  4010c0:	4798      	blx	r3
  4010c2:	2004      	movs	r0, #4
  4010c4:	4b0d      	ldr	r3, [pc, #52]	; (4010fc <board_init+0xcc>)
  4010c6:	4798      	blx	r3
	pio_configure_pin(LCD_SPI_CDS_PIO, LCD_SPI_CDS_FLAGS);
	pio_configure_pin(LCD_SPI_BACKLIGHT_PIO, LCD_SPI_BACKLIGHT_FLAGS);
	pio_set_pin_high(LCD_SPI_BACKLIGHT_PIO);

#endif
}
  4010c8:	bf00      	nop
  4010ca:	bd80      	pop	{r7, pc}
  4010cc:	400e1850 	.word	0x400e1850
  4010d0:	00400b9d 	.word	0x00400b9d
  4010d4:	00400bd5 	.word	0x00400bd5
  4010d8:	400e0c00 	.word	0x400e0c00
  4010dc:	5a00080c 	.word	0x5a00080c
  4010e0:	5a00070c 	.word	0x5a00070c
  4010e4:	00400fed 	.word	0x00400fed
  4010e8:	00400c95 	.word	0x00400c95
  4010ec:	00400e29 	.word	0x00400e29
  4010f0:	00400eb1 	.word	0x00400eb1
  4010f4:	00400d0d 	.word	0x00400d0d
  4010f8:	00400f1d 	.word	0x00400f1d
  4010fc:	00400cc1 	.word	0x00400cc1
  401100:	40088000 	.word	0x40088000

00401104 <pio_pull_up>:
 * \param ul_pull_up_enable Indicates if the pin(s) internal pull-up shall be
 * configured.
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
  401104:	b480      	push	{r7}
  401106:	b085      	sub	sp, #20
  401108:	af00      	add	r7, sp, #0
  40110a:	60f8      	str	r0, [r7, #12]
  40110c:	60b9      	str	r1, [r7, #8]
  40110e:	607a      	str	r2, [r7, #4]
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  401110:	687b      	ldr	r3, [r7, #4]
  401112:	2b00      	cmp	r3, #0
  401114:	d003      	beq.n	40111e <pio_pull_up+0x1a>
		p_pio->PIO_PUER = ul_mask;
  401116:	68fb      	ldr	r3, [r7, #12]
  401118:	68ba      	ldr	r2, [r7, #8]
  40111a:	665a      	str	r2, [r3, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
	}
}
  40111c:	e002      	b.n	401124 <pio_pull_up+0x20>
		p_pio->PIO_PUDR = ul_mask;
  40111e:	68fb      	ldr	r3, [r7, #12]
  401120:	68ba      	ldr	r2, [r7, #8]
  401122:	661a      	str	r2, [r3, #96]	; 0x60
}
  401124:	bf00      	nop
  401126:	3714      	adds	r7, #20
  401128:	46bd      	mov	sp, r7
  40112a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40112e:	4770      	bx	lr

00401130 <pio_set>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set(Pio *p_pio, const uint32_t ul_mask)
{
  401130:	b480      	push	{r7}
  401132:	b083      	sub	sp, #12
  401134:	af00      	add	r7, sp, #0
  401136:	6078      	str	r0, [r7, #4]
  401138:	6039      	str	r1, [r7, #0]
	p_pio->PIO_SODR = ul_mask;
  40113a:	687b      	ldr	r3, [r7, #4]
  40113c:	683a      	ldr	r2, [r7, #0]
  40113e:	631a      	str	r2, [r3, #48]	; 0x30
}
  401140:	bf00      	nop
  401142:	370c      	adds	r7, #12
  401144:	46bd      	mov	sp, r7
  401146:	f85d 7b04 	ldr.w	r7, [sp], #4
  40114a:	4770      	bx	lr

0040114c <pio_clear>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_clear(Pio *p_pio, const uint32_t ul_mask)
{
  40114c:	b480      	push	{r7}
  40114e:	b083      	sub	sp, #12
  401150:	af00      	add	r7, sp, #0
  401152:	6078      	str	r0, [r7, #4]
  401154:	6039      	str	r1, [r7, #0]
	p_pio->PIO_CODR = ul_mask;
  401156:	687b      	ldr	r3, [r7, #4]
  401158:	683a      	ldr	r2, [r7, #0]
  40115a:	635a      	str	r2, [r3, #52]	; 0x34
}
  40115c:	bf00      	nop
  40115e:	370c      	adds	r7, #12
  401160:	46bd      	mov	sp, r7
  401162:	f85d 7b04 	ldr.w	r7, [sp], #4
  401166:	4770      	bx	lr

00401168 <pio_set_peripheral>:
 * \param ul_type PIO type.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set_peripheral(Pio *p_pio, const pio_type_t ul_type,
		const uint32_t ul_mask)
{
  401168:	b480      	push	{r7}
  40116a:	b087      	sub	sp, #28
  40116c:	af00      	add	r7, sp, #0
  40116e:	60f8      	str	r0, [r7, #12]
  401170:	60b9      	str	r1, [r7, #8]
  401172:	607a      	str	r2, [r7, #4]
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
  401174:	68fb      	ldr	r3, [r7, #12]
  401176:	687a      	ldr	r2, [r7, #4]
  401178:	645a      	str	r2, [r3, #68]	; 0x44

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  40117a:	68bb      	ldr	r3, [r7, #8]
  40117c:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  401180:	d04a      	beq.n	401218 <pio_set_peripheral+0xb0>
  401182:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  401186:	d808      	bhi.n	40119a <pio_set_peripheral+0x32>
  401188:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  40118c:	d016      	beq.n	4011bc <pio_set_peripheral+0x54>
  40118e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  401192:	d02c      	beq.n	4011ee <pio_set_peripheral+0x86>
  401194:	2b00      	cmp	r3, #0
  401196:	d069      	beq.n	40126c <pio_set_peripheral+0x104>
  401198:	e064      	b.n	401264 <pio_set_peripheral+0xfc>
  40119a:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  40119e:	d065      	beq.n	40126c <pio_set_peripheral+0x104>
  4011a0:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  4011a4:	d803      	bhi.n	4011ae <pio_set_peripheral+0x46>
  4011a6:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  4011aa:	d04a      	beq.n	401242 <pio_set_peripheral+0xda>
  4011ac:	e05a      	b.n	401264 <pio_set_peripheral+0xfc>
  4011ae:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  4011b2:	d05b      	beq.n	40126c <pio_set_peripheral+0x104>
  4011b4:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  4011b8:	d058      	beq.n	40126c <pio_set_peripheral+0x104>
  4011ba:	e053      	b.n	401264 <pio_set_peripheral+0xfc>
	case PIO_PERIPH_A:
		ul_sr = p_pio->PIO_ABCDSR[0];
  4011bc:	68fb      	ldr	r3, [r7, #12]
  4011be:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  4011c0:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  4011c2:	68fb      	ldr	r3, [r7, #12]
  4011c4:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  4011c6:	687b      	ldr	r3, [r7, #4]
  4011c8:	43d9      	mvns	r1, r3
  4011ca:	697b      	ldr	r3, [r7, #20]
  4011cc:	400b      	ands	r3, r1
  4011ce:	401a      	ands	r2, r3
  4011d0:	68fb      	ldr	r3, [r7, #12]
  4011d2:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  4011d4:	68fb      	ldr	r3, [r7, #12]
  4011d6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  4011d8:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  4011da:	68fb      	ldr	r3, [r7, #12]
  4011dc:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  4011de:	687b      	ldr	r3, [r7, #4]
  4011e0:	43d9      	mvns	r1, r3
  4011e2:	697b      	ldr	r3, [r7, #20]
  4011e4:	400b      	ands	r3, r1
  4011e6:	401a      	ands	r2, r3
  4011e8:	68fb      	ldr	r3, [r7, #12]
  4011ea:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  4011ec:	e03a      	b.n	401264 <pio_set_peripheral+0xfc>
	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABCDSR[0];
  4011ee:	68fb      	ldr	r3, [r7, #12]
  4011f0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  4011f2:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  4011f4:	687a      	ldr	r2, [r7, #4]
  4011f6:	697b      	ldr	r3, [r7, #20]
  4011f8:	431a      	orrs	r2, r3
  4011fa:	68fb      	ldr	r3, [r7, #12]
  4011fc:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  4011fe:	68fb      	ldr	r3, [r7, #12]
  401200:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  401202:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  401204:	68fb      	ldr	r3, [r7, #12]
  401206:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  401208:	687b      	ldr	r3, [r7, #4]
  40120a:	43d9      	mvns	r1, r3
  40120c:	697b      	ldr	r3, [r7, #20]
  40120e:	400b      	ands	r3, r1
  401210:	401a      	ands	r2, r3
  401212:	68fb      	ldr	r3, [r7, #12]
  401214:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  401216:	e025      	b.n	401264 <pio_set_peripheral+0xfc>
#if (!SAMG)
	case PIO_PERIPH_C:
		ul_sr = p_pio->PIO_ABCDSR[0];
  401218:	68fb      	ldr	r3, [r7, #12]
  40121a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  40121c:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  40121e:	68fb      	ldr	r3, [r7, #12]
  401220:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  401222:	687b      	ldr	r3, [r7, #4]
  401224:	43d9      	mvns	r1, r3
  401226:	697b      	ldr	r3, [r7, #20]
  401228:	400b      	ands	r3, r1
  40122a:	401a      	ands	r2, r3
  40122c:	68fb      	ldr	r3, [r7, #12]
  40122e:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  401230:	68fb      	ldr	r3, [r7, #12]
  401232:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  401234:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  401236:	687a      	ldr	r2, [r7, #4]
  401238:	697b      	ldr	r3, [r7, #20]
  40123a:	431a      	orrs	r2, r3
  40123c:	68fb      	ldr	r3, [r7, #12]
  40123e:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  401240:	e010      	b.n	401264 <pio_set_peripheral+0xfc>
	case PIO_PERIPH_D:
		ul_sr = p_pio->PIO_ABCDSR[0];
  401242:	68fb      	ldr	r3, [r7, #12]
  401244:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  401246:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  401248:	687a      	ldr	r2, [r7, #4]
  40124a:	697b      	ldr	r3, [r7, #20]
  40124c:	431a      	orrs	r2, r3
  40124e:	68fb      	ldr	r3, [r7, #12]
  401250:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  401252:	68fb      	ldr	r3, [r7, #12]
  401254:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  401256:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  401258:	687a      	ldr	r2, [r7, #4]
  40125a:	697b      	ldr	r3, [r7, #20]
  40125c:	431a      	orrs	r2, r3
  40125e:	68fb      	ldr	r3, [r7, #12]
  401260:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  401262:	bf00      	nop
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  401264:	68fb      	ldr	r3, [r7, #12]
  401266:	687a      	ldr	r2, [r7, #4]
  401268:	605a      	str	r2, [r3, #4]
  40126a:	e000      	b.n	40126e <pio_set_peripheral+0x106>
		return;
  40126c:	bf00      	nop
}
  40126e:	371c      	adds	r7, #28
  401270:	46bd      	mov	sp, r7
  401272:	f85d 7b04 	ldr.w	r7, [sp], #4
  401276:	4770      	bx	lr

00401278 <pio_set_input>:
 * \param ul_mask Bitmask indicating which pin(s) to configure as input(s).
 * \param ul_attribute PIO attribute(s).
 */
void pio_set_input(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_attribute)
{
  401278:	b580      	push	{r7, lr}
  40127a:	b084      	sub	sp, #16
  40127c:	af00      	add	r7, sp, #0
  40127e:	60f8      	str	r0, [r7, #12]
  401280:	60b9      	str	r1, [r7, #8]
  401282:	607a      	str	r2, [r7, #4]
	pio_disable_interrupt(p_pio, ul_mask);
  401284:	68b9      	ldr	r1, [r7, #8]
  401286:	68f8      	ldr	r0, [r7, #12]
  401288:	4b19      	ldr	r3, [pc, #100]	; (4012f0 <pio_set_input+0x78>)
  40128a:	4798      	blx	r3
	pio_pull_up(p_pio, ul_mask, ul_attribute & PIO_PULLUP);
  40128c:	687b      	ldr	r3, [r7, #4]
  40128e:	f003 0301 	and.w	r3, r3, #1
  401292:	461a      	mov	r2, r3
  401294:	68b9      	ldr	r1, [r7, #8]
  401296:	68f8      	ldr	r0, [r7, #12]
  401298:	4b16      	ldr	r3, [pc, #88]	; (4012f4 <pio_set_input+0x7c>)
  40129a:	4798      	blx	r3

	/* Enable Input Filter if necessary */
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  40129c:	687b      	ldr	r3, [r7, #4]
  40129e:	f003 030a 	and.w	r3, r3, #10
  4012a2:	2b00      	cmp	r3, #0
  4012a4:	d003      	beq.n	4012ae <pio_set_input+0x36>
		p_pio->PIO_IFER = ul_mask;
  4012a6:	68fb      	ldr	r3, [r7, #12]
  4012a8:	68ba      	ldr	r2, [r7, #8]
  4012aa:	621a      	str	r2, [r3, #32]
  4012ac:	e002      	b.n	4012b4 <pio_set_input+0x3c>
	} else {
		p_pio->PIO_IFDR = ul_mask;
  4012ae:	68fb      	ldr	r3, [r7, #12]
  4012b0:	68ba      	ldr	r2, [r7, #8]
  4012b2:	625a      	str	r2, [r3, #36]	; 0x24
	}

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	/* Enable de-glitch or de-bounce if necessary */
	if (ul_attribute & PIO_DEGLITCH) {
  4012b4:	687b      	ldr	r3, [r7, #4]
  4012b6:	f003 0302 	and.w	r3, r3, #2
  4012ba:	2b00      	cmp	r3, #0
  4012bc:	d004      	beq.n	4012c8 <pio_set_input+0x50>
		p_pio->PIO_IFSCDR = ul_mask;
  4012be:	68fb      	ldr	r3, [r7, #12]
  4012c0:	68ba      	ldr	r2, [r7, #8]
  4012c2:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  4012c6:	e008      	b.n	4012da <pio_set_input+0x62>
	} else {
		if (ul_attribute & PIO_DEBOUNCE) {
  4012c8:	687b      	ldr	r3, [r7, #4]
  4012ca:	f003 0308 	and.w	r3, r3, #8
  4012ce:	2b00      	cmp	r3, #0
  4012d0:	d003      	beq.n	4012da <pio_set_input+0x62>
			p_pio->PIO_IFSCER = ul_mask;
  4012d2:	68fb      	ldr	r3, [r7, #12]
  4012d4:	68ba      	ldr	r2, [r7, #8]
  4012d6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
#else
#error "Unsupported device"
#endif

	/* Configure pin as input */
	p_pio->PIO_ODR = ul_mask;
  4012da:	68fb      	ldr	r3, [r7, #12]
  4012dc:	68ba      	ldr	r2, [r7, #8]
  4012de:	615a      	str	r2, [r3, #20]
	p_pio->PIO_PER = ul_mask;
  4012e0:	68fb      	ldr	r3, [r7, #12]
  4012e2:	68ba      	ldr	r2, [r7, #8]
  4012e4:	601a      	str	r2, [r3, #0]
}
  4012e6:	bf00      	nop
  4012e8:	3710      	adds	r7, #16
  4012ea:	46bd      	mov	sp, r7
  4012ec:	bd80      	pop	{r7, pc}
  4012ee:	bf00      	nop
  4012f0:	0040140d 	.word	0x0040140d
  4012f4:	00401105 	.word	0x00401105

004012f8 <pio_set_output>:
 */
void pio_set_output(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_default_level,
		const uint32_t ul_multidrive_enable,
		const uint32_t ul_pull_up_enable)
{
  4012f8:	b580      	push	{r7, lr}
  4012fa:	b084      	sub	sp, #16
  4012fc:	af00      	add	r7, sp, #0
  4012fe:	60f8      	str	r0, [r7, #12]
  401300:	60b9      	str	r1, [r7, #8]
  401302:	607a      	str	r2, [r7, #4]
  401304:	603b      	str	r3, [r7, #0]
	pio_disable_interrupt(p_pio, ul_mask);
  401306:	68b9      	ldr	r1, [r7, #8]
  401308:	68f8      	ldr	r0, [r7, #12]
  40130a:	4b12      	ldr	r3, [pc, #72]	; (401354 <pio_set_output+0x5c>)
  40130c:	4798      	blx	r3
	pio_pull_up(p_pio, ul_mask, ul_pull_up_enable);
  40130e:	69ba      	ldr	r2, [r7, #24]
  401310:	68b9      	ldr	r1, [r7, #8]
  401312:	68f8      	ldr	r0, [r7, #12]
  401314:	4b10      	ldr	r3, [pc, #64]	; (401358 <pio_set_output+0x60>)
  401316:	4798      	blx	r3

	/* Enable multi-drive if necessary */
	if (ul_multidrive_enable) {
  401318:	683b      	ldr	r3, [r7, #0]
  40131a:	2b00      	cmp	r3, #0
  40131c:	d003      	beq.n	401326 <pio_set_output+0x2e>
		p_pio->PIO_MDER = ul_mask;
  40131e:	68fb      	ldr	r3, [r7, #12]
  401320:	68ba      	ldr	r2, [r7, #8]
  401322:	651a      	str	r2, [r3, #80]	; 0x50
  401324:	e002      	b.n	40132c <pio_set_output+0x34>
	} else {
		p_pio->PIO_MDDR = ul_mask;
  401326:	68fb      	ldr	r3, [r7, #12]
  401328:	68ba      	ldr	r2, [r7, #8]
  40132a:	655a      	str	r2, [r3, #84]	; 0x54
	}

	/* Set default value */
	if (ul_default_level) {
  40132c:	687b      	ldr	r3, [r7, #4]
  40132e:	2b00      	cmp	r3, #0
  401330:	d003      	beq.n	40133a <pio_set_output+0x42>
		p_pio->PIO_SODR = ul_mask;
  401332:	68fb      	ldr	r3, [r7, #12]
  401334:	68ba      	ldr	r2, [r7, #8]
  401336:	631a      	str	r2, [r3, #48]	; 0x30
  401338:	e002      	b.n	401340 <pio_set_output+0x48>
	} else {
		p_pio->PIO_CODR = ul_mask;
  40133a:	68fb      	ldr	r3, [r7, #12]
  40133c:	68ba      	ldr	r2, [r7, #8]
  40133e:	635a      	str	r2, [r3, #52]	; 0x34
	}

	/* Configure pin(s) as output(s) */
	p_pio->PIO_OER = ul_mask;
  401340:	68fb      	ldr	r3, [r7, #12]
  401342:	68ba      	ldr	r2, [r7, #8]
  401344:	611a      	str	r2, [r3, #16]
	p_pio->PIO_PER = ul_mask;
  401346:	68fb      	ldr	r3, [r7, #12]
  401348:	68ba      	ldr	r2, [r7, #8]
  40134a:	601a      	str	r2, [r3, #0]
}
  40134c:	bf00      	nop
  40134e:	3710      	adds	r7, #16
  401350:	46bd      	mov	sp, r7
  401352:	bd80      	pop	{r7, pc}
  401354:	0040140d 	.word	0x0040140d
  401358:	00401105 	.word	0x00401105

0040135c <pio_get_output_data_status>:
 * \retval 1 At least one PIO is configured to output a high level.
 * \retval 0 All PIOs are configured to output a low level.
 */
uint32_t pio_get_output_data_status(const Pio *p_pio,
		const uint32_t ul_mask)
{
  40135c:	b480      	push	{r7}
  40135e:	b083      	sub	sp, #12
  401360:	af00      	add	r7, sp, #0
  401362:	6078      	str	r0, [r7, #4]
  401364:	6039      	str	r1, [r7, #0]
	if ((p_pio->PIO_ODSR & ul_mask) == 0) {
  401366:	687b      	ldr	r3, [r7, #4]
  401368:	6b9a      	ldr	r2, [r3, #56]	; 0x38
  40136a:	683b      	ldr	r3, [r7, #0]
  40136c:	4013      	ands	r3, r2
  40136e:	2b00      	cmp	r3, #0
  401370:	d101      	bne.n	401376 <pio_get_output_data_status+0x1a>
		return 0;
  401372:	2300      	movs	r3, #0
  401374:	e000      	b.n	401378 <pio_get_output_data_status+0x1c>
	} else {
		return 1;
  401376:	2301      	movs	r3, #1
	}
}
  401378:	4618      	mov	r0, r3
  40137a:	370c      	adds	r7, #12
  40137c:	46bd      	mov	sp, r7
  40137e:	f85d 7b04 	ldr.w	r7, [sp], #4
  401382:	4770      	bx	lr

00401384 <pio_configure_interrupt>:
 * \param ul_mask Interrupt source bit map.
 * \param ul_attr Interrupt source attributes.
 */
void pio_configure_interrupt(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_attr)
{
  401384:	b480      	push	{r7}
  401386:	b085      	sub	sp, #20
  401388:	af00      	add	r7, sp, #0
  40138a:	60f8      	str	r0, [r7, #12]
  40138c:	60b9      	str	r1, [r7, #8]
  40138e:	607a      	str	r2, [r7, #4]
	/* Configure additional interrupt mode registers. */
	if (ul_attr & PIO_IT_AIME) {
  401390:	687b      	ldr	r3, [r7, #4]
  401392:	f003 0310 	and.w	r3, r3, #16
  401396:	2b00      	cmp	r3, #0
  401398:	d020      	beq.n	4013dc <pio_configure_interrupt+0x58>
		/* Enable additional interrupt mode. */
		p_pio->PIO_AIMER = ul_mask;
  40139a:	68fb      	ldr	r3, [r7, #12]
  40139c:	68ba      	ldr	r2, [r7, #8]
  40139e:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0

		/* If bit field of the selected pin is 1, set as
		   Rising Edge/High level detection event. */
		if (ul_attr & PIO_IT_RE_OR_HL) {
  4013a2:	687b      	ldr	r3, [r7, #4]
  4013a4:	f003 0320 	and.w	r3, r3, #32
  4013a8:	2b00      	cmp	r3, #0
  4013aa:	d004      	beq.n	4013b6 <pio_configure_interrupt+0x32>
			/* Rising Edge or High Level */
			p_pio->PIO_REHLSR = ul_mask;
  4013ac:	68fb      	ldr	r3, [r7, #12]
  4013ae:	68ba      	ldr	r2, [r7, #8]
  4013b0:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
  4013b4:	e003      	b.n	4013be <pio_configure_interrupt+0x3a>
		} else {
			/* Falling Edge or Low Level */
			p_pio->PIO_FELLSR = ul_mask;
  4013b6:	68fb      	ldr	r3, [r7, #12]
  4013b8:	68ba      	ldr	r2, [r7, #8]
  4013ba:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
		}

		/* If bit field of the selected pin is 1, set as
		   edge detection source. */
		if (ul_attr & PIO_IT_EDGE) {
  4013be:	687b      	ldr	r3, [r7, #4]
  4013c0:	f003 0340 	and.w	r3, r3, #64	; 0x40
  4013c4:	2b00      	cmp	r3, #0
  4013c6:	d004      	beq.n	4013d2 <pio_configure_interrupt+0x4e>
			/* Edge select */
			p_pio->PIO_ESR = ul_mask;
  4013c8:	68fb      	ldr	r3, [r7, #12]
  4013ca:	68ba      	ldr	r2, [r7, #8]
  4013cc:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
		}
	} else {
		/* Disable additional interrupt mode. */
		p_pio->PIO_AIMDR = ul_mask;
	}
}
  4013d0:	e008      	b.n	4013e4 <pio_configure_interrupt+0x60>
			p_pio->PIO_LSR = ul_mask;
  4013d2:	68fb      	ldr	r3, [r7, #12]
  4013d4:	68ba      	ldr	r2, [r7, #8]
  4013d6:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
}
  4013da:	e003      	b.n	4013e4 <pio_configure_interrupt+0x60>
		p_pio->PIO_AIMDR = ul_mask;
  4013dc:	68fb      	ldr	r3, [r7, #12]
  4013de:	68ba      	ldr	r2, [r7, #8]
  4013e0:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
}
  4013e4:	bf00      	nop
  4013e6:	3714      	adds	r7, #20
  4013e8:	46bd      	mov	sp, r7
  4013ea:	f85d 7b04 	ldr.w	r7, [sp], #4
  4013ee:	4770      	bx	lr

004013f0 <pio_enable_interrupt>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_enable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
  4013f0:	b480      	push	{r7}
  4013f2:	b083      	sub	sp, #12
  4013f4:	af00      	add	r7, sp, #0
  4013f6:	6078      	str	r0, [r7, #4]
  4013f8:	6039      	str	r1, [r7, #0]
	p_pio->PIO_IER = ul_mask;
  4013fa:	687b      	ldr	r3, [r7, #4]
  4013fc:	683a      	ldr	r2, [r7, #0]
  4013fe:	641a      	str	r2, [r3, #64]	; 0x40
}
  401400:	bf00      	nop
  401402:	370c      	adds	r7, #12
  401404:	46bd      	mov	sp, r7
  401406:	f85d 7b04 	ldr.w	r7, [sp], #4
  40140a:	4770      	bx	lr

0040140c <pio_disable_interrupt>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
  40140c:	b480      	push	{r7}
  40140e:	b083      	sub	sp, #12
  401410:	af00      	add	r7, sp, #0
  401412:	6078      	str	r0, [r7, #4]
  401414:	6039      	str	r1, [r7, #0]
	p_pio->PIO_IDR = ul_mask;
  401416:	687b      	ldr	r3, [r7, #4]
  401418:	683a      	ldr	r2, [r7, #0]
  40141a:	645a      	str	r2, [r3, #68]	; 0x44
}
  40141c:	bf00      	nop
  40141e:	370c      	adds	r7, #12
  401420:	46bd      	mov	sp, r7
  401422:	f85d 7b04 	ldr.w	r7, [sp], #4
  401426:	4770      	bx	lr

00401428 <pio_get_interrupt_status>:
 * \param p_pio Pointer to a PIO instance.
 *
 * \return The interrupt status value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
  401428:	b480      	push	{r7}
  40142a:	b083      	sub	sp, #12
  40142c:	af00      	add	r7, sp, #0
  40142e:	6078      	str	r0, [r7, #4]
	return p_pio->PIO_ISR;
  401430:	687b      	ldr	r3, [r7, #4]
  401432:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
  401434:	4618      	mov	r0, r3
  401436:	370c      	adds	r7, #12
  401438:	46bd      	mov	sp, r7
  40143a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40143e:	4770      	bx	lr

00401440 <pio_get_interrupt_mask>:
 * \param p_pio Pointer to a PIO instance.
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
  401440:	b480      	push	{r7}
  401442:	b083      	sub	sp, #12
  401444:	af00      	add	r7, sp, #0
  401446:	6078      	str	r0, [r7, #4]
	return p_pio->PIO_IMR;
  401448:	687b      	ldr	r3, [r7, #4]
  40144a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
}
  40144c:	4618      	mov	r0, r3
  40144e:	370c      	adds	r7, #12
  401450:	46bd      	mov	sp, r7
  401452:	f85d 7b04 	ldr.w	r7, [sp], #4
  401456:	4770      	bx	lr

00401458 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  401458:	b580      	push	{r7, lr}
  40145a:	b084      	sub	sp, #16
  40145c:	af00      	add	r7, sp, #0
  40145e:	6078      	str	r0, [r7, #4]
  401460:	6039      	str	r1, [r7, #0]
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  401462:	6878      	ldr	r0, [r7, #4]
  401464:	4b26      	ldr	r3, [pc, #152]	; (401500 <pio_handler_process+0xa8>)
  401466:	4798      	blx	r3
  401468:	60f8      	str	r0, [r7, #12]
	status &= pio_get_interrupt_mask(p_pio);
  40146a:	6878      	ldr	r0, [r7, #4]
  40146c:	4b25      	ldr	r3, [pc, #148]	; (401504 <pio_handler_process+0xac>)
  40146e:	4798      	blx	r3
  401470:	4602      	mov	r2, r0
  401472:	68fb      	ldr	r3, [r7, #12]
  401474:	4013      	ands	r3, r2
  401476:	60fb      	str	r3, [r7, #12]

	/* Check pending events */
	if (status != 0) {
  401478:	68fb      	ldr	r3, [r7, #12]
  40147a:	2b00      	cmp	r3, #0
  40147c:	d03c      	beq.n	4014f8 <pio_handler_process+0xa0>
		/* Find triggering source */
		i = 0;
  40147e:	2300      	movs	r3, #0
  401480:	60bb      	str	r3, [r7, #8]
		while (status != 0) {
  401482:	e034      	b.n	4014ee <pio_handler_process+0x96>
			/* Source is configured on the same controller */
			if (gs_interrupt_sources[i].id == ul_id) {
  401484:	4a20      	ldr	r2, [pc, #128]	; (401508 <pio_handler_process+0xb0>)
  401486:	68bb      	ldr	r3, [r7, #8]
  401488:	011b      	lsls	r3, r3, #4
  40148a:	4413      	add	r3, r2
  40148c:	681a      	ldr	r2, [r3, #0]
  40148e:	683b      	ldr	r3, [r7, #0]
  401490:	429a      	cmp	r2, r3
  401492:	d126      	bne.n	4014e2 <pio_handler_process+0x8a>
				/* Source has PIOs whose statuses have changed */
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  401494:	4a1c      	ldr	r2, [pc, #112]	; (401508 <pio_handler_process+0xb0>)
  401496:	68bb      	ldr	r3, [r7, #8]
  401498:	011b      	lsls	r3, r3, #4
  40149a:	4413      	add	r3, r2
  40149c:	3304      	adds	r3, #4
  40149e:	681a      	ldr	r2, [r3, #0]
  4014a0:	68fb      	ldr	r3, [r7, #12]
  4014a2:	4013      	ands	r3, r2
  4014a4:	2b00      	cmp	r3, #0
  4014a6:	d01c      	beq.n	4014e2 <pio_handler_process+0x8a>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  4014a8:	4a17      	ldr	r2, [pc, #92]	; (401508 <pio_handler_process+0xb0>)
  4014aa:	68bb      	ldr	r3, [r7, #8]
  4014ac:	011b      	lsls	r3, r3, #4
  4014ae:	4413      	add	r3, r2
  4014b0:	330c      	adds	r3, #12
  4014b2:	681b      	ldr	r3, [r3, #0]
  4014b4:	4914      	ldr	r1, [pc, #80]	; (401508 <pio_handler_process+0xb0>)
  4014b6:	68ba      	ldr	r2, [r7, #8]
  4014b8:	0112      	lsls	r2, r2, #4
  4014ba:	440a      	add	r2, r1
  4014bc:	6810      	ldr	r0, [r2, #0]
  4014be:	4912      	ldr	r1, [pc, #72]	; (401508 <pio_handler_process+0xb0>)
  4014c0:	68ba      	ldr	r2, [r7, #8]
  4014c2:	0112      	lsls	r2, r2, #4
  4014c4:	440a      	add	r2, r1
  4014c6:	3204      	adds	r2, #4
  4014c8:	6812      	ldr	r2, [r2, #0]
  4014ca:	4611      	mov	r1, r2
  4014cc:	4798      	blx	r3
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
  4014ce:	4a0e      	ldr	r2, [pc, #56]	; (401508 <pio_handler_process+0xb0>)
  4014d0:	68bb      	ldr	r3, [r7, #8]
  4014d2:	011b      	lsls	r3, r3, #4
  4014d4:	4413      	add	r3, r2
  4014d6:	3304      	adds	r3, #4
  4014d8:	681b      	ldr	r3, [r3, #0]
  4014da:	43db      	mvns	r3, r3
  4014dc:	68fa      	ldr	r2, [r7, #12]
  4014de:	4013      	ands	r3, r2
  4014e0:	60fb      	str	r3, [r7, #12]
				}
			}
			i++;
  4014e2:	68bb      	ldr	r3, [r7, #8]
  4014e4:	3301      	adds	r3, #1
  4014e6:	60bb      	str	r3, [r7, #8]
			if (i >= MAX_INTERRUPT_SOURCES) {
  4014e8:	68bb      	ldr	r3, [r7, #8]
  4014ea:	2b06      	cmp	r3, #6
  4014ec:	d803      	bhi.n	4014f6 <pio_handler_process+0x9e>
		while (status != 0) {
  4014ee:	68fb      	ldr	r3, [r7, #12]
  4014f0:	2b00      	cmp	r3, #0
  4014f2:	d1c7      	bne.n	401484 <pio_handler_process+0x2c>
		if (pio_capture_handler) {
			pio_capture_handler(p_pio);
		}
	}
#endif
}
  4014f4:	e000      	b.n	4014f8 <pio_handler_process+0xa0>
				break;
  4014f6:	bf00      	nop
}
  4014f8:	bf00      	nop
  4014fa:	3710      	adds	r7, #16
  4014fc:	46bd      	mov	sp, r7
  4014fe:	bd80      	pop	{r7, pc}
  401500:	00401429 	.word	0x00401429
  401504:	00401441 	.word	0x00401441
  401508:	204009d8 	.word	0x204009d8

0040150c <pio_handler_set>:
 *
 * \return 0 if successful, 1 if the maximum number of sources has been defined.
 */
uint32_t pio_handler_set(Pio *p_pio, uint32_t ul_id, uint32_t ul_mask,
		uint32_t ul_attr, void (*p_handler) (uint32_t, uint32_t))
{
  40150c:	b580      	push	{r7, lr}
  40150e:	b086      	sub	sp, #24
  401510:	af00      	add	r7, sp, #0
  401512:	60f8      	str	r0, [r7, #12]
  401514:	60b9      	str	r1, [r7, #8]
  401516:	607a      	str	r2, [r7, #4]
  401518:	603b      	str	r3, [r7, #0]
    uint8_t i;
	struct s_interrupt_source *pSource;

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
  40151a:	4b21      	ldr	r3, [pc, #132]	; (4015a0 <pio_handler_set+0x94>)
  40151c:	681b      	ldr	r3, [r3, #0]
  40151e:	2b06      	cmp	r3, #6
  401520:	d901      	bls.n	401526 <pio_handler_set+0x1a>
		return 1;
  401522:	2301      	movs	r3, #1
  401524:	e038      	b.n	401598 <pio_handler_set+0x8c>

    /* Check interrupt for this pin, if already defined, redefine it. */
	for (i = 0; i <= gs_ul_nb_sources; i++) {
  401526:	2300      	movs	r3, #0
  401528:	75fb      	strb	r3, [r7, #23]
  40152a:	e011      	b.n	401550 <pio_handler_set+0x44>
		pSource = &(gs_interrupt_sources[i]);
  40152c:	7dfb      	ldrb	r3, [r7, #23]
  40152e:	011b      	lsls	r3, r3, #4
  401530:	4a1c      	ldr	r2, [pc, #112]	; (4015a4 <pio_handler_set+0x98>)
  401532:	4413      	add	r3, r2
  401534:	613b      	str	r3, [r7, #16]
		if (pSource->id == ul_id && pSource->mask == ul_mask) {
  401536:	693b      	ldr	r3, [r7, #16]
  401538:	681a      	ldr	r2, [r3, #0]
  40153a:	68bb      	ldr	r3, [r7, #8]
  40153c:	429a      	cmp	r2, r3
  40153e:	d104      	bne.n	40154a <pio_handler_set+0x3e>
  401540:	693b      	ldr	r3, [r7, #16]
  401542:	685a      	ldr	r2, [r3, #4]
  401544:	687b      	ldr	r3, [r7, #4]
  401546:	429a      	cmp	r2, r3
  401548:	d008      	beq.n	40155c <pio_handler_set+0x50>
	for (i = 0; i <= gs_ul_nb_sources; i++) {
  40154a:	7dfb      	ldrb	r3, [r7, #23]
  40154c:	3301      	adds	r3, #1
  40154e:	75fb      	strb	r3, [r7, #23]
  401550:	7dfa      	ldrb	r2, [r7, #23]
  401552:	4b13      	ldr	r3, [pc, #76]	; (4015a0 <pio_handler_set+0x94>)
  401554:	681b      	ldr	r3, [r3, #0]
  401556:	429a      	cmp	r2, r3
  401558:	d9e8      	bls.n	40152c <pio_handler_set+0x20>
  40155a:	e000      	b.n	40155e <pio_handler_set+0x52>
			break;
  40155c:	bf00      	nop
		}
	}

	/* Define new source */
	pSource->id = ul_id;
  40155e:	693b      	ldr	r3, [r7, #16]
  401560:	68ba      	ldr	r2, [r7, #8]
  401562:	601a      	str	r2, [r3, #0]
	pSource->mask = ul_mask;
  401564:	693b      	ldr	r3, [r7, #16]
  401566:	687a      	ldr	r2, [r7, #4]
  401568:	605a      	str	r2, [r3, #4]
	pSource->attr = ul_attr;
  40156a:	693b      	ldr	r3, [r7, #16]
  40156c:	683a      	ldr	r2, [r7, #0]
  40156e:	609a      	str	r2, [r3, #8]
	pSource->handler = p_handler;
  401570:	693b      	ldr	r3, [r7, #16]
  401572:	6a3a      	ldr	r2, [r7, #32]
  401574:	60da      	str	r2, [r3, #12]
	if (i == gs_ul_nb_sources + 1) {
  401576:	7dfa      	ldrb	r2, [r7, #23]
  401578:	4b09      	ldr	r3, [pc, #36]	; (4015a0 <pio_handler_set+0x94>)
  40157a:	681b      	ldr	r3, [r3, #0]
  40157c:	3301      	adds	r3, #1
  40157e:	429a      	cmp	r2, r3
  401580:	d104      	bne.n	40158c <pio_handler_set+0x80>
		gs_ul_nb_sources++;
  401582:	4b07      	ldr	r3, [pc, #28]	; (4015a0 <pio_handler_set+0x94>)
  401584:	681b      	ldr	r3, [r3, #0]
  401586:	3301      	adds	r3, #1
  401588:	4a05      	ldr	r2, [pc, #20]	; (4015a0 <pio_handler_set+0x94>)
  40158a:	6013      	str	r3, [r2, #0]
	}

	/* Configure interrupt mode */
	pio_configure_interrupt(p_pio, ul_mask, ul_attr);
  40158c:	683a      	ldr	r2, [r7, #0]
  40158e:	6879      	ldr	r1, [r7, #4]
  401590:	68f8      	ldr	r0, [r7, #12]
  401592:	4b05      	ldr	r3, [pc, #20]	; (4015a8 <pio_handler_set+0x9c>)
  401594:	4798      	blx	r3

	return 0;
  401596:	2300      	movs	r3, #0
}
  401598:	4618      	mov	r0, r3
  40159a:	3718      	adds	r7, #24
  40159c:	46bd      	mov	sp, r7
  40159e:	bd80      	pop	{r7, pc}
  4015a0:	20400a48 	.word	0x20400a48
  4015a4:	204009d8 	.word	0x204009d8
  4015a8:	00401385 	.word	0x00401385

004015ac <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  4015ac:	b580      	push	{r7, lr}
  4015ae:	af00      	add	r7, sp, #0
	pio_handler_process(PIOA, ID_PIOA);
  4015b0:	210a      	movs	r1, #10
  4015b2:	4802      	ldr	r0, [pc, #8]	; (4015bc <PIOA_Handler+0x10>)
  4015b4:	4b02      	ldr	r3, [pc, #8]	; (4015c0 <PIOA_Handler+0x14>)
  4015b6:	4798      	blx	r3
}
  4015b8:	bf00      	nop
  4015ba:	bd80      	pop	{r7, pc}
  4015bc:	400e0e00 	.word	0x400e0e00
  4015c0:	00401459 	.word	0x00401459

004015c4 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  4015c4:	b580      	push	{r7, lr}
  4015c6:	af00      	add	r7, sp, #0
    pio_handler_process(PIOB, ID_PIOB);
  4015c8:	210b      	movs	r1, #11
  4015ca:	4802      	ldr	r0, [pc, #8]	; (4015d4 <PIOB_Handler+0x10>)
  4015cc:	4b02      	ldr	r3, [pc, #8]	; (4015d8 <PIOB_Handler+0x14>)
  4015ce:	4798      	blx	r3
}
  4015d0:	bf00      	nop
  4015d2:	bd80      	pop	{r7, pc}
  4015d4:	400e1000 	.word	0x400e1000
  4015d8:	00401459 	.word	0x00401459

004015dc <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  4015dc:	b580      	push	{r7, lr}
  4015de:	af00      	add	r7, sp, #0
	pio_handler_process(PIOC, ID_PIOC);
  4015e0:	210c      	movs	r1, #12
  4015e2:	4802      	ldr	r0, [pc, #8]	; (4015ec <PIOC_Handler+0x10>)
  4015e4:	4b02      	ldr	r3, [pc, #8]	; (4015f0 <PIOC_Handler+0x14>)
  4015e6:	4798      	blx	r3
}
  4015e8:	bf00      	nop
  4015ea:	bd80      	pop	{r7, pc}
  4015ec:	400e1200 	.word	0x400e1200
  4015f0:	00401459 	.word	0x00401459

004015f4 <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
  4015f4:	b580      	push	{r7, lr}
  4015f6:	af00      	add	r7, sp, #0
	pio_handler_process(PIOD, ID_PIOD);
  4015f8:	2110      	movs	r1, #16
  4015fa:	4802      	ldr	r0, [pc, #8]	; (401604 <PIOD_Handler+0x10>)
  4015fc:	4b02      	ldr	r3, [pc, #8]	; (401608 <PIOD_Handler+0x14>)
  4015fe:	4798      	blx	r3
}
  401600:	bf00      	nop
  401602:	bd80      	pop	{r7, pc}
  401604:	400e1400 	.word	0x400e1400
  401608:	00401459 	.word	0x00401459

0040160c <PIOE_Handler>:
/**
 * \brief Parallel IO Controller E interrupt handler.
 * Redefined PIOE interrupt handler for NVIC interrupt table.
 */
void PIOE_Handler(void)
{
  40160c:	b580      	push	{r7, lr}
  40160e:	af00      	add	r7, sp, #0
	pio_handler_process(PIOE, ID_PIOE);
  401610:	2111      	movs	r1, #17
  401612:	4802      	ldr	r0, [pc, #8]	; (40161c <PIOE_Handler+0x10>)
  401614:	4b02      	ldr	r3, [pc, #8]	; (401620 <PIOE_Handler+0x14>)
  401616:	4798      	blx	r3
}
  401618:	bf00      	nop
  40161a:	bd80      	pop	{r7, pc}
  40161c:	400e1600 	.word	0x400e1600
  401620:	00401459 	.word	0x00401459

00401624 <pmc_mck_set_division>:
 * \brief Set the division of the MCK.
 *
 * \param ul_div Division value.
 */
void pmc_mck_set_division(uint32_t ul_div)
{
  401624:	b480      	push	{r7}
  401626:	b083      	sub	sp, #12
  401628:	af00      	add	r7, sp, #0
  40162a:	6078      	str	r0, [r7, #4]
	switch (ul_div) {
  40162c:	687b      	ldr	r3, [r7, #4]
  40162e:	3b01      	subs	r3, #1
  401630:	2b03      	cmp	r3, #3
  401632:	d81a      	bhi.n	40166a <pmc_mck_set_division+0x46>
  401634:	a201      	add	r2, pc, #4	; (adr r2, 40163c <pmc_mck_set_division+0x18>)
  401636:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  40163a:	bf00      	nop
  40163c:	0040164d 	.word	0x0040164d
  401640:	00401653 	.word	0x00401653
  401644:	0040165b 	.word	0x0040165b
  401648:	00401663 	.word	0x00401663
		case 1:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
  40164c:	2300      	movs	r3, #0
  40164e:	607b      	str	r3, [r7, #4]
			break;
  401650:	e00e      	b.n	401670 <pmc_mck_set_division+0x4c>
		case 2:
			ul_div = PMC_MCKR_MDIV_PCK_DIV2;
  401652:	f44f 7380 	mov.w	r3, #256	; 0x100
  401656:	607b      	str	r3, [r7, #4]
			break;
  401658:	e00a      	b.n	401670 <pmc_mck_set_division+0x4c>
		case 3:
			ul_div = PMC_MCKR_MDIV_PCK_DIV3;
  40165a:	f44f 7340 	mov.w	r3, #768	; 0x300
  40165e:	607b      	str	r3, [r7, #4]
			break;
  401660:	e006      	b.n	401670 <pmc_mck_set_division+0x4c>
		case 4:
			ul_div = PMC_MCKR_MDIV_PCK_DIV4;
  401662:	f44f 7300 	mov.w	r3, #512	; 0x200
  401666:	607b      	str	r3, [r7, #4]
			break;
  401668:	e002      	b.n	401670 <pmc_mck_set_division+0x4c>
		default:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
  40166a:	2300      	movs	r3, #0
  40166c:	607b      	str	r3, [r7, #4]
			break;
  40166e:	bf00      	nop
	}
	PMC->PMC_MCKR =
  401670:	490a      	ldr	r1, [pc, #40]	; (40169c <pmc_mck_set_division+0x78>)
			(PMC->PMC_MCKR & (~PMC_MCKR_MDIV_Msk)) | ul_div;
  401672:	4b0a      	ldr	r3, [pc, #40]	; (40169c <pmc_mck_set_division+0x78>)
  401674:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401676:	f423 7240 	bic.w	r2, r3, #768	; 0x300
  40167a:	687b      	ldr	r3, [r7, #4]
  40167c:	4313      	orrs	r3, r2
	PMC->PMC_MCKR =
  40167e:	630b      	str	r3, [r1, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  401680:	bf00      	nop
  401682:	4b06      	ldr	r3, [pc, #24]	; (40169c <pmc_mck_set_division+0x78>)
  401684:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  401686:	f003 0308 	and.w	r3, r3, #8
  40168a:	2b00      	cmp	r3, #0
  40168c:	d0f9      	beq.n	401682 <pmc_mck_set_division+0x5e>
}
  40168e:	bf00      	nop
  401690:	370c      	adds	r7, #12
  401692:	46bd      	mov	sp, r7
  401694:	f85d 7b04 	ldr.w	r7, [sp], #4
  401698:	4770      	bx	lr
  40169a:	bf00      	nop
  40169c:	400e0600 	.word	0x400e0600

004016a0 <pmc_switch_mck_to_pllack>:
 *
 * \retval 0 Success.
 * \retval 1 Timeout error.
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
  4016a0:	b480      	push	{r7}
  4016a2:	b085      	sub	sp, #20
  4016a4:	af00      	add	r7, sp, #0
  4016a6:	6078      	str	r0, [r7, #4]
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  4016a8:	491d      	ldr	r1, [pc, #116]	; (401720 <pmc_switch_mck_to_pllack+0x80>)
  4016aa:	4b1d      	ldr	r3, [pc, #116]	; (401720 <pmc_switch_mck_to_pllack+0x80>)
  4016ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4016ae:	f023 0270 	bic.w	r2, r3, #112	; 0x70
  4016b2:	687b      	ldr	r3, [r7, #4]
  4016b4:	4313      	orrs	r3, r2
  4016b6:	630b      	str	r3, [r1, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  4016b8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  4016bc:	60fb      	str	r3, [r7, #12]
  4016be:	e007      	b.n	4016d0 <pmc_switch_mck_to_pllack+0x30>
			--ul_timeout) {
		if (ul_timeout == 0) {
  4016c0:	68fb      	ldr	r3, [r7, #12]
  4016c2:	2b00      	cmp	r3, #0
  4016c4:	d101      	bne.n	4016ca <pmc_switch_mck_to_pllack+0x2a>
			return 1;
  4016c6:	2301      	movs	r3, #1
  4016c8:	e023      	b.n	401712 <pmc_switch_mck_to_pllack+0x72>
			--ul_timeout) {
  4016ca:	68fb      	ldr	r3, [r7, #12]
  4016cc:	3b01      	subs	r3, #1
  4016ce:	60fb      	str	r3, [r7, #12]
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  4016d0:	4b13      	ldr	r3, [pc, #76]	; (401720 <pmc_switch_mck_to_pllack+0x80>)
  4016d2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4016d4:	f003 0308 	and.w	r3, r3, #8
  4016d8:	2b00      	cmp	r3, #0
  4016da:	d0f1      	beq.n	4016c0 <pmc_switch_mck_to_pllack+0x20>
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  4016dc:	4a10      	ldr	r2, [pc, #64]	; (401720 <pmc_switch_mck_to_pllack+0x80>)
  4016de:	4b10      	ldr	r3, [pc, #64]	; (401720 <pmc_switch_mck_to_pllack+0x80>)
  4016e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4016e2:	f023 0303 	bic.w	r3, r3, #3
  4016e6:	f043 0302 	orr.w	r3, r3, #2
  4016ea:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  4016ec:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  4016f0:	60fb      	str	r3, [r7, #12]
  4016f2:	e007      	b.n	401704 <pmc_switch_mck_to_pllack+0x64>
			--ul_timeout) {
		if (ul_timeout == 0) {
  4016f4:	68fb      	ldr	r3, [r7, #12]
  4016f6:	2b00      	cmp	r3, #0
  4016f8:	d101      	bne.n	4016fe <pmc_switch_mck_to_pllack+0x5e>
			return 1;
  4016fa:	2301      	movs	r3, #1
  4016fc:	e009      	b.n	401712 <pmc_switch_mck_to_pllack+0x72>
			--ul_timeout) {
  4016fe:	68fb      	ldr	r3, [r7, #12]
  401700:	3b01      	subs	r3, #1
  401702:	60fb      	str	r3, [r7, #12]
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  401704:	4b06      	ldr	r3, [pc, #24]	; (401720 <pmc_switch_mck_to_pllack+0x80>)
  401706:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  401708:	f003 0308 	and.w	r3, r3, #8
  40170c:	2b00      	cmp	r3, #0
  40170e:	d0f1      	beq.n	4016f4 <pmc_switch_mck_to_pllack+0x54>
		}
	}

	return 0;
  401710:	2300      	movs	r3, #0
}
  401712:	4618      	mov	r0, r3
  401714:	3714      	adds	r7, #20
  401716:	46bd      	mov	sp, r7
  401718:	f85d 7b04 	ldr.w	r7, [sp], #4
  40171c:	4770      	bx	lr
  40171e:	bf00      	nop
  401720:	400e0600 	.word	0x400e0600

00401724 <pmc_switch_sclk_to_32kxtal>:
 *       VDDIO power supply.
 *
 * \param ul_bypass 0 for Xtal, 1 for bypass.
 */
void pmc_switch_sclk_to_32kxtal(uint32_t ul_bypass)
{
  401724:	b480      	push	{r7}
  401726:	b083      	sub	sp, #12
  401728:	af00      	add	r7, sp, #0
  40172a:	6078      	str	r0, [r7, #4]
	/* Set Bypass mode if required */
	if (ul_bypass == 1) {
  40172c:	687b      	ldr	r3, [r7, #4]
  40172e:	2b01      	cmp	r3, #1
  401730:	d105      	bne.n	40173e <pmc_switch_sclk_to_32kxtal+0x1a>
		SUPC->SUPC_MR |= SUPC_MR_KEY_PASSWD |
  401732:	4907      	ldr	r1, [pc, #28]	; (401750 <pmc_switch_sclk_to_32kxtal+0x2c>)
  401734:	4b06      	ldr	r3, [pc, #24]	; (401750 <pmc_switch_sclk_to_32kxtal+0x2c>)
  401736:	689a      	ldr	r2, [r3, #8]
  401738:	4b06      	ldr	r3, [pc, #24]	; (401754 <pmc_switch_sclk_to_32kxtal+0x30>)
  40173a:	4313      	orrs	r3, r2
  40173c:	608b      	str	r3, [r1, #8]
			SUPC_MR_OSCBYPASS;
	}

	SUPC->SUPC_CR = SUPC_CR_KEY_PASSWD | SUPC_CR_XTALSEL;
  40173e:	4b04      	ldr	r3, [pc, #16]	; (401750 <pmc_switch_sclk_to_32kxtal+0x2c>)
  401740:	4a05      	ldr	r2, [pc, #20]	; (401758 <pmc_switch_sclk_to_32kxtal+0x34>)
  401742:	601a      	str	r2, [r3, #0]
}
  401744:	bf00      	nop
  401746:	370c      	adds	r7, #12
  401748:	46bd      	mov	sp, r7
  40174a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40174e:	4770      	bx	lr
  401750:	400e1810 	.word	0x400e1810
  401754:	a5100000 	.word	0xa5100000
  401758:	a5000008 	.word	0xa5000008

0040175c <pmc_osc_is_ready_32kxtal>:
 *
 * \retval 1 External 32k Xtal is ready.
 * \retval 0 External 32k Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_32kxtal(void)
{
  40175c:	b480      	push	{r7}
  40175e:	af00      	add	r7, sp, #0
	return ((SUPC->SUPC_SR & SUPC_SR_OSCSEL)
  401760:	4b09      	ldr	r3, [pc, #36]	; (401788 <pmc_osc_is_ready_32kxtal+0x2c>)
  401762:	695b      	ldr	r3, [r3, #20]
  401764:	f003 0380 	and.w	r3, r3, #128	; 0x80
			&& (PMC->PMC_SR & PMC_SR_OSCSELS));
  401768:	2b00      	cmp	r3, #0
  40176a:	d007      	beq.n	40177c <pmc_osc_is_ready_32kxtal+0x20>
  40176c:	4b07      	ldr	r3, [pc, #28]	; (40178c <pmc_osc_is_ready_32kxtal+0x30>)
  40176e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  401770:	f003 0380 	and.w	r3, r3, #128	; 0x80
  401774:	2b00      	cmp	r3, #0
  401776:	d001      	beq.n	40177c <pmc_osc_is_ready_32kxtal+0x20>
  401778:	2301      	movs	r3, #1
  40177a:	e000      	b.n	40177e <pmc_osc_is_ready_32kxtal+0x22>
  40177c:	2300      	movs	r3, #0
}
  40177e:	4618      	mov	r0, r3
  401780:	46bd      	mov	sp, r7
  401782:	f85d 7b04 	ldr.w	r7, [sp], #4
  401786:	4770      	bx	lr
  401788:	400e1810 	.word	0x400e1810
  40178c:	400e0600 	.word	0x400e0600

00401790 <pmc_switch_mainck_to_fastrc>:
 * \retval 0 Success.
 * \retval 1 Timeout error.
 * \retval 2 Invalid frequency.
 */
void pmc_switch_mainck_to_fastrc(uint32_t ul_moscrcf)
{
  401790:	b480      	push	{r7}
  401792:	b083      	sub	sp, #12
  401794:	af00      	add	r7, sp, #0
  401796:	6078      	str	r0, [r7, #4]
	/* Enable Fast RC oscillator but DO NOT switch to RC now */
	PMC->CKGR_MOR |= (CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCRCEN);
  401798:	4915      	ldr	r1, [pc, #84]	; (4017f0 <pmc_switch_mainck_to_fastrc+0x60>)
  40179a:	4b15      	ldr	r3, [pc, #84]	; (4017f0 <pmc_switch_mainck_to_fastrc+0x60>)
  40179c:	6a1a      	ldr	r2, [r3, #32]
  40179e:	4b15      	ldr	r3, [pc, #84]	; (4017f4 <pmc_switch_mainck_to_fastrc+0x64>)
  4017a0:	4313      	orrs	r3, r2
  4017a2:	620b      	str	r3, [r1, #32]

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  4017a4:	bf00      	nop
  4017a6:	4b12      	ldr	r3, [pc, #72]	; (4017f0 <pmc_switch_mainck_to_fastrc+0x60>)
  4017a8:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4017aa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
  4017ae:	2b00      	cmp	r3, #0
  4017b0:	d0f9      	beq.n	4017a6 <pmc_switch_mainck_to_fastrc+0x16>

	/* Change Fast RC oscillator frequency */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  4017b2:	490f      	ldr	r1, [pc, #60]	; (4017f0 <pmc_switch_mainck_to_fastrc+0x60>)
  4017b4:	4b0e      	ldr	r3, [pc, #56]	; (4017f0 <pmc_switch_mainck_to_fastrc+0x60>)
  4017b6:	6a1a      	ldr	r2, [r3, #32]
  4017b8:	4b0f      	ldr	r3, [pc, #60]	; (4017f8 <pmc_switch_mainck_to_fastrc+0x68>)
  4017ba:	4013      	ands	r3, r2
			CKGR_MOR_KEY_PASSWD | ul_moscrcf;
  4017bc:	687a      	ldr	r2, [r7, #4]
  4017be:	4313      	orrs	r3, r2
  4017c0:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  4017c4:	620b      	str	r3, [r1, #32]

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  4017c6:	bf00      	nop
  4017c8:	4b09      	ldr	r3, [pc, #36]	; (4017f0 <pmc_switch_mainck_to_fastrc+0x60>)
  4017ca:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4017cc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
  4017d0:	2b00      	cmp	r3, #0
  4017d2:	d0f9      	beq.n	4017c8 <pmc_switch_mainck_to_fastrc+0x38>

	/* Switch to Fast RC */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCSEL) |
  4017d4:	4906      	ldr	r1, [pc, #24]	; (4017f0 <pmc_switch_mainck_to_fastrc+0x60>)
  4017d6:	4b06      	ldr	r3, [pc, #24]	; (4017f0 <pmc_switch_mainck_to_fastrc+0x60>)
  4017d8:	6a1a      	ldr	r2, [r3, #32]
  4017da:	4b08      	ldr	r3, [pc, #32]	; (4017fc <pmc_switch_mainck_to_fastrc+0x6c>)
  4017dc:	4013      	ands	r3, r2
  4017de:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  4017e2:	620b      	str	r3, [r1, #32]
			CKGR_MOR_KEY_PASSWD;
}
  4017e4:	bf00      	nop
  4017e6:	370c      	adds	r7, #12
  4017e8:	46bd      	mov	sp, r7
  4017ea:	f85d 7b04 	ldr.w	r7, [sp], #4
  4017ee:	4770      	bx	lr
  4017f0:	400e0600 	.word	0x400e0600
  4017f4:	00370008 	.word	0x00370008
  4017f8:	ffc8ff8f 	.word	0xffc8ff8f
  4017fc:	fec8ffff 	.word	0xfec8ffff

00401800 <pmc_switch_mainck_to_xtal>:
 * \retval 0 Success.
 * \retval 1 Timeout error.
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
  401800:	b480      	push	{r7}
  401802:	b083      	sub	sp, #12
  401804:	af00      	add	r7, sp, #0
  401806:	6078      	str	r0, [r7, #4]
  401808:	6039      	str	r1, [r7, #0]
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  40180a:	687b      	ldr	r3, [r7, #4]
  40180c:	2b00      	cmp	r3, #0
  40180e:	d008      	beq.n	401822 <pmc_switch_mainck_to_xtal+0x22>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  401810:	4913      	ldr	r1, [pc, #76]	; (401860 <pmc_switch_mainck_to_xtal+0x60>)
  401812:	4b13      	ldr	r3, [pc, #76]	; (401860 <pmc_switch_mainck_to_xtal+0x60>)
  401814:	6a1b      	ldr	r3, [r3, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  401816:	4a13      	ldr	r2, [pc, #76]	; (401864 <pmc_switch_mainck_to_xtal+0x64>)
  401818:	401a      	ands	r2, r3
  40181a:	4b13      	ldr	r3, [pc, #76]	; (401868 <pmc_switch_mainck_to_xtal+0x68>)
  40181c:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  40181e:	620b      	str	r3, [r1, #32]
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
	}
}
  401820:	e018      	b.n	401854 <pmc_switch_mainck_to_xtal+0x54>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  401822:	490f      	ldr	r1, [pc, #60]	; (401860 <pmc_switch_mainck_to_xtal+0x60>)
  401824:	4b0e      	ldr	r3, [pc, #56]	; (401860 <pmc_switch_mainck_to_xtal+0x60>)
  401826:	6a1a      	ldr	r2, [r3, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  401828:	4b10      	ldr	r3, [pc, #64]	; (40186c <pmc_switch_mainck_to_xtal+0x6c>)
  40182a:	4013      	ands	r3, r2
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  40182c:	683a      	ldr	r2, [r7, #0]
  40182e:	0212      	lsls	r2, r2, #8
  401830:	b292      	uxth	r2, r2
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  401832:	431a      	orrs	r2, r3
  401834:	4b0e      	ldr	r3, [pc, #56]	; (401870 <pmc_switch_mainck_to_xtal+0x70>)
  401836:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  401838:	620b      	str	r3, [r1, #32]
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  40183a:	bf00      	nop
  40183c:	4b08      	ldr	r3, [pc, #32]	; (401860 <pmc_switch_mainck_to_xtal+0x60>)
  40183e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  401840:	f003 0301 	and.w	r3, r3, #1
  401844:	2b00      	cmp	r3, #0
  401846:	d0f9      	beq.n	40183c <pmc_switch_mainck_to_xtal+0x3c>
		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  401848:	4905      	ldr	r1, [pc, #20]	; (401860 <pmc_switch_mainck_to_xtal+0x60>)
  40184a:	4b05      	ldr	r3, [pc, #20]	; (401860 <pmc_switch_mainck_to_xtal+0x60>)
  40184c:	6a1a      	ldr	r2, [r3, #32]
  40184e:	4b09      	ldr	r3, [pc, #36]	; (401874 <pmc_switch_mainck_to_xtal+0x74>)
  401850:	4313      	orrs	r3, r2
  401852:	620b      	str	r3, [r1, #32]
}
  401854:	bf00      	nop
  401856:	370c      	adds	r7, #12
  401858:	46bd      	mov	sp, r7
  40185a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40185e:	4770      	bx	lr
  401860:	400e0600 	.word	0x400e0600
  401864:	fec8fffc 	.word	0xfec8fffc
  401868:	01370002 	.word	0x01370002
  40186c:	ffc8fffc 	.word	0xffc8fffc
  401870:	00370001 	.word	0x00370001
  401874:	01370000 	.word	0x01370000

00401878 <pmc_osc_is_ready_mainck>:
 *
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
  401878:	b480      	push	{r7}
  40187a:	af00      	add	r7, sp, #0
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  40187c:	4b04      	ldr	r3, [pc, #16]	; (401890 <pmc_osc_is_ready_mainck+0x18>)
  40187e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  401880:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
}
  401884:	4618      	mov	r0, r3
  401886:	46bd      	mov	sp, r7
  401888:	f85d 7b04 	ldr.w	r7, [sp], #4
  40188c:	4770      	bx	lr
  40188e:	bf00      	nop
  401890:	400e0600 	.word	0x400e0600

00401894 <pmc_disable_pllack>:

/**
 * \brief Disable PLLA clock.
 */
void pmc_disable_pllack(void)
{
  401894:	b480      	push	{r7}
  401896:	af00      	add	r7, sp, #0
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  401898:	4b04      	ldr	r3, [pc, #16]	; (4018ac <pmc_disable_pllack+0x18>)
  40189a:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  40189e:	629a      	str	r2, [r3, #40]	; 0x28
#endif
}
  4018a0:	bf00      	nop
  4018a2:	46bd      	mov	sp, r7
  4018a4:	f85d 7b04 	ldr.w	r7, [sp], #4
  4018a8:	4770      	bx	lr
  4018aa:	bf00      	nop
  4018ac:	400e0600 	.word	0x400e0600

004018b0 <pmc_is_locked_pllack>:
 *
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
  4018b0:	b480      	push	{r7}
  4018b2:	af00      	add	r7, sp, #0
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  4018b4:	4b04      	ldr	r3, [pc, #16]	; (4018c8 <pmc_is_locked_pllack+0x18>)
  4018b6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4018b8:	f003 0302 	and.w	r3, r3, #2
}
  4018bc:	4618      	mov	r0, r3
  4018be:	46bd      	mov	sp, r7
  4018c0:	f85d 7b04 	ldr.w	r7, [sp], #4
  4018c4:	4770      	bx	lr
  4018c6:	bf00      	nop
  4018c8:	400e0600 	.word	0x400e0600

004018cc <pmc_is_locked_upll>:
 *
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_upll(void)
{
  4018cc:	b480      	push	{r7}
  4018ce:	af00      	add	r7, sp, #0
	return (PMC->PMC_SR & PMC_SR_LOCKU);
  4018d0:	4b04      	ldr	r3, [pc, #16]	; (4018e4 <pmc_is_locked_upll+0x18>)
  4018d2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4018d4:	f003 0340 	and.w	r3, r3, #64	; 0x40
}
  4018d8:	4618      	mov	r0, r3
  4018da:	46bd      	mov	sp, r7
  4018dc:	f85d 7b04 	ldr.w	r7, [sp], #4
  4018e0:	4770      	bx	lr
  4018e2:	bf00      	nop
  4018e4:	400e0600 	.word	0x400e0600

004018e8 <pmc_enable_periph_clk>:
 *
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
  4018e8:	b480      	push	{r7}
  4018ea:	b083      	sub	sp, #12
  4018ec:	af00      	add	r7, sp, #0
  4018ee:	6078      	str	r0, [r7, #4]
	if (ul_id > MAX_PERIPH_ID) {
  4018f0:	687b      	ldr	r3, [r7, #4]
  4018f2:	2b3f      	cmp	r3, #63	; 0x3f
  4018f4:	d901      	bls.n	4018fa <pmc_enable_periph_clk+0x12>
		return 1;
  4018f6:	2301      	movs	r3, #1
  4018f8:	e02f      	b.n	40195a <pmc_enable_periph_clk+0x72>
	}

	if (ul_id < 32) {
  4018fa:	687b      	ldr	r3, [r7, #4]
  4018fc:	2b1f      	cmp	r3, #31
  4018fe:	d813      	bhi.n	401928 <pmc_enable_periph_clk+0x40>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  401900:	4b19      	ldr	r3, [pc, #100]	; (401968 <pmc_enable_periph_clk+0x80>)
  401902:	699a      	ldr	r2, [r3, #24]
  401904:	2101      	movs	r1, #1
  401906:	687b      	ldr	r3, [r7, #4]
  401908:	fa01 f303 	lsl.w	r3, r1, r3
  40190c:	401a      	ands	r2, r3
  40190e:	2101      	movs	r1, #1
  401910:	687b      	ldr	r3, [r7, #4]
  401912:	fa01 f303 	lsl.w	r3, r1, r3
  401916:	429a      	cmp	r2, r3
  401918:	d01e      	beq.n	401958 <pmc_enable_periph_clk+0x70>
			PMC->PMC_PCER0 = 1 << ul_id;
  40191a:	4a13      	ldr	r2, [pc, #76]	; (401968 <pmc_enable_periph_clk+0x80>)
  40191c:	2101      	movs	r1, #1
  40191e:	687b      	ldr	r3, [r7, #4]
  401920:	fa01 f303 	lsl.w	r3, r1, r3
  401924:	6113      	str	r3, [r2, #16]
  401926:	e017      	b.n	401958 <pmc_enable_periph_clk+0x70>
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAME70 || SAMS70)
	} else {
		ul_id -= 32;
  401928:	687b      	ldr	r3, [r7, #4]
  40192a:	3b20      	subs	r3, #32
  40192c:	607b      	str	r3, [r7, #4]
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  40192e:	4b0e      	ldr	r3, [pc, #56]	; (401968 <pmc_enable_periph_clk+0x80>)
  401930:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
  401934:	2101      	movs	r1, #1
  401936:	687b      	ldr	r3, [r7, #4]
  401938:	fa01 f303 	lsl.w	r3, r1, r3
  40193c:	401a      	ands	r2, r3
  40193e:	2101      	movs	r1, #1
  401940:	687b      	ldr	r3, [r7, #4]
  401942:	fa01 f303 	lsl.w	r3, r1, r3
  401946:	429a      	cmp	r2, r3
  401948:	d006      	beq.n	401958 <pmc_enable_periph_clk+0x70>
			PMC->PMC_PCER1 = 1 << ul_id;
  40194a:	4a07      	ldr	r2, [pc, #28]	; (401968 <pmc_enable_periph_clk+0x80>)
  40194c:	2101      	movs	r1, #1
  40194e:	687b      	ldr	r3, [r7, #4]
  401950:	fa01 f303 	lsl.w	r3, r1, r3
  401954:	f8c2 3100 	str.w	r3, [r2, #256]	; 0x100
		}
#endif
	}

	return 0;
  401958:	2300      	movs	r3, #0
}
  40195a:	4618      	mov	r0, r3
  40195c:	370c      	adds	r7, #12
  40195e:	46bd      	mov	sp, r7
  401960:	f85d 7b04 	ldr.w	r7, [sp], #4
  401964:	4770      	bx	lr
  401966:	bf00      	nop
  401968:	400e0600 	.word	0x400e0600

0040196c <twihs_enable_master_mode>:
 * \brief Enable TWIHS master mode.
 *
 * \param p_twihs Pointer to a TWIHS instance.
 */
void twihs_enable_master_mode(Twihs *p_twihs)
{
  40196c:	b480      	push	{r7}
  40196e:	b083      	sub	sp, #12
  401970:	af00      	add	r7, sp, #0
  401972:	6078      	str	r0, [r7, #4]
	/* Set Master Disable bit and Slave Disable bit */
	p_twihs->TWIHS_CR = TWIHS_CR_MSDIS;
  401974:	687b      	ldr	r3, [r7, #4]
  401976:	2208      	movs	r2, #8
  401978:	601a      	str	r2, [r3, #0]
	p_twihs->TWIHS_CR = TWIHS_CR_SVDIS;
  40197a:	687b      	ldr	r3, [r7, #4]
  40197c:	2220      	movs	r2, #32
  40197e:	601a      	str	r2, [r3, #0]

	/* Set Master Enable bit */
	p_twihs->TWIHS_CR = TWIHS_CR_MSEN;
  401980:	687b      	ldr	r3, [r7, #4]
  401982:	2204      	movs	r2, #4
  401984:	601a      	str	r2, [r3, #0]
}
  401986:	bf00      	nop
  401988:	370c      	adds	r7, #12
  40198a:	46bd      	mov	sp, r7
  40198c:	f85d 7b04 	ldr.w	r7, [sp], #4
  401990:	4770      	bx	lr
	...

00401994 <twihs_master_init>:
 * \param p_opt Options for initializing the TWIHS module (see \ref twihs_options_t).
 *
 * \return TWIHS_SUCCESS if initialization is complete, error code otherwise.
 */
uint32_t twihs_master_init(Twihs *p_twihs, const twihs_options_t *p_opt)
{
  401994:	b580      	push	{r7, lr}
  401996:	b084      	sub	sp, #16
  401998:	af00      	add	r7, sp, #0
  40199a:	6078      	str	r0, [r7, #4]
  40199c:	6039      	str	r1, [r7, #0]
	uint32_t status = TWIHS_SUCCESS;
  40199e:	2300      	movs	r3, #0
  4019a0:	60fb      	str	r3, [r7, #12]

	/* Disable TWIHS interrupts */
	p_twihs->TWIHS_IDR = ~0UL;
  4019a2:	687b      	ldr	r3, [r7, #4]
  4019a4:	f04f 32ff 	mov.w	r2, #4294967295
  4019a8:	629a      	str	r2, [r3, #40]	; 0x28

	/* Dummy read in status register */
	p_twihs->TWIHS_SR;
  4019aa:	687b      	ldr	r3, [r7, #4]
  4019ac:	6a1b      	ldr	r3, [r3, #32]

	/* Reset TWIHS peripheral */
	twihs_reset(p_twihs);
  4019ae:	6878      	ldr	r0, [r7, #4]
  4019b0:	4b0b      	ldr	r3, [pc, #44]	; (4019e0 <twihs_master_init+0x4c>)
  4019b2:	4798      	blx	r3

	twihs_enable_master_mode(p_twihs);
  4019b4:	6878      	ldr	r0, [r7, #4]
  4019b6:	4b0b      	ldr	r3, [pc, #44]	; (4019e4 <twihs_master_init+0x50>)
  4019b8:	4798      	blx	r3

	/* Select the speed */
	if (twihs_set_speed(p_twihs, p_opt->speed, p_opt->master_clk) == FAIL) {
  4019ba:	683b      	ldr	r3, [r7, #0]
  4019bc:	6859      	ldr	r1, [r3, #4]
  4019be:	683b      	ldr	r3, [r7, #0]
  4019c0:	681b      	ldr	r3, [r3, #0]
  4019c2:	461a      	mov	r2, r3
  4019c4:	6878      	ldr	r0, [r7, #4]
  4019c6:	4b08      	ldr	r3, [pc, #32]	; (4019e8 <twihs_master_init+0x54>)
  4019c8:	4798      	blx	r3
  4019ca:	4603      	mov	r3, r0
  4019cc:	2b01      	cmp	r3, #1
  4019ce:	d101      	bne.n	4019d4 <twihs_master_init+0x40>
		/* The desired speed setting is rejected */
		status = TWIHS_INVALID_ARGUMENT;
  4019d0:	2301      	movs	r3, #1
  4019d2:	60fb      	str	r3, [r7, #12]
	}

	return status;
  4019d4:	68fb      	ldr	r3, [r7, #12]
}
  4019d6:	4618      	mov	r0, r3
  4019d8:	3710      	adds	r7, #16
  4019da:	46bd      	mov	sp, r7
  4019dc:	bd80      	pop	{r7, pc}
  4019de:	bf00      	nop
  4019e0:	00401d01 	.word	0x00401d01
  4019e4:	0040196d 	.word	0x0040196d
  4019e8:	004019ed 	.word	0x004019ed

004019ec <twihs_set_speed>:
 *
 * \retval PASS New speed setting is accepted.
 * \retval FAIL New speed setting is rejected.
 */
uint32_t twihs_set_speed(Twihs *p_twihs, uint32_t ul_speed, uint32_t ul_mck)
{
  4019ec:	b480      	push	{r7}
  4019ee:	b089      	sub	sp, #36	; 0x24
  4019f0:	af00      	add	r7, sp, #0
  4019f2:	60f8      	str	r0, [r7, #12]
  4019f4:	60b9      	str	r1, [r7, #8]
  4019f6:	607a      	str	r2, [r7, #4]
	uint32_t ckdiv = 0;
  4019f8:	2300      	movs	r3, #0
  4019fa:	61fb      	str	r3, [r7, #28]
	uint32_t c_lh_div;
	uint32_t cldiv, chdiv;

	/* High-Speed can be only used in slave mode, 400k is the max speed allowed for master */
	if (ul_speed > I2C_FAST_MODE_SPEED) {
  4019fc:	68bb      	ldr	r3, [r7, #8]
  4019fe:	4a34      	ldr	r2, [pc, #208]	; (401ad0 <twihs_set_speed+0xe4>)
  401a00:	4293      	cmp	r3, r2
  401a02:	d901      	bls.n	401a08 <twihs_set_speed+0x1c>
		return FAIL;
  401a04:	2301      	movs	r3, #1
  401a06:	e05d      	b.n	401ac4 <twihs_set_speed+0xd8>
	}

	/* Low level time not less than 1.3us of I2C Fast Mode. */
	if (ul_speed > LOW_LEVEL_TIME_LIMIT) {
  401a08:	68bb      	ldr	r3, [r7, #8]
  401a0a:	4a32      	ldr	r2, [pc, #200]	; (401ad4 <twihs_set_speed+0xe8>)
  401a0c:	4293      	cmp	r3, r2
  401a0e:	d937      	bls.n	401a80 <twihs_set_speed+0x94>
		/* Low level of time fixed for 1.3us. */
		cldiv = ul_mck / (LOW_LEVEL_TIME_LIMIT * TWIHS_CLK_DIVIDER) - TWIHS_CLK_CALC_ARGU;
  401a10:	687b      	ldr	r3, [r7, #4]
  401a12:	4a31      	ldr	r2, [pc, #196]	; (401ad8 <twihs_set_speed+0xec>)
  401a14:	fba2 2303 	umull	r2, r3, r2, r3
  401a18:	0b9b      	lsrs	r3, r3, #14
  401a1a:	3b03      	subs	r3, #3
  401a1c:	617b      	str	r3, [r7, #20]
		chdiv = ul_mck / ((ul_speed + (ul_speed - LOW_LEVEL_TIME_LIMIT)) * TWIHS_CLK_DIVIDER) - TWIHS_CLK_CALC_ARGU;
  401a1e:	68ba      	ldr	r2, [r7, #8]
  401a20:	4b2e      	ldr	r3, [pc, #184]	; (401adc <twihs_set_speed+0xf0>)
  401a22:	4413      	add	r3, r2
  401a24:	009b      	lsls	r3, r3, #2
  401a26:	687a      	ldr	r2, [r7, #4]
  401a28:	fbb2 f3f3 	udiv	r3, r2, r3
  401a2c:	3b03      	subs	r3, #3
  401a2e:	613b      	str	r3, [r7, #16]
		
		/* cldiv must fit in 8 bits, ckdiv must fit in 3 bits */
		while ((cldiv > TWIHS_CLK_DIV_MAX) && (ckdiv < TWIHS_CLK_DIV_MIN)) {
  401a30:	e005      	b.n	401a3e <twihs_set_speed+0x52>
			/* Increase clock divider */
			ckdiv++;
  401a32:	69fb      	ldr	r3, [r7, #28]
  401a34:	3301      	adds	r3, #1
  401a36:	61fb      	str	r3, [r7, #28]
			/* Divide cldiv value */
			cldiv /= TWIHS_CLK_DIVIDER;
  401a38:	697b      	ldr	r3, [r7, #20]
  401a3a:	085b      	lsrs	r3, r3, #1
  401a3c:	617b      	str	r3, [r7, #20]
		while ((cldiv > TWIHS_CLK_DIV_MAX) && (ckdiv < TWIHS_CLK_DIV_MIN)) {
  401a3e:	697b      	ldr	r3, [r7, #20]
  401a40:	2bff      	cmp	r3, #255	; 0xff
  401a42:	d909      	bls.n	401a58 <twihs_set_speed+0x6c>
  401a44:	69fb      	ldr	r3, [r7, #28]
  401a46:	2b06      	cmp	r3, #6
  401a48:	d9f3      	bls.n	401a32 <twihs_set_speed+0x46>
		}
		/* chdiv must fit in 8 bits, ckdiv must fit in 3 bits */
		while ((chdiv > TWIHS_CLK_DIV_MAX) && (ckdiv < TWIHS_CLK_DIV_MIN)) {
  401a4a:	e005      	b.n	401a58 <twihs_set_speed+0x6c>
			/* Increase clock divider */
			ckdiv++;
  401a4c:	69fb      	ldr	r3, [r7, #28]
  401a4e:	3301      	adds	r3, #1
  401a50:	61fb      	str	r3, [r7, #28]
			/* Divide cldiv value */
			chdiv /= TWIHS_CLK_DIVIDER;
  401a52:	693b      	ldr	r3, [r7, #16]
  401a54:	085b      	lsrs	r3, r3, #1
  401a56:	613b      	str	r3, [r7, #16]
		while ((chdiv > TWIHS_CLK_DIV_MAX) && (ckdiv < TWIHS_CLK_DIV_MIN)) {
  401a58:	693b      	ldr	r3, [r7, #16]
  401a5a:	2bff      	cmp	r3, #255	; 0xff
  401a5c:	d902      	bls.n	401a64 <twihs_set_speed+0x78>
  401a5e:	69fb      	ldr	r3, [r7, #28]
  401a60:	2b06      	cmp	r3, #6
  401a62:	d9f3      	bls.n	401a4c <twihs_set_speed+0x60>
		}

		/* set clock waveform generator register */
		p_twihs->TWIHS_CWGR =
				TWIHS_CWGR_CLDIV(cldiv) | TWIHS_CWGR_CHDIV(chdiv) |
  401a64:	697b      	ldr	r3, [r7, #20]
  401a66:	b2da      	uxtb	r2, r3
  401a68:	693b      	ldr	r3, [r7, #16]
  401a6a:	021b      	lsls	r3, r3, #8
  401a6c:	b29b      	uxth	r3, r3
  401a6e:	431a      	orrs	r2, r3
				TWIHS_CWGR_CKDIV(ckdiv);
  401a70:	69fb      	ldr	r3, [r7, #28]
  401a72:	041b      	lsls	r3, r3, #16
  401a74:	f403 23e0 	and.w	r3, r3, #458752	; 0x70000
				TWIHS_CWGR_CLDIV(cldiv) | TWIHS_CWGR_CHDIV(chdiv) |
  401a78:	431a      	orrs	r2, r3
		p_twihs->TWIHS_CWGR =
  401a7a:	68fb      	ldr	r3, [r7, #12]
  401a7c:	611a      	str	r2, [r3, #16]
  401a7e:	e020      	b.n	401ac2 <twihs_set_speed+0xd6>
	} else {
		c_lh_div = ul_mck / (ul_speed * TWIHS_CLK_DIVIDER) - TWIHS_CLK_CALC_ARGU;
  401a80:	68bb      	ldr	r3, [r7, #8]
  401a82:	005b      	lsls	r3, r3, #1
  401a84:	687a      	ldr	r2, [r7, #4]
  401a86:	fbb2 f3f3 	udiv	r3, r2, r3
  401a8a:	3b03      	subs	r3, #3
  401a8c:	61bb      	str	r3, [r7, #24]

		/* cldiv must fit in 8 bits, ckdiv must fit in 3 bits */
		while ((c_lh_div > TWIHS_CLK_DIV_MAX) && (ckdiv < TWIHS_CLK_DIV_MIN)) {
  401a8e:	e005      	b.n	401a9c <twihs_set_speed+0xb0>
			/* Increase clock divider */
			ckdiv++;
  401a90:	69fb      	ldr	r3, [r7, #28]
  401a92:	3301      	adds	r3, #1
  401a94:	61fb      	str	r3, [r7, #28]
			/* Divide cldiv value */
			c_lh_div /= TWIHS_CLK_DIVIDER;
  401a96:	69bb      	ldr	r3, [r7, #24]
  401a98:	085b      	lsrs	r3, r3, #1
  401a9a:	61bb      	str	r3, [r7, #24]
		while ((c_lh_div > TWIHS_CLK_DIV_MAX) && (ckdiv < TWIHS_CLK_DIV_MIN)) {
  401a9c:	69bb      	ldr	r3, [r7, #24]
  401a9e:	2bff      	cmp	r3, #255	; 0xff
  401aa0:	d902      	bls.n	401aa8 <twihs_set_speed+0xbc>
  401aa2:	69fb      	ldr	r3, [r7, #28]
  401aa4:	2b06      	cmp	r3, #6
  401aa6:	d9f3      	bls.n	401a90 <twihs_set_speed+0xa4>
		}

		/* set clock waveform generator register */
		p_twihs->TWIHS_CWGR =
				TWIHS_CWGR_CLDIV(c_lh_div) | TWIHS_CWGR_CHDIV(c_lh_div) |
  401aa8:	69bb      	ldr	r3, [r7, #24]
  401aaa:	b2da      	uxtb	r2, r3
  401aac:	69bb      	ldr	r3, [r7, #24]
  401aae:	021b      	lsls	r3, r3, #8
  401ab0:	b29b      	uxth	r3, r3
  401ab2:	431a      	orrs	r2, r3
				TWIHS_CWGR_CKDIV(ckdiv);
  401ab4:	69fb      	ldr	r3, [r7, #28]
  401ab6:	041b      	lsls	r3, r3, #16
  401ab8:	f403 23e0 	and.w	r3, r3, #458752	; 0x70000
				TWIHS_CWGR_CLDIV(c_lh_div) | TWIHS_CWGR_CHDIV(c_lh_div) |
  401abc:	431a      	orrs	r2, r3
		p_twihs->TWIHS_CWGR =
  401abe:	68fb      	ldr	r3, [r7, #12]
  401ac0:	611a      	str	r2, [r3, #16]
	}

	return PASS;
  401ac2:	2300      	movs	r3, #0
}
  401ac4:	4618      	mov	r0, r3
  401ac6:	3724      	adds	r7, #36	; 0x24
  401ac8:	46bd      	mov	sp, r7
  401aca:	f85d 7b04 	ldr.w	r7, [sp], #4
  401ace:	4770      	bx	lr
  401ad0:	00061a80 	.word	0x00061a80
  401ad4:	0005dc00 	.word	0x0005dc00
  401ad8:	057619f1 	.word	0x057619f1
  401adc:	3ffd1200 	.word	0x3ffd1200

00401ae0 <twihs_mk_addr>:
 * which byte is the MSB to start with.
 *
 * Please see the device datasheet for details on this.
 */
static uint32_t twihs_mk_addr(const uint8_t *addr, int len)
{
  401ae0:	b480      	push	{r7}
  401ae2:	b085      	sub	sp, #20
  401ae4:	af00      	add	r7, sp, #0
  401ae6:	6078      	str	r0, [r7, #4]
  401ae8:	6039      	str	r1, [r7, #0]
	uint32_t val;

	if (len == 0)
  401aea:	683b      	ldr	r3, [r7, #0]
  401aec:	2b00      	cmp	r3, #0
  401aee:	d101      	bne.n	401af4 <twihs_mk_addr+0x14>
		return 0;
  401af0:	2300      	movs	r3, #0
  401af2:	e01d      	b.n	401b30 <twihs_mk_addr+0x50>

	val = addr[0];
  401af4:	687b      	ldr	r3, [r7, #4]
  401af6:	781b      	ldrb	r3, [r3, #0]
  401af8:	60fb      	str	r3, [r7, #12]
	if (len > 1) {
  401afa:	683b      	ldr	r3, [r7, #0]
  401afc:	2b01      	cmp	r3, #1
  401afe:	dd09      	ble.n	401b14 <twihs_mk_addr+0x34>
		val <<= 8;
  401b00:	68fb      	ldr	r3, [r7, #12]
  401b02:	021b      	lsls	r3, r3, #8
  401b04:	60fb      	str	r3, [r7, #12]
		val |= addr[1];
  401b06:	687b      	ldr	r3, [r7, #4]
  401b08:	3301      	adds	r3, #1
  401b0a:	781b      	ldrb	r3, [r3, #0]
  401b0c:	461a      	mov	r2, r3
  401b0e:	68fb      	ldr	r3, [r7, #12]
  401b10:	4313      	orrs	r3, r2
  401b12:	60fb      	str	r3, [r7, #12]
	}
	if (len > 2) {
  401b14:	683b      	ldr	r3, [r7, #0]
  401b16:	2b02      	cmp	r3, #2
  401b18:	dd09      	ble.n	401b2e <twihs_mk_addr+0x4e>
		val <<= 8;
  401b1a:	68fb      	ldr	r3, [r7, #12]
  401b1c:	021b      	lsls	r3, r3, #8
  401b1e:	60fb      	str	r3, [r7, #12]
		val |= addr[2];
  401b20:	687b      	ldr	r3, [r7, #4]
  401b22:	3302      	adds	r3, #2
  401b24:	781b      	ldrb	r3, [r3, #0]
  401b26:	461a      	mov	r2, r3
  401b28:	68fb      	ldr	r3, [r7, #12]
  401b2a:	4313      	orrs	r3, r2
  401b2c:	60fb      	str	r3, [r7, #12]
	}
	return val;
  401b2e:	68fb      	ldr	r3, [r7, #12]
}
  401b30:	4618      	mov	r0, r3
  401b32:	3714      	adds	r7, #20
  401b34:	46bd      	mov	sp, r7
  401b36:	f85d 7b04 	ldr.w	r7, [sp], #4
  401b3a:	4770      	bx	lr

00401b3c <twihs_master_read>:
 * \param p_packet Packet information and data (see \ref twihs_packet_t).
 *
 * \return TWIHS_SUCCESS if all bytes were read, error code otherwise.
 */
uint32_t twihs_master_read(Twihs *p_twihs, twihs_packet_t *p_packet)
{
  401b3c:	b580      	push	{r7, lr}
  401b3e:	b086      	sub	sp, #24
  401b40:	af00      	add	r7, sp, #0
  401b42:	6078      	str	r0, [r7, #4]
  401b44:	6039      	str	r1, [r7, #0]
	uint32_t status, cnt = p_packet->length;
  401b46:	683b      	ldr	r3, [r7, #0]
  401b48:	68db      	ldr	r3, [r3, #12]
  401b4a:	617b      	str	r3, [r7, #20]
	uint8_t *buffer = p_packet->buffer;
  401b4c:	683b      	ldr	r3, [r7, #0]
  401b4e:	689b      	ldr	r3, [r3, #8]
  401b50:	613b      	str	r3, [r7, #16]
	uint32_t timeout = TWIHS_TIMEOUT;
  401b52:	f643 2398 	movw	r3, #15000	; 0x3a98
  401b56:	60fb      	str	r3, [r7, #12]

	/* Check argument */
	if (cnt == 0) {
  401b58:	697b      	ldr	r3, [r7, #20]
  401b5a:	2b00      	cmp	r3, #0
  401b5c:	d101      	bne.n	401b62 <twihs_master_read+0x26>
		return TWIHS_INVALID_ARGUMENT;
  401b5e:	2301      	movs	r3, #1
  401b60:	e059      	b.n	401c16 <twihs_master_read+0xda>
	}

	/* Set read mode, slave address and 3 internal address byte lengths */
	p_twihs->TWIHS_MMR = 0;
  401b62:	687b      	ldr	r3, [r7, #4]
  401b64:	2200      	movs	r2, #0
  401b66:	605a      	str	r2, [r3, #4]
	p_twihs->TWIHS_MMR = TWIHS_MMR_MREAD | TWIHS_MMR_DADR(p_packet->chip) |
  401b68:	683b      	ldr	r3, [r7, #0]
  401b6a:	7c1b      	ldrb	r3, [r3, #16]
  401b6c:	041b      	lsls	r3, r3, #16
  401b6e:	f403 02fe 	and.w	r2, r3, #8323072	; 0x7f0000
			((p_packet->addr_length << TWIHS_MMR_IADRSZ_Pos) &
  401b72:	683b      	ldr	r3, [r7, #0]
  401b74:	685b      	ldr	r3, [r3, #4]
  401b76:	021b      	lsls	r3, r3, #8
  401b78:	f403 7340 	and.w	r3, r3, #768	; 0x300
	p_twihs->TWIHS_MMR = TWIHS_MMR_MREAD | TWIHS_MMR_DADR(p_packet->chip) |
  401b7c:	4313      	orrs	r3, r2
  401b7e:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
  401b82:	687b      	ldr	r3, [r7, #4]
  401b84:	605a      	str	r2, [r3, #4]
			TWIHS_MMR_IADRSZ_Msk);

	/* Set internal address for remote chip */
	p_twihs->TWIHS_IADR = 0;
  401b86:	687b      	ldr	r3, [r7, #4]
  401b88:	2200      	movs	r2, #0
  401b8a:	60da      	str	r2, [r3, #12]
	p_twihs->TWIHS_IADR = twihs_mk_addr(p_packet->addr, p_packet->addr_length);
  401b8c:	683a      	ldr	r2, [r7, #0]
  401b8e:	683b      	ldr	r3, [r7, #0]
  401b90:	685b      	ldr	r3, [r3, #4]
  401b92:	4619      	mov	r1, r3
  401b94:	4610      	mov	r0, r2
  401b96:	4b22      	ldr	r3, [pc, #136]	; (401c20 <twihs_master_read+0xe4>)
  401b98:	4798      	blx	r3
  401b9a:	4602      	mov	r2, r0
  401b9c:	687b      	ldr	r3, [r7, #4]
  401b9e:	60da      	str	r2, [r3, #12]

	/* Send a START Condition */
	p_twihs->TWIHS_CR = TWIHS_CR_START;
  401ba0:	687b      	ldr	r3, [r7, #4]
  401ba2:	2201      	movs	r2, #1
  401ba4:	601a      	str	r2, [r3, #0]

	while (cnt > 0) {
  401ba6:	e029      	b.n	401bfc <twihs_master_read+0xc0>
		status = p_twihs->TWIHS_SR;
  401ba8:	687b      	ldr	r3, [r7, #4]
  401baa:	6a1b      	ldr	r3, [r3, #32]
  401bac:	60bb      	str	r3, [r7, #8]
		if (status & TWIHS_SR_NACK) {
  401bae:	68bb      	ldr	r3, [r7, #8]
  401bb0:	f403 7380 	and.w	r3, r3, #256	; 0x100
  401bb4:	2b00      	cmp	r3, #0
  401bb6:	d001      	beq.n	401bbc <twihs_master_read+0x80>
			return TWIHS_RECEIVE_NACK;
  401bb8:	2305      	movs	r3, #5
  401bba:	e02c      	b.n	401c16 <twihs_master_read+0xda>
		}
		if (!timeout--) {
  401bbc:	68fb      	ldr	r3, [r7, #12]
  401bbe:	1e5a      	subs	r2, r3, #1
  401bc0:	60fa      	str	r2, [r7, #12]
  401bc2:	2b00      	cmp	r3, #0
  401bc4:	d101      	bne.n	401bca <twihs_master_read+0x8e>
			return TWIHS_ERROR_TIMEOUT;
  401bc6:	2309      	movs	r3, #9
  401bc8:	e025      	b.n	401c16 <twihs_master_read+0xda>
		}
		/* Last byte ? */
		if (cnt == 1) {
  401bca:	697b      	ldr	r3, [r7, #20]
  401bcc:	2b01      	cmp	r3, #1
  401bce:	d102      	bne.n	401bd6 <twihs_master_read+0x9a>
			p_twihs->TWIHS_CR = TWIHS_CR_STOP;
  401bd0:	687b      	ldr	r3, [r7, #4]
  401bd2:	2202      	movs	r2, #2
  401bd4:	601a      	str	r2, [r3, #0]
		}

		if (!(status & TWIHS_SR_RXRDY)) {
  401bd6:	68bb      	ldr	r3, [r7, #8]
  401bd8:	f003 0302 	and.w	r3, r3, #2
  401bdc:	2b00      	cmp	r3, #0
  401bde:	d100      	bne.n	401be2 <twihs_master_read+0xa6>
			continue;
  401be0:	e00c      	b.n	401bfc <twihs_master_read+0xc0>
		}
		*buffer++ = p_twihs->TWIHS_RHR;
  401be2:	693b      	ldr	r3, [r7, #16]
  401be4:	1c5a      	adds	r2, r3, #1
  401be6:	613a      	str	r2, [r7, #16]
  401be8:	687a      	ldr	r2, [r7, #4]
  401bea:	6b12      	ldr	r2, [r2, #48]	; 0x30
  401bec:	b2d2      	uxtb	r2, r2
  401bee:	701a      	strb	r2, [r3, #0]

		cnt--;
  401bf0:	697b      	ldr	r3, [r7, #20]
  401bf2:	3b01      	subs	r3, #1
  401bf4:	617b      	str	r3, [r7, #20]
		timeout = TWIHS_TIMEOUT;
  401bf6:	f643 2398 	movw	r3, #15000	; 0x3a98
  401bfa:	60fb      	str	r3, [r7, #12]
	while (cnt > 0) {
  401bfc:	697b      	ldr	r3, [r7, #20]
  401bfe:	2b00      	cmp	r3, #0
  401c00:	d1d2      	bne.n	401ba8 <twihs_master_read+0x6c>
	}

	while (!(p_twihs->TWIHS_SR & TWIHS_SR_TXCOMP)) {
  401c02:	bf00      	nop
  401c04:	687b      	ldr	r3, [r7, #4]
  401c06:	6a1b      	ldr	r3, [r3, #32]
  401c08:	f003 0301 	and.w	r3, r3, #1
  401c0c:	2b00      	cmp	r3, #0
  401c0e:	d0f9      	beq.n	401c04 <twihs_master_read+0xc8>
	}

	p_twihs->TWIHS_SR;
  401c10:	687b      	ldr	r3, [r7, #4]
  401c12:	6a1b      	ldr	r3, [r3, #32]

	return TWIHS_SUCCESS;
  401c14:	2300      	movs	r3, #0
}
  401c16:	4618      	mov	r0, r3
  401c18:	3718      	adds	r7, #24
  401c1a:	46bd      	mov	sp, r7
  401c1c:	bd80      	pop	{r7, pc}
  401c1e:	bf00      	nop
  401c20:	00401ae1 	.word	0x00401ae1

00401c24 <twihs_master_write>:
 * \param p_packet Packet information and data (see \ref twihs_packet_t).
 *
 * \return TWIHS_SUCCESS if all bytes were written, error code otherwise.
 */
uint32_t twihs_master_write(Twihs *p_twihs, twihs_packet_t *p_packet)
{
  401c24:	b580      	push	{r7, lr}
  401c26:	b086      	sub	sp, #24
  401c28:	af00      	add	r7, sp, #0
  401c2a:	6078      	str	r0, [r7, #4]
  401c2c:	6039      	str	r1, [r7, #0]
	uint32_t status, cnt = p_packet->length;
  401c2e:	683b      	ldr	r3, [r7, #0]
  401c30:	68db      	ldr	r3, [r3, #12]
  401c32:	617b      	str	r3, [r7, #20]
	uint8_t *buffer = p_packet->buffer;
  401c34:	683b      	ldr	r3, [r7, #0]
  401c36:	689b      	ldr	r3, [r3, #8]
  401c38:	613b      	str	r3, [r7, #16]

	/* Check argument */
	if (cnt == 0) {
  401c3a:	697b      	ldr	r3, [r7, #20]
  401c3c:	2b00      	cmp	r3, #0
  401c3e:	d101      	bne.n	401c44 <twihs_master_write+0x20>
		return TWIHS_INVALID_ARGUMENT;
  401c40:	2301      	movs	r3, #1
  401c42:	e056      	b.n	401cf2 <twihs_master_write+0xce>
	}

	/* Set write mode, slave address and 3 internal address byte lengths */
	p_twihs->TWIHS_MMR = 0;
  401c44:	687b      	ldr	r3, [r7, #4]
  401c46:	2200      	movs	r2, #0
  401c48:	605a      	str	r2, [r3, #4]
	p_twihs->TWIHS_MMR = TWIHS_MMR_DADR(p_packet->chip) |
  401c4a:	683b      	ldr	r3, [r7, #0]
  401c4c:	7c1b      	ldrb	r3, [r3, #16]
  401c4e:	041b      	lsls	r3, r3, #16
  401c50:	f403 02fe 	and.w	r2, r3, #8323072	; 0x7f0000
			((p_packet->addr_length << TWIHS_MMR_IADRSZ_Pos) &
  401c54:	683b      	ldr	r3, [r7, #0]
  401c56:	685b      	ldr	r3, [r3, #4]
  401c58:	021b      	lsls	r3, r3, #8
  401c5a:	f403 7340 	and.w	r3, r3, #768	; 0x300
	p_twihs->TWIHS_MMR = TWIHS_MMR_DADR(p_packet->chip) |
  401c5e:	431a      	orrs	r2, r3
  401c60:	687b      	ldr	r3, [r7, #4]
  401c62:	605a      	str	r2, [r3, #4]
			TWIHS_MMR_IADRSZ_Msk);

	/* Set internal address for remote chip */
	p_twihs->TWIHS_IADR = 0;
  401c64:	687b      	ldr	r3, [r7, #4]
  401c66:	2200      	movs	r2, #0
  401c68:	60da      	str	r2, [r3, #12]
	p_twihs->TWIHS_IADR = twihs_mk_addr(p_packet->addr, p_packet->addr_length);
  401c6a:	683a      	ldr	r2, [r7, #0]
  401c6c:	683b      	ldr	r3, [r7, #0]
  401c6e:	685b      	ldr	r3, [r3, #4]
  401c70:	4619      	mov	r1, r3
  401c72:	4610      	mov	r0, r2
  401c74:	4b21      	ldr	r3, [pc, #132]	; (401cfc <twihs_master_write+0xd8>)
  401c76:	4798      	blx	r3
  401c78:	4602      	mov	r2, r0
  401c7a:	687b      	ldr	r3, [r7, #4]
  401c7c:	60da      	str	r2, [r3, #12]

	/* Send all bytes */
	while (cnt > 0) {
  401c7e:	e019      	b.n	401cb4 <twihs_master_write+0x90>
		status = p_twihs->TWIHS_SR;
  401c80:	687b      	ldr	r3, [r7, #4]
  401c82:	6a1b      	ldr	r3, [r3, #32]
  401c84:	60fb      	str	r3, [r7, #12]
		if (status & TWIHS_SR_NACK) {
  401c86:	68fb      	ldr	r3, [r7, #12]
  401c88:	f403 7380 	and.w	r3, r3, #256	; 0x100
  401c8c:	2b00      	cmp	r3, #0
  401c8e:	d001      	beq.n	401c94 <twihs_master_write+0x70>
			return TWIHS_RECEIVE_NACK;
  401c90:	2305      	movs	r3, #5
  401c92:	e02e      	b.n	401cf2 <twihs_master_write+0xce>
		}

		if (!(status & TWIHS_SR_TXRDY)) {
  401c94:	68fb      	ldr	r3, [r7, #12]
  401c96:	f003 0304 	and.w	r3, r3, #4
  401c9a:	2b00      	cmp	r3, #0
  401c9c:	d100      	bne.n	401ca0 <twihs_master_write+0x7c>
			continue;
  401c9e:	e009      	b.n	401cb4 <twihs_master_write+0x90>
		}
		p_twihs->TWIHS_THR = *buffer++;
  401ca0:	693b      	ldr	r3, [r7, #16]
  401ca2:	1c5a      	adds	r2, r3, #1
  401ca4:	613a      	str	r2, [r7, #16]
  401ca6:	781b      	ldrb	r3, [r3, #0]
  401ca8:	461a      	mov	r2, r3
  401caa:	687b      	ldr	r3, [r7, #4]
  401cac:	635a      	str	r2, [r3, #52]	; 0x34

		cnt--;
  401cae:	697b      	ldr	r3, [r7, #20]
  401cb0:	3b01      	subs	r3, #1
  401cb2:	617b      	str	r3, [r7, #20]
	while (cnt > 0) {
  401cb4:	697b      	ldr	r3, [r7, #20]
  401cb6:	2b00      	cmp	r3, #0
  401cb8:	d1e2      	bne.n	401c80 <twihs_master_write+0x5c>
	}

	while (1) {
		status = p_twihs->TWIHS_SR;
  401cba:	687b      	ldr	r3, [r7, #4]
  401cbc:	6a1b      	ldr	r3, [r3, #32]
  401cbe:	60fb      	str	r3, [r7, #12]
		if (status & TWIHS_SR_NACK) {
  401cc0:	68fb      	ldr	r3, [r7, #12]
  401cc2:	f403 7380 	and.w	r3, r3, #256	; 0x100
  401cc6:	2b00      	cmp	r3, #0
  401cc8:	d001      	beq.n	401cce <twihs_master_write+0xaa>
			return TWIHS_RECEIVE_NACK;
  401cca:	2305      	movs	r3, #5
  401ccc:	e011      	b.n	401cf2 <twihs_master_write+0xce>
		}

		if (status & TWIHS_SR_TXRDY) {
  401cce:	68fb      	ldr	r3, [r7, #12]
  401cd0:	f003 0304 	and.w	r3, r3, #4
  401cd4:	2b00      	cmp	r3, #0
  401cd6:	d100      	bne.n	401cda <twihs_master_write+0xb6>
		status = p_twihs->TWIHS_SR;
  401cd8:	e7ef      	b.n	401cba <twihs_master_write+0x96>
			break;
  401cda:	bf00      	nop
		}
	}

	p_twihs->TWIHS_CR = TWIHS_CR_STOP;
  401cdc:	687b      	ldr	r3, [r7, #4]
  401cde:	2202      	movs	r2, #2
  401ce0:	601a      	str	r2, [r3, #0]

	while (!(p_twihs->TWIHS_SR & TWIHS_SR_TXCOMP)) {
  401ce2:	bf00      	nop
  401ce4:	687b      	ldr	r3, [r7, #4]
  401ce6:	6a1b      	ldr	r3, [r3, #32]
  401ce8:	f003 0301 	and.w	r3, r3, #1
  401cec:	2b00      	cmp	r3, #0
  401cee:	d0f9      	beq.n	401ce4 <twihs_master_write+0xc0>
	}

	return TWIHS_SUCCESS;
  401cf0:	2300      	movs	r3, #0
}
  401cf2:	4618      	mov	r0, r3
  401cf4:	3718      	adds	r7, #24
  401cf6:	46bd      	mov	sp, r7
  401cf8:	bd80      	pop	{r7, pc}
  401cfa:	bf00      	nop
  401cfc:	00401ae1 	.word	0x00401ae1

00401d00 <twihs_reset>:
 * \brief Reset TWIHS.
 *
 * \param p_twihs Pointer to a TWIHS instance.
 */
void twihs_reset(Twihs *p_twihs)
{
  401d00:	b480      	push	{r7}
  401d02:	b083      	sub	sp, #12
  401d04:	af00      	add	r7, sp, #0
  401d06:	6078      	str	r0, [r7, #4]
	/* Set SWRST bit to reset TWIHS peripheral */
	p_twihs->TWIHS_CR = TWIHS_CR_SWRST;
  401d08:	687b      	ldr	r3, [r7, #4]
  401d0a:	2280      	movs	r2, #128	; 0x80
  401d0c:	601a      	str	r2, [r3, #0]
	p_twihs->TWIHS_RHR;
  401d0e:	687b      	ldr	r3, [r7, #4]
  401d10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
}
  401d12:	bf00      	nop
  401d14:	370c      	adds	r7, #12
  401d16:	46bd      	mov	sp, r7
  401d18:	f85d 7b04 	ldr.w	r7, [sp], #4
  401d1c:	4770      	bx	lr

00401d1e <uart_init>:
 *
 * \retval 0 Success.
 * \retval 1 Bad baud rate generator value.
 */
uint32_t uart_init(Uart *p_uart, const sam_uart_opt_t *p_uart_opt)
{
  401d1e:	b480      	push	{r7}
  401d20:	b085      	sub	sp, #20
  401d22:	af00      	add	r7, sp, #0
  401d24:	6078      	str	r0, [r7, #4]
  401d26:	6039      	str	r1, [r7, #0]
	uint32_t cd = 0;
  401d28:	2300      	movs	r3, #0
  401d2a:	60fb      	str	r3, [r7, #12]

	/* Reset and disable receiver & transmitter */
	p_uart->UART_CR = UART_CR_RSTRX | UART_CR_RSTTX
  401d2c:	687b      	ldr	r3, [r7, #4]
  401d2e:	22ac      	movs	r2, #172	; 0xac
  401d30:	601a      	str	r2, [r3, #0]
			| UART_CR_RXDIS | UART_CR_TXDIS;

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
  401d32:	683b      	ldr	r3, [r7, #0]
  401d34:	681a      	ldr	r2, [r3, #0]
  401d36:	683b      	ldr	r3, [r7, #0]
  401d38:	685b      	ldr	r3, [r3, #4]
  401d3a:	fbb2 f3f3 	udiv	r3, r2, r3
  401d3e:	091b      	lsrs	r3, r3, #4
  401d40:	60fb      	str	r3, [r7, #12]
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
  401d42:	68fb      	ldr	r3, [r7, #12]
  401d44:	2b00      	cmp	r3, #0
  401d46:	d003      	beq.n	401d50 <uart_init+0x32>
  401d48:	68fb      	ldr	r3, [r7, #12]
  401d4a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
  401d4e:	d301      	bcc.n	401d54 <uart_init+0x36>
		return 1;
  401d50:	2301      	movs	r3, #1
  401d52:	e00a      	b.n	401d6a <uart_init+0x4c>

	p_uart->UART_BRGR = cd;
  401d54:	687b      	ldr	r3, [r7, #4]
  401d56:	68fa      	ldr	r2, [r7, #12]
  401d58:	621a      	str	r2, [r3, #32]
	/* Configure mode */
	p_uart->UART_MR = p_uart_opt->ul_mode;
  401d5a:	683b      	ldr	r3, [r7, #0]
  401d5c:	689a      	ldr	r2, [r3, #8]
  401d5e:	687b      	ldr	r3, [r7, #4]
  401d60:	605a      	str	r2, [r3, #4]
	/* Disable PDC channel */
	p_uart->UART_PTCR = UART_PTCR_RXTDIS | UART_PTCR_TXTDIS;
#endif

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;
  401d62:	687b      	ldr	r3, [r7, #4]
  401d64:	2250      	movs	r2, #80	; 0x50
  401d66:	601a      	str	r2, [r3, #0]

	return 0;
  401d68:	2300      	movs	r3, #0
}
  401d6a:	4618      	mov	r0, r3
  401d6c:	3714      	adds	r7, #20
  401d6e:	46bd      	mov	sp, r7
  401d70:	f85d 7b04 	ldr.w	r7, [sp], #4
  401d74:	4770      	bx	lr

00401d76 <uart_is_tx_empty>:
 *
 * \retval 1 Transmitter is empty.
 * \retval 0 Transmitter is not empty.
 */
uint32_t uart_is_tx_empty(Uart *p_uart)
{
  401d76:	b480      	push	{r7}
  401d78:	b083      	sub	sp, #12
  401d7a:	af00      	add	r7, sp, #0
  401d7c:	6078      	str	r0, [r7, #4]
	return (p_uart->UART_SR & UART_SR_TXEMPTY) > 0;
  401d7e:	687b      	ldr	r3, [r7, #4]
  401d80:	695b      	ldr	r3, [r3, #20]
  401d82:	f403 7300 	and.w	r3, r3, #512	; 0x200
  401d86:	2b00      	cmp	r3, #0
  401d88:	bf14      	ite	ne
  401d8a:	2301      	movne	r3, #1
  401d8c:	2300      	moveq	r3, #0
  401d8e:	b2db      	uxtb	r3, r3
}
  401d90:	4618      	mov	r0, r3
  401d92:	370c      	adds	r7, #12
  401d94:	46bd      	mov	sp, r7
  401d96:	f85d 7b04 	ldr.w	r7, [sp], #4
  401d9a:	4770      	bx	lr

00401d9c <uart_write>:
 *
 * \retval 0 Success.
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
  401d9c:	b480      	push	{r7}
  401d9e:	b083      	sub	sp, #12
  401da0:	af00      	add	r7, sp, #0
  401da2:	6078      	str	r0, [r7, #4]
  401da4:	460b      	mov	r3, r1
  401da6:	70fb      	strb	r3, [r7, #3]
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
  401da8:	687b      	ldr	r3, [r7, #4]
  401daa:	695b      	ldr	r3, [r3, #20]
  401dac:	f003 0302 	and.w	r3, r3, #2
  401db0:	2b00      	cmp	r3, #0
  401db2:	d101      	bne.n	401db8 <uart_write+0x1c>
		return 1;
  401db4:	2301      	movs	r3, #1
  401db6:	e003      	b.n	401dc0 <uart_write+0x24>

	/* Send character */
	p_uart->UART_THR = uc_data;
  401db8:	78fa      	ldrb	r2, [r7, #3]
  401dba:	687b      	ldr	r3, [r7, #4]
  401dbc:	61da      	str	r2, [r3, #28]
	return 0;
  401dbe:	2300      	movs	r3, #0
}
  401dc0:	4618      	mov	r0, r3
  401dc2:	370c      	adds	r7, #12
  401dc4:	46bd      	mov	sp, r7
  401dc6:	f85d 7b04 	ldr.w	r7, [sp], #4
  401dca:	4770      	bx	lr

00401dcc <uart_read>:
 *
 * \retval 0 Success.
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
  401dcc:	b480      	push	{r7}
  401dce:	b083      	sub	sp, #12
  401dd0:	af00      	add	r7, sp, #0
  401dd2:	6078      	str	r0, [r7, #4]
  401dd4:	6039      	str	r1, [r7, #0]
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
  401dd6:	687b      	ldr	r3, [r7, #4]
  401dd8:	695b      	ldr	r3, [r3, #20]
  401dda:	f003 0301 	and.w	r3, r3, #1
  401dde:	2b00      	cmp	r3, #0
  401de0:	d101      	bne.n	401de6 <uart_read+0x1a>
		return 1;
  401de2:	2301      	movs	r3, #1
  401de4:	e005      	b.n	401df2 <uart_read+0x26>

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
  401de6:	687b      	ldr	r3, [r7, #4]
  401de8:	699b      	ldr	r3, [r3, #24]
  401dea:	b2da      	uxtb	r2, r3
  401dec:	683b      	ldr	r3, [r7, #0]
  401dee:	701a      	strb	r2, [r3, #0]
	return 0;
  401df0:	2300      	movs	r3, #0
}
  401df2:	4618      	mov	r0, r3
  401df4:	370c      	adds	r7, #12
  401df6:	46bd      	mov	sp, r7
  401df8:	f85d 7b04 	ldr.w	r7, [sp], #4
  401dfc:	4770      	bx	lr

00401dfe <usart_set_async_baudrate>:
 * \retval 1 Baud rate set point is out of range for the given input clock
 * frequency.
 */
uint32_t usart_set_async_baudrate(Usart *p_usart,
		uint32_t baudrate, uint32_t ul_mck)
{
  401dfe:	b480      	push	{r7}
  401e00:	b089      	sub	sp, #36	; 0x24
  401e02:	af00      	add	r7, sp, #0
  401e04:	60f8      	str	r0, [r7, #12]
  401e06:	60b9      	str	r1, [r7, #8]
  401e08:	607a      	str	r2, [r7, #4]
	uint32_t cd_fp;
	uint32_t cd;
	uint32_t fp;

	/* Calculate the receiver sampling divide of baudrate clock. */
	if (ul_mck >= HIGH_FRQ_SAMPLE_DIV * baudrate) {
  401e0a:	68bb      	ldr	r3, [r7, #8]
  401e0c:	011a      	lsls	r2, r3, #4
  401e0e:	687b      	ldr	r3, [r7, #4]
  401e10:	429a      	cmp	r2, r3
  401e12:	d802      	bhi.n	401e1a <usart_set_async_baudrate+0x1c>
		over = HIGH_FRQ_SAMPLE_DIV;
  401e14:	2310      	movs	r3, #16
  401e16:	61fb      	str	r3, [r7, #28]
  401e18:	e001      	b.n	401e1e <usart_set_async_baudrate+0x20>
	} else {
		over = LOW_FRQ_SAMPLE_DIV;
  401e1a:	2308      	movs	r3, #8
  401e1c:	61fb      	str	r3, [r7, #28]
	}

	/* Calculate clock divider according to the fraction calculated formula. */
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
  401e1e:	687b      	ldr	r3, [r7, #4]
  401e20:	00da      	lsls	r2, r3, #3
  401e22:	69fb      	ldr	r3, [r7, #28]
  401e24:	68b9      	ldr	r1, [r7, #8]
  401e26:	fb01 f303 	mul.w	r3, r1, r3
  401e2a:	085b      	lsrs	r3, r3, #1
  401e2c:	441a      	add	r2, r3
  401e2e:	69fb      	ldr	r3, [r7, #28]
  401e30:	68b9      	ldr	r1, [r7, #8]
  401e32:	fb01 f303 	mul.w	r3, r1, r3
  401e36:	fbb2 f3f3 	udiv	r3, r2, r3
  401e3a:	61bb      	str	r3, [r7, #24]
	cd = cd_fp >> 3;
  401e3c:	69bb      	ldr	r3, [r7, #24]
  401e3e:	08db      	lsrs	r3, r3, #3
  401e40:	617b      	str	r3, [r7, #20]
	fp = cd_fp & 0x07;
  401e42:	69bb      	ldr	r3, [r7, #24]
  401e44:	f003 0307 	and.w	r3, r3, #7
  401e48:	613b      	str	r3, [r7, #16]
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
  401e4a:	697b      	ldr	r3, [r7, #20]
  401e4c:	2b00      	cmp	r3, #0
  401e4e:	d003      	beq.n	401e58 <usart_set_async_baudrate+0x5a>
  401e50:	697b      	ldr	r3, [r7, #20]
  401e52:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
  401e56:	d301      	bcc.n	401e5c <usart_set_async_baudrate+0x5e>
		return 1;
  401e58:	2301      	movs	r3, #1
  401e5a:	e00f      	b.n	401e7c <usart_set_async_baudrate+0x7e>
	}

	/* Configure the OVER bit in MR register. */
	if (over == 8) {
  401e5c:	69fb      	ldr	r3, [r7, #28]
  401e5e:	2b08      	cmp	r3, #8
  401e60:	d105      	bne.n	401e6e <usart_set_async_baudrate+0x70>
		p_usart->US_MR |= US_MR_OVER;
  401e62:	68fb      	ldr	r3, [r7, #12]
  401e64:	685b      	ldr	r3, [r3, #4]
  401e66:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
  401e6a:	68fb      	ldr	r3, [r7, #12]
  401e6c:	605a      	str	r2, [r3, #4]
	}

	/* Configure the baudrate generate register. */
	p_usart->US_BRGR = (cd << US_BRGR_CD_Pos) | (fp << US_BRGR_FP_Pos);
  401e6e:	693b      	ldr	r3, [r7, #16]
  401e70:	041a      	lsls	r2, r3, #16
  401e72:	697b      	ldr	r3, [r7, #20]
  401e74:	431a      	orrs	r2, r3
  401e76:	68fb      	ldr	r3, [r7, #12]
  401e78:	621a      	str	r2, [r3, #32]

	return 0;
  401e7a:	2300      	movs	r3, #0
}
  401e7c:	4618      	mov	r0, r3
  401e7e:	3724      	adds	r7, #36	; 0x24
  401e80:	46bd      	mov	sp, r7
  401e82:	f85d 7b04 	ldr.w	r7, [sp], #4
  401e86:	4770      	bx	lr

00401e88 <usart_reset>:
 * \brief Reset the USART and disable TX and RX.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset(Usart *p_usart)
{
  401e88:	b580      	push	{r7, lr}
  401e8a:	b082      	sub	sp, #8
  401e8c:	af00      	add	r7, sp, #0
  401e8e:	6078      	str	r0, [r7, #4]
	/* Disable the Write Protect. */
	usart_disable_writeprotect(p_usart);
  401e90:	6878      	ldr	r0, [r7, #4]
  401e92:	4b0d      	ldr	r3, [pc, #52]	; (401ec8 <usart_reset+0x40>)
  401e94:	4798      	blx	r3

	/* Reset registers that could cause unpredictable behavior after reset. */
	p_usart->US_MR = 0;
  401e96:	687b      	ldr	r3, [r7, #4]
  401e98:	2200      	movs	r2, #0
  401e9a:	605a      	str	r2, [r3, #4]
	p_usart->US_RTOR = 0;
  401e9c:	687b      	ldr	r3, [r7, #4]
  401e9e:	2200      	movs	r2, #0
  401ea0:	625a      	str	r2, [r3, #36]	; 0x24
	p_usart->US_TTGR = 0;
  401ea2:	687b      	ldr	r3, [r7, #4]
  401ea4:	2200      	movs	r2, #0
  401ea6:	629a      	str	r2, [r3, #40]	; 0x28

	/* Disable TX and RX. */
	usart_reset_tx(p_usart);
  401ea8:	6878      	ldr	r0, [r7, #4]
  401eaa:	4b08      	ldr	r3, [pc, #32]	; (401ecc <usart_reset+0x44>)
  401eac:	4798      	blx	r3
	usart_reset_rx(p_usart);
  401eae:	6878      	ldr	r0, [r7, #4]
  401eb0:	4b07      	ldr	r3, [pc, #28]	; (401ed0 <usart_reset+0x48>)
  401eb2:	4798      	blx	r3
	/* Reset status bits. */
	usart_reset_status(p_usart);
  401eb4:	6878      	ldr	r0, [r7, #4]
  401eb6:	4b07      	ldr	r3, [pc, #28]	; (401ed4 <usart_reset+0x4c>)
  401eb8:	4798      	blx	r3
	/* Turn off RTS and DTR if exist. */
	usart_drive_RTS_pin_high(p_usart);
  401eba:	6878      	ldr	r0, [r7, #4]
  401ebc:	4b06      	ldr	r3, [pc, #24]	; (401ed8 <usart_reset+0x50>)
  401ebe:	4798      	blx	r3
#if (SAM3S || SAM4S || SAM3U || SAM4L || SAM4E)
	usart_drive_DTR_pin_high(p_usart);
#endif
}
  401ec0:	bf00      	nop
  401ec2:	3708      	adds	r7, #8
  401ec4:	46bd      	mov	sp, r7
  401ec6:	bd80      	pop	{r7, pc}
  401ec8:	00402081 	.word	0x00402081
  401ecc:	00401f7b 	.word	0x00401f7b
  401ed0:	00401faf 	.word	0x00401faf
  401ed4:	00401fe1 	.word	0x00401fe1
  401ed8:	00401ffd 	.word	0x00401ffd

00401edc <usart_init_rs232>:
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_init_rs232(Usart *p_usart,
		const sam_usart_opt_t *p_usart_opt, uint32_t ul_mck)
{
  401edc:	b580      	push	{r7, lr}
  401ede:	b084      	sub	sp, #16
  401ee0:	af00      	add	r7, sp, #0
  401ee2:	60f8      	str	r0, [r7, #12]
  401ee4:	60b9      	str	r1, [r7, #8]
  401ee6:	607a      	str	r2, [r7, #4]
	static uint32_t ul_reg_val;

	/* Reset the USART and shut down TX and RX. */
	usart_reset(p_usart);
  401ee8:	68f8      	ldr	r0, [r7, #12]
  401eea:	4b1a      	ldr	r3, [pc, #104]	; (401f54 <usart_init_rs232+0x78>)
  401eec:	4798      	blx	r3

	ul_reg_val = 0;
  401eee:	4b1a      	ldr	r3, [pc, #104]	; (401f58 <usart_init_rs232+0x7c>)
  401ef0:	2200      	movs	r2, #0
  401ef2:	601a      	str	r2, [r3, #0]
	/* Check whether the input values are legal. */
	if (!p_usart_opt || usart_set_async_baudrate(p_usart,
  401ef4:	68bb      	ldr	r3, [r7, #8]
  401ef6:	2b00      	cmp	r3, #0
  401ef8:	d009      	beq.n	401f0e <usart_init_rs232+0x32>
  401efa:	68bb      	ldr	r3, [r7, #8]
  401efc:	681b      	ldr	r3, [r3, #0]
  401efe:	687a      	ldr	r2, [r7, #4]
  401f00:	4619      	mov	r1, r3
  401f02:	68f8      	ldr	r0, [r7, #12]
  401f04:	4b15      	ldr	r3, [pc, #84]	; (401f5c <usart_init_rs232+0x80>)
  401f06:	4798      	blx	r3
  401f08:	4603      	mov	r3, r0
  401f0a:	2b00      	cmp	r3, #0
  401f0c:	d001      	beq.n	401f12 <usart_init_rs232+0x36>
			p_usart_opt->baudrate, ul_mck)) {
		return 1;
  401f0e:	2301      	movs	r3, #1
  401f10:	e01b      	b.n	401f4a <usart_init_rs232+0x6e>
	}

	/* Configure the USART option. */
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  401f12:	68bb      	ldr	r3, [r7, #8]
  401f14:	685a      	ldr	r2, [r3, #4]
  401f16:	68bb      	ldr	r3, [r7, #8]
  401f18:	689b      	ldr	r3, [r3, #8]
  401f1a:	431a      	orrs	r2, r3
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;
  401f1c:	68bb      	ldr	r3, [r7, #8]
  401f1e:	691b      	ldr	r3, [r3, #16]
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  401f20:	431a      	orrs	r2, r3
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;
  401f22:	68bb      	ldr	r3, [r7, #8]
  401f24:	68db      	ldr	r3, [r3, #12]
  401f26:	431a      	orrs	r2, r3
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  401f28:	4b0b      	ldr	r3, [pc, #44]	; (401f58 <usart_init_rs232+0x7c>)
  401f2a:	681b      	ldr	r3, [r3, #0]
  401f2c:	4313      	orrs	r3, r2
  401f2e:	4a0a      	ldr	r2, [pc, #40]	; (401f58 <usart_init_rs232+0x7c>)
  401f30:	6013      	str	r3, [r2, #0]

	/* Configure the USART mode as normal mode. */
	ul_reg_val |= US_MR_USART_MODE_NORMAL;
  401f32:	4b09      	ldr	r3, [pc, #36]	; (401f58 <usart_init_rs232+0x7c>)
  401f34:	681b      	ldr	r3, [r3, #0]
  401f36:	4a08      	ldr	r2, [pc, #32]	; (401f58 <usart_init_rs232+0x7c>)
  401f38:	6013      	str	r3, [r2, #0]

	p_usart->US_MR |= ul_reg_val;
  401f3a:	68fb      	ldr	r3, [r7, #12]
  401f3c:	685a      	ldr	r2, [r3, #4]
  401f3e:	4b06      	ldr	r3, [pc, #24]	; (401f58 <usart_init_rs232+0x7c>)
  401f40:	681b      	ldr	r3, [r3, #0]
  401f42:	431a      	orrs	r2, r3
  401f44:	68fb      	ldr	r3, [r7, #12]
  401f46:	605a      	str	r2, [r3, #4]

	return 0;
  401f48:	2300      	movs	r3, #0
}
  401f4a:	4618      	mov	r0, r3
  401f4c:	3710      	adds	r7, #16
  401f4e:	46bd      	mov	sp, r7
  401f50:	bd80      	pop	{r7, pc}
  401f52:	bf00      	nop
  401f54:	00401e89 	.word	0x00401e89
  401f58:	20400a4c 	.word	0x20400a4c
  401f5c:	00401dff 	.word	0x00401dff

00401f60 <usart_enable_tx>:
 * \brief Enable USART transmitter.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_enable_tx(Usart *p_usart)
{
  401f60:	b480      	push	{r7}
  401f62:	b083      	sub	sp, #12
  401f64:	af00      	add	r7, sp, #0
  401f66:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_TXEN;
  401f68:	687b      	ldr	r3, [r7, #4]
  401f6a:	2240      	movs	r2, #64	; 0x40
  401f6c:	601a      	str	r2, [r3, #0]
}
  401f6e:	bf00      	nop
  401f70:	370c      	adds	r7, #12
  401f72:	46bd      	mov	sp, r7
  401f74:	f85d 7b04 	ldr.w	r7, [sp], #4
  401f78:	4770      	bx	lr

00401f7a <usart_reset_tx>:
 * \brief Immediately stop and disable USART transmitter.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_tx(Usart *p_usart)
{
  401f7a:	b480      	push	{r7}
  401f7c:	b083      	sub	sp, #12
  401f7e:	af00      	add	r7, sp, #0
  401f80:	6078      	str	r0, [r7, #4]
	/* Reset transmitter */
	p_usart->US_CR = US_CR_RSTTX | US_CR_TXDIS;
  401f82:	687b      	ldr	r3, [r7, #4]
  401f84:	2288      	movs	r2, #136	; 0x88
  401f86:	601a      	str	r2, [r3, #0]
}
  401f88:	bf00      	nop
  401f8a:	370c      	adds	r7, #12
  401f8c:	46bd      	mov	sp, r7
  401f8e:	f85d 7b04 	ldr.w	r7, [sp], #4
  401f92:	4770      	bx	lr

00401f94 <usart_enable_rx>:
 * \brief Enable USART receiver.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_enable_rx(Usart *p_usart)
{
  401f94:	b480      	push	{r7}
  401f96:	b083      	sub	sp, #12
  401f98:	af00      	add	r7, sp, #0
  401f9a:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_RXEN;
  401f9c:	687b      	ldr	r3, [r7, #4]
  401f9e:	2210      	movs	r2, #16
  401fa0:	601a      	str	r2, [r3, #0]
}
  401fa2:	bf00      	nop
  401fa4:	370c      	adds	r7, #12
  401fa6:	46bd      	mov	sp, r7
  401fa8:	f85d 7b04 	ldr.w	r7, [sp], #4
  401fac:	4770      	bx	lr

00401fae <usart_reset_rx>:
 * \brief Immediately stop and disable USART receiver.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_rx(Usart *p_usart)
{
  401fae:	b480      	push	{r7}
  401fb0:	b083      	sub	sp, #12
  401fb2:	af00      	add	r7, sp, #0
  401fb4:	6078      	str	r0, [r7, #4]
	/* Reset Receiver */
	p_usart->US_CR = US_CR_RSTRX | US_CR_RXDIS;
  401fb6:	687b      	ldr	r3, [r7, #4]
  401fb8:	2224      	movs	r2, #36	; 0x24
  401fba:	601a      	str	r2, [r3, #0]
}
  401fbc:	bf00      	nop
  401fbe:	370c      	adds	r7, #12
  401fc0:	46bd      	mov	sp, r7
  401fc2:	f85d 7b04 	ldr.w	r7, [sp], #4
  401fc6:	4770      	bx	lr

00401fc8 <usart_get_status>:
 * \param p_usart Pointer to a USART instance.
 *
 * \return The current USART status.
 */
uint32_t usart_get_status(Usart *p_usart)
{
  401fc8:	b480      	push	{r7}
  401fca:	b083      	sub	sp, #12
  401fcc:	af00      	add	r7, sp, #0
  401fce:	6078      	str	r0, [r7, #4]
	return p_usart->US_CSR;
  401fd0:	687b      	ldr	r3, [r7, #4]
  401fd2:	695b      	ldr	r3, [r3, #20]
}
  401fd4:	4618      	mov	r0, r3
  401fd6:	370c      	adds	r7, #12
  401fd8:	46bd      	mov	sp, r7
  401fda:	f85d 7b04 	ldr.w	r7, [sp], #4
  401fde:	4770      	bx	lr

00401fe0 <usart_reset_status>:
 * \brief Reset status bits (PARE, OVER, MANERR, UNRE and PXBRK in US_CSR).
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_status(Usart *p_usart)
{
  401fe0:	b480      	push	{r7}
  401fe2:	b083      	sub	sp, #12
  401fe4:	af00      	add	r7, sp, #0
  401fe6:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_RSTSTA;
  401fe8:	687b      	ldr	r3, [r7, #4]
  401fea:	f44f 7280 	mov.w	r2, #256	; 0x100
  401fee:	601a      	str	r2, [r3, #0]
}
  401ff0:	bf00      	nop
  401ff2:	370c      	adds	r7, #12
  401ff4:	46bd      	mov	sp, r7
  401ff6:	f85d 7b04 	ldr.w	r7, [sp], #4
  401ffa:	4770      	bx	lr

00401ffc <usart_drive_RTS_pin_high>:
 * \brief Drive the pin RTS to 1.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_drive_RTS_pin_high(Usart *p_usart)
{
  401ffc:	b480      	push	{r7}
  401ffe:	b083      	sub	sp, #12
  402000:	af00      	add	r7, sp, #0
  402002:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_RTSDIS;
  402004:	687b      	ldr	r3, [r7, #4]
  402006:	f44f 2200 	mov.w	r2, #524288	; 0x80000
  40200a:	601a      	str	r2, [r3, #0]
}
  40200c:	bf00      	nop
  40200e:	370c      	adds	r7, #12
  402010:	46bd      	mov	sp, r7
  402012:	f85d 7b04 	ldr.w	r7, [sp], #4
  402016:	4770      	bx	lr

00402018 <usart_write>:
 *
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
  402018:	b480      	push	{r7}
  40201a:	b083      	sub	sp, #12
  40201c:	af00      	add	r7, sp, #0
  40201e:	6078      	str	r0, [r7, #4]
  402020:	6039      	str	r1, [r7, #0]
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
  402022:	687b      	ldr	r3, [r7, #4]
  402024:	695b      	ldr	r3, [r3, #20]
  402026:	f003 0302 	and.w	r3, r3, #2
  40202a:	2b00      	cmp	r3, #0
  40202c:	d101      	bne.n	402032 <usart_write+0x1a>
		return 1;
  40202e:	2301      	movs	r3, #1
  402030:	e005      	b.n	40203e <usart_write+0x26>
	}

	p_usart->US_THR = US_THR_TXCHR(c);
  402032:	683b      	ldr	r3, [r7, #0]
  402034:	f3c3 0208 	ubfx	r2, r3, #0, #9
  402038:	687b      	ldr	r3, [r7, #4]
  40203a:	61da      	str	r2, [r3, #28]
	return 0;
  40203c:	2300      	movs	r3, #0
}
  40203e:	4618      	mov	r0, r3
  402040:	370c      	adds	r7, #12
  402042:	46bd      	mov	sp, r7
  402044:	f85d 7b04 	ldr.w	r7, [sp], #4
  402048:	4770      	bx	lr

0040204a <usart_read>:
 *
 * \retval 0 on success.
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
  40204a:	b480      	push	{r7}
  40204c:	b083      	sub	sp, #12
  40204e:	af00      	add	r7, sp, #0
  402050:	6078      	str	r0, [r7, #4]
  402052:	6039      	str	r1, [r7, #0]
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
  402054:	687b      	ldr	r3, [r7, #4]
  402056:	695b      	ldr	r3, [r3, #20]
  402058:	f003 0301 	and.w	r3, r3, #1
  40205c:	2b00      	cmp	r3, #0
  40205e:	d101      	bne.n	402064 <usart_read+0x1a>
		return 1;
  402060:	2301      	movs	r3, #1
  402062:	e006      	b.n	402072 <usart_read+0x28>
	}

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
  402064:	687b      	ldr	r3, [r7, #4]
  402066:	699b      	ldr	r3, [r3, #24]
  402068:	f3c3 0208 	ubfx	r2, r3, #0, #9
  40206c:	683b      	ldr	r3, [r7, #0]
  40206e:	601a      	str	r2, [r3, #0]

	return 0;
  402070:	2300      	movs	r3, #0
}
  402072:	4618      	mov	r0, r3
  402074:	370c      	adds	r7, #12
  402076:	46bd      	mov	sp, r7
  402078:	f85d 7b04 	ldr.w	r7, [sp], #4
  40207c:	4770      	bx	lr
	...

00402080 <usart_disable_writeprotect>:
 * \brief Disable write protect of USART registers.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_disable_writeprotect(Usart *p_usart)
{
  402080:	b480      	push	{r7}
  402082:	b083      	sub	sp, #12
  402084:	af00      	add	r7, sp, #0
  402086:	6078      	str	r0, [r7, #4]
	p_usart->US_WPMR = US_WPMR_WPKEY_PASSWD;
  402088:	687b      	ldr	r3, [r7, #4]
  40208a:	4a04      	ldr	r2, [pc, #16]	; (40209c <usart_disable_writeprotect+0x1c>)
  40208c:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
}
  402090:	bf00      	nop
  402092:	370c      	adds	r7, #12
  402094:	46bd      	mov	sp, r7
  402096:	f85d 7b04 	ldr.w	r7, [sp], #4
  40209a:	4770      	bx	lr
  40209c:	55534100 	.word	0x55534100

004020a0 <cpu_irq_save>:

static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
  4020a0:	b480      	push	{r7}
  4020a2:	b083      	sub	sp, #12
  4020a4:	af00      	add	r7, sp, #0
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  4020a6:	f3ef 8310 	mrs	r3, PRIMASK
  4020aa:	607b      	str	r3, [r7, #4]
  return(result);
  4020ac:	687b      	ldr	r3, [r7, #4]
	volatile irqflags_t flags = cpu_irq_is_enabled();
  4020ae:	2b00      	cmp	r3, #0
  4020b0:	bf0c      	ite	eq
  4020b2:	2301      	moveq	r3, #1
  4020b4:	2300      	movne	r3, #0
  4020b6:	b2db      	uxtb	r3, r3
  4020b8:	603b      	str	r3, [r7, #0]
  __ASM volatile ("cpsid i" : : : "memory");
  4020ba:	b672      	cpsid	i
  __ASM volatile ("dmb");
  4020bc:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  4020c0:	4b04      	ldr	r3, [pc, #16]	; (4020d4 <cpu_irq_save+0x34>)
  4020c2:	2200      	movs	r2, #0
  4020c4:	701a      	strb	r2, [r3, #0]
	return flags;
  4020c6:	683b      	ldr	r3, [r7, #0]
}
  4020c8:	4618      	mov	r0, r3
  4020ca:	370c      	adds	r7, #12
  4020cc:	46bd      	mov	sp, r7
  4020ce:	f85d 7b04 	ldr.w	r7, [sp], #4
  4020d2:	4770      	bx	lr
  4020d4:	2040000a 	.word	0x2040000a

004020d8 <cpu_irq_is_enabled_flags>:

static inline bool cpu_irq_is_enabled_flags(irqflags_t flags)
{
  4020d8:	b480      	push	{r7}
  4020da:	b083      	sub	sp, #12
  4020dc:	af00      	add	r7, sp, #0
  4020de:	6078      	str	r0, [r7, #4]
	return (flags);
  4020e0:	687b      	ldr	r3, [r7, #4]
  4020e2:	2b00      	cmp	r3, #0
  4020e4:	bf14      	ite	ne
  4020e6:	2301      	movne	r3, #1
  4020e8:	2300      	moveq	r3, #0
  4020ea:	b2db      	uxtb	r3, r3
}
  4020ec:	4618      	mov	r0, r3
  4020ee:	370c      	adds	r7, #12
  4020f0:	46bd      	mov	sp, r7
  4020f2:	f85d 7b04 	ldr.w	r7, [sp], #4
  4020f6:	4770      	bx	lr

004020f8 <cpu_irq_restore>:

static inline void cpu_irq_restore(irqflags_t flags)
{
  4020f8:	b580      	push	{r7, lr}
  4020fa:	b082      	sub	sp, #8
  4020fc:	af00      	add	r7, sp, #0
  4020fe:	6078      	str	r0, [r7, #4]
	if (cpu_irq_is_enabled_flags(flags))
  402100:	6878      	ldr	r0, [r7, #4]
  402102:	4b07      	ldr	r3, [pc, #28]	; (402120 <cpu_irq_restore+0x28>)
  402104:	4798      	blx	r3
  402106:	4603      	mov	r3, r0
  402108:	2b00      	cmp	r3, #0
  40210a:	d005      	beq.n	402118 <cpu_irq_restore+0x20>
		cpu_irq_enable();
  40210c:	4b05      	ldr	r3, [pc, #20]	; (402124 <cpu_irq_restore+0x2c>)
  40210e:	2201      	movs	r2, #1
  402110:	701a      	strb	r2, [r3, #0]
  402112:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  402116:	b662      	cpsie	i
}
  402118:	bf00      	nop
  40211a:	3708      	adds	r7, #8
  40211c:	46bd      	mov	sp, r7
  40211e:	bd80      	pop	{r7, pc}
  402120:	004020d9 	.word	0x004020d9
  402124:	2040000a 	.word	0x2040000a

00402128 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
  402128:	b580      	push	{r7, lr}
  40212a:	b084      	sub	sp, #16
  40212c:	af00      	add	r7, sp, #0
        uint32_t *pSrc, *pDest;

        /* Initialize the relocate segment */
        pSrc = &_etext;
  40212e:	4b1e      	ldr	r3, [pc, #120]	; (4021a8 <Reset_Handler+0x80>)
  402130:	60fb      	str	r3, [r7, #12]
        pDest = &_srelocate;
  402132:	4b1e      	ldr	r3, [pc, #120]	; (4021ac <Reset_Handler+0x84>)
  402134:	60bb      	str	r3, [r7, #8]

        if (pSrc != pDest) {
  402136:	68fa      	ldr	r2, [r7, #12]
  402138:	68bb      	ldr	r3, [r7, #8]
  40213a:	429a      	cmp	r2, r3
  40213c:	d00c      	beq.n	402158 <Reset_Handler+0x30>
                for (; pDest < &_erelocate;) {
  40213e:	e007      	b.n	402150 <Reset_Handler+0x28>
                        *pDest++ = *pSrc++;
  402140:	68bb      	ldr	r3, [r7, #8]
  402142:	1d1a      	adds	r2, r3, #4
  402144:	60ba      	str	r2, [r7, #8]
  402146:	68fa      	ldr	r2, [r7, #12]
  402148:	1d11      	adds	r1, r2, #4
  40214a:	60f9      	str	r1, [r7, #12]
  40214c:	6812      	ldr	r2, [r2, #0]
  40214e:	601a      	str	r2, [r3, #0]
                for (; pDest < &_erelocate;) {
  402150:	68bb      	ldr	r3, [r7, #8]
  402152:	4a17      	ldr	r2, [pc, #92]	; (4021b0 <Reset_Handler+0x88>)
  402154:	4293      	cmp	r3, r2
  402156:	d3f3      	bcc.n	402140 <Reset_Handler+0x18>
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
  402158:	4b16      	ldr	r3, [pc, #88]	; (4021b4 <Reset_Handler+0x8c>)
  40215a:	60bb      	str	r3, [r7, #8]
  40215c:	e004      	b.n	402168 <Reset_Handler+0x40>
                *pDest++ = 0;
  40215e:	68bb      	ldr	r3, [r7, #8]
  402160:	1d1a      	adds	r2, r3, #4
  402162:	60ba      	str	r2, [r7, #8]
  402164:	2200      	movs	r2, #0
  402166:	601a      	str	r2, [r3, #0]
        for (pDest = &_szero; pDest < &_ezero;) {
  402168:	68bb      	ldr	r3, [r7, #8]
  40216a:	4a13      	ldr	r2, [pc, #76]	; (4021b8 <Reset_Handler+0x90>)
  40216c:	4293      	cmp	r3, r2
  40216e:	d3f6      	bcc.n	40215e <Reset_Handler+0x36>
        }

        /* Set the vector table base address */
        pSrc = (uint32_t *) & _sfixed;
  402170:	4b12      	ldr	r3, [pc, #72]	; (4021bc <Reset_Handler+0x94>)
  402172:	60fb      	str	r3, [r7, #12]
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
  402174:	4a12      	ldr	r2, [pc, #72]	; (4021c0 <Reset_Handler+0x98>)
  402176:	68fb      	ldr	r3, [r7, #12]
  402178:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  40217c:	6093      	str	r3, [r2, #8]
 * \brief Enable FPU
 */
__always_inline static void fpu_enable(void)
{
	irqflags_t flags;
	flags = cpu_irq_save();
  40217e:	4b11      	ldr	r3, [pc, #68]	; (4021c4 <Reset_Handler+0x9c>)
  402180:	4798      	blx	r3
  402182:	6078      	str	r0, [r7, #4]
	REG_CPACR |=  (0xFu << 20);
  402184:	4a10      	ldr	r2, [pc, #64]	; (4021c8 <Reset_Handler+0xa0>)
  402186:	4b10      	ldr	r3, [pc, #64]	; (4021c8 <Reset_Handler+0xa0>)
  402188:	681b      	ldr	r3, [r3, #0]
  40218a:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
  40218e:	6013      	str	r3, [r2, #0]
  __ASM volatile ("dsb");
  402190:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  402194:	f3bf 8f6f 	isb	sy
	__DSB();
	__ISB();
	cpu_irq_restore(flags);
  402198:	6878      	ldr	r0, [r7, #4]
  40219a:	4b0c      	ldr	r3, [pc, #48]	; (4021cc <Reset_Handler+0xa4>)
  40219c:	4798      	blx	r3
#if __FPU_USED
	fpu_enable();
#endif

        /* Initialize the C library */
        __libc_init_array();
  40219e:	4b0c      	ldr	r3, [pc, #48]	; (4021d0 <Reset_Handler+0xa8>)
  4021a0:	4798      	blx	r3

        /* Branch to main function */
        main();
  4021a2:	4b0c      	ldr	r3, [pc, #48]	; (4021d4 <Reset_Handler+0xac>)
  4021a4:	4798      	blx	r3

        /* Infinite loop */
        while (1);
  4021a6:	e7fe      	b.n	4021a6 <Reset_Handler+0x7e>
  4021a8:	0040970c 	.word	0x0040970c
  4021ac:	20400000 	.word	0x20400000
  4021b0:	204009bc 	.word	0x204009bc
  4021b4:	204009bc 	.word	0x204009bc
  4021b8:	20400b78 	.word	0x20400b78
  4021bc:	00400000 	.word	0x00400000
  4021c0:	e000ed00 	.word	0xe000ed00
  4021c4:	004020a1 	.word	0x004020a1
  4021c8:	e000ed88 	.word	0xe000ed88
  4021cc:	004020f9 	.word	0x004020f9
  4021d0:	00403ce1 	.word	0x00403ce1
  4021d4:	00402bad 	.word	0x00402bad

004021d8 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  4021d8:	b480      	push	{r7}
  4021da:	af00      	add	r7, sp, #0
        while (1) {
  4021dc:	e7fe      	b.n	4021dc <Dummy_Handler+0x4>
	...

004021e0 <SystemCoreClockUpdate>:

  SystemCoreClock = CHIP_FREQ_CPU_MAX;
}

void SystemCoreClockUpdate( void )
{
  4021e0:	b480      	push	{r7}
  4021e2:	af00      	add	r7, sp, #0
  /* Determine clock frequency according to clock register values */
  switch (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk)
  4021e4:	4b52      	ldr	r3, [pc, #328]	; (402330 <SystemCoreClockUpdate+0x150>)
  4021e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4021e8:	f003 0303 	and.w	r3, r3, #3
  4021ec:	2b01      	cmp	r3, #1
  4021ee:	d014      	beq.n	40221a <SystemCoreClockUpdate+0x3a>
  4021f0:	2b01      	cmp	r3, #1
  4021f2:	d302      	bcc.n	4021fa <SystemCoreClockUpdate+0x1a>
  4021f4:	2b02      	cmp	r3, #2
  4021f6:	d038      	beq.n	40226a <SystemCoreClockUpdate+0x8a>
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
      }
    break;

    default:
    break;
  4021f8:	e07a      	b.n	4022f0 <SystemCoreClockUpdate+0x110>
      if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL )
  4021fa:	4b4e      	ldr	r3, [pc, #312]	; (402334 <SystemCoreClockUpdate+0x154>)
  4021fc:	695b      	ldr	r3, [r3, #20]
  4021fe:	f003 0380 	and.w	r3, r3, #128	; 0x80
  402202:	2b00      	cmp	r3, #0
  402204:	d004      	beq.n	402210 <SystemCoreClockUpdate+0x30>
        SystemCoreClock = CHIP_FREQ_XTAL_32K;
  402206:	4b4c      	ldr	r3, [pc, #304]	; (402338 <SystemCoreClockUpdate+0x158>)
  402208:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  40220c:	601a      	str	r2, [r3, #0]
    break;
  40220e:	e06f      	b.n	4022f0 <SystemCoreClockUpdate+0x110>
        SystemCoreClock = CHIP_FREQ_SLCK_RC;
  402210:	4b49      	ldr	r3, [pc, #292]	; (402338 <SystemCoreClockUpdate+0x158>)
  402212:	f44f 42fa 	mov.w	r2, #32000	; 0x7d00
  402216:	601a      	str	r2, [r3, #0]
    break;
  402218:	e06a      	b.n	4022f0 <SystemCoreClockUpdate+0x110>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  40221a:	4b45      	ldr	r3, [pc, #276]	; (402330 <SystemCoreClockUpdate+0x150>)
  40221c:	6a1b      	ldr	r3, [r3, #32]
  40221e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
  402222:	2b00      	cmp	r3, #0
  402224:	d003      	beq.n	40222e <SystemCoreClockUpdate+0x4e>
        SystemCoreClock = CHIP_FREQ_XTAL_12M;
  402226:	4b44      	ldr	r3, [pc, #272]	; (402338 <SystemCoreClockUpdate+0x158>)
  402228:	4a44      	ldr	r2, [pc, #272]	; (40233c <SystemCoreClockUpdate+0x15c>)
  40222a:	601a      	str	r2, [r3, #0]
    break;
  40222c:	e060      	b.n	4022f0 <SystemCoreClockUpdate+0x110>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  40222e:	4b42      	ldr	r3, [pc, #264]	; (402338 <SystemCoreClockUpdate+0x158>)
  402230:	4a43      	ldr	r2, [pc, #268]	; (402340 <SystemCoreClockUpdate+0x160>)
  402232:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  402234:	4b3e      	ldr	r3, [pc, #248]	; (402330 <SystemCoreClockUpdate+0x150>)
  402236:	6a1b      	ldr	r3, [r3, #32]
  402238:	f003 0370 	and.w	r3, r3, #112	; 0x70
  40223c:	2b10      	cmp	r3, #16
  40223e:	d004      	beq.n	40224a <SystemCoreClockUpdate+0x6a>
  402240:	2b20      	cmp	r3, #32
  402242:	d008      	beq.n	402256 <SystemCoreClockUpdate+0x76>
  402244:	2b00      	cmp	r3, #0
  402246:	d00e      	beq.n	402266 <SystemCoreClockUpdate+0x86>
          break;
  402248:	e00e      	b.n	402268 <SystemCoreClockUpdate+0x88>
            SystemCoreClock *= 2U;
  40224a:	4b3b      	ldr	r3, [pc, #236]	; (402338 <SystemCoreClockUpdate+0x158>)
  40224c:	681b      	ldr	r3, [r3, #0]
  40224e:	005b      	lsls	r3, r3, #1
  402250:	4a39      	ldr	r2, [pc, #228]	; (402338 <SystemCoreClockUpdate+0x158>)
  402252:	6013      	str	r3, [r2, #0]
          break;
  402254:	e008      	b.n	402268 <SystemCoreClockUpdate+0x88>
            SystemCoreClock *= 3U;
  402256:	4b38      	ldr	r3, [pc, #224]	; (402338 <SystemCoreClockUpdate+0x158>)
  402258:	681a      	ldr	r2, [r3, #0]
  40225a:	4613      	mov	r3, r2
  40225c:	005b      	lsls	r3, r3, #1
  40225e:	4413      	add	r3, r2
  402260:	4a35      	ldr	r2, [pc, #212]	; (402338 <SystemCoreClockUpdate+0x158>)
  402262:	6013      	str	r3, [r2, #0]
          break;
  402264:	e000      	b.n	402268 <SystemCoreClockUpdate+0x88>
          break;
  402266:	bf00      	nop
    break;
  402268:	e042      	b.n	4022f0 <SystemCoreClockUpdate+0x110>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  40226a:	4b31      	ldr	r3, [pc, #196]	; (402330 <SystemCoreClockUpdate+0x150>)
  40226c:	6a1b      	ldr	r3, [r3, #32]
  40226e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
  402272:	2b00      	cmp	r3, #0
  402274:	d003      	beq.n	40227e <SystemCoreClockUpdate+0x9e>
        SystemCoreClock = CHIP_FREQ_XTAL_12M ;
  402276:	4b30      	ldr	r3, [pc, #192]	; (402338 <SystemCoreClockUpdate+0x158>)
  402278:	4a30      	ldr	r2, [pc, #192]	; (40233c <SystemCoreClockUpdate+0x15c>)
  40227a:	601a      	str	r2, [r3, #0]
  40227c:	e01c      	b.n	4022b8 <SystemCoreClockUpdate+0xd8>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  40227e:	4b2e      	ldr	r3, [pc, #184]	; (402338 <SystemCoreClockUpdate+0x158>)
  402280:	4a2f      	ldr	r2, [pc, #188]	; (402340 <SystemCoreClockUpdate+0x160>)
  402282:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  402284:	4b2a      	ldr	r3, [pc, #168]	; (402330 <SystemCoreClockUpdate+0x150>)
  402286:	6a1b      	ldr	r3, [r3, #32]
  402288:	f003 0370 	and.w	r3, r3, #112	; 0x70
  40228c:	2b10      	cmp	r3, #16
  40228e:	d004      	beq.n	40229a <SystemCoreClockUpdate+0xba>
  402290:	2b20      	cmp	r3, #32
  402292:	d008      	beq.n	4022a6 <SystemCoreClockUpdate+0xc6>
  402294:	2b00      	cmp	r3, #0
  402296:	d00e      	beq.n	4022b6 <SystemCoreClockUpdate+0xd6>
          break;
  402298:	e00e      	b.n	4022b8 <SystemCoreClockUpdate+0xd8>
            SystemCoreClock *= 2U;
  40229a:	4b27      	ldr	r3, [pc, #156]	; (402338 <SystemCoreClockUpdate+0x158>)
  40229c:	681b      	ldr	r3, [r3, #0]
  40229e:	005b      	lsls	r3, r3, #1
  4022a0:	4a25      	ldr	r2, [pc, #148]	; (402338 <SystemCoreClockUpdate+0x158>)
  4022a2:	6013      	str	r3, [r2, #0]
          break;
  4022a4:	e008      	b.n	4022b8 <SystemCoreClockUpdate+0xd8>
            SystemCoreClock *= 3U;
  4022a6:	4b24      	ldr	r3, [pc, #144]	; (402338 <SystemCoreClockUpdate+0x158>)
  4022a8:	681a      	ldr	r2, [r3, #0]
  4022aa:	4613      	mov	r3, r2
  4022ac:	005b      	lsls	r3, r3, #1
  4022ae:	4413      	add	r3, r2
  4022b0:	4a21      	ldr	r2, [pc, #132]	; (402338 <SystemCoreClockUpdate+0x158>)
  4022b2:	6013      	str	r3, [r2, #0]
          break;
  4022b4:	e000      	b.n	4022b8 <SystemCoreClockUpdate+0xd8>
          break;
  4022b6:	bf00      	nop
      if ( (uint32_t) (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK )
  4022b8:	4b1d      	ldr	r3, [pc, #116]	; (402330 <SystemCoreClockUpdate+0x150>)
  4022ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4022bc:	f003 0303 	and.w	r3, r3, #3
  4022c0:	2b02      	cmp	r3, #2
  4022c2:	d114      	bne.n	4022ee <SystemCoreClockUpdate+0x10e>
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  4022c4:	4b1a      	ldr	r3, [pc, #104]	; (402330 <SystemCoreClockUpdate+0x150>)
  4022c6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  4022c8:	0c1b      	lsrs	r3, r3, #16
  4022ca:	f3c3 030a 	ubfx	r3, r3, #0, #11
  4022ce:	3301      	adds	r3, #1
  4022d0:	4a19      	ldr	r2, [pc, #100]	; (402338 <SystemCoreClockUpdate+0x158>)
  4022d2:	6812      	ldr	r2, [r2, #0]
  4022d4:	fb02 f303 	mul.w	r3, r2, r3
  4022d8:	4a17      	ldr	r2, [pc, #92]	; (402338 <SystemCoreClockUpdate+0x158>)
  4022da:	6013      	str	r3, [r2, #0]
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  4022dc:	4b14      	ldr	r3, [pc, #80]	; (402330 <SystemCoreClockUpdate+0x150>)
  4022de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  4022e0:	b2db      	uxtb	r3, r3
  4022e2:	4a15      	ldr	r2, [pc, #84]	; (402338 <SystemCoreClockUpdate+0x158>)
  4022e4:	6812      	ldr	r2, [r2, #0]
  4022e6:	fbb2 f3f3 	udiv	r3, r2, r3
  4022ea:	4a13      	ldr	r2, [pc, #76]	; (402338 <SystemCoreClockUpdate+0x158>)
  4022ec:	6013      	str	r3, [r2, #0]
    break;
  4022ee:	bf00      	nop
  }

  if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 )
  4022f0:	4b0f      	ldr	r3, [pc, #60]	; (402330 <SystemCoreClockUpdate+0x150>)
  4022f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4022f4:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4022f8:	2b70      	cmp	r3, #112	; 0x70
  4022fa:	d108      	bne.n	40230e <SystemCoreClockUpdate+0x12e>
  {
    SystemCoreClock /= 3U;
  4022fc:	4b0e      	ldr	r3, [pc, #56]	; (402338 <SystemCoreClockUpdate+0x158>)
  4022fe:	681b      	ldr	r3, [r3, #0]
  402300:	4a10      	ldr	r2, [pc, #64]	; (402344 <SystemCoreClockUpdate+0x164>)
  402302:	fba2 2303 	umull	r2, r3, r2, r3
  402306:	085b      	lsrs	r3, r3, #1
  402308:	4a0b      	ldr	r2, [pc, #44]	; (402338 <SystemCoreClockUpdate+0x158>)
  40230a:	6013      	str	r3, [r2, #0]
  }
  else
  {
    SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  }
}
  40230c:	e00a      	b.n	402324 <SystemCoreClockUpdate+0x144>
    SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  40230e:	4b08      	ldr	r3, [pc, #32]	; (402330 <SystemCoreClockUpdate+0x150>)
  402310:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  402312:	091b      	lsrs	r3, r3, #4
  402314:	f003 0307 	and.w	r3, r3, #7
  402318:	4a07      	ldr	r2, [pc, #28]	; (402338 <SystemCoreClockUpdate+0x158>)
  40231a:	6812      	ldr	r2, [r2, #0]
  40231c:	fa22 f303 	lsr.w	r3, r2, r3
  402320:	4a05      	ldr	r2, [pc, #20]	; (402338 <SystemCoreClockUpdate+0x158>)
  402322:	6013      	str	r3, [r2, #0]
}
  402324:	bf00      	nop
  402326:	46bd      	mov	sp, r7
  402328:	f85d 7b04 	ldr.w	r7, [sp], #4
  40232c:	4770      	bx	lr
  40232e:	bf00      	nop
  402330:	400e0600 	.word	0x400e0600
  402334:	400e1810 	.word	0x400e1810
  402338:	2040000c 	.word	0x2040000c
  40233c:	00b71b00 	.word	0x00b71b00
  402340:	003d0900 	.word	0x003d0900
  402344:	aaaaaaab 	.word	0xaaaaaaab

00402348 <system_init_flash>:
/**
 * Initialize flash.
 */
void system_init_flash( uint32_t ul_clk )
{
  402348:	b480      	push	{r7}
  40234a:	b083      	sub	sp, #12
  40234c:	af00      	add	r7, sp, #0
  40234e:	6078      	str	r0, [r7, #4]
  /* Set FWS for embedded Flash access according to operating frequency */
  if ( ul_clk < CHIP_FREQ_FWS_0 )
  402350:	687b      	ldr	r3, [r7, #4]
  402352:	4a19      	ldr	r2, [pc, #100]	; (4023b8 <system_init_flash+0x70>)
  402354:	4293      	cmp	r3, r2
  402356:	d804      	bhi.n	402362 <system_init_flash+0x1a>
  {
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  402358:	4b18      	ldr	r3, [pc, #96]	; (4023bc <system_init_flash+0x74>)
  40235a:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  40235e:	601a      	str	r2, [r3, #0]
          }
        }
      }
    }
  }
}
  402360:	e023      	b.n	4023aa <system_init_flash+0x62>
    if (ul_clk < CHIP_FREQ_FWS_1)
  402362:	687b      	ldr	r3, [r7, #4]
  402364:	4a16      	ldr	r2, [pc, #88]	; (4023c0 <system_init_flash+0x78>)
  402366:	4293      	cmp	r3, r2
  402368:	d803      	bhi.n	402372 <system_init_flash+0x2a>
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  40236a:	4b14      	ldr	r3, [pc, #80]	; (4023bc <system_init_flash+0x74>)
  40236c:	4a15      	ldr	r2, [pc, #84]	; (4023c4 <system_init_flash+0x7c>)
  40236e:	601a      	str	r2, [r3, #0]
}
  402370:	e01b      	b.n	4023aa <system_init_flash+0x62>
      if (ul_clk < CHIP_FREQ_FWS_2)
  402372:	687b      	ldr	r3, [r7, #4]
  402374:	4a14      	ldr	r2, [pc, #80]	; (4023c8 <system_init_flash+0x80>)
  402376:	4293      	cmp	r3, r2
  402378:	d803      	bhi.n	402382 <system_init_flash+0x3a>
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  40237a:	4b10      	ldr	r3, [pc, #64]	; (4023bc <system_init_flash+0x74>)
  40237c:	4a13      	ldr	r2, [pc, #76]	; (4023cc <system_init_flash+0x84>)
  40237e:	601a      	str	r2, [r3, #0]
}
  402380:	e013      	b.n	4023aa <system_init_flash+0x62>
        if ( ul_clk < CHIP_FREQ_FWS_3 )
  402382:	687b      	ldr	r3, [r7, #4]
  402384:	4a12      	ldr	r2, [pc, #72]	; (4023d0 <system_init_flash+0x88>)
  402386:	4293      	cmp	r3, r2
  402388:	d803      	bhi.n	402392 <system_init_flash+0x4a>
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  40238a:	4b0c      	ldr	r3, [pc, #48]	; (4023bc <system_init_flash+0x74>)
  40238c:	4a11      	ldr	r2, [pc, #68]	; (4023d4 <system_init_flash+0x8c>)
  40238e:	601a      	str	r2, [r3, #0]
}
  402390:	e00b      	b.n	4023aa <system_init_flash+0x62>
          if ( ul_clk < CHIP_FREQ_FWS_4 )
  402392:	687b      	ldr	r3, [r7, #4]
  402394:	4a10      	ldr	r2, [pc, #64]	; (4023d8 <system_init_flash+0x90>)
  402396:	4293      	cmp	r3, r2
  402398:	d804      	bhi.n	4023a4 <system_init_flash+0x5c>
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  40239a:	4b08      	ldr	r3, [pc, #32]	; (4023bc <system_init_flash+0x74>)
  40239c:	f04f 2204 	mov.w	r2, #67109888	; 0x4000400
  4023a0:	601a      	str	r2, [r3, #0]
}
  4023a2:	e002      	b.n	4023aa <system_init_flash+0x62>
            EFC->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  4023a4:	4b05      	ldr	r3, [pc, #20]	; (4023bc <system_init_flash+0x74>)
  4023a6:	4a0d      	ldr	r2, [pc, #52]	; (4023dc <system_init_flash+0x94>)
  4023a8:	601a      	str	r2, [r3, #0]
}
  4023aa:	bf00      	nop
  4023ac:	370c      	adds	r7, #12
  4023ae:	46bd      	mov	sp, r7
  4023b0:	f85d 7b04 	ldr.w	r7, [sp], #4
  4023b4:	4770      	bx	lr
  4023b6:	bf00      	nop
  4023b8:	01312cff 	.word	0x01312cff
  4023bc:	400e0c00 	.word	0x400e0c00
  4023c0:	026259ff 	.word	0x026259ff
  4023c4:	04000100 	.word	0x04000100
  4023c8:	039386ff 	.word	0x039386ff
  4023cc:	04000200 	.word	0x04000200
  4023d0:	04c4b3ff 	.word	0x04c4b3ff
  4023d4:	04000300 	.word	0x04000300
  4023d8:	05f5e0ff 	.word	0x05f5e0ff
  4023dc:	04000500 	.word	0x04000500

004023e0 <_sbrk>:
extern void _exit(int status);
extern void _kill(int pid, int sig);
extern int _getpid(void);

extern caddr_t _sbrk(int incr)
{
  4023e0:	b480      	push	{r7}
  4023e2:	b085      	sub	sp, #20
  4023e4:	af00      	add	r7, sp, #0
  4023e6:	6078      	str	r0, [r7, #4]
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;
  4023e8:	4b10      	ldr	r3, [pc, #64]	; (40242c <_sbrk+0x4c>)
  4023ea:	60fb      	str	r3, [r7, #12]

	if (heap == NULL) {
  4023ec:	4b10      	ldr	r3, [pc, #64]	; (402430 <_sbrk+0x50>)
  4023ee:	681b      	ldr	r3, [r3, #0]
  4023f0:	2b00      	cmp	r3, #0
  4023f2:	d102      	bne.n	4023fa <_sbrk+0x1a>
		heap = (unsigned char *)&_end;
  4023f4:	4b0e      	ldr	r3, [pc, #56]	; (402430 <_sbrk+0x50>)
  4023f6:	4a0f      	ldr	r2, [pc, #60]	; (402434 <_sbrk+0x54>)
  4023f8:	601a      	str	r2, [r3, #0]
	}
	prev_heap = heap;
  4023fa:	4b0d      	ldr	r3, [pc, #52]	; (402430 <_sbrk+0x50>)
  4023fc:	681b      	ldr	r3, [r3, #0]
  4023fe:	60bb      	str	r3, [r7, #8]

	if (((int)prev_heap + incr) > ramend) {
  402400:	68ba      	ldr	r2, [r7, #8]
  402402:	687b      	ldr	r3, [r7, #4]
  402404:	441a      	add	r2, r3
  402406:	68fb      	ldr	r3, [r7, #12]
  402408:	429a      	cmp	r2, r3
  40240a:	dd02      	ble.n	402412 <_sbrk+0x32>
		return (caddr_t) -1;	
  40240c:	f04f 33ff 	mov.w	r3, #4294967295
  402410:	e006      	b.n	402420 <_sbrk+0x40>
	}

	heap += incr;
  402412:	4b07      	ldr	r3, [pc, #28]	; (402430 <_sbrk+0x50>)
  402414:	681a      	ldr	r2, [r3, #0]
  402416:	687b      	ldr	r3, [r7, #4]
  402418:	4413      	add	r3, r2
  40241a:	4a05      	ldr	r2, [pc, #20]	; (402430 <_sbrk+0x50>)
  40241c:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap;
  40241e:	68bb      	ldr	r3, [r7, #8]
}
  402420:	4618      	mov	r0, r3
  402422:	3714      	adds	r7, #20
  402424:	46bd      	mov	sp, r7
  402426:	f85d 7b04 	ldr.w	r7, [sp], #4
  40242a:	4770      	bx	lr
  40242c:	2045fffc 	.word	0x2045fffc
  402430:	20400a50 	.word	0x20400a50
  402434:	20402d78 	.word	0x20402d78

00402438 <_close>:
{
	return -1;
}

extern int _close(int file)
{
  402438:	b480      	push	{r7}
  40243a:	b083      	sub	sp, #12
  40243c:	af00      	add	r7, sp, #0
  40243e:	6078      	str	r0, [r7, #4]
	return -1;
  402440:	f04f 33ff 	mov.w	r3, #4294967295
}
  402444:	4618      	mov	r0, r3
  402446:	370c      	adds	r7, #12
  402448:	46bd      	mov	sp, r7
  40244a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40244e:	4770      	bx	lr

00402450 <_fstat>:

extern int _fstat(int file, struct stat *st)
{
  402450:	b480      	push	{r7}
  402452:	b083      	sub	sp, #12
  402454:	af00      	add	r7, sp, #0
  402456:	6078      	str	r0, [r7, #4]
  402458:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
  40245a:	683b      	ldr	r3, [r7, #0]
  40245c:	f44f 5200 	mov.w	r2, #8192	; 0x2000
  402460:	605a      	str	r2, [r3, #4]

	return 0;
  402462:	2300      	movs	r3, #0
}
  402464:	4618      	mov	r0, r3
  402466:	370c      	adds	r7, #12
  402468:	46bd      	mov	sp, r7
  40246a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40246e:	4770      	bx	lr

00402470 <_isatty>:

extern int _isatty(int file)
{
  402470:	b480      	push	{r7}
  402472:	b083      	sub	sp, #12
  402474:	af00      	add	r7, sp, #0
  402476:	6078      	str	r0, [r7, #4]
	return 1;
  402478:	2301      	movs	r3, #1
}
  40247a:	4618      	mov	r0, r3
  40247c:	370c      	adds	r7, #12
  40247e:	46bd      	mov	sp, r7
  402480:	f85d 7b04 	ldr.w	r7, [sp], #4
  402484:	4770      	bx	lr

00402486 <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
  402486:	b480      	push	{r7}
  402488:	b085      	sub	sp, #20
  40248a:	af00      	add	r7, sp, #0
  40248c:	60f8      	str	r0, [r7, #12]
  40248e:	60b9      	str	r1, [r7, #8]
  402490:	607a      	str	r2, [r7, #4]
	return 0;
  402492:	2300      	movs	r3, #0
}
  402494:	4618      	mov	r0, r3
  402496:	3714      	adds	r7, #20
  402498:	46bd      	mov	sp, r7
  40249a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40249e:	4770      	bx	lr

004024a0 <NVIC_EnableIRQ>:
{
  4024a0:	b480      	push	{r7}
  4024a2:	b083      	sub	sp, #12
  4024a4:	af00      	add	r7, sp, #0
  4024a6:	4603      	mov	r3, r0
  4024a8:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  4024aa:	4909      	ldr	r1, [pc, #36]	; (4024d0 <NVIC_EnableIRQ+0x30>)
  4024ac:	f997 3007 	ldrsb.w	r3, [r7, #7]
  4024b0:	095b      	lsrs	r3, r3, #5
  4024b2:	79fa      	ldrb	r2, [r7, #7]
  4024b4:	f002 021f 	and.w	r2, r2, #31
  4024b8:	2001      	movs	r0, #1
  4024ba:	fa00 f202 	lsl.w	r2, r0, r2
  4024be:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
  4024c2:	bf00      	nop
  4024c4:	370c      	adds	r7, #12
  4024c6:	46bd      	mov	sp, r7
  4024c8:	f85d 7b04 	ldr.w	r7, [sp], #4
  4024cc:	4770      	bx	lr
  4024ce:	bf00      	nop
  4024d0:	e000e100 	.word	0xe000e100

004024d4 <NVIC_SetPriority>:
{
  4024d4:	b480      	push	{r7}
  4024d6:	b083      	sub	sp, #12
  4024d8:	af00      	add	r7, sp, #0
  4024da:	4603      	mov	r3, r0
  4024dc:	6039      	str	r1, [r7, #0]
  4024de:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
  4024e0:	f997 3007 	ldrsb.w	r3, [r7, #7]
  4024e4:	2b00      	cmp	r3, #0
  4024e6:	da0b      	bge.n	402500 <NVIC_SetPriority+0x2c>
    SCB->SHPR[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  4024e8:	490d      	ldr	r1, [pc, #52]	; (402520 <NVIC_SetPriority+0x4c>)
  4024ea:	79fb      	ldrb	r3, [r7, #7]
  4024ec:	f003 030f 	and.w	r3, r3, #15
  4024f0:	3b04      	subs	r3, #4
  4024f2:	683a      	ldr	r2, [r7, #0]
  4024f4:	b2d2      	uxtb	r2, r2
  4024f6:	0152      	lsls	r2, r2, #5
  4024f8:	b2d2      	uxtb	r2, r2
  4024fa:	440b      	add	r3, r1
  4024fc:	761a      	strb	r2, [r3, #24]
}
  4024fe:	e009      	b.n	402514 <NVIC_SetPriority+0x40>
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  402500:	4908      	ldr	r1, [pc, #32]	; (402524 <NVIC_SetPriority+0x50>)
  402502:	f997 3007 	ldrsb.w	r3, [r7, #7]
  402506:	683a      	ldr	r2, [r7, #0]
  402508:	b2d2      	uxtb	r2, r2
  40250a:	0152      	lsls	r2, r2, #5
  40250c:	b2d2      	uxtb	r2, r2
  40250e:	440b      	add	r3, r1
  402510:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
  402514:	bf00      	nop
  402516:	370c      	adds	r7, #12
  402518:	46bd      	mov	sp, r7
  40251a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40251e:	4770      	bx	lr
  402520:	e000ed00 	.word	0xe000ed00
  402524:	e000e100 	.word	0xe000e100

00402528 <osc_get_rate>:
{
  402528:	b480      	push	{r7}
  40252a:	b083      	sub	sp, #12
  40252c:	af00      	add	r7, sp, #0
  40252e:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  402530:	687b      	ldr	r3, [r7, #4]
  402532:	2b07      	cmp	r3, #7
  402534:	d825      	bhi.n	402582 <osc_get_rate+0x5a>
  402536:	a201      	add	r2, pc, #4	; (adr r2, 40253c <osc_get_rate+0x14>)
  402538:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  40253c:	0040255d 	.word	0x0040255d
  402540:	00402563 	.word	0x00402563
  402544:	00402569 	.word	0x00402569
  402548:	0040256f 	.word	0x0040256f
  40254c:	00402573 	.word	0x00402573
  402550:	00402577 	.word	0x00402577
  402554:	0040257b 	.word	0x0040257b
  402558:	0040257f 	.word	0x0040257f
		return OSC_SLCK_32K_RC_HZ;
  40255c:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  402560:	e010      	b.n	402584 <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_XTAL;
  402562:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  402566:	e00d      	b.n	402584 <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_BYPASS;
  402568:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  40256c:	e00a      	b.n	402584 <osc_get_rate+0x5c>
		return OSC_MAINCK_4M_RC_HZ;
  40256e:	4b08      	ldr	r3, [pc, #32]	; (402590 <osc_get_rate+0x68>)
  402570:	e008      	b.n	402584 <osc_get_rate+0x5c>
		return OSC_MAINCK_8M_RC_HZ;
  402572:	4b08      	ldr	r3, [pc, #32]	; (402594 <osc_get_rate+0x6c>)
  402574:	e006      	b.n	402584 <osc_get_rate+0x5c>
		return OSC_MAINCK_12M_RC_HZ;
  402576:	4b08      	ldr	r3, [pc, #32]	; (402598 <osc_get_rate+0x70>)
  402578:	e004      	b.n	402584 <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_XTAL;
  40257a:	4b07      	ldr	r3, [pc, #28]	; (402598 <osc_get_rate+0x70>)
  40257c:	e002      	b.n	402584 <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_BYPASS;
  40257e:	4b06      	ldr	r3, [pc, #24]	; (402598 <osc_get_rate+0x70>)
  402580:	e000      	b.n	402584 <osc_get_rate+0x5c>
	return 0;
  402582:	2300      	movs	r3, #0
}
  402584:	4618      	mov	r0, r3
  402586:	370c      	adds	r7, #12
  402588:	46bd      	mov	sp, r7
  40258a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40258e:	4770      	bx	lr
  402590:	003d0900 	.word	0x003d0900
  402594:	007a1200 	.word	0x007a1200
  402598:	00b71b00 	.word	0x00b71b00

0040259c <sysclk_get_main_hz>:
{
  40259c:	b580      	push	{r7, lr}
  40259e:	af00      	add	r7, sp, #0
		return pll_get_default_rate(0);
  4025a0:	2006      	movs	r0, #6
  4025a2:	4b05      	ldr	r3, [pc, #20]	; (4025b8 <sysclk_get_main_hz+0x1c>)
  4025a4:	4798      	blx	r3
  4025a6:	4602      	mov	r2, r0
  4025a8:	4613      	mov	r3, r2
  4025aa:	009b      	lsls	r3, r3, #2
  4025ac:	4413      	add	r3, r2
  4025ae:	009a      	lsls	r2, r3, #2
  4025b0:	4413      	add	r3, r2
}
  4025b2:	4618      	mov	r0, r3
  4025b4:	bd80      	pop	{r7, pc}
  4025b6:	bf00      	nop
  4025b8:	00402529 	.word	0x00402529

004025bc <sysclk_get_cpu_hz>:
{
  4025bc:	b580      	push	{r7, lr}
  4025be:	af00      	add	r7, sp, #0
	return sysclk_get_main_hz() /
  4025c0:	4b02      	ldr	r3, [pc, #8]	; (4025cc <sysclk_get_cpu_hz+0x10>)
  4025c2:	4798      	blx	r3
  4025c4:	4603      	mov	r3, r0
}
  4025c6:	4618      	mov	r0, r3
  4025c8:	bd80      	pop	{r7, pc}
  4025ca:	bf00      	nop
  4025cc:	0040259d 	.word	0x0040259d

004025d0 <sysclk_get_peripheral_hz>:
{
  4025d0:	b580      	push	{r7, lr}
  4025d2:	af00      	add	r7, sp, #0
	return sysclk_get_main_hz() /
  4025d4:	4b02      	ldr	r3, [pc, #8]	; (4025e0 <sysclk_get_peripheral_hz+0x10>)
  4025d6:	4798      	blx	r3
  4025d8:	4603      	mov	r3, r0
  4025da:	085b      	lsrs	r3, r3, #1
}
  4025dc:	4618      	mov	r0, r3
  4025de:	bd80      	pop	{r7, pc}
  4025e0:	0040259d 	.word	0x0040259d

004025e4 <sysclk_enable_peripheral_clock>:
{
  4025e4:	b580      	push	{r7, lr}
  4025e6:	b082      	sub	sp, #8
  4025e8:	af00      	add	r7, sp, #0
  4025ea:	6078      	str	r0, [r7, #4]
	pmc_enable_periph_clk(ul_id);
  4025ec:	6878      	ldr	r0, [r7, #4]
  4025ee:	4b03      	ldr	r3, [pc, #12]	; (4025fc <sysclk_enable_peripheral_clock+0x18>)
  4025f0:	4798      	blx	r3
}
  4025f2:	bf00      	nop
  4025f4:	3708      	adds	r7, #8
  4025f6:	46bd      	mov	sp, r7
  4025f8:	bd80      	pop	{r7, pc}
  4025fa:	bf00      	nop
  4025fc:	004018e9 	.word	0x004018e9

00402600 <usart_serial_init>:
{
  402600:	b580      	push	{r7, lr}
  402602:	b08c      	sub	sp, #48	; 0x30
  402604:	af00      	add	r7, sp, #0
  402606:	6078      	str	r0, [r7, #4]
  402608:	6039      	str	r1, [r7, #0]
	uart_settings.ul_mck = sysclk_get_peripheral_hz();
  40260a:	4b49      	ldr	r3, [pc, #292]	; (402730 <usart_serial_init+0x130>)
  40260c:	4798      	blx	r3
  40260e:	4603      	mov	r3, r0
  402610:	627b      	str	r3, [r7, #36]	; 0x24
	uart_settings.ul_baudrate = opt->baudrate;
  402612:	683b      	ldr	r3, [r7, #0]
  402614:	681b      	ldr	r3, [r3, #0]
  402616:	62bb      	str	r3, [r7, #40]	; 0x28
	uart_settings.ul_mode = opt->paritytype;
  402618:	683b      	ldr	r3, [r7, #0]
  40261a:	689b      	ldr	r3, [r3, #8]
  40261c:	62fb      	str	r3, [r7, #44]	; 0x2c
	usart_settings.baudrate = opt->baudrate;
  40261e:	683b      	ldr	r3, [r7, #0]
  402620:	681b      	ldr	r3, [r3, #0]
  402622:	60fb      	str	r3, [r7, #12]
	usart_settings.char_length = opt->charlength;
  402624:	683b      	ldr	r3, [r7, #0]
  402626:	685b      	ldr	r3, [r3, #4]
  402628:	613b      	str	r3, [r7, #16]
	usart_settings.parity_type = opt->paritytype;
  40262a:	683b      	ldr	r3, [r7, #0]
  40262c:	689b      	ldr	r3, [r3, #8]
  40262e:	617b      	str	r3, [r7, #20]
	usart_settings.stop_bits= opt->stopbits;
  402630:	683b      	ldr	r3, [r7, #0]
  402632:	68db      	ldr	r3, [r3, #12]
  402634:	61bb      	str	r3, [r7, #24]
	usart_settings.channel_mode= US_MR_CHMODE_NORMAL;
  402636:	2300      	movs	r3, #0
  402638:	61fb      	str	r3, [r7, #28]
	if (UART0 == (Uart*)p_usart) {
  40263a:	687b      	ldr	r3, [r7, #4]
  40263c:	4a3d      	ldr	r2, [pc, #244]	; (402734 <usart_serial_init+0x134>)
  40263e:	4293      	cmp	r3, r2
  402640:	d108      	bne.n	402654 <usart_serial_init+0x54>
		sysclk_enable_peripheral_clock(ID_UART0);
  402642:	2007      	movs	r0, #7
  402644:	4b3c      	ldr	r3, [pc, #240]	; (402738 <usart_serial_init+0x138>)
  402646:	4798      	blx	r3
		uart_init((Uart*)p_usart, &uart_settings);
  402648:	f107 0324 	add.w	r3, r7, #36	; 0x24
  40264c:	4619      	mov	r1, r3
  40264e:	6878      	ldr	r0, [r7, #4]
  402650:	4b3a      	ldr	r3, [pc, #232]	; (40273c <usart_serial_init+0x13c>)
  402652:	4798      	blx	r3
	if (UART1 == (Uart*)p_usart) {
  402654:	687b      	ldr	r3, [r7, #4]
  402656:	4a3a      	ldr	r2, [pc, #232]	; (402740 <usart_serial_init+0x140>)
  402658:	4293      	cmp	r3, r2
  40265a:	d108      	bne.n	40266e <usart_serial_init+0x6e>
		sysclk_enable_peripheral_clock(ID_UART1);
  40265c:	2008      	movs	r0, #8
  40265e:	4b36      	ldr	r3, [pc, #216]	; (402738 <usart_serial_init+0x138>)
  402660:	4798      	blx	r3
		uart_init((Uart*)p_usart, &uart_settings);
  402662:	f107 0324 	add.w	r3, r7, #36	; 0x24
  402666:	4619      	mov	r1, r3
  402668:	6878      	ldr	r0, [r7, #4]
  40266a:	4b34      	ldr	r3, [pc, #208]	; (40273c <usart_serial_init+0x13c>)
  40266c:	4798      	blx	r3
	if (UART2 == (Uart*)p_usart) {
  40266e:	687b      	ldr	r3, [r7, #4]
  402670:	4a34      	ldr	r2, [pc, #208]	; (402744 <usart_serial_init+0x144>)
  402672:	4293      	cmp	r3, r2
  402674:	d108      	bne.n	402688 <usart_serial_init+0x88>
		sysclk_enable_peripheral_clock(ID_UART2);
  402676:	202c      	movs	r0, #44	; 0x2c
  402678:	4b2f      	ldr	r3, [pc, #188]	; (402738 <usart_serial_init+0x138>)
  40267a:	4798      	blx	r3
		uart_init((Uart*)p_usart, &uart_settings);
  40267c:	f107 0324 	add.w	r3, r7, #36	; 0x24
  402680:	4619      	mov	r1, r3
  402682:	6878      	ldr	r0, [r7, #4]
  402684:	4b2d      	ldr	r3, [pc, #180]	; (40273c <usart_serial_init+0x13c>)
  402686:	4798      	blx	r3
	if (UART3 == (Uart*)p_usart) {
  402688:	687b      	ldr	r3, [r7, #4]
  40268a:	4a2f      	ldr	r2, [pc, #188]	; (402748 <usart_serial_init+0x148>)
  40268c:	4293      	cmp	r3, r2
  40268e:	d108      	bne.n	4026a2 <usart_serial_init+0xa2>
		sysclk_enable_peripheral_clock(ID_UART3);
  402690:	202d      	movs	r0, #45	; 0x2d
  402692:	4b29      	ldr	r3, [pc, #164]	; (402738 <usart_serial_init+0x138>)
  402694:	4798      	blx	r3
		uart_init((Uart*)p_usart, &uart_settings);
  402696:	f107 0324 	add.w	r3, r7, #36	; 0x24
  40269a:	4619      	mov	r1, r3
  40269c:	6878      	ldr	r0, [r7, #4]
  40269e:	4b27      	ldr	r3, [pc, #156]	; (40273c <usart_serial_init+0x13c>)
  4026a0:	4798      	blx	r3
	if (USART0 == p_usart) {
  4026a2:	687b      	ldr	r3, [r7, #4]
  4026a4:	4a29      	ldr	r2, [pc, #164]	; (40274c <usart_serial_init+0x14c>)
  4026a6:	4293      	cmp	r3, r2
  4026a8:	d111      	bne.n	4026ce <usart_serial_init+0xce>
		sysclk_enable_peripheral_clock(ID_USART0);
  4026aa:	200d      	movs	r0, #13
  4026ac:	4b22      	ldr	r3, [pc, #136]	; (402738 <usart_serial_init+0x138>)
  4026ae:	4798      	blx	r3
		usart_init_rs232(p_usart, &usart_settings,
  4026b0:	4b1f      	ldr	r3, [pc, #124]	; (402730 <usart_serial_init+0x130>)
  4026b2:	4798      	blx	r3
  4026b4:	4602      	mov	r2, r0
  4026b6:	f107 030c 	add.w	r3, r7, #12
  4026ba:	4619      	mov	r1, r3
  4026bc:	6878      	ldr	r0, [r7, #4]
  4026be:	4b24      	ldr	r3, [pc, #144]	; (402750 <usart_serial_init+0x150>)
  4026c0:	4798      	blx	r3
		usart_enable_tx(p_usart);
  4026c2:	6878      	ldr	r0, [r7, #4]
  4026c4:	4b23      	ldr	r3, [pc, #140]	; (402754 <usart_serial_init+0x154>)
  4026c6:	4798      	blx	r3
		usart_enable_rx(p_usart);
  4026c8:	6878      	ldr	r0, [r7, #4]
  4026ca:	4b23      	ldr	r3, [pc, #140]	; (402758 <usart_serial_init+0x158>)
  4026cc:	4798      	blx	r3
	if (USART1 == p_usart) {
  4026ce:	687b      	ldr	r3, [r7, #4]
  4026d0:	4a22      	ldr	r2, [pc, #136]	; (40275c <usart_serial_init+0x15c>)
  4026d2:	4293      	cmp	r3, r2
  4026d4:	d111      	bne.n	4026fa <usart_serial_init+0xfa>
		sysclk_enable_peripheral_clock(ID_USART1);
  4026d6:	200e      	movs	r0, #14
  4026d8:	4b17      	ldr	r3, [pc, #92]	; (402738 <usart_serial_init+0x138>)
  4026da:	4798      	blx	r3
		usart_init_rs232(p_usart, &usart_settings,
  4026dc:	4b14      	ldr	r3, [pc, #80]	; (402730 <usart_serial_init+0x130>)
  4026de:	4798      	blx	r3
  4026e0:	4602      	mov	r2, r0
  4026e2:	f107 030c 	add.w	r3, r7, #12
  4026e6:	4619      	mov	r1, r3
  4026e8:	6878      	ldr	r0, [r7, #4]
  4026ea:	4b19      	ldr	r3, [pc, #100]	; (402750 <usart_serial_init+0x150>)
  4026ec:	4798      	blx	r3
		usart_enable_tx(p_usart);
  4026ee:	6878      	ldr	r0, [r7, #4]
  4026f0:	4b18      	ldr	r3, [pc, #96]	; (402754 <usart_serial_init+0x154>)
  4026f2:	4798      	blx	r3
		usart_enable_rx(p_usart);
  4026f4:	6878      	ldr	r0, [r7, #4]
  4026f6:	4b18      	ldr	r3, [pc, #96]	; (402758 <usart_serial_init+0x158>)
  4026f8:	4798      	blx	r3
	if (USART2 == p_usart) {
  4026fa:	687b      	ldr	r3, [r7, #4]
  4026fc:	4a18      	ldr	r2, [pc, #96]	; (402760 <usart_serial_init+0x160>)
  4026fe:	4293      	cmp	r3, r2
  402700:	d111      	bne.n	402726 <usart_serial_init+0x126>
		sysclk_enable_peripheral_clock(ID_USART2);
  402702:	200f      	movs	r0, #15
  402704:	4b0c      	ldr	r3, [pc, #48]	; (402738 <usart_serial_init+0x138>)
  402706:	4798      	blx	r3
		usart_init_rs232(p_usart, &usart_settings,
  402708:	4b09      	ldr	r3, [pc, #36]	; (402730 <usart_serial_init+0x130>)
  40270a:	4798      	blx	r3
  40270c:	4602      	mov	r2, r0
  40270e:	f107 030c 	add.w	r3, r7, #12
  402712:	4619      	mov	r1, r3
  402714:	6878      	ldr	r0, [r7, #4]
  402716:	4b0e      	ldr	r3, [pc, #56]	; (402750 <usart_serial_init+0x150>)
  402718:	4798      	blx	r3
		usart_enable_tx(p_usart);
  40271a:	6878      	ldr	r0, [r7, #4]
  40271c:	4b0d      	ldr	r3, [pc, #52]	; (402754 <usart_serial_init+0x154>)
  40271e:	4798      	blx	r3
		usart_enable_rx(p_usart);
  402720:	6878      	ldr	r0, [r7, #4]
  402722:	4b0d      	ldr	r3, [pc, #52]	; (402758 <usart_serial_init+0x158>)
  402724:	4798      	blx	r3
}
  402726:	bf00      	nop
  402728:	3730      	adds	r7, #48	; 0x30
  40272a:	46bd      	mov	sp, r7
  40272c:	bd80      	pop	{r7, pc}
  40272e:	bf00      	nop
  402730:	004025d1 	.word	0x004025d1
  402734:	400e0800 	.word	0x400e0800
  402738:	004025e5 	.word	0x004025e5
  40273c:	00401d1f 	.word	0x00401d1f
  402740:	400e0a00 	.word	0x400e0a00
  402744:	400e1a00 	.word	0x400e1a00
  402748:	400e1c00 	.word	0x400e1c00
  40274c:	40024000 	.word	0x40024000
  402750:	00401edd 	.word	0x00401edd
  402754:	00401f61 	.word	0x00401f61
  402758:	00401f95 	.word	0x00401f95
  40275c:	40028000 	.word	0x40028000
  402760:	4002c000 	.word	0x4002c000

00402764 <usart_serial_putchar>:
{
  402764:	b580      	push	{r7, lr}
  402766:	b082      	sub	sp, #8
  402768:	af00      	add	r7, sp, #0
  40276a:	6078      	str	r0, [r7, #4]
  40276c:	460b      	mov	r3, r1
  40276e:	70fb      	strb	r3, [r7, #3]
	if (UART0 == (Uart*)p_usart) {
  402770:	687b      	ldr	r3, [r7, #4]
  402772:	4a36      	ldr	r2, [pc, #216]	; (40284c <usart_serial_putchar+0xe8>)
  402774:	4293      	cmp	r3, r2
  402776:	d10a      	bne.n	40278e <usart_serial_putchar+0x2a>
		while (uart_write((Uart*)p_usart, c)!=0);
  402778:	bf00      	nop
  40277a:	78fb      	ldrb	r3, [r7, #3]
  40277c:	4619      	mov	r1, r3
  40277e:	6878      	ldr	r0, [r7, #4]
  402780:	4b33      	ldr	r3, [pc, #204]	; (402850 <usart_serial_putchar+0xec>)
  402782:	4798      	blx	r3
  402784:	4603      	mov	r3, r0
  402786:	2b00      	cmp	r3, #0
  402788:	d1f7      	bne.n	40277a <usart_serial_putchar+0x16>
		return 1;
  40278a:	2301      	movs	r3, #1
  40278c:	e05a      	b.n	402844 <usart_serial_putchar+0xe0>
	if (UART1 == (Uart*)p_usart) {
  40278e:	687b      	ldr	r3, [r7, #4]
  402790:	4a30      	ldr	r2, [pc, #192]	; (402854 <usart_serial_putchar+0xf0>)
  402792:	4293      	cmp	r3, r2
  402794:	d10a      	bne.n	4027ac <usart_serial_putchar+0x48>
		while (uart_write((Uart*)p_usart, c)!=0);
  402796:	bf00      	nop
  402798:	78fb      	ldrb	r3, [r7, #3]
  40279a:	4619      	mov	r1, r3
  40279c:	6878      	ldr	r0, [r7, #4]
  40279e:	4b2c      	ldr	r3, [pc, #176]	; (402850 <usart_serial_putchar+0xec>)
  4027a0:	4798      	blx	r3
  4027a2:	4603      	mov	r3, r0
  4027a4:	2b00      	cmp	r3, #0
  4027a6:	d1f7      	bne.n	402798 <usart_serial_putchar+0x34>
		return 1;
  4027a8:	2301      	movs	r3, #1
  4027aa:	e04b      	b.n	402844 <usart_serial_putchar+0xe0>
	if (UART2 == (Uart*)p_usart) {
  4027ac:	687b      	ldr	r3, [r7, #4]
  4027ae:	4a2a      	ldr	r2, [pc, #168]	; (402858 <usart_serial_putchar+0xf4>)
  4027b0:	4293      	cmp	r3, r2
  4027b2:	d10a      	bne.n	4027ca <usart_serial_putchar+0x66>
		while (uart_write((Uart*)p_usart, c)!=0);
  4027b4:	bf00      	nop
  4027b6:	78fb      	ldrb	r3, [r7, #3]
  4027b8:	4619      	mov	r1, r3
  4027ba:	6878      	ldr	r0, [r7, #4]
  4027bc:	4b24      	ldr	r3, [pc, #144]	; (402850 <usart_serial_putchar+0xec>)
  4027be:	4798      	blx	r3
  4027c0:	4603      	mov	r3, r0
  4027c2:	2b00      	cmp	r3, #0
  4027c4:	d1f7      	bne.n	4027b6 <usart_serial_putchar+0x52>
		return 1;
  4027c6:	2301      	movs	r3, #1
  4027c8:	e03c      	b.n	402844 <usart_serial_putchar+0xe0>
	if (UART3 == (Uart*)p_usart) {
  4027ca:	687b      	ldr	r3, [r7, #4]
  4027cc:	4a23      	ldr	r2, [pc, #140]	; (40285c <usart_serial_putchar+0xf8>)
  4027ce:	4293      	cmp	r3, r2
  4027d0:	d10a      	bne.n	4027e8 <usart_serial_putchar+0x84>
		while (uart_write((Uart*)p_usart, c)!=0);
  4027d2:	bf00      	nop
  4027d4:	78fb      	ldrb	r3, [r7, #3]
  4027d6:	4619      	mov	r1, r3
  4027d8:	6878      	ldr	r0, [r7, #4]
  4027da:	4b1d      	ldr	r3, [pc, #116]	; (402850 <usart_serial_putchar+0xec>)
  4027dc:	4798      	blx	r3
  4027de:	4603      	mov	r3, r0
  4027e0:	2b00      	cmp	r3, #0
  4027e2:	d1f7      	bne.n	4027d4 <usart_serial_putchar+0x70>
		return 1;
  4027e4:	2301      	movs	r3, #1
  4027e6:	e02d      	b.n	402844 <usart_serial_putchar+0xe0>
	if (USART0 == p_usart) {
  4027e8:	687b      	ldr	r3, [r7, #4]
  4027ea:	4a1d      	ldr	r2, [pc, #116]	; (402860 <usart_serial_putchar+0xfc>)
  4027ec:	4293      	cmp	r3, r2
  4027ee:	d10a      	bne.n	402806 <usart_serial_putchar+0xa2>
		while (usart_write(p_usart, c)!=0);
  4027f0:	bf00      	nop
  4027f2:	78fb      	ldrb	r3, [r7, #3]
  4027f4:	4619      	mov	r1, r3
  4027f6:	6878      	ldr	r0, [r7, #4]
  4027f8:	4b1a      	ldr	r3, [pc, #104]	; (402864 <usart_serial_putchar+0x100>)
  4027fa:	4798      	blx	r3
  4027fc:	4603      	mov	r3, r0
  4027fe:	2b00      	cmp	r3, #0
  402800:	d1f7      	bne.n	4027f2 <usart_serial_putchar+0x8e>
		return 1;
  402802:	2301      	movs	r3, #1
  402804:	e01e      	b.n	402844 <usart_serial_putchar+0xe0>
	if (USART1 == p_usart) {
  402806:	687b      	ldr	r3, [r7, #4]
  402808:	4a17      	ldr	r2, [pc, #92]	; (402868 <usart_serial_putchar+0x104>)
  40280a:	4293      	cmp	r3, r2
  40280c:	d10a      	bne.n	402824 <usart_serial_putchar+0xc0>
		while (usart_write(p_usart, c)!=0);
  40280e:	bf00      	nop
  402810:	78fb      	ldrb	r3, [r7, #3]
  402812:	4619      	mov	r1, r3
  402814:	6878      	ldr	r0, [r7, #4]
  402816:	4b13      	ldr	r3, [pc, #76]	; (402864 <usart_serial_putchar+0x100>)
  402818:	4798      	blx	r3
  40281a:	4603      	mov	r3, r0
  40281c:	2b00      	cmp	r3, #0
  40281e:	d1f7      	bne.n	402810 <usart_serial_putchar+0xac>
		return 1;
  402820:	2301      	movs	r3, #1
  402822:	e00f      	b.n	402844 <usart_serial_putchar+0xe0>
	if (USART2 == p_usart) {
  402824:	687b      	ldr	r3, [r7, #4]
  402826:	4a11      	ldr	r2, [pc, #68]	; (40286c <usart_serial_putchar+0x108>)
  402828:	4293      	cmp	r3, r2
  40282a:	d10a      	bne.n	402842 <usart_serial_putchar+0xde>
		while (usart_write(p_usart, c)!=0);
  40282c:	bf00      	nop
  40282e:	78fb      	ldrb	r3, [r7, #3]
  402830:	4619      	mov	r1, r3
  402832:	6878      	ldr	r0, [r7, #4]
  402834:	4b0b      	ldr	r3, [pc, #44]	; (402864 <usart_serial_putchar+0x100>)
  402836:	4798      	blx	r3
  402838:	4603      	mov	r3, r0
  40283a:	2b00      	cmp	r3, #0
  40283c:	d1f7      	bne.n	40282e <usart_serial_putchar+0xca>
		return 1;
  40283e:	2301      	movs	r3, #1
  402840:	e000      	b.n	402844 <usart_serial_putchar+0xe0>
	return 0;
  402842:	2300      	movs	r3, #0
}
  402844:	4618      	mov	r0, r3
  402846:	3708      	adds	r7, #8
  402848:	46bd      	mov	sp, r7
  40284a:	bd80      	pop	{r7, pc}
  40284c:	400e0800 	.word	0x400e0800
  402850:	00401d9d 	.word	0x00401d9d
  402854:	400e0a00 	.word	0x400e0a00
  402858:	400e1a00 	.word	0x400e1a00
  40285c:	400e1c00 	.word	0x400e1c00
  402860:	40024000 	.word	0x40024000
  402864:	00402019 	.word	0x00402019
  402868:	40028000 	.word	0x40028000
  40286c:	4002c000 	.word	0x4002c000

00402870 <usart_serial_getchar>:
{
  402870:	b580      	push	{r7, lr}
  402872:	b084      	sub	sp, #16
  402874:	af00      	add	r7, sp, #0
  402876:	6078      	str	r0, [r7, #4]
  402878:	6039      	str	r1, [r7, #0]
	uint32_t val = 0;
  40287a:	2300      	movs	r3, #0
  40287c:	60fb      	str	r3, [r7, #12]
	if (UART0 == (Uart*)p_usart) {
  40287e:	687b      	ldr	r3, [r7, #4]
  402880:	4a34      	ldr	r2, [pc, #208]	; (402954 <usart_serial_getchar+0xe4>)
  402882:	4293      	cmp	r3, r2
  402884:	d107      	bne.n	402896 <usart_serial_getchar+0x26>
		while (uart_read((Uart*)p_usart, data));
  402886:	bf00      	nop
  402888:	6839      	ldr	r1, [r7, #0]
  40288a:	6878      	ldr	r0, [r7, #4]
  40288c:	4b32      	ldr	r3, [pc, #200]	; (402958 <usart_serial_getchar+0xe8>)
  40288e:	4798      	blx	r3
  402890:	4603      	mov	r3, r0
  402892:	2b00      	cmp	r3, #0
  402894:	d1f8      	bne.n	402888 <usart_serial_getchar+0x18>
	if (UART1 == (Uart*)p_usart) {
  402896:	687b      	ldr	r3, [r7, #4]
  402898:	4a30      	ldr	r2, [pc, #192]	; (40295c <usart_serial_getchar+0xec>)
  40289a:	4293      	cmp	r3, r2
  40289c:	d107      	bne.n	4028ae <usart_serial_getchar+0x3e>
		while (uart_read((Uart*)p_usart, data));
  40289e:	bf00      	nop
  4028a0:	6839      	ldr	r1, [r7, #0]
  4028a2:	6878      	ldr	r0, [r7, #4]
  4028a4:	4b2c      	ldr	r3, [pc, #176]	; (402958 <usart_serial_getchar+0xe8>)
  4028a6:	4798      	blx	r3
  4028a8:	4603      	mov	r3, r0
  4028aa:	2b00      	cmp	r3, #0
  4028ac:	d1f8      	bne.n	4028a0 <usart_serial_getchar+0x30>
	if (UART2 == (Uart*)p_usart) {
  4028ae:	687b      	ldr	r3, [r7, #4]
  4028b0:	4a2b      	ldr	r2, [pc, #172]	; (402960 <usart_serial_getchar+0xf0>)
  4028b2:	4293      	cmp	r3, r2
  4028b4:	d107      	bne.n	4028c6 <usart_serial_getchar+0x56>
		while (uart_read((Uart*)p_usart, data));
  4028b6:	bf00      	nop
  4028b8:	6839      	ldr	r1, [r7, #0]
  4028ba:	6878      	ldr	r0, [r7, #4]
  4028bc:	4b26      	ldr	r3, [pc, #152]	; (402958 <usart_serial_getchar+0xe8>)
  4028be:	4798      	blx	r3
  4028c0:	4603      	mov	r3, r0
  4028c2:	2b00      	cmp	r3, #0
  4028c4:	d1f8      	bne.n	4028b8 <usart_serial_getchar+0x48>
	if (UART3 == (Uart*)p_usart) {
  4028c6:	687b      	ldr	r3, [r7, #4]
  4028c8:	4a26      	ldr	r2, [pc, #152]	; (402964 <usart_serial_getchar+0xf4>)
  4028ca:	4293      	cmp	r3, r2
  4028cc:	d107      	bne.n	4028de <usart_serial_getchar+0x6e>
		while (uart_read((Uart*)p_usart, data));
  4028ce:	bf00      	nop
  4028d0:	6839      	ldr	r1, [r7, #0]
  4028d2:	6878      	ldr	r0, [r7, #4]
  4028d4:	4b20      	ldr	r3, [pc, #128]	; (402958 <usart_serial_getchar+0xe8>)
  4028d6:	4798      	blx	r3
  4028d8:	4603      	mov	r3, r0
  4028da:	2b00      	cmp	r3, #0
  4028dc:	d1f8      	bne.n	4028d0 <usart_serial_getchar+0x60>
	if (USART0 == p_usart) {
  4028de:	687b      	ldr	r3, [r7, #4]
  4028e0:	4a21      	ldr	r2, [pc, #132]	; (402968 <usart_serial_getchar+0xf8>)
  4028e2:	4293      	cmp	r3, r2
  4028e4:	d10d      	bne.n	402902 <usart_serial_getchar+0x92>
		while (usart_read(p_usart, &val));
  4028e6:	bf00      	nop
  4028e8:	f107 030c 	add.w	r3, r7, #12
  4028ec:	4619      	mov	r1, r3
  4028ee:	6878      	ldr	r0, [r7, #4]
  4028f0:	4b1e      	ldr	r3, [pc, #120]	; (40296c <usart_serial_getchar+0xfc>)
  4028f2:	4798      	blx	r3
  4028f4:	4603      	mov	r3, r0
  4028f6:	2b00      	cmp	r3, #0
  4028f8:	d1f6      	bne.n	4028e8 <usart_serial_getchar+0x78>
		*data = (uint8_t)(val & 0xFF);
  4028fa:	68fb      	ldr	r3, [r7, #12]
  4028fc:	b2da      	uxtb	r2, r3
  4028fe:	683b      	ldr	r3, [r7, #0]
  402900:	701a      	strb	r2, [r3, #0]
	if (USART1 == p_usart) {
  402902:	687b      	ldr	r3, [r7, #4]
  402904:	4a1a      	ldr	r2, [pc, #104]	; (402970 <usart_serial_getchar+0x100>)
  402906:	4293      	cmp	r3, r2
  402908:	d10d      	bne.n	402926 <usart_serial_getchar+0xb6>
		while (usart_read(p_usart, &val));
  40290a:	bf00      	nop
  40290c:	f107 030c 	add.w	r3, r7, #12
  402910:	4619      	mov	r1, r3
  402912:	6878      	ldr	r0, [r7, #4]
  402914:	4b15      	ldr	r3, [pc, #84]	; (40296c <usart_serial_getchar+0xfc>)
  402916:	4798      	blx	r3
  402918:	4603      	mov	r3, r0
  40291a:	2b00      	cmp	r3, #0
  40291c:	d1f6      	bne.n	40290c <usart_serial_getchar+0x9c>
		*data = (uint8_t)(val & 0xFF);
  40291e:	68fb      	ldr	r3, [r7, #12]
  402920:	b2da      	uxtb	r2, r3
  402922:	683b      	ldr	r3, [r7, #0]
  402924:	701a      	strb	r2, [r3, #0]
	if (USART2 == p_usart) {
  402926:	687b      	ldr	r3, [r7, #4]
  402928:	4a12      	ldr	r2, [pc, #72]	; (402974 <usart_serial_getchar+0x104>)
  40292a:	4293      	cmp	r3, r2
  40292c:	d10d      	bne.n	40294a <usart_serial_getchar+0xda>
		while (usart_read(p_usart, &val));
  40292e:	bf00      	nop
  402930:	f107 030c 	add.w	r3, r7, #12
  402934:	4619      	mov	r1, r3
  402936:	6878      	ldr	r0, [r7, #4]
  402938:	4b0c      	ldr	r3, [pc, #48]	; (40296c <usart_serial_getchar+0xfc>)
  40293a:	4798      	blx	r3
  40293c:	4603      	mov	r3, r0
  40293e:	2b00      	cmp	r3, #0
  402940:	d1f6      	bne.n	402930 <usart_serial_getchar+0xc0>
		*data = (uint8_t)(val & 0xFF);
  402942:	68fb      	ldr	r3, [r7, #12]
  402944:	b2da      	uxtb	r2, r3
  402946:	683b      	ldr	r3, [r7, #0]
  402948:	701a      	strb	r2, [r3, #0]
}
  40294a:	bf00      	nop
  40294c:	3710      	adds	r7, #16
  40294e:	46bd      	mov	sp, r7
  402950:	bd80      	pop	{r7, pc}
  402952:	bf00      	nop
  402954:	400e0800 	.word	0x400e0800
  402958:	00401dcd 	.word	0x00401dcd
  40295c:	400e0a00 	.word	0x400e0a00
  402960:	400e1a00 	.word	0x400e1a00
  402964:	400e1c00 	.word	0x400e1c00
  402968:	40024000 	.word	0x40024000
  40296c:	0040204b 	.word	0x0040204b
  402970:	40028000 	.word	0x40028000
  402974:	4002c000 	.word	0x4002c000

00402978 <stdio_serial_init>:
 * \param usart       Base address of the USART instance.
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
  402978:	b580      	push	{r7, lr}
  40297a:	b082      	sub	sp, #8
  40297c:	af00      	add	r7, sp, #0
  40297e:	6078      	str	r0, [r7, #4]
  402980:	6039      	str	r1, [r7, #0]
	stdio_base = (void *)usart;
  402982:	4a0f      	ldr	r2, [pc, #60]	; (4029c0 <stdio_serial_init+0x48>)
  402984:	687b      	ldr	r3, [r7, #4]
  402986:	6013      	str	r3, [r2, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
  402988:	4b0e      	ldr	r3, [pc, #56]	; (4029c4 <stdio_serial_init+0x4c>)
  40298a:	4a0f      	ldr	r2, [pc, #60]	; (4029c8 <stdio_serial_init+0x50>)
  40298c:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
  40298e:	4b0f      	ldr	r3, [pc, #60]	; (4029cc <stdio_serial_init+0x54>)
  402990:	4a0f      	ldr	r2, [pc, #60]	; (4029d0 <stdio_serial_init+0x58>)
  402992:	601a      	str	r2, [r3, #0]
# if (XMEGA || MEGA_RF)
	usart_serial_init((USART_t *)usart,opt);
# elif UC3
	usart_serial_init(usart,(usart_serial_options_t *)opt);
# elif SAM
	usart_serial_init((Usart *)usart,(usart_serial_options_t *)opt);
  402994:	6839      	ldr	r1, [r7, #0]
  402996:	6878      	ldr	r0, [r7, #4]
  402998:	4b0e      	ldr	r3, [pc, #56]	; (4029d4 <stdio_serial_init+0x5c>)
  40299a:	4798      	blx	r3
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
#  endif
#  if UC3 || SAM
	// For AVR32 and SAM GCC
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
  40299c:	4b0e      	ldr	r3, [pc, #56]	; (4029d8 <stdio_serial_init+0x60>)
  40299e:	681b      	ldr	r3, [r3, #0]
  4029a0:	689b      	ldr	r3, [r3, #8]
  4029a2:	2100      	movs	r1, #0
  4029a4:	4618      	mov	r0, r3
  4029a6:	4b0d      	ldr	r3, [pc, #52]	; (4029dc <stdio_serial_init+0x64>)
  4029a8:	4798      	blx	r3
	setbuf(stdin, NULL);
  4029aa:	4b0b      	ldr	r3, [pc, #44]	; (4029d8 <stdio_serial_init+0x60>)
  4029ac:	681b      	ldr	r3, [r3, #0]
  4029ae:	685b      	ldr	r3, [r3, #4]
  4029b0:	2100      	movs	r1, #0
  4029b2:	4618      	mov	r0, r3
  4029b4:	4b09      	ldr	r3, [pc, #36]	; (4029dc <stdio_serial_init+0x64>)
  4029b6:	4798      	blx	r3
	// and AVR GCC library:
	// - printf() emits one character at a time.
	// - getchar() requests only 1 byte to exit.
#  endif
# endif
}
  4029b8:	bf00      	nop
  4029ba:	3708      	adds	r7, #8
  4029bc:	46bd      	mov	sp, r7
  4029be:	bd80      	pop	{r7, pc}
  4029c0:	20400a90 	.word	0x20400a90
  4029c4:	20400a8c 	.word	0x20400a8c
  4029c8:	00402765 	.word	0x00402765
  4029cc:	20400a88 	.word	0x20400a88
  4029d0:	00402871 	.word	0x00402871
  4029d4:	00402601 	.word	0x00402601
  4029d8:	20400014 	.word	0x20400014
  4029dc:	00403df5 	.word	0x00403df5

004029e0 <Button1_Handler>:

/**
 *  Handle Interrupcao botao 1
 */
static void Button1_Handler(uint32_t id, uint32_t mask)
{
  4029e0:	b580      	push	{r7, lr}
  4029e2:	b082      	sub	sp, #8
  4029e4:	af00      	add	r7, sp, #0
  4029e6:	6078      	str	r0, [r7, #4]
  4029e8:	6039      	str	r1, [r7, #0]
	pin_toggle(PIOD, (1<<28));
  4029ea:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  4029ee:	4806      	ldr	r0, [pc, #24]	; (402a08 <Button1_Handler+0x28>)
  4029f0:	4b06      	ldr	r3, [pc, #24]	; (402a0c <Button1_Handler+0x2c>)
  4029f2:	4798      	blx	r3
	pin_toggle(LED_PIO, LED_PIN_MASK);
  4029f4:	f44f 7180 	mov.w	r1, #256	; 0x100
  4029f8:	4805      	ldr	r0, [pc, #20]	; (402a10 <Button1_Handler+0x30>)
  4029fa:	4b04      	ldr	r3, [pc, #16]	; (402a0c <Button1_Handler+0x2c>)
  4029fc:	4798      	blx	r3
}
  4029fe:	bf00      	nop
  402a00:	3708      	adds	r7, #8
  402a02:	46bd      	mov	sp, r7
  402a04:	bd80      	pop	{r7, pc}
  402a06:	bf00      	nop
  402a08:	400e1400 	.word	0x400e1400
  402a0c:	00402a4d 	.word	0x00402a4d
  402a10:	400e1200 	.word	0x400e1200

00402a14 <USART1_Handler>:

void USART1_Handler(void){
  402a14:	b580      	push	{r7, lr}
  402a16:	b082      	sub	sp, #8
  402a18:	af00      	add	r7, sp, #0
	uint32_t ret = usart_get_status(USART_COM);
  402a1a:	4808      	ldr	r0, [pc, #32]	; (402a3c <USART1_Handler+0x28>)
  402a1c:	4b08      	ldr	r3, [pc, #32]	; (402a40 <USART1_Handler+0x2c>)
  402a1e:	4798      	blx	r3
  402a20:	6078      	str	r0, [r7, #4]

	// Verifica por qual motivo entrou na interrupcao
	if(ret & US_IER_RXRDY){                     // Dado disponvel para leitura
  402a22:	687b      	ldr	r3, [r7, #4]
  402a24:	f003 0301 	and.w	r3, r3, #1
  402a28:	2b00      	cmp	r3, #0
  402a2a:	d002      	beq.n	402a32 <USART1_Handler+0x1e>
		usart_getString(bufferRX);
  402a2c:	4805      	ldr	r0, [pc, #20]	; (402a44 <USART1_Handler+0x30>)
  402a2e:	4b06      	ldr	r3, [pc, #24]	; (402a48 <USART1_Handler+0x34>)
  402a30:	4798      	blx	r3
		} else if(ret & US_IER_TXRDY){              // Transmisso finalizada
	}
}
  402a32:	bf00      	nop
  402a34:	3708      	adds	r7, #8
  402a36:	46bd      	mov	sp, r7
  402a38:	bd80      	pop	{r7, pc}
  402a3a:	bf00      	nop
  402a3c:	40028000 	.word	0x40028000
  402a40:	00401fc9 	.word	0x00401fc9
  402a44:	20400aa4 	.word	0x20400aa4
  402a48:	00400569 	.word	0x00400569

00402a4c <pin_toggle>:
/************************************************************************/

/** 
 *  Toggle pin controlado pelo PIO (out)
 */
void pin_toggle(Pio *pio, uint32_t mask){
  402a4c:	b580      	push	{r7, lr}
  402a4e:	b082      	sub	sp, #8
  402a50:	af00      	add	r7, sp, #0
  402a52:	6078      	str	r0, [r7, #4]
  402a54:	6039      	str	r1, [r7, #0]
	if(pio_get_output_data_status(pio, mask))
  402a56:	6839      	ldr	r1, [r7, #0]
  402a58:	6878      	ldr	r0, [r7, #4]
  402a5a:	4b09      	ldr	r3, [pc, #36]	; (402a80 <pin_toggle+0x34>)
  402a5c:	4798      	blx	r3
  402a5e:	4603      	mov	r3, r0
  402a60:	2b00      	cmp	r3, #0
  402a62:	d004      	beq.n	402a6e <pin_toggle+0x22>
		pio_clear(pio, mask);
  402a64:	6839      	ldr	r1, [r7, #0]
  402a66:	6878      	ldr	r0, [r7, #4]
  402a68:	4b06      	ldr	r3, [pc, #24]	; (402a84 <pin_toggle+0x38>)
  402a6a:	4798      	blx	r3
	else
		pio_set(pio,mask);
}
  402a6c:	e003      	b.n	402a76 <pin_toggle+0x2a>
		pio_set(pio,mask);
  402a6e:	6839      	ldr	r1, [r7, #0]
  402a70:	6878      	ldr	r0, [r7, #4]
  402a72:	4b05      	ldr	r3, [pc, #20]	; (402a88 <pin_toggle+0x3c>)
  402a74:	4798      	blx	r3
}
  402a76:	bf00      	nop
  402a78:	3708      	adds	r7, #8
  402a7a:	46bd      	mov	sp, r7
  402a7c:	bd80      	pop	{r7, pc}
  402a7e:	bf00      	nop
  402a80:	0040135d 	.word	0x0040135d
  402a84:	0040114d 	.word	0x0040114d
  402a88:	00401131 	.word	0x00401131

00402a8c <BUT_init>:

/**
 * @Brief Inicializa o pino do BUT
 */
void BUT_init(void){
  402a8c:	b590      	push	{r4, r7, lr}
  402a8e:	b083      	sub	sp, #12
  402a90:	af02      	add	r7, sp, #8
	/* config. pino botao em modo de entrada */
	pmc_enable_periph_clk(BUT_PIO_ID);
  402a92:	200a      	movs	r0, #10
  402a94:	4b10      	ldr	r3, [pc, #64]	; (402ad8 <BUT_init+0x4c>)
  402a96:	4798      	blx	r3
	pio_set_input(BUT_PIO, BUT_PIN_MASK, PIO_PULLUP | PIO_DEBOUNCE);
  402a98:	2209      	movs	r2, #9
  402a9a:	f44f 6100 	mov.w	r1, #2048	; 0x800
  402a9e:	480f      	ldr	r0, [pc, #60]	; (402adc <BUT_init+0x50>)
  402aa0:	4b0f      	ldr	r3, [pc, #60]	; (402ae0 <BUT_init+0x54>)
  402aa2:	4798      	blx	r3
    
	/* config. interrupcao em borda de descida no botao do kit */
	/* indica funcao (but_Handler) a ser chamada quando houver uma interrupo */
	pio_enable_interrupt(BUT_PIO, BUT_PIN_MASK);
  402aa4:	f44f 6100 	mov.w	r1, #2048	; 0x800
  402aa8:	480c      	ldr	r0, [pc, #48]	; (402adc <BUT_init+0x50>)
  402aaa:	4b0e      	ldr	r3, [pc, #56]	; (402ae4 <BUT_init+0x58>)
  402aac:	4798      	blx	r3
	pio_handler_set(BUT_PIO, BUT_PIO_ID, BUT_PIN_MASK, PIO_IT_FALL_EDGE, Button1_Handler);
  402aae:	4b0e      	ldr	r3, [pc, #56]	; (402ae8 <BUT_init+0x5c>)
  402ab0:	9300      	str	r3, [sp, #0]
  402ab2:	2350      	movs	r3, #80	; 0x50
  402ab4:	f44f 6200 	mov.w	r2, #2048	; 0x800
  402ab8:	210a      	movs	r1, #10
  402aba:	4808      	ldr	r0, [pc, #32]	; (402adc <BUT_init+0x50>)
  402abc:	4c0b      	ldr	r4, [pc, #44]	; (402aec <BUT_init+0x60>)
  402abe:	47a0      	blx	r4
    
	/* habilita interrupco do PIO que controla o botao */
	/* e configura sua prioridade                        */
	NVIC_EnableIRQ(BUT_PIO_ID);
  402ac0:	200a      	movs	r0, #10
  402ac2:	4b0b      	ldr	r3, [pc, #44]	; (402af0 <BUT_init+0x64>)
  402ac4:	4798      	blx	r3
	NVIC_SetPriority(BUT_PIO_ID, 1);
  402ac6:	2101      	movs	r1, #1
  402ac8:	200a      	movs	r0, #10
  402aca:	4b0a      	ldr	r3, [pc, #40]	; (402af4 <BUT_init+0x68>)
  402acc:	4798      	blx	r3
};
  402ace:	bf00      	nop
  402ad0:	3704      	adds	r7, #4
  402ad2:	46bd      	mov	sp, r7
  402ad4:	bd90      	pop	{r4, r7, pc}
  402ad6:	bf00      	nop
  402ad8:	004018e9 	.word	0x004018e9
  402adc:	400e0e00 	.word	0x400e0e00
  402ae0:	00401279 	.word	0x00401279
  402ae4:	004013f1 	.word	0x004013f1
  402ae8:	004029e1 	.word	0x004029e1
  402aec:	0040150d 	.word	0x0040150d
  402af0:	004024a1 	.word	0x004024a1
  402af4:	004024d5 	.word	0x004024d5

00402af8 <LED_init>:

/**
 * @Brief Inicializa o pino do LED
 */
void LED_init(int estado){
  402af8:	b590      	push	{r4, r7, lr}
  402afa:	b085      	sub	sp, #20
  402afc:	af02      	add	r7, sp, #8
  402afe:	6078      	str	r0, [r7, #4]
	pmc_enable_periph_clk(LED_PIO_ID);
  402b00:	200c      	movs	r0, #12
  402b02:	4b07      	ldr	r3, [pc, #28]	; (402b20 <LED_init+0x28>)
  402b04:	4798      	blx	r3
	pio_set_output(LED_PIO, LED_PIN_MASK, estado, 0, 0 );
  402b06:	687a      	ldr	r2, [r7, #4]
  402b08:	2300      	movs	r3, #0
  402b0a:	9300      	str	r3, [sp, #0]
  402b0c:	2300      	movs	r3, #0
  402b0e:	f44f 7180 	mov.w	r1, #256	; 0x100
  402b12:	4804      	ldr	r0, [pc, #16]	; (402b24 <LED_init+0x2c>)
  402b14:	4c04      	ldr	r4, [pc, #16]	; (402b28 <LED_init+0x30>)
  402b16:	47a0      	blx	r4
};
  402b18:	bf00      	nop
  402b1a:	370c      	adds	r7, #12
  402b1c:	46bd      	mov	sp, r7
  402b1e:	bd90      	pop	{r4, r7, pc}
  402b20:	004018e9 	.word	0x004018e9
  402b24:	400e1200 	.word	0x400e1200
  402b28:	004012f9 	.word	0x004012f9

00402b2c <configure_console>:
 * 8 bits
 * 1 stop bit
 * sem paridade
 */
static void configure_console(void)
{
  402b2c:	b590      	push	{r4, r7, lr}
  402b2e:	b085      	sub	sp, #20
  402b30:	af00      	add	r7, sp, #0

	/* Configura USART1 Pinos */
	sysclk_enable_peripheral_clock(ID_PIOB);
  402b32:	200b      	movs	r0, #11
  402b34:	4b15      	ldr	r3, [pc, #84]	; (402b8c <configure_console+0x60>)
  402b36:	4798      	blx	r3
	sysclk_enable_peripheral_clock(ID_PIOA);
  402b38:	200a      	movs	r0, #10
  402b3a:	4b14      	ldr	r3, [pc, #80]	; (402b8c <configure_console+0x60>)
  402b3c:	4798      	blx	r3
	pio_set_peripheral(PIOB, PIO_PERIPH_D, PIO_PB4);  // RX
  402b3e:	2210      	movs	r2, #16
  402b40:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  402b44:	4812      	ldr	r0, [pc, #72]	; (402b90 <configure_console+0x64>)
  402b46:	4b13      	ldr	r3, [pc, #76]	; (402b94 <configure_console+0x68>)
  402b48:	4798      	blx	r3
	pio_set_peripheral(PIOA, PIO_PERIPH_A, PIO_PA21); // TX
  402b4a:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  402b4e:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  402b52:	4811      	ldr	r0, [pc, #68]	; (402b98 <configure_console+0x6c>)
  402b54:	4b0f      	ldr	r3, [pc, #60]	; (402b94 <configure_console+0x68>)
  402b56:	4798      	blx	r3
 	MATRIX->CCFG_SYSIO |= CCFG_SYSIO_SYSIO4;
  402b58:	4a10      	ldr	r2, [pc, #64]	; (402b9c <configure_console+0x70>)
  402b5a:	4b10      	ldr	r3, [pc, #64]	; (402b9c <configure_console+0x70>)
  402b5c:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
  402b60:	f043 0310 	orr.w	r3, r3, #16
  402b64:	f8c2 3114 	str.w	r3, [r2, #276]	; 0x114
 
	const usart_serial_options_t uart_serial_options = {
  402b68:	4b0d      	ldr	r3, [pc, #52]	; (402ba0 <configure_console+0x74>)
  402b6a:	463c      	mov	r4, r7
  402b6c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
  402b6e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
		.paritytype = CONF_UART_PARITY,
		.stopbits   = CONF_UART_STOP_BITS,
	};

	/* Configure console UART. */
	sysclk_enable_peripheral_clock(CONSOLE_UART_ID);
  402b72:	200e      	movs	r0, #14
  402b74:	4b05      	ldr	r3, [pc, #20]	; (402b8c <configure_console+0x60>)
  402b76:	4798      	blx	r3
	stdio_serial_init(CONF_UART, &uart_serial_options);
  402b78:	463b      	mov	r3, r7
  402b7a:	4619      	mov	r1, r3
  402b7c:	4809      	ldr	r0, [pc, #36]	; (402ba4 <configure_console+0x78>)
  402b7e:	4b0a      	ldr	r3, [pc, #40]	; (402ba8 <configure_console+0x7c>)
  402b80:	4798      	blx	r3
}
  402b82:	bf00      	nop
  402b84:	3714      	adds	r7, #20
  402b86:	46bd      	mov	sp, r7
  402b88:	bd90      	pop	{r4, r7, pc}
  402b8a:	bf00      	nop
  402b8c:	004025e5 	.word	0x004025e5
  402b90:	400e1000 	.word	0x400e1000
  402b94:	00401169 	.word	0x00401169
  402b98:	400e0e00 	.word	0x400e0e00
  402b9c:	40088000 	.word	0x40088000
  402ba0:	00409380 	.word	0x00409380
  402ba4:	40028000 	.word	0x40028000
  402ba8:	00402979 	.word	0x00402979

00402bac <main>:


/************************************************************************/
/* Main Code	                                                        */
/************************************************************************/
int main(void){
  402bac:	e92d 48f0 	stmdb	sp!, {r4, r5, r6, r7, fp, lr}
  402bb0:	b082      	sub	sp, #8
  402bb2:	af00      	add	r7, sp, #0

  
	uint8_t rtn;

	/* Initialize the SAM system */
	sysclk_init();
  402bb4:	4b88      	ldr	r3, [pc, #544]	; (402dd8 <main+0x22c>)
  402bb6:	4798      	blx	r3
	board_init();
  402bb8:	4b88      	ldr	r3, [pc, #544]	; (402ddc <main+0x230>)
  402bba:	4798      	blx	r3
   
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  402bbc:	4b88      	ldr	r3, [pc, #544]	; (402de0 <main+0x234>)
  402bbe:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  402bc2:	605a      	str	r2, [r3, #4]
  
	/* Inicializa com serial com PC*/
	configure_console();
  402bc4:	4b87      	ldr	r3, [pc, #540]	; (402de4 <main+0x238>)
  402bc6:	4798      	blx	r3
  
	/* Configura Leds */
	LED_init(1);
  402bc8:	2001      	movs	r0, #1
  402bca:	4b87      	ldr	r3, [pc, #540]	; (402de8 <main+0x23c>)
  402bcc:	4798      	blx	r3
  
	/* Configura os botes */
	BUT_init();  
  402bce:	4b87      	ldr	r3, [pc, #540]	; (402dec <main+0x240>)
  402bd0:	4798      	blx	r3
  
	/* Configura USART0 para comunicacao com o HM-10 */
	USART0_init();
  402bd2:	4b87      	ldr	r3, [pc, #540]	; (402df0 <main+0x244>)
  402bd4:	4798      	blx	r3
	/************************************************************************/
	/* MPU                                                                  */
	/************************************************************************/
  
	/* Inicializa i2c */
	printf("Inicializando bus i2c \n");
  402bd6:	4887      	ldr	r0, [pc, #540]	; (402df4 <main+0x248>)
  402bd8:	4b87      	ldr	r3, [pc, #540]	; (402df8 <main+0x24c>)
  402bda:	4798      	blx	r3
	mcu6050_i2c_bus_init();
  402bdc:	4b87      	ldr	r3, [pc, #540]	; (402dfc <main+0x250>)
  402bde:	4798      	blx	r3
  
	// Verifica MPU
	rtn = mcu6050_i2c_bus_read(MPU6050_DEFAULT_ADDRESS, MPU6050_RA_WHO_AM_I, bufferRX, 1);
  402be0:	2301      	movs	r3, #1
  402be2:	4a87      	ldr	r2, [pc, #540]	; (402e00 <main+0x254>)
  402be4:	2175      	movs	r1, #117	; 0x75
  402be6:	2068      	movs	r0, #104	; 0x68
  402be8:	4c86      	ldr	r4, [pc, #536]	; (402e04 <main+0x258>)
  402bea:	47a0      	blx	r4
  402bec:	4603      	mov	r3, r0
  402bee:	71fb      	strb	r3, [r7, #7]
	if(rtn != TWIHS_SUCCESS){
  402bf0:	79fb      	ldrb	r3, [r7, #7]
  402bf2:	2b00      	cmp	r3, #0
  402bf4:	d002      	beq.n	402bfc <main+0x50>
		printf("[ERRO] [i2c] [read] \n");
  402bf6:	4884      	ldr	r0, [pc, #528]	; (402e08 <main+0x25c>)
  402bf8:	4b7f      	ldr	r3, [pc, #508]	; (402df8 <main+0x24c>)
  402bfa:	4798      	blx	r3
	}
  
	// Por algum motivo a primeira leitura  errada.
	if(bufferRX[0] != 0x68){
  402bfc:	4b80      	ldr	r3, [pc, #512]	; (402e00 <main+0x254>)
  402bfe:	781b      	ldrb	r3, [r3, #0]
  402c00:	2b68      	cmp	r3, #104	; 0x68
  402c02:	d005      	beq.n	402c10 <main+0x64>
		printf("[ERRO] [mcu] [Wrong device] [0x%2X] \n", bufferRX[0]);
  402c04:	4b7e      	ldr	r3, [pc, #504]	; (402e00 <main+0x254>)
  402c06:	781b      	ldrb	r3, [r3, #0]
  402c08:	4619      	mov	r1, r3
  402c0a:	4880      	ldr	r0, [pc, #512]	; (402e0c <main+0x260>)
  402c0c:	4b7a      	ldr	r3, [pc, #488]	; (402df8 <main+0x24c>)
  402c0e:	4798      	blx	r3
	}
 
	// Set Clock source
	bufferTX[0] = MPU6050_CLOCK_PLL_XGYRO;
  402c10:	4b7f      	ldr	r3, [pc, #508]	; (402e10 <main+0x264>)
  402c12:	2201      	movs	r2, #1
  402c14:	701a      	strb	r2, [r3, #0]
	rtn = mcu6050_i2c_bus_write(MPU6050_DEFAULT_ADDRESS, MPU6050_RA_PWR_MGMT_1, bufferTX, 1);
  402c16:	2301      	movs	r3, #1
  402c18:	4a7d      	ldr	r2, [pc, #500]	; (402e10 <main+0x264>)
  402c1a:	216b      	movs	r1, #107	; 0x6b
  402c1c:	2068      	movs	r0, #104	; 0x68
  402c1e:	4c7d      	ldr	r4, [pc, #500]	; (402e14 <main+0x268>)
  402c20:	47a0      	blx	r4
  402c22:	4603      	mov	r3, r0
  402c24:	71fb      	strb	r3, [r7, #7]
	if(rtn != TWIHS_SUCCESS)
  402c26:	79fb      	ldrb	r3, [r7, #7]
  402c28:	2b00      	cmp	r3, #0
  402c2a:	d002      	beq.n	402c32 <main+0x86>
		printf("[ERRO] [i2c] [write] \n");
  402c2c:	487a      	ldr	r0, [pc, #488]	; (402e18 <main+0x26c>)
  402c2e:	4b72      	ldr	r3, [pc, #456]	; (402df8 <main+0x24c>)
  402c30:	4798      	blx	r3

	// Configura range acelerometro para operar com 2G
	bufferTX[0] = 0x00; // 2G
  402c32:	4b77      	ldr	r3, [pc, #476]	; (402e10 <main+0x264>)
  402c34:	2200      	movs	r2, #0
  402c36:	701a      	strb	r2, [r3, #0]
	rtn = mcu6050_i2c_bus_write(MPU6050_DEFAULT_ADDRESS, MPU6050_RA_ACCEL_CONFIG, bufferTX, 1);
  402c38:	2301      	movs	r3, #1
  402c3a:	4a75      	ldr	r2, [pc, #468]	; (402e10 <main+0x264>)
  402c3c:	211c      	movs	r1, #28
  402c3e:	2068      	movs	r0, #104	; 0x68
  402c40:	4c74      	ldr	r4, [pc, #464]	; (402e14 <main+0x268>)
  402c42:	47a0      	blx	r4
  402c44:	4603      	mov	r3, r0
  402c46:	71fb      	strb	r3, [r7, #7]
	rangePerDigit = 0.000061f ; // 2G 
  402c48:	4b74      	ldr	r3, [pc, #464]	; (402e1c <main+0x270>)
  402c4a:	4a75      	ldr	r2, [pc, #468]	; (402e20 <main+0x274>)
  402c4c:	601a      	str	r2, [r3, #0]
	//uint32_t g = rangePerDigit/2;      
 
	while (1) {

		// Le valor do acc X High e Low
		rtn = mcu6050_i2c_bus_read(MPU6050_DEFAULT_ADDRESS, MPU6050_RA_ACCEL_XOUT_H, &accXHigh, 1);
  402c4e:	2301      	movs	r3, #1
  402c50:	4a74      	ldr	r2, [pc, #464]	; (402e24 <main+0x278>)
  402c52:	213b      	movs	r1, #59	; 0x3b
  402c54:	2068      	movs	r0, #104	; 0x68
  402c56:	4c6b      	ldr	r4, [pc, #428]	; (402e04 <main+0x258>)
  402c58:	47a0      	blx	r4
  402c5a:	4603      	mov	r3, r0
  402c5c:	71fb      	strb	r3, [r7, #7]
		rtn = mcu6050_i2c_bus_read(MPU6050_DEFAULT_ADDRESS, MPU6050_RA_ACCEL_XOUT_L, &accXLow,  1);
  402c5e:	2301      	movs	r3, #1
  402c60:	4a71      	ldr	r2, [pc, #452]	; (402e28 <main+0x27c>)
  402c62:	213c      	movs	r1, #60	; 0x3c
  402c64:	2068      	movs	r0, #104	; 0x68
  402c66:	4c67      	ldr	r4, [pc, #412]	; (402e04 <main+0x258>)
  402c68:	47a0      	blx	r4
  402c6a:	4603      	mov	r3, r0
  402c6c:	71fb      	strb	r3, [r7, #7]
   
		// Le valor do acc y High e  Low
		rtn = mcu6050_i2c_bus_read(MPU6050_DEFAULT_ADDRESS, MPU6050_RA_ACCEL_YOUT_H, &accYHigh, 1);
  402c6e:	2301      	movs	r3, #1
  402c70:	4a6e      	ldr	r2, [pc, #440]	; (402e2c <main+0x280>)
  402c72:	213d      	movs	r1, #61	; 0x3d
  402c74:	2068      	movs	r0, #104	; 0x68
  402c76:	4c63      	ldr	r4, [pc, #396]	; (402e04 <main+0x258>)
  402c78:	47a0      	blx	r4
  402c7a:	4603      	mov	r3, r0
  402c7c:	71fb      	strb	r3, [r7, #7]
		rtn = mcu6050_i2c_bus_read(MPU6050_DEFAULT_ADDRESS, MPU6050_RA_ACCEL_ZOUT_L, &accYLow,  1);
  402c7e:	2301      	movs	r3, #1
  402c80:	4a6b      	ldr	r2, [pc, #428]	; (402e30 <main+0x284>)
  402c82:	2140      	movs	r1, #64	; 0x40
  402c84:	2068      	movs	r0, #104	; 0x68
  402c86:	4c5f      	ldr	r4, [pc, #380]	; (402e04 <main+0x258>)
  402c88:	47a0      	blx	r4
  402c8a:	4603      	mov	r3, r0
  402c8c:	71fb      	strb	r3, [r7, #7]
    
		// Le valor do acc z HIGH e Low
		rtn = mcu6050_i2c_bus_read(MPU6050_DEFAULT_ADDRESS, MPU6050_RA_ACCEL_ZOUT_H, &accZHigh, 1);
  402c8e:	2301      	movs	r3, #1
  402c90:	4a68      	ldr	r2, [pc, #416]	; (402e34 <main+0x288>)
  402c92:	213f      	movs	r1, #63	; 0x3f
  402c94:	2068      	movs	r0, #104	; 0x68
  402c96:	4c5b      	ldr	r4, [pc, #364]	; (402e04 <main+0x258>)
  402c98:	47a0      	blx	r4
  402c9a:	4603      	mov	r3, r0
  402c9c:	71fb      	strb	r3, [r7, #7]
		rtn = mcu6050_i2c_bus_read(MPU6050_DEFAULT_ADDRESS, MPU6050_RA_ACCEL_ZOUT_L, &accZLow,  1);
  402c9e:	2301      	movs	r3, #1
  402ca0:	4a65      	ldr	r2, [pc, #404]	; (402e38 <main+0x28c>)
  402ca2:	2140      	movs	r1, #64	; 0x40
  402ca4:	2068      	movs	r0, #104	; 0x68
  402ca6:	4c57      	ldr	r4, [pc, #348]	; (402e04 <main+0x258>)
  402ca8:	47a0      	blx	r4
  402caa:	4603      	mov	r3, r0
  402cac:	71fb      	strb	r3, [r7, #7]
     
		// Dados so do tipo complemento de dois
		accX = (accXHigh << 8) | (accXLow << 0);
  402cae:	4b5d      	ldr	r3, [pc, #372]	; (402e24 <main+0x278>)
  402cb0:	781b      	ldrb	r3, [r3, #0]
  402cb2:	b2db      	uxtb	r3, r3
  402cb4:	021b      	lsls	r3, r3, #8
  402cb6:	b21a      	sxth	r2, r3
  402cb8:	4b5b      	ldr	r3, [pc, #364]	; (402e28 <main+0x27c>)
  402cba:	781b      	ldrb	r3, [r3, #0]
  402cbc:	b2db      	uxtb	r3, r3
  402cbe:	b21b      	sxth	r3, r3
  402cc0:	4313      	orrs	r3, r2
  402cc2:	b21a      	sxth	r2, r3
  402cc4:	4b5d      	ldr	r3, [pc, #372]	; (402e3c <main+0x290>)
  402cc6:	801a      	strh	r2, [r3, #0]
		accY = (accYHigh << 8) | (accYLow << 0);
  402cc8:	4b58      	ldr	r3, [pc, #352]	; (402e2c <main+0x280>)
  402cca:	781b      	ldrb	r3, [r3, #0]
  402ccc:	b2db      	uxtb	r3, r3
  402cce:	021b      	lsls	r3, r3, #8
  402cd0:	b21a      	sxth	r2, r3
  402cd2:	4b57      	ldr	r3, [pc, #348]	; (402e30 <main+0x284>)
  402cd4:	781b      	ldrb	r3, [r3, #0]
  402cd6:	b2db      	uxtb	r3, r3
  402cd8:	b21b      	sxth	r3, r3
  402cda:	4313      	orrs	r3, r2
  402cdc:	b21a      	sxth	r2, r3
  402cde:	4b58      	ldr	r3, [pc, #352]	; (402e40 <main+0x294>)
  402ce0:	801a      	strh	r2, [r3, #0]
		accZ = (accZHigh << 8) | (accZLow << 0);
  402ce2:	4b54      	ldr	r3, [pc, #336]	; (402e34 <main+0x288>)
  402ce4:	781b      	ldrb	r3, [r3, #0]
  402ce6:	b2db      	uxtb	r3, r3
  402ce8:	021b      	lsls	r3, r3, #8
  402cea:	b21a      	sxth	r2, r3
  402cec:	4b52      	ldr	r3, [pc, #328]	; (402e38 <main+0x28c>)
  402cee:	781b      	ldrb	r3, [r3, #0]
  402cf0:	b2db      	uxtb	r3, r3
  402cf2:	b21b      	sxth	r3, r3
  402cf4:	4313      	orrs	r3, r2
  402cf6:	b21a      	sxth	r2, r3
  402cf8:	4b52      	ldr	r3, [pc, #328]	; (402e44 <main+0x298>)
  402cfa:	801a      	strh	r2, [r3, #0]
   
		printf("x/y/z : %d / %d / %d \n", accX, accY, accZ);
  402cfc:	4b4f      	ldr	r3, [pc, #316]	; (402e3c <main+0x290>)
  402cfe:	f9b3 3000 	ldrsh.w	r3, [r3]
  402d02:	4619      	mov	r1, r3
  402d04:	4b4e      	ldr	r3, [pc, #312]	; (402e40 <main+0x294>)
  402d06:	f9b3 3000 	ldrsh.w	r3, [r3]
  402d0a:	461a      	mov	r2, r3
  402d0c:	4b4d      	ldr	r3, [pc, #308]	; (402e44 <main+0x298>)
  402d0e:	f9b3 3000 	ldrsh.w	r3, [r3]
  402d12:	484d      	ldr	r0, [pc, #308]	; (402e48 <main+0x29c>)
  402d14:	4c38      	ldr	r4, [pc, #224]	; (402df8 <main+0x24c>)
  402d16:	47a0      	blx	r4
		
		uint32_t modulo;
		modulo = (sqrt(accX^2+accY^2+accZ^2));
  402d18:	4b48      	ldr	r3, [pc, #288]	; (402e3c <main+0x290>)
  402d1a:	f9b3 3000 	ldrsh.w	r3, [r3]
  402d1e:	461a      	mov	r2, r3
  402d20:	4b47      	ldr	r3, [pc, #284]	; (402e40 <main+0x294>)
  402d22:	f9b3 3000 	ldrsh.w	r3, [r3]
  402d26:	3302      	adds	r3, #2
  402d28:	405a      	eors	r2, r3
  402d2a:	4b46      	ldr	r3, [pc, #280]	; (402e44 <main+0x298>)
  402d2c:	f9b3 3000 	ldrsh.w	r3, [r3]
  402d30:	3302      	adds	r3, #2
  402d32:	4053      	eors	r3, r2
  402d34:	f083 0202 	eor.w	r2, r3, #2
  402d38:	4b44      	ldr	r3, [pc, #272]	; (402e4c <main+0x2a0>)
  402d3a:	4610      	mov	r0, r2
  402d3c:	4798      	blx	r3
  402d3e:	4603      	mov	r3, r0
  402d40:	460c      	mov	r4, r1
  402d42:	4618      	mov	r0, r3
  402d44:	4621      	mov	r1, r4
  402d46:	4b42      	ldr	r3, [pc, #264]	; (402e50 <main+0x2a4>)
  402d48:	4798      	blx	r3
  402d4a:	460a      	mov	r2, r1
  402d4c:	4601      	mov	r1, r0
  402d4e:	4b41      	ldr	r3, [pc, #260]	; (402e54 <main+0x2a8>)
  402d50:	4608      	mov	r0, r1
  402d52:	4611      	mov	r1, r2
  402d54:	4798      	blx	r3
  402d56:	4603      	mov	r3, r0
  402d58:	603b      	str	r3, [r7, #0]
		pin_toggle(LED_PIO, LED_PIN_MASK);
  402d5a:	f44f 7180 	mov.w	r1, #256	; 0x100
  402d5e:	483e      	ldr	r0, [pc, #248]	; (402e58 <main+0x2ac>)
  402d60:	4b3e      	ldr	r3, [pc, #248]	; (402e5c <main+0x2b0>)
  402d62:	4798      	blx	r3
		delay_ms(100);
  402d64:	4b3e      	ldr	r3, [pc, #248]	; (402e60 <main+0x2b4>)
  402d66:	4798      	blx	r3
  402d68:	4603      	mov	r3, r0
  402d6a:	4619      	mov	r1, r3
  402d6c:	f04f 0200 	mov.w	r2, #0
  402d70:	460b      	mov	r3, r1
  402d72:	4614      	mov	r4, r2
  402d74:	18db      	adds	r3, r3, r3
  402d76:	eb44 0404 	adc.w	r4, r4, r4
  402d7a:	185b      	adds	r3, r3, r1
  402d7c:	eb44 0402 	adc.w	r4, r4, r2
  402d80:	0166      	lsls	r6, r4, #5
  402d82:	ea46 66d3 	orr.w	r6, r6, r3, lsr #27
  402d86:	015d      	lsls	r5, r3, #5
  402d88:	195b      	adds	r3, r3, r5
  402d8a:	eb44 0406 	adc.w	r4, r4, r6
  402d8e:	185b      	adds	r3, r3, r1
  402d90:	eb44 0402 	adc.w	r4, r4, r2
  402d94:	f241 712b 	movw	r1, #5931	; 0x172b
  402d98:	f04f 0200 	mov.w	r2, #0
  402d9c:	eb13 0b01 	adds.w	fp, r3, r1
  402da0:	eb44 0c02 	adc.w	ip, r4, r2
  402da4:	4658      	mov	r0, fp
  402da6:	4661      	mov	r1, ip
  402da8:	4c2e      	ldr	r4, [pc, #184]	; (402e64 <main+0x2b8>)
  402daa:	f241 722c 	movw	r2, #5932	; 0x172c
  402dae:	f04f 0300 	mov.w	r3, #0
  402db2:	47a0      	blx	r4
  402db4:	4603      	mov	r3, r0
  402db6:	460c      	mov	r4, r1
  402db8:	4618      	mov	r0, r3
  402dba:	4b2b      	ldr	r3, [pc, #172]	; (402e68 <main+0x2bc>)
  402dbc:	4798      	blx	r3
		
		sprintf(bufferTX, "%d \n", modulo);
  402dbe:	683a      	ldr	r2, [r7, #0]
  402dc0:	492a      	ldr	r1, [pc, #168]	; (402e6c <main+0x2c0>)
  402dc2:	4813      	ldr	r0, [pc, #76]	; (402e10 <main+0x264>)
  402dc4:	4b2a      	ldr	r3, [pc, #168]	; (402e70 <main+0x2c4>)
  402dc6:	4798      	blx	r3
		printf("Modulo: %d \n",modulo);
  402dc8:	6839      	ldr	r1, [r7, #0]
  402dca:	482a      	ldr	r0, [pc, #168]	; (402e74 <main+0x2c8>)
  402dcc:	4b0a      	ldr	r3, [pc, #40]	; (402df8 <main+0x24c>)
  402dce:	4798      	blx	r3
		usart_putString(bufferTX);
  402dd0:	480f      	ldr	r0, [pc, #60]	; (402e10 <main+0x264>)
  402dd2:	4b29      	ldr	r3, [pc, #164]	; (402e78 <main+0x2cc>)
  402dd4:	4798      	blx	r3
	while (1) {
  402dd6:	e73a      	b.n	402c4e <main+0xa2>
  402dd8:	00400a61 	.word	0x00400a61
  402ddc:	00401031 	.word	0x00401031
  402de0:	400e1850 	.word	0x400e1850
  402de4:	00402b2d 	.word	0x00402b2d
  402de8:	00402af9 	.word	0x00402af9
  402dec:	00402a8d 	.word	0x00402a8d
  402df0:	00400485 	.word	0x00400485
  402df4:	00409390 	.word	0x00409390
  402df8:	00403d31 	.word	0x00403d31
  402dfc:	0040066d 	.word	0x0040066d
  402e00:	20400aa4 	.word	0x20400aa4
  402e04:	004006fd 	.word	0x004006fd
  402e08:	004093a8 	.word	0x004093a8
  402e0c:	004093c0 	.word	0x004093c0
  402e10:	20400b0c 	.word	0x20400b0c
  402e14:	004006a9 	.word	0x004006a9
  402e18:	004093e8 	.word	0x004093e8
  402e1c:	20400a98 	.word	0x20400a98
  402e20:	387fda40 	.word	0x387fda40
  402e24:	20400b08 	.word	0x20400b08
  402e28:	20400aa1 	.word	0x20400aa1
  402e2c:	20400aa0 	.word	0x20400aa0
  402e30:	20400a94 	.word	0x20400a94
  402e34:	20400a9c 	.word	0x20400a9c
  402e38:	20400aa2 	.word	0x20400aa2
  402e3c:	20400b72 	.word	0x20400b72
  402e40:	20400b70 	.word	0x20400b70
  402e44:	20400a9e 	.word	0x20400a9e
  402e48:	00409400 	.word	0x00409400
  402e4c:	00403359 	.word	0x00403359
  402e50:	00402e7d 	.word	0x00402e7d
  402e54:	00403985 	.word	0x00403985
  402e58:	400e1200 	.word	0x400e1200
  402e5c:	00402a4d 	.word	0x00402a4d
  402e60:	004025bd 	.word	0x004025bd
  402e64:	004039c5 	.word	0x004039c5
  402e68:	20400001 	.word	0x20400001
  402e6c:	00409418 	.word	0x00409418
  402e70:	00403f51 	.word	0x00403f51
  402e74:	00409420 	.word	0x00409420
  402e78:	00400515 	.word	0x00400515

00402e7c <sqrt>:
  402e7c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  402e80:	b08b      	sub	sp, #44	; 0x2c
  402e82:	4604      	mov	r4, r0
  402e84:	460d      	mov	r5, r1
  402e86:	f000 f857 	bl	402f38 <__ieee754_sqrt>
  402e8a:	4b29      	ldr	r3, [pc, #164]	; (402f30 <sqrt+0xb4>)
  402e8c:	f993 a000 	ldrsb.w	sl, [r3]
  402e90:	f1ba 3fff 	cmp.w	sl, #4294967295
  402e94:	4606      	mov	r6, r0
  402e96:	460f      	mov	r7, r1
  402e98:	d012      	beq.n	402ec0 <sqrt+0x44>
  402e9a:	4622      	mov	r2, r4
  402e9c:	462b      	mov	r3, r5
  402e9e:	4620      	mov	r0, r4
  402ea0:	4629      	mov	r1, r5
  402ea2:	f000 fd59 	bl	403958 <__aeabi_dcmpun>
  402ea6:	4683      	mov	fp, r0
  402ea8:	b950      	cbnz	r0, 402ec0 <sqrt+0x44>
  402eaa:	f04f 0800 	mov.w	r8, #0
  402eae:	f04f 0900 	mov.w	r9, #0
  402eb2:	4642      	mov	r2, r8
  402eb4:	464b      	mov	r3, r9
  402eb6:	4620      	mov	r0, r4
  402eb8:	4629      	mov	r1, r5
  402eba:	f000 fd25 	bl	403908 <__aeabi_dcmplt>
  402ebe:	b920      	cbnz	r0, 402eca <sqrt+0x4e>
  402ec0:	4630      	mov	r0, r6
  402ec2:	4639      	mov	r1, r7
  402ec4:	b00b      	add	sp, #44	; 0x2c
  402ec6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402eca:	4b1a      	ldr	r3, [pc, #104]	; (402f34 <sqrt+0xb8>)
  402ecc:	f8cd b020 	str.w	fp, [sp, #32]
  402ed0:	2201      	movs	r2, #1
  402ed2:	e9cd 4504 	strd	r4, r5, [sp, #16]
  402ed6:	e9cd 4502 	strd	r4, r5, [sp, #8]
  402eda:	e88d 000c 	stmia.w	sp, {r2, r3}
  402ede:	f1ba 0f00 	cmp.w	sl, #0
  402ee2:	d017      	beq.n	402f14 <sqrt+0x98>
  402ee4:	4642      	mov	r2, r8
  402ee6:	464b      	mov	r3, r9
  402ee8:	4640      	mov	r0, r8
  402eea:	4649      	mov	r1, r9
  402eec:	f000 fbc4 	bl	403678 <__aeabi_ddiv>
  402ef0:	f1ba 0f02 	cmp.w	sl, #2
  402ef4:	e9cd 0106 	strd	r0, r1, [sp, #24]
  402ef8:	d10e      	bne.n	402f18 <sqrt+0x9c>
  402efa:	f000 feeb 	bl	403cd4 <__errno>
  402efe:	2321      	movs	r3, #33	; 0x21
  402f00:	6003      	str	r3, [r0, #0]
  402f02:	9b08      	ldr	r3, [sp, #32]
  402f04:	b973      	cbnz	r3, 402f24 <sqrt+0xa8>
  402f06:	e9dd 6706 	ldrd	r6, r7, [sp, #24]
  402f0a:	4630      	mov	r0, r6
  402f0c:	4639      	mov	r1, r7
  402f0e:	b00b      	add	sp, #44	; 0x2c
  402f10:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402f14:	e9cd 8906 	strd	r8, r9, [sp, #24]
  402f18:	4668      	mov	r0, sp
  402f1a:	f000 f8c9 	bl	4030b0 <matherr>
  402f1e:	2800      	cmp	r0, #0
  402f20:	d1ef      	bne.n	402f02 <sqrt+0x86>
  402f22:	e7ea      	b.n	402efa <sqrt+0x7e>
  402f24:	f000 fed6 	bl	403cd4 <__errno>
  402f28:	9b08      	ldr	r3, [sp, #32]
  402f2a:	6003      	str	r3, [r0, #0]
  402f2c:	e7eb      	b.n	402f06 <sqrt+0x8a>
  402f2e:	bf00      	nop
  402f30:	20400010 	.word	0x20400010
  402f34:	00409430 	.word	0x00409430

00402f38 <__ieee754_sqrt>:
  402f38:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  402f3c:	4f5b      	ldr	r7, [pc, #364]	; (4030ac <__ieee754_sqrt+0x174>)
  402f3e:	438f      	bics	r7, r1
  402f40:	4605      	mov	r5, r0
  402f42:	460c      	mov	r4, r1
  402f44:	f000 8092 	beq.w	40306c <__ieee754_sqrt+0x134>
  402f48:	2900      	cmp	r1, #0
  402f4a:	460b      	mov	r3, r1
  402f4c:	4602      	mov	r2, r0
  402f4e:	dd6f      	ble.n	403030 <__ieee754_sqrt+0xf8>
  402f50:	150f      	asrs	r7, r1, #20
  402f52:	d07b      	beq.n	40304c <__ieee754_sqrt+0x114>
  402f54:	f2a7 37ff 	subw	r7, r7, #1023	; 0x3ff
  402f58:	f3c3 0313 	ubfx	r3, r3, #0, #20
  402f5c:	07f8      	lsls	r0, r7, #31
  402f5e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  402f62:	d45c      	bmi.n	40301e <__ieee754_sqrt+0xe6>
  402f64:	eb03 71d2 	add.w	r1, r3, r2, lsr #31
  402f68:	2600      	movs	r6, #0
  402f6a:	440b      	add	r3, r1
  402f6c:	107f      	asrs	r7, r7, #1
  402f6e:	0052      	lsls	r2, r2, #1
  402f70:	46b6      	mov	lr, r6
  402f72:	2016      	movs	r0, #22
  402f74:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
  402f78:	eb0e 0401 	add.w	r4, lr, r1
  402f7c:	429c      	cmp	r4, r3
  402f7e:	ea4f 75d2 	mov.w	r5, r2, lsr #31
  402f82:	ea4f 0242 	mov.w	r2, r2, lsl #1
  402f86:	dc03      	bgt.n	402f90 <__ieee754_sqrt+0x58>
  402f88:	1b1b      	subs	r3, r3, r4
  402f8a:	eb04 0e01 	add.w	lr, r4, r1
  402f8e:	440e      	add	r6, r1
  402f90:	3801      	subs	r0, #1
  402f92:	eb05 0343 	add.w	r3, r5, r3, lsl #1
  402f96:	ea4f 0151 	mov.w	r1, r1, lsr #1
  402f9a:	d1ed      	bne.n	402f78 <__ieee754_sqrt+0x40>
  402f9c:	4684      	mov	ip, r0
  402f9e:	2420      	movs	r4, #32
  402fa0:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
  402fa4:	e009      	b.n	402fba <__ieee754_sqrt+0x82>
  402fa6:	d020      	beq.n	402fea <__ieee754_sqrt+0xb2>
  402fa8:	eb03 75d2 	add.w	r5, r3, r2, lsr #31
  402fac:	3c01      	subs	r4, #1
  402fae:	ea4f 0151 	mov.w	r1, r1, lsr #1
  402fb2:	442b      	add	r3, r5
  402fb4:	ea4f 0242 	mov.w	r2, r2, lsl #1
  402fb8:	d020      	beq.n	402ffc <__ieee754_sqrt+0xc4>
  402fba:	4573      	cmp	r3, lr
  402fbc:	eb01 050c 	add.w	r5, r1, ip
  402fc0:	ddf1      	ble.n	402fa6 <__ieee754_sqrt+0x6e>
  402fc2:	2d00      	cmp	r5, #0
  402fc4:	eb05 0c01 	add.w	ip, r5, r1
  402fc8:	db09      	blt.n	402fde <__ieee754_sqrt+0xa6>
  402fca:	46f0      	mov	r8, lr
  402fcc:	4295      	cmp	r5, r2
  402fce:	eba3 030e 	sub.w	r3, r3, lr
  402fd2:	d900      	bls.n	402fd6 <__ieee754_sqrt+0x9e>
  402fd4:	3b01      	subs	r3, #1
  402fd6:	1b52      	subs	r2, r2, r5
  402fd8:	4408      	add	r0, r1
  402fda:	46c6      	mov	lr, r8
  402fdc:	e7e4      	b.n	402fa8 <__ieee754_sqrt+0x70>
  402fde:	f1bc 0f00 	cmp.w	ip, #0
  402fe2:	dbf2      	blt.n	402fca <__ieee754_sqrt+0x92>
  402fe4:	f10e 0801 	add.w	r8, lr, #1
  402fe8:	e7f0      	b.n	402fcc <__ieee754_sqrt+0x94>
  402fea:	4295      	cmp	r5, r2
  402fec:	d8dc      	bhi.n	402fa8 <__ieee754_sqrt+0x70>
  402fee:	2d00      	cmp	r5, #0
  402ff0:	eb05 0c01 	add.w	ip, r5, r1
  402ff4:	db44      	blt.n	403080 <__ieee754_sqrt+0x148>
  402ff6:	4698      	mov	r8, r3
  402ff8:	2300      	movs	r3, #0
  402ffa:	e7ec      	b.n	402fd6 <__ieee754_sqrt+0x9e>
  402ffc:	4313      	orrs	r3, r2
  402ffe:	d113      	bne.n	403028 <__ieee754_sqrt+0xf0>
  403000:	0840      	lsrs	r0, r0, #1
  403002:	1073      	asrs	r3, r6, #1
  403004:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
  403008:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  40300c:	07f2      	lsls	r2, r6, #31
  40300e:	eb03 5907 	add.w	r9, r3, r7, lsl #20
  403012:	bf48      	it	mi
  403014:	f040 4000 	orrmi.w	r0, r0, #2147483648	; 0x80000000
  403018:	4649      	mov	r1, r9
  40301a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40301e:	005b      	lsls	r3, r3, #1
  403020:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
  403024:	0052      	lsls	r2, r2, #1
  403026:	e79d      	b.n	402f64 <__ieee754_sqrt+0x2c>
  403028:	1c41      	adds	r1, r0, #1
  40302a:	d02d      	beq.n	403088 <__ieee754_sqrt+0x150>
  40302c:	3001      	adds	r0, #1
  40302e:	e7e7      	b.n	403000 <__ieee754_sqrt+0xc8>
  403030:	4606      	mov	r6, r0
  403032:	f021 4700 	bic.w	r7, r1, #2147483648	; 0x80000000
  403036:	433e      	orrs	r6, r7
  403038:	d0ef      	beq.n	40301a <__ieee754_sqrt+0xe2>
  40303a:	bb69      	cbnz	r1, 403098 <__ieee754_sqrt+0x160>
  40303c:	460f      	mov	r7, r1
  40303e:	0ad3      	lsrs	r3, r2, #11
  403040:	3f15      	subs	r7, #21
  403042:	0552      	lsls	r2, r2, #21
  403044:	2b00      	cmp	r3, #0
  403046:	d0fa      	beq.n	40303e <__ieee754_sqrt+0x106>
  403048:	02de      	lsls	r6, r3, #11
  40304a:	d420      	bmi.n	40308e <__ieee754_sqrt+0x156>
  40304c:	2400      	movs	r4, #0
  40304e:	e000      	b.n	403052 <__ieee754_sqrt+0x11a>
  403050:	4604      	mov	r4, r0
  403052:	005b      	lsls	r3, r3, #1
  403054:	02dd      	lsls	r5, r3, #11
  403056:	f104 0001 	add.w	r0, r4, #1
  40305a:	d5f9      	bpl.n	403050 <__ieee754_sqrt+0x118>
  40305c:	f1c0 0120 	rsb	r1, r0, #32
  403060:	fa22 f101 	lsr.w	r1, r2, r1
  403064:	430b      	orrs	r3, r1
  403066:	1b3f      	subs	r7, r7, r4
  403068:	4082      	lsls	r2, r0
  40306a:	e773      	b.n	402f54 <__ieee754_sqrt+0x1c>
  40306c:	4602      	mov	r2, r0
  40306e:	460b      	mov	r3, r1
  403070:	f000 f9d8 	bl	403424 <__aeabi_dmul>
  403074:	462a      	mov	r2, r5
  403076:	4623      	mov	r3, r4
  403078:	f000 f822 	bl	4030c0 <__adddf3>
  40307c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  403080:	f1bc 0f00 	cmp.w	ip, #0
  403084:	daae      	bge.n	402fe4 <__ieee754_sqrt+0xac>
  403086:	e7b6      	b.n	402ff6 <__ieee754_sqrt+0xbe>
  403088:	3601      	adds	r6, #1
  40308a:	4620      	mov	r0, r4
  40308c:	e7b9      	b.n	403002 <__ieee754_sqrt+0xca>
  40308e:	2000      	movs	r0, #0
  403090:	2120      	movs	r1, #32
  403092:	f04f 34ff 	mov.w	r4, #4294967295
  403096:	e7e3      	b.n	403060 <__ieee754_sqrt+0x128>
  403098:	4602      	mov	r2, r0
  40309a:	460b      	mov	r3, r1
  40309c:	f000 f80e 	bl	4030bc <__aeabi_dsub>
  4030a0:	4602      	mov	r2, r0
  4030a2:	460b      	mov	r3, r1
  4030a4:	f000 fae8 	bl	403678 <__aeabi_ddiv>
  4030a8:	e7b7      	b.n	40301a <__ieee754_sqrt+0xe2>
  4030aa:	bf00      	nop
  4030ac:	7ff00000 	.word	0x7ff00000

004030b0 <matherr>:
  4030b0:	2000      	movs	r0, #0
  4030b2:	4770      	bx	lr

004030b4 <__aeabi_drsub>:
  4030b4:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
  4030b8:	e002      	b.n	4030c0 <__adddf3>
  4030ba:	bf00      	nop

004030bc <__aeabi_dsub>:
  4030bc:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

004030c0 <__adddf3>:
  4030c0:	b530      	push	{r4, r5, lr}
  4030c2:	ea4f 0441 	mov.w	r4, r1, lsl #1
  4030c6:	ea4f 0543 	mov.w	r5, r3, lsl #1
  4030ca:	ea94 0f05 	teq	r4, r5
  4030ce:	bf08      	it	eq
  4030d0:	ea90 0f02 	teqeq	r0, r2
  4030d4:	bf1f      	itttt	ne
  4030d6:	ea54 0c00 	orrsne.w	ip, r4, r0
  4030da:	ea55 0c02 	orrsne.w	ip, r5, r2
  4030de:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
  4030e2:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  4030e6:	f000 80e2 	beq.w	4032ae <__adddf3+0x1ee>
  4030ea:	ea4f 5454 	mov.w	r4, r4, lsr #21
  4030ee:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
  4030f2:	bfb8      	it	lt
  4030f4:	426d      	neglt	r5, r5
  4030f6:	dd0c      	ble.n	403112 <__adddf3+0x52>
  4030f8:	442c      	add	r4, r5
  4030fa:	ea80 0202 	eor.w	r2, r0, r2
  4030fe:	ea81 0303 	eor.w	r3, r1, r3
  403102:	ea82 0000 	eor.w	r0, r2, r0
  403106:	ea83 0101 	eor.w	r1, r3, r1
  40310a:	ea80 0202 	eor.w	r2, r0, r2
  40310e:	ea81 0303 	eor.w	r3, r1, r3
  403112:	2d36      	cmp	r5, #54	; 0x36
  403114:	bf88      	it	hi
  403116:	bd30      	pophi	{r4, r5, pc}
  403118:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  40311c:	ea4f 3101 	mov.w	r1, r1, lsl #12
  403120:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
  403124:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
  403128:	d002      	beq.n	403130 <__adddf3+0x70>
  40312a:	4240      	negs	r0, r0
  40312c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  403130:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
  403134:	ea4f 3303 	mov.w	r3, r3, lsl #12
  403138:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
  40313c:	d002      	beq.n	403144 <__adddf3+0x84>
  40313e:	4252      	negs	r2, r2
  403140:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  403144:	ea94 0f05 	teq	r4, r5
  403148:	f000 80a7 	beq.w	40329a <__adddf3+0x1da>
  40314c:	f1a4 0401 	sub.w	r4, r4, #1
  403150:	f1d5 0e20 	rsbs	lr, r5, #32
  403154:	db0d      	blt.n	403172 <__adddf3+0xb2>
  403156:	fa02 fc0e 	lsl.w	ip, r2, lr
  40315a:	fa22 f205 	lsr.w	r2, r2, r5
  40315e:	1880      	adds	r0, r0, r2
  403160:	f141 0100 	adc.w	r1, r1, #0
  403164:	fa03 f20e 	lsl.w	r2, r3, lr
  403168:	1880      	adds	r0, r0, r2
  40316a:	fa43 f305 	asr.w	r3, r3, r5
  40316e:	4159      	adcs	r1, r3
  403170:	e00e      	b.n	403190 <__adddf3+0xd0>
  403172:	f1a5 0520 	sub.w	r5, r5, #32
  403176:	f10e 0e20 	add.w	lr, lr, #32
  40317a:	2a01      	cmp	r2, #1
  40317c:	fa03 fc0e 	lsl.w	ip, r3, lr
  403180:	bf28      	it	cs
  403182:	f04c 0c02 	orrcs.w	ip, ip, #2
  403186:	fa43 f305 	asr.w	r3, r3, r5
  40318a:	18c0      	adds	r0, r0, r3
  40318c:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
  403190:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  403194:	d507      	bpl.n	4031a6 <__adddf3+0xe6>
  403196:	f04f 0e00 	mov.w	lr, #0
  40319a:	f1dc 0c00 	rsbs	ip, ip, #0
  40319e:	eb7e 0000 	sbcs.w	r0, lr, r0
  4031a2:	eb6e 0101 	sbc.w	r1, lr, r1
  4031a6:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
  4031aa:	d31b      	bcc.n	4031e4 <__adddf3+0x124>
  4031ac:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
  4031b0:	d30c      	bcc.n	4031cc <__adddf3+0x10c>
  4031b2:	0849      	lsrs	r1, r1, #1
  4031b4:	ea5f 0030 	movs.w	r0, r0, rrx
  4031b8:	ea4f 0c3c 	mov.w	ip, ip, rrx
  4031bc:	f104 0401 	add.w	r4, r4, #1
  4031c0:	ea4f 5244 	mov.w	r2, r4, lsl #21
  4031c4:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
  4031c8:	f080 809a 	bcs.w	403300 <__adddf3+0x240>
  4031cc:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  4031d0:	bf08      	it	eq
  4031d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  4031d6:	f150 0000 	adcs.w	r0, r0, #0
  4031da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  4031de:	ea41 0105 	orr.w	r1, r1, r5
  4031e2:	bd30      	pop	{r4, r5, pc}
  4031e4:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
  4031e8:	4140      	adcs	r0, r0
  4031ea:	eb41 0101 	adc.w	r1, r1, r1
  4031ee:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  4031f2:	f1a4 0401 	sub.w	r4, r4, #1
  4031f6:	d1e9      	bne.n	4031cc <__adddf3+0x10c>
  4031f8:	f091 0f00 	teq	r1, #0
  4031fc:	bf04      	itt	eq
  4031fe:	4601      	moveq	r1, r0
  403200:	2000      	moveq	r0, #0
  403202:	fab1 f381 	clz	r3, r1
  403206:	bf08      	it	eq
  403208:	3320      	addeq	r3, #32
  40320a:	f1a3 030b 	sub.w	r3, r3, #11
  40320e:	f1b3 0220 	subs.w	r2, r3, #32
  403212:	da0c      	bge.n	40322e <__adddf3+0x16e>
  403214:	320c      	adds	r2, #12
  403216:	dd08      	ble.n	40322a <__adddf3+0x16a>
  403218:	f102 0c14 	add.w	ip, r2, #20
  40321c:	f1c2 020c 	rsb	r2, r2, #12
  403220:	fa01 f00c 	lsl.w	r0, r1, ip
  403224:	fa21 f102 	lsr.w	r1, r1, r2
  403228:	e00c      	b.n	403244 <__adddf3+0x184>
  40322a:	f102 0214 	add.w	r2, r2, #20
  40322e:	bfd8      	it	le
  403230:	f1c2 0c20 	rsble	ip, r2, #32
  403234:	fa01 f102 	lsl.w	r1, r1, r2
  403238:	fa20 fc0c 	lsr.w	ip, r0, ip
  40323c:	bfdc      	itt	le
  40323e:	ea41 010c 	orrle.w	r1, r1, ip
  403242:	4090      	lslle	r0, r2
  403244:	1ae4      	subs	r4, r4, r3
  403246:	bfa2      	ittt	ge
  403248:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
  40324c:	4329      	orrge	r1, r5
  40324e:	bd30      	popge	{r4, r5, pc}
  403250:	ea6f 0404 	mvn.w	r4, r4
  403254:	3c1f      	subs	r4, #31
  403256:	da1c      	bge.n	403292 <__adddf3+0x1d2>
  403258:	340c      	adds	r4, #12
  40325a:	dc0e      	bgt.n	40327a <__adddf3+0x1ba>
  40325c:	f104 0414 	add.w	r4, r4, #20
  403260:	f1c4 0220 	rsb	r2, r4, #32
  403264:	fa20 f004 	lsr.w	r0, r0, r4
  403268:	fa01 f302 	lsl.w	r3, r1, r2
  40326c:	ea40 0003 	orr.w	r0, r0, r3
  403270:	fa21 f304 	lsr.w	r3, r1, r4
  403274:	ea45 0103 	orr.w	r1, r5, r3
  403278:	bd30      	pop	{r4, r5, pc}
  40327a:	f1c4 040c 	rsb	r4, r4, #12
  40327e:	f1c4 0220 	rsb	r2, r4, #32
  403282:	fa20 f002 	lsr.w	r0, r0, r2
  403286:	fa01 f304 	lsl.w	r3, r1, r4
  40328a:	ea40 0003 	orr.w	r0, r0, r3
  40328e:	4629      	mov	r1, r5
  403290:	bd30      	pop	{r4, r5, pc}
  403292:	fa21 f004 	lsr.w	r0, r1, r4
  403296:	4629      	mov	r1, r5
  403298:	bd30      	pop	{r4, r5, pc}
  40329a:	f094 0f00 	teq	r4, #0
  40329e:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
  4032a2:	bf06      	itte	eq
  4032a4:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
  4032a8:	3401      	addeq	r4, #1
  4032aa:	3d01      	subne	r5, #1
  4032ac:	e74e      	b.n	40314c <__adddf3+0x8c>
  4032ae:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  4032b2:	bf18      	it	ne
  4032b4:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  4032b8:	d029      	beq.n	40330e <__adddf3+0x24e>
  4032ba:	ea94 0f05 	teq	r4, r5
  4032be:	bf08      	it	eq
  4032c0:	ea90 0f02 	teqeq	r0, r2
  4032c4:	d005      	beq.n	4032d2 <__adddf3+0x212>
  4032c6:	ea54 0c00 	orrs.w	ip, r4, r0
  4032ca:	bf04      	itt	eq
  4032cc:	4619      	moveq	r1, r3
  4032ce:	4610      	moveq	r0, r2
  4032d0:	bd30      	pop	{r4, r5, pc}
  4032d2:	ea91 0f03 	teq	r1, r3
  4032d6:	bf1e      	ittt	ne
  4032d8:	2100      	movne	r1, #0
  4032da:	2000      	movne	r0, #0
  4032dc:	bd30      	popne	{r4, r5, pc}
  4032de:	ea5f 5c54 	movs.w	ip, r4, lsr #21
  4032e2:	d105      	bne.n	4032f0 <__adddf3+0x230>
  4032e4:	0040      	lsls	r0, r0, #1
  4032e6:	4149      	adcs	r1, r1
  4032e8:	bf28      	it	cs
  4032ea:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
  4032ee:	bd30      	pop	{r4, r5, pc}
  4032f0:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
  4032f4:	bf3c      	itt	cc
  4032f6:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
  4032fa:	bd30      	popcc	{r4, r5, pc}
  4032fc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  403300:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
  403304:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  403308:	f04f 0000 	mov.w	r0, #0
  40330c:	bd30      	pop	{r4, r5, pc}
  40330e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  403312:	bf1a      	itte	ne
  403314:	4619      	movne	r1, r3
  403316:	4610      	movne	r0, r2
  403318:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
  40331c:	bf1c      	itt	ne
  40331e:	460b      	movne	r3, r1
  403320:	4602      	movne	r2, r0
  403322:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  403326:	bf06      	itte	eq
  403328:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
  40332c:	ea91 0f03 	teqeq	r1, r3
  403330:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
  403334:	bd30      	pop	{r4, r5, pc}
  403336:	bf00      	nop

00403338 <__aeabi_ui2d>:
  403338:	f090 0f00 	teq	r0, #0
  40333c:	bf04      	itt	eq
  40333e:	2100      	moveq	r1, #0
  403340:	4770      	bxeq	lr
  403342:	b530      	push	{r4, r5, lr}
  403344:	f44f 6480 	mov.w	r4, #1024	; 0x400
  403348:	f104 0432 	add.w	r4, r4, #50	; 0x32
  40334c:	f04f 0500 	mov.w	r5, #0
  403350:	f04f 0100 	mov.w	r1, #0
  403354:	e750      	b.n	4031f8 <__adddf3+0x138>
  403356:	bf00      	nop

00403358 <__aeabi_i2d>:
  403358:	f090 0f00 	teq	r0, #0
  40335c:	bf04      	itt	eq
  40335e:	2100      	moveq	r1, #0
  403360:	4770      	bxeq	lr
  403362:	b530      	push	{r4, r5, lr}
  403364:	f44f 6480 	mov.w	r4, #1024	; 0x400
  403368:	f104 0432 	add.w	r4, r4, #50	; 0x32
  40336c:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
  403370:	bf48      	it	mi
  403372:	4240      	negmi	r0, r0
  403374:	f04f 0100 	mov.w	r1, #0
  403378:	e73e      	b.n	4031f8 <__adddf3+0x138>
  40337a:	bf00      	nop

0040337c <__aeabi_f2d>:
  40337c:	0042      	lsls	r2, r0, #1
  40337e:	ea4f 01e2 	mov.w	r1, r2, asr #3
  403382:	ea4f 0131 	mov.w	r1, r1, rrx
  403386:	ea4f 7002 	mov.w	r0, r2, lsl #28
  40338a:	bf1f      	itttt	ne
  40338c:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
  403390:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  403394:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
  403398:	4770      	bxne	lr
  40339a:	f092 0f00 	teq	r2, #0
  40339e:	bf14      	ite	ne
  4033a0:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  4033a4:	4770      	bxeq	lr
  4033a6:	b530      	push	{r4, r5, lr}
  4033a8:	f44f 7460 	mov.w	r4, #896	; 0x380
  4033ac:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  4033b0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  4033b4:	e720      	b.n	4031f8 <__adddf3+0x138>
  4033b6:	bf00      	nop

004033b8 <__aeabi_ul2d>:
  4033b8:	ea50 0201 	orrs.w	r2, r0, r1
  4033bc:	bf08      	it	eq
  4033be:	4770      	bxeq	lr
  4033c0:	b530      	push	{r4, r5, lr}
  4033c2:	f04f 0500 	mov.w	r5, #0
  4033c6:	e00a      	b.n	4033de <__aeabi_l2d+0x16>

004033c8 <__aeabi_l2d>:
  4033c8:	ea50 0201 	orrs.w	r2, r0, r1
  4033cc:	bf08      	it	eq
  4033ce:	4770      	bxeq	lr
  4033d0:	b530      	push	{r4, r5, lr}
  4033d2:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
  4033d6:	d502      	bpl.n	4033de <__aeabi_l2d+0x16>
  4033d8:	4240      	negs	r0, r0
  4033da:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  4033de:	f44f 6480 	mov.w	r4, #1024	; 0x400
  4033e2:	f104 0432 	add.w	r4, r4, #50	; 0x32
  4033e6:	ea5f 5c91 	movs.w	ip, r1, lsr #22
  4033ea:	f43f aedc 	beq.w	4031a6 <__adddf3+0xe6>
  4033ee:	f04f 0203 	mov.w	r2, #3
  4033f2:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  4033f6:	bf18      	it	ne
  4033f8:	3203      	addne	r2, #3
  4033fa:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  4033fe:	bf18      	it	ne
  403400:	3203      	addne	r2, #3
  403402:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
  403406:	f1c2 0320 	rsb	r3, r2, #32
  40340a:	fa00 fc03 	lsl.w	ip, r0, r3
  40340e:	fa20 f002 	lsr.w	r0, r0, r2
  403412:	fa01 fe03 	lsl.w	lr, r1, r3
  403416:	ea40 000e 	orr.w	r0, r0, lr
  40341a:	fa21 f102 	lsr.w	r1, r1, r2
  40341e:	4414      	add	r4, r2
  403420:	e6c1      	b.n	4031a6 <__adddf3+0xe6>
  403422:	bf00      	nop

00403424 <__aeabi_dmul>:
  403424:	b570      	push	{r4, r5, r6, lr}
  403426:	f04f 0cff 	mov.w	ip, #255	; 0xff
  40342a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  40342e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  403432:	bf1d      	ittte	ne
  403434:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  403438:	ea94 0f0c 	teqne	r4, ip
  40343c:	ea95 0f0c 	teqne	r5, ip
  403440:	f000 f8de 	bleq	403600 <__aeabi_dmul+0x1dc>
  403444:	442c      	add	r4, r5
  403446:	ea81 0603 	eor.w	r6, r1, r3
  40344a:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
  40344e:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
  403452:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
  403456:	bf18      	it	ne
  403458:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
  40345c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  403460:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  403464:	d038      	beq.n	4034d8 <__aeabi_dmul+0xb4>
  403466:	fba0 ce02 	umull	ip, lr, r0, r2
  40346a:	f04f 0500 	mov.w	r5, #0
  40346e:	fbe1 e502 	umlal	lr, r5, r1, r2
  403472:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
  403476:	fbe0 e503 	umlal	lr, r5, r0, r3
  40347a:	f04f 0600 	mov.w	r6, #0
  40347e:	fbe1 5603 	umlal	r5, r6, r1, r3
  403482:	f09c 0f00 	teq	ip, #0
  403486:	bf18      	it	ne
  403488:	f04e 0e01 	orrne.w	lr, lr, #1
  40348c:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
  403490:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
  403494:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
  403498:	d204      	bcs.n	4034a4 <__aeabi_dmul+0x80>
  40349a:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
  40349e:	416d      	adcs	r5, r5
  4034a0:	eb46 0606 	adc.w	r6, r6, r6
  4034a4:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
  4034a8:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
  4034ac:	ea4f 20c5 	mov.w	r0, r5, lsl #11
  4034b0:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
  4034b4:	ea4f 2ece 	mov.w	lr, lr, lsl #11
  4034b8:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  4034bc:	bf88      	it	hi
  4034be:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  4034c2:	d81e      	bhi.n	403502 <__aeabi_dmul+0xde>
  4034c4:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
  4034c8:	bf08      	it	eq
  4034ca:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
  4034ce:	f150 0000 	adcs.w	r0, r0, #0
  4034d2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  4034d6:	bd70      	pop	{r4, r5, r6, pc}
  4034d8:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
  4034dc:	ea46 0101 	orr.w	r1, r6, r1
  4034e0:	ea40 0002 	orr.w	r0, r0, r2
  4034e4:	ea81 0103 	eor.w	r1, r1, r3
  4034e8:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
  4034ec:	bfc2      	ittt	gt
  4034ee:	ebd4 050c 	rsbsgt	r5, r4, ip
  4034f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  4034f6:	bd70      	popgt	{r4, r5, r6, pc}
  4034f8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  4034fc:	f04f 0e00 	mov.w	lr, #0
  403500:	3c01      	subs	r4, #1
  403502:	f300 80ab 	bgt.w	40365c <__aeabi_dmul+0x238>
  403506:	f114 0f36 	cmn.w	r4, #54	; 0x36
  40350a:	bfde      	ittt	le
  40350c:	2000      	movle	r0, #0
  40350e:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
  403512:	bd70      	pople	{r4, r5, r6, pc}
  403514:	f1c4 0400 	rsb	r4, r4, #0
  403518:	3c20      	subs	r4, #32
  40351a:	da35      	bge.n	403588 <__aeabi_dmul+0x164>
  40351c:	340c      	adds	r4, #12
  40351e:	dc1b      	bgt.n	403558 <__aeabi_dmul+0x134>
  403520:	f104 0414 	add.w	r4, r4, #20
  403524:	f1c4 0520 	rsb	r5, r4, #32
  403528:	fa00 f305 	lsl.w	r3, r0, r5
  40352c:	fa20 f004 	lsr.w	r0, r0, r4
  403530:	fa01 f205 	lsl.w	r2, r1, r5
  403534:	ea40 0002 	orr.w	r0, r0, r2
  403538:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
  40353c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  403540:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  403544:	fa21 f604 	lsr.w	r6, r1, r4
  403548:	eb42 0106 	adc.w	r1, r2, r6
  40354c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  403550:	bf08      	it	eq
  403552:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  403556:	bd70      	pop	{r4, r5, r6, pc}
  403558:	f1c4 040c 	rsb	r4, r4, #12
  40355c:	f1c4 0520 	rsb	r5, r4, #32
  403560:	fa00 f304 	lsl.w	r3, r0, r4
  403564:	fa20 f005 	lsr.w	r0, r0, r5
  403568:	fa01 f204 	lsl.w	r2, r1, r4
  40356c:	ea40 0002 	orr.w	r0, r0, r2
  403570:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  403574:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  403578:	f141 0100 	adc.w	r1, r1, #0
  40357c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  403580:	bf08      	it	eq
  403582:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  403586:	bd70      	pop	{r4, r5, r6, pc}
  403588:	f1c4 0520 	rsb	r5, r4, #32
  40358c:	fa00 f205 	lsl.w	r2, r0, r5
  403590:	ea4e 0e02 	orr.w	lr, lr, r2
  403594:	fa20 f304 	lsr.w	r3, r0, r4
  403598:	fa01 f205 	lsl.w	r2, r1, r5
  40359c:	ea43 0302 	orr.w	r3, r3, r2
  4035a0:	fa21 f004 	lsr.w	r0, r1, r4
  4035a4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  4035a8:	fa21 f204 	lsr.w	r2, r1, r4
  4035ac:	ea20 0002 	bic.w	r0, r0, r2
  4035b0:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
  4035b4:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  4035b8:	bf08      	it	eq
  4035ba:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  4035be:	bd70      	pop	{r4, r5, r6, pc}
  4035c0:	f094 0f00 	teq	r4, #0
  4035c4:	d10f      	bne.n	4035e6 <__aeabi_dmul+0x1c2>
  4035c6:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
  4035ca:	0040      	lsls	r0, r0, #1
  4035cc:	eb41 0101 	adc.w	r1, r1, r1
  4035d0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  4035d4:	bf08      	it	eq
  4035d6:	3c01      	subeq	r4, #1
  4035d8:	d0f7      	beq.n	4035ca <__aeabi_dmul+0x1a6>
  4035da:	ea41 0106 	orr.w	r1, r1, r6
  4035de:	f095 0f00 	teq	r5, #0
  4035e2:	bf18      	it	ne
  4035e4:	4770      	bxne	lr
  4035e6:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
  4035ea:	0052      	lsls	r2, r2, #1
  4035ec:	eb43 0303 	adc.w	r3, r3, r3
  4035f0:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
  4035f4:	bf08      	it	eq
  4035f6:	3d01      	subeq	r5, #1
  4035f8:	d0f7      	beq.n	4035ea <__aeabi_dmul+0x1c6>
  4035fa:	ea43 0306 	orr.w	r3, r3, r6
  4035fe:	4770      	bx	lr
  403600:	ea94 0f0c 	teq	r4, ip
  403604:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  403608:	bf18      	it	ne
  40360a:	ea95 0f0c 	teqne	r5, ip
  40360e:	d00c      	beq.n	40362a <__aeabi_dmul+0x206>
  403610:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  403614:	bf18      	it	ne
  403616:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  40361a:	d1d1      	bne.n	4035c0 <__aeabi_dmul+0x19c>
  40361c:	ea81 0103 	eor.w	r1, r1, r3
  403620:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  403624:	f04f 0000 	mov.w	r0, #0
  403628:	bd70      	pop	{r4, r5, r6, pc}
  40362a:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  40362e:	bf06      	itte	eq
  403630:	4610      	moveq	r0, r2
  403632:	4619      	moveq	r1, r3
  403634:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  403638:	d019      	beq.n	40366e <__aeabi_dmul+0x24a>
  40363a:	ea94 0f0c 	teq	r4, ip
  40363e:	d102      	bne.n	403646 <__aeabi_dmul+0x222>
  403640:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
  403644:	d113      	bne.n	40366e <__aeabi_dmul+0x24a>
  403646:	ea95 0f0c 	teq	r5, ip
  40364a:	d105      	bne.n	403658 <__aeabi_dmul+0x234>
  40364c:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
  403650:	bf1c      	itt	ne
  403652:	4610      	movne	r0, r2
  403654:	4619      	movne	r1, r3
  403656:	d10a      	bne.n	40366e <__aeabi_dmul+0x24a>
  403658:	ea81 0103 	eor.w	r1, r1, r3
  40365c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  403660:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  403664:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  403668:	f04f 0000 	mov.w	r0, #0
  40366c:	bd70      	pop	{r4, r5, r6, pc}
  40366e:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  403672:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
  403676:	bd70      	pop	{r4, r5, r6, pc}

00403678 <__aeabi_ddiv>:
  403678:	b570      	push	{r4, r5, r6, lr}
  40367a:	f04f 0cff 	mov.w	ip, #255	; 0xff
  40367e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  403682:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  403686:	bf1d      	ittte	ne
  403688:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  40368c:	ea94 0f0c 	teqne	r4, ip
  403690:	ea95 0f0c 	teqne	r5, ip
  403694:	f000 f8a7 	bleq	4037e6 <__aeabi_ddiv+0x16e>
  403698:	eba4 0405 	sub.w	r4, r4, r5
  40369c:	ea81 0e03 	eor.w	lr, r1, r3
  4036a0:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  4036a4:	ea4f 3101 	mov.w	r1, r1, lsl #12
  4036a8:	f000 8088 	beq.w	4037bc <__aeabi_ddiv+0x144>
  4036ac:	ea4f 3303 	mov.w	r3, r3, lsl #12
  4036b0:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
  4036b4:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
  4036b8:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
  4036bc:	ea4f 2202 	mov.w	r2, r2, lsl #8
  4036c0:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
  4036c4:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
  4036c8:	ea4f 2600 	mov.w	r6, r0, lsl #8
  4036cc:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
  4036d0:	429d      	cmp	r5, r3
  4036d2:	bf08      	it	eq
  4036d4:	4296      	cmpeq	r6, r2
  4036d6:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
  4036da:	f504 7440 	add.w	r4, r4, #768	; 0x300
  4036de:	d202      	bcs.n	4036e6 <__aeabi_ddiv+0x6e>
  4036e0:	085b      	lsrs	r3, r3, #1
  4036e2:	ea4f 0232 	mov.w	r2, r2, rrx
  4036e6:	1ab6      	subs	r6, r6, r2
  4036e8:	eb65 0503 	sbc.w	r5, r5, r3
  4036ec:	085b      	lsrs	r3, r3, #1
  4036ee:	ea4f 0232 	mov.w	r2, r2, rrx
  4036f2:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
  4036f6:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
  4036fa:	ebb6 0e02 	subs.w	lr, r6, r2
  4036fe:	eb75 0e03 	sbcs.w	lr, r5, r3
  403702:	bf22      	ittt	cs
  403704:	1ab6      	subcs	r6, r6, r2
  403706:	4675      	movcs	r5, lr
  403708:	ea40 000c 	orrcs.w	r0, r0, ip
  40370c:	085b      	lsrs	r3, r3, #1
  40370e:	ea4f 0232 	mov.w	r2, r2, rrx
  403712:	ebb6 0e02 	subs.w	lr, r6, r2
  403716:	eb75 0e03 	sbcs.w	lr, r5, r3
  40371a:	bf22      	ittt	cs
  40371c:	1ab6      	subcs	r6, r6, r2
  40371e:	4675      	movcs	r5, lr
  403720:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
  403724:	085b      	lsrs	r3, r3, #1
  403726:	ea4f 0232 	mov.w	r2, r2, rrx
  40372a:	ebb6 0e02 	subs.w	lr, r6, r2
  40372e:	eb75 0e03 	sbcs.w	lr, r5, r3
  403732:	bf22      	ittt	cs
  403734:	1ab6      	subcs	r6, r6, r2
  403736:	4675      	movcs	r5, lr
  403738:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
  40373c:	085b      	lsrs	r3, r3, #1
  40373e:	ea4f 0232 	mov.w	r2, r2, rrx
  403742:	ebb6 0e02 	subs.w	lr, r6, r2
  403746:	eb75 0e03 	sbcs.w	lr, r5, r3
  40374a:	bf22      	ittt	cs
  40374c:	1ab6      	subcs	r6, r6, r2
  40374e:	4675      	movcs	r5, lr
  403750:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
  403754:	ea55 0e06 	orrs.w	lr, r5, r6
  403758:	d018      	beq.n	40378c <__aeabi_ddiv+0x114>
  40375a:	ea4f 1505 	mov.w	r5, r5, lsl #4
  40375e:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
  403762:	ea4f 1606 	mov.w	r6, r6, lsl #4
  403766:	ea4f 03c3 	mov.w	r3, r3, lsl #3
  40376a:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
  40376e:	ea4f 02c2 	mov.w	r2, r2, lsl #3
  403772:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
  403776:	d1c0      	bne.n	4036fa <__aeabi_ddiv+0x82>
  403778:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  40377c:	d10b      	bne.n	403796 <__aeabi_ddiv+0x11e>
  40377e:	ea41 0100 	orr.w	r1, r1, r0
  403782:	f04f 0000 	mov.w	r0, #0
  403786:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
  40378a:	e7b6      	b.n	4036fa <__aeabi_ddiv+0x82>
  40378c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  403790:	bf04      	itt	eq
  403792:	4301      	orreq	r1, r0
  403794:	2000      	moveq	r0, #0
  403796:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  40379a:	bf88      	it	hi
  40379c:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  4037a0:	f63f aeaf 	bhi.w	403502 <__aeabi_dmul+0xde>
  4037a4:	ebb5 0c03 	subs.w	ip, r5, r3
  4037a8:	bf04      	itt	eq
  4037aa:	ebb6 0c02 	subseq.w	ip, r6, r2
  4037ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  4037b2:	f150 0000 	adcs.w	r0, r0, #0
  4037b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  4037ba:	bd70      	pop	{r4, r5, r6, pc}
  4037bc:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
  4037c0:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
  4037c4:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
  4037c8:	bfc2      	ittt	gt
  4037ca:	ebd4 050c 	rsbsgt	r5, r4, ip
  4037ce:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  4037d2:	bd70      	popgt	{r4, r5, r6, pc}
  4037d4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  4037d8:	f04f 0e00 	mov.w	lr, #0
  4037dc:	3c01      	subs	r4, #1
  4037de:	e690      	b.n	403502 <__aeabi_dmul+0xde>
  4037e0:	ea45 0e06 	orr.w	lr, r5, r6
  4037e4:	e68d      	b.n	403502 <__aeabi_dmul+0xde>
  4037e6:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  4037ea:	ea94 0f0c 	teq	r4, ip
  4037ee:	bf08      	it	eq
  4037f0:	ea95 0f0c 	teqeq	r5, ip
  4037f4:	f43f af3b 	beq.w	40366e <__aeabi_dmul+0x24a>
  4037f8:	ea94 0f0c 	teq	r4, ip
  4037fc:	d10a      	bne.n	403814 <__aeabi_ddiv+0x19c>
  4037fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  403802:	f47f af34 	bne.w	40366e <__aeabi_dmul+0x24a>
  403806:	ea95 0f0c 	teq	r5, ip
  40380a:	f47f af25 	bne.w	403658 <__aeabi_dmul+0x234>
  40380e:	4610      	mov	r0, r2
  403810:	4619      	mov	r1, r3
  403812:	e72c      	b.n	40366e <__aeabi_dmul+0x24a>
  403814:	ea95 0f0c 	teq	r5, ip
  403818:	d106      	bne.n	403828 <__aeabi_ddiv+0x1b0>
  40381a:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  40381e:	f43f aefd 	beq.w	40361c <__aeabi_dmul+0x1f8>
  403822:	4610      	mov	r0, r2
  403824:	4619      	mov	r1, r3
  403826:	e722      	b.n	40366e <__aeabi_dmul+0x24a>
  403828:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  40382c:	bf18      	it	ne
  40382e:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  403832:	f47f aec5 	bne.w	4035c0 <__aeabi_dmul+0x19c>
  403836:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
  40383a:	f47f af0d 	bne.w	403658 <__aeabi_dmul+0x234>
  40383e:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
  403842:	f47f aeeb 	bne.w	40361c <__aeabi_dmul+0x1f8>
  403846:	e712      	b.n	40366e <__aeabi_dmul+0x24a>

00403848 <__gedf2>:
  403848:	f04f 3cff 	mov.w	ip, #4294967295
  40384c:	e006      	b.n	40385c <__cmpdf2+0x4>
  40384e:	bf00      	nop

00403850 <__ledf2>:
  403850:	f04f 0c01 	mov.w	ip, #1
  403854:	e002      	b.n	40385c <__cmpdf2+0x4>
  403856:	bf00      	nop

00403858 <__cmpdf2>:
  403858:	f04f 0c01 	mov.w	ip, #1
  40385c:	f84d cd04 	str.w	ip, [sp, #-4]!
  403860:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  403864:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  403868:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  40386c:	bf18      	it	ne
  40386e:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
  403872:	d01b      	beq.n	4038ac <__cmpdf2+0x54>
  403874:	b001      	add	sp, #4
  403876:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
  40387a:	bf0c      	ite	eq
  40387c:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
  403880:	ea91 0f03 	teqne	r1, r3
  403884:	bf02      	ittt	eq
  403886:	ea90 0f02 	teqeq	r0, r2
  40388a:	2000      	moveq	r0, #0
  40388c:	4770      	bxeq	lr
  40388e:	f110 0f00 	cmn.w	r0, #0
  403892:	ea91 0f03 	teq	r1, r3
  403896:	bf58      	it	pl
  403898:	4299      	cmppl	r1, r3
  40389a:	bf08      	it	eq
  40389c:	4290      	cmpeq	r0, r2
  40389e:	bf2c      	ite	cs
  4038a0:	17d8      	asrcs	r0, r3, #31
  4038a2:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
  4038a6:	f040 0001 	orr.w	r0, r0, #1
  4038aa:	4770      	bx	lr
  4038ac:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  4038b0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  4038b4:	d102      	bne.n	4038bc <__cmpdf2+0x64>
  4038b6:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  4038ba:	d107      	bne.n	4038cc <__cmpdf2+0x74>
  4038bc:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  4038c0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  4038c4:	d1d6      	bne.n	403874 <__cmpdf2+0x1c>
  4038c6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  4038ca:	d0d3      	beq.n	403874 <__cmpdf2+0x1c>
  4038cc:	f85d 0b04 	ldr.w	r0, [sp], #4
  4038d0:	4770      	bx	lr
  4038d2:	bf00      	nop

004038d4 <__aeabi_cdrcmple>:
  4038d4:	4684      	mov	ip, r0
  4038d6:	4610      	mov	r0, r2
  4038d8:	4662      	mov	r2, ip
  4038da:	468c      	mov	ip, r1
  4038dc:	4619      	mov	r1, r3
  4038de:	4663      	mov	r3, ip
  4038e0:	e000      	b.n	4038e4 <__aeabi_cdcmpeq>
  4038e2:	bf00      	nop

004038e4 <__aeabi_cdcmpeq>:
  4038e4:	b501      	push	{r0, lr}
  4038e6:	f7ff ffb7 	bl	403858 <__cmpdf2>
  4038ea:	2800      	cmp	r0, #0
  4038ec:	bf48      	it	mi
  4038ee:	f110 0f00 	cmnmi.w	r0, #0
  4038f2:	bd01      	pop	{r0, pc}

004038f4 <__aeabi_dcmpeq>:
  4038f4:	f84d ed08 	str.w	lr, [sp, #-8]!
  4038f8:	f7ff fff4 	bl	4038e4 <__aeabi_cdcmpeq>
  4038fc:	bf0c      	ite	eq
  4038fe:	2001      	moveq	r0, #1
  403900:	2000      	movne	r0, #0
  403902:	f85d fb08 	ldr.w	pc, [sp], #8
  403906:	bf00      	nop

00403908 <__aeabi_dcmplt>:
  403908:	f84d ed08 	str.w	lr, [sp, #-8]!
  40390c:	f7ff ffea 	bl	4038e4 <__aeabi_cdcmpeq>
  403910:	bf34      	ite	cc
  403912:	2001      	movcc	r0, #1
  403914:	2000      	movcs	r0, #0
  403916:	f85d fb08 	ldr.w	pc, [sp], #8
  40391a:	bf00      	nop

0040391c <__aeabi_dcmple>:
  40391c:	f84d ed08 	str.w	lr, [sp, #-8]!
  403920:	f7ff ffe0 	bl	4038e4 <__aeabi_cdcmpeq>
  403924:	bf94      	ite	ls
  403926:	2001      	movls	r0, #1
  403928:	2000      	movhi	r0, #0
  40392a:	f85d fb08 	ldr.w	pc, [sp], #8
  40392e:	bf00      	nop

00403930 <__aeabi_dcmpge>:
  403930:	f84d ed08 	str.w	lr, [sp, #-8]!
  403934:	f7ff ffce 	bl	4038d4 <__aeabi_cdrcmple>
  403938:	bf94      	ite	ls
  40393a:	2001      	movls	r0, #1
  40393c:	2000      	movhi	r0, #0
  40393e:	f85d fb08 	ldr.w	pc, [sp], #8
  403942:	bf00      	nop

00403944 <__aeabi_dcmpgt>:
  403944:	f84d ed08 	str.w	lr, [sp, #-8]!
  403948:	f7ff ffc4 	bl	4038d4 <__aeabi_cdrcmple>
  40394c:	bf34      	ite	cc
  40394e:	2001      	movcc	r0, #1
  403950:	2000      	movcs	r0, #0
  403952:	f85d fb08 	ldr.w	pc, [sp], #8
  403956:	bf00      	nop

00403958 <__aeabi_dcmpun>:
  403958:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  40395c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  403960:	d102      	bne.n	403968 <__aeabi_dcmpun+0x10>
  403962:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  403966:	d10a      	bne.n	40397e <__aeabi_dcmpun+0x26>
  403968:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  40396c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  403970:	d102      	bne.n	403978 <__aeabi_dcmpun+0x20>
  403972:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  403976:	d102      	bne.n	40397e <__aeabi_dcmpun+0x26>
  403978:	f04f 0000 	mov.w	r0, #0
  40397c:	4770      	bx	lr
  40397e:	f04f 0001 	mov.w	r0, #1
  403982:	4770      	bx	lr

00403984 <__aeabi_d2uiz>:
  403984:	004a      	lsls	r2, r1, #1
  403986:	d211      	bcs.n	4039ac <__aeabi_d2uiz+0x28>
  403988:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
  40398c:	d211      	bcs.n	4039b2 <__aeabi_d2uiz+0x2e>
  40398e:	d50d      	bpl.n	4039ac <__aeabi_d2uiz+0x28>
  403990:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
  403994:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
  403998:	d40e      	bmi.n	4039b8 <__aeabi_d2uiz+0x34>
  40399a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  40399e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  4039a2:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
  4039a6:	fa23 f002 	lsr.w	r0, r3, r2
  4039aa:	4770      	bx	lr
  4039ac:	f04f 0000 	mov.w	r0, #0
  4039b0:	4770      	bx	lr
  4039b2:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
  4039b6:	d102      	bne.n	4039be <__aeabi_d2uiz+0x3a>
  4039b8:	f04f 30ff 	mov.w	r0, #4294967295
  4039bc:	4770      	bx	lr
  4039be:	f04f 0000 	mov.w	r0, #0
  4039c2:	4770      	bx	lr

004039c4 <__aeabi_uldivmod>:
  4039c4:	b953      	cbnz	r3, 4039dc <__aeabi_uldivmod+0x18>
  4039c6:	b94a      	cbnz	r2, 4039dc <__aeabi_uldivmod+0x18>
  4039c8:	2900      	cmp	r1, #0
  4039ca:	bf08      	it	eq
  4039cc:	2800      	cmpeq	r0, #0
  4039ce:	bf1c      	itt	ne
  4039d0:	f04f 31ff 	movne.w	r1, #4294967295
  4039d4:	f04f 30ff 	movne.w	r0, #4294967295
  4039d8:	f000 b97a 	b.w	403cd0 <__aeabi_idiv0>
  4039dc:	f1ad 0c08 	sub.w	ip, sp, #8
  4039e0:	e96d ce04 	strd	ip, lr, [sp, #-16]!
  4039e4:	f000 f806 	bl	4039f4 <__udivmoddi4>
  4039e8:	f8dd e004 	ldr.w	lr, [sp, #4]
  4039ec:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  4039f0:	b004      	add	sp, #16
  4039f2:	4770      	bx	lr

004039f4 <__udivmoddi4>:
  4039f4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  4039f8:	468c      	mov	ip, r1
  4039fa:	460d      	mov	r5, r1
  4039fc:	4604      	mov	r4, r0
  4039fe:	9e08      	ldr	r6, [sp, #32]
  403a00:	2b00      	cmp	r3, #0
  403a02:	d151      	bne.n	403aa8 <__udivmoddi4+0xb4>
  403a04:	428a      	cmp	r2, r1
  403a06:	4617      	mov	r7, r2
  403a08:	d96d      	bls.n	403ae6 <__udivmoddi4+0xf2>
  403a0a:	fab2 fe82 	clz	lr, r2
  403a0e:	f1be 0f00 	cmp.w	lr, #0
  403a12:	d00b      	beq.n	403a2c <__udivmoddi4+0x38>
  403a14:	f1ce 0c20 	rsb	ip, lr, #32
  403a18:	fa01 f50e 	lsl.w	r5, r1, lr
  403a1c:	fa20 fc0c 	lsr.w	ip, r0, ip
  403a20:	fa02 f70e 	lsl.w	r7, r2, lr
  403a24:	ea4c 0c05 	orr.w	ip, ip, r5
  403a28:	fa00 f40e 	lsl.w	r4, r0, lr
  403a2c:	ea4f 4a17 	mov.w	sl, r7, lsr #16
  403a30:	0c25      	lsrs	r5, r4, #16
  403a32:	fbbc f8fa 	udiv	r8, ip, sl
  403a36:	fa1f f987 	uxth.w	r9, r7
  403a3a:	fb0a cc18 	mls	ip, sl, r8, ip
  403a3e:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
  403a42:	fb08 f309 	mul.w	r3, r8, r9
  403a46:	42ab      	cmp	r3, r5
  403a48:	d90a      	bls.n	403a60 <__udivmoddi4+0x6c>
  403a4a:	19ed      	adds	r5, r5, r7
  403a4c:	f108 32ff 	add.w	r2, r8, #4294967295
  403a50:	f080 8123 	bcs.w	403c9a <__udivmoddi4+0x2a6>
  403a54:	42ab      	cmp	r3, r5
  403a56:	f240 8120 	bls.w	403c9a <__udivmoddi4+0x2a6>
  403a5a:	f1a8 0802 	sub.w	r8, r8, #2
  403a5e:	443d      	add	r5, r7
  403a60:	1aed      	subs	r5, r5, r3
  403a62:	b2a4      	uxth	r4, r4
  403a64:	fbb5 f0fa 	udiv	r0, r5, sl
  403a68:	fb0a 5510 	mls	r5, sl, r0, r5
  403a6c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
  403a70:	fb00 f909 	mul.w	r9, r0, r9
  403a74:	45a1      	cmp	r9, r4
  403a76:	d909      	bls.n	403a8c <__udivmoddi4+0x98>
  403a78:	19e4      	adds	r4, r4, r7
  403a7a:	f100 33ff 	add.w	r3, r0, #4294967295
  403a7e:	f080 810a 	bcs.w	403c96 <__udivmoddi4+0x2a2>
  403a82:	45a1      	cmp	r9, r4
  403a84:	f240 8107 	bls.w	403c96 <__udivmoddi4+0x2a2>
  403a88:	3802      	subs	r0, #2
  403a8a:	443c      	add	r4, r7
  403a8c:	eba4 0409 	sub.w	r4, r4, r9
  403a90:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  403a94:	2100      	movs	r1, #0
  403a96:	2e00      	cmp	r6, #0
  403a98:	d061      	beq.n	403b5e <__udivmoddi4+0x16a>
  403a9a:	fa24 f40e 	lsr.w	r4, r4, lr
  403a9e:	2300      	movs	r3, #0
  403aa0:	6034      	str	r4, [r6, #0]
  403aa2:	6073      	str	r3, [r6, #4]
  403aa4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  403aa8:	428b      	cmp	r3, r1
  403aaa:	d907      	bls.n	403abc <__udivmoddi4+0xc8>
  403aac:	2e00      	cmp	r6, #0
  403aae:	d054      	beq.n	403b5a <__udivmoddi4+0x166>
  403ab0:	2100      	movs	r1, #0
  403ab2:	e886 0021 	stmia.w	r6, {r0, r5}
  403ab6:	4608      	mov	r0, r1
  403ab8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  403abc:	fab3 f183 	clz	r1, r3
  403ac0:	2900      	cmp	r1, #0
  403ac2:	f040 808e 	bne.w	403be2 <__udivmoddi4+0x1ee>
  403ac6:	42ab      	cmp	r3, r5
  403ac8:	d302      	bcc.n	403ad0 <__udivmoddi4+0xdc>
  403aca:	4282      	cmp	r2, r0
  403acc:	f200 80fa 	bhi.w	403cc4 <__udivmoddi4+0x2d0>
  403ad0:	1a84      	subs	r4, r0, r2
  403ad2:	eb65 0503 	sbc.w	r5, r5, r3
  403ad6:	2001      	movs	r0, #1
  403ad8:	46ac      	mov	ip, r5
  403ada:	2e00      	cmp	r6, #0
  403adc:	d03f      	beq.n	403b5e <__udivmoddi4+0x16a>
  403ade:	e886 1010 	stmia.w	r6, {r4, ip}
  403ae2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  403ae6:	b912      	cbnz	r2, 403aee <__udivmoddi4+0xfa>
  403ae8:	2701      	movs	r7, #1
  403aea:	fbb7 f7f2 	udiv	r7, r7, r2
  403aee:	fab7 fe87 	clz	lr, r7
  403af2:	f1be 0f00 	cmp.w	lr, #0
  403af6:	d134      	bne.n	403b62 <__udivmoddi4+0x16e>
  403af8:	1beb      	subs	r3, r5, r7
  403afa:	0c3a      	lsrs	r2, r7, #16
  403afc:	fa1f fc87 	uxth.w	ip, r7
  403b00:	2101      	movs	r1, #1
  403b02:	fbb3 f8f2 	udiv	r8, r3, r2
  403b06:	0c25      	lsrs	r5, r4, #16
  403b08:	fb02 3318 	mls	r3, r2, r8, r3
  403b0c:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  403b10:	fb0c f308 	mul.w	r3, ip, r8
  403b14:	42ab      	cmp	r3, r5
  403b16:	d907      	bls.n	403b28 <__udivmoddi4+0x134>
  403b18:	19ed      	adds	r5, r5, r7
  403b1a:	f108 30ff 	add.w	r0, r8, #4294967295
  403b1e:	d202      	bcs.n	403b26 <__udivmoddi4+0x132>
  403b20:	42ab      	cmp	r3, r5
  403b22:	f200 80d1 	bhi.w	403cc8 <__udivmoddi4+0x2d4>
  403b26:	4680      	mov	r8, r0
  403b28:	1aed      	subs	r5, r5, r3
  403b2a:	b2a3      	uxth	r3, r4
  403b2c:	fbb5 f0f2 	udiv	r0, r5, r2
  403b30:	fb02 5510 	mls	r5, r2, r0, r5
  403b34:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
  403b38:	fb0c fc00 	mul.w	ip, ip, r0
  403b3c:	45a4      	cmp	ip, r4
  403b3e:	d907      	bls.n	403b50 <__udivmoddi4+0x15c>
  403b40:	19e4      	adds	r4, r4, r7
  403b42:	f100 33ff 	add.w	r3, r0, #4294967295
  403b46:	d202      	bcs.n	403b4e <__udivmoddi4+0x15a>
  403b48:	45a4      	cmp	ip, r4
  403b4a:	f200 80b8 	bhi.w	403cbe <__udivmoddi4+0x2ca>
  403b4e:	4618      	mov	r0, r3
  403b50:	eba4 040c 	sub.w	r4, r4, ip
  403b54:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  403b58:	e79d      	b.n	403a96 <__udivmoddi4+0xa2>
  403b5a:	4631      	mov	r1, r6
  403b5c:	4630      	mov	r0, r6
  403b5e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  403b62:	f1ce 0420 	rsb	r4, lr, #32
  403b66:	fa05 f30e 	lsl.w	r3, r5, lr
  403b6a:	fa07 f70e 	lsl.w	r7, r7, lr
  403b6e:	fa20 f804 	lsr.w	r8, r0, r4
  403b72:	0c3a      	lsrs	r2, r7, #16
  403b74:	fa25 f404 	lsr.w	r4, r5, r4
  403b78:	ea48 0803 	orr.w	r8, r8, r3
  403b7c:	fbb4 f1f2 	udiv	r1, r4, r2
  403b80:	ea4f 4518 	mov.w	r5, r8, lsr #16
  403b84:	fb02 4411 	mls	r4, r2, r1, r4
  403b88:	fa1f fc87 	uxth.w	ip, r7
  403b8c:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
  403b90:	fb01 f30c 	mul.w	r3, r1, ip
  403b94:	42ab      	cmp	r3, r5
  403b96:	fa00 f40e 	lsl.w	r4, r0, lr
  403b9a:	d909      	bls.n	403bb0 <__udivmoddi4+0x1bc>
  403b9c:	19ed      	adds	r5, r5, r7
  403b9e:	f101 30ff 	add.w	r0, r1, #4294967295
  403ba2:	f080 808a 	bcs.w	403cba <__udivmoddi4+0x2c6>
  403ba6:	42ab      	cmp	r3, r5
  403ba8:	f240 8087 	bls.w	403cba <__udivmoddi4+0x2c6>
  403bac:	3902      	subs	r1, #2
  403bae:	443d      	add	r5, r7
  403bb0:	1aeb      	subs	r3, r5, r3
  403bb2:	fa1f f588 	uxth.w	r5, r8
  403bb6:	fbb3 f0f2 	udiv	r0, r3, r2
  403bba:	fb02 3310 	mls	r3, r2, r0, r3
  403bbe:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  403bc2:	fb00 f30c 	mul.w	r3, r0, ip
  403bc6:	42ab      	cmp	r3, r5
  403bc8:	d907      	bls.n	403bda <__udivmoddi4+0x1e6>
  403bca:	19ed      	adds	r5, r5, r7
  403bcc:	f100 38ff 	add.w	r8, r0, #4294967295
  403bd0:	d26f      	bcs.n	403cb2 <__udivmoddi4+0x2be>
  403bd2:	42ab      	cmp	r3, r5
  403bd4:	d96d      	bls.n	403cb2 <__udivmoddi4+0x2be>
  403bd6:	3802      	subs	r0, #2
  403bd8:	443d      	add	r5, r7
  403bda:	1aeb      	subs	r3, r5, r3
  403bdc:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
  403be0:	e78f      	b.n	403b02 <__udivmoddi4+0x10e>
  403be2:	f1c1 0720 	rsb	r7, r1, #32
  403be6:	fa22 f807 	lsr.w	r8, r2, r7
  403bea:	408b      	lsls	r3, r1
  403bec:	fa05 f401 	lsl.w	r4, r5, r1
  403bf0:	ea48 0303 	orr.w	r3, r8, r3
  403bf4:	fa20 fe07 	lsr.w	lr, r0, r7
  403bf8:	ea4f 4c13 	mov.w	ip, r3, lsr #16
  403bfc:	40fd      	lsrs	r5, r7
  403bfe:	ea4e 0e04 	orr.w	lr, lr, r4
  403c02:	fbb5 f9fc 	udiv	r9, r5, ip
  403c06:	ea4f 441e 	mov.w	r4, lr, lsr #16
  403c0a:	fb0c 5519 	mls	r5, ip, r9, r5
  403c0e:	fa1f f883 	uxth.w	r8, r3
  403c12:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
  403c16:	fb09 f408 	mul.w	r4, r9, r8
  403c1a:	42ac      	cmp	r4, r5
  403c1c:	fa02 f201 	lsl.w	r2, r2, r1
  403c20:	fa00 fa01 	lsl.w	sl, r0, r1
  403c24:	d908      	bls.n	403c38 <__udivmoddi4+0x244>
  403c26:	18ed      	adds	r5, r5, r3
  403c28:	f109 30ff 	add.w	r0, r9, #4294967295
  403c2c:	d243      	bcs.n	403cb6 <__udivmoddi4+0x2c2>
  403c2e:	42ac      	cmp	r4, r5
  403c30:	d941      	bls.n	403cb6 <__udivmoddi4+0x2c2>
  403c32:	f1a9 0902 	sub.w	r9, r9, #2
  403c36:	441d      	add	r5, r3
  403c38:	1b2d      	subs	r5, r5, r4
  403c3a:	fa1f fe8e 	uxth.w	lr, lr
  403c3e:	fbb5 f0fc 	udiv	r0, r5, ip
  403c42:	fb0c 5510 	mls	r5, ip, r0, r5
  403c46:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
  403c4a:	fb00 f808 	mul.w	r8, r0, r8
  403c4e:	45a0      	cmp	r8, r4
  403c50:	d907      	bls.n	403c62 <__udivmoddi4+0x26e>
  403c52:	18e4      	adds	r4, r4, r3
  403c54:	f100 35ff 	add.w	r5, r0, #4294967295
  403c58:	d229      	bcs.n	403cae <__udivmoddi4+0x2ba>
  403c5a:	45a0      	cmp	r8, r4
  403c5c:	d927      	bls.n	403cae <__udivmoddi4+0x2ba>
  403c5e:	3802      	subs	r0, #2
  403c60:	441c      	add	r4, r3
  403c62:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
  403c66:	eba4 0408 	sub.w	r4, r4, r8
  403c6a:	fba0 8902 	umull	r8, r9, r0, r2
  403c6e:	454c      	cmp	r4, r9
  403c70:	46c6      	mov	lr, r8
  403c72:	464d      	mov	r5, r9
  403c74:	d315      	bcc.n	403ca2 <__udivmoddi4+0x2ae>
  403c76:	d012      	beq.n	403c9e <__udivmoddi4+0x2aa>
  403c78:	b156      	cbz	r6, 403c90 <__udivmoddi4+0x29c>
  403c7a:	ebba 030e 	subs.w	r3, sl, lr
  403c7e:	eb64 0405 	sbc.w	r4, r4, r5
  403c82:	fa04 f707 	lsl.w	r7, r4, r7
  403c86:	40cb      	lsrs	r3, r1
  403c88:	431f      	orrs	r7, r3
  403c8a:	40cc      	lsrs	r4, r1
  403c8c:	6037      	str	r7, [r6, #0]
  403c8e:	6074      	str	r4, [r6, #4]
  403c90:	2100      	movs	r1, #0
  403c92:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  403c96:	4618      	mov	r0, r3
  403c98:	e6f8      	b.n	403a8c <__udivmoddi4+0x98>
  403c9a:	4690      	mov	r8, r2
  403c9c:	e6e0      	b.n	403a60 <__udivmoddi4+0x6c>
  403c9e:	45c2      	cmp	sl, r8
  403ca0:	d2ea      	bcs.n	403c78 <__udivmoddi4+0x284>
  403ca2:	ebb8 0e02 	subs.w	lr, r8, r2
  403ca6:	eb69 0503 	sbc.w	r5, r9, r3
  403caa:	3801      	subs	r0, #1
  403cac:	e7e4      	b.n	403c78 <__udivmoddi4+0x284>
  403cae:	4628      	mov	r0, r5
  403cb0:	e7d7      	b.n	403c62 <__udivmoddi4+0x26e>
  403cb2:	4640      	mov	r0, r8
  403cb4:	e791      	b.n	403bda <__udivmoddi4+0x1e6>
  403cb6:	4681      	mov	r9, r0
  403cb8:	e7be      	b.n	403c38 <__udivmoddi4+0x244>
  403cba:	4601      	mov	r1, r0
  403cbc:	e778      	b.n	403bb0 <__udivmoddi4+0x1bc>
  403cbe:	3802      	subs	r0, #2
  403cc0:	443c      	add	r4, r7
  403cc2:	e745      	b.n	403b50 <__udivmoddi4+0x15c>
  403cc4:	4608      	mov	r0, r1
  403cc6:	e708      	b.n	403ada <__udivmoddi4+0xe6>
  403cc8:	f1a8 0802 	sub.w	r8, r8, #2
  403ccc:	443d      	add	r5, r7
  403cce:	e72b      	b.n	403b28 <__udivmoddi4+0x134>

00403cd0 <__aeabi_idiv0>:
  403cd0:	4770      	bx	lr
  403cd2:	bf00      	nop

00403cd4 <__errno>:
  403cd4:	4b01      	ldr	r3, [pc, #4]	; (403cdc <__errno+0x8>)
  403cd6:	6818      	ldr	r0, [r3, #0]
  403cd8:	4770      	bx	lr
  403cda:	bf00      	nop
  403cdc:	20400014 	.word	0x20400014

00403ce0 <__libc_init_array>:
  403ce0:	b570      	push	{r4, r5, r6, lr}
  403ce2:	4e0f      	ldr	r6, [pc, #60]	; (403d20 <__libc_init_array+0x40>)
  403ce4:	4d0f      	ldr	r5, [pc, #60]	; (403d24 <__libc_init_array+0x44>)
  403ce6:	1b76      	subs	r6, r6, r5
  403ce8:	10b6      	asrs	r6, r6, #2
  403cea:	bf18      	it	ne
  403cec:	2400      	movne	r4, #0
  403cee:	d005      	beq.n	403cfc <__libc_init_array+0x1c>
  403cf0:	3401      	adds	r4, #1
  403cf2:	f855 3b04 	ldr.w	r3, [r5], #4
  403cf6:	4798      	blx	r3
  403cf8:	42a6      	cmp	r6, r4
  403cfa:	d1f9      	bne.n	403cf0 <__libc_init_array+0x10>
  403cfc:	4e0a      	ldr	r6, [pc, #40]	; (403d28 <__libc_init_array+0x48>)
  403cfe:	4d0b      	ldr	r5, [pc, #44]	; (403d2c <__libc_init_array+0x4c>)
  403d00:	1b76      	subs	r6, r6, r5
  403d02:	f005 fced 	bl	4096e0 <_init>
  403d06:	10b6      	asrs	r6, r6, #2
  403d08:	bf18      	it	ne
  403d0a:	2400      	movne	r4, #0
  403d0c:	d006      	beq.n	403d1c <__libc_init_array+0x3c>
  403d0e:	3401      	adds	r4, #1
  403d10:	f855 3b04 	ldr.w	r3, [r5], #4
  403d14:	4798      	blx	r3
  403d16:	42a6      	cmp	r6, r4
  403d18:	d1f9      	bne.n	403d0e <__libc_init_array+0x2e>
  403d1a:	bd70      	pop	{r4, r5, r6, pc}
  403d1c:	bd70      	pop	{r4, r5, r6, pc}
  403d1e:	bf00      	nop
  403d20:	004096ec 	.word	0x004096ec
  403d24:	004096ec 	.word	0x004096ec
  403d28:	004096f4 	.word	0x004096f4
  403d2c:	004096ec 	.word	0x004096ec

00403d30 <iprintf>:
  403d30:	b40f      	push	{r0, r1, r2, r3}
  403d32:	b500      	push	{lr}
  403d34:	4907      	ldr	r1, [pc, #28]	; (403d54 <iprintf+0x24>)
  403d36:	b083      	sub	sp, #12
  403d38:	ab04      	add	r3, sp, #16
  403d3a:	6808      	ldr	r0, [r1, #0]
  403d3c:	f853 2b04 	ldr.w	r2, [r3], #4
  403d40:	6881      	ldr	r1, [r0, #8]
  403d42:	9301      	str	r3, [sp, #4]
  403d44:	f001 fb90 	bl	405468 <_vfiprintf_r>
  403d48:	b003      	add	sp, #12
  403d4a:	f85d eb04 	ldr.w	lr, [sp], #4
  403d4e:	b004      	add	sp, #16
  403d50:	4770      	bx	lr
  403d52:	bf00      	nop
  403d54:	20400014 	.word	0x20400014

00403d58 <memset>:
  403d58:	b470      	push	{r4, r5, r6}
  403d5a:	0786      	lsls	r6, r0, #30
  403d5c:	d046      	beq.n	403dec <memset+0x94>
  403d5e:	1e54      	subs	r4, r2, #1
  403d60:	2a00      	cmp	r2, #0
  403d62:	d041      	beq.n	403de8 <memset+0x90>
  403d64:	b2ca      	uxtb	r2, r1
  403d66:	4603      	mov	r3, r0
  403d68:	e002      	b.n	403d70 <memset+0x18>
  403d6a:	f114 34ff 	adds.w	r4, r4, #4294967295
  403d6e:	d33b      	bcc.n	403de8 <memset+0x90>
  403d70:	f803 2b01 	strb.w	r2, [r3], #1
  403d74:	079d      	lsls	r5, r3, #30
  403d76:	d1f8      	bne.n	403d6a <memset+0x12>
  403d78:	2c03      	cmp	r4, #3
  403d7a:	d92e      	bls.n	403dda <memset+0x82>
  403d7c:	b2cd      	uxtb	r5, r1
  403d7e:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  403d82:	2c0f      	cmp	r4, #15
  403d84:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  403d88:	d919      	bls.n	403dbe <memset+0x66>
  403d8a:	f103 0210 	add.w	r2, r3, #16
  403d8e:	4626      	mov	r6, r4
  403d90:	3e10      	subs	r6, #16
  403d92:	2e0f      	cmp	r6, #15
  403d94:	f842 5c10 	str.w	r5, [r2, #-16]
  403d98:	f842 5c0c 	str.w	r5, [r2, #-12]
  403d9c:	f842 5c08 	str.w	r5, [r2, #-8]
  403da0:	f842 5c04 	str.w	r5, [r2, #-4]
  403da4:	f102 0210 	add.w	r2, r2, #16
  403da8:	d8f2      	bhi.n	403d90 <memset+0x38>
  403daa:	f1a4 0210 	sub.w	r2, r4, #16
  403dae:	f022 020f 	bic.w	r2, r2, #15
  403db2:	f004 040f 	and.w	r4, r4, #15
  403db6:	3210      	adds	r2, #16
  403db8:	2c03      	cmp	r4, #3
  403dba:	4413      	add	r3, r2
  403dbc:	d90d      	bls.n	403dda <memset+0x82>
  403dbe:	461e      	mov	r6, r3
  403dc0:	4622      	mov	r2, r4
  403dc2:	3a04      	subs	r2, #4
  403dc4:	2a03      	cmp	r2, #3
  403dc6:	f846 5b04 	str.w	r5, [r6], #4
  403dca:	d8fa      	bhi.n	403dc2 <memset+0x6a>
  403dcc:	1f22      	subs	r2, r4, #4
  403dce:	f022 0203 	bic.w	r2, r2, #3
  403dd2:	3204      	adds	r2, #4
  403dd4:	4413      	add	r3, r2
  403dd6:	f004 0403 	and.w	r4, r4, #3
  403dda:	b12c      	cbz	r4, 403de8 <memset+0x90>
  403ddc:	b2c9      	uxtb	r1, r1
  403dde:	441c      	add	r4, r3
  403de0:	f803 1b01 	strb.w	r1, [r3], #1
  403de4:	429c      	cmp	r4, r3
  403de6:	d1fb      	bne.n	403de0 <memset+0x88>
  403de8:	bc70      	pop	{r4, r5, r6}
  403dea:	4770      	bx	lr
  403dec:	4614      	mov	r4, r2
  403dee:	4603      	mov	r3, r0
  403df0:	e7c2      	b.n	403d78 <memset+0x20>
  403df2:	bf00      	nop

00403df4 <setbuf>:
  403df4:	2900      	cmp	r1, #0
  403df6:	bf0c      	ite	eq
  403df8:	2202      	moveq	r2, #2
  403dfa:	2200      	movne	r2, #0
  403dfc:	f44f 6380 	mov.w	r3, #1024	; 0x400
  403e00:	f000 b800 	b.w	403e04 <setvbuf>

00403e04 <setvbuf>:
  403e04:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  403e08:	4c50      	ldr	r4, [pc, #320]	; (403f4c <setvbuf+0x148>)
  403e0a:	6825      	ldr	r5, [r4, #0]
  403e0c:	b083      	sub	sp, #12
  403e0e:	4604      	mov	r4, r0
  403e10:	460f      	mov	r7, r1
  403e12:	4690      	mov	r8, r2
  403e14:	461e      	mov	r6, r3
  403e16:	b115      	cbz	r5, 403e1e <setvbuf+0x1a>
  403e18:	6bab      	ldr	r3, [r5, #56]	; 0x38
  403e1a:	2b00      	cmp	r3, #0
  403e1c:	d077      	beq.n	403f0e <setvbuf+0x10a>
  403e1e:	f1b8 0f02 	cmp.w	r8, #2
  403e22:	d004      	beq.n	403e2e <setvbuf+0x2a>
  403e24:	f1b8 0f01 	cmp.w	r8, #1
  403e28:	d87d      	bhi.n	403f26 <setvbuf+0x122>
  403e2a:	2e00      	cmp	r6, #0
  403e2c:	db7b      	blt.n	403f26 <setvbuf+0x122>
  403e2e:	4621      	mov	r1, r4
  403e30:	4628      	mov	r0, r5
  403e32:	f003 fa23 	bl	40727c <_fflush_r>
  403e36:	6b21      	ldr	r1, [r4, #48]	; 0x30
  403e38:	b141      	cbz	r1, 403e4c <setvbuf+0x48>
  403e3a:	f104 0340 	add.w	r3, r4, #64	; 0x40
  403e3e:	4299      	cmp	r1, r3
  403e40:	d002      	beq.n	403e48 <setvbuf+0x44>
  403e42:	4628      	mov	r0, r5
  403e44:	f003 fb84 	bl	407550 <_free_r>
  403e48:	2300      	movs	r3, #0
  403e4a:	6323      	str	r3, [r4, #48]	; 0x30
  403e4c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  403e50:	2200      	movs	r2, #0
  403e52:	61a2      	str	r2, [r4, #24]
  403e54:	6062      	str	r2, [r4, #4]
  403e56:	061a      	lsls	r2, r3, #24
  403e58:	d452      	bmi.n	403f00 <setvbuf+0xfc>
  403e5a:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
  403e5e:	f023 0303 	bic.w	r3, r3, #3
  403e62:	f1b8 0f02 	cmp.w	r8, #2
  403e66:	81a3      	strh	r3, [r4, #12]
  403e68:	d037      	beq.n	403eda <setvbuf+0xd6>
  403e6a:	ab01      	add	r3, sp, #4
  403e6c:	466a      	mov	r2, sp
  403e6e:	4621      	mov	r1, r4
  403e70:	4628      	mov	r0, r5
  403e72:	f003 fe11 	bl	407a98 <__swhatbuf_r>
  403e76:	89a3      	ldrh	r3, [r4, #12]
  403e78:	4318      	orrs	r0, r3
  403e7a:	81a0      	strh	r0, [r4, #12]
  403e7c:	b316      	cbz	r6, 403ec4 <setvbuf+0xc0>
  403e7e:	b317      	cbz	r7, 403ec6 <setvbuf+0xc2>
  403e80:	6bab      	ldr	r3, [r5, #56]	; 0x38
  403e82:	2b00      	cmp	r3, #0
  403e84:	d04b      	beq.n	403f1e <setvbuf+0x11a>
  403e86:	9b00      	ldr	r3, [sp, #0]
  403e88:	6027      	str	r7, [r4, #0]
  403e8a:	429e      	cmp	r6, r3
  403e8c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  403e90:	6127      	str	r7, [r4, #16]
  403e92:	bf1c      	itt	ne
  403e94:	f443 6300 	orrne.w	r3, r3, #2048	; 0x800
  403e98:	81a3      	strhne	r3, [r4, #12]
  403e9a:	f1b8 0f01 	cmp.w	r8, #1
  403e9e:	bf04      	itt	eq
  403ea0:	f043 0301 	orreq.w	r3, r3, #1
  403ea4:	81a3      	strheq	r3, [r4, #12]
  403ea6:	b29b      	uxth	r3, r3
  403ea8:	f013 0008 	ands.w	r0, r3, #8
  403eac:	6166      	str	r6, [r4, #20]
  403eae:	d023      	beq.n	403ef8 <setvbuf+0xf4>
  403eb0:	f013 0001 	ands.w	r0, r3, #1
  403eb4:	d02f      	beq.n	403f16 <setvbuf+0x112>
  403eb6:	2000      	movs	r0, #0
  403eb8:	4276      	negs	r6, r6
  403eba:	61a6      	str	r6, [r4, #24]
  403ebc:	60a0      	str	r0, [r4, #8]
  403ebe:	b003      	add	sp, #12
  403ec0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  403ec4:	9e00      	ldr	r6, [sp, #0]
  403ec6:	4630      	mov	r0, r6
  403ec8:	f003 fe58 	bl	407b7c <malloc>
  403ecc:	4607      	mov	r7, r0
  403ece:	b368      	cbz	r0, 403f2c <setvbuf+0x128>
  403ed0:	89a3      	ldrh	r3, [r4, #12]
  403ed2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  403ed6:	81a3      	strh	r3, [r4, #12]
  403ed8:	e7d2      	b.n	403e80 <setvbuf+0x7c>
  403eda:	2000      	movs	r0, #0
  403edc:	f104 0243 	add.w	r2, r4, #67	; 0x43
  403ee0:	f043 0302 	orr.w	r3, r3, #2
  403ee4:	2500      	movs	r5, #0
  403ee6:	2101      	movs	r1, #1
  403ee8:	81a3      	strh	r3, [r4, #12]
  403eea:	60a5      	str	r5, [r4, #8]
  403eec:	6022      	str	r2, [r4, #0]
  403eee:	6122      	str	r2, [r4, #16]
  403ef0:	6161      	str	r1, [r4, #20]
  403ef2:	b003      	add	sp, #12
  403ef4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  403ef8:	60a0      	str	r0, [r4, #8]
  403efa:	b003      	add	sp, #12
  403efc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  403f00:	6921      	ldr	r1, [r4, #16]
  403f02:	4628      	mov	r0, r5
  403f04:	f003 fb24 	bl	407550 <_free_r>
  403f08:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  403f0c:	e7a5      	b.n	403e5a <setvbuf+0x56>
  403f0e:	4628      	mov	r0, r5
  403f10:	f003 fa48 	bl	4073a4 <__sinit>
  403f14:	e783      	b.n	403e1e <setvbuf+0x1a>
  403f16:	60a6      	str	r6, [r4, #8]
  403f18:	b003      	add	sp, #12
  403f1a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  403f1e:	4628      	mov	r0, r5
  403f20:	f003 fa40 	bl	4073a4 <__sinit>
  403f24:	e7af      	b.n	403e86 <setvbuf+0x82>
  403f26:	f04f 30ff 	mov.w	r0, #4294967295
  403f2a:	e7e2      	b.n	403ef2 <setvbuf+0xee>
  403f2c:	f8dd 9000 	ldr.w	r9, [sp]
  403f30:	45b1      	cmp	r9, r6
  403f32:	d006      	beq.n	403f42 <setvbuf+0x13e>
  403f34:	4648      	mov	r0, r9
  403f36:	f003 fe21 	bl	407b7c <malloc>
  403f3a:	4607      	mov	r7, r0
  403f3c:	b108      	cbz	r0, 403f42 <setvbuf+0x13e>
  403f3e:	464e      	mov	r6, r9
  403f40:	e7c6      	b.n	403ed0 <setvbuf+0xcc>
  403f42:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  403f46:	f04f 30ff 	mov.w	r0, #4294967295
  403f4a:	e7c7      	b.n	403edc <setvbuf+0xd8>
  403f4c:	20400014 	.word	0x20400014

00403f50 <sprintf>:
  403f50:	b40e      	push	{r1, r2, r3}
  403f52:	b5f0      	push	{r4, r5, r6, r7, lr}
  403f54:	b09c      	sub	sp, #112	; 0x70
  403f56:	ab21      	add	r3, sp, #132	; 0x84
  403f58:	490f      	ldr	r1, [pc, #60]	; (403f98 <sprintf+0x48>)
  403f5a:	f853 2b04 	ldr.w	r2, [r3], #4
  403f5e:	9301      	str	r3, [sp, #4]
  403f60:	4605      	mov	r5, r0
  403f62:	f06f 4400 	mvn.w	r4, #2147483648	; 0x80000000
  403f66:	6808      	ldr	r0, [r1, #0]
  403f68:	9502      	str	r5, [sp, #8]
  403f6a:	f44f 7702 	mov.w	r7, #520	; 0x208
  403f6e:	f64f 76ff 	movw	r6, #65535	; 0xffff
  403f72:	a902      	add	r1, sp, #8
  403f74:	9506      	str	r5, [sp, #24]
  403f76:	f8ad 7014 	strh.w	r7, [sp, #20]
  403f7a:	9404      	str	r4, [sp, #16]
  403f7c:	9407      	str	r4, [sp, #28]
  403f7e:	f8ad 6016 	strh.w	r6, [sp, #22]
  403f82:	f000 f80b 	bl	403f9c <_svfprintf_r>
  403f86:	9b02      	ldr	r3, [sp, #8]
  403f88:	2200      	movs	r2, #0
  403f8a:	701a      	strb	r2, [r3, #0]
  403f8c:	b01c      	add	sp, #112	; 0x70
  403f8e:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
  403f92:	b003      	add	sp, #12
  403f94:	4770      	bx	lr
  403f96:	bf00      	nop
  403f98:	20400014 	.word	0x20400014

00403f9c <_svfprintf_r>:
  403f9c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  403fa0:	b0c3      	sub	sp, #268	; 0x10c
  403fa2:	460c      	mov	r4, r1
  403fa4:	910b      	str	r1, [sp, #44]	; 0x2c
  403fa6:	4692      	mov	sl, r2
  403fa8:	930f      	str	r3, [sp, #60]	; 0x3c
  403faa:	900c      	str	r0, [sp, #48]	; 0x30
  403fac:	f003 fd66 	bl	407a7c <_localeconv_r>
  403fb0:	6803      	ldr	r3, [r0, #0]
  403fb2:	931a      	str	r3, [sp, #104]	; 0x68
  403fb4:	4618      	mov	r0, r3
  403fb6:	f004 ff03 	bl	408dc0 <strlen>
  403fba:	89a3      	ldrh	r3, [r4, #12]
  403fbc:	9019      	str	r0, [sp, #100]	; 0x64
  403fbe:	0619      	lsls	r1, r3, #24
  403fc0:	d503      	bpl.n	403fca <_svfprintf_r+0x2e>
  403fc2:	6923      	ldr	r3, [r4, #16]
  403fc4:	2b00      	cmp	r3, #0
  403fc6:	f001 8001 	beq.w	404fcc <_svfprintf_r+0x1030>
  403fca:	2300      	movs	r3, #0
  403fcc:	f10d 09c8 	add.w	r9, sp, #200	; 0xc8
  403fd0:	9313      	str	r3, [sp, #76]	; 0x4c
  403fd2:	9314      	str	r3, [sp, #80]	; 0x50
  403fd4:	9315      	str	r3, [sp, #84]	; 0x54
  403fd6:	9327      	str	r3, [sp, #156]	; 0x9c
  403fd8:	9326      	str	r3, [sp, #152]	; 0x98
  403fda:	9318      	str	r3, [sp, #96]	; 0x60
  403fdc:	931b      	str	r3, [sp, #108]	; 0x6c
  403fde:	9309      	str	r3, [sp, #36]	; 0x24
  403fe0:	f8cd 9094 	str.w	r9, [sp, #148]	; 0x94
  403fe4:	46c8      	mov	r8, r9
  403fe6:	9316      	str	r3, [sp, #88]	; 0x58
  403fe8:	9317      	str	r3, [sp, #92]	; 0x5c
  403fea:	f89a 3000 	ldrb.w	r3, [sl]
  403fee:	4654      	mov	r4, sl
  403ff0:	b1e3      	cbz	r3, 40402c <_svfprintf_r+0x90>
  403ff2:	2b25      	cmp	r3, #37	; 0x25
  403ff4:	d102      	bne.n	403ffc <_svfprintf_r+0x60>
  403ff6:	e019      	b.n	40402c <_svfprintf_r+0x90>
  403ff8:	2b25      	cmp	r3, #37	; 0x25
  403ffa:	d003      	beq.n	404004 <_svfprintf_r+0x68>
  403ffc:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  404000:	2b00      	cmp	r3, #0
  404002:	d1f9      	bne.n	403ff8 <_svfprintf_r+0x5c>
  404004:	eba4 050a 	sub.w	r5, r4, sl
  404008:	b185      	cbz	r5, 40402c <_svfprintf_r+0x90>
  40400a:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40400c:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  40400e:	f8c8 a000 	str.w	sl, [r8]
  404012:	3301      	adds	r3, #1
  404014:	442a      	add	r2, r5
  404016:	2b07      	cmp	r3, #7
  404018:	f8c8 5004 	str.w	r5, [r8, #4]
  40401c:	9227      	str	r2, [sp, #156]	; 0x9c
  40401e:	9326      	str	r3, [sp, #152]	; 0x98
  404020:	dc7f      	bgt.n	404122 <_svfprintf_r+0x186>
  404022:	f108 0808 	add.w	r8, r8, #8
  404026:	9b09      	ldr	r3, [sp, #36]	; 0x24
  404028:	442b      	add	r3, r5
  40402a:	9309      	str	r3, [sp, #36]	; 0x24
  40402c:	7823      	ldrb	r3, [r4, #0]
  40402e:	2b00      	cmp	r3, #0
  404030:	d07f      	beq.n	404132 <_svfprintf_r+0x196>
  404032:	2300      	movs	r3, #0
  404034:	461a      	mov	r2, r3
  404036:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  40403a:	4619      	mov	r1, r3
  40403c:	930d      	str	r3, [sp, #52]	; 0x34
  40403e:	469b      	mov	fp, r3
  404040:	f04f 30ff 	mov.w	r0, #4294967295
  404044:	7863      	ldrb	r3, [r4, #1]
  404046:	900a      	str	r0, [sp, #40]	; 0x28
  404048:	f104 0a01 	add.w	sl, r4, #1
  40404c:	f10a 0a01 	add.w	sl, sl, #1
  404050:	f1a3 0020 	sub.w	r0, r3, #32
  404054:	2858      	cmp	r0, #88	; 0x58
  404056:	f200 83c0 	bhi.w	4047da <_svfprintf_r+0x83e>
  40405a:	e8df f010 	tbh	[pc, r0, lsl #1]
  40405e:	0238      	.short	0x0238
  404060:	03be03be 	.word	0x03be03be
  404064:	03be0240 	.word	0x03be0240
  404068:	03be03be 	.word	0x03be03be
  40406c:	03be03be 	.word	0x03be03be
  404070:	024503be 	.word	0x024503be
  404074:	03be0203 	.word	0x03be0203
  404078:	026b005d 	.word	0x026b005d
  40407c:	028603be 	.word	0x028603be
  404080:	039c039c 	.word	0x039c039c
  404084:	039c039c 	.word	0x039c039c
  404088:	039c039c 	.word	0x039c039c
  40408c:	039c039c 	.word	0x039c039c
  404090:	03be039c 	.word	0x03be039c
  404094:	03be03be 	.word	0x03be03be
  404098:	03be03be 	.word	0x03be03be
  40409c:	03be03be 	.word	0x03be03be
  4040a0:	03be03be 	.word	0x03be03be
  4040a4:	033703be 	.word	0x033703be
  4040a8:	03be0357 	.word	0x03be0357
  4040ac:	03be0357 	.word	0x03be0357
  4040b0:	03be03be 	.word	0x03be03be
  4040b4:	039703be 	.word	0x039703be
  4040b8:	03be03be 	.word	0x03be03be
  4040bc:	03be03ac 	.word	0x03be03ac
  4040c0:	03be03be 	.word	0x03be03be
  4040c4:	03be03be 	.word	0x03be03be
  4040c8:	03be0259 	.word	0x03be0259
  4040cc:	031e03be 	.word	0x031e03be
  4040d0:	03be03be 	.word	0x03be03be
  4040d4:	03be03be 	.word	0x03be03be
  4040d8:	03be03be 	.word	0x03be03be
  4040dc:	03be03be 	.word	0x03be03be
  4040e0:	03be03be 	.word	0x03be03be
  4040e4:	02db02c6 	.word	0x02db02c6
  4040e8:	03570357 	.word	0x03570357
  4040ec:	028b0357 	.word	0x028b0357
  4040f0:	03be02db 	.word	0x03be02db
  4040f4:	029003be 	.word	0x029003be
  4040f8:	029d03be 	.word	0x029d03be
  4040fc:	02b401cc 	.word	0x02b401cc
  404100:	03be0208 	.word	0x03be0208
  404104:	03be01e1 	.word	0x03be01e1
  404108:	03be007e 	.word	0x03be007e
  40410c:	020d03be 	.word	0x020d03be
  404110:	980d      	ldr	r0, [sp, #52]	; 0x34
  404112:	930f      	str	r3, [sp, #60]	; 0x3c
  404114:	4240      	negs	r0, r0
  404116:	900d      	str	r0, [sp, #52]	; 0x34
  404118:	f04b 0b04 	orr.w	fp, fp, #4
  40411c:	f89a 3000 	ldrb.w	r3, [sl]
  404120:	e794      	b.n	40404c <_svfprintf_r+0xb0>
  404122:	aa25      	add	r2, sp, #148	; 0x94
  404124:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404126:	980c      	ldr	r0, [sp, #48]	; 0x30
  404128:	f004 feb8 	bl	408e9c <__ssprint_r>
  40412c:	b940      	cbnz	r0, 404140 <_svfprintf_r+0x1a4>
  40412e:	46c8      	mov	r8, r9
  404130:	e779      	b.n	404026 <_svfprintf_r+0x8a>
  404132:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  404134:	b123      	cbz	r3, 404140 <_svfprintf_r+0x1a4>
  404136:	980c      	ldr	r0, [sp, #48]	; 0x30
  404138:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40413a:	aa25      	add	r2, sp, #148	; 0x94
  40413c:	f004 feae 	bl	408e9c <__ssprint_r>
  404140:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  404142:	899b      	ldrh	r3, [r3, #12]
  404144:	f013 0f40 	tst.w	r3, #64	; 0x40
  404148:	9b09      	ldr	r3, [sp, #36]	; 0x24
  40414a:	bf18      	it	ne
  40414c:	f04f 33ff 	movne.w	r3, #4294967295
  404150:	9309      	str	r3, [sp, #36]	; 0x24
  404152:	9809      	ldr	r0, [sp, #36]	; 0x24
  404154:	b043      	add	sp, #268	; 0x10c
  404156:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40415a:	f01b 0f20 	tst.w	fp, #32
  40415e:	9311      	str	r3, [sp, #68]	; 0x44
  404160:	f040 81dd 	bne.w	40451e <_svfprintf_r+0x582>
  404164:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  404166:	f01b 0f10 	tst.w	fp, #16
  40416a:	4613      	mov	r3, r2
  40416c:	f040 856c 	bne.w	404c48 <_svfprintf_r+0xcac>
  404170:	f01b 0f40 	tst.w	fp, #64	; 0x40
  404174:	f000 8568 	beq.w	404c48 <_svfprintf_r+0xcac>
  404178:	8814      	ldrh	r4, [r2, #0]
  40417a:	3204      	adds	r2, #4
  40417c:	2500      	movs	r5, #0
  40417e:	2301      	movs	r3, #1
  404180:	920f      	str	r2, [sp, #60]	; 0x3c
  404182:	2700      	movs	r7, #0
  404184:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  404188:	990a      	ldr	r1, [sp, #40]	; 0x28
  40418a:	1c4a      	adds	r2, r1, #1
  40418c:	f000 8265 	beq.w	40465a <_svfprintf_r+0x6be>
  404190:	f02b 0280 	bic.w	r2, fp, #128	; 0x80
  404194:	9207      	str	r2, [sp, #28]
  404196:	ea54 0205 	orrs.w	r2, r4, r5
  40419a:	f040 8264 	bne.w	404666 <_svfprintf_r+0x6ca>
  40419e:	2900      	cmp	r1, #0
  4041a0:	f040 8439 	bne.w	404a16 <_svfprintf_r+0xa7a>
  4041a4:	2b00      	cmp	r3, #0
  4041a6:	f040 84d4 	bne.w	404b52 <_svfprintf_r+0xbb6>
  4041aa:	f01b 0301 	ands.w	r3, fp, #1
  4041ae:	930e      	str	r3, [sp, #56]	; 0x38
  4041b0:	f000 8602 	beq.w	404db8 <_svfprintf_r+0xe1c>
  4041b4:	ae42      	add	r6, sp, #264	; 0x108
  4041b6:	2330      	movs	r3, #48	; 0x30
  4041b8:	f806 3d41 	strb.w	r3, [r6, #-65]!
  4041bc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4041be:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  4041c0:	4293      	cmp	r3, r2
  4041c2:	bfb8      	it	lt
  4041c4:	4613      	movlt	r3, r2
  4041c6:	9308      	str	r3, [sp, #32]
  4041c8:	2300      	movs	r3, #0
  4041ca:	9312      	str	r3, [sp, #72]	; 0x48
  4041cc:	b117      	cbz	r7, 4041d4 <_svfprintf_r+0x238>
  4041ce:	9b08      	ldr	r3, [sp, #32]
  4041d0:	3301      	adds	r3, #1
  4041d2:	9308      	str	r3, [sp, #32]
  4041d4:	9b07      	ldr	r3, [sp, #28]
  4041d6:	f013 0302 	ands.w	r3, r3, #2
  4041da:	9310      	str	r3, [sp, #64]	; 0x40
  4041dc:	d002      	beq.n	4041e4 <_svfprintf_r+0x248>
  4041de:	9b08      	ldr	r3, [sp, #32]
  4041e0:	3302      	adds	r3, #2
  4041e2:	9308      	str	r3, [sp, #32]
  4041e4:	9b07      	ldr	r3, [sp, #28]
  4041e6:	f013 0584 	ands.w	r5, r3, #132	; 0x84
  4041ea:	f040 830d 	bne.w	404808 <_svfprintf_r+0x86c>
  4041ee:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  4041f0:	9a08      	ldr	r2, [sp, #32]
  4041f2:	eba3 0b02 	sub.w	fp, r3, r2
  4041f6:	f1bb 0f00 	cmp.w	fp, #0
  4041fa:	f340 8305 	ble.w	404808 <_svfprintf_r+0x86c>
  4041fe:	f1bb 0f10 	cmp.w	fp, #16
  404202:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  404204:	9a26      	ldr	r2, [sp, #152]	; 0x98
  404206:	dd29      	ble.n	40425c <_svfprintf_r+0x2c0>
  404208:	4643      	mov	r3, r8
  40420a:	4621      	mov	r1, r4
  40420c:	46a8      	mov	r8, r5
  40420e:	2710      	movs	r7, #16
  404210:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  404212:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  404214:	e006      	b.n	404224 <_svfprintf_r+0x288>
  404216:	f1ab 0b10 	sub.w	fp, fp, #16
  40421a:	f1bb 0f10 	cmp.w	fp, #16
  40421e:	f103 0308 	add.w	r3, r3, #8
  404222:	dd18      	ble.n	404256 <_svfprintf_r+0x2ba>
  404224:	3201      	adds	r2, #1
  404226:	48b7      	ldr	r0, [pc, #732]	; (404504 <_svfprintf_r+0x568>)
  404228:	9226      	str	r2, [sp, #152]	; 0x98
  40422a:	3110      	adds	r1, #16
  40422c:	2a07      	cmp	r2, #7
  40422e:	9127      	str	r1, [sp, #156]	; 0x9c
  404230:	e883 0081 	stmia.w	r3, {r0, r7}
  404234:	ddef      	ble.n	404216 <_svfprintf_r+0x27a>
  404236:	aa25      	add	r2, sp, #148	; 0x94
  404238:	4629      	mov	r1, r5
  40423a:	4620      	mov	r0, r4
  40423c:	f004 fe2e 	bl	408e9c <__ssprint_r>
  404240:	2800      	cmp	r0, #0
  404242:	f47f af7d 	bne.w	404140 <_svfprintf_r+0x1a4>
  404246:	f1ab 0b10 	sub.w	fp, fp, #16
  40424a:	f1bb 0f10 	cmp.w	fp, #16
  40424e:	9927      	ldr	r1, [sp, #156]	; 0x9c
  404250:	9a26      	ldr	r2, [sp, #152]	; 0x98
  404252:	464b      	mov	r3, r9
  404254:	dce6      	bgt.n	404224 <_svfprintf_r+0x288>
  404256:	4645      	mov	r5, r8
  404258:	460c      	mov	r4, r1
  40425a:	4698      	mov	r8, r3
  40425c:	3201      	adds	r2, #1
  40425e:	4ba9      	ldr	r3, [pc, #676]	; (404504 <_svfprintf_r+0x568>)
  404260:	9226      	str	r2, [sp, #152]	; 0x98
  404262:	445c      	add	r4, fp
  404264:	2a07      	cmp	r2, #7
  404266:	9427      	str	r4, [sp, #156]	; 0x9c
  404268:	e888 0808 	stmia.w	r8, {r3, fp}
  40426c:	f300 8495 	bgt.w	404b9a <_svfprintf_r+0xbfe>
  404270:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  404274:	f108 0808 	add.w	r8, r8, #8
  404278:	b177      	cbz	r7, 404298 <_svfprintf_r+0x2fc>
  40427a:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40427c:	3301      	adds	r3, #1
  40427e:	3401      	adds	r4, #1
  404280:	f10d 0177 	add.w	r1, sp, #119	; 0x77
  404284:	2201      	movs	r2, #1
  404286:	2b07      	cmp	r3, #7
  404288:	9427      	str	r4, [sp, #156]	; 0x9c
  40428a:	9326      	str	r3, [sp, #152]	; 0x98
  40428c:	e888 0006 	stmia.w	r8, {r1, r2}
  404290:	f300 83d8 	bgt.w	404a44 <_svfprintf_r+0xaa8>
  404294:	f108 0808 	add.w	r8, r8, #8
  404298:	9b10      	ldr	r3, [sp, #64]	; 0x40
  40429a:	b16b      	cbz	r3, 4042b8 <_svfprintf_r+0x31c>
  40429c:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40429e:	3301      	adds	r3, #1
  4042a0:	3402      	adds	r4, #2
  4042a2:	a91e      	add	r1, sp, #120	; 0x78
  4042a4:	2202      	movs	r2, #2
  4042a6:	2b07      	cmp	r3, #7
  4042a8:	9427      	str	r4, [sp, #156]	; 0x9c
  4042aa:	9326      	str	r3, [sp, #152]	; 0x98
  4042ac:	e888 0006 	stmia.w	r8, {r1, r2}
  4042b0:	f300 83d3 	bgt.w	404a5a <_svfprintf_r+0xabe>
  4042b4:	f108 0808 	add.w	r8, r8, #8
  4042b8:	2d80      	cmp	r5, #128	; 0x80
  4042ba:	f000 8313 	beq.w	4048e4 <_svfprintf_r+0x948>
  4042be:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4042c0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  4042c2:	1a9f      	subs	r7, r3, r2
  4042c4:	2f00      	cmp	r7, #0
  4042c6:	dd36      	ble.n	404336 <_svfprintf_r+0x39a>
  4042c8:	2f10      	cmp	r7, #16
  4042ca:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4042cc:	4d8e      	ldr	r5, [pc, #568]	; (404508 <_svfprintf_r+0x56c>)
  4042ce:	dd27      	ble.n	404320 <_svfprintf_r+0x384>
  4042d0:	4642      	mov	r2, r8
  4042d2:	4621      	mov	r1, r4
  4042d4:	46b0      	mov	r8, r6
  4042d6:	f04f 0b10 	mov.w	fp, #16
  4042da:	462e      	mov	r6, r5
  4042dc:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  4042de:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  4042e0:	e004      	b.n	4042ec <_svfprintf_r+0x350>
  4042e2:	3f10      	subs	r7, #16
  4042e4:	2f10      	cmp	r7, #16
  4042e6:	f102 0208 	add.w	r2, r2, #8
  4042ea:	dd15      	ble.n	404318 <_svfprintf_r+0x37c>
  4042ec:	3301      	adds	r3, #1
  4042ee:	3110      	adds	r1, #16
  4042f0:	2b07      	cmp	r3, #7
  4042f2:	9127      	str	r1, [sp, #156]	; 0x9c
  4042f4:	9326      	str	r3, [sp, #152]	; 0x98
  4042f6:	e882 0840 	stmia.w	r2, {r6, fp}
  4042fa:	ddf2      	ble.n	4042e2 <_svfprintf_r+0x346>
  4042fc:	aa25      	add	r2, sp, #148	; 0x94
  4042fe:	4629      	mov	r1, r5
  404300:	4620      	mov	r0, r4
  404302:	f004 fdcb 	bl	408e9c <__ssprint_r>
  404306:	2800      	cmp	r0, #0
  404308:	f47f af1a 	bne.w	404140 <_svfprintf_r+0x1a4>
  40430c:	3f10      	subs	r7, #16
  40430e:	2f10      	cmp	r7, #16
  404310:	9927      	ldr	r1, [sp, #156]	; 0x9c
  404312:	9b26      	ldr	r3, [sp, #152]	; 0x98
  404314:	464a      	mov	r2, r9
  404316:	dce9      	bgt.n	4042ec <_svfprintf_r+0x350>
  404318:	4635      	mov	r5, r6
  40431a:	460c      	mov	r4, r1
  40431c:	4646      	mov	r6, r8
  40431e:	4690      	mov	r8, r2
  404320:	3301      	adds	r3, #1
  404322:	443c      	add	r4, r7
  404324:	2b07      	cmp	r3, #7
  404326:	9427      	str	r4, [sp, #156]	; 0x9c
  404328:	9326      	str	r3, [sp, #152]	; 0x98
  40432a:	e888 00a0 	stmia.w	r8, {r5, r7}
  40432e:	f300 837e 	bgt.w	404a2e <_svfprintf_r+0xa92>
  404332:	f108 0808 	add.w	r8, r8, #8
  404336:	9b07      	ldr	r3, [sp, #28]
  404338:	05df      	lsls	r7, r3, #23
  40433a:	f100 8267 	bmi.w	40480c <_svfprintf_r+0x870>
  40433e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  404340:	990e      	ldr	r1, [sp, #56]	; 0x38
  404342:	f8c8 6000 	str.w	r6, [r8]
  404346:	3301      	adds	r3, #1
  404348:	440c      	add	r4, r1
  40434a:	2b07      	cmp	r3, #7
  40434c:	9427      	str	r4, [sp, #156]	; 0x9c
  40434e:	f8c8 1004 	str.w	r1, [r8, #4]
  404352:	9326      	str	r3, [sp, #152]	; 0x98
  404354:	f300 834a 	bgt.w	4049ec <_svfprintf_r+0xa50>
  404358:	f108 0808 	add.w	r8, r8, #8
  40435c:	9b07      	ldr	r3, [sp, #28]
  40435e:	075b      	lsls	r3, r3, #29
  404360:	d53a      	bpl.n	4043d8 <_svfprintf_r+0x43c>
  404362:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  404364:	9a08      	ldr	r2, [sp, #32]
  404366:	1a9d      	subs	r5, r3, r2
  404368:	2d00      	cmp	r5, #0
  40436a:	dd35      	ble.n	4043d8 <_svfprintf_r+0x43c>
  40436c:	2d10      	cmp	r5, #16
  40436e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  404370:	dd20      	ble.n	4043b4 <_svfprintf_r+0x418>
  404372:	2610      	movs	r6, #16
  404374:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  404376:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
  40437a:	e004      	b.n	404386 <_svfprintf_r+0x3ea>
  40437c:	3d10      	subs	r5, #16
  40437e:	2d10      	cmp	r5, #16
  404380:	f108 0808 	add.w	r8, r8, #8
  404384:	dd16      	ble.n	4043b4 <_svfprintf_r+0x418>
  404386:	3301      	adds	r3, #1
  404388:	4a5e      	ldr	r2, [pc, #376]	; (404504 <_svfprintf_r+0x568>)
  40438a:	9326      	str	r3, [sp, #152]	; 0x98
  40438c:	3410      	adds	r4, #16
  40438e:	2b07      	cmp	r3, #7
  404390:	9427      	str	r4, [sp, #156]	; 0x9c
  404392:	e888 0044 	stmia.w	r8, {r2, r6}
  404396:	ddf1      	ble.n	40437c <_svfprintf_r+0x3e0>
  404398:	aa25      	add	r2, sp, #148	; 0x94
  40439a:	4659      	mov	r1, fp
  40439c:	4638      	mov	r0, r7
  40439e:	f004 fd7d 	bl	408e9c <__ssprint_r>
  4043a2:	2800      	cmp	r0, #0
  4043a4:	f47f aecc 	bne.w	404140 <_svfprintf_r+0x1a4>
  4043a8:	3d10      	subs	r5, #16
  4043aa:	2d10      	cmp	r5, #16
  4043ac:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4043ae:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4043b0:	46c8      	mov	r8, r9
  4043b2:	dce8      	bgt.n	404386 <_svfprintf_r+0x3ea>
  4043b4:	3301      	adds	r3, #1
  4043b6:	4a53      	ldr	r2, [pc, #332]	; (404504 <_svfprintf_r+0x568>)
  4043b8:	9326      	str	r3, [sp, #152]	; 0x98
  4043ba:	442c      	add	r4, r5
  4043bc:	2b07      	cmp	r3, #7
  4043be:	9427      	str	r4, [sp, #156]	; 0x9c
  4043c0:	e888 0024 	stmia.w	r8, {r2, r5}
  4043c4:	dd08      	ble.n	4043d8 <_svfprintf_r+0x43c>
  4043c6:	aa25      	add	r2, sp, #148	; 0x94
  4043c8:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4043ca:	980c      	ldr	r0, [sp, #48]	; 0x30
  4043cc:	f004 fd66 	bl	408e9c <__ssprint_r>
  4043d0:	2800      	cmp	r0, #0
  4043d2:	f47f aeb5 	bne.w	404140 <_svfprintf_r+0x1a4>
  4043d6:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4043d8:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4043da:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  4043dc:	9908      	ldr	r1, [sp, #32]
  4043de:	428a      	cmp	r2, r1
  4043e0:	bfac      	ite	ge
  4043e2:	189b      	addge	r3, r3, r2
  4043e4:	185b      	addlt	r3, r3, r1
  4043e6:	9309      	str	r3, [sp, #36]	; 0x24
  4043e8:	2c00      	cmp	r4, #0
  4043ea:	f040 830a 	bne.w	404a02 <_svfprintf_r+0xa66>
  4043ee:	2300      	movs	r3, #0
  4043f0:	9326      	str	r3, [sp, #152]	; 0x98
  4043f2:	46c8      	mov	r8, r9
  4043f4:	e5f9      	b.n	403fea <_svfprintf_r+0x4e>
  4043f6:	9311      	str	r3, [sp, #68]	; 0x44
  4043f8:	f01b 0320 	ands.w	r3, fp, #32
  4043fc:	f040 81e2 	bne.w	4047c4 <_svfprintf_r+0x828>
  404400:	f01b 0210 	ands.w	r2, fp, #16
  404404:	f040 842c 	bne.w	404c60 <_svfprintf_r+0xcc4>
  404408:	f01b 0340 	ands.w	r3, fp, #64	; 0x40
  40440c:	f000 8428 	beq.w	404c60 <_svfprintf_r+0xcc4>
  404410:	990f      	ldr	r1, [sp, #60]	; 0x3c
  404412:	4613      	mov	r3, r2
  404414:	460a      	mov	r2, r1
  404416:	3204      	adds	r2, #4
  404418:	880c      	ldrh	r4, [r1, #0]
  40441a:	920f      	str	r2, [sp, #60]	; 0x3c
  40441c:	2500      	movs	r5, #0
  40441e:	e6b0      	b.n	404182 <_svfprintf_r+0x1e6>
  404420:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  404422:	9311      	str	r3, [sp, #68]	; 0x44
  404424:	6816      	ldr	r6, [r2, #0]
  404426:	2400      	movs	r4, #0
  404428:	f88d 4077 	strb.w	r4, [sp, #119]	; 0x77
  40442c:	1d15      	adds	r5, r2, #4
  40442e:	2e00      	cmp	r6, #0
  404430:	f000 86a5 	beq.w	40517e <_svfprintf_r+0x11e2>
  404434:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  404436:	1c53      	adds	r3, r2, #1
  404438:	f000 8607 	beq.w	40504a <_svfprintf_r+0x10ae>
  40443c:	4621      	mov	r1, r4
  40443e:	4630      	mov	r0, r6
  404440:	f003 fe6e 	bl	408120 <memchr>
  404444:	2800      	cmp	r0, #0
  404446:	f000 86df 	beq.w	405208 <_svfprintf_r+0x126c>
  40444a:	1b83      	subs	r3, r0, r6
  40444c:	930e      	str	r3, [sp, #56]	; 0x38
  40444e:	940a      	str	r4, [sp, #40]	; 0x28
  404450:	950f      	str	r5, [sp, #60]	; 0x3c
  404452:	f8cd b01c 	str.w	fp, [sp, #28]
  404456:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  40445a:	9308      	str	r3, [sp, #32]
  40445c:	9412      	str	r4, [sp, #72]	; 0x48
  40445e:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  404462:	e6b3      	b.n	4041cc <_svfprintf_r+0x230>
  404464:	f89a 3000 	ldrb.w	r3, [sl]
  404468:	2201      	movs	r2, #1
  40446a:	212b      	movs	r1, #43	; 0x2b
  40446c:	e5ee      	b.n	40404c <_svfprintf_r+0xb0>
  40446e:	f04b 0b20 	orr.w	fp, fp, #32
  404472:	f89a 3000 	ldrb.w	r3, [sl]
  404476:	e5e9      	b.n	40404c <_svfprintf_r+0xb0>
  404478:	9311      	str	r3, [sp, #68]	; 0x44
  40447a:	2a00      	cmp	r2, #0
  40447c:	f040 878d 	bne.w	40539a <_svfprintf_r+0x13fe>
  404480:	4b22      	ldr	r3, [pc, #136]	; (40450c <_svfprintf_r+0x570>)
  404482:	9318      	str	r3, [sp, #96]	; 0x60
  404484:	f01b 0f20 	tst.w	fp, #32
  404488:	f040 8111 	bne.w	4046ae <_svfprintf_r+0x712>
  40448c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40448e:	f01b 0f10 	tst.w	fp, #16
  404492:	4613      	mov	r3, r2
  404494:	f040 83df 	bne.w	404c56 <_svfprintf_r+0xcba>
  404498:	f01b 0f40 	tst.w	fp, #64	; 0x40
  40449c:	f000 83db 	beq.w	404c56 <_svfprintf_r+0xcba>
  4044a0:	3304      	adds	r3, #4
  4044a2:	8814      	ldrh	r4, [r2, #0]
  4044a4:	930f      	str	r3, [sp, #60]	; 0x3c
  4044a6:	2500      	movs	r5, #0
  4044a8:	f01b 0f01 	tst.w	fp, #1
  4044ac:	f000 810c 	beq.w	4046c8 <_svfprintf_r+0x72c>
  4044b0:	ea54 0305 	orrs.w	r3, r4, r5
  4044b4:	f000 8108 	beq.w	4046c8 <_svfprintf_r+0x72c>
  4044b8:	2330      	movs	r3, #48	; 0x30
  4044ba:	f89d 2044 	ldrb.w	r2, [sp, #68]	; 0x44
  4044be:	f88d 3078 	strb.w	r3, [sp, #120]	; 0x78
  4044c2:	f88d 2079 	strb.w	r2, [sp, #121]	; 0x79
  4044c6:	f04b 0b02 	orr.w	fp, fp, #2
  4044ca:	2302      	movs	r3, #2
  4044cc:	e659      	b.n	404182 <_svfprintf_r+0x1e6>
  4044ce:	f89a 3000 	ldrb.w	r3, [sl]
  4044d2:	2900      	cmp	r1, #0
  4044d4:	f47f adba 	bne.w	40404c <_svfprintf_r+0xb0>
  4044d8:	2201      	movs	r2, #1
  4044da:	2120      	movs	r1, #32
  4044dc:	e5b6      	b.n	40404c <_svfprintf_r+0xb0>
  4044de:	f04b 0b01 	orr.w	fp, fp, #1
  4044e2:	f89a 3000 	ldrb.w	r3, [sl]
  4044e6:	e5b1      	b.n	40404c <_svfprintf_r+0xb0>
  4044e8:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
  4044ea:	6823      	ldr	r3, [r4, #0]
  4044ec:	930d      	str	r3, [sp, #52]	; 0x34
  4044ee:	4618      	mov	r0, r3
  4044f0:	2800      	cmp	r0, #0
  4044f2:	4623      	mov	r3, r4
  4044f4:	f103 0304 	add.w	r3, r3, #4
  4044f8:	f6ff ae0a 	blt.w	404110 <_svfprintf_r+0x174>
  4044fc:	930f      	str	r3, [sp, #60]	; 0x3c
  4044fe:	f89a 3000 	ldrb.w	r3, [sl]
  404502:	e5a3      	b.n	40404c <_svfprintf_r+0xb0>
  404504:	00409480 	.word	0x00409480
  404508:	00409490 	.word	0x00409490
  40450c:	00409460 	.word	0x00409460
  404510:	f04b 0b10 	orr.w	fp, fp, #16
  404514:	f01b 0f20 	tst.w	fp, #32
  404518:	9311      	str	r3, [sp, #68]	; 0x44
  40451a:	f43f ae23 	beq.w	404164 <_svfprintf_r+0x1c8>
  40451e:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  404520:	3507      	adds	r5, #7
  404522:	f025 0307 	bic.w	r3, r5, #7
  404526:	f103 0208 	add.w	r2, r3, #8
  40452a:	e9d3 4500 	ldrd	r4, r5, [r3]
  40452e:	920f      	str	r2, [sp, #60]	; 0x3c
  404530:	2301      	movs	r3, #1
  404532:	e626      	b.n	404182 <_svfprintf_r+0x1e6>
  404534:	f89a 3000 	ldrb.w	r3, [sl]
  404538:	2b2a      	cmp	r3, #42	; 0x2a
  40453a:	f10a 0401 	add.w	r4, sl, #1
  40453e:	f000 871f 	beq.w	405380 <_svfprintf_r+0x13e4>
  404542:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  404546:	2809      	cmp	r0, #9
  404548:	46a2      	mov	sl, r4
  40454a:	f200 86ab 	bhi.w	4052a4 <_svfprintf_r+0x1308>
  40454e:	2300      	movs	r3, #0
  404550:	461c      	mov	r4, r3
  404552:	f81a 3b01 	ldrb.w	r3, [sl], #1
  404556:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  40455a:	eb00 0444 	add.w	r4, r0, r4, lsl #1
  40455e:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  404562:	2809      	cmp	r0, #9
  404564:	d9f5      	bls.n	404552 <_svfprintf_r+0x5b6>
  404566:	940a      	str	r4, [sp, #40]	; 0x28
  404568:	e572      	b.n	404050 <_svfprintf_r+0xb4>
  40456a:	f04b 0b80 	orr.w	fp, fp, #128	; 0x80
  40456e:	f89a 3000 	ldrb.w	r3, [sl]
  404572:	e56b      	b.n	40404c <_svfprintf_r+0xb0>
  404574:	f04b 0b40 	orr.w	fp, fp, #64	; 0x40
  404578:	f89a 3000 	ldrb.w	r3, [sl]
  40457c:	e566      	b.n	40404c <_svfprintf_r+0xb0>
  40457e:	f89a 3000 	ldrb.w	r3, [sl]
  404582:	2b6c      	cmp	r3, #108	; 0x6c
  404584:	bf03      	ittte	eq
  404586:	f89a 3001 	ldrbeq.w	r3, [sl, #1]
  40458a:	f04b 0b20 	orreq.w	fp, fp, #32
  40458e:	f10a 0a01 	addeq.w	sl, sl, #1
  404592:	f04b 0b10 	orrne.w	fp, fp, #16
  404596:	e559      	b.n	40404c <_svfprintf_r+0xb0>
  404598:	2a00      	cmp	r2, #0
  40459a:	f040 8709 	bne.w	4053b0 <_svfprintf_r+0x1414>
  40459e:	f01b 0f20 	tst.w	fp, #32
  4045a2:	f040 84f7 	bne.w	404f94 <_svfprintf_r+0xff8>
  4045a6:	f01b 0f10 	tst.w	fp, #16
  4045aa:	f040 84aa 	bne.w	404f02 <_svfprintf_r+0xf66>
  4045ae:	f01b 0f40 	tst.w	fp, #64	; 0x40
  4045b2:	f000 84a6 	beq.w	404f02 <_svfprintf_r+0xf66>
  4045b6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4045b8:	6813      	ldr	r3, [r2, #0]
  4045ba:	3204      	adds	r2, #4
  4045bc:	920f      	str	r2, [sp, #60]	; 0x3c
  4045be:	f8bd 2024 	ldrh.w	r2, [sp, #36]	; 0x24
  4045c2:	801a      	strh	r2, [r3, #0]
  4045c4:	e511      	b.n	403fea <_svfprintf_r+0x4e>
  4045c6:	990f      	ldr	r1, [sp, #60]	; 0x3c
  4045c8:	4bb2      	ldr	r3, [pc, #712]	; (404894 <_svfprintf_r+0x8f8>)
  4045ca:	680c      	ldr	r4, [r1, #0]
  4045cc:	9318      	str	r3, [sp, #96]	; 0x60
  4045ce:	2230      	movs	r2, #48	; 0x30
  4045d0:	2378      	movs	r3, #120	; 0x78
  4045d2:	3104      	adds	r1, #4
  4045d4:	f88d 3079 	strb.w	r3, [sp, #121]	; 0x79
  4045d8:	9311      	str	r3, [sp, #68]	; 0x44
  4045da:	f04b 0b02 	orr.w	fp, fp, #2
  4045de:	910f      	str	r1, [sp, #60]	; 0x3c
  4045e0:	2500      	movs	r5, #0
  4045e2:	f88d 2078 	strb.w	r2, [sp, #120]	; 0x78
  4045e6:	2302      	movs	r3, #2
  4045e8:	e5cb      	b.n	404182 <_svfprintf_r+0x1e6>
  4045ea:	990f      	ldr	r1, [sp, #60]	; 0x3c
  4045ec:	9311      	str	r3, [sp, #68]	; 0x44
  4045ee:	680a      	ldr	r2, [r1, #0]
  4045f0:	f88d 20a0 	strb.w	r2, [sp, #160]	; 0xa0
  4045f4:	2300      	movs	r3, #0
  4045f6:	460a      	mov	r2, r1
  4045f8:	461f      	mov	r7, r3
  4045fa:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  4045fe:	3204      	adds	r2, #4
  404600:	2301      	movs	r3, #1
  404602:	9308      	str	r3, [sp, #32]
  404604:	f8cd b01c 	str.w	fp, [sp, #28]
  404608:	970a      	str	r7, [sp, #40]	; 0x28
  40460a:	9712      	str	r7, [sp, #72]	; 0x48
  40460c:	920f      	str	r2, [sp, #60]	; 0x3c
  40460e:	930e      	str	r3, [sp, #56]	; 0x38
  404610:	ae28      	add	r6, sp, #160	; 0xa0
  404612:	e5df      	b.n	4041d4 <_svfprintf_r+0x238>
  404614:	9311      	str	r3, [sp, #68]	; 0x44
  404616:	2a00      	cmp	r2, #0
  404618:	f040 86e2 	bne.w	4053e0 <_svfprintf_r+0x1444>
  40461c:	f01b 0f20 	tst.w	fp, #32
  404620:	d15d      	bne.n	4046de <_svfprintf_r+0x742>
  404622:	f01b 0f10 	tst.w	fp, #16
  404626:	f040 8306 	bne.w	404c36 <_svfprintf_r+0xc9a>
  40462a:	f01b 0f40 	tst.w	fp, #64	; 0x40
  40462e:	f000 8302 	beq.w	404c36 <_svfprintf_r+0xc9a>
  404632:	990f      	ldr	r1, [sp, #60]	; 0x3c
  404634:	f9b1 4000 	ldrsh.w	r4, [r1]
  404638:	3104      	adds	r1, #4
  40463a:	17e5      	asrs	r5, r4, #31
  40463c:	4622      	mov	r2, r4
  40463e:	462b      	mov	r3, r5
  404640:	910f      	str	r1, [sp, #60]	; 0x3c
  404642:	2a00      	cmp	r2, #0
  404644:	f173 0300 	sbcs.w	r3, r3, #0
  404648:	db58      	blt.n	4046fc <_svfprintf_r+0x760>
  40464a:	990a      	ldr	r1, [sp, #40]	; 0x28
  40464c:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  404650:	1c4a      	adds	r2, r1, #1
  404652:	f04f 0301 	mov.w	r3, #1
  404656:	f47f ad9b 	bne.w	404190 <_svfprintf_r+0x1f4>
  40465a:	ea54 0205 	orrs.w	r2, r4, r5
  40465e:	f000 81dc 	beq.w	404a1a <_svfprintf_r+0xa7e>
  404662:	f8cd b01c 	str.w	fp, [sp, #28]
  404666:	2b01      	cmp	r3, #1
  404668:	f000 8278 	beq.w	404b5c <_svfprintf_r+0xbc0>
  40466c:	2b02      	cmp	r3, #2
  40466e:	f040 8203 	bne.w	404a78 <_svfprintf_r+0xadc>
  404672:	9818      	ldr	r0, [sp, #96]	; 0x60
  404674:	464e      	mov	r6, r9
  404676:	0923      	lsrs	r3, r4, #4
  404678:	f004 010f 	and.w	r1, r4, #15
  40467c:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
  404680:	092a      	lsrs	r2, r5, #4
  404682:	461c      	mov	r4, r3
  404684:	4615      	mov	r5, r2
  404686:	5c43      	ldrb	r3, [r0, r1]
  404688:	f806 3d01 	strb.w	r3, [r6, #-1]!
  40468c:	ea54 0305 	orrs.w	r3, r4, r5
  404690:	d1f1      	bne.n	404676 <_svfprintf_r+0x6da>
  404692:	eba9 0306 	sub.w	r3, r9, r6
  404696:	930e      	str	r3, [sp, #56]	; 0x38
  404698:	e590      	b.n	4041bc <_svfprintf_r+0x220>
  40469a:	9311      	str	r3, [sp, #68]	; 0x44
  40469c:	2a00      	cmp	r2, #0
  40469e:	f040 869b 	bne.w	4053d8 <_svfprintf_r+0x143c>
  4046a2:	4b7d      	ldr	r3, [pc, #500]	; (404898 <_svfprintf_r+0x8fc>)
  4046a4:	9318      	str	r3, [sp, #96]	; 0x60
  4046a6:	f01b 0f20 	tst.w	fp, #32
  4046aa:	f43f aeef 	beq.w	40448c <_svfprintf_r+0x4f0>
  4046ae:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  4046b0:	3507      	adds	r5, #7
  4046b2:	f025 0307 	bic.w	r3, r5, #7
  4046b6:	f103 0208 	add.w	r2, r3, #8
  4046ba:	f01b 0f01 	tst.w	fp, #1
  4046be:	920f      	str	r2, [sp, #60]	; 0x3c
  4046c0:	e9d3 4500 	ldrd	r4, r5, [r3]
  4046c4:	f47f aef4 	bne.w	4044b0 <_svfprintf_r+0x514>
  4046c8:	2302      	movs	r3, #2
  4046ca:	e55a      	b.n	404182 <_svfprintf_r+0x1e6>
  4046cc:	9311      	str	r3, [sp, #68]	; 0x44
  4046ce:	2a00      	cmp	r2, #0
  4046d0:	f040 867e 	bne.w	4053d0 <_svfprintf_r+0x1434>
  4046d4:	f04b 0b10 	orr.w	fp, fp, #16
  4046d8:	f01b 0f20 	tst.w	fp, #32
  4046dc:	d0a1      	beq.n	404622 <_svfprintf_r+0x686>
  4046de:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  4046e0:	3507      	adds	r5, #7
  4046e2:	f025 0507 	bic.w	r5, r5, #7
  4046e6:	e9d5 2300 	ldrd	r2, r3, [r5]
  4046ea:	2a00      	cmp	r2, #0
  4046ec:	f105 0108 	add.w	r1, r5, #8
  4046f0:	461d      	mov	r5, r3
  4046f2:	f173 0300 	sbcs.w	r3, r3, #0
  4046f6:	910f      	str	r1, [sp, #60]	; 0x3c
  4046f8:	4614      	mov	r4, r2
  4046fa:	daa6      	bge.n	40464a <_svfprintf_r+0x6ae>
  4046fc:	272d      	movs	r7, #45	; 0x2d
  4046fe:	4264      	negs	r4, r4
  404700:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
  404704:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  404708:	2301      	movs	r3, #1
  40470a:	e53d      	b.n	404188 <_svfprintf_r+0x1ec>
  40470c:	9311      	str	r3, [sp, #68]	; 0x44
  40470e:	2a00      	cmp	r2, #0
  404710:	f040 865a 	bne.w	4053c8 <_svfprintf_r+0x142c>
  404714:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  404716:	3507      	adds	r5, #7
  404718:	f025 0307 	bic.w	r3, r5, #7
  40471c:	f103 0208 	add.w	r2, r3, #8
  404720:	920f      	str	r2, [sp, #60]	; 0x3c
  404722:	681a      	ldr	r2, [r3, #0]
  404724:	9214      	str	r2, [sp, #80]	; 0x50
  404726:	685b      	ldr	r3, [r3, #4]
  404728:	9315      	str	r3, [sp, #84]	; 0x54
  40472a:	9b15      	ldr	r3, [sp, #84]	; 0x54
  40472c:	9d14      	ldr	r5, [sp, #80]	; 0x50
  40472e:	f023 4400 	bic.w	r4, r3, #2147483648	; 0x80000000
  404732:	4628      	mov	r0, r5
  404734:	4621      	mov	r1, r4
  404736:	f04f 32ff 	mov.w	r2, #4294967295
  40473a:	4b58      	ldr	r3, [pc, #352]	; (40489c <_svfprintf_r+0x900>)
  40473c:	f7ff f90c 	bl	403958 <__aeabi_dcmpun>
  404740:	2800      	cmp	r0, #0
  404742:	f040 8348 	bne.w	404dd6 <_svfprintf_r+0xe3a>
  404746:	4628      	mov	r0, r5
  404748:	4621      	mov	r1, r4
  40474a:	f04f 32ff 	mov.w	r2, #4294967295
  40474e:	4b53      	ldr	r3, [pc, #332]	; (40489c <_svfprintf_r+0x900>)
  404750:	f7ff f8e4 	bl	40391c <__aeabi_dcmple>
  404754:	2800      	cmp	r0, #0
  404756:	f040 833e 	bne.w	404dd6 <_svfprintf_r+0xe3a>
  40475a:	a814      	add	r0, sp, #80	; 0x50
  40475c:	c80f      	ldmia	r0, {r0, r1, r2, r3}
  40475e:	f7ff f8d3 	bl	403908 <__aeabi_dcmplt>
  404762:	2800      	cmp	r0, #0
  404764:	f040 852f 	bne.w	4051c6 <_svfprintf_r+0x122a>
  404768:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  40476c:	4e4c      	ldr	r6, [pc, #304]	; (4048a0 <_svfprintf_r+0x904>)
  40476e:	4b4d      	ldr	r3, [pc, #308]	; (4048a4 <_svfprintf_r+0x908>)
  404770:	f02b 0080 	bic.w	r0, fp, #128	; 0x80
  404774:	9007      	str	r0, [sp, #28]
  404776:	9811      	ldr	r0, [sp, #68]	; 0x44
  404778:	2203      	movs	r2, #3
  40477a:	2100      	movs	r1, #0
  40477c:	9208      	str	r2, [sp, #32]
  40477e:	910a      	str	r1, [sp, #40]	; 0x28
  404780:	2847      	cmp	r0, #71	; 0x47
  404782:	bfd8      	it	le
  404784:	461e      	movle	r6, r3
  404786:	920e      	str	r2, [sp, #56]	; 0x38
  404788:	9112      	str	r1, [sp, #72]	; 0x48
  40478a:	e51f      	b.n	4041cc <_svfprintf_r+0x230>
  40478c:	f04b 0b08 	orr.w	fp, fp, #8
  404790:	f89a 3000 	ldrb.w	r3, [sl]
  404794:	e45a      	b.n	40404c <_svfprintf_r+0xb0>
  404796:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  40479a:	2300      	movs	r3, #0
  40479c:	461c      	mov	r4, r3
  40479e:	f81a 3b01 	ldrb.w	r3, [sl], #1
  4047a2:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  4047a6:	eb00 0444 	add.w	r4, r0, r4, lsl #1
  4047aa:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  4047ae:	2809      	cmp	r0, #9
  4047b0:	d9f5      	bls.n	40479e <_svfprintf_r+0x802>
  4047b2:	940d      	str	r4, [sp, #52]	; 0x34
  4047b4:	e44c      	b.n	404050 <_svfprintf_r+0xb4>
  4047b6:	f04b 0b10 	orr.w	fp, fp, #16
  4047ba:	9311      	str	r3, [sp, #68]	; 0x44
  4047bc:	f01b 0320 	ands.w	r3, fp, #32
  4047c0:	f43f ae1e 	beq.w	404400 <_svfprintf_r+0x464>
  4047c4:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  4047c6:	3507      	adds	r5, #7
  4047c8:	f025 0307 	bic.w	r3, r5, #7
  4047cc:	f103 0208 	add.w	r2, r3, #8
  4047d0:	e9d3 4500 	ldrd	r4, r5, [r3]
  4047d4:	920f      	str	r2, [sp, #60]	; 0x3c
  4047d6:	2300      	movs	r3, #0
  4047d8:	e4d3      	b.n	404182 <_svfprintf_r+0x1e6>
  4047da:	9311      	str	r3, [sp, #68]	; 0x44
  4047dc:	2a00      	cmp	r2, #0
  4047de:	f040 85e0 	bne.w	4053a2 <_svfprintf_r+0x1406>
  4047e2:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4047e4:	2a00      	cmp	r2, #0
  4047e6:	f43f aca4 	beq.w	404132 <_svfprintf_r+0x196>
  4047ea:	2300      	movs	r3, #0
  4047ec:	2101      	movs	r1, #1
  4047ee:	461f      	mov	r7, r3
  4047f0:	9108      	str	r1, [sp, #32]
  4047f2:	f88d 20a0 	strb.w	r2, [sp, #160]	; 0xa0
  4047f6:	f8cd b01c 	str.w	fp, [sp, #28]
  4047fa:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  4047fe:	930a      	str	r3, [sp, #40]	; 0x28
  404800:	9312      	str	r3, [sp, #72]	; 0x48
  404802:	910e      	str	r1, [sp, #56]	; 0x38
  404804:	ae28      	add	r6, sp, #160	; 0xa0
  404806:	e4e5      	b.n	4041d4 <_svfprintf_r+0x238>
  404808:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40480a:	e535      	b.n	404278 <_svfprintf_r+0x2dc>
  40480c:	9b11      	ldr	r3, [sp, #68]	; 0x44
  40480e:	2b65      	cmp	r3, #101	; 0x65
  404810:	f340 80a6 	ble.w	404960 <_svfprintf_r+0x9c4>
  404814:	a814      	add	r0, sp, #80	; 0x50
  404816:	c80f      	ldmia	r0, {r0, r1, r2, r3}
  404818:	f7ff f86c 	bl	4038f4 <__aeabi_dcmpeq>
  40481c:	2800      	cmp	r0, #0
  40481e:	f000 814f 	beq.w	404ac0 <_svfprintf_r+0xb24>
  404822:	9b26      	ldr	r3, [sp, #152]	; 0x98
  404824:	4a20      	ldr	r2, [pc, #128]	; (4048a8 <_svfprintf_r+0x90c>)
  404826:	f8c8 2000 	str.w	r2, [r8]
  40482a:	3301      	adds	r3, #1
  40482c:	3401      	adds	r4, #1
  40482e:	2201      	movs	r2, #1
  404830:	2b07      	cmp	r3, #7
  404832:	9427      	str	r4, [sp, #156]	; 0x9c
  404834:	9326      	str	r3, [sp, #152]	; 0x98
  404836:	f8c8 2004 	str.w	r2, [r8, #4]
  40483a:	f300 836a 	bgt.w	404f12 <_svfprintf_r+0xf76>
  40483e:	f108 0808 	add.w	r8, r8, #8
  404842:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  404844:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  404846:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  404848:	4293      	cmp	r3, r2
  40484a:	db03      	blt.n	404854 <_svfprintf_r+0x8b8>
  40484c:	9b07      	ldr	r3, [sp, #28]
  40484e:	07dd      	lsls	r5, r3, #31
  404850:	f57f ad84 	bpl.w	40435c <_svfprintf_r+0x3c0>
  404854:	9b26      	ldr	r3, [sp, #152]	; 0x98
  404856:	9919      	ldr	r1, [sp, #100]	; 0x64
  404858:	9a1a      	ldr	r2, [sp, #104]	; 0x68
  40485a:	f8c8 2000 	str.w	r2, [r8]
  40485e:	3301      	adds	r3, #1
  404860:	440c      	add	r4, r1
  404862:	2b07      	cmp	r3, #7
  404864:	f8c8 1004 	str.w	r1, [r8, #4]
  404868:	9427      	str	r4, [sp, #156]	; 0x9c
  40486a:	9326      	str	r3, [sp, #152]	; 0x98
  40486c:	f300 839e 	bgt.w	404fac <_svfprintf_r+0x1010>
  404870:	f108 0808 	add.w	r8, r8, #8
  404874:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  404876:	1e5e      	subs	r6, r3, #1
  404878:	2e00      	cmp	r6, #0
  40487a:	f77f ad6f 	ble.w	40435c <_svfprintf_r+0x3c0>
  40487e:	2e10      	cmp	r6, #16
  404880:	9b26      	ldr	r3, [sp, #152]	; 0x98
  404882:	4d0a      	ldr	r5, [pc, #40]	; (4048ac <_svfprintf_r+0x910>)
  404884:	f340 81f5 	ble.w	404c72 <_svfprintf_r+0xcd6>
  404888:	4622      	mov	r2, r4
  40488a:	2710      	movs	r7, #16
  40488c:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  404890:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  404892:	e013      	b.n	4048bc <_svfprintf_r+0x920>
  404894:	00409460 	.word	0x00409460
  404898:	0040944c 	.word	0x0040944c
  40489c:	7fefffff 	.word	0x7fefffff
  4048a0:	00409440 	.word	0x00409440
  4048a4:	0040943c 	.word	0x0040943c
  4048a8:	0040947c 	.word	0x0040947c
  4048ac:	00409490 	.word	0x00409490
  4048b0:	f108 0808 	add.w	r8, r8, #8
  4048b4:	3e10      	subs	r6, #16
  4048b6:	2e10      	cmp	r6, #16
  4048b8:	f340 81da 	ble.w	404c70 <_svfprintf_r+0xcd4>
  4048bc:	3301      	adds	r3, #1
  4048be:	3210      	adds	r2, #16
  4048c0:	2b07      	cmp	r3, #7
  4048c2:	9227      	str	r2, [sp, #156]	; 0x9c
  4048c4:	9326      	str	r3, [sp, #152]	; 0x98
  4048c6:	e888 00a0 	stmia.w	r8, {r5, r7}
  4048ca:	ddf1      	ble.n	4048b0 <_svfprintf_r+0x914>
  4048cc:	aa25      	add	r2, sp, #148	; 0x94
  4048ce:	4621      	mov	r1, r4
  4048d0:	4658      	mov	r0, fp
  4048d2:	f004 fae3 	bl	408e9c <__ssprint_r>
  4048d6:	2800      	cmp	r0, #0
  4048d8:	f47f ac32 	bne.w	404140 <_svfprintf_r+0x1a4>
  4048dc:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  4048de:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4048e0:	46c8      	mov	r8, r9
  4048e2:	e7e7      	b.n	4048b4 <_svfprintf_r+0x918>
  4048e4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  4048e6:	9a08      	ldr	r2, [sp, #32]
  4048e8:	1a9f      	subs	r7, r3, r2
  4048ea:	2f00      	cmp	r7, #0
  4048ec:	f77f ace7 	ble.w	4042be <_svfprintf_r+0x322>
  4048f0:	2f10      	cmp	r7, #16
  4048f2:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4048f4:	4db6      	ldr	r5, [pc, #728]	; (404bd0 <_svfprintf_r+0xc34>)
  4048f6:	dd27      	ble.n	404948 <_svfprintf_r+0x9ac>
  4048f8:	4642      	mov	r2, r8
  4048fa:	4621      	mov	r1, r4
  4048fc:	46b0      	mov	r8, r6
  4048fe:	f04f 0b10 	mov.w	fp, #16
  404902:	462e      	mov	r6, r5
  404904:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  404906:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  404908:	e004      	b.n	404914 <_svfprintf_r+0x978>
  40490a:	3f10      	subs	r7, #16
  40490c:	2f10      	cmp	r7, #16
  40490e:	f102 0208 	add.w	r2, r2, #8
  404912:	dd15      	ble.n	404940 <_svfprintf_r+0x9a4>
  404914:	3301      	adds	r3, #1
  404916:	3110      	adds	r1, #16
  404918:	2b07      	cmp	r3, #7
  40491a:	9127      	str	r1, [sp, #156]	; 0x9c
  40491c:	9326      	str	r3, [sp, #152]	; 0x98
  40491e:	e882 0840 	stmia.w	r2, {r6, fp}
  404922:	ddf2      	ble.n	40490a <_svfprintf_r+0x96e>
  404924:	aa25      	add	r2, sp, #148	; 0x94
  404926:	4629      	mov	r1, r5
  404928:	4620      	mov	r0, r4
  40492a:	f004 fab7 	bl	408e9c <__ssprint_r>
  40492e:	2800      	cmp	r0, #0
  404930:	f47f ac06 	bne.w	404140 <_svfprintf_r+0x1a4>
  404934:	3f10      	subs	r7, #16
  404936:	2f10      	cmp	r7, #16
  404938:	9927      	ldr	r1, [sp, #156]	; 0x9c
  40493a:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40493c:	464a      	mov	r2, r9
  40493e:	dce9      	bgt.n	404914 <_svfprintf_r+0x978>
  404940:	4635      	mov	r5, r6
  404942:	460c      	mov	r4, r1
  404944:	4646      	mov	r6, r8
  404946:	4690      	mov	r8, r2
  404948:	3301      	adds	r3, #1
  40494a:	443c      	add	r4, r7
  40494c:	2b07      	cmp	r3, #7
  40494e:	9427      	str	r4, [sp, #156]	; 0x9c
  404950:	9326      	str	r3, [sp, #152]	; 0x98
  404952:	e888 00a0 	stmia.w	r8, {r5, r7}
  404956:	f300 8232 	bgt.w	404dbe <_svfprintf_r+0xe22>
  40495a:	f108 0808 	add.w	r8, r8, #8
  40495e:	e4ae      	b.n	4042be <_svfprintf_r+0x322>
  404960:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  404962:	9f26      	ldr	r7, [sp, #152]	; 0x98
  404964:	2b01      	cmp	r3, #1
  404966:	f340 81fe 	ble.w	404d66 <_svfprintf_r+0xdca>
  40496a:	3701      	adds	r7, #1
  40496c:	3401      	adds	r4, #1
  40496e:	2301      	movs	r3, #1
  404970:	2f07      	cmp	r7, #7
  404972:	9427      	str	r4, [sp, #156]	; 0x9c
  404974:	9726      	str	r7, [sp, #152]	; 0x98
  404976:	f8c8 6000 	str.w	r6, [r8]
  40497a:	f8c8 3004 	str.w	r3, [r8, #4]
  40497e:	f300 8203 	bgt.w	404d88 <_svfprintf_r+0xdec>
  404982:	f108 0808 	add.w	r8, r8, #8
  404986:	9a19      	ldr	r2, [sp, #100]	; 0x64
  404988:	9b1a      	ldr	r3, [sp, #104]	; 0x68
  40498a:	f8c8 3000 	str.w	r3, [r8]
  40498e:	3701      	adds	r7, #1
  404990:	4414      	add	r4, r2
  404992:	2f07      	cmp	r7, #7
  404994:	9427      	str	r4, [sp, #156]	; 0x9c
  404996:	9726      	str	r7, [sp, #152]	; 0x98
  404998:	f8c8 2004 	str.w	r2, [r8, #4]
  40499c:	f300 8200 	bgt.w	404da0 <_svfprintf_r+0xe04>
  4049a0:	f108 0808 	add.w	r8, r8, #8
  4049a4:	a814      	add	r0, sp, #80	; 0x50
  4049a6:	c80f      	ldmia	r0, {r0, r1, r2, r3}
  4049a8:	f7fe ffa4 	bl	4038f4 <__aeabi_dcmpeq>
  4049ac:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  4049ae:	2800      	cmp	r0, #0
  4049b0:	f040 8101 	bne.w	404bb6 <_svfprintf_r+0xc1a>
  4049b4:	3b01      	subs	r3, #1
  4049b6:	3701      	adds	r7, #1
  4049b8:	3601      	adds	r6, #1
  4049ba:	441c      	add	r4, r3
  4049bc:	2f07      	cmp	r7, #7
  4049be:	9726      	str	r7, [sp, #152]	; 0x98
  4049c0:	9427      	str	r4, [sp, #156]	; 0x9c
  4049c2:	f8c8 6000 	str.w	r6, [r8]
  4049c6:	f8c8 3004 	str.w	r3, [r8, #4]
  4049ca:	f300 8128 	bgt.w	404c1e <_svfprintf_r+0xc82>
  4049ce:	f108 0808 	add.w	r8, r8, #8
  4049d2:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
  4049d4:	f8c8 2004 	str.w	r2, [r8, #4]
  4049d8:	3701      	adds	r7, #1
  4049da:	4414      	add	r4, r2
  4049dc:	ab21      	add	r3, sp, #132	; 0x84
  4049de:	2f07      	cmp	r7, #7
  4049e0:	9427      	str	r4, [sp, #156]	; 0x9c
  4049e2:	9726      	str	r7, [sp, #152]	; 0x98
  4049e4:	f8c8 3000 	str.w	r3, [r8]
  4049e8:	f77f acb6 	ble.w	404358 <_svfprintf_r+0x3bc>
  4049ec:	aa25      	add	r2, sp, #148	; 0x94
  4049ee:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4049f0:	980c      	ldr	r0, [sp, #48]	; 0x30
  4049f2:	f004 fa53 	bl	408e9c <__ssprint_r>
  4049f6:	2800      	cmp	r0, #0
  4049f8:	f47f aba2 	bne.w	404140 <_svfprintf_r+0x1a4>
  4049fc:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4049fe:	46c8      	mov	r8, r9
  404a00:	e4ac      	b.n	40435c <_svfprintf_r+0x3c0>
  404a02:	aa25      	add	r2, sp, #148	; 0x94
  404a04:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404a06:	980c      	ldr	r0, [sp, #48]	; 0x30
  404a08:	f004 fa48 	bl	408e9c <__ssprint_r>
  404a0c:	2800      	cmp	r0, #0
  404a0e:	f43f acee 	beq.w	4043ee <_svfprintf_r+0x452>
  404a12:	f7ff bb95 	b.w	404140 <_svfprintf_r+0x1a4>
  404a16:	f8dd b01c 	ldr.w	fp, [sp, #28]
  404a1a:	2b01      	cmp	r3, #1
  404a1c:	f000 8135 	beq.w	404c8a <_svfprintf_r+0xcee>
  404a20:	2b02      	cmp	r3, #2
  404a22:	d125      	bne.n	404a70 <_svfprintf_r+0xad4>
  404a24:	f8cd b01c 	str.w	fp, [sp, #28]
  404a28:	2400      	movs	r4, #0
  404a2a:	2500      	movs	r5, #0
  404a2c:	e621      	b.n	404672 <_svfprintf_r+0x6d6>
  404a2e:	aa25      	add	r2, sp, #148	; 0x94
  404a30:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404a32:	980c      	ldr	r0, [sp, #48]	; 0x30
  404a34:	f004 fa32 	bl	408e9c <__ssprint_r>
  404a38:	2800      	cmp	r0, #0
  404a3a:	f47f ab81 	bne.w	404140 <_svfprintf_r+0x1a4>
  404a3e:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  404a40:	46c8      	mov	r8, r9
  404a42:	e478      	b.n	404336 <_svfprintf_r+0x39a>
  404a44:	aa25      	add	r2, sp, #148	; 0x94
  404a46:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404a48:	980c      	ldr	r0, [sp, #48]	; 0x30
  404a4a:	f004 fa27 	bl	408e9c <__ssprint_r>
  404a4e:	2800      	cmp	r0, #0
  404a50:	f47f ab76 	bne.w	404140 <_svfprintf_r+0x1a4>
  404a54:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  404a56:	46c8      	mov	r8, r9
  404a58:	e41e      	b.n	404298 <_svfprintf_r+0x2fc>
  404a5a:	aa25      	add	r2, sp, #148	; 0x94
  404a5c:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404a5e:	980c      	ldr	r0, [sp, #48]	; 0x30
  404a60:	f004 fa1c 	bl	408e9c <__ssprint_r>
  404a64:	2800      	cmp	r0, #0
  404a66:	f47f ab6b 	bne.w	404140 <_svfprintf_r+0x1a4>
  404a6a:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  404a6c:	46c8      	mov	r8, r9
  404a6e:	e423      	b.n	4042b8 <_svfprintf_r+0x31c>
  404a70:	f8cd b01c 	str.w	fp, [sp, #28]
  404a74:	2400      	movs	r4, #0
  404a76:	2500      	movs	r5, #0
  404a78:	4649      	mov	r1, r9
  404a7a:	e000      	b.n	404a7e <_svfprintf_r+0xae2>
  404a7c:	4631      	mov	r1, r6
  404a7e:	08e2      	lsrs	r2, r4, #3
  404a80:	ea42 7245 	orr.w	r2, r2, r5, lsl #29
  404a84:	08e8      	lsrs	r0, r5, #3
  404a86:	f004 0307 	and.w	r3, r4, #7
  404a8a:	4605      	mov	r5, r0
  404a8c:	4614      	mov	r4, r2
  404a8e:	3330      	adds	r3, #48	; 0x30
  404a90:	ea54 0205 	orrs.w	r2, r4, r5
  404a94:	f801 3c01 	strb.w	r3, [r1, #-1]
  404a98:	f101 36ff 	add.w	r6, r1, #4294967295
  404a9c:	d1ee      	bne.n	404a7c <_svfprintf_r+0xae0>
  404a9e:	9a07      	ldr	r2, [sp, #28]
  404aa0:	07d2      	lsls	r2, r2, #31
  404aa2:	f57f adf6 	bpl.w	404692 <_svfprintf_r+0x6f6>
  404aa6:	2b30      	cmp	r3, #48	; 0x30
  404aa8:	f43f adf3 	beq.w	404692 <_svfprintf_r+0x6f6>
  404aac:	3902      	subs	r1, #2
  404aae:	2330      	movs	r3, #48	; 0x30
  404ab0:	f806 3c01 	strb.w	r3, [r6, #-1]
  404ab4:	eba9 0301 	sub.w	r3, r9, r1
  404ab8:	930e      	str	r3, [sp, #56]	; 0x38
  404aba:	460e      	mov	r6, r1
  404abc:	f7ff bb7e 	b.w	4041bc <_svfprintf_r+0x220>
  404ac0:	991f      	ldr	r1, [sp, #124]	; 0x7c
  404ac2:	2900      	cmp	r1, #0
  404ac4:	f340 822f 	ble.w	404f26 <_svfprintf_r+0xf8a>
  404ac8:	9b12      	ldr	r3, [sp, #72]	; 0x48
  404aca:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  404acc:	4293      	cmp	r3, r2
  404ace:	bfa8      	it	ge
  404ad0:	4613      	movge	r3, r2
  404ad2:	2b00      	cmp	r3, #0
  404ad4:	461f      	mov	r7, r3
  404ad6:	dd0d      	ble.n	404af4 <_svfprintf_r+0xb58>
  404ad8:	9b26      	ldr	r3, [sp, #152]	; 0x98
  404ada:	f8c8 6000 	str.w	r6, [r8]
  404ade:	3301      	adds	r3, #1
  404ae0:	443c      	add	r4, r7
  404ae2:	2b07      	cmp	r3, #7
  404ae4:	9427      	str	r4, [sp, #156]	; 0x9c
  404ae6:	f8c8 7004 	str.w	r7, [r8, #4]
  404aea:	9326      	str	r3, [sp, #152]	; 0x98
  404aec:	f300 8320 	bgt.w	405130 <_svfprintf_r+0x1194>
  404af0:	f108 0808 	add.w	r8, r8, #8
  404af4:	9b12      	ldr	r3, [sp, #72]	; 0x48
  404af6:	2f00      	cmp	r7, #0
  404af8:	bfa8      	it	ge
  404afa:	1bdb      	subge	r3, r3, r7
  404afc:	2b00      	cmp	r3, #0
  404afe:	461f      	mov	r7, r3
  404b00:	f340 80d7 	ble.w	404cb2 <_svfprintf_r+0xd16>
  404b04:	2f10      	cmp	r7, #16
  404b06:	9b26      	ldr	r3, [sp, #152]	; 0x98
  404b08:	4d31      	ldr	r5, [pc, #196]	; (404bd0 <_svfprintf_r+0xc34>)
  404b0a:	f340 81ee 	ble.w	404eea <_svfprintf_r+0xf4e>
  404b0e:	4642      	mov	r2, r8
  404b10:	4621      	mov	r1, r4
  404b12:	46b0      	mov	r8, r6
  404b14:	f04f 0b10 	mov.w	fp, #16
  404b18:	462e      	mov	r6, r5
  404b1a:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  404b1c:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  404b1e:	e004      	b.n	404b2a <_svfprintf_r+0xb8e>
  404b20:	3208      	adds	r2, #8
  404b22:	3f10      	subs	r7, #16
  404b24:	2f10      	cmp	r7, #16
  404b26:	f340 81dc 	ble.w	404ee2 <_svfprintf_r+0xf46>
  404b2a:	3301      	adds	r3, #1
  404b2c:	3110      	adds	r1, #16
  404b2e:	2b07      	cmp	r3, #7
  404b30:	9127      	str	r1, [sp, #156]	; 0x9c
  404b32:	9326      	str	r3, [sp, #152]	; 0x98
  404b34:	e882 0840 	stmia.w	r2, {r6, fp}
  404b38:	ddf2      	ble.n	404b20 <_svfprintf_r+0xb84>
  404b3a:	aa25      	add	r2, sp, #148	; 0x94
  404b3c:	4629      	mov	r1, r5
  404b3e:	4620      	mov	r0, r4
  404b40:	f004 f9ac 	bl	408e9c <__ssprint_r>
  404b44:	2800      	cmp	r0, #0
  404b46:	f47f aafb 	bne.w	404140 <_svfprintf_r+0x1a4>
  404b4a:	9927      	ldr	r1, [sp, #156]	; 0x9c
  404b4c:	9b26      	ldr	r3, [sp, #152]	; 0x98
  404b4e:	464a      	mov	r2, r9
  404b50:	e7e7      	b.n	404b22 <_svfprintf_r+0xb86>
  404b52:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404b54:	930e      	str	r3, [sp, #56]	; 0x38
  404b56:	464e      	mov	r6, r9
  404b58:	f7ff bb30 	b.w	4041bc <_svfprintf_r+0x220>
  404b5c:	2d00      	cmp	r5, #0
  404b5e:	bf08      	it	eq
  404b60:	2c0a      	cmpeq	r4, #10
  404b62:	f0c0 8090 	bcc.w	404c86 <_svfprintf_r+0xcea>
  404b66:	464e      	mov	r6, r9
  404b68:	4620      	mov	r0, r4
  404b6a:	4629      	mov	r1, r5
  404b6c:	220a      	movs	r2, #10
  404b6e:	2300      	movs	r3, #0
  404b70:	f7fe ff28 	bl	4039c4 <__aeabi_uldivmod>
  404b74:	3230      	adds	r2, #48	; 0x30
  404b76:	f806 2d01 	strb.w	r2, [r6, #-1]!
  404b7a:	4620      	mov	r0, r4
  404b7c:	4629      	mov	r1, r5
  404b7e:	2300      	movs	r3, #0
  404b80:	220a      	movs	r2, #10
  404b82:	f7fe ff1f 	bl	4039c4 <__aeabi_uldivmod>
  404b86:	4604      	mov	r4, r0
  404b88:	460d      	mov	r5, r1
  404b8a:	ea54 0305 	orrs.w	r3, r4, r5
  404b8e:	d1eb      	bne.n	404b68 <_svfprintf_r+0xbcc>
  404b90:	eba9 0306 	sub.w	r3, r9, r6
  404b94:	930e      	str	r3, [sp, #56]	; 0x38
  404b96:	f7ff bb11 	b.w	4041bc <_svfprintf_r+0x220>
  404b9a:	aa25      	add	r2, sp, #148	; 0x94
  404b9c:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404b9e:	980c      	ldr	r0, [sp, #48]	; 0x30
  404ba0:	f004 f97c 	bl	408e9c <__ssprint_r>
  404ba4:	2800      	cmp	r0, #0
  404ba6:	f47f aacb 	bne.w	404140 <_svfprintf_r+0x1a4>
  404baa:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  404bae:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  404bb0:	46c8      	mov	r8, r9
  404bb2:	f7ff bb61 	b.w	404278 <_svfprintf_r+0x2dc>
  404bb6:	1e5e      	subs	r6, r3, #1
  404bb8:	2e00      	cmp	r6, #0
  404bba:	f77f af0a 	ble.w	4049d2 <_svfprintf_r+0xa36>
  404bbe:	2e10      	cmp	r6, #16
  404bc0:	4d03      	ldr	r5, [pc, #12]	; (404bd0 <_svfprintf_r+0xc34>)
  404bc2:	dd23      	ble.n	404c0c <_svfprintf_r+0xc70>
  404bc4:	4622      	mov	r2, r4
  404bc6:	f04f 0b10 	mov.w	fp, #16
  404bca:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  404bcc:	e007      	b.n	404bde <_svfprintf_r+0xc42>
  404bce:	bf00      	nop
  404bd0:	00409490 	.word	0x00409490
  404bd4:	3e10      	subs	r6, #16
  404bd6:	2e10      	cmp	r6, #16
  404bd8:	f108 0808 	add.w	r8, r8, #8
  404bdc:	dd15      	ble.n	404c0a <_svfprintf_r+0xc6e>
  404bde:	3701      	adds	r7, #1
  404be0:	3210      	adds	r2, #16
  404be2:	2f07      	cmp	r7, #7
  404be4:	9227      	str	r2, [sp, #156]	; 0x9c
  404be6:	9726      	str	r7, [sp, #152]	; 0x98
  404be8:	e888 0820 	stmia.w	r8, {r5, fp}
  404bec:	ddf2      	ble.n	404bd4 <_svfprintf_r+0xc38>
  404bee:	aa25      	add	r2, sp, #148	; 0x94
  404bf0:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404bf2:	4620      	mov	r0, r4
  404bf4:	f004 f952 	bl	408e9c <__ssprint_r>
  404bf8:	2800      	cmp	r0, #0
  404bfa:	f47f aaa1 	bne.w	404140 <_svfprintf_r+0x1a4>
  404bfe:	3e10      	subs	r6, #16
  404c00:	2e10      	cmp	r6, #16
  404c02:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  404c04:	9f26      	ldr	r7, [sp, #152]	; 0x98
  404c06:	46c8      	mov	r8, r9
  404c08:	dce9      	bgt.n	404bde <_svfprintf_r+0xc42>
  404c0a:	4614      	mov	r4, r2
  404c0c:	3701      	adds	r7, #1
  404c0e:	4434      	add	r4, r6
  404c10:	2f07      	cmp	r7, #7
  404c12:	9427      	str	r4, [sp, #156]	; 0x9c
  404c14:	9726      	str	r7, [sp, #152]	; 0x98
  404c16:	e888 0060 	stmia.w	r8, {r5, r6}
  404c1a:	f77f aed8 	ble.w	4049ce <_svfprintf_r+0xa32>
  404c1e:	aa25      	add	r2, sp, #148	; 0x94
  404c20:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404c22:	980c      	ldr	r0, [sp, #48]	; 0x30
  404c24:	f004 f93a 	bl	408e9c <__ssprint_r>
  404c28:	2800      	cmp	r0, #0
  404c2a:	f47f aa89 	bne.w	404140 <_svfprintf_r+0x1a4>
  404c2e:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  404c30:	9f26      	ldr	r7, [sp, #152]	; 0x98
  404c32:	46c8      	mov	r8, r9
  404c34:	e6cd      	b.n	4049d2 <_svfprintf_r+0xa36>
  404c36:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  404c38:	6814      	ldr	r4, [r2, #0]
  404c3a:	4613      	mov	r3, r2
  404c3c:	3304      	adds	r3, #4
  404c3e:	17e5      	asrs	r5, r4, #31
  404c40:	930f      	str	r3, [sp, #60]	; 0x3c
  404c42:	4622      	mov	r2, r4
  404c44:	462b      	mov	r3, r5
  404c46:	e4fc      	b.n	404642 <_svfprintf_r+0x6a6>
  404c48:	3204      	adds	r2, #4
  404c4a:	681c      	ldr	r4, [r3, #0]
  404c4c:	920f      	str	r2, [sp, #60]	; 0x3c
  404c4e:	2301      	movs	r3, #1
  404c50:	2500      	movs	r5, #0
  404c52:	f7ff ba96 	b.w	404182 <_svfprintf_r+0x1e6>
  404c56:	681c      	ldr	r4, [r3, #0]
  404c58:	3304      	adds	r3, #4
  404c5a:	930f      	str	r3, [sp, #60]	; 0x3c
  404c5c:	2500      	movs	r5, #0
  404c5e:	e423      	b.n	4044a8 <_svfprintf_r+0x50c>
  404c60:	990f      	ldr	r1, [sp, #60]	; 0x3c
  404c62:	460a      	mov	r2, r1
  404c64:	3204      	adds	r2, #4
  404c66:	680c      	ldr	r4, [r1, #0]
  404c68:	920f      	str	r2, [sp, #60]	; 0x3c
  404c6a:	2500      	movs	r5, #0
  404c6c:	f7ff ba89 	b.w	404182 <_svfprintf_r+0x1e6>
  404c70:	4614      	mov	r4, r2
  404c72:	3301      	adds	r3, #1
  404c74:	4434      	add	r4, r6
  404c76:	2b07      	cmp	r3, #7
  404c78:	9427      	str	r4, [sp, #156]	; 0x9c
  404c7a:	9326      	str	r3, [sp, #152]	; 0x98
  404c7c:	e888 0060 	stmia.w	r8, {r5, r6}
  404c80:	f77f ab6a 	ble.w	404358 <_svfprintf_r+0x3bc>
  404c84:	e6b2      	b.n	4049ec <_svfprintf_r+0xa50>
  404c86:	f8dd b01c 	ldr.w	fp, [sp, #28]
  404c8a:	f8cd b01c 	str.w	fp, [sp, #28]
  404c8e:	ae42      	add	r6, sp, #264	; 0x108
  404c90:	3430      	adds	r4, #48	; 0x30
  404c92:	2301      	movs	r3, #1
  404c94:	f806 4d41 	strb.w	r4, [r6, #-65]!
  404c98:	930e      	str	r3, [sp, #56]	; 0x38
  404c9a:	f7ff ba8f 	b.w	4041bc <_svfprintf_r+0x220>
  404c9e:	aa25      	add	r2, sp, #148	; 0x94
  404ca0:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404ca2:	980c      	ldr	r0, [sp, #48]	; 0x30
  404ca4:	f004 f8fa 	bl	408e9c <__ssprint_r>
  404ca8:	2800      	cmp	r0, #0
  404caa:	f47f aa49 	bne.w	404140 <_svfprintf_r+0x1a4>
  404cae:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  404cb0:	46c8      	mov	r8, r9
  404cb2:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  404cb4:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  404cb6:	429a      	cmp	r2, r3
  404cb8:	db44      	blt.n	404d44 <_svfprintf_r+0xda8>
  404cba:	9b07      	ldr	r3, [sp, #28]
  404cbc:	07d9      	lsls	r1, r3, #31
  404cbe:	d441      	bmi.n	404d44 <_svfprintf_r+0xda8>
  404cc0:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  404cc2:	9812      	ldr	r0, [sp, #72]	; 0x48
  404cc4:	1a9a      	subs	r2, r3, r2
  404cc6:	1a1d      	subs	r5, r3, r0
  404cc8:	4295      	cmp	r5, r2
  404cca:	bfa8      	it	ge
  404ccc:	4615      	movge	r5, r2
  404cce:	2d00      	cmp	r5, #0
  404cd0:	dd0e      	ble.n	404cf0 <_svfprintf_r+0xd54>
  404cd2:	9926      	ldr	r1, [sp, #152]	; 0x98
  404cd4:	f8c8 5004 	str.w	r5, [r8, #4]
  404cd8:	3101      	adds	r1, #1
  404cda:	4406      	add	r6, r0
  404cdc:	442c      	add	r4, r5
  404cde:	2907      	cmp	r1, #7
  404ce0:	f8c8 6000 	str.w	r6, [r8]
  404ce4:	9427      	str	r4, [sp, #156]	; 0x9c
  404ce6:	9126      	str	r1, [sp, #152]	; 0x98
  404ce8:	f300 823b 	bgt.w	405162 <_svfprintf_r+0x11c6>
  404cec:	f108 0808 	add.w	r8, r8, #8
  404cf0:	2d00      	cmp	r5, #0
  404cf2:	bfac      	ite	ge
  404cf4:	1b56      	subge	r6, r2, r5
  404cf6:	4616      	movlt	r6, r2
  404cf8:	2e00      	cmp	r6, #0
  404cfa:	f77f ab2f 	ble.w	40435c <_svfprintf_r+0x3c0>
  404cfe:	2e10      	cmp	r6, #16
  404d00:	9b26      	ldr	r3, [sp, #152]	; 0x98
  404d02:	4db0      	ldr	r5, [pc, #704]	; (404fc4 <_svfprintf_r+0x1028>)
  404d04:	ddb5      	ble.n	404c72 <_svfprintf_r+0xcd6>
  404d06:	4622      	mov	r2, r4
  404d08:	2710      	movs	r7, #16
  404d0a:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  404d0e:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  404d10:	e004      	b.n	404d1c <_svfprintf_r+0xd80>
  404d12:	f108 0808 	add.w	r8, r8, #8
  404d16:	3e10      	subs	r6, #16
  404d18:	2e10      	cmp	r6, #16
  404d1a:	dda9      	ble.n	404c70 <_svfprintf_r+0xcd4>
  404d1c:	3301      	adds	r3, #1
  404d1e:	3210      	adds	r2, #16
  404d20:	2b07      	cmp	r3, #7
  404d22:	9227      	str	r2, [sp, #156]	; 0x9c
  404d24:	9326      	str	r3, [sp, #152]	; 0x98
  404d26:	e888 00a0 	stmia.w	r8, {r5, r7}
  404d2a:	ddf2      	ble.n	404d12 <_svfprintf_r+0xd76>
  404d2c:	aa25      	add	r2, sp, #148	; 0x94
  404d2e:	4621      	mov	r1, r4
  404d30:	4658      	mov	r0, fp
  404d32:	f004 f8b3 	bl	408e9c <__ssprint_r>
  404d36:	2800      	cmp	r0, #0
  404d38:	f47f aa02 	bne.w	404140 <_svfprintf_r+0x1a4>
  404d3c:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  404d3e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  404d40:	46c8      	mov	r8, r9
  404d42:	e7e8      	b.n	404d16 <_svfprintf_r+0xd7a>
  404d44:	9b26      	ldr	r3, [sp, #152]	; 0x98
  404d46:	9819      	ldr	r0, [sp, #100]	; 0x64
  404d48:	991a      	ldr	r1, [sp, #104]	; 0x68
  404d4a:	f8c8 1000 	str.w	r1, [r8]
  404d4e:	3301      	adds	r3, #1
  404d50:	4404      	add	r4, r0
  404d52:	2b07      	cmp	r3, #7
  404d54:	9427      	str	r4, [sp, #156]	; 0x9c
  404d56:	f8c8 0004 	str.w	r0, [r8, #4]
  404d5a:	9326      	str	r3, [sp, #152]	; 0x98
  404d5c:	f300 81f5 	bgt.w	40514a <_svfprintf_r+0x11ae>
  404d60:	f108 0808 	add.w	r8, r8, #8
  404d64:	e7ac      	b.n	404cc0 <_svfprintf_r+0xd24>
  404d66:	9b07      	ldr	r3, [sp, #28]
  404d68:	07da      	lsls	r2, r3, #31
  404d6a:	f53f adfe 	bmi.w	40496a <_svfprintf_r+0x9ce>
  404d6e:	3701      	adds	r7, #1
  404d70:	3401      	adds	r4, #1
  404d72:	2301      	movs	r3, #1
  404d74:	2f07      	cmp	r7, #7
  404d76:	9427      	str	r4, [sp, #156]	; 0x9c
  404d78:	9726      	str	r7, [sp, #152]	; 0x98
  404d7a:	f8c8 6000 	str.w	r6, [r8]
  404d7e:	f8c8 3004 	str.w	r3, [r8, #4]
  404d82:	f77f ae24 	ble.w	4049ce <_svfprintf_r+0xa32>
  404d86:	e74a      	b.n	404c1e <_svfprintf_r+0xc82>
  404d88:	aa25      	add	r2, sp, #148	; 0x94
  404d8a:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404d8c:	980c      	ldr	r0, [sp, #48]	; 0x30
  404d8e:	f004 f885 	bl	408e9c <__ssprint_r>
  404d92:	2800      	cmp	r0, #0
  404d94:	f47f a9d4 	bne.w	404140 <_svfprintf_r+0x1a4>
  404d98:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  404d9a:	9f26      	ldr	r7, [sp, #152]	; 0x98
  404d9c:	46c8      	mov	r8, r9
  404d9e:	e5f2      	b.n	404986 <_svfprintf_r+0x9ea>
  404da0:	aa25      	add	r2, sp, #148	; 0x94
  404da2:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404da4:	980c      	ldr	r0, [sp, #48]	; 0x30
  404da6:	f004 f879 	bl	408e9c <__ssprint_r>
  404daa:	2800      	cmp	r0, #0
  404dac:	f47f a9c8 	bne.w	404140 <_svfprintf_r+0x1a4>
  404db0:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  404db2:	9f26      	ldr	r7, [sp, #152]	; 0x98
  404db4:	46c8      	mov	r8, r9
  404db6:	e5f5      	b.n	4049a4 <_svfprintf_r+0xa08>
  404db8:	464e      	mov	r6, r9
  404dba:	f7ff b9ff 	b.w	4041bc <_svfprintf_r+0x220>
  404dbe:	aa25      	add	r2, sp, #148	; 0x94
  404dc0:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404dc2:	980c      	ldr	r0, [sp, #48]	; 0x30
  404dc4:	f004 f86a 	bl	408e9c <__ssprint_r>
  404dc8:	2800      	cmp	r0, #0
  404dca:	f47f a9b9 	bne.w	404140 <_svfprintf_r+0x1a4>
  404dce:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  404dd0:	46c8      	mov	r8, r9
  404dd2:	f7ff ba74 	b.w	4042be <_svfprintf_r+0x322>
  404dd6:	9c14      	ldr	r4, [sp, #80]	; 0x50
  404dd8:	4622      	mov	r2, r4
  404dda:	4620      	mov	r0, r4
  404ddc:	9c15      	ldr	r4, [sp, #84]	; 0x54
  404dde:	4623      	mov	r3, r4
  404de0:	4621      	mov	r1, r4
  404de2:	f7fe fdb9 	bl	403958 <__aeabi_dcmpun>
  404de6:	2800      	cmp	r0, #0
  404de8:	f040 8286 	bne.w	4052f8 <_svfprintf_r+0x135c>
  404dec:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404dee:	3301      	adds	r3, #1
  404df0:	9b11      	ldr	r3, [sp, #68]	; 0x44
  404df2:	f023 0320 	bic.w	r3, r3, #32
  404df6:	930e      	str	r3, [sp, #56]	; 0x38
  404df8:	f000 81e2 	beq.w	4051c0 <_svfprintf_r+0x1224>
  404dfc:	2b47      	cmp	r3, #71	; 0x47
  404dfe:	f000 811e 	beq.w	40503e <_svfprintf_r+0x10a2>
  404e02:	f44b 7380 	orr.w	r3, fp, #256	; 0x100
  404e06:	9307      	str	r3, [sp, #28]
  404e08:	9b15      	ldr	r3, [sp, #84]	; 0x54
  404e0a:	1e1f      	subs	r7, r3, #0
  404e0c:	9b14      	ldr	r3, [sp, #80]	; 0x50
  404e0e:	9308      	str	r3, [sp, #32]
  404e10:	bfbb      	ittet	lt
  404e12:	463b      	movlt	r3, r7
  404e14:	f103 4700 	addlt.w	r7, r3, #2147483648	; 0x80000000
  404e18:	2300      	movge	r3, #0
  404e1a:	232d      	movlt	r3, #45	; 0x2d
  404e1c:	9310      	str	r3, [sp, #64]	; 0x40
  404e1e:	9b11      	ldr	r3, [sp, #68]	; 0x44
  404e20:	2b66      	cmp	r3, #102	; 0x66
  404e22:	f000 81bb 	beq.w	40519c <_svfprintf_r+0x1200>
  404e26:	2b46      	cmp	r3, #70	; 0x46
  404e28:	f000 80df 	beq.w	404fea <_svfprintf_r+0x104e>
  404e2c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  404e2e:	9a08      	ldr	r2, [sp, #32]
  404e30:	2b45      	cmp	r3, #69	; 0x45
  404e32:	bf0c      	ite	eq
  404e34:	9b0a      	ldreq	r3, [sp, #40]	; 0x28
  404e36:	9d0a      	ldrne	r5, [sp, #40]	; 0x28
  404e38:	a823      	add	r0, sp, #140	; 0x8c
  404e3a:	a920      	add	r1, sp, #128	; 0x80
  404e3c:	bf08      	it	eq
  404e3e:	1c5d      	addeq	r5, r3, #1
  404e40:	9004      	str	r0, [sp, #16]
  404e42:	9103      	str	r1, [sp, #12]
  404e44:	a81f      	add	r0, sp, #124	; 0x7c
  404e46:	2102      	movs	r1, #2
  404e48:	463b      	mov	r3, r7
  404e4a:	9002      	str	r0, [sp, #8]
  404e4c:	9501      	str	r5, [sp, #4]
  404e4e:	9100      	str	r1, [sp, #0]
  404e50:	980c      	ldr	r0, [sp, #48]	; 0x30
  404e52:	f001 fa49 	bl	4062e8 <_dtoa_r>
  404e56:	9b11      	ldr	r3, [sp, #68]	; 0x44
  404e58:	2b67      	cmp	r3, #103	; 0x67
  404e5a:	4606      	mov	r6, r0
  404e5c:	f040 81e0 	bne.w	405220 <_svfprintf_r+0x1284>
  404e60:	f01b 0f01 	tst.w	fp, #1
  404e64:	f000 8246 	beq.w	4052f4 <_svfprintf_r+0x1358>
  404e68:	1974      	adds	r4, r6, r5
  404e6a:	9a16      	ldr	r2, [sp, #88]	; 0x58
  404e6c:	9808      	ldr	r0, [sp, #32]
  404e6e:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  404e70:	4639      	mov	r1, r7
  404e72:	f7fe fd3f 	bl	4038f4 <__aeabi_dcmpeq>
  404e76:	2800      	cmp	r0, #0
  404e78:	f040 8165 	bne.w	405146 <_svfprintf_r+0x11aa>
  404e7c:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  404e7e:	42a3      	cmp	r3, r4
  404e80:	d206      	bcs.n	404e90 <_svfprintf_r+0xef4>
  404e82:	2130      	movs	r1, #48	; 0x30
  404e84:	1c5a      	adds	r2, r3, #1
  404e86:	9223      	str	r2, [sp, #140]	; 0x8c
  404e88:	7019      	strb	r1, [r3, #0]
  404e8a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  404e8c:	429c      	cmp	r4, r3
  404e8e:	d8f9      	bhi.n	404e84 <_svfprintf_r+0xee8>
  404e90:	1b9b      	subs	r3, r3, r6
  404e92:	9313      	str	r3, [sp, #76]	; 0x4c
  404e94:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  404e96:	2b47      	cmp	r3, #71	; 0x47
  404e98:	f000 80e9 	beq.w	40506e <_svfprintf_r+0x10d2>
  404e9c:	9b11      	ldr	r3, [sp, #68]	; 0x44
  404e9e:	2b65      	cmp	r3, #101	; 0x65
  404ea0:	f340 81cd 	ble.w	40523e <_svfprintf_r+0x12a2>
  404ea4:	9b11      	ldr	r3, [sp, #68]	; 0x44
  404ea6:	2b66      	cmp	r3, #102	; 0x66
  404ea8:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  404eaa:	9312      	str	r3, [sp, #72]	; 0x48
  404eac:	f000 819e 	beq.w	4051ec <_svfprintf_r+0x1250>
  404eb0:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  404eb2:	9a12      	ldr	r2, [sp, #72]	; 0x48
  404eb4:	4619      	mov	r1, r3
  404eb6:	4291      	cmp	r1, r2
  404eb8:	f300 818a 	bgt.w	4051d0 <_svfprintf_r+0x1234>
  404ebc:	f01b 0f01 	tst.w	fp, #1
  404ec0:	f040 8213 	bne.w	4052ea <_svfprintf_r+0x134e>
  404ec4:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  404ec8:	9308      	str	r3, [sp, #32]
  404eca:	2367      	movs	r3, #103	; 0x67
  404ecc:	920e      	str	r2, [sp, #56]	; 0x38
  404ece:	9311      	str	r3, [sp, #68]	; 0x44
  404ed0:	9b10      	ldr	r3, [sp, #64]	; 0x40
  404ed2:	2b00      	cmp	r3, #0
  404ed4:	f040 80c4 	bne.w	405060 <_svfprintf_r+0x10c4>
  404ed8:	930a      	str	r3, [sp, #40]	; 0x28
  404eda:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  404ede:	f7ff b975 	b.w	4041cc <_svfprintf_r+0x230>
  404ee2:	4635      	mov	r5, r6
  404ee4:	460c      	mov	r4, r1
  404ee6:	4646      	mov	r6, r8
  404ee8:	4690      	mov	r8, r2
  404eea:	3301      	adds	r3, #1
  404eec:	443c      	add	r4, r7
  404eee:	2b07      	cmp	r3, #7
  404ef0:	9427      	str	r4, [sp, #156]	; 0x9c
  404ef2:	9326      	str	r3, [sp, #152]	; 0x98
  404ef4:	e888 00a0 	stmia.w	r8, {r5, r7}
  404ef8:	f73f aed1 	bgt.w	404c9e <_svfprintf_r+0xd02>
  404efc:	f108 0808 	add.w	r8, r8, #8
  404f00:	e6d7      	b.n	404cb2 <_svfprintf_r+0xd16>
  404f02:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  404f04:	6813      	ldr	r3, [r2, #0]
  404f06:	3204      	adds	r2, #4
  404f08:	920f      	str	r2, [sp, #60]	; 0x3c
  404f0a:	9a09      	ldr	r2, [sp, #36]	; 0x24
  404f0c:	601a      	str	r2, [r3, #0]
  404f0e:	f7ff b86c 	b.w	403fea <_svfprintf_r+0x4e>
  404f12:	aa25      	add	r2, sp, #148	; 0x94
  404f14:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404f16:	980c      	ldr	r0, [sp, #48]	; 0x30
  404f18:	f003 ffc0 	bl	408e9c <__ssprint_r>
  404f1c:	2800      	cmp	r0, #0
  404f1e:	f47f a90f 	bne.w	404140 <_svfprintf_r+0x1a4>
  404f22:	46c8      	mov	r8, r9
  404f24:	e48d      	b.n	404842 <_svfprintf_r+0x8a6>
  404f26:	9b26      	ldr	r3, [sp, #152]	; 0x98
  404f28:	4a27      	ldr	r2, [pc, #156]	; (404fc8 <_svfprintf_r+0x102c>)
  404f2a:	f8c8 2000 	str.w	r2, [r8]
  404f2e:	3301      	adds	r3, #1
  404f30:	3401      	adds	r4, #1
  404f32:	2201      	movs	r2, #1
  404f34:	2b07      	cmp	r3, #7
  404f36:	9427      	str	r4, [sp, #156]	; 0x9c
  404f38:	9326      	str	r3, [sp, #152]	; 0x98
  404f3a:	f8c8 2004 	str.w	r2, [r8, #4]
  404f3e:	dc72      	bgt.n	405026 <_svfprintf_r+0x108a>
  404f40:	f108 0808 	add.w	r8, r8, #8
  404f44:	b929      	cbnz	r1, 404f52 <_svfprintf_r+0xfb6>
  404f46:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  404f48:	b91b      	cbnz	r3, 404f52 <_svfprintf_r+0xfb6>
  404f4a:	9b07      	ldr	r3, [sp, #28]
  404f4c:	07d8      	lsls	r0, r3, #31
  404f4e:	f57f aa05 	bpl.w	40435c <_svfprintf_r+0x3c0>
  404f52:	9b26      	ldr	r3, [sp, #152]	; 0x98
  404f54:	9819      	ldr	r0, [sp, #100]	; 0x64
  404f56:	9a1a      	ldr	r2, [sp, #104]	; 0x68
  404f58:	f8c8 2000 	str.w	r2, [r8]
  404f5c:	3301      	adds	r3, #1
  404f5e:	4602      	mov	r2, r0
  404f60:	4422      	add	r2, r4
  404f62:	2b07      	cmp	r3, #7
  404f64:	9227      	str	r2, [sp, #156]	; 0x9c
  404f66:	f8c8 0004 	str.w	r0, [r8, #4]
  404f6a:	9326      	str	r3, [sp, #152]	; 0x98
  404f6c:	f300 818d 	bgt.w	40528a <_svfprintf_r+0x12ee>
  404f70:	f108 0808 	add.w	r8, r8, #8
  404f74:	2900      	cmp	r1, #0
  404f76:	f2c0 8165 	blt.w	405244 <_svfprintf_r+0x12a8>
  404f7a:	9913      	ldr	r1, [sp, #76]	; 0x4c
  404f7c:	f8c8 6000 	str.w	r6, [r8]
  404f80:	3301      	adds	r3, #1
  404f82:	188c      	adds	r4, r1, r2
  404f84:	2b07      	cmp	r3, #7
  404f86:	9427      	str	r4, [sp, #156]	; 0x9c
  404f88:	9326      	str	r3, [sp, #152]	; 0x98
  404f8a:	f8c8 1004 	str.w	r1, [r8, #4]
  404f8e:	f77f a9e3 	ble.w	404358 <_svfprintf_r+0x3bc>
  404f92:	e52b      	b.n	4049ec <_svfprintf_r+0xa50>
  404f94:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  404f96:	9909      	ldr	r1, [sp, #36]	; 0x24
  404f98:	6813      	ldr	r3, [r2, #0]
  404f9a:	17cd      	asrs	r5, r1, #31
  404f9c:	4608      	mov	r0, r1
  404f9e:	3204      	adds	r2, #4
  404fa0:	4629      	mov	r1, r5
  404fa2:	920f      	str	r2, [sp, #60]	; 0x3c
  404fa4:	e9c3 0100 	strd	r0, r1, [r3]
  404fa8:	f7ff b81f 	b.w	403fea <_svfprintf_r+0x4e>
  404fac:	aa25      	add	r2, sp, #148	; 0x94
  404fae:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404fb0:	980c      	ldr	r0, [sp, #48]	; 0x30
  404fb2:	f003 ff73 	bl	408e9c <__ssprint_r>
  404fb6:	2800      	cmp	r0, #0
  404fb8:	f47f a8c2 	bne.w	404140 <_svfprintf_r+0x1a4>
  404fbc:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  404fbe:	46c8      	mov	r8, r9
  404fc0:	e458      	b.n	404874 <_svfprintf_r+0x8d8>
  404fc2:	bf00      	nop
  404fc4:	00409490 	.word	0x00409490
  404fc8:	0040947c 	.word	0x0040947c
  404fcc:	2140      	movs	r1, #64	; 0x40
  404fce:	980c      	ldr	r0, [sp, #48]	; 0x30
  404fd0:	f002 fddc 	bl	407b8c <_malloc_r>
  404fd4:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  404fd6:	6010      	str	r0, [r2, #0]
  404fd8:	6110      	str	r0, [r2, #16]
  404fda:	2800      	cmp	r0, #0
  404fdc:	f000 81ec 	beq.w	4053b8 <_svfprintf_r+0x141c>
  404fe0:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  404fe2:	2340      	movs	r3, #64	; 0x40
  404fe4:	6153      	str	r3, [r2, #20]
  404fe6:	f7fe bff0 	b.w	403fca <_svfprintf_r+0x2e>
  404fea:	a823      	add	r0, sp, #140	; 0x8c
  404fec:	a920      	add	r1, sp, #128	; 0x80
  404fee:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  404ff0:	9004      	str	r0, [sp, #16]
  404ff2:	9103      	str	r1, [sp, #12]
  404ff4:	a81f      	add	r0, sp, #124	; 0x7c
  404ff6:	2103      	movs	r1, #3
  404ff8:	9002      	str	r0, [sp, #8]
  404ffa:	9a08      	ldr	r2, [sp, #32]
  404ffc:	9401      	str	r4, [sp, #4]
  404ffe:	463b      	mov	r3, r7
  405000:	9100      	str	r1, [sp, #0]
  405002:	980c      	ldr	r0, [sp, #48]	; 0x30
  405004:	f001 f970 	bl	4062e8 <_dtoa_r>
  405008:	4625      	mov	r5, r4
  40500a:	4606      	mov	r6, r0
  40500c:	9b11      	ldr	r3, [sp, #68]	; 0x44
  40500e:	2b46      	cmp	r3, #70	; 0x46
  405010:	eb06 0405 	add.w	r4, r6, r5
  405014:	f47f af29 	bne.w	404e6a <_svfprintf_r+0xece>
  405018:	7833      	ldrb	r3, [r6, #0]
  40501a:	2b30      	cmp	r3, #48	; 0x30
  40501c:	f000 8172 	beq.w	405304 <_svfprintf_r+0x1368>
  405020:	9d1f      	ldr	r5, [sp, #124]	; 0x7c
  405022:	442c      	add	r4, r5
  405024:	e721      	b.n	404e6a <_svfprintf_r+0xece>
  405026:	aa25      	add	r2, sp, #148	; 0x94
  405028:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40502a:	980c      	ldr	r0, [sp, #48]	; 0x30
  40502c:	f003 ff36 	bl	408e9c <__ssprint_r>
  405030:	2800      	cmp	r0, #0
  405032:	f47f a885 	bne.w	404140 <_svfprintf_r+0x1a4>
  405036:	991f      	ldr	r1, [sp, #124]	; 0x7c
  405038:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40503a:	46c8      	mov	r8, r9
  40503c:	e782      	b.n	404f44 <_svfprintf_r+0xfa8>
  40503e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  405040:	2b00      	cmp	r3, #0
  405042:	bf08      	it	eq
  405044:	2301      	moveq	r3, #1
  405046:	930a      	str	r3, [sp, #40]	; 0x28
  405048:	e6db      	b.n	404e02 <_svfprintf_r+0xe66>
  40504a:	4630      	mov	r0, r6
  40504c:	940a      	str	r4, [sp, #40]	; 0x28
  40504e:	f003 feb7 	bl	408dc0 <strlen>
  405052:	950f      	str	r5, [sp, #60]	; 0x3c
  405054:	900e      	str	r0, [sp, #56]	; 0x38
  405056:	f8cd b01c 	str.w	fp, [sp, #28]
  40505a:	4603      	mov	r3, r0
  40505c:	f7ff b9fb 	b.w	404456 <_svfprintf_r+0x4ba>
  405060:	272d      	movs	r7, #45	; 0x2d
  405062:	2300      	movs	r3, #0
  405064:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  405068:	930a      	str	r3, [sp, #40]	; 0x28
  40506a:	f7ff b8b0 	b.w	4041ce <_svfprintf_r+0x232>
  40506e:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  405070:	9312      	str	r3, [sp, #72]	; 0x48
  405072:	461a      	mov	r2, r3
  405074:	3303      	adds	r3, #3
  405076:	db04      	blt.n	405082 <_svfprintf_r+0x10e6>
  405078:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40507a:	4619      	mov	r1, r3
  40507c:	4291      	cmp	r1, r2
  40507e:	f6bf af17 	bge.w	404eb0 <_svfprintf_r+0xf14>
  405082:	9b11      	ldr	r3, [sp, #68]	; 0x44
  405084:	3b02      	subs	r3, #2
  405086:	9311      	str	r3, [sp, #68]	; 0x44
  405088:	f89d 3044 	ldrb.w	r3, [sp, #68]	; 0x44
  40508c:	f88d 3084 	strb.w	r3, [sp, #132]	; 0x84
  405090:	9b12      	ldr	r3, [sp, #72]	; 0x48
  405092:	3b01      	subs	r3, #1
  405094:	2b00      	cmp	r3, #0
  405096:	931f      	str	r3, [sp, #124]	; 0x7c
  405098:	bfbd      	ittte	lt
  40509a:	9b12      	ldrlt	r3, [sp, #72]	; 0x48
  40509c:	f1c3 0301 	rsblt	r3, r3, #1
  4050a0:	222d      	movlt	r2, #45	; 0x2d
  4050a2:	222b      	movge	r2, #43	; 0x2b
  4050a4:	2b09      	cmp	r3, #9
  4050a6:	f88d 2085 	strb.w	r2, [sp, #133]	; 0x85
  4050aa:	f340 8116 	ble.w	4052da <_svfprintf_r+0x133e>
  4050ae:	f10d 0493 	add.w	r4, sp, #147	; 0x93
  4050b2:	4620      	mov	r0, r4
  4050b4:	4dad      	ldr	r5, [pc, #692]	; (40536c <_svfprintf_r+0x13d0>)
  4050b6:	e000      	b.n	4050ba <_svfprintf_r+0x111e>
  4050b8:	4610      	mov	r0, r2
  4050ba:	fb85 1203 	smull	r1, r2, r5, r3
  4050be:	17d9      	asrs	r1, r3, #31
  4050c0:	ebc1 01a2 	rsb	r1, r1, r2, asr #2
  4050c4:	eb01 0281 	add.w	r2, r1, r1, lsl #2
  4050c8:	eba3 0242 	sub.w	r2, r3, r2, lsl #1
  4050cc:	3230      	adds	r2, #48	; 0x30
  4050ce:	2909      	cmp	r1, #9
  4050d0:	f800 2c01 	strb.w	r2, [r0, #-1]
  4050d4:	460b      	mov	r3, r1
  4050d6:	f100 32ff 	add.w	r2, r0, #4294967295
  4050da:	dced      	bgt.n	4050b8 <_svfprintf_r+0x111c>
  4050dc:	3330      	adds	r3, #48	; 0x30
  4050de:	3802      	subs	r0, #2
  4050e0:	b2d9      	uxtb	r1, r3
  4050e2:	4284      	cmp	r4, r0
  4050e4:	f802 1c01 	strb.w	r1, [r2, #-1]
  4050e8:	f240 815f 	bls.w	4053aa <_svfprintf_r+0x140e>
  4050ec:	f10d 0086 	add.w	r0, sp, #134	; 0x86
  4050f0:	4613      	mov	r3, r2
  4050f2:	e001      	b.n	4050f8 <_svfprintf_r+0x115c>
  4050f4:	f813 1b01 	ldrb.w	r1, [r3], #1
  4050f8:	f800 1b01 	strb.w	r1, [r0], #1
  4050fc:	42a3      	cmp	r3, r4
  4050fe:	d1f9      	bne.n	4050f4 <_svfprintf_r+0x1158>
  405100:	3301      	adds	r3, #1
  405102:	1a9b      	subs	r3, r3, r2
  405104:	f10d 0286 	add.w	r2, sp, #134	; 0x86
  405108:	4413      	add	r3, r2
  40510a:	aa21      	add	r2, sp, #132	; 0x84
  40510c:	1a9b      	subs	r3, r3, r2
  40510e:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  405110:	931b      	str	r3, [sp, #108]	; 0x6c
  405112:	2a01      	cmp	r2, #1
  405114:	4413      	add	r3, r2
  405116:	930e      	str	r3, [sp, #56]	; 0x38
  405118:	f340 8113 	ble.w	405342 <_svfprintf_r+0x13a6>
  40511c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  40511e:	9a19      	ldr	r2, [sp, #100]	; 0x64
  405120:	4413      	add	r3, r2
  405122:	930e      	str	r3, [sp, #56]	; 0x38
  405124:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  405128:	9308      	str	r3, [sp, #32]
  40512a:	2300      	movs	r3, #0
  40512c:	9312      	str	r3, [sp, #72]	; 0x48
  40512e:	e6cf      	b.n	404ed0 <_svfprintf_r+0xf34>
  405130:	aa25      	add	r2, sp, #148	; 0x94
  405132:	990b      	ldr	r1, [sp, #44]	; 0x2c
  405134:	980c      	ldr	r0, [sp, #48]	; 0x30
  405136:	f003 feb1 	bl	408e9c <__ssprint_r>
  40513a:	2800      	cmp	r0, #0
  40513c:	f47f a800 	bne.w	404140 <_svfprintf_r+0x1a4>
  405140:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  405142:	46c8      	mov	r8, r9
  405144:	e4d6      	b.n	404af4 <_svfprintf_r+0xb58>
  405146:	4623      	mov	r3, r4
  405148:	e6a2      	b.n	404e90 <_svfprintf_r+0xef4>
  40514a:	aa25      	add	r2, sp, #148	; 0x94
  40514c:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40514e:	980c      	ldr	r0, [sp, #48]	; 0x30
  405150:	f003 fea4 	bl	408e9c <__ssprint_r>
  405154:	2800      	cmp	r0, #0
  405156:	f47e aff3 	bne.w	404140 <_svfprintf_r+0x1a4>
  40515a:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  40515c:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40515e:	46c8      	mov	r8, r9
  405160:	e5ae      	b.n	404cc0 <_svfprintf_r+0xd24>
  405162:	aa25      	add	r2, sp, #148	; 0x94
  405164:	990b      	ldr	r1, [sp, #44]	; 0x2c
  405166:	980c      	ldr	r0, [sp, #48]	; 0x30
  405168:	f003 fe98 	bl	408e9c <__ssprint_r>
  40516c:	2800      	cmp	r0, #0
  40516e:	f47e afe7 	bne.w	404140 <_svfprintf_r+0x1a4>
  405172:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  405174:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  405176:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  405178:	1a9a      	subs	r2, r3, r2
  40517a:	46c8      	mov	r8, r9
  40517c:	e5b8      	b.n	404cf0 <_svfprintf_r+0xd54>
  40517e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  405180:	9612      	str	r6, [sp, #72]	; 0x48
  405182:	2b06      	cmp	r3, #6
  405184:	bf28      	it	cs
  405186:	2306      	movcs	r3, #6
  405188:	960a      	str	r6, [sp, #40]	; 0x28
  40518a:	4637      	mov	r7, r6
  40518c:	9308      	str	r3, [sp, #32]
  40518e:	950f      	str	r5, [sp, #60]	; 0x3c
  405190:	f8cd b01c 	str.w	fp, [sp, #28]
  405194:	930e      	str	r3, [sp, #56]	; 0x38
  405196:	4e76      	ldr	r6, [pc, #472]	; (405370 <_svfprintf_r+0x13d4>)
  405198:	f7ff b818 	b.w	4041cc <_svfprintf_r+0x230>
  40519c:	a823      	add	r0, sp, #140	; 0x8c
  40519e:	a920      	add	r1, sp, #128	; 0x80
  4051a0:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  4051a2:	9004      	str	r0, [sp, #16]
  4051a4:	9103      	str	r1, [sp, #12]
  4051a6:	a81f      	add	r0, sp, #124	; 0x7c
  4051a8:	2103      	movs	r1, #3
  4051aa:	9002      	str	r0, [sp, #8]
  4051ac:	9a08      	ldr	r2, [sp, #32]
  4051ae:	9501      	str	r5, [sp, #4]
  4051b0:	463b      	mov	r3, r7
  4051b2:	9100      	str	r1, [sp, #0]
  4051b4:	980c      	ldr	r0, [sp, #48]	; 0x30
  4051b6:	f001 f897 	bl	4062e8 <_dtoa_r>
  4051ba:	4606      	mov	r6, r0
  4051bc:	1944      	adds	r4, r0, r5
  4051be:	e72b      	b.n	405018 <_svfprintf_r+0x107c>
  4051c0:	2306      	movs	r3, #6
  4051c2:	930a      	str	r3, [sp, #40]	; 0x28
  4051c4:	e61d      	b.n	404e02 <_svfprintf_r+0xe66>
  4051c6:	272d      	movs	r7, #45	; 0x2d
  4051c8:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  4051cc:	f7ff bace 	b.w	40476c <_svfprintf_r+0x7d0>
  4051d0:	9a19      	ldr	r2, [sp, #100]	; 0x64
  4051d2:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  4051d4:	4413      	add	r3, r2
  4051d6:	9a12      	ldr	r2, [sp, #72]	; 0x48
  4051d8:	930e      	str	r3, [sp, #56]	; 0x38
  4051da:	2a00      	cmp	r2, #0
  4051dc:	f340 80aa 	ble.w	405334 <_svfprintf_r+0x1398>
  4051e0:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  4051e4:	9308      	str	r3, [sp, #32]
  4051e6:	2367      	movs	r3, #103	; 0x67
  4051e8:	9311      	str	r3, [sp, #68]	; 0x44
  4051ea:	e671      	b.n	404ed0 <_svfprintf_r+0xf34>
  4051ec:	2b00      	cmp	r3, #0
  4051ee:	f340 80b2 	ble.w	405356 <_svfprintf_r+0x13ba>
  4051f2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  4051f4:	2a00      	cmp	r2, #0
  4051f6:	f040 8093 	bne.w	405320 <_svfprintf_r+0x1384>
  4051fa:	f01b 0f01 	tst.w	fp, #1
  4051fe:	f040 808f 	bne.w	405320 <_svfprintf_r+0x1384>
  405202:	9308      	str	r3, [sp, #32]
  405204:	930e      	str	r3, [sp, #56]	; 0x38
  405206:	e663      	b.n	404ed0 <_svfprintf_r+0xf34>
  405208:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40520a:	9308      	str	r3, [sp, #32]
  40520c:	930e      	str	r3, [sp, #56]	; 0x38
  40520e:	900a      	str	r0, [sp, #40]	; 0x28
  405210:	950f      	str	r5, [sp, #60]	; 0x3c
  405212:	f8cd b01c 	str.w	fp, [sp, #28]
  405216:	9012      	str	r0, [sp, #72]	; 0x48
  405218:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  40521c:	f7fe bfd6 	b.w	4041cc <_svfprintf_r+0x230>
  405220:	9b11      	ldr	r3, [sp, #68]	; 0x44
  405222:	2b47      	cmp	r3, #71	; 0x47
  405224:	f47f ae20 	bne.w	404e68 <_svfprintf_r+0xecc>
  405228:	f01b 0f01 	tst.w	fp, #1
  40522c:	f47f aeee 	bne.w	40500c <_svfprintf_r+0x1070>
  405230:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  405232:	1b9b      	subs	r3, r3, r6
  405234:	9313      	str	r3, [sp, #76]	; 0x4c
  405236:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  405238:	2b47      	cmp	r3, #71	; 0x47
  40523a:	f43f af18 	beq.w	40506e <_svfprintf_r+0x10d2>
  40523e:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  405240:	9312      	str	r3, [sp, #72]	; 0x48
  405242:	e721      	b.n	405088 <_svfprintf_r+0x10ec>
  405244:	424f      	negs	r7, r1
  405246:	3110      	adds	r1, #16
  405248:	4d4a      	ldr	r5, [pc, #296]	; (405374 <_svfprintf_r+0x13d8>)
  40524a:	da2f      	bge.n	4052ac <_svfprintf_r+0x1310>
  40524c:	2410      	movs	r4, #16
  40524e:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  405252:	e004      	b.n	40525e <_svfprintf_r+0x12c2>
  405254:	f108 0808 	add.w	r8, r8, #8
  405258:	3f10      	subs	r7, #16
  40525a:	2f10      	cmp	r7, #16
  40525c:	dd26      	ble.n	4052ac <_svfprintf_r+0x1310>
  40525e:	3301      	adds	r3, #1
  405260:	3210      	adds	r2, #16
  405262:	2b07      	cmp	r3, #7
  405264:	9227      	str	r2, [sp, #156]	; 0x9c
  405266:	9326      	str	r3, [sp, #152]	; 0x98
  405268:	f8c8 5000 	str.w	r5, [r8]
  40526c:	f8c8 4004 	str.w	r4, [r8, #4]
  405270:	ddf0      	ble.n	405254 <_svfprintf_r+0x12b8>
  405272:	aa25      	add	r2, sp, #148	; 0x94
  405274:	990b      	ldr	r1, [sp, #44]	; 0x2c
  405276:	4658      	mov	r0, fp
  405278:	f003 fe10 	bl	408e9c <__ssprint_r>
  40527c:	2800      	cmp	r0, #0
  40527e:	f47e af5f 	bne.w	404140 <_svfprintf_r+0x1a4>
  405282:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  405284:	9b26      	ldr	r3, [sp, #152]	; 0x98
  405286:	46c8      	mov	r8, r9
  405288:	e7e6      	b.n	405258 <_svfprintf_r+0x12bc>
  40528a:	aa25      	add	r2, sp, #148	; 0x94
  40528c:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40528e:	980c      	ldr	r0, [sp, #48]	; 0x30
  405290:	f003 fe04 	bl	408e9c <__ssprint_r>
  405294:	2800      	cmp	r0, #0
  405296:	f47e af53 	bne.w	404140 <_svfprintf_r+0x1a4>
  40529a:	991f      	ldr	r1, [sp, #124]	; 0x7c
  40529c:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  40529e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4052a0:	46c8      	mov	r8, r9
  4052a2:	e667      	b.n	404f74 <_svfprintf_r+0xfd8>
  4052a4:	2000      	movs	r0, #0
  4052a6:	900a      	str	r0, [sp, #40]	; 0x28
  4052a8:	f7fe bed2 	b.w	404050 <_svfprintf_r+0xb4>
  4052ac:	3301      	adds	r3, #1
  4052ae:	443a      	add	r2, r7
  4052b0:	2b07      	cmp	r3, #7
  4052b2:	e888 00a0 	stmia.w	r8, {r5, r7}
  4052b6:	9227      	str	r2, [sp, #156]	; 0x9c
  4052b8:	9326      	str	r3, [sp, #152]	; 0x98
  4052ba:	f108 0808 	add.w	r8, r8, #8
  4052be:	f77f ae5c 	ble.w	404f7a <_svfprintf_r+0xfde>
  4052c2:	aa25      	add	r2, sp, #148	; 0x94
  4052c4:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4052c6:	980c      	ldr	r0, [sp, #48]	; 0x30
  4052c8:	f003 fde8 	bl	408e9c <__ssprint_r>
  4052cc:	2800      	cmp	r0, #0
  4052ce:	f47e af37 	bne.w	404140 <_svfprintf_r+0x1a4>
  4052d2:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  4052d4:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4052d6:	46c8      	mov	r8, r9
  4052d8:	e64f      	b.n	404f7a <_svfprintf_r+0xfde>
  4052da:	3330      	adds	r3, #48	; 0x30
  4052dc:	2230      	movs	r2, #48	; 0x30
  4052de:	f88d 3087 	strb.w	r3, [sp, #135]	; 0x87
  4052e2:	f88d 2086 	strb.w	r2, [sp, #134]	; 0x86
  4052e6:	ab22      	add	r3, sp, #136	; 0x88
  4052e8:	e70f      	b.n	40510a <_svfprintf_r+0x116e>
  4052ea:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4052ec:	9a19      	ldr	r2, [sp, #100]	; 0x64
  4052ee:	4413      	add	r3, r2
  4052f0:	930e      	str	r3, [sp, #56]	; 0x38
  4052f2:	e775      	b.n	4051e0 <_svfprintf_r+0x1244>
  4052f4:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  4052f6:	e5cb      	b.n	404e90 <_svfprintf_r+0xef4>
  4052f8:	4e1f      	ldr	r6, [pc, #124]	; (405378 <_svfprintf_r+0x13dc>)
  4052fa:	4b20      	ldr	r3, [pc, #128]	; (40537c <_svfprintf_r+0x13e0>)
  4052fc:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  405300:	f7ff ba36 	b.w	404770 <_svfprintf_r+0x7d4>
  405304:	9a16      	ldr	r2, [sp, #88]	; 0x58
  405306:	9808      	ldr	r0, [sp, #32]
  405308:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  40530a:	4639      	mov	r1, r7
  40530c:	f7fe faf2 	bl	4038f4 <__aeabi_dcmpeq>
  405310:	2800      	cmp	r0, #0
  405312:	f47f ae85 	bne.w	405020 <_svfprintf_r+0x1084>
  405316:	f1c5 0501 	rsb	r5, r5, #1
  40531a:	951f      	str	r5, [sp, #124]	; 0x7c
  40531c:	442c      	add	r4, r5
  40531e:	e5a4      	b.n	404e6a <_svfprintf_r+0xece>
  405320:	9b12      	ldr	r3, [sp, #72]	; 0x48
  405322:	9a19      	ldr	r2, [sp, #100]	; 0x64
  405324:	4413      	add	r3, r2
  405326:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  405328:	441a      	add	r2, r3
  40532a:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  40532e:	920e      	str	r2, [sp, #56]	; 0x38
  405330:	9308      	str	r3, [sp, #32]
  405332:	e5cd      	b.n	404ed0 <_svfprintf_r+0xf34>
  405334:	9b12      	ldr	r3, [sp, #72]	; 0x48
  405336:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  405338:	f1c3 0301 	rsb	r3, r3, #1
  40533c:	441a      	add	r2, r3
  40533e:	4613      	mov	r3, r2
  405340:	e7d6      	b.n	4052f0 <_svfprintf_r+0x1354>
  405342:	f01b 0301 	ands.w	r3, fp, #1
  405346:	9312      	str	r3, [sp, #72]	; 0x48
  405348:	f47f aee8 	bne.w	40511c <_svfprintf_r+0x1180>
  40534c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  40534e:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  405352:	9308      	str	r3, [sp, #32]
  405354:	e5bc      	b.n	404ed0 <_svfprintf_r+0xf34>
  405356:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  405358:	b913      	cbnz	r3, 405360 <_svfprintf_r+0x13c4>
  40535a:	f01b 0f01 	tst.w	fp, #1
  40535e:	d002      	beq.n	405366 <_svfprintf_r+0x13ca>
  405360:	9b19      	ldr	r3, [sp, #100]	; 0x64
  405362:	3301      	adds	r3, #1
  405364:	e7df      	b.n	405326 <_svfprintf_r+0x138a>
  405366:	2301      	movs	r3, #1
  405368:	e74b      	b.n	405202 <_svfprintf_r+0x1266>
  40536a:	bf00      	nop
  40536c:	66666667 	.word	0x66666667
  405370:	00409474 	.word	0x00409474
  405374:	00409490 	.word	0x00409490
  405378:	00409448 	.word	0x00409448
  40537c:	00409444 	.word	0x00409444
  405380:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  405382:	f89a 3001 	ldrb.w	r3, [sl, #1]
  405386:	6828      	ldr	r0, [r5, #0]
  405388:	ea40 70e0 	orr.w	r0, r0, r0, asr #31
  40538c:	900a      	str	r0, [sp, #40]	; 0x28
  40538e:	4628      	mov	r0, r5
  405390:	3004      	adds	r0, #4
  405392:	46a2      	mov	sl, r4
  405394:	900f      	str	r0, [sp, #60]	; 0x3c
  405396:	f7fe be59 	b.w	40404c <_svfprintf_r+0xb0>
  40539a:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  40539e:	f7ff b86f 	b.w	404480 <_svfprintf_r+0x4e4>
  4053a2:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  4053a6:	f7ff ba1c 	b.w	4047e2 <_svfprintf_r+0x846>
  4053aa:	f10d 0386 	add.w	r3, sp, #134	; 0x86
  4053ae:	e6ac      	b.n	40510a <_svfprintf_r+0x116e>
  4053b0:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  4053b4:	f7ff b8f3 	b.w	40459e <_svfprintf_r+0x602>
  4053b8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  4053ba:	230c      	movs	r3, #12
  4053bc:	6013      	str	r3, [r2, #0]
  4053be:	f04f 33ff 	mov.w	r3, #4294967295
  4053c2:	9309      	str	r3, [sp, #36]	; 0x24
  4053c4:	f7fe bec5 	b.w	404152 <_svfprintf_r+0x1b6>
  4053c8:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  4053cc:	f7ff b9a2 	b.w	404714 <_svfprintf_r+0x778>
  4053d0:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  4053d4:	f7ff b97e 	b.w	4046d4 <_svfprintf_r+0x738>
  4053d8:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  4053dc:	f7ff b961 	b.w	4046a2 <_svfprintf_r+0x706>
  4053e0:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  4053e4:	f7ff b91a 	b.w	40461c <_svfprintf_r+0x680>

004053e8 <__sprint_r.part.0>:
  4053e8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4053ec:	6e4b      	ldr	r3, [r1, #100]	; 0x64
  4053ee:	049c      	lsls	r4, r3, #18
  4053f0:	4693      	mov	fp, r2
  4053f2:	d52f      	bpl.n	405454 <__sprint_r.part.0+0x6c>
  4053f4:	6893      	ldr	r3, [r2, #8]
  4053f6:	6812      	ldr	r2, [r2, #0]
  4053f8:	b353      	cbz	r3, 405450 <__sprint_r.part.0+0x68>
  4053fa:	460e      	mov	r6, r1
  4053fc:	4607      	mov	r7, r0
  4053fe:	f102 0908 	add.w	r9, r2, #8
  405402:	e919 0420 	ldmdb	r9, {r5, sl}
  405406:	ea5f 089a 	movs.w	r8, sl, lsr #2
  40540a:	d017      	beq.n	40543c <__sprint_r.part.0+0x54>
  40540c:	3d04      	subs	r5, #4
  40540e:	2400      	movs	r4, #0
  405410:	e001      	b.n	405416 <__sprint_r.part.0+0x2e>
  405412:	45a0      	cmp	r8, r4
  405414:	d010      	beq.n	405438 <__sprint_r.part.0+0x50>
  405416:	4632      	mov	r2, r6
  405418:	f855 1f04 	ldr.w	r1, [r5, #4]!
  40541c:	4638      	mov	r0, r7
  40541e:	f002 f835 	bl	40748c <_fputwc_r>
  405422:	1c43      	adds	r3, r0, #1
  405424:	f104 0401 	add.w	r4, r4, #1
  405428:	d1f3      	bne.n	405412 <__sprint_r.part.0+0x2a>
  40542a:	2300      	movs	r3, #0
  40542c:	f8cb 3008 	str.w	r3, [fp, #8]
  405430:	f8cb 3004 	str.w	r3, [fp, #4]
  405434:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405438:	f8db 3008 	ldr.w	r3, [fp, #8]
  40543c:	f02a 0a03 	bic.w	sl, sl, #3
  405440:	eba3 030a 	sub.w	r3, r3, sl
  405444:	f8cb 3008 	str.w	r3, [fp, #8]
  405448:	f109 0908 	add.w	r9, r9, #8
  40544c:	2b00      	cmp	r3, #0
  40544e:	d1d8      	bne.n	405402 <__sprint_r.part.0+0x1a>
  405450:	2000      	movs	r0, #0
  405452:	e7ea      	b.n	40542a <__sprint_r.part.0+0x42>
  405454:	f002 f962 	bl	40771c <__sfvwrite_r>
  405458:	2300      	movs	r3, #0
  40545a:	f8cb 3008 	str.w	r3, [fp, #8]
  40545e:	f8cb 3004 	str.w	r3, [fp, #4]
  405462:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405466:	bf00      	nop

00405468 <_vfiprintf_r>:
  405468:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40546c:	b0ad      	sub	sp, #180	; 0xb4
  40546e:	461d      	mov	r5, r3
  405470:	9101      	str	r1, [sp, #4]
  405472:	4691      	mov	r9, r2
  405474:	9308      	str	r3, [sp, #32]
  405476:	9006      	str	r0, [sp, #24]
  405478:	b118      	cbz	r0, 405482 <_vfiprintf_r+0x1a>
  40547a:	6b83      	ldr	r3, [r0, #56]	; 0x38
  40547c:	2b00      	cmp	r3, #0
  40547e:	f000 80e0 	beq.w	405642 <_vfiprintf_r+0x1da>
  405482:	9c01      	ldr	r4, [sp, #4]
  405484:	f9b4 000c 	ldrsh.w	r0, [r4, #12]
  405488:	b281      	uxth	r1, r0
  40548a:	048b      	lsls	r3, r1, #18
  40548c:	d407      	bmi.n	40549e <_vfiprintf_r+0x36>
  40548e:	6e63      	ldr	r3, [r4, #100]	; 0x64
  405490:	f440 5100 	orr.w	r1, r0, #8192	; 0x2000
  405494:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  405498:	81a1      	strh	r1, [r4, #12]
  40549a:	6663      	str	r3, [r4, #100]	; 0x64
  40549c:	b289      	uxth	r1, r1
  40549e:	070f      	lsls	r7, r1, #28
  4054a0:	f140 80b1 	bpl.w	405606 <_vfiprintf_r+0x19e>
  4054a4:	9b01      	ldr	r3, [sp, #4]
  4054a6:	691b      	ldr	r3, [r3, #16]
  4054a8:	2b00      	cmp	r3, #0
  4054aa:	f000 80ac 	beq.w	405606 <_vfiprintf_r+0x19e>
  4054ae:	f001 011a 	and.w	r1, r1, #26
  4054b2:	290a      	cmp	r1, #10
  4054b4:	f000 80b5 	beq.w	405622 <_vfiprintf_r+0x1ba>
  4054b8:	2300      	movs	r3, #0
  4054ba:	f10d 0b70 	add.w	fp, sp, #112	; 0x70
  4054be:	930b      	str	r3, [sp, #44]	; 0x2c
  4054c0:	9311      	str	r3, [sp, #68]	; 0x44
  4054c2:	9310      	str	r3, [sp, #64]	; 0x40
  4054c4:	9304      	str	r3, [sp, #16]
  4054c6:	f8cd b03c 	str.w	fp, [sp, #60]	; 0x3c
  4054ca:	46da      	mov	sl, fp
  4054cc:	f899 3000 	ldrb.w	r3, [r9]
  4054d0:	464c      	mov	r4, r9
  4054d2:	b1fb      	cbz	r3, 405514 <_vfiprintf_r+0xac>
  4054d4:	2b25      	cmp	r3, #37	; 0x25
  4054d6:	d102      	bne.n	4054de <_vfiprintf_r+0x76>
  4054d8:	e01c      	b.n	405514 <_vfiprintf_r+0xac>
  4054da:	2b25      	cmp	r3, #37	; 0x25
  4054dc:	d003      	beq.n	4054e6 <_vfiprintf_r+0x7e>
  4054de:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  4054e2:	2b00      	cmp	r3, #0
  4054e4:	d1f9      	bne.n	4054da <_vfiprintf_r+0x72>
  4054e6:	eba4 0509 	sub.w	r5, r4, r9
  4054ea:	b19d      	cbz	r5, 405514 <_vfiprintf_r+0xac>
  4054ec:	9b10      	ldr	r3, [sp, #64]	; 0x40
  4054ee:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4054f0:	f8ca 9000 	str.w	r9, [sl]
  4054f4:	3301      	adds	r3, #1
  4054f6:	442a      	add	r2, r5
  4054f8:	2b07      	cmp	r3, #7
  4054fa:	f8ca 5004 	str.w	r5, [sl, #4]
  4054fe:	9211      	str	r2, [sp, #68]	; 0x44
  405500:	9310      	str	r3, [sp, #64]	; 0x40
  405502:	dd7a      	ble.n	4055fa <_vfiprintf_r+0x192>
  405504:	2a00      	cmp	r2, #0
  405506:	f040 848f 	bne.w	405e28 <_vfiprintf_r+0x9c0>
  40550a:	9b04      	ldr	r3, [sp, #16]
  40550c:	9210      	str	r2, [sp, #64]	; 0x40
  40550e:	442b      	add	r3, r5
  405510:	46da      	mov	sl, fp
  405512:	9304      	str	r3, [sp, #16]
  405514:	7823      	ldrb	r3, [r4, #0]
  405516:	2b00      	cmp	r3, #0
  405518:	f000 83b1 	beq.w	405c7e <_vfiprintf_r+0x816>
  40551c:	2000      	movs	r0, #0
  40551e:	f04f 0300 	mov.w	r3, #0
  405522:	f88d 3037 	strb.w	r3, [sp, #55]	; 0x37
  405526:	f104 0901 	add.w	r9, r4, #1
  40552a:	7862      	ldrb	r2, [r4, #1]
  40552c:	4605      	mov	r5, r0
  40552e:	4606      	mov	r6, r0
  405530:	4603      	mov	r3, r0
  405532:	f04f 34ff 	mov.w	r4, #4294967295
  405536:	f109 0901 	add.w	r9, r9, #1
  40553a:	f1a2 0120 	sub.w	r1, r2, #32
  40553e:	2958      	cmp	r1, #88	; 0x58
  405540:	f200 830e 	bhi.w	405b60 <_vfiprintf_r+0x6f8>
  405544:	e8df f011 	tbh	[pc, r1, lsl #1]
  405548:	030c0237 	.word	0x030c0237
  40554c:	02eb030c 	.word	0x02eb030c
  405550:	030c030c 	.word	0x030c030c
  405554:	030c030c 	.word	0x030c030c
  405558:	030c030c 	.word	0x030c030c
  40555c:	02f0029e 	.word	0x02f0029e
  405560:	0082030c 	.word	0x0082030c
  405564:	030c0277 	.word	0x030c0277
  405568:	01d401cf 	.word	0x01d401cf
  40556c:	01d401d4 	.word	0x01d401d4
  405570:	01d401d4 	.word	0x01d401d4
  405574:	01d401d4 	.word	0x01d401d4
  405578:	01d401d4 	.word	0x01d401d4
  40557c:	030c030c 	.word	0x030c030c
  405580:	030c030c 	.word	0x030c030c
  405584:	030c030c 	.word	0x030c030c
  405588:	030c030c 	.word	0x030c030c
  40558c:	030c030c 	.word	0x030c030c
  405590:	030c023f 	.word	0x030c023f
  405594:	030c030c 	.word	0x030c030c
  405598:	030c030c 	.word	0x030c030c
  40559c:	030c030c 	.word	0x030c030c
  4055a0:	030c030c 	.word	0x030c030c
  4055a4:	0246030c 	.word	0x0246030c
  4055a8:	030c030c 	.word	0x030c030c
  4055ac:	030c030c 	.word	0x030c030c
  4055b0:	024a030c 	.word	0x024a030c
  4055b4:	030c030c 	.word	0x030c030c
  4055b8:	030c0252 	.word	0x030c0252
  4055bc:	030c030c 	.word	0x030c030c
  4055c0:	030c030c 	.word	0x030c030c
  4055c4:	030c030c 	.word	0x030c030c
  4055c8:	030c030c 	.word	0x030c030c
  4055cc:	01e2030c 	.word	0x01e2030c
  4055d0:	030c01f6 	.word	0x030c01f6
  4055d4:	030c030c 	.word	0x030c030c
  4055d8:	01f60307 	.word	0x01f60307
  4055dc:	030c030c 	.word	0x030c030c
  4055e0:	030c0291 	.word	0x030c0291
  4055e4:	008702f5 	.word	0x008702f5
  4055e8:	02c302b1 	.word	0x02c302b1
  4055ec:	02c8030c 	.word	0x02c8030c
  4055f0:	01bd030c 	.word	0x01bd030c
  4055f4:	030c030c 	.word	0x030c030c
  4055f8:	02aa      	.short	0x02aa
  4055fa:	f10a 0a08 	add.w	sl, sl, #8
  4055fe:	9b04      	ldr	r3, [sp, #16]
  405600:	442b      	add	r3, r5
  405602:	9304      	str	r3, [sp, #16]
  405604:	e786      	b.n	405514 <_vfiprintf_r+0xac>
  405606:	9c01      	ldr	r4, [sp, #4]
  405608:	9806      	ldr	r0, [sp, #24]
  40560a:	4621      	mov	r1, r4
  40560c:	f000 fd62 	bl	4060d4 <__swsetup_r>
  405610:	2800      	cmp	r0, #0
  405612:	f040 8340 	bne.w	405c96 <_vfiprintf_r+0x82e>
  405616:	89a1      	ldrh	r1, [r4, #12]
  405618:	f001 011a 	and.w	r1, r1, #26
  40561c:	290a      	cmp	r1, #10
  40561e:	f47f af4b 	bne.w	4054b8 <_vfiprintf_r+0x50>
  405622:	9901      	ldr	r1, [sp, #4]
  405624:	f9b1 300e 	ldrsh.w	r3, [r1, #14]
  405628:	2b00      	cmp	r3, #0
  40562a:	f6ff af45 	blt.w	4054b8 <_vfiprintf_r+0x50>
  40562e:	462b      	mov	r3, r5
  405630:	464a      	mov	r2, r9
  405632:	9806      	ldr	r0, [sp, #24]
  405634:	f000 fd18 	bl	406068 <__sbprintf>
  405638:	9004      	str	r0, [sp, #16]
  40563a:	9804      	ldr	r0, [sp, #16]
  40563c:	b02d      	add	sp, #180	; 0xb4
  40563e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405642:	f001 feaf 	bl	4073a4 <__sinit>
  405646:	e71c      	b.n	405482 <_vfiprintf_r+0x1a>
  405648:	4276      	negs	r6, r6
  40564a:	9208      	str	r2, [sp, #32]
  40564c:	f043 0304 	orr.w	r3, r3, #4
  405650:	f899 2000 	ldrb.w	r2, [r9]
  405654:	e76f      	b.n	405536 <_vfiprintf_r+0xce>
  405656:	9607      	str	r6, [sp, #28]
  405658:	f013 0220 	ands.w	r2, r3, #32
  40565c:	f040 845a 	bne.w	405f14 <_vfiprintf_r+0xaac>
  405660:	f013 0110 	ands.w	r1, r3, #16
  405664:	f040 83f1 	bne.w	405e4a <_vfiprintf_r+0x9e2>
  405668:	f013 0240 	ands.w	r2, r3, #64	; 0x40
  40566c:	f000 83ed 	beq.w	405e4a <_vfiprintf_r+0x9e2>
  405670:	9808      	ldr	r0, [sp, #32]
  405672:	460a      	mov	r2, r1
  405674:	4601      	mov	r1, r0
  405676:	3104      	adds	r1, #4
  405678:	8806      	ldrh	r6, [r0, #0]
  40567a:	9108      	str	r1, [sp, #32]
  40567c:	2700      	movs	r7, #0
  40567e:	f04f 0100 	mov.w	r1, #0
  405682:	f88d 1037 	strb.w	r1, [sp, #55]	; 0x37
  405686:	2500      	movs	r5, #0
  405688:	1c61      	adds	r1, r4, #1
  40568a:	f000 8175 	beq.w	405978 <_vfiprintf_r+0x510>
  40568e:	f023 0180 	bic.w	r1, r3, #128	; 0x80
  405692:	9103      	str	r1, [sp, #12]
  405694:	ea56 0107 	orrs.w	r1, r6, r7
  405698:	f040 8173 	bne.w	405982 <_vfiprintf_r+0x51a>
  40569c:	2c00      	cmp	r4, #0
  40569e:	f040 8356 	bne.w	405d4e <_vfiprintf_r+0x8e6>
  4056a2:	2a00      	cmp	r2, #0
  4056a4:	f040 83b2 	bne.w	405e0c <_vfiprintf_r+0x9a4>
  4056a8:	f013 0301 	ands.w	r3, r3, #1
  4056ac:	9305      	str	r3, [sp, #20]
  4056ae:	f000 8447 	beq.w	405f40 <_vfiprintf_r+0xad8>
  4056b2:	f10d 08b0 	add.w	r8, sp, #176	; 0xb0
  4056b6:	2330      	movs	r3, #48	; 0x30
  4056b8:	f808 3d41 	strb.w	r3, [r8, #-65]!
  4056bc:	9b05      	ldr	r3, [sp, #20]
  4056be:	42a3      	cmp	r3, r4
  4056c0:	bfb8      	it	lt
  4056c2:	4623      	movlt	r3, r4
  4056c4:	9302      	str	r3, [sp, #8]
  4056c6:	b10d      	cbz	r5, 4056cc <_vfiprintf_r+0x264>
  4056c8:	3301      	adds	r3, #1
  4056ca:	9302      	str	r3, [sp, #8]
  4056cc:	9b03      	ldr	r3, [sp, #12]
  4056ce:	f013 0302 	ands.w	r3, r3, #2
  4056d2:	9309      	str	r3, [sp, #36]	; 0x24
  4056d4:	d002      	beq.n	4056dc <_vfiprintf_r+0x274>
  4056d6:	9b02      	ldr	r3, [sp, #8]
  4056d8:	3302      	adds	r3, #2
  4056da:	9302      	str	r3, [sp, #8]
  4056dc:	9b03      	ldr	r3, [sp, #12]
  4056de:	f013 0384 	ands.w	r3, r3, #132	; 0x84
  4056e2:	930a      	str	r3, [sp, #40]	; 0x28
  4056e4:	f040 8263 	bne.w	405bae <_vfiprintf_r+0x746>
  4056e8:	9b07      	ldr	r3, [sp, #28]
  4056ea:	9a02      	ldr	r2, [sp, #8]
  4056ec:	1a9d      	subs	r5, r3, r2
  4056ee:	2d00      	cmp	r5, #0
  4056f0:	f340 825d 	ble.w	405bae <_vfiprintf_r+0x746>
  4056f4:	2d10      	cmp	r5, #16
  4056f6:	f340 8477 	ble.w	405fe8 <_vfiprintf_r+0xb80>
  4056fa:	9b10      	ldr	r3, [sp, #64]	; 0x40
  4056fc:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4056fe:	4eb9      	ldr	r6, [pc, #740]	; (4059e4 <_vfiprintf_r+0x57c>)
  405700:	46d6      	mov	lr, sl
  405702:	2710      	movs	r7, #16
  405704:	46a2      	mov	sl, r4
  405706:	4619      	mov	r1, r3
  405708:	9c06      	ldr	r4, [sp, #24]
  40570a:	e007      	b.n	40571c <_vfiprintf_r+0x2b4>
  40570c:	f101 0c02 	add.w	ip, r1, #2
  405710:	f10e 0e08 	add.w	lr, lr, #8
  405714:	4601      	mov	r1, r0
  405716:	3d10      	subs	r5, #16
  405718:	2d10      	cmp	r5, #16
  40571a:	dd11      	ble.n	405740 <_vfiprintf_r+0x2d8>
  40571c:	1c48      	adds	r0, r1, #1
  40571e:	3210      	adds	r2, #16
  405720:	2807      	cmp	r0, #7
  405722:	9211      	str	r2, [sp, #68]	; 0x44
  405724:	e88e 00c0 	stmia.w	lr, {r6, r7}
  405728:	9010      	str	r0, [sp, #64]	; 0x40
  40572a:	ddef      	ble.n	40570c <_vfiprintf_r+0x2a4>
  40572c:	2a00      	cmp	r2, #0
  40572e:	f040 8231 	bne.w	405b94 <_vfiprintf_r+0x72c>
  405732:	3d10      	subs	r5, #16
  405734:	2d10      	cmp	r5, #16
  405736:	4611      	mov	r1, r2
  405738:	f04f 0c01 	mov.w	ip, #1
  40573c:	46de      	mov	lr, fp
  40573e:	dced      	bgt.n	40571c <_vfiprintf_r+0x2b4>
  405740:	4654      	mov	r4, sl
  405742:	4661      	mov	r1, ip
  405744:	46f2      	mov	sl, lr
  405746:	442a      	add	r2, r5
  405748:	2907      	cmp	r1, #7
  40574a:	9211      	str	r2, [sp, #68]	; 0x44
  40574c:	f8ca 6000 	str.w	r6, [sl]
  405750:	f8ca 5004 	str.w	r5, [sl, #4]
  405754:	9110      	str	r1, [sp, #64]	; 0x40
  405756:	f300 82e6 	bgt.w	405d26 <_vfiprintf_r+0x8be>
  40575a:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  40575e:	f10a 0a08 	add.w	sl, sl, #8
  405762:	1c48      	adds	r0, r1, #1
  405764:	2d00      	cmp	r5, #0
  405766:	f040 822a 	bne.w	405bbe <_vfiprintf_r+0x756>
  40576a:	9b09      	ldr	r3, [sp, #36]	; 0x24
  40576c:	2b00      	cmp	r3, #0
  40576e:	f000 8244 	beq.w	405bfa <_vfiprintf_r+0x792>
  405772:	3202      	adds	r2, #2
  405774:	a90e      	add	r1, sp, #56	; 0x38
  405776:	2302      	movs	r3, #2
  405778:	2807      	cmp	r0, #7
  40577a:	9211      	str	r2, [sp, #68]	; 0x44
  40577c:	9010      	str	r0, [sp, #64]	; 0x40
  40577e:	e88a 000a 	stmia.w	sl, {r1, r3}
  405782:	f340 8236 	ble.w	405bf2 <_vfiprintf_r+0x78a>
  405786:	2a00      	cmp	r2, #0
  405788:	f040 838b 	bne.w	405ea2 <_vfiprintf_r+0xa3a>
  40578c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40578e:	2b80      	cmp	r3, #128	; 0x80
  405790:	f04f 0001 	mov.w	r0, #1
  405794:	4611      	mov	r1, r2
  405796:	46da      	mov	sl, fp
  405798:	f040 8233 	bne.w	405c02 <_vfiprintf_r+0x79a>
  40579c:	9b07      	ldr	r3, [sp, #28]
  40579e:	9d02      	ldr	r5, [sp, #8]
  4057a0:	1b5e      	subs	r6, r3, r5
  4057a2:	2e00      	cmp	r6, #0
  4057a4:	f340 822d 	ble.w	405c02 <_vfiprintf_r+0x79a>
  4057a8:	2e10      	cmp	r6, #16
  4057aa:	4d8f      	ldr	r5, [pc, #572]	; (4059e8 <_vfiprintf_r+0x580>)
  4057ac:	f340 842f 	ble.w	40600e <_vfiprintf_r+0xba6>
  4057b0:	46d4      	mov	ip, sl
  4057b2:	2710      	movs	r7, #16
  4057b4:	46a2      	mov	sl, r4
  4057b6:	9c06      	ldr	r4, [sp, #24]
  4057b8:	e007      	b.n	4057ca <_vfiprintf_r+0x362>
  4057ba:	f101 0e02 	add.w	lr, r1, #2
  4057be:	f10c 0c08 	add.w	ip, ip, #8
  4057c2:	4601      	mov	r1, r0
  4057c4:	3e10      	subs	r6, #16
  4057c6:	2e10      	cmp	r6, #16
  4057c8:	dd11      	ble.n	4057ee <_vfiprintf_r+0x386>
  4057ca:	1c48      	adds	r0, r1, #1
  4057cc:	3210      	adds	r2, #16
  4057ce:	2807      	cmp	r0, #7
  4057d0:	9211      	str	r2, [sp, #68]	; 0x44
  4057d2:	e88c 00a0 	stmia.w	ip, {r5, r7}
  4057d6:	9010      	str	r0, [sp, #64]	; 0x40
  4057d8:	ddef      	ble.n	4057ba <_vfiprintf_r+0x352>
  4057da:	2a00      	cmp	r2, #0
  4057dc:	f040 8296 	bne.w	405d0c <_vfiprintf_r+0x8a4>
  4057e0:	3e10      	subs	r6, #16
  4057e2:	2e10      	cmp	r6, #16
  4057e4:	f04f 0e01 	mov.w	lr, #1
  4057e8:	4611      	mov	r1, r2
  4057ea:	46dc      	mov	ip, fp
  4057ec:	dced      	bgt.n	4057ca <_vfiprintf_r+0x362>
  4057ee:	4654      	mov	r4, sl
  4057f0:	46e2      	mov	sl, ip
  4057f2:	4432      	add	r2, r6
  4057f4:	f1be 0f07 	cmp.w	lr, #7
  4057f8:	9211      	str	r2, [sp, #68]	; 0x44
  4057fa:	e88a 0060 	stmia.w	sl, {r5, r6}
  4057fe:	f8cd e040 	str.w	lr, [sp, #64]	; 0x40
  405802:	f300 835b 	bgt.w	405ebc <_vfiprintf_r+0xa54>
  405806:	9b05      	ldr	r3, [sp, #20]
  405808:	1ae4      	subs	r4, r4, r3
  40580a:	2c00      	cmp	r4, #0
  40580c:	f10a 0a08 	add.w	sl, sl, #8
  405810:	f10e 0001 	add.w	r0, lr, #1
  405814:	4671      	mov	r1, lr
  405816:	f300 81f9 	bgt.w	405c0c <_vfiprintf_r+0x7a4>
  40581a:	9905      	ldr	r1, [sp, #20]
  40581c:	f8ca 8000 	str.w	r8, [sl]
  405820:	440a      	add	r2, r1
  405822:	2807      	cmp	r0, #7
  405824:	9211      	str	r2, [sp, #68]	; 0x44
  405826:	f8ca 1004 	str.w	r1, [sl, #4]
  40582a:	9010      	str	r0, [sp, #64]	; 0x40
  40582c:	f340 8255 	ble.w	405cda <_vfiprintf_r+0x872>
  405830:	2a00      	cmp	r2, #0
  405832:	f040 82ee 	bne.w	405e12 <_vfiprintf_r+0x9aa>
  405836:	9b03      	ldr	r3, [sp, #12]
  405838:	9210      	str	r2, [sp, #64]	; 0x40
  40583a:	0758      	lsls	r0, r3, #29
  40583c:	d538      	bpl.n	4058b0 <_vfiprintf_r+0x448>
  40583e:	9b07      	ldr	r3, [sp, #28]
  405840:	9902      	ldr	r1, [sp, #8]
  405842:	1a5c      	subs	r4, r3, r1
  405844:	2c00      	cmp	r4, #0
  405846:	f340 82ba 	ble.w	405dbe <_vfiprintf_r+0x956>
  40584a:	46da      	mov	sl, fp
  40584c:	2c10      	cmp	r4, #16
  40584e:	f340 83da 	ble.w	406006 <_vfiprintf_r+0xb9e>
  405852:	9910      	ldr	r1, [sp, #64]	; 0x40
  405854:	4e63      	ldr	r6, [pc, #396]	; (4059e4 <_vfiprintf_r+0x57c>)
  405856:	9f06      	ldr	r7, [sp, #24]
  405858:	f8dd 8004 	ldr.w	r8, [sp, #4]
  40585c:	2510      	movs	r5, #16
  40585e:	e006      	b.n	40586e <_vfiprintf_r+0x406>
  405860:	1c88      	adds	r0, r1, #2
  405862:	f10a 0a08 	add.w	sl, sl, #8
  405866:	4619      	mov	r1, r3
  405868:	3c10      	subs	r4, #16
  40586a:	2c10      	cmp	r4, #16
  40586c:	dd13      	ble.n	405896 <_vfiprintf_r+0x42e>
  40586e:	1c4b      	adds	r3, r1, #1
  405870:	3210      	adds	r2, #16
  405872:	2b07      	cmp	r3, #7
  405874:	9211      	str	r2, [sp, #68]	; 0x44
  405876:	f8ca 6000 	str.w	r6, [sl]
  40587a:	f8ca 5004 	str.w	r5, [sl, #4]
  40587e:	9310      	str	r3, [sp, #64]	; 0x40
  405880:	ddee      	ble.n	405860 <_vfiprintf_r+0x3f8>
  405882:	2a00      	cmp	r2, #0
  405884:	f040 820b 	bne.w	405c9e <_vfiprintf_r+0x836>
  405888:	3c10      	subs	r4, #16
  40588a:	2c10      	cmp	r4, #16
  40588c:	f04f 0001 	mov.w	r0, #1
  405890:	4611      	mov	r1, r2
  405892:	46da      	mov	sl, fp
  405894:	dceb      	bgt.n	40586e <_vfiprintf_r+0x406>
  405896:	4422      	add	r2, r4
  405898:	2807      	cmp	r0, #7
  40589a:	9211      	str	r2, [sp, #68]	; 0x44
  40589c:	f8ca 6000 	str.w	r6, [sl]
  4058a0:	f8ca 4004 	str.w	r4, [sl, #4]
  4058a4:	9010      	str	r0, [sp, #64]	; 0x40
  4058a6:	f340 8223 	ble.w	405cf0 <_vfiprintf_r+0x888>
  4058aa:	2a00      	cmp	r2, #0
  4058ac:	f040 8367 	bne.w	405f7e <_vfiprintf_r+0xb16>
  4058b0:	9b04      	ldr	r3, [sp, #16]
  4058b2:	9a07      	ldr	r2, [sp, #28]
  4058b4:	9902      	ldr	r1, [sp, #8]
  4058b6:	428a      	cmp	r2, r1
  4058b8:	bfac      	ite	ge
  4058ba:	189b      	addge	r3, r3, r2
  4058bc:	185b      	addlt	r3, r3, r1
  4058be:	9304      	str	r3, [sp, #16]
  4058c0:	e21f      	b.n	405d02 <_vfiprintf_r+0x89a>
  4058c2:	9607      	str	r6, [sp, #28]
  4058c4:	069e      	lsls	r6, r3, #26
  4058c6:	f100 8319 	bmi.w	405efc <_vfiprintf_r+0xa94>
  4058ca:	9908      	ldr	r1, [sp, #32]
  4058cc:	06dd      	lsls	r5, r3, #27
  4058ce:	460a      	mov	r2, r1
  4058d0:	f100 82b5 	bmi.w	405e3e <_vfiprintf_r+0x9d6>
  4058d4:	0658      	lsls	r0, r3, #25
  4058d6:	f140 82b2 	bpl.w	405e3e <_vfiprintf_r+0x9d6>
  4058da:	880e      	ldrh	r6, [r1, #0]
  4058dc:	3104      	adds	r1, #4
  4058de:	2700      	movs	r7, #0
  4058e0:	2201      	movs	r2, #1
  4058e2:	9108      	str	r1, [sp, #32]
  4058e4:	e6cb      	b.n	40567e <_vfiprintf_r+0x216>
  4058e6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  4058ea:	f899 2000 	ldrb.w	r2, [r9]
  4058ee:	e622      	b.n	405536 <_vfiprintf_r+0xce>
  4058f0:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  4058f4:	2600      	movs	r6, #0
  4058f6:	f819 2b01 	ldrb.w	r2, [r9], #1
  4058fa:	eb06 0686 	add.w	r6, r6, r6, lsl #2
  4058fe:	eb01 0646 	add.w	r6, r1, r6, lsl #1
  405902:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  405906:	2909      	cmp	r1, #9
  405908:	d9f5      	bls.n	4058f6 <_vfiprintf_r+0x48e>
  40590a:	e616      	b.n	40553a <_vfiprintf_r+0xd2>
  40590c:	9908      	ldr	r1, [sp, #32]
  40590e:	9607      	str	r6, [sp, #28]
  405910:	680a      	ldr	r2, [r1, #0]
  405912:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
  405916:	f04f 0000 	mov.w	r0, #0
  40591a:	460a      	mov	r2, r1
  40591c:	f88d 0037 	strb.w	r0, [sp, #55]	; 0x37
  405920:	3204      	adds	r2, #4
  405922:	2001      	movs	r0, #1
  405924:	9002      	str	r0, [sp, #8]
  405926:	9208      	str	r2, [sp, #32]
  405928:	9005      	str	r0, [sp, #20]
  40592a:	f10d 0848 	add.w	r8, sp, #72	; 0x48
  40592e:	9303      	str	r3, [sp, #12]
  405930:	2400      	movs	r4, #0
  405932:	e6cb      	b.n	4056cc <_vfiprintf_r+0x264>
  405934:	9607      	str	r6, [sp, #28]
  405936:	2800      	cmp	r0, #0
  405938:	f040 8382 	bne.w	406040 <_vfiprintf_r+0xbd8>
  40593c:	069e      	lsls	r6, r3, #26
  40593e:	f100 82d1 	bmi.w	405ee4 <_vfiprintf_r+0xa7c>
  405942:	06dd      	lsls	r5, r3, #27
  405944:	f100 828d 	bmi.w	405e62 <_vfiprintf_r+0x9fa>
  405948:	0658      	lsls	r0, r3, #25
  40594a:	f140 828a 	bpl.w	405e62 <_vfiprintf_r+0x9fa>
  40594e:	9d08      	ldr	r5, [sp, #32]
  405950:	f9b5 6000 	ldrsh.w	r6, [r5]
  405954:	462a      	mov	r2, r5
  405956:	17f7      	asrs	r7, r6, #31
  405958:	3204      	adds	r2, #4
  40595a:	4630      	mov	r0, r6
  40595c:	4639      	mov	r1, r7
  40595e:	9208      	str	r2, [sp, #32]
  405960:	2800      	cmp	r0, #0
  405962:	f171 0200 	sbcs.w	r2, r1, #0
  405966:	f2c0 82ee 	blt.w	405f46 <_vfiprintf_r+0xade>
  40596a:	1c61      	adds	r1, r4, #1
  40596c:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  405970:	f04f 0201 	mov.w	r2, #1
  405974:	f47f ae8b 	bne.w	40568e <_vfiprintf_r+0x226>
  405978:	ea56 0107 	orrs.w	r1, r6, r7
  40597c:	f000 81e8 	beq.w	405d50 <_vfiprintf_r+0x8e8>
  405980:	9303      	str	r3, [sp, #12]
  405982:	2a01      	cmp	r2, #1
  405984:	f000 8225 	beq.w	405dd2 <_vfiprintf_r+0x96a>
  405988:	2a02      	cmp	r2, #2
  40598a:	f040 81f5 	bne.w	405d78 <_vfiprintf_r+0x910>
  40598e:	980b      	ldr	r0, [sp, #44]	; 0x2c
  405990:	46d8      	mov	r8, fp
  405992:	0933      	lsrs	r3, r6, #4
  405994:	f006 010f 	and.w	r1, r6, #15
  405998:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
  40599c:	093a      	lsrs	r2, r7, #4
  40599e:	461e      	mov	r6, r3
  4059a0:	4617      	mov	r7, r2
  4059a2:	5c43      	ldrb	r3, [r0, r1]
  4059a4:	f808 3d01 	strb.w	r3, [r8, #-1]!
  4059a8:	ea56 0307 	orrs.w	r3, r6, r7
  4059ac:	d1f1      	bne.n	405992 <_vfiprintf_r+0x52a>
  4059ae:	ebab 0308 	sub.w	r3, fp, r8
  4059b2:	9305      	str	r3, [sp, #20]
  4059b4:	e682      	b.n	4056bc <_vfiprintf_r+0x254>
  4059b6:	f899 2000 	ldrb.w	r2, [r9]
  4059ba:	2d00      	cmp	r5, #0
  4059bc:	f47f adbb 	bne.w	405536 <_vfiprintf_r+0xce>
  4059c0:	2001      	movs	r0, #1
  4059c2:	2520      	movs	r5, #32
  4059c4:	e5b7      	b.n	405536 <_vfiprintf_r+0xce>
  4059c6:	9607      	str	r6, [sp, #28]
  4059c8:	2800      	cmp	r0, #0
  4059ca:	f040 8336 	bne.w	40603a <_vfiprintf_r+0xbd2>
  4059ce:	f043 0310 	orr.w	r3, r3, #16
  4059d2:	e7b3      	b.n	40593c <_vfiprintf_r+0x4d4>
  4059d4:	9607      	str	r6, [sp, #28]
  4059d6:	f043 0310 	orr.w	r3, r3, #16
  4059da:	e63d      	b.n	405658 <_vfiprintf_r+0x1f0>
  4059dc:	9607      	str	r6, [sp, #28]
  4059de:	f043 0310 	orr.w	r3, r3, #16
  4059e2:	e76f      	b.n	4058c4 <_vfiprintf_r+0x45c>
  4059e4:	004094a0 	.word	0x004094a0
  4059e8:	004094b0 	.word	0x004094b0
  4059ec:	9607      	str	r6, [sp, #28]
  4059ee:	2800      	cmp	r0, #0
  4059f0:	f040 832c 	bne.w	40604c <_vfiprintf_r+0xbe4>
  4059f4:	49b0      	ldr	r1, [pc, #704]	; (405cb8 <_vfiprintf_r+0x850>)
  4059f6:	910b      	str	r1, [sp, #44]	; 0x2c
  4059f8:	069f      	lsls	r7, r3, #26
  4059fa:	f100 8297 	bmi.w	405f2c <_vfiprintf_r+0xac4>
  4059fe:	9808      	ldr	r0, [sp, #32]
  405a00:	06de      	lsls	r6, r3, #27
  405a02:	4601      	mov	r1, r0
  405a04:	f100 8228 	bmi.w	405e58 <_vfiprintf_r+0x9f0>
  405a08:	065d      	lsls	r5, r3, #25
  405a0a:	f140 8225 	bpl.w	405e58 <_vfiprintf_r+0x9f0>
  405a0e:	3104      	adds	r1, #4
  405a10:	8806      	ldrh	r6, [r0, #0]
  405a12:	9108      	str	r1, [sp, #32]
  405a14:	2700      	movs	r7, #0
  405a16:	07d8      	lsls	r0, r3, #31
  405a18:	f140 81d9 	bpl.w	405dce <_vfiprintf_r+0x966>
  405a1c:	ea56 0107 	orrs.w	r1, r6, r7
  405a20:	f000 81d5 	beq.w	405dce <_vfiprintf_r+0x966>
  405a24:	2130      	movs	r1, #48	; 0x30
  405a26:	f88d 2039 	strb.w	r2, [sp, #57]	; 0x39
  405a2a:	f043 0302 	orr.w	r3, r3, #2
  405a2e:	f88d 1038 	strb.w	r1, [sp, #56]	; 0x38
  405a32:	2202      	movs	r2, #2
  405a34:	e623      	b.n	40567e <_vfiprintf_r+0x216>
  405a36:	f899 2000 	ldrb.w	r2, [r9]
  405a3a:	2a2a      	cmp	r2, #42	; 0x2a
  405a3c:	f109 0701 	add.w	r7, r9, #1
  405a40:	f000 82f0 	beq.w	406024 <_vfiprintf_r+0xbbc>
  405a44:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  405a48:	2909      	cmp	r1, #9
  405a4a:	46b9      	mov	r9, r7
  405a4c:	f04f 0400 	mov.w	r4, #0
  405a50:	f63f ad73 	bhi.w	40553a <_vfiprintf_r+0xd2>
  405a54:	f819 2b01 	ldrb.w	r2, [r9], #1
  405a58:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  405a5c:	eb01 0444 	add.w	r4, r1, r4, lsl #1
  405a60:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  405a64:	2909      	cmp	r1, #9
  405a66:	d9f5      	bls.n	405a54 <_vfiprintf_r+0x5ec>
  405a68:	e567      	b.n	40553a <_vfiprintf_r+0xd2>
  405a6a:	f899 2000 	ldrb.w	r2, [r9]
  405a6e:	2a6c      	cmp	r2, #108	; 0x6c
  405a70:	bf03      	ittte	eq
  405a72:	f899 2001 	ldrbeq.w	r2, [r9, #1]
  405a76:	f043 0320 	orreq.w	r3, r3, #32
  405a7a:	f109 0901 	addeq.w	r9, r9, #1
  405a7e:	f043 0310 	orrne.w	r3, r3, #16
  405a82:	e558      	b.n	405536 <_vfiprintf_r+0xce>
  405a84:	9908      	ldr	r1, [sp, #32]
  405a86:	680e      	ldr	r6, [r1, #0]
  405a88:	460a      	mov	r2, r1
  405a8a:	2e00      	cmp	r6, #0
  405a8c:	f102 0204 	add.w	r2, r2, #4
  405a90:	f6ff adda 	blt.w	405648 <_vfiprintf_r+0x1e0>
  405a94:	9208      	str	r2, [sp, #32]
  405a96:	f899 2000 	ldrb.w	r2, [r9]
  405a9a:	e54c      	b.n	405536 <_vfiprintf_r+0xce>
  405a9c:	9607      	str	r6, [sp, #28]
  405a9e:	2800      	cmp	r0, #0
  405aa0:	f040 82da 	bne.w	406058 <_vfiprintf_r+0xbf0>
  405aa4:	4985      	ldr	r1, [pc, #532]	; (405cbc <_vfiprintf_r+0x854>)
  405aa6:	910b      	str	r1, [sp, #44]	; 0x2c
  405aa8:	e7a6      	b.n	4059f8 <_vfiprintf_r+0x590>
  405aaa:	9808      	ldr	r0, [sp, #32]
  405aac:	4a83      	ldr	r2, [pc, #524]	; (405cbc <_vfiprintf_r+0x854>)
  405aae:	9607      	str	r6, [sp, #28]
  405ab0:	920b      	str	r2, [sp, #44]	; 0x2c
  405ab2:	6806      	ldr	r6, [r0, #0]
  405ab4:	2278      	movs	r2, #120	; 0x78
  405ab6:	2130      	movs	r1, #48	; 0x30
  405ab8:	3004      	adds	r0, #4
  405aba:	f88d 2039 	strb.w	r2, [sp, #57]	; 0x39
  405abe:	f043 0302 	orr.w	r3, r3, #2
  405ac2:	9008      	str	r0, [sp, #32]
  405ac4:	2700      	movs	r7, #0
  405ac6:	f88d 1038 	strb.w	r1, [sp, #56]	; 0x38
  405aca:	2202      	movs	r2, #2
  405acc:	e5d7      	b.n	40567e <_vfiprintf_r+0x216>
  405ace:	f043 0320 	orr.w	r3, r3, #32
  405ad2:	f899 2000 	ldrb.w	r2, [r9]
  405ad6:	e52e      	b.n	405536 <_vfiprintf_r+0xce>
  405ad8:	9908      	ldr	r1, [sp, #32]
  405ada:	9607      	str	r6, [sp, #28]
  405adc:	f8d1 8000 	ldr.w	r8, [r1]
  405ae0:	f04f 0200 	mov.w	r2, #0
  405ae4:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
  405ae8:	1d0e      	adds	r6, r1, #4
  405aea:	f1b8 0f00 	cmp.w	r8, #0
  405aee:	f000 8281 	beq.w	405ff4 <_vfiprintf_r+0xb8c>
  405af2:	1c67      	adds	r7, r4, #1
  405af4:	f000 8260 	beq.w	405fb8 <_vfiprintf_r+0xb50>
  405af8:	4622      	mov	r2, r4
  405afa:	2100      	movs	r1, #0
  405afc:	4640      	mov	r0, r8
  405afe:	9302      	str	r3, [sp, #8]
  405b00:	f002 fb0e 	bl	408120 <memchr>
  405b04:	9b02      	ldr	r3, [sp, #8]
  405b06:	2800      	cmp	r0, #0
  405b08:	f000 8284 	beq.w	406014 <_vfiprintf_r+0xbac>
  405b0c:	eba0 0208 	sub.w	r2, r0, r8
  405b10:	9205      	str	r2, [sp, #20]
  405b12:	9608      	str	r6, [sp, #32]
  405b14:	9303      	str	r3, [sp, #12]
  405b16:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  405b1a:	2400      	movs	r4, #0
  405b1c:	e5ce      	b.n	4056bc <_vfiprintf_r+0x254>
  405b1e:	f043 0301 	orr.w	r3, r3, #1
  405b22:	f899 2000 	ldrb.w	r2, [r9]
  405b26:	e506      	b.n	405536 <_vfiprintf_r+0xce>
  405b28:	f899 2000 	ldrb.w	r2, [r9]
  405b2c:	2001      	movs	r0, #1
  405b2e:	252b      	movs	r5, #43	; 0x2b
  405b30:	e501      	b.n	405536 <_vfiprintf_r+0xce>
  405b32:	2800      	cmp	r0, #0
  405b34:	f040 8287 	bne.w	406046 <_vfiprintf_r+0xbde>
  405b38:	0699      	lsls	r1, r3, #26
  405b3a:	f100 8231 	bmi.w	405fa0 <_vfiprintf_r+0xb38>
  405b3e:	06da      	lsls	r2, r3, #27
  405b40:	d421      	bmi.n	405b86 <_vfiprintf_r+0x71e>
  405b42:	065b      	lsls	r3, r3, #25
  405b44:	d51f      	bpl.n	405b86 <_vfiprintf_r+0x71e>
  405b46:	9a08      	ldr	r2, [sp, #32]
  405b48:	6813      	ldr	r3, [r2, #0]
  405b4a:	3204      	adds	r2, #4
  405b4c:	9208      	str	r2, [sp, #32]
  405b4e:	f8bd 2010 	ldrh.w	r2, [sp, #16]
  405b52:	801a      	strh	r2, [r3, #0]
  405b54:	e4ba      	b.n	4054cc <_vfiprintf_r+0x64>
  405b56:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  405b5a:	f899 2000 	ldrb.w	r2, [r9]
  405b5e:	e4ea      	b.n	405536 <_vfiprintf_r+0xce>
  405b60:	9607      	str	r6, [sp, #28]
  405b62:	2800      	cmp	r0, #0
  405b64:	f040 8275 	bne.w	406052 <_vfiprintf_r+0xbea>
  405b68:	2a00      	cmp	r2, #0
  405b6a:	f000 8088 	beq.w	405c7e <_vfiprintf_r+0x816>
  405b6e:	2101      	movs	r1, #1
  405b70:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
  405b74:	f04f 0200 	mov.w	r2, #0
  405b78:	9102      	str	r1, [sp, #8]
  405b7a:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
  405b7e:	9105      	str	r1, [sp, #20]
  405b80:	f10d 0848 	add.w	r8, sp, #72	; 0x48
  405b84:	e6d3      	b.n	40592e <_vfiprintf_r+0x4c6>
  405b86:	9a08      	ldr	r2, [sp, #32]
  405b88:	6813      	ldr	r3, [r2, #0]
  405b8a:	3204      	adds	r2, #4
  405b8c:	9208      	str	r2, [sp, #32]
  405b8e:	9a04      	ldr	r2, [sp, #16]
  405b90:	601a      	str	r2, [r3, #0]
  405b92:	e49b      	b.n	4054cc <_vfiprintf_r+0x64>
  405b94:	aa0f      	add	r2, sp, #60	; 0x3c
  405b96:	9901      	ldr	r1, [sp, #4]
  405b98:	4620      	mov	r0, r4
  405b9a:	f7ff fc25 	bl	4053e8 <__sprint_r.part.0>
  405b9e:	2800      	cmp	r0, #0
  405ba0:	d174      	bne.n	405c8c <_vfiprintf_r+0x824>
  405ba2:	9910      	ldr	r1, [sp, #64]	; 0x40
  405ba4:	9a11      	ldr	r2, [sp, #68]	; 0x44
  405ba6:	f101 0c01 	add.w	ip, r1, #1
  405baa:	46de      	mov	lr, fp
  405bac:	e5b3      	b.n	405716 <_vfiprintf_r+0x2ae>
  405bae:	9910      	ldr	r1, [sp, #64]	; 0x40
  405bb0:	9a11      	ldr	r2, [sp, #68]	; 0x44
  405bb2:	1c48      	adds	r0, r1, #1
  405bb4:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  405bb8:	2d00      	cmp	r5, #0
  405bba:	f43f add6 	beq.w	40576a <_vfiprintf_r+0x302>
  405bbe:	3201      	adds	r2, #1
  405bc0:	f10d 0537 	add.w	r5, sp, #55	; 0x37
  405bc4:	2101      	movs	r1, #1
  405bc6:	2807      	cmp	r0, #7
  405bc8:	9211      	str	r2, [sp, #68]	; 0x44
  405bca:	9010      	str	r0, [sp, #64]	; 0x40
  405bcc:	f8ca 5000 	str.w	r5, [sl]
  405bd0:	f8ca 1004 	str.w	r1, [sl, #4]
  405bd4:	f340 80b6 	ble.w	405d44 <_vfiprintf_r+0x8dc>
  405bd8:	2a00      	cmp	r2, #0
  405bda:	f040 8155 	bne.w	405e88 <_vfiprintf_r+0xa20>
  405bde:	9b09      	ldr	r3, [sp, #36]	; 0x24
  405be0:	2b00      	cmp	r3, #0
  405be2:	f43f add3 	beq.w	40578c <_vfiprintf_r+0x324>
  405be6:	ab0e      	add	r3, sp, #56	; 0x38
  405be8:	2202      	movs	r2, #2
  405bea:	4608      	mov	r0, r1
  405bec:	931c      	str	r3, [sp, #112]	; 0x70
  405bee:	921d      	str	r2, [sp, #116]	; 0x74
  405bf0:	46da      	mov	sl, fp
  405bf2:	4601      	mov	r1, r0
  405bf4:	f10a 0a08 	add.w	sl, sl, #8
  405bf8:	3001      	adds	r0, #1
  405bfa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  405bfc:	2b80      	cmp	r3, #128	; 0x80
  405bfe:	f43f adcd 	beq.w	40579c <_vfiprintf_r+0x334>
  405c02:	9b05      	ldr	r3, [sp, #20]
  405c04:	1ae4      	subs	r4, r4, r3
  405c06:	2c00      	cmp	r4, #0
  405c08:	f77f ae07 	ble.w	40581a <_vfiprintf_r+0x3b2>
  405c0c:	2c10      	cmp	r4, #16
  405c0e:	4d2c      	ldr	r5, [pc, #176]	; (405cc0 <_vfiprintf_r+0x858>)
  405c10:	dd1d      	ble.n	405c4e <_vfiprintf_r+0x7e6>
  405c12:	46d6      	mov	lr, sl
  405c14:	2610      	movs	r6, #16
  405c16:	9f06      	ldr	r7, [sp, #24]
  405c18:	f8dd a004 	ldr.w	sl, [sp, #4]
  405c1c:	e006      	b.n	405c2c <_vfiprintf_r+0x7c4>
  405c1e:	1c88      	adds	r0, r1, #2
  405c20:	f10e 0e08 	add.w	lr, lr, #8
  405c24:	4619      	mov	r1, r3
  405c26:	3c10      	subs	r4, #16
  405c28:	2c10      	cmp	r4, #16
  405c2a:	dd0f      	ble.n	405c4c <_vfiprintf_r+0x7e4>
  405c2c:	1c4b      	adds	r3, r1, #1
  405c2e:	3210      	adds	r2, #16
  405c30:	2b07      	cmp	r3, #7
  405c32:	9211      	str	r2, [sp, #68]	; 0x44
  405c34:	e88e 0060 	stmia.w	lr, {r5, r6}
  405c38:	9310      	str	r3, [sp, #64]	; 0x40
  405c3a:	ddf0      	ble.n	405c1e <_vfiprintf_r+0x7b6>
  405c3c:	b9a2      	cbnz	r2, 405c68 <_vfiprintf_r+0x800>
  405c3e:	3c10      	subs	r4, #16
  405c40:	2c10      	cmp	r4, #16
  405c42:	f04f 0001 	mov.w	r0, #1
  405c46:	4611      	mov	r1, r2
  405c48:	46de      	mov	lr, fp
  405c4a:	dcef      	bgt.n	405c2c <_vfiprintf_r+0x7c4>
  405c4c:	46f2      	mov	sl, lr
  405c4e:	4422      	add	r2, r4
  405c50:	2807      	cmp	r0, #7
  405c52:	9211      	str	r2, [sp, #68]	; 0x44
  405c54:	f8ca 5000 	str.w	r5, [sl]
  405c58:	f8ca 4004 	str.w	r4, [sl, #4]
  405c5c:	9010      	str	r0, [sp, #64]	; 0x40
  405c5e:	dc31      	bgt.n	405cc4 <_vfiprintf_r+0x85c>
  405c60:	f10a 0a08 	add.w	sl, sl, #8
  405c64:	3001      	adds	r0, #1
  405c66:	e5d8      	b.n	40581a <_vfiprintf_r+0x3b2>
  405c68:	aa0f      	add	r2, sp, #60	; 0x3c
  405c6a:	4651      	mov	r1, sl
  405c6c:	4638      	mov	r0, r7
  405c6e:	f7ff fbbb 	bl	4053e8 <__sprint_r.part.0>
  405c72:	b958      	cbnz	r0, 405c8c <_vfiprintf_r+0x824>
  405c74:	9910      	ldr	r1, [sp, #64]	; 0x40
  405c76:	9a11      	ldr	r2, [sp, #68]	; 0x44
  405c78:	1c48      	adds	r0, r1, #1
  405c7a:	46de      	mov	lr, fp
  405c7c:	e7d3      	b.n	405c26 <_vfiprintf_r+0x7be>
  405c7e:	9b11      	ldr	r3, [sp, #68]	; 0x44
  405c80:	b123      	cbz	r3, 405c8c <_vfiprintf_r+0x824>
  405c82:	9806      	ldr	r0, [sp, #24]
  405c84:	9901      	ldr	r1, [sp, #4]
  405c86:	aa0f      	add	r2, sp, #60	; 0x3c
  405c88:	f7ff fbae 	bl	4053e8 <__sprint_r.part.0>
  405c8c:	9b01      	ldr	r3, [sp, #4]
  405c8e:	899b      	ldrh	r3, [r3, #12]
  405c90:	065b      	lsls	r3, r3, #25
  405c92:	f57f acd2 	bpl.w	40563a <_vfiprintf_r+0x1d2>
  405c96:	f04f 33ff 	mov.w	r3, #4294967295
  405c9a:	9304      	str	r3, [sp, #16]
  405c9c:	e4cd      	b.n	40563a <_vfiprintf_r+0x1d2>
  405c9e:	aa0f      	add	r2, sp, #60	; 0x3c
  405ca0:	4641      	mov	r1, r8
  405ca2:	4638      	mov	r0, r7
  405ca4:	f7ff fba0 	bl	4053e8 <__sprint_r.part.0>
  405ca8:	2800      	cmp	r0, #0
  405caa:	d1ef      	bne.n	405c8c <_vfiprintf_r+0x824>
  405cac:	9910      	ldr	r1, [sp, #64]	; 0x40
  405cae:	9a11      	ldr	r2, [sp, #68]	; 0x44
  405cb0:	1c48      	adds	r0, r1, #1
  405cb2:	46da      	mov	sl, fp
  405cb4:	e5d8      	b.n	405868 <_vfiprintf_r+0x400>
  405cb6:	bf00      	nop
  405cb8:	0040944c 	.word	0x0040944c
  405cbc:	00409460 	.word	0x00409460
  405cc0:	004094b0 	.word	0x004094b0
  405cc4:	2a00      	cmp	r2, #0
  405cc6:	f040 8100 	bne.w	405eca <_vfiprintf_r+0xa62>
  405cca:	9a05      	ldr	r2, [sp, #20]
  405ccc:	921d      	str	r2, [sp, #116]	; 0x74
  405cce:	2301      	movs	r3, #1
  405cd0:	9211      	str	r2, [sp, #68]	; 0x44
  405cd2:	f8cd 8070 	str.w	r8, [sp, #112]	; 0x70
  405cd6:	9310      	str	r3, [sp, #64]	; 0x40
  405cd8:	46da      	mov	sl, fp
  405cda:	f10a 0a08 	add.w	sl, sl, #8
  405cde:	9b03      	ldr	r3, [sp, #12]
  405ce0:	0759      	lsls	r1, r3, #29
  405ce2:	d505      	bpl.n	405cf0 <_vfiprintf_r+0x888>
  405ce4:	9b07      	ldr	r3, [sp, #28]
  405ce6:	9902      	ldr	r1, [sp, #8]
  405ce8:	1a5c      	subs	r4, r3, r1
  405cea:	2c00      	cmp	r4, #0
  405cec:	f73f adae 	bgt.w	40584c <_vfiprintf_r+0x3e4>
  405cf0:	9b04      	ldr	r3, [sp, #16]
  405cf2:	9907      	ldr	r1, [sp, #28]
  405cf4:	9802      	ldr	r0, [sp, #8]
  405cf6:	4281      	cmp	r1, r0
  405cf8:	bfac      	ite	ge
  405cfa:	185b      	addge	r3, r3, r1
  405cfc:	181b      	addlt	r3, r3, r0
  405cfe:	9304      	str	r3, [sp, #16]
  405d00:	bb7a      	cbnz	r2, 405d62 <_vfiprintf_r+0x8fa>
  405d02:	2300      	movs	r3, #0
  405d04:	9310      	str	r3, [sp, #64]	; 0x40
  405d06:	46da      	mov	sl, fp
  405d08:	f7ff bbe0 	b.w	4054cc <_vfiprintf_r+0x64>
  405d0c:	aa0f      	add	r2, sp, #60	; 0x3c
  405d0e:	9901      	ldr	r1, [sp, #4]
  405d10:	4620      	mov	r0, r4
  405d12:	f7ff fb69 	bl	4053e8 <__sprint_r.part.0>
  405d16:	2800      	cmp	r0, #0
  405d18:	d1b8      	bne.n	405c8c <_vfiprintf_r+0x824>
  405d1a:	9910      	ldr	r1, [sp, #64]	; 0x40
  405d1c:	9a11      	ldr	r2, [sp, #68]	; 0x44
  405d1e:	f101 0e01 	add.w	lr, r1, #1
  405d22:	46dc      	mov	ip, fp
  405d24:	e54e      	b.n	4057c4 <_vfiprintf_r+0x35c>
  405d26:	2a00      	cmp	r2, #0
  405d28:	f040 811c 	bne.w	405f64 <_vfiprintf_r+0xafc>
  405d2c:	f89d 1037 	ldrb.w	r1, [sp, #55]	; 0x37
  405d30:	2900      	cmp	r1, #0
  405d32:	f000 8111 	beq.w	405f58 <_vfiprintf_r+0xaf0>
  405d36:	2201      	movs	r2, #1
  405d38:	f10d 0137 	add.w	r1, sp, #55	; 0x37
  405d3c:	4610      	mov	r0, r2
  405d3e:	921d      	str	r2, [sp, #116]	; 0x74
  405d40:	911c      	str	r1, [sp, #112]	; 0x70
  405d42:	46da      	mov	sl, fp
  405d44:	4601      	mov	r1, r0
  405d46:	f10a 0a08 	add.w	sl, sl, #8
  405d4a:	3001      	adds	r0, #1
  405d4c:	e50d      	b.n	40576a <_vfiprintf_r+0x302>
  405d4e:	9b03      	ldr	r3, [sp, #12]
  405d50:	2a01      	cmp	r2, #1
  405d52:	f000 8090 	beq.w	405e76 <_vfiprintf_r+0xa0e>
  405d56:	2a02      	cmp	r2, #2
  405d58:	d10b      	bne.n	405d72 <_vfiprintf_r+0x90a>
  405d5a:	9303      	str	r3, [sp, #12]
  405d5c:	2600      	movs	r6, #0
  405d5e:	2700      	movs	r7, #0
  405d60:	e615      	b.n	40598e <_vfiprintf_r+0x526>
  405d62:	aa0f      	add	r2, sp, #60	; 0x3c
  405d64:	9901      	ldr	r1, [sp, #4]
  405d66:	9806      	ldr	r0, [sp, #24]
  405d68:	f7ff fb3e 	bl	4053e8 <__sprint_r.part.0>
  405d6c:	2800      	cmp	r0, #0
  405d6e:	d0c8      	beq.n	405d02 <_vfiprintf_r+0x89a>
  405d70:	e78c      	b.n	405c8c <_vfiprintf_r+0x824>
  405d72:	9303      	str	r3, [sp, #12]
  405d74:	2600      	movs	r6, #0
  405d76:	2700      	movs	r7, #0
  405d78:	4659      	mov	r1, fp
  405d7a:	e000      	b.n	405d7e <_vfiprintf_r+0x916>
  405d7c:	4641      	mov	r1, r8
  405d7e:	08f2      	lsrs	r2, r6, #3
  405d80:	ea42 7247 	orr.w	r2, r2, r7, lsl #29
  405d84:	08f8      	lsrs	r0, r7, #3
  405d86:	f006 0307 	and.w	r3, r6, #7
  405d8a:	4607      	mov	r7, r0
  405d8c:	4616      	mov	r6, r2
  405d8e:	3330      	adds	r3, #48	; 0x30
  405d90:	ea56 0207 	orrs.w	r2, r6, r7
  405d94:	f801 3c01 	strb.w	r3, [r1, #-1]
  405d98:	f101 38ff 	add.w	r8, r1, #4294967295
  405d9c:	d1ee      	bne.n	405d7c <_vfiprintf_r+0x914>
  405d9e:	9a03      	ldr	r2, [sp, #12]
  405da0:	07d6      	lsls	r6, r2, #31
  405da2:	f57f ae04 	bpl.w	4059ae <_vfiprintf_r+0x546>
  405da6:	2b30      	cmp	r3, #48	; 0x30
  405da8:	f43f ae01 	beq.w	4059ae <_vfiprintf_r+0x546>
  405dac:	3902      	subs	r1, #2
  405dae:	2330      	movs	r3, #48	; 0x30
  405db0:	f808 3c01 	strb.w	r3, [r8, #-1]
  405db4:	ebab 0301 	sub.w	r3, fp, r1
  405db8:	9305      	str	r3, [sp, #20]
  405dba:	4688      	mov	r8, r1
  405dbc:	e47e      	b.n	4056bc <_vfiprintf_r+0x254>
  405dbe:	9b04      	ldr	r3, [sp, #16]
  405dc0:	9a07      	ldr	r2, [sp, #28]
  405dc2:	428a      	cmp	r2, r1
  405dc4:	bfac      	ite	ge
  405dc6:	189b      	addge	r3, r3, r2
  405dc8:	185b      	addlt	r3, r3, r1
  405dca:	9304      	str	r3, [sp, #16]
  405dcc:	e799      	b.n	405d02 <_vfiprintf_r+0x89a>
  405dce:	2202      	movs	r2, #2
  405dd0:	e455      	b.n	40567e <_vfiprintf_r+0x216>
  405dd2:	2f00      	cmp	r7, #0
  405dd4:	bf08      	it	eq
  405dd6:	2e0a      	cmpeq	r6, #10
  405dd8:	d34c      	bcc.n	405e74 <_vfiprintf_r+0xa0c>
  405dda:	46d8      	mov	r8, fp
  405ddc:	4630      	mov	r0, r6
  405dde:	4639      	mov	r1, r7
  405de0:	220a      	movs	r2, #10
  405de2:	2300      	movs	r3, #0
  405de4:	f7fd fdee 	bl	4039c4 <__aeabi_uldivmod>
  405de8:	3230      	adds	r2, #48	; 0x30
  405dea:	f808 2d01 	strb.w	r2, [r8, #-1]!
  405dee:	4630      	mov	r0, r6
  405df0:	4639      	mov	r1, r7
  405df2:	2300      	movs	r3, #0
  405df4:	220a      	movs	r2, #10
  405df6:	f7fd fde5 	bl	4039c4 <__aeabi_uldivmod>
  405dfa:	4606      	mov	r6, r0
  405dfc:	460f      	mov	r7, r1
  405dfe:	ea56 0307 	orrs.w	r3, r6, r7
  405e02:	d1eb      	bne.n	405ddc <_vfiprintf_r+0x974>
  405e04:	ebab 0308 	sub.w	r3, fp, r8
  405e08:	9305      	str	r3, [sp, #20]
  405e0a:	e457      	b.n	4056bc <_vfiprintf_r+0x254>
  405e0c:	9405      	str	r4, [sp, #20]
  405e0e:	46d8      	mov	r8, fp
  405e10:	e454      	b.n	4056bc <_vfiprintf_r+0x254>
  405e12:	aa0f      	add	r2, sp, #60	; 0x3c
  405e14:	9901      	ldr	r1, [sp, #4]
  405e16:	9806      	ldr	r0, [sp, #24]
  405e18:	f7ff fae6 	bl	4053e8 <__sprint_r.part.0>
  405e1c:	2800      	cmp	r0, #0
  405e1e:	f47f af35 	bne.w	405c8c <_vfiprintf_r+0x824>
  405e22:	9a11      	ldr	r2, [sp, #68]	; 0x44
  405e24:	46da      	mov	sl, fp
  405e26:	e75a      	b.n	405cde <_vfiprintf_r+0x876>
  405e28:	aa0f      	add	r2, sp, #60	; 0x3c
  405e2a:	9901      	ldr	r1, [sp, #4]
  405e2c:	9806      	ldr	r0, [sp, #24]
  405e2e:	f7ff fadb 	bl	4053e8 <__sprint_r.part.0>
  405e32:	2800      	cmp	r0, #0
  405e34:	f47f af2a 	bne.w	405c8c <_vfiprintf_r+0x824>
  405e38:	46da      	mov	sl, fp
  405e3a:	f7ff bbe0 	b.w	4055fe <_vfiprintf_r+0x196>
  405e3e:	3104      	adds	r1, #4
  405e40:	6816      	ldr	r6, [r2, #0]
  405e42:	9108      	str	r1, [sp, #32]
  405e44:	2201      	movs	r2, #1
  405e46:	2700      	movs	r7, #0
  405e48:	e419      	b.n	40567e <_vfiprintf_r+0x216>
  405e4a:	9808      	ldr	r0, [sp, #32]
  405e4c:	4601      	mov	r1, r0
  405e4e:	3104      	adds	r1, #4
  405e50:	6806      	ldr	r6, [r0, #0]
  405e52:	9108      	str	r1, [sp, #32]
  405e54:	2700      	movs	r7, #0
  405e56:	e412      	b.n	40567e <_vfiprintf_r+0x216>
  405e58:	680e      	ldr	r6, [r1, #0]
  405e5a:	3104      	adds	r1, #4
  405e5c:	9108      	str	r1, [sp, #32]
  405e5e:	2700      	movs	r7, #0
  405e60:	e5d9      	b.n	405a16 <_vfiprintf_r+0x5ae>
  405e62:	9908      	ldr	r1, [sp, #32]
  405e64:	680e      	ldr	r6, [r1, #0]
  405e66:	460a      	mov	r2, r1
  405e68:	17f7      	asrs	r7, r6, #31
  405e6a:	3204      	adds	r2, #4
  405e6c:	9208      	str	r2, [sp, #32]
  405e6e:	4630      	mov	r0, r6
  405e70:	4639      	mov	r1, r7
  405e72:	e575      	b.n	405960 <_vfiprintf_r+0x4f8>
  405e74:	9b03      	ldr	r3, [sp, #12]
  405e76:	9303      	str	r3, [sp, #12]
  405e78:	f10d 08b0 	add.w	r8, sp, #176	; 0xb0
  405e7c:	3630      	adds	r6, #48	; 0x30
  405e7e:	2301      	movs	r3, #1
  405e80:	f808 6d41 	strb.w	r6, [r8, #-65]!
  405e84:	9305      	str	r3, [sp, #20]
  405e86:	e419      	b.n	4056bc <_vfiprintf_r+0x254>
  405e88:	aa0f      	add	r2, sp, #60	; 0x3c
  405e8a:	9901      	ldr	r1, [sp, #4]
  405e8c:	9806      	ldr	r0, [sp, #24]
  405e8e:	f7ff faab 	bl	4053e8 <__sprint_r.part.0>
  405e92:	2800      	cmp	r0, #0
  405e94:	f47f aefa 	bne.w	405c8c <_vfiprintf_r+0x824>
  405e98:	9910      	ldr	r1, [sp, #64]	; 0x40
  405e9a:	9a11      	ldr	r2, [sp, #68]	; 0x44
  405e9c:	1c48      	adds	r0, r1, #1
  405e9e:	46da      	mov	sl, fp
  405ea0:	e463      	b.n	40576a <_vfiprintf_r+0x302>
  405ea2:	aa0f      	add	r2, sp, #60	; 0x3c
  405ea4:	9901      	ldr	r1, [sp, #4]
  405ea6:	9806      	ldr	r0, [sp, #24]
  405ea8:	f7ff fa9e 	bl	4053e8 <__sprint_r.part.0>
  405eac:	2800      	cmp	r0, #0
  405eae:	f47f aeed 	bne.w	405c8c <_vfiprintf_r+0x824>
  405eb2:	9910      	ldr	r1, [sp, #64]	; 0x40
  405eb4:	9a11      	ldr	r2, [sp, #68]	; 0x44
  405eb6:	1c48      	adds	r0, r1, #1
  405eb8:	46da      	mov	sl, fp
  405eba:	e69e      	b.n	405bfa <_vfiprintf_r+0x792>
  405ebc:	2a00      	cmp	r2, #0
  405ebe:	f040 8086 	bne.w	405fce <_vfiprintf_r+0xb66>
  405ec2:	2001      	movs	r0, #1
  405ec4:	4611      	mov	r1, r2
  405ec6:	46da      	mov	sl, fp
  405ec8:	e69b      	b.n	405c02 <_vfiprintf_r+0x79a>
  405eca:	aa0f      	add	r2, sp, #60	; 0x3c
  405ecc:	9901      	ldr	r1, [sp, #4]
  405ece:	9806      	ldr	r0, [sp, #24]
  405ed0:	f7ff fa8a 	bl	4053e8 <__sprint_r.part.0>
  405ed4:	2800      	cmp	r0, #0
  405ed6:	f47f aed9 	bne.w	405c8c <_vfiprintf_r+0x824>
  405eda:	9810      	ldr	r0, [sp, #64]	; 0x40
  405edc:	9a11      	ldr	r2, [sp, #68]	; 0x44
  405ede:	3001      	adds	r0, #1
  405ee0:	46da      	mov	sl, fp
  405ee2:	e49a      	b.n	40581a <_vfiprintf_r+0x3b2>
  405ee4:	9e08      	ldr	r6, [sp, #32]
  405ee6:	3607      	adds	r6, #7
  405ee8:	f026 0607 	bic.w	r6, r6, #7
  405eec:	e9d6 0100 	ldrd	r0, r1, [r6]
  405ef0:	f106 0208 	add.w	r2, r6, #8
  405ef4:	9208      	str	r2, [sp, #32]
  405ef6:	4606      	mov	r6, r0
  405ef8:	460f      	mov	r7, r1
  405efa:	e531      	b.n	405960 <_vfiprintf_r+0x4f8>
  405efc:	9e08      	ldr	r6, [sp, #32]
  405efe:	3607      	adds	r6, #7
  405f00:	f026 0207 	bic.w	r2, r6, #7
  405f04:	f102 0108 	add.w	r1, r2, #8
  405f08:	e9d2 6700 	ldrd	r6, r7, [r2]
  405f0c:	9108      	str	r1, [sp, #32]
  405f0e:	2201      	movs	r2, #1
  405f10:	f7ff bbb5 	b.w	40567e <_vfiprintf_r+0x216>
  405f14:	9e08      	ldr	r6, [sp, #32]
  405f16:	3607      	adds	r6, #7
  405f18:	f026 0207 	bic.w	r2, r6, #7
  405f1c:	f102 0108 	add.w	r1, r2, #8
  405f20:	e9d2 6700 	ldrd	r6, r7, [r2]
  405f24:	9108      	str	r1, [sp, #32]
  405f26:	2200      	movs	r2, #0
  405f28:	f7ff bba9 	b.w	40567e <_vfiprintf_r+0x216>
  405f2c:	9e08      	ldr	r6, [sp, #32]
  405f2e:	3607      	adds	r6, #7
  405f30:	f026 0107 	bic.w	r1, r6, #7
  405f34:	f101 0008 	add.w	r0, r1, #8
  405f38:	9008      	str	r0, [sp, #32]
  405f3a:	e9d1 6700 	ldrd	r6, r7, [r1]
  405f3e:	e56a      	b.n	405a16 <_vfiprintf_r+0x5ae>
  405f40:	46d8      	mov	r8, fp
  405f42:	f7ff bbbb 	b.w	4056bc <_vfiprintf_r+0x254>
  405f46:	252d      	movs	r5, #45	; 0x2d
  405f48:	4276      	negs	r6, r6
  405f4a:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
  405f4e:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  405f52:	2201      	movs	r2, #1
  405f54:	f7ff bb98 	b.w	405688 <_vfiprintf_r+0x220>
  405f58:	9b09      	ldr	r3, [sp, #36]	; 0x24
  405f5a:	b9d3      	cbnz	r3, 405f92 <_vfiprintf_r+0xb2a>
  405f5c:	4611      	mov	r1, r2
  405f5e:	2001      	movs	r0, #1
  405f60:	46da      	mov	sl, fp
  405f62:	e64e      	b.n	405c02 <_vfiprintf_r+0x79a>
  405f64:	aa0f      	add	r2, sp, #60	; 0x3c
  405f66:	9901      	ldr	r1, [sp, #4]
  405f68:	9806      	ldr	r0, [sp, #24]
  405f6a:	f7ff fa3d 	bl	4053e8 <__sprint_r.part.0>
  405f6e:	2800      	cmp	r0, #0
  405f70:	f47f ae8c 	bne.w	405c8c <_vfiprintf_r+0x824>
  405f74:	9910      	ldr	r1, [sp, #64]	; 0x40
  405f76:	9a11      	ldr	r2, [sp, #68]	; 0x44
  405f78:	1c48      	adds	r0, r1, #1
  405f7a:	46da      	mov	sl, fp
  405f7c:	e61a      	b.n	405bb4 <_vfiprintf_r+0x74c>
  405f7e:	aa0f      	add	r2, sp, #60	; 0x3c
  405f80:	9901      	ldr	r1, [sp, #4]
  405f82:	9806      	ldr	r0, [sp, #24]
  405f84:	f7ff fa30 	bl	4053e8 <__sprint_r.part.0>
  405f88:	2800      	cmp	r0, #0
  405f8a:	f47f ae7f 	bne.w	405c8c <_vfiprintf_r+0x824>
  405f8e:	9a11      	ldr	r2, [sp, #68]	; 0x44
  405f90:	e6ae      	b.n	405cf0 <_vfiprintf_r+0x888>
  405f92:	ab0e      	add	r3, sp, #56	; 0x38
  405f94:	2202      	movs	r2, #2
  405f96:	931c      	str	r3, [sp, #112]	; 0x70
  405f98:	921d      	str	r2, [sp, #116]	; 0x74
  405f9a:	2001      	movs	r0, #1
  405f9c:	46da      	mov	sl, fp
  405f9e:	e628      	b.n	405bf2 <_vfiprintf_r+0x78a>
  405fa0:	9a08      	ldr	r2, [sp, #32]
  405fa2:	9904      	ldr	r1, [sp, #16]
  405fa4:	6813      	ldr	r3, [r2, #0]
  405fa6:	17cd      	asrs	r5, r1, #31
  405fa8:	4608      	mov	r0, r1
  405faa:	3204      	adds	r2, #4
  405fac:	4629      	mov	r1, r5
  405fae:	9208      	str	r2, [sp, #32]
  405fb0:	e9c3 0100 	strd	r0, r1, [r3]
  405fb4:	f7ff ba8a 	b.w	4054cc <_vfiprintf_r+0x64>
  405fb8:	4640      	mov	r0, r8
  405fba:	9608      	str	r6, [sp, #32]
  405fbc:	9303      	str	r3, [sp, #12]
  405fbe:	f002 feff 	bl	408dc0 <strlen>
  405fc2:	2400      	movs	r4, #0
  405fc4:	9005      	str	r0, [sp, #20]
  405fc6:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  405fca:	f7ff bb77 	b.w	4056bc <_vfiprintf_r+0x254>
  405fce:	aa0f      	add	r2, sp, #60	; 0x3c
  405fd0:	9901      	ldr	r1, [sp, #4]
  405fd2:	9806      	ldr	r0, [sp, #24]
  405fd4:	f7ff fa08 	bl	4053e8 <__sprint_r.part.0>
  405fd8:	2800      	cmp	r0, #0
  405fda:	f47f ae57 	bne.w	405c8c <_vfiprintf_r+0x824>
  405fde:	9910      	ldr	r1, [sp, #64]	; 0x40
  405fe0:	9a11      	ldr	r2, [sp, #68]	; 0x44
  405fe2:	1c48      	adds	r0, r1, #1
  405fe4:	46da      	mov	sl, fp
  405fe6:	e60c      	b.n	405c02 <_vfiprintf_r+0x79a>
  405fe8:	9910      	ldr	r1, [sp, #64]	; 0x40
  405fea:	9a11      	ldr	r2, [sp, #68]	; 0x44
  405fec:	4e1c      	ldr	r6, [pc, #112]	; (406060 <_vfiprintf_r+0xbf8>)
  405fee:	3101      	adds	r1, #1
  405ff0:	f7ff bba9 	b.w	405746 <_vfiprintf_r+0x2de>
  405ff4:	2c06      	cmp	r4, #6
  405ff6:	bf28      	it	cs
  405ff8:	2406      	movcs	r4, #6
  405ffa:	9405      	str	r4, [sp, #20]
  405ffc:	9608      	str	r6, [sp, #32]
  405ffe:	9402      	str	r4, [sp, #8]
  406000:	f8df 8060 	ldr.w	r8, [pc, #96]	; 406064 <_vfiprintf_r+0xbfc>
  406004:	e493      	b.n	40592e <_vfiprintf_r+0x4c6>
  406006:	9810      	ldr	r0, [sp, #64]	; 0x40
  406008:	4e15      	ldr	r6, [pc, #84]	; (406060 <_vfiprintf_r+0xbf8>)
  40600a:	3001      	adds	r0, #1
  40600c:	e443      	b.n	405896 <_vfiprintf_r+0x42e>
  40600e:	4686      	mov	lr, r0
  406010:	f7ff bbef 	b.w	4057f2 <_vfiprintf_r+0x38a>
  406014:	9405      	str	r4, [sp, #20]
  406016:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  40601a:	9608      	str	r6, [sp, #32]
  40601c:	9303      	str	r3, [sp, #12]
  40601e:	4604      	mov	r4, r0
  406020:	f7ff bb4c 	b.w	4056bc <_vfiprintf_r+0x254>
  406024:	9908      	ldr	r1, [sp, #32]
  406026:	f899 2001 	ldrb.w	r2, [r9, #1]
  40602a:	680c      	ldr	r4, [r1, #0]
  40602c:	3104      	adds	r1, #4
  40602e:	ea44 74e4 	orr.w	r4, r4, r4, asr #31
  406032:	46b9      	mov	r9, r7
  406034:	9108      	str	r1, [sp, #32]
  406036:	f7ff ba7e 	b.w	405536 <_vfiprintf_r+0xce>
  40603a:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  40603e:	e4c6      	b.n	4059ce <_vfiprintf_r+0x566>
  406040:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  406044:	e47a      	b.n	40593c <_vfiprintf_r+0x4d4>
  406046:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  40604a:	e575      	b.n	405b38 <_vfiprintf_r+0x6d0>
  40604c:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  406050:	e4d0      	b.n	4059f4 <_vfiprintf_r+0x58c>
  406052:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  406056:	e587      	b.n	405b68 <_vfiprintf_r+0x700>
  406058:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  40605c:	e522      	b.n	405aa4 <_vfiprintf_r+0x63c>
  40605e:	bf00      	nop
  406060:	004094a0 	.word	0x004094a0
  406064:	00409474 	.word	0x00409474

00406068 <__sbprintf>:
  406068:	b5f0      	push	{r4, r5, r6, r7, lr}
  40606a:	460c      	mov	r4, r1
  40606c:	f2ad 4d6c 	subw	sp, sp, #1132	; 0x46c
  406070:	8989      	ldrh	r1, [r1, #12]
  406072:	6e66      	ldr	r6, [r4, #100]	; 0x64
  406074:	89e5      	ldrh	r5, [r4, #14]
  406076:	9619      	str	r6, [sp, #100]	; 0x64
  406078:	f021 0102 	bic.w	r1, r1, #2
  40607c:	6a66      	ldr	r6, [r4, #36]	; 0x24
  40607e:	f8ad 500e 	strh.w	r5, [sp, #14]
  406082:	2500      	movs	r5, #0
  406084:	69e7      	ldr	r7, [r4, #28]
  406086:	f8ad 100c 	strh.w	r1, [sp, #12]
  40608a:	9609      	str	r6, [sp, #36]	; 0x24
  40608c:	9506      	str	r5, [sp, #24]
  40608e:	ae1a      	add	r6, sp, #104	; 0x68
  406090:	f44f 6580 	mov.w	r5, #1024	; 0x400
  406094:	4669      	mov	r1, sp
  406096:	9600      	str	r6, [sp, #0]
  406098:	9604      	str	r6, [sp, #16]
  40609a:	9502      	str	r5, [sp, #8]
  40609c:	9505      	str	r5, [sp, #20]
  40609e:	9707      	str	r7, [sp, #28]
  4060a0:	4606      	mov	r6, r0
  4060a2:	f7ff f9e1 	bl	405468 <_vfiprintf_r>
  4060a6:	1e05      	subs	r5, r0, #0
  4060a8:	db07      	blt.n	4060ba <__sbprintf+0x52>
  4060aa:	4630      	mov	r0, r6
  4060ac:	4669      	mov	r1, sp
  4060ae:	f001 f8e5 	bl	40727c <_fflush_r>
  4060b2:	2800      	cmp	r0, #0
  4060b4:	bf18      	it	ne
  4060b6:	f04f 35ff 	movne.w	r5, #4294967295
  4060ba:	f8bd 300c 	ldrh.w	r3, [sp, #12]
  4060be:	065b      	lsls	r3, r3, #25
  4060c0:	d503      	bpl.n	4060ca <__sbprintf+0x62>
  4060c2:	89a3      	ldrh	r3, [r4, #12]
  4060c4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4060c8:	81a3      	strh	r3, [r4, #12]
  4060ca:	4628      	mov	r0, r5
  4060cc:	f20d 4d6c 	addw	sp, sp, #1132	; 0x46c
  4060d0:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4060d2:	bf00      	nop

004060d4 <__swsetup_r>:
  4060d4:	b538      	push	{r3, r4, r5, lr}
  4060d6:	4b30      	ldr	r3, [pc, #192]	; (406198 <__swsetup_r+0xc4>)
  4060d8:	681b      	ldr	r3, [r3, #0]
  4060da:	4605      	mov	r5, r0
  4060dc:	460c      	mov	r4, r1
  4060de:	b113      	cbz	r3, 4060e6 <__swsetup_r+0x12>
  4060e0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
  4060e2:	2a00      	cmp	r2, #0
  4060e4:	d038      	beq.n	406158 <__swsetup_r+0x84>
  4060e6:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  4060ea:	b293      	uxth	r3, r2
  4060ec:	0718      	lsls	r0, r3, #28
  4060ee:	d50c      	bpl.n	40610a <__swsetup_r+0x36>
  4060f0:	6920      	ldr	r0, [r4, #16]
  4060f2:	b1a8      	cbz	r0, 406120 <__swsetup_r+0x4c>
  4060f4:	f013 0201 	ands.w	r2, r3, #1
  4060f8:	d01e      	beq.n	406138 <__swsetup_r+0x64>
  4060fa:	6963      	ldr	r3, [r4, #20]
  4060fc:	2200      	movs	r2, #0
  4060fe:	425b      	negs	r3, r3
  406100:	61a3      	str	r3, [r4, #24]
  406102:	60a2      	str	r2, [r4, #8]
  406104:	b1f0      	cbz	r0, 406144 <__swsetup_r+0x70>
  406106:	2000      	movs	r0, #0
  406108:	bd38      	pop	{r3, r4, r5, pc}
  40610a:	06d9      	lsls	r1, r3, #27
  40610c:	d53c      	bpl.n	406188 <__swsetup_r+0xb4>
  40610e:	0758      	lsls	r0, r3, #29
  406110:	d426      	bmi.n	406160 <__swsetup_r+0x8c>
  406112:	6920      	ldr	r0, [r4, #16]
  406114:	f042 0308 	orr.w	r3, r2, #8
  406118:	81a3      	strh	r3, [r4, #12]
  40611a:	b29b      	uxth	r3, r3
  40611c:	2800      	cmp	r0, #0
  40611e:	d1e9      	bne.n	4060f4 <__swsetup_r+0x20>
  406120:	f403 7220 	and.w	r2, r3, #640	; 0x280
  406124:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
  406128:	d0e4      	beq.n	4060f4 <__swsetup_r+0x20>
  40612a:	4628      	mov	r0, r5
  40612c:	4621      	mov	r1, r4
  40612e:	f001 fce1 	bl	407af4 <__smakebuf_r>
  406132:	89a3      	ldrh	r3, [r4, #12]
  406134:	6920      	ldr	r0, [r4, #16]
  406136:	e7dd      	b.n	4060f4 <__swsetup_r+0x20>
  406138:	0799      	lsls	r1, r3, #30
  40613a:	bf58      	it	pl
  40613c:	6962      	ldrpl	r2, [r4, #20]
  40613e:	60a2      	str	r2, [r4, #8]
  406140:	2800      	cmp	r0, #0
  406142:	d1e0      	bne.n	406106 <__swsetup_r+0x32>
  406144:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  406148:	061a      	lsls	r2, r3, #24
  40614a:	d5dd      	bpl.n	406108 <__swsetup_r+0x34>
  40614c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  406150:	81a3      	strh	r3, [r4, #12]
  406152:	f04f 30ff 	mov.w	r0, #4294967295
  406156:	bd38      	pop	{r3, r4, r5, pc}
  406158:	4618      	mov	r0, r3
  40615a:	f001 f923 	bl	4073a4 <__sinit>
  40615e:	e7c2      	b.n	4060e6 <__swsetup_r+0x12>
  406160:	6b21      	ldr	r1, [r4, #48]	; 0x30
  406162:	b151      	cbz	r1, 40617a <__swsetup_r+0xa6>
  406164:	f104 0340 	add.w	r3, r4, #64	; 0x40
  406168:	4299      	cmp	r1, r3
  40616a:	d004      	beq.n	406176 <__swsetup_r+0xa2>
  40616c:	4628      	mov	r0, r5
  40616e:	f001 f9ef 	bl	407550 <_free_r>
  406172:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  406176:	2300      	movs	r3, #0
  406178:	6323      	str	r3, [r4, #48]	; 0x30
  40617a:	2300      	movs	r3, #0
  40617c:	6920      	ldr	r0, [r4, #16]
  40617e:	6063      	str	r3, [r4, #4]
  406180:	f022 0224 	bic.w	r2, r2, #36	; 0x24
  406184:	6020      	str	r0, [r4, #0]
  406186:	e7c5      	b.n	406114 <__swsetup_r+0x40>
  406188:	f042 0240 	orr.w	r2, r2, #64	; 0x40
  40618c:	2309      	movs	r3, #9
  40618e:	602b      	str	r3, [r5, #0]
  406190:	f04f 30ff 	mov.w	r0, #4294967295
  406194:	81a2      	strh	r2, [r4, #12]
  406196:	bd38      	pop	{r3, r4, r5, pc}
  406198:	20400014 	.word	0x20400014

0040619c <register_fini>:
  40619c:	4b02      	ldr	r3, [pc, #8]	; (4061a8 <register_fini+0xc>)
  40619e:	b113      	cbz	r3, 4061a6 <register_fini+0xa>
  4061a0:	4802      	ldr	r0, [pc, #8]	; (4061ac <register_fini+0x10>)
  4061a2:	f000 b805 	b.w	4061b0 <atexit>
  4061a6:	4770      	bx	lr
  4061a8:	00000000 	.word	0x00000000
  4061ac:	004073b9 	.word	0x004073b9

004061b0 <atexit>:
  4061b0:	2300      	movs	r3, #0
  4061b2:	4601      	mov	r1, r0
  4061b4:	461a      	mov	r2, r3
  4061b6:	4618      	mov	r0, r3
  4061b8:	f002 bf94 	b.w	4090e4 <__register_exitproc>

004061bc <quorem>:
  4061bc:	6902      	ldr	r2, [r0, #16]
  4061be:	690b      	ldr	r3, [r1, #16]
  4061c0:	4293      	cmp	r3, r2
  4061c2:	f300 808d 	bgt.w	4062e0 <quorem+0x124>
  4061c6:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4061ca:	f103 38ff 	add.w	r8, r3, #4294967295
  4061ce:	f101 0714 	add.w	r7, r1, #20
  4061d2:	f100 0b14 	add.w	fp, r0, #20
  4061d6:	f857 2028 	ldr.w	r2, [r7, r8, lsl #2]
  4061da:	f85b 3028 	ldr.w	r3, [fp, r8, lsl #2]
  4061de:	ea4f 0488 	mov.w	r4, r8, lsl #2
  4061e2:	b083      	sub	sp, #12
  4061e4:	3201      	adds	r2, #1
  4061e6:	fbb3 f9f2 	udiv	r9, r3, r2
  4061ea:	eb0b 0304 	add.w	r3, fp, r4
  4061ee:	9400      	str	r4, [sp, #0]
  4061f0:	eb07 0a04 	add.w	sl, r7, r4
  4061f4:	9301      	str	r3, [sp, #4]
  4061f6:	f1b9 0f00 	cmp.w	r9, #0
  4061fa:	d039      	beq.n	406270 <quorem+0xb4>
  4061fc:	2500      	movs	r5, #0
  4061fe:	462e      	mov	r6, r5
  406200:	46bc      	mov	ip, r7
  406202:	46de      	mov	lr, fp
  406204:	f85c 4b04 	ldr.w	r4, [ip], #4
  406208:	f8de 3000 	ldr.w	r3, [lr]
  40620c:	b2a2      	uxth	r2, r4
  40620e:	fb09 5502 	mla	r5, r9, r2, r5
  406212:	0c22      	lsrs	r2, r4, #16
  406214:	0c2c      	lsrs	r4, r5, #16
  406216:	fb09 4202 	mla	r2, r9, r2, r4
  40621a:	b2ad      	uxth	r5, r5
  40621c:	1b75      	subs	r5, r6, r5
  40621e:	b296      	uxth	r6, r2
  406220:	ebc6 4613 	rsb	r6, r6, r3, lsr #16
  406224:	fa15 f383 	uxtah	r3, r5, r3
  406228:	eb06 4623 	add.w	r6, r6, r3, asr #16
  40622c:	b29b      	uxth	r3, r3
  40622e:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
  406232:	45e2      	cmp	sl, ip
  406234:	ea4f 4512 	mov.w	r5, r2, lsr #16
  406238:	f84e 3b04 	str.w	r3, [lr], #4
  40623c:	ea4f 4626 	mov.w	r6, r6, asr #16
  406240:	d2e0      	bcs.n	406204 <quorem+0x48>
  406242:	9b00      	ldr	r3, [sp, #0]
  406244:	f85b 3003 	ldr.w	r3, [fp, r3]
  406248:	b993      	cbnz	r3, 406270 <quorem+0xb4>
  40624a:	9c01      	ldr	r4, [sp, #4]
  40624c:	1f23      	subs	r3, r4, #4
  40624e:	459b      	cmp	fp, r3
  406250:	d20c      	bcs.n	40626c <quorem+0xb0>
  406252:	f854 3c04 	ldr.w	r3, [r4, #-4]
  406256:	b94b      	cbnz	r3, 40626c <quorem+0xb0>
  406258:	f1a4 0308 	sub.w	r3, r4, #8
  40625c:	e002      	b.n	406264 <quorem+0xa8>
  40625e:	681a      	ldr	r2, [r3, #0]
  406260:	3b04      	subs	r3, #4
  406262:	b91a      	cbnz	r2, 40626c <quorem+0xb0>
  406264:	459b      	cmp	fp, r3
  406266:	f108 38ff 	add.w	r8, r8, #4294967295
  40626a:	d3f8      	bcc.n	40625e <quorem+0xa2>
  40626c:	f8c0 8010 	str.w	r8, [r0, #16]
  406270:	4604      	mov	r4, r0
  406272:	f002 faa5 	bl	4087c0 <__mcmp>
  406276:	2800      	cmp	r0, #0
  406278:	db2e      	blt.n	4062d8 <quorem+0x11c>
  40627a:	f109 0901 	add.w	r9, r9, #1
  40627e:	465d      	mov	r5, fp
  406280:	2300      	movs	r3, #0
  406282:	f857 1b04 	ldr.w	r1, [r7], #4
  406286:	6828      	ldr	r0, [r5, #0]
  406288:	b28a      	uxth	r2, r1
  40628a:	1a9a      	subs	r2, r3, r2
  40628c:	0c0b      	lsrs	r3, r1, #16
  40628e:	fa12 f280 	uxtah	r2, r2, r0
  406292:	ebc3 4310 	rsb	r3, r3, r0, lsr #16
  406296:	eb03 4322 	add.w	r3, r3, r2, asr #16
  40629a:	b292      	uxth	r2, r2
  40629c:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
  4062a0:	45ba      	cmp	sl, r7
  4062a2:	f845 2b04 	str.w	r2, [r5], #4
  4062a6:	ea4f 4323 	mov.w	r3, r3, asr #16
  4062aa:	d2ea      	bcs.n	406282 <quorem+0xc6>
  4062ac:	f85b 2028 	ldr.w	r2, [fp, r8, lsl #2]
  4062b0:	eb0b 0388 	add.w	r3, fp, r8, lsl #2
  4062b4:	b982      	cbnz	r2, 4062d8 <quorem+0x11c>
  4062b6:	1f1a      	subs	r2, r3, #4
  4062b8:	4593      	cmp	fp, r2
  4062ba:	d20b      	bcs.n	4062d4 <quorem+0x118>
  4062bc:	f853 2c04 	ldr.w	r2, [r3, #-4]
  4062c0:	b942      	cbnz	r2, 4062d4 <quorem+0x118>
  4062c2:	3b08      	subs	r3, #8
  4062c4:	e002      	b.n	4062cc <quorem+0x110>
  4062c6:	681a      	ldr	r2, [r3, #0]
  4062c8:	3b04      	subs	r3, #4
  4062ca:	b91a      	cbnz	r2, 4062d4 <quorem+0x118>
  4062cc:	459b      	cmp	fp, r3
  4062ce:	f108 38ff 	add.w	r8, r8, #4294967295
  4062d2:	d3f8      	bcc.n	4062c6 <quorem+0x10a>
  4062d4:	f8c4 8010 	str.w	r8, [r4, #16]
  4062d8:	4648      	mov	r0, r9
  4062da:	b003      	add	sp, #12
  4062dc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4062e0:	2000      	movs	r0, #0
  4062e2:	4770      	bx	lr
  4062e4:	0000      	movs	r0, r0
	...

004062e8 <_dtoa_r>:
  4062e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4062ec:	6c01      	ldr	r1, [r0, #64]	; 0x40
  4062ee:	b09b      	sub	sp, #108	; 0x6c
  4062f0:	4604      	mov	r4, r0
  4062f2:	9e27      	ldr	r6, [sp, #156]	; 0x9c
  4062f4:	4692      	mov	sl, r2
  4062f6:	469b      	mov	fp, r3
  4062f8:	b141      	cbz	r1, 40630c <_dtoa_r+0x24>
  4062fa:	6c42      	ldr	r2, [r0, #68]	; 0x44
  4062fc:	604a      	str	r2, [r1, #4]
  4062fe:	2301      	movs	r3, #1
  406300:	4093      	lsls	r3, r2
  406302:	608b      	str	r3, [r1, #8]
  406304:	f002 f884 	bl	408410 <_Bfree>
  406308:	2300      	movs	r3, #0
  40630a:	6423      	str	r3, [r4, #64]	; 0x40
  40630c:	f1bb 0f00 	cmp.w	fp, #0
  406310:	465d      	mov	r5, fp
  406312:	db35      	blt.n	406380 <_dtoa_r+0x98>
  406314:	2300      	movs	r3, #0
  406316:	6033      	str	r3, [r6, #0]
  406318:	4b9d      	ldr	r3, [pc, #628]	; (406590 <_dtoa_r+0x2a8>)
  40631a:	43ab      	bics	r3, r5
  40631c:	d015      	beq.n	40634a <_dtoa_r+0x62>
  40631e:	4650      	mov	r0, sl
  406320:	4659      	mov	r1, fp
  406322:	2200      	movs	r2, #0
  406324:	2300      	movs	r3, #0
  406326:	f7fd fae5 	bl	4038f4 <__aeabi_dcmpeq>
  40632a:	4680      	mov	r8, r0
  40632c:	2800      	cmp	r0, #0
  40632e:	d02d      	beq.n	40638c <_dtoa_r+0xa4>
  406330:	9a26      	ldr	r2, [sp, #152]	; 0x98
  406332:	2301      	movs	r3, #1
  406334:	6013      	str	r3, [r2, #0]
  406336:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  406338:	2b00      	cmp	r3, #0
  40633a:	f000 80bd 	beq.w	4064b8 <_dtoa_r+0x1d0>
  40633e:	4895      	ldr	r0, [pc, #596]	; (406594 <_dtoa_r+0x2ac>)
  406340:	6018      	str	r0, [r3, #0]
  406342:	3801      	subs	r0, #1
  406344:	b01b      	add	sp, #108	; 0x6c
  406346:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40634a:	9a26      	ldr	r2, [sp, #152]	; 0x98
  40634c:	f242 730f 	movw	r3, #9999	; 0x270f
  406350:	6013      	str	r3, [r2, #0]
  406352:	f1ba 0f00 	cmp.w	sl, #0
  406356:	d10d      	bne.n	406374 <_dtoa_r+0x8c>
  406358:	f3c5 0513 	ubfx	r5, r5, #0, #20
  40635c:	b955      	cbnz	r5, 406374 <_dtoa_r+0x8c>
  40635e:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  406360:	488d      	ldr	r0, [pc, #564]	; (406598 <_dtoa_r+0x2b0>)
  406362:	2b00      	cmp	r3, #0
  406364:	d0ee      	beq.n	406344 <_dtoa_r+0x5c>
  406366:	f100 0308 	add.w	r3, r0, #8
  40636a:	9a28      	ldr	r2, [sp, #160]	; 0xa0
  40636c:	6013      	str	r3, [r2, #0]
  40636e:	b01b      	add	sp, #108	; 0x6c
  406370:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  406374:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  406376:	4889      	ldr	r0, [pc, #548]	; (40659c <_dtoa_r+0x2b4>)
  406378:	2b00      	cmp	r3, #0
  40637a:	d0e3      	beq.n	406344 <_dtoa_r+0x5c>
  40637c:	1cc3      	adds	r3, r0, #3
  40637e:	e7f4      	b.n	40636a <_dtoa_r+0x82>
  406380:	2301      	movs	r3, #1
  406382:	f02b 4500 	bic.w	r5, fp, #2147483648	; 0x80000000
  406386:	6033      	str	r3, [r6, #0]
  406388:	46ab      	mov	fp, r5
  40638a:	e7c5      	b.n	406318 <_dtoa_r+0x30>
  40638c:	aa18      	add	r2, sp, #96	; 0x60
  40638e:	ab19      	add	r3, sp, #100	; 0x64
  406390:	9201      	str	r2, [sp, #4]
  406392:	9300      	str	r3, [sp, #0]
  406394:	4652      	mov	r2, sl
  406396:	465b      	mov	r3, fp
  406398:	4620      	mov	r0, r4
  40639a:	f002 fab1 	bl	408900 <__d2b>
  40639e:	0d2b      	lsrs	r3, r5, #20
  4063a0:	4681      	mov	r9, r0
  4063a2:	d071      	beq.n	406488 <_dtoa_r+0x1a0>
  4063a4:	f3cb 0213 	ubfx	r2, fp, #0, #20
  4063a8:	f042 517f 	orr.w	r1, r2, #1069547520	; 0x3fc00000
  4063ac:	9f18      	ldr	r7, [sp, #96]	; 0x60
  4063ae:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
  4063b2:	4650      	mov	r0, sl
  4063b4:	f2a3 36ff 	subw	r6, r3, #1023	; 0x3ff
  4063b8:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
  4063bc:	2200      	movs	r2, #0
  4063be:	4b78      	ldr	r3, [pc, #480]	; (4065a0 <_dtoa_r+0x2b8>)
  4063c0:	f7fc fe7c 	bl	4030bc <__aeabi_dsub>
  4063c4:	a36c      	add	r3, pc, #432	; (adr r3, 406578 <_dtoa_r+0x290>)
  4063c6:	e9d3 2300 	ldrd	r2, r3, [r3]
  4063ca:	f7fd f82b 	bl	403424 <__aeabi_dmul>
  4063ce:	a36c      	add	r3, pc, #432	; (adr r3, 406580 <_dtoa_r+0x298>)
  4063d0:	e9d3 2300 	ldrd	r2, r3, [r3]
  4063d4:	f7fc fe74 	bl	4030c0 <__adddf3>
  4063d8:	e9cd 0102 	strd	r0, r1, [sp, #8]
  4063dc:	4630      	mov	r0, r6
  4063de:	f7fc ffbb 	bl	403358 <__aeabi_i2d>
  4063e2:	a369      	add	r3, pc, #420	; (adr r3, 406588 <_dtoa_r+0x2a0>)
  4063e4:	e9d3 2300 	ldrd	r2, r3, [r3]
  4063e8:	f7fd f81c 	bl	403424 <__aeabi_dmul>
  4063ec:	4602      	mov	r2, r0
  4063ee:	460b      	mov	r3, r1
  4063f0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  4063f4:	f7fc fe64 	bl	4030c0 <__adddf3>
  4063f8:	e9cd 0104 	strd	r0, r1, [sp, #16]
  4063fc:	f002 ff98 	bl	409330 <__aeabi_d2iz>
  406400:	2200      	movs	r2, #0
  406402:	9002      	str	r0, [sp, #8]
  406404:	2300      	movs	r3, #0
  406406:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  40640a:	f7fd fa7d 	bl	403908 <__aeabi_dcmplt>
  40640e:	2800      	cmp	r0, #0
  406410:	f040 8173 	bne.w	4066fa <_dtoa_r+0x412>
  406414:	9d02      	ldr	r5, [sp, #8]
  406416:	2d16      	cmp	r5, #22
  406418:	f200 815d 	bhi.w	4066d6 <_dtoa_r+0x3ee>
  40641c:	4b61      	ldr	r3, [pc, #388]	; (4065a4 <_dtoa_r+0x2bc>)
  40641e:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
  406422:	e9d3 0100 	ldrd	r0, r1, [r3]
  406426:	4652      	mov	r2, sl
  406428:	465b      	mov	r3, fp
  40642a:	f7fd fa8b 	bl	403944 <__aeabi_dcmpgt>
  40642e:	2800      	cmp	r0, #0
  406430:	f000 81c5 	beq.w	4067be <_dtoa_r+0x4d6>
  406434:	1e6b      	subs	r3, r5, #1
  406436:	9302      	str	r3, [sp, #8]
  406438:	2300      	movs	r3, #0
  40643a:	930e      	str	r3, [sp, #56]	; 0x38
  40643c:	1bbf      	subs	r7, r7, r6
  40643e:	1e7b      	subs	r3, r7, #1
  406440:	9306      	str	r3, [sp, #24]
  406442:	f100 8154 	bmi.w	4066ee <_dtoa_r+0x406>
  406446:	2300      	movs	r3, #0
  406448:	9308      	str	r3, [sp, #32]
  40644a:	9b02      	ldr	r3, [sp, #8]
  40644c:	2b00      	cmp	r3, #0
  40644e:	f2c0 8145 	blt.w	4066dc <_dtoa_r+0x3f4>
  406452:	9a06      	ldr	r2, [sp, #24]
  406454:	930d      	str	r3, [sp, #52]	; 0x34
  406456:	4611      	mov	r1, r2
  406458:	4419      	add	r1, r3
  40645a:	2300      	movs	r3, #0
  40645c:	9106      	str	r1, [sp, #24]
  40645e:	930c      	str	r3, [sp, #48]	; 0x30
  406460:	9b24      	ldr	r3, [sp, #144]	; 0x90
  406462:	2b09      	cmp	r3, #9
  406464:	d82a      	bhi.n	4064bc <_dtoa_r+0x1d4>
  406466:	2b05      	cmp	r3, #5
  406468:	f340 865b 	ble.w	407122 <_dtoa_r+0xe3a>
  40646c:	3b04      	subs	r3, #4
  40646e:	9324      	str	r3, [sp, #144]	; 0x90
  406470:	2500      	movs	r5, #0
  406472:	9b24      	ldr	r3, [sp, #144]	; 0x90
  406474:	3b02      	subs	r3, #2
  406476:	2b03      	cmp	r3, #3
  406478:	f200 8642 	bhi.w	407100 <_dtoa_r+0xe18>
  40647c:	e8df f013 	tbh	[pc, r3, lsl #1]
  406480:	02c903d4 	.word	0x02c903d4
  406484:	046103df 	.word	0x046103df
  406488:	9f18      	ldr	r7, [sp, #96]	; 0x60
  40648a:	9e19      	ldr	r6, [sp, #100]	; 0x64
  40648c:	443e      	add	r6, r7
  40648e:	f206 4332 	addw	r3, r6, #1074	; 0x432
  406492:	2b20      	cmp	r3, #32
  406494:	f340 818e 	ble.w	4067b4 <_dtoa_r+0x4cc>
  406498:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
  40649c:	f206 4012 	addw	r0, r6, #1042	; 0x412
  4064a0:	409d      	lsls	r5, r3
  4064a2:	fa2a f000 	lsr.w	r0, sl, r0
  4064a6:	4328      	orrs	r0, r5
  4064a8:	f7fc ff46 	bl	403338 <__aeabi_ui2d>
  4064ac:	2301      	movs	r3, #1
  4064ae:	3e01      	subs	r6, #1
  4064b0:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
  4064b4:	9314      	str	r3, [sp, #80]	; 0x50
  4064b6:	e781      	b.n	4063bc <_dtoa_r+0xd4>
  4064b8:	483b      	ldr	r0, [pc, #236]	; (4065a8 <_dtoa_r+0x2c0>)
  4064ba:	e743      	b.n	406344 <_dtoa_r+0x5c>
  4064bc:	2100      	movs	r1, #0
  4064be:	6461      	str	r1, [r4, #68]	; 0x44
  4064c0:	4620      	mov	r0, r4
  4064c2:	9125      	str	r1, [sp, #148]	; 0x94
  4064c4:	f001 ff7e 	bl	4083c4 <_Balloc>
  4064c8:	f04f 33ff 	mov.w	r3, #4294967295
  4064cc:	930a      	str	r3, [sp, #40]	; 0x28
  4064ce:	9a25      	ldr	r2, [sp, #148]	; 0x94
  4064d0:	930f      	str	r3, [sp, #60]	; 0x3c
  4064d2:	2301      	movs	r3, #1
  4064d4:	9004      	str	r0, [sp, #16]
  4064d6:	6420      	str	r0, [r4, #64]	; 0x40
  4064d8:	9224      	str	r2, [sp, #144]	; 0x90
  4064da:	930b      	str	r3, [sp, #44]	; 0x2c
  4064dc:	9b19      	ldr	r3, [sp, #100]	; 0x64
  4064de:	2b00      	cmp	r3, #0
  4064e0:	f2c0 80d9 	blt.w	406696 <_dtoa_r+0x3ae>
  4064e4:	9a02      	ldr	r2, [sp, #8]
  4064e6:	2a0e      	cmp	r2, #14
  4064e8:	f300 80d5 	bgt.w	406696 <_dtoa_r+0x3ae>
  4064ec:	4b2d      	ldr	r3, [pc, #180]	; (4065a4 <_dtoa_r+0x2bc>)
  4064ee:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  4064f2:	e9d3 2300 	ldrd	r2, r3, [r3]
  4064f6:	e9cd 2308 	strd	r2, r3, [sp, #32]
  4064fa:	9b25      	ldr	r3, [sp, #148]	; 0x94
  4064fc:	2b00      	cmp	r3, #0
  4064fe:	f2c0 83ba 	blt.w	406c76 <_dtoa_r+0x98e>
  406502:	e9dd 5608 	ldrd	r5, r6, [sp, #32]
  406506:	4650      	mov	r0, sl
  406508:	462a      	mov	r2, r5
  40650a:	4633      	mov	r3, r6
  40650c:	4659      	mov	r1, fp
  40650e:	f7fd f8b3 	bl	403678 <__aeabi_ddiv>
  406512:	f002 ff0d 	bl	409330 <__aeabi_d2iz>
  406516:	4680      	mov	r8, r0
  406518:	f7fc ff1e 	bl	403358 <__aeabi_i2d>
  40651c:	462a      	mov	r2, r5
  40651e:	4633      	mov	r3, r6
  406520:	f7fc ff80 	bl	403424 <__aeabi_dmul>
  406524:	460b      	mov	r3, r1
  406526:	4602      	mov	r2, r0
  406528:	4659      	mov	r1, fp
  40652a:	4650      	mov	r0, sl
  40652c:	f7fc fdc6 	bl	4030bc <__aeabi_dsub>
  406530:	9d04      	ldr	r5, [sp, #16]
  406532:	f108 0330 	add.w	r3, r8, #48	; 0x30
  406536:	702b      	strb	r3, [r5, #0]
  406538:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40653a:	2b01      	cmp	r3, #1
  40653c:	4606      	mov	r6, r0
  40653e:	460f      	mov	r7, r1
  406540:	f105 0501 	add.w	r5, r5, #1
  406544:	d068      	beq.n	406618 <_dtoa_r+0x330>
  406546:	2200      	movs	r2, #0
  406548:	4b18      	ldr	r3, [pc, #96]	; (4065ac <_dtoa_r+0x2c4>)
  40654a:	f7fc ff6b 	bl	403424 <__aeabi_dmul>
  40654e:	2200      	movs	r2, #0
  406550:	2300      	movs	r3, #0
  406552:	4606      	mov	r6, r0
  406554:	460f      	mov	r7, r1
  406556:	f7fd f9cd 	bl	4038f4 <__aeabi_dcmpeq>
  40655a:	2800      	cmp	r0, #0
  40655c:	f040 8088 	bne.w	406670 <_dtoa_r+0x388>
  406560:	f8cd 902c 	str.w	r9, [sp, #44]	; 0x2c
  406564:	f04f 0a00 	mov.w	sl, #0
  406568:	f8df b040 	ldr.w	fp, [pc, #64]	; 4065ac <_dtoa_r+0x2c4>
  40656c:	940c      	str	r4, [sp, #48]	; 0x30
  40656e:	e9dd 8908 	ldrd	r8, r9, [sp, #32]
  406572:	e028      	b.n	4065c6 <_dtoa_r+0x2de>
  406574:	f3af 8000 	nop.w
  406578:	636f4361 	.word	0x636f4361
  40657c:	3fd287a7 	.word	0x3fd287a7
  406580:	8b60c8b3 	.word	0x8b60c8b3
  406584:	3fc68a28 	.word	0x3fc68a28
  406588:	509f79fb 	.word	0x509f79fb
  40658c:	3fd34413 	.word	0x3fd34413
  406590:	7ff00000 	.word	0x7ff00000
  406594:	0040947d 	.word	0x0040947d
  406598:	004094c0 	.word	0x004094c0
  40659c:	004094cc 	.word	0x004094cc
  4065a0:	3ff80000 	.word	0x3ff80000
  4065a4:	00409508 	.word	0x00409508
  4065a8:	0040947c 	.word	0x0040947c
  4065ac:	40240000 	.word	0x40240000
  4065b0:	f7fc ff38 	bl	403424 <__aeabi_dmul>
  4065b4:	2200      	movs	r2, #0
  4065b6:	2300      	movs	r3, #0
  4065b8:	4606      	mov	r6, r0
  4065ba:	460f      	mov	r7, r1
  4065bc:	f7fd f99a 	bl	4038f4 <__aeabi_dcmpeq>
  4065c0:	2800      	cmp	r0, #0
  4065c2:	f040 83c1 	bne.w	406d48 <_dtoa_r+0xa60>
  4065c6:	4642      	mov	r2, r8
  4065c8:	464b      	mov	r3, r9
  4065ca:	4630      	mov	r0, r6
  4065cc:	4639      	mov	r1, r7
  4065ce:	f7fd f853 	bl	403678 <__aeabi_ddiv>
  4065d2:	f002 fead 	bl	409330 <__aeabi_d2iz>
  4065d6:	4604      	mov	r4, r0
  4065d8:	f7fc febe 	bl	403358 <__aeabi_i2d>
  4065dc:	4642      	mov	r2, r8
  4065de:	464b      	mov	r3, r9
  4065e0:	f7fc ff20 	bl	403424 <__aeabi_dmul>
  4065e4:	4602      	mov	r2, r0
  4065e6:	460b      	mov	r3, r1
  4065e8:	4630      	mov	r0, r6
  4065ea:	4639      	mov	r1, r7
  4065ec:	f7fc fd66 	bl	4030bc <__aeabi_dsub>
  4065f0:	f104 0e30 	add.w	lr, r4, #48	; 0x30
  4065f4:	9e04      	ldr	r6, [sp, #16]
  4065f6:	f805 eb01 	strb.w	lr, [r5], #1
  4065fa:	eba5 0e06 	sub.w	lr, r5, r6
  4065fe:	9e0a      	ldr	r6, [sp, #40]	; 0x28
  406600:	45b6      	cmp	lr, r6
  406602:	e9cd 0106 	strd	r0, r1, [sp, #24]
  406606:	4652      	mov	r2, sl
  406608:	465b      	mov	r3, fp
  40660a:	d1d1      	bne.n	4065b0 <_dtoa_r+0x2c8>
  40660c:	46a0      	mov	r8, r4
  40660e:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
  406612:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  406614:	4606      	mov	r6, r0
  406616:	460f      	mov	r7, r1
  406618:	4632      	mov	r2, r6
  40661a:	463b      	mov	r3, r7
  40661c:	4630      	mov	r0, r6
  40661e:	4639      	mov	r1, r7
  406620:	f7fc fd4e 	bl	4030c0 <__adddf3>
  406624:	4606      	mov	r6, r0
  406626:	460f      	mov	r7, r1
  406628:	4602      	mov	r2, r0
  40662a:	460b      	mov	r3, r1
  40662c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  406630:	f7fd f96a 	bl	403908 <__aeabi_dcmplt>
  406634:	b948      	cbnz	r0, 40664a <_dtoa_r+0x362>
  406636:	4632      	mov	r2, r6
  406638:	463b      	mov	r3, r7
  40663a:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  40663e:	f7fd f959 	bl	4038f4 <__aeabi_dcmpeq>
  406642:	b1a8      	cbz	r0, 406670 <_dtoa_r+0x388>
  406644:	f018 0f01 	tst.w	r8, #1
  406648:	d012      	beq.n	406670 <_dtoa_r+0x388>
  40664a:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  40664e:	9a04      	ldr	r2, [sp, #16]
  406650:	1e6b      	subs	r3, r5, #1
  406652:	e004      	b.n	40665e <_dtoa_r+0x376>
  406654:	429a      	cmp	r2, r3
  406656:	f000 8401 	beq.w	406e5c <_dtoa_r+0xb74>
  40665a:	f813 8d01 	ldrb.w	r8, [r3, #-1]!
  40665e:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
  406662:	f103 0501 	add.w	r5, r3, #1
  406666:	d0f5      	beq.n	406654 <_dtoa_r+0x36c>
  406668:	f108 0801 	add.w	r8, r8, #1
  40666c:	f883 8000 	strb.w	r8, [r3]
  406670:	4649      	mov	r1, r9
  406672:	4620      	mov	r0, r4
  406674:	f001 fecc 	bl	408410 <_Bfree>
  406678:	2200      	movs	r2, #0
  40667a:	9b02      	ldr	r3, [sp, #8]
  40667c:	702a      	strb	r2, [r5, #0]
  40667e:	9a26      	ldr	r2, [sp, #152]	; 0x98
  406680:	3301      	adds	r3, #1
  406682:	6013      	str	r3, [r2, #0]
  406684:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  406686:	2b00      	cmp	r3, #0
  406688:	f000 839e 	beq.w	406dc8 <_dtoa_r+0xae0>
  40668c:	9804      	ldr	r0, [sp, #16]
  40668e:	601d      	str	r5, [r3, #0]
  406690:	b01b      	add	sp, #108	; 0x6c
  406692:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  406696:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  406698:	2a00      	cmp	r2, #0
  40669a:	d03e      	beq.n	40671a <_dtoa_r+0x432>
  40669c:	9a24      	ldr	r2, [sp, #144]	; 0x90
  40669e:	2a01      	cmp	r2, #1
  4066a0:	f340 8311 	ble.w	406cc6 <_dtoa_r+0x9de>
  4066a4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4066a6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  4066a8:	1e5f      	subs	r7, r3, #1
  4066aa:	42ba      	cmp	r2, r7
  4066ac:	f2c0 838f 	blt.w	406dce <_dtoa_r+0xae6>
  4066b0:	1bd7      	subs	r7, r2, r7
  4066b2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4066b4:	2b00      	cmp	r3, #0
  4066b6:	f2c0 848b 	blt.w	406fd0 <_dtoa_r+0xce8>
  4066ba:	9d08      	ldr	r5, [sp, #32]
  4066bc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4066be:	9a08      	ldr	r2, [sp, #32]
  4066c0:	441a      	add	r2, r3
  4066c2:	9208      	str	r2, [sp, #32]
  4066c4:	9a06      	ldr	r2, [sp, #24]
  4066c6:	2101      	movs	r1, #1
  4066c8:	441a      	add	r2, r3
  4066ca:	4620      	mov	r0, r4
  4066cc:	9206      	str	r2, [sp, #24]
  4066ce:	f001 ff39 	bl	408544 <__i2b>
  4066d2:	4606      	mov	r6, r0
  4066d4:	e024      	b.n	406720 <_dtoa_r+0x438>
  4066d6:	2301      	movs	r3, #1
  4066d8:	930e      	str	r3, [sp, #56]	; 0x38
  4066da:	e6af      	b.n	40643c <_dtoa_r+0x154>
  4066dc:	9a08      	ldr	r2, [sp, #32]
  4066de:	9b02      	ldr	r3, [sp, #8]
  4066e0:	1ad2      	subs	r2, r2, r3
  4066e2:	425b      	negs	r3, r3
  4066e4:	930c      	str	r3, [sp, #48]	; 0x30
  4066e6:	2300      	movs	r3, #0
  4066e8:	9208      	str	r2, [sp, #32]
  4066ea:	930d      	str	r3, [sp, #52]	; 0x34
  4066ec:	e6b8      	b.n	406460 <_dtoa_r+0x178>
  4066ee:	f1c7 0301 	rsb	r3, r7, #1
  4066f2:	9308      	str	r3, [sp, #32]
  4066f4:	2300      	movs	r3, #0
  4066f6:	9306      	str	r3, [sp, #24]
  4066f8:	e6a7      	b.n	40644a <_dtoa_r+0x162>
  4066fa:	9d02      	ldr	r5, [sp, #8]
  4066fc:	4628      	mov	r0, r5
  4066fe:	f7fc fe2b 	bl	403358 <__aeabi_i2d>
  406702:	4602      	mov	r2, r0
  406704:	460b      	mov	r3, r1
  406706:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  40670a:	f7fd f8f3 	bl	4038f4 <__aeabi_dcmpeq>
  40670e:	2800      	cmp	r0, #0
  406710:	f47f ae80 	bne.w	406414 <_dtoa_r+0x12c>
  406714:	1e6b      	subs	r3, r5, #1
  406716:	9302      	str	r3, [sp, #8]
  406718:	e67c      	b.n	406414 <_dtoa_r+0x12c>
  40671a:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  40671c:	9d08      	ldr	r5, [sp, #32]
  40671e:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
  406720:	2d00      	cmp	r5, #0
  406722:	dd0c      	ble.n	40673e <_dtoa_r+0x456>
  406724:	9906      	ldr	r1, [sp, #24]
  406726:	2900      	cmp	r1, #0
  406728:	460b      	mov	r3, r1
  40672a:	dd08      	ble.n	40673e <_dtoa_r+0x456>
  40672c:	42a9      	cmp	r1, r5
  40672e:	9a08      	ldr	r2, [sp, #32]
  406730:	bfa8      	it	ge
  406732:	462b      	movge	r3, r5
  406734:	1ad2      	subs	r2, r2, r3
  406736:	1aed      	subs	r5, r5, r3
  406738:	1acb      	subs	r3, r1, r3
  40673a:	9208      	str	r2, [sp, #32]
  40673c:	9306      	str	r3, [sp, #24]
  40673e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  406740:	b1d3      	cbz	r3, 406778 <_dtoa_r+0x490>
  406742:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  406744:	2b00      	cmp	r3, #0
  406746:	f000 82b7 	beq.w	406cb8 <_dtoa_r+0x9d0>
  40674a:	2f00      	cmp	r7, #0
  40674c:	dd10      	ble.n	406770 <_dtoa_r+0x488>
  40674e:	4631      	mov	r1, r6
  406750:	463a      	mov	r2, r7
  406752:	4620      	mov	r0, r4
  406754:	f001 ff92 	bl	40867c <__pow5mult>
  406758:	464a      	mov	r2, r9
  40675a:	4601      	mov	r1, r0
  40675c:	4606      	mov	r6, r0
  40675e:	4620      	mov	r0, r4
  406760:	f001 fefa 	bl	408558 <__multiply>
  406764:	4649      	mov	r1, r9
  406766:	4680      	mov	r8, r0
  406768:	4620      	mov	r0, r4
  40676a:	f001 fe51 	bl	408410 <_Bfree>
  40676e:	46c1      	mov	r9, r8
  406770:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  406772:	1bda      	subs	r2, r3, r7
  406774:	f040 82a1 	bne.w	406cba <_dtoa_r+0x9d2>
  406778:	2101      	movs	r1, #1
  40677a:	4620      	mov	r0, r4
  40677c:	f001 fee2 	bl	408544 <__i2b>
  406780:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  406782:	2b00      	cmp	r3, #0
  406784:	4680      	mov	r8, r0
  406786:	dd1c      	ble.n	4067c2 <_dtoa_r+0x4da>
  406788:	4601      	mov	r1, r0
  40678a:	461a      	mov	r2, r3
  40678c:	4620      	mov	r0, r4
  40678e:	f001 ff75 	bl	40867c <__pow5mult>
  406792:	9b24      	ldr	r3, [sp, #144]	; 0x90
  406794:	2b01      	cmp	r3, #1
  406796:	4680      	mov	r8, r0
  406798:	f340 8254 	ble.w	406c44 <_dtoa_r+0x95c>
  40679c:	2300      	movs	r3, #0
  40679e:	930c      	str	r3, [sp, #48]	; 0x30
  4067a0:	f8d8 3010 	ldr.w	r3, [r8, #16]
  4067a4:	eb08 0383 	add.w	r3, r8, r3, lsl #2
  4067a8:	6918      	ldr	r0, [r3, #16]
  4067aa:	f001 fe7b 	bl	4084a4 <__hi0bits>
  4067ae:	f1c0 0020 	rsb	r0, r0, #32
  4067b2:	e010      	b.n	4067d6 <_dtoa_r+0x4ee>
  4067b4:	f1c3 0520 	rsb	r5, r3, #32
  4067b8:	fa0a f005 	lsl.w	r0, sl, r5
  4067bc:	e674      	b.n	4064a8 <_dtoa_r+0x1c0>
  4067be:	900e      	str	r0, [sp, #56]	; 0x38
  4067c0:	e63c      	b.n	40643c <_dtoa_r+0x154>
  4067c2:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4067c4:	2b01      	cmp	r3, #1
  4067c6:	f340 8287 	ble.w	406cd8 <_dtoa_r+0x9f0>
  4067ca:	2300      	movs	r3, #0
  4067cc:	930c      	str	r3, [sp, #48]	; 0x30
  4067ce:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  4067d0:	2001      	movs	r0, #1
  4067d2:	2b00      	cmp	r3, #0
  4067d4:	d1e4      	bne.n	4067a0 <_dtoa_r+0x4b8>
  4067d6:	9a06      	ldr	r2, [sp, #24]
  4067d8:	4410      	add	r0, r2
  4067da:	f010 001f 	ands.w	r0, r0, #31
  4067de:	f000 80a1 	beq.w	406924 <_dtoa_r+0x63c>
  4067e2:	f1c0 0320 	rsb	r3, r0, #32
  4067e6:	2b04      	cmp	r3, #4
  4067e8:	f340 849e 	ble.w	407128 <_dtoa_r+0xe40>
  4067ec:	9b08      	ldr	r3, [sp, #32]
  4067ee:	f1c0 001c 	rsb	r0, r0, #28
  4067f2:	4403      	add	r3, r0
  4067f4:	9308      	str	r3, [sp, #32]
  4067f6:	4613      	mov	r3, r2
  4067f8:	4403      	add	r3, r0
  4067fa:	4405      	add	r5, r0
  4067fc:	9306      	str	r3, [sp, #24]
  4067fe:	9b08      	ldr	r3, [sp, #32]
  406800:	2b00      	cmp	r3, #0
  406802:	dd05      	ble.n	406810 <_dtoa_r+0x528>
  406804:	4649      	mov	r1, r9
  406806:	461a      	mov	r2, r3
  406808:	4620      	mov	r0, r4
  40680a:	f001 ff87 	bl	40871c <__lshift>
  40680e:	4681      	mov	r9, r0
  406810:	9b06      	ldr	r3, [sp, #24]
  406812:	2b00      	cmp	r3, #0
  406814:	dd05      	ble.n	406822 <_dtoa_r+0x53a>
  406816:	4641      	mov	r1, r8
  406818:	461a      	mov	r2, r3
  40681a:	4620      	mov	r0, r4
  40681c:	f001 ff7e 	bl	40871c <__lshift>
  406820:	4680      	mov	r8, r0
  406822:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  406824:	2b00      	cmp	r3, #0
  406826:	f040 8086 	bne.w	406936 <_dtoa_r+0x64e>
  40682a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40682c:	2b00      	cmp	r3, #0
  40682e:	f340 8266 	ble.w	406cfe <_dtoa_r+0xa16>
  406832:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  406834:	2b00      	cmp	r3, #0
  406836:	f000 8098 	beq.w	40696a <_dtoa_r+0x682>
  40683a:	2d00      	cmp	r5, #0
  40683c:	dd05      	ble.n	40684a <_dtoa_r+0x562>
  40683e:	4631      	mov	r1, r6
  406840:	462a      	mov	r2, r5
  406842:	4620      	mov	r0, r4
  406844:	f001 ff6a 	bl	40871c <__lshift>
  406848:	4606      	mov	r6, r0
  40684a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  40684c:	2b00      	cmp	r3, #0
  40684e:	f040 8337 	bne.w	406ec0 <_dtoa_r+0xbd8>
  406852:	9606      	str	r6, [sp, #24]
  406854:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  406856:	9a04      	ldr	r2, [sp, #16]
  406858:	f8dd b018 	ldr.w	fp, [sp, #24]
  40685c:	3b01      	subs	r3, #1
  40685e:	18d3      	adds	r3, r2, r3
  406860:	930b      	str	r3, [sp, #44]	; 0x2c
  406862:	f00a 0301 	and.w	r3, sl, #1
  406866:	930c      	str	r3, [sp, #48]	; 0x30
  406868:	4617      	mov	r7, r2
  40686a:	46c2      	mov	sl, r8
  40686c:	4651      	mov	r1, sl
  40686e:	4648      	mov	r0, r9
  406870:	f7ff fca4 	bl	4061bc <quorem>
  406874:	4631      	mov	r1, r6
  406876:	4605      	mov	r5, r0
  406878:	4648      	mov	r0, r9
  40687a:	f001 ffa1 	bl	4087c0 <__mcmp>
  40687e:	465a      	mov	r2, fp
  406880:	900a      	str	r0, [sp, #40]	; 0x28
  406882:	4651      	mov	r1, sl
  406884:	4620      	mov	r0, r4
  406886:	f001 ffb7 	bl	4087f8 <__mdiff>
  40688a:	68c2      	ldr	r2, [r0, #12]
  40688c:	4680      	mov	r8, r0
  40688e:	f105 0330 	add.w	r3, r5, #48	; 0x30
  406892:	2a00      	cmp	r2, #0
  406894:	f040 822b 	bne.w	406cee <_dtoa_r+0xa06>
  406898:	4601      	mov	r1, r0
  40689a:	4648      	mov	r0, r9
  40689c:	9308      	str	r3, [sp, #32]
  40689e:	f001 ff8f 	bl	4087c0 <__mcmp>
  4068a2:	4641      	mov	r1, r8
  4068a4:	9006      	str	r0, [sp, #24]
  4068a6:	4620      	mov	r0, r4
  4068a8:	f001 fdb2 	bl	408410 <_Bfree>
  4068ac:	9a06      	ldr	r2, [sp, #24]
  4068ae:	9b08      	ldr	r3, [sp, #32]
  4068b0:	b932      	cbnz	r2, 4068c0 <_dtoa_r+0x5d8>
  4068b2:	9924      	ldr	r1, [sp, #144]	; 0x90
  4068b4:	b921      	cbnz	r1, 4068c0 <_dtoa_r+0x5d8>
  4068b6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  4068b8:	2a00      	cmp	r2, #0
  4068ba:	f000 83ef 	beq.w	40709c <_dtoa_r+0xdb4>
  4068be:	9a24      	ldr	r2, [sp, #144]	; 0x90
  4068c0:	990a      	ldr	r1, [sp, #40]	; 0x28
  4068c2:	2900      	cmp	r1, #0
  4068c4:	f2c0 829f 	blt.w	406e06 <_dtoa_r+0xb1e>
  4068c8:	d105      	bne.n	4068d6 <_dtoa_r+0x5ee>
  4068ca:	9924      	ldr	r1, [sp, #144]	; 0x90
  4068cc:	b919      	cbnz	r1, 4068d6 <_dtoa_r+0x5ee>
  4068ce:	990c      	ldr	r1, [sp, #48]	; 0x30
  4068d0:	2900      	cmp	r1, #0
  4068d2:	f000 8298 	beq.w	406e06 <_dtoa_r+0xb1e>
  4068d6:	2a00      	cmp	r2, #0
  4068d8:	f300 8306 	bgt.w	406ee8 <_dtoa_r+0xc00>
  4068dc:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  4068de:	703b      	strb	r3, [r7, #0]
  4068e0:	f107 0801 	add.w	r8, r7, #1
  4068e4:	4297      	cmp	r7, r2
  4068e6:	4645      	mov	r5, r8
  4068e8:	f000 830c 	beq.w	406f04 <_dtoa_r+0xc1c>
  4068ec:	4649      	mov	r1, r9
  4068ee:	2300      	movs	r3, #0
  4068f0:	220a      	movs	r2, #10
  4068f2:	4620      	mov	r0, r4
  4068f4:	f001 fd96 	bl	408424 <__multadd>
  4068f8:	455e      	cmp	r6, fp
  4068fa:	4681      	mov	r9, r0
  4068fc:	4631      	mov	r1, r6
  4068fe:	f04f 0300 	mov.w	r3, #0
  406902:	f04f 020a 	mov.w	r2, #10
  406906:	4620      	mov	r0, r4
  406908:	f000 81eb 	beq.w	406ce2 <_dtoa_r+0x9fa>
  40690c:	f001 fd8a 	bl	408424 <__multadd>
  406910:	4659      	mov	r1, fp
  406912:	4606      	mov	r6, r0
  406914:	2300      	movs	r3, #0
  406916:	220a      	movs	r2, #10
  406918:	4620      	mov	r0, r4
  40691a:	f001 fd83 	bl	408424 <__multadd>
  40691e:	4647      	mov	r7, r8
  406920:	4683      	mov	fp, r0
  406922:	e7a3      	b.n	40686c <_dtoa_r+0x584>
  406924:	201c      	movs	r0, #28
  406926:	9b08      	ldr	r3, [sp, #32]
  406928:	4403      	add	r3, r0
  40692a:	9308      	str	r3, [sp, #32]
  40692c:	9b06      	ldr	r3, [sp, #24]
  40692e:	4403      	add	r3, r0
  406930:	4405      	add	r5, r0
  406932:	9306      	str	r3, [sp, #24]
  406934:	e763      	b.n	4067fe <_dtoa_r+0x516>
  406936:	4641      	mov	r1, r8
  406938:	4648      	mov	r0, r9
  40693a:	f001 ff41 	bl	4087c0 <__mcmp>
  40693e:	2800      	cmp	r0, #0
  406940:	f6bf af73 	bge.w	40682a <_dtoa_r+0x542>
  406944:	9f02      	ldr	r7, [sp, #8]
  406946:	4649      	mov	r1, r9
  406948:	2300      	movs	r3, #0
  40694a:	220a      	movs	r2, #10
  40694c:	4620      	mov	r0, r4
  40694e:	3f01      	subs	r7, #1
  406950:	9702      	str	r7, [sp, #8]
  406952:	f001 fd67 	bl	408424 <__multadd>
  406956:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  406958:	4681      	mov	r9, r0
  40695a:	2b00      	cmp	r3, #0
  40695c:	f040 83b6 	bne.w	4070cc <_dtoa_r+0xde4>
  406960:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  406962:	2b00      	cmp	r3, #0
  406964:	f340 83bf 	ble.w	4070e6 <_dtoa_r+0xdfe>
  406968:	930a      	str	r3, [sp, #40]	; 0x28
  40696a:	f8dd b010 	ldr.w	fp, [sp, #16]
  40696e:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  406970:	465d      	mov	r5, fp
  406972:	e002      	b.n	40697a <_dtoa_r+0x692>
  406974:	f001 fd56 	bl	408424 <__multadd>
  406978:	4681      	mov	r9, r0
  40697a:	4641      	mov	r1, r8
  40697c:	4648      	mov	r0, r9
  40697e:	f7ff fc1d 	bl	4061bc <quorem>
  406982:	f100 0a30 	add.w	sl, r0, #48	; 0x30
  406986:	f805 ab01 	strb.w	sl, [r5], #1
  40698a:	eba5 030b 	sub.w	r3, r5, fp
  40698e:	42bb      	cmp	r3, r7
  406990:	f04f 020a 	mov.w	r2, #10
  406994:	f04f 0300 	mov.w	r3, #0
  406998:	4649      	mov	r1, r9
  40699a:	4620      	mov	r0, r4
  40699c:	dbea      	blt.n	406974 <_dtoa_r+0x68c>
  40699e:	9b04      	ldr	r3, [sp, #16]
  4069a0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  4069a2:	2a01      	cmp	r2, #1
  4069a4:	bfac      	ite	ge
  4069a6:	189b      	addge	r3, r3, r2
  4069a8:	3301      	addlt	r3, #1
  4069aa:	461d      	mov	r5, r3
  4069ac:	f04f 0b00 	mov.w	fp, #0
  4069b0:	4649      	mov	r1, r9
  4069b2:	2201      	movs	r2, #1
  4069b4:	4620      	mov	r0, r4
  4069b6:	f001 feb1 	bl	40871c <__lshift>
  4069ba:	4641      	mov	r1, r8
  4069bc:	4681      	mov	r9, r0
  4069be:	f001 feff 	bl	4087c0 <__mcmp>
  4069c2:	2800      	cmp	r0, #0
  4069c4:	f340 823d 	ble.w	406e42 <_dtoa_r+0xb5a>
  4069c8:	f815 2c01 	ldrb.w	r2, [r5, #-1]
  4069cc:	9904      	ldr	r1, [sp, #16]
  4069ce:	1e6b      	subs	r3, r5, #1
  4069d0:	e004      	b.n	4069dc <_dtoa_r+0x6f4>
  4069d2:	428b      	cmp	r3, r1
  4069d4:	f000 81ae 	beq.w	406d34 <_dtoa_r+0xa4c>
  4069d8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
  4069dc:	2a39      	cmp	r2, #57	; 0x39
  4069de:	f103 0501 	add.w	r5, r3, #1
  4069e2:	d0f6      	beq.n	4069d2 <_dtoa_r+0x6ea>
  4069e4:	3201      	adds	r2, #1
  4069e6:	701a      	strb	r2, [r3, #0]
  4069e8:	4641      	mov	r1, r8
  4069ea:	4620      	mov	r0, r4
  4069ec:	f001 fd10 	bl	408410 <_Bfree>
  4069f0:	2e00      	cmp	r6, #0
  4069f2:	f43f ae3d 	beq.w	406670 <_dtoa_r+0x388>
  4069f6:	f1bb 0f00 	cmp.w	fp, #0
  4069fa:	d005      	beq.n	406a08 <_dtoa_r+0x720>
  4069fc:	45b3      	cmp	fp, r6
  4069fe:	d003      	beq.n	406a08 <_dtoa_r+0x720>
  406a00:	4659      	mov	r1, fp
  406a02:	4620      	mov	r0, r4
  406a04:	f001 fd04 	bl	408410 <_Bfree>
  406a08:	4631      	mov	r1, r6
  406a0a:	4620      	mov	r0, r4
  406a0c:	f001 fd00 	bl	408410 <_Bfree>
  406a10:	e62e      	b.n	406670 <_dtoa_r+0x388>
  406a12:	2300      	movs	r3, #0
  406a14:	930b      	str	r3, [sp, #44]	; 0x2c
  406a16:	9b02      	ldr	r3, [sp, #8]
  406a18:	9a25      	ldr	r2, [sp, #148]	; 0x94
  406a1a:	4413      	add	r3, r2
  406a1c:	930f      	str	r3, [sp, #60]	; 0x3c
  406a1e:	3301      	adds	r3, #1
  406a20:	2b01      	cmp	r3, #1
  406a22:	461f      	mov	r7, r3
  406a24:	461e      	mov	r6, r3
  406a26:	930a      	str	r3, [sp, #40]	; 0x28
  406a28:	bfb8      	it	lt
  406a2a:	2701      	movlt	r7, #1
  406a2c:	2100      	movs	r1, #0
  406a2e:	2f17      	cmp	r7, #23
  406a30:	6461      	str	r1, [r4, #68]	; 0x44
  406a32:	d90a      	bls.n	406a4a <_dtoa_r+0x762>
  406a34:	2201      	movs	r2, #1
  406a36:	2304      	movs	r3, #4
  406a38:	005b      	lsls	r3, r3, #1
  406a3a:	f103 0014 	add.w	r0, r3, #20
  406a3e:	4287      	cmp	r7, r0
  406a40:	4611      	mov	r1, r2
  406a42:	f102 0201 	add.w	r2, r2, #1
  406a46:	d2f7      	bcs.n	406a38 <_dtoa_r+0x750>
  406a48:	6461      	str	r1, [r4, #68]	; 0x44
  406a4a:	4620      	mov	r0, r4
  406a4c:	f001 fcba 	bl	4083c4 <_Balloc>
  406a50:	2e0e      	cmp	r6, #14
  406a52:	9004      	str	r0, [sp, #16]
  406a54:	6420      	str	r0, [r4, #64]	; 0x40
  406a56:	f63f ad41 	bhi.w	4064dc <_dtoa_r+0x1f4>
  406a5a:	2d00      	cmp	r5, #0
  406a5c:	f43f ad3e 	beq.w	4064dc <_dtoa_r+0x1f4>
  406a60:	9902      	ldr	r1, [sp, #8]
  406a62:	2900      	cmp	r1, #0
  406a64:	e9cd ab10 	strd	sl, fp, [sp, #64]	; 0x40
  406a68:	f340 8202 	ble.w	406e70 <_dtoa_r+0xb88>
  406a6c:	4bb8      	ldr	r3, [pc, #736]	; (406d50 <_dtoa_r+0xa68>)
  406a6e:	f001 020f 	and.w	r2, r1, #15
  406a72:	110d      	asrs	r5, r1, #4
  406a74:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  406a78:	06e9      	lsls	r1, r5, #27
  406a7a:	e9d3 6700 	ldrd	r6, r7, [r3]
  406a7e:	f140 81ae 	bpl.w	406dde <_dtoa_r+0xaf6>
  406a82:	4bb4      	ldr	r3, [pc, #720]	; (406d54 <_dtoa_r+0xa6c>)
  406a84:	4650      	mov	r0, sl
  406a86:	4659      	mov	r1, fp
  406a88:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
  406a8c:	f7fc fdf4 	bl	403678 <__aeabi_ddiv>
  406a90:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
  406a94:	f005 050f 	and.w	r5, r5, #15
  406a98:	f04f 0a03 	mov.w	sl, #3
  406a9c:	b18d      	cbz	r5, 406ac2 <_dtoa_r+0x7da>
  406a9e:	f8df 82b4 	ldr.w	r8, [pc, #692]	; 406d54 <_dtoa_r+0xa6c>
  406aa2:	07ea      	lsls	r2, r5, #31
  406aa4:	d509      	bpl.n	406aba <_dtoa_r+0x7d2>
  406aa6:	4630      	mov	r0, r6
  406aa8:	4639      	mov	r1, r7
  406aaa:	e9d8 2300 	ldrd	r2, r3, [r8]
  406aae:	f7fc fcb9 	bl	403424 <__aeabi_dmul>
  406ab2:	f10a 0a01 	add.w	sl, sl, #1
  406ab6:	4606      	mov	r6, r0
  406ab8:	460f      	mov	r7, r1
  406aba:	106d      	asrs	r5, r5, #1
  406abc:	f108 0808 	add.w	r8, r8, #8
  406ac0:	d1ef      	bne.n	406aa2 <_dtoa_r+0x7ba>
  406ac2:	463b      	mov	r3, r7
  406ac4:	4632      	mov	r2, r6
  406ac6:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
  406aca:	f7fc fdd5 	bl	403678 <__aeabi_ddiv>
  406ace:	4607      	mov	r7, r0
  406ad0:	4688      	mov	r8, r1
  406ad2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  406ad4:	b143      	cbz	r3, 406ae8 <_dtoa_r+0x800>
  406ad6:	2200      	movs	r2, #0
  406ad8:	4b9f      	ldr	r3, [pc, #636]	; (406d58 <_dtoa_r+0xa70>)
  406ada:	4638      	mov	r0, r7
  406adc:	4641      	mov	r1, r8
  406ade:	f7fc ff13 	bl	403908 <__aeabi_dcmplt>
  406ae2:	2800      	cmp	r0, #0
  406ae4:	f040 8286 	bne.w	406ff4 <_dtoa_r+0xd0c>
  406ae8:	4650      	mov	r0, sl
  406aea:	f7fc fc35 	bl	403358 <__aeabi_i2d>
  406aee:	463a      	mov	r2, r7
  406af0:	4643      	mov	r3, r8
  406af2:	f7fc fc97 	bl	403424 <__aeabi_dmul>
  406af6:	4b99      	ldr	r3, [pc, #612]	; (406d5c <_dtoa_r+0xa74>)
  406af8:	2200      	movs	r2, #0
  406afa:	f7fc fae1 	bl	4030c0 <__adddf3>
  406afe:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  406b00:	4605      	mov	r5, r0
  406b02:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  406b06:	2b00      	cmp	r3, #0
  406b08:	f000 813e 	beq.w	406d88 <_dtoa_r+0xaa0>
  406b0c:	9b02      	ldr	r3, [sp, #8]
  406b0e:	9315      	str	r3, [sp, #84]	; 0x54
  406b10:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  406b12:	9312      	str	r3, [sp, #72]	; 0x48
  406b14:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  406b16:	2b00      	cmp	r3, #0
  406b18:	f000 81fa 	beq.w	406f10 <_dtoa_r+0xc28>
  406b1c:	9a12      	ldr	r2, [sp, #72]	; 0x48
  406b1e:	4b8c      	ldr	r3, [pc, #560]	; (406d50 <_dtoa_r+0xa68>)
  406b20:	498f      	ldr	r1, [pc, #572]	; (406d60 <_dtoa_r+0xa78>)
  406b22:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  406b26:	e953 2302 	ldrd	r2, r3, [r3, #-8]
  406b2a:	2000      	movs	r0, #0
  406b2c:	f7fc fda4 	bl	403678 <__aeabi_ddiv>
  406b30:	462a      	mov	r2, r5
  406b32:	4633      	mov	r3, r6
  406b34:	f7fc fac2 	bl	4030bc <__aeabi_dsub>
  406b38:	4682      	mov	sl, r0
  406b3a:	468b      	mov	fp, r1
  406b3c:	4638      	mov	r0, r7
  406b3e:	4641      	mov	r1, r8
  406b40:	f002 fbf6 	bl	409330 <__aeabi_d2iz>
  406b44:	4605      	mov	r5, r0
  406b46:	f7fc fc07 	bl	403358 <__aeabi_i2d>
  406b4a:	4602      	mov	r2, r0
  406b4c:	460b      	mov	r3, r1
  406b4e:	4638      	mov	r0, r7
  406b50:	4641      	mov	r1, r8
  406b52:	f7fc fab3 	bl	4030bc <__aeabi_dsub>
  406b56:	3530      	adds	r5, #48	; 0x30
  406b58:	fa5f f885 	uxtb.w	r8, r5
  406b5c:	9d04      	ldr	r5, [sp, #16]
  406b5e:	4606      	mov	r6, r0
  406b60:	460f      	mov	r7, r1
  406b62:	f885 8000 	strb.w	r8, [r5]
  406b66:	4602      	mov	r2, r0
  406b68:	460b      	mov	r3, r1
  406b6a:	4650      	mov	r0, sl
  406b6c:	4659      	mov	r1, fp
  406b6e:	3501      	adds	r5, #1
  406b70:	f7fc fee8 	bl	403944 <__aeabi_dcmpgt>
  406b74:	2800      	cmp	r0, #0
  406b76:	d154      	bne.n	406c22 <_dtoa_r+0x93a>
  406b78:	4632      	mov	r2, r6
  406b7a:	463b      	mov	r3, r7
  406b7c:	2000      	movs	r0, #0
  406b7e:	4976      	ldr	r1, [pc, #472]	; (406d58 <_dtoa_r+0xa70>)
  406b80:	f7fc fa9c 	bl	4030bc <__aeabi_dsub>
  406b84:	4602      	mov	r2, r0
  406b86:	460b      	mov	r3, r1
  406b88:	4650      	mov	r0, sl
  406b8a:	4659      	mov	r1, fp
  406b8c:	f7fc feda 	bl	403944 <__aeabi_dcmpgt>
  406b90:	2800      	cmp	r0, #0
  406b92:	f040 8270 	bne.w	407076 <_dtoa_r+0xd8e>
  406b96:	9a12      	ldr	r2, [sp, #72]	; 0x48
  406b98:	2a01      	cmp	r2, #1
  406b9a:	f000 8111 	beq.w	406dc0 <_dtoa_r+0xad8>
  406b9e:	9b12      	ldr	r3, [sp, #72]	; 0x48
  406ba0:	9a04      	ldr	r2, [sp, #16]
  406ba2:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
  406ba6:	4413      	add	r3, r2
  406ba8:	4699      	mov	r9, r3
  406baa:	e00d      	b.n	406bc8 <_dtoa_r+0x8e0>
  406bac:	2000      	movs	r0, #0
  406bae:	496a      	ldr	r1, [pc, #424]	; (406d58 <_dtoa_r+0xa70>)
  406bb0:	f7fc fa84 	bl	4030bc <__aeabi_dsub>
  406bb4:	4652      	mov	r2, sl
  406bb6:	465b      	mov	r3, fp
  406bb8:	f7fc fea6 	bl	403908 <__aeabi_dcmplt>
  406bbc:	2800      	cmp	r0, #0
  406bbe:	f040 8258 	bne.w	407072 <_dtoa_r+0xd8a>
  406bc2:	454d      	cmp	r5, r9
  406bc4:	f000 80fa 	beq.w	406dbc <_dtoa_r+0xad4>
  406bc8:	4650      	mov	r0, sl
  406bca:	4659      	mov	r1, fp
  406bcc:	2200      	movs	r2, #0
  406bce:	4b65      	ldr	r3, [pc, #404]	; (406d64 <_dtoa_r+0xa7c>)
  406bd0:	f7fc fc28 	bl	403424 <__aeabi_dmul>
  406bd4:	2200      	movs	r2, #0
  406bd6:	4b63      	ldr	r3, [pc, #396]	; (406d64 <_dtoa_r+0xa7c>)
  406bd8:	4682      	mov	sl, r0
  406bda:	468b      	mov	fp, r1
  406bdc:	4630      	mov	r0, r6
  406bde:	4639      	mov	r1, r7
  406be0:	f7fc fc20 	bl	403424 <__aeabi_dmul>
  406be4:	460f      	mov	r7, r1
  406be6:	4606      	mov	r6, r0
  406be8:	f002 fba2 	bl	409330 <__aeabi_d2iz>
  406bec:	4680      	mov	r8, r0
  406bee:	f7fc fbb3 	bl	403358 <__aeabi_i2d>
  406bf2:	4602      	mov	r2, r0
  406bf4:	460b      	mov	r3, r1
  406bf6:	4630      	mov	r0, r6
  406bf8:	4639      	mov	r1, r7
  406bfa:	f7fc fa5f 	bl	4030bc <__aeabi_dsub>
  406bfe:	f108 0830 	add.w	r8, r8, #48	; 0x30
  406c02:	fa5f f888 	uxtb.w	r8, r8
  406c06:	4652      	mov	r2, sl
  406c08:	465b      	mov	r3, fp
  406c0a:	f805 8b01 	strb.w	r8, [r5], #1
  406c0e:	4606      	mov	r6, r0
  406c10:	460f      	mov	r7, r1
  406c12:	f7fc fe79 	bl	403908 <__aeabi_dcmplt>
  406c16:	4632      	mov	r2, r6
  406c18:	463b      	mov	r3, r7
  406c1a:	2800      	cmp	r0, #0
  406c1c:	d0c6      	beq.n	406bac <_dtoa_r+0x8c4>
  406c1e:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  406c22:	9b15      	ldr	r3, [sp, #84]	; 0x54
  406c24:	9302      	str	r3, [sp, #8]
  406c26:	e523      	b.n	406670 <_dtoa_r+0x388>
  406c28:	2300      	movs	r3, #0
  406c2a:	930b      	str	r3, [sp, #44]	; 0x2c
  406c2c:	9b25      	ldr	r3, [sp, #148]	; 0x94
  406c2e:	2b00      	cmp	r3, #0
  406c30:	f340 80dc 	ble.w	406dec <_dtoa_r+0xb04>
  406c34:	461f      	mov	r7, r3
  406c36:	461e      	mov	r6, r3
  406c38:	930f      	str	r3, [sp, #60]	; 0x3c
  406c3a:	930a      	str	r3, [sp, #40]	; 0x28
  406c3c:	e6f6      	b.n	406a2c <_dtoa_r+0x744>
  406c3e:	2301      	movs	r3, #1
  406c40:	930b      	str	r3, [sp, #44]	; 0x2c
  406c42:	e7f3      	b.n	406c2c <_dtoa_r+0x944>
  406c44:	f1ba 0f00 	cmp.w	sl, #0
  406c48:	f47f ada8 	bne.w	40679c <_dtoa_r+0x4b4>
  406c4c:	f3cb 0313 	ubfx	r3, fp, #0, #20
  406c50:	2b00      	cmp	r3, #0
  406c52:	f47f adba 	bne.w	4067ca <_dtoa_r+0x4e2>
  406c56:	f02b 4700 	bic.w	r7, fp, #2147483648	; 0x80000000
  406c5a:	0d3f      	lsrs	r7, r7, #20
  406c5c:	053f      	lsls	r7, r7, #20
  406c5e:	2f00      	cmp	r7, #0
  406c60:	f000 820d 	beq.w	40707e <_dtoa_r+0xd96>
  406c64:	9b08      	ldr	r3, [sp, #32]
  406c66:	3301      	adds	r3, #1
  406c68:	9308      	str	r3, [sp, #32]
  406c6a:	9b06      	ldr	r3, [sp, #24]
  406c6c:	3301      	adds	r3, #1
  406c6e:	9306      	str	r3, [sp, #24]
  406c70:	2301      	movs	r3, #1
  406c72:	930c      	str	r3, [sp, #48]	; 0x30
  406c74:	e5ab      	b.n	4067ce <_dtoa_r+0x4e6>
  406c76:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  406c78:	2b00      	cmp	r3, #0
  406c7a:	f73f ac42 	bgt.w	406502 <_dtoa_r+0x21a>
  406c7e:	f040 8221 	bne.w	4070c4 <_dtoa_r+0xddc>
  406c82:	2200      	movs	r2, #0
  406c84:	4b38      	ldr	r3, [pc, #224]	; (406d68 <_dtoa_r+0xa80>)
  406c86:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  406c8a:	f7fc fbcb 	bl	403424 <__aeabi_dmul>
  406c8e:	4652      	mov	r2, sl
  406c90:	465b      	mov	r3, fp
  406c92:	f7fc fe4d 	bl	403930 <__aeabi_dcmpge>
  406c96:	f8dd 8028 	ldr.w	r8, [sp, #40]	; 0x28
  406c9a:	4646      	mov	r6, r8
  406c9c:	2800      	cmp	r0, #0
  406c9e:	d041      	beq.n	406d24 <_dtoa_r+0xa3c>
  406ca0:	9b25      	ldr	r3, [sp, #148]	; 0x94
  406ca2:	9d04      	ldr	r5, [sp, #16]
  406ca4:	43db      	mvns	r3, r3
  406ca6:	9302      	str	r3, [sp, #8]
  406ca8:	4641      	mov	r1, r8
  406caa:	4620      	mov	r0, r4
  406cac:	f001 fbb0 	bl	408410 <_Bfree>
  406cb0:	2e00      	cmp	r6, #0
  406cb2:	f43f acdd 	beq.w	406670 <_dtoa_r+0x388>
  406cb6:	e6a7      	b.n	406a08 <_dtoa_r+0x720>
  406cb8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  406cba:	4649      	mov	r1, r9
  406cbc:	4620      	mov	r0, r4
  406cbe:	f001 fcdd 	bl	40867c <__pow5mult>
  406cc2:	4681      	mov	r9, r0
  406cc4:	e558      	b.n	406778 <_dtoa_r+0x490>
  406cc6:	9a14      	ldr	r2, [sp, #80]	; 0x50
  406cc8:	2a00      	cmp	r2, #0
  406cca:	f000 8187 	beq.w	406fdc <_dtoa_r+0xcf4>
  406cce:	f203 4333 	addw	r3, r3, #1075	; 0x433
  406cd2:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  406cd4:	9d08      	ldr	r5, [sp, #32]
  406cd6:	e4f2      	b.n	4066be <_dtoa_r+0x3d6>
  406cd8:	f1ba 0f00 	cmp.w	sl, #0
  406cdc:	f47f ad75 	bne.w	4067ca <_dtoa_r+0x4e2>
  406ce0:	e7b4      	b.n	406c4c <_dtoa_r+0x964>
  406ce2:	f001 fb9f 	bl	408424 <__multadd>
  406ce6:	4647      	mov	r7, r8
  406ce8:	4606      	mov	r6, r0
  406cea:	4683      	mov	fp, r0
  406cec:	e5be      	b.n	40686c <_dtoa_r+0x584>
  406cee:	4601      	mov	r1, r0
  406cf0:	4620      	mov	r0, r4
  406cf2:	9306      	str	r3, [sp, #24]
  406cf4:	f001 fb8c 	bl	408410 <_Bfree>
  406cf8:	2201      	movs	r2, #1
  406cfa:	9b06      	ldr	r3, [sp, #24]
  406cfc:	e5e0      	b.n	4068c0 <_dtoa_r+0x5d8>
  406cfe:	9b24      	ldr	r3, [sp, #144]	; 0x90
  406d00:	2b02      	cmp	r3, #2
  406d02:	f77f ad96 	ble.w	406832 <_dtoa_r+0x54a>
  406d06:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  406d08:	2b00      	cmp	r3, #0
  406d0a:	d1c9      	bne.n	406ca0 <_dtoa_r+0x9b8>
  406d0c:	4641      	mov	r1, r8
  406d0e:	2205      	movs	r2, #5
  406d10:	4620      	mov	r0, r4
  406d12:	f001 fb87 	bl	408424 <__multadd>
  406d16:	4601      	mov	r1, r0
  406d18:	4680      	mov	r8, r0
  406d1a:	4648      	mov	r0, r9
  406d1c:	f001 fd50 	bl	4087c0 <__mcmp>
  406d20:	2800      	cmp	r0, #0
  406d22:	ddbd      	ble.n	406ca0 <_dtoa_r+0x9b8>
  406d24:	9a02      	ldr	r2, [sp, #8]
  406d26:	9904      	ldr	r1, [sp, #16]
  406d28:	2331      	movs	r3, #49	; 0x31
  406d2a:	3201      	adds	r2, #1
  406d2c:	9202      	str	r2, [sp, #8]
  406d2e:	700b      	strb	r3, [r1, #0]
  406d30:	1c4d      	adds	r5, r1, #1
  406d32:	e7b9      	b.n	406ca8 <_dtoa_r+0x9c0>
  406d34:	9a02      	ldr	r2, [sp, #8]
  406d36:	3201      	adds	r2, #1
  406d38:	9202      	str	r2, [sp, #8]
  406d3a:	9a04      	ldr	r2, [sp, #16]
  406d3c:	2331      	movs	r3, #49	; 0x31
  406d3e:	7013      	strb	r3, [r2, #0]
  406d40:	e652      	b.n	4069e8 <_dtoa_r+0x700>
  406d42:	2301      	movs	r3, #1
  406d44:	930b      	str	r3, [sp, #44]	; 0x2c
  406d46:	e666      	b.n	406a16 <_dtoa_r+0x72e>
  406d48:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
  406d4c:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  406d4e:	e48f      	b.n	406670 <_dtoa_r+0x388>
  406d50:	00409508 	.word	0x00409508
  406d54:	004094e0 	.word	0x004094e0
  406d58:	3ff00000 	.word	0x3ff00000
  406d5c:	401c0000 	.word	0x401c0000
  406d60:	3fe00000 	.word	0x3fe00000
  406d64:	40240000 	.word	0x40240000
  406d68:	40140000 	.word	0x40140000
  406d6c:	4650      	mov	r0, sl
  406d6e:	f7fc faf3 	bl	403358 <__aeabi_i2d>
  406d72:	463a      	mov	r2, r7
  406d74:	4643      	mov	r3, r8
  406d76:	f7fc fb55 	bl	403424 <__aeabi_dmul>
  406d7a:	2200      	movs	r2, #0
  406d7c:	4bc1      	ldr	r3, [pc, #772]	; (407084 <_dtoa_r+0xd9c>)
  406d7e:	f7fc f99f 	bl	4030c0 <__adddf3>
  406d82:	4605      	mov	r5, r0
  406d84:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  406d88:	4641      	mov	r1, r8
  406d8a:	2200      	movs	r2, #0
  406d8c:	4bbe      	ldr	r3, [pc, #760]	; (407088 <_dtoa_r+0xda0>)
  406d8e:	4638      	mov	r0, r7
  406d90:	f7fc f994 	bl	4030bc <__aeabi_dsub>
  406d94:	462a      	mov	r2, r5
  406d96:	4633      	mov	r3, r6
  406d98:	4682      	mov	sl, r0
  406d9a:	468b      	mov	fp, r1
  406d9c:	f7fc fdd2 	bl	403944 <__aeabi_dcmpgt>
  406da0:	4680      	mov	r8, r0
  406da2:	2800      	cmp	r0, #0
  406da4:	f040 8110 	bne.w	406fc8 <_dtoa_r+0xce0>
  406da8:	462a      	mov	r2, r5
  406daa:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
  406dae:	4650      	mov	r0, sl
  406db0:	4659      	mov	r1, fp
  406db2:	f7fc fda9 	bl	403908 <__aeabi_dcmplt>
  406db6:	b118      	cbz	r0, 406dc0 <_dtoa_r+0xad8>
  406db8:	4646      	mov	r6, r8
  406dba:	e771      	b.n	406ca0 <_dtoa_r+0x9b8>
  406dbc:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  406dc0:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	; 0x40
  406dc4:	f7ff bb8a 	b.w	4064dc <_dtoa_r+0x1f4>
  406dc8:	9804      	ldr	r0, [sp, #16]
  406dca:	f7ff babb 	b.w	406344 <_dtoa_r+0x5c>
  406dce:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  406dd0:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  406dd2:	970c      	str	r7, [sp, #48]	; 0x30
  406dd4:	1afb      	subs	r3, r7, r3
  406dd6:	441a      	add	r2, r3
  406dd8:	920d      	str	r2, [sp, #52]	; 0x34
  406dda:	2700      	movs	r7, #0
  406ddc:	e469      	b.n	4066b2 <_dtoa_r+0x3ca>
  406dde:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
  406de2:	f04f 0a02 	mov.w	sl, #2
  406de6:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
  406dea:	e657      	b.n	406a9c <_dtoa_r+0x7b4>
  406dec:	2100      	movs	r1, #0
  406dee:	2301      	movs	r3, #1
  406df0:	6461      	str	r1, [r4, #68]	; 0x44
  406df2:	4620      	mov	r0, r4
  406df4:	9325      	str	r3, [sp, #148]	; 0x94
  406df6:	f001 fae5 	bl	4083c4 <_Balloc>
  406dfa:	9b25      	ldr	r3, [sp, #148]	; 0x94
  406dfc:	9004      	str	r0, [sp, #16]
  406dfe:	6420      	str	r0, [r4, #64]	; 0x40
  406e00:	930a      	str	r3, [sp, #40]	; 0x28
  406e02:	930f      	str	r3, [sp, #60]	; 0x3c
  406e04:	e629      	b.n	406a5a <_dtoa_r+0x772>
  406e06:	2a00      	cmp	r2, #0
  406e08:	46d0      	mov	r8, sl
  406e0a:	f8cd b018 	str.w	fp, [sp, #24]
  406e0e:	469a      	mov	sl, r3
  406e10:	dd11      	ble.n	406e36 <_dtoa_r+0xb4e>
  406e12:	4649      	mov	r1, r9
  406e14:	2201      	movs	r2, #1
  406e16:	4620      	mov	r0, r4
  406e18:	f001 fc80 	bl	40871c <__lshift>
  406e1c:	4641      	mov	r1, r8
  406e1e:	4681      	mov	r9, r0
  406e20:	f001 fcce 	bl	4087c0 <__mcmp>
  406e24:	2800      	cmp	r0, #0
  406e26:	f340 8146 	ble.w	4070b6 <_dtoa_r+0xdce>
  406e2a:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
  406e2e:	f000 8106 	beq.w	40703e <_dtoa_r+0xd56>
  406e32:	f105 0a31 	add.w	sl, r5, #49	; 0x31
  406e36:	46b3      	mov	fp, r6
  406e38:	f887 a000 	strb.w	sl, [r7]
  406e3c:	1c7d      	adds	r5, r7, #1
  406e3e:	9e06      	ldr	r6, [sp, #24]
  406e40:	e5d2      	b.n	4069e8 <_dtoa_r+0x700>
  406e42:	d104      	bne.n	406e4e <_dtoa_r+0xb66>
  406e44:	f01a 0f01 	tst.w	sl, #1
  406e48:	d001      	beq.n	406e4e <_dtoa_r+0xb66>
  406e4a:	e5bd      	b.n	4069c8 <_dtoa_r+0x6e0>
  406e4c:	4615      	mov	r5, r2
  406e4e:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  406e52:	2b30      	cmp	r3, #48	; 0x30
  406e54:	f105 32ff 	add.w	r2, r5, #4294967295
  406e58:	d0f8      	beq.n	406e4c <_dtoa_r+0xb64>
  406e5a:	e5c5      	b.n	4069e8 <_dtoa_r+0x700>
  406e5c:	9904      	ldr	r1, [sp, #16]
  406e5e:	2230      	movs	r2, #48	; 0x30
  406e60:	700a      	strb	r2, [r1, #0]
  406e62:	9a02      	ldr	r2, [sp, #8]
  406e64:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  406e68:	3201      	adds	r2, #1
  406e6a:	9202      	str	r2, [sp, #8]
  406e6c:	f7ff bbfc 	b.w	406668 <_dtoa_r+0x380>
  406e70:	f000 80bb 	beq.w	406fea <_dtoa_r+0xd02>
  406e74:	9b02      	ldr	r3, [sp, #8]
  406e76:	425d      	negs	r5, r3
  406e78:	4b84      	ldr	r3, [pc, #528]	; (40708c <_dtoa_r+0xda4>)
  406e7a:	f005 020f 	and.w	r2, r5, #15
  406e7e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  406e82:	e9d3 2300 	ldrd	r2, r3, [r3]
  406e86:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
  406e8a:	f7fc facb 	bl	403424 <__aeabi_dmul>
  406e8e:	112d      	asrs	r5, r5, #4
  406e90:	4607      	mov	r7, r0
  406e92:	4688      	mov	r8, r1
  406e94:	f000 812c 	beq.w	4070f0 <_dtoa_r+0xe08>
  406e98:	4e7d      	ldr	r6, [pc, #500]	; (407090 <_dtoa_r+0xda8>)
  406e9a:	f04f 0a02 	mov.w	sl, #2
  406e9e:	07eb      	lsls	r3, r5, #31
  406ea0:	d509      	bpl.n	406eb6 <_dtoa_r+0xbce>
  406ea2:	4638      	mov	r0, r7
  406ea4:	4641      	mov	r1, r8
  406ea6:	e9d6 2300 	ldrd	r2, r3, [r6]
  406eaa:	f7fc fabb 	bl	403424 <__aeabi_dmul>
  406eae:	f10a 0a01 	add.w	sl, sl, #1
  406eb2:	4607      	mov	r7, r0
  406eb4:	4688      	mov	r8, r1
  406eb6:	106d      	asrs	r5, r5, #1
  406eb8:	f106 0608 	add.w	r6, r6, #8
  406ebc:	d1ef      	bne.n	406e9e <_dtoa_r+0xbb6>
  406ebe:	e608      	b.n	406ad2 <_dtoa_r+0x7ea>
  406ec0:	6871      	ldr	r1, [r6, #4]
  406ec2:	4620      	mov	r0, r4
  406ec4:	f001 fa7e 	bl	4083c4 <_Balloc>
  406ec8:	6933      	ldr	r3, [r6, #16]
  406eca:	3302      	adds	r3, #2
  406ecc:	009a      	lsls	r2, r3, #2
  406ece:	4605      	mov	r5, r0
  406ed0:	f106 010c 	add.w	r1, r6, #12
  406ed4:	300c      	adds	r0, #12
  406ed6:	f001 f973 	bl	4081c0 <memcpy>
  406eda:	4629      	mov	r1, r5
  406edc:	2201      	movs	r2, #1
  406ede:	4620      	mov	r0, r4
  406ee0:	f001 fc1c 	bl	40871c <__lshift>
  406ee4:	9006      	str	r0, [sp, #24]
  406ee6:	e4b5      	b.n	406854 <_dtoa_r+0x56c>
  406ee8:	2b39      	cmp	r3, #57	; 0x39
  406eea:	f8cd b018 	str.w	fp, [sp, #24]
  406eee:	46d0      	mov	r8, sl
  406ef0:	f000 80a5 	beq.w	40703e <_dtoa_r+0xd56>
  406ef4:	f103 0a01 	add.w	sl, r3, #1
  406ef8:	46b3      	mov	fp, r6
  406efa:	f887 a000 	strb.w	sl, [r7]
  406efe:	1c7d      	adds	r5, r7, #1
  406f00:	9e06      	ldr	r6, [sp, #24]
  406f02:	e571      	b.n	4069e8 <_dtoa_r+0x700>
  406f04:	465a      	mov	r2, fp
  406f06:	46d0      	mov	r8, sl
  406f08:	46b3      	mov	fp, r6
  406f0a:	469a      	mov	sl, r3
  406f0c:	4616      	mov	r6, r2
  406f0e:	e54f      	b.n	4069b0 <_dtoa_r+0x6c8>
  406f10:	9b12      	ldr	r3, [sp, #72]	; 0x48
  406f12:	495e      	ldr	r1, [pc, #376]	; (40708c <_dtoa_r+0xda4>)
  406f14:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
  406f18:	462a      	mov	r2, r5
  406f1a:	4633      	mov	r3, r6
  406f1c:	e951 0102 	ldrd	r0, r1, [r1, #-8]
  406f20:	f7fc fa80 	bl	403424 <__aeabi_dmul>
  406f24:	e9cd 0116 	strd	r0, r1, [sp, #88]	; 0x58
  406f28:	4638      	mov	r0, r7
  406f2a:	4641      	mov	r1, r8
  406f2c:	f002 fa00 	bl	409330 <__aeabi_d2iz>
  406f30:	4605      	mov	r5, r0
  406f32:	f7fc fa11 	bl	403358 <__aeabi_i2d>
  406f36:	460b      	mov	r3, r1
  406f38:	4602      	mov	r2, r0
  406f3a:	4641      	mov	r1, r8
  406f3c:	4638      	mov	r0, r7
  406f3e:	f7fc f8bd 	bl	4030bc <__aeabi_dsub>
  406f42:	9b12      	ldr	r3, [sp, #72]	; 0x48
  406f44:	460f      	mov	r7, r1
  406f46:	9904      	ldr	r1, [sp, #16]
  406f48:	3530      	adds	r5, #48	; 0x30
  406f4a:	2b01      	cmp	r3, #1
  406f4c:	700d      	strb	r5, [r1, #0]
  406f4e:	4606      	mov	r6, r0
  406f50:	f101 0501 	add.w	r5, r1, #1
  406f54:	d026      	beq.n	406fa4 <_dtoa_r+0xcbc>
  406f56:	9b12      	ldr	r3, [sp, #72]	; 0x48
  406f58:	9a04      	ldr	r2, [sp, #16]
  406f5a:	f8df b13c 	ldr.w	fp, [pc, #316]	; 407098 <_dtoa_r+0xdb0>
  406f5e:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
  406f62:	4413      	add	r3, r2
  406f64:	f04f 0a00 	mov.w	sl, #0
  406f68:	4699      	mov	r9, r3
  406f6a:	4652      	mov	r2, sl
  406f6c:	465b      	mov	r3, fp
  406f6e:	4630      	mov	r0, r6
  406f70:	4639      	mov	r1, r7
  406f72:	f7fc fa57 	bl	403424 <__aeabi_dmul>
  406f76:	460f      	mov	r7, r1
  406f78:	4606      	mov	r6, r0
  406f7a:	f002 f9d9 	bl	409330 <__aeabi_d2iz>
  406f7e:	4680      	mov	r8, r0
  406f80:	f7fc f9ea 	bl	403358 <__aeabi_i2d>
  406f84:	f108 0830 	add.w	r8, r8, #48	; 0x30
  406f88:	4602      	mov	r2, r0
  406f8a:	460b      	mov	r3, r1
  406f8c:	4630      	mov	r0, r6
  406f8e:	4639      	mov	r1, r7
  406f90:	f7fc f894 	bl	4030bc <__aeabi_dsub>
  406f94:	f805 8b01 	strb.w	r8, [r5], #1
  406f98:	454d      	cmp	r5, r9
  406f9a:	4606      	mov	r6, r0
  406f9c:	460f      	mov	r7, r1
  406f9e:	d1e4      	bne.n	406f6a <_dtoa_r+0xc82>
  406fa0:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  406fa4:	4b3b      	ldr	r3, [pc, #236]	; (407094 <_dtoa_r+0xdac>)
  406fa6:	2200      	movs	r2, #0
  406fa8:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
  406fac:	f7fc f888 	bl	4030c0 <__adddf3>
  406fb0:	4632      	mov	r2, r6
  406fb2:	463b      	mov	r3, r7
  406fb4:	f7fc fca8 	bl	403908 <__aeabi_dcmplt>
  406fb8:	2800      	cmp	r0, #0
  406fba:	d046      	beq.n	40704a <_dtoa_r+0xd62>
  406fbc:	9b15      	ldr	r3, [sp, #84]	; 0x54
  406fbe:	9302      	str	r3, [sp, #8]
  406fc0:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  406fc4:	f7ff bb43 	b.w	40664e <_dtoa_r+0x366>
  406fc8:	f04f 0800 	mov.w	r8, #0
  406fcc:	4646      	mov	r6, r8
  406fce:	e6a9      	b.n	406d24 <_dtoa_r+0xa3c>
  406fd0:	9b08      	ldr	r3, [sp, #32]
  406fd2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  406fd4:	1a9d      	subs	r5, r3, r2
  406fd6:	2300      	movs	r3, #0
  406fd8:	f7ff bb71 	b.w	4066be <_dtoa_r+0x3d6>
  406fdc:	9b18      	ldr	r3, [sp, #96]	; 0x60
  406fde:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  406fe0:	9d08      	ldr	r5, [sp, #32]
  406fe2:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
  406fe6:	f7ff bb6a 	b.w	4066be <_dtoa_r+0x3d6>
  406fea:	e9dd 7810 	ldrd	r7, r8, [sp, #64]	; 0x40
  406fee:	f04f 0a02 	mov.w	sl, #2
  406ff2:	e56e      	b.n	406ad2 <_dtoa_r+0x7ea>
  406ff4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  406ff6:	2b00      	cmp	r3, #0
  406ff8:	f43f aeb8 	beq.w	406d6c <_dtoa_r+0xa84>
  406ffc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  406ffe:	2b00      	cmp	r3, #0
  407000:	f77f aede 	ble.w	406dc0 <_dtoa_r+0xad8>
  407004:	2200      	movs	r2, #0
  407006:	4b24      	ldr	r3, [pc, #144]	; (407098 <_dtoa_r+0xdb0>)
  407008:	4638      	mov	r0, r7
  40700a:	4641      	mov	r1, r8
  40700c:	f7fc fa0a 	bl	403424 <__aeabi_dmul>
  407010:	4607      	mov	r7, r0
  407012:	4688      	mov	r8, r1
  407014:	f10a 0001 	add.w	r0, sl, #1
  407018:	f7fc f99e 	bl	403358 <__aeabi_i2d>
  40701c:	463a      	mov	r2, r7
  40701e:	4643      	mov	r3, r8
  407020:	f7fc fa00 	bl	403424 <__aeabi_dmul>
  407024:	2200      	movs	r2, #0
  407026:	4b17      	ldr	r3, [pc, #92]	; (407084 <_dtoa_r+0xd9c>)
  407028:	f7fc f84a 	bl	4030c0 <__adddf3>
  40702c:	9a02      	ldr	r2, [sp, #8]
  40702e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  407030:	9312      	str	r3, [sp, #72]	; 0x48
  407032:	3a01      	subs	r2, #1
  407034:	4605      	mov	r5, r0
  407036:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  40703a:	9215      	str	r2, [sp, #84]	; 0x54
  40703c:	e56a      	b.n	406b14 <_dtoa_r+0x82c>
  40703e:	2239      	movs	r2, #57	; 0x39
  407040:	46b3      	mov	fp, r6
  407042:	703a      	strb	r2, [r7, #0]
  407044:	9e06      	ldr	r6, [sp, #24]
  407046:	1c7d      	adds	r5, r7, #1
  407048:	e4c0      	b.n	4069cc <_dtoa_r+0x6e4>
  40704a:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
  40704e:	2000      	movs	r0, #0
  407050:	4910      	ldr	r1, [pc, #64]	; (407094 <_dtoa_r+0xdac>)
  407052:	f7fc f833 	bl	4030bc <__aeabi_dsub>
  407056:	4632      	mov	r2, r6
  407058:	463b      	mov	r3, r7
  40705a:	f7fc fc73 	bl	403944 <__aeabi_dcmpgt>
  40705e:	b908      	cbnz	r0, 407064 <_dtoa_r+0xd7c>
  407060:	e6ae      	b.n	406dc0 <_dtoa_r+0xad8>
  407062:	4615      	mov	r5, r2
  407064:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  407068:	2b30      	cmp	r3, #48	; 0x30
  40706a:	f105 32ff 	add.w	r2, r5, #4294967295
  40706e:	d0f8      	beq.n	407062 <_dtoa_r+0xd7a>
  407070:	e5d7      	b.n	406c22 <_dtoa_r+0x93a>
  407072:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  407076:	9b15      	ldr	r3, [sp, #84]	; 0x54
  407078:	9302      	str	r3, [sp, #8]
  40707a:	f7ff bae8 	b.w	40664e <_dtoa_r+0x366>
  40707e:	970c      	str	r7, [sp, #48]	; 0x30
  407080:	f7ff bba5 	b.w	4067ce <_dtoa_r+0x4e6>
  407084:	401c0000 	.word	0x401c0000
  407088:	40140000 	.word	0x40140000
  40708c:	00409508 	.word	0x00409508
  407090:	004094e0 	.word	0x004094e0
  407094:	3fe00000 	.word	0x3fe00000
  407098:	40240000 	.word	0x40240000
  40709c:	2b39      	cmp	r3, #57	; 0x39
  40709e:	f8cd b018 	str.w	fp, [sp, #24]
  4070a2:	46d0      	mov	r8, sl
  4070a4:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
  4070a8:	469a      	mov	sl, r3
  4070aa:	d0c8      	beq.n	40703e <_dtoa_r+0xd56>
  4070ac:	f1bb 0f00 	cmp.w	fp, #0
  4070b0:	f73f aebf 	bgt.w	406e32 <_dtoa_r+0xb4a>
  4070b4:	e6bf      	b.n	406e36 <_dtoa_r+0xb4e>
  4070b6:	f47f aebe 	bne.w	406e36 <_dtoa_r+0xb4e>
  4070ba:	f01a 0f01 	tst.w	sl, #1
  4070be:	f43f aeba 	beq.w	406e36 <_dtoa_r+0xb4e>
  4070c2:	e6b2      	b.n	406e2a <_dtoa_r+0xb42>
  4070c4:	f04f 0800 	mov.w	r8, #0
  4070c8:	4646      	mov	r6, r8
  4070ca:	e5e9      	b.n	406ca0 <_dtoa_r+0x9b8>
  4070cc:	4631      	mov	r1, r6
  4070ce:	2300      	movs	r3, #0
  4070d0:	220a      	movs	r2, #10
  4070d2:	4620      	mov	r0, r4
  4070d4:	f001 f9a6 	bl	408424 <__multadd>
  4070d8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  4070da:	2b00      	cmp	r3, #0
  4070dc:	4606      	mov	r6, r0
  4070de:	dd0a      	ble.n	4070f6 <_dtoa_r+0xe0e>
  4070e0:	930a      	str	r3, [sp, #40]	; 0x28
  4070e2:	f7ff bbaa 	b.w	40683a <_dtoa_r+0x552>
  4070e6:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4070e8:	2b02      	cmp	r3, #2
  4070ea:	dc23      	bgt.n	407134 <_dtoa_r+0xe4c>
  4070ec:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  4070ee:	e43b      	b.n	406968 <_dtoa_r+0x680>
  4070f0:	f04f 0a02 	mov.w	sl, #2
  4070f4:	e4ed      	b.n	406ad2 <_dtoa_r+0x7ea>
  4070f6:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4070f8:	2b02      	cmp	r3, #2
  4070fa:	dc1b      	bgt.n	407134 <_dtoa_r+0xe4c>
  4070fc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  4070fe:	e7ef      	b.n	4070e0 <_dtoa_r+0xdf8>
  407100:	2500      	movs	r5, #0
  407102:	6465      	str	r5, [r4, #68]	; 0x44
  407104:	4629      	mov	r1, r5
  407106:	4620      	mov	r0, r4
  407108:	f001 f95c 	bl	4083c4 <_Balloc>
  40710c:	f04f 33ff 	mov.w	r3, #4294967295
  407110:	930a      	str	r3, [sp, #40]	; 0x28
  407112:	930f      	str	r3, [sp, #60]	; 0x3c
  407114:	2301      	movs	r3, #1
  407116:	9004      	str	r0, [sp, #16]
  407118:	9525      	str	r5, [sp, #148]	; 0x94
  40711a:	6420      	str	r0, [r4, #64]	; 0x40
  40711c:	930b      	str	r3, [sp, #44]	; 0x2c
  40711e:	f7ff b9dd 	b.w	4064dc <_dtoa_r+0x1f4>
  407122:	2501      	movs	r5, #1
  407124:	f7ff b9a5 	b.w	406472 <_dtoa_r+0x18a>
  407128:	f43f ab69 	beq.w	4067fe <_dtoa_r+0x516>
  40712c:	f1c0 003c 	rsb	r0, r0, #60	; 0x3c
  407130:	f7ff bbf9 	b.w	406926 <_dtoa_r+0x63e>
  407134:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  407136:	930a      	str	r3, [sp, #40]	; 0x28
  407138:	e5e5      	b.n	406d06 <_dtoa_r+0xa1e>
  40713a:	bf00      	nop

0040713c <__sflush_r>:
  40713c:	f9b1 300c 	ldrsh.w	r3, [r1, #12]
  407140:	b29a      	uxth	r2, r3
  407142:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  407146:	460d      	mov	r5, r1
  407148:	0711      	lsls	r1, r2, #28
  40714a:	4680      	mov	r8, r0
  40714c:	d43a      	bmi.n	4071c4 <__sflush_r+0x88>
  40714e:	686a      	ldr	r2, [r5, #4]
  407150:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  407154:	2a00      	cmp	r2, #0
  407156:	81ab      	strh	r3, [r5, #12]
  407158:	dd6f      	ble.n	40723a <__sflush_r+0xfe>
  40715a:	6aac      	ldr	r4, [r5, #40]	; 0x28
  40715c:	2c00      	cmp	r4, #0
  40715e:	d049      	beq.n	4071f4 <__sflush_r+0xb8>
  407160:	2200      	movs	r2, #0
  407162:	b29b      	uxth	r3, r3
  407164:	f8d8 6000 	ldr.w	r6, [r8]
  407168:	f8c8 2000 	str.w	r2, [r8]
  40716c:	f413 5280 	ands.w	r2, r3, #4096	; 0x1000
  407170:	d067      	beq.n	407242 <__sflush_r+0x106>
  407172:	6d2a      	ldr	r2, [r5, #80]	; 0x50
  407174:	075f      	lsls	r7, r3, #29
  407176:	d505      	bpl.n	407184 <__sflush_r+0x48>
  407178:	6869      	ldr	r1, [r5, #4]
  40717a:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  40717c:	1a52      	subs	r2, r2, r1
  40717e:	b10b      	cbz	r3, 407184 <__sflush_r+0x48>
  407180:	6beb      	ldr	r3, [r5, #60]	; 0x3c
  407182:	1ad2      	subs	r2, r2, r3
  407184:	2300      	movs	r3, #0
  407186:	69e9      	ldr	r1, [r5, #28]
  407188:	4640      	mov	r0, r8
  40718a:	47a0      	blx	r4
  40718c:	1c44      	adds	r4, r0, #1
  40718e:	d03c      	beq.n	40720a <__sflush_r+0xce>
  407190:	f9b5 300c 	ldrsh.w	r3, [r5, #12]
  407194:	692a      	ldr	r2, [r5, #16]
  407196:	602a      	str	r2, [r5, #0]
  407198:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  40719c:	2200      	movs	r2, #0
  40719e:	81ab      	strh	r3, [r5, #12]
  4071a0:	04db      	lsls	r3, r3, #19
  4071a2:	606a      	str	r2, [r5, #4]
  4071a4:	d447      	bmi.n	407236 <__sflush_r+0xfa>
  4071a6:	6b29      	ldr	r1, [r5, #48]	; 0x30
  4071a8:	f8c8 6000 	str.w	r6, [r8]
  4071ac:	b311      	cbz	r1, 4071f4 <__sflush_r+0xb8>
  4071ae:	f105 0340 	add.w	r3, r5, #64	; 0x40
  4071b2:	4299      	cmp	r1, r3
  4071b4:	d002      	beq.n	4071bc <__sflush_r+0x80>
  4071b6:	4640      	mov	r0, r8
  4071b8:	f000 f9ca 	bl	407550 <_free_r>
  4071bc:	2000      	movs	r0, #0
  4071be:	6328      	str	r0, [r5, #48]	; 0x30
  4071c0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4071c4:	692e      	ldr	r6, [r5, #16]
  4071c6:	b1ae      	cbz	r6, 4071f4 <__sflush_r+0xb8>
  4071c8:	682c      	ldr	r4, [r5, #0]
  4071ca:	602e      	str	r6, [r5, #0]
  4071cc:	0791      	lsls	r1, r2, #30
  4071ce:	bf0c      	ite	eq
  4071d0:	696b      	ldreq	r3, [r5, #20]
  4071d2:	2300      	movne	r3, #0
  4071d4:	1ba4      	subs	r4, r4, r6
  4071d6:	60ab      	str	r3, [r5, #8]
  4071d8:	e00a      	b.n	4071f0 <__sflush_r+0xb4>
  4071da:	4623      	mov	r3, r4
  4071dc:	4632      	mov	r2, r6
  4071de:	6a6f      	ldr	r7, [r5, #36]	; 0x24
  4071e0:	69e9      	ldr	r1, [r5, #28]
  4071e2:	4640      	mov	r0, r8
  4071e4:	47b8      	blx	r7
  4071e6:	2800      	cmp	r0, #0
  4071e8:	eba4 0400 	sub.w	r4, r4, r0
  4071ec:	4406      	add	r6, r0
  4071ee:	dd04      	ble.n	4071fa <__sflush_r+0xbe>
  4071f0:	2c00      	cmp	r4, #0
  4071f2:	dcf2      	bgt.n	4071da <__sflush_r+0x9e>
  4071f4:	2000      	movs	r0, #0
  4071f6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4071fa:	89ab      	ldrh	r3, [r5, #12]
  4071fc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  407200:	81ab      	strh	r3, [r5, #12]
  407202:	f04f 30ff 	mov.w	r0, #4294967295
  407206:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40720a:	f8d8 4000 	ldr.w	r4, [r8]
  40720e:	2c1d      	cmp	r4, #29
  407210:	d8f3      	bhi.n	4071fa <__sflush_r+0xbe>
  407212:	4b19      	ldr	r3, [pc, #100]	; (407278 <__sflush_r+0x13c>)
  407214:	40e3      	lsrs	r3, r4
  407216:	43db      	mvns	r3, r3
  407218:	f013 0301 	ands.w	r3, r3, #1
  40721c:	d1ed      	bne.n	4071fa <__sflush_r+0xbe>
  40721e:	f9b5 200c 	ldrsh.w	r2, [r5, #12]
  407222:	606b      	str	r3, [r5, #4]
  407224:	f422 6300 	bic.w	r3, r2, #2048	; 0x800
  407228:	6929      	ldr	r1, [r5, #16]
  40722a:	81ab      	strh	r3, [r5, #12]
  40722c:	04da      	lsls	r2, r3, #19
  40722e:	6029      	str	r1, [r5, #0]
  407230:	d5b9      	bpl.n	4071a6 <__sflush_r+0x6a>
  407232:	2c00      	cmp	r4, #0
  407234:	d1b7      	bne.n	4071a6 <__sflush_r+0x6a>
  407236:	6528      	str	r0, [r5, #80]	; 0x50
  407238:	e7b5      	b.n	4071a6 <__sflush_r+0x6a>
  40723a:	6bea      	ldr	r2, [r5, #60]	; 0x3c
  40723c:	2a00      	cmp	r2, #0
  40723e:	dc8c      	bgt.n	40715a <__sflush_r+0x1e>
  407240:	e7d8      	b.n	4071f4 <__sflush_r+0xb8>
  407242:	2301      	movs	r3, #1
  407244:	69e9      	ldr	r1, [r5, #28]
  407246:	4640      	mov	r0, r8
  407248:	47a0      	blx	r4
  40724a:	1c43      	adds	r3, r0, #1
  40724c:	4602      	mov	r2, r0
  40724e:	d002      	beq.n	407256 <__sflush_r+0x11a>
  407250:	89ab      	ldrh	r3, [r5, #12]
  407252:	6aac      	ldr	r4, [r5, #40]	; 0x28
  407254:	e78e      	b.n	407174 <__sflush_r+0x38>
  407256:	f8d8 3000 	ldr.w	r3, [r8]
  40725a:	2b00      	cmp	r3, #0
  40725c:	d0f8      	beq.n	407250 <__sflush_r+0x114>
  40725e:	2b1d      	cmp	r3, #29
  407260:	d001      	beq.n	407266 <__sflush_r+0x12a>
  407262:	2b16      	cmp	r3, #22
  407264:	d102      	bne.n	40726c <__sflush_r+0x130>
  407266:	f8c8 6000 	str.w	r6, [r8]
  40726a:	e7c3      	b.n	4071f4 <__sflush_r+0xb8>
  40726c:	89ab      	ldrh	r3, [r5, #12]
  40726e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  407272:	81ab      	strh	r3, [r5, #12]
  407274:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  407278:	20400001 	.word	0x20400001

0040727c <_fflush_r>:
  40727c:	b510      	push	{r4, lr}
  40727e:	4604      	mov	r4, r0
  407280:	b082      	sub	sp, #8
  407282:	b108      	cbz	r0, 407288 <_fflush_r+0xc>
  407284:	6b83      	ldr	r3, [r0, #56]	; 0x38
  407286:	b153      	cbz	r3, 40729e <_fflush_r+0x22>
  407288:	f9b1 000c 	ldrsh.w	r0, [r1, #12]
  40728c:	b908      	cbnz	r0, 407292 <_fflush_r+0x16>
  40728e:	b002      	add	sp, #8
  407290:	bd10      	pop	{r4, pc}
  407292:	4620      	mov	r0, r4
  407294:	b002      	add	sp, #8
  407296:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  40729a:	f7ff bf4f 	b.w	40713c <__sflush_r>
  40729e:	9101      	str	r1, [sp, #4]
  4072a0:	f000 f880 	bl	4073a4 <__sinit>
  4072a4:	9901      	ldr	r1, [sp, #4]
  4072a6:	e7ef      	b.n	407288 <_fflush_r+0xc>

004072a8 <_cleanup_r>:
  4072a8:	4901      	ldr	r1, [pc, #4]	; (4072b0 <_cleanup_r+0x8>)
  4072aa:	f000 bbaf 	b.w	407a0c <_fwalk_reent>
  4072ae:	bf00      	nop
  4072b0:	0040920d 	.word	0x0040920d

004072b4 <__sinit.part.1>:
  4072b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4072b8:	4b35      	ldr	r3, [pc, #212]	; (407390 <__sinit.part.1+0xdc>)
  4072ba:	6845      	ldr	r5, [r0, #4]
  4072bc:	63c3      	str	r3, [r0, #60]	; 0x3c
  4072be:	2400      	movs	r4, #0
  4072c0:	4607      	mov	r7, r0
  4072c2:	f500 723b 	add.w	r2, r0, #748	; 0x2ec
  4072c6:	2304      	movs	r3, #4
  4072c8:	2103      	movs	r1, #3
  4072ca:	f8c0 12e4 	str.w	r1, [r0, #740]	; 0x2e4
  4072ce:	f8c0 22e8 	str.w	r2, [r0, #744]	; 0x2e8
  4072d2:	f8c0 42e0 	str.w	r4, [r0, #736]	; 0x2e0
  4072d6:	b083      	sub	sp, #12
  4072d8:	602c      	str	r4, [r5, #0]
  4072da:	606c      	str	r4, [r5, #4]
  4072dc:	60ac      	str	r4, [r5, #8]
  4072de:	666c      	str	r4, [r5, #100]	; 0x64
  4072e0:	81ec      	strh	r4, [r5, #14]
  4072e2:	612c      	str	r4, [r5, #16]
  4072e4:	616c      	str	r4, [r5, #20]
  4072e6:	61ac      	str	r4, [r5, #24]
  4072e8:	81ab      	strh	r3, [r5, #12]
  4072ea:	4621      	mov	r1, r4
  4072ec:	f105 005c 	add.w	r0, r5, #92	; 0x5c
  4072f0:	2208      	movs	r2, #8
  4072f2:	f7fc fd31 	bl	403d58 <memset>
  4072f6:	68be      	ldr	r6, [r7, #8]
  4072f8:	f8df b098 	ldr.w	fp, [pc, #152]	; 407394 <__sinit.part.1+0xe0>
  4072fc:	f8df a098 	ldr.w	sl, [pc, #152]	; 407398 <__sinit.part.1+0xe4>
  407300:	f8df 9098 	ldr.w	r9, [pc, #152]	; 40739c <__sinit.part.1+0xe8>
  407304:	f8df 8098 	ldr.w	r8, [pc, #152]	; 4073a0 <__sinit.part.1+0xec>
  407308:	f8c5 b020 	str.w	fp, [r5, #32]
  40730c:	2301      	movs	r3, #1
  40730e:	2209      	movs	r2, #9
  407310:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
  407314:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
  407318:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
  40731c:	61ed      	str	r5, [r5, #28]
  40731e:	4621      	mov	r1, r4
  407320:	81f3      	strh	r3, [r6, #14]
  407322:	81b2      	strh	r2, [r6, #12]
  407324:	f106 005c 	add.w	r0, r6, #92	; 0x5c
  407328:	6034      	str	r4, [r6, #0]
  40732a:	6074      	str	r4, [r6, #4]
  40732c:	60b4      	str	r4, [r6, #8]
  40732e:	6674      	str	r4, [r6, #100]	; 0x64
  407330:	6134      	str	r4, [r6, #16]
  407332:	6174      	str	r4, [r6, #20]
  407334:	61b4      	str	r4, [r6, #24]
  407336:	2208      	movs	r2, #8
  407338:	9301      	str	r3, [sp, #4]
  40733a:	f7fc fd0d 	bl	403d58 <memset>
  40733e:	68fd      	ldr	r5, [r7, #12]
  407340:	61f6      	str	r6, [r6, #28]
  407342:	2012      	movs	r0, #18
  407344:	2202      	movs	r2, #2
  407346:	f8c6 b020 	str.w	fp, [r6, #32]
  40734a:	f8c6 a024 	str.w	sl, [r6, #36]	; 0x24
  40734e:	f8c6 9028 	str.w	r9, [r6, #40]	; 0x28
  407352:	f8c6 802c 	str.w	r8, [r6, #44]	; 0x2c
  407356:	4621      	mov	r1, r4
  407358:	81a8      	strh	r0, [r5, #12]
  40735a:	81ea      	strh	r2, [r5, #14]
  40735c:	602c      	str	r4, [r5, #0]
  40735e:	606c      	str	r4, [r5, #4]
  407360:	60ac      	str	r4, [r5, #8]
  407362:	666c      	str	r4, [r5, #100]	; 0x64
  407364:	612c      	str	r4, [r5, #16]
  407366:	616c      	str	r4, [r5, #20]
  407368:	61ac      	str	r4, [r5, #24]
  40736a:	f105 005c 	add.w	r0, r5, #92	; 0x5c
  40736e:	2208      	movs	r2, #8
  407370:	f7fc fcf2 	bl	403d58 <memset>
  407374:	9b01      	ldr	r3, [sp, #4]
  407376:	61ed      	str	r5, [r5, #28]
  407378:	f8c5 b020 	str.w	fp, [r5, #32]
  40737c:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
  407380:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
  407384:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
  407388:	63bb      	str	r3, [r7, #56]	; 0x38
  40738a:	b003      	add	sp, #12
  40738c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  407390:	004072a9 	.word	0x004072a9
  407394:	00408d29 	.word	0x00408d29
  407398:	00408d4d 	.word	0x00408d4d
  40739c:	00408d89 	.word	0x00408d89
  4073a0:	00408da9 	.word	0x00408da9

004073a4 <__sinit>:
  4073a4:	6b83      	ldr	r3, [r0, #56]	; 0x38
  4073a6:	b103      	cbz	r3, 4073aa <__sinit+0x6>
  4073a8:	4770      	bx	lr
  4073aa:	f7ff bf83 	b.w	4072b4 <__sinit.part.1>
  4073ae:	bf00      	nop

004073b0 <__sfp_lock_acquire>:
  4073b0:	4770      	bx	lr
  4073b2:	bf00      	nop

004073b4 <__sfp_lock_release>:
  4073b4:	4770      	bx	lr
  4073b6:	bf00      	nop

004073b8 <__libc_fini_array>:
  4073b8:	b538      	push	{r3, r4, r5, lr}
  4073ba:	4c0a      	ldr	r4, [pc, #40]	; (4073e4 <__libc_fini_array+0x2c>)
  4073bc:	4d0a      	ldr	r5, [pc, #40]	; (4073e8 <__libc_fini_array+0x30>)
  4073be:	1b64      	subs	r4, r4, r5
  4073c0:	10a4      	asrs	r4, r4, #2
  4073c2:	d00a      	beq.n	4073da <__libc_fini_array+0x22>
  4073c4:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
  4073c8:	3b01      	subs	r3, #1
  4073ca:	eb05 0583 	add.w	r5, r5, r3, lsl #2
  4073ce:	3c01      	subs	r4, #1
  4073d0:	f855 3904 	ldr.w	r3, [r5], #-4
  4073d4:	4798      	blx	r3
  4073d6:	2c00      	cmp	r4, #0
  4073d8:	d1f9      	bne.n	4073ce <__libc_fini_array+0x16>
  4073da:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  4073de:	f002 b989 	b.w	4096f4 <_fini>
  4073e2:	bf00      	nop
  4073e4:	00409704 	.word	0x00409704
  4073e8:	00409700 	.word	0x00409700

004073ec <__fputwc>:
  4073ec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  4073f0:	b082      	sub	sp, #8
  4073f2:	4680      	mov	r8, r0
  4073f4:	4689      	mov	r9, r1
  4073f6:	4614      	mov	r4, r2
  4073f8:	f000 fb32 	bl	407a60 <__locale_mb_cur_max>
  4073fc:	2801      	cmp	r0, #1
  4073fe:	d036      	beq.n	40746e <__fputwc+0x82>
  407400:	464a      	mov	r2, r9
  407402:	f104 035c 	add.w	r3, r4, #92	; 0x5c
  407406:	a901      	add	r1, sp, #4
  407408:	4640      	mov	r0, r8
  40740a:	f001 fe1d 	bl	409048 <_wcrtomb_r>
  40740e:	1c42      	adds	r2, r0, #1
  407410:	4606      	mov	r6, r0
  407412:	d025      	beq.n	407460 <__fputwc+0x74>
  407414:	b3a8      	cbz	r0, 407482 <__fputwc+0x96>
  407416:	f89d e004 	ldrb.w	lr, [sp, #4]
  40741a:	2500      	movs	r5, #0
  40741c:	f10d 0a04 	add.w	sl, sp, #4
  407420:	e009      	b.n	407436 <__fputwc+0x4a>
  407422:	6823      	ldr	r3, [r4, #0]
  407424:	1c5a      	adds	r2, r3, #1
  407426:	6022      	str	r2, [r4, #0]
  407428:	f883 e000 	strb.w	lr, [r3]
  40742c:	3501      	adds	r5, #1
  40742e:	42b5      	cmp	r5, r6
  407430:	d227      	bcs.n	407482 <__fputwc+0x96>
  407432:	f815 e00a 	ldrb.w	lr, [r5, sl]
  407436:	68a3      	ldr	r3, [r4, #8]
  407438:	3b01      	subs	r3, #1
  40743a:	2b00      	cmp	r3, #0
  40743c:	60a3      	str	r3, [r4, #8]
  40743e:	daf0      	bge.n	407422 <__fputwc+0x36>
  407440:	69a7      	ldr	r7, [r4, #24]
  407442:	42bb      	cmp	r3, r7
  407444:	4671      	mov	r1, lr
  407446:	4622      	mov	r2, r4
  407448:	4640      	mov	r0, r8
  40744a:	db02      	blt.n	407452 <__fputwc+0x66>
  40744c:	f1be 0f0a 	cmp.w	lr, #10
  407450:	d1e7      	bne.n	407422 <__fputwc+0x36>
  407452:	f001 fda1 	bl	408f98 <__swbuf_r>
  407456:	1c43      	adds	r3, r0, #1
  407458:	d1e8      	bne.n	40742c <__fputwc+0x40>
  40745a:	b002      	add	sp, #8
  40745c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  407460:	89a3      	ldrh	r3, [r4, #12]
  407462:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  407466:	81a3      	strh	r3, [r4, #12]
  407468:	b002      	add	sp, #8
  40746a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40746e:	f109 33ff 	add.w	r3, r9, #4294967295
  407472:	2bfe      	cmp	r3, #254	; 0xfe
  407474:	d8c4      	bhi.n	407400 <__fputwc+0x14>
  407476:	fa5f fe89 	uxtb.w	lr, r9
  40747a:	4606      	mov	r6, r0
  40747c:	f88d e004 	strb.w	lr, [sp, #4]
  407480:	e7cb      	b.n	40741a <__fputwc+0x2e>
  407482:	4648      	mov	r0, r9
  407484:	b002      	add	sp, #8
  407486:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40748a:	bf00      	nop

0040748c <_fputwc_r>:
  40748c:	f9b2 300c 	ldrsh.w	r3, [r2, #12]
  407490:	f413 5f00 	tst.w	r3, #8192	; 0x2000
  407494:	d10a      	bne.n	4074ac <_fputwc_r+0x20>
  407496:	b410      	push	{r4}
  407498:	6e54      	ldr	r4, [r2, #100]	; 0x64
  40749a:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  40749e:	f444 5400 	orr.w	r4, r4, #8192	; 0x2000
  4074a2:	6654      	str	r4, [r2, #100]	; 0x64
  4074a4:	8193      	strh	r3, [r2, #12]
  4074a6:	bc10      	pop	{r4}
  4074a8:	f7ff bfa0 	b.w	4073ec <__fputwc>
  4074ac:	f7ff bf9e 	b.w	4073ec <__fputwc>

004074b0 <_malloc_trim_r>:
  4074b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4074b2:	4f24      	ldr	r7, [pc, #144]	; (407544 <_malloc_trim_r+0x94>)
  4074b4:	460c      	mov	r4, r1
  4074b6:	4606      	mov	r6, r0
  4074b8:	f000 ff80 	bl	4083bc <__malloc_lock>
  4074bc:	68bb      	ldr	r3, [r7, #8]
  4074be:	685d      	ldr	r5, [r3, #4]
  4074c0:	f5c4 617e 	rsb	r1, r4, #4064	; 0xfe0
  4074c4:	310f      	adds	r1, #15
  4074c6:	f025 0503 	bic.w	r5, r5, #3
  4074ca:	4429      	add	r1, r5
  4074cc:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
  4074d0:	f021 010f 	bic.w	r1, r1, #15
  4074d4:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
  4074d8:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
  4074dc:	db07      	blt.n	4074ee <_malloc_trim_r+0x3e>
  4074de:	2100      	movs	r1, #0
  4074e0:	4630      	mov	r0, r6
  4074e2:	f001 fc0f 	bl	408d04 <_sbrk_r>
  4074e6:	68bb      	ldr	r3, [r7, #8]
  4074e8:	442b      	add	r3, r5
  4074ea:	4298      	cmp	r0, r3
  4074ec:	d004      	beq.n	4074f8 <_malloc_trim_r+0x48>
  4074ee:	4630      	mov	r0, r6
  4074f0:	f000 ff66 	bl	4083c0 <__malloc_unlock>
  4074f4:	2000      	movs	r0, #0
  4074f6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4074f8:	4261      	negs	r1, r4
  4074fa:	4630      	mov	r0, r6
  4074fc:	f001 fc02 	bl	408d04 <_sbrk_r>
  407500:	3001      	adds	r0, #1
  407502:	d00d      	beq.n	407520 <_malloc_trim_r+0x70>
  407504:	4b10      	ldr	r3, [pc, #64]	; (407548 <_malloc_trim_r+0x98>)
  407506:	68ba      	ldr	r2, [r7, #8]
  407508:	6819      	ldr	r1, [r3, #0]
  40750a:	1b2d      	subs	r5, r5, r4
  40750c:	f045 0501 	orr.w	r5, r5, #1
  407510:	4630      	mov	r0, r6
  407512:	1b09      	subs	r1, r1, r4
  407514:	6055      	str	r5, [r2, #4]
  407516:	6019      	str	r1, [r3, #0]
  407518:	f000 ff52 	bl	4083c0 <__malloc_unlock>
  40751c:	2001      	movs	r0, #1
  40751e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  407520:	2100      	movs	r1, #0
  407522:	4630      	mov	r0, r6
  407524:	f001 fbee 	bl	408d04 <_sbrk_r>
  407528:	68ba      	ldr	r2, [r7, #8]
  40752a:	1a83      	subs	r3, r0, r2
  40752c:	2b0f      	cmp	r3, #15
  40752e:	ddde      	ble.n	4074ee <_malloc_trim_r+0x3e>
  407530:	4c06      	ldr	r4, [pc, #24]	; (40754c <_malloc_trim_r+0x9c>)
  407532:	4905      	ldr	r1, [pc, #20]	; (407548 <_malloc_trim_r+0x98>)
  407534:	6824      	ldr	r4, [r4, #0]
  407536:	f043 0301 	orr.w	r3, r3, #1
  40753a:	1b00      	subs	r0, r0, r4
  40753c:	6053      	str	r3, [r2, #4]
  40753e:	6008      	str	r0, [r1, #0]
  407540:	e7d5      	b.n	4074ee <_malloc_trim_r+0x3e>
  407542:	bf00      	nop
  407544:	204005ac 	.word	0x204005ac
  407548:	20400a54 	.word	0x20400a54
  40754c:	204009b4 	.word	0x204009b4

00407550 <_free_r>:
  407550:	2900      	cmp	r1, #0
  407552:	d044      	beq.n	4075de <_free_r+0x8e>
  407554:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  407558:	460d      	mov	r5, r1
  40755a:	4680      	mov	r8, r0
  40755c:	f000 ff2e 	bl	4083bc <__malloc_lock>
  407560:	f855 7c04 	ldr.w	r7, [r5, #-4]
  407564:	4969      	ldr	r1, [pc, #420]	; (40770c <_free_r+0x1bc>)
  407566:	f027 0301 	bic.w	r3, r7, #1
  40756a:	f1a5 0408 	sub.w	r4, r5, #8
  40756e:	18e2      	adds	r2, r4, r3
  407570:	688e      	ldr	r6, [r1, #8]
  407572:	6850      	ldr	r0, [r2, #4]
  407574:	42b2      	cmp	r2, r6
  407576:	f020 0003 	bic.w	r0, r0, #3
  40757a:	d05e      	beq.n	40763a <_free_r+0xea>
  40757c:	07fe      	lsls	r6, r7, #31
  40757e:	6050      	str	r0, [r2, #4]
  407580:	d40b      	bmi.n	40759a <_free_r+0x4a>
  407582:	f855 7c08 	ldr.w	r7, [r5, #-8]
  407586:	1be4      	subs	r4, r4, r7
  407588:	f101 0e08 	add.w	lr, r1, #8
  40758c:	68a5      	ldr	r5, [r4, #8]
  40758e:	4575      	cmp	r5, lr
  407590:	443b      	add	r3, r7
  407592:	d06d      	beq.n	407670 <_free_r+0x120>
  407594:	68e7      	ldr	r7, [r4, #12]
  407596:	60ef      	str	r7, [r5, #12]
  407598:	60bd      	str	r5, [r7, #8]
  40759a:	1815      	adds	r5, r2, r0
  40759c:	686d      	ldr	r5, [r5, #4]
  40759e:	07ed      	lsls	r5, r5, #31
  4075a0:	d53e      	bpl.n	407620 <_free_r+0xd0>
  4075a2:	f043 0201 	orr.w	r2, r3, #1
  4075a6:	6062      	str	r2, [r4, #4]
  4075a8:	50e3      	str	r3, [r4, r3]
  4075aa:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  4075ae:	d217      	bcs.n	4075e0 <_free_r+0x90>
  4075b0:	08db      	lsrs	r3, r3, #3
  4075b2:	1c58      	adds	r0, r3, #1
  4075b4:	109a      	asrs	r2, r3, #2
  4075b6:	684d      	ldr	r5, [r1, #4]
  4075b8:	f851 7030 	ldr.w	r7, [r1, r0, lsl #3]
  4075bc:	60a7      	str	r7, [r4, #8]
  4075be:	2301      	movs	r3, #1
  4075c0:	4093      	lsls	r3, r2
  4075c2:	eb01 02c0 	add.w	r2, r1, r0, lsl #3
  4075c6:	432b      	orrs	r3, r5
  4075c8:	3a08      	subs	r2, #8
  4075ca:	60e2      	str	r2, [r4, #12]
  4075cc:	604b      	str	r3, [r1, #4]
  4075ce:	f841 4030 	str.w	r4, [r1, r0, lsl #3]
  4075d2:	60fc      	str	r4, [r7, #12]
  4075d4:	4640      	mov	r0, r8
  4075d6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  4075da:	f000 bef1 	b.w	4083c0 <__malloc_unlock>
  4075de:	4770      	bx	lr
  4075e0:	0a5a      	lsrs	r2, r3, #9
  4075e2:	2a04      	cmp	r2, #4
  4075e4:	d852      	bhi.n	40768c <_free_r+0x13c>
  4075e6:	099a      	lsrs	r2, r3, #6
  4075e8:	f102 0739 	add.w	r7, r2, #57	; 0x39
  4075ec:	00ff      	lsls	r7, r7, #3
  4075ee:	f102 0538 	add.w	r5, r2, #56	; 0x38
  4075f2:	19c8      	adds	r0, r1, r7
  4075f4:	59ca      	ldr	r2, [r1, r7]
  4075f6:	3808      	subs	r0, #8
  4075f8:	4290      	cmp	r0, r2
  4075fa:	d04f      	beq.n	40769c <_free_r+0x14c>
  4075fc:	6851      	ldr	r1, [r2, #4]
  4075fe:	f021 0103 	bic.w	r1, r1, #3
  407602:	428b      	cmp	r3, r1
  407604:	d232      	bcs.n	40766c <_free_r+0x11c>
  407606:	6892      	ldr	r2, [r2, #8]
  407608:	4290      	cmp	r0, r2
  40760a:	d1f7      	bne.n	4075fc <_free_r+0xac>
  40760c:	68c3      	ldr	r3, [r0, #12]
  40760e:	60a0      	str	r0, [r4, #8]
  407610:	60e3      	str	r3, [r4, #12]
  407612:	609c      	str	r4, [r3, #8]
  407614:	60c4      	str	r4, [r0, #12]
  407616:	4640      	mov	r0, r8
  407618:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  40761c:	f000 bed0 	b.w	4083c0 <__malloc_unlock>
  407620:	6895      	ldr	r5, [r2, #8]
  407622:	4f3b      	ldr	r7, [pc, #236]	; (407710 <_free_r+0x1c0>)
  407624:	42bd      	cmp	r5, r7
  407626:	4403      	add	r3, r0
  407628:	d040      	beq.n	4076ac <_free_r+0x15c>
  40762a:	68d0      	ldr	r0, [r2, #12]
  40762c:	60e8      	str	r0, [r5, #12]
  40762e:	f043 0201 	orr.w	r2, r3, #1
  407632:	6085      	str	r5, [r0, #8]
  407634:	6062      	str	r2, [r4, #4]
  407636:	50e3      	str	r3, [r4, r3]
  407638:	e7b7      	b.n	4075aa <_free_r+0x5a>
  40763a:	07ff      	lsls	r7, r7, #31
  40763c:	4403      	add	r3, r0
  40763e:	d407      	bmi.n	407650 <_free_r+0x100>
  407640:	f855 2c08 	ldr.w	r2, [r5, #-8]
  407644:	1aa4      	subs	r4, r4, r2
  407646:	4413      	add	r3, r2
  407648:	68a0      	ldr	r0, [r4, #8]
  40764a:	68e2      	ldr	r2, [r4, #12]
  40764c:	60c2      	str	r2, [r0, #12]
  40764e:	6090      	str	r0, [r2, #8]
  407650:	4a30      	ldr	r2, [pc, #192]	; (407714 <_free_r+0x1c4>)
  407652:	6812      	ldr	r2, [r2, #0]
  407654:	f043 0001 	orr.w	r0, r3, #1
  407658:	4293      	cmp	r3, r2
  40765a:	6060      	str	r0, [r4, #4]
  40765c:	608c      	str	r4, [r1, #8]
  40765e:	d3b9      	bcc.n	4075d4 <_free_r+0x84>
  407660:	4b2d      	ldr	r3, [pc, #180]	; (407718 <_free_r+0x1c8>)
  407662:	4640      	mov	r0, r8
  407664:	6819      	ldr	r1, [r3, #0]
  407666:	f7ff ff23 	bl	4074b0 <_malloc_trim_r>
  40766a:	e7b3      	b.n	4075d4 <_free_r+0x84>
  40766c:	4610      	mov	r0, r2
  40766e:	e7cd      	b.n	40760c <_free_r+0xbc>
  407670:	1811      	adds	r1, r2, r0
  407672:	6849      	ldr	r1, [r1, #4]
  407674:	07c9      	lsls	r1, r1, #31
  407676:	d444      	bmi.n	407702 <_free_r+0x1b2>
  407678:	6891      	ldr	r1, [r2, #8]
  40767a:	68d2      	ldr	r2, [r2, #12]
  40767c:	60ca      	str	r2, [r1, #12]
  40767e:	4403      	add	r3, r0
  407680:	f043 0001 	orr.w	r0, r3, #1
  407684:	6091      	str	r1, [r2, #8]
  407686:	6060      	str	r0, [r4, #4]
  407688:	50e3      	str	r3, [r4, r3]
  40768a:	e7a3      	b.n	4075d4 <_free_r+0x84>
  40768c:	2a14      	cmp	r2, #20
  40768e:	d816      	bhi.n	4076be <_free_r+0x16e>
  407690:	f102 075c 	add.w	r7, r2, #92	; 0x5c
  407694:	00ff      	lsls	r7, r7, #3
  407696:	f102 055b 	add.w	r5, r2, #91	; 0x5b
  40769a:	e7aa      	b.n	4075f2 <_free_r+0xa2>
  40769c:	10aa      	asrs	r2, r5, #2
  40769e:	2301      	movs	r3, #1
  4076a0:	684d      	ldr	r5, [r1, #4]
  4076a2:	4093      	lsls	r3, r2
  4076a4:	432b      	orrs	r3, r5
  4076a6:	604b      	str	r3, [r1, #4]
  4076a8:	4603      	mov	r3, r0
  4076aa:	e7b0      	b.n	40760e <_free_r+0xbe>
  4076ac:	f043 0201 	orr.w	r2, r3, #1
  4076b0:	614c      	str	r4, [r1, #20]
  4076b2:	610c      	str	r4, [r1, #16]
  4076b4:	60e5      	str	r5, [r4, #12]
  4076b6:	60a5      	str	r5, [r4, #8]
  4076b8:	6062      	str	r2, [r4, #4]
  4076ba:	50e3      	str	r3, [r4, r3]
  4076bc:	e78a      	b.n	4075d4 <_free_r+0x84>
  4076be:	2a54      	cmp	r2, #84	; 0x54
  4076c0:	d806      	bhi.n	4076d0 <_free_r+0x180>
  4076c2:	0b1a      	lsrs	r2, r3, #12
  4076c4:	f102 076f 	add.w	r7, r2, #111	; 0x6f
  4076c8:	00ff      	lsls	r7, r7, #3
  4076ca:	f102 056e 	add.w	r5, r2, #110	; 0x6e
  4076ce:	e790      	b.n	4075f2 <_free_r+0xa2>
  4076d0:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  4076d4:	d806      	bhi.n	4076e4 <_free_r+0x194>
  4076d6:	0bda      	lsrs	r2, r3, #15
  4076d8:	f102 0778 	add.w	r7, r2, #120	; 0x78
  4076dc:	00ff      	lsls	r7, r7, #3
  4076de:	f102 0577 	add.w	r5, r2, #119	; 0x77
  4076e2:	e786      	b.n	4075f2 <_free_r+0xa2>
  4076e4:	f240 5054 	movw	r0, #1364	; 0x554
  4076e8:	4282      	cmp	r2, r0
  4076ea:	d806      	bhi.n	4076fa <_free_r+0x1aa>
  4076ec:	0c9a      	lsrs	r2, r3, #18
  4076ee:	f102 077d 	add.w	r7, r2, #125	; 0x7d
  4076f2:	00ff      	lsls	r7, r7, #3
  4076f4:	f102 057c 	add.w	r5, r2, #124	; 0x7c
  4076f8:	e77b      	b.n	4075f2 <_free_r+0xa2>
  4076fa:	f44f 777e 	mov.w	r7, #1016	; 0x3f8
  4076fe:	257e      	movs	r5, #126	; 0x7e
  407700:	e777      	b.n	4075f2 <_free_r+0xa2>
  407702:	f043 0101 	orr.w	r1, r3, #1
  407706:	6061      	str	r1, [r4, #4]
  407708:	6013      	str	r3, [r2, #0]
  40770a:	e763      	b.n	4075d4 <_free_r+0x84>
  40770c:	204005ac 	.word	0x204005ac
  407710:	204005b4 	.word	0x204005b4
  407714:	204009b8 	.word	0x204009b8
  407718:	20400a84 	.word	0x20400a84

0040771c <__sfvwrite_r>:
  40771c:	6893      	ldr	r3, [r2, #8]
  40771e:	2b00      	cmp	r3, #0
  407720:	d073      	beq.n	40780a <__sfvwrite_r+0xee>
  407722:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  407726:	898b      	ldrh	r3, [r1, #12]
  407728:	b083      	sub	sp, #12
  40772a:	460c      	mov	r4, r1
  40772c:	0719      	lsls	r1, r3, #28
  40772e:	9000      	str	r0, [sp, #0]
  407730:	4616      	mov	r6, r2
  407732:	d526      	bpl.n	407782 <__sfvwrite_r+0x66>
  407734:	6922      	ldr	r2, [r4, #16]
  407736:	b322      	cbz	r2, 407782 <__sfvwrite_r+0x66>
  407738:	f013 0002 	ands.w	r0, r3, #2
  40773c:	6835      	ldr	r5, [r6, #0]
  40773e:	d02c      	beq.n	40779a <__sfvwrite_r+0x7e>
  407740:	f04f 0900 	mov.w	r9, #0
  407744:	4fb0      	ldr	r7, [pc, #704]	; (407a08 <__sfvwrite_r+0x2ec>)
  407746:	46c8      	mov	r8, r9
  407748:	46b2      	mov	sl, r6
  40774a:	45b8      	cmp	r8, r7
  40774c:	4643      	mov	r3, r8
  40774e:	464a      	mov	r2, r9
  407750:	bf28      	it	cs
  407752:	463b      	movcs	r3, r7
  407754:	9800      	ldr	r0, [sp, #0]
  407756:	f1b8 0f00 	cmp.w	r8, #0
  40775a:	d050      	beq.n	4077fe <__sfvwrite_r+0xe2>
  40775c:	69e1      	ldr	r1, [r4, #28]
  40775e:	6a66      	ldr	r6, [r4, #36]	; 0x24
  407760:	47b0      	blx	r6
  407762:	2800      	cmp	r0, #0
  407764:	dd58      	ble.n	407818 <__sfvwrite_r+0xfc>
  407766:	f8da 3008 	ldr.w	r3, [sl, #8]
  40776a:	1a1b      	subs	r3, r3, r0
  40776c:	4481      	add	r9, r0
  40776e:	eba8 0800 	sub.w	r8, r8, r0
  407772:	f8ca 3008 	str.w	r3, [sl, #8]
  407776:	2b00      	cmp	r3, #0
  407778:	d1e7      	bne.n	40774a <__sfvwrite_r+0x2e>
  40777a:	2000      	movs	r0, #0
  40777c:	b003      	add	sp, #12
  40777e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  407782:	4621      	mov	r1, r4
  407784:	9800      	ldr	r0, [sp, #0]
  407786:	f7fe fca5 	bl	4060d4 <__swsetup_r>
  40778a:	2800      	cmp	r0, #0
  40778c:	f040 8133 	bne.w	4079f6 <__sfvwrite_r+0x2da>
  407790:	89a3      	ldrh	r3, [r4, #12]
  407792:	6835      	ldr	r5, [r6, #0]
  407794:	f013 0002 	ands.w	r0, r3, #2
  407798:	d1d2      	bne.n	407740 <__sfvwrite_r+0x24>
  40779a:	f013 0901 	ands.w	r9, r3, #1
  40779e:	d145      	bne.n	40782c <__sfvwrite_r+0x110>
  4077a0:	464f      	mov	r7, r9
  4077a2:	9601      	str	r6, [sp, #4]
  4077a4:	b337      	cbz	r7, 4077f4 <__sfvwrite_r+0xd8>
  4077a6:	059a      	lsls	r2, r3, #22
  4077a8:	f8d4 8008 	ldr.w	r8, [r4, #8]
  4077ac:	f140 8083 	bpl.w	4078b6 <__sfvwrite_r+0x19a>
  4077b0:	4547      	cmp	r7, r8
  4077b2:	46c3      	mov	fp, r8
  4077b4:	f0c0 80ab 	bcc.w	40790e <__sfvwrite_r+0x1f2>
  4077b8:	f413 6f90 	tst.w	r3, #1152	; 0x480
  4077bc:	f040 80ac 	bne.w	407918 <__sfvwrite_r+0x1fc>
  4077c0:	6820      	ldr	r0, [r4, #0]
  4077c2:	46ba      	mov	sl, r7
  4077c4:	465a      	mov	r2, fp
  4077c6:	4649      	mov	r1, r9
  4077c8:	f000 fd94 	bl	4082f4 <memmove>
  4077cc:	68a2      	ldr	r2, [r4, #8]
  4077ce:	6823      	ldr	r3, [r4, #0]
  4077d0:	eba2 0208 	sub.w	r2, r2, r8
  4077d4:	445b      	add	r3, fp
  4077d6:	60a2      	str	r2, [r4, #8]
  4077d8:	6023      	str	r3, [r4, #0]
  4077da:	9a01      	ldr	r2, [sp, #4]
  4077dc:	6893      	ldr	r3, [r2, #8]
  4077de:	eba3 030a 	sub.w	r3, r3, sl
  4077e2:	44d1      	add	r9, sl
  4077e4:	eba7 070a 	sub.w	r7, r7, sl
  4077e8:	6093      	str	r3, [r2, #8]
  4077ea:	2b00      	cmp	r3, #0
  4077ec:	d0c5      	beq.n	40777a <__sfvwrite_r+0x5e>
  4077ee:	89a3      	ldrh	r3, [r4, #12]
  4077f0:	2f00      	cmp	r7, #0
  4077f2:	d1d8      	bne.n	4077a6 <__sfvwrite_r+0x8a>
  4077f4:	f8d5 9000 	ldr.w	r9, [r5]
  4077f8:	686f      	ldr	r7, [r5, #4]
  4077fa:	3508      	adds	r5, #8
  4077fc:	e7d2      	b.n	4077a4 <__sfvwrite_r+0x88>
  4077fe:	f8d5 9000 	ldr.w	r9, [r5]
  407802:	f8d5 8004 	ldr.w	r8, [r5, #4]
  407806:	3508      	adds	r5, #8
  407808:	e79f      	b.n	40774a <__sfvwrite_r+0x2e>
  40780a:	2000      	movs	r0, #0
  40780c:	4770      	bx	lr
  40780e:	4621      	mov	r1, r4
  407810:	9800      	ldr	r0, [sp, #0]
  407812:	f7ff fd33 	bl	40727c <_fflush_r>
  407816:	b370      	cbz	r0, 407876 <__sfvwrite_r+0x15a>
  407818:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40781c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  407820:	f04f 30ff 	mov.w	r0, #4294967295
  407824:	81a3      	strh	r3, [r4, #12]
  407826:	b003      	add	sp, #12
  407828:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40782c:	4681      	mov	r9, r0
  40782e:	4633      	mov	r3, r6
  407830:	464e      	mov	r6, r9
  407832:	46a8      	mov	r8, r5
  407834:	469a      	mov	sl, r3
  407836:	464d      	mov	r5, r9
  407838:	b34e      	cbz	r6, 40788e <__sfvwrite_r+0x172>
  40783a:	b380      	cbz	r0, 40789e <__sfvwrite_r+0x182>
  40783c:	6820      	ldr	r0, [r4, #0]
  40783e:	6923      	ldr	r3, [r4, #16]
  407840:	6962      	ldr	r2, [r4, #20]
  407842:	45b1      	cmp	r9, r6
  407844:	46cb      	mov	fp, r9
  407846:	bf28      	it	cs
  407848:	46b3      	movcs	fp, r6
  40784a:	4298      	cmp	r0, r3
  40784c:	465f      	mov	r7, fp
  40784e:	d904      	bls.n	40785a <__sfvwrite_r+0x13e>
  407850:	68a3      	ldr	r3, [r4, #8]
  407852:	4413      	add	r3, r2
  407854:	459b      	cmp	fp, r3
  407856:	f300 80a6 	bgt.w	4079a6 <__sfvwrite_r+0x28a>
  40785a:	4593      	cmp	fp, r2
  40785c:	db4b      	blt.n	4078f6 <__sfvwrite_r+0x1da>
  40785e:	4613      	mov	r3, r2
  407860:	6a67      	ldr	r7, [r4, #36]	; 0x24
  407862:	69e1      	ldr	r1, [r4, #28]
  407864:	9800      	ldr	r0, [sp, #0]
  407866:	462a      	mov	r2, r5
  407868:	47b8      	blx	r7
  40786a:	1e07      	subs	r7, r0, #0
  40786c:	ddd4      	ble.n	407818 <__sfvwrite_r+0xfc>
  40786e:	ebb9 0907 	subs.w	r9, r9, r7
  407872:	d0cc      	beq.n	40780e <__sfvwrite_r+0xf2>
  407874:	2001      	movs	r0, #1
  407876:	f8da 3008 	ldr.w	r3, [sl, #8]
  40787a:	1bdb      	subs	r3, r3, r7
  40787c:	443d      	add	r5, r7
  40787e:	1bf6      	subs	r6, r6, r7
  407880:	f8ca 3008 	str.w	r3, [sl, #8]
  407884:	2b00      	cmp	r3, #0
  407886:	f43f af78 	beq.w	40777a <__sfvwrite_r+0x5e>
  40788a:	2e00      	cmp	r6, #0
  40788c:	d1d5      	bne.n	40783a <__sfvwrite_r+0x11e>
  40788e:	f108 0308 	add.w	r3, r8, #8
  407892:	e913 0060 	ldmdb	r3, {r5, r6}
  407896:	4698      	mov	r8, r3
  407898:	3308      	adds	r3, #8
  40789a:	2e00      	cmp	r6, #0
  40789c:	d0f9      	beq.n	407892 <__sfvwrite_r+0x176>
  40789e:	4632      	mov	r2, r6
  4078a0:	210a      	movs	r1, #10
  4078a2:	4628      	mov	r0, r5
  4078a4:	f000 fc3c 	bl	408120 <memchr>
  4078a8:	2800      	cmp	r0, #0
  4078aa:	f000 80a1 	beq.w	4079f0 <__sfvwrite_r+0x2d4>
  4078ae:	3001      	adds	r0, #1
  4078b0:	eba0 0905 	sub.w	r9, r0, r5
  4078b4:	e7c2      	b.n	40783c <__sfvwrite_r+0x120>
  4078b6:	6820      	ldr	r0, [r4, #0]
  4078b8:	6923      	ldr	r3, [r4, #16]
  4078ba:	4298      	cmp	r0, r3
  4078bc:	d802      	bhi.n	4078c4 <__sfvwrite_r+0x1a8>
  4078be:	6963      	ldr	r3, [r4, #20]
  4078c0:	429f      	cmp	r7, r3
  4078c2:	d25d      	bcs.n	407980 <__sfvwrite_r+0x264>
  4078c4:	45b8      	cmp	r8, r7
  4078c6:	bf28      	it	cs
  4078c8:	46b8      	movcs	r8, r7
  4078ca:	4642      	mov	r2, r8
  4078cc:	4649      	mov	r1, r9
  4078ce:	f000 fd11 	bl	4082f4 <memmove>
  4078d2:	68a3      	ldr	r3, [r4, #8]
  4078d4:	6822      	ldr	r2, [r4, #0]
  4078d6:	eba3 0308 	sub.w	r3, r3, r8
  4078da:	4442      	add	r2, r8
  4078dc:	60a3      	str	r3, [r4, #8]
  4078de:	6022      	str	r2, [r4, #0]
  4078e0:	b10b      	cbz	r3, 4078e6 <__sfvwrite_r+0x1ca>
  4078e2:	46c2      	mov	sl, r8
  4078e4:	e779      	b.n	4077da <__sfvwrite_r+0xbe>
  4078e6:	4621      	mov	r1, r4
  4078e8:	9800      	ldr	r0, [sp, #0]
  4078ea:	f7ff fcc7 	bl	40727c <_fflush_r>
  4078ee:	2800      	cmp	r0, #0
  4078f0:	d192      	bne.n	407818 <__sfvwrite_r+0xfc>
  4078f2:	46c2      	mov	sl, r8
  4078f4:	e771      	b.n	4077da <__sfvwrite_r+0xbe>
  4078f6:	465a      	mov	r2, fp
  4078f8:	4629      	mov	r1, r5
  4078fa:	f000 fcfb 	bl	4082f4 <memmove>
  4078fe:	68a2      	ldr	r2, [r4, #8]
  407900:	6823      	ldr	r3, [r4, #0]
  407902:	eba2 020b 	sub.w	r2, r2, fp
  407906:	445b      	add	r3, fp
  407908:	60a2      	str	r2, [r4, #8]
  40790a:	6023      	str	r3, [r4, #0]
  40790c:	e7af      	b.n	40786e <__sfvwrite_r+0x152>
  40790e:	6820      	ldr	r0, [r4, #0]
  407910:	46b8      	mov	r8, r7
  407912:	46ba      	mov	sl, r7
  407914:	46bb      	mov	fp, r7
  407916:	e755      	b.n	4077c4 <__sfvwrite_r+0xa8>
  407918:	6962      	ldr	r2, [r4, #20]
  40791a:	6820      	ldr	r0, [r4, #0]
  40791c:	6921      	ldr	r1, [r4, #16]
  40791e:	eb02 0842 	add.w	r8, r2, r2, lsl #1
  407922:	eba0 0a01 	sub.w	sl, r0, r1
  407926:	eb08 78d8 	add.w	r8, r8, r8, lsr #31
  40792a:	f10a 0001 	add.w	r0, sl, #1
  40792e:	ea4f 0868 	mov.w	r8, r8, asr #1
  407932:	4438      	add	r0, r7
  407934:	4540      	cmp	r0, r8
  407936:	4642      	mov	r2, r8
  407938:	bf84      	itt	hi
  40793a:	4680      	movhi	r8, r0
  40793c:	4642      	movhi	r2, r8
  40793e:	055b      	lsls	r3, r3, #21
  407940:	d544      	bpl.n	4079cc <__sfvwrite_r+0x2b0>
  407942:	4611      	mov	r1, r2
  407944:	9800      	ldr	r0, [sp, #0]
  407946:	f000 f921 	bl	407b8c <_malloc_r>
  40794a:	4683      	mov	fp, r0
  40794c:	2800      	cmp	r0, #0
  40794e:	d055      	beq.n	4079fc <__sfvwrite_r+0x2e0>
  407950:	4652      	mov	r2, sl
  407952:	6921      	ldr	r1, [r4, #16]
  407954:	f000 fc34 	bl	4081c0 <memcpy>
  407958:	89a3      	ldrh	r3, [r4, #12]
  40795a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
  40795e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  407962:	81a3      	strh	r3, [r4, #12]
  407964:	eb0b 000a 	add.w	r0, fp, sl
  407968:	eba8 030a 	sub.w	r3, r8, sl
  40796c:	f8c4 b010 	str.w	fp, [r4, #16]
  407970:	f8c4 8014 	str.w	r8, [r4, #20]
  407974:	6020      	str	r0, [r4, #0]
  407976:	60a3      	str	r3, [r4, #8]
  407978:	46b8      	mov	r8, r7
  40797a:	46ba      	mov	sl, r7
  40797c:	46bb      	mov	fp, r7
  40797e:	e721      	b.n	4077c4 <__sfvwrite_r+0xa8>
  407980:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
  407984:	42b9      	cmp	r1, r7
  407986:	bf28      	it	cs
  407988:	4639      	movcs	r1, r7
  40798a:	464a      	mov	r2, r9
  40798c:	fb91 f1f3 	sdiv	r1, r1, r3
  407990:	9800      	ldr	r0, [sp, #0]
  407992:	6a66      	ldr	r6, [r4, #36]	; 0x24
  407994:	fb03 f301 	mul.w	r3, r3, r1
  407998:	69e1      	ldr	r1, [r4, #28]
  40799a:	47b0      	blx	r6
  40799c:	f1b0 0a00 	subs.w	sl, r0, #0
  4079a0:	f73f af1b 	bgt.w	4077da <__sfvwrite_r+0xbe>
  4079a4:	e738      	b.n	407818 <__sfvwrite_r+0xfc>
  4079a6:	461a      	mov	r2, r3
  4079a8:	4629      	mov	r1, r5
  4079aa:	9301      	str	r3, [sp, #4]
  4079ac:	f000 fca2 	bl	4082f4 <memmove>
  4079b0:	6822      	ldr	r2, [r4, #0]
  4079b2:	9b01      	ldr	r3, [sp, #4]
  4079b4:	9800      	ldr	r0, [sp, #0]
  4079b6:	441a      	add	r2, r3
  4079b8:	6022      	str	r2, [r4, #0]
  4079ba:	4621      	mov	r1, r4
  4079bc:	f7ff fc5e 	bl	40727c <_fflush_r>
  4079c0:	9b01      	ldr	r3, [sp, #4]
  4079c2:	2800      	cmp	r0, #0
  4079c4:	f47f af28 	bne.w	407818 <__sfvwrite_r+0xfc>
  4079c8:	461f      	mov	r7, r3
  4079ca:	e750      	b.n	40786e <__sfvwrite_r+0x152>
  4079cc:	9800      	ldr	r0, [sp, #0]
  4079ce:	f000 fff3 	bl	4089b8 <_realloc_r>
  4079d2:	4683      	mov	fp, r0
  4079d4:	2800      	cmp	r0, #0
  4079d6:	d1c5      	bne.n	407964 <__sfvwrite_r+0x248>
  4079d8:	9d00      	ldr	r5, [sp, #0]
  4079da:	6921      	ldr	r1, [r4, #16]
  4079dc:	4628      	mov	r0, r5
  4079de:	f7ff fdb7 	bl	407550 <_free_r>
  4079e2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4079e6:	220c      	movs	r2, #12
  4079e8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  4079ec:	602a      	str	r2, [r5, #0]
  4079ee:	e715      	b.n	40781c <__sfvwrite_r+0x100>
  4079f0:	f106 0901 	add.w	r9, r6, #1
  4079f4:	e722      	b.n	40783c <__sfvwrite_r+0x120>
  4079f6:	f04f 30ff 	mov.w	r0, #4294967295
  4079fa:	e6bf      	b.n	40777c <__sfvwrite_r+0x60>
  4079fc:	9a00      	ldr	r2, [sp, #0]
  4079fe:	230c      	movs	r3, #12
  407a00:	6013      	str	r3, [r2, #0]
  407a02:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  407a06:	e709      	b.n	40781c <__sfvwrite_r+0x100>
  407a08:	7ffffc00 	.word	0x7ffffc00

00407a0c <_fwalk_reent>:
  407a0c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  407a10:	f510 7738 	adds.w	r7, r0, #736	; 0x2e0
  407a14:	d01f      	beq.n	407a56 <_fwalk_reent+0x4a>
  407a16:	4688      	mov	r8, r1
  407a18:	4606      	mov	r6, r0
  407a1a:	f04f 0900 	mov.w	r9, #0
  407a1e:	687d      	ldr	r5, [r7, #4]
  407a20:	68bc      	ldr	r4, [r7, #8]
  407a22:	3d01      	subs	r5, #1
  407a24:	d411      	bmi.n	407a4a <_fwalk_reent+0x3e>
  407a26:	89a3      	ldrh	r3, [r4, #12]
  407a28:	2b01      	cmp	r3, #1
  407a2a:	f105 35ff 	add.w	r5, r5, #4294967295
  407a2e:	d908      	bls.n	407a42 <_fwalk_reent+0x36>
  407a30:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
  407a34:	3301      	adds	r3, #1
  407a36:	4621      	mov	r1, r4
  407a38:	4630      	mov	r0, r6
  407a3a:	d002      	beq.n	407a42 <_fwalk_reent+0x36>
  407a3c:	47c0      	blx	r8
  407a3e:	ea49 0900 	orr.w	r9, r9, r0
  407a42:	1c6b      	adds	r3, r5, #1
  407a44:	f104 0468 	add.w	r4, r4, #104	; 0x68
  407a48:	d1ed      	bne.n	407a26 <_fwalk_reent+0x1a>
  407a4a:	683f      	ldr	r7, [r7, #0]
  407a4c:	2f00      	cmp	r7, #0
  407a4e:	d1e6      	bne.n	407a1e <_fwalk_reent+0x12>
  407a50:	4648      	mov	r0, r9
  407a52:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  407a56:	46b9      	mov	r9, r7
  407a58:	4648      	mov	r0, r9
  407a5a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  407a5e:	bf00      	nop

00407a60 <__locale_mb_cur_max>:
  407a60:	4b04      	ldr	r3, [pc, #16]	; (407a74 <__locale_mb_cur_max+0x14>)
  407a62:	4a05      	ldr	r2, [pc, #20]	; (407a78 <__locale_mb_cur_max+0x18>)
  407a64:	681b      	ldr	r3, [r3, #0]
  407a66:	6b5b      	ldr	r3, [r3, #52]	; 0x34
  407a68:	2b00      	cmp	r3, #0
  407a6a:	bf08      	it	eq
  407a6c:	4613      	moveq	r3, r2
  407a6e:	f893 0128 	ldrb.w	r0, [r3, #296]	; 0x128
  407a72:	4770      	bx	lr
  407a74:	20400014 	.word	0x20400014
  407a78:	20400440 	.word	0x20400440

00407a7c <_localeconv_r>:
  407a7c:	4a04      	ldr	r2, [pc, #16]	; (407a90 <_localeconv_r+0x14>)
  407a7e:	4b05      	ldr	r3, [pc, #20]	; (407a94 <_localeconv_r+0x18>)
  407a80:	6812      	ldr	r2, [r2, #0]
  407a82:	6b50      	ldr	r0, [r2, #52]	; 0x34
  407a84:	2800      	cmp	r0, #0
  407a86:	bf08      	it	eq
  407a88:	4618      	moveq	r0, r3
  407a8a:	30f0      	adds	r0, #240	; 0xf0
  407a8c:	4770      	bx	lr
  407a8e:	bf00      	nop
  407a90:	20400014 	.word	0x20400014
  407a94:	20400440 	.word	0x20400440

00407a98 <__swhatbuf_r>:
  407a98:	b570      	push	{r4, r5, r6, lr}
  407a9a:	460c      	mov	r4, r1
  407a9c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  407aa0:	2900      	cmp	r1, #0
  407aa2:	b090      	sub	sp, #64	; 0x40
  407aa4:	4615      	mov	r5, r2
  407aa6:	461e      	mov	r6, r3
  407aa8:	db14      	blt.n	407ad4 <__swhatbuf_r+0x3c>
  407aaa:	aa01      	add	r2, sp, #4
  407aac:	f001 fbee 	bl	40928c <_fstat_r>
  407ab0:	2800      	cmp	r0, #0
  407ab2:	db0f      	blt.n	407ad4 <__swhatbuf_r+0x3c>
  407ab4:	9a02      	ldr	r2, [sp, #8]
  407ab6:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
  407aba:	f5a2 5200 	sub.w	r2, r2, #8192	; 0x2000
  407abe:	fab2 f282 	clz	r2, r2
  407ac2:	0952      	lsrs	r2, r2, #5
  407ac4:	f44f 6380 	mov.w	r3, #1024	; 0x400
  407ac8:	f44f 6000 	mov.w	r0, #2048	; 0x800
  407acc:	6032      	str	r2, [r6, #0]
  407ace:	602b      	str	r3, [r5, #0]
  407ad0:	b010      	add	sp, #64	; 0x40
  407ad2:	bd70      	pop	{r4, r5, r6, pc}
  407ad4:	89a2      	ldrh	r2, [r4, #12]
  407ad6:	2300      	movs	r3, #0
  407ad8:	f012 0080 	ands.w	r0, r2, #128	; 0x80
  407adc:	6033      	str	r3, [r6, #0]
  407ade:	d004      	beq.n	407aea <__swhatbuf_r+0x52>
  407ae0:	2240      	movs	r2, #64	; 0x40
  407ae2:	4618      	mov	r0, r3
  407ae4:	602a      	str	r2, [r5, #0]
  407ae6:	b010      	add	sp, #64	; 0x40
  407ae8:	bd70      	pop	{r4, r5, r6, pc}
  407aea:	f44f 6380 	mov.w	r3, #1024	; 0x400
  407aee:	602b      	str	r3, [r5, #0]
  407af0:	b010      	add	sp, #64	; 0x40
  407af2:	bd70      	pop	{r4, r5, r6, pc}

00407af4 <__smakebuf_r>:
  407af4:	898a      	ldrh	r2, [r1, #12]
  407af6:	0792      	lsls	r2, r2, #30
  407af8:	460b      	mov	r3, r1
  407afa:	d506      	bpl.n	407b0a <__smakebuf_r+0x16>
  407afc:	f101 0243 	add.w	r2, r1, #67	; 0x43
  407b00:	2101      	movs	r1, #1
  407b02:	601a      	str	r2, [r3, #0]
  407b04:	611a      	str	r2, [r3, #16]
  407b06:	6159      	str	r1, [r3, #20]
  407b08:	4770      	bx	lr
  407b0a:	b5f0      	push	{r4, r5, r6, r7, lr}
  407b0c:	b083      	sub	sp, #12
  407b0e:	ab01      	add	r3, sp, #4
  407b10:	466a      	mov	r2, sp
  407b12:	460c      	mov	r4, r1
  407b14:	4605      	mov	r5, r0
  407b16:	f7ff ffbf 	bl	407a98 <__swhatbuf_r>
  407b1a:	9900      	ldr	r1, [sp, #0]
  407b1c:	4606      	mov	r6, r0
  407b1e:	4628      	mov	r0, r5
  407b20:	f000 f834 	bl	407b8c <_malloc_r>
  407b24:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  407b28:	b1d0      	cbz	r0, 407b60 <__smakebuf_r+0x6c>
  407b2a:	9a01      	ldr	r2, [sp, #4]
  407b2c:	4f12      	ldr	r7, [pc, #72]	; (407b78 <__smakebuf_r+0x84>)
  407b2e:	9900      	ldr	r1, [sp, #0]
  407b30:	63ef      	str	r7, [r5, #60]	; 0x3c
  407b32:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  407b36:	81a3      	strh	r3, [r4, #12]
  407b38:	6020      	str	r0, [r4, #0]
  407b3a:	6120      	str	r0, [r4, #16]
  407b3c:	6161      	str	r1, [r4, #20]
  407b3e:	b91a      	cbnz	r2, 407b48 <__smakebuf_r+0x54>
  407b40:	4333      	orrs	r3, r6
  407b42:	81a3      	strh	r3, [r4, #12]
  407b44:	b003      	add	sp, #12
  407b46:	bdf0      	pop	{r4, r5, r6, r7, pc}
  407b48:	4628      	mov	r0, r5
  407b4a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  407b4e:	f001 fbb1 	bl	4092b4 <_isatty_r>
  407b52:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  407b56:	2800      	cmp	r0, #0
  407b58:	d0f2      	beq.n	407b40 <__smakebuf_r+0x4c>
  407b5a:	f043 0301 	orr.w	r3, r3, #1
  407b5e:	e7ef      	b.n	407b40 <__smakebuf_r+0x4c>
  407b60:	059a      	lsls	r2, r3, #22
  407b62:	d4ef      	bmi.n	407b44 <__smakebuf_r+0x50>
  407b64:	f104 0243 	add.w	r2, r4, #67	; 0x43
  407b68:	f043 0302 	orr.w	r3, r3, #2
  407b6c:	2101      	movs	r1, #1
  407b6e:	81a3      	strh	r3, [r4, #12]
  407b70:	6022      	str	r2, [r4, #0]
  407b72:	6122      	str	r2, [r4, #16]
  407b74:	6161      	str	r1, [r4, #20]
  407b76:	e7e5      	b.n	407b44 <__smakebuf_r+0x50>
  407b78:	004072a9 	.word	0x004072a9

00407b7c <malloc>:
  407b7c:	4b02      	ldr	r3, [pc, #8]	; (407b88 <malloc+0xc>)
  407b7e:	4601      	mov	r1, r0
  407b80:	6818      	ldr	r0, [r3, #0]
  407b82:	f000 b803 	b.w	407b8c <_malloc_r>
  407b86:	bf00      	nop
  407b88:	20400014 	.word	0x20400014

00407b8c <_malloc_r>:
  407b8c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  407b90:	f101 060b 	add.w	r6, r1, #11
  407b94:	2e16      	cmp	r6, #22
  407b96:	b083      	sub	sp, #12
  407b98:	4605      	mov	r5, r0
  407b9a:	f240 809e 	bls.w	407cda <_malloc_r+0x14e>
  407b9e:	f036 0607 	bics.w	r6, r6, #7
  407ba2:	f100 80bd 	bmi.w	407d20 <_malloc_r+0x194>
  407ba6:	42b1      	cmp	r1, r6
  407ba8:	f200 80ba 	bhi.w	407d20 <_malloc_r+0x194>
  407bac:	f000 fc06 	bl	4083bc <__malloc_lock>
  407bb0:	f5b6 7ffc 	cmp.w	r6, #504	; 0x1f8
  407bb4:	f0c0 8293 	bcc.w	4080de <_malloc_r+0x552>
  407bb8:	0a73      	lsrs	r3, r6, #9
  407bba:	f000 80b8 	beq.w	407d2e <_malloc_r+0x1a2>
  407bbe:	2b04      	cmp	r3, #4
  407bc0:	f200 8179 	bhi.w	407eb6 <_malloc_r+0x32a>
  407bc4:	09b3      	lsrs	r3, r6, #6
  407bc6:	f103 0039 	add.w	r0, r3, #57	; 0x39
  407bca:	f103 0e38 	add.w	lr, r3, #56	; 0x38
  407bce:	00c3      	lsls	r3, r0, #3
  407bd0:	4fbf      	ldr	r7, [pc, #764]	; (407ed0 <_malloc_r+0x344>)
  407bd2:	443b      	add	r3, r7
  407bd4:	f1a3 0108 	sub.w	r1, r3, #8
  407bd8:	685c      	ldr	r4, [r3, #4]
  407bda:	42a1      	cmp	r1, r4
  407bdc:	d106      	bne.n	407bec <_malloc_r+0x60>
  407bde:	e00c      	b.n	407bfa <_malloc_r+0x6e>
  407be0:	2a00      	cmp	r2, #0
  407be2:	f280 80aa 	bge.w	407d3a <_malloc_r+0x1ae>
  407be6:	68e4      	ldr	r4, [r4, #12]
  407be8:	42a1      	cmp	r1, r4
  407bea:	d006      	beq.n	407bfa <_malloc_r+0x6e>
  407bec:	6863      	ldr	r3, [r4, #4]
  407bee:	f023 0303 	bic.w	r3, r3, #3
  407bf2:	1b9a      	subs	r2, r3, r6
  407bf4:	2a0f      	cmp	r2, #15
  407bf6:	ddf3      	ble.n	407be0 <_malloc_r+0x54>
  407bf8:	4670      	mov	r0, lr
  407bfa:	693c      	ldr	r4, [r7, #16]
  407bfc:	f8df e2e4 	ldr.w	lr, [pc, #740]	; 407ee4 <_malloc_r+0x358>
  407c00:	4574      	cmp	r4, lr
  407c02:	f000 81ab 	beq.w	407f5c <_malloc_r+0x3d0>
  407c06:	6863      	ldr	r3, [r4, #4]
  407c08:	f023 0303 	bic.w	r3, r3, #3
  407c0c:	1b9a      	subs	r2, r3, r6
  407c0e:	2a0f      	cmp	r2, #15
  407c10:	f300 8190 	bgt.w	407f34 <_malloc_r+0x3a8>
  407c14:	2a00      	cmp	r2, #0
  407c16:	f8c7 e014 	str.w	lr, [r7, #20]
  407c1a:	f8c7 e010 	str.w	lr, [r7, #16]
  407c1e:	f280 809d 	bge.w	407d5c <_malloc_r+0x1d0>
  407c22:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  407c26:	f080 8161 	bcs.w	407eec <_malloc_r+0x360>
  407c2a:	08db      	lsrs	r3, r3, #3
  407c2c:	f103 0c01 	add.w	ip, r3, #1
  407c30:	1099      	asrs	r1, r3, #2
  407c32:	687a      	ldr	r2, [r7, #4]
  407c34:	f857 803c 	ldr.w	r8, [r7, ip, lsl #3]
  407c38:	f8c4 8008 	str.w	r8, [r4, #8]
  407c3c:	2301      	movs	r3, #1
  407c3e:	408b      	lsls	r3, r1
  407c40:	eb07 01cc 	add.w	r1, r7, ip, lsl #3
  407c44:	4313      	orrs	r3, r2
  407c46:	3908      	subs	r1, #8
  407c48:	60e1      	str	r1, [r4, #12]
  407c4a:	607b      	str	r3, [r7, #4]
  407c4c:	f847 403c 	str.w	r4, [r7, ip, lsl #3]
  407c50:	f8c8 400c 	str.w	r4, [r8, #12]
  407c54:	1082      	asrs	r2, r0, #2
  407c56:	2401      	movs	r4, #1
  407c58:	4094      	lsls	r4, r2
  407c5a:	429c      	cmp	r4, r3
  407c5c:	f200 808b 	bhi.w	407d76 <_malloc_r+0x1ea>
  407c60:	421c      	tst	r4, r3
  407c62:	d106      	bne.n	407c72 <_malloc_r+0xe6>
  407c64:	f020 0003 	bic.w	r0, r0, #3
  407c68:	0064      	lsls	r4, r4, #1
  407c6a:	421c      	tst	r4, r3
  407c6c:	f100 0004 	add.w	r0, r0, #4
  407c70:	d0fa      	beq.n	407c68 <_malloc_r+0xdc>
  407c72:	eb07 09c0 	add.w	r9, r7, r0, lsl #3
  407c76:	46cc      	mov	ip, r9
  407c78:	4680      	mov	r8, r0
  407c7a:	f8dc 300c 	ldr.w	r3, [ip, #12]
  407c7e:	459c      	cmp	ip, r3
  407c80:	d107      	bne.n	407c92 <_malloc_r+0x106>
  407c82:	e16d      	b.n	407f60 <_malloc_r+0x3d4>
  407c84:	2a00      	cmp	r2, #0
  407c86:	f280 817b 	bge.w	407f80 <_malloc_r+0x3f4>
  407c8a:	68db      	ldr	r3, [r3, #12]
  407c8c:	459c      	cmp	ip, r3
  407c8e:	f000 8167 	beq.w	407f60 <_malloc_r+0x3d4>
  407c92:	6859      	ldr	r1, [r3, #4]
  407c94:	f021 0103 	bic.w	r1, r1, #3
  407c98:	1b8a      	subs	r2, r1, r6
  407c9a:	2a0f      	cmp	r2, #15
  407c9c:	ddf2      	ble.n	407c84 <_malloc_r+0xf8>
  407c9e:	f8d3 c00c 	ldr.w	ip, [r3, #12]
  407ca2:	f8d3 8008 	ldr.w	r8, [r3, #8]
  407ca6:	9300      	str	r3, [sp, #0]
  407ca8:	199c      	adds	r4, r3, r6
  407caa:	4628      	mov	r0, r5
  407cac:	f046 0601 	orr.w	r6, r6, #1
  407cb0:	f042 0501 	orr.w	r5, r2, #1
  407cb4:	605e      	str	r6, [r3, #4]
  407cb6:	f8c8 c00c 	str.w	ip, [r8, #12]
  407cba:	f8cc 8008 	str.w	r8, [ip, #8]
  407cbe:	617c      	str	r4, [r7, #20]
  407cc0:	613c      	str	r4, [r7, #16]
  407cc2:	f8c4 e00c 	str.w	lr, [r4, #12]
  407cc6:	f8c4 e008 	str.w	lr, [r4, #8]
  407cca:	6065      	str	r5, [r4, #4]
  407ccc:	505a      	str	r2, [r3, r1]
  407cce:	f000 fb77 	bl	4083c0 <__malloc_unlock>
  407cd2:	9b00      	ldr	r3, [sp, #0]
  407cd4:	f103 0408 	add.w	r4, r3, #8
  407cd8:	e01e      	b.n	407d18 <_malloc_r+0x18c>
  407cda:	2910      	cmp	r1, #16
  407cdc:	d820      	bhi.n	407d20 <_malloc_r+0x194>
  407cde:	f000 fb6d 	bl	4083bc <__malloc_lock>
  407ce2:	2610      	movs	r6, #16
  407ce4:	2318      	movs	r3, #24
  407ce6:	2002      	movs	r0, #2
  407ce8:	4f79      	ldr	r7, [pc, #484]	; (407ed0 <_malloc_r+0x344>)
  407cea:	443b      	add	r3, r7
  407cec:	f1a3 0208 	sub.w	r2, r3, #8
  407cf0:	685c      	ldr	r4, [r3, #4]
  407cf2:	4294      	cmp	r4, r2
  407cf4:	f000 813d 	beq.w	407f72 <_malloc_r+0x3e6>
  407cf8:	6863      	ldr	r3, [r4, #4]
  407cfa:	68e1      	ldr	r1, [r4, #12]
  407cfc:	68a6      	ldr	r6, [r4, #8]
  407cfe:	f023 0303 	bic.w	r3, r3, #3
  407d02:	4423      	add	r3, r4
  407d04:	4628      	mov	r0, r5
  407d06:	685a      	ldr	r2, [r3, #4]
  407d08:	60f1      	str	r1, [r6, #12]
  407d0a:	f042 0201 	orr.w	r2, r2, #1
  407d0e:	608e      	str	r6, [r1, #8]
  407d10:	605a      	str	r2, [r3, #4]
  407d12:	f000 fb55 	bl	4083c0 <__malloc_unlock>
  407d16:	3408      	adds	r4, #8
  407d18:	4620      	mov	r0, r4
  407d1a:	b003      	add	sp, #12
  407d1c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  407d20:	2400      	movs	r4, #0
  407d22:	230c      	movs	r3, #12
  407d24:	4620      	mov	r0, r4
  407d26:	602b      	str	r3, [r5, #0]
  407d28:	b003      	add	sp, #12
  407d2a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  407d2e:	2040      	movs	r0, #64	; 0x40
  407d30:	f44f 7300 	mov.w	r3, #512	; 0x200
  407d34:	f04f 0e3f 	mov.w	lr, #63	; 0x3f
  407d38:	e74a      	b.n	407bd0 <_malloc_r+0x44>
  407d3a:	4423      	add	r3, r4
  407d3c:	68e1      	ldr	r1, [r4, #12]
  407d3e:	685a      	ldr	r2, [r3, #4]
  407d40:	68a6      	ldr	r6, [r4, #8]
  407d42:	f042 0201 	orr.w	r2, r2, #1
  407d46:	60f1      	str	r1, [r6, #12]
  407d48:	4628      	mov	r0, r5
  407d4a:	608e      	str	r6, [r1, #8]
  407d4c:	605a      	str	r2, [r3, #4]
  407d4e:	f000 fb37 	bl	4083c0 <__malloc_unlock>
  407d52:	3408      	adds	r4, #8
  407d54:	4620      	mov	r0, r4
  407d56:	b003      	add	sp, #12
  407d58:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  407d5c:	4423      	add	r3, r4
  407d5e:	4628      	mov	r0, r5
  407d60:	685a      	ldr	r2, [r3, #4]
  407d62:	f042 0201 	orr.w	r2, r2, #1
  407d66:	605a      	str	r2, [r3, #4]
  407d68:	f000 fb2a 	bl	4083c0 <__malloc_unlock>
  407d6c:	3408      	adds	r4, #8
  407d6e:	4620      	mov	r0, r4
  407d70:	b003      	add	sp, #12
  407d72:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  407d76:	68bc      	ldr	r4, [r7, #8]
  407d78:	6863      	ldr	r3, [r4, #4]
  407d7a:	f023 0803 	bic.w	r8, r3, #3
  407d7e:	45b0      	cmp	r8, r6
  407d80:	d304      	bcc.n	407d8c <_malloc_r+0x200>
  407d82:	eba8 0306 	sub.w	r3, r8, r6
  407d86:	2b0f      	cmp	r3, #15
  407d88:	f300 8085 	bgt.w	407e96 <_malloc_r+0x30a>
  407d8c:	f8df 9158 	ldr.w	r9, [pc, #344]	; 407ee8 <_malloc_r+0x35c>
  407d90:	4b50      	ldr	r3, [pc, #320]	; (407ed4 <_malloc_r+0x348>)
  407d92:	f8d9 2000 	ldr.w	r2, [r9]
  407d96:	681b      	ldr	r3, [r3, #0]
  407d98:	3201      	adds	r2, #1
  407d9a:	4433      	add	r3, r6
  407d9c:	eb04 0a08 	add.w	sl, r4, r8
  407da0:	f000 8155 	beq.w	40804e <_malloc_r+0x4c2>
  407da4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
  407da8:	330f      	adds	r3, #15
  407daa:	f423 6b7f 	bic.w	fp, r3, #4080	; 0xff0
  407dae:	f02b 0b0f 	bic.w	fp, fp, #15
  407db2:	4659      	mov	r1, fp
  407db4:	4628      	mov	r0, r5
  407db6:	f000 ffa5 	bl	408d04 <_sbrk_r>
  407dba:	1c41      	adds	r1, r0, #1
  407dbc:	4602      	mov	r2, r0
  407dbe:	f000 80fc 	beq.w	407fba <_malloc_r+0x42e>
  407dc2:	4582      	cmp	sl, r0
  407dc4:	f200 80f7 	bhi.w	407fb6 <_malloc_r+0x42a>
  407dc8:	4b43      	ldr	r3, [pc, #268]	; (407ed8 <_malloc_r+0x34c>)
  407dca:	6819      	ldr	r1, [r3, #0]
  407dcc:	4459      	add	r1, fp
  407dce:	6019      	str	r1, [r3, #0]
  407dd0:	f000 814d 	beq.w	40806e <_malloc_r+0x4e2>
  407dd4:	f8d9 0000 	ldr.w	r0, [r9]
  407dd8:	3001      	adds	r0, #1
  407dda:	bf1b      	ittet	ne
  407ddc:	eba2 0a0a 	subne.w	sl, r2, sl
  407de0:	4451      	addne	r1, sl
  407de2:	f8c9 2000 	streq.w	r2, [r9]
  407de6:	6019      	strne	r1, [r3, #0]
  407de8:	f012 0107 	ands.w	r1, r2, #7
  407dec:	f000 8115 	beq.w	40801a <_malloc_r+0x48e>
  407df0:	f1c1 0008 	rsb	r0, r1, #8
  407df4:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
  407df8:	4402      	add	r2, r0
  407dfa:	3108      	adds	r1, #8
  407dfc:	eb02 090b 	add.w	r9, r2, fp
  407e00:	f3c9 090b 	ubfx	r9, r9, #0, #12
  407e04:	eba1 0909 	sub.w	r9, r1, r9
  407e08:	4649      	mov	r1, r9
  407e0a:	4628      	mov	r0, r5
  407e0c:	9301      	str	r3, [sp, #4]
  407e0e:	9200      	str	r2, [sp, #0]
  407e10:	f000 ff78 	bl	408d04 <_sbrk_r>
  407e14:	1c43      	adds	r3, r0, #1
  407e16:	e89d 000c 	ldmia.w	sp, {r2, r3}
  407e1a:	f000 8143 	beq.w	4080a4 <_malloc_r+0x518>
  407e1e:	1a80      	subs	r0, r0, r2
  407e20:	4448      	add	r0, r9
  407e22:	f040 0001 	orr.w	r0, r0, #1
  407e26:	6819      	ldr	r1, [r3, #0]
  407e28:	60ba      	str	r2, [r7, #8]
  407e2a:	4449      	add	r1, r9
  407e2c:	42bc      	cmp	r4, r7
  407e2e:	6050      	str	r0, [r2, #4]
  407e30:	6019      	str	r1, [r3, #0]
  407e32:	d017      	beq.n	407e64 <_malloc_r+0x2d8>
  407e34:	f1b8 0f0f 	cmp.w	r8, #15
  407e38:	f240 80fb 	bls.w	408032 <_malloc_r+0x4a6>
  407e3c:	6860      	ldr	r0, [r4, #4]
  407e3e:	f1a8 020c 	sub.w	r2, r8, #12
  407e42:	f022 0207 	bic.w	r2, r2, #7
  407e46:	eb04 0e02 	add.w	lr, r4, r2
  407e4a:	f000 0001 	and.w	r0, r0, #1
  407e4e:	f04f 0c05 	mov.w	ip, #5
  407e52:	4310      	orrs	r0, r2
  407e54:	2a0f      	cmp	r2, #15
  407e56:	6060      	str	r0, [r4, #4]
  407e58:	f8ce c004 	str.w	ip, [lr, #4]
  407e5c:	f8ce c008 	str.w	ip, [lr, #8]
  407e60:	f200 8117 	bhi.w	408092 <_malloc_r+0x506>
  407e64:	4b1d      	ldr	r3, [pc, #116]	; (407edc <_malloc_r+0x350>)
  407e66:	68bc      	ldr	r4, [r7, #8]
  407e68:	681a      	ldr	r2, [r3, #0]
  407e6a:	4291      	cmp	r1, r2
  407e6c:	bf88      	it	hi
  407e6e:	6019      	strhi	r1, [r3, #0]
  407e70:	4b1b      	ldr	r3, [pc, #108]	; (407ee0 <_malloc_r+0x354>)
  407e72:	681a      	ldr	r2, [r3, #0]
  407e74:	4291      	cmp	r1, r2
  407e76:	6862      	ldr	r2, [r4, #4]
  407e78:	bf88      	it	hi
  407e7a:	6019      	strhi	r1, [r3, #0]
  407e7c:	f022 0203 	bic.w	r2, r2, #3
  407e80:	4296      	cmp	r6, r2
  407e82:	eba2 0306 	sub.w	r3, r2, r6
  407e86:	d801      	bhi.n	407e8c <_malloc_r+0x300>
  407e88:	2b0f      	cmp	r3, #15
  407e8a:	dc04      	bgt.n	407e96 <_malloc_r+0x30a>
  407e8c:	4628      	mov	r0, r5
  407e8e:	f000 fa97 	bl	4083c0 <__malloc_unlock>
  407e92:	2400      	movs	r4, #0
  407e94:	e740      	b.n	407d18 <_malloc_r+0x18c>
  407e96:	19a2      	adds	r2, r4, r6
  407e98:	f043 0301 	orr.w	r3, r3, #1
  407e9c:	f046 0601 	orr.w	r6, r6, #1
  407ea0:	6066      	str	r6, [r4, #4]
  407ea2:	4628      	mov	r0, r5
  407ea4:	60ba      	str	r2, [r7, #8]
  407ea6:	6053      	str	r3, [r2, #4]
  407ea8:	f000 fa8a 	bl	4083c0 <__malloc_unlock>
  407eac:	3408      	adds	r4, #8
  407eae:	4620      	mov	r0, r4
  407eb0:	b003      	add	sp, #12
  407eb2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  407eb6:	2b14      	cmp	r3, #20
  407eb8:	d971      	bls.n	407f9e <_malloc_r+0x412>
  407eba:	2b54      	cmp	r3, #84	; 0x54
  407ebc:	f200 80a3 	bhi.w	408006 <_malloc_r+0x47a>
  407ec0:	0b33      	lsrs	r3, r6, #12
  407ec2:	f103 006f 	add.w	r0, r3, #111	; 0x6f
  407ec6:	f103 0e6e 	add.w	lr, r3, #110	; 0x6e
  407eca:	00c3      	lsls	r3, r0, #3
  407ecc:	e680      	b.n	407bd0 <_malloc_r+0x44>
  407ece:	bf00      	nop
  407ed0:	204005ac 	.word	0x204005ac
  407ed4:	20400a84 	.word	0x20400a84
  407ed8:	20400a54 	.word	0x20400a54
  407edc:	20400a7c 	.word	0x20400a7c
  407ee0:	20400a80 	.word	0x20400a80
  407ee4:	204005b4 	.word	0x204005b4
  407ee8:	204009b4 	.word	0x204009b4
  407eec:	0a5a      	lsrs	r2, r3, #9
  407eee:	2a04      	cmp	r2, #4
  407ef0:	d95b      	bls.n	407faa <_malloc_r+0x41e>
  407ef2:	2a14      	cmp	r2, #20
  407ef4:	f200 80ae 	bhi.w	408054 <_malloc_r+0x4c8>
  407ef8:	f102 015c 	add.w	r1, r2, #92	; 0x5c
  407efc:	00c9      	lsls	r1, r1, #3
  407efe:	325b      	adds	r2, #91	; 0x5b
  407f00:	eb07 0c01 	add.w	ip, r7, r1
  407f04:	5879      	ldr	r1, [r7, r1]
  407f06:	f1ac 0c08 	sub.w	ip, ip, #8
  407f0a:	458c      	cmp	ip, r1
  407f0c:	f000 8088 	beq.w	408020 <_malloc_r+0x494>
  407f10:	684a      	ldr	r2, [r1, #4]
  407f12:	f022 0203 	bic.w	r2, r2, #3
  407f16:	4293      	cmp	r3, r2
  407f18:	d273      	bcs.n	408002 <_malloc_r+0x476>
  407f1a:	6889      	ldr	r1, [r1, #8]
  407f1c:	458c      	cmp	ip, r1
  407f1e:	d1f7      	bne.n	407f10 <_malloc_r+0x384>
  407f20:	f8dc 200c 	ldr.w	r2, [ip, #12]
  407f24:	687b      	ldr	r3, [r7, #4]
  407f26:	60e2      	str	r2, [r4, #12]
  407f28:	f8c4 c008 	str.w	ip, [r4, #8]
  407f2c:	6094      	str	r4, [r2, #8]
  407f2e:	f8cc 400c 	str.w	r4, [ip, #12]
  407f32:	e68f      	b.n	407c54 <_malloc_r+0xc8>
  407f34:	19a1      	adds	r1, r4, r6
  407f36:	f046 0c01 	orr.w	ip, r6, #1
  407f3a:	f042 0601 	orr.w	r6, r2, #1
  407f3e:	f8c4 c004 	str.w	ip, [r4, #4]
  407f42:	4628      	mov	r0, r5
  407f44:	6179      	str	r1, [r7, #20]
  407f46:	6139      	str	r1, [r7, #16]
  407f48:	f8c1 e00c 	str.w	lr, [r1, #12]
  407f4c:	f8c1 e008 	str.w	lr, [r1, #8]
  407f50:	604e      	str	r6, [r1, #4]
  407f52:	50e2      	str	r2, [r4, r3]
  407f54:	f000 fa34 	bl	4083c0 <__malloc_unlock>
  407f58:	3408      	adds	r4, #8
  407f5a:	e6dd      	b.n	407d18 <_malloc_r+0x18c>
  407f5c:	687b      	ldr	r3, [r7, #4]
  407f5e:	e679      	b.n	407c54 <_malloc_r+0xc8>
  407f60:	f108 0801 	add.w	r8, r8, #1
  407f64:	f018 0f03 	tst.w	r8, #3
  407f68:	f10c 0c08 	add.w	ip, ip, #8
  407f6c:	f47f ae85 	bne.w	407c7a <_malloc_r+0xee>
  407f70:	e02d      	b.n	407fce <_malloc_r+0x442>
  407f72:	68dc      	ldr	r4, [r3, #12]
  407f74:	42a3      	cmp	r3, r4
  407f76:	bf08      	it	eq
  407f78:	3002      	addeq	r0, #2
  407f7a:	f43f ae3e 	beq.w	407bfa <_malloc_r+0x6e>
  407f7e:	e6bb      	b.n	407cf8 <_malloc_r+0x16c>
  407f80:	4419      	add	r1, r3
  407f82:	461c      	mov	r4, r3
  407f84:	684a      	ldr	r2, [r1, #4]
  407f86:	68db      	ldr	r3, [r3, #12]
  407f88:	f854 6f08 	ldr.w	r6, [r4, #8]!
  407f8c:	f042 0201 	orr.w	r2, r2, #1
  407f90:	604a      	str	r2, [r1, #4]
  407f92:	4628      	mov	r0, r5
  407f94:	60f3      	str	r3, [r6, #12]
  407f96:	609e      	str	r6, [r3, #8]
  407f98:	f000 fa12 	bl	4083c0 <__malloc_unlock>
  407f9c:	e6bc      	b.n	407d18 <_malloc_r+0x18c>
  407f9e:	f103 005c 	add.w	r0, r3, #92	; 0x5c
  407fa2:	f103 0e5b 	add.w	lr, r3, #91	; 0x5b
  407fa6:	00c3      	lsls	r3, r0, #3
  407fa8:	e612      	b.n	407bd0 <_malloc_r+0x44>
  407faa:	099a      	lsrs	r2, r3, #6
  407fac:	f102 0139 	add.w	r1, r2, #57	; 0x39
  407fb0:	00c9      	lsls	r1, r1, #3
  407fb2:	3238      	adds	r2, #56	; 0x38
  407fb4:	e7a4      	b.n	407f00 <_malloc_r+0x374>
  407fb6:	42bc      	cmp	r4, r7
  407fb8:	d054      	beq.n	408064 <_malloc_r+0x4d8>
  407fba:	68bc      	ldr	r4, [r7, #8]
  407fbc:	6862      	ldr	r2, [r4, #4]
  407fbe:	f022 0203 	bic.w	r2, r2, #3
  407fc2:	e75d      	b.n	407e80 <_malloc_r+0x2f4>
  407fc4:	f859 3908 	ldr.w	r3, [r9], #-8
  407fc8:	4599      	cmp	r9, r3
  407fca:	f040 8086 	bne.w	4080da <_malloc_r+0x54e>
  407fce:	f010 0f03 	tst.w	r0, #3
  407fd2:	f100 30ff 	add.w	r0, r0, #4294967295
  407fd6:	d1f5      	bne.n	407fc4 <_malloc_r+0x438>
  407fd8:	687b      	ldr	r3, [r7, #4]
  407fda:	ea23 0304 	bic.w	r3, r3, r4
  407fde:	607b      	str	r3, [r7, #4]
  407fe0:	0064      	lsls	r4, r4, #1
  407fe2:	429c      	cmp	r4, r3
  407fe4:	f63f aec7 	bhi.w	407d76 <_malloc_r+0x1ea>
  407fe8:	2c00      	cmp	r4, #0
  407fea:	f43f aec4 	beq.w	407d76 <_malloc_r+0x1ea>
  407fee:	421c      	tst	r4, r3
  407ff0:	4640      	mov	r0, r8
  407ff2:	f47f ae3e 	bne.w	407c72 <_malloc_r+0xe6>
  407ff6:	0064      	lsls	r4, r4, #1
  407ff8:	421c      	tst	r4, r3
  407ffa:	f100 0004 	add.w	r0, r0, #4
  407ffe:	d0fa      	beq.n	407ff6 <_malloc_r+0x46a>
  408000:	e637      	b.n	407c72 <_malloc_r+0xe6>
  408002:	468c      	mov	ip, r1
  408004:	e78c      	b.n	407f20 <_malloc_r+0x394>
  408006:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
  40800a:	d815      	bhi.n	408038 <_malloc_r+0x4ac>
  40800c:	0bf3      	lsrs	r3, r6, #15
  40800e:	f103 0078 	add.w	r0, r3, #120	; 0x78
  408012:	f103 0e77 	add.w	lr, r3, #119	; 0x77
  408016:	00c3      	lsls	r3, r0, #3
  408018:	e5da      	b.n	407bd0 <_malloc_r+0x44>
  40801a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  40801e:	e6ed      	b.n	407dfc <_malloc_r+0x270>
  408020:	687b      	ldr	r3, [r7, #4]
  408022:	1092      	asrs	r2, r2, #2
  408024:	2101      	movs	r1, #1
  408026:	fa01 f202 	lsl.w	r2, r1, r2
  40802a:	4313      	orrs	r3, r2
  40802c:	607b      	str	r3, [r7, #4]
  40802e:	4662      	mov	r2, ip
  408030:	e779      	b.n	407f26 <_malloc_r+0x39a>
  408032:	2301      	movs	r3, #1
  408034:	6053      	str	r3, [r2, #4]
  408036:	e729      	b.n	407e8c <_malloc_r+0x300>
  408038:	f240 5254 	movw	r2, #1364	; 0x554
  40803c:	4293      	cmp	r3, r2
  40803e:	d822      	bhi.n	408086 <_malloc_r+0x4fa>
  408040:	0cb3      	lsrs	r3, r6, #18
  408042:	f103 007d 	add.w	r0, r3, #125	; 0x7d
  408046:	f103 0e7c 	add.w	lr, r3, #124	; 0x7c
  40804a:	00c3      	lsls	r3, r0, #3
  40804c:	e5c0      	b.n	407bd0 <_malloc_r+0x44>
  40804e:	f103 0b10 	add.w	fp, r3, #16
  408052:	e6ae      	b.n	407db2 <_malloc_r+0x226>
  408054:	2a54      	cmp	r2, #84	; 0x54
  408056:	d829      	bhi.n	4080ac <_malloc_r+0x520>
  408058:	0b1a      	lsrs	r2, r3, #12
  40805a:	f102 016f 	add.w	r1, r2, #111	; 0x6f
  40805e:	00c9      	lsls	r1, r1, #3
  408060:	326e      	adds	r2, #110	; 0x6e
  408062:	e74d      	b.n	407f00 <_malloc_r+0x374>
  408064:	4b20      	ldr	r3, [pc, #128]	; (4080e8 <_malloc_r+0x55c>)
  408066:	6819      	ldr	r1, [r3, #0]
  408068:	4459      	add	r1, fp
  40806a:	6019      	str	r1, [r3, #0]
  40806c:	e6b2      	b.n	407dd4 <_malloc_r+0x248>
  40806e:	f3ca 000b 	ubfx	r0, sl, #0, #12
  408072:	2800      	cmp	r0, #0
  408074:	f47f aeae 	bne.w	407dd4 <_malloc_r+0x248>
  408078:	eb08 030b 	add.w	r3, r8, fp
  40807c:	68ba      	ldr	r2, [r7, #8]
  40807e:	f043 0301 	orr.w	r3, r3, #1
  408082:	6053      	str	r3, [r2, #4]
  408084:	e6ee      	b.n	407e64 <_malloc_r+0x2d8>
  408086:	207f      	movs	r0, #127	; 0x7f
  408088:	f44f 737e 	mov.w	r3, #1016	; 0x3f8
  40808c:	f04f 0e7e 	mov.w	lr, #126	; 0x7e
  408090:	e59e      	b.n	407bd0 <_malloc_r+0x44>
  408092:	f104 0108 	add.w	r1, r4, #8
  408096:	4628      	mov	r0, r5
  408098:	9300      	str	r3, [sp, #0]
  40809a:	f7ff fa59 	bl	407550 <_free_r>
  40809e:	9b00      	ldr	r3, [sp, #0]
  4080a0:	6819      	ldr	r1, [r3, #0]
  4080a2:	e6df      	b.n	407e64 <_malloc_r+0x2d8>
  4080a4:	2001      	movs	r0, #1
  4080a6:	f04f 0900 	mov.w	r9, #0
  4080aa:	e6bc      	b.n	407e26 <_malloc_r+0x29a>
  4080ac:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  4080b0:	d805      	bhi.n	4080be <_malloc_r+0x532>
  4080b2:	0bda      	lsrs	r2, r3, #15
  4080b4:	f102 0178 	add.w	r1, r2, #120	; 0x78
  4080b8:	00c9      	lsls	r1, r1, #3
  4080ba:	3277      	adds	r2, #119	; 0x77
  4080bc:	e720      	b.n	407f00 <_malloc_r+0x374>
  4080be:	f240 5154 	movw	r1, #1364	; 0x554
  4080c2:	428a      	cmp	r2, r1
  4080c4:	d805      	bhi.n	4080d2 <_malloc_r+0x546>
  4080c6:	0c9a      	lsrs	r2, r3, #18
  4080c8:	f102 017d 	add.w	r1, r2, #125	; 0x7d
  4080cc:	00c9      	lsls	r1, r1, #3
  4080ce:	327c      	adds	r2, #124	; 0x7c
  4080d0:	e716      	b.n	407f00 <_malloc_r+0x374>
  4080d2:	f44f 717e 	mov.w	r1, #1016	; 0x3f8
  4080d6:	227e      	movs	r2, #126	; 0x7e
  4080d8:	e712      	b.n	407f00 <_malloc_r+0x374>
  4080da:	687b      	ldr	r3, [r7, #4]
  4080dc:	e780      	b.n	407fe0 <_malloc_r+0x454>
  4080de:	08f0      	lsrs	r0, r6, #3
  4080e0:	f106 0308 	add.w	r3, r6, #8
  4080e4:	e600      	b.n	407ce8 <_malloc_r+0x15c>
  4080e6:	bf00      	nop
  4080e8:	20400a54 	.word	0x20400a54

004080ec <__ascii_mbtowc>:
  4080ec:	b082      	sub	sp, #8
  4080ee:	b149      	cbz	r1, 408104 <__ascii_mbtowc+0x18>
  4080f0:	b15a      	cbz	r2, 40810a <__ascii_mbtowc+0x1e>
  4080f2:	b16b      	cbz	r3, 408110 <__ascii_mbtowc+0x24>
  4080f4:	7813      	ldrb	r3, [r2, #0]
  4080f6:	600b      	str	r3, [r1, #0]
  4080f8:	7812      	ldrb	r2, [r2, #0]
  4080fa:	1c10      	adds	r0, r2, #0
  4080fc:	bf18      	it	ne
  4080fe:	2001      	movne	r0, #1
  408100:	b002      	add	sp, #8
  408102:	4770      	bx	lr
  408104:	a901      	add	r1, sp, #4
  408106:	2a00      	cmp	r2, #0
  408108:	d1f3      	bne.n	4080f2 <__ascii_mbtowc+0x6>
  40810a:	4610      	mov	r0, r2
  40810c:	b002      	add	sp, #8
  40810e:	4770      	bx	lr
  408110:	f06f 0001 	mvn.w	r0, #1
  408114:	e7f4      	b.n	408100 <__ascii_mbtowc+0x14>
  408116:	bf00      	nop
	...

00408120 <memchr>:
  408120:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  408124:	2a10      	cmp	r2, #16
  408126:	db2b      	blt.n	408180 <memchr+0x60>
  408128:	f010 0f07 	tst.w	r0, #7
  40812c:	d008      	beq.n	408140 <memchr+0x20>
  40812e:	f810 3b01 	ldrb.w	r3, [r0], #1
  408132:	3a01      	subs	r2, #1
  408134:	428b      	cmp	r3, r1
  408136:	d02d      	beq.n	408194 <memchr+0x74>
  408138:	f010 0f07 	tst.w	r0, #7
  40813c:	b342      	cbz	r2, 408190 <memchr+0x70>
  40813e:	d1f6      	bne.n	40812e <memchr+0xe>
  408140:	b4f0      	push	{r4, r5, r6, r7}
  408142:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
  408146:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
  40814a:	f022 0407 	bic.w	r4, r2, #7
  40814e:	f07f 0700 	mvns.w	r7, #0
  408152:	2300      	movs	r3, #0
  408154:	e8f0 5602 	ldrd	r5, r6, [r0], #8
  408158:	3c08      	subs	r4, #8
  40815a:	ea85 0501 	eor.w	r5, r5, r1
  40815e:	ea86 0601 	eor.w	r6, r6, r1
  408162:	fa85 f547 	uadd8	r5, r5, r7
  408166:	faa3 f587 	sel	r5, r3, r7
  40816a:	fa86 f647 	uadd8	r6, r6, r7
  40816e:	faa5 f687 	sel	r6, r5, r7
  408172:	b98e      	cbnz	r6, 408198 <memchr+0x78>
  408174:	d1ee      	bne.n	408154 <memchr+0x34>
  408176:	bcf0      	pop	{r4, r5, r6, r7}
  408178:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  40817c:	f002 0207 	and.w	r2, r2, #7
  408180:	b132      	cbz	r2, 408190 <memchr+0x70>
  408182:	f810 3b01 	ldrb.w	r3, [r0], #1
  408186:	3a01      	subs	r2, #1
  408188:	ea83 0301 	eor.w	r3, r3, r1
  40818c:	b113      	cbz	r3, 408194 <memchr+0x74>
  40818e:	d1f8      	bne.n	408182 <memchr+0x62>
  408190:	2000      	movs	r0, #0
  408192:	4770      	bx	lr
  408194:	3801      	subs	r0, #1
  408196:	4770      	bx	lr
  408198:	2d00      	cmp	r5, #0
  40819a:	bf06      	itte	eq
  40819c:	4635      	moveq	r5, r6
  40819e:	3803      	subeq	r0, #3
  4081a0:	3807      	subne	r0, #7
  4081a2:	f015 0f01 	tst.w	r5, #1
  4081a6:	d107      	bne.n	4081b8 <memchr+0x98>
  4081a8:	3001      	adds	r0, #1
  4081aa:	f415 7f80 	tst.w	r5, #256	; 0x100
  4081ae:	bf02      	ittt	eq
  4081b0:	3001      	addeq	r0, #1
  4081b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
  4081b6:	3001      	addeq	r0, #1
  4081b8:	bcf0      	pop	{r4, r5, r6, r7}
  4081ba:	3801      	subs	r0, #1
  4081bc:	4770      	bx	lr
  4081be:	bf00      	nop

004081c0 <memcpy>:
  4081c0:	4684      	mov	ip, r0
  4081c2:	ea41 0300 	orr.w	r3, r1, r0
  4081c6:	f013 0303 	ands.w	r3, r3, #3
  4081ca:	d16d      	bne.n	4082a8 <memcpy+0xe8>
  4081cc:	3a40      	subs	r2, #64	; 0x40
  4081ce:	d341      	bcc.n	408254 <memcpy+0x94>
  4081d0:	f851 3b04 	ldr.w	r3, [r1], #4
  4081d4:	f840 3b04 	str.w	r3, [r0], #4
  4081d8:	f851 3b04 	ldr.w	r3, [r1], #4
  4081dc:	f840 3b04 	str.w	r3, [r0], #4
  4081e0:	f851 3b04 	ldr.w	r3, [r1], #4
  4081e4:	f840 3b04 	str.w	r3, [r0], #4
  4081e8:	f851 3b04 	ldr.w	r3, [r1], #4
  4081ec:	f840 3b04 	str.w	r3, [r0], #4
  4081f0:	f851 3b04 	ldr.w	r3, [r1], #4
  4081f4:	f840 3b04 	str.w	r3, [r0], #4
  4081f8:	f851 3b04 	ldr.w	r3, [r1], #4
  4081fc:	f840 3b04 	str.w	r3, [r0], #4
  408200:	f851 3b04 	ldr.w	r3, [r1], #4
  408204:	f840 3b04 	str.w	r3, [r0], #4
  408208:	f851 3b04 	ldr.w	r3, [r1], #4
  40820c:	f840 3b04 	str.w	r3, [r0], #4
  408210:	f851 3b04 	ldr.w	r3, [r1], #4
  408214:	f840 3b04 	str.w	r3, [r0], #4
  408218:	f851 3b04 	ldr.w	r3, [r1], #4
  40821c:	f840 3b04 	str.w	r3, [r0], #4
  408220:	f851 3b04 	ldr.w	r3, [r1], #4
  408224:	f840 3b04 	str.w	r3, [r0], #4
  408228:	f851 3b04 	ldr.w	r3, [r1], #4
  40822c:	f840 3b04 	str.w	r3, [r0], #4
  408230:	f851 3b04 	ldr.w	r3, [r1], #4
  408234:	f840 3b04 	str.w	r3, [r0], #4
  408238:	f851 3b04 	ldr.w	r3, [r1], #4
  40823c:	f840 3b04 	str.w	r3, [r0], #4
  408240:	f851 3b04 	ldr.w	r3, [r1], #4
  408244:	f840 3b04 	str.w	r3, [r0], #4
  408248:	f851 3b04 	ldr.w	r3, [r1], #4
  40824c:	f840 3b04 	str.w	r3, [r0], #4
  408250:	3a40      	subs	r2, #64	; 0x40
  408252:	d2bd      	bcs.n	4081d0 <memcpy+0x10>
  408254:	3230      	adds	r2, #48	; 0x30
  408256:	d311      	bcc.n	40827c <memcpy+0xbc>
  408258:	f851 3b04 	ldr.w	r3, [r1], #4
  40825c:	f840 3b04 	str.w	r3, [r0], #4
  408260:	f851 3b04 	ldr.w	r3, [r1], #4
  408264:	f840 3b04 	str.w	r3, [r0], #4
  408268:	f851 3b04 	ldr.w	r3, [r1], #4
  40826c:	f840 3b04 	str.w	r3, [r0], #4
  408270:	f851 3b04 	ldr.w	r3, [r1], #4
  408274:	f840 3b04 	str.w	r3, [r0], #4
  408278:	3a10      	subs	r2, #16
  40827a:	d2ed      	bcs.n	408258 <memcpy+0x98>
  40827c:	320c      	adds	r2, #12
  40827e:	d305      	bcc.n	40828c <memcpy+0xcc>
  408280:	f851 3b04 	ldr.w	r3, [r1], #4
  408284:	f840 3b04 	str.w	r3, [r0], #4
  408288:	3a04      	subs	r2, #4
  40828a:	d2f9      	bcs.n	408280 <memcpy+0xc0>
  40828c:	3204      	adds	r2, #4
  40828e:	d008      	beq.n	4082a2 <memcpy+0xe2>
  408290:	07d2      	lsls	r2, r2, #31
  408292:	bf1c      	itt	ne
  408294:	f811 3b01 	ldrbne.w	r3, [r1], #1
  408298:	f800 3b01 	strbne.w	r3, [r0], #1
  40829c:	d301      	bcc.n	4082a2 <memcpy+0xe2>
  40829e:	880b      	ldrh	r3, [r1, #0]
  4082a0:	8003      	strh	r3, [r0, #0]
  4082a2:	4660      	mov	r0, ip
  4082a4:	4770      	bx	lr
  4082a6:	bf00      	nop
  4082a8:	2a08      	cmp	r2, #8
  4082aa:	d313      	bcc.n	4082d4 <memcpy+0x114>
  4082ac:	078b      	lsls	r3, r1, #30
  4082ae:	d08d      	beq.n	4081cc <memcpy+0xc>
  4082b0:	f010 0303 	ands.w	r3, r0, #3
  4082b4:	d08a      	beq.n	4081cc <memcpy+0xc>
  4082b6:	f1c3 0304 	rsb	r3, r3, #4
  4082ba:	1ad2      	subs	r2, r2, r3
  4082bc:	07db      	lsls	r3, r3, #31
  4082be:	bf1c      	itt	ne
  4082c0:	f811 3b01 	ldrbne.w	r3, [r1], #1
  4082c4:	f800 3b01 	strbne.w	r3, [r0], #1
  4082c8:	d380      	bcc.n	4081cc <memcpy+0xc>
  4082ca:	f831 3b02 	ldrh.w	r3, [r1], #2
  4082ce:	f820 3b02 	strh.w	r3, [r0], #2
  4082d2:	e77b      	b.n	4081cc <memcpy+0xc>
  4082d4:	3a04      	subs	r2, #4
  4082d6:	d3d9      	bcc.n	40828c <memcpy+0xcc>
  4082d8:	3a01      	subs	r2, #1
  4082da:	f811 3b01 	ldrb.w	r3, [r1], #1
  4082de:	f800 3b01 	strb.w	r3, [r0], #1
  4082e2:	d2f9      	bcs.n	4082d8 <memcpy+0x118>
  4082e4:	780b      	ldrb	r3, [r1, #0]
  4082e6:	7003      	strb	r3, [r0, #0]
  4082e8:	784b      	ldrb	r3, [r1, #1]
  4082ea:	7043      	strb	r3, [r0, #1]
  4082ec:	788b      	ldrb	r3, [r1, #2]
  4082ee:	7083      	strb	r3, [r0, #2]
  4082f0:	4660      	mov	r0, ip
  4082f2:	4770      	bx	lr

004082f4 <memmove>:
  4082f4:	4288      	cmp	r0, r1
  4082f6:	b5f0      	push	{r4, r5, r6, r7, lr}
  4082f8:	d90d      	bls.n	408316 <memmove+0x22>
  4082fa:	188b      	adds	r3, r1, r2
  4082fc:	4298      	cmp	r0, r3
  4082fe:	d20a      	bcs.n	408316 <memmove+0x22>
  408300:	1884      	adds	r4, r0, r2
  408302:	2a00      	cmp	r2, #0
  408304:	d051      	beq.n	4083aa <memmove+0xb6>
  408306:	4622      	mov	r2, r4
  408308:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
  40830c:	f802 4d01 	strb.w	r4, [r2, #-1]!
  408310:	4299      	cmp	r1, r3
  408312:	d1f9      	bne.n	408308 <memmove+0x14>
  408314:	bdf0      	pop	{r4, r5, r6, r7, pc}
  408316:	2a0f      	cmp	r2, #15
  408318:	d948      	bls.n	4083ac <memmove+0xb8>
  40831a:	ea41 0300 	orr.w	r3, r1, r0
  40831e:	079b      	lsls	r3, r3, #30
  408320:	d146      	bne.n	4083b0 <memmove+0xbc>
  408322:	f100 0410 	add.w	r4, r0, #16
  408326:	f101 0310 	add.w	r3, r1, #16
  40832a:	4615      	mov	r5, r2
  40832c:	f853 6c10 	ldr.w	r6, [r3, #-16]
  408330:	f844 6c10 	str.w	r6, [r4, #-16]
  408334:	f853 6c0c 	ldr.w	r6, [r3, #-12]
  408338:	f844 6c0c 	str.w	r6, [r4, #-12]
  40833c:	f853 6c08 	ldr.w	r6, [r3, #-8]
  408340:	f844 6c08 	str.w	r6, [r4, #-8]
  408344:	3d10      	subs	r5, #16
  408346:	f853 6c04 	ldr.w	r6, [r3, #-4]
  40834a:	f844 6c04 	str.w	r6, [r4, #-4]
  40834e:	2d0f      	cmp	r5, #15
  408350:	f103 0310 	add.w	r3, r3, #16
  408354:	f104 0410 	add.w	r4, r4, #16
  408358:	d8e8      	bhi.n	40832c <memmove+0x38>
  40835a:	f1a2 0310 	sub.w	r3, r2, #16
  40835e:	f023 030f 	bic.w	r3, r3, #15
  408362:	f002 0e0f 	and.w	lr, r2, #15
  408366:	3310      	adds	r3, #16
  408368:	f1be 0f03 	cmp.w	lr, #3
  40836c:	4419      	add	r1, r3
  40836e:	4403      	add	r3, r0
  408370:	d921      	bls.n	4083b6 <memmove+0xc2>
  408372:	1f1e      	subs	r6, r3, #4
  408374:	460d      	mov	r5, r1
  408376:	4674      	mov	r4, lr
  408378:	3c04      	subs	r4, #4
  40837a:	f855 7b04 	ldr.w	r7, [r5], #4
  40837e:	f846 7f04 	str.w	r7, [r6, #4]!
  408382:	2c03      	cmp	r4, #3
  408384:	d8f8      	bhi.n	408378 <memmove+0x84>
  408386:	f1ae 0404 	sub.w	r4, lr, #4
  40838a:	f024 0403 	bic.w	r4, r4, #3
  40838e:	3404      	adds	r4, #4
  408390:	4421      	add	r1, r4
  408392:	4423      	add	r3, r4
  408394:	f002 0203 	and.w	r2, r2, #3
  408398:	b162      	cbz	r2, 4083b4 <memmove+0xc0>
  40839a:	3b01      	subs	r3, #1
  40839c:	440a      	add	r2, r1
  40839e:	f811 4b01 	ldrb.w	r4, [r1], #1
  4083a2:	f803 4f01 	strb.w	r4, [r3, #1]!
  4083a6:	428a      	cmp	r2, r1
  4083a8:	d1f9      	bne.n	40839e <memmove+0xaa>
  4083aa:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4083ac:	4603      	mov	r3, r0
  4083ae:	e7f3      	b.n	408398 <memmove+0xa4>
  4083b0:	4603      	mov	r3, r0
  4083b2:	e7f2      	b.n	40839a <memmove+0xa6>
  4083b4:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4083b6:	4672      	mov	r2, lr
  4083b8:	e7ee      	b.n	408398 <memmove+0xa4>
  4083ba:	bf00      	nop

004083bc <__malloc_lock>:
  4083bc:	4770      	bx	lr
  4083be:	bf00      	nop

004083c0 <__malloc_unlock>:
  4083c0:	4770      	bx	lr
  4083c2:	bf00      	nop

004083c4 <_Balloc>:
  4083c4:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  4083c6:	b570      	push	{r4, r5, r6, lr}
  4083c8:	4605      	mov	r5, r0
  4083ca:	460c      	mov	r4, r1
  4083cc:	b14b      	cbz	r3, 4083e2 <_Balloc+0x1e>
  4083ce:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
  4083d2:	b180      	cbz	r0, 4083f6 <_Balloc+0x32>
  4083d4:	6802      	ldr	r2, [r0, #0]
  4083d6:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
  4083da:	2300      	movs	r3, #0
  4083dc:	6103      	str	r3, [r0, #16]
  4083de:	60c3      	str	r3, [r0, #12]
  4083e0:	bd70      	pop	{r4, r5, r6, pc}
  4083e2:	2221      	movs	r2, #33	; 0x21
  4083e4:	2104      	movs	r1, #4
  4083e6:	f000 fecf 	bl	409188 <_calloc_r>
  4083ea:	64e8      	str	r0, [r5, #76]	; 0x4c
  4083ec:	4603      	mov	r3, r0
  4083ee:	2800      	cmp	r0, #0
  4083f0:	d1ed      	bne.n	4083ce <_Balloc+0xa>
  4083f2:	2000      	movs	r0, #0
  4083f4:	bd70      	pop	{r4, r5, r6, pc}
  4083f6:	2101      	movs	r1, #1
  4083f8:	fa01 f604 	lsl.w	r6, r1, r4
  4083fc:	1d72      	adds	r2, r6, #5
  4083fe:	4628      	mov	r0, r5
  408400:	0092      	lsls	r2, r2, #2
  408402:	f000 fec1 	bl	409188 <_calloc_r>
  408406:	2800      	cmp	r0, #0
  408408:	d0f3      	beq.n	4083f2 <_Balloc+0x2e>
  40840a:	6044      	str	r4, [r0, #4]
  40840c:	6086      	str	r6, [r0, #8]
  40840e:	e7e4      	b.n	4083da <_Balloc+0x16>

00408410 <_Bfree>:
  408410:	b131      	cbz	r1, 408420 <_Bfree+0x10>
  408412:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  408414:	684a      	ldr	r2, [r1, #4]
  408416:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
  40841a:	6008      	str	r0, [r1, #0]
  40841c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  408420:	4770      	bx	lr
  408422:	bf00      	nop

00408424 <__multadd>:
  408424:	b5f0      	push	{r4, r5, r6, r7, lr}
  408426:	690c      	ldr	r4, [r1, #16]
  408428:	b083      	sub	sp, #12
  40842a:	460d      	mov	r5, r1
  40842c:	4606      	mov	r6, r0
  40842e:	f101 0e14 	add.w	lr, r1, #20
  408432:	2700      	movs	r7, #0
  408434:	f8de 0000 	ldr.w	r0, [lr]
  408438:	b281      	uxth	r1, r0
  40843a:	fb02 3301 	mla	r3, r2, r1, r3
  40843e:	0c01      	lsrs	r1, r0, #16
  408440:	0c18      	lsrs	r0, r3, #16
  408442:	fb02 0101 	mla	r1, r2, r1, r0
  408446:	b29b      	uxth	r3, r3
  408448:	3701      	adds	r7, #1
  40844a:	eb03 4301 	add.w	r3, r3, r1, lsl #16
  40844e:	42bc      	cmp	r4, r7
  408450:	f84e 3b04 	str.w	r3, [lr], #4
  408454:	ea4f 4311 	mov.w	r3, r1, lsr #16
  408458:	dcec      	bgt.n	408434 <__multadd+0x10>
  40845a:	b13b      	cbz	r3, 40846c <__multadd+0x48>
  40845c:	68aa      	ldr	r2, [r5, #8]
  40845e:	4294      	cmp	r4, r2
  408460:	da07      	bge.n	408472 <__multadd+0x4e>
  408462:	eb05 0284 	add.w	r2, r5, r4, lsl #2
  408466:	3401      	adds	r4, #1
  408468:	6153      	str	r3, [r2, #20]
  40846a:	612c      	str	r4, [r5, #16]
  40846c:	4628      	mov	r0, r5
  40846e:	b003      	add	sp, #12
  408470:	bdf0      	pop	{r4, r5, r6, r7, pc}
  408472:	6869      	ldr	r1, [r5, #4]
  408474:	9301      	str	r3, [sp, #4]
  408476:	3101      	adds	r1, #1
  408478:	4630      	mov	r0, r6
  40847a:	f7ff ffa3 	bl	4083c4 <_Balloc>
  40847e:	692a      	ldr	r2, [r5, #16]
  408480:	3202      	adds	r2, #2
  408482:	f105 010c 	add.w	r1, r5, #12
  408486:	4607      	mov	r7, r0
  408488:	0092      	lsls	r2, r2, #2
  40848a:	300c      	adds	r0, #12
  40848c:	f7ff fe98 	bl	4081c0 <memcpy>
  408490:	6cf2      	ldr	r2, [r6, #76]	; 0x4c
  408492:	6869      	ldr	r1, [r5, #4]
  408494:	9b01      	ldr	r3, [sp, #4]
  408496:	f852 0021 	ldr.w	r0, [r2, r1, lsl #2]
  40849a:	6028      	str	r0, [r5, #0]
  40849c:	f842 5021 	str.w	r5, [r2, r1, lsl #2]
  4084a0:	463d      	mov	r5, r7
  4084a2:	e7de      	b.n	408462 <__multadd+0x3e>

004084a4 <__hi0bits>:
  4084a4:	0c02      	lsrs	r2, r0, #16
  4084a6:	0412      	lsls	r2, r2, #16
  4084a8:	4603      	mov	r3, r0
  4084aa:	b9b2      	cbnz	r2, 4084da <__hi0bits+0x36>
  4084ac:	0403      	lsls	r3, r0, #16
  4084ae:	2010      	movs	r0, #16
  4084b0:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
  4084b4:	bf04      	itt	eq
  4084b6:	021b      	lsleq	r3, r3, #8
  4084b8:	3008      	addeq	r0, #8
  4084ba:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
  4084be:	bf04      	itt	eq
  4084c0:	011b      	lsleq	r3, r3, #4
  4084c2:	3004      	addeq	r0, #4
  4084c4:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
  4084c8:	bf04      	itt	eq
  4084ca:	009b      	lsleq	r3, r3, #2
  4084cc:	3002      	addeq	r0, #2
  4084ce:	2b00      	cmp	r3, #0
  4084d0:	db02      	blt.n	4084d8 <__hi0bits+0x34>
  4084d2:	005b      	lsls	r3, r3, #1
  4084d4:	d403      	bmi.n	4084de <__hi0bits+0x3a>
  4084d6:	2020      	movs	r0, #32
  4084d8:	4770      	bx	lr
  4084da:	2000      	movs	r0, #0
  4084dc:	e7e8      	b.n	4084b0 <__hi0bits+0xc>
  4084de:	3001      	adds	r0, #1
  4084e0:	4770      	bx	lr
  4084e2:	bf00      	nop

004084e4 <__lo0bits>:
  4084e4:	6803      	ldr	r3, [r0, #0]
  4084e6:	f013 0207 	ands.w	r2, r3, #7
  4084ea:	4601      	mov	r1, r0
  4084ec:	d007      	beq.n	4084fe <__lo0bits+0x1a>
  4084ee:	07da      	lsls	r2, r3, #31
  4084f0:	d421      	bmi.n	408536 <__lo0bits+0x52>
  4084f2:	0798      	lsls	r0, r3, #30
  4084f4:	d421      	bmi.n	40853a <__lo0bits+0x56>
  4084f6:	089b      	lsrs	r3, r3, #2
  4084f8:	600b      	str	r3, [r1, #0]
  4084fa:	2002      	movs	r0, #2
  4084fc:	4770      	bx	lr
  4084fe:	b298      	uxth	r0, r3
  408500:	b198      	cbz	r0, 40852a <__lo0bits+0x46>
  408502:	4610      	mov	r0, r2
  408504:	f013 0fff 	tst.w	r3, #255	; 0xff
  408508:	bf04      	itt	eq
  40850a:	0a1b      	lsreq	r3, r3, #8
  40850c:	3008      	addeq	r0, #8
  40850e:	071a      	lsls	r2, r3, #28
  408510:	bf04      	itt	eq
  408512:	091b      	lsreq	r3, r3, #4
  408514:	3004      	addeq	r0, #4
  408516:	079a      	lsls	r2, r3, #30
  408518:	bf04      	itt	eq
  40851a:	089b      	lsreq	r3, r3, #2
  40851c:	3002      	addeq	r0, #2
  40851e:	07da      	lsls	r2, r3, #31
  408520:	d407      	bmi.n	408532 <__lo0bits+0x4e>
  408522:	085b      	lsrs	r3, r3, #1
  408524:	d104      	bne.n	408530 <__lo0bits+0x4c>
  408526:	2020      	movs	r0, #32
  408528:	4770      	bx	lr
  40852a:	0c1b      	lsrs	r3, r3, #16
  40852c:	2010      	movs	r0, #16
  40852e:	e7e9      	b.n	408504 <__lo0bits+0x20>
  408530:	3001      	adds	r0, #1
  408532:	600b      	str	r3, [r1, #0]
  408534:	4770      	bx	lr
  408536:	2000      	movs	r0, #0
  408538:	4770      	bx	lr
  40853a:	085b      	lsrs	r3, r3, #1
  40853c:	600b      	str	r3, [r1, #0]
  40853e:	2001      	movs	r0, #1
  408540:	4770      	bx	lr
  408542:	bf00      	nop

00408544 <__i2b>:
  408544:	b510      	push	{r4, lr}
  408546:	460c      	mov	r4, r1
  408548:	2101      	movs	r1, #1
  40854a:	f7ff ff3b 	bl	4083c4 <_Balloc>
  40854e:	2201      	movs	r2, #1
  408550:	6144      	str	r4, [r0, #20]
  408552:	6102      	str	r2, [r0, #16]
  408554:	bd10      	pop	{r4, pc}
  408556:	bf00      	nop

00408558 <__multiply>:
  408558:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40855c:	690c      	ldr	r4, [r1, #16]
  40855e:	6915      	ldr	r5, [r2, #16]
  408560:	42ac      	cmp	r4, r5
  408562:	b083      	sub	sp, #12
  408564:	468b      	mov	fp, r1
  408566:	4616      	mov	r6, r2
  408568:	da04      	bge.n	408574 <__multiply+0x1c>
  40856a:	4622      	mov	r2, r4
  40856c:	46b3      	mov	fp, r6
  40856e:	462c      	mov	r4, r5
  408570:	460e      	mov	r6, r1
  408572:	4615      	mov	r5, r2
  408574:	f8db 3008 	ldr.w	r3, [fp, #8]
  408578:	f8db 1004 	ldr.w	r1, [fp, #4]
  40857c:	eb04 0805 	add.w	r8, r4, r5
  408580:	4598      	cmp	r8, r3
  408582:	bfc8      	it	gt
  408584:	3101      	addgt	r1, #1
  408586:	f7ff ff1d 	bl	4083c4 <_Balloc>
  40858a:	f100 0914 	add.w	r9, r0, #20
  40858e:	eb09 0a88 	add.w	sl, r9, r8, lsl #2
  408592:	45d1      	cmp	r9, sl
  408594:	9000      	str	r0, [sp, #0]
  408596:	d205      	bcs.n	4085a4 <__multiply+0x4c>
  408598:	464b      	mov	r3, r9
  40859a:	2100      	movs	r1, #0
  40859c:	f843 1b04 	str.w	r1, [r3], #4
  4085a0:	459a      	cmp	sl, r3
  4085a2:	d8fb      	bhi.n	40859c <__multiply+0x44>
  4085a4:	f106 0c14 	add.w	ip, r6, #20
  4085a8:	eb0c 0385 	add.w	r3, ip, r5, lsl #2
  4085ac:	f10b 0b14 	add.w	fp, fp, #20
  4085b0:	459c      	cmp	ip, r3
  4085b2:	eb0b 0e84 	add.w	lr, fp, r4, lsl #2
  4085b6:	d24c      	bcs.n	408652 <__multiply+0xfa>
  4085b8:	f8cd a004 	str.w	sl, [sp, #4]
  4085bc:	469a      	mov	sl, r3
  4085be:	f8dc 5000 	ldr.w	r5, [ip]
  4085c2:	b2af      	uxth	r7, r5
  4085c4:	b1ef      	cbz	r7, 408602 <__multiply+0xaa>
  4085c6:	2100      	movs	r1, #0
  4085c8:	464d      	mov	r5, r9
  4085ca:	465e      	mov	r6, fp
  4085cc:	460c      	mov	r4, r1
  4085ce:	f856 2b04 	ldr.w	r2, [r6], #4
  4085d2:	6828      	ldr	r0, [r5, #0]
  4085d4:	b293      	uxth	r3, r2
  4085d6:	b281      	uxth	r1, r0
  4085d8:	fb07 1303 	mla	r3, r7, r3, r1
  4085dc:	0c12      	lsrs	r2, r2, #16
  4085de:	0c01      	lsrs	r1, r0, #16
  4085e0:	4423      	add	r3, r4
  4085e2:	fb07 1102 	mla	r1, r7, r2, r1
  4085e6:	eb01 4113 	add.w	r1, r1, r3, lsr #16
  4085ea:	b29b      	uxth	r3, r3
  4085ec:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
  4085f0:	45b6      	cmp	lr, r6
  4085f2:	f845 3b04 	str.w	r3, [r5], #4
  4085f6:	ea4f 4411 	mov.w	r4, r1, lsr #16
  4085fa:	d8e8      	bhi.n	4085ce <__multiply+0x76>
  4085fc:	602c      	str	r4, [r5, #0]
  4085fe:	f8dc 5000 	ldr.w	r5, [ip]
  408602:	0c2d      	lsrs	r5, r5, #16
  408604:	d01d      	beq.n	408642 <__multiply+0xea>
  408606:	f8d9 3000 	ldr.w	r3, [r9]
  40860a:	4648      	mov	r0, r9
  40860c:	461c      	mov	r4, r3
  40860e:	4659      	mov	r1, fp
  408610:	2200      	movs	r2, #0
  408612:	880e      	ldrh	r6, [r1, #0]
  408614:	0c24      	lsrs	r4, r4, #16
  408616:	fb05 4406 	mla	r4, r5, r6, r4
  40861a:	4422      	add	r2, r4
  40861c:	b29b      	uxth	r3, r3
  40861e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
  408622:	f840 3b04 	str.w	r3, [r0], #4
  408626:	f851 3b04 	ldr.w	r3, [r1], #4
  40862a:	6804      	ldr	r4, [r0, #0]
  40862c:	0c1b      	lsrs	r3, r3, #16
  40862e:	b2a6      	uxth	r6, r4
  408630:	fb05 6303 	mla	r3, r5, r3, r6
  408634:	eb03 4312 	add.w	r3, r3, r2, lsr #16
  408638:	458e      	cmp	lr, r1
  40863a:	ea4f 4213 	mov.w	r2, r3, lsr #16
  40863e:	d8e8      	bhi.n	408612 <__multiply+0xba>
  408640:	6003      	str	r3, [r0, #0]
  408642:	f10c 0c04 	add.w	ip, ip, #4
  408646:	45e2      	cmp	sl, ip
  408648:	f109 0904 	add.w	r9, r9, #4
  40864c:	d8b7      	bhi.n	4085be <__multiply+0x66>
  40864e:	f8dd a004 	ldr.w	sl, [sp, #4]
  408652:	f1b8 0f00 	cmp.w	r8, #0
  408656:	dd0b      	ble.n	408670 <__multiply+0x118>
  408658:	f85a 3c04 	ldr.w	r3, [sl, #-4]
  40865c:	f1aa 0a04 	sub.w	sl, sl, #4
  408660:	b11b      	cbz	r3, 40866a <__multiply+0x112>
  408662:	e005      	b.n	408670 <__multiply+0x118>
  408664:	f85a 3d04 	ldr.w	r3, [sl, #-4]!
  408668:	b913      	cbnz	r3, 408670 <__multiply+0x118>
  40866a:	f1b8 0801 	subs.w	r8, r8, #1
  40866e:	d1f9      	bne.n	408664 <__multiply+0x10c>
  408670:	9800      	ldr	r0, [sp, #0]
  408672:	f8c0 8010 	str.w	r8, [r0, #16]
  408676:	b003      	add	sp, #12
  408678:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0040867c <__pow5mult>:
  40867c:	f012 0303 	ands.w	r3, r2, #3
  408680:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  408684:	4614      	mov	r4, r2
  408686:	4607      	mov	r7, r0
  408688:	d12e      	bne.n	4086e8 <__pow5mult+0x6c>
  40868a:	460d      	mov	r5, r1
  40868c:	10a4      	asrs	r4, r4, #2
  40868e:	d01c      	beq.n	4086ca <__pow5mult+0x4e>
  408690:	6cbe      	ldr	r6, [r7, #72]	; 0x48
  408692:	b396      	cbz	r6, 4086fa <__pow5mult+0x7e>
  408694:	07e3      	lsls	r3, r4, #31
  408696:	f04f 0800 	mov.w	r8, #0
  40869a:	d406      	bmi.n	4086aa <__pow5mult+0x2e>
  40869c:	1064      	asrs	r4, r4, #1
  40869e:	d014      	beq.n	4086ca <__pow5mult+0x4e>
  4086a0:	6830      	ldr	r0, [r6, #0]
  4086a2:	b1a8      	cbz	r0, 4086d0 <__pow5mult+0x54>
  4086a4:	4606      	mov	r6, r0
  4086a6:	07e3      	lsls	r3, r4, #31
  4086a8:	d5f8      	bpl.n	40869c <__pow5mult+0x20>
  4086aa:	4632      	mov	r2, r6
  4086ac:	4629      	mov	r1, r5
  4086ae:	4638      	mov	r0, r7
  4086b0:	f7ff ff52 	bl	408558 <__multiply>
  4086b4:	b1b5      	cbz	r5, 4086e4 <__pow5mult+0x68>
  4086b6:	686a      	ldr	r2, [r5, #4]
  4086b8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  4086ba:	1064      	asrs	r4, r4, #1
  4086bc:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  4086c0:	6029      	str	r1, [r5, #0]
  4086c2:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
  4086c6:	4605      	mov	r5, r0
  4086c8:	d1ea      	bne.n	4086a0 <__pow5mult+0x24>
  4086ca:	4628      	mov	r0, r5
  4086cc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4086d0:	4632      	mov	r2, r6
  4086d2:	4631      	mov	r1, r6
  4086d4:	4638      	mov	r0, r7
  4086d6:	f7ff ff3f 	bl	408558 <__multiply>
  4086da:	6030      	str	r0, [r6, #0]
  4086dc:	f8c0 8000 	str.w	r8, [r0]
  4086e0:	4606      	mov	r6, r0
  4086e2:	e7e0      	b.n	4086a6 <__pow5mult+0x2a>
  4086e4:	4605      	mov	r5, r0
  4086e6:	e7d9      	b.n	40869c <__pow5mult+0x20>
  4086e8:	1e5a      	subs	r2, r3, #1
  4086ea:	4d0b      	ldr	r5, [pc, #44]	; (408718 <__pow5mult+0x9c>)
  4086ec:	2300      	movs	r3, #0
  4086ee:	f855 2022 	ldr.w	r2, [r5, r2, lsl #2]
  4086f2:	f7ff fe97 	bl	408424 <__multadd>
  4086f6:	4605      	mov	r5, r0
  4086f8:	e7c8      	b.n	40868c <__pow5mult+0x10>
  4086fa:	2101      	movs	r1, #1
  4086fc:	4638      	mov	r0, r7
  4086fe:	f7ff fe61 	bl	4083c4 <_Balloc>
  408702:	f240 2171 	movw	r1, #625	; 0x271
  408706:	2201      	movs	r2, #1
  408708:	2300      	movs	r3, #0
  40870a:	6141      	str	r1, [r0, #20]
  40870c:	6102      	str	r2, [r0, #16]
  40870e:	4606      	mov	r6, r0
  408710:	64b8      	str	r0, [r7, #72]	; 0x48
  408712:	6003      	str	r3, [r0, #0]
  408714:	e7be      	b.n	408694 <__pow5mult+0x18>
  408716:	bf00      	nop
  408718:	004095d0 	.word	0x004095d0

0040871c <__lshift>:
  40871c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  408720:	4691      	mov	r9, r2
  408722:	690a      	ldr	r2, [r1, #16]
  408724:	688b      	ldr	r3, [r1, #8]
  408726:	ea4f 1469 	mov.w	r4, r9, asr #5
  40872a:	eb04 0802 	add.w	r8, r4, r2
  40872e:	f108 0501 	add.w	r5, r8, #1
  408732:	429d      	cmp	r5, r3
  408734:	460e      	mov	r6, r1
  408736:	4607      	mov	r7, r0
  408738:	6849      	ldr	r1, [r1, #4]
  40873a:	dd04      	ble.n	408746 <__lshift+0x2a>
  40873c:	005b      	lsls	r3, r3, #1
  40873e:	429d      	cmp	r5, r3
  408740:	f101 0101 	add.w	r1, r1, #1
  408744:	dcfa      	bgt.n	40873c <__lshift+0x20>
  408746:	4638      	mov	r0, r7
  408748:	f7ff fe3c 	bl	4083c4 <_Balloc>
  40874c:	2c00      	cmp	r4, #0
  40874e:	f100 0314 	add.w	r3, r0, #20
  408752:	dd06      	ble.n	408762 <__lshift+0x46>
  408754:	eb03 0284 	add.w	r2, r3, r4, lsl #2
  408758:	2100      	movs	r1, #0
  40875a:	f843 1b04 	str.w	r1, [r3], #4
  40875e:	429a      	cmp	r2, r3
  408760:	d1fb      	bne.n	40875a <__lshift+0x3e>
  408762:	6934      	ldr	r4, [r6, #16]
  408764:	f106 0114 	add.w	r1, r6, #20
  408768:	f019 091f 	ands.w	r9, r9, #31
  40876c:	eb01 0e84 	add.w	lr, r1, r4, lsl #2
  408770:	d01d      	beq.n	4087ae <__lshift+0x92>
  408772:	f1c9 0c20 	rsb	ip, r9, #32
  408776:	2200      	movs	r2, #0
  408778:	680c      	ldr	r4, [r1, #0]
  40877a:	fa04 f409 	lsl.w	r4, r4, r9
  40877e:	4314      	orrs	r4, r2
  408780:	f843 4b04 	str.w	r4, [r3], #4
  408784:	f851 2b04 	ldr.w	r2, [r1], #4
  408788:	458e      	cmp	lr, r1
  40878a:	fa22 f20c 	lsr.w	r2, r2, ip
  40878e:	d8f3      	bhi.n	408778 <__lshift+0x5c>
  408790:	601a      	str	r2, [r3, #0]
  408792:	b10a      	cbz	r2, 408798 <__lshift+0x7c>
  408794:	f108 0502 	add.w	r5, r8, #2
  408798:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  40879a:	6872      	ldr	r2, [r6, #4]
  40879c:	3d01      	subs	r5, #1
  40879e:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  4087a2:	6105      	str	r5, [r0, #16]
  4087a4:	6031      	str	r1, [r6, #0]
  4087a6:	f843 6022 	str.w	r6, [r3, r2, lsl #2]
  4087aa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4087ae:	3b04      	subs	r3, #4
  4087b0:	f851 2b04 	ldr.w	r2, [r1], #4
  4087b4:	f843 2f04 	str.w	r2, [r3, #4]!
  4087b8:	458e      	cmp	lr, r1
  4087ba:	d8f9      	bhi.n	4087b0 <__lshift+0x94>
  4087bc:	e7ec      	b.n	408798 <__lshift+0x7c>
  4087be:	bf00      	nop

004087c0 <__mcmp>:
  4087c0:	b430      	push	{r4, r5}
  4087c2:	690b      	ldr	r3, [r1, #16]
  4087c4:	4605      	mov	r5, r0
  4087c6:	6900      	ldr	r0, [r0, #16]
  4087c8:	1ac0      	subs	r0, r0, r3
  4087ca:	d10f      	bne.n	4087ec <__mcmp+0x2c>
  4087cc:	009b      	lsls	r3, r3, #2
  4087ce:	3514      	adds	r5, #20
  4087d0:	3114      	adds	r1, #20
  4087d2:	4419      	add	r1, r3
  4087d4:	442b      	add	r3, r5
  4087d6:	e001      	b.n	4087dc <__mcmp+0x1c>
  4087d8:	429d      	cmp	r5, r3
  4087da:	d207      	bcs.n	4087ec <__mcmp+0x2c>
  4087dc:	f853 4d04 	ldr.w	r4, [r3, #-4]!
  4087e0:	f851 2d04 	ldr.w	r2, [r1, #-4]!
  4087e4:	4294      	cmp	r4, r2
  4087e6:	d0f7      	beq.n	4087d8 <__mcmp+0x18>
  4087e8:	d302      	bcc.n	4087f0 <__mcmp+0x30>
  4087ea:	2001      	movs	r0, #1
  4087ec:	bc30      	pop	{r4, r5}
  4087ee:	4770      	bx	lr
  4087f0:	f04f 30ff 	mov.w	r0, #4294967295
  4087f4:	e7fa      	b.n	4087ec <__mcmp+0x2c>
  4087f6:	bf00      	nop

004087f8 <__mdiff>:
  4087f8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4087fc:	690f      	ldr	r7, [r1, #16]
  4087fe:	460e      	mov	r6, r1
  408800:	6911      	ldr	r1, [r2, #16]
  408802:	1a7f      	subs	r7, r7, r1
  408804:	2f00      	cmp	r7, #0
  408806:	4690      	mov	r8, r2
  408808:	d117      	bne.n	40883a <__mdiff+0x42>
  40880a:	0089      	lsls	r1, r1, #2
  40880c:	f106 0514 	add.w	r5, r6, #20
  408810:	f102 0e14 	add.w	lr, r2, #20
  408814:	186b      	adds	r3, r5, r1
  408816:	4471      	add	r1, lr
  408818:	e001      	b.n	40881e <__mdiff+0x26>
  40881a:	429d      	cmp	r5, r3
  40881c:	d25c      	bcs.n	4088d8 <__mdiff+0xe0>
  40881e:	f853 2d04 	ldr.w	r2, [r3, #-4]!
  408822:	f851 4d04 	ldr.w	r4, [r1, #-4]!
  408826:	42a2      	cmp	r2, r4
  408828:	d0f7      	beq.n	40881a <__mdiff+0x22>
  40882a:	d25e      	bcs.n	4088ea <__mdiff+0xf2>
  40882c:	4633      	mov	r3, r6
  40882e:	462c      	mov	r4, r5
  408830:	4646      	mov	r6, r8
  408832:	4675      	mov	r5, lr
  408834:	4698      	mov	r8, r3
  408836:	2701      	movs	r7, #1
  408838:	e005      	b.n	408846 <__mdiff+0x4e>
  40883a:	db58      	blt.n	4088ee <__mdiff+0xf6>
  40883c:	f106 0514 	add.w	r5, r6, #20
  408840:	f108 0414 	add.w	r4, r8, #20
  408844:	2700      	movs	r7, #0
  408846:	6871      	ldr	r1, [r6, #4]
  408848:	f7ff fdbc 	bl	4083c4 <_Balloc>
  40884c:	f8d8 3010 	ldr.w	r3, [r8, #16]
  408850:	6936      	ldr	r6, [r6, #16]
  408852:	60c7      	str	r7, [r0, #12]
  408854:	eb04 0c83 	add.w	ip, r4, r3, lsl #2
  408858:	46a6      	mov	lr, r4
  40885a:	eb05 0786 	add.w	r7, r5, r6, lsl #2
  40885e:	f100 0414 	add.w	r4, r0, #20
  408862:	2300      	movs	r3, #0
  408864:	f85e 1b04 	ldr.w	r1, [lr], #4
  408868:	f855 8b04 	ldr.w	r8, [r5], #4
  40886c:	b28a      	uxth	r2, r1
  40886e:	fa13 f388 	uxtah	r3, r3, r8
  408872:	0c09      	lsrs	r1, r1, #16
  408874:	1a9a      	subs	r2, r3, r2
  408876:	ebc1 4318 	rsb	r3, r1, r8, lsr #16
  40887a:	eb03 4322 	add.w	r3, r3, r2, asr #16
  40887e:	b292      	uxth	r2, r2
  408880:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
  408884:	45f4      	cmp	ip, lr
  408886:	f844 2b04 	str.w	r2, [r4], #4
  40888a:	ea4f 4323 	mov.w	r3, r3, asr #16
  40888e:	d8e9      	bhi.n	408864 <__mdiff+0x6c>
  408890:	42af      	cmp	r7, r5
  408892:	d917      	bls.n	4088c4 <__mdiff+0xcc>
  408894:	46a4      	mov	ip, r4
  408896:	46ae      	mov	lr, r5
  408898:	f85e 2b04 	ldr.w	r2, [lr], #4
  40889c:	fa13 f382 	uxtah	r3, r3, r2
  4088a0:	1419      	asrs	r1, r3, #16
  4088a2:	eb01 4112 	add.w	r1, r1, r2, lsr #16
  4088a6:	b29b      	uxth	r3, r3
  4088a8:	ea43 4201 	orr.w	r2, r3, r1, lsl #16
  4088ac:	4577      	cmp	r7, lr
  4088ae:	f84c 2b04 	str.w	r2, [ip], #4
  4088b2:	ea4f 4321 	mov.w	r3, r1, asr #16
  4088b6:	d8ef      	bhi.n	408898 <__mdiff+0xa0>
  4088b8:	43ed      	mvns	r5, r5
  4088ba:	442f      	add	r7, r5
  4088bc:	f027 0703 	bic.w	r7, r7, #3
  4088c0:	3704      	adds	r7, #4
  4088c2:	443c      	add	r4, r7
  4088c4:	3c04      	subs	r4, #4
  4088c6:	b922      	cbnz	r2, 4088d2 <__mdiff+0xda>
  4088c8:	f854 3d04 	ldr.w	r3, [r4, #-4]!
  4088cc:	3e01      	subs	r6, #1
  4088ce:	2b00      	cmp	r3, #0
  4088d0:	d0fa      	beq.n	4088c8 <__mdiff+0xd0>
  4088d2:	6106      	str	r6, [r0, #16]
  4088d4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4088d8:	2100      	movs	r1, #0
  4088da:	f7ff fd73 	bl	4083c4 <_Balloc>
  4088de:	2201      	movs	r2, #1
  4088e0:	2300      	movs	r3, #0
  4088e2:	6102      	str	r2, [r0, #16]
  4088e4:	6143      	str	r3, [r0, #20]
  4088e6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4088ea:	4674      	mov	r4, lr
  4088ec:	e7ab      	b.n	408846 <__mdiff+0x4e>
  4088ee:	4633      	mov	r3, r6
  4088f0:	f106 0414 	add.w	r4, r6, #20
  4088f4:	f102 0514 	add.w	r5, r2, #20
  4088f8:	4616      	mov	r6, r2
  4088fa:	2701      	movs	r7, #1
  4088fc:	4698      	mov	r8, r3
  4088fe:	e7a2      	b.n	408846 <__mdiff+0x4e>

00408900 <__d2b>:
  408900:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  408904:	b082      	sub	sp, #8
  408906:	2101      	movs	r1, #1
  408908:	461c      	mov	r4, r3
  40890a:	f3c3 570a 	ubfx	r7, r3, #20, #11
  40890e:	4615      	mov	r5, r2
  408910:	9e08      	ldr	r6, [sp, #32]
  408912:	f7ff fd57 	bl	4083c4 <_Balloc>
  408916:	f3c4 0413 	ubfx	r4, r4, #0, #20
  40891a:	4680      	mov	r8, r0
  40891c:	b10f      	cbz	r7, 408922 <__d2b+0x22>
  40891e:	f444 1480 	orr.w	r4, r4, #1048576	; 0x100000
  408922:	9401      	str	r4, [sp, #4]
  408924:	b31d      	cbz	r5, 40896e <__d2b+0x6e>
  408926:	a802      	add	r0, sp, #8
  408928:	f840 5d08 	str.w	r5, [r0, #-8]!
  40892c:	f7ff fdda 	bl	4084e4 <__lo0bits>
  408930:	2800      	cmp	r0, #0
  408932:	d134      	bne.n	40899e <__d2b+0x9e>
  408934:	e89d 000c 	ldmia.w	sp, {r2, r3}
  408938:	f8c8 2014 	str.w	r2, [r8, #20]
  40893c:	2b00      	cmp	r3, #0
  40893e:	bf0c      	ite	eq
  408940:	2101      	moveq	r1, #1
  408942:	2102      	movne	r1, #2
  408944:	f8c8 3018 	str.w	r3, [r8, #24]
  408948:	f8c8 1010 	str.w	r1, [r8, #16]
  40894c:	b9df      	cbnz	r7, 408986 <__d2b+0x86>
  40894e:	eb08 0381 	add.w	r3, r8, r1, lsl #2
  408952:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
  408956:	6030      	str	r0, [r6, #0]
  408958:	6918      	ldr	r0, [r3, #16]
  40895a:	f7ff fda3 	bl	4084a4 <__hi0bits>
  40895e:	9b09      	ldr	r3, [sp, #36]	; 0x24
  408960:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
  408964:	6018      	str	r0, [r3, #0]
  408966:	4640      	mov	r0, r8
  408968:	b002      	add	sp, #8
  40896a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40896e:	a801      	add	r0, sp, #4
  408970:	f7ff fdb8 	bl	4084e4 <__lo0bits>
  408974:	9b01      	ldr	r3, [sp, #4]
  408976:	f8c8 3014 	str.w	r3, [r8, #20]
  40897a:	2101      	movs	r1, #1
  40897c:	3020      	adds	r0, #32
  40897e:	f8c8 1010 	str.w	r1, [r8, #16]
  408982:	2f00      	cmp	r7, #0
  408984:	d0e3      	beq.n	40894e <__d2b+0x4e>
  408986:	9b09      	ldr	r3, [sp, #36]	; 0x24
  408988:	f2a7 4733 	subw	r7, r7, #1075	; 0x433
  40898c:	4407      	add	r7, r0
  40898e:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
  408992:	6037      	str	r7, [r6, #0]
  408994:	6018      	str	r0, [r3, #0]
  408996:	4640      	mov	r0, r8
  408998:	b002      	add	sp, #8
  40899a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40899e:	e89d 000a 	ldmia.w	sp, {r1, r3}
  4089a2:	f1c0 0220 	rsb	r2, r0, #32
  4089a6:	fa03 f202 	lsl.w	r2, r3, r2
  4089aa:	430a      	orrs	r2, r1
  4089ac:	40c3      	lsrs	r3, r0
  4089ae:	9301      	str	r3, [sp, #4]
  4089b0:	f8c8 2014 	str.w	r2, [r8, #20]
  4089b4:	e7c2      	b.n	40893c <__d2b+0x3c>
  4089b6:	bf00      	nop

004089b8 <_realloc_r>:
  4089b8:	2900      	cmp	r1, #0
  4089ba:	f000 8095 	beq.w	408ae8 <_realloc_r+0x130>
  4089be:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4089c2:	460d      	mov	r5, r1
  4089c4:	4616      	mov	r6, r2
  4089c6:	b083      	sub	sp, #12
  4089c8:	4680      	mov	r8, r0
  4089ca:	f106 070b 	add.w	r7, r6, #11
  4089ce:	f7ff fcf5 	bl	4083bc <__malloc_lock>
  4089d2:	f855 ec04 	ldr.w	lr, [r5, #-4]
  4089d6:	2f16      	cmp	r7, #22
  4089d8:	f02e 0403 	bic.w	r4, lr, #3
  4089dc:	f1a5 0908 	sub.w	r9, r5, #8
  4089e0:	d83c      	bhi.n	408a5c <_realloc_r+0xa4>
  4089e2:	2210      	movs	r2, #16
  4089e4:	4617      	mov	r7, r2
  4089e6:	42be      	cmp	r6, r7
  4089e8:	d83d      	bhi.n	408a66 <_realloc_r+0xae>
  4089ea:	4294      	cmp	r4, r2
  4089ec:	da43      	bge.n	408a76 <_realloc_r+0xbe>
  4089ee:	4bc4      	ldr	r3, [pc, #784]	; (408d00 <_realloc_r+0x348>)
  4089f0:	6899      	ldr	r1, [r3, #8]
  4089f2:	eb09 0004 	add.w	r0, r9, r4
  4089f6:	4288      	cmp	r0, r1
  4089f8:	f000 80b4 	beq.w	408b64 <_realloc_r+0x1ac>
  4089fc:	6843      	ldr	r3, [r0, #4]
  4089fe:	f023 0101 	bic.w	r1, r3, #1
  408a02:	4401      	add	r1, r0
  408a04:	6849      	ldr	r1, [r1, #4]
  408a06:	07c9      	lsls	r1, r1, #31
  408a08:	d54c      	bpl.n	408aa4 <_realloc_r+0xec>
  408a0a:	f01e 0f01 	tst.w	lr, #1
  408a0e:	f000 809b 	beq.w	408b48 <_realloc_r+0x190>
  408a12:	4631      	mov	r1, r6
  408a14:	4640      	mov	r0, r8
  408a16:	f7ff f8b9 	bl	407b8c <_malloc_r>
  408a1a:	4606      	mov	r6, r0
  408a1c:	2800      	cmp	r0, #0
  408a1e:	d03a      	beq.n	408a96 <_realloc_r+0xde>
  408a20:	f855 3c04 	ldr.w	r3, [r5, #-4]
  408a24:	f023 0301 	bic.w	r3, r3, #1
  408a28:	444b      	add	r3, r9
  408a2a:	f1a0 0208 	sub.w	r2, r0, #8
  408a2e:	429a      	cmp	r2, r3
  408a30:	f000 8121 	beq.w	408c76 <_realloc_r+0x2be>
  408a34:	1f22      	subs	r2, r4, #4
  408a36:	2a24      	cmp	r2, #36	; 0x24
  408a38:	f200 8107 	bhi.w	408c4a <_realloc_r+0x292>
  408a3c:	2a13      	cmp	r2, #19
  408a3e:	f200 80db 	bhi.w	408bf8 <_realloc_r+0x240>
  408a42:	4603      	mov	r3, r0
  408a44:	462a      	mov	r2, r5
  408a46:	6811      	ldr	r1, [r2, #0]
  408a48:	6019      	str	r1, [r3, #0]
  408a4a:	6851      	ldr	r1, [r2, #4]
  408a4c:	6059      	str	r1, [r3, #4]
  408a4e:	6892      	ldr	r2, [r2, #8]
  408a50:	609a      	str	r2, [r3, #8]
  408a52:	4629      	mov	r1, r5
  408a54:	4640      	mov	r0, r8
  408a56:	f7fe fd7b 	bl	407550 <_free_r>
  408a5a:	e01c      	b.n	408a96 <_realloc_r+0xde>
  408a5c:	f027 0707 	bic.w	r7, r7, #7
  408a60:	2f00      	cmp	r7, #0
  408a62:	463a      	mov	r2, r7
  408a64:	dabf      	bge.n	4089e6 <_realloc_r+0x2e>
  408a66:	2600      	movs	r6, #0
  408a68:	230c      	movs	r3, #12
  408a6a:	4630      	mov	r0, r6
  408a6c:	f8c8 3000 	str.w	r3, [r8]
  408a70:	b003      	add	sp, #12
  408a72:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  408a76:	462e      	mov	r6, r5
  408a78:	1be3      	subs	r3, r4, r7
  408a7a:	2b0f      	cmp	r3, #15
  408a7c:	d81e      	bhi.n	408abc <_realloc_r+0x104>
  408a7e:	f8d9 3004 	ldr.w	r3, [r9, #4]
  408a82:	f003 0301 	and.w	r3, r3, #1
  408a86:	4323      	orrs	r3, r4
  408a88:	444c      	add	r4, r9
  408a8a:	f8c9 3004 	str.w	r3, [r9, #4]
  408a8e:	6863      	ldr	r3, [r4, #4]
  408a90:	f043 0301 	orr.w	r3, r3, #1
  408a94:	6063      	str	r3, [r4, #4]
  408a96:	4640      	mov	r0, r8
  408a98:	f7ff fc92 	bl	4083c0 <__malloc_unlock>
  408a9c:	4630      	mov	r0, r6
  408a9e:	b003      	add	sp, #12
  408aa0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  408aa4:	f023 0303 	bic.w	r3, r3, #3
  408aa8:	18e1      	adds	r1, r4, r3
  408aaa:	4291      	cmp	r1, r2
  408aac:	db1f      	blt.n	408aee <_realloc_r+0x136>
  408aae:	68c3      	ldr	r3, [r0, #12]
  408ab0:	6882      	ldr	r2, [r0, #8]
  408ab2:	462e      	mov	r6, r5
  408ab4:	60d3      	str	r3, [r2, #12]
  408ab6:	460c      	mov	r4, r1
  408ab8:	609a      	str	r2, [r3, #8]
  408aba:	e7dd      	b.n	408a78 <_realloc_r+0xc0>
  408abc:	f8d9 2004 	ldr.w	r2, [r9, #4]
  408ac0:	eb09 0107 	add.w	r1, r9, r7
  408ac4:	f002 0201 	and.w	r2, r2, #1
  408ac8:	444c      	add	r4, r9
  408aca:	f043 0301 	orr.w	r3, r3, #1
  408ace:	4317      	orrs	r7, r2
  408ad0:	f8c9 7004 	str.w	r7, [r9, #4]
  408ad4:	604b      	str	r3, [r1, #4]
  408ad6:	6863      	ldr	r3, [r4, #4]
  408ad8:	f043 0301 	orr.w	r3, r3, #1
  408adc:	3108      	adds	r1, #8
  408ade:	6063      	str	r3, [r4, #4]
  408ae0:	4640      	mov	r0, r8
  408ae2:	f7fe fd35 	bl	407550 <_free_r>
  408ae6:	e7d6      	b.n	408a96 <_realloc_r+0xde>
  408ae8:	4611      	mov	r1, r2
  408aea:	f7ff b84f 	b.w	407b8c <_malloc_r>
  408aee:	f01e 0f01 	tst.w	lr, #1
  408af2:	d18e      	bne.n	408a12 <_realloc_r+0x5a>
  408af4:	f855 1c08 	ldr.w	r1, [r5, #-8]
  408af8:	eba9 0a01 	sub.w	sl, r9, r1
  408afc:	f8da 1004 	ldr.w	r1, [sl, #4]
  408b00:	f021 0103 	bic.w	r1, r1, #3
  408b04:	440b      	add	r3, r1
  408b06:	4423      	add	r3, r4
  408b08:	4293      	cmp	r3, r2
  408b0a:	db25      	blt.n	408b58 <_realloc_r+0x1a0>
  408b0c:	68c2      	ldr	r2, [r0, #12]
  408b0e:	6881      	ldr	r1, [r0, #8]
  408b10:	4656      	mov	r6, sl
  408b12:	60ca      	str	r2, [r1, #12]
  408b14:	6091      	str	r1, [r2, #8]
  408b16:	f8da 100c 	ldr.w	r1, [sl, #12]
  408b1a:	f856 0f08 	ldr.w	r0, [r6, #8]!
  408b1e:	1f22      	subs	r2, r4, #4
  408b20:	2a24      	cmp	r2, #36	; 0x24
  408b22:	60c1      	str	r1, [r0, #12]
  408b24:	6088      	str	r0, [r1, #8]
  408b26:	f200 8094 	bhi.w	408c52 <_realloc_r+0x29a>
  408b2a:	2a13      	cmp	r2, #19
  408b2c:	d96f      	bls.n	408c0e <_realloc_r+0x256>
  408b2e:	6829      	ldr	r1, [r5, #0]
  408b30:	f8ca 1008 	str.w	r1, [sl, #8]
  408b34:	6869      	ldr	r1, [r5, #4]
  408b36:	f8ca 100c 	str.w	r1, [sl, #12]
  408b3a:	2a1b      	cmp	r2, #27
  408b3c:	f200 80a2 	bhi.w	408c84 <_realloc_r+0x2cc>
  408b40:	3508      	adds	r5, #8
  408b42:	f10a 0210 	add.w	r2, sl, #16
  408b46:	e063      	b.n	408c10 <_realloc_r+0x258>
  408b48:	f855 3c08 	ldr.w	r3, [r5, #-8]
  408b4c:	eba9 0a03 	sub.w	sl, r9, r3
  408b50:	f8da 1004 	ldr.w	r1, [sl, #4]
  408b54:	f021 0103 	bic.w	r1, r1, #3
  408b58:	1863      	adds	r3, r4, r1
  408b5a:	4293      	cmp	r3, r2
  408b5c:	f6ff af59 	blt.w	408a12 <_realloc_r+0x5a>
  408b60:	4656      	mov	r6, sl
  408b62:	e7d8      	b.n	408b16 <_realloc_r+0x15e>
  408b64:	6841      	ldr	r1, [r0, #4]
  408b66:	f021 0b03 	bic.w	fp, r1, #3
  408b6a:	44a3      	add	fp, r4
  408b6c:	f107 0010 	add.w	r0, r7, #16
  408b70:	4583      	cmp	fp, r0
  408b72:	da56      	bge.n	408c22 <_realloc_r+0x26a>
  408b74:	f01e 0f01 	tst.w	lr, #1
  408b78:	f47f af4b 	bne.w	408a12 <_realloc_r+0x5a>
  408b7c:	f855 1c08 	ldr.w	r1, [r5, #-8]
  408b80:	eba9 0a01 	sub.w	sl, r9, r1
  408b84:	f8da 1004 	ldr.w	r1, [sl, #4]
  408b88:	f021 0103 	bic.w	r1, r1, #3
  408b8c:	448b      	add	fp, r1
  408b8e:	4558      	cmp	r0, fp
  408b90:	dce2      	bgt.n	408b58 <_realloc_r+0x1a0>
  408b92:	4656      	mov	r6, sl
  408b94:	f8da 100c 	ldr.w	r1, [sl, #12]
  408b98:	f856 0f08 	ldr.w	r0, [r6, #8]!
  408b9c:	1f22      	subs	r2, r4, #4
  408b9e:	2a24      	cmp	r2, #36	; 0x24
  408ba0:	60c1      	str	r1, [r0, #12]
  408ba2:	6088      	str	r0, [r1, #8]
  408ba4:	f200 808f 	bhi.w	408cc6 <_realloc_r+0x30e>
  408ba8:	2a13      	cmp	r2, #19
  408baa:	f240 808a 	bls.w	408cc2 <_realloc_r+0x30a>
  408bae:	6829      	ldr	r1, [r5, #0]
  408bb0:	f8ca 1008 	str.w	r1, [sl, #8]
  408bb4:	6869      	ldr	r1, [r5, #4]
  408bb6:	f8ca 100c 	str.w	r1, [sl, #12]
  408bba:	2a1b      	cmp	r2, #27
  408bbc:	f200 808a 	bhi.w	408cd4 <_realloc_r+0x31c>
  408bc0:	3508      	adds	r5, #8
  408bc2:	f10a 0210 	add.w	r2, sl, #16
  408bc6:	6829      	ldr	r1, [r5, #0]
  408bc8:	6011      	str	r1, [r2, #0]
  408bca:	6869      	ldr	r1, [r5, #4]
  408bcc:	6051      	str	r1, [r2, #4]
  408bce:	68a9      	ldr	r1, [r5, #8]
  408bd0:	6091      	str	r1, [r2, #8]
  408bd2:	eb0a 0107 	add.w	r1, sl, r7
  408bd6:	ebab 0207 	sub.w	r2, fp, r7
  408bda:	f042 0201 	orr.w	r2, r2, #1
  408bde:	6099      	str	r1, [r3, #8]
  408be0:	604a      	str	r2, [r1, #4]
  408be2:	f8da 3004 	ldr.w	r3, [sl, #4]
  408be6:	f003 0301 	and.w	r3, r3, #1
  408bea:	431f      	orrs	r7, r3
  408bec:	4640      	mov	r0, r8
  408bee:	f8ca 7004 	str.w	r7, [sl, #4]
  408bf2:	f7ff fbe5 	bl	4083c0 <__malloc_unlock>
  408bf6:	e751      	b.n	408a9c <_realloc_r+0xe4>
  408bf8:	682b      	ldr	r3, [r5, #0]
  408bfa:	6003      	str	r3, [r0, #0]
  408bfc:	686b      	ldr	r3, [r5, #4]
  408bfe:	6043      	str	r3, [r0, #4]
  408c00:	2a1b      	cmp	r2, #27
  408c02:	d82d      	bhi.n	408c60 <_realloc_r+0x2a8>
  408c04:	f100 0308 	add.w	r3, r0, #8
  408c08:	f105 0208 	add.w	r2, r5, #8
  408c0c:	e71b      	b.n	408a46 <_realloc_r+0x8e>
  408c0e:	4632      	mov	r2, r6
  408c10:	6829      	ldr	r1, [r5, #0]
  408c12:	6011      	str	r1, [r2, #0]
  408c14:	6869      	ldr	r1, [r5, #4]
  408c16:	6051      	str	r1, [r2, #4]
  408c18:	68a9      	ldr	r1, [r5, #8]
  408c1a:	6091      	str	r1, [r2, #8]
  408c1c:	461c      	mov	r4, r3
  408c1e:	46d1      	mov	r9, sl
  408c20:	e72a      	b.n	408a78 <_realloc_r+0xc0>
  408c22:	eb09 0107 	add.w	r1, r9, r7
  408c26:	ebab 0b07 	sub.w	fp, fp, r7
  408c2a:	f04b 0201 	orr.w	r2, fp, #1
  408c2e:	6099      	str	r1, [r3, #8]
  408c30:	604a      	str	r2, [r1, #4]
  408c32:	f855 3c04 	ldr.w	r3, [r5, #-4]
  408c36:	f003 0301 	and.w	r3, r3, #1
  408c3a:	431f      	orrs	r7, r3
  408c3c:	4640      	mov	r0, r8
  408c3e:	f845 7c04 	str.w	r7, [r5, #-4]
  408c42:	f7ff fbbd 	bl	4083c0 <__malloc_unlock>
  408c46:	462e      	mov	r6, r5
  408c48:	e728      	b.n	408a9c <_realloc_r+0xe4>
  408c4a:	4629      	mov	r1, r5
  408c4c:	f7ff fb52 	bl	4082f4 <memmove>
  408c50:	e6ff      	b.n	408a52 <_realloc_r+0x9a>
  408c52:	4629      	mov	r1, r5
  408c54:	4630      	mov	r0, r6
  408c56:	461c      	mov	r4, r3
  408c58:	46d1      	mov	r9, sl
  408c5a:	f7ff fb4b 	bl	4082f4 <memmove>
  408c5e:	e70b      	b.n	408a78 <_realloc_r+0xc0>
  408c60:	68ab      	ldr	r3, [r5, #8]
  408c62:	6083      	str	r3, [r0, #8]
  408c64:	68eb      	ldr	r3, [r5, #12]
  408c66:	60c3      	str	r3, [r0, #12]
  408c68:	2a24      	cmp	r2, #36	; 0x24
  408c6a:	d017      	beq.n	408c9c <_realloc_r+0x2e4>
  408c6c:	f100 0310 	add.w	r3, r0, #16
  408c70:	f105 0210 	add.w	r2, r5, #16
  408c74:	e6e7      	b.n	408a46 <_realloc_r+0x8e>
  408c76:	f850 3c04 	ldr.w	r3, [r0, #-4]
  408c7a:	f023 0303 	bic.w	r3, r3, #3
  408c7e:	441c      	add	r4, r3
  408c80:	462e      	mov	r6, r5
  408c82:	e6f9      	b.n	408a78 <_realloc_r+0xc0>
  408c84:	68a9      	ldr	r1, [r5, #8]
  408c86:	f8ca 1010 	str.w	r1, [sl, #16]
  408c8a:	68e9      	ldr	r1, [r5, #12]
  408c8c:	f8ca 1014 	str.w	r1, [sl, #20]
  408c90:	2a24      	cmp	r2, #36	; 0x24
  408c92:	d00c      	beq.n	408cae <_realloc_r+0x2f6>
  408c94:	3510      	adds	r5, #16
  408c96:	f10a 0218 	add.w	r2, sl, #24
  408c9a:	e7b9      	b.n	408c10 <_realloc_r+0x258>
  408c9c:	692b      	ldr	r3, [r5, #16]
  408c9e:	6103      	str	r3, [r0, #16]
  408ca0:	696b      	ldr	r3, [r5, #20]
  408ca2:	6143      	str	r3, [r0, #20]
  408ca4:	f105 0218 	add.w	r2, r5, #24
  408ca8:	f100 0318 	add.w	r3, r0, #24
  408cac:	e6cb      	b.n	408a46 <_realloc_r+0x8e>
  408cae:	692a      	ldr	r2, [r5, #16]
  408cb0:	f8ca 2018 	str.w	r2, [sl, #24]
  408cb4:	696a      	ldr	r2, [r5, #20]
  408cb6:	f8ca 201c 	str.w	r2, [sl, #28]
  408cba:	3518      	adds	r5, #24
  408cbc:	f10a 0220 	add.w	r2, sl, #32
  408cc0:	e7a6      	b.n	408c10 <_realloc_r+0x258>
  408cc2:	4632      	mov	r2, r6
  408cc4:	e77f      	b.n	408bc6 <_realloc_r+0x20e>
  408cc6:	4629      	mov	r1, r5
  408cc8:	4630      	mov	r0, r6
  408cca:	9301      	str	r3, [sp, #4]
  408ccc:	f7ff fb12 	bl	4082f4 <memmove>
  408cd0:	9b01      	ldr	r3, [sp, #4]
  408cd2:	e77e      	b.n	408bd2 <_realloc_r+0x21a>
  408cd4:	68a9      	ldr	r1, [r5, #8]
  408cd6:	f8ca 1010 	str.w	r1, [sl, #16]
  408cda:	68e9      	ldr	r1, [r5, #12]
  408cdc:	f8ca 1014 	str.w	r1, [sl, #20]
  408ce0:	2a24      	cmp	r2, #36	; 0x24
  408ce2:	d003      	beq.n	408cec <_realloc_r+0x334>
  408ce4:	3510      	adds	r5, #16
  408ce6:	f10a 0218 	add.w	r2, sl, #24
  408cea:	e76c      	b.n	408bc6 <_realloc_r+0x20e>
  408cec:	692a      	ldr	r2, [r5, #16]
  408cee:	f8ca 2018 	str.w	r2, [sl, #24]
  408cf2:	696a      	ldr	r2, [r5, #20]
  408cf4:	f8ca 201c 	str.w	r2, [sl, #28]
  408cf8:	3518      	adds	r5, #24
  408cfa:	f10a 0220 	add.w	r2, sl, #32
  408cfe:	e762      	b.n	408bc6 <_realloc_r+0x20e>
  408d00:	204005ac 	.word	0x204005ac

00408d04 <_sbrk_r>:
  408d04:	b538      	push	{r3, r4, r5, lr}
  408d06:	4c07      	ldr	r4, [pc, #28]	; (408d24 <_sbrk_r+0x20>)
  408d08:	2300      	movs	r3, #0
  408d0a:	4605      	mov	r5, r0
  408d0c:	4608      	mov	r0, r1
  408d0e:	6023      	str	r3, [r4, #0]
  408d10:	f7f9 fb66 	bl	4023e0 <_sbrk>
  408d14:	1c43      	adds	r3, r0, #1
  408d16:	d000      	beq.n	408d1a <_sbrk_r+0x16>
  408d18:	bd38      	pop	{r3, r4, r5, pc}
  408d1a:	6823      	ldr	r3, [r4, #0]
  408d1c:	2b00      	cmp	r3, #0
  408d1e:	d0fb      	beq.n	408d18 <_sbrk_r+0x14>
  408d20:	602b      	str	r3, [r5, #0]
  408d22:	bd38      	pop	{r3, r4, r5, pc}
  408d24:	20400b74 	.word	0x20400b74

00408d28 <__sread>:
  408d28:	b510      	push	{r4, lr}
  408d2a:	460c      	mov	r4, r1
  408d2c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  408d30:	f000 fae8 	bl	409304 <_read_r>
  408d34:	2800      	cmp	r0, #0
  408d36:	db03      	blt.n	408d40 <__sread+0x18>
  408d38:	6d23      	ldr	r3, [r4, #80]	; 0x50
  408d3a:	4403      	add	r3, r0
  408d3c:	6523      	str	r3, [r4, #80]	; 0x50
  408d3e:	bd10      	pop	{r4, pc}
  408d40:	89a3      	ldrh	r3, [r4, #12]
  408d42:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
  408d46:	81a3      	strh	r3, [r4, #12]
  408d48:	bd10      	pop	{r4, pc}
  408d4a:	bf00      	nop

00408d4c <__swrite>:
  408d4c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  408d50:	4616      	mov	r6, r2
  408d52:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
  408d56:	461f      	mov	r7, r3
  408d58:	05d3      	lsls	r3, r2, #23
  408d5a:	460c      	mov	r4, r1
  408d5c:	4605      	mov	r5, r0
  408d5e:	d507      	bpl.n	408d70 <__swrite+0x24>
  408d60:	2200      	movs	r2, #0
  408d62:	2302      	movs	r3, #2
  408d64:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  408d68:	f000 fab6 	bl	4092d8 <_lseek_r>
  408d6c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  408d70:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  408d74:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
  408d78:	81a2      	strh	r2, [r4, #12]
  408d7a:	463b      	mov	r3, r7
  408d7c:	4632      	mov	r2, r6
  408d7e:	4628      	mov	r0, r5
  408d80:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  408d84:	f000 b998 	b.w	4090b8 <_write_r>

00408d88 <__sseek>:
  408d88:	b510      	push	{r4, lr}
  408d8a:	460c      	mov	r4, r1
  408d8c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  408d90:	f000 faa2 	bl	4092d8 <_lseek_r>
  408d94:	89a3      	ldrh	r3, [r4, #12]
  408d96:	1c42      	adds	r2, r0, #1
  408d98:	bf0e      	itee	eq
  408d9a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
  408d9e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
  408da2:	6520      	strne	r0, [r4, #80]	; 0x50
  408da4:	81a3      	strh	r3, [r4, #12]
  408da6:	bd10      	pop	{r4, pc}

00408da8 <__sclose>:
  408da8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  408dac:	f000 ba1c 	b.w	4091e8 <_close_r>
	...

00408dc0 <strlen>:
  408dc0:	f890 f000 	pld	[r0]
  408dc4:	e96d 4502 	strd	r4, r5, [sp, #-8]!
  408dc8:	f020 0107 	bic.w	r1, r0, #7
  408dcc:	f06f 0c00 	mvn.w	ip, #0
  408dd0:	f010 0407 	ands.w	r4, r0, #7
  408dd4:	f891 f020 	pld	[r1, #32]
  408dd8:	f040 8049 	bne.w	408e6e <strlen+0xae>
  408ddc:	f04f 0400 	mov.w	r4, #0
  408de0:	f06f 0007 	mvn.w	r0, #7
  408de4:	e9d1 2300 	ldrd	r2, r3, [r1]
  408de8:	f891 f040 	pld	[r1, #64]	; 0x40
  408dec:	f100 0008 	add.w	r0, r0, #8
  408df0:	fa82 f24c 	uadd8	r2, r2, ip
  408df4:	faa4 f28c 	sel	r2, r4, ip
  408df8:	fa83 f34c 	uadd8	r3, r3, ip
  408dfc:	faa2 f38c 	sel	r3, r2, ip
  408e00:	bb4b      	cbnz	r3, 408e56 <strlen+0x96>
  408e02:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
  408e06:	fa82 f24c 	uadd8	r2, r2, ip
  408e0a:	f100 0008 	add.w	r0, r0, #8
  408e0e:	faa4 f28c 	sel	r2, r4, ip
  408e12:	fa83 f34c 	uadd8	r3, r3, ip
  408e16:	faa2 f38c 	sel	r3, r2, ip
  408e1a:	b9e3      	cbnz	r3, 408e56 <strlen+0x96>
  408e1c:	e9d1 2304 	ldrd	r2, r3, [r1, #16]
  408e20:	fa82 f24c 	uadd8	r2, r2, ip
  408e24:	f100 0008 	add.w	r0, r0, #8
  408e28:	faa4 f28c 	sel	r2, r4, ip
  408e2c:	fa83 f34c 	uadd8	r3, r3, ip
  408e30:	faa2 f38c 	sel	r3, r2, ip
  408e34:	b97b      	cbnz	r3, 408e56 <strlen+0x96>
  408e36:	e9d1 2306 	ldrd	r2, r3, [r1, #24]
  408e3a:	f101 0120 	add.w	r1, r1, #32
  408e3e:	fa82 f24c 	uadd8	r2, r2, ip
  408e42:	f100 0008 	add.w	r0, r0, #8
  408e46:	faa4 f28c 	sel	r2, r4, ip
  408e4a:	fa83 f34c 	uadd8	r3, r3, ip
  408e4e:	faa2 f38c 	sel	r3, r2, ip
  408e52:	2b00      	cmp	r3, #0
  408e54:	d0c6      	beq.n	408de4 <strlen+0x24>
  408e56:	2a00      	cmp	r2, #0
  408e58:	bf04      	itt	eq
  408e5a:	3004      	addeq	r0, #4
  408e5c:	461a      	moveq	r2, r3
  408e5e:	ba12      	rev	r2, r2
  408e60:	fab2 f282 	clz	r2, r2
  408e64:	e8fd 4502 	ldrd	r4, r5, [sp], #8
  408e68:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
  408e6c:	4770      	bx	lr
  408e6e:	e9d1 2300 	ldrd	r2, r3, [r1]
  408e72:	f004 0503 	and.w	r5, r4, #3
  408e76:	f1c4 0000 	rsb	r0, r4, #0
  408e7a:	ea4f 05c5 	mov.w	r5, r5, lsl #3
  408e7e:	f014 0f04 	tst.w	r4, #4
  408e82:	f891 f040 	pld	[r1, #64]	; 0x40
  408e86:	fa0c f505 	lsl.w	r5, ip, r5
  408e8a:	ea62 0205 	orn	r2, r2, r5
  408e8e:	bf1c      	itt	ne
  408e90:	ea63 0305 	ornne	r3, r3, r5
  408e94:	4662      	movne	r2, ip
  408e96:	f04f 0400 	mov.w	r4, #0
  408e9a:	e7a9      	b.n	408df0 <strlen+0x30>

00408e9c <__ssprint_r>:
  408e9c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  408ea0:	6893      	ldr	r3, [r2, #8]
  408ea2:	b083      	sub	sp, #12
  408ea4:	4690      	mov	r8, r2
  408ea6:	2b00      	cmp	r3, #0
  408ea8:	d070      	beq.n	408f8c <__ssprint_r+0xf0>
  408eaa:	4682      	mov	sl, r0
  408eac:	460c      	mov	r4, r1
  408eae:	6817      	ldr	r7, [r2, #0]
  408eb0:	688d      	ldr	r5, [r1, #8]
  408eb2:	6808      	ldr	r0, [r1, #0]
  408eb4:	e042      	b.n	408f3c <__ssprint_r+0xa0>
  408eb6:	89a3      	ldrh	r3, [r4, #12]
  408eb8:	f413 6f90 	tst.w	r3, #1152	; 0x480
  408ebc:	d02e      	beq.n	408f1c <__ssprint_r+0x80>
  408ebe:	6965      	ldr	r5, [r4, #20]
  408ec0:	6921      	ldr	r1, [r4, #16]
  408ec2:	eb05 0545 	add.w	r5, r5, r5, lsl #1
  408ec6:	eba0 0b01 	sub.w	fp, r0, r1
  408eca:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
  408ece:	f10b 0001 	add.w	r0, fp, #1
  408ed2:	106d      	asrs	r5, r5, #1
  408ed4:	4430      	add	r0, r6
  408ed6:	42a8      	cmp	r0, r5
  408ed8:	462a      	mov	r2, r5
  408eda:	bf84      	itt	hi
  408edc:	4605      	movhi	r5, r0
  408ede:	462a      	movhi	r2, r5
  408ee0:	055b      	lsls	r3, r3, #21
  408ee2:	d538      	bpl.n	408f56 <__ssprint_r+0xba>
  408ee4:	4611      	mov	r1, r2
  408ee6:	4650      	mov	r0, sl
  408ee8:	f7fe fe50 	bl	407b8c <_malloc_r>
  408eec:	2800      	cmp	r0, #0
  408eee:	d03c      	beq.n	408f6a <__ssprint_r+0xce>
  408ef0:	465a      	mov	r2, fp
  408ef2:	6921      	ldr	r1, [r4, #16]
  408ef4:	9001      	str	r0, [sp, #4]
  408ef6:	f7ff f963 	bl	4081c0 <memcpy>
  408efa:	89a2      	ldrh	r2, [r4, #12]
  408efc:	9b01      	ldr	r3, [sp, #4]
  408efe:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
  408f02:	f042 0280 	orr.w	r2, r2, #128	; 0x80
  408f06:	81a2      	strh	r2, [r4, #12]
  408f08:	eba5 020b 	sub.w	r2, r5, fp
  408f0c:	eb03 000b 	add.w	r0, r3, fp
  408f10:	6165      	str	r5, [r4, #20]
  408f12:	6123      	str	r3, [r4, #16]
  408f14:	6020      	str	r0, [r4, #0]
  408f16:	60a2      	str	r2, [r4, #8]
  408f18:	4635      	mov	r5, r6
  408f1a:	46b3      	mov	fp, r6
  408f1c:	465a      	mov	r2, fp
  408f1e:	4649      	mov	r1, r9
  408f20:	f7ff f9e8 	bl	4082f4 <memmove>
  408f24:	f8d8 3008 	ldr.w	r3, [r8, #8]
  408f28:	68a2      	ldr	r2, [r4, #8]
  408f2a:	6820      	ldr	r0, [r4, #0]
  408f2c:	1b55      	subs	r5, r2, r5
  408f2e:	4458      	add	r0, fp
  408f30:	1b9e      	subs	r6, r3, r6
  408f32:	60a5      	str	r5, [r4, #8]
  408f34:	6020      	str	r0, [r4, #0]
  408f36:	f8c8 6008 	str.w	r6, [r8, #8]
  408f3a:	b33e      	cbz	r6, 408f8c <__ssprint_r+0xf0>
  408f3c:	687e      	ldr	r6, [r7, #4]
  408f3e:	463b      	mov	r3, r7
  408f40:	3708      	adds	r7, #8
  408f42:	2e00      	cmp	r6, #0
  408f44:	d0fa      	beq.n	408f3c <__ssprint_r+0xa0>
  408f46:	42ae      	cmp	r6, r5
  408f48:	f8d3 9000 	ldr.w	r9, [r3]
  408f4c:	46ab      	mov	fp, r5
  408f4e:	d2b2      	bcs.n	408eb6 <__ssprint_r+0x1a>
  408f50:	4635      	mov	r5, r6
  408f52:	46b3      	mov	fp, r6
  408f54:	e7e2      	b.n	408f1c <__ssprint_r+0x80>
  408f56:	4650      	mov	r0, sl
  408f58:	f7ff fd2e 	bl	4089b8 <_realloc_r>
  408f5c:	4603      	mov	r3, r0
  408f5e:	2800      	cmp	r0, #0
  408f60:	d1d2      	bne.n	408f08 <__ssprint_r+0x6c>
  408f62:	6921      	ldr	r1, [r4, #16]
  408f64:	4650      	mov	r0, sl
  408f66:	f7fe faf3 	bl	407550 <_free_r>
  408f6a:	230c      	movs	r3, #12
  408f6c:	f8ca 3000 	str.w	r3, [sl]
  408f70:	89a3      	ldrh	r3, [r4, #12]
  408f72:	2200      	movs	r2, #0
  408f74:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  408f78:	f04f 30ff 	mov.w	r0, #4294967295
  408f7c:	81a3      	strh	r3, [r4, #12]
  408f7e:	f8c8 2008 	str.w	r2, [r8, #8]
  408f82:	f8c8 2004 	str.w	r2, [r8, #4]
  408f86:	b003      	add	sp, #12
  408f88:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  408f8c:	2000      	movs	r0, #0
  408f8e:	f8c8 0004 	str.w	r0, [r8, #4]
  408f92:	b003      	add	sp, #12
  408f94:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

00408f98 <__swbuf_r>:
  408f98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  408f9a:	460d      	mov	r5, r1
  408f9c:	4614      	mov	r4, r2
  408f9e:	4606      	mov	r6, r0
  408fa0:	b110      	cbz	r0, 408fa8 <__swbuf_r+0x10>
  408fa2:	6b83      	ldr	r3, [r0, #56]	; 0x38
  408fa4:	2b00      	cmp	r3, #0
  408fa6:	d04b      	beq.n	409040 <__swbuf_r+0xa8>
  408fa8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  408fac:	69a3      	ldr	r3, [r4, #24]
  408fae:	60a3      	str	r3, [r4, #8]
  408fb0:	b291      	uxth	r1, r2
  408fb2:	0708      	lsls	r0, r1, #28
  408fb4:	d539      	bpl.n	40902a <__swbuf_r+0x92>
  408fb6:	6923      	ldr	r3, [r4, #16]
  408fb8:	2b00      	cmp	r3, #0
  408fba:	d036      	beq.n	40902a <__swbuf_r+0x92>
  408fbc:	b2ed      	uxtb	r5, r5
  408fbe:	0489      	lsls	r1, r1, #18
  408fc0:	462f      	mov	r7, r5
  408fc2:	d515      	bpl.n	408ff0 <__swbuf_r+0x58>
  408fc4:	6822      	ldr	r2, [r4, #0]
  408fc6:	6961      	ldr	r1, [r4, #20]
  408fc8:	1ad3      	subs	r3, r2, r3
  408fca:	428b      	cmp	r3, r1
  408fcc:	da1c      	bge.n	409008 <__swbuf_r+0x70>
  408fce:	3301      	adds	r3, #1
  408fd0:	68a1      	ldr	r1, [r4, #8]
  408fd2:	1c50      	adds	r0, r2, #1
  408fd4:	3901      	subs	r1, #1
  408fd6:	60a1      	str	r1, [r4, #8]
  408fd8:	6020      	str	r0, [r4, #0]
  408fda:	7015      	strb	r5, [r2, #0]
  408fdc:	6962      	ldr	r2, [r4, #20]
  408fde:	429a      	cmp	r2, r3
  408fe0:	d01a      	beq.n	409018 <__swbuf_r+0x80>
  408fe2:	89a3      	ldrh	r3, [r4, #12]
  408fe4:	07db      	lsls	r3, r3, #31
  408fe6:	d501      	bpl.n	408fec <__swbuf_r+0x54>
  408fe8:	2d0a      	cmp	r5, #10
  408fea:	d015      	beq.n	409018 <__swbuf_r+0x80>
  408fec:	4638      	mov	r0, r7
  408fee:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  408ff0:	6e61      	ldr	r1, [r4, #100]	; 0x64
  408ff2:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  408ff6:	f421 5100 	bic.w	r1, r1, #8192	; 0x2000
  408ffa:	81a2      	strh	r2, [r4, #12]
  408ffc:	6822      	ldr	r2, [r4, #0]
  408ffe:	6661      	str	r1, [r4, #100]	; 0x64
  409000:	6961      	ldr	r1, [r4, #20]
  409002:	1ad3      	subs	r3, r2, r3
  409004:	428b      	cmp	r3, r1
  409006:	dbe2      	blt.n	408fce <__swbuf_r+0x36>
  409008:	4621      	mov	r1, r4
  40900a:	4630      	mov	r0, r6
  40900c:	f7fe f936 	bl	40727c <_fflush_r>
  409010:	b940      	cbnz	r0, 409024 <__swbuf_r+0x8c>
  409012:	6822      	ldr	r2, [r4, #0]
  409014:	2301      	movs	r3, #1
  409016:	e7db      	b.n	408fd0 <__swbuf_r+0x38>
  409018:	4621      	mov	r1, r4
  40901a:	4630      	mov	r0, r6
  40901c:	f7fe f92e 	bl	40727c <_fflush_r>
  409020:	2800      	cmp	r0, #0
  409022:	d0e3      	beq.n	408fec <__swbuf_r+0x54>
  409024:	f04f 37ff 	mov.w	r7, #4294967295
  409028:	e7e0      	b.n	408fec <__swbuf_r+0x54>
  40902a:	4621      	mov	r1, r4
  40902c:	4630      	mov	r0, r6
  40902e:	f7fd f851 	bl	4060d4 <__swsetup_r>
  409032:	2800      	cmp	r0, #0
  409034:	d1f6      	bne.n	409024 <__swbuf_r+0x8c>
  409036:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  40903a:	6923      	ldr	r3, [r4, #16]
  40903c:	b291      	uxth	r1, r2
  40903e:	e7bd      	b.n	408fbc <__swbuf_r+0x24>
  409040:	f7fe f9b0 	bl	4073a4 <__sinit>
  409044:	e7b0      	b.n	408fa8 <__swbuf_r+0x10>
  409046:	bf00      	nop

00409048 <_wcrtomb_r>:
  409048:	b5f0      	push	{r4, r5, r6, r7, lr}
  40904a:	4606      	mov	r6, r0
  40904c:	b085      	sub	sp, #20
  40904e:	461f      	mov	r7, r3
  409050:	b189      	cbz	r1, 409076 <_wcrtomb_r+0x2e>
  409052:	4c10      	ldr	r4, [pc, #64]	; (409094 <_wcrtomb_r+0x4c>)
  409054:	4d10      	ldr	r5, [pc, #64]	; (409098 <_wcrtomb_r+0x50>)
  409056:	6824      	ldr	r4, [r4, #0]
  409058:	6b64      	ldr	r4, [r4, #52]	; 0x34
  40905a:	2c00      	cmp	r4, #0
  40905c:	bf08      	it	eq
  40905e:	462c      	moveq	r4, r5
  409060:	f8d4 40e0 	ldr.w	r4, [r4, #224]	; 0xe0
  409064:	47a0      	blx	r4
  409066:	1c43      	adds	r3, r0, #1
  409068:	d103      	bne.n	409072 <_wcrtomb_r+0x2a>
  40906a:	2200      	movs	r2, #0
  40906c:	238a      	movs	r3, #138	; 0x8a
  40906e:	603a      	str	r2, [r7, #0]
  409070:	6033      	str	r3, [r6, #0]
  409072:	b005      	add	sp, #20
  409074:	bdf0      	pop	{r4, r5, r6, r7, pc}
  409076:	460c      	mov	r4, r1
  409078:	4906      	ldr	r1, [pc, #24]	; (409094 <_wcrtomb_r+0x4c>)
  40907a:	4a07      	ldr	r2, [pc, #28]	; (409098 <_wcrtomb_r+0x50>)
  40907c:	6809      	ldr	r1, [r1, #0]
  40907e:	6b49      	ldr	r1, [r1, #52]	; 0x34
  409080:	2900      	cmp	r1, #0
  409082:	bf08      	it	eq
  409084:	4611      	moveq	r1, r2
  409086:	4622      	mov	r2, r4
  409088:	f8d1 40e0 	ldr.w	r4, [r1, #224]	; 0xe0
  40908c:	a901      	add	r1, sp, #4
  40908e:	47a0      	blx	r4
  409090:	e7e9      	b.n	409066 <_wcrtomb_r+0x1e>
  409092:	bf00      	nop
  409094:	20400014 	.word	0x20400014
  409098:	20400440 	.word	0x20400440

0040909c <__ascii_wctomb>:
  40909c:	b121      	cbz	r1, 4090a8 <__ascii_wctomb+0xc>
  40909e:	2aff      	cmp	r2, #255	; 0xff
  4090a0:	d804      	bhi.n	4090ac <__ascii_wctomb+0x10>
  4090a2:	700a      	strb	r2, [r1, #0]
  4090a4:	2001      	movs	r0, #1
  4090a6:	4770      	bx	lr
  4090a8:	4608      	mov	r0, r1
  4090aa:	4770      	bx	lr
  4090ac:	238a      	movs	r3, #138	; 0x8a
  4090ae:	6003      	str	r3, [r0, #0]
  4090b0:	f04f 30ff 	mov.w	r0, #4294967295
  4090b4:	4770      	bx	lr
  4090b6:	bf00      	nop

004090b8 <_write_r>:
  4090b8:	b570      	push	{r4, r5, r6, lr}
  4090ba:	460d      	mov	r5, r1
  4090bc:	4c08      	ldr	r4, [pc, #32]	; (4090e0 <_write_r+0x28>)
  4090be:	4611      	mov	r1, r2
  4090c0:	4606      	mov	r6, r0
  4090c2:	461a      	mov	r2, r3
  4090c4:	4628      	mov	r0, r5
  4090c6:	2300      	movs	r3, #0
  4090c8:	6023      	str	r3, [r4, #0]
  4090ca:	f7f7 fd31 	bl	400b30 <_write>
  4090ce:	1c43      	adds	r3, r0, #1
  4090d0:	d000      	beq.n	4090d4 <_write_r+0x1c>
  4090d2:	bd70      	pop	{r4, r5, r6, pc}
  4090d4:	6823      	ldr	r3, [r4, #0]
  4090d6:	2b00      	cmp	r3, #0
  4090d8:	d0fb      	beq.n	4090d2 <_write_r+0x1a>
  4090da:	6033      	str	r3, [r6, #0]
  4090dc:	bd70      	pop	{r4, r5, r6, pc}
  4090de:	bf00      	nop
  4090e0:	20400b74 	.word	0x20400b74

004090e4 <__register_exitproc>:
  4090e4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  4090e8:	4c25      	ldr	r4, [pc, #148]	; (409180 <__register_exitproc+0x9c>)
  4090ea:	6825      	ldr	r5, [r4, #0]
  4090ec:	f8d5 4148 	ldr.w	r4, [r5, #328]	; 0x148
  4090f0:	4606      	mov	r6, r0
  4090f2:	4688      	mov	r8, r1
  4090f4:	4692      	mov	sl, r2
  4090f6:	4699      	mov	r9, r3
  4090f8:	b3c4      	cbz	r4, 40916c <__register_exitproc+0x88>
  4090fa:	6860      	ldr	r0, [r4, #4]
  4090fc:	281f      	cmp	r0, #31
  4090fe:	dc17      	bgt.n	409130 <__register_exitproc+0x4c>
  409100:	1c43      	adds	r3, r0, #1
  409102:	b176      	cbz	r6, 409122 <__register_exitproc+0x3e>
  409104:	eb04 0580 	add.w	r5, r4, r0, lsl #2
  409108:	2201      	movs	r2, #1
  40910a:	f8c5 a088 	str.w	sl, [r5, #136]	; 0x88
  40910e:	f8d4 1188 	ldr.w	r1, [r4, #392]	; 0x188
  409112:	4082      	lsls	r2, r0
  409114:	4311      	orrs	r1, r2
  409116:	2e02      	cmp	r6, #2
  409118:	f8c4 1188 	str.w	r1, [r4, #392]	; 0x188
  40911c:	f8c5 9108 	str.w	r9, [r5, #264]	; 0x108
  409120:	d01e      	beq.n	409160 <__register_exitproc+0x7c>
  409122:	3002      	adds	r0, #2
  409124:	6063      	str	r3, [r4, #4]
  409126:	f844 8020 	str.w	r8, [r4, r0, lsl #2]
  40912a:	2000      	movs	r0, #0
  40912c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  409130:	4b14      	ldr	r3, [pc, #80]	; (409184 <__register_exitproc+0xa0>)
  409132:	b303      	cbz	r3, 409176 <__register_exitproc+0x92>
  409134:	f44f 70c8 	mov.w	r0, #400	; 0x190
  409138:	f7fe fd20 	bl	407b7c <malloc>
  40913c:	4604      	mov	r4, r0
  40913e:	b1d0      	cbz	r0, 409176 <__register_exitproc+0x92>
  409140:	f8d5 3148 	ldr.w	r3, [r5, #328]	; 0x148
  409144:	2700      	movs	r7, #0
  409146:	e880 0088 	stmia.w	r0, {r3, r7}
  40914a:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
  40914e:	4638      	mov	r0, r7
  409150:	2301      	movs	r3, #1
  409152:	f8c4 7188 	str.w	r7, [r4, #392]	; 0x188
  409156:	f8c4 718c 	str.w	r7, [r4, #396]	; 0x18c
  40915a:	2e00      	cmp	r6, #0
  40915c:	d0e1      	beq.n	409122 <__register_exitproc+0x3e>
  40915e:	e7d1      	b.n	409104 <__register_exitproc+0x20>
  409160:	f8d4 118c 	ldr.w	r1, [r4, #396]	; 0x18c
  409164:	430a      	orrs	r2, r1
  409166:	f8c4 218c 	str.w	r2, [r4, #396]	; 0x18c
  40916a:	e7da      	b.n	409122 <__register_exitproc+0x3e>
  40916c:	f505 74a6 	add.w	r4, r5, #332	; 0x14c
  409170:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
  409174:	e7c1      	b.n	4090fa <__register_exitproc+0x16>
  409176:	f04f 30ff 	mov.w	r0, #4294967295
  40917a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40917e:	bf00      	nop
  409180:	00409438 	.word	0x00409438
  409184:	00407b7d 	.word	0x00407b7d

00409188 <_calloc_r>:
  409188:	b510      	push	{r4, lr}
  40918a:	fb02 f101 	mul.w	r1, r2, r1
  40918e:	f7fe fcfd 	bl	407b8c <_malloc_r>
  409192:	4604      	mov	r4, r0
  409194:	b1d8      	cbz	r0, 4091ce <_calloc_r+0x46>
  409196:	f850 2c04 	ldr.w	r2, [r0, #-4]
  40919a:	f022 0203 	bic.w	r2, r2, #3
  40919e:	3a04      	subs	r2, #4
  4091a0:	2a24      	cmp	r2, #36	; 0x24
  4091a2:	d818      	bhi.n	4091d6 <_calloc_r+0x4e>
  4091a4:	2a13      	cmp	r2, #19
  4091a6:	d914      	bls.n	4091d2 <_calloc_r+0x4a>
  4091a8:	2300      	movs	r3, #0
  4091aa:	2a1b      	cmp	r2, #27
  4091ac:	6003      	str	r3, [r0, #0]
  4091ae:	6043      	str	r3, [r0, #4]
  4091b0:	d916      	bls.n	4091e0 <_calloc_r+0x58>
  4091b2:	2a24      	cmp	r2, #36	; 0x24
  4091b4:	6083      	str	r3, [r0, #8]
  4091b6:	60c3      	str	r3, [r0, #12]
  4091b8:	bf11      	iteee	ne
  4091ba:	f100 0210 	addne.w	r2, r0, #16
  4091be:	6103      	streq	r3, [r0, #16]
  4091c0:	6143      	streq	r3, [r0, #20]
  4091c2:	f100 0218 	addeq.w	r2, r0, #24
  4091c6:	2300      	movs	r3, #0
  4091c8:	6013      	str	r3, [r2, #0]
  4091ca:	6053      	str	r3, [r2, #4]
  4091cc:	6093      	str	r3, [r2, #8]
  4091ce:	4620      	mov	r0, r4
  4091d0:	bd10      	pop	{r4, pc}
  4091d2:	4602      	mov	r2, r0
  4091d4:	e7f7      	b.n	4091c6 <_calloc_r+0x3e>
  4091d6:	2100      	movs	r1, #0
  4091d8:	f7fa fdbe 	bl	403d58 <memset>
  4091dc:	4620      	mov	r0, r4
  4091de:	bd10      	pop	{r4, pc}
  4091e0:	f100 0208 	add.w	r2, r0, #8
  4091e4:	e7ef      	b.n	4091c6 <_calloc_r+0x3e>
  4091e6:	bf00      	nop

004091e8 <_close_r>:
  4091e8:	b538      	push	{r3, r4, r5, lr}
  4091ea:	4c07      	ldr	r4, [pc, #28]	; (409208 <_close_r+0x20>)
  4091ec:	2300      	movs	r3, #0
  4091ee:	4605      	mov	r5, r0
  4091f0:	4608      	mov	r0, r1
  4091f2:	6023      	str	r3, [r4, #0]
  4091f4:	f7f9 f920 	bl	402438 <_close>
  4091f8:	1c43      	adds	r3, r0, #1
  4091fa:	d000      	beq.n	4091fe <_close_r+0x16>
  4091fc:	bd38      	pop	{r3, r4, r5, pc}
  4091fe:	6823      	ldr	r3, [r4, #0]
  409200:	2b00      	cmp	r3, #0
  409202:	d0fb      	beq.n	4091fc <_close_r+0x14>
  409204:	602b      	str	r3, [r5, #0]
  409206:	bd38      	pop	{r3, r4, r5, pc}
  409208:	20400b74 	.word	0x20400b74

0040920c <_fclose_r>:
  40920c:	b570      	push	{r4, r5, r6, lr}
  40920e:	b139      	cbz	r1, 409220 <_fclose_r+0x14>
  409210:	4605      	mov	r5, r0
  409212:	460c      	mov	r4, r1
  409214:	b108      	cbz	r0, 40921a <_fclose_r+0xe>
  409216:	6b83      	ldr	r3, [r0, #56]	; 0x38
  409218:	b383      	cbz	r3, 40927c <_fclose_r+0x70>
  40921a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40921e:	b913      	cbnz	r3, 409226 <_fclose_r+0x1a>
  409220:	2600      	movs	r6, #0
  409222:	4630      	mov	r0, r6
  409224:	bd70      	pop	{r4, r5, r6, pc}
  409226:	4621      	mov	r1, r4
  409228:	4628      	mov	r0, r5
  40922a:	f7fd ff87 	bl	40713c <__sflush_r>
  40922e:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  409230:	4606      	mov	r6, r0
  409232:	b133      	cbz	r3, 409242 <_fclose_r+0x36>
  409234:	69e1      	ldr	r1, [r4, #28]
  409236:	4628      	mov	r0, r5
  409238:	4798      	blx	r3
  40923a:	2800      	cmp	r0, #0
  40923c:	bfb8      	it	lt
  40923e:	f04f 36ff 	movlt.w	r6, #4294967295
  409242:	89a3      	ldrh	r3, [r4, #12]
  409244:	061b      	lsls	r3, r3, #24
  409246:	d41c      	bmi.n	409282 <_fclose_r+0x76>
  409248:	6b21      	ldr	r1, [r4, #48]	; 0x30
  40924a:	b141      	cbz	r1, 40925e <_fclose_r+0x52>
  40924c:	f104 0340 	add.w	r3, r4, #64	; 0x40
  409250:	4299      	cmp	r1, r3
  409252:	d002      	beq.n	40925a <_fclose_r+0x4e>
  409254:	4628      	mov	r0, r5
  409256:	f7fe f97b 	bl	407550 <_free_r>
  40925a:	2300      	movs	r3, #0
  40925c:	6323      	str	r3, [r4, #48]	; 0x30
  40925e:	6c61      	ldr	r1, [r4, #68]	; 0x44
  409260:	b121      	cbz	r1, 40926c <_fclose_r+0x60>
  409262:	4628      	mov	r0, r5
  409264:	f7fe f974 	bl	407550 <_free_r>
  409268:	2300      	movs	r3, #0
  40926a:	6463      	str	r3, [r4, #68]	; 0x44
  40926c:	f7fe f8a0 	bl	4073b0 <__sfp_lock_acquire>
  409270:	2300      	movs	r3, #0
  409272:	81a3      	strh	r3, [r4, #12]
  409274:	f7fe f89e 	bl	4073b4 <__sfp_lock_release>
  409278:	4630      	mov	r0, r6
  40927a:	bd70      	pop	{r4, r5, r6, pc}
  40927c:	f7fe f892 	bl	4073a4 <__sinit>
  409280:	e7cb      	b.n	40921a <_fclose_r+0xe>
  409282:	6921      	ldr	r1, [r4, #16]
  409284:	4628      	mov	r0, r5
  409286:	f7fe f963 	bl	407550 <_free_r>
  40928a:	e7dd      	b.n	409248 <_fclose_r+0x3c>

0040928c <_fstat_r>:
  40928c:	b538      	push	{r3, r4, r5, lr}
  40928e:	460b      	mov	r3, r1
  409290:	4c07      	ldr	r4, [pc, #28]	; (4092b0 <_fstat_r+0x24>)
  409292:	4605      	mov	r5, r0
  409294:	4611      	mov	r1, r2
  409296:	4618      	mov	r0, r3
  409298:	2300      	movs	r3, #0
  40929a:	6023      	str	r3, [r4, #0]
  40929c:	f7f9 f8d8 	bl	402450 <_fstat>
  4092a0:	1c43      	adds	r3, r0, #1
  4092a2:	d000      	beq.n	4092a6 <_fstat_r+0x1a>
  4092a4:	bd38      	pop	{r3, r4, r5, pc}
  4092a6:	6823      	ldr	r3, [r4, #0]
  4092a8:	2b00      	cmp	r3, #0
  4092aa:	d0fb      	beq.n	4092a4 <_fstat_r+0x18>
  4092ac:	602b      	str	r3, [r5, #0]
  4092ae:	bd38      	pop	{r3, r4, r5, pc}
  4092b0:	20400b74 	.word	0x20400b74

004092b4 <_isatty_r>:
  4092b4:	b538      	push	{r3, r4, r5, lr}
  4092b6:	4c07      	ldr	r4, [pc, #28]	; (4092d4 <_isatty_r+0x20>)
  4092b8:	2300      	movs	r3, #0
  4092ba:	4605      	mov	r5, r0
  4092bc:	4608      	mov	r0, r1
  4092be:	6023      	str	r3, [r4, #0]
  4092c0:	f7f9 f8d6 	bl	402470 <_isatty>
  4092c4:	1c43      	adds	r3, r0, #1
  4092c6:	d000      	beq.n	4092ca <_isatty_r+0x16>
  4092c8:	bd38      	pop	{r3, r4, r5, pc}
  4092ca:	6823      	ldr	r3, [r4, #0]
  4092cc:	2b00      	cmp	r3, #0
  4092ce:	d0fb      	beq.n	4092c8 <_isatty_r+0x14>
  4092d0:	602b      	str	r3, [r5, #0]
  4092d2:	bd38      	pop	{r3, r4, r5, pc}
  4092d4:	20400b74 	.word	0x20400b74

004092d8 <_lseek_r>:
  4092d8:	b570      	push	{r4, r5, r6, lr}
  4092da:	460d      	mov	r5, r1
  4092dc:	4c08      	ldr	r4, [pc, #32]	; (409300 <_lseek_r+0x28>)
  4092de:	4611      	mov	r1, r2
  4092e0:	4606      	mov	r6, r0
  4092e2:	461a      	mov	r2, r3
  4092e4:	4628      	mov	r0, r5
  4092e6:	2300      	movs	r3, #0
  4092e8:	6023      	str	r3, [r4, #0]
  4092ea:	f7f9 f8cc 	bl	402486 <_lseek>
  4092ee:	1c43      	adds	r3, r0, #1
  4092f0:	d000      	beq.n	4092f4 <_lseek_r+0x1c>
  4092f2:	bd70      	pop	{r4, r5, r6, pc}
  4092f4:	6823      	ldr	r3, [r4, #0]
  4092f6:	2b00      	cmp	r3, #0
  4092f8:	d0fb      	beq.n	4092f2 <_lseek_r+0x1a>
  4092fa:	6033      	str	r3, [r6, #0]
  4092fc:	bd70      	pop	{r4, r5, r6, pc}
  4092fe:	bf00      	nop
  409300:	20400b74 	.word	0x20400b74

00409304 <_read_r>:
  409304:	b570      	push	{r4, r5, r6, lr}
  409306:	460d      	mov	r5, r1
  409308:	4c08      	ldr	r4, [pc, #32]	; (40932c <_read_r+0x28>)
  40930a:	4611      	mov	r1, r2
  40930c:	4606      	mov	r6, r0
  40930e:	461a      	mov	r2, r3
  409310:	4628      	mov	r0, r5
  409312:	2300      	movs	r3, #0
  409314:	6023      	str	r3, [r4, #0]
  409316:	f7f7 fbe1 	bl	400adc <_read>
  40931a:	1c43      	adds	r3, r0, #1
  40931c:	d000      	beq.n	409320 <_read_r+0x1c>
  40931e:	bd70      	pop	{r4, r5, r6, pc}
  409320:	6823      	ldr	r3, [r4, #0]
  409322:	2b00      	cmp	r3, #0
  409324:	d0fb      	beq.n	40931e <_read_r+0x1a>
  409326:	6033      	str	r3, [r6, #0]
  409328:	bd70      	pop	{r4, r5, r6, pc}
  40932a:	bf00      	nop
  40932c:	20400b74 	.word	0x20400b74

00409330 <__aeabi_d2iz>:
  409330:	ea4f 0241 	mov.w	r2, r1, lsl #1
  409334:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
  409338:	d215      	bcs.n	409366 <__aeabi_d2iz+0x36>
  40933a:	d511      	bpl.n	409360 <__aeabi_d2iz+0x30>
  40933c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
  409340:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
  409344:	d912      	bls.n	40936c <__aeabi_d2iz+0x3c>
  409346:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  40934a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  40934e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
  409352:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  409356:	fa23 f002 	lsr.w	r0, r3, r2
  40935a:	bf18      	it	ne
  40935c:	4240      	negne	r0, r0
  40935e:	4770      	bx	lr
  409360:	f04f 0000 	mov.w	r0, #0
  409364:	4770      	bx	lr
  409366:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
  40936a:	d105      	bne.n	409378 <__aeabi_d2iz+0x48>
  40936c:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
  409370:	bf08      	it	eq
  409372:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
  409376:	4770      	bx	lr
  409378:	f04f 0000 	mov.w	r0, #0
  40937c:	4770      	bx	lr
  40937e:	bf00      	nop
  409380:	0001c200 	.word	0x0001c200
  409384:	000000c0 	.word	0x000000c0
  409388:	00000800 	.word	0x00000800
  40938c:	00000000 	.word	0x00000000
  409390:	63696e49 	.word	0x63696e49
  409394:	696c6169 	.word	0x696c6169
  409398:	646e617a 	.word	0x646e617a
  40939c:	7562206f 	.word	0x7562206f
  4093a0:	32692073 	.word	0x32692073
  4093a4:	000a2063 	.word	0x000a2063
  4093a8:	5252455b 	.word	0x5252455b
  4093ac:	5b205d4f 	.word	0x5b205d4f
  4093b0:	5d633269 	.word	0x5d633269
  4093b4:	65725b20 	.word	0x65725b20
  4093b8:	205d6461 	.word	0x205d6461
  4093bc:	0000000a 	.word	0x0000000a
  4093c0:	5252455b 	.word	0x5252455b
  4093c4:	5b205d4f 	.word	0x5b205d4f
  4093c8:	5d75636d 	.word	0x5d75636d
  4093cc:	72575b20 	.word	0x72575b20
  4093d0:	20676e6f 	.word	0x20676e6f
  4093d4:	69766564 	.word	0x69766564
  4093d8:	205d6563 	.word	0x205d6563
  4093dc:	2578305b 	.word	0x2578305b
  4093e0:	205d5832 	.word	0x205d5832
  4093e4:	0000000a 	.word	0x0000000a
  4093e8:	5252455b 	.word	0x5252455b
  4093ec:	5b205d4f 	.word	0x5b205d4f
  4093f0:	5d633269 	.word	0x5d633269
  4093f4:	72775b20 	.word	0x72775b20
  4093f8:	5d657469 	.word	0x5d657469
  4093fc:	00000a20 	.word	0x00000a20
  409400:	2f792f78 	.word	0x2f792f78
  409404:	203a207a 	.word	0x203a207a
  409408:	2f206425 	.word	0x2f206425
  40940c:	20642520 	.word	0x20642520
  409410:	6425202f 	.word	0x6425202f
  409414:	00000a20 	.word	0x00000a20
  409418:	0a206425 	.word	0x0a206425
  40941c:	00000000 	.word	0x00000000
  409420:	75646f4d 	.word	0x75646f4d
  409424:	203a6f6c 	.word	0x203a6f6c
  409428:	0a206425 	.word	0x0a206425
  40942c:	00000000 	.word	0x00000000
  409430:	74727173 	.word	0x74727173
  409434:	00000000 	.word	0x00000000

00409438 <_global_impure_ptr>:
  409438:	20400018 00464e49 00666e69 004e414e     ..@ INF.inf.NAN.
  409448:	006e616e 33323130 37363534 42413938     nan.0123456789AB
  409458:	46454443 00000000 33323130 37363534     CDEF....01234567
  409468:	62613938 66656463 00000000 6c756e28     89abcdef....(nul
  409478:	0000296c 00000030                       l)..0...

00409480 <blanks.7208>:
  409480:	20202020 20202020 20202020 20202020                     

00409490 <zeroes.7209>:
  409490:	30303030 30303030 30303030 30303030     0000000000000000

004094a0 <blanks.7202>:
  4094a0:	20202020 20202020 20202020 20202020                     

004094b0 <zeroes.7203>:
  4094b0:	30303030 30303030 30303030 30303030     0000000000000000
  4094c0:	69666e49 7974696e 00000000 004e614e     Infinity....NaN.
  4094d0:	00000043 49534f50 00000058 0000002e     C...POSIX.......

004094e0 <__mprec_bigtens>:
  4094e0:	37e08000 4341c379 b5056e17 4693b8b5     ...7y.AC.n.....F
  4094f0:	e93ff9f5 4d384f03 f9301d32 5a827748     ..?..O8M2.0.Hw.Z
  409500:	7f73bf3c 75154fdd                       <.s..O.u

00409508 <__mprec_tens>:
  409508:	00000000 3ff00000 00000000 40240000     .......?......$@
  409518:	00000000 40590000 00000000 408f4000     ......Y@.....@.@
  409528:	00000000 40c38800 00000000 40f86a00     .......@.....j.@
  409538:	00000000 412e8480 00000000 416312d0     .......A......cA
  409548:	00000000 4197d784 00000000 41cdcd65     .......A....e..A
  409558:	20000000 4202a05f e8000000 42374876     ... _..B....vH7B
  409568:	a2000000 426d1a94 e5400000 42a2309c     ......mB..@..0.B
  409578:	1e900000 42d6bcc4 26340000 430c6bf5     .......B..4&.k.C
  409588:	37e08000 4341c379 85d8a000 43763457     ...7y.AC....W4vC
  409598:	674ec800 43abc16d 60913d00 43e158e4     ..Ngm..C.=.`.X.C
  4095a8:	78b58c40 4415af1d d6e2ef50 444b1ae4     @..x...DP.....KD
  4095b8:	064dd592 4480f0cf c7e14af6 44b52d02     ..M....D.J...-.D
  4095c8:	79d99db4 44ea7843                       ...yCx.D

004095d0 <p05.6040>:
  4095d0:	00000005 00000019 0000007d              ........}...

004095dc <_ctype_>:
  4095dc:	20202000 20202020 28282020 20282828     .         ((((( 
  4095ec:	20202020 20202020 20202020 20202020                     
  4095fc:	10108820 10101010 10101010 10101010      ...............
  40960c:	04040410 04040404 10040404 10101010     ................
  40961c:	41411010 41414141 01010101 01010101     ..AAAAAA........
  40962c:	01010101 01010101 01010101 10101010     ................
  40963c:	42421010 42424242 02020202 02020202     ..BBBBBB........
  40964c:	02020202 02020202 02020202 10101010     ................
  40965c:	00000020 00000000 00000000 00000000      ...............
	...

004096e0 <_init>:
  4096e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4096e2:	bf00      	nop
  4096e4:	bcf8      	pop	{r3, r4, r5, r6, r7}
  4096e6:	bc08      	pop	{r3}
  4096e8:	469e      	mov	lr, r3
  4096ea:	4770      	bx	lr

004096ec <__init_array_start>:
  4096ec:	0040619d 	.word	0x0040619d

004096f0 <__frame_dummy_init_array_entry>:
  4096f0:	00400165                                e.@.

004096f4 <_fini>:
  4096f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4096f6:	bf00      	nop
  4096f8:	bcf8      	pop	{r3, r4, r5, r6, r7}
  4096fa:	bc08      	pop	{r3}
  4096fc:	469e      	mov	lr, r3
  4096fe:	4770      	bx	lr

00409700 <__fini_array_start>:
  409700:	00400141 	.word	0x00400141

Disassembly of section .relocate:

20400000 <portable_delay_cycles>:
RAMFUNC
void portable_delay_cycles(unsigned long n)
{
	UNUSED(n);

	__asm (
20400000:	f3bf 8f5f 	dmb	sy
20400004:	3801      	subs	r0, #1
20400006:	d1fb      	bne.n	20400000 <portable_delay_cycles>
20400008:	4770      	bx	lr

2040000a <g_interrupt_enabled>:
2040000a:	0001                                        ..

2040000c <SystemCoreClock>:
2040000c:	0900 003d                                   ..=.

20400010 <__fdlib_version>:
20400010:	0001 0000                                   ....

20400014 <_impure_ptr>:
20400014:	0018 2040                                   ..@ 

20400018 <impure_data>:
20400018:	0000 0000 0304 2040 036c 2040 03d4 2040     ......@ l.@ ..@ 
	...
204000c0:	0001 0000 0000 0000 330e abcd 1234 e66d     .........3..4.m.
204000d0:	deec 0005 000b 0000 0000 0000 0000 0000     ................
	...

20400440 <__global_locale>:
20400440:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20400460:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20400480:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
204004a0:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
204004c0:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
204004e0:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20400500:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20400520:	909d 0040 80ed 0040 0000 0000 95dc 0040     ..@...@.......@.
20400530:	94dc 0040 945c 0040 945c 0040 945c 0040     ..@.\.@.\.@.\.@.
20400540:	945c 0040 945c 0040 945c 0040 945c 0040     \.@.\.@.\.@.\.@.
20400550:	945c 0040 945c 0040 ffff ffff ffff ffff     \.@.\.@.........
20400560:	ffff ffff ffff 0000 0001 5341 4943 0049     ..........ASCII.
	...
20400588:	0000 5341 4943 0049 0000 0000 0000 0000     ..ASCII.........
	...

204005ac <__malloc_av_>:
	...
204005b4:	05ac 2040 05ac 2040 05b4 2040 05b4 2040     ..@ ..@ ..@ ..@ 
204005c4:	05bc 2040 05bc 2040 05c4 2040 05c4 2040     ..@ ..@ ..@ ..@ 
204005d4:	05cc 2040 05cc 2040 05d4 2040 05d4 2040     ..@ ..@ ..@ ..@ 
204005e4:	05dc 2040 05dc 2040 05e4 2040 05e4 2040     ..@ ..@ ..@ ..@ 
204005f4:	05ec 2040 05ec 2040 05f4 2040 05f4 2040     ..@ ..@ ..@ ..@ 
20400604:	05fc 2040 05fc 2040 0604 2040 0604 2040     ..@ ..@ ..@ ..@ 
20400614:	060c 2040 060c 2040 0614 2040 0614 2040     ..@ ..@ ..@ ..@ 
20400624:	061c 2040 061c 2040 0624 2040 0624 2040     ..@ ..@ $.@ $.@ 
20400634:	062c 2040 062c 2040 0634 2040 0634 2040     ,.@ ,.@ 4.@ 4.@ 
20400644:	063c 2040 063c 2040 0644 2040 0644 2040     <.@ <.@ D.@ D.@ 
20400654:	064c 2040 064c 2040 0654 2040 0654 2040     L.@ L.@ T.@ T.@ 
20400664:	065c 2040 065c 2040 0664 2040 0664 2040     \.@ \.@ d.@ d.@ 
20400674:	066c 2040 066c 2040 0674 2040 0674 2040     l.@ l.@ t.@ t.@ 
20400684:	067c 2040 067c 2040 0684 2040 0684 2040     |.@ |.@ ..@ ..@ 
20400694:	068c 2040 068c 2040 0694 2040 0694 2040     ..@ ..@ ..@ ..@ 
204006a4:	069c 2040 069c 2040 06a4 2040 06a4 2040     ..@ ..@ ..@ ..@ 
204006b4:	06ac 2040 06ac 2040 06b4 2040 06b4 2040     ..@ ..@ ..@ ..@ 
204006c4:	06bc 2040 06bc 2040 06c4 2040 06c4 2040     ..@ ..@ ..@ ..@ 
204006d4:	06cc 2040 06cc 2040 06d4 2040 06d4 2040     ..@ ..@ ..@ ..@ 
204006e4:	06dc 2040 06dc 2040 06e4 2040 06e4 2040     ..@ ..@ ..@ ..@ 
204006f4:	06ec 2040 06ec 2040 06f4 2040 06f4 2040     ..@ ..@ ..@ ..@ 
20400704:	06fc 2040 06fc 2040 0704 2040 0704 2040     ..@ ..@ ..@ ..@ 
20400714:	070c 2040 070c 2040 0714 2040 0714 2040     ..@ ..@ ..@ ..@ 
20400724:	071c 2040 071c 2040 0724 2040 0724 2040     ..@ ..@ $.@ $.@ 
20400734:	072c 2040 072c 2040 0734 2040 0734 2040     ,.@ ,.@ 4.@ 4.@ 
20400744:	073c 2040 073c 2040 0744 2040 0744 2040     <.@ <.@ D.@ D.@ 
20400754:	074c 2040 074c 2040 0754 2040 0754 2040     L.@ L.@ T.@ T.@ 
20400764:	075c 2040 075c 2040 0764 2040 0764 2040     \.@ \.@ d.@ d.@ 
20400774:	076c 2040 076c 2040 0774 2040 0774 2040     l.@ l.@ t.@ t.@ 
20400784:	077c 2040 077c 2040 0784 2040 0784 2040     |.@ |.@ ..@ ..@ 
20400794:	078c 2040 078c 2040 0794 2040 0794 2040     ..@ ..@ ..@ ..@ 
204007a4:	079c 2040 079c 2040 07a4 2040 07a4 2040     ..@ ..@ ..@ ..@ 
204007b4:	07ac 2040 07ac 2040 07b4 2040 07b4 2040     ..@ ..@ ..@ ..@ 
204007c4:	07bc 2040 07bc 2040 07c4 2040 07c4 2040     ..@ ..@ ..@ ..@ 
204007d4:	07cc 2040 07cc 2040 07d4 2040 07d4 2040     ..@ ..@ ..@ ..@ 
204007e4:	07dc 2040 07dc 2040 07e4 2040 07e4 2040     ..@ ..@ ..@ ..@ 
204007f4:	07ec 2040 07ec 2040 07f4 2040 07f4 2040     ..@ ..@ ..@ ..@ 
20400804:	07fc 2040 07fc 2040 0804 2040 0804 2040     ..@ ..@ ..@ ..@ 
20400814:	080c 2040 080c 2040 0814 2040 0814 2040     ..@ ..@ ..@ ..@ 
20400824:	081c 2040 081c 2040 0824 2040 0824 2040     ..@ ..@ $.@ $.@ 
20400834:	082c 2040 082c 2040 0834 2040 0834 2040     ,.@ ,.@ 4.@ 4.@ 
20400844:	083c 2040 083c 2040 0844 2040 0844 2040     <.@ <.@ D.@ D.@ 
20400854:	084c 2040 084c 2040 0854 2040 0854 2040     L.@ L.@ T.@ T.@ 
20400864:	085c 2040 085c 2040 0864 2040 0864 2040     \.@ \.@ d.@ d.@ 
20400874:	086c 2040 086c 2040 0874 2040 0874 2040     l.@ l.@ t.@ t.@ 
20400884:	087c 2040 087c 2040 0884 2040 0884 2040     |.@ |.@ ..@ ..@ 
20400894:	088c 2040 088c 2040 0894 2040 0894 2040     ..@ ..@ ..@ ..@ 
204008a4:	089c 2040 089c 2040 08a4 2040 08a4 2040     ..@ ..@ ..@ ..@ 
204008b4:	08ac 2040 08ac 2040 08b4 2040 08b4 2040     ..@ ..@ ..@ ..@ 
204008c4:	08bc 2040 08bc 2040 08c4 2040 08c4 2040     ..@ ..@ ..@ ..@ 
204008d4:	08cc 2040 08cc 2040 08d4 2040 08d4 2040     ..@ ..@ ..@ ..@ 
204008e4:	08dc 2040 08dc 2040 08e4 2040 08e4 2040     ..@ ..@ ..@ ..@ 
204008f4:	08ec 2040 08ec 2040 08f4 2040 08f4 2040     ..@ ..@ ..@ ..@ 
20400904:	08fc 2040 08fc 2040 0904 2040 0904 2040     ..@ ..@ ..@ ..@ 
20400914:	090c 2040 090c 2040 0914 2040 0914 2040     ..@ ..@ ..@ ..@ 
20400924:	091c 2040 091c 2040 0924 2040 0924 2040     ..@ ..@ $.@ $.@ 
20400934:	092c 2040 092c 2040 0934 2040 0934 2040     ,.@ ,.@ 4.@ 4.@ 
20400944:	093c 2040 093c 2040 0944 2040 0944 2040     <.@ <.@ D.@ D.@ 
20400954:	094c 2040 094c 2040 0954 2040 0954 2040     L.@ L.@ T.@ T.@ 
20400964:	095c 2040 095c 2040 0964 2040 0964 2040     \.@ \.@ d.@ d.@ 
20400974:	096c 2040 096c 2040 0974 2040 0974 2040     l.@ l.@ t.@ t.@ 
20400984:	097c 2040 097c 2040 0984 2040 0984 2040     |.@ |.@ ..@ ..@ 
20400994:	098c 2040 098c 2040 0994 2040 0994 2040     ..@ ..@ ..@ ..@ 
204009a4:	099c 2040 099c 2040 09a4 2040 09a4 2040     ..@ ..@ ..@ ..@ 

204009b4 <__malloc_sbrk_base>:
204009b4:	ffff ffff                                   ....

204009b8 <__malloc_trim_threshold>:
204009b8:	0000 0002                                   ....
