// Seed: 1561979978
module module_0 (
    output tri1  id_0,
    input  wire  id_1
    , id_6,
    input  tri   id_2,
    output uwire id_3,
    output tri0  id_4
);
endmodule
module module_1 (
    input supply0 id_0,
    input uwire id_1,
    input uwire id_2,
    input tri0 id_3,
    output wand id_4,
    output wand id_5,
    output tri0 id_6,
    input tri0 id_7,
    input wire id_8,
    input wire id_9,
    output wand id_10,
    output tri0 id_11,
    output wor id_12,
    input wand id_13,
    output uwire id_14
);
  wire id_16;
  wire id_17;
  module_0(
      id_6, id_8, id_3, id_5, id_4
  );
endmodule
