
startup_v8.elf:     file format elf64-littleaarch64

SYMBOL TABLE:
0000000000000000 l    d  .text	0000000000000000 .text
0000000000002800 l    d  .text.MainApp	0000000000000000 .text.MainApp
0000000000002804 l    d  .text.startup.main	0000000000000000 .text.startup.main
0000000000000000 l    d  .comment	0000000000000000 .comment
0000000000000000 l    df *ABS*	0000000000000000 obj/startup.o
0000000000000000 l       *ABS*	0000000000000000 TCR_RGN_NC
0000000000000001 l       *ABS*	0000000000000000 TCR_RGN_WBWA
0000000000000002 l       *ABS*	0000000000000000 TCR_RGN_WT
0000000000000003 l       *ABS*	0000000000000000 TCR_RGN_WBRA
0000000000000000 l       *ABS*	0000000000000000 TCR_SHARE_NONE
0000000000000002 l       *ABS*	0000000000000000 TCR_SHARE_OUTER
0000000000000003 l       *ABS*	0000000000000000 TCR_SHARE_INNER
0000000000000000 l       *ABS*	0000000000000000 TCR_GRANULE_4K
0000000000000001 l       *ABS*	0000000000000000 TCR_GRANULE_64K
0000000000000002 l       *ABS*	0000000000000000 TCR_GRANULE_16K
0000000000000000 l       *ABS*	0000000000000000 TCR_SIZE_4G
0000000000000001 l       *ABS*	0000000000000000 TCR_SIZE_64G
0000000000000002 l       *ABS*	0000000000000000 TCR_SIZE_1T
0000000000000003 l       *ABS*	0000000000000000 TCR_SIZE_4T
0000000000000004 l       *ABS*	0000000000000000 TCR_SIZE_16T
0000000000000005 l       *ABS*	0000000000000000 TCR_SIZE_256T
0000000000000000 l       *ABS*	0000000000000000 TCR_EL1_T0SZ_SHIFT
0000000000000080 l       *ABS*	0000000000000000 TCR_EL1_EPD0
0000000000000008 l       *ABS*	0000000000000000 TCR_EL1_IRGN0_SHIFT
000000000000000a l       *ABS*	0000000000000000 TCR_EL1_ORGN0_SHIFT
000000000000000c l       *ABS*	0000000000000000 TCR_EL1_SH0_SHIFT
000000000000000e l       *ABS*	0000000000000000 TCR_EL1_TG0_SHIFT
0000000000000010 l       *ABS*	0000000000000000 TCR_EL1_T1SZ_SHIFT
0000000000400000 l       *ABS*	0000000000000000 TCR_EL1_A1
0000000000800000 l       *ABS*	0000000000000000 TCR_EL1_EPD1
0000000000000018 l       *ABS*	0000000000000000 TCR_EL1_IRGN1_SHIFT
000000000000001a l       *ABS*	0000000000000000 TCR_EL1_ORGN1_SHIFT
000000000000001c l       *ABS*	0000000000000000 TCR_EL1_SH1_SHIFT
000000000000001e l       *ABS*	0000000000000000 TCR_EL1_TG1_SHIFT
0000000000000020 l       *ABS*	0000000000000000 TCR_EL1_IPS_SHIFT
0000001000000000 l       *ABS*	0000000000000000 TCR_EL1_AS
0000002000000000 l       *ABS*	0000000000000000 TCR_EL1_TBI0
0000004000000000 l       *ABS*	0000000000000000 TCR_EL1_TBI1
0000000000000000 l       *ABS*	0000000000000000 TT_S1_ATTR_FAULT
0000000000000001 l       *ABS*	0000000000000000 TT_S1_ATTR_BLOCK
0000000000000003 l       *ABS*	0000000000000000 TT_S1_ATTR_TABLE
0000000000000003 l       *ABS*	0000000000000000 TT_S1_ATTR_PAGE
0000000000000002 l       *ABS*	0000000000000000 TT_S1_ATTR_MATTR_LSB
0000000000000020 l       *ABS*	0000000000000000 TT_S1_ATTR_NS
0000000000000000 l       *ABS*	0000000000000000 TT_S1_ATTR_AP_RW_PL1
0000000000000040 l       *ABS*	0000000000000000 TT_S1_ATTR_AP_RW_ANY
0000000000000080 l       *ABS*	0000000000000000 TT_S1_ATTR_AP_RO_PL1
00000000000000c0 l       *ABS*	0000000000000000 TT_S1_ATTR_AP_RO_ANY
0000000000000000 l       *ABS*	0000000000000000 TT_S1_ATTR_SH_NONE
0000000000000200 l       *ABS*	0000000000000000 TT_S1_ATTR_SH_OUTER
0000000000000300 l       *ABS*	0000000000000000 TT_S1_ATTR_SH_INNER
0000000000000400 l       *ABS*	0000000000000000 TT_S1_ATTR_AF
0000000000000800 l       *ABS*	0000000000000000 TT_S1_ATTR_nG
0010000000000000 l       *ABS*	0000000000000000 TT_S1_ATTR_CONTIG
0020000000000000 l       *ABS*	0000000000000000 TT_S1_ATTR_PXN
0040000000000000 l       *ABS*	0000000000000000 TT_S1_ATTR_UXN
0000000000000000 l       *ABS*	0000000000000000 TT_S1_MAIR_DEV_nGnRnE
0000000000000004 l       *ABS*	0000000000000000 TT_S1_MAIR_DEV_nGnRE
0000000000000008 l       *ABS*	0000000000000000 TT_S1_MAIR_DEV_nGRE
000000000000000c l       *ABS*	0000000000000000 TT_S1_MAIR_DEV_GRE
0000000000000004 l       *ABS*	0000000000000000 TT_S1_MAIR_OUTER_SHIFT
0000000000000002 l       *ABS*	0000000000000000 TT_S1_MAIR_WT_TRANS_RA
0000000000000006 l       *ABS*	0000000000000000 TT_S1_MAIR_WB_TRANS_RA
0000000000000007 l       *ABS*	0000000000000000 TT_S1_MAIR_WB_TRANS_RWA
000000000000000a l       *ABS*	0000000000000000 TT_S1_MAIR_WT_RA
000000000000000e l       *ABS*	0000000000000000 TT_S1_MAIR_WB_RA
000000000000000f l       *ABS*	0000000000000000 TT_S1_MAIR_WB_RWA
000000000000000d l       *ABS*	0000000000000000 AARCH64_SPSR_EL3h
000000000000000c l       *ABS*	0000000000000000 AARCH64_SPSR_EL3t
0000000000000009 l       *ABS*	0000000000000000 AARCH64_SPSR_EL2h
0000000000000008 l       *ABS*	0000000000000000 AARCH64_SPSR_EL2t
0000000000000005 l       *ABS*	0000000000000000 AARCH64_SPSR_EL1h
0000000000000004 l       *ABS*	0000000000000000 AARCH64_SPSR_EL1t
0000000000000000 l       *ABS*	0000000000000000 AARCH64_SPSR_EL0t
0000000000000010 l       *ABS*	0000000000000000 AARCH64_SPSR_RW
0000000000000040 l       *ABS*	0000000000000000 AARCH64_SPSR_F
0000000000000080 l       *ABS*	0000000000000000 AARCH64_SPSR_I
0000000000000100 l       *ABS*	0000000000000000 AARCH64_SPSR_A
0000000000000200 l       *ABS*	0000000000000000 AARCH64_SPSR_D
0000000000100000 l       *ABS*	0000000000000000 AARCH64_SPSR_IL
0000000000200000 l       *ABS*	0000000000000000 AARCH64_SPSR_SS
0000000010000000 l       *ABS*	0000000000000000 AARCH64_SPSR_V
0000000020000000 l       *ABS*	0000000000000000 AARCH64_SPSR_C
0000000040000000 l       *ABS*	0000000000000000 AARCH64_SPSR_Z
0000000080000000 l       *ABS*	0000000000000000 AARCH64_SPSR_N
0000000000000020 l       *ABS*	0000000000000000 MPIDR_EL1_AFF3_LSB
0000000040000000 l       *ABS*	0000000000000000 MPIDR_EL1_U
0000000001000000 l       *ABS*	0000000000000000 MPIDR_EL1_MT
0000000000000010 l       *ABS*	0000000000000000 MPIDR_EL1_AFF2_LSB
0000000000000008 l       *ABS*	0000000000000000 MPIDR_EL1_AFF1_LSB
0000000000000000 l       *ABS*	0000000000000000 MPIDR_EL1_AFF0_LSB
0000000000000008 l       *ABS*	0000000000000000 MPIDR_EL1_AFF_WIDTH
0000000000000000 l       *ABS*	0000000000000000 DCZID_EL0_BS_LSB
0000000000000004 l       *ABS*	0000000000000000 DCZID_EL0_BS_WIDTH
0000000000000005 l       *ABS*	0000000000000000 DCZID_EL0_DZP_LSB
0000000000000020 l       *ABS*	0000000000000000 DCZID_EL0_DZP
0000000004000000 l       *ABS*	0000000000000000 SCTLR_EL1_UCI
0000000002000000 l       *ABS*	0000000000000000 SCTLR_ELx_EE
0000000001000000 l       *ABS*	0000000000000000 SCTLR_EL1_E0E
0000000000080000 l       *ABS*	0000000000000000 SCTLR_ELx_WXN
0000000000040000 l       *ABS*	0000000000000000 SCTLR_EL1_nTWE
0000000000010000 l       *ABS*	0000000000000000 SCTLR_EL1_nTWI
0000000000008000 l       *ABS*	0000000000000000 SCTLR_EL1_UCT
0000000000004000 l       *ABS*	0000000000000000 SCTLR_EL1_DZE
0000000000001000 l       *ABS*	0000000000000000 SCTLR_ELx_I
0000000000000200 l       *ABS*	0000000000000000 SCTLR_EL1_UMA
0000000000000100 l       *ABS*	0000000000000000 SCTLR_EL1_SED
0000000000000080 l       *ABS*	0000000000000000 SCTLR_EL1_ITD
0000000000000040 l       *ABS*	0000000000000000 SCTLR_EL1_THEE
0000000000000020 l       *ABS*	0000000000000000 SCTLR_EL1_CP15BEN
0000000000000010 l       *ABS*	0000000000000000 SCTLR_EL1_SA0
0000000000000008 l       *ABS*	0000000000000000 SCTLR_ELx_SA
0000000000000004 l       *ABS*	0000000000000000 SCTLR_ELx_C
0000000000000002 l       *ABS*	0000000000000000 SCTLR_ELx_A
0000000000000001 l       *ABS*	0000000000000000 SCTLR_ELx_M
0000000010000000 l       *ABS*	0000000000000000 CPACR_EL1_TTA
0000000000300000 l       *ABS*	0000000000000000 CPACR_EL1_FPEN
0000000080000000 l       *ABS*	0000000000000000 CPTR_ELx_TCPAC
0000000000100000 l       *ABS*	0000000000000000 CPTR_ELx_TTA
0000000000000400 l       *ABS*	0000000000000000 CPTR_ELx_TFP
0000000000002000 l       *ABS*	0000000000000000 SCR_EL3_TWE
0000000000001000 l       *ABS*	0000000000000000 SCR_EL3_TWI
0000000000000800 l       *ABS*	0000000000000000 SCR_EL3_ST
0000000000000400 l       *ABS*	0000000000000000 SCR_EL3_RW
0000000000000200 l       *ABS*	0000000000000000 SCR_EL3_SIF
0000000000000100 l       *ABS*	0000000000000000 SCR_EL3_HCE
0000000000000080 l       *ABS*	0000000000000000 SCR_EL3_SMD
0000000000000008 l       *ABS*	0000000000000000 SCR_EL3_EA
0000000000000004 l       *ABS*	0000000000000000 SCR_EL3_FIQ
0000000000000002 l       *ABS*	0000000000000000 SCR_EL3_IRQ
0000000000000001 l       *ABS*	0000000000000000 SCR_EL3_NS
0000000200000000 l       *ABS*	0000000000000000 HCR_EL2_ID
0000000100000000 l       *ABS*	0000000000000000 HCR_EL2_CD
0000000080000000 l       *ABS*	0000000000000000 HCR_EL2_RW
0000000040000000 l       *ABS*	0000000000000000 HCR_EL2_TRVM
0000000020000000 l       *ABS*	0000000000000000 HCR_EL2_HVC
0000000010000000 l       *ABS*	0000000000000000 HCR_EL2_TDZ
00000000000002a8 l       .text	0000000000000000 lit_el3_vectors
0000000000000310 l       .text	0000000000000000 Image__EL3_STACKS__ZI__Limit
0000000000000298 l       .text	0000000000000000 lit_el1_vectors
0000000000000308 l       .text	0000000000000000 Image__ARM_LIB_STACK__ZI__Limit
00000000000002b8 l       .text	0000000000000000 Image__TTB0_L1__ZI__Base
00000000000002b0 l       .text	0000000000000000 lit_803520
00000000000002c0 l       .text	0000000000000000 Image__TTB0_L2_RAM__ZI__Base
00000000000002e0 l       .text	0000000000000000 Image__L2_RAM__ZI_Base
00000000000002e8 l       .text	0000000000000000 Image__TOP_OF_RAM__ZI__Base
00000000000000f0 l       .text	0000000000000000 loop1
00000000000002c8 l       .text	0000000000000000 Image__TTB0_L2_PRIVATE__ZI__Base
00000000000002f0 l       .text	0000000000000000 Image__PRIVATE_PERIPHERALS__ZI__Base
000000000000014c l       .text	0000000000000000 loop_l2_private
00000000000002d0 l       .text	0000000000000000 Image__TTB0_L2_PERIPH__ZI__Base
00000000000002f8 l       .text	0000000000000000 Image__COMMON_PERIPHERALS__ZI__Base
00000000000002d8 l       .text	0000000000000000 Image__TTB0_L2_PERIPH1__ZI__Base
0000000000000300 l       .text	0000000000000000 Image__PERIPHERALS1__ZI__Base
00000000000001c8 l       .text	0000000000000000 loop_1
0000000000000228 l       .text	0000000000000000 loop0
0000000000000258 l       .text	0000000000000000 loop_wfi
00000000000002a0 l       .text	0000000000000000 lit_el2_vectors
0000000000000000 l    df *ABS*	0000000000000000 obj/MP_GIC.o
0000000000000000 l       *ABS*	0000000000000000 GICD_CTLR
0000000000000004 l       *ABS*	0000000000000000 GICD_TYPER
0000000000000008 l       *ABS*	0000000000000000 GICD_IIDR
0000000000000080 l       *ABS*	0000000000000000 GICD_IGROUP
0000000000000100 l       *ABS*	0000000000000000 GICD_ISENABLE
0000000000000180 l       *ABS*	0000000000000000 GICD_ICENABLE
0000000000000200 l       *ABS*	0000000000000000 GICD_ISPEND
0000000000000280 l       *ABS*	0000000000000000 GICD_ICPEND
0000000000000300 l       *ABS*	0000000000000000 GICD_ISACTIVE
0000000000000380 l       *ABS*	0000000000000000 GICD_ICACTIVE
0000000000000400 l       *ABS*	0000000000000000 GICD_IPRIORITY
0000000000000800 l       *ABS*	0000000000000000 GICD_ITARGETS
0000000000000c00 l       *ABS*	0000000000000000 GICD_ICFG
0000000000000d00 l       *ABS*	0000000000000000 GICD_PPISR
0000000000000d04 l       *ABS*	0000000000000000 GICD_SPISR
0000000000000f00 l       *ABS*	0000000000000000 GICD_SGIR
0000000000000f10 l       *ABS*	0000000000000000 GICD_CPENDSGI
0000000000000f20 l       *ABS*	0000000000000000 GICD_SPENDSGI
0000000000000fd0 l       *ABS*	0000000000000000 GICD_PIDR4
0000000000000fd4 l       *ABS*	0000000000000000 GICD_PIDR5
0000000000000fd8 l       *ABS*	0000000000000000 GICD_PIDR6
0000000000000fdc l       *ABS*	0000000000000000 GICD_PIDR7
0000000000000fe0 l       *ABS*	0000000000000000 GICD_PIDR0
0000000000000fe4 l       *ABS*	0000000000000000 GICD_PIDR1
0000000000000fe8 l       *ABS*	0000000000000000 GICD_PIDR2
0000000000000fec l       *ABS*	0000000000000000 GICD_PIDR3
0000000000000ff0 l       *ABS*	0000000000000000 GICD_CIDR0
0000000000000ff4 l       *ABS*	0000000000000000 GICD_CIDR1
0000000000000ff8 l       *ABS*	0000000000000000 GICD_CIDR2
0000000000000ffc l       *ABS*	0000000000000000 GICD_CIDR3
0000000000000000 l       *ABS*	0000000000000000 GICC_CTLR
0000000000000004 l       *ABS*	0000000000000000 GICC_PMR
0000000000000008 l       *ABS*	0000000000000000 GICC_BPR
000000000000000c l       *ABS*	0000000000000000 GICC_IAR
0000000000000010 l       *ABS*	0000000000000000 GICC_EOIR
0000000000000014 l       *ABS*	0000000000000000 GICC_RPR
0000000000000018 l       *ABS*	0000000000000000 GICC_HPPIR
000000000000001c l       *ABS*	0000000000000000 GICC_ABPR
0000000000000020 l       *ABS*	0000000000000000 GICC_AIAR
0000000000000024 l       *ABS*	0000000000000000 GICC_AEOIR
0000000000000028 l       *ABS*	0000000000000000 GICC_AHPPIR
00000000000000d0 l       *ABS*	0000000000000000 GICC_APR0
00000000000000e0 l       *ABS*	0000000000000000 GICC_NSAPR0
00000000000000fc l       *ABS*	0000000000000000 GICC_IIDR
0000000000001000 l       *ABS*	0000000000000000 GICC_DIR
00000000000005d8 l       .text	0000000000000000 Image__GICD__ZI__Base
000000000000045c l       .text	0000000000000000 loop
000000000000046c l       .text	0000000000000000 finished
00000000000005e0 l       .text	0000000000000000 Image__GICC__ZI__Base
0000000000000000 l    df *ABS*	0000000000000000 obj/v8_aarch64.o
000000000000000d l       *ABS*	0000000000000000 AARCH64_SPSR_EL3h
000000000000000c l       *ABS*	0000000000000000 AARCH64_SPSR_EL3t
0000000000000009 l       *ABS*	0000000000000000 AARCH64_SPSR_EL2h
0000000000000008 l       *ABS*	0000000000000000 AARCH64_SPSR_EL2t
0000000000000005 l       *ABS*	0000000000000000 AARCH64_SPSR_EL1h
0000000000000004 l       *ABS*	0000000000000000 AARCH64_SPSR_EL1t
0000000000000000 l       *ABS*	0000000000000000 AARCH64_SPSR_EL0t
0000000000000010 l       *ABS*	0000000000000000 AARCH64_SPSR_RW
0000000000000040 l       *ABS*	0000000000000000 AARCH64_SPSR_F
0000000000000080 l       *ABS*	0000000000000000 AARCH64_SPSR_I
0000000000000100 l       *ABS*	0000000000000000 AARCH64_SPSR_A
0000000000000200 l       *ABS*	0000000000000000 AARCH64_SPSR_D
0000000000100000 l       *ABS*	0000000000000000 AARCH64_SPSR_IL
0000000000200000 l       *ABS*	0000000000000000 AARCH64_SPSR_SS
0000000010000000 l       *ABS*	0000000000000000 AARCH64_SPSR_V
0000000020000000 l       *ABS*	0000000000000000 AARCH64_SPSR_C
0000000040000000 l       *ABS*	0000000000000000 AARCH64_SPSR_Z
0000000080000000 l       *ABS*	0000000000000000 AARCH64_SPSR_N
0000000000000020 l       *ABS*	0000000000000000 MPIDR_EL1_AFF3_LSB
0000000040000000 l       *ABS*	0000000000000000 MPIDR_EL1_U
0000000001000000 l       *ABS*	0000000000000000 MPIDR_EL1_MT
0000000000000010 l       *ABS*	0000000000000000 MPIDR_EL1_AFF2_LSB
0000000000000008 l       *ABS*	0000000000000000 MPIDR_EL1_AFF1_LSB
0000000000000000 l       *ABS*	0000000000000000 MPIDR_EL1_AFF0_LSB
0000000000000008 l       *ABS*	0000000000000000 MPIDR_EL1_AFF_WIDTH
0000000000000000 l       *ABS*	0000000000000000 DCZID_EL0_BS_LSB
0000000000000004 l       *ABS*	0000000000000000 DCZID_EL0_BS_WIDTH
0000000000000005 l       *ABS*	0000000000000000 DCZID_EL0_DZP_LSB
0000000000000020 l       *ABS*	0000000000000000 DCZID_EL0_DZP
0000000004000000 l       *ABS*	0000000000000000 SCTLR_EL1_UCI
0000000002000000 l       *ABS*	0000000000000000 SCTLR_ELx_EE
0000000001000000 l       *ABS*	0000000000000000 SCTLR_EL1_E0E
0000000000080000 l       *ABS*	0000000000000000 SCTLR_ELx_WXN
0000000000040000 l       *ABS*	0000000000000000 SCTLR_EL1_nTWE
0000000000010000 l       *ABS*	0000000000000000 SCTLR_EL1_nTWI
0000000000008000 l       *ABS*	0000000000000000 SCTLR_EL1_UCT
0000000000004000 l       *ABS*	0000000000000000 SCTLR_EL1_DZE
0000000000001000 l       *ABS*	0000000000000000 SCTLR_ELx_I
0000000000000200 l       *ABS*	0000000000000000 SCTLR_EL1_UMA
0000000000000100 l       *ABS*	0000000000000000 SCTLR_EL1_SED
0000000000000080 l       *ABS*	0000000000000000 SCTLR_EL1_ITD
0000000000000040 l       *ABS*	0000000000000000 SCTLR_EL1_THEE
0000000000000020 l       *ABS*	0000000000000000 SCTLR_EL1_CP15BEN
0000000000000010 l       *ABS*	0000000000000000 SCTLR_EL1_SA0
0000000000000008 l       *ABS*	0000000000000000 SCTLR_ELx_SA
0000000000000004 l       *ABS*	0000000000000000 SCTLR_ELx_C
0000000000000002 l       *ABS*	0000000000000000 SCTLR_ELx_A
0000000000000001 l       *ABS*	0000000000000000 SCTLR_ELx_M
0000000010000000 l       *ABS*	0000000000000000 CPACR_EL1_TTA
0000000000300000 l       *ABS*	0000000000000000 CPACR_EL1_FPEN
0000000080000000 l       *ABS*	0000000000000000 CPTR_ELx_TCPAC
0000000000100000 l       *ABS*	0000000000000000 CPTR_ELx_TTA
0000000000000400 l       *ABS*	0000000000000000 CPTR_ELx_TFP
0000000000002000 l       *ABS*	0000000000000000 SCR_EL3_TWE
0000000000001000 l       *ABS*	0000000000000000 SCR_EL3_TWI
0000000000000800 l       *ABS*	0000000000000000 SCR_EL3_ST
0000000000000400 l       *ABS*	0000000000000000 SCR_EL3_RW
0000000000000200 l       *ABS*	0000000000000000 SCR_EL3_SIF
0000000000000100 l       *ABS*	0000000000000000 SCR_EL3_HCE
0000000000000080 l       *ABS*	0000000000000000 SCR_EL3_SMD
0000000000000008 l       *ABS*	0000000000000000 SCR_EL3_EA
0000000000000004 l       *ABS*	0000000000000000 SCR_EL3_FIQ
0000000000000002 l       *ABS*	0000000000000000 SCR_EL3_IRQ
0000000000000001 l       *ABS*	0000000000000000 SCR_EL3_NS
0000000200000000 l       *ABS*	0000000000000000 HCR_EL2_ID
0000000100000000 l       *ABS*	0000000000000000 HCR_EL2_CD
0000000080000000 l       *ABS*	0000000000000000 HCR_EL2_RW
0000000040000000 l       *ABS*	0000000000000000 HCR_EL2_TRVM
0000000020000000 l       *ABS*	0000000000000000 HCR_EL2_HVC
0000000010000000 l       *ABS*	0000000000000000 HCR_EL2_TDZ
000000000000069c l       .text	0000000000000000 invalidateUDCaches_end
000000000000062c l       .text	0000000000000000 flush_level
0000000000000690 l       .text	0000000000000000 next_level
0000000000000664 l       .text	0000000000000000 flush_set
0000000000000668 l       .text	0000000000000000 flush_way
0000000000000000 l    df *ABS*	0000000000000000 obj/v8_utils.o
000000000000000d l       *ABS*	0000000000000000 AARCH64_SPSR_EL3h
000000000000000c l       *ABS*	0000000000000000 AARCH64_SPSR_EL3t
0000000000000009 l       *ABS*	0000000000000000 AARCH64_SPSR_EL2h
0000000000000008 l       *ABS*	0000000000000000 AARCH64_SPSR_EL2t
0000000000000005 l       *ABS*	0000000000000000 AARCH64_SPSR_EL1h
0000000000000004 l       *ABS*	0000000000000000 AARCH64_SPSR_EL1t
0000000000000000 l       *ABS*	0000000000000000 AARCH64_SPSR_EL0t
0000000000000010 l       *ABS*	0000000000000000 AARCH64_SPSR_RW
0000000000000040 l       *ABS*	0000000000000000 AARCH64_SPSR_F
0000000000000080 l       *ABS*	0000000000000000 AARCH64_SPSR_I
0000000000000100 l       *ABS*	0000000000000000 AARCH64_SPSR_A
0000000000000200 l       *ABS*	0000000000000000 AARCH64_SPSR_D
0000000000100000 l       *ABS*	0000000000000000 AARCH64_SPSR_IL
0000000000200000 l       *ABS*	0000000000000000 AARCH64_SPSR_SS
0000000010000000 l       *ABS*	0000000000000000 AARCH64_SPSR_V
0000000020000000 l       *ABS*	0000000000000000 AARCH64_SPSR_C
0000000040000000 l       *ABS*	0000000000000000 AARCH64_SPSR_Z
0000000080000000 l       *ABS*	0000000000000000 AARCH64_SPSR_N
0000000000000020 l       *ABS*	0000000000000000 MPIDR_EL1_AFF3_LSB
0000000040000000 l       *ABS*	0000000000000000 MPIDR_EL1_U
0000000001000000 l       *ABS*	0000000000000000 MPIDR_EL1_MT
0000000000000010 l       *ABS*	0000000000000000 MPIDR_EL1_AFF2_LSB
0000000000000008 l       *ABS*	0000000000000000 MPIDR_EL1_AFF1_LSB
0000000000000000 l       *ABS*	0000000000000000 MPIDR_EL1_AFF0_LSB
0000000000000008 l       *ABS*	0000000000000000 MPIDR_EL1_AFF_WIDTH
0000000000000000 l       *ABS*	0000000000000000 DCZID_EL0_BS_LSB
0000000000000004 l       *ABS*	0000000000000000 DCZID_EL0_BS_WIDTH
0000000000000005 l       *ABS*	0000000000000000 DCZID_EL0_DZP_LSB
0000000000000020 l       *ABS*	0000000000000000 DCZID_EL0_DZP
0000000004000000 l       *ABS*	0000000000000000 SCTLR_EL1_UCI
0000000002000000 l       *ABS*	0000000000000000 SCTLR_ELx_EE
0000000001000000 l       *ABS*	0000000000000000 SCTLR_EL1_E0E
0000000000080000 l       *ABS*	0000000000000000 SCTLR_ELx_WXN
0000000000040000 l       *ABS*	0000000000000000 SCTLR_EL1_nTWE
0000000000010000 l       *ABS*	0000000000000000 SCTLR_EL1_nTWI
0000000000008000 l       *ABS*	0000000000000000 SCTLR_EL1_UCT
0000000000004000 l       *ABS*	0000000000000000 SCTLR_EL1_DZE
0000000000001000 l       *ABS*	0000000000000000 SCTLR_ELx_I
0000000000000200 l       *ABS*	0000000000000000 SCTLR_EL1_UMA
0000000000000100 l       *ABS*	0000000000000000 SCTLR_EL1_SED
0000000000000080 l       *ABS*	0000000000000000 SCTLR_EL1_ITD
0000000000000040 l       *ABS*	0000000000000000 SCTLR_EL1_THEE
0000000000000020 l       *ABS*	0000000000000000 SCTLR_EL1_CP15BEN
0000000000000010 l       *ABS*	0000000000000000 SCTLR_EL1_SA0
0000000000000008 l       *ABS*	0000000000000000 SCTLR_ELx_SA
0000000000000004 l       *ABS*	0000000000000000 SCTLR_ELx_C
0000000000000002 l       *ABS*	0000000000000000 SCTLR_ELx_A
0000000000000001 l       *ABS*	0000000000000000 SCTLR_ELx_M
0000000010000000 l       *ABS*	0000000000000000 CPACR_EL1_TTA
0000000000300000 l       *ABS*	0000000000000000 CPACR_EL1_FPEN
0000000080000000 l       *ABS*	0000000000000000 CPTR_ELx_TCPAC
0000000000100000 l       *ABS*	0000000000000000 CPTR_ELx_TTA
0000000000000400 l       *ABS*	0000000000000000 CPTR_ELx_TFP
0000000000002000 l       *ABS*	0000000000000000 SCR_EL3_TWE
0000000000001000 l       *ABS*	0000000000000000 SCR_EL3_TWI
0000000000000800 l       *ABS*	0000000000000000 SCR_EL3_ST
0000000000000400 l       *ABS*	0000000000000000 SCR_EL3_RW
0000000000000200 l       *ABS*	0000000000000000 SCR_EL3_SIF
0000000000000100 l       *ABS*	0000000000000000 SCR_EL3_HCE
0000000000000080 l       *ABS*	0000000000000000 SCR_EL3_SMD
0000000000000008 l       *ABS*	0000000000000000 SCR_EL3_EA
0000000000000004 l       *ABS*	0000000000000000 SCR_EL3_FIQ
0000000000000002 l       *ABS*	0000000000000000 SCR_EL3_IRQ
0000000000000001 l       *ABS*	0000000000000000 SCR_EL3_NS
0000000200000000 l       *ABS*	0000000000000000 HCR_EL2_ID
0000000100000000 l       *ABS*	0000000000000000 HCR_EL2_CD
0000000080000000 l       *ABS*	0000000000000000 HCR_EL2_RW
0000000040000000 l       *ABS*	0000000000000000 HCR_EL2_TRVM
0000000020000000 l       *ABS*	0000000000000000 HCR_EL2_HVC
0000000010000000 l       *ABS*	0000000000000000 HCR_EL2_TDZ
00000000000006e0 l       .text	0000000000000000 incompatible
00000000000006d0 l       .text	0000000000000000 loop0
0000000000000000 l    df *ABS*	0000000000000000 obj/vectors.o
000000000000001a l       *ABS*	0000000000000000 ESR_EL1_EC_SHIFT
0000000000000025 l       *ABS*	0000000000000000 ESR_EL1_EC_DABT_EL1
0000000000000018 l       *ABS*	0000000000000000 ESR_EL1_EC_SYS64
0000000000000026 l       *ABS*	0000000000000000 ESR_EL1_EC_SP_ALIGN
0000000000000022 l       *ABS*	0000000000000000 ESR_EL1_EC_PC_ALIGN
0000000000000000 l       *ABS*	0000000000000000 ESR_EL1_EC_UNKNOWN
0000000000000031 l       *ABS*	0000000000000000 ESR_EL1_EC_BREAKPT_EL1
0000000000000880 l       .text	0000000000000000 c0irq1
0000000000000900 l       .text	0000000000000000 c0fiq1
0000000000000980 l       .text	0000000000000000 c0serr1
0000000000000a00 l       .text	0000000000000000 cxsync1
0000000000000f84 l       .text	0000000000000000 cxsync1_proc
0000000000000a80 l       .text	0000000000000000 cxirq1
00000000000010b8 l       .text	0000000000000000 cxirq1_proc
0000000000000b00 l       .text	0000000000000000 cxfiq1
000000000000115c l       .text	0000000000000000 cxfiq1_proc
0000000000000b80 l       .text	0000000000000000 cxserr1
0000000000000c00 l       .text	0000000000000000 l64sync1
0000000000000c80 l       .text	0000000000000000 l64irq1
0000000000000d00 l       .text	0000000000000000 l64fiq1
0000000000000d80 l       .text	0000000000000000 l64serr1
0000000000000e00 l       .text	0000000000000000 l32sync1
0000000000000e80 l       .text	0000000000000000 l32irq1
0000000000000f00 l       .text	0000000000000000 l32fiq1
0000000000000f80 l       .text	0000000000000000 l32serr1
0000000000001014 l       .text	0000000000000000 el1_da
0000000000001068 l       .text	0000000000000000 el1_undef
0000000000001068 l       .text	0000000000000000 el1_sp_pc
0000000000001068 l       .text	0000000000000000 el1_dbg
0000000000001068 l       .text	0000000000000000 el1_inv
0000000000001800 l       .text	0000000000000000 c0sync2
0000000000001880 l       .text	0000000000000000 c0irq2
0000000000001900 l       .text	0000000000000000 c0fiq2
0000000000001980 l       .text	0000000000000000 c0serr2
0000000000001a00 l       .text	0000000000000000 cxsync2
0000000000001a80 l       .text	0000000000000000 cxirq2
0000000000001b00 l       .text	0000000000000000 cxfiq2
0000000000001b80 l       .text	0000000000000000 cxserr2
0000000000001c00 l       .text	0000000000000000 l64sync2
0000000000001c80 l       .text	0000000000000000 l64irq2
0000000000001d00 l       .text	0000000000000000 l64fiq2
0000000000001d80 l       .text	0000000000000000 l64serr2
0000000000001e00 l       .text	0000000000000000 l32sync2
0000000000001e80 l       .text	0000000000000000 l32irq2
0000000000001f00 l       .text	0000000000000000 l32fiq2
0000000000001f80 l       .text	0000000000000000 l32serr2
0000000000002000 l       .text	0000000000000000 c0sync3
0000000000002080 l       .text	0000000000000000 c0irq3
0000000000002100 l       .text	0000000000000000 c0fiq3
0000000000002180 l       .text	0000000000000000 c0serr3
0000000000002200 l       .text	0000000000000000 cxsync3
0000000000002280 l       .text	0000000000000000 cxirq3
0000000000002300 l       .text	0000000000000000 cxfiq3
0000000000002380 l       .text	0000000000000000 cxserr3
0000000000002400 l       .text	0000000000000000 l64sync3
0000000000002480 l       .text	0000000000000000 l64irq3
0000000000002500 l       .text	0000000000000000 l64fiq3
0000000000002580 l       .text	0000000000000000 l64serr3
0000000000002600 l       .text	0000000000000000 l32sync3
0000000000002680 l       .text	0000000000000000 l32irq3
0000000000002700 l       .text	0000000000000000 l32fiq3
0000000000002780 l       .text	0000000000000000 l32serr3
0000000000000000 l    df *ABS*	0000000000000000 main.c
0000000000000000 l    df *ABS*	0000000000000000 
0000000000000000 l       *UND*	0000000000000000 __main
0000000000016840 l       .text.startup.main	0000000000000000 ARM_LIB_HEAP
00000000000bc000 l       .text.startup.main	0000000000000000 TOP_OF_RAM
0000000000002800 g     F .text.MainApp	0000000000000004 MainApp
0000000000000400 g     F .text	0000000000000000 SetIrqGroup
0000000000000098 g     F .text	0000000000000000 el1_primary
0000000000000044 g       .text	0000000000000000 drop_to_el1
0000000000000534 g     F .text	0000000000000000 EnableGICC
0000000000000590 g     F .text	0000000000000000 SendSGI
0000000000000584 g     F .text	0000000000000000 WriteEOI
0000000000001800 g       .text	0000000000000000 el2_vectors
00000000000b7000 g       .text.startup.main	0000000000000000 TTB0_L1
00000000000006a4 g     F .text	0000000000000000 GetMIDR
00000000000006c0 g     F .text	0000000000000000 ZeroBlock
0000000000000430 g     F .text	0000000000000000 SetBlockGroup
0000000000002814 g       .text.startup.main	0000000000000000 __bss_end
0000000000002840 g       .text.startup.main	0000000000000000 ARM_LIB_STACK
00000000000005ac g     F .text	0000000000000000 ClearSGI
00000000000006b4 g     F .text	0000000000000000 GetCPUID
00000000000004a4 g     F .text	0000000000000000 EnableIRQ
000000000000056c g     F .text	0000000000000000 SetBinaryPoint
00000000000004ec g     F .text	0000000000000000 TestIRQ
0000000000000238 g     F .text	0000000000000000 el1_secondary
0000000000000058 g     F .text	0000000000000000 el1_entry_aarch64
0000000000002000 g       .text	0000000000000000 el3_vectors
0000000000000800 g       .text	0000000000000000 c0sync1
000000000000055c g     F .text	0000000000000000 SetPriorityMask
0000000000002814 g       .text.startup.main	0000000000000000 __data_end
00000000000ba000 g       .text.startup.main	0000000000000000 TTB0_L2_PERIPH
00000000000006ac g     F .text	0000000000000000 GetMPIDR
000000000000050c g     F .text	0000000000000000 EnableGICD
0000000000000618 g     F .text	0000000000000000 InvalidateUDCaches
00000000000bb000 g       .text.startup.main	0000000000000000 TTB0_L2_PERIPH1
0000000000012840 g       .text.startup.main	0000000000000000 EL3_STACK
0000000000002814 g       .text.startup.main	0000000000000000 __bss_start
0000000000002804 g     F .text.startup.main	0000000000000010 main
0000000000000578 g     F .text	0000000000000000 ReadIAR
00000000000b8000 g       .text.startup.main	0000000000000000 TTB0_L2_RAM
00000000000b9000 g       .text.startup.main	0000000000000000 TTB0_L2_PRIVATE
0000000000000448 g     F .text	0000000000000000 SetSPIGroup
0000000000000520 g     F .text	0000000000000000 DisableGICD
0000000000000470 g     F .text	0000000000000000 SetIRQPriority
0000000000000000 g     F .text	0000000000000000 start64
0000000000002814 g       .text.startup.main	0000000000000000 __data_start
0000000000000800 g       .text	0000000000000000 el1_vectors
0000000000000600 g     F .text	0000000000000000 EnableCachesEL1
00000000000004cc g     F .text	0000000000000000 DisableIRQ
0000000000000548 g     F .text	0000000000000000 DisableGICC



Disassembly of section .text:

0000000000000000 <start64>:
       0:	58001543 	ldr	x3, 2a8 <lit_el3_vectors>
       4:	d51ec003 	msr	vbar_el3, x3
       8:	52809003 	mov	w3, #0x480                 	// #1152
       c:	d51e1103 	msr	scr_el3, x3
      10:	d2b00002 	mov	x2, #0x80000000            	// #2147483648
      14:	d51c1102 	msr	hcr_el2, x2
      18:	d51c211f 	msr	vttbr_el2, xzr
      1c:	d51e115f 	msr	cptr_el3, xzr
      20:	d51c115f 	msr	cptr_el2, xzr
      24:	d518101f 	msr	sctlr_el1, xzr
      28:	d51c101f 	msr	sctlr_el2, xzr
      2c:	58001720 	ldr	x0, 310 <Image__EL3_STACKS__ZI__Limit>
      30:	d53800b3 	mrs	x19, mpidr_el1
      34:	d3401e73 	ubfx	x19, x19, #0, #8
      38:	cb133000 	sub	x0, x0, x19, lsl #12
      3c:	9100001f 	mov	sp, x0
      40:	b5000033 	cbnz	x19, 44 <drop_to_el1>

0000000000000044 <drop_to_el1>:
      44:	100000a1 	adr	x1, 58 <el1_entry_aarch64>
      48:	d51e4021 	msr	elr_el3, x1
      4c:	d28038a1 	mov	x1, #0x1c5                 	// #453
      50:	d51e4001 	msr	spsr_el3, x1
      54:	d69f03e0 	eret

0000000000000058 <el1_entry_aarch64>:
      58:	58001201 	ldr	x1, 298 <lit_el1_vectors>
      5c:	d518c001 	msr	vbar_el1, x1
      60:	58001540 	ldr	x0, 308 <Image__ARM_LIB_STACK__ZI__Limit>
      64:	cb133800 	sub	x0, x0, x19, lsl #14
      68:	9100001f 	mov	sp, x0
      6c:	9400016b 	bl	618 <InvalidateUDCaches>
      70:	d508871f 	tlbi	vmalle1
      74:	58001221 	ldr	x1, 2b8 <Image__TTB0_L1__ZI__Base>
      78:	d5182001 	msr	ttbr0_el1, x1
      7c:	d29fe881 	mov	x1, #0xff44                	// #65348
      80:	f2a00081 	movk	x1, #0x4, lsl #16
      84:	d518a201 	msr	mair_el1, x1
      88:	58001141 	ldr	x1, 2b0 <lit_803520>
      8c:	d5182041 	msr	tcr_el1, x1
      90:	d5033fdf 	isb
      94:	b5000d33 	cbnz	x19, 238 <el1_secondary>

0000000000000098 <el1_primary>:
      98:	9400011d 	bl	50c <EnableGICD>
      9c:	580010f5 	ldr	x21, 2b8 <Image__TTB0_L1__ZI__Base>
      a0:	aa1503e0 	mov	x0, x21
      a4:	d2800401 	mov	x1, #0x20                  	// #32
      a8:	94000186 	bl	6c0 <ZeroBlock>
      ac:	580010a0 	ldr	x0, 2c0 <Image__TTB0_L2_RAM__ZI__Base>
      b0:	d2820001 	mov	x1, #0x1000                	// #4096
      b4:	94000183 	bl	6c0 <ZeroBlock>
      b8:	58001144 	ldr	x4, 2e0 <Image__L2_RAM__ZI_Base>
      bc:	58001165 	ldr	x5, 2e8 <Image__TOP_OF_RAM__ZI__Base>
      c0:	d35e7c82 	ubfx	x2, x4, #30, #2
      c4:	b2400401 	orr	x1, x0, #0x3
      c8:	f8227aa1 	str	x1, [x21,x2,lsl #3]
      cc:	d3557482 	ubfx	x2, x4, #21, #9
      d0:	d10004a3 	sub	x3, x5, #0x1
      d4:	d3557463 	ubfx	x3, x3, #21, #9
      d8:	91000463 	add	x3, x3, #0x1
      dc:	cb020063 	sub	x3, x3, x2
      e0:	926ba884 	and	x4, x4, #0xffffffffffe00000
      e4:	d281e4a1 	mov	x1, #0xf25                 	// #3877
      e8:	aa040021 	orr	x1, x1, x4
      ec:	8b020c00 	add	x0, x0, x2, lsl #3

00000000000000f0 <loop1>:
      f0:	f1000463 	subs	x3, x3, #0x1
      f4:	f8008401 	str	x1, [x0],#8
      f8:	91480021 	add	x1, x1, #0x200, lsl #12
      fc:	54ffffa1 	b.ne	f0 <loop1>
     100:	9274cc24 	and	x4, x1, #0xfffffffffffff000
     104:	d2818421 	mov	x1, #0xc21                 	// #3105
     108:	f2e00c01 	movk	x1, #0x60, lsl #48
     10c:	aa040021 	orr	x1, x1, x4
     110:	f8008401 	str	x1, [x0],#8
     114:	58000da0 	ldr	x0, 2c8 <Image__TTB0_L2_PRIVATE__ZI__Base>
     118:	d2820001 	mov	x1, #0x1000                	// #4096
     11c:	94000169 	bl	6c0 <ZeroBlock>
     120:	58000e84 	ldr	x4, 2f0 <Image__PRIVATE_PERIPHERALS__ZI__Base>
     124:	d35e7c82 	ubfx	x2, x4, #30, #2
     128:	b2400401 	orr	x1, x0, #0x3
     12c:	f8227aa1 	str	x1, [x21,x2,lsl #3]
     130:	d3557482 	ubfx	x2, x4, #21, #9
     134:	926ba884 	and	x4, x4, #0xffffffffffe00000
     138:	d28184a1 	mov	x1, #0xc25                 	// #3109
     13c:	f2e00c01 	movk	x1, #0x60, lsl #48
     140:	aa040021 	orr	x1, x1, x4
     144:	8b020c00 	add	x0, x0, x2, lsl #3
     148:	d2802003 	mov	x3, #0x100                 	// #256

000000000000014c <loop_l2_private>:
     14c:	f1000463 	subs	x3, x3, #0x1
     150:	f8008401 	str	x1, [x0],#8
     154:	91480021 	add	x1, x1, #0x200, lsl #12
     158:	54ffffa1 	b.ne	14c <loop_l2_private>
     15c:	58000ba0 	ldr	x0, 2d0 <Image__TTB0_L2_PERIPH__ZI__Base>
     160:	d2820001 	mov	x1, #0x1000                	// #4096
     164:	94000157 	bl	6c0 <ZeroBlock>
     168:	58000c84 	ldr	x4, 2f8 <Image__COMMON_PERIPHERALS__ZI__Base>
     16c:	d35e7c82 	ubfx	x2, x4, #30, #2
     170:	b2400401 	orr	x1, x0, #0x3
     174:	f8227aa1 	str	x1, [x21,x2,lsl #3]
     178:	d3557482 	ubfx	x2, x4, #21, #9
     17c:	926ba884 	and	x4, x4, #0xffffffffffe00000
     180:	d2818521 	mov	x1, #0xc29                 	// #3113
     184:	f2e00c01 	movk	x1, #0x60, lsl #48
     188:	aa040021 	orr	x1, x1, x4
     18c:	f8227801 	str	x1, [x0,x2,lsl #3]
     190:	58000a40 	ldr	x0, 2d8 <Image__TTB0_L2_PERIPH1__ZI__Base>
     194:	d2820001 	mov	x1, #0x1000                	// #4096
     198:	9400014a 	bl	6c0 <ZeroBlock>
     19c:	58000b24 	ldr	x4, 300 <Image__PERIPHERALS1__ZI__Base>
     1a0:	d35e7c82 	ubfx	x2, x4, #30, #2
     1a4:	b2400401 	orr	x1, x0, #0x3
     1a8:	f8227aa1 	str	x1, [x21,x2,lsl #3]
     1ac:	d3557482 	ubfx	x2, x4, #21, #9
     1b0:	926ba884 	and	x4, x4, #0xffffffffffe00000
     1b4:	d2818521 	mov	x1, #0xc29                 	// #3113
     1b8:	f2e00c01 	movk	x1, #0x60, lsl #48
     1bc:	aa040021 	orr	x1, x1, x4
     1c0:	8b020c00 	add	x0, x0, x2, lsl #3
     1c4:	d2801003 	mov	x3, #0x80                  	// #128

00000000000001c8 <loop_1>:
     1c8:	f1000463 	subs	x3, x3, #0x1
     1cc:	f8008401 	str	x1, [x0],#8
     1d0:	91480021 	add	x1, x1, #0x200, lsl #12
     1d4:	54ffffa1 	b.ne	1c8 <loop_1>
     1d8:	d5033b9f 	dsb	ish
     1dc:	d5381001 	mrs	x1, sctlr_el1
     1e0:	b2400021 	orr	x1, x1, #0x1
     1e4:	b27e0021 	orr	x1, x1, #0x4
     1e8:	b2740021 	orr	x1, x1, #0x1000
     1ec:	d5181001 	msr	sctlr_el1, x1
     1f0:	d5033fdf 	isb
     1f4:	528001a0 	mov	w0, #0xd                   	// #13
     1f8:	52800081 	mov	w1, #0x4                   	// #4
     1fc:	9400009d 	bl	470 <SetIRQPriority>
     200:	528001a0 	mov	w0, #0xd                   	// #13
     204:	940000a8 	bl	4a4 <EnableIRQ>
     208:	528003c0 	mov	w0, #0x1e                  	// #30
     20c:	940000d4 	bl	55c <SetPriorityMask>
     210:	940000c9 	bl	534 <EnableGICC>
     214:	528001a0 	mov	w0, #0xd                   	// #13
     218:	52800041 	mov	w1, #0x2                   	// #2
     21c:	52800002 	mov	w2, #0x0                   	// #0
     220:	52800003 	mov	w3, #0x0                   	// #0
     224:	940000db 	bl	590 <SendSGI>

0000000000000228 <loop0>:
     228:	528001a0 	mov	w0, #0xd                   	// #13
     22c:	940000b0 	bl	4ec <TestIRQ>
     230:	34ffffc0 	cbz	w0, 228 <loop0>
     234:	14000974 	b	2804 <main>

0000000000000238 <el1_secondary>:
     238:	528001e0 	mov	w0, #0xf                   	// #15
     23c:	52800381 	mov	w1, #0x1c                  	// #28
     240:	9400008c 	bl	470 <SetIRQPriority>
     244:	528001e0 	mov	w0, #0xf                   	// #15
     248:	94000097 	bl	4a4 <EnableIRQ>
     24c:	528003c0 	mov	w0, #0x1e                  	// #30
     250:	940000c3 	bl	55c <SetPriorityMask>
     254:	940000b8 	bl	534 <EnableGICC>

0000000000000258 <loop_wfi>:
     258:	d5033f9f 	dsb	sy
     25c:	d503207f 	wfi
     260:	528001e0 	mov	w0, #0xf                   	// #15
     264:	940000a2 	bl	4ec <TestIRQ>
     268:	34ffff80 	cbz	w0, 258 <loop_wfi>
     26c:	528001e0 	mov	w0, #0xf                   	// #15
     270:	52800001 	mov	w1, #0x0                   	// #0
     274:	940000ce 	bl	5ac <ClearSGI>
     278:	d5381001 	mrs	x1, sctlr_el1
     27c:	b2400021 	orr	x1, x1, #0x1
     280:	b27e0021 	orr	x1, x1, #0x4
     284:	b2740021 	orr	x1, x1, #0x1000
     288:	d5181001 	msr	sctlr_el1, x1
     28c:	d5033fdf 	isb
     290:	1400095c 	b	2800 <MainApp>
     294:	d503201f 	nop

0000000000000298 <lit_el1_vectors>:
     298:	00000800 	.word	0x00000800
     29c:	00000000 	.word	0x00000000

00000000000002a0 <lit_el2_vectors>:
     2a0:	00001800 	.word	0x00001800
     2a4:	00000000 	.word	0x00000000

00000000000002a8 <lit_el3_vectors>:
     2a8:	00002000 	.word	0x00002000
     2ac:	00000000 	.word	0x00000000

00000000000002b0 <lit_803520>:
     2b0:	00803520 	.word	0x00803520
     2b4:	00000000 	.word	0x00000000

00000000000002b8 <Image__TTB0_L1__ZI__Base>:
     2b8:	000b7000 	.word	0x000b7000
     2bc:	00000000 	.word	0x00000000

00000000000002c0 <Image__TTB0_L2_RAM__ZI__Base>:
     2c0:	000b8000 	.word	0x000b8000
     2c4:	00000000 	.word	0x00000000

00000000000002c8 <Image__TTB0_L2_PRIVATE__ZI__Base>:
     2c8:	000b9000 	.word	0x000b9000
     2cc:	00000000 	.word	0x00000000

00000000000002d0 <Image__TTB0_L2_PERIPH__ZI__Base>:
     2d0:	000ba000 	.word	0x000ba000
     2d4:	00000000 	.word	0x00000000

00000000000002d8 <Image__TTB0_L2_PERIPH1__ZI__Base>:
     2d8:	000bb000 	.word	0x000bb000
     2dc:	00000000 	.word	0x00000000

00000000000002e0 <Image__L2_RAM__ZI_Base>:
	...

00000000000002e8 <Image__TOP_OF_RAM__ZI__Base>:
     2e8:	00200000 	.word	0x00200000
     2ec:	00000000 	.word	0x00000000

00000000000002f0 <Image__PRIVATE_PERIPHERALS__ZI__Base>:
     2f0:	40000000 	.word	0x40000000
     2f4:	00000000 	.word	0x00000000

00000000000002f8 <Image__COMMON_PERIPHERALS__ZI__Base>:
     2f8:	80000000 	.word	0x80000000
     2fc:	00000000 	.word	0x00000000

0000000000000300 <Image__PERIPHERALS1__ZI__Base>:
     300:	c0000000 	.word	0xc0000000
     304:	00000000 	.word	0x00000000

0000000000000308 <Image__ARM_LIB_STACK__ZI__Limit>:
     308:	00002840 	.word	0x00002840
     30c:	00000000 	.word	0x00000000

0000000000000310 <Image__EL3_STACKS__ZI__Limit>:
     310:	00012840 	.word	0x00012840
     314:	00000000 	.word	0x00000000
     318:	d503201f 	nop
     31c:	d503201f 	nop
	...

0000000000000400 <SetIrqGroup>:
     400:	58000ec2 	ldr	x2, 5d8 <Image__GICD__ZI__Base>
     404:	91020042 	add	x2, x2, #0x80
     408:	53052003 	ubfx	w3, w0, #5, #4
     40c:	12001000 	and	w0, w0, #0x1f
     410:	b8635844 	ldr	w4, [x2,w3,uxtw #2]
     414:	52000025 	eor	w5, w1, #0x1
     418:	1ac020a5 	lsl	w5, w5, w0
     41c:	1ac02021 	lsl	w1, w1, w0
     420:	0a250084 	bic	w4, w4, w5
     424:	2a010084 	orr	w4, w4, w1
     428:	b8235844 	str	w4, [x2,w3,uxtw #2]
     42c:	d65f03c0 	ret

0000000000000430 <SetBlockGroup>:
     430:	58000d42 	ldr	x2, 5d8 <Image__GICD__ZI__Base>
     434:	91020042 	add	x2, x2, #0x80
     438:	53052003 	ubfx	w3, w0, #5, #4
     43c:	13000021 	sbfx	w1, w1, #0, #1
     440:	b8235841 	str	w1, [x2,w3,uxtw #2]
     444:	d65f03c0 	ret

0000000000000448 <SetSPIGroup>:
     448:	58000c82 	ldr	x2, 5d8 <Image__GICD__ZI__Base>
     44c:	91020043 	add	x3, x2, #0x80
     450:	b9400441 	ldr	w1, [x2,#4]
     454:	13000000 	sbfx	w0, w0, #0, #1
     458:	53001021 	ubfx	w1, w1, #0, #5

000000000000045c <loop>:
     45c:	34000081 	cbz	w1, 46c <finished>
     460:	b8215860 	str	w0, [x3,w1,uxtw #2]
     464:	51000421 	sub	w1, w1, #0x1
     468:	17fffffd 	b	45c <loop>

000000000000046c <finished>:
     46c:	d65f03c0 	ret

0000000000000470 <SetIRQPriority>:
     470:	58000b42 	ldr	x2, 5d8 <Image__GICD__ZI__Base>
     474:	91100042 	add	x2, x2, #0x400
     478:	53022003 	ubfx	w3, w0, #2, #7
     47c:	531d0404 	ubfiz	w4, w0, #3, #2
     480:	b8635840 	ldr	w0, [x2,w3,uxtw #2]
     484:	531d1021 	ubfiz	w1, w1, #3, #5
     488:	1ac42021 	lsl	w1, w1, w4
     48c:	52801fe5 	mov	w5, #0xff                  	// #255
     490:	1ac420a5 	lsl	w5, w5, w4
     494:	0a250000 	bic	w0, w0, w5
     498:	2a010000 	orr	w0, w0, w1
     49c:	b8235840 	str	w0, [x2,w3,uxtw #2]
     4a0:	d65f03c0 	ret

00000000000004a4 <EnableIRQ>:
     4a4:	580009a1 	ldr	x1, 5d8 <Image__GICD__ZI__Base>
     4a8:	91040021 	add	x1, x1, #0x100
     4ac:	53052002 	ubfx	w2, w0, #5, #4
     4b0:	12001000 	and	w0, w0, #0x1f
     4b4:	52800023 	mov	w3, #0x1                   	// #1
     4b8:	1ac02063 	lsl	w3, w3, w0
     4bc:	b8225823 	str	w3, [x1,w2,uxtw #2]
     4c0:	b8404424 	ldr	w4, [x1],#4
     4c4:	b9400025 	ldr	w5, [x1]
     4c8:	d65f03c0 	ret

00000000000004cc <DisableIRQ>:
     4cc:	58000861 	ldr	x1, 5d8 <Image__GICD__ZI__Base>
     4d0:	91060021 	add	x1, x1, #0x180
     4d4:	53052002 	ubfx	w2, w0, #5, #4
     4d8:	12001000 	and	w0, w0, #0x1f
     4dc:	52800023 	mov	w3, #0x1                   	// #1
     4e0:	1ac02063 	lsl	w3, w3, w0
     4e4:	b8225823 	str	w3, [x1,w2,uxtw #2]
     4e8:	d65f03c0 	ret

00000000000004ec <TestIRQ>:
     4ec:	58000761 	ldr	x1, 5d8 <Image__GICD__ZI__Base>
     4f0:	91080021 	add	x1, x1, #0x200
     4f4:	53052002 	ubfx	w2, w0, #5, #4
     4f8:	12001003 	and	w3, w0, #0x1f
     4fc:	b8625820 	ldr	w0, [x1,w2,uxtw #2]
     500:	1ac32400 	lsr	w0, w0, w3
     504:	12000000 	and	w0, w0, #0x1
     508:	d65f03c0 	ret

000000000000050c <EnableGICD>:
     50c:	58000660 	ldr	x0, 5d8 <Image__GICD__ZI__Base>
     510:	b9400001 	ldr	w1, [x0]
     514:	32000021 	orr	w1, w1, #0x1
     518:	b9000001 	str	w1, [x0]
     51c:	d65f03c0 	ret

0000000000000520 <DisableGICD>:
     520:	580005c0 	ldr	x0, 5d8 <Image__GICD__ZI__Base>
     524:	b9400001 	ldr	w1, [x0]
     528:	330003e1 	bfxil	w1, wzr, #0, #1
     52c:	b9000001 	str	w1, [x0]
     530:	d65f03c0 	ret

0000000000000534 <EnableGICC>:
     534:	58000560 	ldr	x0, 5e0 <Image__GICC__ZI__Base>
     538:	b9400001 	ldr	w1, [x0]
     53c:	32000421 	orr	w1, w1, #0x3
     540:	b9000001 	str	w1, [x0]
     544:	d65f03c0 	ret

0000000000000548 <DisableGICC>:
     548:	580004c0 	ldr	x0, 5e0 <Image__GICC__ZI__Base>
     54c:	b9400001 	ldr	w1, [x0]
     550:	330007e1 	bfxil	w1, wzr, #0, #2
     554:	b9000001 	str	w1, [x0]
     558:	d65f03c0 	ret

000000000000055c <SetPriorityMask>:
     55c:	58000421 	ldr	x1, 5e0 <Image__GICC__ZI__Base>
     560:	531d1000 	ubfiz	w0, w0, #3, #5
     564:	b9000420 	str	w0, [x1,#4]
     568:	d65f03c0 	ret

000000000000056c <SetBinaryPoint>:
     56c:	580003a1 	ldr	x1, 5e0 <Image__GICC__ZI__Base>
     570:	b9000820 	str	w0, [x1,#8]
     574:	d65f03c0 	ret

0000000000000578 <ReadIAR>:
     578:	58000341 	ldr	x1, 5e0 <Image__GICC__ZI__Base>
     57c:	b9400c20 	ldr	w0, [x1,#12]
     580:	d65f03c0 	ret

0000000000000584 <WriteEOI>:
     584:	580002e1 	ldr	x1, 5e0 <Image__GICC__ZI__Base>
     588:	b9001020 	str	w0, [x1,#16]
     58c:	d65f03c0 	ret

0000000000000590 <SendSGI>:
     590:	58000244 	ldr	x4, 5d8 <Image__GICD__ZI__Base>
     594:	53000c00 	ubfx	w0, w0, #0, #4
     598:	33080420 	bfi	w0, w1, #24, #2
     59c:	33101c40 	bfi	w0, w2, #16, #8
     5a0:	33110060 	bfi	w0, w3, #15, #1
     5a4:	b90f0080 	str	w0, [x4,#3840]
     5a8:	d65f03c0 	ret

00000000000005ac <ClearSGI>:
     5ac:	58000164 	ldr	x4, 5d8 <Image__GICD__ZI__Base>
     5b0:	913c4084 	add	x4, x4, #0xf10
     5b4:	53020c02 	ubfx	w2, w0, #2, #2
     5b8:	531d0400 	ubfiz	w0, w0, #3, #2
     5bc:	12000821 	and	w1, w1, #0x7
     5c0:	0b010000 	add	w0, w0, w1
     5c4:	52800023 	mov	w3, #0x1                   	// #1
     5c8:	1ac02063 	lsl	w3, w3, w0
     5cc:	b8225883 	str	w3, [x4,w2,uxtw #2]
     5d0:	d65f03c0 	ret
     5d4:	d503201f 	nop

00000000000005d8 <Image__GICD__ZI__Base>:
     5d8:	c4300000 	.word	0xc4300000
     5dc:	00000000 	.word	0x00000000

00000000000005e0 <Image__GICC__ZI__Base>:
     5e0:	c4300000 	.word	0xc4300000
     5e4:	00000000 	.word	0x00000000
     5e8:	d503201f 	nop
     5ec:	d503201f 	nop
     5f0:	d503201f 	nop
     5f4:	d503201f 	nop
     5f8:	d503201f 	nop
     5fc:	d503201f 	nop

0000000000000600 <EnableCachesEL1>:
     600:	d5381000 	mrs	x0, sctlr_el1
     604:	b2740000 	orr	x0, x0, #0x1000
     608:	b27e0000 	orr	x0, x0, #0x4
     60c:	d5181000 	msr	sctlr_el1, x0
     610:	d5033fdf 	isb
     614:	d65f03c0 	ret

0000000000000618 <InvalidateUDCaches>:
     618:	d5033bbf 	dmb	ish
     61c:	d5390020 	mrs	x0, clidr_el1
     620:	53186802 	ubfx	w2, w0, #24, #3
     624:	340003c2 	cbz	w2, 69c <invalidateUDCaches_end>
     628:	52800001 	mov	w1, #0x0                   	// #0

000000000000062c <flush_level>:
     62c:	0b010423 	add	w3, w1, w1, lsl #1
     630:	1ac32403 	lsr	w3, w0, w3
     634:	53000863 	ubfx	w3, w3, #0, #3
     638:	7100087f 	cmp	w3, #0x2
     63c:	540002ab 	b.lt	690 <next_level>
     640:	531f7824 	lsl	w4, w1, #1
     644:	d51a0004 	msr	csselr_el1, x4
     648:	d5033fdf 	isb
     64c:	d53a0004 	mrs	x4, csselr_el1
     650:	53000883 	ubfx	w3, w4, #0, #3
     654:	11000863 	add	w3, w3, #0x2
     658:	530d6c85 	ubfx	w5, w4, #13, #15
     65c:	53033084 	ubfx	w4, w4, #3, #10
     660:	5ac01086 	clz	w6, w4

0000000000000664 <flush_set>:
     664:	2a0403e8 	mov	w8, w4

0000000000000668 <flush_way>:
     668:	531f7827 	lsl	w7, w1, #1
     66c:	1ac320a9 	lsl	w9, w5, w3
     670:	2a0900e7 	orr	w7, w7, w9
     674:	1ac62109 	lsl	w9, w8, w6
     678:	2a0900e7 	orr	w7, w7, w9
     67c:	d5087e47 	dc	cisw, x7
     680:	71000508 	subs	w8, w8, #0x1
     684:	54ffff2a 	b.ge	668 <flush_way>
     688:	710004a5 	subs	w5, w5, #0x1
     68c:	54fffeca 	b.ge	664 <flush_set>

0000000000000690 <next_level>:
     690:	11000421 	add	w1, w1, #0x1
     694:	6b01005f 	cmp	w2, w1
     698:	54fffcac 	b.gt	62c <flush_level>

000000000000069c <invalidateUDCaches_end>:
     69c:	d5033bbf 	dmb	ish
     6a0:	d65f03c0 	ret

00000000000006a4 <GetMIDR>:
     6a4:	d5380000 	mrs	x0, midr_el1
     6a8:	d65f03c0 	ret

00000000000006ac <GetMPIDR>:
     6ac:	d53800a0 	mrs	x0, mpidr_el1
     6b0:	d65f03c0 	ret

00000000000006b4 <GetCPUID>:
     6b4:	d53800a0 	mrs	x0, mpidr_el1
     6b8:	d3401c00 	ubfx	x0, x0, #0, #8
     6bc:	d65f03c0 	ret

00000000000006c0 <ZeroBlock>:
     6c0:	d3400c22 	ubfx	x2, x1, #0, #4
     6c4:	b50000e2 	cbnz	x2, 6e0 <incompatible>
     6c8:	aa0203e3 	mov	x3, x2
     6cc:	8b010000 	add	x0, x0, x1

00000000000006d0 <loop0>:
     6d0:	f1004021 	subs	x1, x1, #0x10
     6d4:	a9bf0c02 	stp	x2, x3, [x0,#-16]!
     6d8:	54ffffc1 	b.ne	6d0 <loop0>
     6dc:	d65f03c0 	ret

00000000000006e0 <incompatible>:
     6e0:	d2800000 	mov	x0, #0x0                   	// #0
     6e4:	d65f03c0 	ret
	...

0000000000000800 <c0sync1>:
     800:	14000000 	b	800 <c0sync1>
     804:	d503201f 	nop
     808:	d503201f 	nop
     80c:	d503201f 	nop
     810:	d503201f 	nop
     814:	d503201f 	nop
     818:	d503201f 	nop
     81c:	d503201f 	nop
	...

0000000000000880 <c0irq1>:
     880:	14000000 	b	880 <c0irq1>
     884:	d503201f 	nop
     888:	d503201f 	nop
     88c:	d503201f 	nop
     890:	d503201f 	nop
     894:	d503201f 	nop
     898:	d503201f 	nop
     89c:	d503201f 	nop
	...

0000000000000900 <c0fiq1>:
     900:	14000000 	b	900 <c0fiq1>
     904:	d503201f 	nop
     908:	d503201f 	nop
     90c:	d503201f 	nop
     910:	d503201f 	nop
     914:	d503201f 	nop
     918:	d503201f 	nop
     91c:	d503201f 	nop
	...

0000000000000980 <c0serr1>:
     980:	14000000 	b	980 <c0serr1>
     984:	d503201f 	nop
     988:	d503201f 	nop
     98c:	d503201f 	nop
     990:	d503201f 	nop
     994:	d503201f 	nop
     998:	d503201f 	nop
     99c:	d503201f 	nop
	...

0000000000000a00 <cxsync1>:
     a00:	14000161 	b	f84 <cxsync1_proc>
     a04:	d503201f 	nop
     a08:	d503201f 	nop
     a0c:	d503201f 	nop
     a10:	d503201f 	nop
     a14:	d503201f 	nop
     a18:	d503201f 	nop
     a1c:	d503201f 	nop
	...

0000000000000a80 <cxirq1>:
     a80:	1400018e 	b	10b8 <cxirq1_proc>
     a84:	d503201f 	nop
     a88:	d503201f 	nop
     a8c:	d503201f 	nop
     a90:	d503201f 	nop
     a94:	d503201f 	nop
     a98:	d503201f 	nop
     a9c:	d503201f 	nop
	...

0000000000000b00 <cxfiq1>:
     b00:	14000197 	b	115c <cxfiq1_proc>
     b04:	d503201f 	nop
     b08:	d503201f 	nop
     b0c:	d503201f 	nop
     b10:	d503201f 	nop
     b14:	d503201f 	nop
     b18:	d503201f 	nop
     b1c:	d503201f 	nop
	...

0000000000000b80 <cxserr1>:
     b80:	14000000 	b	b80 <cxserr1>
     b84:	d503201f 	nop
     b88:	d503201f 	nop
     b8c:	d503201f 	nop
     b90:	d503201f 	nop
     b94:	d503201f 	nop
     b98:	d503201f 	nop
     b9c:	d503201f 	nop
	...

0000000000000c00 <l64sync1>:
     c00:	14000000 	b	c00 <l64sync1>
     c04:	d503201f 	nop
     c08:	d503201f 	nop
     c0c:	d503201f 	nop
     c10:	d503201f 	nop
     c14:	d503201f 	nop
     c18:	d503201f 	nop
     c1c:	d503201f 	nop
	...

0000000000000c80 <l64irq1>:
     c80:	14000000 	b	c80 <l64irq1>
     c84:	d503201f 	nop
     c88:	d503201f 	nop
     c8c:	d503201f 	nop
     c90:	d503201f 	nop
     c94:	d503201f 	nop
     c98:	d503201f 	nop
     c9c:	d503201f 	nop
	...

0000000000000d00 <l64fiq1>:
     d00:	14000000 	b	d00 <l64fiq1>
     d04:	d503201f 	nop
     d08:	d503201f 	nop
     d0c:	d503201f 	nop
     d10:	d503201f 	nop
     d14:	d503201f 	nop
     d18:	d503201f 	nop
     d1c:	d503201f 	nop
	...

0000000000000d80 <l64serr1>:
     d80:	14000000 	b	d80 <l64serr1>
     d84:	d503201f 	nop
     d88:	d503201f 	nop
     d8c:	d503201f 	nop
     d90:	d503201f 	nop
     d94:	d503201f 	nop
     d98:	d503201f 	nop
     d9c:	d503201f 	nop
	...

0000000000000e00 <l32sync1>:
     e00:	14000000 	b	e00 <l32sync1>
     e04:	d503201f 	nop
     e08:	d503201f 	nop
     e0c:	d503201f 	nop
     e10:	d503201f 	nop
     e14:	d503201f 	nop
     e18:	d503201f 	nop
     e1c:	d503201f 	nop
	...

0000000000000e80 <l32irq1>:
     e80:	14000000 	b	e80 <l32irq1>
     e84:	d503201f 	nop
     e88:	d503201f 	nop
     e8c:	d503201f 	nop
     e90:	d503201f 	nop
     e94:	d503201f 	nop
     e98:	d503201f 	nop
     e9c:	d503201f 	nop
	...

0000000000000f00 <l32fiq1>:
     f00:	14000000 	b	f00 <l32fiq1>
     f04:	d503201f 	nop
     f08:	d503201f 	nop
     f0c:	d503201f 	nop
     f10:	d503201f 	nop
     f14:	d503201f 	nop
     f18:	d503201f 	nop
     f1c:	d503201f 	nop
	...

0000000000000f80 <l32serr1>:
     f80:	14000000 	b	f80 <l32serr1>

0000000000000f84 <cxsync1_proc>:
     f84:	d100c3ff 	sub	sp, sp, #0x30
     f88:	a9bf77fc 	stp	x28, x29, [sp,#-16]!
     f8c:	a9bf6ffa 	stp	x26, x27, [sp,#-16]!
     f90:	a9bf67f8 	stp	x24, x25, [sp,#-16]!
     f94:	a9bf5ff6 	stp	x22, x23, [sp,#-16]!
     f98:	a9bf57f4 	stp	x20, x21, [sp,#-16]!
     f9c:	a9bf4ff2 	stp	x18, x19, [sp,#-16]!
     fa0:	a9bf47f0 	stp	x16, x17, [sp,#-16]!
     fa4:	a9bf3fee 	stp	x14, x15, [sp,#-16]!
     fa8:	a9bf37ec 	stp	x12, x13, [sp,#-16]!
     fac:	a9bf2fea 	stp	x10, x11, [sp,#-16]!
     fb0:	a9bf27e8 	stp	x8, x9, [sp,#-16]!
     fb4:	a9bf1fe6 	stp	x6, x7, [sp,#-16]!
     fb8:	a9bf17e4 	stp	x4, x5, [sp,#-16]!
     fbc:	a9bf0fe2 	stp	x2, x3, [sp,#-16]!
     fc0:	a9bf07e0 	stp	x0, x1, [sp,#-16]!
     fc4:	910483f5 	add	x21, sp, #0x120
     fc8:	d5384036 	mrs	x22, elr_el1
     fcc:	d5384017 	mrs	x23, spsr_el1
     fd0:	a90f57fe 	stp	x30, x21, [sp,#240]
     fd4:	a9105ff6 	stp	x22, x23, [sp,#256]
     fd8:	d5385201 	mrs	x1, esr_el1
     fdc:	d35afc38 	lsr	x24, x1, #26
     fe0:	f100971f 	cmp	x24, #0x25
     fe4:	54000180 	b.eq	1014 <el1_da>
     fe8:	f100631f 	cmp	x24, #0x18
     fec:	540003e0 	b.eq	1068 <el1_dbg>
     ff0:	f1009b1f 	cmp	x24, #0x26
     ff4:	540003a0 	b.eq	1068 <el1_dbg>
     ff8:	f1008b1f 	cmp	x24, #0x22
     ffc:	54000360 	b.eq	1068 <el1_dbg>
    1000:	f100031f 	cmp	x24, #0x0
    1004:	54000320 	b.eq	1068 <el1_dbg>
    1008:	f100c71f 	cmp	x24, #0x31
    100c:	540002ea 	b.ge	1068 <el1_dbg>
    1010:	14000016 	b	1068 <el1_dbg>

0000000000001014 <el1_da>:
    1014:	d5386000 	mrs	x0, far_el1
    1018:	a9505bf5 	ldp	x21, x22, [sp,#256]
    101c:	a8c107e0 	ldp	x0, x1, [sp],#16
    1020:	a8c10fe2 	ldp	x2, x3, [sp],#16
    1024:	a8c117e4 	ldp	x4, x5, [sp],#16
    1028:	a8c11fe6 	ldp	x6, x7, [sp],#16
    102c:	a8c127e8 	ldp	x8, x9, [sp],#16
    1030:	d5184035 	msr	elr_el1, x21
    1034:	d5184016 	msr	spsr_el1, x22
    1038:	a8c12fea 	ldp	x10, x11, [sp],#16
    103c:	a8c137ec 	ldp	x12, x13, [sp],#16
    1040:	a8c13fee 	ldp	x14, x15, [sp],#16
    1044:	a8c147f0 	ldp	x16, x17, [sp],#16
    1048:	a8c14ff2 	ldp	x18, x19, [sp],#16
    104c:	a8c157f4 	ldp	x20, x21, [sp],#16
    1050:	a8c15ff6 	ldp	x22, x23, [sp],#16
    1054:	a8c167f8 	ldp	x24, x25, [sp],#16
    1058:	a8c16ffa 	ldp	x26, x27, [sp],#16
    105c:	a8c177fc 	ldp	x28, x29, [sp],#16
    1060:	f84307fe 	ldr	x30, [sp],#48
    1064:	d69f03e0 	eret

0000000000001068 <el1_dbg>:
    1068:	a9505bf5 	ldp	x21, x22, [sp,#256]
    106c:	a8c107e0 	ldp	x0, x1, [sp],#16
    1070:	a8c10fe2 	ldp	x2, x3, [sp],#16
    1074:	a8c117e4 	ldp	x4, x5, [sp],#16
    1078:	a8c11fe6 	ldp	x6, x7, [sp],#16
    107c:	a8c127e8 	ldp	x8, x9, [sp],#16
    1080:	d5184035 	msr	elr_el1, x21
    1084:	d5184016 	msr	spsr_el1, x22
    1088:	a8c12fea 	ldp	x10, x11, [sp],#16
    108c:	a8c137ec 	ldp	x12, x13, [sp],#16
    1090:	a8c13fee 	ldp	x14, x15, [sp],#16
    1094:	a8c147f0 	ldp	x16, x17, [sp],#16
    1098:	a8c14ff2 	ldp	x18, x19, [sp],#16
    109c:	a8c157f4 	ldp	x20, x21, [sp],#16
    10a0:	a8c15ff6 	ldp	x22, x23, [sp],#16
    10a4:	a8c167f8 	ldp	x24, x25, [sp],#16
    10a8:	a8c16ffa 	ldp	x26, x27, [sp],#16
    10ac:	a8c177fc 	ldp	x28, x29, [sp],#16
    10b0:	f84307fe 	ldr	x30, [sp],#48
    10b4:	d69f03e0 	eret

00000000000010b8 <cxirq1_proc>:
    10b8:	d100c3ff 	sub	sp, sp, #0x30
    10bc:	a9bf77fc 	stp	x28, x29, [sp,#-16]!
    10c0:	a9bf6ffa 	stp	x26, x27, [sp,#-16]!
    10c4:	a9bf67f8 	stp	x24, x25, [sp,#-16]!
    10c8:	a9bf5ff6 	stp	x22, x23, [sp,#-16]!
    10cc:	a9bf57f4 	stp	x20, x21, [sp,#-16]!
    10d0:	a9bf4ff2 	stp	x18, x19, [sp,#-16]!
    10d4:	a9bf47f0 	stp	x16, x17, [sp,#-16]!
    10d8:	a9bf3fee 	stp	x14, x15, [sp,#-16]!
    10dc:	a9bf37ec 	stp	x12, x13, [sp,#-16]!
    10e0:	a9bf2fea 	stp	x10, x11, [sp,#-16]!
    10e4:	a9bf27e8 	stp	x8, x9, [sp,#-16]!
    10e8:	a9bf1fe6 	stp	x6, x7, [sp,#-16]!
    10ec:	a9bf17e4 	stp	x4, x5, [sp,#-16]!
    10f0:	a9bf0fe2 	stp	x2, x3, [sp,#-16]!
    10f4:	a9bf07e0 	stp	x0, x1, [sp,#-16]!
    10f8:	910483f5 	add	x21, sp, #0x120
    10fc:	d5384036 	mrs	x22, elr_el1
    1100:	d5384017 	mrs	x23, spsr_el1
    1104:	a90f57fe 	stp	x30, x21, [sp,#240]
    1108:	a9105ff6 	stp	x22, x23, [sp,#256]
    110c:	a9505bf5 	ldp	x21, x22, [sp,#256]
    1110:	a8c107e0 	ldp	x0, x1, [sp],#16
    1114:	a8c10fe2 	ldp	x2, x3, [sp],#16
    1118:	a8c117e4 	ldp	x4, x5, [sp],#16
    111c:	a8c11fe6 	ldp	x6, x7, [sp],#16
    1120:	a8c127e8 	ldp	x8, x9, [sp],#16
    1124:	d5184035 	msr	elr_el1, x21
    1128:	d5184016 	msr	spsr_el1, x22
    112c:	a8c12fea 	ldp	x10, x11, [sp],#16
    1130:	a8c137ec 	ldp	x12, x13, [sp],#16
    1134:	a8c13fee 	ldp	x14, x15, [sp],#16
    1138:	a8c147f0 	ldp	x16, x17, [sp],#16
    113c:	a8c14ff2 	ldp	x18, x19, [sp],#16
    1140:	a8c157f4 	ldp	x20, x21, [sp],#16
    1144:	a8c15ff6 	ldp	x22, x23, [sp],#16
    1148:	a8c167f8 	ldp	x24, x25, [sp],#16
    114c:	a8c16ffa 	ldp	x26, x27, [sp],#16
    1150:	a8c177fc 	ldp	x28, x29, [sp],#16
    1154:	f84307fe 	ldr	x30, [sp],#48
    1158:	d69f03e0 	eret

000000000000115c <cxfiq1_proc>:
    115c:	d100c3ff 	sub	sp, sp, #0x30
    1160:	a9bf77fc 	stp	x28, x29, [sp,#-16]!
    1164:	a9bf6ffa 	stp	x26, x27, [sp,#-16]!
    1168:	a9bf67f8 	stp	x24, x25, [sp,#-16]!
    116c:	a9bf5ff6 	stp	x22, x23, [sp,#-16]!
    1170:	a9bf57f4 	stp	x20, x21, [sp,#-16]!
    1174:	a9bf4ff2 	stp	x18, x19, [sp,#-16]!
    1178:	a9bf47f0 	stp	x16, x17, [sp,#-16]!
    117c:	a9bf3fee 	stp	x14, x15, [sp,#-16]!
    1180:	a9bf37ec 	stp	x12, x13, [sp,#-16]!
    1184:	a9bf2fea 	stp	x10, x11, [sp,#-16]!
    1188:	a9bf27e8 	stp	x8, x9, [sp,#-16]!
    118c:	a9bf1fe6 	stp	x6, x7, [sp,#-16]!
    1190:	a9bf17e4 	stp	x4, x5, [sp,#-16]!
    1194:	a9bf0fe2 	stp	x2, x3, [sp,#-16]!
    1198:	a9bf07e0 	stp	x0, x1, [sp,#-16]!
    119c:	910483f5 	add	x21, sp, #0x120
    11a0:	d5384036 	mrs	x22, elr_el1
    11a4:	d5384017 	mrs	x23, spsr_el1
    11a8:	a90f57fe 	stp	x30, x21, [sp,#240]
    11ac:	a9105ff6 	stp	x22, x23, [sp,#256]
    11b0:	a9505bf5 	ldp	x21, x22, [sp,#256]
    11b4:	a8c107e0 	ldp	x0, x1, [sp],#16
    11b8:	a8c10fe2 	ldp	x2, x3, [sp],#16
    11bc:	a8c117e4 	ldp	x4, x5, [sp],#16
    11c0:	a8c11fe6 	ldp	x6, x7, [sp],#16
    11c4:	a8c127e8 	ldp	x8, x9, [sp],#16
    11c8:	d5184035 	msr	elr_el1, x21
    11cc:	d5184016 	msr	spsr_el1, x22
    11d0:	a8c12fea 	ldp	x10, x11, [sp],#16
    11d4:	a8c137ec 	ldp	x12, x13, [sp],#16
    11d8:	a8c13fee 	ldp	x14, x15, [sp],#16
    11dc:	a8c147f0 	ldp	x16, x17, [sp],#16
    11e0:	a8c14ff2 	ldp	x18, x19, [sp],#16
    11e4:	a8c157f4 	ldp	x20, x21, [sp],#16
    11e8:	a8c15ff6 	ldp	x22, x23, [sp],#16
    11ec:	a8c167f8 	ldp	x24, x25, [sp],#16
    11f0:	a8c16ffa 	ldp	x26, x27, [sp],#16
    11f4:	a8c177fc 	ldp	x28, x29, [sp],#16
    11f8:	f84307fe 	ldr	x30, [sp],#48
    11fc:	d69f03e0 	eret
	...

0000000000001800 <el2_vectors>:
    1800:	14000000 	b	1800 <el2_vectors>
    1804:	d503201f 	nop
    1808:	d503201f 	nop
    180c:	d503201f 	nop
    1810:	d503201f 	nop
    1814:	d503201f 	nop
    1818:	d503201f 	nop
    181c:	d503201f 	nop
	...

0000000000001880 <c0irq2>:
    1880:	14000000 	b	1880 <c0irq2>
    1884:	d503201f 	nop
    1888:	d503201f 	nop
    188c:	d503201f 	nop
    1890:	d503201f 	nop
    1894:	d503201f 	nop
    1898:	d503201f 	nop
    189c:	d503201f 	nop
	...

0000000000001900 <c0fiq2>:
    1900:	14000000 	b	1900 <c0fiq2>
    1904:	d503201f 	nop
    1908:	d503201f 	nop
    190c:	d503201f 	nop
    1910:	d503201f 	nop
    1914:	d503201f 	nop
    1918:	d503201f 	nop
    191c:	d503201f 	nop
	...

0000000000001980 <c0serr2>:
    1980:	14000000 	b	1980 <c0serr2>
    1984:	d503201f 	nop
    1988:	d503201f 	nop
    198c:	d503201f 	nop
    1990:	d503201f 	nop
    1994:	d503201f 	nop
    1998:	d503201f 	nop
    199c:	d503201f 	nop
	...

0000000000001a00 <cxsync2>:
    1a00:	14000000 	b	1a00 <cxsync2>
    1a04:	d503201f 	nop
    1a08:	d503201f 	nop
    1a0c:	d503201f 	nop
    1a10:	d503201f 	nop
    1a14:	d503201f 	nop
    1a18:	d503201f 	nop
    1a1c:	d503201f 	nop
	...

0000000000001a80 <cxirq2>:
    1a80:	14000000 	b	1a80 <cxirq2>
    1a84:	d503201f 	nop
    1a88:	d503201f 	nop
    1a8c:	d503201f 	nop
    1a90:	d503201f 	nop
    1a94:	d503201f 	nop
    1a98:	d503201f 	nop
    1a9c:	d503201f 	nop
	...

0000000000001b00 <cxfiq2>:
    1b00:	14000000 	b	1b00 <cxfiq2>
    1b04:	d503201f 	nop
    1b08:	d503201f 	nop
    1b0c:	d503201f 	nop
    1b10:	d503201f 	nop
    1b14:	d503201f 	nop
    1b18:	d503201f 	nop
    1b1c:	d503201f 	nop
	...

0000000000001b80 <cxserr2>:
    1b80:	14000000 	b	1b80 <cxserr2>
    1b84:	d503201f 	nop
    1b88:	d503201f 	nop
    1b8c:	d503201f 	nop
    1b90:	d503201f 	nop
    1b94:	d503201f 	nop
    1b98:	d503201f 	nop
    1b9c:	d503201f 	nop
	...

0000000000001c00 <l64sync2>:
    1c00:	14000000 	b	1c00 <l64sync2>
    1c04:	d503201f 	nop
    1c08:	d503201f 	nop
    1c0c:	d503201f 	nop
    1c10:	d503201f 	nop
    1c14:	d503201f 	nop
    1c18:	d503201f 	nop
    1c1c:	d503201f 	nop
	...

0000000000001c80 <l64irq2>:
    1c80:	14000000 	b	1c80 <l64irq2>
    1c84:	d503201f 	nop
    1c88:	d503201f 	nop
    1c8c:	d503201f 	nop
    1c90:	d503201f 	nop
    1c94:	d503201f 	nop
    1c98:	d503201f 	nop
    1c9c:	d503201f 	nop
	...

0000000000001d00 <l64fiq2>:
    1d00:	14000000 	b	1d00 <l64fiq2>
    1d04:	d503201f 	nop
    1d08:	d503201f 	nop
    1d0c:	d503201f 	nop
    1d10:	d503201f 	nop
    1d14:	d503201f 	nop
    1d18:	d503201f 	nop
    1d1c:	d503201f 	nop
	...

0000000000001d80 <l64serr2>:
    1d80:	14000000 	b	1d80 <l64serr2>
    1d84:	d503201f 	nop
    1d88:	d503201f 	nop
    1d8c:	d503201f 	nop
    1d90:	d503201f 	nop
    1d94:	d503201f 	nop
    1d98:	d503201f 	nop
    1d9c:	d503201f 	nop
	...

0000000000001e00 <l32sync2>:
    1e00:	14000000 	b	1e00 <l32sync2>
    1e04:	d503201f 	nop
    1e08:	d503201f 	nop
    1e0c:	d503201f 	nop
    1e10:	d503201f 	nop
    1e14:	d503201f 	nop
    1e18:	d503201f 	nop
    1e1c:	d503201f 	nop
	...

0000000000001e80 <l32irq2>:
    1e80:	14000000 	b	1e80 <l32irq2>
    1e84:	d503201f 	nop
    1e88:	d503201f 	nop
    1e8c:	d503201f 	nop
    1e90:	d503201f 	nop
    1e94:	d503201f 	nop
    1e98:	d503201f 	nop
    1e9c:	d503201f 	nop
	...

0000000000001f00 <l32fiq2>:
    1f00:	14000000 	b	1f00 <l32fiq2>
    1f04:	d503201f 	nop
    1f08:	d503201f 	nop
    1f0c:	d503201f 	nop
    1f10:	d503201f 	nop
    1f14:	d503201f 	nop
    1f18:	d503201f 	nop
    1f1c:	d503201f 	nop
	...

0000000000001f80 <l32serr2>:
    1f80:	14000000 	b	1f80 <l32serr2>
    1f84:	d503201f 	nop
    1f88:	d503201f 	nop
    1f8c:	d503201f 	nop
    1f90:	d503201f 	nop
    1f94:	d503201f 	nop
    1f98:	d503201f 	nop
    1f9c:	d503201f 	nop
	...

0000000000002000 <el3_vectors>:
    2000:	14000000 	b	2000 <el3_vectors>
    2004:	d503201f 	nop
    2008:	d503201f 	nop
    200c:	d503201f 	nop
    2010:	d503201f 	nop
    2014:	d503201f 	nop
    2018:	d503201f 	nop
    201c:	d503201f 	nop
	...

0000000000002080 <c0irq3>:
    2080:	14000000 	b	2080 <c0irq3>
    2084:	d503201f 	nop
    2088:	d503201f 	nop
    208c:	d503201f 	nop
    2090:	d503201f 	nop
    2094:	d503201f 	nop
    2098:	d503201f 	nop
    209c:	d503201f 	nop
	...

0000000000002100 <c0fiq3>:
    2100:	14000000 	b	2100 <c0fiq3>
    2104:	d503201f 	nop
    2108:	d503201f 	nop
    210c:	d503201f 	nop
    2110:	d503201f 	nop
    2114:	d503201f 	nop
    2118:	d503201f 	nop
    211c:	d503201f 	nop
	...

0000000000002180 <c0serr3>:
    2180:	14000000 	b	2180 <c0serr3>
    2184:	d503201f 	nop
    2188:	d503201f 	nop
    218c:	d503201f 	nop
    2190:	d503201f 	nop
    2194:	d503201f 	nop
    2198:	d503201f 	nop
    219c:	d503201f 	nop
	...

0000000000002200 <cxsync3>:
    2200:	14000000 	b	2200 <cxsync3>
    2204:	d503201f 	nop
    2208:	d503201f 	nop
    220c:	d503201f 	nop
    2210:	d503201f 	nop
    2214:	d503201f 	nop
    2218:	d503201f 	nop
    221c:	d503201f 	nop
	...

0000000000002280 <cxirq3>:
    2280:	14000000 	b	2280 <cxirq3>
    2284:	d503201f 	nop
    2288:	d503201f 	nop
    228c:	d503201f 	nop
    2290:	d503201f 	nop
    2294:	d503201f 	nop
    2298:	d503201f 	nop
    229c:	d503201f 	nop
	...

0000000000002300 <cxfiq3>:
    2300:	14000000 	b	2300 <cxfiq3>
    2304:	d503201f 	nop
    2308:	d503201f 	nop
    230c:	d503201f 	nop
    2310:	d503201f 	nop
    2314:	d503201f 	nop
    2318:	d503201f 	nop
    231c:	d503201f 	nop
	...

0000000000002380 <cxserr3>:
    2380:	14000000 	b	2380 <cxserr3>
    2384:	d503201f 	nop
    2388:	d503201f 	nop
    238c:	d503201f 	nop
    2390:	d503201f 	nop
    2394:	d503201f 	nop
    2398:	d503201f 	nop
    239c:	d503201f 	nop
	...

0000000000002400 <l64sync3>:
    2400:	14000000 	b	2400 <l64sync3>
    2404:	d503201f 	nop
    2408:	d503201f 	nop
    240c:	d503201f 	nop
    2410:	d503201f 	nop
    2414:	d503201f 	nop
    2418:	d503201f 	nop
    241c:	d503201f 	nop
	...

0000000000002480 <l64irq3>:
    2480:	14000000 	b	2480 <l64irq3>
    2484:	d503201f 	nop
    2488:	d503201f 	nop
    248c:	d503201f 	nop
    2490:	d503201f 	nop
    2494:	d503201f 	nop
    2498:	d503201f 	nop
    249c:	d503201f 	nop
	...

0000000000002500 <l64fiq3>:
    2500:	14000000 	b	2500 <l64fiq3>
    2504:	d503201f 	nop
    2508:	d503201f 	nop
    250c:	d503201f 	nop
    2510:	d503201f 	nop
    2514:	d503201f 	nop
    2518:	d503201f 	nop
    251c:	d503201f 	nop
	...

0000000000002580 <l64serr3>:
    2580:	14000000 	b	2580 <l64serr3>
    2584:	d503201f 	nop
    2588:	d503201f 	nop
    258c:	d503201f 	nop
    2590:	d503201f 	nop
    2594:	d503201f 	nop
    2598:	d503201f 	nop
    259c:	d503201f 	nop
	...

0000000000002600 <l32sync3>:
    2600:	14000000 	b	2600 <l32sync3>
    2604:	d503201f 	nop
    2608:	d503201f 	nop
    260c:	d503201f 	nop
    2610:	d503201f 	nop
    2614:	d503201f 	nop
    2618:	d503201f 	nop
    261c:	d503201f 	nop
	...

0000000000002680 <l32irq3>:
    2680:	14000000 	b	2680 <l32irq3>
    2684:	d503201f 	nop
    2688:	d503201f 	nop
    268c:	d503201f 	nop
    2690:	d503201f 	nop
    2694:	d503201f 	nop
    2698:	d503201f 	nop
    269c:	d503201f 	nop
	...

0000000000002700 <l32fiq3>:
    2700:	14000000 	b	2700 <l32fiq3>
    2704:	d503201f 	nop
    2708:	d503201f 	nop
    270c:	d503201f 	nop
    2710:	d503201f 	nop
    2714:	d503201f 	nop
    2718:	d503201f 	nop
    271c:	d503201f 	nop
	...

0000000000002780 <l32serr3>:
    2780:	14000000 	b	2780 <l32serr3>
    2784:	d503201f 	nop
    2788:	d503201f 	nop
    278c:	d503201f 	nop
    2790:	d503201f 	nop
    2794:	d503201f 	nop
    2798:	d503201f 	nop
    279c:	d503201f 	nop
	...

Disassembly of section .text.MainApp:

0000000000002800 <MainApp>:
    2800:	d65f03c0 	ret

Disassembly of section .text.startup.main:

0000000000002804 <main>:
    2804:	a9bf7bfd 	stp	x29, x30, [sp,#-16]!
    2808:	910003fd 	mov	x29, sp
    280c:	97fff77d 	bl	600 <EnableCachesEL1>
    2810:	14000000 	b	2810 <main+0xc>
