/*******************************************************************************
* File Name: cyfittergnu.inc
* 
* PSoC Creator  4.2
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu.inc"
.include "cydevicegnu_trm.inc"

/* LCD */
.set LCD_LCDPort__0__INTTYPE, CYREG_PICU12_INTTYPE0
.set LCD_LCDPort__0__MASK, 0x01
.set LCD_LCDPort__0__PC, CYREG_PRT12_PC0
.set LCD_LCDPort__0__PORT, 12
.set LCD_LCDPort__0__SHIFT, 0
.set LCD_LCDPort__1__INTTYPE, CYREG_PICU12_INTTYPE1
.set LCD_LCDPort__1__MASK, 0x02
.set LCD_LCDPort__1__PC, CYREG_PRT12_PC1
.set LCD_LCDPort__1__PORT, 12
.set LCD_LCDPort__1__SHIFT, 1
.set LCD_LCDPort__2__INTTYPE, CYREG_PICU12_INTTYPE2
.set LCD_LCDPort__2__MASK, 0x04
.set LCD_LCDPort__2__PC, CYREG_PRT12_PC2
.set LCD_LCDPort__2__PORT, 12
.set LCD_LCDPort__2__SHIFT, 2
.set LCD_LCDPort__3__INTTYPE, CYREG_PICU12_INTTYPE3
.set LCD_LCDPort__3__MASK, 0x08
.set LCD_LCDPort__3__PC, CYREG_PRT12_PC3
.set LCD_LCDPort__3__PORT, 12
.set LCD_LCDPort__3__SHIFT, 3
.set LCD_LCDPort__4__INTTYPE, CYREG_PICU12_INTTYPE4
.set LCD_LCDPort__4__MASK, 0x10
.set LCD_LCDPort__4__PC, CYREG_PRT12_PC4
.set LCD_LCDPort__4__PORT, 12
.set LCD_LCDPort__4__SHIFT, 4
.set LCD_LCDPort__5__INTTYPE, CYREG_PICU12_INTTYPE5
.set LCD_LCDPort__5__MASK, 0x20
.set LCD_LCDPort__5__PC, CYREG_PRT12_PC5
.set LCD_LCDPort__5__PORT, 12
.set LCD_LCDPort__5__SHIFT, 5
.set LCD_LCDPort__6__INTTYPE, CYREG_PICU12_INTTYPE6
.set LCD_LCDPort__6__MASK, 0x40
.set LCD_LCDPort__6__PC, CYREG_PRT12_PC6
.set LCD_LCDPort__6__PORT, 12
.set LCD_LCDPort__6__SHIFT, 6
.set LCD_LCDPort__AG, CYREG_PRT12_AG
.set LCD_LCDPort__BIE, CYREG_PRT12_BIE
.set LCD_LCDPort__BIT_MASK, CYREG_PRT12_BIT_MASK
.set LCD_LCDPort__BYP, CYREG_PRT12_BYP
.set LCD_LCDPort__DM0, CYREG_PRT12_DM0
.set LCD_LCDPort__DM1, CYREG_PRT12_DM1
.set LCD_LCDPort__DM2, CYREG_PRT12_DM2
.set LCD_LCDPort__DR, CYREG_PRT12_DR
.set LCD_LCDPort__INP_DIS, CYREG_PRT12_INP_DIS
.set LCD_LCDPort__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set LCD_LCDPort__MASK, 0x7F
.set LCD_LCDPort__PORT, 12
.set LCD_LCDPort__PRT, CYREG_PRT12_PRT
.set LCD_LCDPort__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set LCD_LCDPort__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set LCD_LCDPort__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set LCD_LCDPort__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set LCD_LCDPort__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set LCD_LCDPort__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set LCD_LCDPort__PS, CYREG_PRT12_PS
.set LCD_LCDPort__SHIFT, 0
.set LCD_LCDPort__SIO_CFG, CYREG_PRT12_SIO_CFG
.set LCD_LCDPort__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set LCD_LCDPort__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set LCD_LCDPort__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set LCD_LCDPort__SLW, CYREG_PRT12_SLW

/* LED_0 */
.set LED_0__0__INTTYPE, CYREG_PICU0_INTTYPE7
.set LED_0__0__MASK, 0x80
.set LED_0__0__PC, CYREG_PRT0_PC7
.set LED_0__0__PORT, 0
.set LED_0__0__SHIFT, 7
.set LED_0__AG, CYREG_PRT0_AG
.set LED_0__AMUX, CYREG_PRT0_AMUX
.set LED_0__BIE, CYREG_PRT0_BIE
.set LED_0__BIT_MASK, CYREG_PRT0_BIT_MASK
.set LED_0__BYP, CYREG_PRT0_BYP
.set LED_0__CTL, CYREG_PRT0_CTL
.set LED_0__DM0, CYREG_PRT0_DM0
.set LED_0__DM1, CYREG_PRT0_DM1
.set LED_0__DM2, CYREG_PRT0_DM2
.set LED_0__DR, CYREG_PRT0_DR
.set LED_0__INP_DIS, CYREG_PRT0_INP_DIS
.set LED_0__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set LED_0__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set LED_0__LCD_EN, CYREG_PRT0_LCD_EN
.set LED_0__MASK, 0x80
.set LED_0__PORT, 0
.set LED_0__PRT, CYREG_PRT0_PRT
.set LED_0__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set LED_0__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set LED_0__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set LED_0__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set LED_0__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set LED_0__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set LED_0__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set LED_0__PS, CYREG_PRT0_PS
.set LED_0__SHIFT, 7
.set LED_0__SLW, CYREG_PRT0_SLW

/* LED_1 */
.set LED_1__0__INTTYPE, CYREG_PICU0_INTTYPE6
.set LED_1__0__MASK, 0x40
.set LED_1__0__PC, CYREG_PRT0_PC6
.set LED_1__0__PORT, 0
.set LED_1__0__SHIFT, 6
.set LED_1__AG, CYREG_PRT0_AG
.set LED_1__AMUX, CYREG_PRT0_AMUX
.set LED_1__BIE, CYREG_PRT0_BIE
.set LED_1__BIT_MASK, CYREG_PRT0_BIT_MASK
.set LED_1__BYP, CYREG_PRT0_BYP
.set LED_1__CTL, CYREG_PRT0_CTL
.set LED_1__DM0, CYREG_PRT0_DM0
.set LED_1__DM1, CYREG_PRT0_DM1
.set LED_1__DM2, CYREG_PRT0_DM2
.set LED_1__DR, CYREG_PRT0_DR
.set LED_1__INP_DIS, CYREG_PRT0_INP_DIS
.set LED_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set LED_1__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set LED_1__LCD_EN, CYREG_PRT0_LCD_EN
.set LED_1__MASK, 0x40
.set LED_1__PORT, 0
.set LED_1__PRT, CYREG_PRT0_PRT
.set LED_1__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set LED_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set LED_1__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set LED_1__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set LED_1__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set LED_1__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set LED_1__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set LED_1__PS, CYREG_PRT0_PS
.set LED_1__SHIFT, 6
.set LED_1__SLW, CYREG_PRT0_SLW

/* LED_2 */
.set LED_2__0__INTTYPE, CYREG_PICU0_INTTYPE5
.set LED_2__0__MASK, 0x20
.set LED_2__0__PC, CYREG_PRT0_PC5
.set LED_2__0__PORT, 0
.set LED_2__0__SHIFT, 5
.set LED_2__AG, CYREG_PRT0_AG
.set LED_2__AMUX, CYREG_PRT0_AMUX
.set LED_2__BIE, CYREG_PRT0_BIE
.set LED_2__BIT_MASK, CYREG_PRT0_BIT_MASK
.set LED_2__BYP, CYREG_PRT0_BYP
.set LED_2__CTL, CYREG_PRT0_CTL
.set LED_2__DM0, CYREG_PRT0_DM0
.set LED_2__DM1, CYREG_PRT0_DM1
.set LED_2__DM2, CYREG_PRT0_DM2
.set LED_2__DR, CYREG_PRT0_DR
.set LED_2__INP_DIS, CYREG_PRT0_INP_DIS
.set LED_2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set LED_2__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set LED_2__LCD_EN, CYREG_PRT0_LCD_EN
.set LED_2__MASK, 0x20
.set LED_2__PORT, 0
.set LED_2__PRT, CYREG_PRT0_PRT
.set LED_2__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set LED_2__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set LED_2__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set LED_2__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set LED_2__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set LED_2__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set LED_2__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set LED_2__PS, CYREG_PRT0_PS
.set LED_2__SHIFT, 5
.set LED_2__SLW, CYREG_PRT0_SLW

/* LED_3 */
.set LED_3__0__INTTYPE, CYREG_PICU0_INTTYPE4
.set LED_3__0__MASK, 0x10
.set LED_3__0__PC, CYREG_PRT0_PC4
.set LED_3__0__PORT, 0
.set LED_3__0__SHIFT, 4
.set LED_3__AG, CYREG_PRT0_AG
.set LED_3__AMUX, CYREG_PRT0_AMUX
.set LED_3__BIE, CYREG_PRT0_BIE
.set LED_3__BIT_MASK, CYREG_PRT0_BIT_MASK
.set LED_3__BYP, CYREG_PRT0_BYP
.set LED_3__CTL, CYREG_PRT0_CTL
.set LED_3__DM0, CYREG_PRT0_DM0
.set LED_3__DM1, CYREG_PRT0_DM1
.set LED_3__DM2, CYREG_PRT0_DM2
.set LED_3__DR, CYREG_PRT0_DR
.set LED_3__INP_DIS, CYREG_PRT0_INP_DIS
.set LED_3__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set LED_3__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set LED_3__LCD_EN, CYREG_PRT0_LCD_EN
.set LED_3__MASK, 0x10
.set LED_3__PORT, 0
.set LED_3__PRT, CYREG_PRT0_PRT
.set LED_3__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set LED_3__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set LED_3__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set LED_3__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set LED_3__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set LED_3__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set LED_3__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set LED_3__PS, CYREG_PRT0_PS
.set LED_3__SHIFT, 4
.set LED_3__SLW, CYREG_PRT0_SLW

/* Bouton_0 */
.set Bouton_0__0__INTTYPE, CYREG_PICU2_INTTYPE3
.set Bouton_0__0__MASK, 0x08
.set Bouton_0__0__PC, CYREG_PRT2_PC3
.set Bouton_0__0__PORT, 2
.set Bouton_0__0__SHIFT, 3
.set Bouton_0__AG, CYREG_PRT2_AG
.set Bouton_0__AMUX, CYREG_PRT2_AMUX
.set Bouton_0__BIE, CYREG_PRT2_BIE
.set Bouton_0__BIT_MASK, CYREG_PRT2_BIT_MASK
.set Bouton_0__BYP, CYREG_PRT2_BYP
.set Bouton_0__CTL, CYREG_PRT2_CTL
.set Bouton_0__DM0, CYREG_PRT2_DM0
.set Bouton_0__DM1, CYREG_PRT2_DM1
.set Bouton_0__DM2, CYREG_PRT2_DM2
.set Bouton_0__DR, CYREG_PRT2_DR
.set Bouton_0__INP_DIS, CYREG_PRT2_INP_DIS
.set Bouton_0__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set Bouton_0__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set Bouton_0__LCD_EN, CYREG_PRT2_LCD_EN
.set Bouton_0__MASK, 0x08
.set Bouton_0__PORT, 2
.set Bouton_0__PRT, CYREG_PRT2_PRT
.set Bouton_0__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set Bouton_0__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set Bouton_0__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set Bouton_0__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set Bouton_0__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set Bouton_0__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set Bouton_0__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set Bouton_0__PS, CYREG_PRT2_PS
.set Bouton_0__SHIFT, 3
.set Bouton_0__SLW, CYREG_PRT2_SLW

/* Bouton_1 */
.set Bouton_1__0__INTTYPE, CYREG_PICU2_INTTYPE4
.set Bouton_1__0__MASK, 0x10
.set Bouton_1__0__PC, CYREG_PRT2_PC4
.set Bouton_1__0__PORT, 2
.set Bouton_1__0__SHIFT, 4
.set Bouton_1__AG, CYREG_PRT2_AG
.set Bouton_1__AMUX, CYREG_PRT2_AMUX
.set Bouton_1__BIE, CYREG_PRT2_BIE
.set Bouton_1__BIT_MASK, CYREG_PRT2_BIT_MASK
.set Bouton_1__BYP, CYREG_PRT2_BYP
.set Bouton_1__CTL, CYREG_PRT2_CTL
.set Bouton_1__DM0, CYREG_PRT2_DM0
.set Bouton_1__DM1, CYREG_PRT2_DM1
.set Bouton_1__DM2, CYREG_PRT2_DM2
.set Bouton_1__DR, CYREG_PRT2_DR
.set Bouton_1__INP_DIS, CYREG_PRT2_INP_DIS
.set Bouton_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set Bouton_1__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set Bouton_1__LCD_EN, CYREG_PRT2_LCD_EN
.set Bouton_1__MASK, 0x10
.set Bouton_1__PORT, 2
.set Bouton_1__PRT, CYREG_PRT2_PRT
.set Bouton_1__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set Bouton_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set Bouton_1__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set Bouton_1__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set Bouton_1__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set Bouton_1__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set Bouton_1__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set Bouton_1__PS, CYREG_PRT2_PS
.set Bouton_1__SHIFT, 4
.set Bouton_1__SLW, CYREG_PRT2_SLW

/* Bouton_2 */
.set Bouton_2__0__INTTYPE, CYREG_PICU2_INTTYPE5
.set Bouton_2__0__MASK, 0x20
.set Bouton_2__0__PC, CYREG_PRT2_PC5
.set Bouton_2__0__PORT, 2
.set Bouton_2__0__SHIFT, 5
.set Bouton_2__AG, CYREG_PRT2_AG
.set Bouton_2__AMUX, CYREG_PRT2_AMUX
.set Bouton_2__BIE, CYREG_PRT2_BIE
.set Bouton_2__BIT_MASK, CYREG_PRT2_BIT_MASK
.set Bouton_2__BYP, CYREG_PRT2_BYP
.set Bouton_2__CTL, CYREG_PRT2_CTL
.set Bouton_2__DM0, CYREG_PRT2_DM0
.set Bouton_2__DM1, CYREG_PRT2_DM1
.set Bouton_2__DM2, CYREG_PRT2_DM2
.set Bouton_2__DR, CYREG_PRT2_DR
.set Bouton_2__INP_DIS, CYREG_PRT2_INP_DIS
.set Bouton_2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set Bouton_2__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set Bouton_2__LCD_EN, CYREG_PRT2_LCD_EN
.set Bouton_2__MASK, 0x20
.set Bouton_2__PORT, 2
.set Bouton_2__PRT, CYREG_PRT2_PRT
.set Bouton_2__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set Bouton_2__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set Bouton_2__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set Bouton_2__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set Bouton_2__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set Bouton_2__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set Bouton_2__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set Bouton_2__PS, CYREG_PRT2_PS
.set Bouton_2__SHIFT, 5
.set Bouton_2__SLW, CYREG_PRT2_SLW

/* Sortie_1 */
.set Sortie_1__0__INTTYPE, CYREG_PICU3_INTTYPE0
.set Sortie_1__0__MASK, 0x01
.set Sortie_1__0__PC, CYREG_PRT3_PC0
.set Sortie_1__0__PORT, 3
.set Sortie_1__0__SHIFT, 0
.set Sortie_1__AG, CYREG_PRT3_AG
.set Sortie_1__AMUX, CYREG_PRT3_AMUX
.set Sortie_1__BIE, CYREG_PRT3_BIE
.set Sortie_1__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Sortie_1__BYP, CYREG_PRT3_BYP
.set Sortie_1__CTL, CYREG_PRT3_CTL
.set Sortie_1__DM0, CYREG_PRT3_DM0
.set Sortie_1__DM1, CYREG_PRT3_DM1
.set Sortie_1__DM2, CYREG_PRT3_DM2
.set Sortie_1__DR, CYREG_PRT3_DR
.set Sortie_1__INP_DIS, CYREG_PRT3_INP_DIS
.set Sortie_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set Sortie_1__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Sortie_1__LCD_EN, CYREG_PRT3_LCD_EN
.set Sortie_1__MASK, 0x01
.set Sortie_1__PORT, 3
.set Sortie_1__PRT, CYREG_PRT3_PRT
.set Sortie_1__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Sortie_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Sortie_1__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Sortie_1__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Sortie_1__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Sortie_1__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Sortie_1__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Sortie_1__PS, CYREG_PRT3_PS
.set Sortie_1__SHIFT, 0
.set Sortie_1__SLW, CYREG_PRT3_SLW

/* Sortie_2 */
.set Sortie_2__0__INTTYPE, CYREG_PICU3_INTTYPE1
.set Sortie_2__0__MASK, 0x02
.set Sortie_2__0__PC, CYREG_PRT3_PC1
.set Sortie_2__0__PORT, 3
.set Sortie_2__0__SHIFT, 1
.set Sortie_2__AG, CYREG_PRT3_AG
.set Sortie_2__AMUX, CYREG_PRT3_AMUX
.set Sortie_2__BIE, CYREG_PRT3_BIE
.set Sortie_2__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Sortie_2__BYP, CYREG_PRT3_BYP
.set Sortie_2__CTL, CYREG_PRT3_CTL
.set Sortie_2__DM0, CYREG_PRT3_DM0
.set Sortie_2__DM1, CYREG_PRT3_DM1
.set Sortie_2__DM2, CYREG_PRT3_DM2
.set Sortie_2__DR, CYREG_PRT3_DR
.set Sortie_2__INP_DIS, CYREG_PRT3_INP_DIS
.set Sortie_2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set Sortie_2__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Sortie_2__LCD_EN, CYREG_PRT3_LCD_EN
.set Sortie_2__MASK, 0x02
.set Sortie_2__PORT, 3
.set Sortie_2__PRT, CYREG_PRT3_PRT
.set Sortie_2__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Sortie_2__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Sortie_2__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Sortie_2__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Sortie_2__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Sortie_2__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Sortie_2__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Sortie_2__PS, CYREG_PRT3_PS
.set Sortie_2__SHIFT, 1
.set Sortie_2__SLW, CYREG_PRT3_SLW

/* Sortie_3 */
.set Sortie_3__0__INTTYPE, CYREG_PICU3_INTTYPE3
.set Sortie_3__0__MASK, 0x08
.set Sortie_3__0__PC, CYREG_PRT3_PC3
.set Sortie_3__0__PORT, 3
.set Sortie_3__0__SHIFT, 3
.set Sortie_3__AG, CYREG_PRT3_AG
.set Sortie_3__AMUX, CYREG_PRT3_AMUX
.set Sortie_3__BIE, CYREG_PRT3_BIE
.set Sortie_3__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Sortie_3__BYP, CYREG_PRT3_BYP
.set Sortie_3__CTL, CYREG_PRT3_CTL
.set Sortie_3__DM0, CYREG_PRT3_DM0
.set Sortie_3__DM1, CYREG_PRT3_DM1
.set Sortie_3__DM2, CYREG_PRT3_DM2
.set Sortie_3__DR, CYREG_PRT3_DR
.set Sortie_3__INP_DIS, CYREG_PRT3_INP_DIS
.set Sortie_3__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set Sortie_3__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Sortie_3__LCD_EN, CYREG_PRT3_LCD_EN
.set Sortie_3__MASK, 0x08
.set Sortie_3__PORT, 3
.set Sortie_3__PRT, CYREG_PRT3_PRT
.set Sortie_3__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Sortie_3__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Sortie_3__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Sortie_3__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Sortie_3__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Sortie_3__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Sortie_3__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Sortie_3__PS, CYREG_PRT3_PS
.set Sortie_3__SHIFT, 3
.set Sortie_3__SLW, CYREG_PRT3_SLW

/* Sortie_4 */
.set Sortie_4__0__INTTYPE, CYREG_PICU3_INTTYPE4
.set Sortie_4__0__MASK, 0x10
.set Sortie_4__0__PC, CYREG_PRT3_PC4
.set Sortie_4__0__PORT, 3
.set Sortie_4__0__SHIFT, 4
.set Sortie_4__AG, CYREG_PRT3_AG
.set Sortie_4__AMUX, CYREG_PRT3_AMUX
.set Sortie_4__BIE, CYREG_PRT3_BIE
.set Sortie_4__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Sortie_4__BYP, CYREG_PRT3_BYP
.set Sortie_4__CTL, CYREG_PRT3_CTL
.set Sortie_4__DM0, CYREG_PRT3_DM0
.set Sortie_4__DM1, CYREG_PRT3_DM1
.set Sortie_4__DM2, CYREG_PRT3_DM2
.set Sortie_4__DR, CYREG_PRT3_DR
.set Sortie_4__INP_DIS, CYREG_PRT3_INP_DIS
.set Sortie_4__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set Sortie_4__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Sortie_4__LCD_EN, CYREG_PRT3_LCD_EN
.set Sortie_4__MASK, 0x10
.set Sortie_4__PORT, 3
.set Sortie_4__PRT, CYREG_PRT3_PRT
.set Sortie_4__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Sortie_4__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Sortie_4__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Sortie_4__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Sortie_4__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Sortie_4__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Sortie_4__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Sortie_4__PS, CYREG_PRT3_PS
.set Sortie_4__SHIFT, 4
.set Sortie_4__SLW, CYREG_PRT3_SLW

/* Sortie_5 */
.set Sortie_5__0__INTTYPE, CYREG_PICU3_INTTYPE5
.set Sortie_5__0__MASK, 0x20
.set Sortie_5__0__PC, CYREG_PRT3_PC5
.set Sortie_5__0__PORT, 3
.set Sortie_5__0__SHIFT, 5
.set Sortie_5__AG, CYREG_PRT3_AG
.set Sortie_5__AMUX, CYREG_PRT3_AMUX
.set Sortie_5__BIE, CYREG_PRT3_BIE
.set Sortie_5__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Sortie_5__BYP, CYREG_PRT3_BYP
.set Sortie_5__CTL, CYREG_PRT3_CTL
.set Sortie_5__DM0, CYREG_PRT3_DM0
.set Sortie_5__DM1, CYREG_PRT3_DM1
.set Sortie_5__DM2, CYREG_PRT3_DM2
.set Sortie_5__DR, CYREG_PRT3_DR
.set Sortie_5__INP_DIS, CYREG_PRT3_INP_DIS
.set Sortie_5__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set Sortie_5__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Sortie_5__LCD_EN, CYREG_PRT3_LCD_EN
.set Sortie_5__MASK, 0x20
.set Sortie_5__PORT, 3
.set Sortie_5__PRT, CYREG_PRT3_PRT
.set Sortie_5__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Sortie_5__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Sortie_5__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Sortie_5__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Sortie_5__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Sortie_5__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Sortie_5__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Sortie_5__PS, CYREG_PRT3_PS
.set Sortie_5__SHIFT, 5
.set Sortie_5__SLW, CYREG_PRT3_SLW

/* Sortie_6 */
.set Sortie_6__0__INTTYPE, CYREG_PICU3_INTTYPE6
.set Sortie_6__0__MASK, 0x40
.set Sortie_6__0__PC, CYREG_PRT3_PC6
.set Sortie_6__0__PORT, 3
.set Sortie_6__0__SHIFT, 6
.set Sortie_6__AG, CYREG_PRT3_AG
.set Sortie_6__AMUX, CYREG_PRT3_AMUX
.set Sortie_6__BIE, CYREG_PRT3_BIE
.set Sortie_6__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Sortie_6__BYP, CYREG_PRT3_BYP
.set Sortie_6__CTL, CYREG_PRT3_CTL
.set Sortie_6__DM0, CYREG_PRT3_DM0
.set Sortie_6__DM1, CYREG_PRT3_DM1
.set Sortie_6__DM2, CYREG_PRT3_DM2
.set Sortie_6__DR, CYREG_PRT3_DR
.set Sortie_6__INP_DIS, CYREG_PRT3_INP_DIS
.set Sortie_6__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set Sortie_6__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Sortie_6__LCD_EN, CYREG_PRT3_LCD_EN
.set Sortie_6__MASK, 0x40
.set Sortie_6__PORT, 3
.set Sortie_6__PRT, CYREG_PRT3_PRT
.set Sortie_6__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Sortie_6__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Sortie_6__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Sortie_6__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Sortie_6__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Sortie_6__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Sortie_6__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Sortie_6__PS, CYREG_PRT3_PS
.set Sortie_6__SHIFT, 6
.set Sortie_6__SLW, CYREG_PRT3_SLW

/* Sortie_7 */
.set Sortie_7__0__INTTYPE, CYREG_PICU3_INTTYPE7
.set Sortie_7__0__MASK, 0x80
.set Sortie_7__0__PC, CYREG_PRT3_PC7
.set Sortie_7__0__PORT, 3
.set Sortie_7__0__SHIFT, 7
.set Sortie_7__AG, CYREG_PRT3_AG
.set Sortie_7__AMUX, CYREG_PRT3_AMUX
.set Sortie_7__BIE, CYREG_PRT3_BIE
.set Sortie_7__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Sortie_7__BYP, CYREG_PRT3_BYP
.set Sortie_7__CTL, CYREG_PRT3_CTL
.set Sortie_7__DM0, CYREG_PRT3_DM0
.set Sortie_7__DM1, CYREG_PRT3_DM1
.set Sortie_7__DM2, CYREG_PRT3_DM2
.set Sortie_7__DR, CYREG_PRT3_DR
.set Sortie_7__INP_DIS, CYREG_PRT3_INP_DIS
.set Sortie_7__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set Sortie_7__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Sortie_7__LCD_EN, CYREG_PRT3_LCD_EN
.set Sortie_7__MASK, 0x80
.set Sortie_7__PORT, 3
.set Sortie_7__PRT, CYREG_PRT3_PRT
.set Sortie_7__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Sortie_7__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Sortie_7__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Sortie_7__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Sortie_7__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Sortie_7__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Sortie_7__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Sortie_7__PS, CYREG_PRT3_PS
.set Sortie_7__SHIFT, 7
.set Sortie_7__SLW, CYREG_PRT3_SLW

/* Sortie_8 */
.set Sortie_8__0__INTTYPE, CYREG_PICU15_INTTYPE0
.set Sortie_8__0__MASK, 0x01
.set Sortie_8__0__PC, CYREG_IO_PC_PRT15_PC0
.set Sortie_8__0__PORT, 15
.set Sortie_8__0__SHIFT, 0
.set Sortie_8__AG, CYREG_PRT15_AG
.set Sortie_8__AMUX, CYREG_PRT15_AMUX
.set Sortie_8__BIE, CYREG_PRT15_BIE
.set Sortie_8__BIT_MASK, CYREG_PRT15_BIT_MASK
.set Sortie_8__BYP, CYREG_PRT15_BYP
.set Sortie_8__CTL, CYREG_PRT15_CTL
.set Sortie_8__DM0, CYREG_PRT15_DM0
.set Sortie_8__DM1, CYREG_PRT15_DM1
.set Sortie_8__DM2, CYREG_PRT15_DM2
.set Sortie_8__DR, CYREG_PRT15_DR
.set Sortie_8__INP_DIS, CYREG_PRT15_INP_DIS
.set Sortie_8__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set Sortie_8__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set Sortie_8__LCD_EN, CYREG_PRT15_LCD_EN
.set Sortie_8__MASK, 0x01
.set Sortie_8__PORT, 15
.set Sortie_8__PRT, CYREG_PRT15_PRT
.set Sortie_8__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set Sortie_8__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set Sortie_8__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set Sortie_8__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set Sortie_8__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set Sortie_8__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set Sortie_8__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set Sortie_8__PS, CYREG_PRT15_PS
.set Sortie_8__SHIFT, 0
.set Sortie_8__SLW, CYREG_PRT15_SLW

/* Sortie_9 */
.set Sortie_9__0__INTTYPE, CYREG_PICU15_INTTYPE1
.set Sortie_9__0__MASK, 0x02
.set Sortie_9__0__PC, CYREG_IO_PC_PRT15_PC1
.set Sortie_9__0__PORT, 15
.set Sortie_9__0__SHIFT, 1
.set Sortie_9__AG, CYREG_PRT15_AG
.set Sortie_9__AMUX, CYREG_PRT15_AMUX
.set Sortie_9__BIE, CYREG_PRT15_BIE
.set Sortie_9__BIT_MASK, CYREG_PRT15_BIT_MASK
.set Sortie_9__BYP, CYREG_PRT15_BYP
.set Sortie_9__CTL, CYREG_PRT15_CTL
.set Sortie_9__DM0, CYREG_PRT15_DM0
.set Sortie_9__DM1, CYREG_PRT15_DM1
.set Sortie_9__DM2, CYREG_PRT15_DM2
.set Sortie_9__DR, CYREG_PRT15_DR
.set Sortie_9__INP_DIS, CYREG_PRT15_INP_DIS
.set Sortie_9__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set Sortie_9__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set Sortie_9__LCD_EN, CYREG_PRT15_LCD_EN
.set Sortie_9__MASK, 0x02
.set Sortie_9__PORT, 15
.set Sortie_9__PRT, CYREG_PRT15_PRT
.set Sortie_9__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set Sortie_9__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set Sortie_9__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set Sortie_9__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set Sortie_9__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set Sortie_9__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set Sortie_9__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set Sortie_9__PS, CYREG_PRT15_PS
.set Sortie_9__SHIFT, 1
.set Sortie_9__SLW, CYREG_PRT15_SLW

/* Buffer_in */
.set Buffer_in__0__INTTYPE, CYREG_PICU1_INTTYPE6
.set Buffer_in__0__MASK, 0x40
.set Buffer_in__0__PC, CYREG_PRT1_PC6
.set Buffer_in__0__PORT, 1
.set Buffer_in__0__SHIFT, 6
.set Buffer_in__AG, CYREG_PRT1_AG
.set Buffer_in__AMUX, CYREG_PRT1_AMUX
.set Buffer_in__BIE, CYREG_PRT1_BIE
.set Buffer_in__BIT_MASK, CYREG_PRT1_BIT_MASK
.set Buffer_in__BYP, CYREG_PRT1_BYP
.set Buffer_in__CTL, CYREG_PRT1_CTL
.set Buffer_in__DM0, CYREG_PRT1_DM0
.set Buffer_in__DM1, CYREG_PRT1_DM1
.set Buffer_in__DM2, CYREG_PRT1_DM2
.set Buffer_in__DR, CYREG_PRT1_DR
.set Buffer_in__INP_DIS, CYREG_PRT1_INP_DIS
.set Buffer_in__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set Buffer_in__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set Buffer_in__LCD_EN, CYREG_PRT1_LCD_EN
.set Buffer_in__MASK, 0x40
.set Buffer_in__PORT, 1
.set Buffer_in__PRT, CYREG_PRT1_PRT
.set Buffer_in__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set Buffer_in__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set Buffer_in__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set Buffer_in__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set Buffer_in__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set Buffer_in__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set Buffer_in__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set Buffer_in__PS, CYREG_PRT1_PS
.set Buffer_in__SHIFT, 6
.set Buffer_in__SLW, CYREG_PRT1_SLW

/* Sortie_10 */
.set Sortie_10__0__INTTYPE, CYREG_PICU15_INTTYPE2
.set Sortie_10__0__MASK, 0x04
.set Sortie_10__0__PC, CYREG_IO_PC_PRT15_PC2
.set Sortie_10__0__PORT, 15
.set Sortie_10__0__SHIFT, 2
.set Sortie_10__AG, CYREG_PRT15_AG
.set Sortie_10__AMUX, CYREG_PRT15_AMUX
.set Sortie_10__BIE, CYREG_PRT15_BIE
.set Sortie_10__BIT_MASK, CYREG_PRT15_BIT_MASK
.set Sortie_10__BYP, CYREG_PRT15_BYP
.set Sortie_10__CTL, CYREG_PRT15_CTL
.set Sortie_10__DM0, CYREG_PRT15_DM0
.set Sortie_10__DM1, CYREG_PRT15_DM1
.set Sortie_10__DM2, CYREG_PRT15_DM2
.set Sortie_10__DR, CYREG_PRT15_DR
.set Sortie_10__INP_DIS, CYREG_PRT15_INP_DIS
.set Sortie_10__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set Sortie_10__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set Sortie_10__LCD_EN, CYREG_PRT15_LCD_EN
.set Sortie_10__MASK, 0x04
.set Sortie_10__PORT, 15
.set Sortie_10__PRT, CYREG_PRT15_PRT
.set Sortie_10__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set Sortie_10__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set Sortie_10__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set Sortie_10__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set Sortie_10__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set Sortie_10__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set Sortie_10__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set Sortie_10__PS, CYREG_PRT15_PS
.set Sortie_10__SHIFT, 2
.set Sortie_10__SLW, CYREG_PRT15_SLW

/* Sortie_11 */
.set Sortie_11__0__INTTYPE, CYREG_PICU15_INTTYPE3
.set Sortie_11__0__MASK, 0x08
.set Sortie_11__0__PC, CYREG_IO_PC_PRT15_PC3
.set Sortie_11__0__PORT, 15
.set Sortie_11__0__SHIFT, 3
.set Sortie_11__AG, CYREG_PRT15_AG
.set Sortie_11__AMUX, CYREG_PRT15_AMUX
.set Sortie_11__BIE, CYREG_PRT15_BIE
.set Sortie_11__BIT_MASK, CYREG_PRT15_BIT_MASK
.set Sortie_11__BYP, CYREG_PRT15_BYP
.set Sortie_11__CTL, CYREG_PRT15_CTL
.set Sortie_11__DM0, CYREG_PRT15_DM0
.set Sortie_11__DM1, CYREG_PRT15_DM1
.set Sortie_11__DM2, CYREG_PRT15_DM2
.set Sortie_11__DR, CYREG_PRT15_DR
.set Sortie_11__INP_DIS, CYREG_PRT15_INP_DIS
.set Sortie_11__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set Sortie_11__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set Sortie_11__LCD_EN, CYREG_PRT15_LCD_EN
.set Sortie_11__MASK, 0x08
.set Sortie_11__PORT, 15
.set Sortie_11__PRT, CYREG_PRT15_PRT
.set Sortie_11__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set Sortie_11__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set Sortie_11__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set Sortie_11__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set Sortie_11__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set Sortie_11__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set Sortie_11__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set Sortie_11__PS, CYREG_PRT15_PS
.set Sortie_11__SHIFT, 3
.set Sortie_11__SLW, CYREG_PRT15_SLW

/* Sortie_12 */
.set Sortie_12__0__INTTYPE, CYREG_PICU15_INTTYPE4
.set Sortie_12__0__MASK, 0x10
.set Sortie_12__0__PC, CYREG_IO_PC_PRT15_PC4
.set Sortie_12__0__PORT, 15
.set Sortie_12__0__SHIFT, 4
.set Sortie_12__AG, CYREG_PRT15_AG
.set Sortie_12__AMUX, CYREG_PRT15_AMUX
.set Sortie_12__BIE, CYREG_PRT15_BIE
.set Sortie_12__BIT_MASK, CYREG_PRT15_BIT_MASK
.set Sortie_12__BYP, CYREG_PRT15_BYP
.set Sortie_12__CTL, CYREG_PRT15_CTL
.set Sortie_12__DM0, CYREG_PRT15_DM0
.set Sortie_12__DM1, CYREG_PRT15_DM1
.set Sortie_12__DM2, CYREG_PRT15_DM2
.set Sortie_12__DR, CYREG_PRT15_DR
.set Sortie_12__INP_DIS, CYREG_PRT15_INP_DIS
.set Sortie_12__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set Sortie_12__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set Sortie_12__LCD_EN, CYREG_PRT15_LCD_EN
.set Sortie_12__MASK, 0x10
.set Sortie_12__PORT, 15
.set Sortie_12__PRT, CYREG_PRT15_PRT
.set Sortie_12__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set Sortie_12__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set Sortie_12__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set Sortie_12__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set Sortie_12__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set Sortie_12__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set Sortie_12__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set Sortie_12__PS, CYREG_PRT15_PS
.set Sortie_12__SHIFT, 4
.set Sortie_12__SLW, CYREG_PRT15_SLW

/* Sortie_13 */
.set Sortie_13__0__INTTYPE, CYREG_PICU15_INTTYPE5
.set Sortie_13__0__MASK, 0x20
.set Sortie_13__0__PC, CYREG_IO_PC_PRT15_PC5
.set Sortie_13__0__PORT, 15
.set Sortie_13__0__SHIFT, 5
.set Sortie_13__AG, CYREG_PRT15_AG
.set Sortie_13__AMUX, CYREG_PRT15_AMUX
.set Sortie_13__BIE, CYREG_PRT15_BIE
.set Sortie_13__BIT_MASK, CYREG_PRT15_BIT_MASK
.set Sortie_13__BYP, CYREG_PRT15_BYP
.set Sortie_13__CTL, CYREG_PRT15_CTL
.set Sortie_13__DM0, CYREG_PRT15_DM0
.set Sortie_13__DM1, CYREG_PRT15_DM1
.set Sortie_13__DM2, CYREG_PRT15_DM2
.set Sortie_13__DR, CYREG_PRT15_DR
.set Sortie_13__INP_DIS, CYREG_PRT15_INP_DIS
.set Sortie_13__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set Sortie_13__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set Sortie_13__LCD_EN, CYREG_PRT15_LCD_EN
.set Sortie_13__MASK, 0x20
.set Sortie_13__PORT, 15
.set Sortie_13__PRT, CYREG_PRT15_PRT
.set Sortie_13__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set Sortie_13__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set Sortie_13__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set Sortie_13__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set Sortie_13__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set Sortie_13__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set Sortie_13__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set Sortie_13__PS, CYREG_PRT15_PS
.set Sortie_13__SHIFT, 5
.set Sortie_13__SLW, CYREG_PRT15_SLW

/* Sortie_14 */
.set Sortie_14__0__INTTYPE, CYREG_PICU0_INTTYPE0
.set Sortie_14__0__MASK, 0x01
.set Sortie_14__0__PC, CYREG_PRT0_PC0
.set Sortie_14__0__PORT, 0
.set Sortie_14__0__SHIFT, 0
.set Sortie_14__AG, CYREG_PRT0_AG
.set Sortie_14__AMUX, CYREG_PRT0_AMUX
.set Sortie_14__BIE, CYREG_PRT0_BIE
.set Sortie_14__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Sortie_14__BYP, CYREG_PRT0_BYP
.set Sortie_14__CTL, CYREG_PRT0_CTL
.set Sortie_14__DM0, CYREG_PRT0_DM0
.set Sortie_14__DM1, CYREG_PRT0_DM1
.set Sortie_14__DM2, CYREG_PRT0_DM2
.set Sortie_14__DR, CYREG_PRT0_DR
.set Sortie_14__INP_DIS, CYREG_PRT0_INP_DIS
.set Sortie_14__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set Sortie_14__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Sortie_14__LCD_EN, CYREG_PRT0_LCD_EN
.set Sortie_14__MASK, 0x01
.set Sortie_14__PORT, 0
.set Sortie_14__PRT, CYREG_PRT0_PRT
.set Sortie_14__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Sortie_14__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Sortie_14__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Sortie_14__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Sortie_14__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Sortie_14__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Sortie_14__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Sortie_14__PS, CYREG_PRT0_PS
.set Sortie_14__SHIFT, 0
.set Sortie_14__SLW, CYREG_PRT0_SLW

/* Sortie_15 */
.set Sortie_15__0__INTTYPE, CYREG_PICU0_INTTYPE1
.set Sortie_15__0__MASK, 0x02
.set Sortie_15__0__PC, CYREG_PRT0_PC1
.set Sortie_15__0__PORT, 0
.set Sortie_15__0__SHIFT, 1
.set Sortie_15__AG, CYREG_PRT0_AG
.set Sortie_15__AMUX, CYREG_PRT0_AMUX
.set Sortie_15__BIE, CYREG_PRT0_BIE
.set Sortie_15__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Sortie_15__BYP, CYREG_PRT0_BYP
.set Sortie_15__CTL, CYREG_PRT0_CTL
.set Sortie_15__DM0, CYREG_PRT0_DM0
.set Sortie_15__DM1, CYREG_PRT0_DM1
.set Sortie_15__DM2, CYREG_PRT0_DM2
.set Sortie_15__DR, CYREG_PRT0_DR
.set Sortie_15__INP_DIS, CYREG_PRT0_INP_DIS
.set Sortie_15__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set Sortie_15__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Sortie_15__LCD_EN, CYREG_PRT0_LCD_EN
.set Sortie_15__MASK, 0x02
.set Sortie_15__PORT, 0
.set Sortie_15__PRT, CYREG_PRT0_PRT
.set Sortie_15__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Sortie_15__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Sortie_15__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Sortie_15__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Sortie_15__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Sortie_15__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Sortie_15__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Sortie_15__PS, CYREG_PRT0_PS
.set Sortie_15__SHIFT, 1
.set Sortie_15__SLW, CYREG_PRT0_SLW

/* Sortie_16 */
.set Sortie_16__0__INTTYPE, CYREG_PICU0_INTTYPE2
.set Sortie_16__0__MASK, 0x04
.set Sortie_16__0__PC, CYREG_PRT0_PC2
.set Sortie_16__0__PORT, 0
.set Sortie_16__0__SHIFT, 2
.set Sortie_16__AG, CYREG_PRT0_AG
.set Sortie_16__AMUX, CYREG_PRT0_AMUX
.set Sortie_16__BIE, CYREG_PRT0_BIE
.set Sortie_16__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Sortie_16__BYP, CYREG_PRT0_BYP
.set Sortie_16__CTL, CYREG_PRT0_CTL
.set Sortie_16__DM0, CYREG_PRT0_DM0
.set Sortie_16__DM1, CYREG_PRT0_DM1
.set Sortie_16__DM2, CYREG_PRT0_DM2
.set Sortie_16__DR, CYREG_PRT0_DR
.set Sortie_16__INP_DIS, CYREG_PRT0_INP_DIS
.set Sortie_16__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set Sortie_16__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Sortie_16__LCD_EN, CYREG_PRT0_LCD_EN
.set Sortie_16__MASK, 0x04
.set Sortie_16__PORT, 0
.set Sortie_16__PRT, CYREG_PRT0_PRT
.set Sortie_16__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Sortie_16__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Sortie_16__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Sortie_16__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Sortie_16__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Sortie_16__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Sortie_16__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Sortie_16__PS, CYREG_PRT0_PS
.set Sortie_16__SHIFT, 2
.set Sortie_16__SLW, CYREG_PRT0_SLW

/* Buffer_out */
.set Buffer_out__0__INTTYPE, CYREG_PICU1_INTTYPE7
.set Buffer_out__0__MASK, 0x80
.set Buffer_out__0__PC, CYREG_PRT1_PC7
.set Buffer_out__0__PORT, 1
.set Buffer_out__0__SHIFT, 7
.set Buffer_out__AG, CYREG_PRT1_AG
.set Buffer_out__AMUX, CYREG_PRT1_AMUX
.set Buffer_out__BIE, CYREG_PRT1_BIE
.set Buffer_out__BIT_MASK, CYREG_PRT1_BIT_MASK
.set Buffer_out__BYP, CYREG_PRT1_BYP
.set Buffer_out__CTL, CYREG_PRT1_CTL
.set Buffer_out__DM0, CYREG_PRT1_DM0
.set Buffer_out__DM1, CYREG_PRT1_DM1
.set Buffer_out__DM2, CYREG_PRT1_DM2
.set Buffer_out__DR, CYREG_PRT1_DR
.set Buffer_out__INP_DIS, CYREG_PRT1_INP_DIS
.set Buffer_out__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set Buffer_out__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set Buffer_out__LCD_EN, CYREG_PRT1_LCD_EN
.set Buffer_out__MASK, 0x80
.set Buffer_out__PORT, 1
.set Buffer_out__PRT, CYREG_PRT1_PRT
.set Buffer_out__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set Buffer_out__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set Buffer_out__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set Buffer_out__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set Buffer_out__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set Buffer_out__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set Buffer_out__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set Buffer_out__PS, CYREG_PRT1_PS
.set Buffer_out__SHIFT, 7
.set Buffer_out__SLW, CYREG_PRT1_SLW

/* WaveDAC8_1 */
.set WaveDAC8_1_DacClk__CFG0, CYREG_CLKDIST_DCFG3_CFG0
.set WaveDAC8_1_DacClk__CFG1, CYREG_CLKDIST_DCFG3_CFG1
.set WaveDAC8_1_DacClk__CFG2, CYREG_CLKDIST_DCFG3_CFG2
.set WaveDAC8_1_DacClk__CFG2_SRC_SEL_MASK, 0x07
.set WaveDAC8_1_DacClk__INDEX, 0x03
.set WaveDAC8_1_DacClk__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set WaveDAC8_1_DacClk__PM_ACT_MSK, 0x08
.set WaveDAC8_1_DacClk__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set WaveDAC8_1_DacClk__PM_STBY_MSK, 0x08
.set WaveDAC8_1_VDAC8_viDAC8__CR0, CYREG_DAC2_CR0
.set WaveDAC8_1_VDAC8_viDAC8__CR1, CYREG_DAC2_CR1
.set WaveDAC8_1_VDAC8_viDAC8__D, CYREG_DAC2_D
.set WaveDAC8_1_VDAC8_viDAC8__PM_ACT_CFG, CYREG_PM_ACT_CFG8
.set WaveDAC8_1_VDAC8_viDAC8__PM_ACT_MSK, 0x04
.set WaveDAC8_1_VDAC8_viDAC8__PM_STBY_CFG, CYREG_PM_STBY_CFG8
.set WaveDAC8_1_VDAC8_viDAC8__PM_STBY_MSK, 0x04
.set WaveDAC8_1_VDAC8_viDAC8__STROBE, CYREG_DAC2_STROBE
.set WaveDAC8_1_VDAC8_viDAC8__SW0, CYREG_DAC2_SW0
.set WaveDAC8_1_VDAC8_viDAC8__SW2, CYREG_DAC2_SW2
.set WaveDAC8_1_VDAC8_viDAC8__SW3, CYREG_DAC2_SW3
.set WaveDAC8_1_VDAC8_viDAC8__SW4, CYREG_DAC2_SW4
.set WaveDAC8_1_VDAC8_viDAC8__TR, CYREG_DAC2_TR
.set WaveDAC8_1_VDAC8_viDAC8__TRIM__M1, CYREG_FLSHID_CUST_TABLES_DAC2_M1
.set WaveDAC8_1_VDAC8_viDAC8__TRIM__M2, CYREG_FLSHID_CUST_TABLES_DAC2_M2
.set WaveDAC8_1_VDAC8_viDAC8__TRIM__M3, CYREG_FLSHID_CUST_TABLES_DAC2_M3
.set WaveDAC8_1_VDAC8_viDAC8__TRIM__M4, CYREG_FLSHID_CUST_TABLES_DAC2_M4
.set WaveDAC8_1_VDAC8_viDAC8__TRIM__M5, CYREG_FLSHID_CUST_TABLES_DAC2_M5
.set WaveDAC8_1_VDAC8_viDAC8__TRIM__M6, CYREG_FLSHID_CUST_TABLES_DAC2_M6
.set WaveDAC8_1_VDAC8_viDAC8__TRIM__M7, CYREG_FLSHID_CUST_TABLES_DAC2_M7
.set WaveDAC8_1_VDAC8_viDAC8__TRIM__M8, CYREG_FLSHID_CUST_TABLES_DAC2_M8
.set WaveDAC8_1_VDAC8_viDAC8__TST, CYREG_DAC2_TST
.set WaveDAC8_1_Wave1_DMA__DRQ_CTL, CYREG_IDMUX_DRQ_CTL0
.set WaveDAC8_1_Wave1_DMA__DRQ_NUMBER, 0
.set WaveDAC8_1_Wave1_DMA__NUMBEROF_TDS, 0
.set WaveDAC8_1_Wave1_DMA__PRIORITY, 2
.set WaveDAC8_1_Wave1_DMA__TERMIN_EN, 0
.set WaveDAC8_1_Wave1_DMA__TERMIN_SEL, 0
.set WaveDAC8_1_Wave1_DMA__TERMOUT0_EN, 0
.set WaveDAC8_1_Wave1_DMA__TERMOUT0_SEL, 0
.set WaveDAC8_1_Wave1_DMA__TERMOUT1_EN, 0
.set WaveDAC8_1_Wave1_DMA__TERMOUT1_SEL, 0
.set WaveDAC8_1_Wave2_DMA__DRQ_CTL, CYREG_IDMUX_DRQ_CTL0
.set WaveDAC8_1_Wave2_DMA__DRQ_NUMBER, 1
.set WaveDAC8_1_Wave2_DMA__NUMBEROF_TDS, 0
.set WaveDAC8_1_Wave2_DMA__PRIORITY, 2
.set WaveDAC8_1_Wave2_DMA__TERMIN_EN, 0
.set WaveDAC8_1_Wave2_DMA__TERMIN_SEL, 0
.set WaveDAC8_1_Wave2_DMA__TERMOUT0_EN, 0
.set WaveDAC8_1_Wave2_DMA__TERMOUT0_SEL, 0
.set WaveDAC8_1_Wave2_DMA__TERMOUT1_EN, 0
.set WaveDAC8_1_Wave2_DMA__TERMOUT1_SEL, 0

/* WaveDAC8_2 */
.set WaveDAC8_2_DacClk__CFG0, CYREG_CLKDIST_DCFG0_CFG0
.set WaveDAC8_2_DacClk__CFG1, CYREG_CLKDIST_DCFG0_CFG1
.set WaveDAC8_2_DacClk__CFG2, CYREG_CLKDIST_DCFG0_CFG2
.set WaveDAC8_2_DacClk__CFG2_SRC_SEL_MASK, 0x07
.set WaveDAC8_2_DacClk__INDEX, 0x00
.set WaveDAC8_2_DacClk__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set WaveDAC8_2_DacClk__PM_ACT_MSK, 0x01
.set WaveDAC8_2_DacClk__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set WaveDAC8_2_DacClk__PM_STBY_MSK, 0x01
.set WaveDAC8_2_VDAC8_viDAC8__CR0, CYREG_DAC1_CR0
.set WaveDAC8_2_VDAC8_viDAC8__CR1, CYREG_DAC1_CR1
.set WaveDAC8_2_VDAC8_viDAC8__D, CYREG_DAC1_D
.set WaveDAC8_2_VDAC8_viDAC8__PM_ACT_CFG, CYREG_PM_ACT_CFG8
.set WaveDAC8_2_VDAC8_viDAC8__PM_ACT_MSK, 0x02
.set WaveDAC8_2_VDAC8_viDAC8__PM_STBY_CFG, CYREG_PM_STBY_CFG8
.set WaveDAC8_2_VDAC8_viDAC8__PM_STBY_MSK, 0x02
.set WaveDAC8_2_VDAC8_viDAC8__STROBE, CYREG_DAC1_STROBE
.set WaveDAC8_2_VDAC8_viDAC8__SW0, CYREG_DAC1_SW0
.set WaveDAC8_2_VDAC8_viDAC8__SW2, CYREG_DAC1_SW2
.set WaveDAC8_2_VDAC8_viDAC8__SW3, CYREG_DAC1_SW3
.set WaveDAC8_2_VDAC8_viDAC8__SW4, CYREG_DAC1_SW4
.set WaveDAC8_2_VDAC8_viDAC8__TR, CYREG_DAC1_TR
.set WaveDAC8_2_VDAC8_viDAC8__TRIM__M1, CYREG_FLSHID_CUST_TABLES_DAC1_M1
.set WaveDAC8_2_VDAC8_viDAC8__TRIM__M2, CYREG_FLSHID_CUST_TABLES_DAC1_M2
.set WaveDAC8_2_VDAC8_viDAC8__TRIM__M3, CYREG_FLSHID_CUST_TABLES_DAC1_M3
.set WaveDAC8_2_VDAC8_viDAC8__TRIM__M4, CYREG_FLSHID_CUST_TABLES_DAC1_M4
.set WaveDAC8_2_VDAC8_viDAC8__TRIM__M5, CYREG_FLSHID_CUST_TABLES_DAC1_M5
.set WaveDAC8_2_VDAC8_viDAC8__TRIM__M6, CYREG_FLSHID_CUST_TABLES_DAC1_M6
.set WaveDAC8_2_VDAC8_viDAC8__TRIM__M7, CYREG_FLSHID_CUST_TABLES_DAC1_M7
.set WaveDAC8_2_VDAC8_viDAC8__TRIM__M8, CYREG_FLSHID_CUST_TABLES_DAC1_M8
.set WaveDAC8_2_VDAC8_viDAC8__TST, CYREG_DAC1_TST
.set WaveDAC8_2_Wave1_DMA__DRQ_CTL, CYREG_IDMUX_DRQ_CTL0
.set WaveDAC8_2_Wave1_DMA__DRQ_NUMBER, 2
.set WaveDAC8_2_Wave1_DMA__NUMBEROF_TDS, 0
.set WaveDAC8_2_Wave1_DMA__PRIORITY, 2
.set WaveDAC8_2_Wave1_DMA__TERMIN_EN, 0
.set WaveDAC8_2_Wave1_DMA__TERMIN_SEL, 0
.set WaveDAC8_2_Wave1_DMA__TERMOUT0_EN, 0
.set WaveDAC8_2_Wave1_DMA__TERMOUT0_SEL, 0
.set WaveDAC8_2_Wave1_DMA__TERMOUT1_EN, 0
.set WaveDAC8_2_Wave1_DMA__TERMOUT1_SEL, 0
.set WaveDAC8_2_Wave2_DMA__DRQ_CTL, CYREG_IDMUX_DRQ_CTL0
.set WaveDAC8_2_Wave2_DMA__DRQ_NUMBER, 3
.set WaveDAC8_2_Wave2_DMA__NUMBEROF_TDS, 0
.set WaveDAC8_2_Wave2_DMA__PRIORITY, 2
.set WaveDAC8_2_Wave2_DMA__TERMIN_EN, 0
.set WaveDAC8_2_Wave2_DMA__TERMIN_SEL, 0
.set WaveDAC8_2_Wave2_DMA__TERMOUT0_EN, 0
.set WaveDAC8_2_Wave2_DMA__TERMOUT0_SEL, 0
.set WaveDAC8_2_Wave2_DMA__TERMOUT1_EN, 0
.set WaveDAC8_2_Wave2_DMA__TERMOUT1_SEL, 0

/* WaveDAC8_3 */
.set WaveDAC8_3_DacClk__CFG0, CYREG_CLKDIST_DCFG1_CFG0
.set WaveDAC8_3_DacClk__CFG1, CYREG_CLKDIST_DCFG1_CFG1
.set WaveDAC8_3_DacClk__CFG2, CYREG_CLKDIST_DCFG1_CFG2
.set WaveDAC8_3_DacClk__CFG2_SRC_SEL_MASK, 0x07
.set WaveDAC8_3_DacClk__INDEX, 0x01
.set WaveDAC8_3_DacClk__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set WaveDAC8_3_DacClk__PM_ACT_MSK, 0x02
.set WaveDAC8_3_DacClk__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set WaveDAC8_3_DacClk__PM_STBY_MSK, 0x02
.set WaveDAC8_3_VDAC8_viDAC8__CR0, CYREG_DAC0_CR0
.set WaveDAC8_3_VDAC8_viDAC8__CR1, CYREG_DAC0_CR1
.set WaveDAC8_3_VDAC8_viDAC8__D, CYREG_DAC0_D
.set WaveDAC8_3_VDAC8_viDAC8__PM_ACT_CFG, CYREG_PM_ACT_CFG8
.set WaveDAC8_3_VDAC8_viDAC8__PM_ACT_MSK, 0x01
.set WaveDAC8_3_VDAC8_viDAC8__PM_STBY_CFG, CYREG_PM_STBY_CFG8
.set WaveDAC8_3_VDAC8_viDAC8__PM_STBY_MSK, 0x01
.set WaveDAC8_3_VDAC8_viDAC8__STROBE, CYREG_DAC0_STROBE
.set WaveDAC8_3_VDAC8_viDAC8__SW0, CYREG_DAC0_SW0
.set WaveDAC8_3_VDAC8_viDAC8__SW2, CYREG_DAC0_SW2
.set WaveDAC8_3_VDAC8_viDAC8__SW3, CYREG_DAC0_SW3
.set WaveDAC8_3_VDAC8_viDAC8__SW4, CYREG_DAC0_SW4
.set WaveDAC8_3_VDAC8_viDAC8__TR, CYREG_DAC0_TR
.set WaveDAC8_3_VDAC8_viDAC8__TRIM__M1, CYREG_FLSHID_CUST_TABLES_DAC0_M1
.set WaveDAC8_3_VDAC8_viDAC8__TRIM__M2, CYREG_FLSHID_CUST_TABLES_DAC0_M2
.set WaveDAC8_3_VDAC8_viDAC8__TRIM__M3, CYREG_FLSHID_CUST_TABLES_DAC0_M3
.set WaveDAC8_3_VDAC8_viDAC8__TRIM__M4, CYREG_FLSHID_CUST_TABLES_DAC0_M4
.set WaveDAC8_3_VDAC8_viDAC8__TRIM__M5, CYREG_FLSHID_CUST_TABLES_DAC0_M5
.set WaveDAC8_3_VDAC8_viDAC8__TRIM__M6, CYREG_FLSHID_CUST_TABLES_DAC0_M6
.set WaveDAC8_3_VDAC8_viDAC8__TRIM__M7, CYREG_FLSHID_CUST_TABLES_DAC0_M7
.set WaveDAC8_3_VDAC8_viDAC8__TRIM__M8, CYREG_FLSHID_CUST_TABLES_DAC0_M8
.set WaveDAC8_3_VDAC8_viDAC8__TST, CYREG_DAC0_TST
.set WaveDAC8_3_Wave1_DMA__DRQ_CTL, CYREG_IDMUX_DRQ_CTL1
.set WaveDAC8_3_Wave1_DMA__DRQ_NUMBER, 4
.set WaveDAC8_3_Wave1_DMA__NUMBEROF_TDS, 0
.set WaveDAC8_3_Wave1_DMA__PRIORITY, 2
.set WaveDAC8_3_Wave1_DMA__TERMIN_EN, 0
.set WaveDAC8_3_Wave1_DMA__TERMIN_SEL, 0
.set WaveDAC8_3_Wave1_DMA__TERMOUT0_EN, 0
.set WaveDAC8_3_Wave1_DMA__TERMOUT0_SEL, 0
.set WaveDAC8_3_Wave1_DMA__TERMOUT1_EN, 0
.set WaveDAC8_3_Wave1_DMA__TERMOUT1_SEL, 0
.set WaveDAC8_3_Wave2_DMA__DRQ_CTL, CYREG_IDMUX_DRQ_CTL1
.set WaveDAC8_3_Wave2_DMA__DRQ_NUMBER, 5
.set WaveDAC8_3_Wave2_DMA__NUMBEROF_TDS, 0
.set WaveDAC8_3_Wave2_DMA__PRIORITY, 2
.set WaveDAC8_3_Wave2_DMA__TERMIN_EN, 0
.set WaveDAC8_3_Wave2_DMA__TERMIN_SEL, 0
.set WaveDAC8_3_Wave2_DMA__TERMOUT0_EN, 0
.set WaveDAC8_3_Wave2_DMA__TERMOUT0_SEL, 0
.set WaveDAC8_3_Wave2_DMA__TERMOUT1_EN, 0
.set WaveDAC8_3_Wave2_DMA__TERMOUT1_SEL, 0

/* WaveDAC8_4 */
.set WaveDAC8_4_DacClk__CFG0, CYREG_CLKDIST_DCFG2_CFG0
.set WaveDAC8_4_DacClk__CFG1, CYREG_CLKDIST_DCFG2_CFG1
.set WaveDAC8_4_DacClk__CFG2, CYREG_CLKDIST_DCFG2_CFG2
.set WaveDAC8_4_DacClk__CFG2_SRC_SEL_MASK, 0x07
.set WaveDAC8_4_DacClk__INDEX, 0x02
.set WaveDAC8_4_DacClk__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set WaveDAC8_4_DacClk__PM_ACT_MSK, 0x04
.set WaveDAC8_4_DacClk__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set WaveDAC8_4_DacClk__PM_STBY_MSK, 0x04
.set WaveDAC8_4_VDAC8_viDAC8__CR0, CYREG_DAC3_CR0
.set WaveDAC8_4_VDAC8_viDAC8__CR1, CYREG_DAC3_CR1
.set WaveDAC8_4_VDAC8_viDAC8__D, CYREG_DAC3_D
.set WaveDAC8_4_VDAC8_viDAC8__PM_ACT_CFG, CYREG_PM_ACT_CFG8
.set WaveDAC8_4_VDAC8_viDAC8__PM_ACT_MSK, 0x08
.set WaveDAC8_4_VDAC8_viDAC8__PM_STBY_CFG, CYREG_PM_STBY_CFG8
.set WaveDAC8_4_VDAC8_viDAC8__PM_STBY_MSK, 0x08
.set WaveDAC8_4_VDAC8_viDAC8__STROBE, CYREG_DAC3_STROBE
.set WaveDAC8_4_VDAC8_viDAC8__SW0, CYREG_DAC3_SW0
.set WaveDAC8_4_VDAC8_viDAC8__SW2, CYREG_DAC3_SW2
.set WaveDAC8_4_VDAC8_viDAC8__SW3, CYREG_DAC3_SW3
.set WaveDAC8_4_VDAC8_viDAC8__SW4, CYREG_DAC3_SW4
.set WaveDAC8_4_VDAC8_viDAC8__TR, CYREG_DAC3_TR
.set WaveDAC8_4_VDAC8_viDAC8__TRIM__M1, CYREG_FLSHID_CUST_TABLES_DAC3_M1
.set WaveDAC8_4_VDAC8_viDAC8__TRIM__M2, CYREG_FLSHID_CUST_TABLES_DAC3_M2
.set WaveDAC8_4_VDAC8_viDAC8__TRIM__M3, CYREG_FLSHID_CUST_TABLES_DAC3_M3
.set WaveDAC8_4_VDAC8_viDAC8__TRIM__M4, CYREG_FLSHID_CUST_TABLES_DAC3_M4
.set WaveDAC8_4_VDAC8_viDAC8__TRIM__M5, CYREG_FLSHID_CUST_TABLES_DAC3_M5
.set WaveDAC8_4_VDAC8_viDAC8__TRIM__M6, CYREG_FLSHID_CUST_TABLES_DAC3_M6
.set WaveDAC8_4_VDAC8_viDAC8__TRIM__M7, CYREG_FLSHID_CUST_TABLES_DAC3_M7
.set WaveDAC8_4_VDAC8_viDAC8__TRIM__M8, CYREG_FLSHID_CUST_TABLES_DAC3_M8
.set WaveDAC8_4_VDAC8_viDAC8__TST, CYREG_DAC3_TST
.set WaveDAC8_4_Wave1_DMA__DRQ_CTL, CYREG_IDMUX_DRQ_CTL1
.set WaveDAC8_4_Wave1_DMA__DRQ_NUMBER, 6
.set WaveDAC8_4_Wave1_DMA__NUMBEROF_TDS, 0
.set WaveDAC8_4_Wave1_DMA__PRIORITY, 2
.set WaveDAC8_4_Wave1_DMA__TERMIN_EN, 0
.set WaveDAC8_4_Wave1_DMA__TERMIN_SEL, 0
.set WaveDAC8_4_Wave1_DMA__TERMOUT0_EN, 0
.set WaveDAC8_4_Wave1_DMA__TERMOUT0_SEL, 0
.set WaveDAC8_4_Wave1_DMA__TERMOUT1_EN, 0
.set WaveDAC8_4_Wave1_DMA__TERMOUT1_SEL, 0
.set WaveDAC8_4_Wave2_DMA__DRQ_CTL, CYREG_IDMUX_DRQ_CTL1
.set WaveDAC8_4_Wave2_DMA__DRQ_NUMBER, 7
.set WaveDAC8_4_Wave2_DMA__NUMBEROF_TDS, 0
.set WaveDAC8_4_Wave2_DMA__PRIORITY, 2
.set WaveDAC8_4_Wave2_DMA__TERMIN_EN, 0
.set WaveDAC8_4_Wave2_DMA__TERMIN_SEL, 0
.set WaveDAC8_4_Wave2_DMA__TERMOUT0_EN, 0
.set WaveDAC8_4_Wave2_DMA__TERMOUT0_SEL, 0
.set WaveDAC8_4_Wave2_DMA__TERMOUT1_EN, 0
.set WaveDAC8_4_Wave2_DMA__TERMOUT1_SEL, 0

/* Clk_Tension */
.set Clk_Tension__CFG0, CYREG_CLKDIST_DCFG4_CFG0
.set Clk_Tension__CFG1, CYREG_CLKDIST_DCFG4_CFG1
.set Clk_Tension__CFG2, CYREG_CLKDIST_DCFG4_CFG2
.set Clk_Tension__CFG2_SRC_SEL_MASK, 0x07
.set Clk_Tension__INDEX, 0x04
.set Clk_Tension__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clk_Tension__PM_ACT_MSK, 0x10
.set Clk_Tension__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clk_Tension__PM_STBY_MSK, 0x10

/* LED_Tension */
.set LED_Tension__0__INTTYPE, CYREG_PICU2_INTTYPE1
.set LED_Tension__0__MASK, 0x02
.set LED_Tension__0__PC, CYREG_PRT2_PC1
.set LED_Tension__0__PORT, 2
.set LED_Tension__0__SHIFT, 1
.set LED_Tension__AG, CYREG_PRT2_AG
.set LED_Tension__AMUX, CYREG_PRT2_AMUX
.set LED_Tension__BIE, CYREG_PRT2_BIE
.set LED_Tension__BIT_MASK, CYREG_PRT2_BIT_MASK
.set LED_Tension__BYP, CYREG_PRT2_BYP
.set LED_Tension__CTL, CYREG_PRT2_CTL
.set LED_Tension__DM0, CYREG_PRT2_DM0
.set LED_Tension__DM1, CYREG_PRT2_DM1
.set LED_Tension__DM2, CYREG_PRT2_DM2
.set LED_Tension__DR, CYREG_PRT2_DR
.set LED_Tension__INP_DIS, CYREG_PRT2_INP_DIS
.set LED_Tension__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set LED_Tension__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set LED_Tension__LCD_EN, CYREG_PRT2_LCD_EN
.set LED_Tension__MASK, 0x02
.set LED_Tension__PORT, 2
.set LED_Tension__PRT, CYREG_PRT2_PRT
.set LED_Tension__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set LED_Tension__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set LED_Tension__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set LED_Tension__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set LED_Tension__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set LED_Tension__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set LED_Tension__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set LED_Tension__PS, CYREG_PRT2_PS
.set LED_Tension__SHIFT, 1
.set LED_Tension__SLW, CYREG_PRT2_SLW

/* isr_button_0 */
.set isr_button_0__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_button_0__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_button_0__INTC_MASK, 0x01
.set isr_button_0__INTC_NUMBER, 0
.set isr_button_0__INTC_PRIOR_NUM, 7
.set isr_button_0__INTC_PRIOR_REG, CYREG_NVIC_PRI_0
.set isr_button_0__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_button_0__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* isr_button_1 */
.set isr_button_1__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_button_1__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_button_1__INTC_MASK, 0x02
.set isr_button_1__INTC_NUMBER, 1
.set isr_button_1__INTC_PRIOR_NUM, 7
.set isr_button_1__INTC_PRIOR_REG, CYREG_NVIC_PRI_1
.set isr_button_1__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_button_1__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* isr_button_2 */
.set isr_button_2__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_button_2__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_button_2__INTC_MASK, 0x04
.set isr_button_2__INTC_NUMBER, 2
.set isr_button_2__INTC_PRIOR_NUM, 7
.set isr_button_2__INTC_PRIOR_REG, CYREG_NVIC_PRI_2
.set isr_button_2__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_button_2__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* Control_Reg_1 */
.set Control_Reg_1_Sync_ctrl_reg__0__MASK, 0x01
.set Control_Reg_1_Sync_ctrl_reg__0__POS, 0
.set Control_Reg_1_Sync_ctrl_reg__1__MASK, 0x02
.set Control_Reg_1_Sync_ctrl_reg__1__POS, 1
.set Control_Reg_1_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB02_03_ACTL
.set Control_Reg_1_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB02_03_CTL
.set Control_Reg_1_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB02_03_CTL
.set Control_Reg_1_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB02_03_CTL
.set Control_Reg_1_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB02_03_CTL
.set Control_Reg_1_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B0_UDB02_03_MSK
.set Control_Reg_1_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB02_03_MSK
.set Control_Reg_1_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB02_03_MSK
.set Control_Reg_1_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB02_03_MSK
.set Control_Reg_1_Sync_ctrl_reg__2__MASK, 0x04
.set Control_Reg_1_Sync_ctrl_reg__2__POS, 2
.set Control_Reg_1_Sync_ctrl_reg__3__MASK, 0x08
.set Control_Reg_1_Sync_ctrl_reg__3__POS, 3
.set Control_Reg_1_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB02_ACTL
.set Control_Reg_1_Sync_ctrl_reg__CONTROL_REG, CYREG_B0_UDB02_CTL
.set Control_Reg_1_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B0_UDB02_ST_CTL
.set Control_Reg_1_Sync_ctrl_reg__COUNT_REG, CYREG_B0_UDB02_CTL
.set Control_Reg_1_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B0_UDB02_ST_CTL
.set Control_Reg_1_Sync_ctrl_reg__MASK, 0x0F
.set Control_Reg_1_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL
.set Control_Reg_1_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL
.set Control_Reg_1_Sync_ctrl_reg__PERIOD_REG, CYREG_B0_UDB02_MSK

/* Miscellaneous */
.set BCLK__BUS_CLK__HZ, 24000000
.set BCLK__BUS_CLK__KHZ, 24000
.set BCLK__BUS_CLK__MHZ, 24
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PSOC4A, 18
.set CYDEV_CHIP_DIE_PSOC5LP, 2
.set CYDEV_CHIP_DIE_PSOC5TM, 3
.set CYDEV_CHIP_DIE_TMA4, 4
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_FM0P, 5
.set CYDEV_CHIP_FAMILY_FM3, 6
.set CYDEV_CHIP_FAMILY_FM4, 7
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_PSOC6, 4
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC5
.set CYDEV_CHIP_JTAG_ID, 0x2E161069
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 18
.set CYDEV_CHIP_MEMBER_4D, 13
.set CYDEV_CHIP_MEMBER_4E, 6
.set CYDEV_CHIP_MEMBER_4F, 19
.set CYDEV_CHIP_MEMBER_4G, 4
.set CYDEV_CHIP_MEMBER_4H, 17
.set CYDEV_CHIP_MEMBER_4I, 23
.set CYDEV_CHIP_MEMBER_4J, 14
.set CYDEV_CHIP_MEMBER_4K, 15
.set CYDEV_CHIP_MEMBER_4L, 22
.set CYDEV_CHIP_MEMBER_4M, 21
.set CYDEV_CHIP_MEMBER_4N, 10
.set CYDEV_CHIP_MEMBER_4O, 7
.set CYDEV_CHIP_MEMBER_4P, 20
.set CYDEV_CHIP_MEMBER_4Q, 12
.set CYDEV_CHIP_MEMBER_4R, 8
.set CYDEV_CHIP_MEMBER_4S, 11
.set CYDEV_CHIP_MEMBER_4T, 9
.set CYDEV_CHIP_MEMBER_4U, 5
.set CYDEV_CHIP_MEMBER_4V, 16
.set CYDEV_CHIP_MEMBER_5A, 3
.set CYDEV_CHIP_MEMBER_5B, 2
.set CYDEV_CHIP_MEMBER_6A, 24
.set CYDEV_CHIP_MEMBER_FM3, 28
.set CYDEV_CHIP_MEMBER_FM4, 29
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1, 25
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2, 26
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3, 27
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_5B
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES0, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES1, 1
.set CYDEV_CHIP_REV_PSOC5TM_PRODUCTION, 1
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4P_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Q_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4R_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4S_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4T_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4V_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_6A_ES, 17
.set CYDEV_CHIP_REVISION_6A_NO_UDB, 33
.set CYDEV_CHIP_REVISION_6A_PRODUCTION, 33
.set CYDEV_CHIP_REVISION_FM3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM4_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_5B_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_FASTBOOT_ENABLED, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_DMA, 0
.set CYDEV_CONFIGURATION_ECC, 1
.set CYDEV_CONFIGURATION_IMOENABLED, CYDEV_CONFIG_FASTBOOT_ENABLED
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_ENABLE_MASK, 0x20
.set CYDEV_DEBUG_ENABLE_REGISTER, CYREG_MLOGIC_DEBUG
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_JTAG_4, 1
.set CYDEV_DEBUGGING_DPS_JTAG_5, 0
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS_SWD_SWV, 6
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD_SWV
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DEBUGGING_XRES, 0
.set CYDEV_DMA_CHANNELS_AVAILABLE, 24
.set CYDEV_ECC_ENABLE, 0
.set CYDEV_HEAP_SIZE, 0x80
.set CYDEV_INSTRUCT_CACHE_ENABLED, 1
.set CYDEV_INTR_RISING, 0x00000007
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_PROTECTION_ENABLE, 0
.set CYDEV_STACK_SIZE, 0x0800
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 0
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD_MV, 5000
.set CYDEV_VDDIO0_MV, 5000
.set CYDEV_VDDIO1_MV, 5000
.set CYDEV_VDDIO2_MV, 5000
.set CYDEV_VDDIO3_MV, 5000
.set CYDEV_VIO0_MV, 5000
.set CYDEV_VIO1_MV, 5000
.set CYDEV_VIO2_MV, 5000
.set CYDEV_VIO3_MV, 5000
.set CYIPBLOCK_ARM_CM3_VERSION, 0
.set CYIPBLOCK_P3_ANAIF_VERSION, 0
.set CYIPBLOCK_P3_CAN_VERSION, 0
.set CYIPBLOCK_P3_CAPSENSE_VERSION, 0
.set CYIPBLOCK_P3_COMP_VERSION, 0
.set CYIPBLOCK_P3_DECIMATOR_VERSION, 0
.set CYIPBLOCK_P3_DFB_VERSION, 0
.set CYIPBLOCK_P3_DMA_VERSION, 0
.set CYIPBLOCK_P3_DRQ_VERSION, 0
.set CYIPBLOCK_P3_DSM_VERSION, 0
.set CYIPBLOCK_P3_EMIF_VERSION, 0
.set CYIPBLOCK_P3_I2C_VERSION, 0
.set CYIPBLOCK_P3_LCD_VERSION, 0
.set CYIPBLOCK_P3_LPF_VERSION, 0
.set CYIPBLOCK_P3_OPAMP_VERSION, 0
.set CYIPBLOCK_P3_PM_VERSION, 0
.set CYIPBLOCK_P3_SCCT_VERSION, 0
.set CYIPBLOCK_P3_TIMER_VERSION, 0
.set CYIPBLOCK_P3_USB_VERSION, 0
.set CYIPBLOCK_P3_VIDAC_VERSION, 0
.set CYIPBLOCK_P3_VREF_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 0
.set CYIPBLOCK_S8_IRQ_VERSION, 0
.set CYIPBLOCK_S8_SAR_VERSION, 0
.set CYIPBLOCK_S8_SIO_VERSION, 0
.set CYIPBLOCK_S8_UDB_VERSION, 0
.set DMA_CHANNELS_USED__MASK0, 0x000000FF
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
