Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.3 (lin64) Build 1034051 Fri Oct  3 16:32:59 MDT 2014
| Date         : Sat Mar 21 08:36:12 2015
| Host         : artois running 64-bit Ubuntu 12.04.4 LTS
| Command      : report_timing -delay_type min -max_paths 10 -sort_by group -input_pins -file postroute_timing_min.rpt
| Design       : sv_chip0_hierarchy_no_mem
| Device       : 7vx330t-ffg1157
| Speed File   : -3  PRODUCTION 1.11 2014-03-13
-----------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 combine_res_inst_12/din_1_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            combine_res_inst_12/add_tmp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.226ns (70.394%)  route 0.095ns (29.606%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.216ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.083ns
    Source Clock Delay      (SCD):    1.628ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    AF30                                              0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                                                              r  tm3_clk_v0_IBUF_inst/I
    AF30                 IBUF (Prop_ibuf_I_O)         0.129     0.129 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, routed)           0.899     1.028    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0                                                     r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=9322, routed)        0.574     1.628    combine_res_inst_12/tm3_clk_v0_IBUF_BUFG
    SLICE_X8Y200                                                      r  combine_res_inst_12/din_1_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y200         FDRE (Prop_fdre_C_Q)         0.107     1.735 r  combine_res_inst_12/din_1_reg_reg[4]/Q
                         net (fo=2, routed)           0.095     1.830    combine_res_inst_12/din_1_reg[4]
    SLICE_X9Y198                                                      r  combine_res_inst_12/add_tmp[7]_i_5/I0
    SLICE_X9Y198         LUT2 (Prop_lut2_I0_O)        0.064     1.894 r  combine_res_inst_12/add_tmp[7]_i_5/O
                         net (fo=1, routed)           0.000     1.894    combine_res_inst_12/n_0_add_tmp[7]_i_5
    SLICE_X9Y198                                                      r  combine_res_inst_12/add_tmp_reg[7]_i_1/S[0]
    SLICE_X9Y198         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.055     1.949 r  combine_res_inst_12/add_tmp_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.949    combine_res_inst_12/add_tmp0[4]
    SLICE_X9Y198         FDRE                                         r  combine_res_inst_12/add_tmp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    AF30                                              0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                                                              r  tm3_clk_v0_IBUF_inst/I
    AF30                 IBUF (Prop_ibuf_I_O)         0.296     0.296 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, routed)           0.967     1.263    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0                                                     r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.293 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=9322, routed)        0.790     2.083    combine_res_inst_12/tm3_clk_v0_IBUF_BUFG
    SLICE_X9Y198                                                      r  combine_res_inst_12/add_tmp_reg[4]/C
                         clock pessimism             -0.238     1.844    
    SLICE_X9Y198         FDRE (Hold_fdre_C_D)         0.071     1.915    combine_res_inst_12/add_tmp_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.915    
                         arrival time                           1.949    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 combine_res_inst_12/din_1_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            combine_res_inst_12/add_tmp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.253ns (72.691%)  route 0.095ns (27.309%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.216ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.083ns
    Source Clock Delay      (SCD):    1.628ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    AF30                                              0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                                                              r  tm3_clk_v0_IBUF_inst/I
    AF30                 IBUF (Prop_ibuf_I_O)         0.129     0.129 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, routed)           0.899     1.028    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0                                                     r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=9322, routed)        0.574     1.628    combine_res_inst_12/tm3_clk_v0_IBUF_BUFG
    SLICE_X8Y200                                                      r  combine_res_inst_12/din_1_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y200         FDRE (Prop_fdre_C_Q)         0.107     1.735 r  combine_res_inst_12/din_1_reg_reg[4]/Q
                         net (fo=2, routed)           0.095     1.830    combine_res_inst_12/din_1_reg[4]
    SLICE_X9Y198                                                      r  combine_res_inst_12/add_tmp[7]_i_5/I0
    SLICE_X9Y198         LUT2 (Prop_lut2_I0_O)        0.064     1.894 r  combine_res_inst_12/add_tmp[7]_i_5/O
                         net (fo=1, routed)           0.000     1.894    combine_res_inst_12/n_0_add_tmp[7]_i_5
    SLICE_X9Y198                                                      r  combine_res_inst_12/add_tmp_reg[7]_i_1/S[0]
    SLICE_X9Y198         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.082     1.976 r  combine_res_inst_12/add_tmp_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.976    combine_res_inst_12/add_tmp0[5]
    SLICE_X9Y198         FDRE                                         r  combine_res_inst_12/add_tmp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    AF30                                              0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                                                              r  tm3_clk_v0_IBUF_inst/I
    AF30                 IBUF (Prop_ibuf_I_O)         0.296     0.296 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, routed)           0.967     1.263    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0                                                     r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.293 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=9322, routed)        0.790     2.083    combine_res_inst_12/tm3_clk_v0_IBUF_BUFG
    SLICE_X9Y198                                                      r  combine_res_inst_12/add_tmp_reg[5]/C
                         clock pessimism             -0.238     1.844    
    SLICE_X9Y198         FDRE (Hold_fdre_C_D)         0.071     1.915    combine_res_inst_12/add_tmp_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.915    
                         arrival time                           1.976    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 inst_fir_v1_0/ints_fifo_1/buff1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            inst_fir_v1_0/ints_fifo_1/dout_reg[5]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.100ns (51.025%)  route 0.096ns (48.975%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.098ns
    Source Clock Delay      (SCD):    1.658ns
    Clock Pessimism Removal (CPR):    0.406ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    AF30                                              0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                                                              r  tm3_clk_v0_IBUF_inst/I
    AF30                 IBUF (Prop_ibuf_I_O)         0.129     0.129 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, routed)           0.899     1.028    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0                                                     r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=9322, routed)        0.604     1.658    inst_fir_v1_0/ints_fifo_1/tm3_clk_v0_IBUF_BUFG
    SLICE_X5Y174                                                      r  inst_fir_v1_0/ints_fifo_1/buff1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y174         FDRE (Prop_fdre_C_Q)         0.100     1.758 r  inst_fir_v1_0/ints_fifo_1/buff1_reg[5]/Q
                         net (fo=2, routed)           0.096     1.854    inst_fir_v1_0/ints_fifo_1/Q[5]
    SLICE_X2Y174         SRL16E                                       r  inst_fir_v1_0/ints_fifo_1/dout_reg[5]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    AF30                                              0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                                                              r  tm3_clk_v0_IBUF_inst/I
    AF30                 IBUF (Prop_ibuf_I_O)         0.296     0.296 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, routed)           0.967     1.263    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0                                                     r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.293 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=9322, routed)        0.805     2.098    inst_fir_v1_0/ints_fifo_1/tm3_clk_v0_IBUF_BUFG
    SLICE_X2Y174                                                      r  inst_fir_v1_0/ints_fifo_1/dout_reg[5]_srl2/CLK
                         clock pessimism             -0.406     1.691    
    SLICE_X2Y174         SRL16E (Hold_srl16e_CLK_D)
                                                      0.099     1.790    inst_fir_v1_0/ints_fifo_1/dout_reg[5]_srl2
  -------------------------------------------------------------------
                         required time                         -1.790    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 inst_fir_v2_10/din_3_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            inst_fir_v2_10/add_tmp_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.195ns (55.494%)  route 0.156ns (44.506%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.215ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.068ns
    Source Clock Delay      (SCD):    1.614ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    AF30                                              0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                                                              r  tm3_clk_v0_IBUF_inst/I
    AF30                 IBUF (Prop_ibuf_I_O)         0.129     0.129 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, routed)           0.899     1.028    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0                                                     r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=9322, routed)        0.560     1.614    inst_fir_v2_10/tm3_clk_v0_IBUF_BUFG
    SLICE_X42Y200                                                     r  inst_fir_v2_10/din_3_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y200        FDRE (Prop_fdre_C_Q)         0.118     1.732 r  inst_fir_v2_10/din_3_reg_reg[1]/Q
                         net (fo=2, routed)           0.156     1.889    inst_fir_v2_10/n_0_din_3_reg_reg[1]
    SLICE_X43Y199                                                     r  inst_fir_v2_10/add_tmp_1[3]_i_4/I0
    SLICE_X43Y199        LUT2 (Prop_lut2_I0_O)        0.028     1.917 r  inst_fir_v2_10/add_tmp_1[3]_i_4/O
                         net (fo=1, routed)           0.000     1.917    inst_fir_v2_10/n_0_add_tmp_1[3]_i_4
    SLICE_X43Y199                                                     r  inst_fir_v2_10/add_tmp_1_reg[3]_i_1/S[1]
    SLICE_X43Y199        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.049     1.966 r  inst_fir_v2_10/add_tmp_1_reg[3]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.966    inst_fir_v2_10/n_6_add_tmp_1_reg[3]_i_1
    SLICE_X43Y199        FDRE                                         r  inst_fir_v2_10/add_tmp_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    AF30                                              0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                                                              r  tm3_clk_v0_IBUF_inst/I
    AF30                 IBUF (Prop_ibuf_I_O)         0.296     0.296 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, routed)           0.967     1.263    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0                                                     r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.293 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=9322, routed)        0.775     2.068    inst_fir_v2_10/tm3_clk_v0_IBUF_BUFG
    SLICE_X43Y199                                                     r  inst_fir_v2_10/add_tmp_1_reg[1]/C
                         clock pessimism             -0.238     1.829    
    SLICE_X43Y199        FDRE (Hold_fdre_C_D)         0.071     1.900    inst_fir_v2_10/add_tmp_1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.900    
                         arrival time                           1.966    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 inst_fir_v2_10/add_tmp_1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            inst_fir_v2_10/add_tmp_2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.229ns (69.173%)  route 0.102ns (30.827%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.194ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.061ns
    Source Clock Delay      (SCD):    1.628ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    AF30                                              0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                                                              r  tm3_clk_v0_IBUF_inst/I
    AF30                 IBUF (Prop_ibuf_I_O)         0.129     0.129 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, routed)           0.899     1.028    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0                                                     r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=9322, routed)        0.574     1.628    inst_fir_v2_10/tm3_clk_v0_IBUF_BUFG
    SLICE_X43Y199                                                     r  inst_fir_v2_10/add_tmp_1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y199        FDRE (Prop_fdre_C_Q)         0.100     1.728 r  inst_fir_v2_10/add_tmp_1_reg[3]/Q
                         net (fo=2, routed)           0.101     1.830    inst_fir_v2_10/n_0_add_tmp_1_reg[3]
    SLICE_X41Y199                                                     r  inst_fir_v2_10/add_tmp_2_reg[3]_i_1/DI[3]
    SLICE_X41Y199        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.088     1.918 r  inst_fir_v2_10/add_tmp_2_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.918    inst_fir_v2_10/n_0_add_tmp_2_reg[3]_i_1
    SLICE_X41Y200                                                     r  inst_fir_v2_10/add_tmp_2_reg[7]_i_1/CI
    SLICE_X41Y200        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     1.959 r  inst_fir_v2_10/add_tmp_2_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.959    inst_fir_v2_10/n_7_add_tmp_2_reg[7]_i_1
    SLICE_X41Y200        FDRE                                         r  inst_fir_v2_10/add_tmp_2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    AF30                                              0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                                                              r  tm3_clk_v0_IBUF_inst/I
    AF30                 IBUF (Prop_ibuf_I_O)         0.296     0.296 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, routed)           0.967     1.263    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0                                                     r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.293 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=9322, routed)        0.768     2.061    inst_fir_v2_10/tm3_clk_v0_IBUF_BUFG
    SLICE_X41Y200                                                     r  inst_fir_v2_10/add_tmp_2_reg[4]/C
                         clock pessimism             -0.238     1.822    
    SLICE_X41Y200        FDRE (Hold_fdre_C_D)         0.071     1.893    inst_fir_v2_10/add_tmp_2_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 combine_res_inst_20/din_2_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            combine_res_inst_20/add_tmp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.226ns (64.004%)  route 0.127ns (35.996%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.216ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    1.626ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    AF30                                              0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                                                              r  tm3_clk_v0_IBUF_inst/I
    AF30                 IBUF (Prop_ibuf_I_O)         0.129     0.129 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, routed)           0.899     1.028    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0                                                     r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=9322, routed)        0.572     1.626    combine_res_inst_20/tm3_clk_v0_IBUF_BUFG
    SLICE_X20Y200                                                     r  combine_res_inst_20/din_2_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y200        FDRE (Prop_fdre_C_Q)         0.107     1.733 r  combine_res_inst_20/din_2_reg_reg[4]/Q
                         net (fo=1, routed)           0.127     1.860    combine_res_inst_20/din_2_reg[4]
    SLICE_X21Y198                                                     r  combine_res_inst_20/add_tmp[7]_i_5/I1
    SLICE_X21Y198        LUT2 (Prop_lut2_I1_O)        0.064     1.924 r  combine_res_inst_20/add_tmp[7]_i_5/O
                         net (fo=1, routed)           0.000     1.924    combine_res_inst_20/n_0_add_tmp[7]_i_5
    SLICE_X21Y198                                                     r  combine_res_inst_20/add_tmp_reg[7]_i_1/S[0]
    SLICE_X21Y198        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.055     1.979 r  combine_res_inst_20/add_tmp_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.979    combine_res_inst_20/add_tmp0[4]
    SLICE_X21Y198        FDRE                                         r  combine_res_inst_20/add_tmp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    AF30                                              0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                                                              r  tm3_clk_v0_IBUF_inst/I
    AF30                 IBUF (Prop_ibuf_I_O)         0.296     0.296 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, routed)           0.967     1.263    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0                                                     r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.293 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=9322, routed)        0.788     2.081    combine_res_inst_20/tm3_clk_v0_IBUF_BUFG
    SLICE_X21Y198                                                     r  combine_res_inst_20/add_tmp_reg[4]/C
                         clock pessimism             -0.238     1.842    
    SLICE_X21Y198        FDRE (Hold_fdre_C_D)         0.071     1.913    combine_res_inst_20/add_tmp_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.913    
                         arrival time                           1.979    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 inst_fir_v1_3/dout_2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            ints_fifo_1_gen_1_3/dout_reg[1]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.100ns (50.966%)  route 0.096ns (49.034%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.109ns
    Source Clock Delay      (SCD):    1.670ns
    Clock Pessimism Removal (CPR):    0.406ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    AF30                                              0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                                                              r  tm3_clk_v0_IBUF_inst/I
    AF30                 IBUF (Prop_ibuf_I_O)         0.129     0.129 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, routed)           0.899     1.028    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0                                                     r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=9322, routed)        0.616     1.670    inst_fir_v1_3/tm3_clk_v0_IBUF_BUFG
    SLICE_X3Y187                                                      r  inst_fir_v1_3/dout_2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y187         FDRE (Prop_fdre_C_Q)         0.100     1.770 r  inst_fir_v1_3/dout_2_reg[1]/Q
                         net (fo=1, routed)           0.096     1.867    ints_fifo_1_gen_1_3/Q[1]
    SLICE_X6Y187         SRL16E                                       r  ints_fifo_1_gen_1_3/dout_reg[1]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    AF30                                              0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                                                              r  tm3_clk_v0_IBUF_inst/I
    AF30                 IBUF (Prop_ibuf_I_O)         0.296     0.296 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, routed)           0.967     1.263    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0                                                     r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.293 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=9322, routed)        0.816     2.109    ints_fifo_1_gen_1_3/tm3_clk_v0_IBUF_BUFG
    SLICE_X6Y187                                                      r  ints_fifo_1_gen_1_3/dout_reg[1]_srl3/CLK
                         clock pessimism             -0.406     1.702    
    SLICE_X6Y187         SRL16E (Hold_srl16e_CLK_D)
                                                      0.098     1.800    ints_fifo_1_gen_1_3/dout_reg[1]_srl3
  -------------------------------------------------------------------
                         required time                         -1.800    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 inst_fir_v1_20/dout_2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            ints_fifo_1_gen_1_20/dout_reg[1]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.100ns (50.000%)  route 0.100ns (50.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.080ns
    Source Clock Delay      (SCD):    1.639ns
    Clock Pessimism Removal (CPR):    0.406ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    AF30                                              0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                                                              r  tm3_clk_v0_IBUF_inst/I
    AF30                 IBUF (Prop_ibuf_I_O)         0.129     0.129 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, routed)           0.899     1.028    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0                                                     r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=9322, routed)        0.585     1.639    inst_fir_v1_20/tm3_clk_v0_IBUF_BUFG
    SLICE_X21Y196                                                     r  inst_fir_v1_20/dout_2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y196        FDRE (Prop_fdre_C_Q)         0.100     1.739 r  inst_fir_v1_20/dout_2_reg[1]/Q
                         net (fo=1, routed)           0.100     1.839    ints_fifo_1_gen_1_20/Q[1]
    SLICE_X22Y197        SRL16E                                       r  ints_fifo_1_gen_1_20/dout_reg[1]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    AF30                                              0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                                                              r  tm3_clk_v0_IBUF_inst/I
    AF30                 IBUF (Prop_ibuf_I_O)         0.296     0.296 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, routed)           0.967     1.263    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0                                                     r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.293 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=9322, routed)        0.787     2.080    ints_fifo_1_gen_1_20/tm3_clk_v0_IBUF_BUFG
    SLICE_X22Y197                                                     r  ints_fifo_1_gen_1_20/dout_reg[1]_srl3/CLK
                         clock pessimism             -0.406     1.673    
    SLICE_X22Y197        SRL16E (Hold_srl16e_CLK_D)
                                                      0.098     1.771    ints_fifo_1_gen_1_20/dout_reg[1]_srl3
  -------------------------------------------------------------------
                         required time                         -1.771    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 inst_fir_v1_1/dout_2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            ints_fifo_1_gen_1_1/dout_reg[7]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.107ns (54.314%)  route 0.090ns (45.686%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.066ns
    Source Clock Delay      (SCD):    1.629ns
    Clock Pessimism Removal (CPR):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    AF30                                              0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                                                              r  tm3_clk_v0_IBUF_inst/I
    AF30                 IBUF (Prop_ibuf_I_O)         0.129     0.129 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, routed)           0.899     1.028    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0                                                     r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=9322, routed)        0.575     1.629    inst_fir_v1_1/tm3_clk_v0_IBUF_BUFG
    SLICE_X14Y177                                                     r  inst_fir_v1_1/dout_2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y177        FDRE (Prop_fdre_C_Q)         0.107     1.736 r  inst_fir_v1_1/dout_2_reg[7]/Q
                         net (fo=1, routed)           0.090     1.826    ints_fifo_1_gen_1_1/Q[7]
    SLICE_X12Y176        SRL16E                                       r  ints_fifo_1_gen_1_1/dout_reg[7]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    AF30                                              0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                                                              r  tm3_clk_v0_IBUF_inst/I
    AF30                 IBUF (Prop_ibuf_I_O)         0.296     0.296 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, routed)           0.967     1.263    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0                                                     r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.293 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=9322, routed)        0.773     2.066    ints_fifo_1_gen_1_1/tm3_clk_v0_IBUF_BUFG
    SLICE_X12Y176                                                     r  ints_fifo_1_gen_1_1/dout_reg[7]_srl3/CLK
                         clock pessimism             -0.426     1.639    
    SLICE_X12Y176        SRL16E (Hold_srl16e_CLK_D)
                                                      0.116     1.755    ints_fifo_1_gen_1_1/dout_reg[7]_srl3
  -------------------------------------------------------------------
                         required time                         -1.755    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 wrapper_qs_intr_inst_10/my_inst_quadintr/doutr6_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            wrapper_qs_intr_inst_10/my_ram6_reg[5]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.146ns  (logic 0.091ns (62.355%)  route 0.055ns (37.645%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    AF30                                              0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                                                              r  tm3_clk_v0_IBUF_inst/I
    AF30                 IBUF (Prop_ibuf_I_O)         0.129     0.129 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, routed)           0.899     1.028    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0                                                     r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=9322, routed)        0.580     1.634    wrapper_qs_intr_inst_10/my_inst_quadintr/tm3_clk_v0_IBUF_BUFG
    SLICE_X15Y182                                                     r  wrapper_qs_intr_inst_10/my_inst_quadintr/doutr6_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y182        FDRE (Prop_fdre_C_Q)         0.091     1.725 r  wrapper_qs_intr_inst_10/my_inst_quadintr/doutr6_reg[5]/Q
                         net (fo=2, routed)           0.055     1.780    wrapper_qs_intr_inst_10/doutr6[5]
    SLICE_X14Y182        SRL16E                                       r  wrapper_qs_intr_inst_10/my_ram6_reg[5]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    AF30                                              0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                                                              r  tm3_clk_v0_IBUF_inst/I
    AF30                 IBUF (Prop_ibuf_I_O)         0.296     0.296 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, routed)           0.967     1.263    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0                                                     r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.293 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=9322, routed)        0.780     2.073    wrapper_qs_intr_inst_10/tm3_clk_v0_IBUF_BUFG
    SLICE_X14Y182                                                     r  wrapper_qs_intr_inst_10/my_ram6_reg[5]_srl3/CLK
                         clock pessimism             -0.427     1.645    
    SLICE_X14Y182        SRL16E (Hold_srl16e_CLK_D)
                                                      0.063     1.708    wrapper_qs_intr_inst_10/my_ram6_reg[5]_srl3
  -------------------------------------------------------------------
                         required time                         -1.708    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.072    




