#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Fri Jul 31 15:07:46 2020
# Process ID: 6084
# Current directory: D:/STUDY/GitHubWork/Verilog-learning/08_uart/uart/uart.runs/synth_1
# Command line: vivado.exe -log uart_fpga_apps.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source uart_fpga_apps.tcl
# Log file: D:/STUDY/GitHubWork/Verilog-learning/08_uart/uart/uart.runs/synth_1/uart_fpga_apps.vds
# Journal file: D:/STUDY/GitHubWork/Verilog-learning/08_uart/uart/uart.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source uart_fpga_apps.tcl -notrace
Command: synth_design -top uart_fpga_apps -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9920 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 811.203 ; gain = 178.707
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'uart_fpga_apps' [D:/STUDY/GitHubWork/Verilog-learning/08_uart/uart_fpga_apps.v:2]
INFO: [Synth 8-6157] synthesizing module 'uart_top' [D:/STUDY/GitHubWork/Verilog-learning/08_uart/uart_top.v:2]
INFO: [Synth 8-6157] synthesizing module 'uart_baud' [D:/STUDY/GitHubWork/Verilog-learning/08_uart/uart_baud.v:3]
	Parameter cnt_max bound to: 868 - type: integer 
	Parameter cnt_half bound to: 434 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element bps_clk_down_reg was removed.  [D:/STUDY/GitHubWork/Verilog-learning/08_uart/uart_baud.v:25]
INFO: [Synth 8-6155] done synthesizing module 'uart_baud' (1#1) [D:/STUDY/GitHubWork/Verilog-learning/08_uart/uart_baud.v:3]
INFO: [Synth 8-6157] synthesizing module 'uart_tx' [D:/STUDY/GitHubWork/Verilog-learning/08_uart/uart_tx.v:3]
	Parameter IDLE bound to: 4'b0000 
	Parameter START bound to: 4'b0001 
	Parameter BIT0 bound to: 4'b0010 
	Parameter BIT1 bound to: 4'b0011 
	Parameter BIT2 bound to: 4'b0100 
	Parameter BIT3 bound to: 4'b0101 
	Parameter BIT4 bound to: 4'b0110 
	Parameter BIT5 bound to: 4'b0111 
	Parameter BIT6 bound to: 4'b1000 
	Parameter BIT7 bound to: 4'b1001 
	Parameter STOP bound to: 4'b1011 
INFO: [Synth 8-5837] Detected dual asynchronous set and preset for register tx_start_reg in module uart_tx. This is not a recommended register style for Xilinx devices  [D:/STUDY/GitHubWork/Verilog-learning/08_uart/uart_tx.v:63]
INFO: [Synth 8-6155] done synthesizing module 'uart_tx' (2#1) [D:/STUDY/GitHubWork/Verilog-learning/08_uart/uart_tx.v:3]
INFO: [Synth 8-6157] synthesizing module 'uart_rx' [D:/STUDY/GitHubWork/Verilog-learning/08_uart/uart_rx.v:3]
	Parameter IDLE bound to: 4'b0000 
	Parameter START bound to: 4'b0001 
	Parameter BIT0 bound to: 4'b0010 
	Parameter BIT1 bound to: 4'b0011 
	Parameter BIT2 bound to: 4'b0100 
	Parameter BIT3 bound to: 4'b0101 
	Parameter BIT4 bound to: 4'b0110 
	Parameter BIT5 bound to: 4'b0111 
	Parameter BIT6 bound to: 4'b1000 
	Parameter BIT7 bound to: 4'b1001 
	Parameter STOP bound to: 4'b1011 
INFO: [Synth 8-5837] Detected dual asynchronous set and preset for register rx_start_reg in module uart_rx. This is not a recommended register style for Xilinx devices  [D:/STUDY/GitHubWork/Verilog-learning/08_uart/uart_rx.v:48]
INFO: [Synth 8-6155] done synthesizing module 'uart_rx' (3#1) [D:/STUDY/GitHubWork/Verilog-learning/08_uart/uart_rx.v:3]
INFO: [Synth 8-6155] done synthesizing module 'uart_top' (4#1) [D:/STUDY/GitHubWork/Verilog-learning/08_uart/uart_top.v:2]
INFO: [Synth 8-6155] done synthesizing module 'uart_fpga_apps' (5#1) [D:/STUDY/GitHubWork/Verilog-learning/08_uart/uart_fpga_apps.v:2]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 874.762 ; gain = 242.266
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 874.762 ; gain = 242.266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 874.762 ; gain = 242.266
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/STUDY/GitHubWork/Verilog-learning/08_uart/uart/uart.srcs/constrs_1/new/constrs_apps.xdc]
Finished Parsing XDC File [D:/STUDY/GitHubWork/Verilog-learning/08_uart/uart/uart.srcs/constrs_1/new/constrs_apps.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/STUDY/GitHubWork/Verilog-learning/08_uart/uart/uart.srcs/constrs_1/new/constrs_apps.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/uart_fpga_apps_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/uart_fpga_apps_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 974.871 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 974.871 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 974.871 ; gain = 342.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 974.871 ; gain = 342.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 974.871 ; gain = 342.375
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_tx'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                             0000 |                             0000
                   START |                             0001 |                             0001
                    BIT0 |                             0010 |                             0010
                    BIT1 |                             0011 |                             0011
                    BIT2 |                             0100 |                             0100
                    BIT3 |                             0101 |                             0101
                    BIT4 |                             0110 |                             0110
                    BIT5 |                             0111 |                             0111
                    BIT6 |                             1000 |                             1000
                    BIT7 |                             1001 |                             1001
                    STOP |                             1010 |                             1011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'uart_tx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                             0000 |                             0000
                   START |                             0001 |                             0001
                    BIT0 |                             0010 |                             0010
                    BIT1 |                             0011 |                             0011
                    BIT2 |                             0100 |                             0100
                    BIT3 |                             0101 |                             0101
                    BIT4 |                             0110 |                             0110
                    BIT5 |                             0111 |                             0111
                    BIT6 |                             1000 |                             1000
                    BIT7 |                             1001 |                             1001
                    STOP |                             1010 |                             1011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'uart_rx'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 974.871 ; gain = 342.375
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 9     
+---Muxes : 
	   3 Input     10 Bit        Muxes := 1     
	  11 Input      8 Bit        Muxes := 1     
	  11 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 10    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module uart_baud 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input     10 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
Module uart_tx 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	  11 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 5     
Module uart_rx 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	  11 Input      8 Bit        Muxes := 1     
	  11 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3886] merging instance 'top_1/tx_1/tx_data_r_reg[7]' (FDCE) to 'top_1/tx_1/tx_data_r_reg[0]'
INFO: [Synth 8-3886] merging instance 'top_1/tx_1/tx_data_r_reg[6]' (FDCE) to 'top_1/tx_1/tx_data_r_reg[1]'
INFO: [Synth 8-3886] merging instance 'top_1/tx_1/tx_data_r_reg[5]' (FDCE) to 'top_1/tx_1/tx_data_r_reg[0]'
INFO: [Synth 8-3886] merging instance 'top_1/tx_1/tx_data_r_reg[4]' (FDCE) to 'top_1/tx_1/tx_data_r_reg[0]'
INFO: [Synth 8-3886] merging instance 'top_1/tx_1/tx_data_r_reg[3]' (FDCE) to 'top_1/tx_1/tx_data_r_reg[0]'
INFO: [Synth 8-3886] merging instance 'top_1/tx_1/tx_data_r_reg[2]' (FDCE) to 'top_1/tx_1/tx_data_r_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top_1/tx_1/tx_data_r_reg[0] )
INFO: [Synth 8-3886] merging instance 'top_1/rx_1/rx_start_reg_C' (FDCE) to 'top_1/tx_1/tx_start_reg_C'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top_1/tx_1/tx_start_reg_C )
WARNING: [Synth 8-3332] Sequential element (top_1/tx_1/tx_start_reg_C) is unused and will be removed from module uart_fpga_apps.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 974.871 ; gain = 342.375
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 974.871 ; gain = 342.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 974.871 ; gain = 342.375
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 989.809 ; gain = 357.313
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 996.660 ; gain = 364.164
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 996.660 ; gain = 364.164
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 996.660 ; gain = 364.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 996.660 ; gain = 364.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 996.660 ; gain = 364.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 996.660 ; gain = 364.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |BUFG  |     1|
|2     |LUT1  |     1|
|3     |LUT2  |     4|
|4     |LUT3  |     6|
|5     |LUT4  |     8|
|6     |LUT5  |    17|
|7     |LUT6  |    14|
|8     |MUXF7 |     1|
|9     |FDCE  |    36|
|10    |FDPE  |     8|
|11    |LDC   |     2|
|12    |IBUF  |     4|
|13    |OBUF  |     9|
+------+------+------+

Report Instance Areas: 
+------+-----------+----------+------+
|      |Instance   |Module    |Cells |
+------+-----------+----------+------+
|1     |top        |          |   111|
|2     |  top_1    |uart_top  |    97|
|3     |    baud_1 |uart_baud |    30|
|4     |    rx_1   |uart_rx   |    43|
|5     |    tx_1   |uart_tx   |    24|
+------+-----------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 996.660 ; gain = 364.164
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 996.660 ; gain = 264.055
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 996.660 ; gain = 364.164
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1013.719 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  LDC => LDCE: 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
37 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 1013.719 ; gain = 658.242
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1013.719 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/STUDY/GitHubWork/Verilog-learning/08_uart/uart/uart.runs/synth_1/uart_fpga_apps.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file uart_fpga_apps_utilization_synth.rpt -pb uart_fpga_apps_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Jul 31 15:08:22 2020...
