Fitter report for VIP_PAL
Sun Jun 07 18:21:13 2015
Quartus II 64-Bit Version 14.1.0 Build 186 12/03/2014 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. I/O Assignment Warnings
  6. Incremental Compilation Preservation Summary
  7. Incremental Compilation Partition Settings
  8. Incremental Compilation Placement Preservation
  9. Pin-Out File
 10. Fitter Resource Usage Summary
 11. Fitter Partition Statistics
 12. Input Pins
 13. Output Pins
 14. Bidir Pins
 15. Dual Purpose and Dedicated Pins
 16. I/O Bank Usage
 17. All Package Pins
 18. PLL Summary
 19. PLL Usage
 20. Fitter Resource Utilization by Entity
 21. Delay Chain Summary
 22. Pad To Core Delay Chain Fanout
 23. Control Signals
 24. Global & Other Fast Signals
 25. Non-Global High Fan-Out Signals
 26. Fitter RAM Summary
 27. Fitter DSP Block Usage Summary
 28. DSP Block Details
 29. Routing Usage Summary
 30. LAB Logic Elements
 31. LAB-wide Signals
 32. LAB Signals Sourced
 33. LAB Signals Sourced Out
 34. LAB Distinct Inputs
 35. I/O Rules Summary
 36. I/O Rules Details
 37. I/O Rules Matrix
 38. Fitter Device Options
 39. Operating Settings and Conditions
 40. Estimated Delay Added for Hold Timing Summary
 41. Estimated Delay Added for Hold Timing Details
 42. Fitter Messages
 43. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Fitter Summary                                                                   ;
+------------------------------------+---------------------------------------------+
; Fitter Status                      ; Successful - Sun Jun 07 18:21:13 2015       ;
; Quartus II 64-Bit Version          ; 14.1.0 Build 186 12/03/2014 SJ Full Version ;
; Revision Name                      ; VIP_PAL                                     ;
; Top-level Entity Name              ; action_vip                                  ;
; Family                             ; Cyclone IV E                                ;
; Device                             ; EP4CE10E22C8                                ;
; Timing Models                      ; Final                                       ;
; Total logic elements               ; 1,192 / 10,320 ( 12 % )                     ;
;     Total combinational functions  ; 979 / 10,320 ( 9 % )                        ;
;     Dedicated logic registers      ; 758 / 10,320 ( 7 % )                        ;
; Total registers                    ; 758                                         ;
; Total pins                         ; 72 / 92 ( 78 % )                            ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 24,576 / 423,936 ( 6 % )                    ;
; Embedded Multiplier 9-bit elements ; 5 / 46 ( 11 % )                             ;
; Total PLLs                         ; 1 / 2 ( 50 % )                              ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; EP4CE10E22C8                          ;                                       ;
; Minimum Core Junction Temperature                                          ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                          ; 85                                    ;                                       ;
; Fit Attempts to Skip                                                       ; 0                                     ; 0.0                                   ;
; Device I/O Standard                                                        ; 2.5 V                                 ;                                       ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                            ; On                                    ; On                                    ;
; Router Timing Optimization Level                                           ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                                   ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; PowerPlay Power Optimization During Fitting                                ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                             ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Limit to One Fitting Attempt                                               ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; PCI I/O                                                                    ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input                      ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                                ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Off                                   ; Off                                   ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.33        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  33.3%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------+
; I/O Assignment Warnings                               ;
+----------------+--------------------------------------+
; Pin Name       ; Reason                               ;
+----------------+--------------------------------------+
; sdram_addr[0]  ; Missing drive strength and slew rate ;
; sdram_addr[1]  ; Missing drive strength and slew rate ;
; sdram_addr[2]  ; Missing drive strength and slew rate ;
; sdram_addr[3]  ; Missing drive strength and slew rate ;
; sdram_addr[4]  ; Missing drive strength and slew rate ;
; sdram_addr[5]  ; Missing drive strength and slew rate ;
; sdram_addr[6]  ; Missing drive strength and slew rate ;
; sdram_addr[7]  ; Missing drive strength and slew rate ;
; sdram_addr[8]  ; Missing drive strength and slew rate ;
; sdram_addr[9]  ; Missing drive strength and slew rate ;
; sdram_addr[10] ; Missing drive strength and slew rate ;
; sdram_addr[11] ; Missing drive strength and slew rate ;
; sdram_addr[12] ; Missing drive strength and slew rate ;
; sdr_ba[0]      ; Missing drive strength and slew rate ;
; sdr_ba[1]      ; Missing drive strength and slew rate ;
; sdr_cas[0]     ; Missing drive strength and slew rate ;
; sdr_cke[0]     ; Missing drive strength and slew rate ;
; sdr_cs[0]      ; Missing drive strength and slew rate ;
; sdr_dqm[0]     ; Missing drive strength and slew rate ;
; sdr_dqm[1]     ; Missing drive strength and slew rate ;
; sdr_ras[0]     ; Missing drive strength and slew rate ;
; sdr_we[0]      ; Missing drive strength and slew rate ;
; sdr_clk[0]     ; Missing drive strength and slew rate ;
; vga_clk        ; Missing drive strength and slew rate ;
; vga_blank      ; Missing drive strength and slew rate ;
; vga_hs         ; Missing drive strength and slew rate ;
; vga_vs         ; Missing drive strength and slew rate ;
; vga_rgb[0]     ; Missing drive strength and slew rate ;
; vga_rgb[1]     ; Missing drive strength and slew rate ;
; vga_rgb[2]     ; Missing drive strength and slew rate ;
; vga_rgb[3]     ; Missing drive strength and slew rate ;
; vga_rgb[4]     ; Missing drive strength and slew rate ;
; vga_rgb[5]     ; Missing drive strength and slew rate ;
; vga_rgb[6]     ; Missing drive strength and slew rate ;
; vga_rgb[7]     ; Missing drive strength and slew rate ;
; vga_rgb[8]     ; Missing drive strength and slew rate ;
; vga_rgb[9]     ; Missing drive strength and slew rate ;
; vga_rgb[10]    ; Missing drive strength and slew rate ;
; vga_rgb[11]    ; Missing drive strength and slew rate ;
; vga_rgb[12]    ; Missing drive strength and slew rate ;
; vga_rgb[13]    ; Missing drive strength and slew rate ;
; vga_rgb[14]    ; Missing drive strength and slew rate ;
; vga_rgb[15]    ; Missing drive strength and slew rate ;
; i2c_clk        ; Missing drive strength and slew rate ;
; sdram_data[0]  ; Missing drive strength and slew rate ;
; sdram_data[1]  ; Missing drive strength and slew rate ;
; sdram_data[2]  ; Missing drive strength and slew rate ;
; sdram_data[3]  ; Missing drive strength and slew rate ;
; sdram_data[4]  ; Missing drive strength and slew rate ;
; sdram_data[5]  ; Missing drive strength and slew rate ;
; sdram_data[6]  ; Missing drive strength and slew rate ;
; sdram_data[7]  ; Missing drive strength and slew rate ;
; sdram_data[8]  ; Missing drive strength and slew rate ;
; sdram_data[9]  ; Missing drive strength and slew rate ;
; sdram_data[10] ; Missing drive strength and slew rate ;
; sdram_data[11] ; Missing drive strength and slew rate ;
; sdram_data[12] ; Missing drive strength and slew rate ;
; sdram_data[13] ; Missing drive strength and slew rate ;
; sdram_data[14] ; Missing drive strength and slew rate ;
; sdram_data[15] ; Missing drive strength and slew rate ;
; i2c_data       ; Missing drive strength and slew rate ;
; sdram_addr[12] ; Missing location assignment          ;
; vga_rgb[0]     ; Missing location assignment          ;
; vga_rgb[1]     ; Missing location assignment          ;
; vga_rgb[5]     ; Missing location assignment          ;
; vga_rgb[6]     ; Missing location assignment          ;
; vga_rgb[11]    ; Missing location assignment          ;
+----------------+--------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                      ;
+---------------------+---------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]       ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+---------------------+----------------------------+--------------------------+
; Placement (by node) ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 1950 ) ; 0.00 % ( 0 / 1950 )        ; 0.00 % ( 0 / 1950 )      ;
;     -- Achieved     ; 0.00 % ( 0 / 1950 ) ; 0.00 % ( 0 / 1950 )        ; 0.00 % ( 0 / 1950 )      ;
;                     ;                     ;                            ;                          ;
; Routing (by net)    ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+---------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 1946 )   ; N/A                     ; Source File       ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 4 )      ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in D:/altera/ext/VIP_PAL_NEW/VIP_PAL.pin.


+------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                          ;
+---------------------------------------------+--------------------------+
; Resource                                    ; Usage                    ;
+---------------------------------------------+--------------------------+
; Total logic elements                        ; 1,192 / 10,320 ( 12 % )  ;
;     -- Combinational with no register       ; 434                      ;
;     -- Register only                        ; 213                      ;
;     -- Combinational with a register        ; 545                      ;
;                                             ;                          ;
; Logic element usage by number of LUT inputs ;                          ;
;     -- 4 input functions                    ; 372                      ;
;     -- 3 input functions                    ; 243                      ;
;     -- <=2 input functions                  ; 364                      ;
;     -- Register only                        ; 213                      ;
;                                             ;                          ;
; Logic elements by mode                      ;                          ;
;     -- normal mode                          ; 677                      ;
;     -- arithmetic mode                      ; 302                      ;
;                                             ;                          ;
; Total registers*                            ; 758 / 10,732 ( 7 % )     ;
;     -- Dedicated logic registers            ; 758 / 10,320 ( 7 % )     ;
;     -- I/O registers                        ; 0 / 412 ( 0 % )          ;
;                                             ;                          ;
; Total LABs:  partially or completely used   ; 102 / 645 ( 16 % )       ;
; Virtual pins                                ; 0                        ;
; I/O pins                                    ; 72 / 92 ( 78 % )         ;
;     -- Clock pins                           ; 3 / 3 ( 100 % )          ;
;     -- Dedicated input pins                 ; 0 / 9 ( 0 % )            ;
;                                             ;                          ;
; Global signals                              ; 10                       ;
; M9Ks                                        ; 3 / 46 ( 7 % )           ;
; Total block memory bits                     ; 24,576 / 423,936 ( 6 % ) ;
; Total block memory implementation bits      ; 27,648 / 423,936 ( 7 % ) ;
; Embedded Multiplier 9-bit elements          ; 5 / 46 ( 11 % )          ;
; PLLs                                        ; 1 / 2 ( 50 % )           ;
; Global clocks                               ; 10 / 10 ( 100 % )        ;
; JTAGs                                       ; 0 / 1 ( 0 % )            ;
; CRC blocks                                  ; 0 / 1 ( 0 % )            ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )            ;
; Oscillator blocks                           ; 0 / 1 ( 0 % )            ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )            ;
; Average interconnect usage (total/H/V)      ; 2.9% / 3.0% / 2.9%       ;
; Peak interconnect usage (total/H/V)         ; 4.6% / 4.5% / 4.9%       ;
; Maximum fan-out                             ; 491                      ;
; Highest non-global fan-out                  ; 71                       ;
; Total fan-out                               ; 6158                     ;
; Average fan-out                             ; 2.94                     ;
+---------------------------------------------+--------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                          ;
+---------------------------------------------+-----------------------+--------------------------------+
; Statistic                                   ; Top                   ; hard_block:auto_generated_inst ;
+---------------------------------------------+-----------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                   ; Low                            ;
;                                             ;                       ;                                ;
; Total logic elements                        ; 1192 / 10320 ( 12 % ) ; 0 / 10320 ( 0 % )              ;
;     -- Combinational with no register       ; 434                   ; 0                              ;
;     -- Register only                        ; 213                   ; 0                              ;
;     -- Combinational with a register        ; 545                   ; 0                              ;
;                                             ;                       ;                                ;
; Logic element usage by number of LUT inputs ;                       ;                                ;
;     -- 4 input functions                    ; 372                   ; 0                              ;
;     -- 3 input functions                    ; 243                   ; 0                              ;
;     -- <=2 input functions                  ; 364                   ; 0                              ;
;     -- Register only                        ; 213                   ; 0                              ;
;                                             ;                       ;                                ;
; Logic elements by mode                      ;                       ;                                ;
;     -- normal mode                          ; 677                   ; 0                              ;
;     -- arithmetic mode                      ; 302                   ; 0                              ;
;                                             ;                       ;                                ;
; Total registers                             ; 758                   ; 0                              ;
;     -- Dedicated logic registers            ; 758 / 10320 ( 7 % )   ; 0 / 10320 ( 0 % )              ;
;     -- I/O registers                        ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Total LABs:  partially or completely used   ; 102 / 645 ( 16 % )    ; 0 / 645 ( 0 % )                ;
;                                             ;                       ;                                ;
; Virtual pins                                ; 0                     ; 0                              ;
; I/O pins                                    ; 72                    ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 5 / 46 ( 11 % )       ; 0 / 46 ( 0 % )                 ;
; Total memory bits                           ; 24576                 ; 0                              ;
; Total RAM block bits                        ; 27648                 ; 0                              ;
; PLL                                         ; 0 / 2 ( 0 % )         ; 1 / 2 ( 50 % )                 ;
; M9K                                         ; 3 / 46 ( 6 % )        ; 0 / 46 ( 0 % )                 ;
; Clock control block                         ; 7 / 12 ( 58 % )       ; 3 / 12 ( 25 % )                ;
;                                             ;                       ;                                ;
; Connections                                 ;                       ;                                ;
;     -- Input Connections                    ; 577                   ; 1                              ;
;     -- Registered Input Connections         ; 558                   ; 0                              ;
;     -- Output Connections                   ; 18                    ; 560                            ;
;     -- Registered Output Connections        ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Internal Connections                        ;                       ;                                ;
;     -- Total Connections                    ; 6245                  ; 565                            ;
;     -- Registered Connections               ; 2960                  ; 0                              ;
;                                             ;                       ;                                ;
; External Connections                        ;                       ;                                ;
;     -- Top                                  ; 34                    ; 561                            ;
;     -- hard_block:auto_generated_inst       ; 561                   ; 0                              ;
;                                             ;                       ;                                ;
; Partition Interface                         ;                       ;                                ;
;     -- Input Ports                          ; 11                    ; 1                              ;
;     -- Output Ports                         ; 44                    ; 3                              ;
;     -- Bidir Ports                          ; 17                    ; 0                              ;
;                                             ;                       ;                                ;
; Registered Ports                            ;                       ;                                ;
;     -- Registered Input Ports               ; 0                     ; 0                              ;
;     -- Registered Output Ports              ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Port Connectivity                           ;                       ;                                ;
;     -- Input Ports driven by GND            ; 0                     ; 0                              ;
;     -- Output Ports driven by GND           ; 0                     ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                     ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                     ; 0                              ;
;     -- Input Ports with no Source           ; 0                     ; 0                              ;
;     -- Output Ports with no Source          ; 0                     ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                     ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                     ; 0                              ;
+---------------------------------------------+-----------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                         ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; Name          ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; bt656_clk_27m ; 88    ; 5        ; 34           ; 12           ; 21           ; 60                    ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; bt656_data[0] ; 60    ; 4        ; 23           ; 0            ; 7            ; 5                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; bt656_data[1] ; 64    ; 4        ; 25           ; 0            ; 0            ; 5                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; bt656_data[2] ; 65    ; 4        ; 28           ; 0            ; 21           ; 5                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; bt656_data[3] ; 66    ; 4        ; 28           ; 0            ; 0            ; 5                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; bt656_data[4] ; 67    ; 4        ; 30           ; 0            ; 21           ; 6                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; bt656_data[5] ; 68    ; 4        ; 30           ; 0            ; 7            ; 6                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; bt656_data[6] ; 69    ; 4        ; 30           ; 0            ; 0            ; 6                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; bt656_data[7] ; 70    ; 4        ; 32           ; 0            ; 21           ; 7                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; clk           ; 23    ; 1        ; 0            ; 11           ; 7            ; 17                    ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; reset_n       ; 91    ; 6        ; 34           ; 12           ; 0            ; 493                   ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name           ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; i2c_clk        ; 141   ; 8        ; 5            ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdr_ba[0]      ; 38    ; 3        ; 1            ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdr_ba[1]      ; 34    ; 2        ; 0            ; 5            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdr_cas[0]     ; 43    ; 3        ; 5            ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdr_cke[0]     ; 115   ; 7        ; 28           ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdr_clk[0]     ; 119   ; 7        ; 23           ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdr_cs[0]      ; 39    ; 3        ; 1            ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdr_dqm[0]     ; 113   ; 7        ; 28           ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdr_dqm[1]     ; 46    ; 3        ; 7            ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdr_ras[0]     ; 42    ; 3        ; 3            ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdr_we[0]      ; 44    ; 3        ; 5            ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[0]  ; 32    ; 2        ; 0            ; 6            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[10] ; 33    ; 2        ; 0            ; 6            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[11] ; 120   ; 7        ; 23           ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[12] ; 73    ; 5        ; 34           ; 2            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; sdram_addr[1]  ; 31    ; 2        ; 0            ; 7            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[2]  ; 30    ; 2        ; 0            ; 8            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[3]  ; 28    ; 2        ; 0            ; 9            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[4]  ; 128   ; 8        ; 16           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[5]  ; 129   ; 8        ; 16           ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[6]  ; 126   ; 7        ; 16           ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[7]  ; 127   ; 7        ; 16           ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[8]  ; 124   ; 7        ; 18           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[9]  ; 125   ; 7        ; 18           ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; vga_blank      ; 77    ; 5        ; 34           ; 4            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; vga_clk        ; 76    ; 5        ; 34           ; 4            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; vga_hs         ; 59    ; 4        ; 23           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; vga_rgb[0]     ; 133   ; 8        ; 13           ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; vga_rgb[10]    ; 87    ; 5        ; 34           ; 10           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; vga_rgb[11]    ; 138   ; 8        ; 7            ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; vga_rgb[12]    ; 86    ; 5        ; 34           ; 9            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; vga_rgb[13]    ; 85    ; 5        ; 34           ; 9            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; vga_rgb[14]    ; 84    ; 5        ; 34           ; 9            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; vga_rgb[15]    ; 83    ; 5        ; 34           ; 9            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; vga_rgb[1]     ; 135   ; 8        ; 11           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; vga_rgb[2]     ; 11    ; 1        ; 0            ; 18           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; vga_rgb[3]     ; 10    ; 1        ; 0            ; 18           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; vga_rgb[4]     ; 7     ; 1        ; 0            ; 21           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; vga_rgb[5]     ; 132   ; 8        ; 13           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; vga_rgb[6]     ; 136   ; 8        ; 9            ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; vga_rgb[7]     ; 100   ; 6        ; 34           ; 17           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; vga_rgb[8]     ; 99    ; 6        ; 34           ; 17           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; vga_rgb[9]     ; 98    ; 6        ; 34           ; 17           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; vga_vs         ; 75    ; 5        ; 34           ; 3            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------+----------------------+-----------------------------------------------------------------+
; Name           ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Output Termination                ; Termination Control Block ; Location assigned by ; Output Enable Source ; Output Enable Group                                             ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------+----------------------+-----------------------------------------------------------------+
; i2c_data       ; 142   ; 8        ; 3            ; 24           ; 21           ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF                 ; I2C_AV_Config:I2C_AV_Config_inst|I2C_Controller:u0|SDO          ;
; sdram_data[0]  ; 58    ; 4        ; 21           ; 0            ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF                 ; video_process:TV_Box|sdram_if:sdram_if_0|sdr_wr_en_d (inverted) ;
; sdram_data[10] ; 110   ; 7        ; 30           ; 24           ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF                 ; video_process:TV_Box|sdram_if:sdram_if_0|sdr_wr_en_d (inverted) ;
; sdram_data[11] ; 106   ; 6        ; 34           ; 20           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF                 ; video_process:TV_Box|sdram_if:sdram_if_0|sdr_wr_en_d (inverted) ;
; sdram_data[12] ; 105   ; 6        ; 34           ; 19           ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF                 ; video_process:TV_Box|sdram_if:sdram_if_0|sdr_wr_en_d (inverted) ;
; sdram_data[13] ; 104   ; 6        ; 34           ; 18           ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF                 ; video_process:TV_Box|sdram_if:sdram_if_0|sdr_wr_en_d (inverted) ;
; sdram_data[14] ; 103   ; 6        ; 34           ; 18           ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF                 ; video_process:TV_Box|sdram_if:sdram_if_0|sdr_wr_en_d (inverted) ;
; sdram_data[15] ; 101   ; 6        ; 34           ; 18           ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF                 ; video_process:TV_Box|sdram_if:sdram_if_0|sdr_wr_en_d (inverted) ;
; sdram_data[1]  ; 55    ; 4        ; 18           ; 0            ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF                 ; video_process:TV_Box|sdram_if:sdram_if_0|sdr_wr_en_d (inverted) ;
; sdram_data[2]  ; 54    ; 4        ; 18           ; 0            ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF                 ; video_process:TV_Box|sdram_if:sdram_if_0|sdr_wr_en_d (inverted) ;
; sdram_data[3]  ; 53    ; 3        ; 16           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF                 ; video_process:TV_Box|sdram_if:sdram_if_0|sdr_wr_en_d (inverted) ;
; sdram_data[4]  ; 52    ; 3        ; 16           ; 0            ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF                 ; video_process:TV_Box|sdram_if:sdram_if_0|sdr_wr_en_d (inverted) ;
; sdram_data[5]  ; 51    ; 3        ; 16           ; 0            ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF                 ; video_process:TV_Box|sdram_if:sdram_if_0|sdr_wr_en_d (inverted) ;
; sdram_data[6]  ; 50    ; 3        ; 13           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF                 ; video_process:TV_Box|sdram_if:sdram_if_0|sdr_wr_en_d (inverted) ;
; sdram_data[7]  ; 49    ; 3        ; 13           ; 0            ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF                 ; video_process:TV_Box|sdram_if:sdram_if_0|sdr_wr_en_d (inverted) ;
; sdram_data[8]  ; 112   ; 7        ; 28           ; 24           ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF                 ; video_process:TV_Box|sdram_if:sdram_if_0|sdr_wr_en_d (inverted) ;
; sdram_data[9]  ; 111   ; 7        ; 30           ; 24           ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF                 ; video_process:TV_Box|sdram_if:sdram_if_0|sdr_wr_en_d (inverted) ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------+----------------------+-----------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                          ;
+----------+-----------------------+------------------------+------------------+---------------------------+
; Location ; Pin Name              ; Reserved As            ; User Signal Name ; Pin Type                  ;
+----------+-----------------------+------------------------+------------------+---------------------------+
; 9        ; nSTATUS               ; -                      ; -                ; Dedicated Programming Pin ;
; 14       ; nCONFIG               ; -                      ; -                ; Dedicated Programming Pin ;
; 21       ; nCE                   ; -                      ; -                ; Dedicated Programming Pin ;
; 86       ; DIFFIO_R7n, DEV_OE    ; Use as regular IO      ; vga_rgb[12]      ; Dual Purpose Pin          ;
; 87       ; DIFFIO_R7p, DEV_CLRn  ; Use as regular IO      ; vga_rgb[10]      ; Dual Purpose Pin          ;
; 92       ; CONF_DONE             ; -                      ; -                ; Dedicated Programming Pin ;
; 94       ; MSEL0                 ; -                      ; -                ; Dedicated Programming Pin ;
; 96       ; MSEL1                 ; -                      ; -                ; Dedicated Programming Pin ;
; 97       ; MSEL2                 ; -                      ; -                ; Dedicated Programming Pin ;
; 97       ; MSEL3                 ; -                      ; -                ; Dedicated Programming Pin ;
; 98       ; DIFFIO_R4n, INIT_DONE ; Use as regular IO      ; vga_rgb[9]       ; Dual Purpose Pin          ;
; 99       ; DIFFIO_R4p, CRC_ERROR ; Use as regular IO      ; vga_rgb[8]       ; Dual Purpose Pin          ;
; 101      ; DIFFIO_R3n, nCEO      ; Use as programming pin ; sdram_data[15]   ; Dual Purpose Pin          ;
; 103      ; DIFFIO_R3p, CLKUSR    ; Use as regular IO      ; sdram_data[14]   ; Dual Purpose Pin          ;
; 132      ; DIFFIO_T10n, DATA2    ; Use as regular IO      ; vga_rgb[5]       ; Dual Purpose Pin          ;
; 133      ; DIFFIO_T10p, DATA3    ; Use as regular IO      ; vga_rgb[0]       ; Dual Purpose Pin          ;
; 138      ; DATA6                 ; Use as regular IO      ; vga_rgb[11]      ; Dual Purpose Pin          ;
+----------+-----------------------+------------------------+------------------+---------------------------+


+-------------------------------------------------------------+
; I/O Bank Usage                                              ;
+----------+-------------------+---------------+--------------+
; I/O Bank ; Usage             ; VCCIO Voltage ; VREF Voltage ;
+----------+-------------------+---------------+--------------+
; 1        ; 4 / 11 ( 36 % )   ; 2.5V          ; --           ;
; 2        ; 6 / 8 ( 75 % )    ; 2.5V          ; --           ;
; 3        ; 11 / 11 ( 100 % ) ; 2.5V          ; --           ;
; 4        ; 12 / 14 ( 86 % )  ; 2.5V          ; --           ;
; 5        ; 10 / 13 ( 77 % )  ; 2.5V          ; --           ;
; 6        ; 9 / 10 ( 90 % )   ; 2.5V          ; --           ;
; 7        ; 11 / 13 ( 85 % )  ; 2.5V          ; --           ;
; 8        ; 9 / 12 ( 75 % )   ; 2.5V          ; --           ;
+----------+-------------------+---------------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                              ;
+----------+------------+----------+---------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                  ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+---------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; 1        ; 0          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 2        ; 1          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 3        ; 2          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 4        ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 5        ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 6        ; 5          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 7        ; 6          ; 1        ; vga_rgb[4]                      ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 8        ; 7          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 9        ; 9          ; 1        ; ^nSTATUS                        ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 10       ; 13         ; 1        ; vga_rgb[3]                      ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 11       ; 14         ; 1        ; vga_rgb[2]                      ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 12       ; 15         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; --       ; On           ;
; 13       ; 16         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 14       ; 17         ; 1        ; ^nCONFIG                        ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 15       ; 18         ; 1        ; #TDI                            ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; 16       ; 19         ; 1        ; #TCK                            ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; 17       ;            ; 1        ; VCCIO1                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 18       ; 20         ; 1        ; #TMS                            ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; 19       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 20       ; 21         ; 1        ; #TDO                            ; output ;              ;         ; --         ;                 ; --       ; --           ;
; 21       ; 22         ; 1        ; ^nCE                            ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 22       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 23       ; 24         ; 1        ; clk                             ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 24       ; 25         ; 2        ; GND+                            ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 25       ; 26         ; 2        ; GND+                            ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 26       ;            ; 2        ; VCCIO2                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 27       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 28       ; 31         ; 2        ; sdram_addr[3]                   ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 29       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 30       ; 34         ; 2        ; sdram_addr[2]                   ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 31       ; 36         ; 2        ; sdram_addr[1]                   ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 32       ; 39         ; 2        ; sdram_addr[0]                   ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 33       ; 40         ; 2        ; sdram_addr[10]                  ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 34       ; 41         ; 2        ; sdr_ba[1]                       ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 35       ;            ; --       ; VCCA1                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 36       ;            ;          ; GNDA1                           ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 37       ;            ;          ; VCCD_PLL1                       ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 38       ; 45         ; 3        ; sdr_ba[0]                       ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 39       ; 46         ; 3        ; sdr_cs[0]                       ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 40       ;            ; 3        ; VCCIO3                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 41       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 42       ; 52         ; 3        ; sdr_ras[0]                      ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 43       ; 53         ; 3        ; sdr_cas[0]                      ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 44       ; 54         ; 3        ; sdr_we[0]                       ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 45       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 46       ; 58         ; 3        ; sdr_dqm[1]                      ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 47       ;            ; 3        ; VCCIO3                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 48       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 49       ; 68         ; 3        ; sdram_data[7]                   ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 50       ; 69         ; 3        ; sdram_data[6]                   ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 51       ; 70         ; 3        ; sdram_data[5]                   ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 52       ; 72         ; 3        ; sdram_data[4]                   ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 53       ; 73         ; 3        ; sdram_data[3]                   ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 54       ; 74         ; 4        ; sdram_data[2]                   ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 55       ; 75         ; 4        ; sdram_data[1]                   ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 56       ;            ; 4        ; VCCIO4                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 57       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 58       ; 80         ; 4        ; sdram_data[0]                   ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 59       ; 83         ; 4        ; vga_hs                          ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 60       ; 84         ; 4        ; bt656_data[0]                   ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 61       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 62       ;            ; 4        ; VCCIO4                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 63       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 64       ; 89         ; 4        ; bt656_data[1]                   ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 65       ; 90         ; 4        ; bt656_data[2]                   ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 66       ; 93         ; 4        ; bt656_data[3]                   ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 67       ; 94         ; 4        ; bt656_data[4]                   ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 68       ; 96         ; 4        ; bt656_data[5]                   ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 69       ; 97         ; 4        ; bt656_data[6]                   ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 70       ; 98         ; 4        ; bt656_data[7]                   ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 71       ; 99         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 72       ; 100        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 73       ; 102        ; 5        ; sdram_addr[12]                  ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 74       ; 103        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 75       ; 104        ; 5        ; vga_vs                          ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 76       ; 106        ; 5        ; vga_clk                         ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 77       ; 107        ; 5        ; vga_blank                       ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 78       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 79       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 80       ; 113        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 81       ;            ; 5        ; VCCIO5                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 82       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 83       ; 117        ; 5        ; vga_rgb[15]                     ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 84       ; 118        ; 5        ; vga_rgb[14]                     ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 85       ; 119        ; 5        ; vga_rgb[13]                     ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 86       ; 120        ; 5        ; vga_rgb[12]                     ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 87       ; 121        ; 5        ; vga_rgb[10]                     ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 88       ; 125        ; 5        ; bt656_clk_27m                   ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 89       ; 126        ; 5        ; GND+                            ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 90       ; 127        ; 6        ; GND+                            ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 91       ; 128        ; 6        ; reset_n                         ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 92       ; 129        ; 6        ; ^CONF_DONE                      ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 93       ;            ; 6        ; VCCIO6                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 94       ; 130        ; 6        ; ^MSEL0                          ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 95       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 96       ; 131        ; 6        ; ^MSEL1                          ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 97       ; 132        ; 6        ; ^MSEL2                          ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 97       ; 133        ; 6        ; ^MSEL3                          ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 98       ; 136        ; 6        ; vga_rgb[9]                      ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 99       ; 137        ; 6        ; vga_rgb[8]                      ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 100      ; 138        ; 6        ; vga_rgb[7]                      ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 101      ; 139        ; 6        ; sdram_data[15]                  ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 102      ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 103      ; 140        ; 6        ; sdram_data[14]                  ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 104      ; 141        ; 6        ; sdram_data[13]                  ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 105      ; 142        ; 6        ; sdram_data[12]                  ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 106      ; 146        ; 6        ; sdram_data[11]                  ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 107      ;            ; --       ; VCCA2                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 108      ;            ;          ; GNDA2                           ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 109      ;            ;          ; VCCD_PLL2                       ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 110      ; 152        ; 7        ; sdram_data[10]                  ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 111      ; 154        ; 7        ; sdram_data[9]                   ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 112      ; 155        ; 7        ; sdram_data[8]                   ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 113      ; 156        ; 7        ; sdr_dqm[0]                      ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 114      ; 157        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 115      ; 158        ; 7        ; sdr_cke[0]                      ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 116      ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 117      ;            ; 7        ; VCCIO7                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 118      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 119      ; 163        ; 7        ; sdr_clk[0]                      ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 120      ; 164        ; 7        ; sdram_addr[11]                  ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 121      ; 165        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 122      ;            ; 7        ; VCCIO7                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 123      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 124      ; 173        ; 7        ; sdram_addr[8]                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 125      ; 174        ; 7        ; sdram_addr[9]                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 126      ; 175        ; 7        ; sdram_addr[6]                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 127      ; 176        ; 7        ; sdram_addr[7]                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 128      ; 177        ; 8        ; sdram_addr[4]                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 129      ; 178        ; 8        ; sdram_addr[5]                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 130      ;            ; 8        ; VCCIO8                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 131      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 132      ; 181        ; 8        ; vga_rgb[5]                      ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 133      ; 182        ; 8        ; vga_rgb[0]                      ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 134      ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 135      ; 185        ; 8        ; vga_rgb[1]                      ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 136      ; 187        ; 8        ; vga_rgb[6]                      ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 137      ; 190        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 138      ; 191        ; 8        ; vga_rgb[11]                     ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 139      ;            ; 8        ; VCCIO8                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 140      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 141      ; 195        ; 8        ; i2c_clk                         ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 142      ; 201        ; 8        ; i2c_data                        ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 143      ; 202        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 144      ; 203        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; EPAD     ;            ;          ; GND                             ;        ;              ;         ; --         ;                 ; --       ; --           ;
+----------+------------+----------+---------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+--------------------------------------------------------------------------------------------------------------------+
; PLL Summary                                                                                                        ;
+-------------------------------+------------------------------------------------------------------------------------+
; Name                          ; pll_27m:pll_xscale_inst|altpll:altpll_component|pll_27m_altpll:auto_generated|pll1 ;
+-------------------------------+------------------------------------------------------------------------------------+
; SDC pin name                  ; pll_xscale_inst|altpll_component|auto_generated|pll1                               ;
; PLL mode                      ; Normal                                                                             ;
; Compensate clock              ; clock0                                                                             ;
; Compensated input/output pins ; --                                                                                 ;
; Switchover type               ; --                                                                                 ;
; Input frequency 0             ; 27.0 MHz                                                                           ;
; Input frequency 1             ; --                                                                                 ;
; Nominal PFD frequency         ; 13.5 MHz                                                                           ;
; Nominal VCO frequency         ; 607.5 MHz                                                                          ;
; VCO post scale K counter      ; 2                                                                                  ;
; VCO frequency control         ; Auto                                                                               ;
; VCO phase shift step          ; 205 ps                                                                             ;
; VCO multiply                  ; --                                                                                 ;
; VCO divide                    ; --                                                                                 ;
; Freq min lock                 ; 13.33 MHz                                                                          ;
; Freq max lock                 ; 28.9 MHz                                                                           ;
; M VCO Tap                     ; 0                                                                                  ;
; M Initial                     ; 1                                                                                  ;
; M value                       ; 45                                                                                 ;
; N value                       ; 2                                                                                  ;
; Charge pump current           ; setting 1                                                                          ;
; Loop filter resistance        ; setting 20                                                                         ;
; Loop filter capacitance       ; setting 0                                                                          ;
; Bandwidth                     ; 450 kHz to 590 kHz                                                                 ;
; Bandwidth type                ; Medium                                                                             ;
; Real time reconfigurable      ; Off                                                                                ;
; Scan chain MIF file           ; --                                                                                 ;
; Preserve PLL counter order    ; Off                                                                                ;
; PLL location                  ; PLL_2                                                                              ;
; Inclk0 signal                 ; bt656_clk_27m                                                                      ;
; Inclk1 signal                 ; --                                                                                 ;
; Inclk0 signal type            ; Dedicated Pin                                                                      ;
; Inclk1 signal type            ; --                                                                                 ;
+-------------------------------+------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage                                                                                                                                                                                                                                                                                                                              ;
+------------------------------------------------------------------------------------------------+--------------+------+-----+------------------+---------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+-------------------------------------------------------------+
; Name                                                                                           ; Output Clock ; Mult ; Div ; Output Frequency ; Phase Shift   ; Phase Shift Step ; Duty Cycle ; Counter ; Counter Value ; High / Low ; Cascade Input ; Initial ; VCO Tap ; SDC Pin Name                                                ;
+------------------------------------------------------------------------------------------------+--------------+------+-----+------------------+---------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+-------------------------------------------------------------+
; pll_27m:pll_xscale_inst|altpll:altpll_component|pll_27m_altpll:auto_generated|wire_pll1_clk[0] ; clock0       ; 3    ; 2   ; 40.5 MHz         ; 0 (0 ps)      ; 3.00 (205 ps)    ; 50/50      ; C0      ; 15            ; 8/7 Odd    ; --            ; 1       ; 0       ; pll_xscale_inst|altpll_component|auto_generated|pll1|clk[0] ;
; pll_27m:pll_xscale_inst|altpll:altpll_component|pll_27m_altpll:auto_generated|wire_pll1_clk[1] ; clock1       ; 9    ; 2   ; 121.5 MHz        ; 0 (0 ps)      ; 9.00 (205 ps)    ; 50/50      ; C1      ; 5             ; 3/2 Odd    ; --            ; 1       ; 0       ; pll_xscale_inst|altpll_component|auto_generated|pll1|clk[1] ;
; pll_27m:pll_xscale_inst|altpll:altpll_component|pll_27m_altpll:auto_generated|wire_pll1_clk[2] ; clock2       ; 9    ; 2   ; 121.5 MHz        ; 144 (3292 ps) ; 9.00 (205 ps)    ; 50/50      ; C2      ; 5             ; 3/2 Odd    ; --            ; 3       ; 0       ; pll_xscale_inst|altpll_component|auto_generated|pll1|clk[2] ;
+------------------------------------------------------------------------------------------------+--------------+------+-----+------------------+---------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+-------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                             ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                                                                 ; Library Name ;
+--------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |action_vip                                            ; 1192 (0)    ; 758 (0)                   ; 0 (0)         ; 24576       ; 3    ; 5            ; 5       ; 0         ; 72   ; 0            ; 434 (0)      ; 213 (0)           ; 545 (0)          ; |action_vip                                                                                                                                                                         ; work         ;
;    |I2C_AV_Config:I2C_AV_Config_inst|                  ; 208 (131)   ; 81 (48)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 127 (83)     ; 4 (2)             ; 77 (46)          ; |action_vip|I2C_AV_Config:I2C_AV_Config_inst                                                                                                                                        ; work         ;
;       |I2C_Controller:u0|                              ; 77 (77)     ; 33 (33)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 44 (44)      ; 2 (2)             ; 31 (31)          ; |action_vip|I2C_AV_Config:I2C_AV_Config_inst|I2C_Controller:u0                                                                                                                      ; work         ;
;    |pll_27m:pll_xscale_inst|                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |action_vip|pll_27m:pll_xscale_inst                                                                                                                                                 ; work         ;
;       |altpll:altpll_component|                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |action_vip|pll_27m:pll_xscale_inst|altpll:altpll_component                                                                                                                         ; work         ;
;          |pll_27m_altpll:auto_generated|               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |action_vip|pll_27m:pll_xscale_inst|altpll:altpll_component|pll_27m_altpll:auto_generated                                                                                           ; work         ;
;    |video_process:TV_Box|                              ; 984 (16)    ; 677 (16)                  ; 0 (0)         ; 24576       ; 3    ; 5            ; 5       ; 0         ; 0    ; 0            ; 307 (0)      ; 209 (3)           ; 468 (14)         ; |action_vip|video_process:TV_Box                                                                                                                                                    ; work         ;
;       |bt656_rx:bt656_rx_inst|                         ; 70 (70)     ; 59 (59)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 42 (42)           ; 17 (17)          ; |action_vip|video_process:TV_Box|bt656_rx:bt656_rx_inst                                                                                                                             ; work         ;
;       |csc:csc_0|                                      ; 120 (120)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 5            ; 5       ; 0         ; 0    ; 0            ; 111 (111)    ; 0 (0)             ; 9 (9)            ; |action_vip|video_process:TV_Box|csc:csc_0                                                                                                                                          ; work         ;
;          |mult6x6:mult1|                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |action_vip|video_process:TV_Box|csc:csc_0|mult6x6:mult1                                                                                                                            ; work         ;
;             |lpm_mult:lpm_mult_component|              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |action_vip|video_process:TV_Box|csc:csc_0|mult6x6:mult1|lpm_mult:lpm_mult_component                                                                                                ; work         ;
;                |mult_kap:auto_generated|               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |action_vip|video_process:TV_Box|csc:csc_0|mult6x6:mult1|lpm_mult:lpm_mult_component|mult_kap:auto_generated                                                                        ; work         ;
;          |mult6x6:mult2|                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |action_vip|video_process:TV_Box|csc:csc_0|mult6x6:mult2                                                                                                                            ; work         ;
;             |lpm_mult:lpm_mult_component|              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |action_vip|video_process:TV_Box|csc:csc_0|mult6x6:mult2|lpm_mult:lpm_mult_component                                                                                                ; work         ;
;                |mult_kap:auto_generated|               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |action_vip|video_process:TV_Box|csc:csc_0|mult6x6:mult2|lpm_mult:lpm_mult_component|mult_kap:auto_generated                                                                        ; work         ;
;          |mult6x6:mult3|                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |action_vip|video_process:TV_Box|csc:csc_0|mult6x6:mult3                                                                                                                            ; work         ;
;             |lpm_mult:lpm_mult_component|              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |action_vip|video_process:TV_Box|csc:csc_0|mult6x6:mult3|lpm_mult:lpm_mult_component                                                                                                ; work         ;
;                |mult_kap:auto_generated|               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |action_vip|video_process:TV_Box|csc:csc_0|mult6x6:mult3|lpm_mult:lpm_mult_component|mult_kap:auto_generated                                                                        ; work         ;
;          |mult6x6:mult4|                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |action_vip|video_process:TV_Box|csc:csc_0|mult6x6:mult4                                                                                                                            ; work         ;
;             |lpm_mult:lpm_mult_component|              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |action_vip|video_process:TV_Box|csc:csc_0|mult6x6:mult4|lpm_mult:lpm_mult_component                                                                                                ; work         ;
;                |mult_kap:auto_generated|               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |action_vip|video_process:TV_Box|csc:csc_0|mult6x6:mult4|lpm_mult:lpm_mult_component|mult_kap:auto_generated                                                                        ; work         ;
;          |mult6x6:mult5|                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |action_vip|video_process:TV_Box|csc:csc_0|mult6x6:mult5                                                                                                                            ; work         ;
;             |lpm_mult:lpm_mult_component|              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |action_vip|video_process:TV_Box|csc:csc_0|mult6x6:mult5|lpm_mult:lpm_mult_component                                                                                                ; work         ;
;                |mult_kap:auto_generated|               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |action_vip|video_process:TV_Box|csc:csc_0|mult6x6:mult5|lpm_mult:lpm_mult_component|mult_kap:auto_generated                                                                        ; work         ;
;       |fifo_display_1024x16:fifo_display_1024x16_inst| ; 153 (0)     ; 127 (0)                   ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 25 (0)       ; 61 (0)            ; 67 (0)           ; |action_vip|video_process:TV_Box|fifo_display_1024x16:fifo_display_1024x16_inst                                                                                                     ; work         ;
;          |dcfifo:dcfifo_component|                     ; 153 (0)     ; 127 (0)                   ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 25 (0)       ; 61 (0)            ; 67 (0)           ; |action_vip|video_process:TV_Box|fifo_display_1024x16:fifo_display_1024x16_inst|dcfifo:dcfifo_component                                                                             ; work         ;
;             |dcfifo_p0j1:auto_generated|               ; 153 (47)    ; 127 (33)                  ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 25 (10)      ; 61 (28)           ; 67 (5)           ; |action_vip|video_process:TV_Box|fifo_display_1024x16:fifo_display_1024x16_inst|dcfifo:dcfifo_component|dcfifo_p0j1:auto_generated                                                  ; work         ;
;                |a_gray2bin_7ib:wrptr_g_gray2bin|       ; 9 (9)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 7 (7)            ; |action_vip|video_process:TV_Box|fifo_display_1024x16:fifo_display_1024x16_inst|dcfifo:dcfifo_component|dcfifo_p0j1:auto_generated|a_gray2bin_7ib:wrptr_g_gray2bin                  ; work         ;
;                |a_gray2bin_7ib:ws_dgrp_gray2bin|       ; 10 (10)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (10)          ; |action_vip|video_process:TV_Box|fifo_display_1024x16:fifo_display_1024x16_inst|dcfifo:dcfifo_component|dcfifo_p0j1:auto_generated|a_gray2bin_7ib:ws_dgrp_gray2bin                  ; work         ;
;                |a_graycounter_2lc:wrptr_g1p|           ; 22 (22)     ; 15 (15)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 1 (1)             ; 14 (14)          ; |action_vip|video_process:TV_Box|fifo_display_1024x16:fifo_display_1024x16_inst|dcfifo:dcfifo_component|dcfifo_p0j1:auto_generated|a_graycounter_2lc:wrptr_g1p                      ; work         ;
;                |a_graycounter_677:rdptr_g1p|           ; 23 (23)     ; 15 (15)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 19 (19)          ; |action_vip|video_process:TV_Box|fifo_display_1024x16:fifo_display_1024x16_inst|dcfifo:dcfifo_component|dcfifo_p0j1:auto_generated|a_graycounter_677:rdptr_g1p                      ; work         ;
;                |alt_synch_pipe_sld:rs_dgwp|            ; 22 (0)      ; 22 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 14 (0)            ; 8 (0)            ; |action_vip|video_process:TV_Box|fifo_display_1024x16:fifo_display_1024x16_inst|dcfifo:dcfifo_component|dcfifo_p0j1:auto_generated|alt_synch_pipe_sld:rs_dgwp                       ; work         ;
;                   |dffpipe_re9:dffpipe12|              ; 22 (22)     ; 22 (22)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 14 (14)           ; 8 (8)            ; |action_vip|video_process:TV_Box|fifo_display_1024x16:fifo_display_1024x16_inst|dcfifo:dcfifo_component|dcfifo_p0j1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12 ; work         ;
;                |alt_synch_pipe_tld:ws_dgrp|            ; 22 (0)      ; 22 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 17 (0)            ; 5 (0)            ; |action_vip|video_process:TV_Box|fifo_display_1024x16:fifo_display_1024x16_inst|dcfifo:dcfifo_component|dcfifo_p0j1:auto_generated|alt_synch_pipe_tld:ws_dgrp                       ; work         ;
;                   |dffpipe_te9:dffpipe16|              ; 22 (22)     ; 22 (22)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 17 (17)           ; 5 (5)            ; |action_vip|video_process:TV_Box|fifo_display_1024x16:fifo_display_1024x16_inst|dcfifo:dcfifo_component|dcfifo_p0j1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16 ; work         ;
;                |altsyncram_em31:fifo_ram|              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |action_vip|video_process:TV_Box|fifo_display_1024x16:fifo_display_1024x16_inst|dcfifo:dcfifo_component|dcfifo_p0j1:auto_generated|altsyncram_em31:fifo_ram                         ; work         ;
;                |cmpr_o76:rdempty_eq_comp|              ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 6 (6)            ; |action_vip|video_process:TV_Box|fifo_display_1024x16:fifo_display_1024x16_inst|dcfifo:dcfifo_component|dcfifo_p0j1:auto_generated|cmpr_o76:rdempty_eq_comp                         ; work         ;
;                |cmpr_o76:wrfull_eq_comp|               ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 6 (6)            ; |action_vip|video_process:TV_Box|fifo_display_1024x16:fifo_display_1024x16_inst|dcfifo:dcfifo_component|dcfifo_p0j1:auto_generated|cmpr_o76:wrfull_eq_comp                          ; work         ;
;                |dffpipe_se9:ws_brp|                    ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (10)          ; |action_vip|video_process:TV_Box|fifo_display_1024x16:fifo_display_1024x16_inst|dcfifo:dcfifo_component|dcfifo_p0j1:auto_generated|dffpipe_se9:ws_brp                               ; work         ;
;                |dffpipe_se9:ws_bwp|                    ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 9 (9)            ; |action_vip|video_process:TV_Box|fifo_display_1024x16:fifo_display_1024x16_inst|dcfifo:dcfifo_component|dcfifo_p0j1:auto_generated|dffpipe_se9:ws_bwp                               ; work         ;
;       |fifo_wrbuffer_512x16:fifo_wrbuffer_512x16_inst| ; 143 (0)     ; 116 (0)                   ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 27 (0)       ; 50 (0)            ; 66 (0)           ; |action_vip|video_process:TV_Box|fifo_wrbuffer_512x16:fifo_wrbuffer_512x16_inst                                                                                                     ; work         ;
;          |dcfifo:dcfifo_component|                     ; 143 (0)     ; 116 (0)                   ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 27 (0)       ; 50 (0)            ; 66 (0)           ; |action_vip|video_process:TV_Box|fifo_wrbuffer_512x16:fifo_wrbuffer_512x16_inst|dcfifo:dcfifo_component                                                                             ; work         ;
;             |dcfifo_7si1:auto_generated|               ; 143 (47)    ; 116 (30)                  ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 27 (11)      ; 50 (17)           ; 66 (11)          ; |action_vip|video_process:TV_Box|fifo_wrbuffer_512x16:fifo_wrbuffer_512x16_inst|dcfifo:dcfifo_component|dcfifo_7si1:auto_generated                                                  ; work         ;
;                |a_gray2bin_6ib:rdptr_g_gray2bin|       ; 9 (9)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (9)            ; |action_vip|video_process:TV_Box|fifo_wrbuffer_512x16:fifo_wrbuffer_512x16_inst|dcfifo:dcfifo_component|dcfifo_7si1:auto_generated|a_gray2bin_6ib:rdptr_g_gray2bin                  ; work         ;
;                |a_gray2bin_6ib:rs_dgwp_gray2bin|       ; 9 (9)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 8 (8)            ; |action_vip|video_process:TV_Box|fifo_wrbuffer_512x16:fifo_wrbuffer_512x16_inst|dcfifo:dcfifo_component|dcfifo_7si1:auto_generated|a_gray2bin_6ib:rs_dgwp_gray2bin                  ; work         ;
;                |a_graycounter_1lc:wrptr_g1p|           ; 23 (23)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 1 (1)             ; 16 (16)          ; |action_vip|video_process:TV_Box|fifo_wrbuffer_512x16:fifo_wrbuffer_512x16_inst|dcfifo:dcfifo_component|dcfifo_7si1:auto_generated|a_graycounter_1lc:wrptr_g1p                      ; work         ;
;                |a_graycounter_577:rdptr_g1p|           ; 19 (19)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 14 (14)          ; |action_vip|video_process:TV_Box|fifo_wrbuffer_512x16:fifo_wrbuffer_512x16_inst|dcfifo:dcfifo_component|dcfifo_7si1:auto_generated|a_graycounter_577:rdptr_g1p                      ; work         ;
;                |alt_synch_pipe_qld:rs_dgwp|            ; 20 (0)      ; 20 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 18 (0)            ; 2 (0)            ; |action_vip|video_process:TV_Box|fifo_wrbuffer_512x16:fifo_wrbuffer_512x16_inst|dcfifo:dcfifo_component|dcfifo_7si1:auto_generated|alt_synch_pipe_qld:rs_dgwp                       ; work         ;
;                   |dffpipe_pe9:dffpipe13|              ; 20 (20)     ; 20 (20)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 18 (18)           ; 2 (2)            ; |action_vip|video_process:TV_Box|fifo_wrbuffer_512x16:fifo_wrbuffer_512x16_inst|dcfifo:dcfifo_component|dcfifo_7si1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13 ; work         ;
;                |alt_synch_pipe_rld:ws_dgrp|            ; 20 (0)      ; 20 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 13 (0)            ; 7 (0)            ; |action_vip|video_process:TV_Box|fifo_wrbuffer_512x16:fifo_wrbuffer_512x16_inst|dcfifo:dcfifo_component|dcfifo_7si1:auto_generated|alt_synch_pipe_rld:ws_dgrp                       ; work         ;
;                   |dffpipe_qe9:dffpipe16|              ; 20 (20)     ; 20 (20)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 13 (13)           ; 7 (7)            ; |action_vip|video_process:TV_Box|fifo_wrbuffer_512x16:fifo_wrbuffer_512x16_inst|dcfifo:dcfifo_component|dcfifo_7si1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16 ; work         ;
;                |altsyncram_uj31:fifo_ram|              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |action_vip|video_process:TV_Box|fifo_wrbuffer_512x16:fifo_wrbuffer_512x16_inst|dcfifo:dcfifo_component|dcfifo_7si1:auto_generated|altsyncram_uj31:fifo_ram                         ; work         ;
;                |cmpr_n76:rdempty_eq_comp|              ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 4 (4)            ; |action_vip|video_process:TV_Box|fifo_wrbuffer_512x16:fifo_wrbuffer_512x16_inst|dcfifo:dcfifo_component|dcfifo_7si1:auto_generated|cmpr_n76:rdempty_eq_comp                         ; work         ;
;                |cmpr_n76:wrfull_eq_comp|               ; 6 (6)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 5 (5)            ; |action_vip|video_process:TV_Box|fifo_wrbuffer_512x16:fifo_wrbuffer_512x16_inst|dcfifo:dcfifo_component|dcfifo_7si1:auto_generated|cmpr_n76:wrfull_eq_comp                          ; work         ;
;                |dffpipe_oe9:rs_brp|                    ; 9 (9)       ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 8 (8)            ; |action_vip|video_process:TV_Box|fifo_wrbuffer_512x16:fifo_wrbuffer_512x16_inst|dcfifo:dcfifo_component|dcfifo_7si1:auto_generated|dffpipe_oe9:rs_brp                               ; work         ;
;                |dffpipe_oe9:rs_bwp|                    ; 9 (9)       ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (9)            ; |action_vip|video_process:TV_Box|fifo_wrbuffer_512x16:fifo_wrbuffer_512x16_inst|dcfifo:dcfifo_component|dcfifo_7si1:auto_generated|dffpipe_oe9:rs_bwp                               ; work         ;
;       |rd_sdram:rd_sdram_inst|                         ; 99 (99)     ; 75 (75)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 24 (24)      ; 0 (0)             ; 75 (75)          ; |action_vip|video_process:TV_Box|rd_sdram:rd_sdram_inst                                                                                                                             ; work         ;
;       |sdram_if:sdram_if_0|                            ; 235 (235)   ; 189 (189)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 46 (46)      ; 53 (53)           ; 136 (136)        ; |action_vip|video_process:TV_Box|sdram_if:sdram_if_0                                                                                                                                ; work         ;
;       |vga:vga_inst|                                   ; 59 (59)     ; 29 (29)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 30 (30)      ; 0 (0)             ; 29 (29)          ; |action_vip|video_process:TV_Box|vga:vga_inst                                                                                                                                       ; work         ;
;       |wr_sdram:wr_sdram_inst|                         ; 101 (101)   ; 66 (66)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 33 (33)      ; 0 (0)             ; 68 (68)          ; |action_vip|video_process:TV_Box|wr_sdram:wr_sdram_inst                                                                                                                             ; work         ;
+--------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                            ;
+----------------+----------+---------------+---------------+-----------------------+-----+------+
; Name           ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+----------------+----------+---------------+---------------+-----------------------+-----+------+
; sdram_addr[0]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[1]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[2]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[3]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[4]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[5]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[6]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[7]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[8]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[9]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[10] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[11] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[12] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdr_ba[0]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdr_ba[1]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdr_cas[0]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdr_cke[0]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdr_cs[0]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdr_dqm[0]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdr_dqm[1]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdr_ras[0]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdr_we[0]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdr_clk[0]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; vga_clk        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; vga_blank      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; vga_hs         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; vga_vs         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; vga_rgb[0]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; vga_rgb[1]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; vga_rgb[2]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; vga_rgb[3]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; vga_rgb[4]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; vga_rgb[5]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; vga_rgb[6]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; vga_rgb[7]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; vga_rgb[8]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; vga_rgb[9]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; vga_rgb[10]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; vga_rgb[11]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; vga_rgb[12]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; vga_rgb[13]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; vga_rgb[14]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; vga_rgb[15]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; i2c_clk        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_data[0]  ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; sdram_data[1]  ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; sdram_data[2]  ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; sdram_data[3]  ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; sdram_data[4]  ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; sdram_data[5]  ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; sdram_data[6]  ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; sdram_data[7]  ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; sdram_data[8]  ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; sdram_data[9]  ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; sdram_data[10] ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; sdram_data[11] ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; sdram_data[12] ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; sdram_data[13] ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; sdram_data[14] ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; sdram_data[15] ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; i2c_data       ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; reset_n        ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; bt656_clk_27m  ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; clk            ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; bt656_data[5]  ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; bt656_data[0]  ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; bt656_data[1]  ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; bt656_data[2]  ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; bt656_data[6]  ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; bt656_data[3]  ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; bt656_data[4]  ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; bt656_data[7]  ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
+----------------+----------+---------------+---------------+-----------------------+-----+------+


+---------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                    ;
+---------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                 ; Pad To Core Index ; Setting ;
+---------------------------------------------------------------------+-------------------+---------+
; sdram_data[0]                                                       ;                   ;         ;
;      - video_process:TV_Box|sdram_if:sdram_if_0|rd_data[0]~feeder   ; 0                 ; 6       ;
; sdram_data[1]                                                       ;                   ;         ;
;      - video_process:TV_Box|sdram_if:sdram_if_0|rd_data[1]~feeder   ; 1                 ; 6       ;
; sdram_data[2]                                                       ;                   ;         ;
;      - video_process:TV_Box|sdram_if:sdram_if_0|rd_data[2]~feeder   ; 0                 ; 6       ;
; sdram_data[3]                                                       ;                   ;         ;
;      - video_process:TV_Box|sdram_if:sdram_if_0|rd_data[3]~feeder   ; 0                 ; 6       ;
; sdram_data[4]                                                       ;                   ;         ;
;      - video_process:TV_Box|sdram_if:sdram_if_0|rd_data[4]~feeder   ; 0                 ; 6       ;
; sdram_data[5]                                                       ;                   ;         ;
;      - video_process:TV_Box|sdram_if:sdram_if_0|rd_data[5]~feeder   ; 0                 ; 6       ;
; sdram_data[6]                                                       ;                   ;         ;
;      - video_process:TV_Box|sdram_if:sdram_if_0|rd_data[6]          ; 0                 ; 6       ;
; sdram_data[7]                                                       ;                   ;         ;
;      - video_process:TV_Box|sdram_if:sdram_if_0|rd_data[7]          ; 0                 ; 6       ;
; sdram_data[8]                                                       ;                   ;         ;
;      - video_process:TV_Box|sdram_if:sdram_if_0|rd_data[8]          ; 1                 ; 6       ;
; sdram_data[9]                                                       ;                   ;         ;
;      - video_process:TV_Box|sdram_if:sdram_if_0|rd_data[9]~feeder   ; 0                 ; 6       ;
; sdram_data[10]                                                      ;                   ;         ;
;      - video_process:TV_Box|sdram_if:sdram_if_0|rd_data[10]         ; 1                 ; 6       ;
; sdram_data[11]                                                      ;                   ;         ;
;      - video_process:TV_Box|sdram_if:sdram_if_0|rd_data[11]~feeder  ; 0                 ; 6       ;
; sdram_data[12]                                                      ;                   ;         ;
;      - video_process:TV_Box|sdram_if:sdram_if_0|rd_data[12]~feeder  ; 0                 ; 6       ;
; sdram_data[13]                                                      ;                   ;         ;
;      - video_process:TV_Box|sdram_if:sdram_if_0|rd_data[13]         ; 0                 ; 6       ;
; sdram_data[14]                                                      ;                   ;         ;
;      - video_process:TV_Box|sdram_if:sdram_if_0|rd_data[14]~feeder  ; 1                 ; 6       ;
; sdram_data[15]                                                      ;                   ;         ;
;      - video_process:TV_Box|sdram_if:sdram_if_0|rd_data[15]~feeder  ; 0                 ; 6       ;
; i2c_data                                                            ;                   ;         ;
;      - I2C_AV_Config:I2C_AV_Config_inst|I2C_Controller:u0|ACK1~0    ; 0                 ; 6       ;
;      - I2C_AV_Config:I2C_AV_Config_inst|I2C_Controller:u0|ACK3~0    ; 0                 ; 6       ;
; reset_n                                                             ;                   ;         ;
; bt656_clk_27m                                                       ;                   ;         ;
; clk                                                                 ;                   ;         ;
; bt656_data[5]                                                       ;                   ;         ;
;      - video_process:TV_Box|bt656_rx:bt656_rx_inst|v                ; 0                 ; 6       ;
;      - video_process:TV_Box|bt656_rx:bt656_rx_inst|Equal1~1         ; 0                 ; 6       ;
;      - video_process:TV_Box|bt656_rx:bt656_rx_inst|cb_reg[5]        ; 0                 ; 6       ;
;      - video_process:TV_Box|bt656_rx:bt656_rx_inst|time_ref~15      ; 0                 ; 6       ;
;      - video_process:TV_Box|bt656_rx:bt656_rx_inst|cr_reg[5]        ; 0                 ; 6       ;
;      - video_process:TV_Box|bt656_rx:bt656_rx_inst|y_reg[5]~feeder  ; 0                 ; 6       ;
; bt656_data[0]                                                       ;                   ;         ;
;      - video_process:TV_Box|bt656_rx:bt656_rx_inst|Equal1~0         ; 0                 ; 6       ;
;      - video_process:TV_Box|bt656_rx:bt656_rx_inst|cb_reg[0]        ; 0                 ; 6       ;
;      - video_process:TV_Box|bt656_rx:bt656_rx_inst|time_ref~14      ; 0                 ; 6       ;
;      - video_process:TV_Box|bt656_rx:bt656_rx_inst|cr_reg[0]        ; 0                 ; 6       ;
;      - video_process:TV_Box|bt656_rx:bt656_rx_inst|y_reg[0]~feeder  ; 0                 ; 6       ;
; bt656_data[1]                                                       ;                   ;         ;
;      - video_process:TV_Box|bt656_rx:bt656_rx_inst|Equal1~0         ; 1                 ; 6       ;
;      - video_process:TV_Box|bt656_rx:bt656_rx_inst|cb_reg[1]        ; 1                 ; 6       ;
;      - video_process:TV_Box|bt656_rx:bt656_rx_inst|time_ref~14      ; 1                 ; 6       ;
;      - video_process:TV_Box|bt656_rx:bt656_rx_inst|cr_reg[1]        ; 1                 ; 6       ;
;      - video_process:TV_Box|bt656_rx:bt656_rx_inst|y_reg[1]~feeder  ; 1                 ; 6       ;
; bt656_data[2]                                                       ;                   ;         ;
;      - video_process:TV_Box|bt656_rx:bt656_rx_inst|Equal1~0         ; 1                 ; 6       ;
;      - video_process:TV_Box|bt656_rx:bt656_rx_inst|cb_reg[2]        ; 1                 ; 6       ;
;      - video_process:TV_Box|bt656_rx:bt656_rx_inst|time_ref~14      ; 1                 ; 6       ;
;      - video_process:TV_Box|bt656_rx:bt656_rx_inst|cr_reg[2]        ; 1                 ; 6       ;
;      - video_process:TV_Box|bt656_rx:bt656_rx_inst|y_reg[2]~feeder  ; 1                 ; 6       ;
; bt656_data[6]                                                       ;                   ;         ;
;      - video_process:TV_Box|bt656_rx:bt656_rx_inst|Equal1~0         ; 0                 ; 6       ;
;      - video_process:TV_Box|bt656_rx:bt656_rx_inst|field            ; 0                 ; 6       ;
;      - video_process:TV_Box|bt656_rx:bt656_rx_inst|time_ref~14      ; 0                 ; 6       ;
;      - video_process:TV_Box|bt656_rx:bt656_rx_inst|cr_reg[6]        ; 0                 ; 6       ;
;      - video_process:TV_Box|bt656_rx:bt656_rx_inst|cb_reg[6]~feeder ; 0                 ; 6       ;
;      - video_process:TV_Box|bt656_rx:bt656_rx_inst|y_reg[6]~feeder  ; 0                 ; 6       ;
; bt656_data[3]                                                       ;                   ;         ;
;      - video_process:TV_Box|bt656_rx:bt656_rx_inst|Equal1~1         ; 0                 ; 6       ;
;      - video_process:TV_Box|bt656_rx:bt656_rx_inst|time_ref~15      ; 0                 ; 6       ;
;      - video_process:TV_Box|bt656_rx:bt656_rx_inst|cr_reg[3]        ; 0                 ; 6       ;
;      - video_process:TV_Box|bt656_rx:bt656_rx_inst|cb_reg[3]~feeder ; 0                 ; 6       ;
;      - video_process:TV_Box|bt656_rx:bt656_rx_inst|y_reg[3]~feeder  ; 0                 ; 6       ;
; bt656_data[4]                                                       ;                   ;         ;
;      - video_process:TV_Box|bt656_rx:bt656_rx_inst|Equal1~1         ; 0                 ; 6       ;
;      - video_process:TV_Box|bt656_rx:bt656_rx_inst|time_ref~15      ; 0                 ; 6       ;
;      - video_process:TV_Box|bt656_rx:bt656_rx_inst|cr_reg[4]        ; 0                 ; 6       ;
;      - video_process:TV_Box|bt656_rx:bt656_rx_inst|h~feeder         ; 0                 ; 6       ;
;      - video_process:TV_Box|bt656_rx:bt656_rx_inst|cb_reg[4]~feeder ; 0                 ; 6       ;
;      - video_process:TV_Box|bt656_rx:bt656_rx_inst|y_reg[4]~feeder  ; 0                 ; 6       ;
; bt656_data[7]                                                       ;                   ;         ;
;      - video_process:TV_Box|bt656_rx:bt656_rx_inst|Selector2~0      ; 0                 ; 6       ;
;      - video_process:TV_Box|bt656_rx:bt656_rx_inst|Selector1~0      ; 0                 ; 6       ;
;      - video_process:TV_Box|bt656_rx:bt656_rx_inst|time_ref~15      ; 0                 ; 6       ;
;      - video_process:TV_Box|bt656_rx:bt656_rx_inst|y_reg[7]         ; 0                 ; 6       ;
;      - video_process:TV_Box|bt656_rx:bt656_rx_inst|cr_reg[7]        ; 0                 ; 6       ;
;      - video_process:TV_Box|bt656_rx:bt656_rx_inst|sav~1            ; 0                 ; 6       ;
;      - video_process:TV_Box|bt656_rx:bt656_rx_inst|cb_reg[7]~feeder ; 0                 ; 6       ;
+---------------------------------------------------------------------+-------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                 ;
+--------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                 ; Location           ; Fan-Out ; Usage                      ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+--------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; I2C_AV_Config:I2C_AV_Config_inst|I2C_Controller:u0|SD[19]~2                                                                          ; LCCOMB_X6_Y20_N6   ; 19      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; I2C_AV_Config:I2C_AV_Config_inst|I2C_Controller:u0|SD_COUNTER[5]~16                                                                  ; LCCOMB_X5_Y20_N16  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; I2C_AV_Config:I2C_AV_Config_inst|LUT_INDEX[5]                                                                                        ; FF_X10_Y19_N15     ; 34      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; I2C_AV_Config:I2C_AV_Config_inst|LUT_INDEX[7]~1                                                                                      ; LCCOMB_X10_Y19_N2  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; I2C_AV_Config:I2C_AV_Config_inst|LessThan0~4                                                                                         ; LCCOMB_X4_Y11_N10  ; 17      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; I2C_AV_Config:I2C_AV_Config_inst|LessThan1~0                                                                                         ; LCCOMB_X6_Y19_N4   ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; I2C_AV_Config:I2C_AV_Config_inst|mI2C_CTRL_CLK                                                                                       ; FF_X4_Y11_N25      ; 64      ; Clock                      ; yes    ; Global Clock         ; GCLK3            ; --                        ;
; I2C_AV_Config:I2C_AV_Config_inst|mI2C_DATA[19]~1                                                                                     ; LCCOMB_X10_Y19_N30 ; 19      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; I2C_AV_Config:I2C_AV_Config_inst|mI2C_GO                                                                                             ; FF_X6_Y19_N3       ; 10      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; bt656_clk_27m                                                                                                                        ; PIN_88             ; 2       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; bt656_clk_27m                                                                                                                        ; PIN_88             ; 59      ; Clock                      ; yes    ; Global Clock         ; GCLK5            ; --                        ;
; clk                                                                                                                                  ; PIN_23             ; 17      ; Clock                      ; yes    ; Global Clock         ; GCLK2            ; --                        ;
; pll_27m:pll_xscale_inst|altpll:altpll_component|pll_27m_altpll:auto_generated|wire_pll1_clk[0]                                       ; PLL_2              ; 80      ; Clock                      ; yes    ; Global Clock         ; GCLK8            ; --                        ;
; pll_27m:pll_xscale_inst|altpll:altpll_component|pll_27m_altpll:auto_generated|wire_pll1_clk[1]                                       ; PLL_2              ; 479     ; Clock                      ; yes    ; Global Clock         ; GCLK6            ; --                        ;
; reset_n                                                                                                                              ; PIN_91             ; 491     ; Async. clear               ; yes    ; Global Clock         ; GCLK9            ; --                        ;
; video_process:TV_Box|always1~0                                                                                                       ; LCCOMB_X25_Y12_N6  ; 11      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; video_process:TV_Box|bt656_rx:bt656_rx_inst|Equal2~0                                                                                 ; LCCOMB_X22_Y11_N0  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; video_process:TV_Box|bt656_rx:bt656_rx_inst|Equal3~0                                                                                 ; LCCOMB_X22_Y11_N2  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; video_process:TV_Box|bt656_rx:bt656_rx_inst|always10~0                                                                               ; LCCOMB_X25_Y12_N14 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; video_process:TV_Box|bt656_rx:bt656_rx_inst|always11~0                                                                               ; LCCOMB_X25_Y12_N2  ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; video_process:TV_Box|bt656_rx:bt656_rx_inst|input_phase[0]                                                                           ; FF_X25_Y12_N1      ; 15      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; video_process:TV_Box|bt656_rx:bt656_rx_inst|lcc2                                                                                     ; FF_X1_Y11_N15      ; 71      ; Clock                      ; yes    ; Global Clock         ; GCLK1            ; --                        ;
; video_process:TV_Box|bt656_rx:bt656_rx_inst|time_ref.ff0000                                                                          ; FF_X25_Y12_N5      ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; video_process:TV_Box|bt656_vs_neg                                                                                                    ; FF_X1_Y11_N7       ; 117     ; Async. clear               ; yes    ; Global Clock         ; GCLK0            ; --                        ;
; video_process:TV_Box|bt656_vs_neg                                                                                                    ; FF_X1_Y11_N7       ; 40      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; video_process:TV_Box|fifo_display_1024x16:fifo_display_1024x16_inst|dcfifo:dcfifo_component|dcfifo_p0j1:auto_generated|valid_rdreq~0 ; LCCOMB_X14_Y15_N0  ; 21      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; video_process:TV_Box|fifo_display_1024x16:fifo_display_1024x16_inst|dcfifo:dcfifo_component|dcfifo_p0j1:auto_generated|valid_wrreq~0 ; LCCOMB_X14_Y14_N8  ; 21      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; video_process:TV_Box|fifo_wrbuffer_512x16:fifo_wrbuffer_512x16_inst|dcfifo:dcfifo_component|dcfifo_7si1:auto_generated|valid_rdreq~0 ; LCCOMB_X28_Y8_N16  ; 19      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; video_process:TV_Box|fifo_wrbuffer_512x16:fifo_wrbuffer_512x16_inst|dcfifo:dcfifo_component|dcfifo_7si1:auto_generated|valid_wrreq~6 ; LCCOMB_X26_Y9_N30  ; 19      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; video_process:TV_Box|rd_sdram:rd_sdram_inst|curr_state~19                                                                            ; LCCOMB_X14_Y12_N28 ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; video_process:TV_Box|rd_sdram:rd_sdram_inst|pixel_cnt[5]~20                                                                          ; LCCOMB_X16_Y11_N18 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; video_process:TV_Box|rd_sdram:rd_sdram_inst|rd_addr_base[8]~1                                                                        ; LCCOMB_X18_Y12_N10 ; 22      ; Clock enable, Sync. clear  ; no     ; --                   ; --               ; --                        ;
; video_process:TV_Box|rd_sdram:rd_sdram_inst|rd_data_length~2                                                                         ; LCCOMB_X16_Y11_N4  ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; video_process:TV_Box|rd_sdram:rd_sdram_inst|rd_row_addr[1]~16                                                                        ; LCCOMB_X16_Y11_N14 ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; video_process:TV_Box|rd_sdram:rd_sdram_inst|vs_pos                                                                                   ; FF_X17_Y13_N29     ; 72      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; video_process:TV_Box|rd_sdram:rd_sdram_inst|vs_pos                                                                                   ; FF_X17_Y13_N29     ; 129     ; Async. clear               ; yes    ; Global Clock         ; GCLK4            ; --                        ;
; video_process:TV_Box|rd_sdram:rd_sdram_inst|yscale_factor[5]~19                                                                      ; LCCOMB_X14_Y12_N6  ; 27      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; video_process:TV_Box|sdram_if:sdram_if_0|auto_count[11]~30                                                                           ; LCCOMB_X21_Y15_N16 ; 12      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; video_process:TV_Box|sdram_if:sdram_if_0|auto_count[11]~31                                                                           ; LCCOMB_X21_Y15_N6  ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; video_process:TV_Box|sdram_if:sdram_if_0|init_cnt[15]                                                                                ; FF_X21_Y16_N13     ; 19      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; video_process:TV_Box|sdram_if:sdram_if_0|rd_bst_len_cnt[7]~11                                                                        ; LCCOMB_X21_Y14_N30 ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; video_process:TV_Box|sdram_if:sdram_if_0|rd_cnt_is_LEN~3                                                                             ; LCCOMB_X21_Y14_N28 ; 12      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; video_process:TV_Box|sdram_if:sdram_if_0|sdr_col_addr[4]~10                                                                          ; LCCOMB_X23_Y14_N18 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; video_process:TV_Box|sdram_if:sdram_if_0|sdr_row_addr[9]~1                                                                           ; LCCOMB_X21_Y12_N30 ; 23      ; Clock enable, Sync. clear  ; no     ; --                   ; --               ; --                        ;
; video_process:TV_Box|sdram_if:sdram_if_0|sdr_state.S_RD_ACT                                                                          ; FF_X22_Y17_N19     ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; video_process:TV_Box|sdram_if:sdram_if_0|sdr_state.S_WR_ACT                                                                          ; FF_X22_Y17_N1      ; 27      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; video_process:TV_Box|sdram_if:sdram_if_0|sdr_wr_en_d                                                                                 ; FF_X21_Y12_N25     ; 16      ; Output enable              ; no     ; --                   ; --               ; --                        ;
; video_process:TV_Box|sdram_if:sdram_if_0|wr_bst_len_cnt[4]~13                                                                        ; LCCOMB_X22_Y16_N30 ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; video_process:TV_Box|sdram_if:sdram_if_0|wr_cnt_is_LEN                                                                               ; LCCOMB_X22_Y16_N20 ; 13      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; video_process:TV_Box|wr_sdram:wr_sdram_inst|burst_address[21]~2                                                                      ; LCCOMB_X24_Y12_N12 ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; video_process:TV_Box|wr_sdram:wr_sdram_inst|burst_length[5]~2                                                                        ; LCCOMB_X23_Y13_N28 ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; video_process:TV_Box|wr_sdram:wr_sdram_inst|line_burst_cnt[0]~0                                                                      ; LCCOMB_X23_Y13_N24 ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; video_process:TV_Box|wr_sdram:wr_sdram_inst|line_burst_cnt[2]~2                                                                      ; LCCOMB_X23_Y13_N22 ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; video_process:TV_Box|wr_sdram:wr_sdram_inst|xscale_factor[9]~0                                                                       ; LCCOMB_X29_Y7_N0   ; 18      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
+--------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                            ;
+------------------------------------------------------------------------------------------------+----------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                                                                                           ; Location       ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+------------------------------------------------------------------------------------------------+----------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; I2C_AV_Config:I2C_AV_Config_inst|mI2C_CTRL_CLK                                                 ; FF_X4_Y11_N25  ; 64      ; 12                                   ; Global Clock         ; GCLK3            ; --                        ;
; bt656_clk_27m                                                                                  ; PIN_88         ; 59      ; 10                                   ; Global Clock         ; GCLK5            ; --                        ;
; clk                                                                                            ; PIN_23         ; 17      ; 0                                    ; Global Clock         ; GCLK2            ; --                        ;
; pll_27m:pll_xscale_inst|altpll:altpll_component|pll_27m_altpll:auto_generated|wire_pll1_clk[0] ; PLL_2          ; 80      ; 20                                   ; Global Clock         ; GCLK8            ; --                        ;
; pll_27m:pll_xscale_inst|altpll:altpll_component|pll_27m_altpll:auto_generated|wire_pll1_clk[1] ; PLL_2          ; 479     ; 0                                    ; Global Clock         ; GCLK6            ; --                        ;
; pll_27m:pll_xscale_inst|altpll:altpll_component|pll_27m_altpll:auto_generated|wire_pll1_clk[2] ; PLL_2          ; 1       ; 0                                    ; Global Clock         ; GCLK7            ; --                        ;
; reset_n                                                                                        ; PIN_91         ; 491     ; 0                                    ; Global Clock         ; GCLK9            ; --                        ;
; video_process:TV_Box|bt656_rx:bt656_rx_inst|lcc2                                               ; FF_X1_Y11_N15  ; 71      ; 0                                    ; Global Clock         ; GCLK1            ; --                        ;
; video_process:TV_Box|bt656_vs_neg                                                              ; FF_X1_Y11_N7   ; 117     ; 0                                    ; Global Clock         ; GCLK0            ; --                        ;
; video_process:TV_Box|rd_sdram:rd_sdram_inst|vs_pos                                             ; FF_X17_Y13_N29 ; 129     ; 0                                    ; Global Clock         ; GCLK4            ; --                        ;
+------------------------------------------------------------------------------------------------+----------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                                                               ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                                                                ; Fan-Out ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; video_process:TV_Box|rd_sdram:rd_sdram_inst|vs_pos                                                                                                                                  ; 71      ;
; I2C_AV_Config:I2C_AV_Config_inst|LUT_INDEX[4]                                                                                                                                       ; 39      ;
; video_process:TV_Box|bt656_vs_neg                                                                                                                                                   ; 39      ;
; I2C_AV_Config:I2C_AV_Config_inst|LUT_INDEX[1]                                                                                                                                       ; 38      ;
; I2C_AV_Config:I2C_AV_Config_inst|LUT_INDEX[3]                                                                                                                                       ; 38      ;
; I2C_AV_Config:I2C_AV_Config_inst|LUT_INDEX[0]                                                                                                                                       ; 37      ;
; I2C_AV_Config:I2C_AV_Config_inst|LUT_INDEX[2]                                                                                                                                       ; 35      ;
; I2C_AV_Config:I2C_AV_Config_inst|LUT_INDEX[5]                                                                                                                                       ; 34      ;
; I2C_AV_Config:I2C_AV_Config_inst|LUT_INDEX[6]                                                                                                                                       ; 34      ;
; video_process:TV_Box|rd_sdram:rd_sdram_inst|yscale_factor[5]~19                                                                                                                     ; 27      ;
; video_process:TV_Box|sdram_if:sdram_if_0|sdr_state.S_WR_ACT                                                                                                                         ; 27      ;
; I2C_AV_Config:I2C_AV_Config_inst|I2C_Controller:u0|SD_COUNTER[2]                                                                                                                    ; 25      ;
; video_process:TV_Box|fifo_display_1024x16:fifo_display_1024x16_inst|dcfifo:dcfifo_component|dcfifo_p0j1:auto_generated|valid_rdreq~0                                                ; 23      ;
; video_process:TV_Box|fifo_display_1024x16:fifo_display_1024x16_inst|dcfifo:dcfifo_component|dcfifo_p0j1:auto_generated|valid_wrreq~0                                                ; 23      ;
; video_process:TV_Box|sdram_if:sdram_if_0|sdr_row_addr[9]~1                                                                                                                          ; 23      ;
; I2C_AV_Config:I2C_AV_Config_inst|I2C_Controller:u0|SD_COUNTER[3]                                                                                                                    ; 23      ;
; I2C_AV_Config:I2C_AV_Config_inst|I2C_Controller:u0|SD_COUNTER[4]                                                                                                                    ; 23      ;
; video_process:TV_Box|rd_sdram:rd_sdram_inst|rd_addr_base[8]~1                                                                                                                       ; 22      ;
; I2C_AV_Config:I2C_AV_Config_inst|I2C_Controller:u0|SD_COUNTER[0]                                                                                                                    ; 22      ;
; video_process:TV_Box|wr_sdram:wr_sdram_inst|hs_end                                                                                                                                  ; 20      ;
; video_process:TV_Box|fifo_wrbuffer_512x16:fifo_wrbuffer_512x16_inst|dcfifo:dcfifo_component|dcfifo_7si1:auto_generated|valid_rdreq~0                                                ; 20      ;
; video_process:TV_Box|fifo_wrbuffer_512x16:fifo_wrbuffer_512x16_inst|dcfifo:dcfifo_component|dcfifo_7si1:auto_generated|valid_wrreq~6                                                ; 20      ;
; I2C_AV_Config:I2C_AV_Config_inst|mI2C_DATA[19]~1                                                                                                                                    ; 19      ;
; I2C_AV_Config:I2C_AV_Config_inst|I2C_Controller:u0|SD[19]~2                                                                                                                         ; 19      ;
; video_process:TV_Box|sdram_if:sdram_if_0|init_cnt[15]                                                                                                                               ; 19      ;
; video_process:TV_Box|wr_sdram:wr_sdram_inst|xscale_factor[9]~0                                                                                                                      ; 18      ;
; video_process:TV_Box|wr_sdram:wr_sdram_inst|wr_req                                                                                                                                  ; 18      ;
; I2C_AV_Config:I2C_AV_Config_inst|LessThan0~4                                                                                                                                        ; 17      ;
; video_process:TV_Box|bt656_rx:bt656_rx_inst|always11~0                                                                                                                              ; 16      ;
; video_process:TV_Box|sdram_if:sdram_if_0|sdr_wr_en_d                                                                                                                                ; 16      ;
; I2C_AV_Config:I2C_AV_Config_inst|I2C_Controller:u0|SD_COUNTER[1]                                                                                                                    ; 16      ;
; video_process:TV_Box|bt656_rx:bt656_rx_inst|input_phase[0]                                                                                                                          ; 15      ;
; video_process:TV_Box|sdram_if:sdram_if_0|sdr_state_d2.S_MRS                                                                                                                         ; 15      ;
; video_process:TV_Box|rd_sdram:rd_sdram_inst|rd_row_addr[1]~16                                                                                                                       ; 14      ;
; video_process:TV_Box|wr_sdram:wr_sdram_inst|line_burst_cnt[0]~0                                                                                                                     ; 14      ;
; video_process:TV_Box|wr_sdram:wr_sdram_inst|burst_address[21]~2                                                                                                                     ; 14      ;
; video_process:TV_Box|wr_sdram:wr_sdram_inst|state_cur.IDLE                                                                                                                          ; 14      ;
; video_process:TV_Box|sdram_if:sdram_if_0|wr_cnt_is_LEN                                                                                                                              ; 13      ;
; video_process:TV_Box|rd_sdram:rd_sdram_inst|Add5~3                                                                                                                                  ; 12      ;
; video_process:TV_Box|sdram_if:sdram_if_0|auto_count[11]~31                                                                                                                          ; 12      ;
; video_process:TV_Box|sdram_if:sdram_if_0|auto_count[11]~30                                                                                                                          ; 12      ;
; video_process:TV_Box|sdram_if:sdram_if_0|rd_cnt_is_LEN~3                                                                                                                            ; 12      ;
; video_process:TV_Box|vga:vga_inst|Equal5~3                                                                                                                                          ; 12      ;
; video_process:TV_Box|always1~0                                                                                                                                                      ; 11      ;
; video_process:TV_Box|vga:vga_inst|line_count[10]~0                                                                                                                                  ; 11      ;
; I2C_AV_Config:I2C_AV_Config_inst|I2C_Controller:u0|SDO                                                                                                                              ; 10      ;
; I2C_AV_Config:I2C_AV_Config_inst|mI2C_GO                                                                                                                                            ; 10      ;
; video_process:TV_Box|sdram_if:sdram_if_0|sdr_state_d2.S_WR_COL                                                                                                                      ; 10      ;
; video_process:TV_Box|wr_sdram:wr_sdram_inst|burst_length[5]~2                                                                                                                       ; 9       ;
; video_process:TV_Box|sdram_if:sdram_if_0|rd_bst_len_cnt[7]~11                                                                                                                       ; 9       ;
; video_process:TV_Box|sdram_if:sdram_if_0|wr_bst_len_cnt[4]~13                                                                                                                       ; 9       ;
; video_process:TV_Box|fifo_display_1024x16:fifo_display_1024x16_inst|dcfifo:dcfifo_component|dcfifo_p0j1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                       ; 9       ;
; video_process:TV_Box|fifo_display_1024x16:fifo_display_1024x16_inst|dcfifo:dcfifo_component|dcfifo_p0j1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                       ; 9       ;
; video_process:TV_Box|sdram_if:sdram_if_0|always20~2                                                                                                                                 ; 9       ;
; I2C_AV_Config:I2C_AV_Config_inst|I2C_Controller:u0|SD_COUNTER[6]                                                                                                                    ; 9       ;
; I2C_AV_Config:I2C_AV_Config_inst|I2C_Controller:u0|SD_COUNTER[7]                                                                                                                    ; 9       ;
; I2C_AV_Config:I2C_AV_Config_inst|I2C_Controller:u0|SD_COUNTER[5]                                                                                                                    ; 9       ;
; video_process:TV_Box|bt656_rx:bt656_rx_inst|Equal3~0                                                                                                                                ; 8       ;
; video_process:TV_Box|bt656_rx:bt656_rx_inst|always10~0                                                                                                                              ; 8       ;
; video_process:TV_Box|bt656_rx:bt656_rx_inst|Equal2~0                                                                                                                                ; 8       ;
; I2C_AV_Config:I2C_AV_Config_inst|LUT_INDEX[7]~1                                                                                                                                     ; 8       ;
; video_process:TV_Box|rd_sdram:rd_sdram_inst|pixel_cnt[5]~20                                                                                                                         ; 8       ;
; video_process:TV_Box|sdram_if:sdram_if_0|sdr_col_addr[4]~10                                                                                                                         ; 8       ;
; video_process:TV_Box|fifo_wrbuffer_512x16:fifo_wrbuffer_512x16_inst|dcfifo:dcfifo_component|dcfifo_7si1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                       ; 8       ;
; I2C_AV_Config:I2C_AV_Config_inst|I2C_Controller:u0|SD_COUNTER[5]~16                                                                                                                 ; 8       ;
; video_process:TV_Box|fifo_display_1024x16:fifo_display_1024x16_inst|dcfifo:dcfifo_component|dcfifo_p0j1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                       ; 8       ;
; video_process:TV_Box|fifo_display_1024x16:fifo_display_1024x16_inst|dcfifo:dcfifo_component|dcfifo_p0j1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                       ; 8       ;
; video_process:TV_Box|vga:vga_inst|pixel_count[0]                                                                                                                                    ; 8       ;
; bt656_data[7]~input                                                                                                                                                                 ; 7       ;
; video_process:TV_Box|fifo_wrbuffer_512x16:fifo_wrbuffer_512x16_inst|dcfifo:dcfifo_component|dcfifo_7si1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                       ; 7       ;
; video_process:TV_Box|fifo_wrbuffer_512x16:fifo_wrbuffer_512x16_inst|dcfifo:dcfifo_component|dcfifo_7si1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                       ; 7       ;
; video_process:TV_Box|fifo_wrbuffer_512x16:fifo_wrbuffer_512x16_inst|dcfifo:dcfifo_component|dcfifo_7si1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                       ; 7       ;
; video_process:TV_Box|fifo_wrbuffer_512x16:fifo_wrbuffer_512x16_inst|dcfifo:dcfifo_component|dcfifo_7si1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                       ; 7       ;
; video_process:TV_Box|fifo_wrbuffer_512x16:fifo_wrbuffer_512x16_inst|dcfifo:dcfifo_component|dcfifo_7si1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                       ; 7       ;
; video_process:TV_Box|fifo_display_1024x16:fifo_display_1024x16_inst|dcfifo:dcfifo_component|dcfifo_p0j1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                       ; 7       ;
; video_process:TV_Box|fifo_display_1024x16:fifo_display_1024x16_inst|dcfifo:dcfifo_component|dcfifo_p0j1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                       ; 7       ;
; video_process:TV_Box|fifo_display_1024x16:fifo_display_1024x16_inst|dcfifo:dcfifo_component|dcfifo_p0j1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                       ; 7       ;
; video_process:TV_Box|fifo_display_1024x16:fifo_display_1024x16_inst|dcfifo:dcfifo_component|dcfifo_p0j1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                       ; 7       ;
; video_process:TV_Box|fifo_display_1024x16:fifo_display_1024x16_inst|dcfifo:dcfifo_component|dcfifo_p0j1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                       ; 7       ;
; video_process:TV_Box|fifo_display_1024x16:fifo_display_1024x16_inst|dcfifo:dcfifo_component|dcfifo_p0j1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                       ; 7       ;
; video_process:TV_Box|fifo_display_1024x16:fifo_display_1024x16_inst|dcfifo:dcfifo_component|dcfifo_p0j1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                       ; 7       ;
; video_process:TV_Box|fifo_display_1024x16:fifo_display_1024x16_inst|dcfifo:dcfifo_component|dcfifo_p0j1:auto_generated|wrptr_g[3]                                                   ; 7       ;
; video_process:TV_Box|fifo_display_1024x16:fifo_display_1024x16_inst|dcfifo:dcfifo_component|dcfifo_p0j1:auto_generated|wrptr_g[6]                                                   ; 7       ;
; video_process:TV_Box|wr_sdram:wr_sdram_inst|state_cur.BURST                                                                                                                         ; 7       ;
; bt656_data[4]~input                                                                                                                                                                 ; 6       ;
; bt656_data[6]~input                                                                                                                                                                 ; 6       ;
; bt656_data[5]~input                                                                                                                                                                 ; 6       ;
; video_process:TV_Box|fifo_wrbuffer_512x16:fifo_wrbuffer_512x16_inst|dcfifo:dcfifo_component|dcfifo_7si1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                       ; 6       ;
; video_process:TV_Box|fifo_wrbuffer_512x16:fifo_wrbuffer_512x16_inst|dcfifo:dcfifo_component|dcfifo_7si1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                       ; 6       ;
; video_process:TV_Box|fifo_wrbuffer_512x16:fifo_wrbuffer_512x16_inst|dcfifo:dcfifo_component|dcfifo_7si1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                       ; 6       ;
; video_process:TV_Box|sdram_if:sdram_if_0|init_ref_cnt[3]                                                                                                                            ; 6       ;
; video_process:TV_Box|fifo_wrbuffer_512x16:fifo_wrbuffer_512x16_inst|dcfifo:dcfifo_component|dcfifo_7si1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                       ; 6       ;
; video_process:TV_Box|fifo_wrbuffer_512x16:fifo_wrbuffer_512x16_inst|dcfifo:dcfifo_component|dcfifo_7si1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                       ; 6       ;
; video_process:TV_Box|fifo_wrbuffer_512x16:fifo_wrbuffer_512x16_inst|dcfifo:dcfifo_component|dcfifo_7si1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                       ; 6       ;
; video_process:TV_Box|fifo_wrbuffer_512x16:fifo_wrbuffer_512x16_inst|dcfifo:dcfifo_component|dcfifo_7si1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                       ; 6       ;
; I2C_AV_Config:I2C_AV_Config_inst|I2C_Controller:u0|END                                                                                                                              ; 6       ;
; video_process:TV_Box|sdram_if:sdram_if_0|sdr_state.S_INIT_REF                                                                                                                       ; 6       ;
; video_process:TV_Box|sdram_if:sdram_if_0|sdr_state.S_IDLE_REF                                                                                                                       ; 6       ;
; video_process:TV_Box|bt656_rx:bt656_rx_inst|time_ref.ff0000                                                                                                                         ; 6       ;
; video_process:TV_Box|fifo_display_1024x16:fifo_display_1024x16_inst|dcfifo:dcfifo_component|dcfifo_p0j1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                       ; 6       ;
; video_process:TV_Box|fifo_display_1024x16:fifo_display_1024x16_inst|dcfifo:dcfifo_component|dcfifo_p0j1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                       ; 6       ;
; video_process:TV_Box|fifo_display_1024x16:fifo_display_1024x16_inst|dcfifo:dcfifo_component|dcfifo_p0j1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                       ; 6       ;
; video_process:TV_Box|sdram_if:sdram_if_0|Equal1~0                                                                                                                                   ; 6       ;
; video_process:TV_Box|rd_sdram:rd_sdram_inst|curr_state.IDLE                                                                                                                         ; 6       ;
; video_process:TV_Box|rd_sdram:rd_sdram_inst|curr_state.RD_BURST                                                                                                                     ; 6       ;
; video_process:TV_Box|sdram_if:sdram_if_0|RD_RQ_i_latch                                                                                                                              ; 6       ;
; video_process:TV_Box|sdram_if:sdram_if_0|WR_RQ_i_latch                                                                                                                              ; 6       ;
; video_process:TV_Box|bt656_rx:bt656_rx_inst|v                                                                                                                                       ; 6       ;
; video_process:TV_Box|fifo_display_1024x16:fifo_display_1024x16_inst|dcfifo:dcfifo_component|dcfifo_p0j1:auto_generated|wrptr_g[2]                                                   ; 6       ;
; video_process:TV_Box|fifo_display_1024x16:fifo_display_1024x16_inst|dcfifo:dcfifo_component|dcfifo_p0j1:auto_generated|wrptr_g[5]                                                   ; 6       ;
; video_process:TV_Box|fifo_display_1024x16:fifo_display_1024x16_inst|dcfifo:dcfifo_component|dcfifo_p0j1:auto_generated|wrptr_g[8]                                                   ; 6       ;
; video_process:TV_Box|sdram_if:sdram_if_0|sdr_state.S_RD_ACT                                                                                                                         ; 6       ;
; video_process:TV_Box|sdram_if:sdram_if_0|sdr_state_d2.S_RD_COL                                                                                                                      ; 6       ;
; video_process:TV_Box|csc:csc_0|Add4~14                                                                                                                                              ; 6       ;
; video_process:TV_Box|csc:csc_0|green[16]~18                                                                                                                                         ; 6       ;
; video_process:TV_Box|csc:csc_0|green[15]~16                                                                                                                                         ; 6       ;
; bt656_data[3]~input                                                                                                                                                                 ; 5       ;
; bt656_data[2]~input                                                                                                                                                                 ; 5       ;
; bt656_data[1]~input                                                                                                                                                                 ; 5       ;
; bt656_data[0]~input                                                                                                                                                                 ; 5       ;
; video_process:TV_Box|fifo_wrbuffer_512x16:fifo_wrbuffer_512x16_inst|dcfifo:dcfifo_component|dcfifo_7si1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                          ; 5       ;
; video_process:TV_Box|wr_sdram:wr_sdram_inst|line_burst_cnt[0]                                                                                                                       ; 5       ;
; video_process:TV_Box|bt656_rx:bt656_rx_inst|input_phase[1]                                                                                                                          ; 5       ;
; video_process:TV_Box|fifo_wrbuffer_512x16:fifo_wrbuffer_512x16_inst|dcfifo:dcfifo_component|dcfifo_7si1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                       ; 5       ;
; video_process:TV_Box|fifo_wrbuffer_512x16:fifo_wrbuffer_512x16_inst|dcfifo:dcfifo_component|dcfifo_7si1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                       ; 5       ;
; video_process:TV_Box|fifo_wrbuffer_512x16:fifo_wrbuffer_512x16_inst|dcfifo:dcfifo_component|dcfifo_7si1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                       ; 5       ;
; video_process:TV_Box|rd_sdram:rd_sdram_inst|burst_cnt[0]                                                                                                                            ; 5       ;
; I2C_AV_Config:I2C_AV_Config_inst|LUT_INDEX[7]                                                                                                                                       ; 5       ;
; I2C_AV_Config:I2C_AV_Config_inst|Mux4~0                                                                                                                                             ; 5       ;
; video_process:TV_Box|rd_sdram:rd_sdram_inst|curr_state.FSM_AROUND                                                                                                                   ; 5       ;
; video_process:TV_Box|fifo_wrbuffer_512x16:fifo_wrbuffer_512x16_inst|dcfifo:dcfifo_component|dcfifo_7si1:auto_generated|rdptr_g[2]                                                   ; 5       ;
; video_process:TV_Box|fifo_wrbuffer_512x16:fifo_wrbuffer_512x16_inst|dcfifo:dcfifo_component|dcfifo_7si1:auto_generated|rdptr_g[5]                                                   ; 5       ;
; video_process:TV_Box|fifo_wrbuffer_512x16:fifo_wrbuffer_512x16_inst|dcfifo:dcfifo_component|dcfifo_7si1:auto_generated|rdptr_g[8]                                                   ; 5       ;
; video_process:TV_Box|fifo_wrbuffer_512x16:fifo_wrbuffer_512x16_inst|dcfifo:dcfifo_component|dcfifo_7si1:auto_generated|rdptr_g[9]                                                   ; 5       ;
; video_process:TV_Box|sdram_if:sdram_if_0|sdr_state.S_PRE                                                                                                                            ; 5       ;
; video_process:TV_Box|sdram_if:sdram_if_0|sdr_state.S_RD_COL                                                                                                                         ; 5       ;
; video_process:TV_Box|sdram_if:sdram_if_0|sdr_state.S_WR_COL                                                                                                                         ; 5       ;
; video_process:TV_Box|fifo_display_1024x16:fifo_display_1024x16_inst|dcfifo:dcfifo_component|dcfifo_p0j1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                       ; 5       ;
; video_process:TV_Box|fifo_display_1024x16:fifo_display_1024x16_inst|dcfifo:dcfifo_component|dcfifo_p0j1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                       ; 5       ;
; video_process:TV_Box|fifo_display_1024x16:fifo_display_1024x16_inst|dcfifo:dcfifo_component|dcfifo_p0j1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                       ; 5       ;
; video_process:TV_Box|fifo_display_1024x16:fifo_display_1024x16_inst|dcfifo:dcfifo_component|dcfifo_p0j1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                       ; 5       ;
; video_process:TV_Box|sdram_if:sdram_if_0|time_tRC_cnt[0]                                                                                                                            ; 5       ;
; video_process:TV_Box|sdram_if:sdram_if_0|time_tRC_cnt[1]                                                                                                                            ; 5       ;
; video_process:TV_Box|sdram_if:sdram_if_0|time_tRC_cnt[2]                                                                                                                            ; 5       ;
; video_process:TV_Box|sdram_if:sdram_if_0|sdr_state.S_IDLE_REF_NOP                                                                                                                   ; 5       ;
; video_process:TV_Box|sdram_if:sdram_if_0|Selector6~2                                                                                                                                ; 5       ;
; video_process:TV_Box|sdram_if:sdram_if_0|time_tRP_cnt[1]                                                                                                                            ; 5       ;
; video_process:TV_Box|sdram_if:sdram_if_0|time_tRP_cnt[2]                                                                                                                            ; 5       ;
; video_process:TV_Box|sdram_if:sdram_if_0|time_tRP_cnt[0]                                                                                                                            ; 5       ;
; video_process:TV_Box|sdram_if:sdram_if_0|sdr_state.S_PRE_NOP                                                                                                                        ; 5       ;
; video_process:TV_Box|rd_sdram:rd_sdram_inst|curr_state.RD_REQ                                                                                                                       ; 5       ;
; video_process:TV_Box|fifo_display_1024x16:fifo_display_1024x16_inst|dcfifo:dcfifo_component|dcfifo_p0j1:auto_generated|wrptr_g[0]                                                   ; 5       ;
; video_process:TV_Box|fifo_display_1024x16:fifo_display_1024x16_inst|dcfifo:dcfifo_component|dcfifo_p0j1:auto_generated|wrptr_g[1]                                                   ; 5       ;
; video_process:TV_Box|fifo_display_1024x16:fifo_display_1024x16_inst|dcfifo:dcfifo_component|dcfifo_p0j1:auto_generated|wrptr_g[4]                                                   ; 5       ;
; video_process:TV_Box|fifo_display_1024x16:fifo_display_1024x16_inst|dcfifo:dcfifo_component|dcfifo_p0j1:auto_generated|wrptr_g[7]                                                   ; 5       ;
; video_process:TV_Box|fifo_display_1024x16:fifo_display_1024x16_inst|dcfifo:dcfifo_component|dcfifo_p0j1:auto_generated|wrptr_g[9]                                                   ; 5       ;
; video_process:TV_Box|fifo_display_1024x16:fifo_display_1024x16_inst|dcfifo:dcfifo_component|dcfifo_p0j1:auto_generated|wrptr_g[10]                                                  ; 5       ;
; video_process:TV_Box|vga:vga_inst|line_count[2]                                                                                                                                     ; 5       ;
; video_process:TV_Box|vga:vga_inst|line_count[5]                                                                                                                                     ; 5       ;
; video_process:TV_Box|vga:vga_inst|Equal5~2                                                                                                                                          ; 5       ;
; video_process:TV_Box|csc:csc_0|Add1~16                                                                                                                                              ; 5       ;
; video_process:TV_Box|csc:csc_0|Add1~14                                                                                                                                              ; 5       ;
; video_process:TV_Box|csc:csc_0|Add1~12                                                                                                                                              ; 5       ;
; video_process:TV_Box|csc:csc_0|Add7~0                                                                                                                                               ; 5       ;
; video_process:TV_Box|csc:csc_0|blue[16]~18                                                                                                                                          ; 5       ;
; video_process:TV_Box|csc:csc_0|blue[15]~16                                                                                                                                          ; 5       ;
; video_process:TV_Box|fifo_wrbuffer_512x16:fifo_wrbuffer_512x16_inst|dcfifo:dcfifo_component|dcfifo_7si1:auto_generated|a_graycounter_577:rdptr_g1p|_~2                              ; 4       ;
; video_process:TV_Box|fifo_wrbuffer_512x16:fifo_wrbuffer_512x16_inst|dcfifo:dcfifo_component|dcfifo_7si1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                          ; 4       ;
; video_process:TV_Box|sdram_if:sdram_if_0|time_tMRD_cnt[1]                                                                                                                           ; 4       ;
; video_process:TV_Box|sdram_if:sdram_if_0|time_tMRD_cnt[2]                                                                                                                           ; 4       ;
; video_process:TV_Box|sdram_if:sdram_if_0|time_tMRD_cnt[0]                                                                                                                           ; 4       ;
; video_process:TV_Box|sdram_if:sdram_if_0|sdr_state.S_MRS_NOP                                                                                                                        ; 4       ;
; video_process:TV_Box|fifo_display_1024x16:fifo_display_1024x16_inst|dcfifo:dcfifo_component|dcfifo_p0j1:auto_generated|a_gray2bin_7ib:ws_dgrp_gray2bin|xor4                         ; 4       ;
; video_process:TV_Box|fifo_display_1024x16:fifo_display_1024x16_inst|dcfifo:dcfifo_component|dcfifo_p0j1:auto_generated|a_gray2bin_7ib:wrptr_g_gray2bin|xor4                         ; 4       ;
; video_process:TV_Box|fifo_display_1024x16:fifo_display_1024x16_inst|dcfifo:dcfifo_component|dcfifo_p0j1:auto_generated|a_gray2bin_7ib:ws_dgrp_gray2bin|xor7                         ; 4       ;
; video_process:TV_Box|fifo_display_1024x16:fifo_display_1024x16_inst|dcfifo:dcfifo_component|dcfifo_p0j1:auto_generated|a_gray2bin_7ib:wrptr_g_gray2bin|xor7                         ; 4       ;
; video_process:TV_Box|sdram_if:sdram_if_0|Equal3~0                                                                                                                                   ; 4       ;
; video_process:TV_Box|sdram_if:sdram_if_0|time_tRCD_cnt[1]                                                                                                                           ; 4       ;
; video_process:TV_Box|sdram_if:sdram_if_0|time_tRCD_cnt[2]                                                                                                                           ; 4       ;
; video_process:TV_Box|sdram_if:sdram_if_0|time_tRCD_cnt[0]                                                                                                                           ; 4       ;
; video_process:TV_Box|bt656_rx:bt656_rx_inst|cb[1]                                                                                                                                   ; 4       ;
; video_process:TV_Box|wr_sdram:wr_sdram_inst|xscale_factor[12]                                                                                                                       ; 4       ;
; I2C_AV_Config:I2C_AV_Config_inst|LessThan1~0                                                                                                                                        ; 4       ;
; I2C_AV_Config:I2C_AV_Config_inst|mSetup_ST.0001                                                                                                                                     ; 4       ;
; video_process:TV_Box|fifo_display_1024x16:fifo_display_1024x16_inst|dcfifo:dcfifo_component|dcfifo_p0j1:auto_generated|a_graycounter_2lc:wrptr_g1p|cntr_cout[5]~0                   ; 4       ;
; video_process:TV_Box|fifo_display_1024x16:fifo_display_1024x16_inst|dcfifo:dcfifo_component|dcfifo_p0j1:auto_generated|a_graycounter_2lc:wrptr_g1p|_~0                              ; 4       ;
; video_process:TV_Box|fifo_display_1024x16:fifo_display_1024x16_inst|dcfifo:dcfifo_component|dcfifo_p0j1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9                          ; 4       ;
; video_process:TV_Box|sdram_if:sdram_if_0|sdr_state.S_INIT_REF_NOP                                                                                                                   ; 4       ;
; video_process:TV_Box|fifo_wrbuffer_512x16:fifo_wrbuffer_512x16_inst|dcfifo:dcfifo_component|dcfifo_7si1:auto_generated|rdptr_g[1]                                                   ; 4       ;
; video_process:TV_Box|fifo_wrbuffer_512x16:fifo_wrbuffer_512x16_inst|dcfifo:dcfifo_component|dcfifo_7si1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[2]  ; 4       ;
; video_process:TV_Box|fifo_wrbuffer_512x16:fifo_wrbuffer_512x16_inst|dcfifo:dcfifo_component|dcfifo_7si1:auto_generated|a_gray2bin_6ib:rdptr_g_gray2bin|xor3                         ; 4       ;
; video_process:TV_Box|fifo_wrbuffer_512x16:fifo_wrbuffer_512x16_inst|dcfifo:dcfifo_component|dcfifo_7si1:auto_generated|a_gray2bin_6ib:rs_dgwp_gray2bin|xor3                         ; 4       ;
; video_process:TV_Box|fifo_wrbuffer_512x16:fifo_wrbuffer_512x16_inst|dcfifo:dcfifo_component|dcfifo_7si1:auto_generated|rdptr_g[4]                                                   ; 4       ;
; video_process:TV_Box|fifo_wrbuffer_512x16:fifo_wrbuffer_512x16_inst|dcfifo:dcfifo_component|dcfifo_7si1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[5]  ; 4       ;
; video_process:TV_Box|fifo_wrbuffer_512x16:fifo_wrbuffer_512x16_inst|dcfifo:dcfifo_component|dcfifo_7si1:auto_generated|a_gray2bin_6ib:rdptr_g_gray2bin|xor6                         ; 4       ;
; video_process:TV_Box|fifo_wrbuffer_512x16:fifo_wrbuffer_512x16_inst|dcfifo:dcfifo_component|dcfifo_7si1:auto_generated|rdptr_g[7]                                                   ; 4       ;
; video_process:TV_Box|fifo_wrbuffer_512x16:fifo_wrbuffer_512x16_inst|dcfifo:dcfifo_component|dcfifo_7si1:auto_generated|a_gray2bin_6ib:rs_dgwp_gray2bin|xor6                         ; 4       ;
; video_process:TV_Box|fifo_wrbuffer_512x16:fifo_wrbuffer_512x16_inst|dcfifo:dcfifo_component|dcfifo_7si1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[8]  ; 4       ;
; video_process:TV_Box|fifo_wrbuffer_512x16:fifo_wrbuffer_512x16_inst|dcfifo:dcfifo_component|dcfifo_7si1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[9]  ; 4       ;
; video_process:TV_Box|fifo_display_1024x16:fifo_display_1024x16_inst|dcfifo:dcfifo_component|dcfifo_p0j1:auto_generated|a_graycounter_677:rdptr_g1p|cntr_cout[5]~0                   ; 4       ;
; video_process:TV_Box|fifo_display_1024x16:fifo_display_1024x16_inst|dcfifo:dcfifo_component|dcfifo_p0j1:auto_generated|a_graycounter_677:rdptr_g1p|_~3                              ; 4       ;
; video_process:TV_Box|fifo_display_1024x16:fifo_display_1024x16_inst|dcfifo:dcfifo_component|dcfifo_p0j1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                          ; 4       ;
; video_process:TV_Box|sdram_if:sdram_if_0|rd_cnt_is_LEN_latch                                                                                                                        ; 4       ;
; video_process:TV_Box|sdram_if:sdram_if_0|wr_cnt_is_LEN_latch                                                                                                                        ; 4       ;
; video_process:TV_Box|fifo_display_1024x16:fifo_display_1024x16_inst|dcfifo:dcfifo_component|dcfifo_p0j1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                      ; 4       ;
; video_process:TV_Box|fifo_display_1024x16:fifo_display_1024x16_inst|dcfifo:dcfifo_component|dcfifo_p0j1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                       ; 4       ;
; video_process:TV_Box|fifo_display_1024x16:fifo_display_1024x16_inst|dcfifo:dcfifo_component|dcfifo_p0j1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[3]  ; 4       ;
; video_process:TV_Box|fifo_display_1024x16:fifo_display_1024x16_inst|dcfifo:dcfifo_component|dcfifo_p0j1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[6]  ; 4       ;
; video_process:TV_Box|fifo_display_1024x16:fifo_display_1024x16_inst|dcfifo:dcfifo_component|dcfifo_p0j1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[9]  ; 4       ;
; video_process:TV_Box|fifo_display_1024x16:fifo_display_1024x16_inst|dcfifo:dcfifo_component|dcfifo_p0j1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[10] ; 4       ;
; video_process:TV_Box|vga:vga_inst|line_count[0]                                                                                                                                     ; 4       ;
; video_process:TV_Box|vga:vga_inst|line_count[1]                                                                                                                                     ; 4       ;
; video_process:TV_Box|vga:vga_inst|line_count[3]                                                                                                                                     ; 4       ;
; video_process:TV_Box|vga:vga_inst|line_count[4]                                                                                                                                     ; 4       ;
; video_process:TV_Box|vga:vga_inst|line_count[6]                                                                                                                                     ; 4       ;
; video_process:TV_Box|vga:vga_inst|pixel_count[10]                                                                                                                                   ; 4       ;
; video_process:TV_Box|vga:vga_inst|pixel_count[8]                                                                                                                                    ; 4       ;
; video_process:TV_Box|vga:vga_inst|pixel_count[9]                                                                                                                                    ; 4       ;
; video_process:TV_Box|wr_sdram:wr_sdram_inst|line_burst_cnt[1]                                                                                                                       ; 4       ;
; video_process:TV_Box|rd_sdram:rd_sdram_inst|burst_cnt[1]                                                                                                                            ; 4       ;
; video_process:TV_Box|pixel_cnt[8]                                                                                                                                                   ; 4       ;
; video_process:TV_Box|wr_sdram:wr_sdram_inst|line_burst_cnt[2]~2                                                                                                                     ; 3       ;
; I2C_AV_Config:I2C_AV_Config_inst|Mux9~2                                                                                                                                             ; 3       ;
; I2C_AV_Config:I2C_AV_Config_inst|Mux5~1                                                                                                                                             ; 3       ;
; I2C_AV_Config:I2C_AV_Config_inst|Mux3~2                                                                                                                                             ; 3       ;
; I2C_AV_Config:I2C_AV_Config_inst|Mux3~1                                                                                                                                             ; 3       ;
; video_process:TV_Box|fifo_wrbuffer_512x16:fifo_wrbuffer_512x16_inst|dcfifo:dcfifo_component|dcfifo_7si1:auto_generated|a_graycounter_1lc:wrptr_g1p|_~5                              ; 3       ;
; video_process:TV_Box|fifo_wrbuffer_512x16:fifo_wrbuffer_512x16_inst|dcfifo:dcfifo_component|dcfifo_7si1:auto_generated|a_graycounter_1lc:wrptr_g1p|_~2                              ; 3       ;
; video_process:TV_Box|sdram_if:sdram_if_0|always9~0                                                                                                                                  ; 3       ;
; video_process:TV_Box|wr_sdram:wr_sdram_inst|line_burst_cnt[2]                                                                                                                       ; 3       ;
; video_process:TV_Box|sdram_if:sdram_if_0|init_ref_cnt[0]                                                                                                                            ; 3       ;
; video_process:TV_Box|sdram_if:sdram_if_0|always10~0                                                                                                                                 ; 3       ;
; video_process:TV_Box|rd_sdram:rd_sdram_inst|curr_state~19                                                                                                                           ; 3       ;
; video_process:TV_Box|fifo_wrbuffer_512x16:fifo_wrbuffer_512x16_inst|dcfifo:dcfifo_component|dcfifo_7si1:auto_generated|a_graycounter_577:rdptr_g1p|_~4                              ; 3       ;
; video_process:TV_Box|bt656_rx:bt656_rx_inst|h                                                                                                                                       ; 3       ;
; video_process:TV_Box|fifo_wrbuffer_512x16:fifo_wrbuffer_512x16_inst|dcfifo:dcfifo_component|dcfifo_7si1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                       ; 3       ;
; video_process:TV_Box|fifo_wrbuffer_512x16:fifo_wrbuffer_512x16_inst|dcfifo:dcfifo_component|dcfifo_7si1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                       ; 3       ;
; video_process:TV_Box|sdram_if:sdram_if_0|Equal2~0                                                                                                                                   ; 3       ;
; video_process:TV_Box|bt656_rx:bt656_rx_inst|Equal1~1                                                                                                                                ; 3       ;
; video_process:TV_Box|bt656_rx:bt656_rx_inst|Equal1~0                                                                                                                                ; 3       ;
; video_process:TV_Box|wr_sdram:wr_sdram_inst|burst_length[0]                                                                                                                         ; 3       ;
; video_process:TV_Box|sdram_if:sdram_if_0|sdr_state.S_RD_ACT_NOP                                                                                                                     ; 3       ;
; video_process:TV_Box|sdram_if:sdram_if_0|sdr_state.S_WR_ACT_NOP                                                                                                                     ; 3       ;
; video_process:TV_Box|sdram_if:sdram_if_0|Equal6~1                                                                                                                                   ; 3       ;
; video_process:TV_Box|sdram_if:sdram_if_0|Equal6~0                                                                                                                                   ; 3       ;
; video_process:TV_Box|rd_sdram:rd_sdram_inst|burst_cnt[2]                                                                                                                            ; 3       ;
; video_process:TV_Box|fifo_wrbuffer_512x16:fifo_wrbuffer_512x16_inst|dcfifo:dcfifo_component|dcfifo_7si1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                       ; 3       ;
; video_process:TV_Box|fifo_wrbuffer_512x16:fifo_wrbuffer_512x16_inst|dcfifo:dcfifo_component|dcfifo_7si1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                       ; 3       ;
; video_process:TV_Box|bt656_rx:bt656_rx_inst|cb[0]                                                                                                                                   ; 3       ;
; video_process:TV_Box|bt656_rx:bt656_rx_inst|cb[2]                                                                                                                                   ; 3       ;
; video_process:TV_Box|bt656_rx:bt656_rx_inst|cb[3]                                                                                                                                   ; 3       ;
; video_process:TV_Box|bt656_rx:bt656_rx_inst|cb[4]                                                                                                                                   ; 3       ;
; video_process:TV_Box|bt656_rx:bt656_rx_inst|cb[5]                                                                                                                                   ; 3       ;
; video_process:TV_Box|bt656_rx:bt656_rx_inst|cb[6]                                                                                                                                   ; 3       ;
; video_process:TV_Box|bt656_rx:bt656_rx_inst|cb[7]                                                                                                                                   ; 3       ;
; video_process:TV_Box|wr_sdram:wr_sdram_inst|xscale_factor[19]                                                                                                                       ; 3       ;
; video_process:TV_Box|wr_sdram:wr_sdram_inst|xscale_factor[18]                                                                                                                       ; 3       ;
; video_process:TV_Box|wr_sdram:wr_sdram_inst|xscale_factor[17]                                                                                                                       ; 3       ;
; video_process:TV_Box|wr_sdram:wr_sdram_inst|xscale_factor[16]                                                                                                                       ; 3       ;
; video_process:TV_Box|wr_sdram:wr_sdram_inst|xscale_factor[15]                                                                                                                       ; 3       ;
; video_process:TV_Box|wr_sdram:wr_sdram_inst|xscale_factor[14]                                                                                                                       ; 3       ;
; video_process:TV_Box|wr_sdram:wr_sdram_inst|xscale_factor[13]                                                                                                                       ; 3       ;
; video_process:TV_Box|fifo_wrbuffer_512x16:fifo_wrbuffer_512x16_inst|dcfifo:dcfifo_component|dcfifo_7si1:auto_generated|wrptr_g[3]                                                   ; 3       ;
; video_process:TV_Box|fifo_wrbuffer_512x16:fifo_wrbuffer_512x16_inst|dcfifo:dcfifo_component|dcfifo_7si1:auto_generated|wrptr_g[2]                                                   ; 3       ;
; video_process:TV_Box|fifo_wrbuffer_512x16:fifo_wrbuffer_512x16_inst|dcfifo:dcfifo_component|dcfifo_7si1:auto_generated|wrptr_g[5]                                                   ; 3       ;
; video_process:TV_Box|fifo_wrbuffer_512x16:fifo_wrbuffer_512x16_inst|dcfifo:dcfifo_component|dcfifo_7si1:auto_generated|wrptr_g[4]                                                   ; 3       ;
; video_process:TV_Box|fifo_wrbuffer_512x16:fifo_wrbuffer_512x16_inst|dcfifo:dcfifo_component|dcfifo_7si1:auto_generated|wrptr_g[7]                                                   ; 3       ;
; video_process:TV_Box|fifo_wrbuffer_512x16:fifo_wrbuffer_512x16_inst|dcfifo:dcfifo_component|dcfifo_7si1:auto_generated|wrptr_g[6]                                                   ; 3       ;
; video_process:TV_Box|fifo_wrbuffer_512x16:fifo_wrbuffer_512x16_inst|dcfifo:dcfifo_component|dcfifo_7si1:auto_generated|wrptr_g[9]                                                   ; 3       ;
; video_process:TV_Box|fifo_wrbuffer_512x16:fifo_wrbuffer_512x16_inst|dcfifo:dcfifo_component|dcfifo_7si1:auto_generated|wrptr_g[8]                                                   ; 3       ;
; video_process:TV_Box|fifo_wrbuffer_512x16:fifo_wrbuffer_512x16_inst|dcfifo:dcfifo_component|dcfifo_7si1:auto_generated|wrptr_g[1]                                                   ; 3       ;
; video_process:TV_Box|fifo_wrbuffer_512x16:fifo_wrbuffer_512x16_inst|dcfifo:dcfifo_component|dcfifo_7si1:auto_generated|wrptr_g[0]                                                   ; 3       ;
; I2C_AV_Config:I2C_AV_Config_inst|mSetup_ST.0010                                                                                                                                     ; 3       ;
; video_process:TV_Box|sdram_if:sdram_if_0|always8~0                                                                                                                                  ; 3       ;
; video_process:TV_Box|sdram_if:sdram_if_0|ref_ack_flag                                                                                                                               ; 3       ;
; video_process:TV_Box|sdram_if:sdram_if_0|init_complete                                                                                                                              ; 3       ;
; video_process:TV_Box|sdram_if:sdram_if_0|always7~0                                                                                                                                  ; 3       ;
; video_process:TV_Box|sdram_if:sdram_if_0|sdr_state.S_INIT_PRE_NOP                                                                                                                   ; 3       ;
; video_process:TV_Box|fifo_wrbuffer_512x16:fifo_wrbuffer_512x16_inst|dcfifo:dcfifo_component|dcfifo_7si1:auto_generated|rdptr_g[0]                                                   ; 3       ;
; video_process:TV_Box|fifo_wrbuffer_512x16:fifo_wrbuffer_512x16_inst|dcfifo:dcfifo_component|dcfifo_7si1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[1]  ; 3       ;
; video_process:TV_Box|fifo_wrbuffer_512x16:fifo_wrbuffer_512x16_inst|dcfifo:dcfifo_component|dcfifo_7si1:auto_generated|rdptr_g[3]                                                   ; 3       ;
; video_process:TV_Box|fifo_wrbuffer_512x16:fifo_wrbuffer_512x16_inst|dcfifo:dcfifo_component|dcfifo_7si1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[4]  ; 3       ;
; video_process:TV_Box|fifo_wrbuffer_512x16:fifo_wrbuffer_512x16_inst|dcfifo:dcfifo_component|dcfifo_7si1:auto_generated|rdptr_g[6]                                                   ; 3       ;
; video_process:TV_Box|fifo_wrbuffer_512x16:fifo_wrbuffer_512x16_inst|dcfifo:dcfifo_component|dcfifo_7si1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[7]  ; 3       ;
; video_process:TV_Box|wr_sdram:wr_sdram_inst|state_cur.STATE_NOP                                                                                                                     ; 3       ;
; video_process:TV_Box|sdram_if:sdram_if_0|sdr_state.S_INIT_PRE                                                                                                                       ; 3       ;
; video_process:TV_Box|sdram_if:sdram_if_0|sdr_state.S_MRS                                                                                                                            ; 3       ;
; video_process:TV_Box|fifo_display_1024x16:fifo_display_1024x16_inst|dcfifo:dcfifo_component|dcfifo_p0j1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                       ; 3       ;
; video_process:TV_Box|fifo_display_1024x16:fifo_display_1024x16_inst|dcfifo:dcfifo_component|dcfifo_p0j1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                      ; 3       ;
; video_process:TV_Box|sdram_if:sdram_if_0|rd_data_en                                                                                                                                 ; 3       ;
; video_process:TV_Box|sdram_if:sdram_if_0|Selector6~3                                                                                                                                ; 3       ;
; video_process:TV_Box|sdram_if:sdram_if_0|Selector6~0                                                                                                                                ; 3       ;
; video_process:TV_Box|sdram_if:sdram_if_0|Equal0~0                                                                                                                                   ; 3       ;
; video_process:TV_Box|wr_sdram:wr_sdram_inst|burst_address[21]~1                                                                                                                     ; 3       ;
; I2C_AV_Config:I2C_AV_Config_inst|I2C_Controller:u0|Selector1~7                                                                                                                      ; 3       ;
; I2C_AV_Config:I2C_AV_Config_inst|I2C_Controller:u0|Selector1~6                                                                                                                      ; 3       ;
; I2C_AV_Config:I2C_AV_Config_inst|I2C_Controller:u0|Selector1~4                                                                                                                      ; 3       ;
; I2C_AV_Config:I2C_AV_Config_inst|I2C_Controller:u0|Selector1~3                                                                                                                      ; 3       ;
; I2C_AV_Config:I2C_AV_Config_inst|I2C_Controller:u0|Selector1~2                                                                                                                      ; 3       ;
; I2C_AV_Config:I2C_AV_Config_inst|I2C_Controller:u0|Selector1~1                                                                                                                      ; 3       ;
; I2C_AV_Config:I2C_AV_Config_inst|I2C_Controller:u0|Selector1~0                                                                                                                      ; 3       ;
; video_process:TV_Box|fifo_display_1024x16:fifo_display_1024x16_inst|dcfifo:dcfifo_component|dcfifo_p0j1:auto_generated|ram_address_a[9]                                             ; 3       ;
; video_process:TV_Box|fifo_display_1024x16:fifo_display_1024x16_inst|dcfifo:dcfifo_component|dcfifo_p0j1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[2]  ; 3       ;
; video_process:TV_Box|fifo_display_1024x16:fifo_display_1024x16_inst|dcfifo:dcfifo_component|dcfifo_p0j1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[5]  ; 3       ;
; video_process:TV_Box|fifo_display_1024x16:fifo_display_1024x16_inst|dcfifo:dcfifo_component|dcfifo_p0j1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[8]  ; 3       ;
; video_process:TV_Box|vga:vga_inst|line_count[7]                                                                                                                                     ; 3       ;
; video_process:TV_Box|vga:vga_inst|line_count[8]                                                                                                                                     ; 3       ;
; video_process:TV_Box|vga:vga_inst|line_count[10]                                                                                                                                    ; 3       ;
; video_process:TV_Box|vga:vga_inst|line_count[9]                                                                                                                                     ; 3       ;
; video_process:TV_Box|vga:vga_inst|pixel_count[7]                                                                                                                                    ; 3       ;
; video_process:TV_Box|vga:vga_inst|pixel_count[3]                                                                                                                                    ; 3       ;
; video_process:TV_Box|vga:vga_inst|pixel_count[5]                                                                                                                                    ; 3       ;
; video_process:TV_Box|vga:vga_inst|pixel_count[4]                                                                                                                                    ; 3       ;
; video_process:TV_Box|vga:vga_inst|pixel_count[1]                                                                                                                                    ; 3       ;
; video_process:TV_Box|vga:vga_inst|pixel_count[2]                                                                                                                                    ; 3       ;
; video_process:TV_Box|vga:vga_inst|pixel_count[6]                                                                                                                                    ; 3       ;
; video_process:TV_Box|sdram_if:sdram_if_0|sdr_state_d2.S_PRE                                                                                                                         ; 3       ;
; video_process:TV_Box|sdram_if:sdram_if_0|sdr_state_d2.S_INIT_PRE                                                                                                                    ; 3       ;
; I2C_AV_Config:I2C_AV_Config_inst|I2C_Controller:u0|I2C_SCLK                                                                                                                         ; 3       ;
; video_process:TV_Box|vga:vga_inst|vs                                                                                                                                                ; 3       ;
; video_process:TV_Box|rd_sdram:rd_sdram_inst|yscale_factor[19]                                                                                                                       ; 3       ;
; video_process:TV_Box|rd_sdram:rd_sdram_inst|yscale_factor[12]                                                                                                                       ; 3       ;
; video_process:TV_Box|rd_sdram:rd_sdram_inst|yscale_factor[13]                                                                                                                       ; 3       ;
; video_process:TV_Box|rd_sdram:rd_sdram_inst|yscale_factor[14]                                                                                                                       ; 3       ;
; video_process:TV_Box|rd_sdram:rd_sdram_inst|yscale_factor[15]                                                                                                                       ; 3       ;
; video_process:TV_Box|rd_sdram:rd_sdram_inst|yscale_factor[16]                                                                                                                       ; 3       ;
; video_process:TV_Box|rd_sdram:rd_sdram_inst|yscale_factor[17]                                                                                                                       ; 3       ;
; video_process:TV_Box|rd_sdram:rd_sdram_inst|yscale_factor[18]                                                                                                                       ; 3       ;
; video_process:TV_Box|csc:csc_0|mult6x6:mult1|lpm_mult:lpm_mult_component|mult_kap:auto_generated|result[15]                                                                         ; 3       ;
; video_process:TV_Box|csc:csc_0|mult6x6:mult1|lpm_mult:lpm_mult_component|mult_kap:auto_generated|result[14]                                                                         ; 3       ;
; video_process:TV_Box|csc:csc_0|mult6x6:mult1|lpm_mult:lpm_mult_component|mult_kap:auto_generated|result[13]                                                                         ; 3       ;
; video_process:TV_Box|csc:csc_0|mult6x6:mult1|lpm_mult:lpm_mult_component|mult_kap:auto_generated|result[12]                                                                         ; 3       ;
; video_process:TV_Box|csc:csc_0|mult6x6:mult1|lpm_mult:lpm_mult_component|mult_kap:auto_generated|result[11]                                                                         ; 3       ;
; video_process:TV_Box|csc:csc_0|mult6x6:mult1|lpm_mult:lpm_mult_component|mult_kap:auto_generated|result[10]                                                                         ; 3       ;
; video_process:TV_Box|csc:csc_0|mult6x6:mult1|lpm_mult:lpm_mult_component|mult_kap:auto_generated|result[9]                                                                          ; 3       ;
; video_process:TV_Box|csc:csc_0|mult6x6:mult1|lpm_mult:lpm_mult_component|mult_kap:auto_generated|result[8]                                                                          ; 3       ;
; video_process:TV_Box|csc:csc_0|mult6x6:mult1|lpm_mult:lpm_mult_component|mult_kap:auto_generated|result[7]                                                                          ; 3       ;
; video_process:TV_Box|csc:csc_0|mult6x6:mult1|lpm_mult:lpm_mult_component|mult_kap:auto_generated|result[6]                                                                          ; 3       ;
; video_process:TV_Box|csc:csc_0|mult6x6:mult1|lpm_mult:lpm_mult_component|mult_kap:auto_generated|result[5]                                                                          ; 3       ;
; video_process:TV_Box|csc:csc_0|mult6x6:mult1|lpm_mult:lpm_mult_component|mult_kap:auto_generated|result[4]                                                                          ; 3       ;
; video_process:TV_Box|csc:csc_0|mult6x6:mult1|lpm_mult:lpm_mult_component|mult_kap:auto_generated|result[3]                                                                          ; 3       ;
; video_process:TV_Box|csc:csc_0|mult6x6:mult1|lpm_mult:lpm_mult_component|mult_kap:auto_generated|result[2]                                                                          ; 3       ;
; video_process:TV_Box|csc:csc_0|mult6x6:mult1|lpm_mult:lpm_mult_component|mult_kap:auto_generated|result[1]                                                                          ; 3       ;
; video_process:TV_Box|csc:csc_0|mult6x6:mult1|lpm_mult:lpm_mult_component|mult_kap:auto_generated|result[0]                                                                          ; 3       ;
; video_process:TV_Box|pixel_cnt[9]                                                                                                                                                   ; 3       ;
; video_process:TV_Box|pixel_cnt[1]                                                                                                                                                   ; 3       ;
; video_process:TV_Box|pixel_cnt[0]                                                                                                                                                   ; 3       ;
; video_process:TV_Box|pixel_cnt[2]                                                                                                                                                   ; 3       ;
; video_process:TV_Box|pixel_cnt[7]                                                                                                                                                   ; 3       ;
; video_process:TV_Box|fifo_display_1024x16:fifo_display_1024x16_inst|dcfifo:dcfifo_component|dcfifo_p0j1:auto_generated|op_1~18                                                      ; 3       ;
; video_process:TV_Box|fifo_display_1024x16:fifo_display_1024x16_inst|dcfifo:dcfifo_component|dcfifo_p0j1:auto_generated|op_1~16                                                      ; 3       ;
; video_process:TV_Box|sdram_if:sdram_if_0|sdr_col_addr[7]                                                                                                                            ; 3       ;
; video_process:TV_Box|sdram_if:sdram_if_0|sdr_col_addr[6]                                                                                                                            ; 3       ;
; video_process:TV_Box|sdram_if:sdram_if_0|sdr_col_addr[5]                                                                                                                            ; 3       ;
; video_process:TV_Box|sdram_if:sdram_if_0|sdr_col_addr[4]                                                                                                                            ; 3       ;
; video_process:TV_Box|sdram_if:sdram_if_0|sdr_col_addr[3]                                                                                                                            ; 3       ;
; video_process:TV_Box|sdram_if:sdram_if_0|sdr_col_addr[2]                                                                                                                            ; 3       ;
; video_process:TV_Box|sdram_if:sdram_if_0|sdr_col_addr[1]                                                                                                                            ; 3       ;
; video_process:TV_Box|sdram_if:sdram_if_0|sdr_col_addr[0]                                                                                                                            ; 3       ;
; video_process:TV_Box|wr_sdram:wr_sdram_inst|state_cur.WR_REQ                                                                                                                        ; 3       ;
; video_process:TV_Box|rd_sdram:rd_sdram_inst|rd_req                                                                                                                                  ; 3       ;
; reset_n~input                                                                                                                                                                       ; 2       ;
; i2c_data~input                                                                                                                                                                      ; 2       ;
; video_process:TV_Box|fifo_display_1024x16:fifo_display_1024x16_inst|dcfifo:dcfifo_component|dcfifo_p0j1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0~_wirecell             ; 2       ;
; video_process:TV_Box|bt656_rx:bt656_rx_inst|sav                                                                                                                                     ; 2       ;
; video_process:TV_Box|bt656_rx:bt656_rx_inst|time_ref~16                                                                                                                             ; 2       ;
; video_process:TV_Box|bt656_rx:bt656_rx_inst|time_ref~14                                                                                                                             ; 2       ;
; I2C_AV_Config:I2C_AV_Config_inst|Mux12~2                                                                                                                                            ; 2       ;
; I2C_AV_Config:I2C_AV_Config_inst|Mux12~1                                                                                                                                            ; 2       ;
; I2C_AV_Config:I2C_AV_Config_inst|Mux11~0                                                                                                                                            ; 2       ;
; I2C_AV_Config:I2C_AV_Config_inst|Mux13~2                                                                                                                                            ; 2       ;
; I2C_AV_Config:I2C_AV_Config_inst|Mux9~1                                                                                                                                             ; 2       ;
; I2C_AV_Config:I2C_AV_Config_inst|Mux5~5                                                                                                                                             ; 2       ;
; I2C_AV_Config:I2C_AV_Config_inst|Mux5~3                                                                                                                                             ; 2       ;
; I2C_AV_Config:I2C_AV_Config_inst|Mux5~2                                                                                                                                             ; 2       ;
; I2C_AV_Config:I2C_AV_Config_inst|Mux3~7                                                                                                                                             ; 2       ;
; I2C_AV_Config:I2C_AV_Config_inst|Mux7~1                                                                                                                                             ; 2       ;
; I2C_AV_Config:I2C_AV_Config_inst|LessThan2~1                                                                                                                                        ; 2       ;
; video_process:TV_Box|bt656_rx:bt656_rx_inst|cr[7]                                                                                                                                   ; 2       ;
; video_process:TV_Box|bt656_rx:bt656_rx_inst|cr[6]                                                                                                                                   ; 2       ;
; video_process:TV_Box|bt656_rx:bt656_rx_inst|cr[5]                                                                                                                                   ; 2       ;
; video_process:TV_Box|bt656_rx:bt656_rx_inst|cr[4]                                                                                                                                   ; 2       ;
; video_process:TV_Box|bt656_rx:bt656_rx_inst|cr[3]                                                                                                                                   ; 2       ;
; video_process:TV_Box|bt656_rx:bt656_rx_inst|cr[2]                                                                                                                                   ; 2       ;
; video_process:TV_Box|bt656_rx:bt656_rx_inst|cr[1]                                                                                                                                   ; 2       ;
; video_process:TV_Box|bt656_rx:bt656_rx_inst|cr[0]                                                                                                                                   ; 2       ;
; video_process:TV_Box|fifo_wrbuffer_512x16:fifo_wrbuffer_512x16_inst|dcfifo:dcfifo_component|dcfifo_7si1:auto_generated|a_graycounter_1lc:wrptr_g1p|_~3                              ; 2       ;
; I2C_AV_Config:I2C_AV_Config_inst|I2C_Controller:u0|ACK1~0                                                                                                                           ; 2       ;
; video_process:TV_Box|bt656_rx:bt656_rx_inst|Selector1~0                                                                                                                             ; 2       ;
; video_process:TV_Box|wr_sdram:wr_sdram_inst|burst_length~0                                                                                                                          ; 2       ;
; video_process:TV_Box|sdram_if:sdram_if_0|init_cnt[0]                                                                                                                                ; 2       ;
; video_process:TV_Box|sdram_if:sdram_if_0|init_ref_cnt[2]~0                                                                                                                          ; 2       ;
; video_process:TV_Box|sdram_if:sdram_if_0|init_ref_cnt[1]                                                                                                                            ; 2       ;
; video_process:TV_Box|sdram_if:sdram_if_0|init_ref_cnt[2]                                                                                                                            ; 2       ;
; I2C_AV_Config:I2C_AV_Config_inst|I2C_Controller:u0|SD[19]~0                                                                                                                         ; 2       ;
; video_process:TV_Box|fifo_wrbuffer_512x16:fifo_wrbuffer_512x16_inst|dcfifo:dcfifo_component|dcfifo_7si1:auto_generated|a_graycounter_577:rdptr_g1p|_~5                              ; 2       ;
; I2C_AV_Config:I2C_AV_Config_inst|LUT_INDEX[7]~0                                                                                                                                     ; 2       ;
; I2C_AV_Config:I2C_AV_Config_inst|mSetup_ST.0000                                                                                                                                     ; 2       ;
; I2C_AV_Config:I2C_AV_Config_inst|mSetup_ST~12                                                                                                                                       ; 2       ;
; I2C_AV_Config:I2C_AV_Config_inst|I2C_Controller:u0|ACK3                                                                                                                             ; 2       ;
; I2C_AV_Config:I2C_AV_Config_inst|I2C_Controller:u0|ACK2                                                                                                                             ; 2       ;
; I2C_AV_Config:I2C_AV_Config_inst|I2C_Controller:u0|ACK1                                                                                                                             ; 2       ;
; video_process:TV_Box|vga:vga_inst|Equal7~0                                                                                                                                          ; 2       ;
; video_process:TV_Box|rd_sdram:rd_sdram_inst|rd_data_length~0                                                                                                                        ; 2       ;
; video_process:TV_Box|fifo_display_1024x16:fifo_display_1024x16_inst|dcfifo:dcfifo_component|dcfifo_p0j1:auto_generated|a_gray2bin_7ib:ws_dgrp_gray2bin|xor1                         ; 2       ;
; video_process:TV_Box|fifo_display_1024x16:fifo_display_1024x16_inst|dcfifo:dcfifo_component|dcfifo_p0j1:auto_generated|a_gray2bin_7ib:wrptr_g_gray2bin|xor1                         ; 2       ;
; video_process:TV_Box|bt656_rx:bt656_rx_inst|Selector2~0                                                                                                                             ; 2       ;
; video_process:TV_Box|wr_sdram:wr_sdram_inst|Equal1~2                                                                                                                                ; 2       ;
; video_process:TV_Box|wr_sdram:wr_sdram_inst|burst_length[1]                                                                                                                         ; 2       ;
; video_process:TV_Box|wr_sdram:wr_sdram_inst|burst_length[2]                                                                                                                         ; 2       ;
; video_process:TV_Box|wr_sdram:wr_sdram_inst|burst_length[3]                                                                                                                         ; 2       ;
; video_process:TV_Box|wr_sdram:wr_sdram_inst|burst_length[4]                                                                                                                         ; 2       ;
; video_process:TV_Box|wr_sdram:wr_sdram_inst|burst_length[5]                                                                                                                         ; 2       ;
; video_process:TV_Box|wr_sdram:wr_sdram_inst|burst_length[6]                                                                                                                         ; 2       ;
; video_process:TV_Box|wr_sdram:wr_sdram_inst|burst_length[7]                                                                                                                         ; 2       ;
; video_process:TV_Box|wr_sdram:wr_sdram_inst|burst_length[8]                                                                                                                         ; 2       ;
; video_process:TV_Box|sdram_if:sdram_if_0|sdr_state.S_IDLE                                                                                                                           ; 2       ;
; video_process:TV_Box|sdram_if:sdram_if_0|Selector11~0                                                                                                                               ; 2       ;
; I2C_AV_Config:I2C_AV_Config_inst|I2C_Controller:u0|Selector0~24                                                                                                                     ; 2       ;
; I2C_AV_Config:I2C_AV_Config_inst|I2C_Controller:u0|Selector0~16                                                                                                                     ; 2       ;
; I2C_AV_Config:I2C_AV_Config_inst|I2C_Controller:u0|Selector0~12                                                                                                                     ; 2       ;
; I2C_AV_Config:I2C_AV_Config_inst|I2C_Controller:u0|SD[19]                                                                                                                           ; 2       ;
; video_process:TV_Box|fifo_wrbuffer_512x16:fifo_wrbuffer_512x16_inst|dcfifo:dcfifo_component|dcfifo_7si1:auto_generated|ram_address_b[8]                                             ; 2       ;
; video_process:TV_Box|fifo_wrbuffer_512x16:fifo_wrbuffer_512x16_inst|dcfifo:dcfifo_component|dcfifo_7si1:auto_generated|valid_wrreq~5                                                ; 2       ;
; video_process:TV_Box|fifo_wrbuffer_512x16:fifo_wrbuffer_512x16_inst|dcfifo:dcfifo_component|dcfifo_7si1:auto_generated|valid_wrreq~3                                                ; 2       ;
; video_process:TV_Box|fifo_wrbuffer_512x16:fifo_wrbuffer_512x16_inst|dcfifo:dcfifo_component|dcfifo_7si1:auto_generated|valid_wrreq~2                                                ; 2       ;
; video_process:TV_Box|fifo_wrbuffer_512x16:fifo_wrbuffer_512x16_inst|dcfifo:dcfifo_component|dcfifo_7si1:auto_generated|valid_wrreq~0                                                ; 2       ;
; video_process:TV_Box|fifo_display_1024x16:fifo_display_1024x16_inst|dcfifo:dcfifo_component|dcfifo_p0j1:auto_generated|a_graycounter_2lc:wrptr_g1p|_~1                              ; 2       ;
; video_process:TV_Box|vga:vga_inst|v_blank                                                                                                                                           ; 2       ;
; video_process:TV_Box|vga:vga_inst|h_blank                                                                                                                                           ; 2       ;
; video_process:TV_Box|rd_sdram:rd_sdram_inst|curr_state~15                                                                                                                           ; 2       ;
; video_process:TV_Box|rd_sdram:rd_sdram_inst|Equal0~2                                                                                                                                ; 2       ;
; video_process:TV_Box|rd_sdram:rd_sdram_inst|rd_data_length[5]                                                                                                                       ; 2       ;
; video_process:TV_Box|sdram_if:sdram_if_0|rd_bst_acu_len[4]                                                                                                                          ; 2       ;
; video_process:TV_Box|fifo_wrbuffer_512x16:fifo_wrbuffer_512x16_inst|dcfifo:dcfifo_component|dcfifo_7si1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[0]  ; 2       ;
; video_process:TV_Box|fifo_wrbuffer_512x16:fifo_wrbuffer_512x16_inst|dcfifo:dcfifo_component|dcfifo_7si1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[3]  ; 2       ;
; video_process:TV_Box|fifo_wrbuffer_512x16:fifo_wrbuffer_512x16_inst|dcfifo:dcfifo_component|dcfifo_7si1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[6]  ; 2       ;
; video_process:TV_Box|bt656_vs_r0                                                                                                                                                    ; 2       ;
; video_process:TV_Box|wr_sdram:wr_sdram_inst|state_d.BURST                                                                                                                           ; 2       ;
; video_process:TV_Box|fifo_display_1024x16:fifo_display_1024x16_inst|dcfifo:dcfifo_component|dcfifo_p0j1:auto_generated|a_graycounter_677:rdptr_g1p|_~6                              ; 2       ;
; video_process:TV_Box|vga_vs_r0                                                                                                                                                      ; 2       ;
; video_process:TV_Box|vga:vga_inst|Equal2~3                                                                                                                                          ; 2       ;
; video_process:TV_Box|vga:vga_inst|Equal2~2                                                                                                                                          ; 2       ;
; video_process:TV_Box|wr_sdram:wr_sdram_inst|LessThan2~2                                                                                                                             ; 2       ;
; I2C_AV_Config:I2C_AV_Config_inst|I2C_Controller:u0|Selector1~10                                                                                                                     ; 2       ;
; I2C_AV_Config:I2C_AV_Config_inst|I2C_Controller:u0|Selector1~9                                                                                                                      ; 2       ;
; I2C_AV_Config:I2C_AV_Config_inst|I2C_Controller:u0|Selector1~8                                                                                                                      ; 2       ;
; video_process:TV_Box|fifo_display_1024x16:fifo_display_1024x16_inst|dcfifo:dcfifo_component|dcfifo_p0j1:auto_generated|a_graycounter_677:rdptr_g1p|_~0                              ; 2       ;
; video_process:TV_Box|fifo_display_1024x16:fifo_display_1024x16_inst|dcfifo:dcfifo_component|dcfifo_p0j1:auto_generated|rdptr_g[0]                                                   ; 2       ;
; video_process:TV_Box|fifo_display_1024x16:fifo_display_1024x16_inst|dcfifo:dcfifo_component|dcfifo_p0j1:auto_generated|rdptr_g[3]                                                   ; 2       ;
; video_process:TV_Box|fifo_display_1024x16:fifo_display_1024x16_inst|dcfifo:dcfifo_component|dcfifo_p0j1:auto_generated|rdptr_g[1]                                                   ; 2       ;
; video_process:TV_Box|fifo_display_1024x16:fifo_display_1024x16_inst|dcfifo:dcfifo_component|dcfifo_p0j1:auto_generated|rdptr_g[2]                                                   ; 2       ;
; video_process:TV_Box|fifo_display_1024x16:fifo_display_1024x16_inst|dcfifo:dcfifo_component|dcfifo_p0j1:auto_generated|rdptr_g[5]                                                   ; 2       ;
; video_process:TV_Box|fifo_display_1024x16:fifo_display_1024x16_inst|dcfifo:dcfifo_component|dcfifo_p0j1:auto_generated|rdptr_g[4]                                                   ; 2       ;
; video_process:TV_Box|fifo_display_1024x16:fifo_display_1024x16_inst|dcfifo:dcfifo_component|dcfifo_p0j1:auto_generated|rdptr_g[7]                                                   ; 2       ;
; video_process:TV_Box|fifo_display_1024x16:fifo_display_1024x16_inst|dcfifo:dcfifo_component|dcfifo_p0j1:auto_generated|rdptr_g[6]                                                   ; 2       ;
; video_process:TV_Box|fifo_display_1024x16:fifo_display_1024x16_inst|dcfifo:dcfifo_component|dcfifo_p0j1:auto_generated|rdptr_g[9]                                                   ; 2       ;
; video_process:TV_Box|fifo_display_1024x16:fifo_display_1024x16_inst|dcfifo:dcfifo_component|dcfifo_p0j1:auto_generated|rdptr_g[8]                                                   ; 2       ;
; video_process:TV_Box|fifo_display_1024x16:fifo_display_1024x16_inst|dcfifo:dcfifo_component|dcfifo_p0j1:auto_generated|rdptr_g[10]                                                  ; 2       ;
; video_process:TV_Box|fifo_display_1024x16:fifo_display_1024x16_inst|dcfifo:dcfifo_component|dcfifo_p0j1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[0]  ; 2       ;
; video_process:TV_Box|fifo_display_1024x16:fifo_display_1024x16_inst|dcfifo:dcfifo_component|dcfifo_p0j1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[1]  ; 2       ;
; video_process:TV_Box|fifo_display_1024x16:fifo_display_1024x16_inst|dcfifo:dcfifo_component|dcfifo_p0j1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[4]  ; 2       ;
; video_process:TV_Box|fifo_display_1024x16:fifo_display_1024x16_inst|dcfifo:dcfifo_component|dcfifo_p0j1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[7]  ; 2       ;
; video_process:TV_Box|vga:vga_inst|Equal2~0                                                                                                                                          ; 2       ;
; video_process:TV_Box|vga:vga_inst|Equal5~1                                                                                                                                          ; 2       ;
; video_process:TV_Box|sdram_if:sdram_if_0|sdr_state_d2.S_IDLE_REF                                                                                                                    ; 2       ;
; video_process:TV_Box|sdram_if:sdram_if_0|sdr_state_d2.S_INIT_REF                                                                                                                    ; 2       ;
; video_process:TV_Box|vga:vga_inst|hs                                                                                                                                                ; 2       ;
; video_process:TV_Box|vga:vga_inst|de                                                                                                                                                ; 2       ;
; I2C_AV_Config:I2C_AV_Config_inst|Add1~0                                                                                                                                             ; 2       ;
; video_process:TV_Box|sdram_if:sdram_if_0|Add9~16                                                                                                                                    ; 2       ;
; video_process:TV_Box|sdram_if:sdram_if_0|Add9~14                                                                                                                                    ; 2       ;
; video_process:TV_Box|sdram_if:sdram_if_0|Add9~12                                                                                                                                    ; 2       ;
; video_process:TV_Box|sdram_if:sdram_if_0|Add9~10                                                                                                                                    ; 2       ;
; video_process:TV_Box|sdram_if:sdram_if_0|Add9~8                                                                                                                                     ; 2       ;
; video_process:TV_Box|sdram_if:sdram_if_0|Add9~6                                                                                                                                     ; 2       ;
; video_process:TV_Box|sdram_if:sdram_if_0|Add9~4                                                                                                                                     ; 2       ;
; video_process:TV_Box|sdram_if:sdram_if_0|Add9~2                                                                                                                                     ; 2       ;
; video_process:TV_Box|pixel_cnt[6]                                                                                                                                                   ; 2       ;
; video_process:TV_Box|pixel_cnt[5]                                                                                                                                                   ; 2       ;
; video_process:TV_Box|pixel_cnt[4]                                                                                                                                                   ; 2       ;
; video_process:TV_Box|pixel_cnt[3]                                                                                                                                                   ; 2       ;
; video_process:TV_Box|pixel_cnt[10]                                                                                                                                                  ; 2       ;
; video_process:TV_Box|rd_sdram:rd_sdram_inst|pixel_cnt[3]                                                                                                                            ; 2       ;
; video_process:TV_Box|rd_sdram:rd_sdram_inst|pixel_cnt[2]                                                                                                                            ; 2       ;
; video_process:TV_Box|rd_sdram:rd_sdram_inst|pixel_cnt[1]                                                                                                                            ; 2       ;
; video_process:TV_Box|rd_sdram:rd_sdram_inst|pixel_cnt[0]                                                                                                                            ; 2       ;
; video_process:TV_Box|rd_sdram:rd_sdram_inst|pixel_cnt[4]                                                                                                                            ; 2       ;
; video_process:TV_Box|rd_sdram:rd_sdram_inst|pixel_cnt[7]                                                                                                                            ; 2       ;
; video_process:TV_Box|rd_sdram:rd_sdram_inst|pixel_cnt[6]                                                                                                                            ; 2       ;
; video_process:TV_Box|rd_sdram:rd_sdram_inst|pixel_cnt[5]                                                                                                                            ; 2       ;
; video_process:TV_Box|sdram_if:sdram_if_0|rd_bst_len_cnt[8]                                                                                                                          ; 2       ;
; video_process:TV_Box|sdram_if:sdram_if_0|rd_bst_len_cnt[4]                                                                                                                          ; 2       ;
; video_process:TV_Box|sdram_if:sdram_if_0|rd_bst_len_cnt[3]                                                                                                                          ; 2       ;
; video_process:TV_Box|sdram_if:sdram_if_0|rd_bst_len_cnt[7]                                                                                                                          ; 2       ;
; video_process:TV_Box|sdram_if:sdram_if_0|rd_bst_len_cnt[6]                                                                                                                          ; 2       ;
; video_process:TV_Box|sdram_if:sdram_if_0|rd_bst_len_cnt[5]                                                                                                                          ; 2       ;
; video_process:TV_Box|sdram_if:sdram_if_0|rd_bst_len_cnt[2]                                                                                                                          ; 2       ;
; video_process:TV_Box|sdram_if:sdram_if_0|rd_bst_len_cnt[1]                                                                                                                          ; 2       ;
; video_process:TV_Box|sdram_if:sdram_if_0|rd_bst_len_cnt[0]                                                                                                                          ; 2       ;
; video_process:TV_Box|sdram_if:sdram_if_0|wr_bst_len_cnt[8]                                                                                                                          ; 2       ;
; video_process:TV_Box|sdram_if:sdram_if_0|wr_bst_len_cnt[6]                                                                                                                          ; 2       ;
; video_process:TV_Box|sdram_if:sdram_if_0|wr_bst_len_cnt[7]                                                                                                                          ; 2       ;
; video_process:TV_Box|sdram_if:sdram_if_0|wr_bst_len_cnt[4]                                                                                                                          ; 2       ;
; video_process:TV_Box|sdram_if:sdram_if_0|wr_bst_len_cnt[5]                                                                                                                          ; 2       ;
; video_process:TV_Box|sdram_if:sdram_if_0|wr_bst_len_cnt[2]                                                                                                                          ; 2       ;
; video_process:TV_Box|sdram_if:sdram_if_0|wr_bst_len_cnt[3]                                                                                                                          ; 2       ;
; video_process:TV_Box|sdram_if:sdram_if_0|wr_bst_len_cnt[0]                                                                                                                          ; 2       ;
; video_process:TV_Box|sdram_if:sdram_if_0|wr_bst_len_cnt[1]                                                                                                                          ; 2       ;
; video_process:TV_Box|rd_sdram:rd_sdram_inst|rd_row_addr[13]                                                                                                                         ; 2       ;
; video_process:TV_Box|wr_sdram:wr_sdram_inst|burst_row_addr[13]                                                                                                                      ; 2       ;
; video_process:TV_Box|rd_sdram:rd_sdram_inst|rd_row_addr[12]                                                                                                                         ; 2       ;
; video_process:TV_Box|wr_sdram:wr_sdram_inst|burst_row_addr[12]                                                                                                                      ; 2       ;
; video_process:TV_Box|rd_sdram:rd_sdram_inst|rd_row_addr[11]                                                                                                                         ; 2       ;
; video_process:TV_Box|wr_sdram:wr_sdram_inst|burst_row_addr[11]                                                                                                                      ; 2       ;
; video_process:TV_Box|rd_sdram:rd_sdram_inst|rd_row_addr[10]                                                                                                                         ; 2       ;
; video_process:TV_Box|wr_sdram:wr_sdram_inst|burst_row_addr[10]                                                                                                                      ; 2       ;
; video_process:TV_Box|rd_sdram:rd_sdram_inst|rd_row_addr[9]                                                                                                                          ; 2       ;
; video_process:TV_Box|wr_sdram:wr_sdram_inst|burst_row_addr[9]                                                                                                                       ; 2       ;
; video_process:TV_Box|rd_sdram:rd_sdram_inst|rd_row_addr[8]                                                                                                                          ; 2       ;
; video_process:TV_Box|wr_sdram:wr_sdram_inst|burst_row_addr[8]                                                                                                                       ; 2       ;
; video_process:TV_Box|rd_sdram:rd_sdram_inst|rd_row_addr[7]                                                                                                                          ; 2       ;
; video_process:TV_Box|wr_sdram:wr_sdram_inst|burst_row_addr[7]                                                                                                                       ; 2       ;
; video_process:TV_Box|rd_sdram:rd_sdram_inst|rd_row_addr[6]                                                                                                                          ; 2       ;
; video_process:TV_Box|wr_sdram:wr_sdram_inst|burst_row_addr[6]                                                                                                                       ; 2       ;
; video_process:TV_Box|rd_sdram:rd_sdram_inst|rd_row_addr[5]                                                                                                                          ; 2       ;
; video_process:TV_Box|wr_sdram:wr_sdram_inst|burst_row_addr[5]                                                                                                                       ; 2       ;
; video_process:TV_Box|rd_sdram:rd_sdram_inst|rd_row_addr[4]                                                                                                                          ; 2       ;
; video_process:TV_Box|wr_sdram:wr_sdram_inst|burst_row_addr[4]                                                                                                                       ; 2       ;
; video_process:TV_Box|rd_sdram:rd_sdram_inst|rd_row_addr[3]                                                                                                                          ; 2       ;
; video_process:TV_Box|wr_sdram:wr_sdram_inst|burst_row_addr[3]                                                                                                                       ; 2       ;
; video_process:TV_Box|rd_sdram:rd_sdram_inst|rd_row_addr[2]                                                                                                                          ; 2       ;
; video_process:TV_Box|wr_sdram:wr_sdram_inst|burst_row_addr[2]                                                                                                                       ; 2       ;
; I2C_AV_Config:I2C_AV_Config_inst|mI2C_CLK_DIV[15]                                                                                                                                   ; 2       ;
; I2C_AV_Config:I2C_AV_Config_inst|mI2C_CLK_DIV[14]                                                                                                                                   ; 2       ;
; I2C_AV_Config:I2C_AV_Config_inst|mI2C_CLK_DIV[13]                                                                                                                                   ; 2       ;
; I2C_AV_Config:I2C_AV_Config_inst|mI2C_CLK_DIV[12]                                                                                                                                   ; 2       ;
; I2C_AV_Config:I2C_AV_Config_inst|mI2C_CLK_DIV[7]                                                                                                                                    ; 2       ;
; I2C_AV_Config:I2C_AV_Config_inst|mI2C_CLK_DIV[6]                                                                                                                                    ; 2       ;
; I2C_AV_Config:I2C_AV_Config_inst|mI2C_CLK_DIV[5]                                                                                                                                    ; 2       ;
; I2C_AV_Config:I2C_AV_Config_inst|mI2C_CLK_DIV[4]                                                                                                                                    ; 2       ;
; I2C_AV_Config:I2C_AV_Config_inst|mI2C_CLK_DIV[3]                                                                                                                                    ; 2       ;
; I2C_AV_Config:I2C_AV_Config_inst|mI2C_CLK_DIV[2]                                                                                                                                    ; 2       ;
; I2C_AV_Config:I2C_AV_Config_inst|mI2C_CLK_DIV[11]                                                                                                                                   ; 2       ;
; I2C_AV_Config:I2C_AV_Config_inst|mI2C_CLK_DIV[10]                                                                                                                                   ; 2       ;
; I2C_AV_Config:I2C_AV_Config_inst|mI2C_CLK_DIV[9]                                                                                                                                    ; 2       ;
; I2C_AV_Config:I2C_AV_Config_inst|mI2C_CLK_DIV[8]                                                                                                                                    ; 2       ;
; video_process:TV_Box|rd_sdram:rd_sdram_inst|rd_row_addr[1]                                                                                                                          ; 2       ;
; video_process:TV_Box|wr_sdram:wr_sdram_inst|burst_row_addr[1]                                                                                                                       ; 2       ;
; video_process:TV_Box|sdram_if:sdram_if_0|auto_count[9]                                                                                                                              ; 2       ;
; video_process:TV_Box|sdram_if:sdram_if_0|auto_count[7]                                                                                                                              ; 2       ;
; video_process:TV_Box|sdram_if:sdram_if_0|auto_count[6]                                                                                                                              ; 2       ;
; video_process:TV_Box|sdram_if:sdram_if_0|auto_count[5]                                                                                                                              ; 2       ;
; video_process:TV_Box|sdram_if:sdram_if_0|auto_count[4]                                                                                                                              ; 2       ;
; video_process:TV_Box|sdram_if:sdram_if_0|auto_count[3]                                                                                                                              ; 2       ;
; video_process:TV_Box|sdram_if:sdram_if_0|auto_count[2]                                                                                                                              ; 2       ;
; video_process:TV_Box|sdram_if:sdram_if_0|auto_count[11]                                                                                                                             ; 2       ;
; video_process:TV_Box|sdram_if:sdram_if_0|auto_count[10]                                                                                                                             ; 2       ;
; video_process:TV_Box|sdram_if:sdram_if_0|auto_count[8]                                                                                                                              ; 2       ;
; video_process:TV_Box|rd_sdram:rd_sdram_inst|rd_row_addr[0]                                                                                                                          ; 2       ;
; video_process:TV_Box|fifo_wrbuffer_512x16:fifo_wrbuffer_512x16_inst|dcfifo:dcfifo_component|dcfifo_7si1:auto_generated|op_1~16                                                      ; 2       ;
; video_process:TV_Box|wr_sdram:wr_sdram_inst|burst_row_addr[0]                                                                                                                       ; 2       ;
; I2C_AV_Config:I2C_AV_Config_inst|mI2C_DATA[19]~feeder                                                                                                                               ; 1       ;
; video_process:TV_Box|sdram_if:sdram_if_0|rd_bst_acu_len[4]~feeder                                                                                                                   ; 1       ;
; bt656_clk_27m~input                                                                                                                                                                 ; 1       ;
; sdram_data[15]~input                                                                                                                                                                ; 1       ;
; sdram_data[14]~input                                                                                                                                                                ; 1       ;
; sdram_data[13]~input                                                                                                                                                                ; 1       ;
; sdram_data[12]~input                                                                                                                                                                ; 1       ;
; sdram_data[11]~input                                                                                                                                                                ; 1       ;
; sdram_data[10]~input                                                                                                                                                                ; 1       ;
; sdram_data[9]~input                                                                                                                                                                 ; 1       ;
; sdram_data[8]~input                                                                                                                                                                 ; 1       ;
; sdram_data[7]~input                                                                                                                                                                 ; 1       ;
; sdram_data[6]~input                                                                                                                                                                 ; 1       ;
; sdram_data[5]~input                                                                                                                                                                 ; 1       ;
; sdram_data[4]~input                                                                                                                                                                 ; 1       ;
; sdram_data[3]~input                                                                                                                                                                 ; 1       ;
; sdram_data[2]~input                                                                                                                                                                 ; 1       ;
; sdram_data[1]~input                                                                                                                                                                 ; 1       ;
; sdram_data[0]~input                                                                                                                                                                 ; 1       ;
; video_process:TV_Box|fifo_wrbuffer_512x16:fifo_wrbuffer_512x16_inst|dcfifo:dcfifo_component|dcfifo_7si1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0~_wirecell             ; 1       ;
; I2C_AV_Config:I2C_AV_Config_inst|mI2C_DATA[16]~2                                                                                                                                    ; 1       ;
; I2C_AV_Config:I2C_AV_Config_inst|LUT_INDEX[0]~2                                                                                                                                     ; 1       ;
; video_process:TV_Box|bt656_rx:bt656_rx_inst|lcc2~0                                                                                                                                  ; 1       ;
; video_process:TV_Box|fifo_wrbuffer_512x16:fifo_wrbuffer_512x16_inst|dcfifo:dcfifo_component|dcfifo_7si1:auto_generated|wrptr_g[0]~0                                                 ; 1       ;
; video_process:TV_Box|sdram_if:sdram_if_0|rd_bst_acu_len[7]~0                                                                                                                        ; 1       ;
; video_process:TV_Box|sdram_if:sdram_if_0|wr_bst_acu_len[0]~0                                                                                                                        ; 1       ;
; video_process:TV_Box|fifo_wrbuffer_512x16:fifo_wrbuffer_512x16_inst|dcfifo:dcfifo_component|dcfifo_7si1:auto_generated|rdptr_g[0]~0                                                 ; 1       ;
; video_process:TV_Box|vga_vs_r0~0                                                                                                                                                    ; 1       ;
; video_process:TV_Box|fifo_display_1024x16:fifo_display_1024x16_inst|dcfifo:dcfifo_component|dcfifo_p0j1:auto_generated|rdptr_g[0]~0                                                 ; 1       ;
; video_process:TV_Box|fifo_display_1024x16:fifo_display_1024x16_inst|dcfifo:dcfifo_component|dcfifo_p0j1:auto_generated|wrptr_g[0]~0                                                 ; 1       ;
; video_process:TV_Box|vga:vga_inst|de_d~0                                                                                                                                            ; 1       ;
; I2C_AV_Config:I2C_AV_Config_inst|Mux7~3                                                                                                                                             ; 1       ;
; I2C_AV_Config:I2C_AV_Config_inst|Mux7~2                                                                                                                                             ; 1       ;
; I2C_AV_Config:I2C_AV_Config_inst|Mux5~7                                                                                                                                             ; 1       ;
; I2C_AV_Config:I2C_AV_Config_inst|Mux5~6                                                                                                                                             ; 1       ;
; I2C_AV_Config:I2C_AV_Config_inst|Mux15~4                                                                                                                                            ; 1       ;
; I2C_AV_Config:I2C_AV_Config_inst|Mux15~3                                                                                                                                            ; 1       ;
; I2C_AV_Config:I2C_AV_Config_inst|Mux8~9                                                                                                                                             ; 1       ;
; video_process:TV_Box|sdram_if:sdram_if_0|time_tMRD_cnt[1]~8                                                                                                                         ; 1       ;
; video_process:TV_Box|sdram_if:sdram_if_0|time_tMRD_cnt[0]~7                                                                                                                         ; 1       ;
; video_process:TV_Box|sdram_if:sdram_if_0|time_tRCD_cnt[1]~6                                                                                                                         ; 1       ;
; video_process:TV_Box|sdram_if:sdram_if_0|time_tRCD_cnt[0]~5                                                                                                                         ; 1       ;
; video_process:TV_Box|sdram_if:sdram_if_0|time_tRC_cnt[0]~6                                                                                                                          ; 1       ;
; video_process:TV_Box|sdram_if:sdram_if_0|time_tRC_cnt[1]~5                                                                                                                          ; 1       ;
; video_process:TV_Box|sdram_if:sdram_if_0|time_tRP_cnt[1]~6                                                                                                                          ; 1       ;
; video_process:TV_Box|sdram_if:sdram_if_0|time_tRP_cnt[0]~5                                                                                                                          ; 1       ;
; video_process:TV_Box|sdram_if:sdram_if_0|sdr_A10~3                                                                                                                                  ; 1       ;
; video_process:TV_Box|bt656_rx:bt656_rx_inst|sav~2                                                                                                                                   ; 1       ;
; video_process:TV_Box|bt656_rx:bt656_rx_inst|sav~1                                                                                                                                   ; 1       ;
; video_process:TV_Box|bt656_rx:bt656_rx_inst|sav~0                                                                                                                                   ; 1       ;
; video_process:TV_Box|fifo_wrbuffer_512x16:fifo_wrbuffer_512x16_inst|dcfifo:dcfifo_component|dcfifo_7si1:auto_generated|a_graycounter_1lc:wrptr_g1p|_~11                             ; 1       ;
; video_process:TV_Box|fifo_wrbuffer_512x16:fifo_wrbuffer_512x16_inst|dcfifo:dcfifo_component|dcfifo_7si1:auto_generated|a_graycounter_1lc:wrptr_g1p|_~10                             ; 1       ;
; video_process:TV_Box|fifo_wrbuffer_512x16:fifo_wrbuffer_512x16_inst|dcfifo:dcfifo_component|dcfifo_7si1:auto_generated|a_graycounter_1lc:wrptr_g1p|_~9                              ; 1       ;
; video_process:TV_Box|bt656_rx:bt656_rx_inst|Selector0~0                                                                                                                             ; 1       ;
; video_process:TV_Box|bt656_rx:bt656_rx_inst|cr_reg[7]                                                                                                                               ; 1       ;
; video_process:TV_Box|bt656_rx:bt656_rx_inst|cr_reg[6]                                                                                                                               ; 1       ;
; video_process:TV_Box|bt656_rx:bt656_rx_inst|cr_reg[5]                                                                                                                               ; 1       ;
; video_process:TV_Box|bt656_rx:bt656_rx_inst|cr_reg[4]                                                                                                                               ; 1       ;
; video_process:TV_Box|bt656_rx:bt656_rx_inst|cr_reg[3]                                                                                                                               ; 1       ;
; video_process:TV_Box|bt656_rx:bt656_rx_inst|cr_reg[2]                                                                                                                               ; 1       ;
; video_process:TV_Box|bt656_rx:bt656_rx_inst|cr_reg[1]                                                                                                                               ; 1       ;
; video_process:TV_Box|bt656_rx:bt656_rx_inst|cr_reg[0]                                                                                                                               ; 1       ;
; video_process:TV_Box|fifo_wrbuffer_512x16:fifo_wrbuffer_512x16_inst|dcfifo:dcfifo_component|dcfifo_7si1:auto_generated|a_graycounter_577:rdptr_g1p|_~8                              ; 1       ;
; video_process:TV_Box|fifo_wrbuffer_512x16:fifo_wrbuffer_512x16_inst|dcfifo:dcfifo_component|dcfifo_7si1:auto_generated|a_graycounter_577:rdptr_g1p|_~7                              ; 1       ;
; video_process:TV_Box|bt656_rx:bt656_rx_inst|y_reg[7]                                                                                                                                ; 1       ;
; video_process:TV_Box|bt656_rx:bt656_rx_inst|y_reg[6]                                                                                                                                ; 1       ;
; video_process:TV_Box|bt656_rx:bt656_rx_inst|y_reg[5]                                                                                                                                ; 1       ;
; video_process:TV_Box|bt656_rx:bt656_rx_inst|y_reg[4]                                                                                                                                ; 1       ;
; video_process:TV_Box|bt656_rx:bt656_rx_inst|y_reg[3]                                                                                                                                ; 1       ;
; video_process:TV_Box|bt656_rx:bt656_rx_inst|y_reg[2]                                                                                                                                ; 1       ;
; video_process:TV_Box|bt656_rx:bt656_rx_inst|y_reg[1]                                                                                                                                ; 1       ;
; video_process:TV_Box|bt656_rx:bt656_rx_inst|y_reg[0]                                                                                                                                ; 1       ;
; video_process:TV_Box|fifo_wrbuffer_512x16:fifo_wrbuffer_512x16_inst|dcfifo:dcfifo_component|dcfifo_7si1:auto_generated|a_graycounter_1lc:wrptr_g1p|_~8                              ; 1       ;
; video_process:TV_Box|fifo_wrbuffer_512x16:fifo_wrbuffer_512x16_inst|dcfifo:dcfifo_component|dcfifo_7si1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0]                 ; 1       ;
; video_process:TV_Box|fifo_wrbuffer_512x16:fifo_wrbuffer_512x16_inst|dcfifo:dcfifo_component|dcfifo_7si1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[1]                 ; 1       ;
; video_process:TV_Box|fifo_wrbuffer_512x16:fifo_wrbuffer_512x16_inst|dcfifo:dcfifo_component|dcfifo_7si1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[2]                 ; 1       ;
; video_process:TV_Box|bt656_rx:bt656_rx_inst|time_ref.idle                                                                                                                           ; 1       ;
; video_process:TV_Box|bt656_rx:bt656_rx_inst|time_ref~15                                                                                                                             ; 1       ;
; video_process:TV_Box|wr_sdram:wr_sdram_inst|line_burst_cnt~4                                                                                                                        ; 1       ;
; video_process:TV_Box|wr_sdram:wr_sdram_inst|line_burst_cnt~3                                                                                                                        ; 1       ;
; video_process:TV_Box|wr_sdram:wr_sdram_inst|line_burst_cnt~1                                                                                                                        ; 1       ;
; video_process:TV_Box|sdram_if:sdram_if_0|init_cnt[0]~1                                                                                                                              ; 1       ;
; video_process:TV_Box|sdram_if:sdram_if_0|init_ref_cnt[0]~4                                                                                                                          ; 1       ;
; video_process:TV_Box|sdram_if:sdram_if_0|init_ref_cnt[1]~3                                                                                                                          ; 1       ;
; video_process:TV_Box|sdram_if:sdram_if_0|init_ref_cnt[2]~2                                                                                                                          ; 1       ;
; I2C_AV_Config:I2C_AV_Config_inst|Mux15~2                                                                                                                                            ; 1       ;
; I2C_AV_Config:I2C_AV_Config_inst|Mux15~1                                                                                                                                            ; 1       ;
; I2C_AV_Config:I2C_AV_Config_inst|Mux15~0                                                                                                                                            ; 1       ;
; I2C_AV_Config:I2C_AV_Config_inst|Mux14~3                                                                                                                                            ; 1       ;
; I2C_AV_Config:I2C_AV_Config_inst|Mux14~2                                                                                                                                            ; 1       ;
; I2C_AV_Config:I2C_AV_Config_inst|Mux14~1                                                                                                                                            ; 1       ;
; I2C_AV_Config:I2C_AV_Config_inst|Mux14~0                                                                                                                                            ; 1       ;
; I2C_AV_Config:I2C_AV_Config_inst|Mux12~5                                                                                                                                            ; 1       ;
; I2C_AV_Config:I2C_AV_Config_inst|Mux12~4                                                                                                                                            ; 1       ;
; I2C_AV_Config:I2C_AV_Config_inst|Mux12~3                                                                                                                                            ; 1       ;
; I2C_AV_Config:I2C_AV_Config_inst|Mux11~3                                                                                                                                            ; 1       ;
; I2C_AV_Config:I2C_AV_Config_inst|Mux11~2                                                                                                                                            ; 1       ;
; I2C_AV_Config:I2C_AV_Config_inst|Mux11~1                                                                                                                                            ; 1       ;
; I2C_AV_Config:I2C_AV_Config_inst|Mux10~1                                                                                                                                            ; 1       ;
; I2C_AV_Config:I2C_AV_Config_inst|Mux12~0                                                                                                                                            ; 1       ;
; I2C_AV_Config:I2C_AV_Config_inst|Mux10~0                                                                                                                                            ; 1       ;
; I2C_AV_Config:I2C_AV_Config_inst|Mux13~5                                                                                                                                            ; 1       ;
; I2C_AV_Config:I2C_AV_Config_inst|Mux13~4                                                                                                                                            ; 1       ;
; I2C_AV_Config:I2C_AV_Config_inst|Mux13~3                                                                                                                                            ; 1       ;
; I2C_AV_Config:I2C_AV_Config_inst|Mux13~1                                                                                                                                            ; 1       ;
; I2C_AV_Config:I2C_AV_Config_inst|Mux13~0                                                                                                                                            ; 1       ;
; I2C_AV_Config:I2C_AV_Config_inst|Mux2~3                                                                                                                                             ; 1       ;
; I2C_AV_Config:I2C_AV_Config_inst|Mux2~2                                                                                                                                             ; 1       ;
; I2C_AV_Config:I2C_AV_Config_inst|Mux2~1                                                                                                                                             ; 1       ;
; I2C_AV_Config:I2C_AV_Config_inst|Mux2~0                                                                                                                                             ; 1       ;
; I2C_AV_Config:I2C_AV_Config_inst|Mux6~8                                                                                                                                             ; 1       ;
; I2C_AV_Config:I2C_AV_Config_inst|Mux6~7                                                                                                                                             ; 1       ;
; I2C_AV_Config:I2C_AV_Config_inst|Mux6~6                                                                                                                                             ; 1       ;
; I2C_AV_Config:I2C_AV_Config_inst|Mux6~5                                                                                                                                             ; 1       ;
; I2C_AV_Config:I2C_AV_Config_inst|Mux6~4                                                                                                                                             ; 1       ;
; I2C_AV_Config:I2C_AV_Config_inst|Mux6~3                                                                                                                                             ; 1       ;
; I2C_AV_Config:I2C_AV_Config_inst|Mux6~2                                                                                                                                             ; 1       ;
; I2C_AV_Config:I2C_AV_Config_inst|Mux6~1                                                                                                                                             ; 1       ;
; I2C_AV_Config:I2C_AV_Config_inst|Mux6~0                                                                                                                                             ; 1       ;
; I2C_AV_Config:I2C_AV_Config_inst|Mux1~0                                                                                                                                             ; 1       ;
; I2C_AV_Config:I2C_AV_Config_inst|Mux9~4                                                                                                                                             ; 1       ;
; I2C_AV_Config:I2C_AV_Config_inst|Mux9~3                                                                                                                                             ; 1       ;
; I2C_AV_Config:I2C_AV_Config_inst|Mux9~0                                                                                                                                             ; 1       ;
; I2C_AV_Config:I2C_AV_Config_inst|Mux5~4                                                                                                                                             ; 1       ;
; I2C_AV_Config:I2C_AV_Config_inst|Mux3~9                                                                                                                                             ; 1       ;
; I2C_AV_Config:I2C_AV_Config_inst|Mux3~8                                                                                                                                             ; 1       ;
; I2C_AV_Config:I2C_AV_Config_inst|Mux3~6                                                                                                                                             ; 1       ;
; I2C_AV_Config:I2C_AV_Config_inst|Mux3~5                                                                                                                                             ; 1       ;
; I2C_AV_Config:I2C_AV_Config_inst|Mux3~4                                                                                                                                             ; 1       ;
; I2C_AV_Config:I2C_AV_Config_inst|Mux3~3                                                                                                                                             ; 1       ;
; I2C_AV_Config:I2C_AV_Config_inst|Mux0~1                                                                                                                                             ; 1       ;
; I2C_AV_Config:I2C_AV_Config_inst|Mux0~0                                                                                                                                             ; 1       ;
; I2C_AV_Config:I2C_AV_Config_inst|Mux7~0                                                                                                                                             ; 1       ;
; I2C_AV_Config:I2C_AV_Config_inst|Mux4~6                                                                                                                                             ; 1       ;
; I2C_AV_Config:I2C_AV_Config_inst|Mux4~5                                                                                                                                             ; 1       ;
; I2C_AV_Config:I2C_AV_Config_inst|Mux4~4                                                                                                                                             ; 1       ;
; I2C_AV_Config:I2C_AV_Config_inst|Mux4~3                                                                                                                                             ; 1       ;
; I2C_AV_Config:I2C_AV_Config_inst|Mux4~2                                                                                                                                             ; 1       ;
; I2C_AV_Config:I2C_AV_Config_inst|Mux4~1                                                                                                                                             ; 1       ;
; I2C_AV_Config:I2C_AV_Config_inst|Mux8~8                                                                                                                                             ; 1       ;
; I2C_AV_Config:I2C_AV_Config_inst|Mux8~7                                                                                                                                             ; 1       ;
; I2C_AV_Config:I2C_AV_Config_inst|Mux8~6                                                                                                                                             ; 1       ;
; I2C_AV_Config:I2C_AV_Config_inst|Mux8~5                                                                                                                                             ; 1       ;
; I2C_AV_Config:I2C_AV_Config_inst|Mux5~0                                                                                                                                             ; 1       ;
; I2C_AV_Config:I2C_AV_Config_inst|Mux8~4                                                                                                                                             ; 1       ;
; I2C_AV_Config:I2C_AV_Config_inst|Mux3~0                                                                                                                                             ; 1       ;
; I2C_AV_Config:I2C_AV_Config_inst|Mux8~3                                                                                                                                             ; 1       ;
; I2C_AV_Config:I2C_AV_Config_inst|Mux8~2                                                                                                                                             ; 1       ;
; I2C_AV_Config:I2C_AV_Config_inst|LessThan2~0                                                                                                                                        ; 1       ;
; video_process:TV_Box|fifo_wrbuffer_512x16:fifo_wrbuffer_512x16_inst|dcfifo:dcfifo_component|dcfifo_7si1:auto_generated|a_graycounter_577:rdptr_g1p|_~6                              ; 1       ;
; video_process:TV_Box|fifo_wrbuffer_512x16:fifo_wrbuffer_512x16_inst|dcfifo:dcfifo_component|dcfifo_7si1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                  ; 1       ;
; video_process:TV_Box|fifo_wrbuffer_512x16:fifo_wrbuffer_512x16_inst|dcfifo:dcfifo_component|dcfifo_7si1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                  ; 1       ;
; video_process:TV_Box|fifo_wrbuffer_512x16:fifo_wrbuffer_512x16_inst|dcfifo:dcfifo_component|dcfifo_7si1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]                  ; 1       ;
; video_process:TV_Box|bt656_rx:bt656_rx_inst|input_phase~1                                                                                                                           ; 1       ;
; video_process:TV_Box|bt656_rx:bt656_rx_inst|input_phase~0                                                                                                                           ; 1       ;
; video_process:TV_Box|bt656_rx:bt656_rx_inst|y[7]                                                                                                                                    ; 1       ;
; video_process:TV_Box|bt656_rx:bt656_rx_inst|y[6]                                                                                                                                    ; 1       ;
; video_process:TV_Box|bt656_rx:bt656_rx_inst|y[5]                                                                                                                                    ; 1       ;
; video_process:TV_Box|bt656_rx:bt656_rx_inst|y[4]                                                                                                                                    ; 1       ;
; video_process:TV_Box|bt656_rx:bt656_rx_inst|y[3]                                                                                                                                    ; 1       ;
; video_process:TV_Box|bt656_rx:bt656_rx_inst|y[2]                                                                                                                                    ; 1       ;
; video_process:TV_Box|bt656_rx:bt656_rx_inst|y[1]                                                                                                                                    ; 1       ;
; video_process:TV_Box|bt656_rx:bt656_rx_inst|y[0]                                                                                                                                    ; 1       ;
; video_process:TV_Box|wr_sdram:wr_sdram_inst|xscale_factor~11                                                                                                                        ; 1       ;
; video_process:TV_Box|wr_sdram:wr_sdram_inst|xscale_factor~10                                                                                                                        ; 1       ;
; video_process:TV_Box|wr_sdram:wr_sdram_inst|xscale_factor~9                                                                                                                         ; 1       ;
; video_process:TV_Box|wr_sdram:wr_sdram_inst|hs_end~0                                                                                                                                ; 1       ;
; video_process:TV_Box|fifo_wrbuffer_512x16:fifo_wrbuffer_512x16_inst|dcfifo:dcfifo_component|dcfifo_7si1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3~0                     ; 1       ;
; video_process:TV_Box|fifo_wrbuffer_512x16:fifo_wrbuffer_512x16_inst|dcfifo:dcfifo_component|dcfifo_7si1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2~0                     ; 1       ;
; video_process:TV_Box|fifo_wrbuffer_512x16:fifo_wrbuffer_512x16_inst|dcfifo:dcfifo_component|dcfifo_7si1:auto_generated|a_graycounter_1lc:wrptr_g1p|_~7                              ; 1       ;
; video_process:TV_Box|fifo_wrbuffer_512x16:fifo_wrbuffer_512x16_inst|dcfifo:dcfifo_component|dcfifo_7si1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5~0                     ; 1       ;
; video_process:TV_Box|fifo_wrbuffer_512x16:fifo_wrbuffer_512x16_inst|dcfifo:dcfifo_component|dcfifo_7si1:auto_generated|a_graycounter_1lc:wrptr_g1p|_~6                              ; 1       ;
; video_process:TV_Box|fifo_wrbuffer_512x16:fifo_wrbuffer_512x16_inst|dcfifo:dcfifo_component|dcfifo_7si1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4~0                     ; 1       ;
; video_process:TV_Box|fifo_wrbuffer_512x16:fifo_wrbuffer_512x16_inst|dcfifo:dcfifo_component|dcfifo_7si1:auto_generated|a_graycounter_1lc:wrptr_g1p|_~4                              ; 1       ;
; video_process:TV_Box|fifo_wrbuffer_512x16:fifo_wrbuffer_512x16_inst|dcfifo:dcfifo_component|dcfifo_7si1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7~0                     ; 1       ;
; video_process:TV_Box|fifo_wrbuffer_512x16:fifo_wrbuffer_512x16_inst|dcfifo:dcfifo_component|dcfifo_7si1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6~0                     ; 1       ;
; video_process:TV_Box|fifo_wrbuffer_512x16:fifo_wrbuffer_512x16_inst|dcfifo:dcfifo_component|dcfifo_7si1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9~0                     ; 1       ;
; video_process:TV_Box|fifo_wrbuffer_512x16:fifo_wrbuffer_512x16_inst|dcfifo:dcfifo_component|dcfifo_7si1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8~0                     ; 1       ;
; video_process:TV_Box|fifo_wrbuffer_512x16:fifo_wrbuffer_512x16_inst|dcfifo:dcfifo_component|dcfifo_7si1:auto_generated|a_graycounter_1lc:wrptr_g1p|_~1                              ; 1       ;
; video_process:TV_Box|fifo_wrbuffer_512x16:fifo_wrbuffer_512x16_inst|dcfifo:dcfifo_component|dcfifo_7si1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1~0                     ; 1       ;
; video_process:TV_Box|fifo_wrbuffer_512x16:fifo_wrbuffer_512x16_inst|dcfifo:dcfifo_component|dcfifo_7si1:auto_generated|a_graycounter_1lc:wrptr_g1p|_~0                              ; 1       ;
; I2C_AV_Config:I2C_AV_Config_inst|Selector1~0                                                                                                                                        ; 1       ;
; I2C_AV_Config:I2C_AV_Config_inst|I2C_Controller:u0|ACK3~2                                                                                                                           ; 1       ;
; I2C_AV_Config:I2C_AV_Config_inst|I2C_Controller:u0|ACK3~1                                                                                                                           ; 1       ;
; I2C_AV_Config:I2C_AV_Config_inst|I2C_Controller:u0|Selector3~0                                                                                                                      ; 1       ;
; I2C_AV_Config:I2C_AV_Config_inst|I2C_Controller:u0|ACK3~0                                                                                                                           ; 1       ;
; I2C_AV_Config:I2C_AV_Config_inst|I2C_Controller:u0|ACK2~2                                                                                                                           ; 1       ;
; I2C_AV_Config:I2C_AV_Config_inst|I2C_Controller:u0|ACK2~1                                                                                                                           ; 1       ;
; I2C_AV_Config:I2C_AV_Config_inst|I2C_Controller:u0|ACK2~0                                                                                                                           ; 1       ;
; I2C_AV_Config:I2C_AV_Config_inst|I2C_Controller:u0|ACK1~2                                                                                                                           ; 1       ;
; I2C_AV_Config:I2C_AV_Config_inst|I2C_Controller:u0|ACK1~1                                                                                                                           ; 1       ;
; video_process:TV_Box|fifo_display_1024x16:fifo_display_1024x16_inst|dcfifo:dcfifo_component|dcfifo_p0j1:auto_generated|a_graycounter_2lc:wrptr_g1p|_~9                              ; 1       ;
; video_process:TV_Box|fifo_display_1024x16:fifo_display_1024x16_inst|dcfifo:dcfifo_component|dcfifo_p0j1:auto_generated|a_graycounter_2lc:wrptr_g1p|_~8                              ; 1       ;
; video_process:TV_Box|fifo_display_1024x16:fifo_display_1024x16_inst|dcfifo:dcfifo_component|dcfifo_p0j1:auto_generated|a_graycounter_2lc:wrptr_g1p|_~7                              ; 1       ;
; video_process:TV_Box|sdram_if:sdram_if_0|sdr_rd_en_d                                                                                                                                ; 1       ;
; video_process:TV_Box|sdram_if:sdram_if_0|time_tMRD_cnt[2]~6                                                                                                                         ; 1       ;
; video_process:TV_Box|sdram_if:sdram_if_0|Selector3~0                                                                                                                                ; 1       ;
; video_process:TV_Box|bt656_rx:bt656_rx_inst|time_ref.ff                                                                                                                             ; 1       ;
; video_process:TV_Box|fifo_wrbuffer_512x16:fifo_wrbuffer_512x16_inst|dcfifo:dcfifo_component|dcfifo_7si1:auto_generated|delayed_wrptr_g[0]                                           ; 1       ;
; video_process:TV_Box|fifo_wrbuffer_512x16:fifo_wrbuffer_512x16_inst|dcfifo:dcfifo_component|dcfifo_7si1:auto_generated|delayed_wrptr_g[1]                                           ; 1       ;
; video_process:TV_Box|fifo_wrbuffer_512x16:fifo_wrbuffer_512x16_inst|dcfifo:dcfifo_component|dcfifo_7si1:auto_generated|delayed_wrptr_g[2]                                           ; 1       ;
; video_process:TV_Box|fifo_wrbuffer_512x16:fifo_wrbuffer_512x16_inst|dcfifo:dcfifo_component|dcfifo_7si1:auto_generated|delayed_wrptr_g[3]                                           ; 1       ;
; video_process:TV_Box|fifo_wrbuffer_512x16:fifo_wrbuffer_512x16_inst|dcfifo:dcfifo_component|dcfifo_7si1:auto_generated|delayed_wrptr_g[4]                                           ; 1       ;
; video_process:TV_Box|fifo_wrbuffer_512x16:fifo_wrbuffer_512x16_inst|dcfifo:dcfifo_component|dcfifo_7si1:auto_generated|delayed_wrptr_g[5]                                           ; 1       ;
; video_process:TV_Box|fifo_wrbuffer_512x16:fifo_wrbuffer_512x16_inst|dcfifo:dcfifo_component|dcfifo_7si1:auto_generated|delayed_wrptr_g[6]                                           ; 1       ;
; video_process:TV_Box|fifo_wrbuffer_512x16:fifo_wrbuffer_512x16_inst|dcfifo:dcfifo_component|dcfifo_7si1:auto_generated|delayed_wrptr_g[7]                                           ; 1       ;
; video_process:TV_Box|fifo_wrbuffer_512x16:fifo_wrbuffer_512x16_inst|dcfifo:dcfifo_component|dcfifo_7si1:auto_generated|delayed_wrptr_g[8]                                           ; 1       ;
; video_process:TV_Box|fifo_wrbuffer_512x16:fifo_wrbuffer_512x16_inst|dcfifo:dcfifo_component|dcfifo_7si1:auto_generated|delayed_wrptr_g[9]                                           ; 1       ;
; video_process:TV_Box|wr_sdram:wr_sdram_inst|burst_length~10                                                                                                                         ; 1       ;
; video_process:TV_Box|wr_sdram:wr_sdram_inst|burst_length~9                                                                                                                          ; 1       ;
; video_process:TV_Box|wr_sdram:wr_sdram_inst|burst_length~8                                                                                                                          ; 1       ;
; video_process:TV_Box|wr_sdram:wr_sdram_inst|burst_length~7                                                                                                                          ; 1       ;
; video_process:TV_Box|wr_sdram:wr_sdram_inst|burst_length~6                                                                                                                          ; 1       ;
; video_process:TV_Box|wr_sdram:wr_sdram_inst|burst_length~5                                                                                                                          ; 1       ;
; video_process:TV_Box|wr_sdram:wr_sdram_inst|burst_length~4                                                                                                                          ; 1       ;
; video_process:TV_Box|wr_sdram:wr_sdram_inst|burst_length~3                                                                                                                          ; 1       ;
; video_process:TV_Box|wr_sdram:wr_sdram_inst|burst_length~1                                                                                                                          ; 1       ;
; video_process:TV_Box|sdram_if:sdram_if_0|sdr_state~25                                                                                                                               ; 1       ;
; video_process:TV_Box|sdram_if:sdram_if_0|sdr_state.S_IDLE~0                                                                                                                         ; 1       ;
; video_process:TV_Box|sdram_if:sdram_if_0|init_cnt[15]~0                                                                                                                             ; 1       ;
; video_process:TV_Box|sdram_if:sdram_if_0|init_cnt[1]                                                                                                                                ; 1       ;
; video_process:TV_Box|sdram_if:sdram_if_0|init_cnt[2]                                                                                                                                ; 1       ;
; video_process:TV_Box|sdram_if:sdram_if_0|init_cnt[3]                                                                                                                                ; 1       ;
; video_process:TV_Box|sdram_if:sdram_if_0|init_cnt[4]                                                                                                                                ; 1       ;
; video_process:TV_Box|sdram_if:sdram_if_0|init_cnt[5]                                                                                                                                ; 1       ;
; video_process:TV_Box|sdram_if:sdram_if_0|init_cnt[6]                                                                                                                                ; 1       ;
; video_process:TV_Box|sdram_if:sdram_if_0|init_cnt[7]                                                                                                                                ; 1       ;
; video_process:TV_Box|sdram_if:sdram_if_0|init_cnt[8]                                                                                                                                ; 1       ;
; video_process:TV_Box|sdram_if:sdram_if_0|init_cnt[9]                                                                                                                                ; 1       ;
; video_process:TV_Box|sdram_if:sdram_if_0|init_cnt[10]                                                                                                                               ; 1       ;
; video_process:TV_Box|sdram_if:sdram_if_0|init_cnt[11]                                                                                                                               ; 1       ;
; video_process:TV_Box|sdram_if:sdram_if_0|init_cnt[12]                                                                                                                               ; 1       ;
; video_process:TV_Box|sdram_if:sdram_if_0|init_cnt[13]                                                                                                                               ; 1       ;
; video_process:TV_Box|sdram_if:sdram_if_0|init_cnt[14]                                                                                                                               ; 1       ;
; video_process:TV_Box|sdram_if:sdram_if_0|init_ref_cnt[3]~1                                                                                                                          ; 1       ;
; video_process:TV_Box|sdram_if:sdram_if_0|Selector9~0                                                                                                                                ; 1       ;
; video_process:TV_Box|sdram_if:sdram_if_0|time_tRCD_cnt[2]~4                                                                                                                         ; 1       ;
; video_process:TV_Box|sdram_if:sdram_if_0|Selector7~0                                                                                                                                ; 1       ;
; video_process:TV_Box|rd_sdram:rd_sdram_inst|burst_cnt~2                                                                                                                             ; 1       ;
; video_process:TV_Box|rd_sdram:rd_sdram_inst|burst_cnt~1                                                                                                                             ; 1       ;
; video_process:TV_Box|rd_sdram:rd_sdram_inst|burst_cnt~0                                                                                                                             ; 1       ;
; video_process:TV_Box|rd_sdram:rd_sdram_inst|yscale_factor_d~7                                                                                                                       ; 1       ;
; video_process:TV_Box|rd_sdram:rd_sdram_inst|yscale_factor_d~6                                                                                                                       ; 1       ;
; video_process:TV_Box|rd_sdram:rd_sdram_inst|yscale_factor_d~5                                                                                                                       ; 1       ;
; video_process:TV_Box|rd_sdram:rd_sdram_inst|yscale_factor_d~4                                                                                                                       ; 1       ;
; video_process:TV_Box|rd_sdram:rd_sdram_inst|yscale_factor_d~3                                                                                                                       ; 1       ;
; video_process:TV_Box|rd_sdram:rd_sdram_inst|yscale_factor_d~2                                                                                                                       ; 1       ;
; video_process:TV_Box|rd_sdram:rd_sdram_inst|yscale_factor_d~1                                                                                                                       ; 1       ;
; video_process:TV_Box|rd_sdram:rd_sdram_inst|yscale_factor_d~0                                                                                                                       ; 1       ;
; I2C_AV_Config:I2C_AV_Config_inst|mI2C_DATA[0]                                                                                                                                       ; 1       ;
; I2C_AV_Config:I2C_AV_Config_inst|mI2C_DATA[1]                                                                                                                                       ; 1       ;
; I2C_AV_Config:I2C_AV_Config_inst|mI2C_DATA[3]                                                                                                                                       ; 1       ;
; I2C_AV_Config:I2C_AV_Config_inst|mI2C_DATA[4]                                                                                                                                       ; 1       ;
; I2C_AV_Config:I2C_AV_Config_inst|mI2C_DATA[5]                                                                                                                                       ; 1       ;
; I2C_AV_Config:I2C_AV_Config_inst|mI2C_DATA[2]                                                                                                                                       ; 1       ;
; I2C_AV_Config:I2C_AV_Config_inst|mI2C_DATA[13]                                                                                                                                      ; 1       ;
; I2C_AV_Config:I2C_AV_Config_inst|mI2C_DATA[9]                                                                                                                                       ; 1       ;
; I2C_AV_Config:I2C_AV_Config_inst|mI2C_DATA[14]                                                                                                                                      ; 1       ;
; I2C_AV_Config:I2C_AV_Config_inst|mI2C_DATA[6]                                                                                                                                       ; 1       ;
; I2C_AV_Config:I2C_AV_Config_inst|mI2C_DATA[10]                                                                                                                                      ; 1       ;
; I2C_AV_Config:I2C_AV_Config_inst|mI2C_DATA[16]                                                                                                                                      ; 1       ;
; I2C_AV_Config:I2C_AV_Config_inst|mI2C_DATA[12]                                                                                                                                      ; 1       ;
; I2C_AV_Config:I2C_AV_Config_inst|mI2C_DATA[15]                                                                                                                                      ; 1       ;
; I2C_AV_Config:I2C_AV_Config_inst|mI2C_DATA[8]                                                                                                                                       ; 1       ;
; I2C_AV_Config:I2C_AV_Config_inst|mI2C_DATA[7]                                                                                                                                       ; 1       ;
; I2C_AV_Config:I2C_AV_Config_inst|mI2C_DATA[17]                                                                                                                                      ; 1       ;
; I2C_AV_Config:I2C_AV_Config_inst|I2C_Controller:u0|SD[19]~1                                                                                                                         ; 1       ;
; I2C_AV_Config:I2C_AV_Config_inst|mI2C_DATA[19]                                                                                                                                      ; 1       ;
; video_process:TV_Box|fifo_wrbuffer_512x16:fifo_wrbuffer_512x16_inst|dcfifo:dcfifo_component|dcfifo_7si1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9~0                     ; 1       ;
; video_process:TV_Box|fifo_wrbuffer_512x16:fifo_wrbuffer_512x16_inst|dcfifo:dcfifo_component|dcfifo_7si1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8~0                     ; 1       ;
; video_process:TV_Box|fifo_wrbuffer_512x16:fifo_wrbuffer_512x16_inst|dcfifo:dcfifo_component|dcfifo_7si1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7~0                     ; 1       ;
; video_process:TV_Box|fifo_wrbuffer_512x16:fifo_wrbuffer_512x16_inst|dcfifo:dcfifo_component|dcfifo_7si1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6~0                     ; 1       ;
; video_process:TV_Box|fifo_wrbuffer_512x16:fifo_wrbuffer_512x16_inst|dcfifo:dcfifo_component|dcfifo_7si1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5~0                     ; 1       ;
; video_process:TV_Box|fifo_wrbuffer_512x16:fifo_wrbuffer_512x16_inst|dcfifo:dcfifo_component|dcfifo_7si1:auto_generated|a_graycounter_577:rdptr_g1p|_~3                              ; 1       ;
; video_process:TV_Box|fifo_wrbuffer_512x16:fifo_wrbuffer_512x16_inst|dcfifo:dcfifo_component|dcfifo_7si1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4~0                     ; 1       ;
; video_process:TV_Box|fifo_wrbuffer_512x16:fifo_wrbuffer_512x16_inst|dcfifo:dcfifo_component|dcfifo_7si1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3~0                     ; 1       ;
; video_process:TV_Box|fifo_wrbuffer_512x16:fifo_wrbuffer_512x16_inst|dcfifo:dcfifo_component|dcfifo_7si1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2~0                     ; 1       ;
; video_process:TV_Box|fifo_wrbuffer_512x16:fifo_wrbuffer_512x16_inst|dcfifo:dcfifo_component|dcfifo_7si1:auto_generated|a_graycounter_577:rdptr_g1p|_~1                              ; 1       ;
; video_process:TV_Box|fifo_wrbuffer_512x16:fifo_wrbuffer_512x16_inst|dcfifo:dcfifo_component|dcfifo_7si1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1~0                     ; 1       ;
; video_process:TV_Box|fifo_wrbuffer_512x16:fifo_wrbuffer_512x16_inst|dcfifo:dcfifo_component|dcfifo_7si1:auto_generated|a_graycounter_577:rdptr_g1p|_~0                              ; 1       ;
; video_process:TV_Box|bt656_rx:bt656_rx_inst|cb_reg[0]                                                                                                                               ; 1       ;
; video_process:TV_Box|bt656_rx:bt656_rx_inst|cb_reg[1]                                                                                                                               ; 1       ;
; video_process:TV_Box|bt656_rx:bt656_rx_inst|cb_reg[2]                                                                                                                               ; 1       ;
; video_process:TV_Box|bt656_rx:bt656_rx_inst|cb_reg[3]                                                                                                                               ; 1       ;
; video_process:TV_Box|bt656_rx:bt656_rx_inst|cb_reg[4]                                                                                                                               ; 1       ;
; video_process:TV_Box|bt656_rx:bt656_rx_inst|cb_reg[5]                                                                                                                               ; 1       ;
; video_process:TV_Box|bt656_rx:bt656_rx_inst|cb_reg[6]                                                                                                                               ; 1       ;
; video_process:TV_Box|bt656_rx:bt656_rx_inst|cb_reg[7]                                                                                                                               ; 1       ;
; video_process:TV_Box|wr_sdram:wr_sdram_inst|xscale_factor~8                                                                                                                         ; 1       ;
; video_process:TV_Box|wr_sdram:wr_sdram_inst|xscale_factor_d~7                                                                                                                       ; 1       ;
; video_process:TV_Box|wr_sdram:wr_sdram_inst|xscale_factor~7                                                                                                                         ; 1       ;
; video_process:TV_Box|wr_sdram:wr_sdram_inst|xscale_factor_d~6                                                                                                                       ; 1       ;
; video_process:TV_Box|wr_sdram:wr_sdram_inst|xscale_factor~6                                                                                                                         ; 1       ;
; video_process:TV_Box|wr_sdram:wr_sdram_inst|xscale_factor_d~5                                                                                                                       ; 1       ;
; video_process:TV_Box|wr_sdram:wr_sdram_inst|xscale_factor~5                                                                                                                         ; 1       ;
; video_process:TV_Box|wr_sdram:wr_sdram_inst|xscale_factor_d~4                                                                                                                       ; 1       ;
; video_process:TV_Box|wr_sdram:wr_sdram_inst|xscale_factor~4                                                                                                                         ; 1       ;
; video_process:TV_Box|wr_sdram:wr_sdram_inst|xscale_factor_d~3                                                                                                                       ; 1       ;
; video_process:TV_Box|wr_sdram:wr_sdram_inst|xscale_factor~3                                                                                                                         ; 1       ;
; video_process:TV_Box|wr_sdram:wr_sdram_inst|xscale_factor_d~2                                                                                                                       ; 1       ;
; video_process:TV_Box|wr_sdram:wr_sdram_inst|xscale_factor~2                                                                                                                         ; 1       ;
; video_process:TV_Box|wr_sdram:wr_sdram_inst|xscale_factor_d~1                                                                                                                       ; 1       ;
; video_process:TV_Box|wr_sdram:wr_sdram_inst|xscale_factor~1                                                                                                                         ; 1       ;
; video_process:TV_Box|wr_sdram:wr_sdram_inst|xscale_factor[9]                                                                                                                        ; 1       ;
; video_process:TV_Box|wr_sdram:wr_sdram_inst|xscale_factor[10]                                                                                                                       ; 1       ;
; video_process:TV_Box|wr_sdram:wr_sdram_inst|xscale_factor[11]                                                                                                                       ; 1       ;
; video_process:TV_Box|wr_sdram:wr_sdram_inst|xscale_factor_d~0                                                                                                                       ; 1       ;
; video_process:TV_Box|wr_sdram:wr_sdram_inst|Selector2~0                                                                                                                             ; 1       ;
; video_process:TV_Box|bt656_rx:bt656_rx_inst|field                                                                                                                                   ; 1       ;
; video_process:TV_Box|fifo_wrbuffer_512x16:fifo_wrbuffer_512x16_inst|dcfifo:dcfifo_component|dcfifo_7si1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3]  ; 1       ;
; video_process:TV_Box|fifo_wrbuffer_512x16:fifo_wrbuffer_512x16_inst|dcfifo:dcfifo_component|dcfifo_7si1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2]  ; 1       ;
; video_process:TV_Box|fifo_wrbuffer_512x16:fifo_wrbuffer_512x16_inst|dcfifo:dcfifo_component|dcfifo_7si1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5]  ; 1       ;
; video_process:TV_Box|fifo_wrbuffer_512x16:fifo_wrbuffer_512x16_inst|dcfifo:dcfifo_component|dcfifo_7si1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4]  ; 1       ;
; video_process:TV_Box|fifo_wrbuffer_512x16:fifo_wrbuffer_512x16_inst|dcfifo:dcfifo_component|dcfifo_7si1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7]  ; 1       ;
; video_process:TV_Box|fifo_wrbuffer_512x16:fifo_wrbuffer_512x16_inst|dcfifo:dcfifo_component|dcfifo_7si1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6]  ; 1       ;
; video_process:TV_Box|fifo_wrbuffer_512x16:fifo_wrbuffer_512x16_inst|dcfifo:dcfifo_component|dcfifo_7si1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8]  ; 1       ;
; video_process:TV_Box|fifo_wrbuffer_512x16:fifo_wrbuffer_512x16_inst|dcfifo:dcfifo_component|dcfifo_7si1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9]  ; 1       ;
; video_process:TV_Box|fifo_wrbuffer_512x16:fifo_wrbuffer_512x16_inst|dcfifo:dcfifo_component|dcfifo_7si1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1]  ; 1       ;
; video_process:TV_Box|fifo_wrbuffer_512x16:fifo_wrbuffer_512x16_inst|dcfifo:dcfifo_component|dcfifo_7si1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0]  ; 1       ;
; I2C_AV_Config:I2C_AV_Config_inst|Selector2~0                                                                                                                                        ; 1       ;
; I2C_AV_Config:I2C_AV_Config_inst|mSetup_ST~13                                                                                                                                       ; 1       ;
; I2C_AV_Config:I2C_AV_Config_inst|I2C_Controller:u0|END~2                                                                                                                            ; 1       ;
; I2C_AV_Config:I2C_AV_Config_inst|I2C_Controller:u0|END~1                                                                                                                            ; 1       ;
; I2C_AV_Config:I2C_AV_Config_inst|I2C_Controller:u0|END~0                                                                                                                            ; 1       ;
; video_process:TV_Box|fifo_display_1024x16:fifo_display_1024x16_inst|dcfifo:dcfifo_component|dcfifo_p0j1:auto_generated|a_graycounter_677:rdptr_g1p|_~10                             ; 1       ;
; video_process:TV_Box|fifo_display_1024x16:fifo_display_1024x16_inst|dcfifo:dcfifo_component|dcfifo_p0j1:auto_generated|a_graycounter_677:rdptr_g1p|_~9                              ; 1       ;
; video_process:TV_Box|fifo_display_1024x16:fifo_display_1024x16_inst|dcfifo:dcfifo_component|dcfifo_p0j1:auto_generated|a_graycounter_677:rdptr_g1p|_~8                              ; 1       ;
; video_process:TV_Box|fifo_display_1024x16:fifo_display_1024x16_inst|dcfifo:dcfifo_component|dcfifo_p0j1:auto_generated|a_graycounter_2lc:wrptr_g1p|_~6                              ; 1       ;
; video_process:TV_Box|fifo_display_1024x16:fifo_display_1024x16_inst|dcfifo:dcfifo_component|dcfifo_p0j1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[0]                 ; 1       ;
; video_process:TV_Box|fifo_display_1024x16:fifo_display_1024x16_inst|dcfifo:dcfifo_component|dcfifo_p0j1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[1]                 ; 1       ;
; video_process:TV_Box|fifo_display_1024x16:fifo_display_1024x16_inst|dcfifo:dcfifo_component|dcfifo_p0j1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[2]                 ; 1       ;
; video_process:TV_Box|vga:vga_inst|v_blank~0                                                                                                                                         ; 1       ;
; video_process:TV_Box|vga:vga_inst|always6~0                                                                                                                                         ; 1       ;
; video_process:TV_Box|vga:vga_inst|h_blank~0                                                                                                                                         ; 1       ;
; video_process:TV_Box|vga:vga_inst|Equal6~0                                                                                                                                          ; 1       ;
; video_process:TV_Box|sdram_if:sdram_if_0|sdr_rd_en_d2                                                                                                                               ; 1       ;
; video_process:TV_Box|rd_sdram:rd_sdram_inst|curr_state~18                                                                                                                           ; 1       ;
; video_process:TV_Box|rd_sdram:rd_sdram_inst|rd_data_length~2                                                                                                                        ; 1       ;
; video_process:TV_Box|rd_sdram:rd_sdram_inst|rd_data_length~1                                                                                                                        ; 1       ;
; video_process:TV_Box|sdram_if:sdram_if_0|Selector2~0                                                                                                                                ; 1       ;
; video_process:TV_Box|sdram_if:sdram_if_0|Selector1~1                                                                                                                                ; 1       ;
; video_process:TV_Box|sdram_if:sdram_if_0|Selector1~0                                                                                                                                ; 1       ;
; video_process:TV_Box|sdram_if:sdram_if_0|Selector14~1                                                                                                                               ; 1       ;
; video_process:TV_Box|sdram_if:sdram_if_0|Selector14~0                                                                                                                               ; 1       ;
; video_process:TV_Box|sdram_if:sdram_if_0|init_complete~0                                                                                                                            ; 1       ;
; video_process:TV_Box|sdram_if:sdram_if_0|Selector0~0                                                                                                                                ; 1       ;
; video_process:TV_Box|sdram_if:sdram_if_0|Selector4~1                                                                                                                                ; 1       ;
; video_process:TV_Box|sdram_if:sdram_if_0|Selector4~0                                                                                                                                ; 1       ;
; video_process:TV_Box|fifo_display_1024x16:fifo_display_1024x16_inst|dcfifo:dcfifo_component|dcfifo_p0j1:auto_generated|a_gray2bin_7ib:ws_dgrp_gray2bin|xor9                         ; 1       ;
; video_process:TV_Box|fifo_display_1024x16:fifo_display_1024x16_inst|dcfifo:dcfifo_component|dcfifo_p0j1:auto_generated|a_gray2bin_7ib:ws_dgrp_gray2bin|xor0                         ; 1       ;
; video_process:TV_Box|fifo_display_1024x16:fifo_display_1024x16_inst|dcfifo:dcfifo_component|dcfifo_p0j1:auto_generated|a_gray2bin_7ib:wrptr_g_gray2bin|xor0                         ; 1       ;
; video_process:TV_Box|fifo_display_1024x16:fifo_display_1024x16_inst|dcfifo:dcfifo_component|dcfifo_p0j1:auto_generated|a_gray2bin_7ib:ws_dgrp_gray2bin|xor2                         ; 1       ;
; video_process:TV_Box|fifo_display_1024x16:fifo_display_1024x16_inst|dcfifo:dcfifo_component|dcfifo_p0j1:auto_generated|a_gray2bin_7ib:wrptr_g_gray2bin|xor2                         ; 1       ;
; video_process:TV_Box|fifo_display_1024x16:fifo_display_1024x16_inst|dcfifo:dcfifo_component|dcfifo_p0j1:auto_generated|a_gray2bin_7ib:ws_dgrp_gray2bin|xor3                         ; 1       ;
; video_process:TV_Box|fifo_display_1024x16:fifo_display_1024x16_inst|dcfifo:dcfifo_component|dcfifo_p0j1:auto_generated|a_gray2bin_7ib:wrptr_g_gray2bin|xor3                         ; 1       ;
; video_process:TV_Box|fifo_display_1024x16:fifo_display_1024x16_inst|dcfifo:dcfifo_component|dcfifo_p0j1:auto_generated|a_gray2bin_7ib:ws_dgrp_gray2bin|xor5                         ; 1       ;
; video_process:TV_Box|fifo_display_1024x16:fifo_display_1024x16_inst|dcfifo:dcfifo_component|dcfifo_p0j1:auto_generated|a_gray2bin_7ib:wrptr_g_gray2bin|xor5                         ; 1       ;
; video_process:TV_Box|fifo_display_1024x16:fifo_display_1024x16_inst|dcfifo:dcfifo_component|dcfifo_p0j1:auto_generated|a_gray2bin_7ib:ws_dgrp_gray2bin|xor6                         ; 1       ;
; video_process:TV_Box|fifo_display_1024x16:fifo_display_1024x16_inst|dcfifo:dcfifo_component|dcfifo_p0j1:auto_generated|a_gray2bin_7ib:wrptr_g_gray2bin|xor6                         ; 1       ;
; video_process:TV_Box|fifo_display_1024x16:fifo_display_1024x16_inst|dcfifo:dcfifo_component|dcfifo_p0j1:auto_generated|a_gray2bin_7ib:ws_dgrp_gray2bin|xor8                         ; 1       ;
; video_process:TV_Box|fifo_display_1024x16:fifo_display_1024x16_inst|dcfifo:dcfifo_component|dcfifo_p0j1:auto_generated|a_gray2bin_7ib:wrptr_g_gray2bin|xor8                         ; 1       ;
; video_process:TV_Box|bt656_rx:bt656_rx_inst|time_ref.ff00                                                                                                                           ; 1       ;
; video_process:TV_Box|fifo_wrbuffer_512x16:fifo_wrbuffer_512x16_inst|dcfifo:dcfifo_component|dcfifo_7si1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0]  ; 1       ;
; video_process:TV_Box|fifo_wrbuffer_512x16:fifo_wrbuffer_512x16_inst|dcfifo:dcfifo_component|dcfifo_7si1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1]  ; 1       ;
; video_process:TV_Box|fifo_wrbuffer_512x16:fifo_wrbuffer_512x16_inst|dcfifo:dcfifo_component|dcfifo_7si1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2]  ; 1       ;
; video_process:TV_Box|fifo_wrbuffer_512x16:fifo_wrbuffer_512x16_inst|dcfifo:dcfifo_component|dcfifo_7si1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3]  ; 1       ;
; video_process:TV_Box|fifo_wrbuffer_512x16:fifo_wrbuffer_512x16_inst|dcfifo:dcfifo_component|dcfifo_7si1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4]  ; 1       ;
; video_process:TV_Box|fifo_wrbuffer_512x16:fifo_wrbuffer_512x16_inst|dcfifo:dcfifo_component|dcfifo_7si1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5]  ; 1       ;
; video_process:TV_Box|fifo_wrbuffer_512x16:fifo_wrbuffer_512x16_inst|dcfifo:dcfifo_component|dcfifo_7si1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6]  ; 1       ;
; video_process:TV_Box|fifo_wrbuffer_512x16:fifo_wrbuffer_512x16_inst|dcfifo:dcfifo_component|dcfifo_7si1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7]  ; 1       ;
; video_process:TV_Box|fifo_wrbuffer_512x16:fifo_wrbuffer_512x16_inst|dcfifo:dcfifo_component|dcfifo_7si1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8]  ; 1       ;
; video_process:TV_Box|fifo_wrbuffer_512x16:fifo_wrbuffer_512x16_inst|dcfifo:dcfifo_component|dcfifo_7si1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9]  ; 1       ;
; video_process:TV_Box|wr_sdram:wr_sdram_inst|state_cur~15                                                                                                                            ; 1       ;
; video_process:TV_Box|wr_sdram:wr_sdram_inst|Equal1~1                                                                                                                                ; 1       ;
; video_process:TV_Box|wr_sdram:wr_sdram_inst|Equal1~0                                                                                                                                ; 1       ;
; video_process:TV_Box|sdram_if:sdram_if_0|Selector12~0                                                                                                                               ; 1       ;
; video_process:TV_Box|sdram_if:sdram_if_0|sdr_state.S_WR_END                                                                                                                         ; 1       ;
; video_process:TV_Box|sdram_if:sdram_if_0|sdr_state~24                                                                                                                               ; 1       ;
; video_process:TV_Box|sdram_if:sdram_if_0|sdr_state~23                                                                                                                               ; 1       ;
; video_process:TV_Box|sdram_if:sdram_if_0|Selector11~1                                                                                                                               ; 1       ;
; video_process:TV_Box|sdram_if:sdram_if_0|Selector10~1                                                                                                                               ; 1       ;
; video_process:TV_Box|sdram_if:sdram_if_0|Selector10~0                                                                                                                               ; 1       ;
; video_process:TV_Box|rd_sdram:rd_sdram_inst|Add5~2                                                                                                                                  ; 1       ;
; video_process:TV_Box|rd_sdram:rd_sdram_inst|Add5~1                                                                                                                                  ; 1       ;
; video_process:TV_Box|rd_sdram:rd_sdram_inst|Add5~0                                                                                                                                  ; 1       ;
; video_process:TV_Box|rd_sdram:rd_sdram_inst|yscale_factor_d[19]                                                                                                                     ; 1       ;
; video_process:TV_Box|rd_sdram:rd_sdram_inst|yscale_factor_d[12]                                                                                                                     ; 1       ;
; video_process:TV_Box|rd_sdram:rd_sdram_inst|yscale_factor_d[13]                                                                                                                     ; 1       ;
; video_process:TV_Box|rd_sdram:rd_sdram_inst|yscale_factor_d[14]                                                                                                                     ; 1       ;
; video_process:TV_Box|rd_sdram:rd_sdram_inst|yscale_factor_d[15]                                                                                                                     ; 1       ;
; video_process:TV_Box|rd_sdram:rd_sdram_inst|yscale_factor_d[16]                                                                                                                     ; 1       ;
; video_process:TV_Box|rd_sdram:rd_sdram_inst|yscale_factor_d[17]                                                                                                                     ; 1       ;
; video_process:TV_Box|rd_sdram:rd_sdram_inst|yscale_factor_d[18]                                                                                                                     ; 1       ;
; I2C_AV_Config:I2C_AV_Config_inst|I2C_Controller:u0|Selector0~33                                                                                                                     ; 1       ;
; I2C_AV_Config:I2C_AV_Config_inst|I2C_Controller:u0|Selector0~32                                                                                                                     ; 1       ;
; I2C_AV_Config:I2C_AV_Config_inst|I2C_Controller:u0|Selector0~31                                                                                                                     ; 1       ;
; I2C_AV_Config:I2C_AV_Config_inst|I2C_Controller:u0|Selector0~30                                                                                                                     ; 1       ;
; I2C_AV_Config:I2C_AV_Config_inst|I2C_Controller:u0|Selector0~29                                                                                                                     ; 1       ;
; I2C_AV_Config:I2C_AV_Config_inst|I2C_Controller:u0|SD[0]                                                                                                                            ; 1       ;
; I2C_AV_Config:I2C_AV_Config_inst|I2C_Controller:u0|Selector0~28                                                                                                                     ; 1       ;
; I2C_AV_Config:I2C_AV_Config_inst|I2C_Controller:u0|Selector0~27                                                                                                                     ; 1       ;
; I2C_AV_Config:I2C_AV_Config_inst|I2C_Controller:u0|Selector0~26                                                                                                                     ; 1       ;
; I2C_AV_Config:I2C_AV_Config_inst|I2C_Controller:u0|Selector0~25                                                                                                                     ; 1       ;
; I2C_AV_Config:I2C_AV_Config_inst|I2C_Controller:u0|SD[1]                                                                                                                            ; 1       ;
; I2C_AV_Config:I2C_AV_Config_inst|I2C_Controller:u0|SD[3]                                                                                                                            ; 1       ;
; I2C_AV_Config:I2C_AV_Config_inst|I2C_Controller:u0|SD[4]                                                                                                                            ; 1       ;
; I2C_AV_Config:I2C_AV_Config_inst|I2C_Controller:u0|Selector0~23                                                                                                                     ; 1       ;
; I2C_AV_Config:I2C_AV_Config_inst|I2C_Controller:u0|SD[5]                                                                                                                            ; 1       ;
; I2C_AV_Config:I2C_AV_Config_inst|I2C_Controller:u0|SD[2]                                                                                                                            ; 1       ;
; I2C_AV_Config:I2C_AV_Config_inst|I2C_Controller:u0|Selector0~22                                                                                                                     ; 1       ;
; I2C_AV_Config:I2C_AV_Config_inst|I2C_Controller:u0|Selector0~21                                                                                                                     ; 1       ;
; I2C_AV_Config:I2C_AV_Config_inst|I2C_Controller:u0|Selector0~20                                                                                                                     ; 1       ;
; I2C_AV_Config:I2C_AV_Config_inst|I2C_Controller:u0|Selector0~19                                                                                                                     ; 1       ;
; I2C_AV_Config:I2C_AV_Config_inst|I2C_Controller:u0|Selector0~18                                                                                                                     ; 1       ;
; I2C_AV_Config:I2C_AV_Config_inst|I2C_Controller:u0|SD[13]                                                                                                                           ; 1       ;
; I2C_AV_Config:I2C_AV_Config_inst|I2C_Controller:u0|SD[9]                                                                                                                            ; 1       ;
; I2C_AV_Config:I2C_AV_Config_inst|I2C_Controller:u0|SD[14]                                                                                                                           ; 1       ;
; I2C_AV_Config:I2C_AV_Config_inst|I2C_Controller:u0|Selector0~17                                                                                                                     ; 1       ;
; I2C_AV_Config:I2C_AV_Config_inst|I2C_Controller:u0|SD[6]                                                                                                                            ; 1       ;
; I2C_AV_Config:I2C_AV_Config_inst|I2C_Controller:u0|SD[10]                                                                                                                           ; 1       ;
; I2C_AV_Config:I2C_AV_Config_inst|I2C_Controller:u0|Selector0~15                                                                                                                     ; 1       ;
; I2C_AV_Config:I2C_AV_Config_inst|I2C_Controller:u0|Selector0~14                                                                                                                     ; 1       ;
; I2C_AV_Config:I2C_AV_Config_inst|I2C_Controller:u0|Selector0~13                                                                                                                     ; 1       ;
; I2C_AV_Config:I2C_AV_Config_inst|I2C_Controller:u0|Selector0~11                                                                                                                     ; 1       ;
; I2C_AV_Config:I2C_AV_Config_inst|I2C_Controller:u0|SD[16]                                                                                                                           ; 1       ;
; I2C_AV_Config:I2C_AV_Config_inst|I2C_Controller:u0|Selector0~10                                                                                                                     ; 1       ;
; I2C_AV_Config:I2C_AV_Config_inst|I2C_Controller:u0|Selector0~9                                                                                                                      ; 1       ;
; I2C_AV_Config:I2C_AV_Config_inst|I2C_Controller:u0|SD[12]                                                                                                                           ; 1       ;
; I2C_AV_Config:I2C_AV_Config_inst|I2C_Controller:u0|Selector0~8                                                                                                                      ; 1       ;
; I2C_AV_Config:I2C_AV_Config_inst|I2C_Controller:u0|Selector0~7                                                                                                                      ; 1       ;
; I2C_AV_Config:I2C_AV_Config_inst|I2C_Controller:u0|SD[15]                                                                                                                           ; 1       ;
; I2C_AV_Config:I2C_AV_Config_inst|I2C_Controller:u0|Selector0~6                                                                                                                      ; 1       ;
; I2C_AV_Config:I2C_AV_Config_inst|I2C_Controller:u0|SD[8]                                                                                                                            ; 1       ;
; I2C_AV_Config:I2C_AV_Config_inst|I2C_Controller:u0|Selector0~5                                                                                                                      ; 1       ;
; I2C_AV_Config:I2C_AV_Config_inst|I2C_Controller:u0|SD[11]                                                                                                                           ; 1       ;
; I2C_AV_Config:I2C_AV_Config_inst|I2C_Controller:u0|Selector0~4                                                                                                                      ; 1       ;
; I2C_AV_Config:I2C_AV_Config_inst|I2C_Controller:u0|SD[7]                                                                                                                            ; 1       ;
; I2C_AV_Config:I2C_AV_Config_inst|I2C_Controller:u0|Selector0~3                                                                                                                      ; 1       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+-------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+--------------------------------+----------------------+-----------------+-----------------+---------------+
; Name                                                                                                                                                       ; Type ; Mode             ; Clock Mode  ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size  ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF  ; Location                       ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ; Fits in MLABs ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+-------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+--------------------------------+----------------------+-----------------+-----------------+---------------+
; video_process:TV_Box|fifo_display_1024x16:fifo_display_1024x16_inst|dcfifo:dcfifo_component|dcfifo_p0j1:auto_generated|altsyncram_em31:fifo_ram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Dual Clocks ; 1024         ; 16           ; 1024         ; 16           ; yes                    ; no                      ; yes                    ; yes                     ; 16384 ; 1024                        ; 16                          ; 1024                        ; 16                          ; 16384               ; 2    ; None ; M9K_X15_Y15_N0, M9K_X15_Y14_N0 ; Don't care           ; Old data        ; Old data        ; No - Unknown  ;
; video_process:TV_Box|fifo_wrbuffer_512x16:fifo_wrbuffer_512x16_inst|dcfifo:dcfifo_component|dcfifo_7si1:auto_generated|altsyncram_uj31:fifo_ram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Dual Clocks ; 512          ; 16           ; 512          ; 16           ; yes                    ; no                      ; yes                    ; yes                     ; 8192  ; 512                         ; 16                          ; 512                         ; 16                          ; 8192                ; 1    ; None ; M9K_X27_Y7_N0                  ; Don't care           ; Old data        ; Old data        ; No - Unknown  ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+-------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+--------------------------------+----------------------+-----------------+-----------------+---------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+-----------------------------------------------------------------------------------------------+
; Fitter DSP Block Usage Summary                                                                ;
+---------------------------------------+-------------+---------------------+-------------------+
; Statistic                             ; Number Used ; Available per Block ; Maximum Available ;
+---------------------------------------+-------------+---------------------+-------------------+
; Simple Multipliers (9-bit)            ; 5           ; 2                   ; 46                ;
; Simple Multipliers (18-bit)           ; 0           ; 1                   ; 23                ;
; Embedded Multiplier Blocks            ; 3           ; --                  ; 23                ;
; Embedded Multiplier 9-bit elements    ; 5           ; 2                   ; 46                ;
; Signed Embedded Multipliers           ; 0           ; --                  ; --                ;
; Unsigned Embedded Multipliers         ; 5           ; --                  ; --                ;
; Mixed Sign Embedded Multipliers       ; 0           ; --                  ; --                ;
; Variable Sign Embedded Multipliers    ; 0           ; --                  ; --                ;
; Dedicated Input Shift Register Chains ; 0           ; --                  ; --                ;
+---------------------------------------+-------------+---------------------+-------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DSP Block Details                                                                                                                                                                                                                                                                                           ;
+---------------------------------------------------------------------------------------------------------------+---------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+
; Name                                                                                                          ; Mode                      ; Location           ; Sign Representation ; Has Input Shift Register Chain ; Data A Input Register ; Data B Input Register ; Pipeline Register ; Output Register ;
+---------------------------------------------------------------------------------------------------------------+---------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+
; video_process:TV_Box|csc:csc_0|mult6x6:mult5|lpm_mult:lpm_mult_component|mult_kap:auto_generated|result[0]    ; Simple Multiplier (9-bit) ; DSPOUT_X20_Y7_N2   ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    video_process:TV_Box|csc:csc_0|mult6x6:mult5|lpm_mult:lpm_mult_component|mult_kap:auto_generated|mac_mult1 ;                           ; DSPMULT_X20_Y7_N0  ; Unsigned            ;                                ; no                    ; no                    ; no                ;                 ;
; video_process:TV_Box|csc:csc_0|mult6x6:mult1|lpm_mult:lpm_mult_component|mult_kap:auto_generated|result[0]    ; Simple Multiplier (9-bit) ; DSPOUT_X20_Y11_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    video_process:TV_Box|csc:csc_0|mult6x6:mult1|lpm_mult:lpm_mult_component|mult_kap:auto_generated|mac_mult1 ;                           ; DSPMULT_X20_Y11_N0 ; Unsigned            ;                                ; no                    ; no                    ; no                ;                 ;
; video_process:TV_Box|csc:csc_0|mult6x6:mult4|lpm_mult:lpm_mult_component|mult_kap:auto_generated|result[0]    ; Simple Multiplier (9-bit) ; DSPOUT_X20_Y7_N3   ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    video_process:TV_Box|csc:csc_0|mult6x6:mult4|lpm_mult:lpm_mult_component|mult_kap:auto_generated|mac_mult1 ;                           ; DSPMULT_X20_Y7_N1  ; Unsigned            ;                                ; no                    ; no                    ; no                ;                 ;
; video_process:TV_Box|csc:csc_0|mult6x6:mult3|lpm_mult:lpm_mult_component|mult_kap:auto_generated|result[0]    ; Simple Multiplier (9-bit) ; DSPOUT_X20_Y8_N2   ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    video_process:TV_Box|csc:csc_0|mult6x6:mult3|lpm_mult:lpm_mult_component|mult_kap:auto_generated|mac_mult1 ;                           ; DSPMULT_X20_Y8_N0  ; Unsigned            ;                                ; no                    ; no                    ; no                ;                 ;
; video_process:TV_Box|csc:csc_0|mult6x6:mult2|lpm_mult:lpm_mult_component|mult_kap:auto_generated|result[0]    ; Simple Multiplier (9-bit) ; DSPOUT_X20_Y8_N3   ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    video_process:TV_Box|csc:csc_0|mult6x6:mult2|lpm_mult:lpm_mult_component|mult_kap:auto_generated|mac_mult1 ;                           ; DSPMULT_X20_Y8_N1  ; Unsigned            ;                                ; no                    ; no                    ; no                ;                 ;
+---------------------------------------------------------------------------------------------------------------+---------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+


+------------------------------------------------+
; Routing Usage Summary                          ;
+-----------------------+------------------------+
; Routing Resource Type ; Usage                  ;
+-----------------------+------------------------+
; Block interconnects   ; 1,288 / 32,401 ( 4 % ) ;
; C16 interconnects     ; 43 / 1,326 ( 3 % )     ;
; C4 interconnects      ; 559 / 21,816 ( 3 % )   ;
; Direct links          ; 342 / 32,401 ( 1 % )   ;
; Global clocks         ; 10 / 10 ( 100 % )      ;
; Local interconnects   ; 727 / 10,320 ( 7 % )   ;
; R24 interconnects     ; 46 / 1,289 ( 4 % )     ;
; R4 interconnects      ; 713 / 28,186 ( 3 % )   ;
+-----------------------+------------------------+


+-----------------------------------------------------------------------------+
; LAB Logic Elements                                                          ;
+---------------------------------------------+-------------------------------+
; Number of Logic Elements  (Average = 11.69) ; Number of LABs  (Total = 102) ;
+---------------------------------------------+-------------------------------+
; 1                                           ; 11                            ;
; 2                                           ; 6                             ;
; 3                                           ; 1                             ;
; 4                                           ; 1                             ;
; 5                                           ; 0                             ;
; 6                                           ; 2                             ;
; 7                                           ; 2                             ;
; 8                                           ; 3                             ;
; 9                                           ; 7                             ;
; 10                                          ; 3                             ;
; 11                                          ; 1                             ;
; 12                                          ; 2                             ;
; 13                                          ; 2                             ;
; 14                                          ; 5                             ;
; 15                                          ; 8                             ;
; 16                                          ; 48                            ;
+---------------------------------------------+-------------------------------+


+--------------------------------------------------------------------+
; LAB-wide Signals                                                   ;
+------------------------------------+-------------------------------+
; LAB-wide Signals  (Average = 2.21) ; Number of LABs  (Total = 102) ;
+------------------------------------+-------------------------------+
; 1 Async. clear                     ; 87                            ;
; 1 Clock                            ; 85                            ;
; 1 Clock enable                     ; 31                            ;
; 1 Sync. clear                      ; 7                             ;
; 1 Sync. load                       ; 1                             ;
; 2 Async. clears                    ; 3                             ;
; 2 Clock enables                    ; 5                             ;
; 2 Clocks                           ; 6                             ;
+------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Signals Sourced                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Signals Sourced  (Average = 18.38) ; Number of LABs  (Total = 102) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 1                             ;
; 1                                            ; 6                             ;
; 2                                            ; 7                             ;
; 3                                            ; 0                             ;
; 4                                            ; 5                             ;
; 5                                            ; 0                             ;
; 6                                            ; 1                             ;
; 7                                            ; 1                             ;
; 8                                            ; 1                             ;
; 9                                            ; 3                             ;
; 10                                           ; 2                             ;
; 11                                           ; 1                             ;
; 12                                           ; 1                             ;
; 13                                           ; 3                             ;
; 14                                           ; 2                             ;
; 15                                           ; 2                             ;
; 16                                           ; 4                             ;
; 17                                           ; 1                             ;
; 18                                           ; 2                             ;
; 19                                           ; 3                             ;
; 20                                           ; 6                             ;
; 21                                           ; 2                             ;
; 22                                           ; 6                             ;
; 23                                           ; 0                             ;
; 24                                           ; 2                             ;
; 25                                           ; 6                             ;
; 26                                           ; 4                             ;
; 27                                           ; 6                             ;
; 28                                           ; 4                             ;
; 29                                           ; 6                             ;
; 30                                           ; 7                             ;
; 31                                           ; 5                             ;
; 32                                           ; 2                             ;
+----------------------------------------------+-------------------------------+


+---------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                         ;
+-------------------------------------------------+-------------------------------+
; Number of Signals Sourced Out  (Average = 6.57) ; Number of LABs  (Total = 102) ;
+-------------------------------------------------+-------------------------------+
; 0                                               ; 2                             ;
; 1                                               ; 20                            ;
; 2                                               ; 9                             ;
; 3                                               ; 5                             ;
; 4                                               ; 6                             ;
; 5                                               ; 7                             ;
; 6                                               ; 8                             ;
; 7                                               ; 1                             ;
; 8                                               ; 6                             ;
; 9                                               ; 9                             ;
; 10                                              ; 4                             ;
; 11                                              ; 4                             ;
; 12                                              ; 6                             ;
; 13                                              ; 3                             ;
; 14                                              ; 6                             ;
; 15                                              ; 2                             ;
; 16                                              ; 3                             ;
; 17                                              ; 1                             ;
+-------------------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Distinct Inputs  (Average = 11.08) ; Number of LABs  (Total = 102) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 0                             ;
; 2                                            ; 1                             ;
; 3                                            ; 13                            ;
; 4                                            ; 12                            ;
; 5                                            ; 6                             ;
; 6                                            ; 4                             ;
; 7                                            ; 3                             ;
; 8                                            ; 4                             ;
; 9                                            ; 3                             ;
; 10                                           ; 4                             ;
; 11                                           ; 7                             ;
; 12                                           ; 8                             ;
; 13                                           ; 1                             ;
; 14                                           ; 5                             ;
; 15                                           ; 2                             ;
; 16                                           ; 7                             ;
; 17                                           ; 6                             ;
; 18                                           ; 3                             ;
; 19                                           ; 3                             ;
; 20                                           ; 0                             ;
; 21                                           ; 1                             ;
; 22                                           ; 1                             ;
; 23                                           ; 2                             ;
; 24                                           ; 1                             ;
; 25                                           ; 0                             ;
; 26                                           ; 0                             ;
; 27                                           ; 2                             ;
; 28                                           ; 1                             ;
; 29                                           ; 1                             ;
; 30                                           ; 0                             ;
; 31                                           ; 0                             ;
; 32                                           ; 1                             ;
+----------------------------------------------+-------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 13    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 17    ;
+----------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area                ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                 ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Pass         ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                                              ; None     ; ----                                                                     ; On Chip Termination ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules          ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass         ; 66           ; 0            ; 66           ; 0            ; 0            ; 72        ; 66           ; 0            ; 72        ; 72        ; 0            ; 61           ; 0            ; 0            ; 28           ; 0            ; 61           ; 28           ; 0            ; 0            ; 1            ; 61           ; 0            ; 0            ; 0            ; 0            ; 0            ; 72        ; 0            ; 0            ;
; Total Unchecked    ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable ; 6            ; 72           ; 6            ; 72           ; 72           ; 0         ; 6            ; 72           ; 0         ; 0         ; 72           ; 11           ; 72           ; 72           ; 44           ; 72           ; 11           ; 44           ; 72           ; 72           ; 71           ; 11           ; 72           ; 72           ; 72           ; 72           ; 72           ; 0         ; 72           ; 72           ;
; Total Fail         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; sdram_addr[0]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[1]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[2]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[3]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[4]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[5]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[6]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[7]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[8]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[9]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[10]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[11]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[12]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdr_ba[0]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdr_ba[1]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdr_cas[0]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdr_cke[0]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdr_cs[0]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdr_dqm[0]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdr_dqm[1]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdr_ras[0]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdr_we[0]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdr_clk[0]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; vga_clk            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; vga_blank          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; vga_hs             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; vga_vs             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; vga_rgb[0]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; vga_rgb[1]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; vga_rgb[2]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; vga_rgb[3]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; vga_rgb[4]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; vga_rgb[5]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; vga_rgb[6]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; vga_rgb[7]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; vga_rgb[8]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; vga_rgb[9]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; vga_rgb[10]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; vga_rgb[11]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; vga_rgb[12]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; vga_rgb[13]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; vga_rgb[14]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; vga_rgb[15]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; i2c_clk            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_data[0]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_data[1]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_data[2]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_data[3]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_data[4]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_data[5]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_data[6]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_data[7]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_data[8]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_data[9]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_data[10]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_data[11]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_data[12]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_data[13]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_data[14]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_data[15]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; i2c_data           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; reset_n            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; bt656_clk_27m      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; clk                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; bt656_data[5]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; bt656_data[0]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; bt656_data[1]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; bt656_data[2]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; bt656_data[6]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; bt656_data[3]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; bt656_data[4]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; bt656_data[7]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+----------------------------------------------------------------------------------+
; Fitter Device Options                                                            ;
+------------------------------------------------------------------+---------------+
; Option                                                           ; Setting       ;
+------------------------------------------------------------------+---------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off           ;
; Enable device-wide reset (DEV_CLRn)                              ; Off           ;
; Enable device-wide output enable (DEV_OE)                        ; Off           ;
; Enable INIT_DONE output                                          ; Off           ;
; Configuration scheme                                             ; Active Serial ;
; Error detection CRC                                              ; Off           ;
; Enable open drain on CRC_ERROR pin                               ; Off           ;
; Enable input tri-state on active configuration pins in user mode ; Off           ;
; Configuration Voltage Level                                      ; Auto          ;
; Force Configuration Voltage Level                                ; Off           ;
; nCEO                                                             ; Unreserved    ;
; Data[0]                                                          ; Unreserved    ;
; Data[1]/ASDO                                                     ; Unreserved    ;
; Data[7..2]                                                       ; Unreserved    ;
; FLASH_nCE/nCSO                                                   ; Unreserved    ;
; Other Active Parallel pins                                       ; Unreserved    ;
; DCLK                                                             ; Unreserved    ;
+------------------------------------------------------------------+---------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                                                                                                                                                                                                              ;
+-------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Clock(s)                                             ; Destination Clock(s)                                                                                                                                                     ; Delay Added in ns ;
+-------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; clk                                                         ; clk                                                                                                                                                                      ; 2.8               ;
; bt656_clk_27m                                               ; bt656_clk_27m                                                                                                                                                            ; 2.5               ;
; pll_xscale_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_xscale_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                                              ; 1.4               ;
; pll_xscale_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_xscale_inst|altpll_component|auto_generated|pll1|clk[1],video_process:TV_Box|bt656_rx:bt656_rx_inst|lcc2,pll_xscale_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.4               ;
+-------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the TimeQuest Timing Analyzer.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                                                              ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                                                    ; Destination Register                                                                                                                                                              ; Delay Added in ns ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; I2C_AV_Config:I2C_AV_Config_inst|mI2C_CTRL_CLK                                                                                                                                     ; I2C_AV_Config:I2C_AV_Config_inst|mI2C_CTRL_CLK                                                                                                                                    ; 2.751             ;
; video_process:TV_Box|bt656_rx:bt656_rx_inst|lcc2                                                                                                                                   ; video_process:TV_Box|bt656_rx:bt656_rx_inst|lcc2                                                                                                                                  ; 2.456             ;
; video_process:TV_Box|bt656_vs_neg                                                                                                                                                  ; video_process:TV_Box|fifo_wrbuffer_512x16:fifo_wrbuffer_512x16_inst|dcfifo:dcfifo_component|dcfifo_7si1:auto_generated|altsyncram_uj31:fifo_ram|ram_block11a15~portb_address_reg0 ; 1.375             ;
; I2C_AV_Config:I2C_AV_Config_inst|mI2C_CLK_DIV[14]                                                                                                                                  ; I2C_AV_Config:I2C_AV_Config_inst|mI2C_CTRL_CLK                                                                                                                                    ; 0.978             ;
; I2C_AV_Config:I2C_AV_Config_inst|mI2C_CLK_DIV[13]                                                                                                                                  ; I2C_AV_Config:I2C_AV_Config_inst|mI2C_CTRL_CLK                                                                                                                                    ; 0.978             ;
; I2C_AV_Config:I2C_AV_Config_inst|mI2C_CLK_DIV[12]                                                                                                                                  ; I2C_AV_Config:I2C_AV_Config_inst|mI2C_CTRL_CLK                                                                                                                                    ; 0.978             ;
; I2C_AV_Config:I2C_AV_Config_inst|mI2C_CLK_DIV[11]                                                                                                                                  ; I2C_AV_Config:I2C_AV_Config_inst|mI2C_CTRL_CLK                                                                                                                                    ; 0.978             ;
; I2C_AV_Config:I2C_AV_Config_inst|mI2C_CLK_DIV[10]                                                                                                                                  ; I2C_AV_Config:I2C_AV_Config_inst|mI2C_CTRL_CLK                                                                                                                                    ; 0.978             ;
; I2C_AV_Config:I2C_AV_Config_inst|mI2C_CLK_DIV[9]                                                                                                                                   ; I2C_AV_Config:I2C_AV_Config_inst|mI2C_CTRL_CLK                                                                                                                                    ; 0.978             ;
; I2C_AV_Config:I2C_AV_Config_inst|mI2C_CLK_DIV[8]                                                                                                                                   ; I2C_AV_Config:I2C_AV_Config_inst|mI2C_CTRL_CLK                                                                                                                                    ; 0.978             ;
; I2C_AV_Config:I2C_AV_Config_inst|mI2C_CLK_DIV[7]                                                                                                                                   ; I2C_AV_Config:I2C_AV_Config_inst|mI2C_CTRL_CLK                                                                                                                                    ; 0.978             ;
; I2C_AV_Config:I2C_AV_Config_inst|mI2C_CLK_DIV[6]                                                                                                                                   ; I2C_AV_Config:I2C_AV_Config_inst|mI2C_CTRL_CLK                                                                                                                                    ; 0.978             ;
; I2C_AV_Config:I2C_AV_Config_inst|mI2C_CLK_DIV[5]                                                                                                                                   ; I2C_AV_Config:I2C_AV_Config_inst|mI2C_CTRL_CLK                                                                                                                                    ; 0.978             ;
; I2C_AV_Config:I2C_AV_Config_inst|mI2C_CLK_DIV[4]                                                                                                                                   ; I2C_AV_Config:I2C_AV_Config_inst|mI2C_CTRL_CLK                                                                                                                                    ; 0.978             ;
; I2C_AV_Config:I2C_AV_Config_inst|mI2C_CLK_DIV[3]                                                                                                                                   ; I2C_AV_Config:I2C_AV_Config_inst|mI2C_CTRL_CLK                                                                                                                                    ; 0.978             ;
; I2C_AV_Config:I2C_AV_Config_inst|mI2C_CLK_DIV[2]                                                                                                                                   ; I2C_AV_Config:I2C_AV_Config_inst|mI2C_CTRL_CLK                                                                                                                                    ; 0.978             ;
; I2C_AV_Config:I2C_AV_Config_inst|mI2C_CLK_DIV[15]                                                                                                                                  ; I2C_AV_Config:I2C_AV_Config_inst|mI2C_CTRL_CLK                                                                                                                                    ; 0.978             ;
; video_process:TV_Box|fifo_display_1024x16:fifo_display_1024x16_inst|dcfifo:dcfifo_component|dcfifo_p0j1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                      ; video_process:TV_Box|fifo_display_1024x16:fifo_display_1024x16_inst|dcfifo:dcfifo_component|dcfifo_p0j1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~portb_address_reg0  ; 0.224             ;
; video_process:TV_Box|fifo_display_1024x16:fifo_display_1024x16_inst|dcfifo:dcfifo_component|dcfifo_p0j1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                      ; video_process:TV_Box|fifo_display_1024x16:fifo_display_1024x16_inst|dcfifo:dcfifo_component|dcfifo_p0j1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~portb_address_reg0  ; 0.224             ;
; video_process:TV_Box|sdram_if:sdram_if_0|rd_data[6]                                                                                                                                ; video_process:TV_Box|fifo_display_1024x16:fifo_display_1024x16_inst|dcfifo:dcfifo_component|dcfifo_p0j1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a6~porta_datain_reg0   ; 0.161             ;
; video_process:TV_Box|fifo_wrbuffer_512x16:fifo_wrbuffer_512x16_inst|dcfifo:dcfifo_component|dcfifo_7si1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; video_process:TV_Box|fifo_wrbuffer_512x16:fifo_wrbuffer_512x16_inst|dcfifo:dcfifo_component|dcfifo_7si1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                ; 0.139             ;
; video_process:TV_Box|fifo_display_1024x16:fifo_display_1024x16_inst|dcfifo:dcfifo_component|dcfifo_p0j1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                      ; video_process:TV_Box|fifo_display_1024x16:fifo_display_1024x16_inst|dcfifo:dcfifo_component|dcfifo_p0j1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[2]                ; 0.131             ;
; video_process:TV_Box|fifo_display_1024x16:fifo_display_1024x16_inst|dcfifo:dcfifo_component|dcfifo_p0j1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                      ; video_process:TV_Box|fifo_display_1024x16:fifo_display_1024x16_inst|dcfifo:dcfifo_component|dcfifo_p0j1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[2]                ; 0.128             ;
; video_process:TV_Box|fifo_wrbuffer_512x16:fifo_wrbuffer_512x16_inst|dcfifo:dcfifo_component|dcfifo_7si1:auto_generated|wrptr_g[7]                                                  ; video_process:TV_Box|fifo_wrbuffer_512x16:fifo_wrbuffer_512x16_inst|dcfifo:dcfifo_component|dcfifo_7si1:auto_generated|altsyncram_uj31:fifo_ram|ram_block11a0~porta_address_reg0  ; 0.095             ;
; video_process:TV_Box|fifo_display_1024x16:fifo_display_1024x16_inst|dcfifo:dcfifo_component|dcfifo_p0j1:auto_generated|wrptr_g[5]                                                  ; video_process:TV_Box|fifo_display_1024x16:fifo_display_1024x16_inst|dcfifo:dcfifo_component|dcfifo_p0j1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~porta_address_reg0  ; 0.086             ;
; video_process:TV_Box|fifo_display_1024x16:fifo_display_1024x16_inst|dcfifo:dcfifo_component|dcfifo_p0j1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                      ; video_process:TV_Box|fifo_display_1024x16:fifo_display_1024x16_inst|dcfifo:dcfifo_component|dcfifo_p0j1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[0]               ; 0.081             ;
; video_process:TV_Box|fifo_display_1024x16:fifo_display_1024x16_inst|dcfifo:dcfifo_component|dcfifo_p0j1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                      ; video_process:TV_Box|fifo_display_1024x16:fifo_display_1024x16_inst|dcfifo:dcfifo_component|dcfifo_p0j1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[0]               ; 0.079             ;
; video_process:TV_Box|fifo_display_1024x16:fifo_display_1024x16_inst|dcfifo:dcfifo_component|dcfifo_p0j1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                      ; video_process:TV_Box|fifo_display_1024x16:fifo_display_1024x16_inst|dcfifo:dcfifo_component|dcfifo_p0j1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]                ; 0.073             ;
; video_process:TV_Box|bt656_rx:bt656_rx_inst|h                                                                                                                                      ; video_process:TV_Box|bt656_rx:bt656_rx_inst|input_phase[0]                                                                                                                        ; 0.045             ;
; video_process:TV_Box|sdram_if:sdram_if_0|sdr_row_addr[10]                                                                                                                          ; video_process:TV_Box|sdram_if:sdram_if_0|sdr_A[8]                                                                                                                                 ; 0.041             ;
; video_process:TV_Box|wr_sdram:wr_sdram_inst|line_burst_cnt[2]                                                                                                                      ; video_process:TV_Box|wr_sdram:wr_sdram_inst|hs_end                                                                                                                                ; 0.041             ;
; video_process:TV_Box|fifo_wrbuffer_512x16:fifo_wrbuffer_512x16_inst|dcfifo:dcfifo_component|dcfifo_7si1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; video_process:TV_Box|fifo_wrbuffer_512x16:fifo_wrbuffer_512x16_inst|dcfifo:dcfifo_component|dcfifo_7si1:auto_generated|altsyncram_uj31:fifo_ram|ram_block11a0~portb_address_reg0  ; 0.029             ;
; video_process:TV_Box|fifo_display_1024x16:fifo_display_1024x16_inst|dcfifo:dcfifo_component|dcfifo_p0j1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                      ; video_process:TV_Box|fifo_display_1024x16:fifo_display_1024x16_inst|dcfifo:dcfifo_component|dcfifo_p0j1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~portb_address_reg0  ; 0.029             ;
; video_process:TV_Box|fifo_display_1024x16:fifo_display_1024x16_inst|dcfifo:dcfifo_component|dcfifo_p0j1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                      ; video_process:TV_Box|fifo_display_1024x16:fifo_display_1024x16_inst|dcfifo:dcfifo_component|dcfifo_p0j1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~portb_address_reg0  ; 0.027             ;
; video_process:TV_Box|sdram_if:sdram_if_0|time_tMRD_cnt[2]                                                                                                                          ; video_process:TV_Box|sdram_if:sdram_if_0|time_tMRD_cnt[0]                                                                                                                         ; 0.021             ;
; video_process:TV_Box|fifo_wrbuffer_512x16:fifo_wrbuffer_512x16_inst|dcfifo:dcfifo_component|dcfifo_7si1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; video_process:TV_Box|fifo_wrbuffer_512x16:fifo_wrbuffer_512x16_inst|dcfifo:dcfifo_component|dcfifo_7si1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                ; 0.021             ;
; video_process:TV_Box|fifo_wrbuffer_512x16:fifo_wrbuffer_512x16_inst|dcfifo:dcfifo_component|dcfifo_7si1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; video_process:TV_Box|fifo_wrbuffer_512x16:fifo_wrbuffer_512x16_inst|dcfifo:dcfifo_component|dcfifo_7si1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                ; 0.021             ;
; video_process:TV_Box|wr_sdram:wr_sdram_inst|state_cur.WR_REQ                                                                                                                       ; video_process:TV_Box|wr_sdram:wr_sdram_inst|state_cur.BURST                                                                                                                       ; 0.021             ;
; video_process:TV_Box|sdram_if:sdram_if_0|time_tRCD_cnt[2]                                                                                                                          ; video_process:TV_Box|sdram_if:sdram_if_0|time_tRCD_cnt[0]                                                                                                                         ; 0.021             ;
; video_process:TV_Box|sdram_if:sdram_if_0|time_tRP_cnt[2]                                                                                                                           ; video_process:TV_Box|sdram_if:sdram_if_0|time_tRP_cnt[0]                                                                                                                          ; 0.021             ;
; video_process:TV_Box|rd_sdram:rd_sdram_inst|curr_state.RD_BURST                                                                                                                    ; video_process:TV_Box|rd_sdram:rd_sdram_inst|wr_en_fifo                                                                                                                            ; 0.021             ;
; video_process:TV_Box|sdram_if:sdram_if_0|init_ref_cnt[3]                                                                                                                           ; video_process:TV_Box|sdram_if:sdram_if_0|init_ref_cnt[0]                                                                                                                          ; 0.020             ;
; video_process:TV_Box|fifo_wrbuffer_512x16:fifo_wrbuffer_512x16_inst|dcfifo:dcfifo_component|dcfifo_7si1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ; video_process:TV_Box|fifo_wrbuffer_512x16:fifo_wrbuffer_512x16_inst|dcfifo:dcfifo_component|dcfifo_7si1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                        ; 0.020             ;
; video_process:TV_Box|wr_sdram:wr_sdram_inst|line_burst_cnt[0]                                                                                                                      ; video_process:TV_Box|wr_sdram:wr_sdram_inst|hs_end                                                                                                                                ; 0.020             ;
; video_process:TV_Box|fifo_display_1024x16:fifo_display_1024x16_inst|dcfifo:dcfifo_component|dcfifo_p0j1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[4] ; video_process:TV_Box|fifo_display_1024x16:fifo_display_1024x16_inst|dcfifo:dcfifo_component|dcfifo_p0j1:auto_generated|dffpipe_se9:ws_brp|dffe15a[4]                              ; 0.020             ;
; video_process:TV_Box|fifo_display_1024x16:fifo_display_1024x16_inst|dcfifo:dcfifo_component|dcfifo_p0j1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                      ; video_process:TV_Box|fifo_display_1024x16:fifo_display_1024x16_inst|dcfifo:dcfifo_component|dcfifo_p0j1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                    ; 0.020             ;
; video_process:TV_Box|fifo_display_1024x16:fifo_display_1024x16_inst|dcfifo:dcfifo_component|dcfifo_p0j1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[1]                ; video_process:TV_Box|fifo_display_1024x16:fifo_display_1024x16_inst|dcfifo:dcfifo_component|dcfifo_p0j1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9                        ; 0.020             ;
; video_process:TV_Box|fifo_display_1024x16:fifo_display_1024x16_inst|dcfifo:dcfifo_component|dcfifo_p0j1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                      ; video_process:TV_Box|fifo_display_1024x16:fifo_display_1024x16_inst|dcfifo:dcfifo_component|dcfifo_p0j1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                     ; 0.019             ;
; video_process:TV_Box|fifo_display_1024x16:fifo_display_1024x16_inst|dcfifo:dcfifo_component|dcfifo_p0j1:auto_generated|wrptr_g[7]                                                  ; video_process:TV_Box|fifo_display_1024x16:fifo_display_1024x16_inst|dcfifo:dcfifo_component|dcfifo_p0j1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~porta_address_reg0  ; 0.018             ;
; video_process:TV_Box|fifo_display_1024x16:fifo_display_1024x16_inst|dcfifo:dcfifo_component|dcfifo_p0j1:auto_generated|wrptr_g[2]                                                  ; video_process:TV_Box|fifo_display_1024x16:fifo_display_1024x16_inst|dcfifo:dcfifo_component|dcfifo_p0j1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~porta_address_reg0  ; 0.018             ;
; video_process:TV_Box|fifo_display_1024x16:fifo_display_1024x16_inst|dcfifo:dcfifo_component|dcfifo_p0j1:auto_generated|wrptr_g[3]                                                  ; video_process:TV_Box|fifo_display_1024x16:fifo_display_1024x16_inst|dcfifo:dcfifo_component|dcfifo_p0j1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~porta_address_reg0  ; 0.018             ;
; video_process:TV_Box|rd_sdram:rd_sdram_inst|rd_row_addr[13]                                                                                                                        ; video_process:TV_Box|rd_sdram:rd_sdram_inst|rd_row_addr[13]                                                                                                                       ; 0.018             ;
; video_process:TV_Box|sdram_if:sdram_if_0|sdr_state.S_INIT_REF_NOP                                                                                                                  ; video_process:TV_Box|sdram_if:sdram_if_0|sdr_state.S_MRS                                                                                                                          ; 0.018             ;
; video_process:TV_Box|fifo_wrbuffer_512x16:fifo_wrbuffer_512x16_inst|dcfifo:dcfifo_component|dcfifo_7si1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[5] ; video_process:TV_Box|fifo_wrbuffer_512x16:fifo_wrbuffer_512x16_inst|dcfifo:dcfifo_component|dcfifo_7si1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[4]                              ; 0.018             ;
; video_process:TV_Box|fifo_display_1024x16:fifo_display_1024x16_inst|dcfifo:dcfifo_component|dcfifo_p0j1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[2]                ; video_process:TV_Box|fifo_display_1024x16:fifo_display_1024x16_inst|dcfifo:dcfifo_component|dcfifo_p0j1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9                        ; 0.018             ;
; video_process:TV_Box|sdram_if:sdram_if_0|auto_count[11]                                                                                                                            ; video_process:TV_Box|sdram_if:sdram_if_0|auto_count[11]                                                                                                                           ; 0.017             ;
; video_process:TV_Box|sdram_if:sdram_if_0|sdr_state.S_INIT_REF                                                                                                                      ; video_process:TV_Box|sdram_if:sdram_if_0|sdr_state.S_INIT_REF_NOP                                                                                                                 ; 0.017             ;
; video_process:TV_Box|sdram_if:sdram_if_0|sdr_state.S_WR_COL                                                                                                                        ; video_process:TV_Box|sdram_if:sdram_if_0|sdr_state.S_WR_END                                                                                                                       ; 0.017             ;
; video_process:TV_Box|sdram_if:sdram_if_0|sdr_state.S_INIT_PRE                                                                                                                      ; video_process:TV_Box|sdram_if:sdram_if_0|sdr_state.S_INIT_PRE_NOP                                                                                                                 ; 0.017             ;
; video_process:TV_Box|sdram_if:sdram_if_0|RD_RQ_i_latch                                                                                                                             ; video_process:TV_Box|sdram_if:sdram_if_0|sdr_state.S_RD_ACT                                                                                                                       ; 0.017             ;
; video_process:TV_Box|sdram_if:sdram_if_0|sdr_state.S_WR_END                                                                                                                        ; video_process:TV_Box|sdram_if:sdram_if_0|sdr_state.S_PRE                                                                                                                          ; 0.017             ;
; video_process:TV_Box|sdram_if:sdram_if_0|WR_RQ_i_latch                                                                                                                             ; video_process:TV_Box|sdram_if:sdram_if_0|sdr_state.S_WR_ACT                                                                                                                       ; 0.017             ;
; video_process:TV_Box|sdram_if:sdram_if_0|rd_data_en                                                                                                                                ; video_process:TV_Box|rd_sdram:rd_sdram_inst|wr_en_fifo                                                                                                                            ; 0.017             ;
; video_process:TV_Box|fifo_wrbuffer_512x16:fifo_wrbuffer_512x16_inst|dcfifo:dcfifo_component|dcfifo_7si1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[9] ; video_process:TV_Box|fifo_wrbuffer_512x16:fifo_wrbuffer_512x16_inst|dcfifo:dcfifo_component|dcfifo_7si1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[7]                              ; 0.016             ;
; video_process:TV_Box|fifo_display_1024x16:fifo_display_1024x16_inst|dcfifo:dcfifo_component|dcfifo_p0j1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[6] ; video_process:TV_Box|fifo_display_1024x16:fifo_display_1024x16_inst|dcfifo:dcfifo_component|dcfifo_p0j1:auto_generated|dffpipe_se9:ws_brp|dffe15a[4]                              ; 0.016             ;
; video_process:TV_Box|rd_sdram:rd_sdram_inst|yscale_factor[19]                                                                                                                      ; video_process:TV_Box|rd_sdram:rd_sdram_inst|yscale_factor[19]                                                                                                                     ; 0.015             ;
; video_process:TV_Box|sdram_if:sdram_if_0|time_tRC_cnt[0]                                                                                                                           ; video_process:TV_Box|sdram_if:sdram_if_0|time_tRC_cnt[2]                                                                                                                          ; 0.015             ;
; video_process:TV_Box|fifo_wrbuffer_512x16:fifo_wrbuffer_512x16_inst|dcfifo:dcfifo_component|dcfifo_7si1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; video_process:TV_Box|fifo_wrbuffer_512x16:fifo_wrbuffer_512x16_inst|dcfifo:dcfifo_component|dcfifo_7si1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                ; 0.015             ;
; video_process:TV_Box|fifo_wrbuffer_512x16:fifo_wrbuffer_512x16_inst|dcfifo:dcfifo_component|dcfifo_7si1:auto_generated|rdptr_g[5]                                                  ; video_process:TV_Box|fifo_wrbuffer_512x16:fifo_wrbuffer_512x16_inst|dcfifo:dcfifo_component|dcfifo_7si1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[5]                              ; 0.015             ;
; video_process:TV_Box|sdram_if:sdram_if_0|wr_bst_len_cnt[8]                                                                                                                         ; video_process:TV_Box|sdram_if:sdram_if_0|wr_bst_len_cnt[8]                                                                                                                        ; 0.015             ;
; video_process:TV_Box|sdram_if:sdram_if_0|rd_bst_len_cnt[8]                                                                                                                         ; video_process:TV_Box|sdram_if:sdram_if_0|rd_bst_len_cnt[8]                                                                                                                        ; 0.015             ;
; video_process:TV_Box|fifo_display_1024x16:fifo_display_1024x16_inst|dcfifo:dcfifo_component|dcfifo_p0j1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                     ; video_process:TV_Box|fifo_display_1024x16:fifo_display_1024x16_inst|dcfifo:dcfifo_component|dcfifo_p0j1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[2]                ; 0.015             ;
; video_process:TV_Box|fifo_display_1024x16:fifo_display_1024x16_inst|dcfifo:dcfifo_component|dcfifo_p0j1:auto_generated|wrptr_g[1]                                                  ; video_process:TV_Box|fifo_display_1024x16:fifo_display_1024x16_inst|dcfifo:dcfifo_component|dcfifo_p0j1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~porta_address_reg0  ; 0.014             ;
; video_process:TV_Box|fifo_display_1024x16:fifo_display_1024x16_inst|dcfifo:dcfifo_component|dcfifo_p0j1:auto_generated|wrptr_g[0]                                                  ; video_process:TV_Box|fifo_display_1024x16:fifo_display_1024x16_inst|dcfifo:dcfifo_component|dcfifo_p0j1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~porta_address_reg0  ; 0.014             ;
; video_process:TV_Box|fifo_display_1024x16:fifo_display_1024x16_inst|dcfifo:dcfifo_component|dcfifo_p0j1:auto_generated|wrptr_g[8]                                                  ; video_process:TV_Box|fifo_display_1024x16:fifo_display_1024x16_inst|dcfifo:dcfifo_component|dcfifo_p0j1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~porta_address_reg0  ; 0.013             ;
; video_process:TV_Box|fifo_display_1024x16:fifo_display_1024x16_inst|dcfifo:dcfifo_component|dcfifo_p0j1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1]                 ; video_process:TV_Box|fifo_display_1024x16:fifo_display_1024x16_inst|dcfifo:dcfifo_component|dcfifo_p0j1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                        ; 0.012             ;
; video_process:TV_Box|fifo_display_1024x16:fifo_display_1024x16_inst|dcfifo:dcfifo_component|dcfifo_p0j1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[2]                 ; video_process:TV_Box|fifo_display_1024x16:fifo_display_1024x16_inst|dcfifo:dcfifo_component|dcfifo_p0j1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                        ; 0.010             ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 77 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (119006): Selected device EP4CE10E22C8 for design "VIP_PAL"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (15536): Implemented PLL "pll_27m:pll_xscale_inst|altpll:altpll_component|pll_27m_altpll:auto_generated|pll1" as Cyclone IV E PLL type, but with warnings
    Warning (15559): Can't achieve requested value 142.2 degrees for clock output pll_27m:pll_xscale_inst|altpll:altpll_component|pll_27m_altpll:auto_generated|wire_pll1_clk[2] of parameter phase shift -- achieved value of 144.0 degrees
    Info (15099): Implementing clock multiplication of 3, clock division of 2, and phase shift of 0 degrees (0 ps) for pll_27m:pll_xscale_inst|altpll:altpll_component|pll_27m_altpll:auto_generated|wire_pll1_clk[0] port
    Info (15099): Implementing clock multiplication of 9, clock division of 2, and phase shift of 0 degrees (0 ps) for pll_27m:pll_xscale_inst|altpll:altpll_component|pll_27m_altpll:auto_generated|wire_pll1_clk[1] port
    Info (15099): Implementing clock multiplication of 9, clock division of 2, and phase shift of 144 degrees (3292 ps) for pll_27m:pll_xscale_inst|altpll:altpll_component|pll_27m_altpll:auto_generated|wire_pll1_clk[2] port
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4CE6E22C8 is compatible
    Info (176445): Device EP4CE15E22C8 is compatible
    Info (176445): Device EP4CE22E22C8 is compatible
Info (169141): DATA[0] dual-purpose pin not reserved
Info (12825): Data[1]/ASDO dual-purpose pin not reserved
Info (12825): nCSO dual-purpose pin not reserved
Info (12825): DCLK dual-purpose pin not reserved
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Critical Warning (169085): No exact pin location assignment(s) for 6 pins of 72 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_7si1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a* 
    Info (332165): Entity dcfifo_p0j1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_te9:dffpipe16|dffe17a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_re9:dffpipe12|dffe13a* 
Critical Warning (332012): Synopsys Design Constraints File file not found: 'VIP_PAL.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332144): No user constrained generated clocks found in the design
Info (332144): No user constrained base clocks found in the design
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332130): Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time.
Info (176353): Automatically promoted node bt656_clk_27m~input (placed in PIN 88 (CLK7, DIFFCLK_3n))
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G5
Info (176353): Automatically promoted node pll_27m:pll_xscale_inst|altpll:altpll_component|pll_27m_altpll:auto_generated|wire_pll1_clk[0] (placed in counter C0 of PLL_2)
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8
Info (176353): Automatically promoted node pll_27m:pll_xscale_inst|altpll:altpll_component|pll_27m_altpll:auto_generated|wire_pll1_clk[1] (placed in counter C1 of PLL_2)
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G6
Info (176353): Automatically promoted node pll_27m:pll_xscale_inst|altpll:altpll_component|pll_27m_altpll:auto_generated|wire_pll1_clk[2] (placed in counter C2 of PLL_2)
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G7
Info (176353): Automatically promoted node clk~input (placed in PIN 23 (CLK1, DIFFCLK_0n))
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2
Info (176353): Automatically promoted node video_process:TV_Box|bt656_rx:bt656_rx_inst|lcc2 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node video_process:TV_Box|bt656_rx:bt656_rx_inst|lcc2~0
Info (176353): Automatically promoted node I2C_AV_Config:I2C_AV_Config_inst|mI2C_CTRL_CLK 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node I2C_AV_Config:I2C_AV_Config_inst|mI2C_CTRL_CLK~0
Info (176353): Automatically promoted node reset_n~input (placed in PIN 91 (CLK4, DIFFCLK_2p))
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node I2C_AV_Config:I2C_AV_Config_inst|I2C_Controller:u0|SD[19]~1
        Info (176357): Destination node video_process:TV_Box|wr_sdram:wr_sdram_inst|line_burst_cnt[2]~2
Info (176353): Automatically promoted node video_process:TV_Box|rd_sdram:rd_sdram_inst|vs_pos 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node video_process:TV_Box|rd_sdram:rd_sdram_inst|rd_req
        Info (176357): Destination node video_process:TV_Box|rd_sdram:rd_sdram_inst|burst_cnt[1]
        Info (176357): Destination node video_process:TV_Box|rd_sdram:rd_sdram_inst|rd_row_addr[0]
        Info (176357): Destination node video_process:TV_Box|rd_sdram:rd_sdram_inst|rd_row_addr[1]
        Info (176357): Destination node video_process:TV_Box|rd_sdram:rd_sdram_inst|rd_row_addr[2]
        Info (176357): Destination node video_process:TV_Box|rd_sdram:rd_sdram_inst|rd_row_addr[3]
        Info (176357): Destination node video_process:TV_Box|rd_sdram:rd_sdram_inst|rd_row_addr[4]
        Info (176357): Destination node video_process:TV_Box|rd_sdram:rd_sdram_inst|rd_row_addr[5]
        Info (176357): Destination node video_process:TV_Box|rd_sdram:rd_sdram_inst|rd_row_addr[6]
        Info (176357): Destination node video_process:TV_Box|rd_sdram:rd_sdram_inst|rd_row_addr[7]
        Info (176358): Non-global destination nodes limited to 10 nodes
Info (176353): Automatically promoted node video_process:TV_Box|bt656_vs_neg 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node video_process:TV_Box|wr_sdram:wr_sdram_inst|wr_req
        Info (176357): Destination node video_process:TV_Box|wr_sdram:wr_sdram_inst|state_cur.WR_REQ
        Info (176357): Destination node video_process:TV_Box|wr_sdram:wr_sdram_inst|state_cur.BURST
        Info (176357): Destination node video_process:TV_Box|wr_sdram:wr_sdram_inst|line_burst_cnt[1]
        Info (176357): Destination node video_process:TV_Box|wr_sdram:wr_sdram_inst|burst_row_addr[0]
        Info (176357): Destination node video_process:TV_Box|wr_sdram:wr_sdram_inst|burst_row_addr[1]
        Info (176357): Destination node video_process:TV_Box|wr_sdram:wr_sdram_inst|burst_row_addr[2]
        Info (176357): Destination node video_process:TV_Box|wr_sdram:wr_sdram_inst|burst_row_addr[3]
        Info (176357): Destination node video_process:TV_Box|wr_sdram:wr_sdram_inst|burst_row_addr[4]
        Info (176357): Destination node video_process:TV_Box|wr_sdram:wr_sdram_inst|burst_row_addr[5]
        Info (176358): Non-global destination nodes limited to 10 nodes
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Info (176214): Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement
    Info (176211): Number of I/O pins in group: 6 (unused VREF, 2.5V VCCIO, 0 input, 6 output, 0 bidirectional)
        Info (176212): I/O standards used: 2.5 V.
Info (176215): I/O bank details before I/O pin placement
    Info (176214): Statistics of I/O banks
        Info (176213): I/O bank number 1 does not use VREF pins and has 2.5V VCCIO pins. 4 total pin(s) used --  6 pins available
        Info (176213): I/O bank number 2 does not use VREF pins and has 2.5V VCCIO pins. 6 total pin(s) used --  2 pins available
        Info (176213): I/O bank number 3 does not use VREF pins and has 2.5V VCCIO pins. 11 total pin(s) used --  0 pins available
        Info (176213): I/O bank number 4 does not use VREF pins and has 2.5V VCCIO pins. 12 total pin(s) used --  2 pins available
        Info (176213): I/O bank number 5 does not use VREF pins and has 2.5V VCCIO pins. 9 total pin(s) used --  4 pins available
        Info (176213): I/O bank number 6 does not use VREF pins and has 2.5V VCCIO pins. 9 total pin(s) used --  1 pins available
        Info (176213): I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 11 total pin(s) used --  2 pins available
        Info (176213): I/O bank number 8 does not use VREF pins and has 2.5V VCCIO pins. 4 total pin(s) used --  8 pins available
Warning (15064): PLL "pll_27m:pll_xscale_inst|altpll:altpll_component|pll_27m_altpll:auto_generated|pll1" output port clk[0] feeds output pin "vga_clk~output" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance
Warning (15064): PLL "pll_27m:pll_xscale_inst|altpll:altpll_component|pll_27m_altpll:auto_generated|pll1" output port clk[2] feeds output pin "sdr_clk[0]~output" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:02
Info (14896): Fitter has disabled Advanced Physical Optimization because it is not supported for the current family.
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:00
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:03
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 2% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24
Info (170194): Fitter routing operations ending: elapsed time is 00:00:02
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (11888): Total time spent on timing analysis during the Fitter is 1.86 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:02
Info (144001): Generated suppressed messages file D:/altera/ext/VIP_PAL_NEW/VIP_PAL.fit.smsg
Info: Quartus II 64-Bit Fitter was successful. 0 errors, 7 warnings
    Info: Peak virtual memory: 1086 megabytes
    Info: Processing ended: Sun Jun 07 18:21:14 2015
    Info: Elapsed time: 00:00:14
    Info: Total CPU time (on all processors): 00:00:16


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in D:/altera/ext/VIP_PAL_NEW/VIP_PAL.fit.smsg.


