<HTML><HEAD><TITLE>Xilinx Design Summary</TITLE></HEAD>
<BODY TEXT='#000000' BGCOLOR='#FFFFFF' LINK='#0000EE' VLINK='#551A8B' ALINK='#FF0000'>
<TABLE BORDER CELLSPACING=0 CELLPADDING=3 WIDTH='100%'>
<TR ALIGN=CENTER BGCOLOR='#99CCFF'>
<TD ALIGN=CENTER COLSPAN='4'><B>proc Project Status</B></TD></TR>
<TR ALIGN=LEFT>
<TD BGCOLOR='#FFFF99'><B>Project File:</B></TD>
<TD>proc.xmp</TD>
<TD BGCOLOR='#FFFF99'><B>Implementation State:</B></TD>
<TD>New</TD>
</TR>
<TR ALIGN=LEFT>
<TD BGCOLOR='#FFFF99'><B>Module Name:</B></TD>
<TD>proc</TD>
<TD BGCOLOR='#FFFF99'><UL><LI><B>Errors:</B></LI></UL></TD>
<TD>&nbsp;</TD>
</TR>
<TR ALIGN=LEFT>
<TD BGCOLOR='#FFFF99'><B>Product Version:</B></TD><TD>EDK 14.7</TD>
<TD BGCOLOR='#FFFF99'><UL><LI><B>Warnings:</B></LI></UL></TD>
<TD>&nbsp;</TD>
</TR>
</TABLE>



&nbsp;<BR><TABLE BORDER CELLSPACING=0 CELLPADDING=3 WIDTH='100%'>
<TR ALIGN=CENTER BGCOLOR='#99CCFF'><TD ALIGN=CENTER COLSPAN='5'><B>XPS Reports</B></TD><TD ALIGN=RIGHT WIDTH='10%'COLSPAN=1> <A HREF_DISABLED="?&ExpandedTable=EDKReports"><B>[-]</B></a></TD></TR>
<TR BGCOLOR='#FFFF99'><TD><B>Report Name</B></TD><TD><B>Generated</B></TD>
<TD ALIGN=LEFT><B>Errors</B></TD><TD ALIGN=LEFT><B>Warnings</B></TD><TD ALIGN=LEFT COLSPAN='2'><B>Infos</B></TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='C:/Work/XILINX/Projects/New_25/proc\platgen.log'>Platgen Log File</A></TD><TD>Wed Mar 6 13:06:33 2024</TD><TD ALIGN=LEFT><font color="red"; face="Arial"><b>X </b></font><A HREF_DISABLED='C:/Work/XILINX/Projects/New_25/proc\__xps/ise/_xmsgs/platgen.xmsgs?&DataKey=Error'>2 Errors (0 new)</A></TD><TD ALIGN=LEFT><A HREF_DISABLED='C:/Work/XILINX/Projects/New_25/proc\__xps/ise/_xmsgs/platgen.xmsgs?&DataKey=Warning'>5 Warnings (1 new)</A></TD><TD ALIGN=LEFT COLSPAN='2'><A HREF_DISABLED='C:/Work/XILINX/Projects/New_25/proc\__xps/ise/_xmsgs/platgen.xmsgs?&DataKey=Info'>12 Infos (0 new)</A></TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='C:/Work/XILINX/Projects/New_25/proc\simgen.log'>Simgen Log File</A></TD><TD>Tue Feb 27 09:00:25 2024</TD><TD ALIGN=LEFT>0</TD><TD ALIGN=LEFT><A HREF_DISABLED='C:/Work/XILINX/Projects/New_25/proc\__xps/ise/_xmsgs/simgen.xmsgs?&DataKey=Warning'>2 Warnings (0 new)</A></TD><TD ALIGN=LEFT COLSPAN='2'><A HREF_DISABLED='C:/Work/XILINX/Projects/New_25/proc\__xps/ise/_xmsgs/simgen.xmsgs?&DataKey=Info'>43 Infos (0 new)</A></TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='C:/Work/XILINX/Projects/New_25/proc\bitinit.log'>BitInit Log File</A></TD><TD>Tue Feb 27 09:00:24 2024</TD><TD ALIGN=LEFT>0</TD><TD ALIGN=LEFT>0</TD><TD ALIGN=LEFT COLSPAN='2'><A HREF_DISABLED='C:/Work/XILINX/Projects/New_25/proc\__xps/ise/_xmsgs/bitinit.xmsgs?&DataKey=Info'>12 Infos (0 new)</A></TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='C:/Work/XILINX/Projects/New_25/proc\proc.log'>System Log File</A></TD><TD>Wed Mar 6 13:22:25 2024</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
</TABLE>
&nbsp;<BR><TABLE BORDER CELLSPACING=0 CELLPADDING=3 WIDTH='100%'>
<TR ALIGN=CENTER BGCOLOR='#99CCFF'><TD ALIGN=CENTER COLSPAN='6'><B>XPS Synthesis Summary (estimated values)</B></TD><TD ALIGN=RIGHT WIDTH='10%'COLSPAN=1> <A HREF_DISABLED="?&ExpandedTable=EDKSynthesisSumary"><B>[-]</B></a></TD></TR>
<TR BGCOLOR='#FFFF99'><TD><B>Report</B></TD><TD><B>Generated</B></TD><TD><B>Flip Flops Used</B></TD><TD><B>LUTs Used</B></TD><TD><B>BRAMS Used</B></TD><TD COLSPAN='2'><B>Errors</B></TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='C:/Work/XILINX/Projects/New_25/proc/synthesis\proc_clock_generator_0_wrapper_xst.srp'>proc_clock_generator_0_wrapper</A></TD><TD>Tue Feb 27 09:01:47 2024</TD><TD>&nbsp;</TD><TD ALIGN=RIGHT>1</TD><TD>&nbsp;</TD><TD ALIGN=RIGHT COLSPAN='2'>0</TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='C:/Work/XILINX/Projects/New_25/proc/synthesis\proc_custom_ip_0_wrapper_xst.srp'>proc_custom_ip_0_wrapper</A></TD><TD>Tue Feb 27 09:01:47 2024</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD ALIGN=RIGHT COLSPAN='2'>3</TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='C:/Work/XILINX/Projects/New_25/proc/synthesis\proc_debug_module_wrapper_xst.srp'>proc_debug_module_wrapper</A></TD><TD>Tue Feb 27 09:01:47 2024</TD><TD ALIGN=RIGHT>131</TD><TD ALIGN=RIGHT>142</TD><TD>&nbsp;</TD><TD ALIGN=RIGHT COLSPAN='2'>0</TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='C:/Work/XILINX/Projects/New_25/proc/synthesis\proc_mcb_ddr2_wrapper_xst.srp'>proc_mcb_ddr2_wrapper</A></TD><TD>Tue Feb 27 09:01:48 2024</TD><TD ALIGN=RIGHT>443</TD><TD ALIGN=RIGHT>833</TD><TD>&nbsp;</TD><TD ALIGN=RIGHT COLSPAN='2'>0</TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='C:/Work/XILINX/Projects/New_25/proc/synthesis\proc_microblaze_0_bram_block_wrapper_xst.srp'>proc_microblaze_0_bram_block_wrapper</A></TD><TD>Tue Feb 27 09:01:48 2024</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD ALIGN=RIGHT>32</TD><TD ALIGN=RIGHT COLSPAN='2'>0</TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='C:/Work/XILINX/Projects/New_25/proc/synthesis\proc_microblaze_0_d_bram_ctrl_wrapper_xst.srp'>proc_microblaze_0_d_bram_ctrl_wrapper</A></TD><TD>Tue Feb 27 09:01:48 2024</TD><TD ALIGN=RIGHT>2</TD><TD ALIGN=RIGHT>6</TD><TD>&nbsp;</TD><TD ALIGN=RIGHT COLSPAN='2'>0</TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='C:/Work/XILINX/Projects/New_25/proc/synthesis\proc_microblaze_0_dlmb_wrapper_xst.srp'>proc_microblaze_0_dlmb_wrapper</A></TD><TD>Tue Feb 27 09:01:48 2024</TD><TD ALIGN=RIGHT>1</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD ALIGN=RIGHT COLSPAN='2'>0</TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='C:/Work/XILINX/Projects/New_25/proc/synthesis\proc_microblaze_0_i_bram_ctrl_wrapper_xst.srp'>proc_microblaze_0_i_bram_ctrl_wrapper</A></TD><TD>Tue Feb 27 09:01:48 2024</TD><TD ALIGN=RIGHT>2</TD><TD ALIGN=RIGHT>6</TD><TD>&nbsp;</TD><TD ALIGN=RIGHT COLSPAN='2'>0</TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='C:/Work/XILINX/Projects/New_25/proc/synthesis\proc_microblaze_0_ilmb_wrapper_xst.srp'>proc_microblaze_0_ilmb_wrapper</A></TD><TD>Tue Feb 27 09:01:48 2024</TD><TD ALIGN=RIGHT>1</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD ALIGN=RIGHT COLSPAN='2'>0</TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='C:/Work/XILINX/Projects/New_25/proc/synthesis\proc_microblaze_0_wrapper_xst.srp'>proc_microblaze_0_wrapper</A></TD><TD>Tue Feb 27 09:01:48 2024</TD><TD ALIGN=RIGHT>3463</TD><TD ALIGN=RIGHT>3744</TD><TD ALIGN=RIGHT>10</TD><TD ALIGN=RIGHT COLSPAN='2'>0</TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='C:/Work/XILINX/Projects/New_25/proc/synthesis\proc_mike_ip_0_wrapper_xst.srp'>proc_mike_ip_0_wrapper</A></TD><TD>Tue Feb 27 09:01:48 2024</TD><TD ALIGN=RIGHT>83</TD><TD ALIGN=RIGHT>81</TD><TD>&nbsp;</TD><TD ALIGN=RIGHT COLSPAN='2'>0</TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='C:/Work/XILINX/Projects/New_25/proc/synthesis\proc_my_can_lite_0_wrapper_xst.srp'>proc_my_can_lite_0_wrapper</A></TD><TD>Tue Feb 27 09:01:48 2024</TD><TD ALIGN=RIGHT>754</TD><TD ALIGN=RIGHT>1141</TD><TD>&nbsp;</TD><TD ALIGN=RIGHT COLSPAN='2'>0</TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='C:/Work/XILINX/Projects/New_25/proc/synthesis\proc_proc_sys_reset_0_wrapper_xst.srp'>proc_proc_sys_reset_0_wrapper</A></TD><TD>Tue Feb 27 09:01:49 2024</TD><TD ALIGN=RIGHT>69</TD><TD ALIGN=RIGHT>54</TD><TD>&nbsp;</TD><TD ALIGN=RIGHT COLSPAN='2'>0</TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='C:/Work/XILINX/Projects/New_25/proc/synthesis\proc_xst.srp'>proc</A></TD><TD>Tue Feb 27 09:01:46 2024</TD><TD ALIGN=RIGHT>6977</TD><TD ALIGN=RIGHT>9040</TD><TD ALIGN=RIGHT>42</TD><TD ALIGN=RIGHT COLSPAN='2'>0</TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='C:/Work/XILINX/Projects/New_25/proc/synthesis\proc_axi4lite_0_wrapper_xst.srp'>proc_axi4lite_0_wrapper</A></TD><TD>Tue Feb 27 09:01:46 2024</TD><TD ALIGN=RIGHT>213</TD><TD ALIGN=RIGHT>550</TD><TD>&nbsp;</TD><TD ALIGN=RIGHT COLSPAN='2'>0</TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='C:/Work/XILINX/Projects/New_25/proc/synthesis\proc_axi_1ms_timer_wrapper_xst.srp'>proc_axi_1ms_timer_wrapper</A></TD><TD>Tue Feb 27 09:01:46 2024</TD><TD ALIGN=RIGHT>157</TD><TD ALIGN=RIGHT>207</TD><TD>&nbsp;</TD><TD ALIGN=RIGHT COLSPAN='2'>0</TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='C:/Work/XILINX/Projects/New_25/proc/synthesis\proc_axi_ddr_wrapper_xst.srp'>proc_axi_ddr_wrapper</A></TD><TD>Tue Feb 27 09:01:46 2024</TD><TD ALIGN=RIGHT>293</TD><TD ALIGN=RIGHT>301</TD><TD>&nbsp;</TD><TD ALIGN=RIGHT COLSPAN='2'>0</TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='C:/Work/XILINX/Projects/New_25/proc/synthesis\proc_axi_gpio_0_wrapper_xst.srp'>proc_axi_gpio_0_wrapper</A></TD><TD>Tue Feb 27 09:01:46 2024</TD><TD ALIGN=RIGHT>32</TD><TD ALIGN=RIGHT>43</TD><TD>&nbsp;</TD><TD ALIGN=RIGHT COLSPAN='2'>0</TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='C:/Work/XILINX/Projects/New_25/proc/synthesis\proc_axi_iic_0_wrapper_xst.srp'>proc_axi_iic_0_wrapper</A></TD><TD>Tue Feb 27 09:01:47 2024</TD><TD ALIGN=RIGHT>332</TD><TD ALIGN=RIGHT>480</TD><TD>&nbsp;</TD><TD ALIGN=RIGHT COLSPAN='2'>0</TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='C:/Work/XILINX/Projects/New_25/proc/synthesis\proc_axi_intc_0_wrapper_xst.srp'>proc_axi_intc_0_wrapper</A></TD><TD>Tue Feb 27 09:01:47 2024</TD><TD ALIGN=RIGHT>103</TD><TD ALIGN=RIGHT>167</TD><TD>&nbsp;</TD><TD ALIGN=RIGHT COLSPAN='2'>0</TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='C:/Work/XILINX/Projects/New_25/proc/synthesis\proc_axi_pwm_0_wrapper_xst.srp'>proc_axi_pwm_0_wrapper</A></TD><TD>Tue Feb 27 09:01:47 2024</TD><TD ALIGN=RIGHT>116</TD><TD ALIGN=RIGHT>113</TD><TD>&nbsp;</TD><TD ALIGN=RIGHT COLSPAN='2'>0</TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='C:/Work/XILINX/Projects/New_25/proc/synthesis\proc_axi_spi_0_wrapper_xst.srp'>proc_axi_spi_0_wrapper</A></TD><TD>Tue Feb 27 09:01:47 2024</TD><TD ALIGN=RIGHT>199</TD><TD ALIGN=RIGHT>372</TD><TD>&nbsp;</TD><TD ALIGN=RIGHT COLSPAN='2'>0</TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='C:/Work/XILINX/Projects/New_25/proc/synthesis\proc_axi_timer_0_wrapper_xst.srp'>proc_axi_timer_0_wrapper</A></TD><TD>Tue Feb 27 09:01:47 2024</TD><TD ALIGN=RIGHT>157</TD><TD ALIGN=RIGHT>207</TD><TD>&nbsp;</TD><TD ALIGN=RIGHT COLSPAN='2'>0</TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='C:/Work/XILINX/Projects/New_25/proc/synthesis\proc_axi_timer_1_wrapper_xst.srp'>proc_axi_timer_1_wrapper</A></TD><TD>Tue Feb 27 09:01:47 2024</TD><TD ALIGN=RIGHT>222</TD><TD ALIGN=RIGHT>321</TD><TD>&nbsp;</TD><TD ALIGN=RIGHT COLSPAN='2'>0</TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='C:/Work/XILINX/Projects/New_25/proc/synthesis\proc_axi_uart16550_0_wrapper_xst.srp'>proc_axi_uart16550_0_wrapper</A></TD><TD>Tue Feb 27 09:01:47 2024</TD><TD ALIGN=RIGHT>300</TD><TD ALIGN=RIGHT>415</TD><TD>&nbsp;</TD><TD ALIGN=RIGHT COLSPAN='2'>0</TD></TR>
</TABLE>








&nbsp;<BR><TABLE BORDER CELLSPACING=0 CELLPADDING=3 WIDTH='100%'>
<TR ALIGN=CENTER BGCOLOR='#99CCFF'><TD ALIGN=CENTER COLSPAN='6'><B>Detailed Reports</B></TD><TD ALIGN=RIGHT WIDTH='10%'COLSPAN=1> <A HREF_DISABLED="?&ExpandedTable=DetailedReports"><B>[-]</B></a></TD></TR>
<TR BGCOLOR='#FFFF99'><TD><B>Report Name</B></TD><TD><B>Status</B></TD><TD><B>Generated</B></TD>
<TD ALIGN=LEFT><B>Errors</B></TD><TD ALIGN=LEFT><B>Warnings</B></TD><TD ALIGN=LEFT COLSPAN='2'><B>Infos</B></TD></TR>
<TR ALIGN=LEFT><TD>Translation Report</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>Map Report</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>Place and Route Report</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>Post-PAR Static Timing Report</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>Bitgen Report</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
</TABLE>
&nbsp;<BR><TABLE BORDER CELLSPACING=0 CELLPADDING=3 WIDTH='100%'>
<TR ALIGN=CENTER BGCOLOR='#99CCFF'><TD ALIGN=CENTER COLSPAN='3'><B>Secondary Reports</B></TD><TD ALIGN=RIGHT WIDTH='10%'COLSPAN=1> <A HREF_DISABLED="?&ExpandedTable=SecondaryReports"><B>[-]</B></a></TD></TR>
<TR BGCOLOR='#FFFF99'><TD><B>Report Name</B></TD><TD><B>Status</B></TD><TD COLSPAN='2'><B>Generated</B></TD></TR>
</TABLE>


<br><center><b>Date Generated:</b> 03/06/2024 - 13:22:48</center>
</BODY></HTML>