# Description
  This repository contains the files of a 32-bit RISC - V Core. This is done as part of the excerise given in Harris and Harris Computer Architecture textbook._
# Features:
<ul>
  <li> 32-bit Instruction Format </li>
  <li> Implemented 27 Instructions of the RV32I Core </li>
  <li> 5 Stage Pipeline Design </li>
  <li> Hazard Handling </li>
</ul>

# Microarchitecture
  Diagram was created using draw.io software.
<img src = "https://github.com/NAvi349/riscv-proc/blob/main/images/Microarchitecture.png">
  
# Critical Path
  <img src = "https://github.com/NAvi349/riscv-proc/blob/main/images/critical%20path.png">
    
# Tools Used
  <ol>
    <li> Intel Quartus Prime Lite</li>
    <li> VS Code</li>
    <li> Online RISC - V Assembler - <a href = "https://riscvasm.lucasteske.dev/#"> Link </a> </li>
  </ol>
    
# RTL View
  <img src = "https://github.com/NAvi349/riscv-proc/blob/main/images/RTL%20View.png">
    
# References
   [1]  Digital Design and Computer Architecture RISC-V Edition by Sarah Harris, David Harris 
    </br>
   [2]  Computer Organization and Design The Hardware Software Interface [RISC-V Edition] by David A. Patterson, John L. Hennessy


