
---------- Begin Simulation Statistics ----------
simSeconds                                   0.623575                       # Number of seconds simulated (Second)
simTicks                                 623574800000                       # Number of ticks simulated (Tick)
finalTick                                1113479333500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                   2944.27                       # Real time elapsed on the host (Second)
hostTickRate                                211792905                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                  407581936                       # Number of bytes of host memory used (Byte)
simInsts                                   1838694545                       # Number of instructions simulated (Count)
simOps                                     1843567108                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   624500                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     626155                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
testsys.clk_domain.clock                         1000                       # Clock period in ticks (Tick)
testsys.cpu_cluster.clk_domain.clock              250                       # Clock period in ticks (Tick)
testsys.cpu_cluster.cpus0.numCycles          10101962                       # Number of cpu cycles simulated (Cycle)
testsys.cpu_cluster.cpus0.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
testsys.cpu_cluster.cpus0.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
testsys.cpu_cluster.cpus0.numInsts            4789490                       # Number of instructions committed (Count)
testsys.cpu_cluster.cpus0.numOps              5370293                       # Number of ops (including micro ops) committed (Count)
testsys.cpu_cluster.cpus0.numDiscardedOps       218311                       # Number of ops (including micro ops) which were discarded before commit (Count)
testsys.cpu_cluster.cpus0.numFetchSuspends         3882                       # Number of times Execute suspended instruction fetching (Count)
testsys.cpu_cluster.cpus0.quiesceCycles    2484526865                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
testsys.cpu_cluster.cpus0.cpi                2.109194                       # CPI: cycles per instruction ((Cycle/Count))
testsys.cpu_cluster.cpus0.ipc                0.474115                       # IPC: instructions per cycle ((Count/Cycle))
testsys.cpu_cluster.cpus0.committedInstType_0::No_OpClass          137      0.00%      0.00% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.committedInstType_0::IntAlu      4187446     77.97%     77.98% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.committedInstType_0::IntMult         7478      0.14%     78.12% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.committedInstType_0::IntDiv         1116      0.02%     78.14% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.committedInstType_0::FloatAdd            0      0.00%     78.14% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.committedInstType_0::FloatCmp            0      0.00%     78.14% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.committedInstType_0::FloatCvt            0      0.00%     78.14% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.committedInstType_0::FloatMult            0      0.00%     78.14% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.committedInstType_0::FloatMultAcc            0      0.00%     78.14% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.committedInstType_0::FloatDiv            0      0.00%     78.14% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.committedInstType_0::FloatMisc           12      0.00%     78.14% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.committedInstType_0::FloatSqrt            0      0.00%     78.14% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.committedInstType_0::SimdAdd            5      0.00%     78.14% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.committedInstType_0::SimdAddAcc            0      0.00%     78.14% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.committedInstType_0::SimdAlu            4      0.00%     78.14% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.committedInstType_0::SimdCmp            4      0.00%     78.14% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.committedInstType_0::SimdCvt            0      0.00%     78.14% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.committedInstType_0::SimdMisc            8      0.00%     78.14% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.committedInstType_0::SimdMult            0      0.00%     78.14% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.committedInstType_0::SimdMultAcc            0      0.00%     78.14% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.committedInstType_0::SimdShift            0      0.00%     78.14% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.committedInstType_0::SimdShiftAcc            0      0.00%     78.14% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.committedInstType_0::SimdDiv            0      0.00%     78.14% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.committedInstType_0::SimdSqrt            0      0.00%     78.14% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.committedInstType_0::SimdFloatAdd            0      0.00%     78.14% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.committedInstType_0::SimdFloatAlu            0      0.00%     78.14% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.committedInstType_0::SimdFloatCmp            0      0.00%     78.14% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.committedInstType_0::SimdFloatCvt            0      0.00%     78.14% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.committedInstType_0::SimdFloatDiv            0      0.00%     78.14% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.committedInstType_0::SimdFloatMisc            0      0.00%     78.14% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.committedInstType_0::SimdFloatMult            0      0.00%     78.14% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.committedInstType_0::SimdFloatMultAcc            0      0.00%     78.14% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.committedInstType_0::SimdFloatSqrt            0      0.00%     78.14% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.committedInstType_0::SimdReduceAdd            0      0.00%     78.14% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.committedInstType_0::SimdReduceAlu            0      0.00%     78.14% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.committedInstType_0::SimdReduceCmp            0      0.00%     78.14% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.committedInstType_0::SimdFloatReduceAdd            0      0.00%     78.14% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.committedInstType_0::SimdFloatReduceCmp            0      0.00%     78.14% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.committedInstType_0::SimdAes            0      0.00%     78.14% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.committedInstType_0::SimdAesMix            0      0.00%     78.14% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.committedInstType_0::SimdSha1Hash            0      0.00%     78.14% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.committedInstType_0::SimdSha1Hash2            0      0.00%     78.14% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.committedInstType_0::SimdSha256Hash            0      0.00%     78.14% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.committedInstType_0::SimdSha256Hash2            0      0.00%     78.14% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.committedInstType_0::SimdShaSigma2            0      0.00%     78.14% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.committedInstType_0::SimdShaSigma3            0      0.00%     78.14% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.committedInstType_0::SimdPredAlu            0      0.00%     78.14% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.committedInstType_0::MemRead       617820     11.50%     89.64% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.committedInstType_0::MemWrite       556263     10.36%    100.00% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.committedInstType_0::total      5370293                       # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.branchPred.lookups      1198675                       # Number of BP lookups (Count)
testsys.cpu_cluster.cpus0.branchPred.condPredicted       670172                       # Number of conditional branches predicted (Count)
testsys.cpu_cluster.cpus0.branchPred.condIncorrect        53492                       # Number of conditional branches incorrect (Count)
testsys.cpu_cluster.cpus0.branchPred.BTBLookups       507462                       # Number of BTB lookups (Count)
testsys.cpu_cluster.cpus0.branchPred.BTBHits       483581                       # Number of BTB hits (Count)
testsys.cpu_cluster.cpus0.branchPred.BTBHitRatio     0.952940                       # BTB Hit Ratio (Ratio)
testsys.cpu_cluster.cpus0.branchPred.RASUsed       236067                       # Number of times the RAS was used to get a target. (Count)
testsys.cpu_cluster.cpus0.branchPred.RASIncorrect        33618                       # Number of incorrect RAS predictions. (Count)
testsys.cpu_cluster.cpus0.branchPred.indirectLookups         2615                       # Number of indirect predictor lookups. (Count)
testsys.cpu_cluster.cpus0.branchPred.indirectHits         1279                       # Number of indirect target hits. (Count)
testsys.cpu_cluster.cpus0.branchPred.indirectMisses         1336                       # Number of indirect misses. (Count)
testsys.cpu_cluster.cpus0.branchPred.indirectMispredicted          776                       # Number of mispredicted indirect branches. (Count)
testsys.cpu_cluster.cpus0.dcache.demandHits::cpu_cluster.cpus0.data      1099533                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus0.dcache.demandHits::total      1099533                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus0.dcache.overallHits::cpu_cluster.cpus0.data      1099617                       # number of overall hits (Count)
testsys.cpu_cluster.cpus0.dcache.overallHits::total      1099617                       # number of overall hits (Count)
testsys.cpu_cluster.cpus0.dcache.demandMisses::cpu_cluster.cpus0.data        11387                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus0.dcache.demandMisses::total        11387                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus0.dcache.overallMisses::cpu_cluster.cpus0.data        11416                       # number of overall misses (Count)
testsys.cpu_cluster.cpus0.dcache.overallMisses::total        11416                       # number of overall misses (Count)
testsys.cpu_cluster.cpus0.dcache.demandMissLatency::cpu_cluster.cpus0.data    284531750                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.demandMissLatency::total    284531750                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.overallMissLatency::cpu_cluster.cpus0.data    284531750                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.overallMissLatency::total    284531750                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.demandAccesses::cpu_cluster.cpus0.data      1110920                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus0.dcache.demandAccesses::total      1110920                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus0.dcache.overallAccesses::cpu_cluster.cpus0.data      1111033                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus0.dcache.overallAccesses::total      1111033                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus0.dcache.demandMissRate::cpu_cluster.cpus0.data     0.010250                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.demandMissRate::total     0.010250                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.overallMissRate::cpu_cluster.cpus0.data     0.010275                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.overallMissRate::total     0.010275                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.demandAvgMissLatency::cpu_cluster.cpus0.data 24987.419865                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.dcache.demandAvgMissLatency::total 24987.419865                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.dcache.overallAvgMissLatency::cpu_cluster.cpus0.data 24923.944464                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.dcache.overallAvgMissLatency::total 24923.944464                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus0.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus0.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus0.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus0.dcache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus0.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus0.dcache.writebacks::writebacks         5480                       # number of writebacks (Count)
testsys.cpu_cluster.cpus0.dcache.writebacks::total         5480                       # number of writebacks (Count)
testsys.cpu_cluster.cpus0.dcache.demandMshrHits::cpu_cluster.cpus0.data         1215                       # number of demand (read+write) MSHR hits (Count)
testsys.cpu_cluster.cpus0.dcache.demandMshrHits::total         1215                       # number of demand (read+write) MSHR hits (Count)
testsys.cpu_cluster.cpus0.dcache.overallMshrHits::cpu_cluster.cpus0.data         1215                       # number of overall MSHR hits (Count)
testsys.cpu_cluster.cpus0.dcache.overallMshrHits::total         1215                       # number of overall MSHR hits (Count)
testsys.cpu_cluster.cpus0.dcache.demandMshrMisses::cpu_cluster.cpus0.data        10172                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus0.dcache.demandMshrMisses::total        10172                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus0.dcache.overallMshrMisses::cpu_cluster.cpus0.data        10201                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus0.dcache.overallMshrMisses::total        10201                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus0.dcache.overallMshrUncacheable::cpu_cluster.cpus0.data          175                       # number of overall MSHR uncacheable misses (Count)
testsys.cpu_cluster.cpus0.dcache.overallMshrUncacheable::total          175                       # number of overall MSHR uncacheable misses (Count)
testsys.cpu_cluster.cpus0.dcache.demandMshrMissLatency::cpu_cluster.cpus0.data    256726000                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.demandMshrMissLatency::total    256726000                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.overallMshrMissLatency::cpu_cluster.cpus0.data    258709000                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.overallMshrMissLatency::total    258709000                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.overallMshrUncacheableLatency::cpu_cluster.cpus0.data      4951000                       # number of overall MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.overallMshrUncacheableLatency::total      4951000                       # number of overall MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.demandMshrMissRate::cpu_cluster.cpus0.data     0.009156                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.demandMshrMissRate::total     0.009156                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.overallMshrMissRate::cpu_cluster.cpus0.data     0.009182                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.overallMshrMissRate::total     0.009182                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.demandAvgMshrMissLatency::cpu_cluster.cpus0.data 25238.497837                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.dcache.demandAvgMshrMissLatency::total 25238.497837                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.dcache.overallAvgMshrMissLatency::cpu_cluster.cpus0.data 25361.141065                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.dcache.overallAvgMshrMissLatency::total 25361.141065                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.dcache.overallAvgMshrUncacheableLatency::cpu_cluster.cpus0.data 28291.428571                       # average overall mshr uncacheable latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.dcache.overallAvgMshrUncacheableLatency::total 28291.428571                       # average overall mshr uncacheable latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.dcache.replacements         8528                       # number of replacements (Count)
testsys.cpu_cluster.cpus0.dcache.LoadLockedReq.hits::cpu_cluster.cpus0.data           71                       # number of LoadLockedReq hits (Count)
testsys.cpu_cluster.cpus0.dcache.LoadLockedReq.hits::total           71                       # number of LoadLockedReq hits (Count)
testsys.cpu_cluster.cpus0.dcache.LoadLockedReq.misses::cpu_cluster.cpus0.data            2                       # number of LoadLockedReq misses (Count)
testsys.cpu_cluster.cpus0.dcache.LoadLockedReq.misses::total            2                       # number of LoadLockedReq misses (Count)
testsys.cpu_cluster.cpus0.dcache.LoadLockedReq.missLatency::cpu_cluster.cpus0.data         8500                       # number of LoadLockedReq miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.LoadLockedReq.missLatency::total         8500                       # number of LoadLockedReq miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.LoadLockedReq.accesses::cpu_cluster.cpus0.data           73                       # number of LoadLockedReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus0.dcache.LoadLockedReq.accesses::total           73                       # number of LoadLockedReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus0.dcache.LoadLockedReq.missRate::cpu_cluster.cpus0.data     0.027397                       # miss rate for LoadLockedReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.LoadLockedReq.missRate::total     0.027397                       # miss rate for LoadLockedReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.LoadLockedReq.avgMissLatency::cpu_cluster.cpus0.data         4250                       # average LoadLockedReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.LoadLockedReq.avgMissLatency::total         4250                       # average LoadLockedReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.LoadLockedReq.mshrMisses::cpu_cluster.cpus0.data            2                       # number of LoadLockedReq MSHR misses (Count)
testsys.cpu_cluster.cpus0.dcache.LoadLockedReq.mshrMisses::total            2                       # number of LoadLockedReq MSHR misses (Count)
testsys.cpu_cluster.cpus0.dcache.LoadLockedReq.mshrMissLatency::cpu_cluster.cpus0.data         8000                       # number of LoadLockedReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.LoadLockedReq.mshrMissLatency::total         8000                       # number of LoadLockedReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.LoadLockedReq.mshrMissRate::cpu_cluster.cpus0.data     0.027397                       # mshr miss rate for LoadLockedReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.LoadLockedReq.mshrMissRate::total     0.027397                       # mshr miss rate for LoadLockedReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.LoadLockedReq.avgMshrMissLatency::cpu_cluster.cpus0.data         4000                       # average LoadLockedReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.LoadLockedReq.avgMshrMissLatency::total         4000                       # average LoadLockedReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.ReadReq.hits::cpu_cluster.cpus0.data       567041                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus0.dcache.ReadReq.hits::total       567041                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus0.dcache.ReadReq.misses::cpu_cluster.cpus0.data         7190                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus0.dcache.ReadReq.misses::total         7190                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus0.dcache.ReadReq.missLatency::cpu_cluster.cpus0.data    217498750                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.ReadReq.missLatency::total    217498750                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.ReadReq.accesses::cpu_cluster.cpus0.data       574231                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus0.dcache.ReadReq.accesses::total       574231                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus0.dcache.ReadReq.missRate::cpu_cluster.cpus0.data     0.012521                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.ReadReq.missRate::total     0.012521                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.ReadReq.avgMissLatency::cpu_cluster.cpus0.data 30250.173853                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.ReadReq.avgMissLatency::total 30250.173853                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.ReadReq.mshrHits::cpu_cluster.cpus0.data          191                       # number of ReadReq MSHR hits (Count)
testsys.cpu_cluster.cpus0.dcache.ReadReq.mshrHits::total          191                       # number of ReadReq MSHR hits (Count)
testsys.cpu_cluster.cpus0.dcache.ReadReq.mshrMisses::cpu_cluster.cpus0.data         6999                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus0.dcache.ReadReq.mshrMisses::total         6999                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus0.dcache.ReadReq.mshrUncacheable::cpu_cluster.cpus0.data          119                       # number of ReadReq MSHR uncacheable (Count)
testsys.cpu_cluster.cpus0.dcache.ReadReq.mshrUncacheable::total          119                       # number of ReadReq MSHR uncacheable (Count)
testsys.cpu_cluster.cpus0.dcache.ReadReq.mshrMissLatency::cpu_cluster.cpus0.data    211614250                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.ReadReq.mshrMissLatency::total    211614250                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.ReadReq.mshrUncacheableLatency::cpu_cluster.cpus0.data      4951000                       # number of ReadReq MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.ReadReq.mshrUncacheableLatency::total      4951000                       # number of ReadReq MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.ReadReq.mshrMissRate::cpu_cluster.cpus0.data     0.012188                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.ReadReq.mshrMissRate::total     0.012188                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.ReadReq.avgMshrMissLatency::cpu_cluster.cpus0.data 30234.926418                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.ReadReq.avgMshrMissLatency::total 30234.926418                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.ReadReq.avgMshrUncacheableLatency::cpu_cluster.cpus0.data 41605.042017                       # average ReadReq mshr uncacheable latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.ReadReq.avgMshrUncacheableLatency::total 41605.042017                       # average ReadReq mshr uncacheable latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.SoftPFReq.hits::cpu_cluster.cpus0.data           84                       # number of SoftPFReq hits (Count)
testsys.cpu_cluster.cpus0.dcache.SoftPFReq.hits::total           84                       # number of SoftPFReq hits (Count)
testsys.cpu_cluster.cpus0.dcache.SoftPFReq.misses::cpu_cluster.cpus0.data           29                       # number of SoftPFReq misses (Count)
testsys.cpu_cluster.cpus0.dcache.SoftPFReq.misses::total           29                       # number of SoftPFReq misses (Count)
testsys.cpu_cluster.cpus0.dcache.SoftPFReq.accesses::cpu_cluster.cpus0.data          113                       # number of SoftPFReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus0.dcache.SoftPFReq.accesses::total          113                       # number of SoftPFReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus0.dcache.SoftPFReq.missRate::cpu_cluster.cpus0.data     0.256637                       # miss rate for SoftPFReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.SoftPFReq.missRate::total     0.256637                       # miss rate for SoftPFReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.SoftPFReq.mshrMisses::cpu_cluster.cpus0.data           29                       # number of SoftPFReq MSHR misses (Count)
testsys.cpu_cluster.cpus0.dcache.SoftPFReq.mshrMisses::total           29                       # number of SoftPFReq MSHR misses (Count)
testsys.cpu_cluster.cpus0.dcache.SoftPFReq.mshrMissLatency::cpu_cluster.cpus0.data      1983000                       # number of SoftPFReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.SoftPFReq.mshrMissLatency::total      1983000                       # number of SoftPFReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.SoftPFReq.mshrMissRate::cpu_cluster.cpus0.data     0.256637                       # mshr miss rate for SoftPFReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.SoftPFReq.mshrMissRate::total     0.256637                       # mshr miss rate for SoftPFReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.SoftPFReq.avgMshrMissLatency::cpu_cluster.cpus0.data 68379.310345                       # average SoftPFReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.SoftPFReq.avgMshrMissLatency::total 68379.310345                       # average SoftPFReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.StoreCondReq.hits::cpu_cluster.cpus0.data           64                       # number of StoreCondReq hits (Count)
testsys.cpu_cluster.cpus0.dcache.StoreCondReq.hits::total           64                       # number of StoreCondReq hits (Count)
testsys.cpu_cluster.cpus0.dcache.StoreCondReq.accesses::cpu_cluster.cpus0.data           64                       # number of StoreCondReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus0.dcache.StoreCondReq.accesses::total           64                       # number of StoreCondReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus0.dcache.SwapReq.hits::cpu_cluster.cpus0.data        18988                       # number of SwapReq hits (Count)
testsys.cpu_cluster.cpus0.dcache.SwapReq.hits::total        18988                       # number of SwapReq hits (Count)
testsys.cpu_cluster.cpus0.dcache.SwapReq.misses::cpu_cluster.cpus0.data          494                       # number of SwapReq misses (Count)
testsys.cpu_cluster.cpus0.dcache.SwapReq.misses::total          494                       # number of SwapReq misses (Count)
testsys.cpu_cluster.cpus0.dcache.SwapReq.missLatency::cpu_cluster.cpus0.data      4418250                       # number of SwapReq miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.SwapReq.missLatency::total      4418250                       # number of SwapReq miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.SwapReq.accesses::cpu_cluster.cpus0.data        19482                       # number of SwapReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus0.dcache.SwapReq.accesses::total        19482                       # number of SwapReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus0.dcache.SwapReq.missRate::cpu_cluster.cpus0.data     0.025357                       # miss rate for SwapReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.SwapReq.missRate::total     0.025357                       # miss rate for SwapReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.SwapReq.avgMissLatency::cpu_cluster.cpus0.data  8943.825911                       # average SwapReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.SwapReq.avgMissLatency::total  8943.825911                       # average SwapReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.SwapReq.mshrHits::cpu_cluster.cpus0.data            1                       # number of SwapReq MSHR hits (Count)
testsys.cpu_cluster.cpus0.dcache.SwapReq.mshrHits::total            1                       # number of SwapReq MSHR hits (Count)
testsys.cpu_cluster.cpus0.dcache.SwapReq.mshrMisses::cpu_cluster.cpus0.data          493                       # number of SwapReq MSHR misses (Count)
testsys.cpu_cluster.cpus0.dcache.SwapReq.mshrMisses::total          493                       # number of SwapReq MSHR misses (Count)
testsys.cpu_cluster.cpus0.dcache.SwapReq.mshrMissLatency::cpu_cluster.cpus0.data      4291250                       # number of SwapReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.SwapReq.mshrMissLatency::total      4291250                       # number of SwapReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.SwapReq.mshrMissRate::cpu_cluster.cpus0.data     0.025305                       # mshr miss rate for SwapReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.SwapReq.mshrMissRate::total     0.025305                       # mshr miss rate for SwapReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.SwapReq.avgMshrMissLatency::cpu_cluster.cpus0.data  8704.361055                       # average SwapReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.SwapReq.avgMshrMissLatency::total  8704.361055                       # average SwapReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.WriteLineReq.hits::cpu_cluster.cpus0.data           54                       # number of WriteLineReq hits (Count)
testsys.cpu_cluster.cpus0.dcache.WriteLineReq.hits::total           54                       # number of WriteLineReq hits (Count)
testsys.cpu_cluster.cpus0.dcache.WriteLineReq.misses::cpu_cluster.cpus0.data         1227                       # number of WriteLineReq misses (Count)
testsys.cpu_cluster.cpus0.dcache.WriteLineReq.misses::total         1227                       # number of WriteLineReq misses (Count)
testsys.cpu_cluster.cpus0.dcache.WriteLineReq.missLatency::cpu_cluster.cpus0.data     15412000                       # number of WriteLineReq miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.WriteLineReq.missLatency::total     15412000                       # number of WriteLineReq miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.WriteLineReq.accesses::cpu_cluster.cpus0.data         1281                       # number of WriteLineReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus0.dcache.WriteLineReq.accesses::total         1281                       # number of WriteLineReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus0.dcache.WriteLineReq.missRate::cpu_cluster.cpus0.data     0.957845                       # miss rate for WriteLineReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.WriteLineReq.missRate::total     0.957845                       # miss rate for WriteLineReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.WriteLineReq.avgMissLatency::cpu_cluster.cpus0.data 12560.717196                       # average WriteLineReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.WriteLineReq.avgMissLatency::total 12560.717196                       # average WriteLineReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.WriteLineReq.mshrMisses::cpu_cluster.cpus0.data         1227                       # number of WriteLineReq MSHR misses (Count)
testsys.cpu_cluster.cpus0.dcache.WriteLineReq.mshrMisses::total         1227                       # number of WriteLineReq MSHR misses (Count)
testsys.cpu_cluster.cpus0.dcache.WriteLineReq.mshrMissLatency::cpu_cluster.cpus0.data     15105250                       # number of WriteLineReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.WriteLineReq.mshrMissLatency::total     15105250                       # number of WriteLineReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.WriteLineReq.mshrMissRate::cpu_cluster.cpus0.data     0.957845                       # mshr miss rate for WriteLineReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.WriteLineReq.mshrMissRate::total     0.957845                       # mshr miss rate for WriteLineReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.WriteLineReq.avgMshrMissLatency::cpu_cluster.cpus0.data 12310.717196                       # average WriteLineReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.WriteLineReq.avgMshrMissLatency::total 12310.717196                       # average WriteLineReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.WriteReq.hits::cpu_cluster.cpus0.data       532438                       # number of WriteReq hits (Count)
testsys.cpu_cluster.cpus0.dcache.WriteReq.hits::total       532438                       # number of WriteReq hits (Count)
testsys.cpu_cluster.cpus0.dcache.WriteReq.misses::cpu_cluster.cpus0.data         2970                       # number of WriteReq misses (Count)
testsys.cpu_cluster.cpus0.dcache.WriteReq.misses::total         2970                       # number of WriteReq misses (Count)
testsys.cpu_cluster.cpus0.dcache.WriteReq.missLatency::cpu_cluster.cpus0.data     51621000                       # number of WriteReq miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.WriteReq.missLatency::total     51621000                       # number of WriteReq miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.WriteReq.accesses::cpu_cluster.cpus0.data       535408                       # number of WriteReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus0.dcache.WriteReq.accesses::total       535408                       # number of WriteReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus0.dcache.WriteReq.missRate::cpu_cluster.cpus0.data     0.005547                       # miss rate for WriteReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.WriteReq.missRate::total     0.005547                       # miss rate for WriteReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.WriteReq.avgMissLatency::cpu_cluster.cpus0.data 17380.808081                       # average WriteReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.WriteReq.avgMissLatency::total 17380.808081                       # average WriteReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.WriteReq.mshrHits::cpu_cluster.cpus0.data         1024                       # number of WriteReq MSHR hits (Count)
testsys.cpu_cluster.cpus0.dcache.WriteReq.mshrHits::total         1024                       # number of WriteReq MSHR hits (Count)
testsys.cpu_cluster.cpus0.dcache.WriteReq.mshrMisses::cpu_cluster.cpus0.data         1946                       # number of WriteReq MSHR misses (Count)
testsys.cpu_cluster.cpus0.dcache.WriteReq.mshrMisses::total         1946                       # number of WriteReq MSHR misses (Count)
testsys.cpu_cluster.cpus0.dcache.WriteReq.mshrUncacheable::cpu_cluster.cpus0.data           56                       # number of WriteReq MSHR uncacheable (Count)
testsys.cpu_cluster.cpus0.dcache.WriteReq.mshrUncacheable::total           56                       # number of WriteReq MSHR uncacheable (Count)
testsys.cpu_cluster.cpus0.dcache.WriteReq.mshrMissLatency::cpu_cluster.cpus0.data     30006500                       # number of WriteReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.WriteReq.mshrMissLatency::total     30006500                       # number of WriteReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.WriteReq.mshrMissRate::cpu_cluster.cpus0.data     0.003635                       # mshr miss rate for WriteReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.WriteReq.mshrMissRate::total     0.003635                       # mshr miss rate for WriteReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.WriteReq.avgMshrMissLatency::cpu_cluster.cpus0.data 15419.578623                       # average WriteReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.WriteReq.avgMshrMissLatency::total 15419.578623                       # average WriteReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 1113479333500                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus0.dcache.tags.tagsInUse   478.274421                       # Average ticks per tags in use ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.tags.totalRefs      1128213                       # Total number of references to valid blocks. (Count)
testsys.cpu_cluster.cpus0.dcache.tags.sampledRefs         9780                       # Sample count of references to valid blocks. (Count)
testsys.cpu_cluster.cpus0.dcache.tags.avgRefs   115.359202                       # Average number of references to valid blocks. ((Count/Count))
testsys.cpu_cluster.cpus0.dcache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
testsys.cpu_cluster.cpus0.dcache.tags.occupancies::cpu_cluster.cpus0.data   478.274421                       # Average occupied blocks per tick, per requestor ((Count/Tick))
testsys.cpu_cluster.cpus0.dcache.tags.avgOccs::cpu_cluster.cpus0.data     0.934130                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus0.dcache.tags.avgOccs::total     0.934130                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus0.dcache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
testsys.cpu_cluster.cpus0.dcache.tags.ageTaskId_1024::0          114                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.cpus0.dcache.tags.ageTaskId_1024::1          287                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.cpus0.dcache.tags.ageTaskId_1024::2          111                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.cpus0.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
testsys.cpu_cluster.cpus0.dcache.tags.tagAccesses      2271160                       # Number of tag accesses (Count)
testsys.cpu_cluster.cpus0.dcache.tags.dataAccesses      2271160                       # Number of data accesses (Count)
testsys.cpu_cluster.cpus0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1113479333500                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus0.dtb_walker_cache.demandHits::cpu_cluster.cpus0.mmu.dtb_walker         5460                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.demandHits::total         5460                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.overallHits::cpu_cluster.cpus0.mmu.dtb_walker         5460                       # number of overall hits (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.overallHits::total         5460                       # number of overall hits (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.demandMisses::cpu_cluster.cpus0.mmu.dtb_walker         2335                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.demandMisses::total         2335                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.overallMisses::cpu_cluster.cpus0.mmu.dtb_walker         2335                       # number of overall misses (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.overallMisses::total         2335                       # number of overall misses (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.demandMissLatency::cpu_cluster.cpus0.mmu.dtb_walker     85960665                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus0.dtb_walker_cache.demandMissLatency::total     85960665                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus0.dtb_walker_cache.overallMissLatency::cpu_cluster.cpus0.mmu.dtb_walker     85960665                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus0.dtb_walker_cache.overallMissLatency::total     85960665                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus0.dtb_walker_cache.demandAccesses::cpu_cluster.cpus0.mmu.dtb_walker         7795                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.demandAccesses::total         7795                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.overallAccesses::cpu_cluster.cpus0.mmu.dtb_walker         7795                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.overallAccesses::total         7795                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.demandMissRate::cpu_cluster.cpus0.mmu.dtb_walker     0.299551                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus0.dtb_walker_cache.demandMissRate::total     0.299551                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus0.dtb_walker_cache.overallMissRate::cpu_cluster.cpus0.mmu.dtb_walker     0.299551                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus0.dtb_walker_cache.overallMissRate::total     0.299551                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus0.dtb_walker_cache.demandAvgMissLatency::cpu_cluster.cpus0.mmu.dtb_walker 36813.989293                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.dtb_walker_cache.demandAvgMissLatency::total 36813.989293                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.dtb_walker_cache.overallAvgMissLatency::cpu_cluster.cpus0.mmu.dtb_walker 36813.989293                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.dtb_walker_cache.overallAvgMissLatency::total 36813.989293                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus0.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus0.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus0.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus0.dtb_walker_cache.writebacks::writebacks         2296                       # number of writebacks (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.writebacks::total         2296                       # number of writebacks (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.demandMshrMisses::cpu_cluster.cpus0.mmu.dtb_walker         2335                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.demandMshrMisses::total         2335                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.overallMshrMisses::cpu_cluster.cpus0.mmu.dtb_walker         2335                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.overallMshrMisses::total         2335                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.demandMshrMissLatency::cpu_cluster.cpus0.mmu.dtb_walker     83625665                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.dtb_walker_cache.demandMshrMissLatency::total     83625665                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.dtb_walker_cache.overallMshrMissLatency::cpu_cluster.cpus0.mmu.dtb_walker     83625665                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.dtb_walker_cache.overallMshrMissLatency::total     83625665                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.dtb_walker_cache.demandMshrMissRate::cpu_cluster.cpus0.mmu.dtb_walker     0.299551                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus0.dtb_walker_cache.demandMshrMissRate::total     0.299551                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus0.dtb_walker_cache.overallMshrMissRate::cpu_cluster.cpus0.mmu.dtb_walker     0.299551                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus0.dtb_walker_cache.overallMshrMissRate::total     0.299551                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus0.dtb_walker_cache.demandAvgMshrMissLatency::cpu_cluster.cpus0.mmu.dtb_walker 35813.989293                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.dtb_walker_cache.demandAvgMshrMissLatency::total 35813.989293                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.dtb_walker_cache.overallAvgMshrMissLatency::cpu_cluster.cpus0.mmu.dtb_walker 35813.989293                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.dtb_walker_cache.overallAvgMshrMissLatency::total 35813.989293                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.dtb_walker_cache.replacements         2296                       # number of replacements (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.ReadReq.hits::cpu_cluster.cpus0.mmu.dtb_walker         5460                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.ReadReq.hits::total         5460                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.ReadReq.misses::cpu_cluster.cpus0.mmu.dtb_walker         2335                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.ReadReq.misses::total         2335                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.ReadReq.missLatency::cpu_cluster.cpus0.mmu.dtb_walker     85960665                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus0.dtb_walker_cache.ReadReq.missLatency::total     85960665                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus0.dtb_walker_cache.ReadReq.accesses::cpu_cluster.cpus0.mmu.dtb_walker         7795                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.ReadReq.accesses::total         7795                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.ReadReq.missRate::cpu_cluster.cpus0.mmu.dtb_walker     0.299551                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dtb_walker_cache.ReadReq.missRate::total     0.299551                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dtb_walker_cache.ReadReq.avgMissLatency::cpu_cluster.cpus0.mmu.dtb_walker 36813.989293                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dtb_walker_cache.ReadReq.avgMissLatency::total 36813.989293                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dtb_walker_cache.ReadReq.mshrMisses::cpu_cluster.cpus0.mmu.dtb_walker         2335                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.ReadReq.mshrMisses::total         2335                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.ReadReq.mshrMissLatency::cpu_cluster.cpus0.mmu.dtb_walker     83625665                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.dtb_walker_cache.ReadReq.mshrMissLatency::total     83625665                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.dtb_walker_cache.ReadReq.mshrMissRate::cpu_cluster.cpus0.mmu.dtb_walker     0.299551                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dtb_walker_cache.ReadReq.mshrMissRate::total     0.299551                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dtb_walker_cache.ReadReq.avgMshrMissLatency::cpu_cluster.cpus0.mmu.dtb_walker 35813.989293                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dtb_walker_cache.ReadReq.avgMshrMissLatency::total 35813.989293                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1113479333500                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus0.dtb_walker_cache.tags.tagsInUse    15.999967                       # Average ticks per tags in use ((Tick/Count))
testsys.cpu_cluster.cpus0.dtb_walker_cache.tags.totalRefs         7641                       # Total number of references to valid blocks. (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.tags.sampledRefs         2335                       # Sample count of references to valid blocks. (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.tags.avgRefs     3.272377                       # Average number of references to valid blocks. ((Count/Count))
testsys.cpu_cluster.cpus0.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
testsys.cpu_cluster.cpus0.dtb_walker_cache.tags.occupancies::cpu_cluster.cpus0.mmu.dtb_walker    15.999967                       # Average occupied blocks per tick, per requestor ((Count/Tick))
testsys.cpu_cluster.cpus0.dtb_walker_cache.tags.avgOccs::cpu_cluster.cpus0.mmu.dtb_walker     0.999998                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus0.dtb_walker_cache.tags.avgOccs::total     0.999998                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus0.dtb_walker_cache.tags.occupanciesTaskId::1023           16                       # Occupied blocks per task id (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.tags.ageTaskId_1023::0            1                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.tags.ageTaskId_1023::1            7                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.tags.ageTaskId_1023::2            8                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.tags.ratioOccsTaskId::1023            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
testsys.cpu_cluster.cpus0.dtb_walker_cache.tags.tagAccesses        64695                       # Number of tag accesses (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.tags.dataAccesses        64695                       # Number of data accesses (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1113479333500                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus0.fetch2.intInstructions      3715947                       # Number of integer instructions successfully decoded (Count)
testsys.cpu_cluster.cpus0.fetch2.fpInstructions            0                       # Number of floating point instructions successfully decoded (Count)
testsys.cpu_cluster.cpus0.fetch2.vecInstructions           56                       # Number of SIMD instructions successfully decoded (Count)
testsys.cpu_cluster.cpus0.fetch2.loadInstructions       579892                       # Number of memory load instructions successfully decoded (Count)
testsys.cpu_cluster.cpus0.fetch2.storeInstructions       172670                       # Number of memory store instructions successfully decoded (Count)
testsys.cpu_cluster.cpus0.fetch2.amoInstructions        20225                       # Number of memory atomic instructions successfully decoded (Count)
testsys.cpu_cluster.cpus0.icache.demandHits::cpu_cluster.cpus0.inst      2252808                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus0.icache.demandHits::total      2252808                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus0.icache.overallHits::cpu_cluster.cpus0.inst      2252808                       # number of overall hits (Count)
testsys.cpu_cluster.cpus0.icache.overallHits::total      2252808                       # number of overall hits (Count)
testsys.cpu_cluster.cpus0.icache.demandMisses::cpu_cluster.cpus0.inst        20260                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus0.icache.demandMisses::total        20260                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus0.icache.overallMisses::cpu_cluster.cpus0.inst        20260                       # number of overall misses (Count)
testsys.cpu_cluster.cpus0.icache.overallMisses::total        20260                       # number of overall misses (Count)
testsys.cpu_cluster.cpus0.icache.demandMissLatency::cpu_cluster.cpus0.inst    848616250                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus0.icache.demandMissLatency::total    848616250                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus0.icache.overallMissLatency::cpu_cluster.cpus0.inst    848616250                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus0.icache.overallMissLatency::total    848616250                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus0.icache.demandAccesses::cpu_cluster.cpus0.inst      2273068                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus0.icache.demandAccesses::total      2273068                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus0.icache.overallAccesses::cpu_cluster.cpus0.inst      2273068                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus0.icache.overallAccesses::total      2273068                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus0.icache.demandMissRate::cpu_cluster.cpus0.inst     0.008913                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus0.icache.demandMissRate::total     0.008913                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus0.icache.overallMissRate::cpu_cluster.cpus0.inst     0.008913                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus0.icache.overallMissRate::total     0.008913                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus0.icache.demandAvgMissLatency::cpu_cluster.cpus0.inst 41886.290721                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.icache.demandAvgMissLatency::total 41886.290721                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.icache.overallAvgMissLatency::cpu_cluster.cpus0.inst 41886.290721                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.icache.overallAvgMissLatency::total 41886.290721                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus0.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus0.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus0.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus0.icache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus0.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus0.icache.writebacks::writebacks        20220                       # number of writebacks (Count)
testsys.cpu_cluster.cpus0.icache.writebacks::total        20220                       # number of writebacks (Count)
testsys.cpu_cluster.cpus0.icache.demandMshrMisses::cpu_cluster.cpus0.inst        20260                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus0.icache.demandMshrMisses::total        20260                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus0.icache.overallMshrMisses::cpu_cluster.cpus0.inst        20260                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus0.icache.overallMshrMisses::total        20260                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus0.icache.demandMshrMissLatency::cpu_cluster.cpus0.inst    843551500                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.icache.demandMshrMissLatency::total    843551500                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.icache.overallMshrMissLatency::cpu_cluster.cpus0.inst    843551500                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.icache.overallMshrMissLatency::total    843551500                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.icache.demandMshrMissRate::cpu_cluster.cpus0.inst     0.008913                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus0.icache.demandMshrMissRate::total     0.008913                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus0.icache.overallMshrMissRate::cpu_cluster.cpus0.inst     0.008913                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus0.icache.overallMshrMissRate::total     0.008913                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus0.icache.demandAvgMshrMissLatency::cpu_cluster.cpus0.inst 41636.303060                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.icache.demandAvgMshrMissLatency::total 41636.303060                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.icache.overallAvgMshrMissLatency::cpu_cluster.cpus0.inst 41636.303060                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.icache.overallAvgMshrMissLatency::total 41636.303060                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.icache.replacements        20220                       # number of replacements (Count)
testsys.cpu_cluster.cpus0.icache.ReadReq.hits::cpu_cluster.cpus0.inst      2252808                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus0.icache.ReadReq.hits::total      2252808                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus0.icache.ReadReq.misses::cpu_cluster.cpus0.inst        20260                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus0.icache.ReadReq.misses::total        20260                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus0.icache.ReadReq.missLatency::cpu_cluster.cpus0.inst    848616250                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus0.icache.ReadReq.missLatency::total    848616250                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus0.icache.ReadReq.accesses::cpu_cluster.cpus0.inst      2273068                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus0.icache.ReadReq.accesses::total      2273068                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus0.icache.ReadReq.missRate::cpu_cluster.cpus0.inst     0.008913                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus0.icache.ReadReq.missRate::total     0.008913                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus0.icache.ReadReq.avgMissLatency::cpu_cluster.cpus0.inst 41886.290721                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.icache.ReadReq.avgMissLatency::total 41886.290721                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.icache.ReadReq.mshrMisses::cpu_cluster.cpus0.inst        20260                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus0.icache.ReadReq.mshrMisses::total        20260                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus0.icache.ReadReq.mshrMissLatency::cpu_cluster.cpus0.inst    843551500                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.icache.ReadReq.mshrMissLatency::total    843551500                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.icache.ReadReq.mshrMissRate::cpu_cluster.cpus0.inst     0.008913                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus0.icache.ReadReq.mshrMissRate::total     0.008913                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus0.icache.ReadReq.avgMshrMissLatency::cpu_cluster.cpus0.inst 41636.303060                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.icache.ReadReq.avgMshrMissLatency::total 41636.303060                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.icache.power_state.pwrStateResidencyTicks::UNDEFINED 1113479333500                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus0.icache.tags.tagsInUse   764.321618                       # Average ticks per tags in use ((Tick/Count))
testsys.cpu_cluster.cpus0.icache.tags.totalRefs      2239295                       # Total number of references to valid blocks. (Count)
testsys.cpu_cluster.cpus0.icache.tags.sampledRefs        20220                       # Sample count of references to valid blocks. (Count)
testsys.cpu_cluster.cpus0.icache.tags.avgRefs   110.746538                       # Average number of references to valid blocks. ((Count/Count))
testsys.cpu_cluster.cpus0.icache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
testsys.cpu_cluster.cpus0.icache.tags.occupancies::cpu_cluster.cpus0.inst   764.321618                       # Average occupied blocks per tick, per requestor ((Count/Tick))
testsys.cpu_cluster.cpus0.icache.tags.avgOccs::cpu_cluster.cpus0.inst     0.995210                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus0.icache.tags.avgOccs::total     0.995210                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus0.icache.tags.occupanciesTaskId::1024          768                       # Occupied blocks per task id (Count)
testsys.cpu_cluster.cpus0.icache.tags.ageTaskId_1024::0          182                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.cpus0.icache.tags.ageTaskId_1024::1          417                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.cpus0.icache.tags.ageTaskId_1024::2          167                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.cpus0.icache.tags.ageTaskId_1024::4            2                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.cpus0.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
testsys.cpu_cluster.cpus0.icache.tags.tagAccesses      6839463                       # Number of tag accesses (Count)
testsys.cpu_cluster.cpus0.icache.tags.dataAccesses      6839463                       # Number of data accesses (Count)
testsys.cpu_cluster.cpus0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1113479333500                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus0.itb_walker_cache.demandHits::cpu_cluster.cpus0.mmu.itb_walker         2223                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.demandHits::total         2223                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.overallHits::cpu_cluster.cpus0.mmu.itb_walker         2223                       # number of overall hits (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.overallHits::total         2223                       # number of overall hits (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.demandMisses::cpu_cluster.cpus0.mmu.itb_walker          385                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.demandMisses::total          385                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.overallMisses::cpu_cluster.cpus0.mmu.itb_walker          385                       # number of overall misses (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.overallMisses::total          385                       # number of overall misses (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.demandMissLatency::cpu_cluster.cpus0.mmu.itb_walker     16166615                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus0.itb_walker_cache.demandMissLatency::total     16166615                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus0.itb_walker_cache.overallMissLatency::cpu_cluster.cpus0.mmu.itb_walker     16166615                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus0.itb_walker_cache.overallMissLatency::total     16166615                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus0.itb_walker_cache.demandAccesses::cpu_cluster.cpus0.mmu.itb_walker         2608                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.demandAccesses::total         2608                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.overallAccesses::cpu_cluster.cpus0.mmu.itb_walker         2608                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.overallAccesses::total         2608                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.demandMissRate::cpu_cluster.cpus0.mmu.itb_walker     0.147623                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus0.itb_walker_cache.demandMissRate::total     0.147623                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus0.itb_walker_cache.overallMissRate::cpu_cluster.cpus0.mmu.itb_walker     0.147623                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus0.itb_walker_cache.overallMissRate::total     0.147623                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus0.itb_walker_cache.demandAvgMissLatency::cpu_cluster.cpus0.mmu.itb_walker 41991.207792                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.itb_walker_cache.demandAvgMissLatency::total 41991.207792                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.itb_walker_cache.overallAvgMissLatency::cpu_cluster.cpus0.mmu.itb_walker 41991.207792                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.itb_walker_cache.overallAvgMissLatency::total 41991.207792                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus0.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus0.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus0.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus0.itb_walker_cache.writebacks::writebacks          361                       # number of writebacks (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.writebacks::total          361                       # number of writebacks (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.demandMshrMisses::cpu_cluster.cpus0.mmu.itb_walker          385                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.demandMshrMisses::total          385                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.overallMshrMisses::cpu_cluster.cpus0.mmu.itb_walker          385                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.overallMshrMisses::total          385                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.demandMshrMissLatency::cpu_cluster.cpus0.mmu.itb_walker     15781615                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.itb_walker_cache.demandMshrMissLatency::total     15781615                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.itb_walker_cache.overallMshrMissLatency::cpu_cluster.cpus0.mmu.itb_walker     15781615                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.itb_walker_cache.overallMshrMissLatency::total     15781615                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.itb_walker_cache.demandMshrMissRate::cpu_cluster.cpus0.mmu.itb_walker     0.147623                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus0.itb_walker_cache.demandMshrMissRate::total     0.147623                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus0.itb_walker_cache.overallMshrMissRate::cpu_cluster.cpus0.mmu.itb_walker     0.147623                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus0.itb_walker_cache.overallMshrMissRate::total     0.147623                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus0.itb_walker_cache.demandAvgMshrMissLatency::cpu_cluster.cpus0.mmu.itb_walker 40991.207792                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.itb_walker_cache.demandAvgMshrMissLatency::total 40991.207792                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.itb_walker_cache.overallAvgMshrMissLatency::cpu_cluster.cpus0.mmu.itb_walker 40991.207792                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.itb_walker_cache.overallAvgMshrMissLatency::total 40991.207792                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.itb_walker_cache.replacements          361                       # number of replacements (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.ReadReq.hits::cpu_cluster.cpus0.mmu.itb_walker         2223                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.ReadReq.hits::total         2223                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.ReadReq.misses::cpu_cluster.cpus0.mmu.itb_walker          385                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.ReadReq.misses::total          385                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.ReadReq.missLatency::cpu_cluster.cpus0.mmu.itb_walker     16166615                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus0.itb_walker_cache.ReadReq.missLatency::total     16166615                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus0.itb_walker_cache.ReadReq.accesses::cpu_cluster.cpus0.mmu.itb_walker         2608                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.ReadReq.accesses::total         2608                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.ReadReq.missRate::cpu_cluster.cpus0.mmu.itb_walker     0.147623                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus0.itb_walker_cache.ReadReq.missRate::total     0.147623                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus0.itb_walker_cache.ReadReq.avgMissLatency::cpu_cluster.cpus0.mmu.itb_walker 41991.207792                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.itb_walker_cache.ReadReq.avgMissLatency::total 41991.207792                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.itb_walker_cache.ReadReq.mshrMisses::cpu_cluster.cpus0.mmu.itb_walker          385                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.ReadReq.mshrMisses::total          385                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.ReadReq.mshrMissLatency::cpu_cluster.cpus0.mmu.itb_walker     15781615                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.itb_walker_cache.ReadReq.mshrMissLatency::total     15781615                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.itb_walker_cache.ReadReq.mshrMissRate::cpu_cluster.cpus0.mmu.itb_walker     0.147623                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus0.itb_walker_cache.ReadReq.mshrMissRate::total     0.147623                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus0.itb_walker_cache.ReadReq.avgMshrMissLatency::cpu_cluster.cpus0.mmu.itb_walker 40991.207792                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.itb_walker_cache.ReadReq.avgMshrMissLatency::total 40991.207792                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1113479333500                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus0.itb_walker_cache.tags.tagsInUse    15.999923                       # Average ticks per tags in use ((Tick/Count))
testsys.cpu_cluster.cpus0.itb_walker_cache.tags.totalRefs         2652                       # Total number of references to valid blocks. (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.tags.sampledRefs          385                       # Sample count of references to valid blocks. (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.tags.avgRefs     6.888312                       # Average number of references to valid blocks. ((Count/Count))
testsys.cpu_cluster.cpus0.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
testsys.cpu_cluster.cpus0.itb_walker_cache.tags.occupancies::cpu_cluster.cpus0.mmu.itb_walker    15.999923                       # Average occupied blocks per tick, per requestor ((Count/Tick))
testsys.cpu_cluster.cpus0.itb_walker_cache.tags.avgOccs::cpu_cluster.cpus0.mmu.itb_walker     0.999995                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus0.itb_walker_cache.tags.avgOccs::total     0.999995                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus0.itb_walker_cache.tags.occupanciesTaskId::1023           16                       # Occupied blocks per task id (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.tags.ageTaskId_1023::0            4                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.tags.ageTaskId_1023::1            7                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.tags.ageTaskId_1023::2            5                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.tags.ratioOccsTaskId::1023            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
testsys.cpu_cluster.cpus0.itb_walker_cache.tags.tagAccesses        21249                       # Number of tag accesses (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.tags.dataAccesses        21249                       # Number of data accesses (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1113479333500                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb.instHits            0                       # ITB inst hits (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.instMisses            0                       # ITB inst misses (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.readHits       641516                       # DTB read hits (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.readMisses         1962                       # DTB read misses (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.writeHits       561098                       # DTB write hits (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.writeMisses          280                       # DTB write misses (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.inserts         1246                       # Number of times an entry is inserted into the TLB (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.flushTlbMvaAsid           78                       # Number of times TLB was flushed by MVA & ASID (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.flushTlbAsid            6                       # Number of times TLB was flushed by ASID (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.flushedEntries           44                       # Number of entries that have been flushed from TLB (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.alignFaults            1                       # Number of TLB faults due to alignment restrictions (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.prefetchFaults            9                       # Number of TLB faults due to prefetch (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.permsFaults          109                       # Number of TLB faults due to permissions restrictions (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.readAccesses       643478                       # DTB read accesses (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.writeAccesses       561378                       # DTB write accesses (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.instAccesses            0                       # ITB inst accesses (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.hits        1202614                       # Total TLB (inst and data) hits (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.misses         2242                       # Total TLB (inst and data) misses (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.accesses      1204856                       # Total TLB (inst and data) accesses (Count)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walks         2233                       # Table walker walks requested (Count)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walksLongDescriptor         2233                       # Table walker walks initiated with long descriptors (Count)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walksLongTerminatedAtLevel::Level2           39                       # Level at which table walker walks with long descriptors terminate (Count)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walksLongTerminatedAtLevel::Level3         1207                       # Level at which table walker walks with long descriptors terminate (Count)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walkWaitTime::samples         2233                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walkWaitTime::0         2233    100.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walkWaitTime::total         2233                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walkServiceTime::samples         1246                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walkServiceTime::mean 64316.211878                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walkServiceTime::gmean 25473.744724                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walkServiceTime::stdev 82757.577881                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walkServiceTime::0-65535          761     61.08%     61.08% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walkServiceTime::65536-131071          249     19.98%     81.06% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walkServiceTime::131072-196607          127     10.19%     91.25% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walkServiceTime::196608-262143           73      5.86%     97.11% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walkServiceTime::262144-327679           27      2.17%     99.28% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walkServiceTime::327680-393215            2      0.16%     99.44% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walkServiceTime::393216-458751            4      0.32%     99.76% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walkServiceTime::458752-524287            2      0.16%     99.92% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walkServiceTime::524288-589823            1      0.08%    100.00% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walkServiceTime::total         1246                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.pageSizes::4KiB         1207     96.87%     96.87% # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.pageSizes::2MiB           39      3.13%    100.00% # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.pageSizes::total         1246                       # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.requestOrigin_Requested::Data         2233                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.requestOrigin_Requested::total         2233                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.requestOrigin_Completed::Data         1246                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.requestOrigin_Completed::total         1246                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.requestOrigin::total         3479                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 1113479333500                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus0.mmu.itb.instHits      2273221                       # ITB inst hits (Count)
testsys.cpu_cluster.cpus0.mmu.itb.instMisses          657                       # ITB inst misses (Count)
testsys.cpu_cluster.cpus0.mmu.itb.readHits            0                       # DTB read hits (Count)
testsys.cpu_cluster.cpus0.mmu.itb.readMisses            0                       # DTB read misses (Count)
testsys.cpu_cluster.cpus0.mmu.itb.writeHits            0                       # DTB write hits (Count)
testsys.cpu_cluster.cpus0.mmu.itb.writeMisses            0                       # DTB write misses (Count)
testsys.cpu_cluster.cpus0.mmu.itb.inserts          631                       # Number of times an entry is inserted into the TLB (Count)
testsys.cpu_cluster.cpus0.mmu.itb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
testsys.cpu_cluster.cpus0.mmu.itb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
testsys.cpu_cluster.cpus0.mmu.itb.flushTlbMvaAsid           78                       # Number of times TLB was flushed by MVA & ASID (Count)
testsys.cpu_cluster.cpus0.mmu.itb.flushTlbAsid            6                       # Number of times TLB was flushed by ASID (Count)
testsys.cpu_cluster.cpus0.mmu.itb.flushedEntries           53                       # Number of entries that have been flushed from TLB (Count)
testsys.cpu_cluster.cpus0.mmu.itb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
testsys.cpu_cluster.cpus0.mmu.itb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
testsys.cpu_cluster.cpus0.mmu.itb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
testsys.cpu_cluster.cpus0.mmu.itb.permsFaults           93                       # Number of TLB faults due to permissions restrictions (Count)
testsys.cpu_cluster.cpus0.mmu.itb.readAccesses            0                       # DTB read accesses (Count)
testsys.cpu_cluster.cpus0.mmu.itb.writeAccesses            0                       # DTB write accesses (Count)
testsys.cpu_cluster.cpus0.mmu.itb.instAccesses      2273878                       # ITB inst accesses (Count)
testsys.cpu_cluster.cpus0.mmu.itb.hits        2273221                       # Total TLB (inst and data) hits (Count)
testsys.cpu_cluster.cpus0.mmu.itb.misses          657                       # Total TLB (inst and data) misses (Count)
testsys.cpu_cluster.cpus0.mmu.itb.accesses      2273878                       # Total TLB (inst and data) accesses (Count)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walks          657                       # Table walker walks requested (Count)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walksLongDescriptor          657                       # Table walker walks initiated with long descriptors (Count)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walksLongTerminatedAtLevel::Level2           19                       # Level at which table walker walks with long descriptors terminate (Count)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walksLongTerminatedAtLevel::Level3          612                       # Level at which table walker walks with long descriptors terminate (Count)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walkWaitTime::samples          657                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walkWaitTime::0          657    100.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walkWaitTime::total          657                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walkServiceTime::samples          631                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walkServiceTime::mean 29540.412044                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walkServiceTime::gmean 12036.256320                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walkServiceTime::stdev 45549.867484                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walkServiceTime::0-32767          467     74.01%     74.01% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walkServiceTime::32768-65535           34      5.39%     79.40% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walkServiceTime::65536-98303          107     16.96%     96.35% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walkServiceTime::98304-131071            6      0.95%     97.31% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walkServiceTime::131072-163839            3      0.48%     97.78% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walkServiceTime::163840-196607            4      0.63%     98.42% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walkServiceTime::196608-229375            5      0.79%     99.21% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walkServiceTime::229376-262143            1      0.16%     99.37% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walkServiceTime::262144-294911            1      0.16%     99.52% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walkServiceTime::294912-327679            3      0.48%    100.00% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walkServiceTime::total          631                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.pageSizes::4KiB          612     96.99%     96.99% # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus0.mmu.itb_walker.pageSizes::2MiB           19      3.01%    100.00% # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus0.mmu.itb_walker.pageSizes::total          631                       # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus0.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.itb_walker.requestOrigin_Requested::Inst          657                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.itb_walker.requestOrigin_Requested::total          657                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.itb_walker.requestOrigin_Completed::Inst          631                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.itb_walker.requestOrigin_Completed::total          631                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.itb_walker.requestOrigin::total         1288                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 1113479333500                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.instHits            0                       # ITB inst hits (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.instMisses            0                       # ITB inst misses (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.readHits            0                       # DTB read hits (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.readMisses            0                       # DTB read misses (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.writeHits            0                       # DTB write hits (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.writeMisses            0                       # DTB write misses (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.permsFaults            0                       # Number of TLB faults due to permissions restrictions (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.readAccesses            0                       # DTB read accesses (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.writeAccesses            0                       # DTB write accesses (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.instAccesses            0                       # ITB inst accesses (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.hits            0                       # Total TLB (inst and data) hits (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.misses            0                       # Total TLB (inst and data) misses (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.accesses            0                       # Total TLB (inst and data) accesses (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb_walker.walks            0                       # Table walker walks requested (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 1113479333500                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.instHits            0                       # ITB inst hits (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.instMisses            0                       # ITB inst misses (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.readHits            0                       # DTB read hits (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.readMisses            0                       # DTB read misses (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.writeHits            0                       # DTB write hits (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.writeMisses            0                       # DTB write misses (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.permsFaults            0                       # Number of TLB faults due to permissions restrictions (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.readAccesses            0                       # DTB read accesses (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.writeAccesses            0                       # DTB write accesses (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.instAccesses            0                       # ITB inst accesses (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.hits            0                       # Total TLB (inst and data) hits (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.misses            0                       # Total TLB (inst and data) misses (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.accesses            0                       # Total TLB (inst and data) accesses (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb_walker.walks            0                       # Table walker walks requested (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 1113479333500                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus0.power_state.numTransitions         7765                       # Number of power state transitions (Count)
testsys.cpu_cluster.cpus0.power_state.ticksClkGated::samples         3883                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus0.power_state.ticksClkGated::mean 159962166.582282                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus0.power_state.ticksClkGated::stdev 17393043.523963                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus0.power_state.ticksClkGated::underflows            9      0.23%      0.23% # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus0.power_state.ticksClkGated::1000-5e+10         3874     99.77%    100.00% # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus0.power_state.ticksClkGated::min_value          251                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus0.power_state.ticksClkGated::max_value    162653382                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus0.power_state.ticksClkGated::total         3883                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus0.power_state.pwrStateResidencyTicks::ON   2523958911                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus0.power_state.pwrStateResidencyTicks::CLK_GATED 621133092839                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus0.thread_0.numInsts      4789490                       # Number of Instructions committed (Count)
testsys.cpu_cluster.cpus0.thread_0.numOps      5370293                       # Number of Ops committed (Count)
testsys.cpu_cluster.cpus0.thread_0.numMemRefs            0                       # Number of Memory References (Count)
testsys.cpu_cluster.cpus1.numCycles        2490499793                       # Number of cpu cycles simulated (Cycle)
testsys.cpu_cluster.cpus1.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
testsys.cpu_cluster.cpus1.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
testsys.cpu_cluster.cpus1.numInsts         1821690093                       # Number of instructions committed (Count)
testsys.cpu_cluster.cpus1.numOps           1824389696                       # Number of ops (including micro ops) committed (Count)
testsys.cpu_cluster.cpus1.numDiscardedOps     36630830                       # Number of ops (including micro ops) which were discarded before commit (Count)
testsys.cpu_cluster.cpus1.numFetchSuspends           18                       # Number of times Execute suspended instruction fetching (Count)
testsys.cpu_cluster.cpus1.quiesceCycles       3286978                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
testsys.cpu_cluster.cpus1.cpi                1.367137                       # CPI: cycles per instruction ((Cycle/Count))
testsys.cpu_cluster.cpus1.ipc                0.731456                       # IPC: instructions per cycle ((Count/Cycle))
testsys.cpu_cluster.cpus1.committedInstType_0::No_OpClass          515      0.00%      0.00% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.committedInstType_0::IntAlu    990718786     54.30%     54.30% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.committedInstType_0::IntMult      2046028      0.11%     54.42% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.committedInstType_0::IntDiv       206604      0.01%     54.43% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.committedInstType_0::FloatAdd     53931277      2.96%     57.38% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.committedInstType_0::FloatCmp     47983437      2.63%     60.01% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.committedInstType_0::FloatCvt       599714      0.03%     60.05% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.committedInstType_0::FloatMult     23377993      1.28%     61.33% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.committedInstType_0::FloatMultAcc      2122305      0.12%     61.44% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.committedInstType_0::FloatDiv       847794      0.05%     61.49% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.committedInstType_0::FloatMisc     36212178      1.98%     63.48% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.committedInstType_0::FloatSqrt            0      0.00%     63.48% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.committedInstType_0::SimdAdd            0      0.00%     63.48% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.committedInstType_0::SimdAddAcc            0      0.00%     63.48% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.committedInstType_0::SimdAlu       106391      0.01%     63.48% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.committedInstType_0::SimdCmp            0      0.00%     63.48% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.committedInstType_0::SimdCvt            0      0.00%     63.48% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.committedInstType_0::SimdMisc         9822      0.00%     63.48% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.committedInstType_0::SimdMult            0      0.00%     63.48% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.committedInstType_0::SimdMultAcc            0      0.00%     63.48% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.committedInstType_0::SimdShift            5      0.00%     63.48% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.committedInstType_0::SimdShiftAcc            0      0.00%     63.48% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.committedInstType_0::SimdDiv            0      0.00%     63.48% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.committedInstType_0::SimdSqrt            0      0.00%     63.48% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.committedInstType_0::SimdFloatAdd            0      0.00%     63.48% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.committedInstType_0::SimdFloatAlu            0      0.00%     63.48% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.committedInstType_0::SimdFloatCmp            0      0.00%     63.48% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.committedInstType_0::SimdFloatCvt            0      0.00%     63.48% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.committedInstType_0::SimdFloatDiv            0      0.00%     63.48% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.committedInstType_0::SimdFloatMisc            0      0.00%     63.48% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.committedInstType_0::SimdFloatMult            0      0.00%     63.48% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.committedInstType_0::SimdFloatMultAcc            0      0.00%     63.48% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.committedInstType_0::SimdFloatSqrt            0      0.00%     63.48% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.committedInstType_0::SimdReduceAdd            0      0.00%     63.48% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.committedInstType_0::SimdReduceAlu            0      0.00%     63.48% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.committedInstType_0::SimdReduceCmp            0      0.00%     63.48% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.committedInstType_0::SimdFloatReduceAdd            0      0.00%     63.48% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.committedInstType_0::SimdFloatReduceCmp            0      0.00%     63.48% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.committedInstType_0::SimdAes            0      0.00%     63.48% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.committedInstType_0::SimdAesMix            0      0.00%     63.48% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.committedInstType_0::SimdSha1Hash            0      0.00%     63.48% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.committedInstType_0::SimdSha1Hash2            0      0.00%     63.48% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.committedInstType_0::SimdSha256Hash            0      0.00%     63.48% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.committedInstType_0::SimdSha256Hash2            0      0.00%     63.48% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.committedInstType_0::SimdShaSigma2            0      0.00%     63.48% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.committedInstType_0::SimdShaSigma3            0      0.00%     63.48% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.committedInstType_0::SimdPredAlu            0      0.00%     63.48% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.committedInstType_0::MemRead    555663026     30.46%     93.94% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.committedInstType_0::MemWrite    110563821      6.06%    100.00% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.committedInstType_0::total   1824389696                       # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.branchPred.lookups    189114452                       # Number of BP lookups (Count)
testsys.cpu_cluster.cpus1.branchPred.condPredicted    170865426                       # Number of conditional branches predicted (Count)
testsys.cpu_cluster.cpus1.branchPred.condIncorrect     16387992                       # Number of conditional branches incorrect (Count)
testsys.cpu_cluster.cpus1.branchPred.BTBLookups    150609555                       # Number of BTB lookups (Count)
testsys.cpu_cluster.cpus1.branchPred.BTBHits    150299595                       # Number of BTB hits (Count)
testsys.cpu_cluster.cpus1.branchPred.BTBHitRatio     0.997942                       # BTB Hit Ratio (Ratio)
testsys.cpu_cluster.cpus1.branchPred.RASUsed      3597449                       # Number of times the RAS was used to get a target. (Count)
testsys.cpu_cluster.cpus1.branchPred.RASIncorrect        16824                       # Number of incorrect RAS predictions. (Count)
testsys.cpu_cluster.cpus1.branchPred.indirectLookups      1002761                       # Number of indirect predictor lookups. (Count)
testsys.cpu_cluster.cpus1.branchPred.indirectHits       981649                       # Number of indirect target hits. (Count)
testsys.cpu_cluster.cpus1.branchPred.indirectMisses        21112                       # Number of indirect misses. (Count)
testsys.cpu_cluster.cpus1.branchPred.indirectMispredicted         2515                       # Number of mispredicted indirect branches. (Count)
testsys.cpu_cluster.cpus1.dcache.demandHits::cpu_cluster.cpus1.data    633432390                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus1.dcache.demandHits::total    633432390                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus1.dcache.overallHits::cpu_cluster.cpus1.data    633432881                       # number of overall hits (Count)
testsys.cpu_cluster.cpus1.dcache.overallHits::total    633432881                       # number of overall hits (Count)
testsys.cpu_cluster.cpus1.dcache.demandMisses::cpu_cluster.cpus1.data      1499871                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus1.dcache.demandMisses::total      1499871                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus1.dcache.overallMisses::cpu_cluster.cpus1.data      1499977                       # number of overall misses (Count)
testsys.cpu_cluster.cpus1.dcache.overallMisses::total      1499977                       # number of overall misses (Count)
testsys.cpu_cluster.cpus1.dcache.demandMissLatency::cpu_cluster.cpus1.data   8435234000                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.demandMissLatency::total   8435234000                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.overallMissLatency::cpu_cluster.cpus1.data   8435234000                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.overallMissLatency::total   8435234000                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.demandAccesses::cpu_cluster.cpus1.data    634932261                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus1.dcache.demandAccesses::total    634932261                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus1.dcache.overallAccesses::cpu_cluster.cpus1.data    634932858                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus1.dcache.overallAccesses::total    634932858                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus1.dcache.demandMissRate::cpu_cluster.cpus1.data     0.002362                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.demandMissRate::total     0.002362                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.overallMissRate::cpu_cluster.cpus1.data     0.002362                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.overallMissRate::total     0.002362                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.demandAvgMissLatency::cpu_cluster.cpus1.data  5623.972995                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.dcache.demandAvgMissLatency::total  5623.972995                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.dcache.overallAvgMissLatency::cpu_cluster.cpus1.data  5623.575561                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.dcache.overallAvgMissLatency::total  5623.575561                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus1.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus1.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus1.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus1.dcache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus1.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus1.dcache.writebacks::writebacks      1455561                       # number of writebacks (Count)
testsys.cpu_cluster.cpus1.dcache.writebacks::total      1455561                       # number of writebacks (Count)
testsys.cpu_cluster.cpus1.dcache.demandMshrHits::cpu_cluster.cpus1.data        11734                       # number of demand (read+write) MSHR hits (Count)
testsys.cpu_cluster.cpus1.dcache.demandMshrHits::total        11734                       # number of demand (read+write) MSHR hits (Count)
testsys.cpu_cluster.cpus1.dcache.overallMshrHits::cpu_cluster.cpus1.data        11734                       # number of overall MSHR hits (Count)
testsys.cpu_cluster.cpus1.dcache.overallMshrHits::total        11734                       # number of overall MSHR hits (Count)
testsys.cpu_cluster.cpus1.dcache.demandMshrMisses::cpu_cluster.cpus1.data      1488137                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus1.dcache.demandMshrMisses::total      1488137                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus1.dcache.overallMshrMisses::cpu_cluster.cpus1.data      1488243                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus1.dcache.overallMshrMisses::total      1488243                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus1.dcache.overallMshrUncacheable::cpu_cluster.cpus1.data         3260                       # number of overall MSHR uncacheable misses (Count)
testsys.cpu_cluster.cpus1.dcache.overallMshrUncacheable::total         3260                       # number of overall MSHR uncacheable misses (Count)
testsys.cpu_cluster.cpus1.dcache.demandMshrMissLatency::cpu_cluster.cpus1.data   7972094500                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.demandMshrMissLatency::total   7972094500                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.overallMshrMissLatency::cpu_cluster.cpus1.data   7976091750                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.overallMshrMissLatency::total   7976091750                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.overallMshrUncacheableLatency::cpu_cluster.cpus1.data    298563750                       # number of overall MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.overallMshrUncacheableLatency::total    298563750                       # number of overall MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.demandMshrMissRate::cpu_cluster.cpus1.data     0.002344                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.demandMshrMissRate::total     0.002344                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.overallMshrMissRate::cpu_cluster.cpus1.data     0.002344                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.overallMshrMissRate::total     0.002344                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.demandAvgMshrMissLatency::cpu_cluster.cpus1.data  5357.097162                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.dcache.demandAvgMshrMissLatency::total  5357.097162                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.dcache.overallAvgMshrMissLatency::cpu_cluster.cpus1.data  5359.401489                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.dcache.overallAvgMshrMissLatency::total  5359.401489                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.dcache.overallAvgMshrUncacheableLatency::cpu_cluster.cpus1.data 91583.972393                       # average overall mshr uncacheable latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.dcache.overallAvgMshrUncacheableLatency::total 91583.972393                       # average overall mshr uncacheable latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.dcache.replacements      1487426                       # number of replacements (Count)
testsys.cpu_cluster.cpus1.dcache.LoadLockedReq.hits::cpu_cluster.cpus1.data        17717                       # number of LoadLockedReq hits (Count)
testsys.cpu_cluster.cpus1.dcache.LoadLockedReq.hits::total        17717                       # number of LoadLockedReq hits (Count)
testsys.cpu_cluster.cpus1.dcache.LoadLockedReq.misses::cpu_cluster.cpus1.data            3                       # number of LoadLockedReq misses (Count)
testsys.cpu_cluster.cpus1.dcache.LoadLockedReq.misses::total            3                       # number of LoadLockedReq misses (Count)
testsys.cpu_cluster.cpus1.dcache.LoadLockedReq.missLatency::cpu_cluster.cpus1.data        12750                       # number of LoadLockedReq miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.LoadLockedReq.missLatency::total        12750                       # number of LoadLockedReq miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.LoadLockedReq.accesses::cpu_cluster.cpus1.data        17720                       # number of LoadLockedReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus1.dcache.LoadLockedReq.accesses::total        17720                       # number of LoadLockedReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus1.dcache.LoadLockedReq.missRate::cpu_cluster.cpus1.data     0.000169                       # miss rate for LoadLockedReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.LoadLockedReq.missRate::total     0.000169                       # miss rate for LoadLockedReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.LoadLockedReq.avgMissLatency::cpu_cluster.cpus1.data         4250                       # average LoadLockedReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dcache.LoadLockedReq.avgMissLatency::total         4250                       # average LoadLockedReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dcache.LoadLockedReq.mshrMisses::cpu_cluster.cpus1.data            3                       # number of LoadLockedReq MSHR misses (Count)
testsys.cpu_cluster.cpus1.dcache.LoadLockedReq.mshrMisses::total            3                       # number of LoadLockedReq MSHR misses (Count)
testsys.cpu_cluster.cpus1.dcache.LoadLockedReq.mshrMissLatency::cpu_cluster.cpus1.data        12000                       # number of LoadLockedReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.LoadLockedReq.mshrMissLatency::total        12000                       # number of LoadLockedReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.LoadLockedReq.mshrMissRate::cpu_cluster.cpus1.data     0.000169                       # mshr miss rate for LoadLockedReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.LoadLockedReq.mshrMissRate::total     0.000169                       # mshr miss rate for LoadLockedReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.LoadLockedReq.avgMshrMissLatency::cpu_cluster.cpus1.data         4000                       # average LoadLockedReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dcache.LoadLockedReq.avgMshrMissLatency::total         4000                       # average LoadLockedReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dcache.ReadReq.hits::cpu_cluster.cpus1.data    522953945                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus1.dcache.ReadReq.hits::total    522953945                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus1.dcache.ReadReq.misses::cpu_cluster.cpus1.data      1445849                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus1.dcache.ReadReq.misses::total      1445849                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus1.dcache.ReadReq.missLatency::cpu_cluster.cpus1.data   8041692500                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.ReadReq.missLatency::total   8041692500                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.ReadReq.accesses::cpu_cluster.cpus1.data    524399794                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus1.dcache.ReadReq.accesses::total    524399794                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus1.dcache.ReadReq.missRate::cpu_cluster.cpus1.data     0.002757                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.ReadReq.missRate::total     0.002757                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.ReadReq.avgMissLatency::cpu_cluster.cpus1.data  5561.917254                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dcache.ReadReq.avgMissLatency::total  5561.917254                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dcache.ReadReq.mshrHits::cpu_cluster.cpus1.data          850                       # number of ReadReq MSHR hits (Count)
testsys.cpu_cluster.cpus1.dcache.ReadReq.mshrHits::total          850                       # number of ReadReq MSHR hits (Count)
testsys.cpu_cluster.cpus1.dcache.ReadReq.mshrMisses::cpu_cluster.cpus1.data      1444999                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus1.dcache.ReadReq.mshrMisses::total      1444999                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus1.dcache.ReadReq.mshrUncacheable::cpu_cluster.cpus1.data         1620                       # number of ReadReq MSHR uncacheable (Count)
testsys.cpu_cluster.cpus1.dcache.ReadReq.mshrUncacheable::total         1620                       # number of ReadReq MSHR uncacheable (Count)
testsys.cpu_cluster.cpus1.dcache.ReadReq.mshrMissLatency::cpu_cluster.cpus1.data   7665203500                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.ReadReq.mshrMissLatency::total   7665203500                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.ReadReq.mshrUncacheableLatency::cpu_cluster.cpus1.data    298563750                       # number of ReadReq MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.ReadReq.mshrUncacheableLatency::total    298563750                       # number of ReadReq MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.ReadReq.mshrMissRate::cpu_cluster.cpus1.data     0.002756                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.ReadReq.mshrMissRate::total     0.002756                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.ReadReq.avgMshrMissLatency::cpu_cluster.cpus1.data  5304.642771                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dcache.ReadReq.avgMshrMissLatency::total  5304.642771                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dcache.ReadReq.avgMshrUncacheableLatency::cpu_cluster.cpus1.data 184298.611111                       # average ReadReq mshr uncacheable latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dcache.ReadReq.avgMshrUncacheableLatency::total 184298.611111                       # average ReadReq mshr uncacheable latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dcache.SoftPFExReq.hits::cpu_cluster.cpus1.data          106                       # number of SoftPFExReq hits (Count)
testsys.cpu_cluster.cpus1.dcache.SoftPFExReq.hits::total          106                       # number of SoftPFExReq hits (Count)
testsys.cpu_cluster.cpus1.dcache.SoftPFExReq.misses::cpu_cluster.cpus1.data            2                       # number of SoftPFExReq misses (Count)
testsys.cpu_cluster.cpus1.dcache.SoftPFExReq.misses::total            2                       # number of SoftPFExReq misses (Count)
testsys.cpu_cluster.cpus1.dcache.SoftPFExReq.accesses::cpu_cluster.cpus1.data          108                       # number of SoftPFExReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus1.dcache.SoftPFExReq.accesses::total          108                       # number of SoftPFExReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus1.dcache.SoftPFExReq.missRate::cpu_cluster.cpus1.data     0.018519                       # miss rate for SoftPFExReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.SoftPFExReq.missRate::total     0.018519                       # miss rate for SoftPFExReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.SoftPFExReq.mshrMisses::cpu_cluster.cpus1.data            2                       # number of SoftPFExReq MSHR misses (Count)
testsys.cpu_cluster.cpus1.dcache.SoftPFExReq.mshrMisses::total            2                       # number of SoftPFExReq MSHR misses (Count)
testsys.cpu_cluster.cpus1.dcache.SoftPFExReq.mshrMissLatency::cpu_cluster.cpus1.data         8000                       # number of SoftPFExReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.SoftPFExReq.mshrMissLatency::total         8000                       # number of SoftPFExReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.SoftPFExReq.mshrMissRate::cpu_cluster.cpus1.data     0.018519                       # mshr miss rate for SoftPFExReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.SoftPFExReq.mshrMissRate::total     0.018519                       # mshr miss rate for SoftPFExReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.SoftPFExReq.avgMshrMissLatency::cpu_cluster.cpus1.data         4000                       # average SoftPFExReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dcache.SoftPFExReq.avgMshrMissLatency::total         4000                       # average SoftPFExReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dcache.SoftPFReq.hits::cpu_cluster.cpus1.data          385                       # number of SoftPFReq hits (Count)
testsys.cpu_cluster.cpus1.dcache.SoftPFReq.hits::total          385                       # number of SoftPFReq hits (Count)
testsys.cpu_cluster.cpus1.dcache.SoftPFReq.misses::cpu_cluster.cpus1.data          104                       # number of SoftPFReq misses (Count)
testsys.cpu_cluster.cpus1.dcache.SoftPFReq.misses::total          104                       # number of SoftPFReq misses (Count)
testsys.cpu_cluster.cpus1.dcache.SoftPFReq.accesses::cpu_cluster.cpus1.data          489                       # number of SoftPFReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus1.dcache.SoftPFReq.accesses::total          489                       # number of SoftPFReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus1.dcache.SoftPFReq.missRate::cpu_cluster.cpus1.data     0.212679                       # miss rate for SoftPFReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.SoftPFReq.missRate::total     0.212679                       # miss rate for SoftPFReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.SoftPFReq.mshrMisses::cpu_cluster.cpus1.data          104                       # number of SoftPFReq MSHR misses (Count)
testsys.cpu_cluster.cpus1.dcache.SoftPFReq.mshrMisses::total          104                       # number of SoftPFReq MSHR misses (Count)
testsys.cpu_cluster.cpus1.dcache.SoftPFReq.mshrMissLatency::cpu_cluster.cpus1.data      3989250                       # number of SoftPFReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.SoftPFReq.mshrMissLatency::total      3989250                       # number of SoftPFReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.SoftPFReq.mshrMissRate::cpu_cluster.cpus1.data     0.212679                       # mshr miss rate for SoftPFReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.SoftPFReq.mshrMissRate::total     0.212679                       # mshr miss rate for SoftPFReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.SoftPFReq.avgMshrMissLatency::cpu_cluster.cpus1.data 38358.173077                       # average SoftPFReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dcache.SoftPFReq.avgMshrMissLatency::total 38358.173077                       # average SoftPFReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dcache.StoreCondReq.hits::cpu_cluster.cpus1.data        17716                       # number of StoreCondReq hits (Count)
testsys.cpu_cluster.cpus1.dcache.StoreCondReq.hits::total        17716                       # number of StoreCondReq hits (Count)
testsys.cpu_cluster.cpus1.dcache.StoreCondReq.accesses::cpu_cluster.cpus1.data        17716                       # number of StoreCondReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus1.dcache.StoreCondReq.accesses::total        17716                       # number of StoreCondReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus1.dcache.SwapReq.hits::cpu_cluster.cpus1.data        10671                       # number of SwapReq hits (Count)
testsys.cpu_cluster.cpus1.dcache.SwapReq.hits::total        10671                       # number of SwapReq hits (Count)
testsys.cpu_cluster.cpus1.dcache.SwapReq.misses::cpu_cluster.cpus1.data         1244                       # number of SwapReq misses (Count)
testsys.cpu_cluster.cpus1.dcache.SwapReq.misses::total         1244                       # number of SwapReq misses (Count)
testsys.cpu_cluster.cpus1.dcache.SwapReq.missLatency::cpu_cluster.cpus1.data     11791000                       # number of SwapReq miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.SwapReq.missLatency::total     11791000                       # number of SwapReq miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.SwapReq.accesses::cpu_cluster.cpus1.data        11915                       # number of SwapReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus1.dcache.SwapReq.accesses::total        11915                       # number of SwapReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus1.dcache.SwapReq.missRate::cpu_cluster.cpus1.data     0.104406                       # miss rate for SwapReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.SwapReq.missRate::total     0.104406                       # miss rate for SwapReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.SwapReq.avgMissLatency::cpu_cluster.cpus1.data  9478.295820                       # average SwapReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dcache.SwapReq.avgMissLatency::total  9478.295820                       # average SwapReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dcache.SwapReq.mshrHits::cpu_cluster.cpus1.data            4                       # number of SwapReq MSHR hits (Count)
testsys.cpu_cluster.cpus1.dcache.SwapReq.mshrHits::total            4                       # number of SwapReq MSHR hits (Count)
testsys.cpu_cluster.cpus1.dcache.SwapReq.mshrMisses::cpu_cluster.cpus1.data         1240                       # number of SwapReq MSHR misses (Count)
testsys.cpu_cluster.cpus1.dcache.SwapReq.mshrMisses::total         1240                       # number of SwapReq MSHR misses (Count)
testsys.cpu_cluster.cpus1.dcache.SwapReq.mshrMissLatency::cpu_cluster.cpus1.data     11400750                       # number of SwapReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.SwapReq.mshrMissLatency::total     11400750                       # number of SwapReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.SwapReq.mshrMissRate::cpu_cluster.cpus1.data     0.104070                       # mshr miss rate for SwapReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.SwapReq.mshrMissRate::total     0.104070                       # mshr miss rate for SwapReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.SwapReq.avgMshrMissLatency::cpu_cluster.cpus1.data  9194.153226                       # average SwapReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dcache.SwapReq.avgMshrMissLatency::total  9194.153226                       # average SwapReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dcache.WriteLineReq.hits::cpu_cluster.cpus1.data          116                       # number of WriteLineReq hits (Count)
testsys.cpu_cluster.cpus1.dcache.WriteLineReq.hits::total          116                       # number of WriteLineReq hits (Count)
testsys.cpu_cluster.cpus1.dcache.WriteLineReq.misses::cpu_cluster.cpus1.data         8501                       # number of WriteLineReq misses (Count)
testsys.cpu_cluster.cpus1.dcache.WriteLineReq.misses::total         8501                       # number of WriteLineReq misses (Count)
testsys.cpu_cluster.cpus1.dcache.WriteLineReq.missLatency::cpu_cluster.cpus1.data    115196250                       # number of WriteLineReq miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.WriteLineReq.missLatency::total    115196250                       # number of WriteLineReq miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.WriteLineReq.accesses::cpu_cluster.cpus1.data         8617                       # number of WriteLineReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus1.dcache.WriteLineReq.accesses::total         8617                       # number of WriteLineReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus1.dcache.WriteLineReq.missRate::cpu_cluster.cpus1.data     0.986538                       # miss rate for WriteLineReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.WriteLineReq.missRate::total     0.986538                       # miss rate for WriteLineReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.WriteLineReq.avgMissLatency::cpu_cluster.cpus1.data 13550.905776                       # average WriteLineReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dcache.WriteLineReq.avgMissLatency::total 13550.905776                       # average WriteLineReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dcache.WriteLineReq.mshrMisses::cpu_cluster.cpus1.data         8501                       # number of WriteLineReq MSHR misses (Count)
testsys.cpu_cluster.cpus1.dcache.WriteLineReq.mshrMisses::total         8501                       # number of WriteLineReq MSHR misses (Count)
testsys.cpu_cluster.cpus1.dcache.WriteLineReq.mshrMissLatency::cpu_cluster.cpus1.data    113071000                       # number of WriteLineReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.WriteLineReq.mshrMissLatency::total    113071000                       # number of WriteLineReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.WriteLineReq.mshrMissRate::cpu_cluster.cpus1.data     0.986538                       # mshr miss rate for WriteLineReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.WriteLineReq.mshrMissRate::total     0.986538                       # mshr miss rate for WriteLineReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.WriteLineReq.avgMshrMissLatency::cpu_cluster.cpus1.data 13300.905776                       # average WriteLineReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dcache.WriteLineReq.avgMshrMissLatency::total 13300.905776                       # average WriteLineReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dcache.WriteReq.hits::cpu_cluster.cpus1.data    110478329                       # number of WriteReq hits (Count)
testsys.cpu_cluster.cpus1.dcache.WriteReq.hits::total    110478329                       # number of WriteReq hits (Count)
testsys.cpu_cluster.cpus1.dcache.WriteReq.misses::cpu_cluster.cpus1.data        45521                       # number of WriteReq misses (Count)
testsys.cpu_cluster.cpus1.dcache.WriteReq.misses::total        45521                       # number of WriteReq misses (Count)
testsys.cpu_cluster.cpus1.dcache.WriteReq.missLatency::cpu_cluster.cpus1.data    278345250                       # number of WriteReq miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.WriteReq.missLatency::total    278345250                       # number of WriteReq miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.WriteReq.accesses::cpu_cluster.cpus1.data    110523850                       # number of WriteReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus1.dcache.WriteReq.accesses::total    110523850                       # number of WriteReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus1.dcache.WriteReq.missRate::cpu_cluster.cpus1.data     0.000412                       # miss rate for WriteReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.WriteReq.missRate::total     0.000412                       # miss rate for WriteReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.WriteReq.avgMissLatency::cpu_cluster.cpus1.data  6114.655873                       # average WriteReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dcache.WriteReq.avgMissLatency::total  6114.655873                       # average WriteReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dcache.WriteReq.mshrHits::cpu_cluster.cpus1.data        10884                       # number of WriteReq MSHR hits (Count)
testsys.cpu_cluster.cpus1.dcache.WriteReq.mshrHits::total        10884                       # number of WriteReq MSHR hits (Count)
testsys.cpu_cluster.cpus1.dcache.WriteReq.mshrMisses::cpu_cluster.cpus1.data        34637                       # number of WriteReq MSHR misses (Count)
testsys.cpu_cluster.cpus1.dcache.WriteReq.mshrMisses::total        34637                       # number of WriteReq MSHR misses (Count)
testsys.cpu_cluster.cpus1.dcache.WriteReq.mshrUncacheable::cpu_cluster.cpus1.data         1640                       # number of WriteReq MSHR uncacheable (Count)
testsys.cpu_cluster.cpus1.dcache.WriteReq.mshrUncacheable::total         1640                       # number of WriteReq MSHR uncacheable (Count)
testsys.cpu_cluster.cpus1.dcache.WriteReq.mshrMissLatency::cpu_cluster.cpus1.data    193820000                       # number of WriteReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.WriteReq.mshrMissLatency::total    193820000                       # number of WriteReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.WriteReq.mshrMissRate::cpu_cluster.cpus1.data     0.000313                       # mshr miss rate for WriteReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.WriteReq.mshrMissRate::total     0.000313                       # mshr miss rate for WriteReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.WriteReq.avgMshrMissLatency::cpu_cluster.cpus1.data  5595.750209                       # average WriteReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dcache.WriteReq.avgMshrMissLatency::total  5595.750209                       # average WriteReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 1113479333500                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus1.dcache.tags.tagsInUse   511.797092                       # Average ticks per tags in use ((Tick/Count))
testsys.cpu_cluster.cpus1.dcache.tags.totalRefs    634447322                       # Total number of references to valid blocks. (Count)
testsys.cpu_cluster.cpus1.dcache.tags.sampledRefs      1488264                       # Sample count of references to valid blocks. (Count)
testsys.cpu_cluster.cpus1.dcache.tags.avgRefs   426.300255                       # Average number of references to valid blocks. ((Count/Count))
testsys.cpu_cluster.cpus1.dcache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
testsys.cpu_cluster.cpus1.dcache.tags.occupancies::cpu_cluster.cpus1.data   511.797092                       # Average occupied blocks per tick, per requestor ((Count/Tick))
testsys.cpu_cluster.cpus1.dcache.tags.avgOccs::cpu_cluster.cpus1.data     0.999604                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus1.dcache.tags.avgOccs::total     0.999604                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus1.dcache.tags.occupanciesTaskId::1024          460                       # Occupied blocks per task id (Count)
testsys.cpu_cluster.cpus1.dcache.tags.ageTaskId_1024::2          447                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.cpus1.dcache.tags.ageTaskId_1024::3           11                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.cpus1.dcache.tags.ageTaskId_1024::4            2                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.cpus1.dcache.tags.ratioOccsTaskId::1024     0.898438                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
testsys.cpu_cluster.cpus1.dcache.tags.tagAccesses   1271448630                       # Number of tag accesses (Count)
testsys.cpu_cluster.cpus1.dcache.tags.dataAccesses   1271448630                       # Number of data accesses (Count)
testsys.cpu_cluster.cpus1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1113479333500                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus1.dtb_walker_cache.demandHits::cpu_cluster.cpus1.mmu.dtb_walker        95895                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.demandHits::total        95895                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.overallHits::cpu_cluster.cpus1.mmu.dtb_walker        95895                       # number of overall hits (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.overallHits::total        95895                       # number of overall hits (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.demandMisses::cpu_cluster.cpus1.mmu.dtb_walker        17985                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.demandMisses::total        17985                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.overallMisses::cpu_cluster.cpus1.mmu.dtb_walker        17985                       # number of overall misses (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.overallMisses::total        17985                       # number of overall misses (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.demandMissLatency::cpu_cluster.cpus1.mmu.dtb_walker    559756015                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus1.dtb_walker_cache.demandMissLatency::total    559756015                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus1.dtb_walker_cache.overallMissLatency::cpu_cluster.cpus1.mmu.dtb_walker    559756015                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus1.dtb_walker_cache.overallMissLatency::total    559756015                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus1.dtb_walker_cache.demandAccesses::cpu_cluster.cpus1.mmu.dtb_walker       113880                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.demandAccesses::total       113880                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.overallAccesses::cpu_cluster.cpus1.mmu.dtb_walker       113880                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.overallAccesses::total       113880                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.demandMissRate::cpu_cluster.cpus1.mmu.dtb_walker     0.157929                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus1.dtb_walker_cache.demandMissRate::total     0.157929                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus1.dtb_walker_cache.overallMissRate::cpu_cluster.cpus1.mmu.dtb_walker     0.157929                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus1.dtb_walker_cache.overallMissRate::total     0.157929                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus1.dtb_walker_cache.demandAvgMissLatency::cpu_cluster.cpus1.mmu.dtb_walker 31123.492633                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.dtb_walker_cache.demandAvgMissLatency::total 31123.492633                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.dtb_walker_cache.overallAvgMissLatency::cpu_cluster.cpus1.mmu.dtb_walker 31123.492633                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.dtb_walker_cache.overallAvgMissLatency::total 31123.492633                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus1.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus1.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus1.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus1.dtb_walker_cache.writebacks::writebacks        17838                       # number of writebacks (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.writebacks::total        17838                       # number of writebacks (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.demandMshrMisses::cpu_cluster.cpus1.mmu.dtb_walker        17985                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.demandMshrMisses::total        17985                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.overallMshrMisses::cpu_cluster.cpus1.mmu.dtb_walker        17985                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.overallMshrMisses::total        17985                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.demandMshrMissLatency::cpu_cluster.cpus1.mmu.dtb_walker    541771015                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.dtb_walker_cache.demandMshrMissLatency::total    541771015                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.dtb_walker_cache.overallMshrMissLatency::cpu_cluster.cpus1.mmu.dtb_walker    541771015                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.dtb_walker_cache.overallMshrMissLatency::total    541771015                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.dtb_walker_cache.demandMshrMissRate::cpu_cluster.cpus1.mmu.dtb_walker     0.157929                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus1.dtb_walker_cache.demandMshrMissRate::total     0.157929                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus1.dtb_walker_cache.overallMshrMissRate::cpu_cluster.cpus1.mmu.dtb_walker     0.157929                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus1.dtb_walker_cache.overallMshrMissRate::total     0.157929                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus1.dtb_walker_cache.demandAvgMshrMissLatency::cpu_cluster.cpus1.mmu.dtb_walker 30123.492633                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.dtb_walker_cache.demandAvgMshrMissLatency::total 30123.492633                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.dtb_walker_cache.overallAvgMshrMissLatency::cpu_cluster.cpus1.mmu.dtb_walker 30123.492633                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.dtb_walker_cache.overallAvgMshrMissLatency::total 30123.492633                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.dtb_walker_cache.replacements        17838                       # number of replacements (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.ReadReq.hits::cpu_cluster.cpus1.mmu.dtb_walker        95895                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.ReadReq.hits::total        95895                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.ReadReq.misses::cpu_cluster.cpus1.mmu.dtb_walker        17985                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.ReadReq.misses::total        17985                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.ReadReq.missLatency::cpu_cluster.cpus1.mmu.dtb_walker    559756015                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus1.dtb_walker_cache.ReadReq.missLatency::total    559756015                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus1.dtb_walker_cache.ReadReq.accesses::cpu_cluster.cpus1.mmu.dtb_walker       113880                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.ReadReq.accesses::total       113880                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.ReadReq.missRate::cpu_cluster.cpus1.mmu.dtb_walker     0.157929                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dtb_walker_cache.ReadReq.missRate::total     0.157929                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dtb_walker_cache.ReadReq.avgMissLatency::cpu_cluster.cpus1.mmu.dtb_walker 31123.492633                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dtb_walker_cache.ReadReq.avgMissLatency::total 31123.492633                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dtb_walker_cache.ReadReq.mshrMisses::cpu_cluster.cpus1.mmu.dtb_walker        17985                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.ReadReq.mshrMisses::total        17985                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.ReadReq.mshrMissLatency::cpu_cluster.cpus1.mmu.dtb_walker    541771015                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.dtb_walker_cache.ReadReq.mshrMissLatency::total    541771015                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.dtb_walker_cache.ReadReq.mshrMissRate::cpu_cluster.cpus1.mmu.dtb_walker     0.157929                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dtb_walker_cache.ReadReq.mshrMissRate::total     0.157929                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dtb_walker_cache.ReadReq.avgMshrMissLatency::cpu_cluster.cpus1.mmu.dtb_walker 30123.492633                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dtb_walker_cache.ReadReq.avgMshrMissLatency::total 30123.492633                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1113479333500                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus1.dtb_walker_cache.tags.tagsInUse    15.999936                       # Average ticks per tags in use ((Tick/Count))
testsys.cpu_cluster.cpus1.dtb_walker_cache.tags.totalRefs       113975                       # Total number of references to valid blocks. (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.tags.sampledRefs        17985                       # Sample count of references to valid blocks. (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.tags.avgRefs     6.337225                       # Average number of references to valid blocks. ((Count/Count))
testsys.cpu_cluster.cpus1.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
testsys.cpu_cluster.cpus1.dtb_walker_cache.tags.occupancies::cpu_cluster.cpus1.mmu.dtb_walker    15.999936                       # Average occupied blocks per tick, per requestor ((Count/Tick))
testsys.cpu_cluster.cpus1.dtb_walker_cache.tags.avgOccs::cpu_cluster.cpus1.mmu.dtb_walker     0.999996                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus1.dtb_walker_cache.tags.avgOccs::total     0.999996                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus1.dtb_walker_cache.tags.occupanciesTaskId::1023           16                       # Occupied blocks per task id (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.tags.ageTaskId_1023::2           16                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.tags.ratioOccsTaskId::1023            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
testsys.cpu_cluster.cpus1.dtb_walker_cache.tags.tagAccesses       929025                       # Number of tag accesses (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.tags.dataAccesses       929025                       # Number of data accesses (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1113479333500                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus1.fetch2.intInstructions    922883648                       # Number of integer instructions successfully decoded (Count)
testsys.cpu_cluster.cpus1.fetch2.fpInstructions            0                       # Number of floating point instructions successfully decoded (Count)
testsys.cpu_cluster.cpus1.fetch2.vecInstructions    177618364                       # Number of SIMD instructions successfully decoded (Count)
testsys.cpu_cluster.cpus1.fetch2.loadInstructions    595525445                       # Number of memory load instructions successfully decoded (Count)
testsys.cpu_cluster.cpus1.fetch2.storeInstructions    112985222                       # Number of memory store instructions successfully decoded (Count)
testsys.cpu_cluster.cpus1.fetch2.amoInstructions        14196                       # Number of memory atomic instructions successfully decoded (Count)
testsys.cpu_cluster.cpus1.icache.demandHits::cpu_cluster.cpus1.inst    556194210                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus1.icache.demandHits::total    556194210                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus1.icache.overallHits::cpu_cluster.cpus1.inst    556194210                       # number of overall hits (Count)
testsys.cpu_cluster.cpus1.icache.overallHits::total    556194210                       # number of overall hits (Count)
testsys.cpu_cluster.cpus1.icache.demandMisses::cpu_cluster.cpus1.inst       136129                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus1.icache.demandMisses::total       136129                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus1.icache.overallMisses::cpu_cluster.cpus1.inst       136129                       # number of overall misses (Count)
testsys.cpu_cluster.cpus1.icache.overallMisses::total       136129                       # number of overall misses (Count)
testsys.cpu_cluster.cpus1.icache.demandMissLatency::cpu_cluster.cpus1.inst   2932178250                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus1.icache.demandMissLatency::total   2932178250                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus1.icache.overallMissLatency::cpu_cluster.cpus1.inst   2932178250                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus1.icache.overallMissLatency::total   2932178250                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus1.icache.demandAccesses::cpu_cluster.cpus1.inst    556330339                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus1.icache.demandAccesses::total    556330339                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus1.icache.overallAccesses::cpu_cluster.cpus1.inst    556330339                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus1.icache.overallAccesses::total    556330339                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus1.icache.demandMissRate::cpu_cluster.cpus1.inst     0.000245                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus1.icache.demandMissRate::total     0.000245                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus1.icache.overallMissRate::cpu_cluster.cpus1.inst     0.000245                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus1.icache.overallMissRate::total     0.000245                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus1.icache.demandAvgMissLatency::cpu_cluster.cpus1.inst 21539.703149                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.icache.demandAvgMissLatency::total 21539.703149                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.icache.overallAvgMissLatency::cpu_cluster.cpus1.inst 21539.703149                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.icache.overallAvgMissLatency::total 21539.703149                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus1.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus1.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus1.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus1.icache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus1.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus1.icache.writebacks::writebacks       136130                       # number of writebacks (Count)
testsys.cpu_cluster.cpus1.icache.writebacks::total       136130                       # number of writebacks (Count)
testsys.cpu_cluster.cpus1.icache.demandMshrMisses::cpu_cluster.cpus1.inst       136129                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus1.icache.demandMshrMisses::total       136129                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus1.icache.overallMshrMisses::cpu_cluster.cpus1.inst       136129                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus1.icache.overallMshrMisses::total       136129                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus1.icache.demandMshrMissLatency::cpu_cluster.cpus1.inst   2898145750                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.icache.demandMshrMissLatency::total   2898145750                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.icache.overallMshrMissLatency::cpu_cluster.cpus1.inst   2898145750                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.icache.overallMshrMissLatency::total   2898145750                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.icache.demandMshrMissRate::cpu_cluster.cpus1.inst     0.000245                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus1.icache.demandMshrMissRate::total     0.000245                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus1.icache.overallMshrMissRate::cpu_cluster.cpus1.inst     0.000245                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus1.icache.overallMshrMissRate::total     0.000245                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus1.icache.demandAvgMshrMissLatency::cpu_cluster.cpus1.inst 21289.701313                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.icache.demandAvgMshrMissLatency::total 21289.701313                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.icache.overallAvgMshrMissLatency::cpu_cluster.cpus1.inst 21289.701313                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.icache.overallAvgMshrMissLatency::total 21289.701313                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.icache.replacements       136130                       # number of replacements (Count)
testsys.cpu_cluster.cpus1.icache.ReadReq.hits::cpu_cluster.cpus1.inst    556194210                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus1.icache.ReadReq.hits::total    556194210                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus1.icache.ReadReq.misses::cpu_cluster.cpus1.inst       136129                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus1.icache.ReadReq.misses::total       136129                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus1.icache.ReadReq.missLatency::cpu_cluster.cpus1.inst   2932178250                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus1.icache.ReadReq.missLatency::total   2932178250                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus1.icache.ReadReq.accesses::cpu_cluster.cpus1.inst    556330339                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus1.icache.ReadReq.accesses::total    556330339                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus1.icache.ReadReq.missRate::cpu_cluster.cpus1.inst     0.000245                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus1.icache.ReadReq.missRate::total     0.000245                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus1.icache.ReadReq.avgMissLatency::cpu_cluster.cpus1.inst 21539.703149                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.icache.ReadReq.avgMissLatency::total 21539.703149                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.icache.ReadReq.mshrMisses::cpu_cluster.cpus1.inst       136129                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus1.icache.ReadReq.mshrMisses::total       136129                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus1.icache.ReadReq.mshrMissLatency::cpu_cluster.cpus1.inst   2898145750                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.icache.ReadReq.mshrMissLatency::total   2898145750                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.icache.ReadReq.mshrMissRate::cpu_cluster.cpus1.inst     0.000245                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus1.icache.ReadReq.mshrMissRate::total     0.000245                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus1.icache.ReadReq.avgMshrMissLatency::cpu_cluster.cpus1.inst 21289.701313                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.icache.ReadReq.avgMshrMissLatency::total 21289.701313                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.icache.power_state.pwrStateResidencyTicks::UNDEFINED 1113479333500                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus1.icache.tags.tagsInUse          768                       # Average ticks per tags in use ((Tick/Count))
testsys.cpu_cluster.cpus1.icache.tags.totalRefs    556217980                       # Total number of references to valid blocks. (Count)
testsys.cpu_cluster.cpus1.icache.tags.sampledRefs       136130                       # Sample count of references to valid blocks. (Count)
testsys.cpu_cluster.cpus1.icache.tags.avgRefs  4085.932418                       # Average number of references to valid blocks. ((Count/Count))
testsys.cpu_cluster.cpus1.icache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
testsys.cpu_cluster.cpus1.icache.tags.occupancies::cpu_cluster.cpus1.inst          768                       # Average occupied blocks per tick, per requestor ((Count/Tick))
testsys.cpu_cluster.cpus1.icache.tags.avgOccs::cpu_cluster.cpus1.inst            1                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus1.icache.tags.avgOccs::total            1                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus1.icache.tags.occupanciesTaskId::1024          768                       # Occupied blocks per task id (Count)
testsys.cpu_cluster.cpus1.icache.tags.ageTaskId_1024::2          762                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.cpus1.icache.tags.ageTaskId_1024::4            6                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.cpus1.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
testsys.cpu_cluster.cpus1.icache.tags.tagAccesses   1669127147                       # Number of tag accesses (Count)
testsys.cpu_cluster.cpus1.icache.tags.dataAccesses   1669127147                       # Number of data accesses (Count)
testsys.cpu_cluster.cpus1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1113479333500                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus1.itb_walker_cache.demandHits::cpu_cluster.cpus1.mmu.itb_walker         5022                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.demandHits::total         5022                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.overallHits::cpu_cluster.cpus1.mmu.itb_walker         5022                       # number of overall hits (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.overallHits::total         5022                       # number of overall hits (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.demandMisses::cpu_cluster.cpus1.mmu.itb_walker          957                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.demandMisses::total          957                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.overallMisses::cpu_cluster.cpus1.mmu.itb_walker          957                       # number of overall misses (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.overallMisses::total          957                       # number of overall misses (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.demandMissLatency::cpu_cluster.cpus1.mmu.itb_walker     35941043                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus1.itb_walker_cache.demandMissLatency::total     35941043                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus1.itb_walker_cache.overallMissLatency::cpu_cluster.cpus1.mmu.itb_walker     35941043                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus1.itb_walker_cache.overallMissLatency::total     35941043                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus1.itb_walker_cache.demandAccesses::cpu_cluster.cpus1.mmu.itb_walker         5979                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.demandAccesses::total         5979                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.overallAccesses::cpu_cluster.cpus1.mmu.itb_walker         5979                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.overallAccesses::total         5979                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.demandMissRate::cpu_cluster.cpus1.mmu.itb_walker     0.160060                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus1.itb_walker_cache.demandMissRate::total     0.160060                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus1.itb_walker_cache.overallMissRate::cpu_cluster.cpus1.mmu.itb_walker     0.160060                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus1.itb_walker_cache.overallMissRate::total     0.160060                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus1.itb_walker_cache.demandAvgMissLatency::cpu_cluster.cpus1.mmu.itb_walker 37555.948798                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.itb_walker_cache.demandAvgMissLatency::total 37555.948798                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.itb_walker_cache.overallAvgMissLatency::cpu_cluster.cpus1.mmu.itb_walker 37555.948798                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.itb_walker_cache.overallAvgMissLatency::total 37555.948798                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus1.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus1.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus1.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus1.itb_walker_cache.writebacks::writebacks          938                       # number of writebacks (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.writebacks::total          938                       # number of writebacks (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.demandMshrMisses::cpu_cluster.cpus1.mmu.itb_walker          957                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.demandMshrMisses::total          957                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.overallMshrMisses::cpu_cluster.cpus1.mmu.itb_walker          957                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.overallMshrMisses::total          957                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.demandMshrMissLatency::cpu_cluster.cpus1.mmu.itb_walker     34984043                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.itb_walker_cache.demandMshrMissLatency::total     34984043                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.itb_walker_cache.overallMshrMissLatency::cpu_cluster.cpus1.mmu.itb_walker     34984043                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.itb_walker_cache.overallMshrMissLatency::total     34984043                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.itb_walker_cache.demandMshrMissRate::cpu_cluster.cpus1.mmu.itb_walker     0.160060                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus1.itb_walker_cache.demandMshrMissRate::total     0.160060                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus1.itb_walker_cache.overallMshrMissRate::cpu_cluster.cpus1.mmu.itb_walker     0.160060                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus1.itb_walker_cache.overallMshrMissRate::total     0.160060                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus1.itb_walker_cache.demandAvgMshrMissLatency::cpu_cluster.cpus1.mmu.itb_walker 36555.948798                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.itb_walker_cache.demandAvgMshrMissLatency::total 36555.948798                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.itb_walker_cache.overallAvgMshrMissLatency::cpu_cluster.cpus1.mmu.itb_walker 36555.948798                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.itb_walker_cache.overallAvgMshrMissLatency::total 36555.948798                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.itb_walker_cache.replacements          938                       # number of replacements (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.ReadReq.hits::cpu_cluster.cpus1.mmu.itb_walker         5022                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.ReadReq.hits::total         5022                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.ReadReq.misses::cpu_cluster.cpus1.mmu.itb_walker          957                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.ReadReq.misses::total          957                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.ReadReq.missLatency::cpu_cluster.cpus1.mmu.itb_walker     35941043                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus1.itb_walker_cache.ReadReq.missLatency::total     35941043                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus1.itb_walker_cache.ReadReq.accesses::cpu_cluster.cpus1.mmu.itb_walker         5979                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.ReadReq.accesses::total         5979                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.ReadReq.missRate::cpu_cluster.cpus1.mmu.itb_walker     0.160060                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus1.itb_walker_cache.ReadReq.missRate::total     0.160060                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus1.itb_walker_cache.ReadReq.avgMissLatency::cpu_cluster.cpus1.mmu.itb_walker 37555.948798                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.itb_walker_cache.ReadReq.avgMissLatency::total 37555.948798                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.itb_walker_cache.ReadReq.mshrMisses::cpu_cluster.cpus1.mmu.itb_walker          957                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.ReadReq.mshrMisses::total          957                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.ReadReq.mshrMissLatency::cpu_cluster.cpus1.mmu.itb_walker     34984043                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.itb_walker_cache.ReadReq.mshrMissLatency::total     34984043                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.itb_walker_cache.ReadReq.mshrMissRate::cpu_cluster.cpus1.mmu.itb_walker     0.160060                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus1.itb_walker_cache.ReadReq.mshrMissRate::total     0.160060                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus1.itb_walker_cache.ReadReq.avgMshrMissLatency::cpu_cluster.cpus1.mmu.itb_walker 36555.948798                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.itb_walker_cache.ReadReq.avgMshrMissLatency::total 36555.948798                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1113479333500                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus1.itb_walker_cache.tags.tagsInUse    15.999956                       # Average ticks per tags in use ((Tick/Count))
testsys.cpu_cluster.cpus1.itb_walker_cache.tags.totalRefs         5723                       # Total number of references to valid blocks. (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.tags.sampledRefs          957                       # Sample count of references to valid blocks. (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.tags.avgRefs     5.980146                       # Average number of references to valid blocks. ((Count/Count))
testsys.cpu_cluster.cpus1.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
testsys.cpu_cluster.cpus1.itb_walker_cache.tags.occupancies::cpu_cluster.cpus1.mmu.itb_walker    15.999956                       # Average occupied blocks per tick, per requestor ((Count/Tick))
testsys.cpu_cluster.cpus1.itb_walker_cache.tags.avgOccs::cpu_cluster.cpus1.mmu.itb_walker     0.999997                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus1.itb_walker_cache.tags.avgOccs::total     0.999997                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus1.itb_walker_cache.tags.occupanciesTaskId::1023           16                       # Occupied blocks per task id (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.tags.ageTaskId_1023::2           16                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.tags.ratioOccsTaskId::1023            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
testsys.cpu_cluster.cpus1.itb_walker_cache.tags.tagAccesses        48789                       # Number of tag accesses (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.tags.dataAccesses        48789                       # Number of data accesses (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1113479333500                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb.instHits            0                       # ITB inst hits (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.instMisses            0                       # ITB inst misses (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.readHits    562541642                       # DTB read hits (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.readMisses        29124                       # DTB read misses (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.writeHits    110604780                       # DTB write hits (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.writeMisses         1382                       # DTB write misses (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.inserts        22924                       # Number of times an entry is inserted into the TLB (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.flushTlbMvaAsid           78                       # Number of times TLB was flushed by MVA & ASID (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.flushTlbAsid            6                       # Number of times TLB was flushed by ASID (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.flushedEntries          174                       # Number of entries that have been flushed from TLB (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.prefetchFaults           28                       # Number of TLB faults due to prefetch (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.permsFaults          221                       # Number of TLB faults due to permissions restrictions (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.readAccesses    562570766                       # DTB read accesses (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.writeAccesses    110606162                       # DTB write accesses (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.instAccesses            0                       # ITB inst accesses (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.hits      673146422                       # Total TLB (inst and data) hits (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.misses        30506                       # Total TLB (inst and data) misses (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.accesses    673176928                       # Total TLB (inst and data) accesses (Count)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walks        30478                       # Table walker walks requested (Count)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walksLongDescriptor        30478                       # Table walker walks initiated with long descriptors (Count)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walksLongTerminatedAtLevel::Level2          239                       # Level at which table walker walks with long descriptors terminate (Count)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walksLongTerminatedAtLevel::Level3        22685                       # Level at which table walker walks with long descriptors terminate (Count)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walkWaitTime::samples        30478                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walkWaitTime::0        30478    100.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walkWaitTime::total        30478                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walkServiceTime::samples        22924                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walkServiceTime::mean 26355.391729                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walkServiceTime::gmean 10055.847301                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walkServiceTime::stdev 53584.942837                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walkServiceTime::0-65535        19683     85.86%     85.86% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walkServiceTime::65536-131071         1930      8.42%     94.28% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walkServiceTime::131072-196607          564      2.46%     96.74% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walkServiceTime::196608-262143          554      2.42%     99.16% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walkServiceTime::262144-327679          146      0.64%     99.79% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walkServiceTime::327680-393215           20      0.09%     99.88% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walkServiceTime::393216-458751           12      0.05%     99.93% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walkServiceTime::458752-524287           11      0.05%     99.98% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walkServiceTime::524288-589823            3      0.01%    100.00% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walkServiceTime::589824-655359            1      0.00%    100.00% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walkServiceTime::total        22924                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.pageSizes::4KiB        22685     98.96%     98.96% # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.pageSizes::2MiB          239      1.04%    100.00% # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.pageSizes::total        22924                       # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.requestOrigin_Requested::Data        30478                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.requestOrigin_Requested::total        30478                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.requestOrigin_Completed::Data        22924                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.requestOrigin_Completed::total        22924                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.requestOrigin::total        53402                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 1113479333500                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus1.mmu.itb.instHits    556331980                       # ITB inst hits (Count)
testsys.cpu_cluster.cpus1.mmu.itb.instMisses         1504                       # ITB inst misses (Count)
testsys.cpu_cluster.cpus1.mmu.itb.readHits            0                       # DTB read hits (Count)
testsys.cpu_cluster.cpus1.mmu.itb.readMisses            0                       # DTB read misses (Count)
testsys.cpu_cluster.cpus1.mmu.itb.writeHits            0                       # DTB write hits (Count)
testsys.cpu_cluster.cpus1.mmu.itb.writeMisses            0                       # DTB write misses (Count)
testsys.cpu_cluster.cpus1.mmu.itb.inserts         1473                       # Number of times an entry is inserted into the TLB (Count)
testsys.cpu_cluster.cpus1.mmu.itb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
testsys.cpu_cluster.cpus1.mmu.itb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
testsys.cpu_cluster.cpus1.mmu.itb.flushTlbMvaAsid           78                       # Number of times TLB was flushed by MVA & ASID (Count)
testsys.cpu_cluster.cpus1.mmu.itb.flushTlbAsid            6                       # Number of times TLB was flushed by ASID (Count)
testsys.cpu_cluster.cpus1.mmu.itb.flushedEntries          176                       # Number of entries that have been flushed from TLB (Count)
testsys.cpu_cluster.cpus1.mmu.itb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
testsys.cpu_cluster.cpus1.mmu.itb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
testsys.cpu_cluster.cpus1.mmu.itb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
testsys.cpu_cluster.cpus1.mmu.itb.permsFaults         1494                       # Number of TLB faults due to permissions restrictions (Count)
testsys.cpu_cluster.cpus1.mmu.itb.readAccesses            0                       # DTB read accesses (Count)
testsys.cpu_cluster.cpus1.mmu.itb.writeAccesses            0                       # DTB write accesses (Count)
testsys.cpu_cluster.cpus1.mmu.itb.instAccesses    556333484                       # ITB inst accesses (Count)
testsys.cpu_cluster.cpus1.mmu.itb.hits      556331980                       # Total TLB (inst and data) hits (Count)
testsys.cpu_cluster.cpus1.mmu.itb.misses         1504                       # Total TLB (inst and data) misses (Count)
testsys.cpu_cluster.cpus1.mmu.itb.accesses    556333484                       # Total TLB (inst and data) accesses (Count)
testsys.cpu_cluster.cpus1.mmu.itb_walker.walks         1504                       # Table walker walks requested (Count)
testsys.cpu_cluster.cpus1.mmu.itb_walker.walksLongDescriptor         1504                       # Table walker walks initiated with long descriptors (Count)
testsys.cpu_cluster.cpus1.mmu.itb_walker.walksLongTerminatedAtLevel::Level2           37                       # Level at which table walker walks with long descriptors terminate (Count)
testsys.cpu_cluster.cpus1.mmu.itb_walker.walksLongTerminatedAtLevel::Level3         1436                       # Level at which table walker walks with long descriptors terminate (Count)
testsys.cpu_cluster.cpus1.mmu.itb_walker.walkWaitTime::samples         1504                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.walkWaitTime::0         1504    100.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.walkWaitTime::total         1504                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.walkServiceTime::samples         1473                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.walkServiceTime::mean 28404.446707                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.walkServiceTime::gmean 12434.031278                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.walkServiceTime::stdev 43770.681163                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.walkServiceTime::0-65535         1206     81.87%     81.87% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.walkServiceTime::65536-131071          240     16.29%     98.17% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.walkServiceTime::131072-196607            8      0.54%     98.71% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.walkServiceTime::196608-262143            9      0.61%     99.32% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.walkServiceTime::262144-327679            8      0.54%     99.86% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.walkServiceTime::327680-393215            1      0.07%     99.93% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.walkServiceTime::524288-589823            1      0.07%    100.00% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.walkServiceTime::total         1473                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.pageSizes::4KiB         1436     97.49%     97.49% # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus1.mmu.itb_walker.pageSizes::2MiB           37      2.51%    100.00% # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus1.mmu.itb_walker.pageSizes::total         1473                       # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus1.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.itb_walker.requestOrigin_Requested::Inst         1504                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.itb_walker.requestOrigin_Requested::total         1504                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.itb_walker.requestOrigin_Completed::Inst         1473                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.itb_walker.requestOrigin_Completed::total         1473                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.itb_walker.requestOrigin::total         2977                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 1113479333500                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.instHits            0                       # ITB inst hits (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.instMisses            0                       # ITB inst misses (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.readHits            0                       # DTB read hits (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.readMisses            0                       # DTB read misses (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.writeHits            0                       # DTB write hits (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.writeMisses            0                       # DTB write misses (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.permsFaults            0                       # Number of TLB faults due to permissions restrictions (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.readAccesses            0                       # DTB read accesses (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.writeAccesses            0                       # DTB write accesses (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.instAccesses            0                       # ITB inst accesses (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.hits            0                       # Total TLB (inst and data) hits (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.misses            0                       # Total TLB (inst and data) misses (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.accesses            0                       # Total TLB (inst and data) accesses (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb_walker.walks            0                       # Table walker walks requested (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 1113479333500                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.instHits            0                       # ITB inst hits (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.instMisses            0                       # ITB inst misses (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.readHits            0                       # DTB read hits (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.readMisses            0                       # DTB read misses (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.writeHits            0                       # DTB write hits (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.writeMisses            0                       # DTB write misses (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.permsFaults            0                       # Number of TLB faults due to permissions restrictions (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.readAccesses            0                       # DTB read accesses (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.writeAccesses            0                       # DTB write accesses (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.instAccesses            0                       # ITB inst accesses (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.hits            0                       # Total TLB (inst and data) hits (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.misses            0                       # Total TLB (inst and data) misses (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.accesses            0                       # Total TLB (inst and data) accesses (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb_walker.walks            0                       # Table walker walks requested (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 1113479333500                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus1.power_state.numTransitions           35                       # Number of power state transitions (Count)
testsys.cpu_cluster.cpus1.power_state.ticksClkGated::samples           18                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus1.power_state.ticksClkGated::mean     52777829                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus1.power_state.ticksClkGated::stdev 66363895.857647                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus1.power_state.ticksClkGated::underflows            4     22.22%     22.22% # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus1.power_state.ticksClkGated::1000-5e+10           14     77.78%    100.00% # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus1.power_state.ticksClkGated::min_value          251                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus1.power_state.ticksClkGated::max_value    162649806                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus1.power_state.ticksClkGated::total           18                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus1.power_state.pwrStateResidencyTicks::ON 623088635078                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus1.power_state.pwrStateResidencyTicks::CLK_GATED    950000922                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus1.thread_0.numInsts   1821690093                       # Number of Instructions committed (Count)
testsys.cpu_cluster.cpus1.thread_0.numOps   1824389696                       # Number of Ops committed (Count)
testsys.cpu_cluster.cpus1.thread_0.numMemRefs            0                       # Number of Memory References (Count)
testsys.cpu_cluster.cpus2.numCycles           5587562                       # Number of cpu cycles simulated (Cycle)
testsys.cpu_cluster.cpus2.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
testsys.cpu_cluster.cpus2.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
testsys.cpu_cluster.cpus2.numInsts            4046574                       # Number of instructions committed (Count)
testsys.cpu_cluster.cpus2.numOps              4504863                       # Number of ops (including micro ops) committed (Count)
testsys.cpu_cluster.cpus2.numDiscardedOps       172171                       # Number of ops (including micro ops) which were discarded before commit (Count)
testsys.cpu_cluster.cpus2.numFetchSuspends         3841                       # Number of times Execute suspended instruction fetching (Count)
testsys.cpu_cluster.cpus2.quiesceCycles    2488527235                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
testsys.cpu_cluster.cpus2.cpi                1.380813                       # CPI: cycles per instruction ((Cycle/Count))
testsys.cpu_cluster.cpus2.ipc                0.724211                       # IPC: instructions per cycle ((Count/Cycle))
testsys.cpu_cluster.cpus2.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.committedInstType_0::IntAlu      3587952     79.65%     79.65% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.committedInstType_0::IntMult         4131      0.09%     79.74% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.committedInstType_0::IntDiv          169      0.00%     79.74% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.committedInstType_0::FloatAdd            0      0.00%     79.74% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.committedInstType_0::FloatCmp            0      0.00%     79.74% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.committedInstType_0::FloatCvt            0      0.00%     79.74% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.committedInstType_0::FloatMult            0      0.00%     79.74% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.committedInstType_0::FloatMultAcc            0      0.00%     79.74% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.committedInstType_0::FloatDiv            0      0.00%     79.74% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.committedInstType_0::FloatMisc            0      0.00%     79.74% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.committedInstType_0::FloatSqrt            0      0.00%     79.74% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.committedInstType_0::SimdAdd            0      0.00%     79.74% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.committedInstType_0::SimdAddAcc            0      0.00%     79.74% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.committedInstType_0::SimdAlu            0      0.00%     79.74% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.committedInstType_0::SimdCmp            0      0.00%     79.74% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.committedInstType_0::SimdCvt            0      0.00%     79.74% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.committedInstType_0::SimdMisc            0      0.00%     79.74% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.committedInstType_0::SimdMult            0      0.00%     79.74% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.committedInstType_0::SimdMultAcc            0      0.00%     79.74% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.committedInstType_0::SimdShift            0      0.00%     79.74% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.committedInstType_0::SimdShiftAcc            0      0.00%     79.74% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.committedInstType_0::SimdDiv            0      0.00%     79.74% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.committedInstType_0::SimdSqrt            0      0.00%     79.74% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.committedInstType_0::SimdFloatAdd            0      0.00%     79.74% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.committedInstType_0::SimdFloatAlu            0      0.00%     79.74% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.committedInstType_0::SimdFloatCmp            0      0.00%     79.74% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.committedInstType_0::SimdFloatCvt            0      0.00%     79.74% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.committedInstType_0::SimdFloatDiv            0      0.00%     79.74% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.committedInstType_0::SimdFloatMisc            0      0.00%     79.74% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.committedInstType_0::SimdFloatMult            0      0.00%     79.74% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.74% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.committedInstType_0::SimdFloatSqrt            0      0.00%     79.74% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.committedInstType_0::SimdReduceAdd            0      0.00%     79.74% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.committedInstType_0::SimdReduceAlu            0      0.00%     79.74% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.committedInstType_0::SimdReduceCmp            0      0.00%     79.74% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.74% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.74% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.committedInstType_0::SimdAes            0      0.00%     79.74% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.committedInstType_0::SimdAesMix            0      0.00%     79.74% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.committedInstType_0::SimdSha1Hash            0      0.00%     79.74% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.committedInstType_0::SimdSha1Hash2            0      0.00%     79.74% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.committedInstType_0::SimdSha256Hash            0      0.00%     79.74% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.committedInstType_0::SimdSha256Hash2            0      0.00%     79.74% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.committedInstType_0::SimdShaSigma2            0      0.00%     79.74% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.committedInstType_0::SimdShaSigma3            0      0.00%     79.74% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.committedInstType_0::SimdPredAlu            0      0.00%     79.74% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.committedInstType_0::MemRead       468257     10.39%     90.14% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.committedInstType_0::MemWrite       444354      9.86%    100.00% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.committedInstType_0::total      4504863                       # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.branchPred.lookups      1013128                       # Number of BP lookups (Count)
testsys.cpu_cluster.cpus2.branchPred.condPredicted       554826                       # Number of conditional branches predicted (Count)
testsys.cpu_cluster.cpus2.branchPred.condIncorrect        39530                       # Number of conditional branches incorrect (Count)
testsys.cpu_cluster.cpus2.branchPred.BTBLookups       418337                       # Number of BTB lookups (Count)
testsys.cpu_cluster.cpus2.branchPred.BTBHits       415588                       # Number of BTB hits (Count)
testsys.cpu_cluster.cpus2.branchPred.BTBHitRatio     0.993429                       # BTB Hit Ratio (Ratio)
testsys.cpu_cluster.cpus2.branchPred.RASUsed       208016                       # Number of times the RAS was used to get a target. (Count)
testsys.cpu_cluster.cpus2.branchPred.RASIncorrect        30426                       # Number of incorrect RAS predictions. (Count)
testsys.cpu_cluster.cpus2.branchPred.indirectLookups          486                       # Number of indirect predictor lookups. (Count)
testsys.cpu_cluster.cpus2.branchPred.indirectHits          271                       # Number of indirect target hits. (Count)
testsys.cpu_cluster.cpus2.branchPred.indirectMisses          215                       # Number of indirect misses. (Count)
testsys.cpu_cluster.cpus2.branchPred.indirectMispredicted          147                       # Number of mispredicted indirect branches. (Count)
testsys.cpu_cluster.cpus2.dcache.demandHits::cpu_cluster.cpus2.data       847603                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus2.dcache.demandHits::total       847603                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus2.dcache.overallHits::cpu_cluster.cpus2.data       847603                       # number of overall hits (Count)
testsys.cpu_cluster.cpus2.dcache.overallHits::total       847603                       # number of overall hits (Count)
testsys.cpu_cluster.cpus2.dcache.demandMisses::cpu_cluster.cpus2.data         1763                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus2.dcache.demandMisses::total         1763                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus2.dcache.overallMisses::cpu_cluster.cpus2.data         1763                       # number of overall misses (Count)
testsys.cpu_cluster.cpus2.dcache.overallMisses::total         1763                       # number of overall misses (Count)
testsys.cpu_cluster.cpus2.dcache.demandMissLatency::cpu_cluster.cpus2.data     52507750                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.demandMissLatency::total     52507750                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.overallMissLatency::cpu_cluster.cpus2.data     52507750                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.overallMissLatency::total     52507750                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.demandAccesses::cpu_cluster.cpus2.data       849366                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus2.dcache.demandAccesses::total       849366                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus2.dcache.overallAccesses::cpu_cluster.cpus2.data       849366                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus2.dcache.overallAccesses::total       849366                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus2.dcache.demandMissRate::cpu_cluster.cpus2.data     0.002076                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.demandMissRate::total     0.002076                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.overallMissRate::cpu_cluster.cpus2.data     0.002076                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.overallMissRate::total     0.002076                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.demandAvgMissLatency::cpu_cluster.cpus2.data 29783.182076                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.dcache.demandAvgMissLatency::total 29783.182076                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.dcache.overallAvgMissLatency::cpu_cluster.cpus2.data 29783.182076                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.dcache.overallAvgMissLatency::total 29783.182076                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus2.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus2.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus2.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus2.dcache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus2.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus2.dcache.writebacks::writebacks          303                       # number of writebacks (Count)
testsys.cpu_cluster.cpus2.dcache.writebacks::total          303                       # number of writebacks (Count)
testsys.cpu_cluster.cpus2.dcache.demandMshrHits::cpu_cluster.cpus2.data           75                       # number of demand (read+write) MSHR hits (Count)
testsys.cpu_cluster.cpus2.dcache.demandMshrHits::total           75                       # number of demand (read+write) MSHR hits (Count)
testsys.cpu_cluster.cpus2.dcache.overallMshrHits::cpu_cluster.cpus2.data           75                       # number of overall MSHR hits (Count)
testsys.cpu_cluster.cpus2.dcache.overallMshrHits::total           75                       # number of overall MSHR hits (Count)
testsys.cpu_cluster.cpus2.dcache.demandMshrMisses::cpu_cluster.cpus2.data         1688                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus2.dcache.demandMshrMisses::total         1688                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus2.dcache.overallMshrMisses::cpu_cluster.cpus2.data         1688                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus2.dcache.overallMshrMisses::total         1688                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus2.dcache.overallMshrUncacheable::cpu_cluster.cpus2.data           39                       # number of overall MSHR uncacheable misses (Count)
testsys.cpu_cluster.cpus2.dcache.overallMshrUncacheable::total           39                       # number of overall MSHR uncacheable misses (Count)
testsys.cpu_cluster.cpus2.dcache.demandMshrMissLatency::cpu_cluster.cpus2.data     49518250                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.demandMshrMissLatency::total     49518250                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.overallMshrMissLatency::cpu_cluster.cpus2.data     49518250                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.overallMshrMissLatency::total     49518250                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.overallMshrUncacheableLatency::cpu_cluster.cpus2.data       706500                       # number of overall MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.overallMshrUncacheableLatency::total       706500                       # number of overall MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.demandMshrMissRate::cpu_cluster.cpus2.data     0.001987                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.demandMshrMissRate::total     0.001987                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.overallMshrMissRate::cpu_cluster.cpus2.data     0.001987                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.overallMshrMissRate::total     0.001987                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.demandAvgMshrMissLatency::cpu_cluster.cpus2.data 29335.456161                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.dcache.demandAvgMshrMissLatency::total 29335.456161                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.dcache.overallAvgMshrMissLatency::cpu_cluster.cpus2.data 29335.456161                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.dcache.overallAvgMshrMissLatency::total 29335.456161                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.dcache.overallAvgMshrUncacheableLatency::cpu_cluster.cpus2.data 18115.384615                       # average overall mshr uncacheable latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.dcache.overallAvgMshrUncacheableLatency::total 18115.384615                       # average overall mshr uncacheable latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.dcache.replacements          574                       # number of replacements (Count)
testsys.cpu_cluster.cpus2.dcache.ReadReq.hits::cpu_cluster.cpus2.data       418613                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus2.dcache.ReadReq.hits::total       418613                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus2.dcache.ReadReq.misses::cpu_cluster.cpus2.data         1557                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus2.dcache.ReadReq.misses::total         1557                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus2.dcache.ReadReq.missLatency::cpu_cluster.cpus2.data     46014000                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.ReadReq.missLatency::total     46014000                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.ReadReq.accesses::cpu_cluster.cpus2.data       420170                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus2.dcache.ReadReq.accesses::total       420170                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus2.dcache.ReadReq.missRate::cpu_cluster.cpus2.data     0.003706                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.ReadReq.missRate::total     0.003706                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.ReadReq.avgMissLatency::cpu_cluster.cpus2.data 29552.986513                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dcache.ReadReq.avgMissLatency::total 29552.986513                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dcache.ReadReq.mshrHits::cpu_cluster.cpus2.data           24                       # number of ReadReq MSHR hits (Count)
testsys.cpu_cluster.cpus2.dcache.ReadReq.mshrHits::total           24                       # number of ReadReq MSHR hits (Count)
testsys.cpu_cluster.cpus2.dcache.ReadReq.mshrMisses::cpu_cluster.cpus2.data         1533                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus2.dcache.ReadReq.mshrMisses::total         1533                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus2.dcache.ReadReq.mshrUncacheable::cpu_cluster.cpus2.data           26                       # number of ReadReq MSHR uncacheable (Count)
testsys.cpu_cluster.cpus2.dcache.ReadReq.mshrUncacheable::total           26                       # number of ReadReq MSHR uncacheable (Count)
testsys.cpu_cluster.cpus2.dcache.ReadReq.mshrMissLatency::cpu_cluster.cpus2.data     45030500                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.ReadReq.mshrMissLatency::total     45030500                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.ReadReq.mshrUncacheableLatency::cpu_cluster.cpus2.data       706500                       # number of ReadReq MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.ReadReq.mshrUncacheableLatency::total       706500                       # number of ReadReq MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.ReadReq.mshrMissRate::cpu_cluster.cpus2.data     0.003649                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.ReadReq.mshrMissRate::total     0.003649                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.ReadReq.avgMshrMissLatency::cpu_cluster.cpus2.data 29374.103066                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dcache.ReadReq.avgMshrMissLatency::total 29374.103066                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dcache.ReadReq.avgMshrUncacheableLatency::cpu_cluster.cpus2.data 27173.076923                       # average ReadReq mshr uncacheable latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dcache.ReadReq.avgMshrUncacheableLatency::total 27173.076923                       # average ReadReq mshr uncacheable latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dcache.SwapReq.hits::cpu_cluster.cpus2.data        15057                       # number of SwapReq hits (Count)
testsys.cpu_cluster.cpus2.dcache.SwapReq.hits::total        15057                       # number of SwapReq hits (Count)
testsys.cpu_cluster.cpus2.dcache.SwapReq.misses::cpu_cluster.cpus2.data           88                       # number of SwapReq misses (Count)
testsys.cpu_cluster.cpus2.dcache.SwapReq.misses::total           88                       # number of SwapReq misses (Count)
testsys.cpu_cluster.cpus2.dcache.SwapReq.missLatency::cpu_cluster.cpus2.data      2649750                       # number of SwapReq miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.SwapReq.missLatency::total      2649750                       # number of SwapReq miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.SwapReq.accesses::cpu_cluster.cpus2.data        15145                       # number of SwapReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus2.dcache.SwapReq.accesses::total        15145                       # number of SwapReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus2.dcache.SwapReq.missRate::cpu_cluster.cpus2.data     0.005810                       # miss rate for SwapReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.SwapReq.missRate::total     0.005810                       # miss rate for SwapReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.SwapReq.avgMissLatency::cpu_cluster.cpus2.data 30110.795455                       # average SwapReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dcache.SwapReq.avgMissLatency::total 30110.795455                       # average SwapReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dcache.SwapReq.mshrMisses::cpu_cluster.cpus2.data           88                       # number of SwapReq MSHR misses (Count)
testsys.cpu_cluster.cpus2.dcache.SwapReq.mshrMisses::total           88                       # number of SwapReq MSHR misses (Count)
testsys.cpu_cluster.cpus2.dcache.SwapReq.mshrMissLatency::cpu_cluster.cpus2.data      2627750                       # number of SwapReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.SwapReq.mshrMissLatency::total      2627750                       # number of SwapReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.SwapReq.mshrMissRate::cpu_cluster.cpus2.data     0.005810                       # mshr miss rate for SwapReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.SwapReq.mshrMissRate::total     0.005810                       # mshr miss rate for SwapReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.SwapReq.avgMshrMissLatency::cpu_cluster.cpus2.data 29860.795455                       # average SwapReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dcache.SwapReq.avgMshrMissLatency::total 29860.795455                       # average SwapReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dcache.WriteReq.hits::cpu_cluster.cpus2.data       428990                       # number of WriteReq hits (Count)
testsys.cpu_cluster.cpus2.dcache.WriteReq.hits::total       428990                       # number of WriteReq hits (Count)
testsys.cpu_cluster.cpus2.dcache.WriteReq.misses::cpu_cluster.cpus2.data          206                       # number of WriteReq misses (Count)
testsys.cpu_cluster.cpus2.dcache.WriteReq.misses::total          206                       # number of WriteReq misses (Count)
testsys.cpu_cluster.cpus2.dcache.WriteReq.missLatency::cpu_cluster.cpus2.data      6493750                       # number of WriteReq miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.WriteReq.missLatency::total      6493750                       # number of WriteReq miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.WriteReq.accesses::cpu_cluster.cpus2.data       429196                       # number of WriteReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus2.dcache.WriteReq.accesses::total       429196                       # number of WriteReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus2.dcache.WriteReq.missRate::cpu_cluster.cpus2.data     0.000480                       # miss rate for WriteReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.WriteReq.missRate::total     0.000480                       # miss rate for WriteReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.WriteReq.avgMissLatency::cpu_cluster.cpus2.data 31523.058252                       # average WriteReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dcache.WriteReq.avgMissLatency::total 31523.058252                       # average WriteReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dcache.WriteReq.mshrHits::cpu_cluster.cpus2.data           51                       # number of WriteReq MSHR hits (Count)
testsys.cpu_cluster.cpus2.dcache.WriteReq.mshrHits::total           51                       # number of WriteReq MSHR hits (Count)
testsys.cpu_cluster.cpus2.dcache.WriteReq.mshrMisses::cpu_cluster.cpus2.data          155                       # number of WriteReq MSHR misses (Count)
testsys.cpu_cluster.cpus2.dcache.WriteReq.mshrMisses::total          155                       # number of WriteReq MSHR misses (Count)
testsys.cpu_cluster.cpus2.dcache.WriteReq.mshrUncacheable::cpu_cluster.cpus2.data           13                       # number of WriteReq MSHR uncacheable (Count)
testsys.cpu_cluster.cpus2.dcache.WriteReq.mshrUncacheable::total           13                       # number of WriteReq MSHR uncacheable (Count)
testsys.cpu_cluster.cpus2.dcache.WriteReq.mshrMissLatency::cpu_cluster.cpus2.data      4487750                       # number of WriteReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.WriteReq.mshrMissLatency::total      4487750                       # number of WriteReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.WriteReq.mshrMissRate::cpu_cluster.cpus2.data     0.000361                       # mshr miss rate for WriteReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.WriteReq.mshrMissRate::total     0.000361                       # mshr miss rate for WriteReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.WriteReq.avgMshrMissLatency::cpu_cluster.cpus2.data 28953.225806                       # average WriteReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dcache.WriteReq.avgMshrMissLatency::total 28953.225806                       # average WriteReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 1113479333500                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus2.dcache.tags.tagsInUse   367.995653                       # Average ticks per tags in use ((Tick/Count))
testsys.cpu_cluster.cpus2.dcache.tags.totalRefs       359272                       # Total number of references to valid blocks. (Count)
testsys.cpu_cluster.cpus2.dcache.tags.sampledRefs         1432                       # Sample count of references to valid blocks. (Count)
testsys.cpu_cluster.cpus2.dcache.tags.avgRefs   250.888268                       # Average number of references to valid blocks. ((Count/Count))
testsys.cpu_cluster.cpus2.dcache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
testsys.cpu_cluster.cpus2.dcache.tags.occupancies::cpu_cluster.cpus2.data   367.995653                       # Average occupied blocks per tick, per requestor ((Count/Tick))
testsys.cpu_cluster.cpus2.dcache.tags.avgOccs::cpu_cluster.cpus2.data     0.718742                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus2.dcache.tags.avgOccs::total     0.718742                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus2.dcache.tags.occupanciesTaskId::1024          377                       # Occupied blocks per task id (Count)
testsys.cpu_cluster.cpus2.dcache.tags.ageTaskId_1024::2           45                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.cpus2.dcache.tags.ageTaskId_1024::4          332                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.cpus2.dcache.tags.ratioOccsTaskId::1024     0.736328                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
testsys.cpu_cluster.cpus2.dcache.tags.tagAccesses      1730683                       # Number of tag accesses (Count)
testsys.cpu_cluster.cpus2.dcache.tags.dataAccesses      1730683                       # Number of data accesses (Count)
testsys.cpu_cluster.cpus2.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1113479333500                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus2.dtb_walker_cache.demandHits::cpu_cluster.cpus2.mmu.dtb_walker          984                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.demandHits::total          984                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.overallHits::cpu_cluster.cpus2.mmu.dtb_walker          984                       # number of overall hits (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.overallHits::total          984                       # number of overall hits (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.demandMisses::cpu_cluster.cpus2.mmu.dtb_walker          380                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.demandMisses::total          380                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.overallMisses::cpu_cluster.cpus2.mmu.dtb_walker          380                       # number of overall misses (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.overallMisses::total          380                       # number of overall misses (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.demandMissLatency::cpu_cluster.cpus2.mmu.dtb_walker     15210370                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus2.dtb_walker_cache.demandMissLatency::total     15210370                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus2.dtb_walker_cache.overallMissLatency::cpu_cluster.cpus2.mmu.dtb_walker     15210370                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus2.dtb_walker_cache.overallMissLatency::total     15210370                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus2.dtb_walker_cache.demandAccesses::cpu_cluster.cpus2.mmu.dtb_walker         1364                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.demandAccesses::total         1364                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.overallAccesses::cpu_cluster.cpus2.mmu.dtb_walker         1364                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.overallAccesses::total         1364                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.demandMissRate::cpu_cluster.cpus2.mmu.dtb_walker     0.278592                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus2.dtb_walker_cache.demandMissRate::total     0.278592                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus2.dtb_walker_cache.overallMissRate::cpu_cluster.cpus2.mmu.dtb_walker     0.278592                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus2.dtb_walker_cache.overallMissRate::total     0.278592                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus2.dtb_walker_cache.demandAvgMissLatency::cpu_cluster.cpus2.mmu.dtb_walker 40027.289474                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.dtb_walker_cache.demandAvgMissLatency::total 40027.289474                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.dtb_walker_cache.overallAvgMissLatency::cpu_cluster.cpus2.mmu.dtb_walker 40027.289474                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.dtb_walker_cache.overallAvgMissLatency::total 40027.289474                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus2.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus2.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus2.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus2.dtb_walker_cache.writebacks::writebacks          380                       # number of writebacks (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.writebacks::total          380                       # number of writebacks (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.demandMshrMisses::cpu_cluster.cpus2.mmu.dtb_walker          380                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.demandMshrMisses::total          380                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.overallMshrMisses::cpu_cluster.cpus2.mmu.dtb_walker          380                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.overallMshrMisses::total          380                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.demandMshrMissLatency::cpu_cluster.cpus2.mmu.dtb_walker     14830370                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.dtb_walker_cache.demandMshrMissLatency::total     14830370                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.dtb_walker_cache.overallMshrMissLatency::cpu_cluster.cpus2.mmu.dtb_walker     14830370                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.dtb_walker_cache.overallMshrMissLatency::total     14830370                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.dtb_walker_cache.demandMshrMissRate::cpu_cluster.cpus2.mmu.dtb_walker     0.278592                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus2.dtb_walker_cache.demandMshrMissRate::total     0.278592                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus2.dtb_walker_cache.overallMshrMissRate::cpu_cluster.cpus2.mmu.dtb_walker     0.278592                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus2.dtb_walker_cache.overallMshrMissRate::total     0.278592                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus2.dtb_walker_cache.demandAvgMshrMissLatency::cpu_cluster.cpus2.mmu.dtb_walker 39027.289474                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.dtb_walker_cache.demandAvgMshrMissLatency::total 39027.289474                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.dtb_walker_cache.overallAvgMshrMissLatency::cpu_cluster.cpus2.mmu.dtb_walker 39027.289474                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.dtb_walker_cache.overallAvgMshrMissLatency::total 39027.289474                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.dtb_walker_cache.replacements          380                       # number of replacements (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.ReadReq.hits::cpu_cluster.cpus2.mmu.dtb_walker          984                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.ReadReq.hits::total          984                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.ReadReq.misses::cpu_cluster.cpus2.mmu.dtb_walker          380                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.ReadReq.misses::total          380                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.ReadReq.missLatency::cpu_cluster.cpus2.mmu.dtb_walker     15210370                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus2.dtb_walker_cache.ReadReq.missLatency::total     15210370                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus2.dtb_walker_cache.ReadReq.accesses::cpu_cluster.cpus2.mmu.dtb_walker         1364                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.ReadReq.accesses::total         1364                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.ReadReq.missRate::cpu_cluster.cpus2.mmu.dtb_walker     0.278592                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dtb_walker_cache.ReadReq.missRate::total     0.278592                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dtb_walker_cache.ReadReq.avgMissLatency::cpu_cluster.cpus2.mmu.dtb_walker 40027.289474                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dtb_walker_cache.ReadReq.avgMissLatency::total 40027.289474                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dtb_walker_cache.ReadReq.mshrMisses::cpu_cluster.cpus2.mmu.dtb_walker          380                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.ReadReq.mshrMisses::total          380                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.ReadReq.mshrMissLatency::cpu_cluster.cpus2.mmu.dtb_walker     14830370                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.dtb_walker_cache.ReadReq.mshrMissLatency::total     14830370                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.dtb_walker_cache.ReadReq.mshrMissRate::cpu_cluster.cpus2.mmu.dtb_walker     0.278592                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dtb_walker_cache.ReadReq.mshrMissRate::total     0.278592                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dtb_walker_cache.ReadReq.avgMshrMissLatency::cpu_cluster.cpus2.mmu.dtb_walker 39027.289474                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dtb_walker_cache.ReadReq.avgMshrMissLatency::total 39027.289474                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1113479333500                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus2.dtb_walker_cache.tags.tagsInUse           16                       # Average ticks per tags in use ((Tick/Count))
testsys.cpu_cluster.cpus2.dtb_walker_cache.tags.totalRefs         1377                       # Total number of references to valid blocks. (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.tags.sampledRefs          380                       # Sample count of references to valid blocks. (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.tags.avgRefs     3.623684                       # Average number of references to valid blocks. ((Count/Count))
testsys.cpu_cluster.cpus2.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
testsys.cpu_cluster.cpus2.dtb_walker_cache.tags.occupancies::cpu_cluster.cpus2.mmu.dtb_walker           16                       # Average occupied blocks per tick, per requestor ((Count/Tick))
testsys.cpu_cluster.cpus2.dtb_walker_cache.tags.avgOccs::cpu_cluster.cpus2.mmu.dtb_walker            1                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus2.dtb_walker_cache.tags.avgOccs::total            1                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus2.dtb_walker_cache.tags.occupanciesTaskId::1023           16                       # Occupied blocks per task id (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.tags.ageTaskId_1023::2            8                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.tags.ageTaskId_1023::4            8                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.tags.ratioOccsTaskId::1023            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
testsys.cpu_cluster.cpus2.dtb_walker_cache.tags.tagAccesses        11292                       # Number of tag accesses (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.tags.dataAccesses        11292                       # Number of data accesses (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1113479333500                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus2.fetch2.intInstructions      3164899                       # Number of integer instructions successfully decoded (Count)
testsys.cpu_cluster.cpus2.fetch2.fpInstructions            0                       # Number of floating point instructions successfully decoded (Count)
testsys.cpu_cluster.cpus2.fetch2.vecInstructions            0                       # Number of SIMD instructions successfully decoded (Count)
testsys.cpu_cluster.cpus2.fetch2.loadInstructions       434926                       # Number of memory load instructions successfully decoded (Count)
testsys.cpu_cluster.cpus2.fetch2.storeInstructions       132084                       # Number of memory store instructions successfully decoded (Count)
testsys.cpu_cluster.cpus2.fetch2.amoInstructions        15253                       # Number of memory atomic instructions successfully decoded (Count)
testsys.cpu_cluster.cpus2.icache.demandHits::cpu_cluster.cpus2.inst      1965266                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus2.icache.demandHits::total      1965266                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus2.icache.overallHits::cpu_cluster.cpus2.inst      1965266                       # number of overall hits (Count)
testsys.cpu_cluster.cpus2.icache.overallHits::total      1965266                       # number of overall hits (Count)
testsys.cpu_cluster.cpus2.icache.demandMisses::cpu_cluster.cpus2.inst         2727                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus2.icache.demandMisses::total         2727                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus2.icache.overallMisses::cpu_cluster.cpus2.inst         2727                       # number of overall misses (Count)
testsys.cpu_cluster.cpus2.icache.overallMisses::total         2727                       # number of overall misses (Count)
testsys.cpu_cluster.cpus2.icache.demandMissLatency::cpu_cluster.cpus2.inst    155014250                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus2.icache.demandMissLatency::total    155014250                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus2.icache.overallMissLatency::cpu_cluster.cpus2.inst    155014250                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus2.icache.overallMissLatency::total    155014250                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus2.icache.demandAccesses::cpu_cluster.cpus2.inst      1967993                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus2.icache.demandAccesses::total      1967993                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus2.icache.overallAccesses::cpu_cluster.cpus2.inst      1967993                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus2.icache.overallAccesses::total      1967993                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus2.icache.demandMissRate::cpu_cluster.cpus2.inst     0.001386                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus2.icache.demandMissRate::total     0.001386                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus2.icache.overallMissRate::cpu_cluster.cpus2.inst     0.001386                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus2.icache.overallMissRate::total     0.001386                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus2.icache.demandAvgMissLatency::cpu_cluster.cpus2.inst 56844.242758                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.icache.demandAvgMissLatency::total 56844.242758                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.icache.overallAvgMissLatency::cpu_cluster.cpus2.inst 56844.242758                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.icache.overallAvgMissLatency::total 56844.242758                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus2.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus2.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus2.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus2.icache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus2.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus2.icache.writebacks::writebacks         2484                       # number of writebacks (Count)
testsys.cpu_cluster.cpus2.icache.writebacks::total         2484                       # number of writebacks (Count)
testsys.cpu_cluster.cpus2.icache.demandMshrMisses::cpu_cluster.cpus2.inst         2727                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus2.icache.demandMshrMisses::total         2727                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus2.icache.overallMshrMisses::cpu_cluster.cpus2.inst         2727                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus2.icache.overallMshrMisses::total         2727                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus2.icache.demandMshrMissLatency::cpu_cluster.cpus2.inst    154332500                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.icache.demandMshrMissLatency::total    154332500                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.icache.overallMshrMissLatency::cpu_cluster.cpus2.inst    154332500                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.icache.overallMshrMissLatency::total    154332500                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.icache.demandMshrMissRate::cpu_cluster.cpus2.inst     0.001386                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus2.icache.demandMshrMissRate::total     0.001386                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus2.icache.overallMshrMissRate::cpu_cluster.cpus2.inst     0.001386                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus2.icache.overallMshrMissRate::total     0.001386                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus2.icache.demandAvgMshrMissLatency::cpu_cluster.cpus2.inst 56594.242758                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.icache.demandAvgMshrMissLatency::total 56594.242758                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.icache.overallAvgMshrMissLatency::cpu_cluster.cpus2.inst 56594.242758                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.icache.overallAvgMshrMissLatency::total 56594.242758                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.icache.replacements         2484                       # number of replacements (Count)
testsys.cpu_cluster.cpus2.icache.ReadReq.hits::cpu_cluster.cpus2.inst      1965266                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus2.icache.ReadReq.hits::total      1965266                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus2.icache.ReadReq.misses::cpu_cluster.cpus2.inst         2727                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus2.icache.ReadReq.misses::total         2727                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus2.icache.ReadReq.missLatency::cpu_cluster.cpus2.inst    155014250                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus2.icache.ReadReq.missLatency::total    155014250                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus2.icache.ReadReq.accesses::cpu_cluster.cpus2.inst      1967993                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus2.icache.ReadReq.accesses::total      1967993                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus2.icache.ReadReq.missRate::cpu_cluster.cpus2.inst     0.001386                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus2.icache.ReadReq.missRate::total     0.001386                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus2.icache.ReadReq.avgMissLatency::cpu_cluster.cpus2.inst 56844.242758                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.icache.ReadReq.avgMissLatency::total 56844.242758                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.icache.ReadReq.mshrMisses::cpu_cluster.cpus2.inst         2727                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus2.icache.ReadReq.mshrMisses::total         2727                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus2.icache.ReadReq.mshrMissLatency::cpu_cluster.cpus2.inst    154332500                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.icache.ReadReq.mshrMissLatency::total    154332500                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.icache.ReadReq.mshrMissRate::cpu_cluster.cpus2.inst     0.001386                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus2.icache.ReadReq.mshrMissRate::total     0.001386                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus2.icache.ReadReq.avgMshrMissLatency::cpu_cluster.cpus2.inst 56594.242758                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.icache.ReadReq.avgMshrMissLatency::total 56594.242758                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.icache.power_state.pwrStateResidencyTicks::UNDEFINED 1113479333500                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus2.icache.tags.tagsInUse   742.200268                       # Average ticks per tags in use ((Tick/Count))
testsys.cpu_cluster.cpus2.icache.tags.totalRefs       189738                       # Total number of references to valid blocks. (Count)
testsys.cpu_cluster.cpus2.icache.tags.sampledRefs         2484                       # Sample count of references to valid blocks. (Count)
testsys.cpu_cluster.cpus2.icache.tags.avgRefs    76.384058                       # Average number of references to valid blocks. ((Count/Count))
testsys.cpu_cluster.cpus2.icache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
testsys.cpu_cluster.cpus2.icache.tags.occupancies::cpu_cluster.cpus2.inst   742.200268                       # Average occupied blocks per tick, per requestor ((Count/Tick))
testsys.cpu_cluster.cpus2.icache.tags.avgOccs::cpu_cluster.cpus2.inst     0.966407                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus2.icache.tags.avgOccs::total     0.966407                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus2.icache.tags.occupanciesTaskId::1024          746                       # Occupied blocks per task id (Count)
testsys.cpu_cluster.cpus2.icache.tags.ageTaskId_1024::2          117                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.cpus2.icache.tags.ageTaskId_1024::4          629                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.cpus2.icache.tags.ratioOccsTaskId::1024     0.971354                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
testsys.cpu_cluster.cpus2.icache.tags.tagAccesses      5906706                       # Number of tag accesses (Count)
testsys.cpu_cluster.cpus2.icache.tags.dataAccesses      5906706                       # Number of data accesses (Count)
testsys.cpu_cluster.cpus2.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1113479333500                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus2.itb_walker_cache.demandHits::cpu_cluster.cpus2.mmu.itb_walker          198                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.demandHits::total          198                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.overallHits::cpu_cluster.cpus2.mmu.itb_walker          198                       # number of overall hits (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.overallHits::total          198                       # number of overall hits (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.demandMisses::cpu_cluster.cpus2.mmu.itb_walker           33                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.demandMisses::total           33                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.overallMisses::cpu_cluster.cpus2.mmu.itb_walker           33                       # number of overall misses (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.overallMisses::total           33                       # number of overall misses (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.demandMissLatency::cpu_cluster.cpus2.mmu.itb_walker      1695967                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus2.itb_walker_cache.demandMissLatency::total      1695967                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus2.itb_walker_cache.overallMissLatency::cpu_cluster.cpus2.mmu.itb_walker      1695967                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus2.itb_walker_cache.overallMissLatency::total      1695967                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus2.itb_walker_cache.demandAccesses::cpu_cluster.cpus2.mmu.itb_walker          231                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.demandAccesses::total          231                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.overallAccesses::cpu_cluster.cpus2.mmu.itb_walker          231                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.overallAccesses::total          231                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.demandMissRate::cpu_cluster.cpus2.mmu.itb_walker     0.142857                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus2.itb_walker_cache.demandMissRate::total     0.142857                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus2.itb_walker_cache.overallMissRate::cpu_cluster.cpus2.mmu.itb_walker     0.142857                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus2.itb_walker_cache.overallMissRate::total     0.142857                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus2.itb_walker_cache.demandAvgMissLatency::cpu_cluster.cpus2.mmu.itb_walker 51392.939394                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.itb_walker_cache.demandAvgMissLatency::total 51392.939394                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.itb_walker_cache.overallAvgMissLatency::cpu_cluster.cpus2.mmu.itb_walker 51392.939394                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.itb_walker_cache.overallAvgMissLatency::total 51392.939394                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus2.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus2.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus2.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus2.itb_walker_cache.writebacks::writebacks           33                       # number of writebacks (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.writebacks::total           33                       # number of writebacks (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.demandMshrMisses::cpu_cluster.cpus2.mmu.itb_walker           33                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.demandMshrMisses::total           33                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.overallMshrMisses::cpu_cluster.cpus2.mmu.itb_walker           33                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.overallMshrMisses::total           33                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.demandMshrMissLatency::cpu_cluster.cpus2.mmu.itb_walker      1662967                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.itb_walker_cache.demandMshrMissLatency::total      1662967                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.itb_walker_cache.overallMshrMissLatency::cpu_cluster.cpus2.mmu.itb_walker      1662967                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.itb_walker_cache.overallMshrMissLatency::total      1662967                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.itb_walker_cache.demandMshrMissRate::cpu_cluster.cpus2.mmu.itb_walker     0.142857                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus2.itb_walker_cache.demandMshrMissRate::total     0.142857                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus2.itb_walker_cache.overallMshrMissRate::cpu_cluster.cpus2.mmu.itb_walker     0.142857                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus2.itb_walker_cache.overallMshrMissRate::total     0.142857                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus2.itb_walker_cache.demandAvgMshrMissLatency::cpu_cluster.cpus2.mmu.itb_walker 50392.939394                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.itb_walker_cache.demandAvgMshrMissLatency::total 50392.939394                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.itb_walker_cache.overallAvgMshrMissLatency::cpu_cluster.cpus2.mmu.itb_walker 50392.939394                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.itb_walker_cache.overallAvgMshrMissLatency::total 50392.939394                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.itb_walker_cache.replacements           33                       # number of replacements (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.ReadReq.hits::cpu_cluster.cpus2.mmu.itb_walker          198                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.ReadReq.hits::total          198                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.ReadReq.misses::cpu_cluster.cpus2.mmu.itb_walker           33                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.ReadReq.misses::total           33                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.ReadReq.missLatency::cpu_cluster.cpus2.mmu.itb_walker      1695967                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus2.itb_walker_cache.ReadReq.missLatency::total      1695967                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus2.itb_walker_cache.ReadReq.accesses::cpu_cluster.cpus2.mmu.itb_walker          231                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.ReadReq.accesses::total          231                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.ReadReq.missRate::cpu_cluster.cpus2.mmu.itb_walker     0.142857                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus2.itb_walker_cache.ReadReq.missRate::total     0.142857                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus2.itb_walker_cache.ReadReq.avgMissLatency::cpu_cluster.cpus2.mmu.itb_walker 51392.939394                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.itb_walker_cache.ReadReq.avgMissLatency::total 51392.939394                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.itb_walker_cache.ReadReq.mshrMisses::cpu_cluster.cpus2.mmu.itb_walker           33                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.ReadReq.mshrMisses::total           33                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.ReadReq.mshrMissLatency::cpu_cluster.cpus2.mmu.itb_walker      1662967                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.itb_walker_cache.ReadReq.mshrMissLatency::total      1662967                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.itb_walker_cache.ReadReq.mshrMissRate::cpu_cluster.cpus2.mmu.itb_walker     0.142857                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus2.itb_walker_cache.ReadReq.mshrMissRate::total     0.142857                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus2.itb_walker_cache.ReadReq.avgMshrMissLatency::cpu_cluster.cpus2.mmu.itb_walker 50392.939394                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.itb_walker_cache.ReadReq.avgMshrMissLatency::total 50392.939394                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1113479333500                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus2.itb_walker_cache.tags.tagsInUse           16                       # Average ticks per tags in use ((Tick/Count))
testsys.cpu_cluster.cpus2.itb_walker_cache.tags.totalRefs           63                       # Total number of references to valid blocks. (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.tags.sampledRefs           33                       # Sample count of references to valid blocks. (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.tags.avgRefs     1.909091                       # Average number of references to valid blocks. ((Count/Count))
testsys.cpu_cluster.cpus2.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
testsys.cpu_cluster.cpus2.itb_walker_cache.tags.occupancies::cpu_cluster.cpus2.mmu.itb_walker           16                       # Average occupied blocks per tick, per requestor ((Count/Tick))
testsys.cpu_cluster.cpus2.itb_walker_cache.tags.avgOccs::cpu_cluster.cpus2.mmu.itb_walker            1                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus2.itb_walker_cache.tags.avgOccs::total            1                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus2.itb_walker_cache.tags.occupanciesTaskId::1023           16                       # Occupied blocks per task id (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.tags.ageTaskId_1023::2            2                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.tags.ageTaskId_1023::4           14                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.tags.ratioOccsTaskId::1023            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
testsys.cpu_cluster.cpus2.itb_walker_cache.tags.tagAccesses         1881                       # Number of tag accesses (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.tags.dataAccesses         1881                       # Number of data accesses (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1113479333500                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb.instHits            0                       # ITB inst hits (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.instMisses            0                       # ITB inst misses (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.readHits       484535                       # DTB read hits (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.readMisses          346                       # DTB read misses (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.writeHits       448091                       # DTB write hits (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.writeMisses           28                       # DTB write misses (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.inserts          222                       # Number of times an entry is inserted into the TLB (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.flushTlbMvaAsid           78                       # Number of times TLB was flushed by MVA & ASID (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.flushTlbAsid            6                       # Number of times TLB was flushed by ASID (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.prefetchFaults            1                       # Number of TLB faults due to prefetch (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.permsFaults            0                       # Number of TLB faults due to permissions restrictions (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.readAccesses       484881                       # DTB read accesses (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.writeAccesses       448119                       # DTB write accesses (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.instAccesses            0                       # ITB inst accesses (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.hits         932626                       # Total TLB (inst and data) hits (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.misses          374                       # Total TLB (inst and data) misses (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.accesses       933000                       # Total TLB (inst and data) accesses (Count)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.walks          373                       # Table walker walks requested (Count)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.walksLongDescriptor          373                       # Table walker walks initiated with long descriptors (Count)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.walksLongTerminatedAtLevel::Level2            1                       # Level at which table walker walks with long descriptors terminate (Count)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.walksLongTerminatedAtLevel::Level3          221                       # Level at which table walker walks with long descriptors terminate (Count)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.walkWaitTime::samples          373                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.walkWaitTime::0          373    100.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.walkWaitTime::total          373                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.walkServiceTime::samples          222                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.walkServiceTime::mean 56515.765766                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.walkServiceTime::gmean 23334.482994                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.walkServiceTime::stdev 78919.479551                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.walkServiceTime::0-65535          136     61.26%     61.26% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.walkServiceTime::65536-131071           61     27.48%     88.74% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.walkServiceTime::131072-196607           11      4.95%     93.69% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.walkServiceTime::196608-262143            6      2.70%     96.40% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.walkServiceTime::262144-327679            6      2.70%     99.10% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.walkServiceTime::327680-393215            1      0.45%     99.55% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.walkServiceTime::589824-655359            1      0.45%    100.00% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.walkServiceTime::total          222                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.pageSizes::4KiB          221     99.55%     99.55% # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.pageSizes::2MiB            1      0.45%    100.00% # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.pageSizes::total          222                       # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.requestOrigin_Requested::Data          373                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.requestOrigin_Requested::total          373                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.requestOrigin_Completed::Data          222                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.requestOrigin_Completed::total          222                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.requestOrigin::total          595                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 1113479333500                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus2.mmu.itb.instHits      1968001                       # ITB inst hits (Count)
testsys.cpu_cluster.cpus2.mmu.itb.instMisses           58                       # ITB inst misses (Count)
testsys.cpu_cluster.cpus2.mmu.itb.readHits            0                       # DTB read hits (Count)
testsys.cpu_cluster.cpus2.mmu.itb.readMisses            0                       # DTB read misses (Count)
testsys.cpu_cluster.cpus2.mmu.itb.writeHits            0                       # DTB write hits (Count)
testsys.cpu_cluster.cpus2.mmu.itb.writeMisses            0                       # DTB write misses (Count)
testsys.cpu_cluster.cpus2.mmu.itb.inserts           58                       # Number of times an entry is inserted into the TLB (Count)
testsys.cpu_cluster.cpus2.mmu.itb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
testsys.cpu_cluster.cpus2.mmu.itb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
testsys.cpu_cluster.cpus2.mmu.itb.flushTlbMvaAsid           78                       # Number of times TLB was flushed by MVA & ASID (Count)
testsys.cpu_cluster.cpus2.mmu.itb.flushTlbAsid            6                       # Number of times TLB was flushed by ASID (Count)
testsys.cpu_cluster.cpus2.mmu.itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
testsys.cpu_cluster.cpus2.mmu.itb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
testsys.cpu_cluster.cpus2.mmu.itb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
testsys.cpu_cluster.cpus2.mmu.itb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
testsys.cpu_cluster.cpus2.mmu.itb.permsFaults            0                       # Number of TLB faults due to permissions restrictions (Count)
testsys.cpu_cluster.cpus2.mmu.itb.readAccesses            0                       # DTB read accesses (Count)
testsys.cpu_cluster.cpus2.mmu.itb.writeAccesses            0                       # DTB write accesses (Count)
testsys.cpu_cluster.cpus2.mmu.itb.instAccesses      1968059                       # ITB inst accesses (Count)
testsys.cpu_cluster.cpus2.mmu.itb.hits        1968001                       # Total TLB (inst and data) hits (Count)
testsys.cpu_cluster.cpus2.mmu.itb.misses           58                       # Total TLB (inst and data) misses (Count)
testsys.cpu_cluster.cpus2.mmu.itb.accesses      1968059                       # Total TLB (inst and data) accesses (Count)
testsys.cpu_cluster.cpus2.mmu.itb_walker.walks           58                       # Table walker walks requested (Count)
testsys.cpu_cluster.cpus2.mmu.itb_walker.walksLongDescriptor           58                       # Table walker walks initiated with long descriptors (Count)
testsys.cpu_cluster.cpus2.mmu.itb_walker.walksLongTerminatedAtLevel::Level2            1                       # Level at which table walker walks with long descriptors terminate (Count)
testsys.cpu_cluster.cpus2.mmu.itb_walker.walksLongTerminatedAtLevel::Level3           57                       # Level at which table walker walks with long descriptors terminate (Count)
testsys.cpu_cluster.cpus2.mmu.itb_walker.walkWaitTime::samples           58                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.itb_walker.walkWaitTime::0           58    100.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.itb_walker.walkWaitTime::total           58                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.itb_walker.walkServiceTime::samples           58                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.itb_walker.walkServiceTime::mean 33508.620690                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.itb_walker.walkServiceTime::gmean 14833.559292                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.itb_walker.walkServiceTime::stdev 39944.752568                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.itb_walker.walkServiceTime::0-8191           25     43.10%     43.10% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.itb_walker.walkServiceTime::8192-16383           14     24.14%     67.24% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.itb_walker.walkServiceTime::57344-65535            2      3.45%     70.69% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.itb_walker.walkServiceTime::73728-81919            3      5.17%     75.86% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.itb_walker.walkServiceTime::81920-90111            9     15.52%     91.38% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.itb_walker.walkServiceTime::90112-98303            1      1.72%     93.10% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.itb_walker.walkServiceTime::98304-106495            2      3.45%     96.55% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.itb_walker.walkServiceTime::106496-114687            1      1.72%     98.28% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.itb_walker.walkServiceTime::122880-131071            1      1.72%    100.00% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.itb_walker.walkServiceTime::total           58                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.itb_walker.pageSizes::4KiB           57     98.28%     98.28% # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus2.mmu.itb_walker.pageSizes::2MiB            1      1.72%    100.00% # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus2.mmu.itb_walker.pageSizes::total           58                       # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus2.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.itb_walker.requestOrigin_Requested::Inst           58                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.itb_walker.requestOrigin_Requested::total           58                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.itb_walker.requestOrigin_Completed::Inst           58                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.itb_walker.requestOrigin_Completed::total           58                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.itb_walker.requestOrigin::total          116                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 1113479333500                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.instHits            0                       # ITB inst hits (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.instMisses            0                       # ITB inst misses (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.readHits            0                       # DTB read hits (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.readMisses            0                       # DTB read misses (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.writeHits            0                       # DTB write hits (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.writeMisses            0                       # DTB write misses (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.permsFaults            0                       # Number of TLB faults due to permissions restrictions (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.readAccesses            0                       # DTB read accesses (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.writeAccesses            0                       # DTB write accesses (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.instAccesses            0                       # ITB inst accesses (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.hits            0                       # Total TLB (inst and data) hits (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.misses            0                       # Total TLB (inst and data) misses (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.accesses            0                       # Total TLB (inst and data) accesses (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb_walker.walks            0                       # Table walker walks requested (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 1113479333500                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.instHits            0                       # ITB inst hits (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.instMisses            0                       # ITB inst misses (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.readHits            0                       # DTB read hits (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.readMisses            0                       # DTB read misses (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.writeHits            0                       # DTB write hits (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.writeMisses            0                       # DTB write misses (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.permsFaults            0                       # Number of TLB faults due to permissions restrictions (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.readAccesses            0                       # DTB read accesses (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.writeAccesses            0                       # DTB write accesses (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.instAccesses            0                       # ITB inst accesses (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.hits            0                       # Total TLB (inst and data) hits (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.misses            0                       # Total TLB (inst and data) misses (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.accesses            0                       # Total TLB (inst and data) accesses (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb_walker.walks            0                       # Table walker walks requested (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 1113479333500                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus2.power_state.numTransitions         7682                       # Number of power state transitions (Count)
testsys.cpu_cluster.cpus2.power_state.ticksClkGated::samples         3842                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus2.power_state.ticksClkGated::mean 161962937.361791                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus2.power_state.ticksClkGated::stdev 7011047.520317                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus2.power_state.ticksClkGated::1000-5e+10         3842    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus2.power_state.ticksClkGated::min_value     11863588                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus2.power_state.ticksClkGated::max_value    162653344                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus2.power_state.ticksClkGated::total         3842                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus2.power_state.pwrStateResidencyTicks::ON   1395446156                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus2.power_state.pwrStateResidencyTicks::CLK_GATED 622261605344                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus2.thread_0.numInsts      4046574                       # Number of Instructions committed (Count)
testsys.cpu_cluster.cpus2.thread_0.numOps      4504863                       # Number of Ops committed (Count)
testsys.cpu_cluster.cpus2.thread_0.numMemRefs            0                       # Number of Memory References (Count)
testsys.cpu_cluster.cpus3.numCycles           7998741                       # Number of cpu cycles simulated (Cycle)
testsys.cpu_cluster.cpus3.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
testsys.cpu_cluster.cpus3.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
testsys.cpu_cluster.cpus3.numInsts            4190964                       # Number of instructions committed (Count)
testsys.cpu_cluster.cpus3.numOps              4682747                       # Number of ops (including micro ops) committed (Count)
testsys.cpu_cluster.cpus3.numDiscardedOps       179071                       # Number of ops (including micro ops) which were discarded before commit (Count)
testsys.cpu_cluster.cpus3.numFetchSuspends         3842                       # Number of times Execute suspended instruction fetching (Count)
testsys.cpu_cluster.cpus3.quiesceCycles    2486114905                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
testsys.cpu_cluster.cpus3.cpi                1.908568                       # CPI: cycles per instruction ((Cycle/Count))
testsys.cpu_cluster.cpus3.ipc                0.523953                       # IPC: instructions per cycle ((Count/Cycle))
testsys.cpu_cluster.cpus3.committedInstType_0::No_OpClass          218      0.00%      0.00% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.committedInstType_0::IntAlu      3691376     78.83%     78.83% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.committedInstType_0::IntMult         4629      0.10%     78.93% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.committedInstType_0::IntDiv          268      0.01%     78.94% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.committedInstType_0::FloatAdd            0      0.00%     78.94% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.committedInstType_0::FloatCmp            0      0.00%     78.94% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.committedInstType_0::FloatCvt            0      0.00%     78.94% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.committedInstType_0::FloatMult            0      0.00%     78.94% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.committedInstType_0::FloatMultAcc            0      0.00%     78.94% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.committedInstType_0::FloatDiv            0      0.00%     78.94% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.committedInstType_0::FloatMisc           21      0.00%     78.94% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.committedInstType_0::FloatSqrt            0      0.00%     78.94% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.committedInstType_0::SimdAdd            0      0.00%     78.94% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.committedInstType_0::SimdAddAcc            0      0.00%     78.94% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.committedInstType_0::SimdAlu            0      0.00%     78.94% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.committedInstType_0::SimdCmp            0      0.00%     78.94% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.committedInstType_0::SimdCvt            0      0.00%     78.94% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.committedInstType_0::SimdMisc            8      0.00%     78.94% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.committedInstType_0::SimdMult            0      0.00%     78.94% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.committedInstType_0::SimdMultAcc            0      0.00%     78.94% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.committedInstType_0::SimdShift            0      0.00%     78.94% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.committedInstType_0::SimdShiftAcc            0      0.00%     78.94% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.committedInstType_0::SimdDiv            0      0.00%     78.94% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.committedInstType_0::SimdSqrt            0      0.00%     78.94% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.committedInstType_0::SimdFloatAdd            0      0.00%     78.94% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.committedInstType_0::SimdFloatAlu            0      0.00%     78.94% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.committedInstType_0::SimdFloatCmp            0      0.00%     78.94% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.committedInstType_0::SimdFloatCvt            0      0.00%     78.94% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.committedInstType_0::SimdFloatDiv            0      0.00%     78.94% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.committedInstType_0::SimdFloatMisc            0      0.00%     78.94% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.committedInstType_0::SimdFloatMult            0      0.00%     78.94% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.committedInstType_0::SimdFloatMultAcc            0      0.00%     78.94% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.committedInstType_0::SimdFloatSqrt            0      0.00%     78.94% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.committedInstType_0::SimdReduceAdd            0      0.00%     78.94% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.committedInstType_0::SimdReduceAlu            0      0.00%     78.94% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.committedInstType_0::SimdReduceCmp            0      0.00%     78.94% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.committedInstType_0::SimdFloatReduceAdd            0      0.00%     78.94% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.committedInstType_0::SimdFloatReduceCmp            0      0.00%     78.94% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.committedInstType_0::SimdAes            0      0.00%     78.94% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.committedInstType_0::SimdAesMix            0      0.00%     78.94% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.committedInstType_0::SimdSha1Hash            0      0.00%     78.94% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.committedInstType_0::SimdSha1Hash2            0      0.00%     78.94% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.committedInstType_0::SimdSha256Hash            0      0.00%     78.94% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.committedInstType_0::SimdSha256Hash2            0      0.00%     78.94% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.committedInstType_0::SimdShaSigma2            0      0.00%     78.94% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.committedInstType_0::SimdShaSigma3            0      0.00%     78.94% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.committedInstType_0::SimdPredAlu            0      0.00%     78.94% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.committedInstType_0::MemRead       510574     10.90%     89.84% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.committedInstType_0::MemWrite       475653     10.16%    100.00% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.committedInstType_0::total      4682747                       # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.branchPred.lookups      1048439                       # Number of BP lookups (Count)
testsys.cpu_cluster.cpus3.branchPred.condPredicted       567458                       # Number of conditional branches predicted (Count)
testsys.cpu_cluster.cpus3.branchPred.condIncorrect        42023                       # Number of conditional branches incorrect (Count)
testsys.cpu_cluster.cpus3.branchPred.BTBLookups       444145                       # Number of BTB lookups (Count)
testsys.cpu_cluster.cpus3.branchPred.BTBHits       423375                       # Number of BTB hits (Count)
testsys.cpu_cluster.cpus3.branchPred.BTBHitRatio     0.953236                       # BTB Hit Ratio (Ratio)
testsys.cpu_cluster.cpus3.branchPred.RASUsed       217417                       # Number of times the RAS was used to get a target. (Count)
testsys.cpu_cluster.cpus3.branchPred.RASIncorrect        30825                       # Number of incorrect RAS predictions. (Count)
testsys.cpu_cluster.cpus3.branchPred.indirectLookups         1480                       # Number of indirect predictor lookups. (Count)
testsys.cpu_cluster.cpus3.branchPred.indirectHits          500                       # Number of indirect target hits. (Count)
testsys.cpu_cluster.cpus3.branchPred.indirectMisses          980                       # Number of indirect misses. (Count)
testsys.cpu_cluster.cpus3.branchPred.indirectMispredicted          413                       # Number of mispredicted indirect branches. (Count)
testsys.cpu_cluster.cpus3.dcache.demandHits::cpu_cluster.cpus3.data       918619                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus3.dcache.demandHits::total       918619                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus3.dcache.overallHits::cpu_cluster.cpus3.data       918625                       # number of overall hits (Count)
testsys.cpu_cluster.cpus3.dcache.overallHits::total       918625                       # number of overall hits (Count)
testsys.cpu_cluster.cpus3.dcache.demandMisses::cpu_cluster.cpus3.data         9964                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus3.dcache.demandMisses::total         9964                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus3.dcache.overallMisses::cpu_cluster.cpus3.data        10074                       # number of overall misses (Count)
testsys.cpu_cluster.cpus3.dcache.overallMisses::total        10074                       # number of overall misses (Count)
testsys.cpu_cluster.cpus3.dcache.demandMissLatency::cpu_cluster.cpus3.data    294878000                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.demandMissLatency::total    294878000                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.overallMissLatency::cpu_cluster.cpus3.data    294878000                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.overallMissLatency::total    294878000                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.demandAccesses::cpu_cluster.cpus3.data       928583                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus3.dcache.demandAccesses::total       928583                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus3.dcache.overallAccesses::cpu_cluster.cpus3.data       928699                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus3.dcache.overallAccesses::total       928699                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus3.dcache.demandMissRate::cpu_cluster.cpus3.data     0.010730                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.demandMissRate::total     0.010730                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.overallMissRate::cpu_cluster.cpus3.data     0.010847                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.overallMissRate::total     0.010847                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.demandAvgMissLatency::cpu_cluster.cpus3.data 29594.339623                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.dcache.demandAvgMissLatency::total 29594.339623                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.dcache.overallAvgMissLatency::cpu_cluster.cpus3.data 29271.193171                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.dcache.overallAvgMissLatency::total 29271.193171                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus3.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus3.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus3.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus3.dcache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus3.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus3.dcache.writebacks::writebacks         5442                       # number of writebacks (Count)
testsys.cpu_cluster.cpus3.dcache.writebacks::total         5442                       # number of writebacks (Count)
testsys.cpu_cluster.cpus3.dcache.demandMshrHits::cpu_cluster.cpus3.data         1294                       # number of demand (read+write) MSHR hits (Count)
testsys.cpu_cluster.cpus3.dcache.demandMshrHits::total         1294                       # number of demand (read+write) MSHR hits (Count)
testsys.cpu_cluster.cpus3.dcache.overallMshrHits::cpu_cluster.cpus3.data         1294                       # number of overall MSHR hits (Count)
testsys.cpu_cluster.cpus3.dcache.overallMshrHits::total         1294                       # number of overall MSHR hits (Count)
testsys.cpu_cluster.cpus3.dcache.demandMshrMisses::cpu_cluster.cpus3.data         8670                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus3.dcache.demandMshrMisses::total         8670                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus3.dcache.overallMshrMisses::cpu_cluster.cpus3.data         8780                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus3.dcache.overallMshrMisses::total         8780                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus3.dcache.overallMshrUncacheable::cpu_cluster.cpus3.data           52                       # number of overall MSHR uncacheable misses (Count)
testsys.cpu_cluster.cpus3.dcache.overallMshrUncacheable::total           52                       # number of overall MSHR uncacheable misses (Count)
testsys.cpu_cluster.cpus3.dcache.demandMshrMissLatency::cpu_cluster.cpus3.data    255168000                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.demandMshrMissLatency::total    255168000                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.overallMshrMissLatency::cpu_cluster.cpus3.data    260959000                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.overallMshrMissLatency::total    260959000                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.overallMshrUncacheableLatency::cpu_cluster.cpus3.data       894500                       # number of overall MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.overallMshrUncacheableLatency::total       894500                       # number of overall MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.demandMshrMissRate::cpu_cluster.cpus3.data     0.009337                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.demandMshrMissRate::total     0.009337                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.overallMshrMissRate::cpu_cluster.cpus3.data     0.009454                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.overallMshrMissRate::total     0.009454                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.demandAvgMshrMissLatency::cpu_cluster.cpus3.data 29431.141869                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.dcache.demandAvgMshrMissLatency::total 29431.141869                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.dcache.overallAvgMshrMissLatency::cpu_cluster.cpus3.data 29721.981777                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.dcache.overallAvgMshrMissLatency::total 29721.981777                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.dcache.overallAvgMshrUncacheableLatency::cpu_cluster.cpus3.data 17201.923077                       # average overall mshr uncacheable latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.dcache.overallAvgMshrUncacheableLatency::total 17201.923077                       # average overall mshr uncacheable latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.dcache.replacements         7695                       # number of replacements (Count)
testsys.cpu_cluster.cpus3.dcache.LoadLockedReq.hits::cpu_cluster.cpus3.data           22                       # number of LoadLockedReq hits (Count)
testsys.cpu_cluster.cpus3.dcache.LoadLockedReq.hits::total           22                       # number of LoadLockedReq hits (Count)
testsys.cpu_cluster.cpus3.dcache.LoadLockedReq.accesses::cpu_cluster.cpus3.data           22                       # number of LoadLockedReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus3.dcache.LoadLockedReq.accesses::total           22                       # number of LoadLockedReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus3.dcache.ReadReq.hits::cpu_cluster.cpus3.data       463738                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus3.dcache.ReadReq.hits::total       463738                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus3.dcache.ReadReq.misses::cpu_cluster.cpus3.data         5501                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus3.dcache.ReadReq.misses::total         5501                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus3.dcache.ReadReq.missLatency::cpu_cluster.cpus3.data    195735750                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.ReadReq.missLatency::total    195735750                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.ReadReq.accesses::cpu_cluster.cpus3.data       469239                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus3.dcache.ReadReq.accesses::total       469239                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus3.dcache.ReadReq.missRate::cpu_cluster.cpus3.data     0.011723                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.ReadReq.missRate::total     0.011723                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.ReadReq.avgMissLatency::cpu_cluster.cpus3.data 35581.848755                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dcache.ReadReq.avgMissLatency::total 35581.848755                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dcache.ReadReq.mshrHits::cpu_cluster.cpus3.data          160                       # number of ReadReq MSHR hits (Count)
testsys.cpu_cluster.cpus3.dcache.ReadReq.mshrHits::total          160                       # number of ReadReq MSHR hits (Count)
testsys.cpu_cluster.cpus3.dcache.ReadReq.mshrMisses::cpu_cluster.cpus3.data         5341                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus3.dcache.ReadReq.mshrMisses::total         5341                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus3.dcache.ReadReq.mshrUncacheable::cpu_cluster.cpus3.data           33                       # number of ReadReq MSHR uncacheable (Count)
testsys.cpu_cluster.cpus3.dcache.ReadReq.mshrUncacheable::total           33                       # number of ReadReq MSHR uncacheable (Count)
testsys.cpu_cluster.cpus3.dcache.ReadReq.mshrMissLatency::cpu_cluster.cpus3.data    189493500                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.ReadReq.mshrMissLatency::total    189493500                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.ReadReq.mshrUncacheableLatency::cpu_cluster.cpus3.data       894500                       # number of ReadReq MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.ReadReq.mshrUncacheableLatency::total       894500                       # number of ReadReq MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.ReadReq.mshrMissRate::cpu_cluster.cpus3.data     0.011382                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.ReadReq.mshrMissRate::total     0.011382                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.ReadReq.avgMshrMissLatency::cpu_cluster.cpus3.data 35479.030144                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dcache.ReadReq.avgMshrMissLatency::total 35479.030144                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dcache.ReadReq.avgMshrUncacheableLatency::cpu_cluster.cpus3.data 27106.060606                       # average ReadReq mshr uncacheable latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dcache.ReadReq.avgMshrUncacheableLatency::total 27106.060606                       # average ReadReq mshr uncacheable latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dcache.SoftPFReq.hits::cpu_cluster.cpus3.data            6                       # number of SoftPFReq hits (Count)
testsys.cpu_cluster.cpus3.dcache.SoftPFReq.hits::total            6                       # number of SoftPFReq hits (Count)
testsys.cpu_cluster.cpus3.dcache.SoftPFReq.misses::cpu_cluster.cpus3.data          110                       # number of SoftPFReq misses (Count)
testsys.cpu_cluster.cpus3.dcache.SoftPFReq.misses::total          110                       # number of SoftPFReq misses (Count)
testsys.cpu_cluster.cpus3.dcache.SoftPFReq.accesses::cpu_cluster.cpus3.data          116                       # number of SoftPFReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus3.dcache.SoftPFReq.accesses::total          116                       # number of SoftPFReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus3.dcache.SoftPFReq.missRate::cpu_cluster.cpus3.data     0.948276                       # miss rate for SoftPFReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.SoftPFReq.missRate::total     0.948276                       # miss rate for SoftPFReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.SoftPFReq.mshrMisses::cpu_cluster.cpus3.data          110                       # number of SoftPFReq MSHR misses (Count)
testsys.cpu_cluster.cpus3.dcache.SoftPFReq.mshrMisses::total          110                       # number of SoftPFReq MSHR misses (Count)
testsys.cpu_cluster.cpus3.dcache.SoftPFReq.mshrMissLatency::cpu_cluster.cpus3.data      5791000                       # number of SoftPFReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.SoftPFReq.mshrMissLatency::total      5791000                       # number of SoftPFReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.SoftPFReq.mshrMissRate::cpu_cluster.cpus3.data     0.948276                       # mshr miss rate for SoftPFReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.SoftPFReq.mshrMissRate::total     0.948276                       # mshr miss rate for SoftPFReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.SoftPFReq.avgMshrMissLatency::cpu_cluster.cpus3.data 52645.454545                       # average SoftPFReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dcache.SoftPFReq.avgMshrMissLatency::total 52645.454545                       # average SoftPFReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dcache.StoreCondReq.hits::cpu_cluster.cpus3.data           20                       # number of StoreCondReq hits (Count)
testsys.cpu_cluster.cpus3.dcache.StoreCondReq.hits::total           20                       # number of StoreCondReq hits (Count)
testsys.cpu_cluster.cpus3.dcache.StoreCondReq.accesses::cpu_cluster.cpus3.data           20                       # number of StoreCondReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus3.dcache.StoreCondReq.accesses::total           20                       # number of StoreCondReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus3.dcache.SwapReq.hits::cpu_cluster.cpus3.data        15943                       # number of SwapReq hits (Count)
testsys.cpu_cluster.cpus3.dcache.SwapReq.hits::total        15943                       # number of SwapReq hits (Count)
testsys.cpu_cluster.cpus3.dcache.SwapReq.misses::cpu_cluster.cpus3.data          307                       # number of SwapReq misses (Count)
testsys.cpu_cluster.cpus3.dcache.SwapReq.misses::total          307                       # number of SwapReq misses (Count)
testsys.cpu_cluster.cpus3.dcache.SwapReq.missLatency::cpu_cluster.cpus3.data      4830000                       # number of SwapReq miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.SwapReq.missLatency::total      4830000                       # number of SwapReq miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.SwapReq.accesses::cpu_cluster.cpus3.data        16250                       # number of SwapReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus3.dcache.SwapReq.accesses::total        16250                       # number of SwapReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus3.dcache.SwapReq.missRate::cpu_cluster.cpus3.data     0.018892                       # miss rate for SwapReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.SwapReq.missRate::total     0.018892                       # miss rate for SwapReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.SwapReq.avgMissLatency::cpu_cluster.cpus3.data 15732.899023                       # average SwapReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dcache.SwapReq.avgMissLatency::total 15732.899023                       # average SwapReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dcache.SwapReq.mshrMisses::cpu_cluster.cpus3.data          307                       # number of SwapReq MSHR misses (Count)
testsys.cpu_cluster.cpus3.dcache.SwapReq.mshrMisses::total          307                       # number of SwapReq MSHR misses (Count)
testsys.cpu_cluster.cpus3.dcache.SwapReq.mshrMissLatency::cpu_cluster.cpus3.data      4753250                       # number of SwapReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.SwapReq.mshrMissLatency::total      4753250                       # number of SwapReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.SwapReq.mshrMissRate::cpu_cluster.cpus3.data     0.018892                       # mshr miss rate for SwapReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.SwapReq.mshrMissRate::total     0.018892                       # mshr miss rate for SwapReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.SwapReq.avgMshrMissLatency::cpu_cluster.cpus3.data 15482.899023                       # average SwapReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dcache.SwapReq.avgMshrMissLatency::total 15482.899023                       # average SwapReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dcache.WriteLineReq.hits::cpu_cluster.cpus3.data           10                       # number of WriteLineReq hits (Count)
testsys.cpu_cluster.cpus3.dcache.WriteLineReq.hits::total           10                       # number of WriteLineReq hits (Count)
testsys.cpu_cluster.cpus3.dcache.WriteLineReq.misses::cpu_cluster.cpus3.data         1580                       # number of WriteLineReq misses (Count)
testsys.cpu_cluster.cpus3.dcache.WriteLineReq.misses::total         1580                       # number of WriteLineReq misses (Count)
testsys.cpu_cluster.cpus3.dcache.WriteLineReq.missLatency::cpu_cluster.cpus3.data     22390250                       # number of WriteLineReq miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.WriteLineReq.missLatency::total     22390250                       # number of WriteLineReq miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.WriteLineReq.accesses::cpu_cluster.cpus3.data         1590                       # number of WriteLineReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus3.dcache.WriteLineReq.accesses::total         1590                       # number of WriteLineReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus3.dcache.WriteLineReq.missRate::cpu_cluster.cpus3.data     0.993711                       # miss rate for WriteLineReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.WriteLineReq.missRate::total     0.993711                       # miss rate for WriteLineReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.WriteLineReq.avgMissLatency::cpu_cluster.cpus3.data 14171.044304                       # average WriteLineReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dcache.WriteLineReq.avgMissLatency::total 14171.044304                       # average WriteLineReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dcache.WriteLineReq.mshrMisses::cpu_cluster.cpus3.data         1580                       # number of WriteLineReq MSHR misses (Count)
testsys.cpu_cluster.cpus3.dcache.WriteLineReq.mshrMisses::total         1580                       # number of WriteLineReq MSHR misses (Count)
testsys.cpu_cluster.cpus3.dcache.WriteLineReq.mshrMissLatency::cpu_cluster.cpus3.data     21995250                       # number of WriteLineReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.WriteLineReq.mshrMissLatency::total     21995250                       # number of WriteLineReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.WriteLineReq.mshrMissRate::cpu_cluster.cpus3.data     0.993711                       # mshr miss rate for WriteLineReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.WriteLineReq.mshrMissRate::total     0.993711                       # mshr miss rate for WriteLineReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.WriteLineReq.avgMshrMissLatency::cpu_cluster.cpus3.data 13921.044304                       # average WriteLineReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dcache.WriteLineReq.avgMshrMissLatency::total 13921.044304                       # average WriteLineReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dcache.WriteReq.hits::cpu_cluster.cpus3.data       454871                       # number of WriteReq hits (Count)
testsys.cpu_cluster.cpus3.dcache.WriteReq.hits::total       454871                       # number of WriteReq hits (Count)
testsys.cpu_cluster.cpus3.dcache.WriteReq.misses::cpu_cluster.cpus3.data         2883                       # number of WriteReq misses (Count)
testsys.cpu_cluster.cpus3.dcache.WriteReq.misses::total         2883                       # number of WriteReq misses (Count)
testsys.cpu_cluster.cpus3.dcache.WriteReq.missLatency::cpu_cluster.cpus3.data     76752000                       # number of WriteReq miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.WriteReq.missLatency::total     76752000                       # number of WriteReq miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.WriteReq.accesses::cpu_cluster.cpus3.data       457754                       # number of WriteReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus3.dcache.WriteReq.accesses::total       457754                       # number of WriteReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus3.dcache.WriteReq.missRate::cpu_cluster.cpus3.data     0.006298                       # miss rate for WriteReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.WriteReq.missRate::total     0.006298                       # miss rate for WriteReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.WriteReq.avgMissLatency::cpu_cluster.cpus3.data 26622.268470                       # average WriteReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dcache.WriteReq.avgMissLatency::total 26622.268470                       # average WriteReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dcache.WriteReq.mshrHits::cpu_cluster.cpus3.data         1134                       # number of WriteReq MSHR hits (Count)
testsys.cpu_cluster.cpus3.dcache.WriteReq.mshrHits::total         1134                       # number of WriteReq MSHR hits (Count)
testsys.cpu_cluster.cpus3.dcache.WriteReq.mshrMisses::cpu_cluster.cpus3.data         1749                       # number of WriteReq MSHR misses (Count)
testsys.cpu_cluster.cpus3.dcache.WriteReq.mshrMisses::total         1749                       # number of WriteReq MSHR misses (Count)
testsys.cpu_cluster.cpus3.dcache.WriteReq.mshrUncacheable::cpu_cluster.cpus3.data           19                       # number of WriteReq MSHR uncacheable (Count)
testsys.cpu_cluster.cpus3.dcache.WriteReq.mshrUncacheable::total           19                       # number of WriteReq MSHR uncacheable (Count)
testsys.cpu_cluster.cpus3.dcache.WriteReq.mshrMissLatency::cpu_cluster.cpus3.data     43679250                       # number of WriteReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.WriteReq.mshrMissLatency::total     43679250                       # number of WriteReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.WriteReq.mshrMissRate::cpu_cluster.cpus3.data     0.003821                       # mshr miss rate for WriteReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.WriteReq.mshrMissRate::total     0.003821                       # mshr miss rate for WriteReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.WriteReq.avgMshrMissLatency::cpu_cluster.cpus3.data 24973.842196                       # average WriteReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dcache.WriteReq.avgMshrMissLatency::total 24973.842196                       # average WriteReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 1113479333500                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus3.dcache.tags.tagsInUse   467.962892                       # Average ticks per tags in use ((Tick/Count))
testsys.cpu_cluster.cpus3.dcache.tags.totalRefs       938154                       # Total number of references to valid blocks. (Count)
testsys.cpu_cluster.cpus3.dcache.tags.sampledRefs         8714                       # Sample count of references to valid blocks. (Count)
testsys.cpu_cluster.cpus3.dcache.tags.avgRefs   107.660546                       # Average number of references to valid blocks. ((Count/Count))
testsys.cpu_cluster.cpus3.dcache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
testsys.cpu_cluster.cpus3.dcache.tags.occupancies::cpu_cluster.cpus3.data   467.962892                       # Average occupied blocks per tick, per requestor ((Count/Tick))
testsys.cpu_cluster.cpus3.dcache.tags.avgOccs::cpu_cluster.cpus3.data     0.913990                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus3.dcache.tags.avgOccs::total     0.913990                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus3.dcache.tags.occupanciesTaskId::1024          487                       # Occupied blocks per task id (Count)
testsys.cpu_cluster.cpus3.dcache.tags.ageTaskId_1024::2          486                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.cpus3.dcache.tags.ageTaskId_1024::4            1                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.cpus3.dcache.tags.ratioOccsTaskId::1024     0.951172                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
testsys.cpu_cluster.cpus3.dcache.tags.tagAccesses      1898794                       # Number of tag accesses (Count)
testsys.cpu_cluster.cpus3.dcache.tags.dataAccesses      1898794                       # Number of data accesses (Count)
testsys.cpu_cluster.cpus3.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1113479333500                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus3.dtb_walker_cache.demandHits::cpu_cluster.cpus3.mmu.dtb_walker         4034                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.demandHits::total         4034                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.overallHits::cpu_cluster.cpus3.mmu.dtb_walker         4034                       # number of overall hits (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.overallHits::total         4034                       # number of overall hits (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.demandMisses::cpu_cluster.cpus3.mmu.dtb_walker         1879                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.demandMisses::total         1879                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.overallMisses::cpu_cluster.cpus3.mmu.dtb_walker         1879                       # number of overall misses (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.overallMisses::total         1879                       # number of overall misses (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.demandMissLatency::cpu_cluster.cpus3.mmu.dtb_walker     69590371                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus3.dtb_walker_cache.demandMissLatency::total     69590371                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus3.dtb_walker_cache.overallMissLatency::cpu_cluster.cpus3.mmu.dtb_walker     69590371                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus3.dtb_walker_cache.overallMissLatency::total     69590371                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus3.dtb_walker_cache.demandAccesses::cpu_cluster.cpus3.mmu.dtb_walker         5913                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.demandAccesses::total         5913                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.overallAccesses::cpu_cluster.cpus3.mmu.dtb_walker         5913                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.overallAccesses::total         5913                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.demandMissRate::cpu_cluster.cpus3.mmu.dtb_walker     0.317774                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus3.dtb_walker_cache.demandMissRate::total     0.317774                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus3.dtb_walker_cache.overallMissRate::cpu_cluster.cpus3.mmu.dtb_walker     0.317774                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus3.dtb_walker_cache.overallMissRate::total     0.317774                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus3.dtb_walker_cache.demandAvgMissLatency::cpu_cluster.cpus3.mmu.dtb_walker 37035.854710                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.dtb_walker_cache.demandAvgMissLatency::total 37035.854710                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.dtb_walker_cache.overallAvgMissLatency::cpu_cluster.cpus3.mmu.dtb_walker 37035.854710                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.dtb_walker_cache.overallAvgMissLatency::total 37035.854710                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus3.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus3.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus3.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus3.dtb_walker_cache.writebacks::writebacks         1869                       # number of writebacks (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.writebacks::total         1869                       # number of writebacks (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.demandMshrMisses::cpu_cluster.cpus3.mmu.dtb_walker         1879                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.demandMshrMisses::total         1879                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.overallMshrMisses::cpu_cluster.cpus3.mmu.dtb_walker         1879                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.overallMshrMisses::total         1879                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.demandMshrMissLatency::cpu_cluster.cpus3.mmu.dtb_walker     67711371                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.dtb_walker_cache.demandMshrMissLatency::total     67711371                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.dtb_walker_cache.overallMshrMissLatency::cpu_cluster.cpus3.mmu.dtb_walker     67711371                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.dtb_walker_cache.overallMshrMissLatency::total     67711371                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.dtb_walker_cache.demandMshrMissRate::cpu_cluster.cpus3.mmu.dtb_walker     0.317774                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus3.dtb_walker_cache.demandMshrMissRate::total     0.317774                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus3.dtb_walker_cache.overallMshrMissRate::cpu_cluster.cpus3.mmu.dtb_walker     0.317774                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus3.dtb_walker_cache.overallMshrMissRate::total     0.317774                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus3.dtb_walker_cache.demandAvgMshrMissLatency::cpu_cluster.cpus3.mmu.dtb_walker 36035.854710                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.dtb_walker_cache.demandAvgMshrMissLatency::total 36035.854710                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.dtb_walker_cache.overallAvgMshrMissLatency::cpu_cluster.cpus3.mmu.dtb_walker 36035.854710                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.dtb_walker_cache.overallAvgMshrMissLatency::total 36035.854710                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.dtb_walker_cache.replacements         1869                       # number of replacements (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.ReadReq.hits::cpu_cluster.cpus3.mmu.dtb_walker         4034                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.ReadReq.hits::total         4034                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.ReadReq.misses::cpu_cluster.cpus3.mmu.dtb_walker         1879                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.ReadReq.misses::total         1879                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.ReadReq.missLatency::cpu_cluster.cpus3.mmu.dtb_walker     69590371                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus3.dtb_walker_cache.ReadReq.missLatency::total     69590371                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus3.dtb_walker_cache.ReadReq.accesses::cpu_cluster.cpus3.mmu.dtb_walker         5913                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.ReadReq.accesses::total         5913                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.ReadReq.missRate::cpu_cluster.cpus3.mmu.dtb_walker     0.317774                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dtb_walker_cache.ReadReq.missRate::total     0.317774                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dtb_walker_cache.ReadReq.avgMissLatency::cpu_cluster.cpus3.mmu.dtb_walker 37035.854710                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dtb_walker_cache.ReadReq.avgMissLatency::total 37035.854710                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dtb_walker_cache.ReadReq.mshrMisses::cpu_cluster.cpus3.mmu.dtb_walker         1879                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.ReadReq.mshrMisses::total         1879                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.ReadReq.mshrMissLatency::cpu_cluster.cpus3.mmu.dtb_walker     67711371                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.dtb_walker_cache.ReadReq.mshrMissLatency::total     67711371                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.dtb_walker_cache.ReadReq.mshrMissRate::cpu_cluster.cpus3.mmu.dtb_walker     0.317774                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dtb_walker_cache.ReadReq.mshrMissRate::total     0.317774                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dtb_walker_cache.ReadReq.avgMshrMissLatency::cpu_cluster.cpus3.mmu.dtb_walker 36035.854710                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dtb_walker_cache.ReadReq.avgMshrMissLatency::total 36035.854710                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1113479333500                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus3.dtb_walker_cache.tags.tagsInUse    15.999991                       # Average ticks per tags in use ((Tick/Count))
testsys.cpu_cluster.cpus3.dtb_walker_cache.tags.totalRefs         5867                       # Total number of references to valid blocks. (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.tags.sampledRefs         1879                       # Sample count of references to valid blocks. (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.tags.avgRefs     3.122406                       # Average number of references to valid blocks. ((Count/Count))
testsys.cpu_cluster.cpus3.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
testsys.cpu_cluster.cpus3.dtb_walker_cache.tags.occupancies::cpu_cluster.cpus3.mmu.dtb_walker    15.999991                       # Average occupied blocks per tick, per requestor ((Count/Tick))
testsys.cpu_cluster.cpus3.dtb_walker_cache.tags.avgOccs::cpu_cluster.cpus3.mmu.dtb_walker     0.999999                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus3.dtb_walker_cache.tags.avgOccs::total     0.999999                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus3.dtb_walker_cache.tags.occupanciesTaskId::1023           16                       # Occupied blocks per task id (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.tags.ageTaskId_1023::2           16                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.tags.ratioOccsTaskId::1023            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
testsys.cpu_cluster.cpus3.dtb_walker_cache.tags.tagAccesses        49183                       # Number of tag accesses (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.tags.dataAccesses        49183                       # Number of data accesses (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1113479333500                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus3.fetch2.intInstructions      3254901                       # Number of integer instructions successfully decoded (Count)
testsys.cpu_cluster.cpus3.fetch2.fpInstructions            0                       # Number of floating point instructions successfully decoded (Count)
testsys.cpu_cluster.cpus3.fetch2.vecInstructions           47                       # Number of SIMD instructions successfully decoded (Count)
testsys.cpu_cluster.cpus3.fetch2.loadInstructions       470253                       # Number of memory load instructions successfully decoded (Count)
testsys.cpu_cluster.cpus3.fetch2.storeInstructions       145367                       # Number of memory store instructions successfully decoded (Count)
testsys.cpu_cluster.cpus3.fetch2.amoInstructions        16674                       # Number of memory atomic instructions successfully decoded (Count)
testsys.cpu_cluster.cpus3.icache.demandHits::cpu_cluster.cpus3.inst      2001533                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus3.icache.demandHits::total      2001533                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus3.icache.overallHits::cpu_cluster.cpus3.inst      2001533                       # number of overall hits (Count)
testsys.cpu_cluster.cpus3.icache.overallHits::total      2001533                       # number of overall hits (Count)
testsys.cpu_cluster.cpus3.icache.demandMisses::cpu_cluster.cpus3.inst        13006                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus3.icache.demandMisses::total        13006                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus3.icache.overallMisses::cpu_cluster.cpus3.inst        13006                       # number of overall misses (Count)
testsys.cpu_cluster.cpus3.icache.overallMisses::total        13006                       # number of overall misses (Count)
testsys.cpu_cluster.cpus3.icache.demandMissLatency::cpu_cluster.cpus3.inst    509862250                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus3.icache.demandMissLatency::total    509862250                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus3.icache.overallMissLatency::cpu_cluster.cpus3.inst    509862250                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus3.icache.overallMissLatency::total    509862250                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus3.icache.demandAccesses::cpu_cluster.cpus3.inst      2014539                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus3.icache.demandAccesses::total      2014539                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus3.icache.overallAccesses::cpu_cluster.cpus3.inst      2014539                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus3.icache.overallAccesses::total      2014539                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus3.icache.demandMissRate::cpu_cluster.cpus3.inst     0.006456                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus3.icache.demandMissRate::total     0.006456                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus3.icache.overallMissRate::cpu_cluster.cpus3.inst     0.006456                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus3.icache.overallMissRate::total     0.006456                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus3.icache.demandAvgMissLatency::cpu_cluster.cpus3.inst 39202.079809                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.icache.demandAvgMissLatency::total 39202.079809                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.icache.overallAvgMissLatency::cpu_cluster.cpus3.inst 39202.079809                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.icache.overallAvgMissLatency::total 39202.079809                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus3.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus3.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus3.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus3.icache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus3.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus3.icache.writebacks::writebacks        13006                       # number of writebacks (Count)
testsys.cpu_cluster.cpus3.icache.writebacks::total        13006                       # number of writebacks (Count)
testsys.cpu_cluster.cpus3.icache.demandMshrMisses::cpu_cluster.cpus3.inst        13006                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus3.icache.demandMshrMisses::total        13006                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus3.icache.overallMshrMisses::cpu_cluster.cpus3.inst        13006                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus3.icache.overallMshrMisses::total        13006                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus3.icache.demandMshrMissLatency::cpu_cluster.cpus3.inst    506610750                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.icache.demandMshrMissLatency::total    506610750                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.icache.overallMshrMissLatency::cpu_cluster.cpus3.inst    506610750                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.icache.overallMshrMissLatency::total    506610750                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.icache.demandMshrMissRate::cpu_cluster.cpus3.inst     0.006456                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus3.icache.demandMshrMissRate::total     0.006456                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus3.icache.overallMshrMissRate::cpu_cluster.cpus3.inst     0.006456                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus3.icache.overallMshrMissRate::total     0.006456                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus3.icache.demandAvgMshrMissLatency::cpu_cluster.cpus3.inst 38952.079809                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.icache.demandAvgMshrMissLatency::total 38952.079809                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.icache.overallAvgMshrMissLatency::cpu_cluster.cpus3.inst 38952.079809                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.icache.overallAvgMshrMissLatency::total 38952.079809                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.icache.replacements        13006                       # number of replacements (Count)
testsys.cpu_cluster.cpus3.icache.ReadReq.hits::cpu_cluster.cpus3.inst      2001533                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus3.icache.ReadReq.hits::total      2001533                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus3.icache.ReadReq.misses::cpu_cluster.cpus3.inst        13006                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus3.icache.ReadReq.misses::total        13006                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus3.icache.ReadReq.missLatency::cpu_cluster.cpus3.inst    509862250                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus3.icache.ReadReq.missLatency::total    509862250                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus3.icache.ReadReq.accesses::cpu_cluster.cpus3.inst      2014539                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus3.icache.ReadReq.accesses::total      2014539                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus3.icache.ReadReq.missRate::cpu_cluster.cpus3.inst     0.006456                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus3.icache.ReadReq.missRate::total     0.006456                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus3.icache.ReadReq.avgMissLatency::cpu_cluster.cpus3.inst 39202.079809                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.icache.ReadReq.avgMissLatency::total 39202.079809                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.icache.ReadReq.mshrMisses::cpu_cluster.cpus3.inst        13006                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus3.icache.ReadReq.mshrMisses::total        13006                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus3.icache.ReadReq.mshrMissLatency::cpu_cluster.cpus3.inst    506610750                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.icache.ReadReq.mshrMissLatency::total    506610750                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.icache.ReadReq.mshrMissRate::cpu_cluster.cpus3.inst     0.006456                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus3.icache.ReadReq.mshrMissRate::total     0.006456                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus3.icache.ReadReq.avgMshrMissLatency::cpu_cluster.cpus3.inst 38952.079809                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.icache.ReadReq.avgMshrMissLatency::total 38952.079809                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.icache.power_state.pwrStateResidencyTicks::UNDEFINED 1113479333500                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus3.icache.tags.tagsInUse          768                       # Average ticks per tags in use ((Tick/Count))
testsys.cpu_cluster.cpus3.icache.tags.totalRefs      2015102                       # Total number of references to valid blocks. (Count)
testsys.cpu_cluster.cpus3.icache.tags.sampledRefs        13006                       # Sample count of references to valid blocks. (Count)
testsys.cpu_cluster.cpus3.icache.tags.avgRefs   154.936337                       # Average number of references to valid blocks. ((Count/Count))
testsys.cpu_cluster.cpus3.icache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
testsys.cpu_cluster.cpus3.icache.tags.occupancies::cpu_cluster.cpus3.inst          768                       # Average occupied blocks per tick, per requestor ((Count/Tick))
testsys.cpu_cluster.cpus3.icache.tags.avgOccs::cpu_cluster.cpus3.inst            1                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus3.icache.tags.avgOccs::total            1                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus3.icache.tags.occupanciesTaskId::1024          768                       # Occupied blocks per task id (Count)
testsys.cpu_cluster.cpus3.icache.tags.ageTaskId_1024::2          766                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.cpus3.icache.tags.ageTaskId_1024::4            2                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.cpus3.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
testsys.cpu_cluster.cpus3.icache.tags.tagAccesses      6056623                       # Number of tag accesses (Count)
testsys.cpu_cluster.cpus3.icache.tags.dataAccesses      6056623                       # Number of data accesses (Count)
testsys.cpu_cluster.cpus3.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1113479333500                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus3.itb_walker_cache.demandHits::cpu_cluster.cpus3.mmu.itb_walker         2067                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.demandHits::total         2067                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.overallHits::cpu_cluster.cpus3.mmu.itb_walker         2067                       # number of overall hits (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.overallHits::total         2067                       # number of overall hits (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.demandMisses::cpu_cluster.cpus3.mmu.itb_walker          379                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.demandMisses::total          379                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.overallMisses::cpu_cluster.cpus3.mmu.itb_walker          379                       # number of overall misses (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.overallMisses::total          379                       # number of overall misses (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.demandMissLatency::cpu_cluster.cpus3.mmu.itb_walker     17772121                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus3.itb_walker_cache.demandMissLatency::total     17772121                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus3.itb_walker_cache.overallMissLatency::cpu_cluster.cpus3.mmu.itb_walker     17772121                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus3.itb_walker_cache.overallMissLatency::total     17772121                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus3.itb_walker_cache.demandAccesses::cpu_cluster.cpus3.mmu.itb_walker         2446                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.demandAccesses::total         2446                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.overallAccesses::cpu_cluster.cpus3.mmu.itb_walker         2446                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.overallAccesses::total         2446                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.demandMissRate::cpu_cluster.cpus3.mmu.itb_walker     0.154947                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus3.itb_walker_cache.demandMissRate::total     0.154947                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus3.itb_walker_cache.overallMissRate::cpu_cluster.cpus3.mmu.itb_walker     0.154947                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus3.itb_walker_cache.overallMissRate::total     0.154947                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus3.itb_walker_cache.demandAvgMissLatency::cpu_cluster.cpus3.mmu.itb_walker 46892.139842                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.itb_walker_cache.demandAvgMissLatency::total 46892.139842                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.itb_walker_cache.overallAvgMissLatency::cpu_cluster.cpus3.mmu.itb_walker 46892.139842                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.itb_walker_cache.overallAvgMissLatency::total 46892.139842                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus3.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus3.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus3.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus3.itb_walker_cache.writebacks::writebacks          376                       # number of writebacks (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.writebacks::total          376                       # number of writebacks (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.demandMshrMisses::cpu_cluster.cpus3.mmu.itb_walker          379                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.demandMshrMisses::total          379                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.overallMshrMisses::cpu_cluster.cpus3.mmu.itb_walker          379                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.overallMshrMisses::total          379                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.demandMshrMissLatency::cpu_cluster.cpus3.mmu.itb_walker     17393121                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.itb_walker_cache.demandMshrMissLatency::total     17393121                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.itb_walker_cache.overallMshrMissLatency::cpu_cluster.cpus3.mmu.itb_walker     17393121                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.itb_walker_cache.overallMshrMissLatency::total     17393121                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.itb_walker_cache.demandMshrMissRate::cpu_cluster.cpus3.mmu.itb_walker     0.154947                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus3.itb_walker_cache.demandMshrMissRate::total     0.154947                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus3.itb_walker_cache.overallMshrMissRate::cpu_cluster.cpus3.mmu.itb_walker     0.154947                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus3.itb_walker_cache.overallMshrMissRate::total     0.154947                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus3.itb_walker_cache.demandAvgMshrMissLatency::cpu_cluster.cpus3.mmu.itb_walker 45892.139842                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.itb_walker_cache.demandAvgMshrMissLatency::total 45892.139842                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.itb_walker_cache.overallAvgMshrMissLatency::cpu_cluster.cpus3.mmu.itb_walker 45892.139842                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.itb_walker_cache.overallAvgMshrMissLatency::total 45892.139842                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.itb_walker_cache.replacements          376                       # number of replacements (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.ReadReq.hits::cpu_cluster.cpus3.mmu.itb_walker         2067                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.ReadReq.hits::total         2067                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.ReadReq.misses::cpu_cluster.cpus3.mmu.itb_walker          379                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.ReadReq.misses::total          379                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.ReadReq.missLatency::cpu_cluster.cpus3.mmu.itb_walker     17772121                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus3.itb_walker_cache.ReadReq.missLatency::total     17772121                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus3.itb_walker_cache.ReadReq.accesses::cpu_cluster.cpus3.mmu.itb_walker         2446                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.ReadReq.accesses::total         2446                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.ReadReq.missRate::cpu_cluster.cpus3.mmu.itb_walker     0.154947                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus3.itb_walker_cache.ReadReq.missRate::total     0.154947                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus3.itb_walker_cache.ReadReq.avgMissLatency::cpu_cluster.cpus3.mmu.itb_walker 46892.139842                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.itb_walker_cache.ReadReq.avgMissLatency::total 46892.139842                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.itb_walker_cache.ReadReq.mshrMisses::cpu_cluster.cpus3.mmu.itb_walker          379                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.ReadReq.mshrMisses::total          379                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.ReadReq.mshrMissLatency::cpu_cluster.cpus3.mmu.itb_walker     17393121                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.itb_walker_cache.ReadReq.mshrMissLatency::total     17393121                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.itb_walker_cache.ReadReq.mshrMissRate::cpu_cluster.cpus3.mmu.itb_walker     0.154947                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus3.itb_walker_cache.ReadReq.mshrMissRate::total     0.154947                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus3.itb_walker_cache.ReadReq.avgMshrMissLatency::cpu_cluster.cpus3.mmu.itb_walker 45892.139842                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.itb_walker_cache.ReadReq.avgMshrMissLatency::total 45892.139842                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1113479333500                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus3.itb_walker_cache.tags.tagsInUse    15.999995                       # Average ticks per tags in use ((Tick/Count))
testsys.cpu_cluster.cpus3.itb_walker_cache.tags.totalRefs         2382                       # Total number of references to valid blocks. (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.tags.sampledRefs          379                       # Sample count of references to valid blocks. (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.tags.avgRefs     6.284960                       # Average number of references to valid blocks. ((Count/Count))
testsys.cpu_cluster.cpus3.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
testsys.cpu_cluster.cpus3.itb_walker_cache.tags.occupancies::cpu_cluster.cpus3.mmu.itb_walker    15.999995                       # Average occupied blocks per tick, per requestor ((Count/Tick))
testsys.cpu_cluster.cpus3.itb_walker_cache.tags.avgOccs::cpu_cluster.cpus3.mmu.itb_walker     1.000000                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus3.itb_walker_cache.tags.avgOccs::total     1.000000                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus3.itb_walker_cache.tags.occupanciesTaskId::1023           16                       # Occupied blocks per task id (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.tags.ageTaskId_1023::2           16                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.tags.ratioOccsTaskId::1023            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
testsys.cpu_cluster.cpus3.itb_walker_cache.tags.tagAccesses        19947                       # Number of tag accesses (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.tags.dataAccesses        19947                       # Number of data accesses (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1113479333500                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb.instHits            0                       # ITB inst hits (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.instMisses            0                       # ITB inst misses (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.readHits       529781                       # DTB read hits (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.readMisses         1362                       # DTB read misses (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.writeHits       480022                       # DTB write hits (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.writeMisses          241                       # DTB write misses (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.inserts         1183                       # Number of times an entry is inserted into the TLB (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.flushTlbMvaAsid           78                       # Number of times TLB was flushed by MVA & ASID (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.flushTlbAsid            6                       # Number of times TLB was flushed by ASID (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.flushedEntries          147                       # Number of entries that have been flushed from TLB (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.prefetchFaults           13                       # Number of TLB faults due to prefetch (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.permsFaults          201                       # Number of TLB faults due to permissions restrictions (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.readAccesses       531143                       # DTB read accesses (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.writeAccesses       480263                       # DTB write accesses (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.instAccesses            0                       # ITB inst accesses (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.hits        1009803                       # Total TLB (inst and data) hits (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.misses         1603                       # Total TLB (inst and data) misses (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.accesses      1011406                       # Total TLB (inst and data) accesses (Count)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walks         1590                       # Table walker walks requested (Count)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walksLongDescriptor         1590                       # Table walker walks initiated with long descriptors (Count)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walksLongTerminatedAtLevel::Level2           24                       # Level at which table walker walks with long descriptors terminate (Count)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walksLongTerminatedAtLevel::Level3         1159                       # Level at which table walker walks with long descriptors terminate (Count)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walkWaitTime::samples         1590                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walkWaitTime::0         1590    100.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walkWaitTime::total         1590                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walkServiceTime::samples         1183                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walkServiceTime::mean 55827.768385                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walkServiceTime::gmean 21764.272376                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walkServiceTime::stdev 78045.600609                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walkServiceTime::0-32767          754     63.74%     63.74% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walkServiceTime::32768-65535           21      1.78%     65.51% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walkServiceTime::65536-98303          214     18.09%     83.60% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walkServiceTime::98304-131071           18      1.52%     85.12% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walkServiceTime::131072-163839           47      3.97%     89.10% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walkServiceTime::163840-196607           41      3.47%     92.56% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walkServiceTime::196608-229375           21      1.78%     94.34% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walkServiceTime::229376-262143           38      3.21%     97.55% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walkServiceTime::262144-294911           10      0.85%     98.39% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walkServiceTime::294912-327679            9      0.76%     99.15% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walkServiceTime::327680-360447            4      0.34%     99.49% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walkServiceTime::393216-425983            3      0.25%     99.75% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walkServiceTime::425984-458751            1      0.08%     99.83% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walkServiceTime::458752-491519            1      0.08%     99.92% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walkServiceTime::491520-524287            1      0.08%    100.00% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walkServiceTime::total         1183                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.pageSizes::4KiB         1159     97.97%     97.97% # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.pageSizes::2MiB           24      2.03%    100.00% # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.pageSizes::total         1183                       # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.requestOrigin_Requested::Data         1590                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.requestOrigin_Requested::total         1590                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.requestOrigin_Completed::Data         1183                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.requestOrigin_Completed::total         1183                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.requestOrigin::total         2773                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 1113479333500                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus3.mmu.itb.instHits      2014660                       # ITB inst hits (Count)
testsys.cpu_cluster.cpus3.mmu.itb.instMisses          616                       # ITB inst misses (Count)
testsys.cpu_cluster.cpus3.mmu.itb.readHits            0                       # DTB read hits (Count)
testsys.cpu_cluster.cpus3.mmu.itb.readMisses            0                       # DTB read misses (Count)
testsys.cpu_cluster.cpus3.mmu.itb.writeHits            0                       # DTB write hits (Count)
testsys.cpu_cluster.cpus3.mmu.itb.writeMisses            0                       # DTB write misses (Count)
testsys.cpu_cluster.cpus3.mmu.itb.inserts          615                       # Number of times an entry is inserted into the TLB (Count)
testsys.cpu_cluster.cpus3.mmu.itb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
testsys.cpu_cluster.cpus3.mmu.itb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
testsys.cpu_cluster.cpus3.mmu.itb.flushTlbMvaAsid           78                       # Number of times TLB was flushed by MVA & ASID (Count)
testsys.cpu_cluster.cpus3.mmu.itb.flushTlbAsid            6                       # Number of times TLB was flushed by ASID (Count)
testsys.cpu_cluster.cpus3.mmu.itb.flushedEntries          128                       # Number of entries that have been flushed from TLB (Count)
testsys.cpu_cluster.cpus3.mmu.itb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
testsys.cpu_cluster.cpus3.mmu.itb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
testsys.cpu_cluster.cpus3.mmu.itb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
testsys.cpu_cluster.cpus3.mmu.itb.permsFaults           71                       # Number of TLB faults due to permissions restrictions (Count)
testsys.cpu_cluster.cpus3.mmu.itb.readAccesses            0                       # DTB read accesses (Count)
testsys.cpu_cluster.cpus3.mmu.itb.writeAccesses            0                       # DTB write accesses (Count)
testsys.cpu_cluster.cpus3.mmu.itb.instAccesses      2015276                       # ITB inst accesses (Count)
testsys.cpu_cluster.cpus3.mmu.itb.hits        2014660                       # Total TLB (inst and data) hits (Count)
testsys.cpu_cluster.cpus3.mmu.itb.misses          616                       # Total TLB (inst and data) misses (Count)
testsys.cpu_cluster.cpus3.mmu.itb.accesses      2015276                       # Total TLB (inst and data) accesses (Count)
testsys.cpu_cluster.cpus3.mmu.itb_walker.walks          616                       # Table walker walks requested (Count)
testsys.cpu_cluster.cpus3.mmu.itb_walker.walksLongDescriptor          616                       # Table walker walks initiated with long descriptors (Count)
testsys.cpu_cluster.cpus3.mmu.itb_walker.walksLongTerminatedAtLevel::Level2           18                       # Level at which table walker walks with long descriptors terminate (Count)
testsys.cpu_cluster.cpus3.mmu.itb_walker.walksLongTerminatedAtLevel::Level3          597                       # Level at which table walker walks with long descriptors terminate (Count)
testsys.cpu_cluster.cpus3.mmu.itb_walker.walkWaitTime::samples          616                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.itb_walker.walkWaitTime::0          616    100.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.itb_walker.walkWaitTime::total          616                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.itb_walker.walkServiceTime::samples          615                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.itb_walker.walkServiceTime::mean 33064.634146                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.itb_walker.walkServiceTime::gmean 13659.915230                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.itb_walker.walkServiceTime::stdev 50843.021299                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.itb_walker.walkServiceTime::0-32767          425     69.11%     69.11% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.itb_walker.walkServiceTime::32768-65535           70     11.38%     80.49% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.itb_walker.walkServiceTime::65536-98303           96     15.61%     96.10% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.itb_walker.walkServiceTime::98304-131071            5      0.81%     96.91% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.itb_walker.walkServiceTime::131072-163839            2      0.33%     97.24% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.itb_walker.walkServiceTime::163840-196607            6      0.98%     98.21% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.itb_walker.walkServiceTime::196608-229375            5      0.81%     99.02% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.itb_walker.walkServiceTime::262144-294911            2      0.33%     99.35% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.itb_walker.walkServiceTime::294912-327679            1      0.16%     99.51% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.itb_walker.walkServiceTime::327680-360447            2      0.33%     99.84% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.itb_walker.walkServiceTime::491520-524287            1      0.16%    100.00% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.itb_walker.walkServiceTime::total          615                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.itb_walker.pageSizes::4KiB          597     97.07%     97.07% # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus3.mmu.itb_walker.pageSizes::2MiB           18      2.93%    100.00% # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus3.mmu.itb_walker.pageSizes::total          615                       # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus3.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.itb_walker.requestOrigin_Requested::Inst          616                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.itb_walker.requestOrigin_Requested::total          616                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.itb_walker.requestOrigin_Completed::Inst          615                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.itb_walker.requestOrigin_Completed::total          615                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.itb_walker.requestOrigin::total         1231                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 1113479333500                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.instHits            0                       # ITB inst hits (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.instMisses            0                       # ITB inst misses (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.readHits            0                       # DTB read hits (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.readMisses            0                       # DTB read misses (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.writeHits            0                       # DTB write hits (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.writeMisses            0                       # DTB write misses (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.permsFaults            0                       # Number of TLB faults due to permissions restrictions (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.readAccesses            0                       # DTB read accesses (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.writeAccesses            0                       # DTB write accesses (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.instAccesses            0                       # ITB inst accesses (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.hits            0                       # Total TLB (inst and data) hits (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.misses            0                       # Total TLB (inst and data) misses (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.accesses            0                       # Total TLB (inst and data) accesses (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb_walker.walks            0                       # Table walker walks requested (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 1113479333500                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.instHits            0                       # ITB inst hits (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.instMisses            0                       # ITB inst misses (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.readHits            0                       # DTB read hits (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.readMisses            0                       # DTB read misses (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.writeHits            0                       # DTB write hits (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.writeMisses            0                       # DTB write misses (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.permsFaults            0                       # Number of TLB faults due to permissions restrictions (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.readAccesses            0                       # DTB read accesses (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.writeAccesses            0                       # DTB write accesses (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.instAccesses            0                       # ITB inst accesses (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.hits            0                       # Total TLB (inst and data) hits (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.misses            0                       # Total TLB (inst and data) misses (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.accesses            0                       # Total TLB (inst and data) accesses (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb_walker.walks            0                       # Table walker walks requested (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 1113479333500                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus3.power_state.numTransitions         7684                       # Number of power state transitions (Count)
testsys.cpu_cluster.cpus3.power_state.ticksClkGated::samples         3843                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus3.power_state.ticksClkGated::mean 161763937.275566                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus3.power_state.ticksClkGated::stdev 8589057.803539                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus3.power_state.ticksClkGated::1000-5e+10         3843    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus3.power_state.ticksClkGated::min_value       614096                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus3.power_state.ticksClkGated::max_value    162653376                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus3.power_state.ticksClkGated::total         3843                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus3.power_state.pwrStateResidencyTicks::ON   1998240800                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus3.power_state.pwrStateResidencyTicks::CLK_GATED 621658810950                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus3.thread_0.numInsts      4190964                       # Number of Instructions committed (Count)
testsys.cpu_cluster.cpus3.thread_0.numOps      4682747                       # Number of Ops committed (Count)
testsys.cpu_cluster.cpus3.thread_0.numMemRefs            0                       # Number of Memory References (Count)
testsys.cpu_cluster.l2.demandHits::cpu_cluster.cpus0.mmu.dtb_walker         1309                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.l2.demandHits::cpu_cluster.cpus0.mmu.itb_walker          162                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.l2.demandHits::cpu_cluster.cpus0.inst         8504                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.l2.demandHits::cpu_cluster.cpus0.data         4038                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.l2.demandHits::cpu_cluster.cpus1.mmu.dtb_walker        11499                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.l2.demandHits::cpu_cluster.cpus1.mmu.itb_walker          494                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.l2.demandHits::cpu_cluster.cpus1.inst        97055                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.l2.demandHits::cpu_cluster.cpus1.data      1448868                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.l2.demandHits::cpu_cluster.cpus2.mmu.dtb_walker          221                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.l2.demandHits::cpu_cluster.cpus2.mmu.itb_walker           14                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.l2.demandHits::cpu_cluster.cpus2.inst          770                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.l2.demandHits::cpu_cluster.cpus2.data          274                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.l2.demandHits::cpu_cluster.cpus3.mmu.dtb_walker         1090                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.l2.demandHits::cpu_cluster.cpus3.mmu.itb_walker          161                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.l2.demandHits::cpu_cluster.cpus3.inst         6198                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.l2.demandHits::cpu_cluster.cpus3.data         3324                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.l2.demandHits::total      1583981                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.l2.overallHits::cpu_cluster.cpus0.mmu.dtb_walker         1309                       # number of overall hits (Count)
testsys.cpu_cluster.l2.overallHits::cpu_cluster.cpus0.mmu.itb_walker          162                       # number of overall hits (Count)
testsys.cpu_cluster.l2.overallHits::cpu_cluster.cpus0.inst         8504                       # number of overall hits (Count)
testsys.cpu_cluster.l2.overallHits::cpu_cluster.cpus0.data         4038                       # number of overall hits (Count)
testsys.cpu_cluster.l2.overallHits::cpu_cluster.cpus1.mmu.dtb_walker        11499                       # number of overall hits (Count)
testsys.cpu_cluster.l2.overallHits::cpu_cluster.cpus1.mmu.itb_walker          494                       # number of overall hits (Count)
testsys.cpu_cluster.l2.overallHits::cpu_cluster.cpus1.inst        97055                       # number of overall hits (Count)
testsys.cpu_cluster.l2.overallHits::cpu_cluster.cpus1.data      1448868                       # number of overall hits (Count)
testsys.cpu_cluster.l2.overallHits::cpu_cluster.cpus2.mmu.dtb_walker          221                       # number of overall hits (Count)
testsys.cpu_cluster.l2.overallHits::cpu_cluster.cpus2.mmu.itb_walker           14                       # number of overall hits (Count)
testsys.cpu_cluster.l2.overallHits::cpu_cluster.cpus2.inst          770                       # number of overall hits (Count)
testsys.cpu_cluster.l2.overallHits::cpu_cluster.cpus2.data          274                       # number of overall hits (Count)
testsys.cpu_cluster.l2.overallHits::cpu_cluster.cpus3.mmu.dtb_walker         1090                       # number of overall hits (Count)
testsys.cpu_cluster.l2.overallHits::cpu_cluster.cpus3.mmu.itb_walker          161                       # number of overall hits (Count)
testsys.cpu_cluster.l2.overallHits::cpu_cluster.cpus3.inst         6198                       # number of overall hits (Count)
testsys.cpu_cluster.l2.overallHits::cpu_cluster.cpus3.data         3324                       # number of overall hits (Count)
testsys.cpu_cluster.l2.overallHits::total      1583981                       # number of overall hits (Count)
testsys.cpu_cluster.l2.demandMisses::cpu_cluster.cpus0.mmu.dtb_walker          950                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.l2.demandMisses::cpu_cluster.cpus0.mmu.itb_walker          183                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.l2.demandMisses::cpu_cluster.cpus0.inst        11756                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.l2.demandMisses::cpu_cluster.cpus0.data         2929                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.l2.demandMisses::cpu_cluster.cpus1.mmu.dtb_walker         6278                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.l2.demandMisses::cpu_cluster.cpus1.mmu.itb_walker          425                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.l2.demandMisses::cpu_cluster.cpus1.inst        38819                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.l2.demandMisses::cpu_cluster.cpus1.data        28620                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.l2.demandMisses::cpu_cluster.cpus2.mmu.dtb_walker          159                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.l2.demandMisses::cpu_cluster.cpus2.mmu.itb_walker           19                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.l2.demandMisses::cpu_cluster.cpus2.inst         1957                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.l2.demandMisses::cpu_cluster.cpus2.data          563                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.l2.demandMisses::cpu_cluster.cpus3.mmu.dtb_walker          762                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.l2.demandMisses::cpu_cluster.cpus3.mmu.itb_walker          216                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.l2.demandMisses::cpu_cluster.cpus3.inst         6808                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.l2.demandMisses::cpu_cluster.cpus3.data         2952                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.l2.demandMisses::total       103396                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.l2.overallMisses::cpu_cluster.cpus0.mmu.dtb_walker          950                       # number of overall misses (Count)
testsys.cpu_cluster.l2.overallMisses::cpu_cluster.cpus0.mmu.itb_walker          183                       # number of overall misses (Count)
testsys.cpu_cluster.l2.overallMisses::cpu_cluster.cpus0.inst        11756                       # number of overall misses (Count)
testsys.cpu_cluster.l2.overallMisses::cpu_cluster.cpus0.data         2929                       # number of overall misses (Count)
testsys.cpu_cluster.l2.overallMisses::cpu_cluster.cpus1.mmu.dtb_walker         6278                       # number of overall misses (Count)
testsys.cpu_cluster.l2.overallMisses::cpu_cluster.cpus1.mmu.itb_walker          425                       # number of overall misses (Count)
testsys.cpu_cluster.l2.overallMisses::cpu_cluster.cpus1.inst        38819                       # number of overall misses (Count)
testsys.cpu_cluster.l2.overallMisses::cpu_cluster.cpus1.data        28620                       # number of overall misses (Count)
testsys.cpu_cluster.l2.overallMisses::cpu_cluster.cpus2.mmu.dtb_walker          159                       # number of overall misses (Count)
testsys.cpu_cluster.l2.overallMisses::cpu_cluster.cpus2.mmu.itb_walker           19                       # number of overall misses (Count)
testsys.cpu_cluster.l2.overallMisses::cpu_cluster.cpus2.inst         1957                       # number of overall misses (Count)
testsys.cpu_cluster.l2.overallMisses::cpu_cluster.cpus2.data          563                       # number of overall misses (Count)
testsys.cpu_cluster.l2.overallMisses::cpu_cluster.cpus3.mmu.dtb_walker          762                       # number of overall misses (Count)
testsys.cpu_cluster.l2.overallMisses::cpu_cluster.cpus3.mmu.itb_walker          216                       # number of overall misses (Count)
testsys.cpu_cluster.l2.overallMisses::cpu_cluster.cpus3.inst         6808                       # number of overall misses (Count)
testsys.cpu_cluster.l2.overallMisses::cpu_cluster.cpus3.data         2952                       # number of overall misses (Count)
testsys.cpu_cluster.l2.overallMisses::total       103396                       # number of overall misses (Count)
testsys.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus0.mmu.dtb_walker     75507000                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus0.mmu.itb_walker     14623000                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus0.inst    805617500                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus0.data    221220750                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus1.mmu.dtb_walker    475479750                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus1.mmu.itb_walker     31801500                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus1.inst   2513486000                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus1.data   2040133750                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus2.mmu.dtb_walker     13503500                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus2.mmu.itb_walker      1567750                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus2.inst    150422500                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus2.data     47868500                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus3.mmu.dtb_walker     61089750                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus3.mmu.itb_walker     16268250                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus3.inst    479807000                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus3.data    223877000                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.l2.demandMissLatency::total   7172273500                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus0.mmu.dtb_walker     75507000                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus0.mmu.itb_walker     14623000                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus0.inst    805617500                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus0.data    221220750                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus1.mmu.dtb_walker    475479750                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus1.mmu.itb_walker     31801500                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus1.inst   2513486000                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus1.data   2040133750                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus2.mmu.dtb_walker     13503500                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus2.mmu.itb_walker      1567750                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus2.inst    150422500                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus2.data     47868500                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus3.mmu.dtb_walker     61089750                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus3.mmu.itb_walker     16268250                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus3.inst    479807000                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus3.data    223877000                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.l2.overallMissLatency::total   7172273500                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus0.mmu.dtb_walker         2259                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus0.mmu.itb_walker          345                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus0.inst        20260                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus0.data         6967                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus1.mmu.dtb_walker        17777                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus1.mmu.itb_walker          919                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus1.inst       135874                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus1.data      1477488                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus2.mmu.dtb_walker          380                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus2.mmu.itb_walker           33                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus2.inst         2727                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus2.data          837                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus3.mmu.dtb_walker         1852                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus3.mmu.itb_walker          377                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus3.inst        13006                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus3.data         6276                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.l2.demandAccesses::total      1687377                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus0.mmu.dtb_walker         2259                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus0.mmu.itb_walker          345                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus0.inst        20260                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus0.data         6967                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus1.mmu.dtb_walker        17777                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus1.mmu.itb_walker          919                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus1.inst       135874                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus1.data      1477488                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus2.mmu.dtb_walker          380                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus2.mmu.itb_walker           33                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus2.inst         2727                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus2.data          837                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus3.mmu.dtb_walker         1852                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus3.mmu.itb_walker          377                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus3.inst        13006                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus3.data         6276                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.l2.overallAccesses::total      1687377                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus0.mmu.dtb_walker     0.420540                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus0.mmu.itb_walker     0.530435                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus0.inst     0.580257                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus0.data     0.420411                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus1.mmu.dtb_walker     0.353153                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus1.mmu.itb_walker     0.462459                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus1.inst     0.285699                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus1.data     0.019371                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus2.mmu.dtb_walker     0.418421                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus2.mmu.itb_walker     0.575758                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus2.inst     0.717638                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus2.data     0.672640                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus3.mmu.dtb_walker     0.411447                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus3.mmu.itb_walker     0.572944                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus3.inst     0.523451                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus3.data     0.470363                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMissRate::total     0.061276                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus0.mmu.dtb_walker     0.420540                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus0.mmu.itb_walker     0.530435                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus0.inst     0.580257                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus0.data     0.420411                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus1.mmu.dtb_walker     0.353153                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus1.mmu.itb_walker     0.462459                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus1.inst     0.285699                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus1.data     0.019371                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus2.mmu.dtb_walker     0.418421                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus2.mmu.itb_walker     0.575758                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus2.inst     0.717638                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus2.data     0.672640                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus3.mmu.dtb_walker     0.411447                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus3.mmu.itb_walker     0.572944                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus3.inst     0.523451                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus3.data     0.470363                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMissRate::total     0.061276                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus0.mmu.dtb_walker 79481.052632                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus0.mmu.itb_walker 79907.103825                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus0.inst 68528.198367                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus0.data 75527.739843                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus1.mmu.dtb_walker 75737.456196                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus1.mmu.itb_walker 74827.058824                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus1.inst 64748.860094                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus1.data 71283.499301                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus2.mmu.dtb_walker 84927.672956                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus2.mmu.itb_walker 82513.157895                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus2.inst 76863.822177                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus2.data 85023.978686                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus3.mmu.dtb_walker 80170.275591                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus3.mmu.itb_walker 75315.972222                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus3.inst 70476.938895                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus3.data 75839.092141                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMissLatency::total 69367.030639                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus0.mmu.dtb_walker 79481.052632                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus0.mmu.itb_walker 79907.103825                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus0.inst 68528.198367                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus0.data 75527.739843                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus1.mmu.dtb_walker 75737.456196                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus1.mmu.itb_walker 74827.058824                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus1.inst 64748.860094                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus1.data 71283.499301                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus2.mmu.dtb_walker 84927.672956                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus2.mmu.itb_walker 82513.157895                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus2.inst 76863.822177                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus2.data 85023.978686                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus3.mmu.dtb_walker 80170.275591                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus3.mmu.itb_walker 75315.972222                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus3.inst 70476.938895                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus3.data 75839.092141                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMissLatency::total 69367.030639                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.l2.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.l2.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
testsys.cpu_cluster.l2.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
testsys.cpu_cluster.l2.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.l2.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.l2.writebacks::writebacks        13360                       # number of writebacks (Count)
testsys.cpu_cluster.l2.writebacks::total        13360                       # number of writebacks (Count)
testsys.cpu_cluster.l2.demandMshrHits::cpu_cluster.cpus0.mmu.dtb_walker            4                       # number of demand (read+write) MSHR hits (Count)
testsys.cpu_cluster.l2.demandMshrHits::cpu_cluster.cpus0.inst           28                       # number of demand (read+write) MSHR hits (Count)
testsys.cpu_cluster.l2.demandMshrHits::cpu_cluster.cpus0.data            1                       # number of demand (read+write) MSHR hits (Count)
testsys.cpu_cluster.l2.demandMshrHits::cpu_cluster.cpus1.mmu.dtb_walker            5                       # number of demand (read+write) MSHR hits (Count)
testsys.cpu_cluster.l2.demandMshrHits::cpu_cluster.cpus1.mmu.itb_walker            2                       # number of demand (read+write) MSHR hits (Count)
testsys.cpu_cluster.l2.demandMshrHits::cpu_cluster.cpus1.inst           30                       # number of demand (read+write) MSHR hits (Count)
testsys.cpu_cluster.l2.demandMshrHits::cpu_cluster.cpus1.data           15                       # number of demand (read+write) MSHR hits (Count)
testsys.cpu_cluster.l2.demandMshrHits::cpu_cluster.cpus2.inst            8                       # number of demand (read+write) MSHR hits (Count)
testsys.cpu_cluster.l2.demandMshrHits::cpu_cluster.cpus3.mmu.dtb_walker            5                       # number of demand (read+write) MSHR hits (Count)
testsys.cpu_cluster.l2.demandMshrHits::cpu_cluster.cpus3.mmu.itb_walker            4                       # number of demand (read+write) MSHR hits (Count)
testsys.cpu_cluster.l2.demandMshrHits::cpu_cluster.cpus3.inst           26                       # number of demand (read+write) MSHR hits (Count)
testsys.cpu_cluster.l2.demandMshrHits::cpu_cluster.cpus3.data           17                       # number of demand (read+write) MSHR hits (Count)
testsys.cpu_cluster.l2.demandMshrHits::total          145                       # number of demand (read+write) MSHR hits (Count)
testsys.cpu_cluster.l2.overallMshrHits::cpu_cluster.cpus0.mmu.dtb_walker            4                       # number of overall MSHR hits (Count)
testsys.cpu_cluster.l2.overallMshrHits::cpu_cluster.cpus0.inst           28                       # number of overall MSHR hits (Count)
testsys.cpu_cluster.l2.overallMshrHits::cpu_cluster.cpus0.data            1                       # number of overall MSHR hits (Count)
testsys.cpu_cluster.l2.overallMshrHits::cpu_cluster.cpus1.mmu.dtb_walker            5                       # number of overall MSHR hits (Count)
testsys.cpu_cluster.l2.overallMshrHits::cpu_cluster.cpus1.mmu.itb_walker            2                       # number of overall MSHR hits (Count)
testsys.cpu_cluster.l2.overallMshrHits::cpu_cluster.cpus1.inst           30                       # number of overall MSHR hits (Count)
testsys.cpu_cluster.l2.overallMshrHits::cpu_cluster.cpus1.data           15                       # number of overall MSHR hits (Count)
testsys.cpu_cluster.l2.overallMshrHits::cpu_cluster.cpus2.inst            8                       # number of overall MSHR hits (Count)
testsys.cpu_cluster.l2.overallMshrHits::cpu_cluster.cpus3.mmu.dtb_walker            5                       # number of overall MSHR hits (Count)
testsys.cpu_cluster.l2.overallMshrHits::cpu_cluster.cpus3.mmu.itb_walker            4                       # number of overall MSHR hits (Count)
testsys.cpu_cluster.l2.overallMshrHits::cpu_cluster.cpus3.inst           26                       # number of overall MSHR hits (Count)
testsys.cpu_cluster.l2.overallMshrHits::cpu_cluster.cpus3.data           17                       # number of overall MSHR hits (Count)
testsys.cpu_cluster.l2.overallMshrHits::total          145                       # number of overall MSHR hits (Count)
testsys.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus0.mmu.dtb_walker          946                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus0.mmu.itb_walker          183                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus0.inst        11728                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus0.data         2928                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus1.mmu.dtb_walker         6273                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus1.mmu.itb_walker          423                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus1.inst        38789                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus1.data        28605                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus2.mmu.dtb_walker          159                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus2.mmu.itb_walker           19                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus2.inst         1949                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus2.data          563                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus3.mmu.dtb_walker          757                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus3.mmu.itb_walker          212                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus3.inst         6782                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus3.data         2935                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.l2.demandMshrMisses::total       103251                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus0.mmu.dtb_walker          946                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus0.mmu.itb_walker          183                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus0.inst        11728                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus0.data         2928                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus1.mmu.dtb_walker         6273                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus1.mmu.itb_walker          423                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus1.inst        38789                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus1.data        28605                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus2.mmu.dtb_walker          159                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus2.mmu.itb_walker           19                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus2.inst         1949                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus2.data          563                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus3.mmu.dtb_walker          757                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus3.mmu.itb_walker          212                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus3.inst         6782                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus3.data         2935                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.l2.overallMshrMisses::cpu_cluster.l2.prefetcher         4020                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.l2.overallMshrMisses::total       107271                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.l2.overallMshrUncacheable::cpu_cluster.cpus0.data          175                       # number of overall MSHR uncacheable misses (Count)
testsys.cpu_cluster.l2.overallMshrUncacheable::cpu_cluster.cpus1.data         3260                       # number of overall MSHR uncacheable misses (Count)
testsys.cpu_cluster.l2.overallMshrUncacheable::cpu_cluster.cpus2.data           39                       # number of overall MSHR uncacheable misses (Count)
testsys.cpu_cluster.l2.overallMshrUncacheable::cpu_cluster.cpus3.data           52                       # number of overall MSHR uncacheable misses (Count)
testsys.cpu_cluster.l2.overallMshrUncacheable::total         3526                       # number of overall MSHR uncacheable misses (Count)
testsys.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus0.mmu.dtb_walker     73853250                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus0.mmu.itb_walker     14394250                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus0.inst    789548250                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus0.data    217552750                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus1.mmu.dtb_walker    467383500                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus1.mmu.itb_walker     31118250                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus1.inst   2463078001                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus1.data   2003547500                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus2.mmu.dtb_walker     13304750                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus2.mmu.itb_walker      1544000                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus2.inst    147512752                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus2.data     47164750                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus3.mmu.dtb_walker     59620750                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus3.mmu.itb_walker     15721750                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus3.inst    469644500                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus3.data    219511500                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.demandMshrMissLatency::total   7034500503                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus0.mmu.dtb_walker     73853250                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus0.mmu.itb_walker     14394250                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus0.inst    789548250                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus0.data    217552750                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus1.mmu.dtb_walker    467383500                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus1.mmu.itb_walker     31118250                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus1.inst   2463078001                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus1.data   2003547500                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus2.mmu.dtb_walker     13304750                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus2.mmu.itb_walker      1544000                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus2.inst    147512752                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus2.data     47164750                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus3.mmu.dtb_walker     59620750                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus3.mmu.itb_walker     15721750                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus3.inst    469644500                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus3.data    219511500                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.l2.prefetcher    295886499                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.overallMshrMissLatency::total   7330387002                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.overallMshrUncacheableLatency::cpu_cluster.cpus0.data      4592750                       # number of overall MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.l2.overallMshrUncacheableLatency::cpu_cluster.cpus1.data    293701750                       # number of overall MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.l2.overallMshrUncacheableLatency::cpu_cluster.cpus2.data       628500                       # number of overall MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.l2.overallMshrUncacheableLatency::cpu_cluster.cpus3.data       795250                       # number of overall MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.l2.overallMshrUncacheableLatency::total    299718250                       # number of overall MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus0.mmu.dtb_walker     0.418769                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus0.mmu.itb_walker     0.530435                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus0.inst     0.578875                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus0.data     0.420267                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus1.mmu.dtb_walker     0.352872                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus1.mmu.itb_walker     0.460283                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus1.inst     0.285478                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus1.data     0.019361                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus2.mmu.dtb_walker     0.418421                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus2.mmu.itb_walker     0.575758                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus2.inst     0.714705                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus2.data     0.672640                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus3.mmu.dtb_walker     0.408747                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus3.mmu.itb_walker     0.562334                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus3.inst     0.521452                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus3.data     0.467655                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMshrMissRate::total     0.061190                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus0.mmu.dtb_walker     0.418769                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus0.mmu.itb_walker     0.530435                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus0.inst     0.578875                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus0.data     0.420267                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus1.mmu.dtb_walker     0.352872                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus1.mmu.itb_walker     0.460283                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus1.inst     0.285478                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus1.data     0.019361                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus2.mmu.dtb_walker     0.418421                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus2.mmu.itb_walker     0.575758                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus2.inst     0.714705                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus2.data     0.672640                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus3.mmu.dtb_walker     0.408747                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus3.mmu.itb_walker     0.562334                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus3.inst     0.521452                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus3.data     0.467655                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.l2.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMshrMissRate::total     0.063573                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus0.mmu.dtb_walker 78068.974630                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus0.mmu.itb_walker 78657.103825                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus0.inst 67321.644782                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus0.data 74300.802596                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus1.mmu.dtb_walker 74507.173601                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus1.mmu.itb_walker 73565.602837                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus1.inst 63499.394184                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus1.data 70041.863311                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus2.mmu.dtb_walker 83677.672956                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus2.mmu.itb_walker 81263.157895                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus2.inst 75686.378656                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus2.data 83773.978686                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus3.mmu.dtb_walker 78759.247028                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus3.mmu.itb_walker 74159.198113                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus3.inst 69248.672958                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus3.data 74790.971039                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMshrMissLatency::total 68130.095621                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus0.mmu.dtb_walker 78068.974630                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus0.mmu.itb_walker 78657.103825                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus0.inst 67321.644782                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus0.data 74300.802596                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus1.mmu.dtb_walker 74507.173601                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus1.mmu.itb_walker 73565.602837                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus1.inst 63499.394184                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus1.data 70041.863311                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus2.mmu.dtb_walker 83677.672956                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus2.mmu.itb_walker 81263.157895                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus2.inst 75686.378656                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus2.data 83773.978686                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus3.mmu.dtb_walker 78759.247028                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus3.mmu.itb_walker 74159.198113                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus3.inst 69248.672958                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus3.data 74790.971039                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.l2.prefetcher 73603.606716                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMshrMissLatency::total 68335.216433                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMshrUncacheableLatency::cpu_cluster.cpus0.data 26244.285714                       # average overall mshr uncacheable latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMshrUncacheableLatency::cpu_cluster.cpus1.data 90092.561350                       # average overall mshr uncacheable latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMshrUncacheableLatency::cpu_cluster.cpus2.data 16115.384615                       # average overall mshr uncacheable latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMshrUncacheableLatency::cpu_cluster.cpus3.data 15293.269231                       # average overall mshr uncacheable latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMshrUncacheableLatency::total 85002.339762                       # average overall mshr uncacheable latency ((Cycle/Count))
testsys.cpu_cluster.l2.replacements             23269                       # number of replacements (Count)
testsys.cpu_cluster.l2.CleanEvict.mshrMisses::writebacks        26172                       # number of CleanEvict MSHR misses (Count)
testsys.cpu_cluster.l2.CleanEvict.mshrMisses::total        26172                       # number of CleanEvict MSHR misses (Count)
testsys.cpu_cluster.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
testsys.cpu_cluster.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
testsys.cpu_cluster.l2.HardPFReq.mshrMisses::cpu_cluster.l2.prefetcher         4020                       # number of HardPFReq MSHR misses (Count)
testsys.cpu_cluster.l2.HardPFReq.mshrMisses::total         4020                       # number of HardPFReq MSHR misses (Count)
testsys.cpu_cluster.l2.HardPFReq.mshrMissLatency::cpu_cluster.l2.prefetcher    295886499                       # number of HardPFReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.HardPFReq.mshrMissLatency::total    295886499                       # number of HardPFReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.HardPFReq.mshrMissRate::cpu_cluster.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
testsys.cpu_cluster.l2.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
testsys.cpu_cluster.l2.HardPFReq.avgMshrMissLatency::cpu_cluster.l2.prefetcher 73603.606716                       # average HardPFReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.HardPFReq.avgMshrMissLatency::total 73603.606716                       # average HardPFReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.InvalidateReq.hits::cpu_cluster.cpus0.data          206                       # number of InvalidateReq hits (Count)
testsys.cpu_cluster.l2.InvalidateReq.hits::cpu_cluster.cpus1.data          631                       # number of InvalidateReq hits (Count)
testsys.cpu_cluster.l2.InvalidateReq.hits::cpu_cluster.cpus3.data            8                       # number of InvalidateReq hits (Count)
testsys.cpu_cluster.l2.InvalidateReq.hits::total          845                       # number of InvalidateReq hits (Count)
testsys.cpu_cluster.l2.InvalidateReq.misses::cpu_cluster.cpus0.data         1021                       # number of InvalidateReq misses (Count)
testsys.cpu_cluster.l2.InvalidateReq.misses::cpu_cluster.cpus1.data         7870                       # number of InvalidateReq misses (Count)
testsys.cpu_cluster.l2.InvalidateReq.misses::cpu_cluster.cpus3.data         1572                       # number of InvalidateReq misses (Count)
testsys.cpu_cluster.l2.InvalidateReq.misses::total        10463                       # number of InvalidateReq misses (Count)
testsys.cpu_cluster.l2.InvalidateReq.accesses::cpu_cluster.cpus0.data         1227                       # number of InvalidateReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.InvalidateReq.accesses::cpu_cluster.cpus1.data         8501                       # number of InvalidateReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.InvalidateReq.accesses::cpu_cluster.cpus3.data         1580                       # number of InvalidateReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.InvalidateReq.accesses::total        11308                       # number of InvalidateReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.InvalidateReq.missRate::cpu_cluster.cpus0.data     0.832111                       # miss rate for InvalidateReq accesses (Ratio)
testsys.cpu_cluster.l2.InvalidateReq.missRate::cpu_cluster.cpus1.data     0.925773                       # miss rate for InvalidateReq accesses (Ratio)
testsys.cpu_cluster.l2.InvalidateReq.missRate::cpu_cluster.cpus3.data     0.994937                       # miss rate for InvalidateReq accesses (Ratio)
testsys.cpu_cluster.l2.InvalidateReq.missRate::total     0.925274                       # miss rate for InvalidateReq accesses (Ratio)
testsys.cpu_cluster.l2.InvalidateReq.mshrMisses::cpu_cluster.cpus0.data         1021                       # number of InvalidateReq MSHR misses (Count)
testsys.cpu_cluster.l2.InvalidateReq.mshrMisses::cpu_cluster.cpus1.data         7870                       # number of InvalidateReq MSHR misses (Count)
testsys.cpu_cluster.l2.InvalidateReq.mshrMisses::cpu_cluster.cpus3.data         1572                       # number of InvalidateReq MSHR misses (Count)
testsys.cpu_cluster.l2.InvalidateReq.mshrMisses::total        10463                       # number of InvalidateReq MSHR misses (Count)
testsys.cpu_cluster.l2.InvalidateReq.mshrMissLatency::cpu_cluster.cpus0.data     12141000                       # number of InvalidateReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.InvalidateReq.mshrMissLatency::cpu_cluster.cpus1.data     94202250                       # number of InvalidateReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.InvalidateReq.mshrMissLatency::cpu_cluster.cpus3.data     18711750                       # number of InvalidateReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.InvalidateReq.mshrMissLatency::total    125055000                       # number of InvalidateReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.InvalidateReq.mshrMissRate::cpu_cluster.cpus0.data     0.832111                       # mshr miss rate for InvalidateReq accesses (Ratio)
testsys.cpu_cluster.l2.InvalidateReq.mshrMissRate::cpu_cluster.cpus1.data     0.925773                       # mshr miss rate for InvalidateReq accesses (Ratio)
testsys.cpu_cluster.l2.InvalidateReq.mshrMissRate::cpu_cluster.cpus3.data     0.994937                       # mshr miss rate for InvalidateReq accesses (Ratio)
testsys.cpu_cluster.l2.InvalidateReq.mshrMissRate::total     0.925274                       # mshr miss rate for InvalidateReq accesses (Ratio)
testsys.cpu_cluster.l2.InvalidateReq.avgMshrMissLatency::cpu_cluster.cpus0.data 11891.283056                       # average InvalidateReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.InvalidateReq.avgMshrMissLatency::cpu_cluster.cpus1.data 11969.790343                       # average InvalidateReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.InvalidateReq.avgMshrMissLatency::cpu_cluster.cpus3.data 11903.148855                       # average InvalidateReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.InvalidateReq.avgMshrMissLatency::total 11952.116984                       # average InvalidateReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadCleanReq.hits::cpu_cluster.cpus0.mmu.dtb_walker         1309                       # number of ReadCleanReq hits (Count)
testsys.cpu_cluster.l2.ReadCleanReq.hits::cpu_cluster.cpus0.mmu.itb_walker          162                       # number of ReadCleanReq hits (Count)
testsys.cpu_cluster.l2.ReadCleanReq.hits::cpu_cluster.cpus0.inst         8504                       # number of ReadCleanReq hits (Count)
testsys.cpu_cluster.l2.ReadCleanReq.hits::cpu_cluster.cpus1.mmu.dtb_walker        11499                       # number of ReadCleanReq hits (Count)
testsys.cpu_cluster.l2.ReadCleanReq.hits::cpu_cluster.cpus1.mmu.itb_walker          494                       # number of ReadCleanReq hits (Count)
testsys.cpu_cluster.l2.ReadCleanReq.hits::cpu_cluster.cpus1.inst        97055                       # number of ReadCleanReq hits (Count)
testsys.cpu_cluster.l2.ReadCleanReq.hits::cpu_cluster.cpus2.mmu.dtb_walker          221                       # number of ReadCleanReq hits (Count)
testsys.cpu_cluster.l2.ReadCleanReq.hits::cpu_cluster.cpus2.mmu.itb_walker           14                       # number of ReadCleanReq hits (Count)
testsys.cpu_cluster.l2.ReadCleanReq.hits::cpu_cluster.cpus2.inst          770                       # number of ReadCleanReq hits (Count)
testsys.cpu_cluster.l2.ReadCleanReq.hits::cpu_cluster.cpus3.mmu.dtb_walker         1090                       # number of ReadCleanReq hits (Count)
testsys.cpu_cluster.l2.ReadCleanReq.hits::cpu_cluster.cpus3.mmu.itb_walker          161                       # number of ReadCleanReq hits (Count)
testsys.cpu_cluster.l2.ReadCleanReq.hits::cpu_cluster.cpus3.inst         6198                       # number of ReadCleanReq hits (Count)
testsys.cpu_cluster.l2.ReadCleanReq.hits::total       127477                       # number of ReadCleanReq hits (Count)
testsys.cpu_cluster.l2.ReadCleanReq.misses::cpu_cluster.cpus0.mmu.dtb_walker          950                       # number of ReadCleanReq misses (Count)
testsys.cpu_cluster.l2.ReadCleanReq.misses::cpu_cluster.cpus0.mmu.itb_walker          183                       # number of ReadCleanReq misses (Count)
testsys.cpu_cluster.l2.ReadCleanReq.misses::cpu_cluster.cpus0.inst        11756                       # number of ReadCleanReq misses (Count)
testsys.cpu_cluster.l2.ReadCleanReq.misses::cpu_cluster.cpus1.mmu.dtb_walker         6278                       # number of ReadCleanReq misses (Count)
testsys.cpu_cluster.l2.ReadCleanReq.misses::cpu_cluster.cpus1.mmu.itb_walker          425                       # number of ReadCleanReq misses (Count)
testsys.cpu_cluster.l2.ReadCleanReq.misses::cpu_cluster.cpus1.inst        38819                       # number of ReadCleanReq misses (Count)
testsys.cpu_cluster.l2.ReadCleanReq.misses::cpu_cluster.cpus2.mmu.dtb_walker          159                       # number of ReadCleanReq misses (Count)
testsys.cpu_cluster.l2.ReadCleanReq.misses::cpu_cluster.cpus2.mmu.itb_walker           19                       # number of ReadCleanReq misses (Count)
testsys.cpu_cluster.l2.ReadCleanReq.misses::cpu_cluster.cpus2.inst         1957                       # number of ReadCleanReq misses (Count)
testsys.cpu_cluster.l2.ReadCleanReq.misses::cpu_cluster.cpus3.mmu.dtb_walker          762                       # number of ReadCleanReq misses (Count)
testsys.cpu_cluster.l2.ReadCleanReq.misses::cpu_cluster.cpus3.mmu.itb_walker          216                       # number of ReadCleanReq misses (Count)
testsys.cpu_cluster.l2.ReadCleanReq.misses::cpu_cluster.cpus3.inst         6808                       # number of ReadCleanReq misses (Count)
testsys.cpu_cluster.l2.ReadCleanReq.misses::total        68332                       # number of ReadCleanReq misses (Count)
testsys.cpu_cluster.l2.ReadCleanReq.missLatency::cpu_cluster.cpus0.mmu.dtb_walker     75507000                       # number of ReadCleanReq miss ticks (Tick)
testsys.cpu_cluster.l2.ReadCleanReq.missLatency::cpu_cluster.cpus0.mmu.itb_walker     14623000                       # number of ReadCleanReq miss ticks (Tick)
testsys.cpu_cluster.l2.ReadCleanReq.missLatency::cpu_cluster.cpus0.inst    805617500                       # number of ReadCleanReq miss ticks (Tick)
testsys.cpu_cluster.l2.ReadCleanReq.missLatency::cpu_cluster.cpus1.mmu.dtb_walker    475479750                       # number of ReadCleanReq miss ticks (Tick)
testsys.cpu_cluster.l2.ReadCleanReq.missLatency::cpu_cluster.cpus1.mmu.itb_walker     31801500                       # number of ReadCleanReq miss ticks (Tick)
testsys.cpu_cluster.l2.ReadCleanReq.missLatency::cpu_cluster.cpus1.inst   2513486000                       # number of ReadCleanReq miss ticks (Tick)
testsys.cpu_cluster.l2.ReadCleanReq.missLatency::cpu_cluster.cpus2.mmu.dtb_walker     13503500                       # number of ReadCleanReq miss ticks (Tick)
testsys.cpu_cluster.l2.ReadCleanReq.missLatency::cpu_cluster.cpus2.mmu.itb_walker      1567750                       # number of ReadCleanReq miss ticks (Tick)
testsys.cpu_cluster.l2.ReadCleanReq.missLatency::cpu_cluster.cpus2.inst    150422500                       # number of ReadCleanReq miss ticks (Tick)
testsys.cpu_cluster.l2.ReadCleanReq.missLatency::cpu_cluster.cpus3.mmu.dtb_walker     61089750                       # number of ReadCleanReq miss ticks (Tick)
testsys.cpu_cluster.l2.ReadCleanReq.missLatency::cpu_cluster.cpus3.mmu.itb_walker     16268250                       # number of ReadCleanReq miss ticks (Tick)
testsys.cpu_cluster.l2.ReadCleanReq.missLatency::cpu_cluster.cpus3.inst    479807000                       # number of ReadCleanReq miss ticks (Tick)
testsys.cpu_cluster.l2.ReadCleanReq.missLatency::total   4639173500                       # number of ReadCleanReq miss ticks (Tick)
testsys.cpu_cluster.l2.ReadCleanReq.accesses::cpu_cluster.cpus0.mmu.dtb_walker         2259                       # number of ReadCleanReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.ReadCleanReq.accesses::cpu_cluster.cpus0.mmu.itb_walker          345                       # number of ReadCleanReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.ReadCleanReq.accesses::cpu_cluster.cpus0.inst        20260                       # number of ReadCleanReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.ReadCleanReq.accesses::cpu_cluster.cpus1.mmu.dtb_walker        17777                       # number of ReadCleanReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.ReadCleanReq.accesses::cpu_cluster.cpus1.mmu.itb_walker          919                       # number of ReadCleanReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.ReadCleanReq.accesses::cpu_cluster.cpus1.inst       135874                       # number of ReadCleanReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.ReadCleanReq.accesses::cpu_cluster.cpus2.mmu.dtb_walker          380                       # number of ReadCleanReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.ReadCleanReq.accesses::cpu_cluster.cpus2.mmu.itb_walker           33                       # number of ReadCleanReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.ReadCleanReq.accesses::cpu_cluster.cpus2.inst         2727                       # number of ReadCleanReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.ReadCleanReq.accesses::cpu_cluster.cpus3.mmu.dtb_walker         1852                       # number of ReadCleanReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.ReadCleanReq.accesses::cpu_cluster.cpus3.mmu.itb_walker          377                       # number of ReadCleanReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.ReadCleanReq.accesses::cpu_cluster.cpus3.inst        13006                       # number of ReadCleanReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.ReadCleanReq.accesses::total       195809                       # number of ReadCleanReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.ReadCleanReq.missRate::cpu_cluster.cpus0.mmu.dtb_walker     0.420540                       # miss rate for ReadCleanReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadCleanReq.missRate::cpu_cluster.cpus0.mmu.itb_walker     0.530435                       # miss rate for ReadCleanReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadCleanReq.missRate::cpu_cluster.cpus0.inst     0.580257                       # miss rate for ReadCleanReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadCleanReq.missRate::cpu_cluster.cpus1.mmu.dtb_walker     0.353153                       # miss rate for ReadCleanReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadCleanReq.missRate::cpu_cluster.cpus1.mmu.itb_walker     0.462459                       # miss rate for ReadCleanReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadCleanReq.missRate::cpu_cluster.cpus1.inst     0.285699                       # miss rate for ReadCleanReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadCleanReq.missRate::cpu_cluster.cpus2.mmu.dtb_walker     0.418421                       # miss rate for ReadCleanReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadCleanReq.missRate::cpu_cluster.cpus2.mmu.itb_walker     0.575758                       # miss rate for ReadCleanReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadCleanReq.missRate::cpu_cluster.cpus2.inst     0.717638                       # miss rate for ReadCleanReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadCleanReq.missRate::cpu_cluster.cpus3.mmu.dtb_walker     0.411447                       # miss rate for ReadCleanReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadCleanReq.missRate::cpu_cluster.cpus3.mmu.itb_walker     0.572944                       # miss rate for ReadCleanReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadCleanReq.missRate::cpu_cluster.cpus3.inst     0.523451                       # miss rate for ReadCleanReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadCleanReq.missRate::total     0.348973                       # miss rate for ReadCleanReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadCleanReq.avgMissLatency::cpu_cluster.cpus0.mmu.dtb_walker 79481.052632                       # average ReadCleanReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadCleanReq.avgMissLatency::cpu_cluster.cpus0.mmu.itb_walker 79907.103825                       # average ReadCleanReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadCleanReq.avgMissLatency::cpu_cluster.cpus0.inst 68528.198367                       # average ReadCleanReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadCleanReq.avgMissLatency::cpu_cluster.cpus1.mmu.dtb_walker 75737.456196                       # average ReadCleanReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadCleanReq.avgMissLatency::cpu_cluster.cpus1.mmu.itb_walker 74827.058824                       # average ReadCleanReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadCleanReq.avgMissLatency::cpu_cluster.cpus1.inst 64748.860094                       # average ReadCleanReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadCleanReq.avgMissLatency::cpu_cluster.cpus2.mmu.dtb_walker 84927.672956                       # average ReadCleanReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadCleanReq.avgMissLatency::cpu_cluster.cpus2.mmu.itb_walker 82513.157895                       # average ReadCleanReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadCleanReq.avgMissLatency::cpu_cluster.cpus2.inst 76863.822177                       # average ReadCleanReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadCleanReq.avgMissLatency::cpu_cluster.cpus3.mmu.dtb_walker 80170.275591                       # average ReadCleanReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadCleanReq.avgMissLatency::cpu_cluster.cpus3.mmu.itb_walker 75315.972222                       # average ReadCleanReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadCleanReq.avgMissLatency::cpu_cluster.cpus3.inst 70476.938895                       # average ReadCleanReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadCleanReq.avgMissLatency::total 67891.668618                       # average ReadCleanReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadCleanReq.mshrHits::cpu_cluster.cpus0.mmu.dtb_walker            4                       # number of ReadCleanReq MSHR hits (Count)
testsys.cpu_cluster.l2.ReadCleanReq.mshrHits::cpu_cluster.cpus0.inst           28                       # number of ReadCleanReq MSHR hits (Count)
testsys.cpu_cluster.l2.ReadCleanReq.mshrHits::cpu_cluster.cpus1.mmu.dtb_walker            5                       # number of ReadCleanReq MSHR hits (Count)
testsys.cpu_cluster.l2.ReadCleanReq.mshrHits::cpu_cluster.cpus1.mmu.itb_walker            2                       # number of ReadCleanReq MSHR hits (Count)
testsys.cpu_cluster.l2.ReadCleanReq.mshrHits::cpu_cluster.cpus1.inst           30                       # number of ReadCleanReq MSHR hits (Count)
testsys.cpu_cluster.l2.ReadCleanReq.mshrHits::cpu_cluster.cpus2.inst            8                       # number of ReadCleanReq MSHR hits (Count)
testsys.cpu_cluster.l2.ReadCleanReq.mshrHits::cpu_cluster.cpus3.mmu.dtb_walker            5                       # number of ReadCleanReq MSHR hits (Count)
testsys.cpu_cluster.l2.ReadCleanReq.mshrHits::cpu_cluster.cpus3.mmu.itb_walker            4                       # number of ReadCleanReq MSHR hits (Count)
testsys.cpu_cluster.l2.ReadCleanReq.mshrHits::cpu_cluster.cpus3.inst           26                       # number of ReadCleanReq MSHR hits (Count)
testsys.cpu_cluster.l2.ReadCleanReq.mshrHits::total          112                       # number of ReadCleanReq MSHR hits (Count)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMisses::cpu_cluster.cpus0.mmu.dtb_walker          946                       # number of ReadCleanReq MSHR misses (Count)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMisses::cpu_cluster.cpus0.mmu.itb_walker          183                       # number of ReadCleanReq MSHR misses (Count)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMisses::cpu_cluster.cpus0.inst        11728                       # number of ReadCleanReq MSHR misses (Count)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMisses::cpu_cluster.cpus1.mmu.dtb_walker         6273                       # number of ReadCleanReq MSHR misses (Count)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMisses::cpu_cluster.cpus1.mmu.itb_walker          423                       # number of ReadCleanReq MSHR misses (Count)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMisses::cpu_cluster.cpus1.inst        38789                       # number of ReadCleanReq MSHR misses (Count)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMisses::cpu_cluster.cpus2.mmu.dtb_walker          159                       # number of ReadCleanReq MSHR misses (Count)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMisses::cpu_cluster.cpus2.mmu.itb_walker           19                       # number of ReadCleanReq MSHR misses (Count)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMisses::cpu_cluster.cpus2.inst         1949                       # number of ReadCleanReq MSHR misses (Count)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMisses::cpu_cluster.cpus3.mmu.dtb_walker          757                       # number of ReadCleanReq MSHR misses (Count)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMisses::cpu_cluster.cpus3.mmu.itb_walker          212                       # number of ReadCleanReq MSHR misses (Count)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMisses::cpu_cluster.cpus3.inst         6782                       # number of ReadCleanReq MSHR misses (Count)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMisses::total        68220                       # number of ReadCleanReq MSHR misses (Count)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMissLatency::cpu_cluster.cpus0.mmu.dtb_walker     73853250                       # number of ReadCleanReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMissLatency::cpu_cluster.cpus0.mmu.itb_walker     14394250                       # number of ReadCleanReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMissLatency::cpu_cluster.cpus0.inst    789548250                       # number of ReadCleanReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMissLatency::cpu_cluster.cpus1.mmu.dtb_walker    467383500                       # number of ReadCleanReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMissLatency::cpu_cluster.cpus1.mmu.itb_walker     31118250                       # number of ReadCleanReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMissLatency::cpu_cluster.cpus1.inst   2463078001                       # number of ReadCleanReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMissLatency::cpu_cluster.cpus2.mmu.dtb_walker     13304750                       # number of ReadCleanReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMissLatency::cpu_cluster.cpus2.mmu.itb_walker      1544000                       # number of ReadCleanReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMissLatency::cpu_cluster.cpus2.inst    147512752                       # number of ReadCleanReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMissLatency::cpu_cluster.cpus3.mmu.dtb_walker     59620750                       # number of ReadCleanReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMissLatency::cpu_cluster.cpus3.mmu.itb_walker     15721750                       # number of ReadCleanReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMissLatency::cpu_cluster.cpus3.inst    469644500                       # number of ReadCleanReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMissLatency::total   4546724003                       # number of ReadCleanReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMissRate::cpu_cluster.cpus0.mmu.dtb_walker     0.418769                       # mshr miss rate for ReadCleanReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMissRate::cpu_cluster.cpus0.mmu.itb_walker     0.530435                       # mshr miss rate for ReadCleanReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMissRate::cpu_cluster.cpus0.inst     0.578875                       # mshr miss rate for ReadCleanReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMissRate::cpu_cluster.cpus1.mmu.dtb_walker     0.352872                       # mshr miss rate for ReadCleanReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMissRate::cpu_cluster.cpus1.mmu.itb_walker     0.460283                       # mshr miss rate for ReadCleanReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMissRate::cpu_cluster.cpus1.inst     0.285478                       # mshr miss rate for ReadCleanReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMissRate::cpu_cluster.cpus2.mmu.dtb_walker     0.418421                       # mshr miss rate for ReadCleanReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMissRate::cpu_cluster.cpus2.mmu.itb_walker     0.575758                       # mshr miss rate for ReadCleanReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMissRate::cpu_cluster.cpus2.inst     0.714705                       # mshr miss rate for ReadCleanReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMissRate::cpu_cluster.cpus3.mmu.dtb_walker     0.408747                       # mshr miss rate for ReadCleanReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMissRate::cpu_cluster.cpus3.mmu.itb_walker     0.562334                       # mshr miss rate for ReadCleanReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMissRate::cpu_cluster.cpus3.inst     0.521452                       # mshr miss rate for ReadCleanReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMissRate::total     0.348401                       # mshr miss rate for ReadCleanReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadCleanReq.avgMshrMissLatency::cpu_cluster.cpus0.mmu.dtb_walker 78068.974630                       # average ReadCleanReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadCleanReq.avgMshrMissLatency::cpu_cluster.cpus0.mmu.itb_walker 78657.103825                       # average ReadCleanReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadCleanReq.avgMshrMissLatency::cpu_cluster.cpus0.inst 67321.644782                       # average ReadCleanReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadCleanReq.avgMshrMissLatency::cpu_cluster.cpus1.mmu.dtb_walker 74507.173601                       # average ReadCleanReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadCleanReq.avgMshrMissLatency::cpu_cluster.cpus1.mmu.itb_walker 73565.602837                       # average ReadCleanReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadCleanReq.avgMshrMissLatency::cpu_cluster.cpus1.inst 63499.394184                       # average ReadCleanReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadCleanReq.avgMshrMissLatency::cpu_cluster.cpus2.mmu.dtb_walker 83677.672956                       # average ReadCleanReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadCleanReq.avgMshrMissLatency::cpu_cluster.cpus2.mmu.itb_walker 81263.157895                       # average ReadCleanReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadCleanReq.avgMshrMissLatency::cpu_cluster.cpus2.inst 75686.378656                       # average ReadCleanReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadCleanReq.avgMshrMissLatency::cpu_cluster.cpus3.mmu.dtb_walker 78759.247028                       # average ReadCleanReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadCleanReq.avgMshrMissLatency::cpu_cluster.cpus3.mmu.itb_walker 74159.198113                       # average ReadCleanReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadCleanReq.avgMshrMissLatency::cpu_cluster.cpus3.inst 69248.672958                       # average ReadCleanReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadCleanReq.avgMshrMissLatency::total 66647.962518                       # average ReadCleanReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadExReq.hits::cpu_cluster.cpus0.data         1059                       # number of ReadExReq hits (Count)
testsys.cpu_cluster.l2.ReadExReq.hits::cpu_cluster.cpus1.data        33466                       # number of ReadExReq hits (Count)
testsys.cpu_cluster.l2.ReadExReq.hits::cpu_cluster.cpus2.data           32                       # number of ReadExReq hits (Count)
testsys.cpu_cluster.l2.ReadExReq.hits::cpu_cluster.cpus3.data         1155                       # number of ReadExReq hits (Count)
testsys.cpu_cluster.l2.ReadExReq.hits::total        35712                       # number of ReadExReq hits (Count)
testsys.cpu_cluster.l2.ReadExReq.misses::cpu_cluster.cpus0.data          333                       # number of ReadExReq misses (Count)
testsys.cpu_cluster.l2.ReadExReq.misses::cpu_cluster.cpus1.data          985                       # number of ReadExReq misses (Count)
testsys.cpu_cluster.l2.ReadExReq.misses::cpu_cluster.cpus2.data           76                       # number of ReadExReq misses (Count)
testsys.cpu_cluster.l2.ReadExReq.misses::cpu_cluster.cpus3.data          563                       # number of ReadExReq misses (Count)
testsys.cpu_cluster.l2.ReadExReq.misses::total         1957                       # number of ReadExReq misses (Count)
testsys.cpu_cluster.l2.ReadExReq.missLatency::cpu_cluster.cpus0.data     24358750                       # number of ReadExReq miss ticks (Tick)
testsys.cpu_cluster.l2.ReadExReq.missLatency::cpu_cluster.cpus1.data     60523250                       # number of ReadExReq miss ticks (Tick)
testsys.cpu_cluster.l2.ReadExReq.missLatency::cpu_cluster.cpus2.data      5882500                       # number of ReadExReq miss ticks (Tick)
testsys.cpu_cluster.l2.ReadExReq.missLatency::cpu_cluster.cpus3.data     41081750                       # number of ReadExReq miss ticks (Tick)
testsys.cpu_cluster.l2.ReadExReq.missLatency::total    131846250                       # number of ReadExReq miss ticks (Tick)
testsys.cpu_cluster.l2.ReadExReq.accesses::cpu_cluster.cpus0.data         1392                       # number of ReadExReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.ReadExReq.accesses::cpu_cluster.cpus1.data        34451                       # number of ReadExReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.ReadExReq.accesses::cpu_cluster.cpus2.data          108                       # number of ReadExReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.ReadExReq.accesses::cpu_cluster.cpus3.data         1718                       # number of ReadExReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.ReadExReq.accesses::total        37669                       # number of ReadExReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.ReadExReq.missRate::cpu_cluster.cpus0.data     0.239224                       # miss rate for ReadExReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadExReq.missRate::cpu_cluster.cpus1.data     0.028591                       # miss rate for ReadExReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadExReq.missRate::cpu_cluster.cpus2.data     0.703704                       # miss rate for ReadExReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadExReq.missRate::cpu_cluster.cpus3.data     0.327707                       # miss rate for ReadExReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadExReq.missRate::total     0.051953                       # miss rate for ReadExReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadExReq.avgMissLatency::cpu_cluster.cpus0.data 73149.399399                       # average ReadExReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadExReq.avgMissLatency::cpu_cluster.cpus1.data 61444.923858                       # average ReadExReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadExReq.avgMissLatency::cpu_cluster.cpus2.data 77401.315789                       # average ReadExReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadExReq.avgMissLatency::cpu_cluster.cpus3.data 72969.360568                       # average ReadExReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadExReq.avgMissLatency::total 67371.614716                       # average ReadExReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadExReq.mshrHits::cpu_cluster.cpus1.data            3                       # number of ReadExReq MSHR hits (Count)
testsys.cpu_cluster.l2.ReadExReq.mshrHits::cpu_cluster.cpus3.data            9                       # number of ReadExReq MSHR hits (Count)
testsys.cpu_cluster.l2.ReadExReq.mshrHits::total           12                       # number of ReadExReq MSHR hits (Count)
testsys.cpu_cluster.l2.ReadExReq.mshrMisses::cpu_cluster.cpus0.data          333                       # number of ReadExReq MSHR misses (Count)
testsys.cpu_cluster.l2.ReadExReq.mshrMisses::cpu_cluster.cpus1.data          982                       # number of ReadExReq MSHR misses (Count)
testsys.cpu_cluster.l2.ReadExReq.mshrMisses::cpu_cluster.cpus2.data           76                       # number of ReadExReq MSHR misses (Count)
testsys.cpu_cluster.l2.ReadExReq.mshrMisses::cpu_cluster.cpus3.data          554                       # number of ReadExReq MSHR misses (Count)
testsys.cpu_cluster.l2.ReadExReq.mshrMisses::total         1945                       # number of ReadExReq MSHR misses (Count)
testsys.cpu_cluster.l2.ReadExReq.mshrMissLatency::cpu_cluster.cpus0.data     23942500                       # number of ReadExReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.ReadExReq.mshrMissLatency::cpu_cluster.cpus1.data     59116750                       # number of ReadExReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.ReadExReq.mshrMissLatency::cpu_cluster.cpus2.data      5787500                       # number of ReadExReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.ReadExReq.mshrMissLatency::cpu_cluster.cpus3.data     40062750                       # number of ReadExReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.ReadExReq.mshrMissLatency::total    128909500                       # number of ReadExReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.ReadExReq.mshrMissRate::cpu_cluster.cpus0.data     0.239224                       # mshr miss rate for ReadExReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadExReq.mshrMissRate::cpu_cluster.cpus1.data     0.028504                       # mshr miss rate for ReadExReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadExReq.mshrMissRate::cpu_cluster.cpus2.data     0.703704                       # mshr miss rate for ReadExReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadExReq.mshrMissRate::cpu_cluster.cpus3.data     0.322468                       # mshr miss rate for ReadExReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadExReq.mshrMissRate::total     0.051634                       # mshr miss rate for ReadExReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadExReq.avgMshrMissLatency::cpu_cluster.cpus0.data 71899.399399                       # average ReadExReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadExReq.avgMshrMissLatency::cpu_cluster.cpus1.data 60200.356415                       # average ReadExReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadExReq.avgMshrMissLatency::cpu_cluster.cpus2.data 76151.315789                       # average ReadExReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadExReq.avgMshrMissLatency::cpu_cluster.cpus3.data 72315.433213                       # average ReadExReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadExReq.avgMshrMissLatency::total 66277.377892                       # average ReadExReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadReq.mshrUncacheable::cpu_cluster.cpus0.data          119                       # number of ReadReq MSHR uncacheable (Count)
testsys.cpu_cluster.l2.ReadReq.mshrUncacheable::cpu_cluster.cpus1.data         1620                       # number of ReadReq MSHR uncacheable (Count)
testsys.cpu_cluster.l2.ReadReq.mshrUncacheable::cpu_cluster.cpus2.data           26                       # number of ReadReq MSHR uncacheable (Count)
testsys.cpu_cluster.l2.ReadReq.mshrUncacheable::cpu_cluster.cpus3.data           33                       # number of ReadReq MSHR uncacheable (Count)
testsys.cpu_cluster.l2.ReadReq.mshrUncacheable::total         1798                       # number of ReadReq MSHR uncacheable (Count)
testsys.cpu_cluster.l2.ReadReq.mshrUncacheableLatency::cpu_cluster.cpus0.data      4592750                       # number of ReadReq MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.l2.ReadReq.mshrUncacheableLatency::cpu_cluster.cpus1.data    293701750                       # number of ReadReq MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.l2.ReadReq.mshrUncacheableLatency::cpu_cluster.cpus2.data       628500                       # number of ReadReq MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.l2.ReadReq.mshrUncacheableLatency::cpu_cluster.cpus3.data       795250                       # number of ReadReq MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.l2.ReadReq.mshrUncacheableLatency::total    299718250                       # number of ReadReq MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.l2.ReadReq.avgMshrUncacheableLatency::cpu_cluster.cpus0.data 38594.537815                       # average ReadReq mshr uncacheable latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadReq.avgMshrUncacheableLatency::cpu_cluster.cpus1.data 181297.376543                       # average ReadReq mshr uncacheable latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadReq.avgMshrUncacheableLatency::cpu_cluster.cpus2.data 24173.076923                       # average ReadReq mshr uncacheable latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadReq.avgMshrUncacheableLatency::cpu_cluster.cpus3.data 24098.484848                       # average ReadReq mshr uncacheable latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadReq.avgMshrUncacheableLatency::total 166695.355951                       # average ReadReq mshr uncacheable latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadSharedReq.hits::cpu_cluster.cpus0.data         2979                       # number of ReadSharedReq hits (Count)
testsys.cpu_cluster.l2.ReadSharedReq.hits::cpu_cluster.cpus1.data      1415402                       # number of ReadSharedReq hits (Count)
testsys.cpu_cluster.l2.ReadSharedReq.hits::cpu_cluster.cpus2.data          242                       # number of ReadSharedReq hits (Count)
testsys.cpu_cluster.l2.ReadSharedReq.hits::cpu_cluster.cpus3.data         2169                       # number of ReadSharedReq hits (Count)
testsys.cpu_cluster.l2.ReadSharedReq.hits::total      1420792                       # number of ReadSharedReq hits (Count)
testsys.cpu_cluster.l2.ReadSharedReq.misses::cpu_cluster.cpus0.data         2596                       # number of ReadSharedReq misses (Count)
testsys.cpu_cluster.l2.ReadSharedReq.misses::cpu_cluster.cpus1.data        27635                       # number of ReadSharedReq misses (Count)
testsys.cpu_cluster.l2.ReadSharedReq.misses::cpu_cluster.cpus2.data          487                       # number of ReadSharedReq misses (Count)
testsys.cpu_cluster.l2.ReadSharedReq.misses::cpu_cluster.cpus3.data         2389                       # number of ReadSharedReq misses (Count)
testsys.cpu_cluster.l2.ReadSharedReq.misses::total        33107                       # number of ReadSharedReq misses (Count)
testsys.cpu_cluster.l2.ReadSharedReq.missLatency::cpu_cluster.cpus0.data    196862000                       # number of ReadSharedReq miss ticks (Tick)
testsys.cpu_cluster.l2.ReadSharedReq.missLatency::cpu_cluster.cpus1.data   1979610500                       # number of ReadSharedReq miss ticks (Tick)
testsys.cpu_cluster.l2.ReadSharedReq.missLatency::cpu_cluster.cpus2.data     41986000                       # number of ReadSharedReq miss ticks (Tick)
testsys.cpu_cluster.l2.ReadSharedReq.missLatency::cpu_cluster.cpus3.data    182795250                       # number of ReadSharedReq miss ticks (Tick)
testsys.cpu_cluster.l2.ReadSharedReq.missLatency::total   2401253750                       # number of ReadSharedReq miss ticks (Tick)
testsys.cpu_cluster.l2.ReadSharedReq.accesses::cpu_cluster.cpus0.data         5575                       # number of ReadSharedReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.ReadSharedReq.accesses::cpu_cluster.cpus1.data      1443037                       # number of ReadSharedReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.ReadSharedReq.accesses::cpu_cluster.cpus2.data          729                       # number of ReadSharedReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.ReadSharedReq.accesses::cpu_cluster.cpus3.data         4558                       # number of ReadSharedReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.ReadSharedReq.accesses::total      1453899                       # number of ReadSharedReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.ReadSharedReq.missRate::cpu_cluster.cpus0.data     0.465650                       # miss rate for ReadSharedReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadSharedReq.missRate::cpu_cluster.cpus1.data     0.019151                       # miss rate for ReadSharedReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadSharedReq.missRate::cpu_cluster.cpus2.data     0.668038                       # miss rate for ReadSharedReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadSharedReq.missRate::cpu_cluster.cpus3.data     0.524133                       # miss rate for ReadSharedReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadSharedReq.missRate::total     0.022771                       # miss rate for ReadSharedReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadSharedReq.avgMissLatency::cpu_cluster.cpus0.data 75832.819723                       # average ReadSharedReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadSharedReq.avgMissLatency::cpu_cluster.cpus1.data 71634.177673                       # average ReadSharedReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadSharedReq.avgMissLatency::cpu_cluster.cpus2.data 86213.552361                       # average ReadSharedReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadSharedReq.avgMissLatency::cpu_cluster.cpus3.data 76515.383005                       # average ReadSharedReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadSharedReq.avgMissLatency::total 72530.091823                       # average ReadSharedReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadSharedReq.mshrHits::cpu_cluster.cpus0.data            1                       # number of ReadSharedReq MSHR hits (Count)
testsys.cpu_cluster.l2.ReadSharedReq.mshrHits::cpu_cluster.cpus1.data           12                       # number of ReadSharedReq MSHR hits (Count)
testsys.cpu_cluster.l2.ReadSharedReq.mshrHits::cpu_cluster.cpus3.data            8                       # number of ReadSharedReq MSHR hits (Count)
testsys.cpu_cluster.l2.ReadSharedReq.mshrHits::total           21                       # number of ReadSharedReq MSHR hits (Count)
testsys.cpu_cluster.l2.ReadSharedReq.mshrMisses::cpu_cluster.cpus0.data         2595                       # number of ReadSharedReq MSHR misses (Count)
testsys.cpu_cluster.l2.ReadSharedReq.mshrMisses::cpu_cluster.cpus1.data        27623                       # number of ReadSharedReq MSHR misses (Count)
testsys.cpu_cluster.l2.ReadSharedReq.mshrMisses::cpu_cluster.cpus2.data          487                       # number of ReadSharedReq MSHR misses (Count)
testsys.cpu_cluster.l2.ReadSharedReq.mshrMisses::cpu_cluster.cpus3.data         2381                       # number of ReadSharedReq MSHR misses (Count)
testsys.cpu_cluster.l2.ReadSharedReq.mshrMisses::total        33086                       # number of ReadSharedReq MSHR misses (Count)
testsys.cpu_cluster.l2.ReadSharedReq.mshrMissLatency::cpu_cluster.cpus0.data    193610250                       # number of ReadSharedReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.ReadSharedReq.mshrMissLatency::cpu_cluster.cpus1.data   1944430750                       # number of ReadSharedReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.ReadSharedReq.mshrMissLatency::cpu_cluster.cpus2.data     41377250                       # number of ReadSharedReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.ReadSharedReq.mshrMissLatency::cpu_cluster.cpus3.data    179448750                       # number of ReadSharedReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.ReadSharedReq.mshrMissLatency::total   2358867000                       # number of ReadSharedReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.ReadSharedReq.mshrMissRate::cpu_cluster.cpus0.data     0.465471                       # mshr miss rate for ReadSharedReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadSharedReq.mshrMissRate::cpu_cluster.cpus1.data     0.019142                       # mshr miss rate for ReadSharedReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadSharedReq.mshrMissRate::cpu_cluster.cpus2.data     0.668038                       # mshr miss rate for ReadSharedReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadSharedReq.mshrMissRate::cpu_cluster.cpus3.data     0.522378                       # mshr miss rate for ReadSharedReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadSharedReq.mshrMissRate::total     0.022757                       # mshr miss rate for ReadSharedReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadSharedReq.avgMshrMissLatency::cpu_cluster.cpus0.data 74608.959538                       # average ReadSharedReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadSharedReq.avgMshrMissLatency::cpu_cluster.cpus1.data 70391.729718                       # average ReadSharedReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadSharedReq.avgMshrMissLatency::cpu_cluster.cpus2.data 84963.552361                       # average ReadSharedReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadSharedReq.avgMshrMissLatency::cpu_cluster.cpus3.data 75366.967661                       # average ReadSharedReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadSharedReq.avgMshrMissLatency::total 71295.019041                       # average ReadSharedReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.UpgradeReq.hits::cpu_cluster.cpus0.data           75                       # number of UpgradeReq hits (Count)
testsys.cpu_cluster.l2.UpgradeReq.hits::cpu_cluster.cpus1.data          162                       # number of UpgradeReq hits (Count)
testsys.cpu_cluster.l2.UpgradeReq.hits::cpu_cluster.cpus2.data            3                       # number of UpgradeReq hits (Count)
testsys.cpu_cluster.l2.UpgradeReq.hits::cpu_cluster.cpus3.data           15                       # number of UpgradeReq hits (Count)
testsys.cpu_cluster.l2.UpgradeReq.hits::total          255                       # number of UpgradeReq hits (Count)
testsys.cpu_cluster.l2.UpgradeReq.misses::cpu_cluster.cpus0.data          277                       # number of UpgradeReq misses (Count)
testsys.cpu_cluster.l2.UpgradeReq.misses::cpu_cluster.cpus1.data          537                       # number of UpgradeReq misses (Count)
testsys.cpu_cluster.l2.UpgradeReq.misses::cpu_cluster.cpus2.data           64                       # number of UpgradeReq misses (Count)
testsys.cpu_cluster.l2.UpgradeReq.misses::cpu_cluster.cpus3.data          131                       # number of UpgradeReq misses (Count)
testsys.cpu_cluster.l2.UpgradeReq.misses::total         1009                       # number of UpgradeReq misses (Count)
testsys.cpu_cluster.l2.UpgradeReq.missLatency::cpu_cluster.cpus0.data       957000                       # number of UpgradeReq miss ticks (Tick)
testsys.cpu_cluster.l2.UpgradeReq.missLatency::cpu_cluster.cpus1.data      4774500                       # number of UpgradeReq miss ticks (Tick)
testsys.cpu_cluster.l2.UpgradeReq.missLatency::cpu_cluster.cpus2.data       135750                       # number of UpgradeReq miss ticks (Tick)
testsys.cpu_cluster.l2.UpgradeReq.missLatency::cpu_cluster.cpus3.data       526250                       # number of UpgradeReq miss ticks (Tick)
testsys.cpu_cluster.l2.UpgradeReq.missLatency::total      6393500                       # number of UpgradeReq miss ticks (Tick)
testsys.cpu_cluster.l2.UpgradeReq.accesses::cpu_cluster.cpus0.data          352                       # number of UpgradeReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.UpgradeReq.accesses::cpu_cluster.cpus1.data          699                       # number of UpgradeReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.UpgradeReq.accesses::cpu_cluster.cpus2.data           67                       # number of UpgradeReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.UpgradeReq.accesses::cpu_cluster.cpus3.data          146                       # number of UpgradeReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.UpgradeReq.accesses::total         1264                       # number of UpgradeReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.UpgradeReq.missRate::cpu_cluster.cpus0.data     0.786932                       # miss rate for UpgradeReq accesses (Ratio)
testsys.cpu_cluster.l2.UpgradeReq.missRate::cpu_cluster.cpus1.data     0.768240                       # miss rate for UpgradeReq accesses (Ratio)
testsys.cpu_cluster.l2.UpgradeReq.missRate::cpu_cluster.cpus2.data     0.955224                       # miss rate for UpgradeReq accesses (Ratio)
testsys.cpu_cluster.l2.UpgradeReq.missRate::cpu_cluster.cpus3.data     0.897260                       # miss rate for UpgradeReq accesses (Ratio)
testsys.cpu_cluster.l2.UpgradeReq.missRate::total     0.798259                       # miss rate for UpgradeReq accesses (Ratio)
testsys.cpu_cluster.l2.UpgradeReq.avgMissLatency::cpu_cluster.cpus0.data  3454.873646                       # average UpgradeReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.UpgradeReq.avgMissLatency::cpu_cluster.cpus1.data  8891.061453                       # average UpgradeReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.UpgradeReq.avgMissLatency::cpu_cluster.cpus2.data  2121.093750                       # average UpgradeReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.UpgradeReq.avgMissLatency::cpu_cluster.cpus3.data  4017.175573                       # average UpgradeReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.UpgradeReq.avgMissLatency::total  6336.471754                       # average UpgradeReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.UpgradeReq.mshrMisses::cpu_cluster.cpus0.data          277                       # number of UpgradeReq MSHR misses (Count)
testsys.cpu_cluster.l2.UpgradeReq.mshrMisses::cpu_cluster.cpus1.data          537                       # number of UpgradeReq MSHR misses (Count)
testsys.cpu_cluster.l2.UpgradeReq.mshrMisses::cpu_cluster.cpus2.data           64                       # number of UpgradeReq MSHR misses (Count)
testsys.cpu_cluster.l2.UpgradeReq.mshrMisses::cpu_cluster.cpus3.data          131                       # number of UpgradeReq MSHR misses (Count)
testsys.cpu_cluster.l2.UpgradeReq.mshrMisses::total         1009                       # number of UpgradeReq MSHR misses (Count)
testsys.cpu_cluster.l2.UpgradeReq.mshrMissLatency::cpu_cluster.cpus0.data      3468750                       # number of UpgradeReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.UpgradeReq.mshrMissLatency::cpu_cluster.cpus1.data      6724250                       # number of UpgradeReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.UpgradeReq.mshrMissLatency::cpu_cluster.cpus2.data       801500                       # number of UpgradeReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.UpgradeReq.mshrMissLatency::cpu_cluster.cpus3.data      1632750                       # number of UpgradeReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.UpgradeReq.mshrMissLatency::total     12627250                       # number of UpgradeReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.UpgradeReq.mshrMissRate::cpu_cluster.cpus0.data     0.786932                       # mshr miss rate for UpgradeReq accesses (Ratio)
testsys.cpu_cluster.l2.UpgradeReq.mshrMissRate::cpu_cluster.cpus1.data     0.768240                       # mshr miss rate for UpgradeReq accesses (Ratio)
testsys.cpu_cluster.l2.UpgradeReq.mshrMissRate::cpu_cluster.cpus2.data     0.955224                       # mshr miss rate for UpgradeReq accesses (Ratio)
testsys.cpu_cluster.l2.UpgradeReq.mshrMissRate::cpu_cluster.cpus3.data     0.897260                       # mshr miss rate for UpgradeReq accesses (Ratio)
testsys.cpu_cluster.l2.UpgradeReq.mshrMissRate::total     0.798259                       # mshr miss rate for UpgradeReq accesses (Ratio)
testsys.cpu_cluster.l2.UpgradeReq.avgMshrMissLatency::cpu_cluster.cpus0.data 12522.563177                       # average UpgradeReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.UpgradeReq.avgMshrMissLatency::cpu_cluster.cpus1.data 12521.880819                       # average UpgradeReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.UpgradeReq.avgMshrMissLatency::cpu_cluster.cpus2.data 12523.437500                       # average UpgradeReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.UpgradeReq.avgMshrMissLatency::cpu_cluster.cpus3.data 12463.740458                       # average UpgradeReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.UpgradeReq.avgMshrMissLatency::total 12514.618434                       # average UpgradeReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.WriteReq.mshrUncacheable::cpu_cluster.cpus0.data           56                       # number of WriteReq MSHR uncacheable (Count)
testsys.cpu_cluster.l2.WriteReq.mshrUncacheable::cpu_cluster.cpus1.data         1640                       # number of WriteReq MSHR uncacheable (Count)
testsys.cpu_cluster.l2.WriteReq.mshrUncacheable::cpu_cluster.cpus2.data           13                       # number of WriteReq MSHR uncacheable (Count)
testsys.cpu_cluster.l2.WriteReq.mshrUncacheable::cpu_cluster.cpus3.data           19                       # number of WriteReq MSHR uncacheable (Count)
testsys.cpu_cluster.l2.WriteReq.mshrUncacheable::total         1728                       # number of WriteReq MSHR uncacheable (Count)
testsys.cpu_cluster.l2.WritebackClean.hits::writebacks       133989                       # number of WritebackClean hits (Count)
testsys.cpu_cluster.l2.WritebackClean.hits::total       133989                       # number of WritebackClean hits (Count)
testsys.cpu_cluster.l2.WritebackClean.accesses::writebacks       133989                       # number of WritebackClean accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.WritebackClean.accesses::total       133989                       # number of WritebackClean accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.WritebackDirty.hits::writebacks      1466786                       # number of WritebackDirty hits (Count)
testsys.cpu_cluster.l2.WritebackDirty.hits::total      1466786                       # number of WritebackDirty hits (Count)
testsys.cpu_cluster.l2.WritebackDirty.accesses::writebacks      1466786                       # number of WritebackDirty accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.WritebackDirty.accesses::total      1466786                       # number of WritebackDirty accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.power_state.pwrStateResidencyTicks::UNDEFINED 1113479333500                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.l2.prefetcher.demandMshrMisses       103251                       # demands not covered by prefetchs (Count)
testsys.cpu_cluster.l2.prefetcher.pfIssued         6001                       # number of hwpf issued (Count)
testsys.cpu_cluster.l2.prefetcher.pfUnused         3734                       # number of HardPF blocks evicted w/o reference (Count)
testsys.cpu_cluster.l2.prefetcher.pfUseful           17                       # number of useful prefetch (Count)
testsys.cpu_cluster.l2.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
testsys.cpu_cluster.l2.prefetcher.accuracy     0.002833                       # accuracy of the prefetcher (Count)
testsys.cpu_cluster.l2.prefetcher.coverage     0.000165                       # coverage brought by this prefetcher (Count)
testsys.cpu_cluster.l2.prefetcher.pfHitInCache         1944                       # number of prefetches hitting in cache (Count)
testsys.cpu_cluster.l2.prefetcher.pfHitInMSHR           37                       # number of prefetches hitting in a MSHR (Count)
testsys.cpu_cluster.l2.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
testsys.cpu_cluster.l2.prefetcher.pfLate         1981                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
testsys.cpu_cluster.l2.prefetcher.pfIdentified         6009                       # number of prefetch candidates identified (Count)
testsys.cpu_cluster.l2.prefetcher.pfBufferHit            8                       # number of redundant prefetches already in prefetch queue (Count)
testsys.cpu_cluster.l2.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
testsys.cpu_cluster.l2.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
testsys.cpu_cluster.l2.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
testsys.cpu_cluster.l2.prefetcher.pfSpanPage         1071                       # number of prefetches that crossed the page (Count)
testsys.cpu_cluster.l2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 1113479333500                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.l2.tags.tagsInUse    15307.418587                       # Average ticks per tags in use ((Tick/Count))
testsys.cpu_cluster.l2.tags.totalRefs         3181299                       # Total number of references to valid blocks. (Count)
testsys.cpu_cluster.l2.tags.sampledRefs       1598291                       # Sample count of references to valid blocks. (Count)
testsys.cpu_cluster.l2.tags.avgRefs          1.990438                       # Average number of references to valid blocks. ((Count/Count))
testsys.cpu_cluster.l2.tags.warmupTick              0                       # The tick when the warmup percentage was hit. (Tick)
testsys.cpu_cluster.l2.tags.occupancies::writebacks 15275.012443                       # Average occupied blocks per tick, per requestor ((Count/Tick))
testsys.cpu_cluster.l2.tags.occupancies::cpu_cluster.l2.prefetcher    32.406144                       # Average occupied blocks per tick, per requestor ((Count/Tick))
testsys.cpu_cluster.l2.tags.avgOccs::writebacks     0.932313                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.l2.tags.avgOccs::cpu_cluster.l2.prefetcher     0.001978                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.l2.tags.avgOccs::total     0.934291                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.l2.tags.occupanciesTaskId::1022          122                       # Occupied blocks per task id (Count)
testsys.cpu_cluster.l2.tags.occupanciesTaskId::1023          236                       # Occupied blocks per task id (Count)
testsys.cpu_cluster.l2.tags.occupanciesTaskId::1024        15604                       # Occupied blocks per task id (Count)
testsys.cpu_cluster.l2.tags.ageTaskId_1022::1           33                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.l2.tags.ageTaskId_1022::2           82                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.l2.tags.ageTaskId_1022::3            4                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.l2.tags.ageTaskId_1022::4            3                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.l2.tags.ageTaskId_1023::0            1                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.l2.tags.ageTaskId_1023::1           10                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.l2.tags.ageTaskId_1023::2          194                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.l2.tags.ageTaskId_1023::3            8                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.l2.tags.ageTaskId_1023::4           23                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.l2.tags.ageTaskId_1024::0          214                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.l2.tags.ageTaskId_1024::1          817                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.l2.tags.ageTaskId_1024::2         9252                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.l2.tags.ageTaskId_1024::3          625                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.l2.tags.ageTaskId_1024::4         4696                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.l2.tags.ratioOccsTaskId::1022     0.007446                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
testsys.cpu_cluster.l2.tags.ratioOccsTaskId::1023     0.014404                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
testsys.cpu_cluster.l2.tags.ratioOccsTaskId::1024     0.952393                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
testsys.cpu_cluster.l2.tags.tagAccesses      54850573                       # Number of tag accesses (Count)
testsys.cpu_cluster.l2.tags.dataAccesses     54850573                       # Number of data accesses (Count)
testsys.cpu_cluster.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1113479333500                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.toL2Bus.transDist::ReadReq         1798                       # Transaction distribution (Count)
testsys.cpu_cluster.toL2Bus.transDist::ReadResp      1657372                       # Transaction distribution (Count)
testsys.cpu_cluster.toL2Bus.transDist::WriteReq         1728                       # Transaction distribution (Count)
testsys.cpu_cluster.toL2Bus.transDist::WriteResp         1728                       # Transaction distribution (Count)
testsys.cpu_cluster.toL2Bus.transDist::WritebackDirty      1480146                       # Transaction distribution (Count)
testsys.cpu_cluster.toL2Bus.transDist::WritebackClean       195931                       # Transaction distribution (Count)
testsys.cpu_cluster.toL2Bus.transDist::CleanEvict       150497                       # Transaction distribution (Count)
testsys.cpu_cluster.toL2Bus.transDist::HardPFReq         7169                       # Transaction distribution (Count)
testsys.cpu_cluster.toL2Bus.transDist::UpgradeReq         2504                       # Transaction distribution (Count)
testsys.cpu_cluster.toL2Bus.transDist::UpgradeResp         2504                       # Transaction distribution (Count)
testsys.cpu_cluster.toL2Bus.transDist::ReadExReq        38114                       # Transaction distribution (Count)
testsys.cpu_cluster.toL2Bus.transDist::ReadExResp        38114                       # Transaction distribution (Count)
testsys.cpu_cluster.toL2Bus.transDist::ReadCleanReq       196455                       # Transaction distribution (Count)
testsys.cpu_cluster.toL2Bus.transDist::ReadSharedReq      1459119                       # Transaction distribution (Count)
testsys.cpu_cluster.toL2Bus.transDist::InvalidateReq        11308                       # Transaction distribution (Count)
testsys.cpu_cluster.toL2Bus.transDist::InvalidateResp        11308                       # Transaction distribution (Count)
testsys.cpu_cluster.toL2Bus.pktCount_testsys.cpu_cluster.cpus0.icache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port        60739                       # Packet count per connected requestor and responder (Count)
testsys.cpu_cluster.toL2Bus.pktCount_testsys.cpu_cluster.cpus0.dcache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port        28120                       # Packet count per connected requestor and responder (Count)
testsys.cpu_cluster.toL2Bus.pktCount_testsys.cpu_cluster.cpus0.itb_walker_cache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port         1091                       # Packet count per connected requestor and responder (Count)
testsys.cpu_cluster.toL2Bus.pktCount_testsys.cpu_cluster.cpus0.dtb_walker_cache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port         6890                       # Packet count per connected requestor and responder (Count)
testsys.cpu_cluster.toL2Bus.pktCount_testsys.cpu_cluster.cpus1.icache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port       408134                       # Packet count per connected requestor and responder (Count)
testsys.cpu_cluster.toL2Bus.pktCount_testsys.cpu_cluster.cpus1.dcache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port      4470120                       # Packet count per connected requestor and responder (Count)
testsys.cpu_cluster.toL2Bus.pktCount_testsys.cpu_cluster.cpus1.itb_walker_cache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port         2814                       # Packet count per connected requestor and responder (Count)
testsys.cpu_cluster.toL2Bus.pktCount_testsys.cpu_cluster.cpus1.dtb_walker_cache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port        53600                       # Packet count per connected requestor and responder (Count)
testsys.cpu_cluster.toL2Bus.pktCount_testsys.cpu_cluster.cpus2.icache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port         7938                       # Packet count per connected requestor and responder (Count)
testsys.cpu_cluster.toL2Bus.pktCount_testsys.cpu_cluster.cpus2.dcache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port         3332                       # Packet count per connected requestor and responder (Count)
testsys.cpu_cluster.toL2Bus.pktCount_testsys.cpu_cluster.cpus2.itb_walker_cache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port           99                       # Packet count per connected requestor and responder (Count)
testsys.cpu_cluster.toL2Bus.pktCount_testsys.cpu_cluster.cpus2.dtb_walker_cache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port         1140                       # Packet count per connected requestor and responder (Count)
testsys.cpu_cluster.toL2Bus.pktCount_testsys.cpu_cluster.cpus3.icache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port        39018                       # Packet count per connected requestor and responder (Count)
testsys.cpu_cluster.toL2Bus.pktCount_testsys.cpu_cluster.cpus3.dcache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port        24888                       # Packet count per connected requestor and responder (Count)
testsys.cpu_cluster.toL2Bus.pktCount_testsys.cpu_cluster.cpus3.itb_walker_cache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port         1132                       # Packet count per connected requestor and responder (Count)
testsys.cpu_cluster.toL2Bus.pktCount_testsys.cpu_cluster.cpus3.dtb_walker_cache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port         5600                       # Packet count per connected requestor and responder (Count)
testsys.cpu_cluster.toL2Bus.pktCount::total      5114655                       # Packet count per connected requestor and responder (Count)
testsys.cpu_cluster.toL2Bus.pktSize_testsys.cpu_cluster.cpus0.icache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port      2590656                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.cpu_cluster.toL2Bus.pktSize_testsys.cpu_cluster.cpus0.dcache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port       797254                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.cpu_cluster.toL2Bus.pktSize_testsys.cpu_cluster.cpus0.itb_walker_cache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port        45184                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.cpu_cluster.toL2Bus.pktSize_testsys.cpu_cluster.cpus0.dtb_walker_cache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port       291520                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.cpu_cluster.toL2Bus.pktSize_testsys.cpu_cluster.cpus1.icache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port     17408320                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.cpu_cluster.toL2Bus.pktSize_testsys.cpu_cluster.cpus1.dcache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port    187722670                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.cpu_cluster.toL2Bus.pktSize_testsys.cpu_cluster.cpus1.itb_walker_cache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port       118848                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.cpu_cluster.toL2Bus.pktSize_testsys.cpu_cluster.cpus1.dtb_walker_cache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port      2279360                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.cpu_cluster.toL2Bus.pktSize_testsys.cpu_cluster.cpus2.icache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port       333504                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.cpu_cluster.toL2Bus.pktSize_testsys.cpu_cluster.cpus2.dcache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port        73116                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.cpu_cluster.toL2Bus.pktSize_testsys.cpu_cluster.cpus2.itb_walker_cache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port         4224                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.cpu_cluster.toL2Bus.pktSize_testsys.cpu_cluster.cpus2.dtb_walker_cache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port        48640                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.cpu_cluster.toL2Bus.pktSize_testsys.cpu_cluster.cpus3.icache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port      1664768                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.cpu_cluster.toL2Bus.pktSize_testsys.cpu_cluster.cpus3.dcache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port       750158                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.cpu_cluster.toL2Bus.pktSize_testsys.cpu_cluster.cpus3.itb_walker_cache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port        48192                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.cpu_cluster.toL2Bus.pktSize_testsys.cpu_cluster.cpus3.dtb_walker_cache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port       238144                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.cpu_cluster.toL2Bus.pktSize::total    214414558                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.cpu_cluster.toL2Bus.snoops             141140                       # Total snoops (Count)
testsys.cpu_cluster.toL2Bus.snoopTraffic      1258944                       # Total snoop traffic (Byte)
testsys.cpu_cluster.toL2Bus.snoopFanout::samples      1844615                       # Request fanout histogram (Count)
testsys.cpu_cluster.toL2Bus.snoopFanout::mean     0.213280                       # Request fanout histogram (Count)
testsys.cpu_cluster.toL2Bus.snoopFanout::stdev     0.751549                       # Request fanout histogram (Count)
testsys.cpu_cluster.toL2Bus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
testsys.cpu_cluster.toL2Bus.snoopFanout::0      1660302     90.01%     90.01% # Request fanout histogram (Count)
testsys.cpu_cluster.toL2Bus.snoopFanout::1        73410      3.98%     93.99% # Request fanout histogram (Count)
testsys.cpu_cluster.toL2Bus.snoopFanout::2        48103      2.61%     96.60% # Request fanout histogram (Count)
testsys.cpu_cluster.toL2Bus.snoopFanout::3        38731      2.10%     98.70% # Request fanout histogram (Count)
testsys.cpu_cluster.toL2Bus.snoopFanout::4        19855      1.08%     99.77% # Request fanout histogram (Count)
testsys.cpu_cluster.toL2Bus.snoopFanout::5          839      0.05%     99.82% # Request fanout histogram (Count)
testsys.cpu_cluster.toL2Bus.snoopFanout::6          797      0.04%     99.86% # Request fanout histogram (Count)
testsys.cpu_cluster.toL2Bus.snoopFanout::7         1507      0.08%     99.94% # Request fanout histogram (Count)
testsys.cpu_cluster.toL2Bus.snoopFanout::8          979      0.05%    100.00% # Request fanout histogram (Count)
testsys.cpu_cluster.toL2Bus.snoopFanout::9           87      0.00%    100.00% # Request fanout histogram (Count)
testsys.cpu_cluster.toL2Bus.snoopFanout::10            5      0.00%    100.00% # Request fanout histogram (Count)
testsys.cpu_cluster.toL2Bus.snoopFanout::11            0      0.00%    100.00% # Request fanout histogram (Count)
testsys.cpu_cluster.toL2Bus.snoopFanout::12            0      0.00%    100.00% # Request fanout histogram (Count)
testsys.cpu_cluster.toL2Bus.snoopFanout::13            0      0.00%    100.00% # Request fanout histogram (Count)
testsys.cpu_cluster.toL2Bus.snoopFanout::14            0      0.00%    100.00% # Request fanout histogram (Count)
testsys.cpu_cluster.toL2Bus.snoopFanout::15            0      0.00%    100.00% # Request fanout histogram (Count)
testsys.cpu_cluster.toL2Bus.snoopFanout::16            0      0.00%    100.00% # Request fanout histogram (Count)
testsys.cpu_cluster.toL2Bus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
testsys.cpu_cluster.toL2Bus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
testsys.cpu_cluster.toL2Bus.snoopFanout::max_value           10                       # Request fanout histogram (Count)
testsys.cpu_cluster.toL2Bus.snoopFanout::total      1844615                       # Request fanout histogram (Count)
testsys.cpu_cluster.toL2Bus.power_state.pwrStateResidencyTicks::UNDEFINED 1113479333500                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.toL2Bus.reqLayer0.occupancy   1268906499                       # Layer occupancy (ticks) (Tick)
testsys.cpu_cluster.toL2Bus.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
testsys.cpu_cluster.toL2Bus.respLayer0.occupancy     10148174                       # Layer occupancy (ticks) (Tick)
testsys.cpu_cluster.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
testsys.cpu_cluster.toL2Bus.respLayer1.occupancy      4919437                       # Layer occupancy (ticks) (Tick)
testsys.cpu_cluster.toL2Bus.respLayer1.utilization          0.0                       # Layer utilization (Ratio)
testsys.cpu_cluster.toL2Bus.respLayer10.occupancy        16500                       # Layer occupancy (ticks) (Tick)
testsys.cpu_cluster.toL2Bus.respLayer10.utilization          0.0                       # Layer utilization (Ratio)
testsys.cpu_cluster.toL2Bus.respLayer11.occupancy       190249                       # Layer occupancy (ticks) (Tick)
testsys.cpu_cluster.toL2Bus.respLayer11.utilization          0.0                       # Layer utilization (Ratio)
testsys.cpu_cluster.toL2Bus.respLayer12.occupancy      6518936                       # Layer occupancy (ticks) (Tick)
testsys.cpu_cluster.toL2Bus.respLayer12.utilization          0.0                       # Layer utilization (Ratio)
testsys.cpu_cluster.toL2Bus.respLayer13.occupancy      4120171                       # Layer occupancy (ticks) (Tick)
testsys.cpu_cluster.toL2Bus.respLayer13.utilization          0.0                       # Layer utilization (Ratio)
testsys.cpu_cluster.toL2Bus.respLayer14.occupancy       190745                       # Layer occupancy (ticks) (Tick)
testsys.cpu_cluster.toL2Bus.respLayer14.utilization          0.0                       # Layer utilization (Ratio)
testsys.cpu_cluster.toL2Bus.respLayer15.occupancy       941492                       # Layer occupancy (ticks) (Tick)
testsys.cpu_cluster.toL2Bus.respLayer15.utilization          0.0                       # Layer utilization (Ratio)
testsys.cpu_cluster.toL2Bus.respLayer2.occupancy       192500                       # Layer occupancy (ticks) (Tick)
testsys.cpu_cluster.toL2Bus.respLayer2.utilization          0.0                       # Layer utilization (Ratio)
testsys.cpu_cluster.toL2Bus.respLayer3.occupancy      1169243                       # Layer occupancy (ticks) (Tick)
testsys.cpu_cluster.toL2Bus.respLayer3.utilization          0.0                       # Layer utilization (Ratio)
testsys.cpu_cluster.toL2Bus.respLayer4.occupancy     68092389                       # Layer occupancy (ticks) (Tick)
testsys.cpu_cluster.toL2Bus.respLayer4.utilization          0.0                       # Layer utilization (Ratio)
testsys.cpu_cluster.toL2Bus.respLayer5.occupancy    743524231                       # Layer occupancy (ticks) (Tick)
testsys.cpu_cluster.toL2Bus.respLayer5.utilization          0.0                       # Layer utilization (Ratio)
testsys.cpu_cluster.toL2Bus.respLayer6.occupancy       478998                       # Layer occupancy (ticks) (Tick)
testsys.cpu_cluster.toL2Bus.respLayer6.utilization          0.0                       # Layer utilization (Ratio)
testsys.cpu_cluster.toL2Bus.respLayer7.occupancy      8995239                       # Layer occupancy (ticks) (Tick)
testsys.cpu_cluster.toL2Bus.respLayer7.utilization          0.0                       # Layer utilization (Ratio)
testsys.cpu_cluster.toL2Bus.respLayer8.occupancy      1370223                       # Layer occupancy (ticks) (Tick)
testsys.cpu_cluster.toL2Bus.respLayer8.utilization          0.0                       # Layer utilization (Ratio)
testsys.cpu_cluster.toL2Bus.respLayer9.occupancy       876745                       # Layer occupancy (ticks) (Tick)
testsys.cpu_cluster.toL2Bus.respLayer9.utilization          0.0                       # Layer utilization (Ratio)
testsys.cpu_cluster.toL2Bus.snoop_filter.totRequests      3407654                       # Total number of requests made to the snoop filter. (Count)
testsys.cpu_cluster.toL2Bus.snoop_filter.hitSingleRequests      1661633                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
testsys.cpu_cluster.toL2Bus.snoop_filter.hitMultiRequests       119477                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
testsys.cpu_cluster.toL2Bus.snoop_filter.totSnoops       103639                       # Total number of snoops made to the snoop filter. (Count)
testsys.cpu_cluster.toL2Bus.snoop_filter.hitSingleSnoops        36252                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
testsys.cpu_cluster.toL2Bus.snoop_filter.hitMultiSnoops        67387                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
testsys.cpu_cluster.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
testsys.iobridge.power_state.pwrStateResidencyTicks::UNDEFINED 1113479333500                       # Cumulative time (in ticks) in various power states (Tick)
testsys.iobus.transDist::ReadReq                 1314                       # Transaction distribution (Count)
testsys.iobus.transDist::ReadResp                1314                       # Transaction distribution (Count)
testsys.iobus.transDist::WriteReq                1458                       # Transaction distribution (Count)
testsys.iobus.transDist::WriteResp               1458                       # Transaction distribution (Count)
testsys.iobus.pktCount_testsys.iobridge.mem_side_port::testsys.pci_devices0.pio           82                       # Packet count per connected requestor and responder (Count)
testsys.iobus.pktCount_testsys.iobridge.mem_side_port::testsys.realview.uart0.pio         5462                       # Packet count per connected requestor and responder (Count)
testsys.iobus.pktCount_testsys.iobridge.mem_side_port::total         5544                       # Packet count per connected requestor and responder (Count)
testsys.iobus.pktCount::total                    5544                       # Packet count per connected requestor and responder (Count)
testsys.iobus.pktSize_testsys.iobridge.mem_side_port::testsys.pci_devices0.pio           64                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.iobus.pktSize_testsys.iobridge.mem_side_port::testsys.realview.uart0.pio         5462                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.iobus.pktSize_testsys.iobridge.mem_side_port::total         5526                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.iobus.pktSize::total                     5526                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.iobus.power_state.pwrStateResidencyTicks::UNDEFINED 1113479333500                       # Cumulative time (in ticks) in various power states (Tick)
testsys.iobus.reqLayer0.occupancy               79750                       # Layer occupancy (ticks) (Tick)
testsys.iobus.reqLayer0.utilization               0.0                       # Layer utilization (Ratio)
testsys.iobus.reqLayer18.occupancy            5160751                       # Layer occupancy (ticks) (Tick)
testsys.iobus.reqLayer18.utilization              0.0                       # Layer utilization (Ratio)
testsys.iobus.respLayer5.occupancy            4086000                       # Layer occupancy (ticks) (Tick)
testsys.iobus.respLayer5.utilization              0.0                       # Layer utilization (Ratio)
testsys.iocache.blockedCycles::no_mshrs             0                       # number of cycles access was blocked (Cycle)
testsys.iocache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
testsys.iocache.blockedCauses::no_mshrs             0                       # number of times access was blocked (Count)
testsys.iocache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
testsys.iocache.avgBlocked::no_mshrs              nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.iocache.avgBlocked::no_targets            nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.iocache.replacements                        0                       # number of replacements (Count)
testsys.iocache.power_state.pwrStateResidencyTicks::UNDEFINED 1113479333500                       # Cumulative time (in ticks) in various power states (Tick)
testsys.iocache.tags.tagsInUse                      0                       # Average ticks per tags in use ((Tick/Count))
testsys.iocache.tags.totalRefs                      0                       # Total number of references to valid blocks. (Count)
testsys.iocache.tags.sampledRefs                    0                       # Sample count of references to valid blocks. (Count)
testsys.iocache.tags.avgRefs                      nan                       # Average number of references to valid blocks. ((Count/Count))
testsys.iocache.tags.warmupTick                     0                       # The tick when the warmup percentage was hit. (Tick)
testsys.iocache.tags.tagAccesses                    0                       # Number of tag accesses (Count)
testsys.iocache.tags.dataAccesses                   0                       # Number of data accesses (Count)
testsys.iocache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1113479333500                       # Cumulative time (in ticks) in various power states (Tick)
testsys.mem_ctrls.avgPriority_writebacks::samples     13360.00                       # Average QoS priority value for accepted requests (Count)
testsys.mem_ctrls.avgPriority_cpu_cluster.cpus0.mmu.dtb_walker::samples       946.00                       # Average QoS priority value for accepted requests (Count)
testsys.mem_ctrls.avgPriority_cpu_cluster.cpus0.mmu.itb_walker::samples       183.00                       # Average QoS priority value for accepted requests (Count)
testsys.mem_ctrls.avgPriority_cpu_cluster.cpus0.inst::samples     11727.00                       # Average QoS priority value for accepted requests (Count)
testsys.mem_ctrls.avgPriority_cpu_cluster.cpus0.data::samples      2919.00                       # Average QoS priority value for accepted requests (Count)
testsys.mem_ctrls.avgPriority_cpu_cluster.cpus1.mmu.dtb_walker::samples      6273.00                       # Average QoS priority value for accepted requests (Count)
testsys.mem_ctrls.avgPriority_cpu_cluster.cpus1.mmu.itb_walker::samples       423.00                       # Average QoS priority value for accepted requests (Count)
testsys.mem_ctrls.avgPriority_cpu_cluster.cpus1.inst::samples     38789.00                       # Average QoS priority value for accepted requests (Count)
testsys.mem_ctrls.avgPriority_cpu_cluster.cpus1.data::samples     28469.00                       # Average QoS priority value for accepted requests (Count)
testsys.mem_ctrls.avgPriority_cpu_cluster.cpus2.mmu.dtb_walker::samples       159.00                       # Average QoS priority value for accepted requests (Count)
testsys.mem_ctrls.avgPriority_cpu_cluster.cpus2.mmu.itb_walker::samples        19.00                       # Average QoS priority value for accepted requests (Count)
testsys.mem_ctrls.avgPriority_cpu_cluster.cpus2.inst::samples      1949.00                       # Average QoS priority value for accepted requests (Count)
testsys.mem_ctrls.avgPriority_cpu_cluster.cpus2.data::samples       561.00                       # Average QoS priority value for accepted requests (Count)
testsys.mem_ctrls.avgPriority_cpu_cluster.cpus3.mmu.dtb_walker::samples       757.00                       # Average QoS priority value for accepted requests (Count)
testsys.mem_ctrls.avgPriority_cpu_cluster.cpus3.mmu.itb_walker::samples       212.00                       # Average QoS priority value for accepted requests (Count)
testsys.mem_ctrls.avgPriority_cpu_cluster.cpus3.inst::samples      6782.00                       # Average QoS priority value for accepted requests (Count)
testsys.mem_ctrls.avgPriority_cpu_cluster.cpus3.data::samples      2928.00                       # Average QoS priority value for accepted requests (Count)
testsys.mem_ctrls.avgPriority_cpu_cluster.l2.prefetcher::samples      3766.00                       # Average QoS priority value for accepted requests (Count)
testsys.mem_ctrls.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (Second)
testsys.mem_ctrls.priorityMaxLatency     0.965764460750                       # per QoS priority maximum request to response latency (Second)
testsys.mem_ctrls.numReadWriteTurnArounds          742                       # Number of turnarounds from READ to WRITE (Count)
testsys.mem_ctrls.numWriteReadTurnArounds          742                       # Number of turnarounds from WRITE to READ (Count)
testsys.mem_ctrls.numStayReadState             379562                       # Number of times bus staying in READ state (Count)
testsys.mem_ctrls.numStayWriteState             12620                       # Number of times bus staying in WRITE state (Count)
testsys.mem_ctrls.readReqs                     106919                       # Number of read requests accepted (Count)
testsys.mem_ctrls.writeReqs                     13360                       # Number of write requests accepted (Count)
testsys.mem_ctrls.readBursts                   106919                       # Number of controller read bursts, including those serviced by the write queue (Count)
testsys.mem_ctrls.writeBursts                   13360                       # Number of controller write bursts, including those merged in the write queue (Count)
testsys.mem_ctrls.servicedByWrQ                    57                       # Number of controller read bursts serviced by the write queue (Count)
testsys.mem_ctrls.mergedWrBursts                    0                       # Number of controller write bursts merged with an existing one (Count)
testsys.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
testsys.mem_ctrls.avgRdQLen                      1.08                       # Average read queue length when enqueuing ((Count/Tick))
testsys.mem_ctrls.avgWrQLen                     24.99                       # Average write queue length when enqueuing ((Count/Tick))
testsys.mem_ctrls.numRdRetry                        0                       # Number of times read queue was full causing retry (Count)
testsys.mem_ctrls.numWrRetry                        0                       # Number of times write queue was full causing retry (Count)
testsys.mem_ctrls.readPktSize::0                    0                       # Read request sizes (log2) (Count)
testsys.mem_ctrls.readPktSize::1                    0                       # Read request sizes (log2) (Count)
testsys.mem_ctrls.readPktSize::2                    0                       # Read request sizes (log2) (Count)
testsys.mem_ctrls.readPktSize::3                    0                       # Read request sizes (log2) (Count)
testsys.mem_ctrls.readPktSize::4                    0                       # Read request sizes (log2) (Count)
testsys.mem_ctrls.readPktSize::5                    0                       # Read request sizes (log2) (Count)
testsys.mem_ctrls.readPktSize::6               106919                       # Read request sizes (log2) (Count)
testsys.mem_ctrls.writePktSize::0                   0                       # Write request sizes (log2) (Count)
testsys.mem_ctrls.writePktSize::1                   0                       # Write request sizes (log2) (Count)
testsys.mem_ctrls.writePktSize::2                   0                       # Write request sizes (log2) (Count)
testsys.mem_ctrls.writePktSize::3                   0                       # Write request sizes (log2) (Count)
testsys.mem_ctrls.writePktSize::4                   0                       # Write request sizes (log2) (Count)
testsys.mem_ctrls.writePktSize::5                   0                       # Write request sizes (log2) (Count)
testsys.mem_ctrls.writePktSize::6               13360                       # Write request sizes (log2) (Count)
testsys.mem_ctrls.rdQLenPdf::0                  81642                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::1                  15367                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::2                   5088                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::3                   2214                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::4                    849                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::5                    482                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::6                    410                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::7                    382                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::8                    352                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::9                     50                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::10                    12                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::11                     6                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::12                     2                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::13                     3                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::14                     1                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::15                     1                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::16                     1                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::17                     0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::18                     0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::19                     0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::20                     0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::21                     0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::22                     0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::23                     0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::24                     0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::25                     0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::26                     0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::27                     0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::28                     0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::29                     0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::30                     0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::31                     0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::0                      0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::1                      0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::2                      0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::3                      0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::4                      0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::5                      0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::6                      0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::7                      0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::8                      0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::9                      0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::10                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::11                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::12                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::13                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::14                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::15                   228                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::16                   309                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::17                   649                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::18                   753                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::19                   810                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::20                   812                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::21                   820                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::22                   835                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::23                   842                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::24                   831                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::25                   831                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::26                   840                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::27                   822                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::28                   830                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::29                   821                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::30                   764                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::31                   753                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::32                   746                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::33                    11                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::34                     7                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::35                     7                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::36                     8                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::37                     8                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::38                     5                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::39                     7                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::40                     3                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::41                     4                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::42                     2                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::43                     2                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::44                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::45                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::46                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::47                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::48                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::49                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::50                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::51                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::52                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::53                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::54                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::55                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::56                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::57                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::58                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::59                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::60                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::61                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::62                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::63                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.rdPerTurnAround::samples          742                       # Reads before turning the bus around for writes (Count)
testsys.mem_ctrls.rdPerTurnAround::mean    143.978437                       # Reads before turning the bus around for writes (Count)
testsys.mem_ctrls.rdPerTurnAround::stdev   874.216898                       # Reads before turning the bus around for writes (Count)
testsys.mem_ctrls.rdPerTurnAround::0-1023          737     99.33%     99.33% # Reads before turning the bus around for writes (Count)
testsys.mem_ctrls.rdPerTurnAround::2048-3071            1      0.13%     99.46% # Reads before turning the bus around for writes (Count)
testsys.mem_ctrls.rdPerTurnAround::3072-4095            1      0.13%     99.60% # Reads before turning the bus around for writes (Count)
testsys.mem_ctrls.rdPerTurnAround::6144-7167            1      0.13%     99.73% # Reads before turning the bus around for writes (Count)
testsys.mem_ctrls.rdPerTurnAround::9216-10239            1      0.13%     99.87% # Reads before turning the bus around for writes (Count)
testsys.mem_ctrls.rdPerTurnAround::19456-20479            1      0.13%    100.00% # Reads before turning the bus around for writes (Count)
testsys.mem_ctrls.rdPerTurnAround::total          742                       # Reads before turning the bus around for writes (Count)
testsys.mem_ctrls.wrPerTurnAround::samples          742                       # Writes before turning the bus around for reads (Count)
testsys.mem_ctrls.wrPerTurnAround::mean     17.986523                       # Writes before turning the bus around for reads (Count)
testsys.mem_ctrls.wrPerTurnAround::gmean    17.650282                       # Writes before turning the bus around for reads (Count)
testsys.mem_ctrls.wrPerTurnAround::stdev     4.039926                       # Writes before turning the bus around for reads (Count)
testsys.mem_ctrls.wrPerTurnAround::16             482     64.96%     64.96% # Writes before turning the bus around for reads (Count)
testsys.mem_ctrls.wrPerTurnAround::17              16      2.16%     67.12% # Writes before turning the bus around for reads (Count)
testsys.mem_ctrls.wrPerTurnAround::18              86     11.59%     78.71% # Writes before turning the bus around for reads (Count)
testsys.mem_ctrls.wrPerTurnAround::19              34      4.58%     83.29% # Writes before turning the bus around for reads (Count)
testsys.mem_ctrls.wrPerTurnAround::20              12      1.62%     84.91% # Writes before turning the bus around for reads (Count)
testsys.mem_ctrls.wrPerTurnAround::21              20      2.70%     87.60% # Writes before turning the bus around for reads (Count)
testsys.mem_ctrls.wrPerTurnAround::22              10      1.35%     88.95% # Writes before turning the bus around for reads (Count)
testsys.mem_ctrls.wrPerTurnAround::23              13      1.75%     90.70% # Writes before turning the bus around for reads (Count)
testsys.mem_ctrls.wrPerTurnAround::24              14      1.89%     92.59% # Writes before turning the bus around for reads (Count)
testsys.mem_ctrls.wrPerTurnAround::25               7      0.94%     93.53% # Writes before turning the bus around for reads (Count)
testsys.mem_ctrls.wrPerTurnAround::26               5      0.67%     94.20% # Writes before turning the bus around for reads (Count)
testsys.mem_ctrls.wrPerTurnAround::27               2      0.27%     94.47% # Writes before turning the bus around for reads (Count)
testsys.mem_ctrls.wrPerTurnAround::28              10      1.35%     95.82% # Writes before turning the bus around for reads (Count)
testsys.mem_ctrls.wrPerTurnAround::29               8      1.08%     96.90% # Writes before turning the bus around for reads (Count)
testsys.mem_ctrls.wrPerTurnAround::30               2      0.27%     97.17% # Writes before turning the bus around for reads (Count)
testsys.mem_ctrls.wrPerTurnAround::31               4      0.54%     97.71% # Writes before turning the bus around for reads (Count)
testsys.mem_ctrls.wrPerTurnAround::32               3      0.40%     98.11% # Writes before turning the bus around for reads (Count)
testsys.mem_ctrls.wrPerTurnAround::33               2      0.27%     98.38% # Writes before turning the bus around for reads (Count)
testsys.mem_ctrls.wrPerTurnAround::34               1      0.13%     98.52% # Writes before turning the bus around for reads (Count)
testsys.mem_ctrls.wrPerTurnAround::35               3      0.40%     98.92% # Writes before turning the bus around for reads (Count)
testsys.mem_ctrls.wrPerTurnAround::36               6      0.81%     99.73% # Writes before turning the bus around for reads (Count)
testsys.mem_ctrls.wrPerTurnAround::37               1      0.13%     99.87% # Writes before turning the bus around for reads (Count)
testsys.mem_ctrls.wrPerTurnAround::44               1      0.13%    100.00% # Writes before turning the bus around for reads (Count)
testsys.mem_ctrls.wrPerTurnAround::total          742                       # Writes before turning the bus around for reads (Count)
testsys.mem_ctrls.bytesReadWrQ                   3648                       # Total number of bytes read from write queue (Byte)
testsys.mem_ctrls.bytesReadSys                6842816                       # Total read bytes from the system interface side (Byte)
testsys.mem_ctrls.bytesWrittenSys              855040                       # Total written bytes from the system interface side (Byte)
testsys.mem_ctrls.avgRdBWSys             10973528.75709538                       # Average system read bandwidth in Byte/s ((Byte/Second))
testsys.mem_ctrls.avgWrBWSys             1371190.75369948                       # Average system write bandwidth in Byte/s ((Byte/Second))
testsys.mem_ctrls.totGap                 623574800000                       # Total gap between requests (Tick)
testsys.mem_ctrls.avgGap                   5184402.93                       # Average gap between requests ((Tick/Count))
testsys.mem_ctrls.requestorReadBytes::cpu_cluster.cpus0.mmu.dtb_walker        60544                       # Per-requestor bytes read from memory (Byte)
testsys.mem_ctrls.requestorReadBytes::cpu_cluster.cpus0.mmu.itb_walker        11712                       # Per-requestor bytes read from memory (Byte)
testsys.mem_ctrls.requestorReadBytes::cpu_cluster.cpus0.inst       750528                       # Per-requestor bytes read from memory (Byte)
testsys.mem_ctrls.requestorReadBytes::cpu_cluster.cpus0.data       186816                       # Per-requestor bytes read from memory (Byte)
testsys.mem_ctrls.requestorReadBytes::cpu_cluster.cpus1.mmu.dtb_walker       401472                       # Per-requestor bytes read from memory (Byte)
testsys.mem_ctrls.requestorReadBytes::cpu_cluster.cpus1.mmu.itb_walker        27072                       # Per-requestor bytes read from memory (Byte)
testsys.mem_ctrls.requestorReadBytes::cpu_cluster.cpus1.inst      2482496                       # Per-requestor bytes read from memory (Byte)
testsys.mem_ctrls.requestorReadBytes::cpu_cluster.cpus1.data      1822016                       # Per-requestor bytes read from memory (Byte)
testsys.mem_ctrls.requestorReadBytes::cpu_cluster.cpus2.mmu.dtb_walker        10176                       # Per-requestor bytes read from memory (Byte)
testsys.mem_ctrls.requestorReadBytes::cpu_cluster.cpus2.mmu.itb_walker         1216                       # Per-requestor bytes read from memory (Byte)
testsys.mem_ctrls.requestorReadBytes::cpu_cluster.cpus2.inst       124736                       # Per-requestor bytes read from memory (Byte)
testsys.mem_ctrls.requestorReadBytes::cpu_cluster.cpus2.data        35904                       # Per-requestor bytes read from memory (Byte)
testsys.mem_ctrls.requestorReadBytes::cpu_cluster.cpus3.mmu.dtb_walker        48448                       # Per-requestor bytes read from memory (Byte)
testsys.mem_ctrls.requestorReadBytes::cpu_cluster.cpus3.mmu.itb_walker        13568                       # Per-requestor bytes read from memory (Byte)
testsys.mem_ctrls.requestorReadBytes::cpu_cluster.cpus3.inst       434048                       # Per-requestor bytes read from memory (Byte)
testsys.mem_ctrls.requestorReadBytes::cpu_cluster.cpus3.data       187392                       # Per-requestor bytes read from memory (Byte)
testsys.mem_ctrls.requestorReadBytes::cpu_cluster.l2.prefetcher       241024                       # Per-requestor bytes read from memory (Byte)
testsys.mem_ctrls.requestorWriteBytes::writebacks       854144                       # Per-requestor bytes write to memory (Byte)
testsys.mem_ctrls.requestorReadRate::cpu_cluster.cpus0.mmu.dtb_walker 97091.800374229366                       # Per-requestor bytes read from memory rate ((Byte/Second))
testsys.mem_ctrls.requestorReadRate::cpu_cluster.cpus0.mmu.itb_walker 18782.029036452404                       # Per-requestor bytes read from memory rate ((Byte/Second))
testsys.mem_ctrls.requestorReadRate::cpu_cluster.cpus0.inst 1203589.368909712182                       # Per-requestor bytes read from memory rate ((Byte/Second))
testsys.mem_ctrls.requestorReadRate::cpu_cluster.cpus0.data 299588.758237183443                       # Per-requestor bytes read from memory rate ((Byte/Second))
testsys.mem_ctrls.requestorReadRate::cpu_cluster.cpus1.mmu.dtb_walker 643823.323200360290                       # Per-requestor bytes read from memory rate ((Byte/Second))
testsys.mem_ctrls.requestorReadRate::cpu_cluster.cpus1.mmu.itb_walker 43414.198264586703                       # Per-requestor bytes read from memory rate ((Byte/Second))
testsys.mem_ctrls.requestorReadRate::cpu_cluster.cpus1.inst 3981071.717458755709                       # Per-requestor bytes read from memory rate ((Byte/Second))
testsys.mem_ctrls.requestorReadRate::cpu_cluster.cpus1.data 2921888.440648980904                       # Per-requestor bytes read from memory rate ((Byte/Second))
testsys.mem_ctrls.requestorReadRate::cpu_cluster.cpus2.mmu.dtb_walker 16318.812113638973                       # Per-requestor bytes read from memory rate ((Byte/Second))
testsys.mem_ctrls.requestorReadRate::cpu_cluster.cpus2.mmu.itb_walker 1950.046730560632                       # Per-requestor bytes read from memory rate ((Byte/Second))
testsys.mem_ctrls.requestorReadRate::cpu_cluster.cpus2.inst 200033.740940140618                       # Per-requestor bytes read from memory rate ((Byte/Second))
testsys.mem_ctrls.requestorReadRate::cpu_cluster.cpus2.data 57577.695570763928                       # Per-requestor bytes read from memory rate ((Byte/Second))
testsys.mem_ctrls.requestorReadRate::cpu_cluster.cpus3.mmu.dtb_walker 77693.967107073608                       # Per-requestor bytes read from memory rate ((Byte/Second))
testsys.mem_ctrls.requestorReadRate::cpu_cluster.cpus3.mmu.itb_walker 21758.416151518632                       # Per-requestor bytes read from memory rate ((Byte/Second))
testsys.mem_ctrls.requestorReadRate::cpu_cluster.cpus3.inst 696064.048771695117                       # Per-requestor bytes read from memory rate ((Byte/Second))
testsys.mem_ctrls.requestorReadRate::cpu_cluster.cpus3.data 300512.464583238470                       # Per-requestor bytes read from memory rate ((Byte/Second))
testsys.mem_ctrls.requestorReadRate::cpu_cluster.l2.prefetcher 386519.788804807409                       # Per-requestor bytes read from memory rate ((Byte/Second))
testsys.mem_ctrls.requestorWriteRate::writebacks 1369753.877161168260                       # Per-requestor bytes write to memory rate ((Byte/Second))
testsys.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus0.mmu.dtb_walker          946                       # Per-requestor read serviced memory accesses (Count)
testsys.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus0.mmu.itb_walker          183                       # Per-requestor read serviced memory accesses (Count)
testsys.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus0.inst        11727                       # Per-requestor read serviced memory accesses (Count)
testsys.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus0.data         2922                       # Per-requestor read serviced memory accesses (Count)
testsys.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus1.mmu.dtb_walker         6273                       # Per-requestor read serviced memory accesses (Count)
testsys.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus1.mmu.itb_walker          423                       # Per-requestor read serviced memory accesses (Count)
testsys.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus1.inst        38790                       # Per-requestor read serviced memory accesses (Count)
testsys.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus1.data        28520                       # Per-requestor read serviced memory accesses (Count)
testsys.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus2.mmu.dtb_walker          159                       # Per-requestor read serviced memory accesses (Count)
testsys.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus2.mmu.itb_walker           19                       # Per-requestor read serviced memory accesses (Count)
testsys.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus2.inst         1949                       # Per-requestor read serviced memory accesses (Count)
testsys.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus2.data          561                       # Per-requestor read serviced memory accesses (Count)
testsys.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus3.mmu.dtb_walker          757                       # Per-requestor read serviced memory accesses (Count)
testsys.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus3.mmu.itb_walker          212                       # Per-requestor read serviced memory accesses (Count)
testsys.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus3.inst         6782                       # Per-requestor read serviced memory accesses (Count)
testsys.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus3.data         2928                       # Per-requestor read serviced memory accesses (Count)
testsys.mem_ctrls.requestorReadAccesses::cpu_cluster.l2.prefetcher         3768                       # Per-requestor read serviced memory accesses (Count)
testsys.mem_ctrls.requestorWriteAccesses::writebacks        13360                       # Per-requestor write serviced memory accesses (Count)
testsys.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus0.mmu.dtb_walker     40621000                       # Per-requestor read total memory access latency (Tick)
testsys.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus0.mmu.itb_walker      7935501                       # Per-requestor read total memory access latency (Tick)
testsys.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus0.inst    388921000                       # Per-requestor read total memory access latency (Tick)
testsys.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus0.data    116902752                       # Per-requestor read total memory access latency (Tick)
testsys.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus1.mmu.dtb_walker    247191500                       # Per-requestor read total memory access latency (Tick)
testsys.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus1.mmu.itb_walker     16242000                       # Per-requestor read total memory access latency (Tick)
testsys.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus1.inst   1137816251                       # Per-requestor read total memory access latency (Tick)
testsys.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus1.data   1025378143                       # Per-requestor read total memory access latency (Tick)
testsys.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus2.mmu.dtb_walker      7733500                       # Per-requestor read total memory access latency (Tick)
testsys.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus2.mmu.itb_walker       876250                       # Per-requestor read total memory access latency (Tick)
testsys.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus2.inst     80744500                       # Per-requestor read total memory access latency (Tick)
testsys.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus2.data     27826000                       # Per-requestor read total memory access latency (Tick)
testsys.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus3.mmu.dtb_walker     33050500                       # Per-requestor read total memory access latency (Tick)
testsys.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus3.mmu.itb_walker      8274750                       # Per-requestor read total memory access latency (Tick)
testsys.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus3.inst    237811001                       # Per-requestor read total memory access latency (Tick)
testsys.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus3.data    118638282                       # Per-requestor read total memory access latency (Tick)
testsys.mem_ctrls.requestorReadTotalLat::cpu_cluster.l2.prefetcher    176677842                       # Per-requestor read total memory access latency (Tick)
testsys.mem_ctrls.requestorWriteTotalLat::writebacks 15503901981500                       # Per-requestor write total memory access latency (Tick)
testsys.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus0.mmu.dtb_walker     42939.75                       # Per-requestor read average memory access latency ((Tick/Count))
testsys.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus0.mmu.itb_walker     43363.39                       # Per-requestor read average memory access latency ((Tick/Count))
testsys.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus0.inst     33164.58                       # Per-requestor read average memory access latency ((Tick/Count))
testsys.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus0.data     40007.79                       # Per-requestor read average memory access latency ((Tick/Count))
testsys.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus1.mmu.dtb_walker     39405.63                       # Per-requestor read average memory access latency ((Tick/Count))
testsys.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus1.mmu.itb_walker     38397.16                       # Per-requestor read average memory access latency ((Tick/Count))
testsys.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus1.inst     29332.72                       # Per-requestor read average memory access latency ((Tick/Count))
testsys.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus1.data     35952.95                       # Per-requestor read average memory access latency ((Tick/Count))
testsys.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus2.mmu.dtb_walker     48638.36                       # Per-requestor read average memory access latency ((Tick/Count))
testsys.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus2.mmu.itb_walker     46118.42                       # Per-requestor read average memory access latency ((Tick/Count))
testsys.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus2.inst     41428.68                       # Per-requestor read average memory access latency ((Tick/Count))
testsys.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus2.data     49600.71                       # Per-requestor read average memory access latency ((Tick/Count))
testsys.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus3.mmu.dtb_walker     43659.84                       # Per-requestor read average memory access latency ((Tick/Count))
testsys.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus3.mmu.itb_walker     39031.84                       # Per-requestor read average memory access latency ((Tick/Count))
testsys.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus3.inst     35065.03                       # Per-requestor read average memory access latency ((Tick/Count))
testsys.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus3.data     40518.54                       # Per-requestor read average memory access latency ((Tick/Count))
testsys.mem_ctrls.requestorReadAvgLat::cpu_cluster.l2.prefetcher     46889.02                       # Per-requestor read average memory access latency ((Tick/Count))
testsys.mem_ctrls.requestorWriteAvgLat::writebacks 1160471705.20                       # Per-requestor write average memory access latency ((Tick/Count))
testsys.mem_ctrls.dram.bytesRead::cpu_cluster.cpus0.mmu.dtb_walker        60544                       # Number of bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesRead::cpu_cluster.cpus0.mmu.itb_walker        11712                       # Number of bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesRead::cpu_cluster.cpus0.inst       750528                       # Number of bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesRead::cpu_cluster.cpus0.data       187008                       # Number of bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesRead::cpu_cluster.cpus1.mmu.dtb_walker       401472                       # Number of bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesRead::cpu_cluster.cpus1.mmu.itb_walker        27072                       # Number of bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesRead::cpu_cluster.cpus1.inst      2482560                       # Number of bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesRead::cpu_cluster.cpus1.data      1825280                       # Number of bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesRead::cpu_cluster.cpus2.mmu.dtb_walker        10176                       # Number of bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesRead::cpu_cluster.cpus2.mmu.itb_walker         1216                       # Number of bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesRead::cpu_cluster.cpus2.inst       124736                       # Number of bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesRead::cpu_cluster.cpus2.data        35904                       # Number of bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesRead::cpu_cluster.cpus3.mmu.dtb_walker        48448                       # Number of bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesRead::cpu_cluster.cpus3.mmu.itb_walker        13568                       # Number of bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesRead::cpu_cluster.cpus3.inst       434048                       # Number of bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesRead::cpu_cluster.cpus3.data       187392                       # Number of bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesRead::cpu_cluster.l2.prefetcher       241152                       # Number of bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesRead::total       6842816                       # Number of bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesInstRead::cpu_cluster.cpus0.inst       750528                       # Number of instructions bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesInstRead::cpu_cluster.cpus1.inst      2482560                       # Number of instructions bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesInstRead::cpu_cluster.cpus2.inst       124736                       # Number of instructions bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesInstRead::cpu_cluster.cpus3.inst       434048                       # Number of instructions bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesInstRead::total      3791872                       # Number of instructions bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesWritten::writebacks       855040                       # Number of bytes written to this memory (Byte)
testsys.mem_ctrls.dram.bytesWritten::total       855040                       # Number of bytes written to this memory (Byte)
testsys.mem_ctrls.dram.numReads::cpu_cluster.cpus0.mmu.dtb_walker          946                       # Number of read requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numReads::cpu_cluster.cpus0.mmu.itb_walker          183                       # Number of read requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numReads::cpu_cluster.cpus0.inst        11727                       # Number of read requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numReads::cpu_cluster.cpus0.data         2922                       # Number of read requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numReads::cpu_cluster.cpus1.mmu.dtb_walker         6273                       # Number of read requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numReads::cpu_cluster.cpus1.mmu.itb_walker          423                       # Number of read requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numReads::cpu_cluster.cpus1.inst        38790                       # Number of read requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numReads::cpu_cluster.cpus1.data        28520                       # Number of read requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numReads::cpu_cluster.cpus2.mmu.dtb_walker          159                       # Number of read requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numReads::cpu_cluster.cpus2.mmu.itb_walker           19                       # Number of read requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numReads::cpu_cluster.cpus2.inst         1949                       # Number of read requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numReads::cpu_cluster.cpus2.data          561                       # Number of read requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numReads::cpu_cluster.cpus3.mmu.dtb_walker          757                       # Number of read requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numReads::cpu_cluster.cpus3.mmu.itb_walker          212                       # Number of read requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numReads::cpu_cluster.cpus3.inst         6782                       # Number of read requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numReads::cpu_cluster.cpus3.data         2928                       # Number of read requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numReads::cpu_cluster.l2.prefetcher         3768                       # Number of read requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numReads::total         106919                       # Number of read requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numWrites::writebacks        13360                       # Number of write requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numWrites::total         13360                       # Number of write requests responded to by this memory (Count)
testsys.mem_ctrls.dram.bwRead::cpu_cluster.cpus0.mmu.dtb_walker        97092                       # Total read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwRead::cpu_cluster.cpus0.mmu.itb_walker        18782                       # Total read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwRead::cpu_cluster.cpus0.inst      1203589                       # Total read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwRead::cpu_cluster.cpus0.data       299897                       # Total read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwRead::cpu_cluster.cpus1.mmu.dtb_walker       643823                       # Total read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwRead::cpu_cluster.cpus1.mmu.itb_walker        43414                       # Total read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwRead::cpu_cluster.cpus1.inst      3981174                       # Total read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwRead::cpu_cluster.cpus1.data      2927123                       # Total read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwRead::cpu_cluster.cpus2.mmu.dtb_walker        16319                       # Total read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwRead::cpu_cluster.cpus2.mmu.itb_walker         1950                       # Total read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwRead::cpu_cluster.cpus2.inst       200034                       # Total read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwRead::cpu_cluster.cpus2.data        57578                       # Total read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwRead::cpu_cluster.cpus3.mmu.dtb_walker        77694                       # Total read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwRead::cpu_cluster.cpus3.mmu.itb_walker        21758                       # Total read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwRead::cpu_cluster.cpus3.inst       696064                       # Total read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwRead::cpu_cluster.cpus3.data       300512                       # Total read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwRead::cpu_cluster.l2.prefetcher       386725                       # Total read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwRead::total         10973529                       # Total read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwInstRead::cpu_cluster.cpus0.inst      1203589                       # Instruction read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwInstRead::cpu_cluster.cpus1.inst      3981174                       # Instruction read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwInstRead::cpu_cluster.cpus2.inst       200034                       # Instruction read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwInstRead::cpu_cluster.cpus3.inst       696064                       # Instruction read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwInstRead::total      6080862                       # Instruction read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwWrite::writebacks      1371191                       # Write bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwWrite::total         1371191                       # Write bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwTotal::writebacks      1371191                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwTotal::cpu_cluster.cpus0.mmu.dtb_walker        97092                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwTotal::cpu_cluster.cpus0.mmu.itb_walker        18782                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwTotal::cpu_cluster.cpus0.inst      1203589                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwTotal::cpu_cluster.cpus0.data       299897                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwTotal::cpu_cluster.cpus1.mmu.dtb_walker       643823                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwTotal::cpu_cluster.cpus1.mmu.itb_walker        43414                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwTotal::cpu_cluster.cpus1.inst      3981174                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwTotal::cpu_cluster.cpus1.data      2927123                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwTotal::cpu_cluster.cpus2.mmu.dtb_walker        16319                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwTotal::cpu_cluster.cpus2.mmu.itb_walker         1950                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwTotal::cpu_cluster.cpus2.inst       200034                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwTotal::cpu_cluster.cpus2.data        57578                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwTotal::cpu_cluster.cpus3.mmu.dtb_walker        77694                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwTotal::cpu_cluster.cpus3.mmu.itb_walker        21758                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwTotal::cpu_cluster.cpus3.inst       696064                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwTotal::cpu_cluster.cpus3.data       300512                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwTotal::cpu_cluster.l2.prefetcher       386725                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwTotal::total        12344720                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.mem_ctrls.dram.readBursts              106862                       # Number of DRAM read bursts (Count)
testsys.mem_ctrls.dram.writeBursts              13346                       # Number of DRAM write bursts (Count)
testsys.mem_ctrls.dram.perBankRdBursts::0         4710                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankRdBursts::1         2423                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankRdBursts::2         8454                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankRdBursts::3         5890                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankRdBursts::4         3911                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankRdBursts::5         7160                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankRdBursts::6         5532                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankRdBursts::7         4322                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankRdBursts::8         7456                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankRdBursts::9         5118                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankRdBursts::10         5283                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankRdBursts::11         5766                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankRdBursts::12        12148                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankRdBursts::13        10065                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankRdBursts::14        10351                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankRdBursts::15         8273                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankWrBursts::0          654                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankWrBursts::1          730                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankWrBursts::2          597                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankWrBursts::3         1073                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankWrBursts::4         1210                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankWrBursts::5         1038                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankWrBursts::6          940                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankWrBursts::7          726                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankWrBursts::8          785                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankWrBursts::9          621                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankWrBursts::10          735                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankWrBursts::11          569                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankWrBursts::12          826                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankWrBursts::13         1072                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankWrBursts::14          936                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankWrBursts::15          834                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.totQLat             1668978272                       # Total ticks spent queuing (Tick)
testsys.mem_ctrls.dram.totBusLat            534310000                       # Total ticks spent in databus transfers (Tick)
testsys.mem_ctrls.dram.totMemAccLat        3672640772                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
testsys.mem_ctrls.dram.avgQLat               15618.07                       # Average queueing delay per DRAM burst ((Tick/Count))
testsys.mem_ctrls.dram.avgBusLat              5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
testsys.mem_ctrls.dram.avgMemAccLat          34368.07                       # Average memory access latency per DRAM burst ((Tick/Count))
testsys.mem_ctrls.dram.readRowHits              57898                       # Number of row buffer hits during reads (Count)
testsys.mem_ctrls.dram.writeRowHits              5184                       # Number of row buffer hits during writes (Count)
testsys.mem_ctrls.dram.readRowHitRate           54.18                       # Row buffer hit rate for reads (Ratio)
testsys.mem_ctrls.dram.writeRowHitRate          38.84                       # Row buffer hit rate for writes (Ratio)
testsys.mem_ctrls.dram.bytesPerActivate::samples        57121                       # Bytes accessed per row activation (Byte)
testsys.mem_ctrls.dram.bytesPerActivate::mean   134.646382                       # Bytes accessed per row activation (Byte)
testsys.mem_ctrls.dram.bytesPerActivate::gmean   102.334928                       # Bytes accessed per row activation (Byte)
testsys.mem_ctrls.dram.bytesPerActivate::stdev   140.155071                       # Bytes accessed per row activation (Byte)
testsys.mem_ctrls.dram.bytesPerActivate::0-127        32763     57.36%     57.36% # Bytes accessed per row activation (Byte)
testsys.mem_ctrls.dram.bytesPerActivate::128-255        17183     30.08%     87.44% # Bytes accessed per row activation (Byte)
testsys.mem_ctrls.dram.bytesPerActivate::256-383         3511      6.15%     93.59% # Bytes accessed per row activation (Byte)
testsys.mem_ctrls.dram.bytesPerActivate::384-511         1405      2.46%     96.05% # Bytes accessed per row activation (Byte)
testsys.mem_ctrls.dram.bytesPerActivate::512-639         1174      2.06%     98.10% # Bytes accessed per row activation (Byte)
testsys.mem_ctrls.dram.bytesPerActivate::640-767          392      0.69%     98.79% # Bytes accessed per row activation (Byte)
testsys.mem_ctrls.dram.bytesPerActivate::768-895          205      0.36%     99.15% # Bytes accessed per row activation (Byte)
testsys.mem_ctrls.dram.bytesPerActivate::896-1023          138      0.24%     99.39% # Bytes accessed per row activation (Byte)
testsys.mem_ctrls.dram.bytesPerActivate::1024-1151          350      0.61%    100.00% # Bytes accessed per row activation (Byte)
testsys.mem_ctrls.dram.bytesPerActivate::total        57121                       # Bytes accessed per row activation (Byte)
testsys.mem_ctrls.dram.bytesRead              6839168                       # Total number of bytes read from DRAM (Byte)
testsys.mem_ctrls.dram.bytesWritten            854144                       # Total number of bytes written to DRAM (Byte)
testsys.mem_ctrls.dram.avgRdBW              10.967679                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
testsys.mem_ctrls.dram.avgWrBW               1.369754                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
testsys.mem_ctrls.dram.peakBW                12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
testsys.mem_ctrls.dram.busUtil                   0.10                       # Data bus utilization in percentage (Ratio)
testsys.mem_ctrls.dram.busUtilRead               0.09                       # Data bus utilization in percentage for reads (Ratio)
testsys.mem_ctrls.dram.busUtilWrite              0.01                       # Data bus utilization in percentage for writes (Ratio)
testsys.mem_ctrls.dram.pageHitRate              52.48                       # Row buffer hit rate, read and write combined (Ratio)
testsys.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 1113479333500                       # Cumulative time (in ticks) in various power states (Tick)
testsys.mem_ctrls.dram.rank0.actEnergy      155016540                       # Energy for activate commands per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank0.preEnergy       82378065                       # Energy for precharge commands per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank0.readEnergy     302750280                       # Energy for read commands per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank0.writeEnergy     36425160                       # Energy for write commands per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank0.refreshEnergy 49224059040.000008                       # Energy for refresh commands per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank0.actBackEnergy  16822923570                       # Energy for active background per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank0.preBackEnergy 225286236480                       # Energy for precharge background per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank0.totalEnergy 291909789135                       # Total energy per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank0.averagePower   468.123133                       # Core power per rank (mW) (Watt)
testsys.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
testsys.mem_ctrls.dram.rank0.pwrStateTime::IDLE 585528812750                       # Time in different power states (Tick)
testsys.mem_ctrls.dram.rank0.pwrStateTime::REF  20822360000                       # Time in different power states (Tick)
testsys.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
testsys.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
testsys.mem_ctrls.dram.rank0.pwrStateTime::ACT  17224111250                       # Time in different power states (Tick)
testsys.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
testsys.mem_ctrls.dram.rank1.actEnergy      252984480                       # Energy for activate commands per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank1.preEnergy      134441670                       # Energy for precharge commands per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank1.readEnergy     460315800                       # Energy for read commands per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank1.writeEnergy     33324480                       # Energy for write commands per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank1.refreshEnergy 49224059040.000008                       # Energy for refresh commands per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank1.actBackEnergy  27365551230                       # Energy for active background per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank1.preBackEnergy 216408402720                       # Energy for precharge background per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank1.totalEnergy 293879079420                       # Total energy per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank1.averagePower   471.281199                       # Core power per rank (mW) (Watt)
testsys.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
testsys.mem_ctrls.dram.rank1.pwrStateTime::IDLE 562331074346                       # Time in different power states (Tick)
testsys.mem_ctrls.dram.rank1.pwrStateTime::REF  20822360000                       # Time in different power states (Tick)
testsys.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
testsys.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
testsys.mem_ctrls.dram.rank1.pwrStateTime::ACT  40422287904                       # Time in different power states (Tick)
testsys.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
testsys.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 1113479333500                       # Cumulative time (in ticks) in various power states (Tick)
testsys.membus.transDist::ReadReq                1798                       # Transaction distribution (Count)
testsys.membus.transDist::ReadResp             106872                       # Transaction distribution (Count)
testsys.membus.transDist::WriteReq               1728                       # Transaction distribution (Count)
testsys.membus.transDist::WriteResp              1728                       # Transaction distribution (Count)
testsys.membus.transDist::WritebackDirty        13360                       # Transaction distribution (Count)
testsys.membus.transDist::CleanEvict            36073                       # Transaction distribution (Count)
testsys.membus.transDist::UpgradeReq             2349                       # Transaction distribution (Count)
testsys.membus.transDist::ReadExReq              1884                       # Transaction distribution (Count)
testsys.membus.transDist::ReadExResp             1845                       # Transaction distribution (Count)
testsys.membus.transDist::ReadCleanReq         105074                       # Transaction distribution (Count)
testsys.membus.transDist::InvalidateReq         10463                       # Transaction distribution (Count)
testsys.membus.pktCount_testsys.cpu_cluster.l2.mem_side_port::testsys.mem_ctrls.port       276122                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktCount_testsys.cpu_cluster.l2.mem_side_port::testsys.iobridge.cpu_side_port         5544                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktCount_testsys.cpu_cluster.l2.mem_side_port::testsys.realview.gic.pio         1508                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktCount_testsys.cpu_cluster.l2.mem_side_port::total       283174                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktCount::total                 283174                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktSize_testsys.cpu_cluster.l2.mem_side_port::testsys.mem_ctrls.port      7697856                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.pktSize_testsys.cpu_cluster.l2.mem_side_port::testsys.iobridge.cpu_side_port         5526                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.pktSize_testsys.cpu_cluster.l2.mem_side_port::testsys.realview.gic.pio         3016                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.pktSize_testsys.cpu_cluster.l2.mem_side_port::total      7706398                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.pktSize::total                 7706398                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.snoops                            1279                       # Total snoops (Count)
testsys.membus.snoopTraffic                         0                       # Total snoop traffic (Byte)
testsys.membus.snoopFanout::samples            123296                       # Request fanout histogram (Count)
testsys.membus.snoopFanout::mean                    0                       # Request fanout histogram (Count)
testsys.membus.snoopFanout::stdev                   0                       # Request fanout histogram (Count)
testsys.membus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
testsys.membus.snoopFanout::0                  123296    100.00%    100.00% # Request fanout histogram (Count)
testsys.membus.snoopFanout::1                       0      0.00%    100.00% # Request fanout histogram (Count)
testsys.membus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
testsys.membus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
testsys.membus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
testsys.membus.snoopFanout::max_value               0                       # Request fanout histogram (Count)
testsys.membus.snoopFanout::total              123296                       # Request fanout histogram (Count)
testsys.membus.badaddr_responder.power_state.pwrStateResidencyTicks::UNDEFINED 1113479333500                       # Cumulative time (in ticks) in various power states (Tick)
testsys.membus.power_state.pwrStateResidencyTicks::UNDEFINED 1113479333500                       # Cumulative time (in ticks) in various power states (Tick)
testsys.membus.reqLayer0.occupancy          270686299                       # Layer occupancy (ticks) (Tick)
testsys.membus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
testsys.membus.reqLayer1.occupancy            5886499                       # Layer occupancy (ticks) (Tick)
testsys.membus.reqLayer1.utilization              0.0                       # Layer utilization (Ratio)
testsys.membus.reqLayer12.occupancy           1340738                       # Layer occupancy (ticks) (Tick)
testsys.membus.reqLayer12.utilization             0.0                       # Layer utilization (Ratio)
testsys.membus.respLayer2.occupancy         582004997                       # Layer occupancy (ticks) (Tick)
testsys.membus.respLayer2.utilization             0.0                       # Layer utilization (Ratio)
testsys.membus.snoop_filter.totRequests        169203                       # Total number of requests made to the snoop filter. (Count)
testsys.membus.snoop_filter.hitSingleRequests       119156                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
testsys.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
testsys.membus.snoop_filter.totSnoops               0                       # Total number of snoops made to the snoop filter. (Count)
testsys.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
testsys.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
testsys.pci_devices0.power_state.pwrStateResidencyTicks::UNDEFINED 1113479333500                       # Cumulative time (in ticks) in various power states (Tick)
testsys.pci_devices1.EtherDevice.postedInterrupts            0                       # Number of posts to CPU (Count)
testsys.pci_devices1.EtherDevice.descDmaReads            0                       # Number of descriptors the device read w/ DMA (Count)
testsys.pci_devices1.EtherDevice.descDmaWrites            0                       # Number of descriptors the device wrote w/ DMA (Count)
testsys.pci_devices1.EtherDevice.descDmaRdBytes            0                       # Number of descriptor bytes read w/ DMA (Count)
testsys.pci_devices1.EtherDevice.descDmaWrBytes            0                       # Number of descriptor bytes write w/ DMA (Count)
testsys.pci_devices1.EtherDevice.postedSwi            0                       # Number of software interrupts posted to CPU (Count)
testsys.pci_devices1.EtherDevice.totalSwi            0                       # Total number of Swi written to ISR (Count)
testsys.pci_devices1.EtherDevice.coalescedSwi          nan                       # Average number of Swi's coalesced into each post ((Count/Count))
testsys.pci_devices1.EtherDevice.postedRxIdle            0                       # Number of rxIdle interrupts posted to CPU (Count)
testsys.pci_devices1.EtherDevice.totalRxIdle            0                       # Total number of RxIdle written to ISR (Count)
testsys.pci_devices1.EtherDevice.coalescedRxIdle          nan                       # Average number of RxIdle's coalesced into each post ((Count/Count))
testsys.pci_devices1.EtherDevice.postedRxOk            0                       # Number of RxOk interrupts posted to CPU (Count)
testsys.pci_devices1.EtherDevice.totalRxOk            0                       # Total number of RxOk written to ISR (Count)
testsys.pci_devices1.EtherDevice.coalescedRxOk          nan                       # Average number of RxOk's coalesced into each post ((Count/Count))
testsys.pci_devices1.EtherDevice.postedRxDesc            0                       # Number of RxDesc interrupts posted to CPU (Count)
testsys.pci_devices1.EtherDevice.totalRxDesc            0                       # Total number of RxDesc written to ISR (Count)
testsys.pci_devices1.EtherDevice.coalescedRxDesc          nan                       # Average number of RxDesc's coalesced into each post ((Count/Count))
testsys.pci_devices1.EtherDevice.postedTxOk            0                       # Number of TxOk interrupts posted to CPU (Count)
testsys.pci_devices1.EtherDevice.totalTxOk            0                       # Total number of TxOk written to ISR (Count)
testsys.pci_devices1.EtherDevice.coalescedTxOk          nan                       # Average number of TxOk's coalesced into each post ((Count/Count))
testsys.pci_devices1.EtherDevice.postedTxIdle            0                       # Number of TxIdle interrupts posted to CPU (Count)
testsys.pci_devices1.EtherDevice.totalTxIdle            0                       # Total number of TxIdle written to ISR (Count)
testsys.pci_devices1.EtherDevice.coalescedTxIdle          nan                       # Average number of TxIdle's coalesced into each post ((Count/Count))
testsys.pci_devices1.EtherDevice.postedTxDesc            0                       # Number of TxDesc interrupts posted to CPU (Count)
testsys.pci_devices1.EtherDevice.totalTxDesc            0                       # Total number of TxDesc written to ISR (Count)
testsys.pci_devices1.EtherDevice.coalescedTxDesc          nan                       # Average number of TxDesc's coalesced into each post ((Count/Count))
testsys.pci_devices1.EtherDevice.postedRxOrn            0                       # Number of RxOrn posted to CPU (Count)
testsys.pci_devices1.EtherDevice.totalRxOrn            0                       # Total number of RxOrn written to ISR (Count)
testsys.pci_devices1.EtherDevice.coalescedRxOrn          nan                       # Average number of RxOrn's coalesced into each post ((Count/Count))
testsys.pci_devices1.EtherDevice.coalescedTotal          nan                       # Average number of interrupts coalesced into each post ((Count/Count))
testsys.pci_devices1.EtherDevice.droppedPackets            0                       # Number of packets dropped (Count)
testsys.pci_devices1.power_state.pwrStateResidencyTicks::UNDEFINED 1113479333500                       # Cumulative time (in ticks) in various power states (Tick)
testsys.pci_devices2.EtherDevice.postedInterrupts            0                       # Number of posts to CPU (Count)
testsys.pci_devices2.EtherDevice.descDmaReads            0                       # Number of descriptors the device read w/ DMA (Count)
testsys.pci_devices2.EtherDevice.descDmaWrites            0                       # Number of descriptors the device wrote w/ DMA (Count)
testsys.pci_devices2.EtherDevice.descDmaRdBytes            0                       # Number of descriptor bytes read w/ DMA (Count)
testsys.pci_devices2.EtherDevice.descDmaWrBytes            0                       # Number of descriptor bytes write w/ DMA (Count)
testsys.pci_devices2.EtherDevice.postedSwi            0                       # Number of software interrupts posted to CPU (Count)
testsys.pci_devices2.EtherDevice.totalSwi            0                       # Total number of Swi written to ISR (Count)
testsys.pci_devices2.EtherDevice.coalescedSwi          nan                       # Average number of Swi's coalesced into each post ((Count/Count))
testsys.pci_devices2.EtherDevice.postedRxIdle            0                       # Number of rxIdle interrupts posted to CPU (Count)
testsys.pci_devices2.EtherDevice.totalRxIdle            0                       # Total number of RxIdle written to ISR (Count)
testsys.pci_devices2.EtherDevice.coalescedRxIdle          nan                       # Average number of RxIdle's coalesced into each post ((Count/Count))
testsys.pci_devices2.EtherDevice.postedRxOk            0                       # Number of RxOk interrupts posted to CPU (Count)
testsys.pci_devices2.EtherDevice.totalRxOk            0                       # Total number of RxOk written to ISR (Count)
testsys.pci_devices2.EtherDevice.coalescedRxOk          nan                       # Average number of RxOk's coalesced into each post ((Count/Count))
testsys.pci_devices2.EtherDevice.postedRxDesc            0                       # Number of RxDesc interrupts posted to CPU (Count)
testsys.pci_devices2.EtherDevice.totalRxDesc            0                       # Total number of RxDesc written to ISR (Count)
testsys.pci_devices2.EtherDevice.coalescedRxDesc          nan                       # Average number of RxDesc's coalesced into each post ((Count/Count))
testsys.pci_devices2.EtherDevice.postedTxOk            0                       # Number of TxOk interrupts posted to CPU (Count)
testsys.pci_devices2.EtherDevice.totalTxOk            0                       # Total number of TxOk written to ISR (Count)
testsys.pci_devices2.EtherDevice.coalescedTxOk          nan                       # Average number of TxOk's coalesced into each post ((Count/Count))
testsys.pci_devices2.EtherDevice.postedTxIdle            0                       # Number of TxIdle interrupts posted to CPU (Count)
testsys.pci_devices2.EtherDevice.totalTxIdle            0                       # Total number of TxIdle written to ISR (Count)
testsys.pci_devices2.EtherDevice.coalescedTxIdle          nan                       # Average number of TxIdle's coalesced into each post ((Count/Count))
testsys.pci_devices2.EtherDevice.postedTxDesc            0                       # Number of TxDesc interrupts posted to CPU (Count)
testsys.pci_devices2.EtherDevice.totalTxDesc            0                       # Total number of TxDesc written to ISR (Count)
testsys.pci_devices2.EtherDevice.coalescedTxDesc          nan                       # Average number of TxDesc's coalesced into each post ((Count/Count))
testsys.pci_devices2.EtherDevice.postedRxOrn            0                       # Number of RxOrn posted to CPU (Count)
testsys.pci_devices2.EtherDevice.totalRxOrn            0                       # Total number of RxOrn written to ISR (Count)
testsys.pci_devices2.EtherDevice.coalescedRxOrn          nan                       # Average number of RxOrn's coalesced into each post ((Count/Count))
testsys.pci_devices2.EtherDevice.coalescedTotal          nan                       # Average number of interrupts coalesced into each post ((Count/Count))
testsys.pci_devices2.EtherDevice.droppedPackets            0                       # Number of packets dropped (Count)
testsys.pci_devices2.power_state.pwrStateResidencyTicks::UNDEFINED 1113479333500                       # Cumulative time (in ticks) in various power states (Tick)
testsys.pci_devices3.EtherDevice.postedInterrupts            0                       # Number of posts to CPU (Count)
testsys.pci_devices3.EtherDevice.descDmaReads            0                       # Number of descriptors the device read w/ DMA (Count)
testsys.pci_devices3.EtherDevice.descDmaWrites            0                       # Number of descriptors the device wrote w/ DMA (Count)
testsys.pci_devices3.EtherDevice.descDmaRdBytes            0                       # Number of descriptor bytes read w/ DMA (Count)
testsys.pci_devices3.EtherDevice.descDmaWrBytes            0                       # Number of descriptor bytes write w/ DMA (Count)
testsys.pci_devices3.EtherDevice.postedSwi            0                       # Number of software interrupts posted to CPU (Count)
testsys.pci_devices3.EtherDevice.totalSwi            0                       # Total number of Swi written to ISR (Count)
testsys.pci_devices3.EtherDevice.coalescedSwi          nan                       # Average number of Swi's coalesced into each post ((Count/Count))
testsys.pci_devices3.EtherDevice.postedRxIdle            0                       # Number of rxIdle interrupts posted to CPU (Count)
testsys.pci_devices3.EtherDevice.totalRxIdle            0                       # Total number of RxIdle written to ISR (Count)
testsys.pci_devices3.EtherDevice.coalescedRxIdle          nan                       # Average number of RxIdle's coalesced into each post ((Count/Count))
testsys.pci_devices3.EtherDevice.postedRxOk            0                       # Number of RxOk interrupts posted to CPU (Count)
testsys.pci_devices3.EtherDevice.totalRxOk            0                       # Total number of RxOk written to ISR (Count)
testsys.pci_devices3.EtherDevice.coalescedRxOk          nan                       # Average number of RxOk's coalesced into each post ((Count/Count))
testsys.pci_devices3.EtherDevice.postedRxDesc            0                       # Number of RxDesc interrupts posted to CPU (Count)
testsys.pci_devices3.EtherDevice.totalRxDesc            0                       # Total number of RxDesc written to ISR (Count)
testsys.pci_devices3.EtherDevice.coalescedRxDesc          nan                       # Average number of RxDesc's coalesced into each post ((Count/Count))
testsys.pci_devices3.EtherDevice.postedTxOk            0                       # Number of TxOk interrupts posted to CPU (Count)
testsys.pci_devices3.EtherDevice.totalTxOk            0                       # Total number of TxOk written to ISR (Count)
testsys.pci_devices3.EtherDevice.coalescedTxOk          nan                       # Average number of TxOk's coalesced into each post ((Count/Count))
testsys.pci_devices3.EtherDevice.postedTxIdle            0                       # Number of TxIdle interrupts posted to CPU (Count)
testsys.pci_devices3.EtherDevice.totalTxIdle            0                       # Total number of TxIdle written to ISR (Count)
testsys.pci_devices3.EtherDevice.coalescedTxIdle          nan                       # Average number of TxIdle's coalesced into each post ((Count/Count))
testsys.pci_devices3.EtherDevice.postedTxDesc            0                       # Number of TxDesc interrupts posted to CPU (Count)
testsys.pci_devices3.EtherDevice.totalTxDesc            0                       # Total number of TxDesc written to ISR (Count)
testsys.pci_devices3.EtherDevice.coalescedTxDesc          nan                       # Average number of TxDesc's coalesced into each post ((Count/Count))
testsys.pci_devices3.EtherDevice.postedRxOrn            0                       # Number of RxOrn posted to CPU (Count)
testsys.pci_devices3.EtherDevice.totalRxOrn            0                       # Total number of RxOrn written to ISR (Count)
testsys.pci_devices3.EtherDevice.coalescedRxOrn          nan                       # Average number of RxOrn's coalesced into each post ((Count/Count))
testsys.pci_devices3.EtherDevice.coalescedTotal          nan                       # Average number of interrupts coalesced into each post ((Count/Count))
testsys.pci_devices3.EtherDevice.droppedPackets            0                       # Number of packets dropped (Count)
testsys.pci_devices3.power_state.pwrStateResidencyTicks::UNDEFINED 1113479333500                       # Cumulative time (in ticks) in various power states (Tick)
testsys.pci_devices4.EtherDevice.postedInterrupts            0                       # Number of posts to CPU (Count)
testsys.pci_devices4.EtherDevice.descDmaReads            0                       # Number of descriptors the device read w/ DMA (Count)
testsys.pci_devices4.EtherDevice.descDmaWrites            0                       # Number of descriptors the device wrote w/ DMA (Count)
testsys.pci_devices4.EtherDevice.descDmaRdBytes            0                       # Number of descriptor bytes read w/ DMA (Count)
testsys.pci_devices4.EtherDevice.descDmaWrBytes            0                       # Number of descriptor bytes write w/ DMA (Count)
testsys.pci_devices4.EtherDevice.postedSwi            0                       # Number of software interrupts posted to CPU (Count)
testsys.pci_devices4.EtherDevice.totalSwi            0                       # Total number of Swi written to ISR (Count)
testsys.pci_devices4.EtherDevice.coalescedSwi          nan                       # Average number of Swi's coalesced into each post ((Count/Count))
testsys.pci_devices4.EtherDevice.postedRxIdle            0                       # Number of rxIdle interrupts posted to CPU (Count)
testsys.pci_devices4.EtherDevice.totalRxIdle            0                       # Total number of RxIdle written to ISR (Count)
testsys.pci_devices4.EtherDevice.coalescedRxIdle          nan                       # Average number of RxIdle's coalesced into each post ((Count/Count))
testsys.pci_devices4.EtherDevice.postedRxOk            0                       # Number of RxOk interrupts posted to CPU (Count)
testsys.pci_devices4.EtherDevice.totalRxOk            0                       # Total number of RxOk written to ISR (Count)
testsys.pci_devices4.EtherDevice.coalescedRxOk          nan                       # Average number of RxOk's coalesced into each post ((Count/Count))
testsys.pci_devices4.EtherDevice.postedRxDesc            0                       # Number of RxDesc interrupts posted to CPU (Count)
testsys.pci_devices4.EtherDevice.totalRxDesc            0                       # Total number of RxDesc written to ISR (Count)
testsys.pci_devices4.EtherDevice.coalescedRxDesc          nan                       # Average number of RxDesc's coalesced into each post ((Count/Count))
testsys.pci_devices4.EtherDevice.postedTxOk            0                       # Number of TxOk interrupts posted to CPU (Count)
testsys.pci_devices4.EtherDevice.totalTxOk            0                       # Total number of TxOk written to ISR (Count)
testsys.pci_devices4.EtherDevice.coalescedTxOk          nan                       # Average number of TxOk's coalesced into each post ((Count/Count))
testsys.pci_devices4.EtherDevice.postedTxIdle            0                       # Number of TxIdle interrupts posted to CPU (Count)
testsys.pci_devices4.EtherDevice.totalTxIdle            0                       # Total number of TxIdle written to ISR (Count)
testsys.pci_devices4.EtherDevice.coalescedTxIdle          nan                       # Average number of TxIdle's coalesced into each post ((Count/Count))
testsys.pci_devices4.EtherDevice.postedTxDesc            0                       # Number of TxDesc interrupts posted to CPU (Count)
testsys.pci_devices4.EtherDevice.totalTxDesc            0                       # Total number of TxDesc written to ISR (Count)
testsys.pci_devices4.EtherDevice.coalescedTxDesc          nan                       # Average number of TxDesc's coalesced into each post ((Count/Count))
testsys.pci_devices4.EtherDevice.postedRxOrn            0                       # Number of RxOrn posted to CPU (Count)
testsys.pci_devices4.EtherDevice.totalRxOrn            0                       # Total number of RxOrn written to ISR (Count)
testsys.pci_devices4.EtherDevice.coalescedRxOrn          nan                       # Average number of RxOrn's coalesced into each post ((Count/Count))
testsys.pci_devices4.EtherDevice.coalescedTotal          nan                       # Average number of interrupts coalesced into each post ((Count/Count))
testsys.pci_devices4.EtherDevice.droppedPackets            0                       # Number of packets dropped (Count)
testsys.pci_devices4.power_state.pwrStateResidencyTicks::UNDEFINED 1113479333500                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.bootmem.power_state.pwrStateResidencyTicks::UNDEFINED 1113479333500                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.clock24MHz.clock               41667                       # Clock period in ticks (Tick)
testsys.realview.clock32KHz.clock            31250000                       # Clock period in ticks (Tick)
testsys.realview.dcc.osc_cpu.clock              16667                       # Clock period in ticks (Tick)
testsys.realview.dcc.osc_ddr.clock              25000                       # Clock period in ticks (Tick)
testsys.realview.dcc.osc_hsbm.clock             25000                       # Clock period in ticks (Tick)
testsys.realview.dcc.osc_pxl.clock              42105                       # Clock period in ticks (Tick)
testsys.realview.dcc.osc_smb.clock              20000                       # Clock period in ticks (Tick)
testsys.realview.dcc.osc_sys.clock              16667                       # Clock period in ticks (Tick)
testsys.realview.el2_watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 1113479333500                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.energy_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 1113479333500                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.flash0.power_state.pwrStateResidencyTicks::UNDEFINED 1113479333500                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.flash1.power_state.pwrStateResidencyTicks::UNDEFINED 1113479333500                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.generic_timer_mem.frames0.power_state.pwrStateResidencyTicks::UNDEFINED 1113479333500                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.generic_timer_mem.frames1.power_state.pwrStateResidencyTicks::UNDEFINED 1113479333500                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.generic_timer_mem.power_state.pwrStateResidencyTicks::UNDEFINED 1113479333500                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.gic.power_state.pwrStateResidencyTicks::UNDEFINED 1113479333500                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.gicv2m.power_state.pwrStateResidencyTicks::UNDEFINED 1113479333500                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.io_voltage.voltage          3.300000                       # Voltage in Volts (Volt)
testsys.realview.kmi0.power_state.pwrStateResidencyTicks::UNDEFINED 1113479333500                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.kmi1.power_state.pwrStateResidencyTicks::UNDEFINED 1113479333500                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.mcc.osc_clcd.clock             42105                       # Clock period in ticks (Tick)
testsys.realview.mcc.osc_mcc.clock              20000                       # Clock period in ticks (Tick)
testsys.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks (Tick)
testsys.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks (Tick)
testsys.realview.non_trusted_sram.power_state.pwrStateResidencyTicks::UNDEFINED 1113479333500                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.pci_host.power_state.pwrStateResidencyTicks::UNDEFINED 1113479333500                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.pwr_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 1113479333500                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.realview_io.power_state.pwrStateResidencyTicks::UNDEFINED 1113479333500                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.rtc.power_state.pwrStateResidencyTicks::UNDEFINED 1113479333500                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.system_watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 1113479333500                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.trusted_sram.power_state.pwrStateResidencyTicks::UNDEFINED 1113479333500                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.trusted_watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 1113479333500                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.uart0.power_state.pwrStateResidencyTicks::UNDEFINED 1113479333500                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.uart1.power_state.pwrStateResidencyTicks::UNDEFINED 1113479333500                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.uart2.power_state.pwrStateResidencyTicks::UNDEFINED 1113479333500                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.uart3.power_state.pwrStateResidencyTicks::UNDEFINED 1113479333500                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.vgic.power_state.pwrStateResidencyTicks::UNDEFINED 1113479333500                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.vio0.power_state.pwrStateResidencyTicks::UNDEFINED 1113479333500                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.vio1.power_state.pwrStateResidencyTicks::UNDEFINED 1113479333500                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.vram.power_state.pwrStateResidencyTicks::UNDEFINED 1113479333500                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 1113479333500                       # Cumulative time (in ticks) in various power states (Tick)
testsys.voltage_domain.voltage                      1                       # Voltage in Volts (Volt)
testsys.workload.inst.arm                           0                       # number of arm instructions executed (Count)
testsys.workload.inst.quiesce                   11583                       # number of quiesce instructions executed (Count)
testsys.cpu_cluster.cpus0.idleCycles          4218312                       # Total number of cycles that the object has spent stopped (Unspecified)
testsys.cpu_cluster.cpus0.tickCycles          5883650                       # Number of cycles that the object actually ticked (Unspecified)
testsys.cpu_cluster.cpus1.idleCycles         59456918                       # Total number of cycles that the object has spent stopped (Unspecified)
testsys.cpu_cluster.cpus1.tickCycles       2431042875                       # Number of cycles that the object actually ticked (Unspecified)
testsys.cpu_cluster.cpus2.idleCycles           791518                       # Total number of cycles that the object has spent stopped (Unspecified)
testsys.cpu_cluster.cpus2.tickCycles          4796044                       # Number of cycles that the object actually ticked (Unspecified)
testsys.cpu_cluster.cpus3.idleCycles          2912356                       # Total number of cycles that the object has spent stopped (Unspecified)
testsys.cpu_cluster.cpus3.tickCycles          5086385                       # Number of cycles that the object actually ticked (Unspecified)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.624299                       # Number of seconds simulated (Second)
simTicks                                 624298547500                       # Number of ticks simulated (Tick)
finalTick                                1114203081000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                   2946.08                       # Real time elapsed on the host (Second)
hostTickRate                                211908422                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                  407588080                       # Number of bytes of host memory used (Byte)
simInsts                                   1839496948                       # Number of instructions simulated (Count)
simOps                                     1844504382                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   624389                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     626088                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
testsys.clk_domain.clock                         1000                       # Clock period in ticks (Tick)
testsys.cpu_cluster.clk_domain.clock              250                       # Clock period in ticks (Tick)
testsys.cpu_cluster.cpus0.numCycles          12407574                       # Number of cpu cycles simulated (Cycle)
testsys.cpu_cluster.cpus0.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
testsys.cpu_cluster.cpus0.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
testsys.cpu_cluster.cpus0.numInsts            5434999                       # Number of instructions committed (Count)
testsys.cpu_cluster.cpus0.numOps              6121046                       # Number of ops (including micro ops) committed (Count)
testsys.cpu_cluster.cpus0.numDiscardedOps       249833                       # Number of ops (including micro ops) which were discarded before commit (Count)
testsys.cpu_cluster.cpus0.numFetchSuspends         3884                       # Number of times Execute suspended instruction fetching (Count)
testsys.cpu_cluster.cpus0.quiesceCycles    2485116243                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
testsys.cpu_cluster.cpus0.cpi                2.282903                       # CPI: cycles per instruction ((Cycle/Count))
testsys.cpu_cluster.cpus0.ipc                0.438039                       # IPC: instructions per cycle ((Count/Cycle))
testsys.cpu_cluster.cpus0.committedInstType_0::No_OpClass          275      0.00%      0.00% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.committedInstType_0::IntAlu      4700493     76.79%     76.80% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.committedInstType_0::IntMult         7913      0.13%     76.93% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.committedInstType_0::IntDiv         1172      0.02%     76.95% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.committedInstType_0::FloatAdd            0      0.00%     76.95% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.committedInstType_0::FloatCmp            0      0.00%     76.95% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.committedInstType_0::FloatCvt            0      0.00%     76.95% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.committedInstType_0::FloatMult            0      0.00%     76.95% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.committedInstType_0::FloatMultAcc            0      0.00%     76.95% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.committedInstType_0::FloatDiv            0      0.00%     76.95% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.committedInstType_0::FloatMisc           24      0.00%     76.95% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.committedInstType_0::FloatSqrt            0      0.00%     76.95% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.committedInstType_0::SimdAdd           10      0.00%     76.95% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.committedInstType_0::SimdAddAcc            0      0.00%     76.95% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.committedInstType_0::SimdAlu            8      0.00%     76.95% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.committedInstType_0::SimdCmp            8      0.00%     76.95% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.committedInstType_0::SimdCvt            0      0.00%     76.95% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.committedInstType_0::SimdMisc           16      0.00%     76.95% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.committedInstType_0::SimdMult            0      0.00%     76.95% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.committedInstType_0::SimdMultAcc            0      0.00%     76.95% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.committedInstType_0::SimdShift            0      0.00%     76.95% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.committedInstType_0::SimdShiftAcc            0      0.00%     76.95% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.committedInstType_0::SimdDiv            0      0.00%     76.95% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.committedInstType_0::SimdSqrt            0      0.00%     76.95% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.committedInstType_0::SimdFloatAdd            0      0.00%     76.95% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.committedInstType_0::SimdFloatAlu            0      0.00%     76.95% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.committedInstType_0::SimdFloatCmp            0      0.00%     76.95% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.committedInstType_0::SimdFloatCvt            0      0.00%     76.95% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.committedInstType_0::SimdFloatDiv            0      0.00%     76.95% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.committedInstType_0::SimdFloatMisc            0      0.00%     76.95% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.committedInstType_0::SimdFloatMult            0      0.00%     76.95% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.committedInstType_0::SimdFloatMultAcc            0      0.00%     76.95% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.committedInstType_0::SimdFloatSqrt            0      0.00%     76.95% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.committedInstType_0::SimdReduceAdd            0      0.00%     76.95% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.committedInstType_0::SimdReduceAlu            0      0.00%     76.95% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.committedInstType_0::SimdReduceCmp            0      0.00%     76.95% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.committedInstType_0::SimdFloatReduceAdd            0      0.00%     76.95% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.committedInstType_0::SimdFloatReduceCmp            0      0.00%     76.95% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.committedInstType_0::SimdAes            0      0.00%     76.95% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.committedInstType_0::SimdAesMix            0      0.00%     76.95% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.committedInstType_0::SimdSha1Hash            0      0.00%     76.95% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.committedInstType_0::SimdSha1Hash2            0      0.00%     76.95% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.committedInstType_0::SimdSha256Hash            0      0.00%     76.95% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.committedInstType_0::SimdSha256Hash2            0      0.00%     76.95% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.committedInstType_0::SimdShaSigma2            0      0.00%     76.95% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.committedInstType_0::SimdShaSigma3            0      0.00%     76.95% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.committedInstType_0::SimdPredAlu            0      0.00%     76.95% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.committedInstType_0::MemRead       757581     12.38%     89.32% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.committedInstType_0::MemWrite       653546     10.68%    100.00% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.committedInstType_0::total      6121046                       # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.branchPred.lookups      1362046                       # Number of BP lookups (Count)
testsys.cpu_cluster.cpus0.branchPred.condPredicted       774853                       # Number of conditional branches predicted (Count)
testsys.cpu_cluster.cpus0.branchPred.condIncorrect        62678                       # Number of conditional branches incorrect (Count)
testsys.cpu_cluster.cpus0.branchPred.BTBLookups       579354                       # Number of BTB lookups (Count)
testsys.cpu_cluster.cpus0.branchPred.BTBHits       539998                       # Number of BTB hits (Count)
testsys.cpu_cluster.cpus0.branchPred.BTBHitRatio     0.932069                       # BTB Hit Ratio (Ratio)
testsys.cpu_cluster.cpus0.branchPred.RASUsed       259383                       # Number of times the RAS was used to get a target. (Count)
testsys.cpu_cluster.cpus0.branchPred.RASIncorrect        34356                       # Number of incorrect RAS predictions. (Count)
testsys.cpu_cluster.cpus0.branchPred.indirectLookups         3782                       # Number of indirect predictor lookups. (Count)
testsys.cpu_cluster.cpus0.branchPred.indirectHits         1714                       # Number of indirect target hits. (Count)
testsys.cpu_cluster.cpus0.branchPred.indirectMisses         2068                       # Number of indirect misses. (Count)
testsys.cpu_cluster.cpus0.branchPred.indirectMispredicted         1188                       # Number of mispredicted indirect branches. (Count)
testsys.cpu_cluster.cpus0.dcache.demandHits::cpu_cluster.cpus0.data      1326981                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus0.dcache.demandHits::total      1326981                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus0.dcache.overallHits::cpu_cluster.cpus0.data      1327149                       # number of overall hits (Count)
testsys.cpu_cluster.cpus0.dcache.overallHits::total      1327149                       # number of overall hits (Count)
testsys.cpu_cluster.cpus0.dcache.demandMisses::cpu_cluster.cpus0.data        19428                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus0.dcache.demandMisses::total        19428                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus0.dcache.overallMisses::cpu_cluster.cpus0.data        19489                       # number of overall misses (Count)
testsys.cpu_cluster.cpus0.dcache.overallMisses::total        19489                       # number of overall misses (Count)
testsys.cpu_cluster.cpus0.dcache.demandMissLatency::cpu_cluster.cpus0.data    432102000                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.demandMissLatency::total    432102000                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.overallMissLatency::cpu_cluster.cpus0.data    432102000                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.overallMissLatency::total    432102000                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.demandAccesses::cpu_cluster.cpus0.data      1346409                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus0.dcache.demandAccesses::total      1346409                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus0.dcache.overallAccesses::cpu_cluster.cpus0.data      1346638                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus0.dcache.overallAccesses::total      1346638                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus0.dcache.demandMissRate::cpu_cluster.cpus0.data     0.014429                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.demandMissRate::total     0.014429                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.overallMissRate::cpu_cluster.cpus0.data     0.014472                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.overallMissRate::total     0.014472                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.demandAvgMissLatency::cpu_cluster.cpus0.data 22241.198271                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.dcache.demandAvgMissLatency::total 22241.198271                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.dcache.overallAvgMissLatency::cpu_cluster.cpus0.data 22171.583970                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.dcache.overallAvgMissLatency::total 22171.583970                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus0.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus0.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus0.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus0.dcache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus0.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus0.dcache.writebacks::writebacks        10662                       # number of writebacks (Count)
testsys.cpu_cluster.cpus0.dcache.writebacks::total        10662                       # number of writebacks (Count)
testsys.cpu_cluster.cpus0.dcache.demandMshrHits::cpu_cluster.cpus0.data         2057                       # number of demand (read+write) MSHR hits (Count)
testsys.cpu_cluster.cpus0.dcache.demandMshrHits::total         2057                       # number of demand (read+write) MSHR hits (Count)
testsys.cpu_cluster.cpus0.dcache.overallMshrHits::cpu_cluster.cpus0.data         2057                       # number of overall MSHR hits (Count)
testsys.cpu_cluster.cpus0.dcache.overallMshrHits::total         2057                       # number of overall MSHR hits (Count)
testsys.cpu_cluster.cpus0.dcache.demandMshrMisses::cpu_cluster.cpus0.data        17371                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus0.dcache.demandMshrMisses::total        17371                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus0.dcache.overallMshrMisses::cpu_cluster.cpus0.data        17432                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus0.dcache.overallMshrMisses::total        17432                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus0.dcache.overallMshrUncacheable::cpu_cluster.cpus0.data          182                       # number of overall MSHR uncacheable misses (Count)
testsys.cpu_cluster.cpus0.dcache.overallMshrUncacheable::total          182                       # number of overall MSHR uncacheable misses (Count)
testsys.cpu_cluster.cpus0.dcache.demandMshrMissLatency::cpu_cluster.cpus0.data    394661000                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.demandMshrMissLatency::total    394661000                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.overallMshrMissLatency::cpu_cluster.cpus0.data    398022250                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.overallMshrMissLatency::total    398022250                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.overallMshrUncacheableLatency::cpu_cluster.cpus0.data      5005750                       # number of overall MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.overallMshrUncacheableLatency::total      5005750                       # number of overall MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.demandMshrMissRate::cpu_cluster.cpus0.data     0.012902                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.demandMshrMissRate::total     0.012902                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.overallMshrMissRate::cpu_cluster.cpus0.data     0.012945                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.overallMshrMissRate::total     0.012945                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.demandAvgMshrMissLatency::cpu_cluster.cpus0.data 22719.532554                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.dcache.demandAvgMshrMissLatency::total 22719.532554                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.dcache.overallAvgMshrMissLatency::cpu_cluster.cpus0.data 22832.850505                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.dcache.overallAvgMshrMissLatency::total 22832.850505                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.dcache.overallAvgMshrUncacheableLatency::cpu_cluster.cpus0.data 27504.120879                       # average overall mshr uncacheable latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.dcache.overallAvgMshrUncacheableLatency::total 27504.120879                       # average overall mshr uncacheable latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.dcache.replacements        15617                       # number of replacements (Count)
testsys.cpu_cluster.cpus0.dcache.LoadLockedReq.hits::cpu_cluster.cpus0.data          213                       # number of LoadLockedReq hits (Count)
testsys.cpu_cluster.cpus0.dcache.LoadLockedReq.hits::total          213                       # number of LoadLockedReq hits (Count)
testsys.cpu_cluster.cpus0.dcache.LoadLockedReq.misses::cpu_cluster.cpus0.data            6                       # number of LoadLockedReq misses (Count)
testsys.cpu_cluster.cpus0.dcache.LoadLockedReq.misses::total            6                       # number of LoadLockedReq misses (Count)
testsys.cpu_cluster.cpus0.dcache.LoadLockedReq.missLatency::cpu_cluster.cpus0.data        25500                       # number of LoadLockedReq miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.LoadLockedReq.missLatency::total        25500                       # number of LoadLockedReq miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.LoadLockedReq.accesses::cpu_cluster.cpus0.data          219                       # number of LoadLockedReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus0.dcache.LoadLockedReq.accesses::total          219                       # number of LoadLockedReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus0.dcache.LoadLockedReq.missRate::cpu_cluster.cpus0.data     0.027397                       # miss rate for LoadLockedReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.LoadLockedReq.missRate::total     0.027397                       # miss rate for LoadLockedReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.LoadLockedReq.avgMissLatency::cpu_cluster.cpus0.data         4250                       # average LoadLockedReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.LoadLockedReq.avgMissLatency::total         4250                       # average LoadLockedReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.LoadLockedReq.mshrMisses::cpu_cluster.cpus0.data            6                       # number of LoadLockedReq MSHR misses (Count)
testsys.cpu_cluster.cpus0.dcache.LoadLockedReq.mshrMisses::total            6                       # number of LoadLockedReq MSHR misses (Count)
testsys.cpu_cluster.cpus0.dcache.LoadLockedReq.mshrMissLatency::cpu_cluster.cpus0.data        24000                       # number of LoadLockedReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.LoadLockedReq.mshrMissLatency::total        24000                       # number of LoadLockedReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.LoadLockedReq.mshrMissRate::cpu_cluster.cpus0.data     0.027397                       # mshr miss rate for LoadLockedReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.LoadLockedReq.mshrMissRate::total     0.027397                       # mshr miss rate for LoadLockedReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.LoadLockedReq.avgMshrMissLatency::cpu_cluster.cpus0.data         4000                       # average LoadLockedReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.LoadLockedReq.avgMshrMissLatency::total         4000                       # average LoadLockedReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.ReadReq.hits::cpu_cluster.cpus0.data       705119                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus0.dcache.ReadReq.hits::total       705119                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus0.dcache.ReadReq.misses::cpu_cluster.cpus0.data        12055                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus0.dcache.ReadReq.misses::total        12055                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus0.dcache.ReadReq.missLatency::cpu_cluster.cpus0.data    340511500                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.ReadReq.missLatency::total    340511500                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.ReadReq.accesses::cpu_cluster.cpus0.data       717174                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus0.dcache.ReadReq.accesses::total       717174                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus0.dcache.ReadReq.missRate::cpu_cluster.cpus0.data     0.016809                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.ReadReq.missRate::total     0.016809                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.ReadReq.avgMissLatency::cpu_cluster.cpus0.data 28246.495230                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.ReadReq.avgMissLatency::total 28246.495230                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.ReadReq.mshrHits::cpu_cluster.cpus0.data          271                       # number of ReadReq MSHR hits (Count)
testsys.cpu_cluster.cpus0.dcache.ReadReq.mshrHits::total          271                       # number of ReadReq MSHR hits (Count)
testsys.cpu_cluster.cpus0.dcache.ReadReq.mshrMisses::cpu_cluster.cpus0.data        11784                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus0.dcache.ReadReq.mshrMisses::total        11784                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus0.dcache.ReadReq.mshrUncacheable::cpu_cluster.cpus0.data          121                       # number of ReadReq MSHR uncacheable (Count)
testsys.cpu_cluster.cpus0.dcache.ReadReq.mshrUncacheable::total          121                       # number of ReadReq MSHR uncacheable (Count)
testsys.cpu_cluster.cpus0.dcache.ReadReq.mshrMissLatency::cpu_cluster.cpus0.data    330829500                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.ReadReq.mshrMissLatency::total    330829500                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.ReadReq.mshrUncacheableLatency::cpu_cluster.cpus0.data      5005750                       # number of ReadReq MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.ReadReq.mshrUncacheableLatency::total      5005750                       # number of ReadReq MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.ReadReq.mshrMissRate::cpu_cluster.cpus0.data     0.016431                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.ReadReq.mshrMissRate::total     0.016431                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.ReadReq.avgMshrMissLatency::cpu_cluster.cpus0.data 28074.465377                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.ReadReq.avgMshrMissLatency::total 28074.465377                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.ReadReq.avgMshrUncacheableLatency::cpu_cluster.cpus0.data 41369.834711                       # average ReadReq mshr uncacheable latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.ReadReq.avgMshrUncacheableLatency::total 41369.834711                       # average ReadReq mshr uncacheable latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.SoftPFReq.hits::cpu_cluster.cpus0.data          168                       # number of SoftPFReq hits (Count)
testsys.cpu_cluster.cpus0.dcache.SoftPFReq.hits::total          168                       # number of SoftPFReq hits (Count)
testsys.cpu_cluster.cpus0.dcache.SoftPFReq.misses::cpu_cluster.cpus0.data           61                       # number of SoftPFReq misses (Count)
testsys.cpu_cluster.cpus0.dcache.SoftPFReq.misses::total           61                       # number of SoftPFReq misses (Count)
testsys.cpu_cluster.cpus0.dcache.SoftPFReq.accesses::cpu_cluster.cpus0.data          229                       # number of SoftPFReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus0.dcache.SoftPFReq.accesses::total          229                       # number of SoftPFReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus0.dcache.SoftPFReq.missRate::cpu_cluster.cpus0.data     0.266376                       # miss rate for SoftPFReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.SoftPFReq.missRate::total     0.266376                       # miss rate for SoftPFReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.SoftPFReq.mshrMisses::cpu_cluster.cpus0.data           61                       # number of SoftPFReq MSHR misses (Count)
testsys.cpu_cluster.cpus0.dcache.SoftPFReq.mshrMisses::total           61                       # number of SoftPFReq MSHR misses (Count)
testsys.cpu_cluster.cpus0.dcache.SoftPFReq.mshrMissLatency::cpu_cluster.cpus0.data      3361250                       # number of SoftPFReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.SoftPFReq.mshrMissLatency::total      3361250                       # number of SoftPFReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.SoftPFReq.mshrMissRate::cpu_cluster.cpus0.data     0.266376                       # mshr miss rate for SoftPFReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.SoftPFReq.mshrMissRate::total     0.266376                       # mshr miss rate for SoftPFReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.SoftPFReq.avgMshrMissLatency::cpu_cluster.cpus0.data 55102.459016                       # average SoftPFReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.SoftPFReq.avgMshrMissLatency::total 55102.459016                       # average SoftPFReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.StoreCondReq.hits::cpu_cluster.cpus0.data          210                       # number of StoreCondReq hits (Count)
testsys.cpu_cluster.cpus0.dcache.StoreCondReq.hits::total          210                       # number of StoreCondReq hits (Count)
testsys.cpu_cluster.cpus0.dcache.StoreCondReq.accesses::cpu_cluster.cpus0.data          210                       # number of StoreCondReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus0.dcache.StoreCondReq.accesses::total          210                       # number of StoreCondReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus0.dcache.SwapReq.hits::cpu_cluster.cpus0.data        23359                       # number of SwapReq hits (Count)
testsys.cpu_cluster.cpus0.dcache.SwapReq.hits::total        23359                       # number of SwapReq hits (Count)
testsys.cpu_cluster.cpus0.dcache.SwapReq.misses::cpu_cluster.cpus0.data          737                       # number of SwapReq misses (Count)
testsys.cpu_cluster.cpus0.dcache.SwapReq.misses::total          737                       # number of SwapReq misses (Count)
testsys.cpu_cluster.cpus0.dcache.SwapReq.missLatency::cpu_cluster.cpus0.data      6917000                       # number of SwapReq miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.SwapReq.missLatency::total      6917000                       # number of SwapReq miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.SwapReq.accesses::cpu_cluster.cpus0.data        24096                       # number of SwapReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus0.dcache.SwapReq.accesses::total        24096                       # number of SwapReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus0.dcache.SwapReq.missRate::cpu_cluster.cpus0.data     0.030586                       # miss rate for SwapReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.SwapReq.missRate::total     0.030586                       # miss rate for SwapReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.SwapReq.avgMissLatency::cpu_cluster.cpus0.data  9385.345997                       # average SwapReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.SwapReq.avgMissLatency::total  9385.345997                       # average SwapReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.SwapReq.mshrHits::cpu_cluster.cpus0.data            1                       # number of SwapReq MSHR hits (Count)
testsys.cpu_cluster.cpus0.dcache.SwapReq.mshrHits::total            1                       # number of SwapReq MSHR hits (Count)
testsys.cpu_cluster.cpus0.dcache.SwapReq.mshrMisses::cpu_cluster.cpus0.data          736                       # number of SwapReq MSHR misses (Count)
testsys.cpu_cluster.cpus0.dcache.SwapReq.mshrMisses::total          736                       # number of SwapReq MSHR misses (Count)
testsys.cpu_cluster.cpus0.dcache.SwapReq.mshrMissLatency::cpu_cluster.cpus0.data      6729250                       # number of SwapReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.SwapReq.mshrMissLatency::total      6729250                       # number of SwapReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.SwapReq.mshrMissRate::cpu_cluster.cpus0.data     0.030544                       # mshr miss rate for SwapReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.SwapReq.mshrMissRate::total     0.030544                       # mshr miss rate for SwapReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.SwapReq.avgMshrMissLatency::cpu_cluster.cpus0.data  9143.002717                       # average SwapReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.SwapReq.avgMshrMissLatency::total  9143.002717                       # average SwapReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.WriteLineReq.hits::cpu_cluster.cpus0.data           83                       # number of WriteLineReq hits (Count)
testsys.cpu_cluster.cpus0.dcache.WriteLineReq.hits::total           83                       # number of WriteLineReq hits (Count)
testsys.cpu_cluster.cpus0.dcache.WriteLineReq.misses::cpu_cluster.cpus0.data         2479                       # number of WriteLineReq misses (Count)
testsys.cpu_cluster.cpus0.dcache.WriteLineReq.misses::total         2479                       # number of WriteLineReq misses (Count)
testsys.cpu_cluster.cpus0.dcache.WriteLineReq.missLatency::cpu_cluster.cpus0.data     24246250                       # number of WriteLineReq miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.WriteLineReq.missLatency::total     24246250                       # number of WriteLineReq miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.WriteLineReq.accesses::cpu_cluster.cpus0.data         2562                       # number of WriteLineReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus0.dcache.WriteLineReq.accesses::total         2562                       # number of WriteLineReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus0.dcache.WriteLineReq.missRate::cpu_cluster.cpus0.data     0.967603                       # miss rate for WriteLineReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.WriteLineReq.missRate::total     0.967603                       # miss rate for WriteLineReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.WriteLineReq.avgMissLatency::cpu_cluster.cpus0.data  9780.657523                       # average WriteLineReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.WriteLineReq.avgMissLatency::total  9780.657523                       # average WriteLineReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.WriteLineReq.mshrMisses::cpu_cluster.cpus0.data         2479                       # number of WriteLineReq MSHR misses (Count)
testsys.cpu_cluster.cpus0.dcache.WriteLineReq.mshrMisses::total         2479                       # number of WriteLineReq MSHR misses (Count)
testsys.cpu_cluster.cpus0.dcache.WriteLineReq.mshrMissLatency::cpu_cluster.cpus0.data     23626500                       # number of WriteLineReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.WriteLineReq.mshrMissLatency::total     23626500                       # number of WriteLineReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.WriteLineReq.mshrMissRate::cpu_cluster.cpus0.data     0.967603                       # mshr miss rate for WriteLineReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.WriteLineReq.mshrMissRate::total     0.967603                       # mshr miss rate for WriteLineReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.WriteLineReq.avgMshrMissLatency::cpu_cluster.cpus0.data  9530.657523                       # average WriteLineReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.WriteLineReq.avgMshrMissLatency::total  9530.657523                       # average WriteLineReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.WriteReq.hits::cpu_cluster.cpus0.data       621779                       # number of WriteReq hits (Count)
testsys.cpu_cluster.cpus0.dcache.WriteReq.hits::total       621779                       # number of WriteReq hits (Count)
testsys.cpu_cluster.cpus0.dcache.WriteReq.misses::cpu_cluster.cpus0.data         4894                       # number of WriteReq misses (Count)
testsys.cpu_cluster.cpus0.dcache.WriteReq.misses::total         4894                       # number of WriteReq misses (Count)
testsys.cpu_cluster.cpus0.dcache.WriteReq.missLatency::cpu_cluster.cpus0.data     67344250                       # number of WriteReq miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.WriteReq.missLatency::total     67344250                       # number of WriteReq miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.WriteReq.accesses::cpu_cluster.cpus0.data       626673                       # number of WriteReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus0.dcache.WriteReq.accesses::total       626673                       # number of WriteReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus0.dcache.WriteReq.missRate::cpu_cluster.cpus0.data     0.007809                       # miss rate for WriteReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.WriteReq.missRate::total     0.007809                       # miss rate for WriteReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.WriteReq.avgMissLatency::cpu_cluster.cpus0.data 13760.574172                       # average WriteReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.WriteReq.avgMissLatency::total 13760.574172                       # average WriteReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.WriteReq.mshrHits::cpu_cluster.cpus0.data         1786                       # number of WriteReq MSHR hits (Count)
testsys.cpu_cluster.cpus0.dcache.WriteReq.mshrHits::total         1786                       # number of WriteReq MSHR hits (Count)
testsys.cpu_cluster.cpus0.dcache.WriteReq.mshrMisses::cpu_cluster.cpus0.data         3108                       # number of WriteReq MSHR misses (Count)
testsys.cpu_cluster.cpus0.dcache.WriteReq.mshrMisses::total         3108                       # number of WriteReq MSHR misses (Count)
testsys.cpu_cluster.cpus0.dcache.WriteReq.mshrUncacheable::cpu_cluster.cpus0.data           61                       # number of WriteReq MSHR uncacheable (Count)
testsys.cpu_cluster.cpus0.dcache.WriteReq.mshrUncacheable::total           61                       # number of WriteReq MSHR uncacheable (Count)
testsys.cpu_cluster.cpus0.dcache.WriteReq.mshrMissLatency::cpu_cluster.cpus0.data     40205000                       # number of WriteReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.WriteReq.mshrMissLatency::total     40205000                       # number of WriteReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.WriteReq.mshrMissRate::cpu_cluster.cpus0.data     0.004960                       # mshr miss rate for WriteReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.WriteReq.mshrMissRate::total     0.004960                       # mshr miss rate for WriteReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.WriteReq.avgMshrMissLatency::cpu_cluster.cpus0.data 12935.971686                       # average WriteReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.WriteReq.avgMshrMissLatency::total 12935.971686                       # average WriteReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 1114203081000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus0.dcache.tags.tagsInUse   478.289051                       # Average ticks per tags in use ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.tags.totalRefs      1397245                       # Total number of references to valid blocks. (Count)
testsys.cpu_cluster.cpus0.dcache.tags.sampledRefs        17550                       # Sample count of references to valid blocks. (Count)
testsys.cpu_cluster.cpus0.dcache.tags.avgRefs    79.615100                       # Average number of references to valid blocks. ((Count/Count))
testsys.cpu_cluster.cpus0.dcache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
testsys.cpu_cluster.cpus0.dcache.tags.occupancies::cpu_cluster.cpus0.data   478.289051                       # Average occupied blocks per tick, per requestor ((Count/Tick))
testsys.cpu_cluster.cpus0.dcache.tags.avgOccs::cpu_cluster.cpus0.data     0.934158                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus0.dcache.tags.avgOccs::total     0.934158                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus0.dcache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
testsys.cpu_cluster.cpus0.dcache.tags.ageTaskId_1024::0          134                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.cpus0.dcache.tags.ageTaskId_1024::1          345                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.cpus0.dcache.tags.ageTaskId_1024::2           33                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.cpus0.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
testsys.cpu_cluster.cpus0.dcache.tags.tagAccesses      2759440                       # Number of tag accesses (Count)
testsys.cpu_cluster.cpus0.dcache.tags.dataAccesses      2759440                       # Number of data accesses (Count)
testsys.cpu_cluster.cpus0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1114203081000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus0.dtb_walker_cache.demandHits::cpu_cluster.cpus0.mmu.dtb_walker         8542                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.demandHits::total         8542                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.overallHits::cpu_cluster.cpus0.mmu.dtb_walker         8542                       # number of overall hits (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.overallHits::total         8542                       # number of overall hits (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.demandMisses::cpu_cluster.cpus0.mmu.dtb_walker         3464                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.demandMisses::total         3464                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.overallMisses::cpu_cluster.cpus0.mmu.dtb_walker         3464                       # number of overall misses (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.overallMisses::total         3464                       # number of overall misses (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.demandMissLatency::cpu_cluster.cpus0.mmu.dtb_walker    118925536                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus0.dtb_walker_cache.demandMissLatency::total    118925536                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus0.dtb_walker_cache.overallMissLatency::cpu_cluster.cpus0.mmu.dtb_walker    118925536                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus0.dtb_walker_cache.overallMissLatency::total    118925536                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus0.dtb_walker_cache.demandAccesses::cpu_cluster.cpus0.mmu.dtb_walker        12006                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.demandAccesses::total        12006                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.overallAccesses::cpu_cluster.cpus0.mmu.dtb_walker        12006                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.overallAccesses::total        12006                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.demandMissRate::cpu_cluster.cpus0.mmu.dtb_walker     0.288522                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus0.dtb_walker_cache.demandMissRate::total     0.288522                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus0.dtb_walker_cache.overallMissRate::cpu_cluster.cpus0.mmu.dtb_walker     0.288522                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus0.dtb_walker_cache.overallMissRate::total     0.288522                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus0.dtb_walker_cache.demandAvgMissLatency::cpu_cluster.cpus0.mmu.dtb_walker 34331.852194                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.dtb_walker_cache.demandAvgMissLatency::total 34331.852194                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.dtb_walker_cache.overallAvgMissLatency::cpu_cluster.cpus0.mmu.dtb_walker 34331.852194                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.dtb_walker_cache.overallAvgMissLatency::total 34331.852194                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus0.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus0.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus0.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus0.dtb_walker_cache.writebacks::writebacks         3380                       # number of writebacks (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.writebacks::total         3380                       # number of writebacks (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.demandMshrMisses::cpu_cluster.cpus0.mmu.dtb_walker         3464                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.demandMshrMisses::total         3464                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.overallMshrMisses::cpu_cluster.cpus0.mmu.dtb_walker         3464                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.overallMshrMisses::total         3464                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.demandMshrMissLatency::cpu_cluster.cpus0.mmu.dtb_walker    115461536                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.dtb_walker_cache.demandMshrMissLatency::total    115461536                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.dtb_walker_cache.overallMshrMissLatency::cpu_cluster.cpus0.mmu.dtb_walker    115461536                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.dtb_walker_cache.overallMshrMissLatency::total    115461536                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.dtb_walker_cache.demandMshrMissRate::cpu_cluster.cpus0.mmu.dtb_walker     0.288522                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus0.dtb_walker_cache.demandMshrMissRate::total     0.288522                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus0.dtb_walker_cache.overallMshrMissRate::cpu_cluster.cpus0.mmu.dtb_walker     0.288522                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus0.dtb_walker_cache.overallMshrMissRate::total     0.288522                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus0.dtb_walker_cache.demandAvgMshrMissLatency::cpu_cluster.cpus0.mmu.dtb_walker 33331.852194                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.dtb_walker_cache.demandAvgMshrMissLatency::total 33331.852194                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.dtb_walker_cache.overallAvgMshrMissLatency::cpu_cluster.cpus0.mmu.dtb_walker 33331.852194                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.dtb_walker_cache.overallAvgMshrMissLatency::total 33331.852194                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.dtb_walker_cache.replacements         3380                       # number of replacements (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.ReadReq.hits::cpu_cluster.cpus0.mmu.dtb_walker         8542                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.ReadReq.hits::total         8542                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.ReadReq.misses::cpu_cluster.cpus0.mmu.dtb_walker         3464                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.ReadReq.misses::total         3464                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.ReadReq.missLatency::cpu_cluster.cpus0.mmu.dtb_walker    118925536                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus0.dtb_walker_cache.ReadReq.missLatency::total    118925536                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus0.dtb_walker_cache.ReadReq.accesses::cpu_cluster.cpus0.mmu.dtb_walker        12006                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.ReadReq.accesses::total        12006                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.ReadReq.missRate::cpu_cluster.cpus0.mmu.dtb_walker     0.288522                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dtb_walker_cache.ReadReq.missRate::total     0.288522                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dtb_walker_cache.ReadReq.avgMissLatency::cpu_cluster.cpus0.mmu.dtb_walker 34331.852194                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dtb_walker_cache.ReadReq.avgMissLatency::total 34331.852194                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dtb_walker_cache.ReadReq.mshrMisses::cpu_cluster.cpus0.mmu.dtb_walker         3464                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.ReadReq.mshrMisses::total         3464                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.ReadReq.mshrMissLatency::cpu_cluster.cpus0.mmu.dtb_walker    115461536                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.dtb_walker_cache.ReadReq.mshrMissLatency::total    115461536                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.dtb_walker_cache.ReadReq.mshrMissRate::cpu_cluster.cpus0.mmu.dtb_walker     0.288522                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dtb_walker_cache.ReadReq.mshrMissRate::total     0.288522                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dtb_walker_cache.ReadReq.avgMshrMissLatency::cpu_cluster.cpus0.mmu.dtb_walker 33331.852194                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dtb_walker_cache.ReadReq.avgMshrMissLatency::total 33331.852194                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1114203081000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus0.dtb_walker_cache.tags.tagsInUse    15.999924                       # Average ticks per tags in use ((Tick/Count))
testsys.cpu_cluster.cpus0.dtb_walker_cache.tags.totalRefs        12066                       # Total number of references to valid blocks. (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.tags.sampledRefs         3480                       # Sample count of references to valid blocks. (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.tags.avgRefs     3.467241                       # Average number of references to valid blocks. ((Count/Count))
testsys.cpu_cluster.cpus0.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
testsys.cpu_cluster.cpus0.dtb_walker_cache.tags.occupancies::cpu_cluster.cpus0.mmu.dtb_walker    15.999924                       # Average occupied blocks per tick, per requestor ((Count/Tick))
testsys.cpu_cluster.cpus0.dtb_walker_cache.tags.avgOccs::cpu_cluster.cpus0.mmu.dtb_walker     0.999995                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus0.dtb_walker_cache.tags.avgOccs::total     0.999995                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus0.dtb_walker_cache.tags.occupanciesTaskId::1023           16                       # Occupied blocks per task id (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.tags.ageTaskId_1023::0            2                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.tags.ageTaskId_1023::1           14                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.tags.ratioOccsTaskId::1023            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
testsys.cpu_cluster.cpus0.dtb_walker_cache.tags.tagAccesses        99512                       # Number of tag accesses (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.tags.dataAccesses        99512                       # Number of data accesses (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1114203081000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus0.fetch2.intInstructions      4162933                       # Number of integer instructions successfully decoded (Count)
testsys.cpu_cluster.cpus0.fetch2.fpInstructions            0                       # Number of floating point instructions successfully decoded (Count)
testsys.cpu_cluster.cpus0.fetch2.vecInstructions          106                       # Number of SIMD instructions successfully decoded (Count)
testsys.cpu_cluster.cpus0.fetch2.loadInstructions       708154                       # Number of memory load instructions successfully decoded (Count)
testsys.cpu_cluster.cpus0.fetch2.storeInstructions       209463                       # Number of memory store instructions successfully decoded (Count)
testsys.cpu_cluster.cpus0.fetch2.amoInstructions        25231                       # Number of memory atomic instructions successfully decoded (Count)
testsys.cpu_cluster.cpus0.icache.demandHits::cpu_cluster.cpus0.inst      2499611                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus0.icache.demandHits::total      2499611                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus0.icache.overallHits::cpu_cluster.cpus0.inst      2499611                       # number of overall hits (Count)
testsys.cpu_cluster.cpus0.icache.overallHits::total      2499611                       # number of overall hits (Count)
testsys.cpu_cluster.cpus0.icache.demandMisses::cpu_cluster.cpus0.inst        30750                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus0.icache.demandMisses::total        30750                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus0.icache.overallMisses::cpu_cluster.cpus0.inst        30750                       # number of overall misses (Count)
testsys.cpu_cluster.cpus0.icache.overallMisses::total        30750                       # number of overall misses (Count)
testsys.cpu_cluster.cpus0.icache.demandMissLatency::cpu_cluster.cpus0.inst   1088591500                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus0.icache.demandMissLatency::total   1088591500                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus0.icache.overallMissLatency::cpu_cluster.cpus0.inst   1088591500                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus0.icache.overallMissLatency::total   1088591500                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus0.icache.demandAccesses::cpu_cluster.cpus0.inst      2530361                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus0.icache.demandAccesses::total      2530361                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus0.icache.overallAccesses::cpu_cluster.cpus0.inst      2530361                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus0.icache.overallAccesses::total      2530361                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus0.icache.demandMissRate::cpu_cluster.cpus0.inst     0.012152                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus0.icache.demandMissRate::total     0.012152                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus0.icache.overallMissRate::cpu_cluster.cpus0.inst     0.012152                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus0.icache.overallMissRate::total     0.012152                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus0.icache.demandAvgMissLatency::cpu_cluster.cpus0.inst 35401.349593                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.icache.demandAvgMissLatency::total 35401.349593                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.icache.overallAvgMissLatency::cpu_cluster.cpus0.inst 35401.349593                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.icache.overallAvgMissLatency::total 35401.349593                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus0.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus0.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus0.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus0.icache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus0.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus0.icache.writebacks::writebacks        30710                       # number of writebacks (Count)
testsys.cpu_cluster.cpus0.icache.writebacks::total        30710                       # number of writebacks (Count)
testsys.cpu_cluster.cpus0.icache.demandMshrMisses::cpu_cluster.cpus0.inst        30750                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus0.icache.demandMshrMisses::total        30750                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus0.icache.overallMshrMisses::cpu_cluster.cpus0.inst        30750                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus0.icache.overallMshrMisses::total        30750                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus0.icache.demandMshrMissLatency::cpu_cluster.cpus0.inst   1080904250                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.icache.demandMshrMissLatency::total   1080904250                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.icache.overallMshrMissLatency::cpu_cluster.cpus0.inst   1080904250                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.icache.overallMshrMissLatency::total   1080904250                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.icache.demandMshrMissRate::cpu_cluster.cpus0.inst     0.012152                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus0.icache.demandMshrMissRate::total     0.012152                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus0.icache.overallMshrMissRate::cpu_cluster.cpus0.inst     0.012152                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus0.icache.overallMshrMissRate::total     0.012152                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus0.icache.demandAvgMshrMissLatency::cpu_cluster.cpus0.inst 35151.357724                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.icache.demandAvgMshrMissLatency::total 35151.357724                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.icache.overallAvgMshrMissLatency::cpu_cluster.cpus0.inst 35151.357724                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.icache.overallAvgMshrMissLatency::total 35151.357724                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.icache.replacements        30710                       # number of replacements (Count)
testsys.cpu_cluster.cpus0.icache.ReadReq.hits::cpu_cluster.cpus0.inst      2499611                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus0.icache.ReadReq.hits::total      2499611                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus0.icache.ReadReq.misses::cpu_cluster.cpus0.inst        30750                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus0.icache.ReadReq.misses::total        30750                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus0.icache.ReadReq.missLatency::cpu_cluster.cpus0.inst   1088591500                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus0.icache.ReadReq.missLatency::total   1088591500                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus0.icache.ReadReq.accesses::cpu_cluster.cpus0.inst      2530361                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus0.icache.ReadReq.accesses::total      2530361                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus0.icache.ReadReq.missRate::cpu_cluster.cpus0.inst     0.012152                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus0.icache.ReadReq.missRate::total     0.012152                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus0.icache.ReadReq.avgMissLatency::cpu_cluster.cpus0.inst 35401.349593                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.icache.ReadReq.avgMissLatency::total 35401.349593                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.icache.ReadReq.mshrMisses::cpu_cluster.cpus0.inst        30750                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus0.icache.ReadReq.mshrMisses::total        30750                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus0.icache.ReadReq.mshrMissLatency::cpu_cluster.cpus0.inst   1080904250                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.icache.ReadReq.mshrMissLatency::total   1080904250                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.icache.ReadReq.mshrMissRate::cpu_cluster.cpus0.inst     0.012152                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus0.icache.ReadReq.mshrMissRate::total     0.012152                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus0.icache.ReadReq.avgMshrMissLatency::cpu_cluster.cpus0.inst 35151.357724                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.icache.ReadReq.avgMshrMissLatency::total 35151.357724                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.icache.power_state.pwrStateResidencyTicks::UNDEFINED 1114203081000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus0.icache.tags.tagsInUse   764.325883                       # Average ticks per tags in use ((Tick/Count))
testsys.cpu_cluster.cpus0.icache.tags.totalRefs      2549642                       # Total number of references to valid blocks. (Count)
testsys.cpu_cluster.cpus0.icache.tags.sampledRefs        31478                       # Sample count of references to valid blocks. (Count)
testsys.cpu_cluster.cpus0.icache.tags.avgRefs    80.997586                       # Average number of references to valid blocks. ((Count/Count))
testsys.cpu_cluster.cpus0.icache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
testsys.cpu_cluster.cpus0.icache.tags.occupancies::cpu_cluster.cpus0.inst   764.325883                       # Average occupied blocks per tick, per requestor ((Count/Tick))
testsys.cpu_cluster.cpus0.icache.tags.avgOccs::cpu_cluster.cpus0.inst     0.995216                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus0.icache.tags.avgOccs::total     0.995216                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus0.icache.tags.occupanciesTaskId::1024          768                       # Occupied blocks per task id (Count)
testsys.cpu_cluster.cpus0.icache.tags.ageTaskId_1024::0          221                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.cpus0.icache.tags.ageTaskId_1024::1          477                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.cpus0.icache.tags.ageTaskId_1024::2           68                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.cpus0.icache.tags.ageTaskId_1024::4            2                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.cpus0.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
testsys.cpu_cluster.cpus0.icache.tags.tagAccesses      7621832                       # Number of tag accesses (Count)
testsys.cpu_cluster.cpus0.icache.tags.dataAccesses      7621832                       # Number of data accesses (Count)
testsys.cpu_cluster.cpus0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1114203081000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus0.itb_walker_cache.demandHits::cpu_cluster.cpus0.mmu.itb_walker         3726                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.demandHits::total         3726                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.overallHits::cpu_cluster.cpus0.mmu.itb_walker         3726                       # number of overall hits (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.overallHits::total         3726                       # number of overall hits (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.demandMisses::cpu_cluster.cpus0.mmu.itb_walker          708                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.demandMisses::total          708                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.overallMisses::cpu_cluster.cpus0.mmu.itb_walker          708                       # number of overall misses (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.overallMisses::total          708                       # number of overall misses (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.demandMissLatency::cpu_cluster.cpus0.mmu.itb_walker     26704292                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus0.itb_walker_cache.demandMissLatency::total     26704292                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus0.itb_walker_cache.overallMissLatency::cpu_cluster.cpus0.mmu.itb_walker     26704292                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus0.itb_walker_cache.overallMissLatency::total     26704292                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus0.itb_walker_cache.demandAccesses::cpu_cluster.cpus0.mmu.itb_walker         4434                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.demandAccesses::total         4434                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.overallAccesses::cpu_cluster.cpus0.mmu.itb_walker         4434                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.overallAccesses::total         4434                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.demandMissRate::cpu_cluster.cpus0.mmu.itb_walker     0.159675                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus0.itb_walker_cache.demandMissRate::total     0.159675                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus0.itb_walker_cache.overallMissRate::cpu_cluster.cpus0.mmu.itb_walker     0.159675                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus0.itb_walker_cache.overallMissRate::total     0.159675                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus0.itb_walker_cache.demandAvgMissLatency::cpu_cluster.cpus0.mmu.itb_walker 37717.926554                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.itb_walker_cache.demandAvgMissLatency::total 37717.926554                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.itb_walker_cache.overallAvgMissLatency::cpu_cluster.cpus0.mmu.itb_walker 37717.926554                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.itb_walker_cache.overallAvgMissLatency::total 37717.926554                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus0.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus0.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus0.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus0.itb_walker_cache.writebacks::writebacks          658                       # number of writebacks (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.writebacks::total          658                       # number of writebacks (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.demandMshrMisses::cpu_cluster.cpus0.mmu.itb_walker          708                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.demandMshrMisses::total          708                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.overallMshrMisses::cpu_cluster.cpus0.mmu.itb_walker          708                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.overallMshrMisses::total          708                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.demandMshrMissLatency::cpu_cluster.cpus0.mmu.itb_walker     25996292                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.itb_walker_cache.demandMshrMissLatency::total     25996292                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.itb_walker_cache.overallMshrMissLatency::cpu_cluster.cpus0.mmu.itb_walker     25996292                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.itb_walker_cache.overallMshrMissLatency::total     25996292                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.itb_walker_cache.demandMshrMissRate::cpu_cluster.cpus0.mmu.itb_walker     0.159675                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus0.itb_walker_cache.demandMshrMissRate::total     0.159675                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus0.itb_walker_cache.overallMshrMissRate::cpu_cluster.cpus0.mmu.itb_walker     0.159675                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus0.itb_walker_cache.overallMshrMissRate::total     0.159675                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus0.itb_walker_cache.demandAvgMshrMissLatency::cpu_cluster.cpus0.mmu.itb_walker 36717.926554                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.itb_walker_cache.demandAvgMshrMissLatency::total 36717.926554                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.itb_walker_cache.overallAvgMshrMissLatency::cpu_cluster.cpus0.mmu.itb_walker 36717.926554                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.itb_walker_cache.overallAvgMshrMissLatency::total 36717.926554                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.itb_walker_cache.replacements          658                       # number of replacements (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.ReadReq.hits::cpu_cluster.cpus0.mmu.itb_walker         3726                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.ReadReq.hits::total         3726                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.ReadReq.misses::cpu_cluster.cpus0.mmu.itb_walker          708                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.ReadReq.misses::total          708                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.ReadReq.missLatency::cpu_cluster.cpus0.mmu.itb_walker     26704292                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus0.itb_walker_cache.ReadReq.missLatency::total     26704292                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus0.itb_walker_cache.ReadReq.accesses::cpu_cluster.cpus0.mmu.itb_walker         4434                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.ReadReq.accesses::total         4434                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.ReadReq.missRate::cpu_cluster.cpus0.mmu.itb_walker     0.159675                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus0.itb_walker_cache.ReadReq.missRate::total     0.159675                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus0.itb_walker_cache.ReadReq.avgMissLatency::cpu_cluster.cpus0.mmu.itb_walker 37717.926554                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.itb_walker_cache.ReadReq.avgMissLatency::total 37717.926554                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.itb_walker_cache.ReadReq.mshrMisses::cpu_cluster.cpus0.mmu.itb_walker          708                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.ReadReq.mshrMisses::total          708                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.ReadReq.mshrMissLatency::cpu_cluster.cpus0.mmu.itb_walker     25996292                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.itb_walker_cache.ReadReq.mshrMissLatency::total     25996292                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.itb_walker_cache.ReadReq.mshrMissRate::cpu_cluster.cpus0.mmu.itb_walker     0.159675                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus0.itb_walker_cache.ReadReq.mshrMissRate::total     0.159675                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus0.itb_walker_cache.ReadReq.avgMshrMissLatency::cpu_cluster.cpus0.mmu.itb_walker 36717.926554                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.itb_walker_cache.ReadReq.avgMshrMissLatency::total 36717.926554                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1114203081000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus0.itb_walker_cache.tags.tagsInUse    15.999846                       # Average ticks per tags in use ((Tick/Count))
testsys.cpu_cluster.cpus0.itb_walker_cache.tags.totalRefs         4702                       # Total number of references to valid blocks. (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.tags.sampledRefs          724                       # Sample count of references to valid blocks. (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.tags.avgRefs     6.494475                       # Average number of references to valid blocks. ((Count/Count))
testsys.cpu_cluster.cpus0.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
testsys.cpu_cluster.cpus0.itb_walker_cache.tags.occupancies::cpu_cluster.cpus0.mmu.itb_walker    15.999846                       # Average occupied blocks per tick, per requestor ((Count/Tick))
testsys.cpu_cluster.cpus0.itb_walker_cache.tags.avgOccs::cpu_cluster.cpus0.mmu.itb_walker     0.999990                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus0.itb_walker_cache.tags.avgOccs::total     0.999990                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus0.itb_walker_cache.tags.occupanciesTaskId::1023           16                       # Occupied blocks per task id (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.tags.ageTaskId_1023::0            8                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.tags.ageTaskId_1023::1            8                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.tags.ratioOccsTaskId::1023            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
testsys.cpu_cluster.cpus0.itb_walker_cache.tags.tagAccesses        36180                       # Number of tag accesses (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.tags.dataAccesses        36180                       # Number of data accesses (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1114203081000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb.instHits            0                       # ITB inst hits (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.instMisses            0                       # ITB inst misses (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.readHits       786020                       # DTB read hits (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.readMisses         3038                       # DTB read misses (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.writeHits       658971                       # DTB write hits (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.writeMisses          479                       # DTB write misses (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.inserts         1946                       # Number of times an entry is inserted into the TLB (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.flushTlbMvaAsid          118                       # Number of times TLB was flushed by MVA & ASID (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.flushTlbAsid            9                       # Number of times TLB was flushed by ASID (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.flushedEntries          153                       # Number of entries that have been flushed from TLB (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.alignFaults            1                       # Number of TLB faults due to alignment restrictions (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.prefetchFaults           18                       # Number of TLB faults due to prefetch (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.permsFaults          219                       # Number of TLB faults due to permissions restrictions (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.readAccesses       789058                       # DTB read accesses (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.writeAccesses       659450                       # DTB write accesses (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.instAccesses            0                       # ITB inst accesses (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.hits        1444991                       # Total TLB (inst and data) hits (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.misses         3517                       # Total TLB (inst and data) misses (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.accesses      1448508                       # Total TLB (inst and data) accesses (Count)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walks         3499                       # Table walker walks requested (Count)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walksLongDescriptor         3499                       # Table walker walks initiated with long descriptors (Count)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walksLongTerminatedAtLevel::Level2           60                       # Level at which table walker walks with long descriptors terminate (Count)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walksLongTerminatedAtLevel::Level3         1886                       # Level at which table walker walks with long descriptors terminate (Count)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walkWaitTime::samples         3499                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walkWaitTime::0         3499    100.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walkWaitTime::total         3499                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walkServiceTime::samples         1946                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walkServiceTime::mean 58582.733813                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walkServiceTime::gmean 22635.671577                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walkServiceTime::stdev 80048.172931                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walkServiceTime::0-65535         1267     65.11%     65.11% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walkServiceTime::65536-131071          342     17.57%     82.68% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walkServiceTime::131072-196607          182      9.35%     92.03% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walkServiceTime::196608-262143          104      5.34%     97.38% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walkServiceTime::262144-327679           39      2.00%     99.38% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walkServiceTime::327680-393215            4      0.21%     99.59% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walkServiceTime::393216-458751            4      0.21%     99.79% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walkServiceTime::458752-524287            3      0.15%     99.95% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walkServiceTime::524288-589823            1      0.05%    100.00% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walkServiceTime::total         1946                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.pageSizes::4KiB         1886     96.92%     96.92% # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.pageSizes::2MiB           60      3.08%    100.00% # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.pageSizes::total         1946                       # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.requestOrigin_Requested::Data         3499                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.requestOrigin_Requested::total         3499                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.requestOrigin_Completed::Data         1946                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.requestOrigin_Completed::total         1946                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.requestOrigin::total         5445                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 1114203081000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus0.mmu.itb.instHits      2530657                       # ITB inst hits (Count)
testsys.cpu_cluster.cpus0.mmu.itb.instMisses         1117                       # ITB inst misses (Count)
testsys.cpu_cluster.cpus0.mmu.itb.readHits            0                       # DTB read hits (Count)
testsys.cpu_cluster.cpus0.mmu.itb.readMisses            0                       # DTB read misses (Count)
testsys.cpu_cluster.cpus0.mmu.itb.writeHits            0                       # DTB write hits (Count)
testsys.cpu_cluster.cpus0.mmu.itb.writeMisses            0                       # DTB write misses (Count)
testsys.cpu_cluster.cpus0.mmu.itb.inserts         1058                       # Number of times an entry is inserted into the TLB (Count)
testsys.cpu_cluster.cpus0.mmu.itb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
testsys.cpu_cluster.cpus0.mmu.itb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
testsys.cpu_cluster.cpus0.mmu.itb.flushTlbMvaAsid          118                       # Number of times TLB was flushed by MVA & ASID (Count)
testsys.cpu_cluster.cpus0.mmu.itb.flushTlbAsid            9                       # Number of times TLB was flushed by ASID (Count)
testsys.cpu_cluster.cpus0.mmu.itb.flushedEntries          169                       # Number of entries that have been flushed from TLB (Count)
testsys.cpu_cluster.cpus0.mmu.itb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
testsys.cpu_cluster.cpus0.mmu.itb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
testsys.cpu_cluster.cpus0.mmu.itb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
testsys.cpu_cluster.cpus0.mmu.itb.permsFaults          205                       # Number of TLB faults due to permissions restrictions (Count)
testsys.cpu_cluster.cpus0.mmu.itb.readAccesses            0                       # DTB read accesses (Count)
testsys.cpu_cluster.cpus0.mmu.itb.writeAccesses            0                       # DTB write accesses (Count)
testsys.cpu_cluster.cpus0.mmu.itb.instAccesses      2531774                       # ITB inst accesses (Count)
testsys.cpu_cluster.cpus0.mmu.itb.hits        2530657                       # Total TLB (inst and data) hits (Count)
testsys.cpu_cluster.cpus0.mmu.itb.misses         1117                       # Total TLB (inst and data) misses (Count)
testsys.cpu_cluster.cpus0.mmu.itb.accesses      2531774                       # Total TLB (inst and data) accesses (Count)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walks         1117                       # Table walker walks requested (Count)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walksLongDescriptor         1117                       # Table walker walks initiated with long descriptors (Count)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walksLongTerminatedAtLevel::Level2           32                       # Level at which table walker walks with long descriptors terminate (Count)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walksLongTerminatedAtLevel::Level3         1026                       # Level at which table walker walks with long descriptors terminate (Count)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walkWaitTime::samples         1117                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walkWaitTime::0         1117    100.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walkWaitTime::total         1117                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walkServiceTime::samples         1058                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walkServiceTime::mean 29015.122873                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walkServiceTime::gmean 11786.597867                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walkServiceTime::stdev 48867.778019                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walkServiceTime::0-32767          800     75.61%     75.61% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walkServiceTime::32768-65535           61      5.77%     81.38% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walkServiceTime::65536-98303          159     15.03%     96.41% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walkServiceTime::98304-131071            7      0.66%     97.07% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walkServiceTime::131072-163839            4      0.38%     97.45% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walkServiceTime::163840-196607            6      0.57%     98.02% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walkServiceTime::196608-229375            8      0.76%     98.77% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walkServiceTime::229376-262143            4      0.38%     99.15% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walkServiceTime::262144-294911            2      0.19%     99.34% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walkServiceTime::294912-327679            4      0.38%     99.72% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walkServiceTime::327680-360447            2      0.19%     99.91% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walkServiceTime::491520-524287            1      0.09%    100.00% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walkServiceTime::total         1058                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.pageSizes::4KiB         1026     96.98%     96.98% # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus0.mmu.itb_walker.pageSizes::2MiB           32      3.02%    100.00% # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus0.mmu.itb_walker.pageSizes::total         1058                       # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus0.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.itb_walker.requestOrigin_Requested::Inst         1117                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.itb_walker.requestOrigin_Requested::total         1117                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.itb_walker.requestOrigin_Completed::Inst         1058                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.itb_walker.requestOrigin_Completed::total         1058                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.itb_walker.requestOrigin::total         2175                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 1114203081000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.instHits            0                       # ITB inst hits (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.instMisses            0                       # ITB inst misses (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.readHits            0                       # DTB read hits (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.readMisses            0                       # DTB read misses (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.writeHits            0                       # DTB write hits (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.writeMisses            0                       # DTB write misses (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.permsFaults            0                       # Number of TLB faults due to permissions restrictions (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.readAccesses            0                       # DTB read accesses (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.writeAccesses            0                       # DTB write accesses (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.instAccesses            0                       # ITB inst accesses (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.hits            0                       # Total TLB (inst and data) hits (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.misses            0                       # Total TLB (inst and data) misses (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.accesses            0                       # Total TLB (inst and data) accesses (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb_walker.walks            0                       # Table walker walks requested (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 1114203081000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.instHits            0                       # ITB inst hits (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.instMisses            0                       # ITB inst misses (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.readHits            0                       # DTB read hits (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.readMisses            0                       # DTB read misses (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.writeHits            0                       # DTB write hits (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.writeMisses            0                       # DTB write misses (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.permsFaults            0                       # Number of TLB faults due to permissions restrictions (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.readAccesses            0                       # DTB read accesses (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.writeAccesses            0                       # DTB write accesses (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.instAccesses            0                       # ITB inst accesses (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.hits            0                       # Total TLB (inst and data) hits (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.misses            0                       # Total TLB (inst and data) misses (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.accesses            0                       # Total TLB (inst and data) accesses (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb_walker.walks            0                       # Table walker walks requested (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 1114203081000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus0.power_state.numTransitions         7769                       # Number of power state transitions (Count)
testsys.cpu_cluster.cpus0.power_state.ticksClkGated::samples         3885                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus0.power_state.ticksClkGated::mean 159917744.728185                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus0.power_state.ticksClkGated::stdev 17523293.644766                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus0.power_state.ticksClkGated::underflows            9      0.23%      0.23% # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus0.power_state.ticksClkGated::1000-5e+10         3876     99.77%    100.00% # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus0.power_state.ticksClkGated::min_value          251                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus0.power_state.ticksClkGated::max_value    162653382                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus0.power_state.ticksClkGated::total         3885                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus0.power_state.pwrStateResidencyTicks::ON   3100360981                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus0.power_state.pwrStateResidencyTicks::CLK_GATED 621280438269                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus0.thread_0.numInsts      5434999                       # Number of Instructions committed (Count)
testsys.cpu_cluster.cpus0.thread_0.numOps      6121046                       # Number of Ops committed (Count)
testsys.cpu_cluster.cpus0.thread_0.numMemRefs            0                       # Number of Memory References (Count)
testsys.cpu_cluster.cpus1.numCycles        2490574353                       # Number of cpu cycles simulated (Cycle)
testsys.cpu_cluster.cpus1.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
testsys.cpu_cluster.cpus1.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
testsys.cpu_cluster.cpus1.numInsts         1821697012                       # Number of instructions committed (Count)
testsys.cpu_cluster.cpus1.numOps           1824397609                       # Number of ops (including micro ops) committed (Count)
testsys.cpu_cluster.cpus1.numDiscardedOps     36631829                       # Number of ops (including micro ops) which were discarded before commit (Count)
testsys.cpu_cluster.cpus1.numFetchSuspends           24                       # Number of times Execute suspended instruction fetching (Count)
testsys.cpu_cluster.cpus1.quiesceCycles       6466994                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
testsys.cpu_cluster.cpus1.cpi                1.367173                       # CPI: cycles per instruction ((Cycle/Count))
testsys.cpu_cluster.cpus1.ipc                0.731437                       # IPC: instructions per cycle ((Count/Cycle))
testsys.cpu_cluster.cpus1.committedInstType_0::No_OpClass          515      0.00%      0.00% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.committedInstType_0::IntAlu    990724289     54.30%     54.30% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.committedInstType_0::IntMult      2046039      0.11%     54.42% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.committedInstType_0::IntDiv       206604      0.01%     54.43% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.committedInstType_0::FloatAdd     53931277      2.96%     57.38% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.committedInstType_0::FloatCmp     47983437      2.63%     60.01% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.committedInstType_0::FloatCvt       599714      0.03%     60.05% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.committedInstType_0::FloatMult     23377993      1.28%     61.33% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.committedInstType_0::FloatMultAcc      2122305      0.12%     61.44% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.committedInstType_0::FloatDiv       847794      0.05%     61.49% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.committedInstType_0::FloatMisc     36212178      1.98%     63.48% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.committedInstType_0::FloatSqrt            0      0.00%     63.48% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.committedInstType_0::SimdAdd            0      0.00%     63.48% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.committedInstType_0::SimdAddAcc            0      0.00%     63.48% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.committedInstType_0::SimdAlu       106391      0.01%     63.48% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.committedInstType_0::SimdCmp            0      0.00%     63.48% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.committedInstType_0::SimdCvt            0      0.00%     63.48% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.committedInstType_0::SimdMisc         9822      0.00%     63.48% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.committedInstType_0::SimdMult            0      0.00%     63.48% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.committedInstType_0::SimdMultAcc            0      0.00%     63.48% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.committedInstType_0::SimdShift            5      0.00%     63.48% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.committedInstType_0::SimdShiftAcc            0      0.00%     63.48% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.committedInstType_0::SimdDiv            0      0.00%     63.48% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.committedInstType_0::SimdSqrt            0      0.00%     63.48% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.committedInstType_0::SimdFloatAdd            0      0.00%     63.48% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.committedInstType_0::SimdFloatAlu            0      0.00%     63.48% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.committedInstType_0::SimdFloatCmp            0      0.00%     63.48% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.committedInstType_0::SimdFloatCvt            0      0.00%     63.48% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.committedInstType_0::SimdFloatDiv            0      0.00%     63.48% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.committedInstType_0::SimdFloatMisc            0      0.00%     63.48% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.committedInstType_0::SimdFloatMult            0      0.00%     63.48% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.committedInstType_0::SimdFloatMultAcc            0      0.00%     63.48% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.committedInstType_0::SimdFloatSqrt            0      0.00%     63.48% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.committedInstType_0::SimdReduceAdd            0      0.00%     63.48% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.committedInstType_0::SimdReduceAlu            0      0.00%     63.48% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.committedInstType_0::SimdReduceCmp            0      0.00%     63.48% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.committedInstType_0::SimdFloatReduceAdd            0      0.00%     63.48% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.committedInstType_0::SimdFloatReduceCmp            0      0.00%     63.48% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.committedInstType_0::SimdAes            0      0.00%     63.48% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.committedInstType_0::SimdAesMix            0      0.00%     63.48% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.committedInstType_0::SimdSha1Hash            0      0.00%     63.48% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.committedInstType_0::SimdSha1Hash2            0      0.00%     63.48% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.committedInstType_0::SimdSha256Hash            0      0.00%     63.48% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.committedInstType_0::SimdSha256Hash2            0      0.00%     63.48% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.committedInstType_0::SimdShaSigma2            0      0.00%     63.48% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.committedInstType_0::SimdShaSigma3            0      0.00%     63.48% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.committedInstType_0::SimdPredAlu            0      0.00%     63.48% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.committedInstType_0::MemRead    555664293     30.46%     93.94% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.committedInstType_0::MemWrite    110564953      6.06%    100.00% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.committedInstType_0::total   1824397609                       # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.branchPred.lookups    189116645                       # Number of BP lookups (Count)
testsys.cpu_cluster.cpus1.branchPred.condPredicted    170866622                       # Number of conditional branches predicted (Count)
testsys.cpu_cluster.cpus1.branchPred.condIncorrect     16388238                       # Number of conditional branches incorrect (Count)
testsys.cpu_cluster.cpus1.branchPred.BTBLookups    150610737                       # Number of BTB lookups (Count)
testsys.cpu_cluster.cpus1.branchPred.BTBHits    150300425                       # Number of BTB hits (Count)
testsys.cpu_cluster.cpus1.branchPred.BTBHitRatio     0.997940                       # BTB Hit Ratio (Ratio)
testsys.cpu_cluster.cpus1.branchPred.RASUsed      3597825                       # Number of times the RAS was used to get a target. (Count)
testsys.cpu_cluster.cpus1.branchPred.RASIncorrect        16870                       # Number of incorrect RAS predictions. (Count)
testsys.cpu_cluster.cpus1.branchPred.indirectLookups      1002778                       # Number of indirect predictor lookups. (Count)
testsys.cpu_cluster.cpus1.branchPred.indirectHits       981653                       # Number of indirect target hits. (Count)
testsys.cpu_cluster.cpus1.branchPred.indirectMisses        21125                       # Number of indirect misses. (Count)
testsys.cpu_cluster.cpus1.branchPred.indirectMispredicted         2525                       # Number of mispredicted indirect branches. (Count)
testsys.cpu_cluster.cpus1.dcache.demandHits::cpu_cluster.cpus1.data    633434677                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus1.dcache.demandHits::total    633434677                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus1.dcache.overallHits::cpu_cluster.cpus1.data    633435168                       # number of overall hits (Count)
testsys.cpu_cluster.cpus1.dcache.overallHits::total    633435168                       # number of overall hits (Count)
testsys.cpu_cluster.cpus1.dcache.demandMisses::cpu_cluster.cpus1.data      1499985                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus1.dcache.demandMisses::total      1499985                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus1.dcache.overallMisses::cpu_cluster.cpus1.data      1500091                       # number of overall misses (Count)
testsys.cpu_cluster.cpus1.dcache.overallMisses::total      1500091                       # number of overall misses (Count)
testsys.cpu_cluster.cpus1.dcache.demandMissLatency::cpu_cluster.cpus1.data   8438044500                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.demandMissLatency::total   8438044500                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.overallMissLatency::cpu_cluster.cpus1.data   8438044500                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.overallMissLatency::total   8438044500                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.demandAccesses::cpu_cluster.cpus1.data    634934662                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus1.dcache.demandAccesses::total    634934662                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus1.dcache.overallAccesses::cpu_cluster.cpus1.data    634935259                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus1.dcache.overallAccesses::total    634935259                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus1.dcache.demandMissRate::cpu_cluster.cpus1.data     0.002362                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.demandMissRate::total     0.002362                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.overallMissRate::cpu_cluster.cpus1.data     0.002363                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.overallMissRate::total     0.002363                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.demandAvgMissLatency::cpu_cluster.cpus1.data  5625.419254                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.dcache.demandAvgMissLatency::total  5625.419254                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.dcache.overallAvgMissLatency::cpu_cluster.cpus1.data  5625.021749                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.dcache.overallAvgMissLatency::total  5625.021749                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus1.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus1.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus1.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus1.dcache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus1.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus1.dcache.writebacks::writebacks      1455608                       # number of writebacks (Count)
testsys.cpu_cluster.cpus1.dcache.writebacks::total      1455608                       # number of writebacks (Count)
testsys.cpu_cluster.cpus1.dcache.demandMshrHits::cpu_cluster.cpus1.data        11753                       # number of demand (read+write) MSHR hits (Count)
testsys.cpu_cluster.cpus1.dcache.demandMshrHits::total        11753                       # number of demand (read+write) MSHR hits (Count)
testsys.cpu_cluster.cpus1.dcache.overallMshrHits::cpu_cluster.cpus1.data        11753                       # number of overall MSHR hits (Count)
testsys.cpu_cluster.cpus1.dcache.overallMshrHits::total        11753                       # number of overall MSHR hits (Count)
testsys.cpu_cluster.cpus1.dcache.demandMshrMisses::cpu_cluster.cpus1.data      1488232                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus1.dcache.demandMshrMisses::total      1488232                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus1.dcache.overallMshrMisses::cpu_cluster.cpus1.data      1488338                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus1.dcache.overallMshrMisses::total      1488338                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus1.dcache.overallMshrUncacheable::cpu_cluster.cpus1.data         3263                       # number of overall MSHR uncacheable misses (Count)
testsys.cpu_cluster.cpus1.dcache.overallMshrUncacheable::total         3263                       # number of overall MSHR uncacheable misses (Count)
testsys.cpu_cluster.cpus1.dcache.demandMshrMissLatency::cpu_cluster.cpus1.data   7974576000                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.demandMshrMissLatency::total   7974576000                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.overallMshrMissLatency::cpu_cluster.cpus1.data   7978573250                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.overallMshrMissLatency::total   7978573250                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.overallMshrUncacheableLatency::cpu_cluster.cpus1.data    298622000                       # number of overall MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.overallMshrUncacheableLatency::total    298622000                       # number of overall MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.demandMshrMissRate::cpu_cluster.cpus1.data     0.002344                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.demandMshrMissRate::total     0.002344                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.overallMshrMissRate::cpu_cluster.cpus1.data     0.002344                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.overallMshrMissRate::total     0.002344                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.demandAvgMshrMissLatency::cpu_cluster.cpus1.data  5358.422612                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.dcache.demandAvgMshrMissLatency::total  5358.422612                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.dcache.overallAvgMshrMissLatency::cpu_cluster.cpus1.data  5360.726696                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.dcache.overallAvgMshrMissLatency::total  5360.726696                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.dcache.overallAvgMshrUncacheableLatency::cpu_cluster.cpus1.data 91517.621820                       # average overall mshr uncacheable latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.dcache.overallAvgMshrUncacheableLatency::total 91517.621820                       # average overall mshr uncacheable latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.dcache.replacements      1487499                       # number of replacements (Count)
testsys.cpu_cluster.cpus1.dcache.LoadLockedReq.hits::cpu_cluster.cpus1.data        17717                       # number of LoadLockedReq hits (Count)
testsys.cpu_cluster.cpus1.dcache.LoadLockedReq.hits::total        17717                       # number of LoadLockedReq hits (Count)
testsys.cpu_cluster.cpus1.dcache.LoadLockedReq.misses::cpu_cluster.cpus1.data            3                       # number of LoadLockedReq misses (Count)
testsys.cpu_cluster.cpus1.dcache.LoadLockedReq.misses::total            3                       # number of LoadLockedReq misses (Count)
testsys.cpu_cluster.cpus1.dcache.LoadLockedReq.missLatency::cpu_cluster.cpus1.data        12750                       # number of LoadLockedReq miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.LoadLockedReq.missLatency::total        12750                       # number of LoadLockedReq miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.LoadLockedReq.accesses::cpu_cluster.cpus1.data        17720                       # number of LoadLockedReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus1.dcache.LoadLockedReq.accesses::total        17720                       # number of LoadLockedReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus1.dcache.LoadLockedReq.missRate::cpu_cluster.cpus1.data     0.000169                       # miss rate for LoadLockedReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.LoadLockedReq.missRate::total     0.000169                       # miss rate for LoadLockedReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.LoadLockedReq.avgMissLatency::cpu_cluster.cpus1.data         4250                       # average LoadLockedReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dcache.LoadLockedReq.avgMissLatency::total         4250                       # average LoadLockedReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dcache.LoadLockedReq.mshrMisses::cpu_cluster.cpus1.data            3                       # number of LoadLockedReq MSHR misses (Count)
testsys.cpu_cluster.cpus1.dcache.LoadLockedReq.mshrMisses::total            3                       # number of LoadLockedReq MSHR misses (Count)
testsys.cpu_cluster.cpus1.dcache.LoadLockedReq.mshrMissLatency::cpu_cluster.cpus1.data        12000                       # number of LoadLockedReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.LoadLockedReq.mshrMissLatency::total        12000                       # number of LoadLockedReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.LoadLockedReq.mshrMissRate::cpu_cluster.cpus1.data     0.000169                       # mshr miss rate for LoadLockedReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.LoadLockedReq.mshrMissRate::total     0.000169                       # mshr miss rate for LoadLockedReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.LoadLockedReq.avgMshrMissLatency::cpu_cluster.cpus1.data         4000                       # average LoadLockedReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dcache.LoadLockedReq.avgMshrMissLatency::total         4000                       # average LoadLockedReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dcache.ReadReq.hits::cpu_cluster.cpus1.data    522955265                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus1.dcache.ReadReq.hits::total    522955265                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus1.dcache.ReadReq.misses::cpu_cluster.cpus1.data      1445919                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus1.dcache.ReadReq.misses::total      1445919                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus1.dcache.ReadReq.missLatency::cpu_cluster.cpus1.data   8044015000                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.ReadReq.missLatency::total   8044015000                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.ReadReq.accesses::cpu_cluster.cpus1.data    524401184                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus1.dcache.ReadReq.accesses::total    524401184                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus1.dcache.ReadReq.missRate::cpu_cluster.cpus1.data     0.002757                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.ReadReq.missRate::total     0.002757                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.ReadReq.avgMissLatency::cpu_cluster.cpus1.data  5563.254235                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dcache.ReadReq.avgMissLatency::total  5563.254235                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dcache.ReadReq.mshrHits::cpu_cluster.cpus1.data          855                       # number of ReadReq MSHR hits (Count)
testsys.cpu_cluster.cpus1.dcache.ReadReq.mshrHits::total          855                       # number of ReadReq MSHR hits (Count)
testsys.cpu_cluster.cpus1.dcache.ReadReq.mshrMisses::cpu_cluster.cpus1.data      1445064                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus1.dcache.ReadReq.mshrMisses::total      1445064                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus1.dcache.ReadReq.mshrUncacheable::cpu_cluster.cpus1.data         1622                       # number of ReadReq MSHR uncacheable (Count)
testsys.cpu_cluster.cpus1.dcache.ReadReq.mshrUncacheable::total         1622                       # number of ReadReq MSHR uncacheable (Count)
testsys.cpu_cluster.cpus1.dcache.ReadReq.mshrMissLatency::cpu_cluster.cpus1.data   7667411750                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.ReadReq.mshrMissLatency::total   7667411750                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.ReadReq.mshrUncacheableLatency::cpu_cluster.cpus1.data    298622000                       # number of ReadReq MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.ReadReq.mshrUncacheableLatency::total    298622000                       # number of ReadReq MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.ReadReq.mshrMissRate::cpu_cluster.cpus1.data     0.002756                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.ReadReq.mshrMissRate::total     0.002756                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.ReadReq.avgMshrMissLatency::cpu_cluster.cpus1.data  5305.932298                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dcache.ReadReq.avgMshrMissLatency::total  5305.932298                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dcache.ReadReq.avgMshrUncacheableLatency::cpu_cluster.cpus1.data 184107.274969                       # average ReadReq mshr uncacheable latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dcache.ReadReq.avgMshrUncacheableLatency::total 184107.274969                       # average ReadReq mshr uncacheable latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dcache.SoftPFExReq.hits::cpu_cluster.cpus1.data          106                       # number of SoftPFExReq hits (Count)
testsys.cpu_cluster.cpus1.dcache.SoftPFExReq.hits::total          106                       # number of SoftPFExReq hits (Count)
testsys.cpu_cluster.cpus1.dcache.SoftPFExReq.misses::cpu_cluster.cpus1.data            2                       # number of SoftPFExReq misses (Count)
testsys.cpu_cluster.cpus1.dcache.SoftPFExReq.misses::total            2                       # number of SoftPFExReq misses (Count)
testsys.cpu_cluster.cpus1.dcache.SoftPFExReq.accesses::cpu_cluster.cpus1.data          108                       # number of SoftPFExReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus1.dcache.SoftPFExReq.accesses::total          108                       # number of SoftPFExReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus1.dcache.SoftPFExReq.missRate::cpu_cluster.cpus1.data     0.018519                       # miss rate for SoftPFExReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.SoftPFExReq.missRate::total     0.018519                       # miss rate for SoftPFExReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.SoftPFExReq.mshrMisses::cpu_cluster.cpus1.data            2                       # number of SoftPFExReq MSHR misses (Count)
testsys.cpu_cluster.cpus1.dcache.SoftPFExReq.mshrMisses::total            2                       # number of SoftPFExReq MSHR misses (Count)
testsys.cpu_cluster.cpus1.dcache.SoftPFExReq.mshrMissLatency::cpu_cluster.cpus1.data         8000                       # number of SoftPFExReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.SoftPFExReq.mshrMissLatency::total         8000                       # number of SoftPFExReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.SoftPFExReq.mshrMissRate::cpu_cluster.cpus1.data     0.018519                       # mshr miss rate for SoftPFExReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.SoftPFExReq.mshrMissRate::total     0.018519                       # mshr miss rate for SoftPFExReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.SoftPFExReq.avgMshrMissLatency::cpu_cluster.cpus1.data         4000                       # average SoftPFExReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dcache.SoftPFExReq.avgMshrMissLatency::total         4000                       # average SoftPFExReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dcache.SoftPFReq.hits::cpu_cluster.cpus1.data          385                       # number of SoftPFReq hits (Count)
testsys.cpu_cluster.cpus1.dcache.SoftPFReq.hits::total          385                       # number of SoftPFReq hits (Count)
testsys.cpu_cluster.cpus1.dcache.SoftPFReq.misses::cpu_cluster.cpus1.data          104                       # number of SoftPFReq misses (Count)
testsys.cpu_cluster.cpus1.dcache.SoftPFReq.misses::total          104                       # number of SoftPFReq misses (Count)
testsys.cpu_cluster.cpus1.dcache.SoftPFReq.accesses::cpu_cluster.cpus1.data          489                       # number of SoftPFReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus1.dcache.SoftPFReq.accesses::total          489                       # number of SoftPFReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus1.dcache.SoftPFReq.missRate::cpu_cluster.cpus1.data     0.212679                       # miss rate for SoftPFReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.SoftPFReq.missRate::total     0.212679                       # miss rate for SoftPFReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.SoftPFReq.mshrMisses::cpu_cluster.cpus1.data          104                       # number of SoftPFReq MSHR misses (Count)
testsys.cpu_cluster.cpus1.dcache.SoftPFReq.mshrMisses::total          104                       # number of SoftPFReq MSHR misses (Count)
testsys.cpu_cluster.cpus1.dcache.SoftPFReq.mshrMissLatency::cpu_cluster.cpus1.data      3989250                       # number of SoftPFReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.SoftPFReq.mshrMissLatency::total      3989250                       # number of SoftPFReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.SoftPFReq.mshrMissRate::cpu_cluster.cpus1.data     0.212679                       # mshr miss rate for SoftPFReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.SoftPFReq.mshrMissRate::total     0.212679                       # mshr miss rate for SoftPFReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.SoftPFReq.avgMshrMissLatency::cpu_cluster.cpus1.data 38358.173077                       # average SoftPFReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dcache.SoftPFReq.avgMshrMissLatency::total 38358.173077                       # average SoftPFReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dcache.StoreCondReq.hits::cpu_cluster.cpus1.data        17716                       # number of StoreCondReq hits (Count)
testsys.cpu_cluster.cpus1.dcache.StoreCondReq.hits::total        17716                       # number of StoreCondReq hits (Count)
testsys.cpu_cluster.cpus1.dcache.StoreCondReq.accesses::cpu_cluster.cpus1.data        17716                       # number of StoreCondReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus1.dcache.StoreCondReq.accesses::total        17716                       # number of StoreCondReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus1.dcache.SwapReq.hits::cpu_cluster.cpus1.data        10772                       # number of SwapReq hits (Count)
testsys.cpu_cluster.cpus1.dcache.SwapReq.hits::total        10772                       # number of SwapReq hits (Count)
testsys.cpu_cluster.cpus1.dcache.SwapReq.misses::cpu_cluster.cpus1.data         1263                       # number of SwapReq misses (Count)
testsys.cpu_cluster.cpus1.dcache.SwapReq.misses::total         1263                       # number of SwapReq misses (Count)
testsys.cpu_cluster.cpus1.dcache.SwapReq.missLatency::cpu_cluster.cpus1.data     12362250                       # number of SwapReq miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.SwapReq.missLatency::total     12362250                       # number of SwapReq miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.SwapReq.accesses::cpu_cluster.cpus1.data        12035                       # number of SwapReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus1.dcache.SwapReq.accesses::total        12035                       # number of SwapReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus1.dcache.SwapReq.missRate::cpu_cluster.cpus1.data     0.104944                       # miss rate for SwapReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.SwapReq.missRate::total     0.104944                       # miss rate for SwapReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.SwapReq.avgMissLatency::cpu_cluster.cpus1.data  9788.004751                       # average SwapReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dcache.SwapReq.avgMissLatency::total  9788.004751                       # average SwapReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dcache.SwapReq.mshrHits::cpu_cluster.cpus1.data            4                       # number of SwapReq MSHR hits (Count)
testsys.cpu_cluster.cpus1.dcache.SwapReq.mshrHits::total            4                       # number of SwapReq MSHR hits (Count)
testsys.cpu_cluster.cpus1.dcache.SwapReq.mshrMisses::cpu_cluster.cpus1.data         1259                       # number of SwapReq MSHR misses (Count)
testsys.cpu_cluster.cpus1.dcache.SwapReq.mshrMisses::total         1259                       # number of SwapReq MSHR misses (Count)
testsys.cpu_cluster.cpus1.dcache.SwapReq.mshrMissLatency::cpu_cluster.cpus1.data     11967250                       # number of SwapReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.SwapReq.mshrMissLatency::total     11967250                       # number of SwapReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.SwapReq.mshrMissRate::cpu_cluster.cpus1.data     0.104612                       # mshr miss rate for SwapReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.SwapReq.mshrMissRate::total     0.104612                       # mshr miss rate for SwapReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.SwapReq.avgMshrMissLatency::cpu_cluster.cpus1.data  9505.361398                       # average SwapReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dcache.SwapReq.avgMshrMissLatency::total  9505.361398                       # average SwapReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dcache.WriteLineReq.hits::cpu_cluster.cpus1.data          116                       # number of WriteLineReq hits (Count)
testsys.cpu_cluster.cpus1.dcache.WriteLineReq.hits::total          116                       # number of WriteLineReq hits (Count)
testsys.cpu_cluster.cpus1.dcache.WriteLineReq.misses::cpu_cluster.cpus1.data         8501                       # number of WriteLineReq misses (Count)
testsys.cpu_cluster.cpus1.dcache.WriteLineReq.misses::total         8501                       # number of WriteLineReq misses (Count)
testsys.cpu_cluster.cpus1.dcache.WriteLineReq.missLatency::cpu_cluster.cpus1.data    115196250                       # number of WriteLineReq miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.WriteLineReq.missLatency::total    115196250                       # number of WriteLineReq miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.WriteLineReq.accesses::cpu_cluster.cpus1.data         8617                       # number of WriteLineReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus1.dcache.WriteLineReq.accesses::total         8617                       # number of WriteLineReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus1.dcache.WriteLineReq.missRate::cpu_cluster.cpus1.data     0.986538                       # miss rate for WriteLineReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.WriteLineReq.missRate::total     0.986538                       # miss rate for WriteLineReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.WriteLineReq.avgMissLatency::cpu_cluster.cpus1.data 13550.905776                       # average WriteLineReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dcache.WriteLineReq.avgMissLatency::total 13550.905776                       # average WriteLineReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dcache.WriteLineReq.mshrMisses::cpu_cluster.cpus1.data         8501                       # number of WriteLineReq MSHR misses (Count)
testsys.cpu_cluster.cpus1.dcache.WriteLineReq.mshrMisses::total         8501                       # number of WriteLineReq MSHR misses (Count)
testsys.cpu_cluster.cpus1.dcache.WriteLineReq.mshrMissLatency::cpu_cluster.cpus1.data    113071000                       # number of WriteLineReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.WriteLineReq.mshrMissLatency::total    113071000                       # number of WriteLineReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.WriteLineReq.mshrMissRate::cpu_cluster.cpus1.data     0.986538                       # mshr miss rate for WriteLineReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.WriteLineReq.mshrMissRate::total     0.986538                       # mshr miss rate for WriteLineReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.WriteLineReq.avgMshrMissLatency::cpu_cluster.cpus1.data 13300.905776                       # average WriteLineReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dcache.WriteLineReq.avgMshrMissLatency::total 13300.905776                       # average WriteLineReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dcache.WriteReq.hits::cpu_cluster.cpus1.data    110479296                       # number of WriteReq hits (Count)
testsys.cpu_cluster.cpus1.dcache.WriteReq.hits::total    110479296                       # number of WriteReq hits (Count)
testsys.cpu_cluster.cpus1.dcache.WriteReq.misses::cpu_cluster.cpus1.data        45565                       # number of WriteReq misses (Count)
testsys.cpu_cluster.cpus1.dcache.WriteReq.misses::total        45565                       # number of WriteReq misses (Count)
testsys.cpu_cluster.cpus1.dcache.WriteReq.missLatency::cpu_cluster.cpus1.data    278833250                       # number of WriteReq miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.WriteReq.missLatency::total    278833250                       # number of WriteReq miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.WriteReq.accesses::cpu_cluster.cpus1.data    110524861                       # number of WriteReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus1.dcache.WriteReq.accesses::total    110524861                       # number of WriteReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus1.dcache.WriteReq.missRate::cpu_cluster.cpus1.data     0.000412                       # miss rate for WriteReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.WriteReq.missRate::total     0.000412                       # miss rate for WriteReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.WriteReq.avgMissLatency::cpu_cluster.cpus1.data  6119.461209                       # average WriteReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dcache.WriteReq.avgMissLatency::total  6119.461209                       # average WriteReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dcache.WriteReq.mshrHits::cpu_cluster.cpus1.data        10898                       # number of WriteReq MSHR hits (Count)
testsys.cpu_cluster.cpus1.dcache.WriteReq.mshrHits::total        10898                       # number of WriteReq MSHR hits (Count)
testsys.cpu_cluster.cpus1.dcache.WriteReq.mshrMisses::cpu_cluster.cpus1.data        34667                       # number of WriteReq MSHR misses (Count)
testsys.cpu_cluster.cpus1.dcache.WriteReq.mshrMisses::total        34667                       # number of WriteReq MSHR misses (Count)
testsys.cpu_cluster.cpus1.dcache.WriteReq.mshrUncacheable::cpu_cluster.cpus1.data         1641                       # number of WriteReq MSHR uncacheable (Count)
testsys.cpu_cluster.cpus1.dcache.WriteReq.mshrUncacheable::total         1641                       # number of WriteReq MSHR uncacheable (Count)
testsys.cpu_cluster.cpus1.dcache.WriteReq.mshrMissLatency::cpu_cluster.cpus1.data    194093250                       # number of WriteReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.WriteReq.mshrMissLatency::total    194093250                       # number of WriteReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.WriteReq.mshrMissRate::cpu_cluster.cpus1.data     0.000314                       # mshr miss rate for WriteReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.WriteReq.mshrMissRate::total     0.000314                       # mshr miss rate for WriteReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.WriteReq.avgMshrMissLatency::cpu_cluster.cpus1.data  5598.789915                       # average WriteReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dcache.WriteReq.avgMshrMissLatency::total  5598.789915                       # average WriteReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 1114203081000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus1.dcache.tags.tagsInUse   511.720035                       # Average ticks per tags in use ((Tick/Count))
testsys.cpu_cluster.cpus1.dcache.tags.totalRefs    635003024                       # Total number of references to valid blocks. (Count)
testsys.cpu_cluster.cpus1.dcache.tags.sampledRefs      1488817                       # Sample count of references to valid blocks. (Count)
testsys.cpu_cluster.cpus1.dcache.tags.avgRefs   426.515162                       # Average number of references to valid blocks. ((Count/Count))
testsys.cpu_cluster.cpus1.dcache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
testsys.cpu_cluster.cpus1.dcache.tags.occupancies::cpu_cluster.cpus1.data   511.720035                       # Average occupied blocks per tick, per requestor ((Count/Tick))
testsys.cpu_cluster.cpus1.dcache.tags.avgOccs::cpu_cluster.cpus1.data     0.999453                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus1.dcache.tags.avgOccs::total     0.999453                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus1.dcache.tags.occupanciesTaskId::1024          442                       # Occupied blocks per task id (Count)
testsys.cpu_cluster.cpus1.dcache.tags.ageTaskId_1024::2          171                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.cpus1.dcache.tags.ageTaskId_1024::3          269                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.cpus1.dcache.tags.ageTaskId_1024::4            2                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.cpus1.dcache.tags.ratioOccsTaskId::1024     0.863281                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
testsys.cpu_cluster.cpus1.dcache.tags.tagAccesses   1271453765                       # Number of tag accesses (Count)
testsys.cpu_cluster.cpus1.dcache.tags.dataAccesses   1271453765                       # Number of data accesses (Count)
testsys.cpu_cluster.cpus1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1114203081000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus1.dtb_walker_cache.demandHits::cpu_cluster.cpus1.mmu.dtb_walker        95953                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.demandHits::total        95953                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.overallHits::cpu_cluster.cpus1.mmu.dtb_walker        95953                       # number of overall hits (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.overallHits::total        95953                       # number of overall hits (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.demandMisses::cpu_cluster.cpus1.mmu.dtb_walker        18001                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.demandMisses::total        18001                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.overallMisses::cpu_cluster.cpus1.mmu.dtb_walker        18001                       # number of overall misses (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.overallMisses::total        18001                       # number of overall misses (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.demandMissLatency::cpu_cluster.cpus1.mmu.dtb_walker    560302499                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus1.dtb_walker_cache.demandMissLatency::total    560302499                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus1.dtb_walker_cache.overallMissLatency::cpu_cluster.cpus1.mmu.dtb_walker    560302499                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus1.dtb_walker_cache.overallMissLatency::total    560302499                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus1.dtb_walker_cache.demandAccesses::cpu_cluster.cpus1.mmu.dtb_walker       113954                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.demandAccesses::total       113954                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.overallAccesses::cpu_cluster.cpus1.mmu.dtb_walker       113954                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.overallAccesses::total       113954                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.demandMissRate::cpu_cluster.cpus1.mmu.dtb_walker     0.157967                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus1.dtb_walker_cache.demandMissRate::total     0.157967                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus1.dtb_walker_cache.overallMissRate::cpu_cluster.cpus1.mmu.dtb_walker     0.157967                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus1.dtb_walker_cache.overallMissRate::total     0.157967                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus1.dtb_walker_cache.demandAvgMissLatency::cpu_cluster.cpus1.mmu.dtb_walker 31126.187378                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.dtb_walker_cache.demandAvgMissLatency::total 31126.187378                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.dtb_walker_cache.overallAvgMissLatency::cpu_cluster.cpus1.mmu.dtb_walker 31126.187378                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.dtb_walker_cache.overallAvgMissLatency::total 31126.187378                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus1.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus1.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus1.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus1.dtb_walker_cache.writebacks::writebacks        17854                       # number of writebacks (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.writebacks::total        17854                       # number of writebacks (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.demandMshrMisses::cpu_cluster.cpus1.mmu.dtb_walker        18001                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.demandMshrMisses::total        18001                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.overallMshrMisses::cpu_cluster.cpus1.mmu.dtb_walker        18001                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.overallMshrMisses::total        18001                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.demandMshrMissLatency::cpu_cluster.cpus1.mmu.dtb_walker    542301499                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.dtb_walker_cache.demandMshrMissLatency::total    542301499                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.dtb_walker_cache.overallMshrMissLatency::cpu_cluster.cpus1.mmu.dtb_walker    542301499                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.dtb_walker_cache.overallMshrMissLatency::total    542301499                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.dtb_walker_cache.demandMshrMissRate::cpu_cluster.cpus1.mmu.dtb_walker     0.157967                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus1.dtb_walker_cache.demandMshrMissRate::total     0.157967                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus1.dtb_walker_cache.overallMshrMissRate::cpu_cluster.cpus1.mmu.dtb_walker     0.157967                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus1.dtb_walker_cache.overallMshrMissRate::total     0.157967                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus1.dtb_walker_cache.demandAvgMshrMissLatency::cpu_cluster.cpus1.mmu.dtb_walker 30126.187378                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.dtb_walker_cache.demandAvgMshrMissLatency::total 30126.187378                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.dtb_walker_cache.overallAvgMshrMissLatency::cpu_cluster.cpus1.mmu.dtb_walker 30126.187378                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.dtb_walker_cache.overallAvgMshrMissLatency::total 30126.187378                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.dtb_walker_cache.replacements        17854                       # number of replacements (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.ReadReq.hits::cpu_cluster.cpus1.mmu.dtb_walker        95953                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.ReadReq.hits::total        95953                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.ReadReq.misses::cpu_cluster.cpus1.mmu.dtb_walker        18001                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.ReadReq.misses::total        18001                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.ReadReq.missLatency::cpu_cluster.cpus1.mmu.dtb_walker    560302499                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus1.dtb_walker_cache.ReadReq.missLatency::total    560302499                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus1.dtb_walker_cache.ReadReq.accesses::cpu_cluster.cpus1.mmu.dtb_walker       113954                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.ReadReq.accesses::total       113954                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.ReadReq.missRate::cpu_cluster.cpus1.mmu.dtb_walker     0.157967                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dtb_walker_cache.ReadReq.missRate::total     0.157967                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dtb_walker_cache.ReadReq.avgMissLatency::cpu_cluster.cpus1.mmu.dtb_walker 31126.187378                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dtb_walker_cache.ReadReq.avgMissLatency::total 31126.187378                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dtb_walker_cache.ReadReq.mshrMisses::cpu_cluster.cpus1.mmu.dtb_walker        18001                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.ReadReq.mshrMisses::total        18001                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.ReadReq.mshrMissLatency::cpu_cluster.cpus1.mmu.dtb_walker    542301499                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.dtb_walker_cache.ReadReq.mshrMissLatency::total    542301499                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.dtb_walker_cache.ReadReq.mshrMissRate::cpu_cluster.cpus1.mmu.dtb_walker     0.157967                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dtb_walker_cache.ReadReq.mshrMissRate::total     0.157967                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dtb_walker_cache.ReadReq.avgMshrMissLatency::cpu_cluster.cpus1.mmu.dtb_walker 30126.187378                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dtb_walker_cache.ReadReq.avgMshrMissLatency::total 30126.187378                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1114203081000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus1.dtb_walker_cache.tags.tagsInUse    15.999936                       # Average ticks per tags in use ((Tick/Count))
testsys.cpu_cluster.cpus1.dtb_walker_cache.tags.totalRefs       114148                       # Total number of references to valid blocks. (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.tags.sampledRefs        18017                       # Sample count of references to valid blocks. (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.tags.avgRefs     6.335572                       # Average number of references to valid blocks. ((Count/Count))
testsys.cpu_cluster.cpus1.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
testsys.cpu_cluster.cpus1.dtb_walker_cache.tags.occupancies::cpu_cluster.cpus1.mmu.dtb_walker    15.999936                       # Average occupied blocks per tick, per requestor ((Count/Tick))
testsys.cpu_cluster.cpus1.dtb_walker_cache.tags.avgOccs::cpu_cluster.cpus1.mmu.dtb_walker     0.999996                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus1.dtb_walker_cache.tags.avgOccs::total     0.999996                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus1.dtb_walker_cache.tags.occupanciesTaskId::1023           16                       # Occupied blocks per task id (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.tags.ageTaskId_1023::2           14                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.tags.ageTaskId_1023::3            2                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.tags.ratioOccsTaskId::1023            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
testsys.cpu_cluster.cpus1.dtb_walker_cache.tags.tagAccesses       929633                       # Number of tag accesses (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.tags.dataAccesses       929633                       # Number of data accesses (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1114203081000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus1.fetch2.intInstructions    922889530                       # Number of integer instructions successfully decoded (Count)
testsys.cpu_cluster.cpus1.fetch2.fpInstructions            0                       # Number of floating point instructions successfully decoded (Count)
testsys.cpu_cluster.cpus1.fetch2.vecInstructions    177618364                       # Number of SIMD instructions successfully decoded (Count)
testsys.cpu_cluster.cpus1.fetch2.loadInstructions    595526921                       # Number of memory load instructions successfully decoded (Count)
testsys.cpu_cluster.cpus1.fetch2.storeInstructions    112985778                       # Number of memory store instructions successfully decoded (Count)
testsys.cpu_cluster.cpus1.fetch2.amoInstructions        14384                       # Number of memory atomic instructions successfully decoded (Count)
testsys.cpu_cluster.cpus1.icache.demandHits::cpu_cluster.cpus1.inst    556197863                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus1.icache.demandHits::total    556197863                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus1.icache.overallHits::cpu_cluster.cpus1.inst    556197863                       # number of overall hits (Count)
testsys.cpu_cluster.cpus1.icache.overallHits::total    556197863                       # number of overall hits (Count)
testsys.cpu_cluster.cpus1.icache.demandMisses::cpu_cluster.cpus1.inst       136335                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus1.icache.demandMisses::total       136335                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus1.icache.overallMisses::cpu_cluster.cpus1.inst       136335                       # number of overall misses (Count)
testsys.cpu_cluster.cpus1.icache.overallMisses::total       136335                       # number of overall misses (Count)
testsys.cpu_cluster.cpus1.icache.demandMissLatency::cpu_cluster.cpus1.inst   2945790500                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus1.icache.demandMissLatency::total   2945790500                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus1.icache.overallMissLatency::cpu_cluster.cpus1.inst   2945790500                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus1.icache.overallMissLatency::total   2945790500                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus1.icache.demandAccesses::cpu_cluster.cpus1.inst    556334198                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus1.icache.demandAccesses::total    556334198                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus1.icache.overallAccesses::cpu_cluster.cpus1.inst    556334198                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus1.icache.overallAccesses::total    556334198                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus1.icache.demandMissRate::cpu_cluster.cpus1.inst     0.000245                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus1.icache.demandMissRate::total     0.000245                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus1.icache.overallMissRate::cpu_cluster.cpus1.inst     0.000245                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus1.icache.overallMissRate::total     0.000245                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus1.icache.demandAvgMissLatency::cpu_cluster.cpus1.inst 21607.001137                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.icache.demandAvgMissLatency::total 21607.001137                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.icache.overallAvgMissLatency::cpu_cluster.cpus1.inst 21607.001137                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.icache.overallAvgMissLatency::total 21607.001137                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus1.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus1.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus1.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus1.icache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus1.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus1.icache.writebacks::writebacks       136336                       # number of writebacks (Count)
testsys.cpu_cluster.cpus1.icache.writebacks::total       136336                       # number of writebacks (Count)
testsys.cpu_cluster.cpus1.icache.demandMshrMisses::cpu_cluster.cpus1.inst       136335                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus1.icache.demandMshrMisses::total       136335                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus1.icache.overallMshrMisses::cpu_cluster.cpus1.inst       136335                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus1.icache.overallMshrMisses::total       136335                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus1.icache.demandMshrMissLatency::cpu_cluster.cpus1.inst   2911706500                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.icache.demandMshrMissLatency::total   2911706500                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.icache.overallMshrMissLatency::cpu_cluster.cpus1.inst   2911706500                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.icache.overallMshrMissLatency::total   2911706500                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.icache.demandMshrMissRate::cpu_cluster.cpus1.inst     0.000245                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus1.icache.demandMshrMissRate::total     0.000245                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus1.icache.overallMshrMissRate::cpu_cluster.cpus1.inst     0.000245                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus1.icache.overallMshrMissRate::total     0.000245                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus1.icache.demandAvgMshrMissLatency::cpu_cluster.cpus1.inst 21356.999303                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.icache.demandAvgMshrMissLatency::total 21356.999303                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.icache.overallAvgMshrMissLatency::cpu_cluster.cpus1.inst 21356.999303                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.icache.overallAvgMshrMissLatency::total 21356.999303                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.icache.replacements       136336                       # number of replacements (Count)
testsys.cpu_cluster.cpus1.icache.ReadReq.hits::cpu_cluster.cpus1.inst    556197863                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus1.icache.ReadReq.hits::total    556197863                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus1.icache.ReadReq.misses::cpu_cluster.cpus1.inst       136335                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus1.icache.ReadReq.misses::total       136335                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus1.icache.ReadReq.missLatency::cpu_cluster.cpus1.inst   2945790500                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus1.icache.ReadReq.missLatency::total   2945790500                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus1.icache.ReadReq.accesses::cpu_cluster.cpus1.inst    556334198                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus1.icache.ReadReq.accesses::total    556334198                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus1.icache.ReadReq.missRate::cpu_cluster.cpus1.inst     0.000245                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus1.icache.ReadReq.missRate::total     0.000245                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus1.icache.ReadReq.avgMissLatency::cpu_cluster.cpus1.inst 21607.001137                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.icache.ReadReq.avgMissLatency::total 21607.001137                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.icache.ReadReq.mshrMisses::cpu_cluster.cpus1.inst       136335                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus1.icache.ReadReq.mshrMisses::total       136335                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus1.icache.ReadReq.mshrMissLatency::cpu_cluster.cpus1.inst   2911706500                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.icache.ReadReq.mshrMissLatency::total   2911706500                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.icache.ReadReq.mshrMissRate::cpu_cluster.cpus1.inst     0.000245                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus1.icache.ReadReq.mshrMissRate::total     0.000245                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus1.icache.ReadReq.avgMshrMissLatency::cpu_cluster.cpus1.inst 21356.999303                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.icache.ReadReq.avgMshrMissLatency::total 21356.999303                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.icache.power_state.pwrStateResidencyTicks::UNDEFINED 1114203081000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus1.icache.tags.tagsInUse          768                       # Average ticks per tags in use ((Tick/Count))
testsys.cpu_cluster.cpus1.icache.tags.totalRefs    556357569                       # Total number of references to valid blocks. (Count)
testsys.cpu_cluster.cpus1.icache.tags.sampledRefs       137104                       # Sample count of references to valid blocks. (Count)
testsys.cpu_cluster.cpus1.icache.tags.avgRefs  4057.923686                       # Average number of references to valid blocks. ((Count/Count))
testsys.cpu_cluster.cpus1.icache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
testsys.cpu_cluster.cpus1.icache.tags.occupancies::cpu_cluster.cpus1.inst          768                       # Average occupied blocks per tick, per requestor ((Count/Tick))
testsys.cpu_cluster.cpus1.icache.tags.avgOccs::cpu_cluster.cpus1.inst            1                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus1.icache.tags.avgOccs::total            1                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus1.icache.tags.occupanciesTaskId::1024          768                       # Occupied blocks per task id (Count)
testsys.cpu_cluster.cpus1.icache.tags.ageTaskId_1024::2          574                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.cpus1.icache.tags.ageTaskId_1024::3          188                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.cpus1.icache.tags.ageTaskId_1024::4            6                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.cpus1.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
testsys.cpu_cluster.cpus1.icache.tags.tagAccesses   1669138930                       # Number of tag accesses (Count)
testsys.cpu_cluster.cpus1.icache.tags.dataAccesses   1669138930                       # Number of data accesses (Count)
testsys.cpu_cluster.cpus1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1114203081000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus1.itb_walker_cache.demandHits::cpu_cluster.cpus1.mmu.itb_walker         5057                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.demandHits::total         5057                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.overallHits::cpu_cluster.cpus1.mmu.itb_walker         5057                       # number of overall hits (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.overallHits::total         5057                       # number of overall hits (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.demandMisses::cpu_cluster.cpus1.mmu.itb_walker          962                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.demandMisses::total          962                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.overallMisses::cpu_cluster.cpus1.mmu.itb_walker          962                       # number of overall misses (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.overallMisses::total          962                       # number of overall misses (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.demandMissLatency::cpu_cluster.cpus1.mmu.itb_walker     36323788                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus1.itb_walker_cache.demandMissLatency::total     36323788                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus1.itb_walker_cache.overallMissLatency::cpu_cluster.cpus1.mmu.itb_walker     36323788                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus1.itb_walker_cache.overallMissLatency::total     36323788                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus1.itb_walker_cache.demandAccesses::cpu_cluster.cpus1.mmu.itb_walker         6019                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.demandAccesses::total         6019                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.overallAccesses::cpu_cluster.cpus1.mmu.itb_walker         6019                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.overallAccesses::total         6019                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.demandMissRate::cpu_cluster.cpus1.mmu.itb_walker     0.159827                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus1.itb_walker_cache.demandMissRate::total     0.159827                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus1.itb_walker_cache.overallMissRate::cpu_cluster.cpus1.mmu.itb_walker     0.159827                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus1.itb_walker_cache.overallMissRate::total     0.159827                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus1.itb_walker_cache.demandAvgMissLatency::cpu_cluster.cpus1.mmu.itb_walker 37758.615385                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.itb_walker_cache.demandAvgMissLatency::total 37758.615385                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.itb_walker_cache.overallAvgMissLatency::cpu_cluster.cpus1.mmu.itb_walker 37758.615385                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.itb_walker_cache.overallAvgMissLatency::total 37758.615385                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus1.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus1.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus1.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus1.itb_walker_cache.writebacks::writebacks          943                       # number of writebacks (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.writebacks::total          943                       # number of writebacks (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.demandMshrMisses::cpu_cluster.cpus1.mmu.itb_walker          962                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.demandMshrMisses::total          962                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.overallMshrMisses::cpu_cluster.cpus1.mmu.itb_walker          962                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.overallMshrMisses::total          962                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.demandMshrMissLatency::cpu_cluster.cpus1.mmu.itb_walker     35361788                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.itb_walker_cache.demandMshrMissLatency::total     35361788                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.itb_walker_cache.overallMshrMissLatency::cpu_cluster.cpus1.mmu.itb_walker     35361788                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.itb_walker_cache.overallMshrMissLatency::total     35361788                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.itb_walker_cache.demandMshrMissRate::cpu_cluster.cpus1.mmu.itb_walker     0.159827                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus1.itb_walker_cache.demandMshrMissRate::total     0.159827                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus1.itb_walker_cache.overallMshrMissRate::cpu_cluster.cpus1.mmu.itb_walker     0.159827                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus1.itb_walker_cache.overallMshrMissRate::total     0.159827                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus1.itb_walker_cache.demandAvgMshrMissLatency::cpu_cluster.cpus1.mmu.itb_walker 36758.615385                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.itb_walker_cache.demandAvgMshrMissLatency::total 36758.615385                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.itb_walker_cache.overallAvgMshrMissLatency::cpu_cluster.cpus1.mmu.itb_walker 36758.615385                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.itb_walker_cache.overallAvgMshrMissLatency::total 36758.615385                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.itb_walker_cache.replacements          943                       # number of replacements (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.ReadReq.hits::cpu_cluster.cpus1.mmu.itb_walker         5057                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.ReadReq.hits::total         5057                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.ReadReq.misses::cpu_cluster.cpus1.mmu.itb_walker          962                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.ReadReq.misses::total          962                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.ReadReq.missLatency::cpu_cluster.cpus1.mmu.itb_walker     36323788                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus1.itb_walker_cache.ReadReq.missLatency::total     36323788                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus1.itb_walker_cache.ReadReq.accesses::cpu_cluster.cpus1.mmu.itb_walker         6019                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.ReadReq.accesses::total         6019                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.ReadReq.missRate::cpu_cluster.cpus1.mmu.itb_walker     0.159827                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus1.itb_walker_cache.ReadReq.missRate::total     0.159827                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus1.itb_walker_cache.ReadReq.avgMissLatency::cpu_cluster.cpus1.mmu.itb_walker 37758.615385                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.itb_walker_cache.ReadReq.avgMissLatency::total 37758.615385                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.itb_walker_cache.ReadReq.mshrMisses::cpu_cluster.cpus1.mmu.itb_walker          962                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.ReadReq.mshrMisses::total          962                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.ReadReq.mshrMissLatency::cpu_cluster.cpus1.mmu.itb_walker     35361788                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.itb_walker_cache.ReadReq.mshrMissLatency::total     35361788                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.itb_walker_cache.ReadReq.mshrMissRate::cpu_cluster.cpus1.mmu.itb_walker     0.159827                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus1.itb_walker_cache.ReadReq.mshrMissRate::total     0.159827                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus1.itb_walker_cache.ReadReq.avgMshrMissLatency::cpu_cluster.cpus1.mmu.itb_walker 36758.615385                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.itb_walker_cache.ReadReq.avgMshrMissLatency::total 36758.615385                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1114203081000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus1.itb_walker_cache.tags.tagsInUse    15.999956                       # Average ticks per tags in use ((Tick/Count))
testsys.cpu_cluster.cpus1.itb_walker_cache.tags.totalRefs         6238                       # Total number of references to valid blocks. (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.tags.sampledRefs          978                       # Sample count of references to valid blocks. (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.tags.avgRefs     6.378323                       # Average number of references to valid blocks. ((Count/Count))
testsys.cpu_cluster.cpus1.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
testsys.cpu_cluster.cpus1.itb_walker_cache.tags.occupancies::cpu_cluster.cpus1.mmu.itb_walker    15.999956                       # Average occupied blocks per tick, per requestor ((Count/Tick))
testsys.cpu_cluster.cpus1.itb_walker_cache.tags.avgOccs::cpu_cluster.cpus1.mmu.itb_walker     0.999997                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus1.itb_walker_cache.tags.avgOccs::total     0.999997                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus1.itb_walker_cache.tags.occupanciesTaskId::1023           16                       # Occupied blocks per task id (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.tags.ageTaskId_1023::2           12                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.tags.ageTaskId_1023::3            4                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.tags.ratioOccsTaskId::1023            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
testsys.cpu_cluster.cpus1.itb_walker_cache.tags.tagAccesses        49114                       # Number of tag accesses (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.tags.dataAccesses        49114                       # Number of data accesses (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1114203081000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb.instHits            0                       # ITB inst hits (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.instMisses            0                       # ITB inst misses (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.readHits    562543057                       # DTB read hits (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.readMisses        29142                       # DTB read misses (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.writeHits    110605931                       # DTB write hits (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.writeMisses         1388                       # DTB write misses (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.inserts        22940                       # Number of times an entry is inserted into the TLB (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.flushTlbMvaAsid          118                       # Number of times TLB was flushed by MVA & ASID (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.flushTlbAsid            9                       # Number of times TLB was flushed by ASID (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.flushedEntries          174                       # Number of entries that have been flushed from TLB (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.prefetchFaults           28                       # Number of TLB faults due to prefetch (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.permsFaults          221                       # Number of TLB faults due to permissions restrictions (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.readAccesses    562572199                       # DTB read accesses (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.writeAccesses    110607319                       # DTB write accesses (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.instAccesses            0                       # ITB inst accesses (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.hits      673148988                       # Total TLB (inst and data) hits (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.misses        30530                       # Total TLB (inst and data) misses (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.accesses    673179518                       # Total TLB (inst and data) accesses (Count)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walks        30502                       # Table walker walks requested (Count)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walksLongDescriptor        30502                       # Table walker walks initiated with long descriptors (Count)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walksLongTerminatedAtLevel::Level2          240                       # Level at which table walker walks with long descriptors terminate (Count)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walksLongTerminatedAtLevel::Level3        22700                       # Level at which table walker walks with long descriptors terminate (Count)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walkWaitTime::samples        30502                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walkWaitTime::0        30502    100.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walkWaitTime::total        30502                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walkServiceTime::samples        22940                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walkServiceTime::mean 26359.513949                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walkServiceTime::gmean 10057.535969                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walkServiceTime::stdev 53590.475140                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walkServiceTime::0-65535        19696     85.86%     85.86% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walkServiceTime::65536-131071         1932      8.42%     94.28% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walkServiceTime::131072-196607          564      2.46%     96.74% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walkServiceTime::196608-262143          555      2.42%     99.16% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walkServiceTime::262144-327679          146      0.64%     99.80% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walkServiceTime::327680-393215           20      0.09%     99.88% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walkServiceTime::393216-458751           12      0.05%     99.93% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walkServiceTime::458752-524287           11      0.05%     99.98% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walkServiceTime::524288-589823            3      0.01%    100.00% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walkServiceTime::589824-655359            1      0.00%    100.00% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walkServiceTime::total        22940                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.pageSizes::4KiB        22700     98.95%     98.95% # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.pageSizes::2MiB          240      1.05%    100.00% # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.pageSizes::total        22940                       # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.requestOrigin_Requested::Data        30502                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.requestOrigin_Requested::total        30502                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.requestOrigin_Completed::Data        22940                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.requestOrigin_Completed::total        22940                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.requestOrigin::total        53442                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 1114203081000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus1.mmu.itb.instHits    556335841                       # ITB inst hits (Count)
testsys.cpu_cluster.cpus1.mmu.itb.instMisses         1514                       # ITB inst misses (Count)
testsys.cpu_cluster.cpus1.mmu.itb.readHits            0                       # DTB read hits (Count)
testsys.cpu_cluster.cpus1.mmu.itb.readMisses            0                       # DTB read misses (Count)
testsys.cpu_cluster.cpus1.mmu.itb.writeHits            0                       # DTB write hits (Count)
testsys.cpu_cluster.cpus1.mmu.itb.writeMisses            0                       # DTB write misses (Count)
testsys.cpu_cluster.cpus1.mmu.itb.inserts         1483                       # Number of times an entry is inserted into the TLB (Count)
testsys.cpu_cluster.cpus1.mmu.itb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
testsys.cpu_cluster.cpus1.mmu.itb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
testsys.cpu_cluster.cpus1.mmu.itb.flushTlbMvaAsid          118                       # Number of times TLB was flushed by MVA & ASID (Count)
testsys.cpu_cluster.cpus1.mmu.itb.flushTlbAsid            9                       # Number of times TLB was flushed by ASID (Count)
testsys.cpu_cluster.cpus1.mmu.itb.flushedEntries          176                       # Number of entries that have been flushed from TLB (Count)
testsys.cpu_cluster.cpus1.mmu.itb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
testsys.cpu_cluster.cpus1.mmu.itb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
testsys.cpu_cluster.cpus1.mmu.itb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
testsys.cpu_cluster.cpus1.mmu.itb.permsFaults         1494                       # Number of TLB faults due to permissions restrictions (Count)
testsys.cpu_cluster.cpus1.mmu.itb.readAccesses            0                       # DTB read accesses (Count)
testsys.cpu_cluster.cpus1.mmu.itb.writeAccesses            0                       # DTB write accesses (Count)
testsys.cpu_cluster.cpus1.mmu.itb.instAccesses    556337355                       # ITB inst accesses (Count)
testsys.cpu_cluster.cpus1.mmu.itb.hits      556335841                       # Total TLB (inst and data) hits (Count)
testsys.cpu_cluster.cpus1.mmu.itb.misses         1514                       # Total TLB (inst and data) misses (Count)
testsys.cpu_cluster.cpus1.mmu.itb.accesses    556337355                       # Total TLB (inst and data) accesses (Count)
testsys.cpu_cluster.cpus1.mmu.itb_walker.walks         1514                       # Table walker walks requested (Count)
testsys.cpu_cluster.cpus1.mmu.itb_walker.walksLongDescriptor         1514                       # Table walker walks initiated with long descriptors (Count)
testsys.cpu_cluster.cpus1.mmu.itb_walker.walksLongTerminatedAtLevel::Level2           37                       # Level at which table walker walks with long descriptors terminate (Count)
testsys.cpu_cluster.cpus1.mmu.itb_walker.walksLongTerminatedAtLevel::Level3         1446                       # Level at which table walker walks with long descriptors terminate (Count)
testsys.cpu_cluster.cpus1.mmu.itb_walker.walkWaitTime::samples         1514                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.walkWaitTime::0         1514    100.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.walkWaitTime::total         1514                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.walkServiceTime::samples         1483                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.walkServiceTime::mean 28500.505732                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.walkServiceTime::gmean 12473.602530                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.walkServiceTime::stdev 43753.274889                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.walkServiceTime::0-65535         1212     81.73%     81.73% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.walkServiceTime::65536-131071          244     16.45%     98.18% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.walkServiceTime::131072-196607            8      0.54%     98.72% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.walkServiceTime::196608-262143            9      0.61%     99.33% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.walkServiceTime::262144-327679            8      0.54%     99.87% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.walkServiceTime::327680-393215            1      0.07%     99.93% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.walkServiceTime::524288-589823            1      0.07%    100.00% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.walkServiceTime::total         1483                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.pageSizes::4KiB         1446     97.51%     97.51% # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus1.mmu.itb_walker.pageSizes::2MiB           37      2.49%    100.00% # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus1.mmu.itb_walker.pageSizes::total         1483                       # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus1.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.itb_walker.requestOrigin_Requested::Inst         1514                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.itb_walker.requestOrigin_Requested::total         1514                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.itb_walker.requestOrigin_Completed::Inst         1483                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.itb_walker.requestOrigin_Completed::total         1483                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.itb_walker.requestOrigin::total         2997                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 1114203081000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.instHits            0                       # ITB inst hits (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.instMisses            0                       # ITB inst misses (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.readHits            0                       # DTB read hits (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.readMisses            0                       # DTB read misses (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.writeHits            0                       # DTB write hits (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.writeMisses            0                       # DTB write misses (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.permsFaults            0                       # Number of TLB faults due to permissions restrictions (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.readAccesses            0                       # DTB read accesses (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.writeAccesses            0                       # DTB write accesses (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.instAccesses            0                       # ITB inst accesses (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.hits            0                       # Total TLB (inst and data) hits (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.misses            0                       # Total TLB (inst and data) misses (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.accesses            0                       # Total TLB (inst and data) accesses (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb_walker.walks            0                       # Table walker walks requested (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 1114203081000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.instHits            0                       # ITB inst hits (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.instMisses            0                       # ITB inst misses (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.readHits            0                       # DTB read hits (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.readMisses            0                       # DTB read misses (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.writeHits            0                       # DTB write hits (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.writeMisses            0                       # DTB write misses (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.permsFaults            0                       # Number of TLB faults due to permissions restrictions (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.readAccesses            0                       # DTB read accesses (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.writeAccesses            0                       # DTB write accesses (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.instAccesses            0                       # ITB inst accesses (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.hits            0                       # Total TLB (inst and data) hits (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.misses            0                       # Total TLB (inst and data) misses (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.accesses            0                       # Total TLB (inst and data) accesses (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb_walker.walks            0                       # Table walker walks requested (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 1114203081000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus1.power_state.numTransitions           47                       # Number of power state transitions (Count)
testsys.cpu_cluster.cpus1.power_state.ticksClkGated::samples           25                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus1.power_state.ticksClkGated::mean 66204434.080000                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus1.power_state.ticksClkGated::stdev 67263498.966208                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus1.power_state.ticksClkGated::underflows            4     16.00%     16.00% # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus1.power_state.ticksClkGated::1000-5e+10           21     84.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus1.power_state.ticksClkGated::min_value          251                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus1.power_state.ticksClkGated::max_value    162652242                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus1.power_state.ticksClkGated::total           25                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus1.power_state.pwrStateResidencyTicks::ON 623107272648                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus1.power_state.pwrStateResidencyTicks::CLK_GATED   1655110852                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus1.thread_0.numInsts   1821697012                       # Number of Instructions committed (Count)
testsys.cpu_cluster.cpus1.thread_0.numOps   1824397609                       # Number of Ops committed (Count)
testsys.cpu_cluster.cpus1.thread_0.numMemRefs            0                       # Number of Memory References (Count)
testsys.cpu_cluster.cpus2.numCycles           5766425                       # Number of cpu cycles simulated (Cycle)
testsys.cpu_cluster.cpus2.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
testsys.cpu_cluster.cpus2.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
testsys.cpu_cluster.cpus2.numInsts            4063312                       # Number of instructions committed (Count)
testsys.cpu_cluster.cpus2.numOps              4523896                       # Number of ops (including micro ops) committed (Count)
testsys.cpu_cluster.cpus2.numDiscardedOps       174107                       # Number of ops (including micro ops) which were discarded before commit (Count)
testsys.cpu_cluster.cpus2.numFetchSuspends         3849                       # Number of times Execute suspended instruction fetching (Count)
testsys.cpu_cluster.cpus2.quiesceCycles    2491603453                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
testsys.cpu_cluster.cpus2.cpi                1.419144                       # CPI: cycles per instruction ((Cycle/Count))
testsys.cpu_cluster.cpus2.ipc                0.704650                       # IPC: instructions per cycle ((Count/Cycle))
testsys.cpu_cluster.cpus2.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.committedInstType_0::IntAlu      3601615     79.61%     79.61% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.committedInstType_0::IntMult         4175      0.09%     79.71% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.committedInstType_0::IntDiv          181      0.00%     79.71% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.committedInstType_0::FloatAdd            0      0.00%     79.71% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.committedInstType_0::FloatCmp            0      0.00%     79.71% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.committedInstType_0::FloatCvt            0      0.00%     79.71% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.committedInstType_0::FloatMult            0      0.00%     79.71% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.committedInstType_0::FloatMultAcc            0      0.00%     79.71% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.committedInstType_0::FloatDiv            0      0.00%     79.71% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.committedInstType_0::FloatMisc            0      0.00%     79.71% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.committedInstType_0::FloatSqrt            0      0.00%     79.71% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.committedInstType_0::SimdAdd            0      0.00%     79.71% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.committedInstType_0::SimdAddAcc            0      0.00%     79.71% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.committedInstType_0::SimdAlu            0      0.00%     79.71% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.committedInstType_0::SimdCmp            0      0.00%     79.71% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.committedInstType_0::SimdCvt            0      0.00%     79.71% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.committedInstType_0::SimdMisc            0      0.00%     79.71% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.committedInstType_0::SimdMult            0      0.00%     79.71% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.committedInstType_0::SimdMultAcc            0      0.00%     79.71% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.committedInstType_0::SimdShift            0      0.00%     79.71% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.committedInstType_0::SimdShiftAcc            0      0.00%     79.71% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.committedInstType_0::SimdDiv            0      0.00%     79.71% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.committedInstType_0::SimdSqrt            0      0.00%     79.71% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.committedInstType_0::SimdFloatAdd            0      0.00%     79.71% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.committedInstType_0::SimdFloatAlu            0      0.00%     79.71% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.committedInstType_0::SimdFloatCmp            0      0.00%     79.71% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.committedInstType_0::SimdFloatCvt            0      0.00%     79.71% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.committedInstType_0::SimdFloatDiv            0      0.00%     79.71% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.committedInstType_0::SimdFloatMisc            0      0.00%     79.71% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.committedInstType_0::SimdFloatMult            0      0.00%     79.71% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.71% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.committedInstType_0::SimdFloatSqrt            0      0.00%     79.71% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.committedInstType_0::SimdReduceAdd            0      0.00%     79.71% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.committedInstType_0::SimdReduceAlu            0      0.00%     79.71% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.committedInstType_0::SimdReduceCmp            0      0.00%     79.71% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.71% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.71% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.committedInstType_0::SimdAes            0      0.00%     79.71% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.committedInstType_0::SimdAesMix            0      0.00%     79.71% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.committedInstType_0::SimdSha1Hash            0      0.00%     79.71% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.committedInstType_0::SimdSha1Hash2            0      0.00%     79.71% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.committedInstType_0::SimdSha256Hash            0      0.00%     79.71% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.committedInstType_0::SimdSha256Hash2            0      0.00%     79.71% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.committedInstType_0::SimdShaSigma2            0      0.00%     79.71% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.committedInstType_0::SimdShaSigma3            0      0.00%     79.71% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.committedInstType_0::SimdPredAlu            0      0.00%     79.71% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.committedInstType_0::MemRead       471170     10.42%     90.12% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.committedInstType_0::MemWrite       446755      9.88%    100.00% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.committedInstType_0::total      4523896                       # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.branchPred.lookups      1018111                       # Number of BP lookups (Count)
testsys.cpu_cluster.cpus2.branchPred.condPredicted       557686                       # Number of conditional branches predicted (Count)
testsys.cpu_cluster.cpus2.branchPred.condIncorrect        40105                       # Number of conditional branches incorrect (Count)
testsys.cpu_cluster.cpus2.branchPred.BTBLookups       420618                       # Number of BTB lookups (Count)
testsys.cpu_cluster.cpus2.branchPred.BTBHits       417248                       # Number of BTB hits (Count)
testsys.cpu_cluster.cpus2.branchPred.BTBHitRatio     0.991988                       # BTB Hit Ratio (Ratio)
testsys.cpu_cluster.cpus2.branchPred.RASUsed       208895                       # Number of times the RAS was used to get a target. (Count)
testsys.cpu_cluster.cpus2.branchPred.RASIncorrect        30535                       # Number of incorrect RAS predictions. (Count)
testsys.cpu_cluster.cpus2.branchPred.indirectLookups          517                       # Number of indirect predictor lookups. (Count)
testsys.cpu_cluster.cpus2.branchPred.indirectHits          280                       # Number of indirect target hits. (Count)
testsys.cpu_cluster.cpus2.branchPred.indirectMisses          237                       # Number of indirect misses. (Count)
testsys.cpu_cluster.cpus2.branchPred.indirectMispredicted          165                       # Number of mispredicted indirect branches. (Count)
testsys.cpu_cluster.cpus2.dcache.demandHits::cpu_cluster.cpus2.data       852744                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus2.dcache.demandHits::total       852744                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus2.dcache.overallHits::cpu_cluster.cpus2.data       852744                       # number of overall hits (Count)
testsys.cpu_cluster.cpus2.dcache.overallHits::total       852744                       # number of overall hits (Count)
testsys.cpu_cluster.cpus2.dcache.demandMisses::cpu_cluster.cpus2.data         1972                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus2.dcache.demandMisses::total         1972                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus2.dcache.overallMisses::cpu_cluster.cpus2.data         1972                       # number of overall misses (Count)
testsys.cpu_cluster.cpus2.dcache.overallMisses::total         1972                       # number of overall misses (Count)
testsys.cpu_cluster.cpus2.dcache.demandMissLatency::cpu_cluster.cpus2.data     61998000                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.demandMissLatency::total     61998000                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.overallMissLatency::cpu_cluster.cpus2.data     61998000                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.overallMissLatency::total     61998000                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.demandAccesses::cpu_cluster.cpus2.data       854716                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus2.dcache.demandAccesses::total       854716                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus2.dcache.overallAccesses::cpu_cluster.cpus2.data       854716                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus2.dcache.overallAccesses::total       854716                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus2.dcache.demandMissRate::cpu_cluster.cpus2.data     0.002307                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.demandMissRate::total     0.002307                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.overallMissRate::cpu_cluster.cpus2.data     0.002307                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.overallMissRate::total     0.002307                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.demandAvgMissLatency::cpu_cluster.cpus2.data 31439.148073                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.dcache.demandAvgMissLatency::total 31439.148073                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.dcache.overallAvgMissLatency::cpu_cluster.cpus2.data 31439.148073                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.dcache.overallAvgMissLatency::total 31439.148073                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus2.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus2.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus2.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus2.dcache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus2.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus2.dcache.writebacks::writebacks          350                       # number of writebacks (Count)
testsys.cpu_cluster.cpus2.dcache.writebacks::total          350                       # number of writebacks (Count)
testsys.cpu_cluster.cpus2.dcache.demandMshrHits::cpu_cluster.cpus2.data          105                       # number of demand (read+write) MSHR hits (Count)
testsys.cpu_cluster.cpus2.dcache.demandMshrHits::total          105                       # number of demand (read+write) MSHR hits (Count)
testsys.cpu_cluster.cpus2.dcache.overallMshrHits::cpu_cluster.cpus2.data          105                       # number of overall MSHR hits (Count)
testsys.cpu_cluster.cpus2.dcache.overallMshrHits::total          105                       # number of overall MSHR hits (Count)
testsys.cpu_cluster.cpus2.dcache.demandMshrMisses::cpu_cluster.cpus2.data         1867                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus2.dcache.demandMshrMisses::total         1867                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus2.dcache.overallMshrMisses::cpu_cluster.cpus2.data         1867                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus2.dcache.overallMshrMisses::total         1867                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus2.dcache.overallMshrUncacheable::cpu_cluster.cpus2.data           42                       # number of overall MSHR uncacheable misses (Count)
testsys.cpu_cluster.cpus2.dcache.overallMshrUncacheable::total           42                       # number of overall MSHR uncacheable misses (Count)
testsys.cpu_cluster.cpus2.dcache.demandMshrMissLatency::cpu_cluster.cpus2.data     57615500                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.demandMshrMissLatency::total     57615500                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.overallMshrMissLatency::cpu_cluster.cpus2.data     57615500                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.overallMshrMissLatency::total     57615500                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.overallMshrUncacheableLatency::cpu_cluster.cpus2.data       759750                       # number of overall MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.overallMshrUncacheableLatency::total       759750                       # number of overall MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.demandMshrMissRate::cpu_cluster.cpus2.data     0.002184                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.demandMshrMissRate::total     0.002184                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.overallMshrMissRate::cpu_cluster.cpus2.data     0.002184                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.overallMshrMissRate::total     0.002184                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.demandAvgMshrMissLatency::cpu_cluster.cpus2.data 30859.935726                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.dcache.demandAvgMshrMissLatency::total 30859.935726                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.dcache.overallAvgMshrMissLatency::cpu_cluster.cpus2.data 30859.935726                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.dcache.overallAvgMshrMissLatency::total 30859.935726                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.dcache.overallAvgMshrUncacheableLatency::cpu_cluster.cpus2.data 18089.285714                       # average overall mshr uncacheable latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.dcache.overallAvgMshrUncacheableLatency::total 18089.285714                       # average overall mshr uncacheable latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.dcache.replacements          668                       # number of replacements (Count)
testsys.cpu_cluster.cpus2.dcache.LoadLockedReq.hits::cpu_cluster.cpus2.data            1                       # number of LoadLockedReq hits (Count)
testsys.cpu_cluster.cpus2.dcache.LoadLockedReq.hits::total            1                       # number of LoadLockedReq hits (Count)
testsys.cpu_cluster.cpus2.dcache.LoadLockedReq.accesses::cpu_cluster.cpus2.data            1                       # number of LoadLockedReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus2.dcache.LoadLockedReq.accesses::total            1                       # number of LoadLockedReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus2.dcache.ReadReq.hits::cpu_cluster.cpus2.data       421555                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus2.dcache.ReadReq.hits::total       421555                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus2.dcache.ReadReq.misses::cpu_cluster.cpus2.data         1692                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus2.dcache.ReadReq.misses::total         1692                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus2.dcache.ReadReq.missLatency::cpu_cluster.cpus2.data     52545000                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.ReadReq.missLatency::total     52545000                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.ReadReq.accesses::cpu_cluster.cpus2.data       423247                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus2.dcache.ReadReq.accesses::total       423247                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus2.dcache.ReadReq.missRate::cpu_cluster.cpus2.data     0.003998                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.ReadReq.missRate::total     0.003998                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.ReadReq.avgMissLatency::cpu_cluster.cpus2.data 31054.964539                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dcache.ReadReq.avgMissLatency::total 31054.964539                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dcache.ReadReq.mshrHits::cpu_cluster.cpus2.data           33                       # number of ReadReq MSHR hits (Count)
testsys.cpu_cluster.cpus2.dcache.ReadReq.mshrHits::total           33                       # number of ReadReq MSHR hits (Count)
testsys.cpu_cluster.cpus2.dcache.ReadReq.mshrMisses::cpu_cluster.cpus2.data         1659                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus2.dcache.ReadReq.mshrMisses::total         1659                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus2.dcache.ReadReq.mshrUncacheable::cpu_cluster.cpus2.data           28                       # number of ReadReq MSHR uncacheable (Count)
testsys.cpu_cluster.cpus2.dcache.ReadReq.mshrUncacheable::total           28                       # number of ReadReq MSHR uncacheable (Count)
testsys.cpu_cluster.cpus2.dcache.ReadReq.mshrMissLatency::cpu_cluster.cpus2.data     51248750                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.ReadReq.mshrMissLatency::total     51248750                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.ReadReq.mshrUncacheableLatency::cpu_cluster.cpus2.data       759750                       # number of ReadReq MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.ReadReq.mshrUncacheableLatency::total       759750                       # number of ReadReq MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.ReadReq.mshrMissRate::cpu_cluster.cpus2.data     0.003920                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.ReadReq.mshrMissRate::total     0.003920                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.ReadReq.avgMshrMissLatency::cpu_cluster.cpus2.data 30891.350211                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dcache.ReadReq.avgMshrMissLatency::total 30891.350211                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dcache.ReadReq.avgMshrUncacheableLatency::cpu_cluster.cpus2.data 27133.928571                       # average ReadReq mshr uncacheable latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dcache.ReadReq.avgMshrUncacheableLatency::total 27133.928571                       # average ReadReq mshr uncacheable latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dcache.SwapReq.hits::cpu_cluster.cpus2.data        15163                       # number of SwapReq hits (Count)
testsys.cpu_cluster.cpus2.dcache.SwapReq.hits::total        15163                       # number of SwapReq hits (Count)
testsys.cpu_cluster.cpus2.dcache.SwapReq.misses::cpu_cluster.cpus2.data          109                       # number of SwapReq misses (Count)
testsys.cpu_cluster.cpus2.dcache.SwapReq.misses::total          109                       # number of SwapReq misses (Count)
testsys.cpu_cluster.cpus2.dcache.SwapReq.missLatency::cpu_cluster.cpus2.data      2877500                       # number of SwapReq miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.SwapReq.missLatency::total      2877500                       # number of SwapReq miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.SwapReq.accesses::cpu_cluster.cpus2.data        15272                       # number of SwapReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus2.dcache.SwapReq.accesses::total        15272                       # number of SwapReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus2.dcache.SwapReq.missRate::cpu_cluster.cpus2.data     0.007137                       # miss rate for SwapReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.SwapReq.missRate::total     0.007137                       # miss rate for SwapReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.SwapReq.avgMissLatency::cpu_cluster.cpus2.data 26399.082569                       # average SwapReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dcache.SwapReq.avgMissLatency::total 26399.082569                       # average SwapReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dcache.SwapReq.mshrMisses::cpu_cluster.cpus2.data          109                       # number of SwapReq MSHR misses (Count)
testsys.cpu_cluster.cpus2.dcache.SwapReq.mshrMisses::total          109                       # number of SwapReq MSHR misses (Count)
testsys.cpu_cluster.cpus2.dcache.SwapReq.mshrMissLatency::cpu_cluster.cpus2.data      2850250                       # number of SwapReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.SwapReq.mshrMissLatency::total      2850250                       # number of SwapReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.SwapReq.mshrMissRate::cpu_cluster.cpus2.data     0.007137                       # mshr miss rate for SwapReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.SwapReq.mshrMissRate::total     0.007137                       # mshr miss rate for SwapReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.SwapReq.avgMshrMissLatency::cpu_cluster.cpus2.data 26149.082569                       # average SwapReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dcache.SwapReq.avgMshrMissLatency::total 26149.082569                       # average SwapReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dcache.WriteReq.hits::cpu_cluster.cpus2.data       431189                       # number of WriteReq hits (Count)
testsys.cpu_cluster.cpus2.dcache.WriteReq.hits::total       431189                       # number of WriteReq hits (Count)
testsys.cpu_cluster.cpus2.dcache.WriteReq.misses::cpu_cluster.cpus2.data          280                       # number of WriteReq misses (Count)
testsys.cpu_cluster.cpus2.dcache.WriteReq.misses::total          280                       # number of WriteReq misses (Count)
testsys.cpu_cluster.cpus2.dcache.WriteReq.missLatency::cpu_cluster.cpus2.data      9453000                       # number of WriteReq miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.WriteReq.missLatency::total      9453000                       # number of WriteReq miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.WriteReq.accesses::cpu_cluster.cpus2.data       431469                       # number of WriteReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus2.dcache.WriteReq.accesses::total       431469                       # number of WriteReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus2.dcache.WriteReq.missRate::cpu_cluster.cpus2.data     0.000649                       # miss rate for WriteReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.WriteReq.missRate::total     0.000649                       # miss rate for WriteReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.WriteReq.avgMissLatency::cpu_cluster.cpus2.data 33760.714286                       # average WriteReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dcache.WriteReq.avgMissLatency::total 33760.714286                       # average WriteReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dcache.WriteReq.mshrHits::cpu_cluster.cpus2.data           72                       # number of WriteReq MSHR hits (Count)
testsys.cpu_cluster.cpus2.dcache.WriteReq.mshrHits::total           72                       # number of WriteReq MSHR hits (Count)
testsys.cpu_cluster.cpus2.dcache.WriteReq.mshrMisses::cpu_cluster.cpus2.data          208                       # number of WriteReq MSHR misses (Count)
testsys.cpu_cluster.cpus2.dcache.WriteReq.mshrMisses::total          208                       # number of WriteReq MSHR misses (Count)
testsys.cpu_cluster.cpus2.dcache.WriteReq.mshrUncacheable::cpu_cluster.cpus2.data           14                       # number of WriteReq MSHR uncacheable (Count)
testsys.cpu_cluster.cpus2.dcache.WriteReq.mshrUncacheable::total           14                       # number of WriteReq MSHR uncacheable (Count)
testsys.cpu_cluster.cpus2.dcache.WriteReq.mshrMissLatency::cpu_cluster.cpus2.data      6366750                       # number of WriteReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.WriteReq.mshrMissLatency::total      6366750                       # number of WriteReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.WriteReq.mshrMissRate::cpu_cluster.cpus2.data     0.000482                       # mshr miss rate for WriteReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.WriteReq.mshrMissRate::total     0.000482                       # mshr miss rate for WriteReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.WriteReq.avgMshrMissLatency::cpu_cluster.cpus2.data 30609.375000                       # average WriteReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dcache.WriteReq.avgMshrMissLatency::total 30609.375000                       # average WriteReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 1114203081000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus2.dcache.tags.tagsInUse   368.031819                       # Average ticks per tags in use ((Tick/Count))
testsys.cpu_cluster.cpus2.dcache.tags.totalRefs       874200                       # Total number of references to valid blocks. (Count)
testsys.cpu_cluster.cpus2.dcache.tags.sampledRefs         1978                       # Sample count of references to valid blocks. (Count)
testsys.cpu_cluster.cpus2.dcache.tags.avgRefs   441.961577                       # Average number of references to valid blocks. ((Count/Count))
testsys.cpu_cluster.cpus2.dcache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
testsys.cpu_cluster.cpus2.dcache.tags.occupancies::cpu_cluster.cpus2.data   368.031819                       # Average occupied blocks per tick, per requestor ((Count/Tick))
testsys.cpu_cluster.cpus2.dcache.tags.avgOccs::cpu_cluster.cpus2.data     0.718812                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus2.dcache.tags.avgOccs::total     0.718812                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus2.dcache.tags.occupanciesTaskId::1024          403                       # Occupied blocks per task id (Count)
testsys.cpu_cluster.cpus2.dcache.tags.ageTaskId_1024::2          139                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.cpus2.dcache.tags.ageTaskId_1024::4          264                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.cpus2.dcache.tags.ratioOccsTaskId::1024     0.787109                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
testsys.cpu_cluster.cpus2.dcache.tags.tagAccesses      1741808                       # Number of tag accesses (Count)
testsys.cpu_cluster.cpus2.dcache.tags.dataAccesses      1741808                       # Number of data accesses (Count)
testsys.cpu_cluster.cpus2.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1114203081000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus2.dtb_walker_cache.demandHits::cpu_cluster.cpus2.mmu.dtb_walker         1096                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.demandHits::total         1096                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.overallHits::cpu_cluster.cpus2.mmu.dtb_walker         1096                       # number of overall hits (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.overallHits::total         1096                       # number of overall hits (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.demandMisses::cpu_cluster.cpus2.mmu.dtb_walker          411                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.demandMisses::total          411                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.overallMisses::cpu_cluster.cpus2.mmu.dtb_walker          411                       # number of overall misses (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.overallMisses::total          411                       # number of overall misses (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.demandMissLatency::cpu_cluster.cpus2.mmu.dtb_walker     17020589                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus2.dtb_walker_cache.demandMissLatency::total     17020589                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus2.dtb_walker_cache.overallMissLatency::cpu_cluster.cpus2.mmu.dtb_walker     17020589                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus2.dtb_walker_cache.overallMissLatency::total     17020589                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus2.dtb_walker_cache.demandAccesses::cpu_cluster.cpus2.mmu.dtb_walker         1507                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.demandAccesses::total         1507                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.overallAccesses::cpu_cluster.cpus2.mmu.dtb_walker         1507                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.overallAccesses::total         1507                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.demandMissRate::cpu_cluster.cpus2.mmu.dtb_walker     0.272727                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus2.dtb_walker_cache.demandMissRate::total     0.272727                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus2.dtb_walker_cache.overallMissRate::cpu_cluster.cpus2.mmu.dtb_walker     0.272727                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus2.dtb_walker_cache.overallMissRate::total     0.272727                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus2.dtb_walker_cache.demandAvgMissLatency::cpu_cluster.cpus2.mmu.dtb_walker 41412.625304                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.dtb_walker_cache.demandAvgMissLatency::total 41412.625304                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.dtb_walker_cache.overallAvgMissLatency::cpu_cluster.cpus2.mmu.dtb_walker 41412.625304                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.dtb_walker_cache.overallAvgMissLatency::total 41412.625304                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus2.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus2.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus2.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus2.dtb_walker_cache.writebacks::writebacks          411                       # number of writebacks (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.writebacks::total          411                       # number of writebacks (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.demandMshrMisses::cpu_cluster.cpus2.mmu.dtb_walker          411                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.demandMshrMisses::total          411                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.overallMshrMisses::cpu_cluster.cpus2.mmu.dtb_walker          411                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.overallMshrMisses::total          411                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.demandMshrMissLatency::cpu_cluster.cpus2.mmu.dtb_walker     16609589                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.dtb_walker_cache.demandMshrMissLatency::total     16609589                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.dtb_walker_cache.overallMshrMissLatency::cpu_cluster.cpus2.mmu.dtb_walker     16609589                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.dtb_walker_cache.overallMshrMissLatency::total     16609589                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.dtb_walker_cache.demandMshrMissRate::cpu_cluster.cpus2.mmu.dtb_walker     0.272727                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus2.dtb_walker_cache.demandMshrMissRate::total     0.272727                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus2.dtb_walker_cache.overallMshrMissRate::cpu_cluster.cpus2.mmu.dtb_walker     0.272727                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus2.dtb_walker_cache.overallMshrMissRate::total     0.272727                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus2.dtb_walker_cache.demandAvgMshrMissLatency::cpu_cluster.cpus2.mmu.dtb_walker 40412.625304                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.dtb_walker_cache.demandAvgMshrMissLatency::total 40412.625304                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.dtb_walker_cache.overallAvgMshrMissLatency::cpu_cluster.cpus2.mmu.dtb_walker 40412.625304                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.dtb_walker_cache.overallAvgMshrMissLatency::total 40412.625304                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.dtb_walker_cache.replacements          411                       # number of replacements (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.ReadReq.hits::cpu_cluster.cpus2.mmu.dtb_walker         1096                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.ReadReq.hits::total         1096                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.ReadReq.misses::cpu_cluster.cpus2.mmu.dtb_walker          411                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.ReadReq.misses::total          411                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.ReadReq.missLatency::cpu_cluster.cpus2.mmu.dtb_walker     17020589                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus2.dtb_walker_cache.ReadReq.missLatency::total     17020589                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus2.dtb_walker_cache.ReadReq.accesses::cpu_cluster.cpus2.mmu.dtb_walker         1507                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.ReadReq.accesses::total         1507                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.ReadReq.missRate::cpu_cluster.cpus2.mmu.dtb_walker     0.272727                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dtb_walker_cache.ReadReq.missRate::total     0.272727                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dtb_walker_cache.ReadReq.avgMissLatency::cpu_cluster.cpus2.mmu.dtb_walker 41412.625304                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dtb_walker_cache.ReadReq.avgMissLatency::total 41412.625304                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dtb_walker_cache.ReadReq.mshrMisses::cpu_cluster.cpus2.mmu.dtb_walker          411                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.ReadReq.mshrMisses::total          411                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.ReadReq.mshrMissLatency::cpu_cluster.cpus2.mmu.dtb_walker     16609589                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.dtb_walker_cache.ReadReq.mshrMissLatency::total     16609589                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.dtb_walker_cache.ReadReq.mshrMissRate::cpu_cluster.cpus2.mmu.dtb_walker     0.272727                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dtb_walker_cache.ReadReq.mshrMissRate::total     0.272727                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dtb_walker_cache.ReadReq.avgMshrMissLatency::cpu_cluster.cpus2.mmu.dtb_walker 40412.625304                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dtb_walker_cache.ReadReq.avgMshrMissLatency::total 40412.625304                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1114203081000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus2.dtb_walker_cache.tags.tagsInUse           16                       # Average ticks per tags in use ((Tick/Count))
testsys.cpu_cluster.cpus2.dtb_walker_cache.tags.totalRefs         1621                       # Total number of references to valid blocks. (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.tags.sampledRefs          427                       # Sample count of references to valid blocks. (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.tags.avgRefs     3.796253                       # Average number of references to valid blocks. ((Count/Count))
testsys.cpu_cluster.cpus2.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
testsys.cpu_cluster.cpus2.dtb_walker_cache.tags.occupancies::cpu_cluster.cpus2.mmu.dtb_walker           16                       # Average occupied blocks per tick, per requestor ((Count/Tick))
testsys.cpu_cluster.cpus2.dtb_walker_cache.tags.avgOccs::cpu_cluster.cpus2.mmu.dtb_walker            1                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus2.dtb_walker_cache.tags.avgOccs::total            1                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus2.dtb_walker_cache.tags.occupanciesTaskId::1023           16                       # Occupied blocks per task id (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.tags.ageTaskId_1023::2           14                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.tags.ageTaskId_1023::4            2                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.tags.ratioOccsTaskId::1023            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
testsys.cpu_cluster.cpus2.dtb_walker_cache.tags.tagAccesses        12467                       # Number of tag accesses (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.tags.dataAccesses        12467                       # Number of data accesses (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1114203081000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus2.fetch2.intInstructions      3179074                       # Number of integer instructions successfully decoded (Count)
testsys.cpu_cluster.cpus2.fetch2.fpInstructions            0                       # Number of floating point instructions successfully decoded (Count)
testsys.cpu_cluster.cpus2.fetch2.vecInstructions            0                       # Number of SIMD instructions successfully decoded (Count)
testsys.cpu_cluster.cpus2.fetch2.loadInstructions       438401                       # Number of memory load instructions successfully decoded (Count)
testsys.cpu_cluster.cpus2.fetch2.storeInstructions       133235                       # Number of memory store instructions successfully decoded (Count)
testsys.cpu_cluster.cpus2.fetch2.amoInstructions        15455                       # Number of memory atomic instructions successfully decoded (Count)
testsys.cpu_cluster.cpus2.icache.demandHits::cpu_cluster.cpus2.inst      1973169                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus2.icache.demandHits::total      1973169                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus2.icache.overallHits::cpu_cluster.cpus2.inst      1973169                       # number of overall hits (Count)
testsys.cpu_cluster.cpus2.icache.overallHits::total      1973169                       # number of overall hits (Count)
testsys.cpu_cluster.cpus2.icache.demandMisses::cpu_cluster.cpus2.inst         3264                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus2.icache.demandMisses::total         3264                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus2.icache.overallMisses::cpu_cluster.cpus2.inst         3264                       # number of overall misses (Count)
testsys.cpu_cluster.cpus2.icache.overallMisses::total         3264                       # number of overall misses (Count)
testsys.cpu_cluster.cpus2.icache.demandMissLatency::cpu_cluster.cpus2.inst    188986250                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus2.icache.demandMissLatency::total    188986250                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus2.icache.overallMissLatency::cpu_cluster.cpus2.inst    188986250                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus2.icache.overallMissLatency::total    188986250                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus2.icache.demandAccesses::cpu_cluster.cpus2.inst      1976433                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus2.icache.demandAccesses::total      1976433                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus2.icache.overallAccesses::cpu_cluster.cpus2.inst      1976433                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus2.icache.overallAccesses::total      1976433                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus2.icache.demandMissRate::cpu_cluster.cpus2.inst     0.001651                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus2.icache.demandMissRate::total     0.001651                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus2.icache.overallMissRate::cpu_cluster.cpus2.inst     0.001651                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus2.icache.overallMissRate::total     0.001651                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus2.icache.demandAvgMissLatency::cpu_cluster.cpus2.inst 57900.199142                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.icache.demandAvgMissLatency::total 57900.199142                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.icache.overallAvgMissLatency::cpu_cluster.cpus2.inst 57900.199142                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.icache.overallAvgMissLatency::total 57900.199142                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus2.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus2.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus2.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus2.icache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus2.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus2.icache.writebacks::writebacks         3012                       # number of writebacks (Count)
testsys.cpu_cluster.cpus2.icache.writebacks::total         3012                       # number of writebacks (Count)
testsys.cpu_cluster.cpus2.icache.demandMshrMisses::cpu_cluster.cpus2.inst         3264                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus2.icache.demandMshrMisses::total         3264                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus2.icache.overallMshrMisses::cpu_cluster.cpus2.inst         3264                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus2.icache.overallMshrMisses::total         3264                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus2.icache.demandMshrMissLatency::cpu_cluster.cpus2.inst    188170250                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.icache.demandMshrMissLatency::total    188170250                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.icache.overallMshrMissLatency::cpu_cluster.cpus2.inst    188170250                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.icache.overallMshrMissLatency::total    188170250                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.icache.demandMshrMissRate::cpu_cluster.cpus2.inst     0.001651                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus2.icache.demandMshrMissRate::total     0.001651                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus2.icache.overallMshrMissRate::cpu_cluster.cpus2.inst     0.001651                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus2.icache.overallMshrMissRate::total     0.001651                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus2.icache.demandAvgMshrMissLatency::cpu_cluster.cpus2.inst 57650.199142                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.icache.demandAvgMshrMissLatency::total 57650.199142                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.icache.overallAvgMshrMissLatency::cpu_cluster.cpus2.inst 57650.199142                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.icache.overallAvgMshrMissLatency::total 57650.199142                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.icache.replacements         3012                       # number of replacements (Count)
testsys.cpu_cluster.cpus2.icache.ReadReq.hits::cpu_cluster.cpus2.inst      1973169                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus2.icache.ReadReq.hits::total      1973169                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus2.icache.ReadReq.misses::cpu_cluster.cpus2.inst         3264                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus2.icache.ReadReq.misses::total         3264                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus2.icache.ReadReq.missLatency::cpu_cluster.cpus2.inst    188986250                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus2.icache.ReadReq.missLatency::total    188986250                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus2.icache.ReadReq.accesses::cpu_cluster.cpus2.inst      1976433                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus2.icache.ReadReq.accesses::total      1976433                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus2.icache.ReadReq.missRate::cpu_cluster.cpus2.inst     0.001651                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus2.icache.ReadReq.missRate::total     0.001651                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus2.icache.ReadReq.avgMissLatency::cpu_cluster.cpus2.inst 57900.199142                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.icache.ReadReq.avgMissLatency::total 57900.199142                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.icache.ReadReq.mshrMisses::cpu_cluster.cpus2.inst         3264                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus2.icache.ReadReq.mshrMisses::total         3264                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus2.icache.ReadReq.mshrMissLatency::cpu_cluster.cpus2.inst    188170250                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.icache.ReadReq.mshrMissLatency::total    188170250                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.icache.ReadReq.mshrMissRate::cpu_cluster.cpus2.inst     0.001651                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus2.icache.ReadReq.mshrMissRate::total     0.001651                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus2.icache.ReadReq.avgMshrMissLatency::cpu_cluster.cpus2.inst 57650.199142                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.icache.ReadReq.avgMshrMissLatency::total 57650.199142                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.icache.power_state.pwrStateResidencyTicks::UNDEFINED 1114203081000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus2.icache.tags.tagsInUse   742.212846                       # Average ticks per tags in use ((Tick/Count))
testsys.cpu_cluster.cpus2.icache.tags.totalRefs      1984042                       # Total number of references to valid blocks. (Count)
testsys.cpu_cluster.cpus2.icache.tags.sampledRefs         3767                       # Sample count of references to valid blocks. (Count)
testsys.cpu_cluster.cpus2.icache.tags.avgRefs   526.690204                       # Average number of references to valid blocks. ((Count/Count))
testsys.cpu_cluster.cpus2.icache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
testsys.cpu_cluster.cpus2.icache.tags.occupancies::cpu_cluster.cpus2.inst   742.212846                       # Average occupied blocks per tick, per requestor ((Count/Tick))
testsys.cpu_cluster.cpus2.icache.tags.avgOccs::cpu_cluster.cpus2.inst     0.966423                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus2.icache.tags.avgOccs::total     0.966423                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus2.icache.tags.occupanciesTaskId::1024          755                       # Occupied blocks per task id (Count)
testsys.cpu_cluster.cpus2.icache.tags.ageTaskId_1024::2          408                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.cpus2.icache.tags.ageTaskId_1024::4          347                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.cpus2.icache.tags.ratioOccsTaskId::1024     0.983073                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
testsys.cpu_cluster.cpus2.icache.tags.tagAccesses      5932563                       # Number of tag accesses (Count)
testsys.cpu_cluster.cpus2.icache.tags.dataAccesses      5932563                       # Number of data accesses (Count)
testsys.cpu_cluster.cpus2.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1114203081000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus2.itb_walker_cache.demandHits::cpu_cluster.cpus2.mmu.itb_walker          264                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.demandHits::total          264                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.overallHits::cpu_cluster.cpus2.mmu.itb_walker          264                       # number of overall hits (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.overallHits::total          264                       # number of overall hits (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.demandMisses::cpu_cluster.cpus2.mmu.itb_walker           43                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.demandMisses::total           43                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.overallMisses::cpu_cluster.cpus2.mmu.itb_walker           43                       # number of overall misses (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.overallMisses::total           43                       # number of overall misses (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.demandMissLatency::cpu_cluster.cpus2.mmu.itb_walker      2649207                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus2.itb_walker_cache.demandMissLatency::total      2649207                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus2.itb_walker_cache.overallMissLatency::cpu_cluster.cpus2.mmu.itb_walker      2649207                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus2.itb_walker_cache.overallMissLatency::total      2649207                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus2.itb_walker_cache.demandAccesses::cpu_cluster.cpus2.mmu.itb_walker          307                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.demandAccesses::total          307                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.overallAccesses::cpu_cluster.cpus2.mmu.itb_walker          307                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.overallAccesses::total          307                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.demandMissRate::cpu_cluster.cpus2.mmu.itb_walker     0.140065                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus2.itb_walker_cache.demandMissRate::total     0.140065                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus2.itb_walker_cache.overallMissRate::cpu_cluster.cpus2.mmu.itb_walker     0.140065                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus2.itb_walker_cache.overallMissRate::total     0.140065                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus2.itb_walker_cache.demandAvgMissLatency::cpu_cluster.cpus2.mmu.itb_walker 61609.465116                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.itb_walker_cache.demandAvgMissLatency::total 61609.465116                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.itb_walker_cache.overallAvgMissLatency::cpu_cluster.cpus2.mmu.itb_walker 61609.465116                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.itb_walker_cache.overallAvgMissLatency::total 61609.465116                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus2.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus2.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus2.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus2.itb_walker_cache.writebacks::writebacks           43                       # number of writebacks (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.writebacks::total           43                       # number of writebacks (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.demandMshrMisses::cpu_cluster.cpus2.mmu.itb_walker           43                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.demandMshrMisses::total           43                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.overallMshrMisses::cpu_cluster.cpus2.mmu.itb_walker           43                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.overallMshrMisses::total           43                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.demandMshrMissLatency::cpu_cluster.cpus2.mmu.itb_walker      2606207                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.itb_walker_cache.demandMshrMissLatency::total      2606207                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.itb_walker_cache.overallMshrMissLatency::cpu_cluster.cpus2.mmu.itb_walker      2606207                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.itb_walker_cache.overallMshrMissLatency::total      2606207                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.itb_walker_cache.demandMshrMissRate::cpu_cluster.cpus2.mmu.itb_walker     0.140065                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus2.itb_walker_cache.demandMshrMissRate::total     0.140065                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus2.itb_walker_cache.overallMshrMissRate::cpu_cluster.cpus2.mmu.itb_walker     0.140065                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus2.itb_walker_cache.overallMshrMissRate::total     0.140065                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus2.itb_walker_cache.demandAvgMshrMissLatency::cpu_cluster.cpus2.mmu.itb_walker 60609.465116                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.itb_walker_cache.demandAvgMshrMissLatency::total 60609.465116                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.itb_walker_cache.overallAvgMshrMissLatency::cpu_cluster.cpus2.mmu.itb_walker 60609.465116                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.itb_walker_cache.overallAvgMshrMissLatency::total 60609.465116                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.itb_walker_cache.replacements           43                       # number of replacements (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.ReadReq.hits::cpu_cluster.cpus2.mmu.itb_walker          264                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.ReadReq.hits::total          264                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.ReadReq.misses::cpu_cluster.cpus2.mmu.itb_walker           43                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.ReadReq.misses::total           43                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.ReadReq.missLatency::cpu_cluster.cpus2.mmu.itb_walker      2649207                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus2.itb_walker_cache.ReadReq.missLatency::total      2649207                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus2.itb_walker_cache.ReadReq.accesses::cpu_cluster.cpus2.mmu.itb_walker          307                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.ReadReq.accesses::total          307                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.ReadReq.missRate::cpu_cluster.cpus2.mmu.itb_walker     0.140065                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus2.itb_walker_cache.ReadReq.missRate::total     0.140065                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus2.itb_walker_cache.ReadReq.avgMissLatency::cpu_cluster.cpus2.mmu.itb_walker 61609.465116                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.itb_walker_cache.ReadReq.avgMissLatency::total 61609.465116                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.itb_walker_cache.ReadReq.mshrMisses::cpu_cluster.cpus2.mmu.itb_walker           43                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.ReadReq.mshrMisses::total           43                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.ReadReq.mshrMissLatency::cpu_cluster.cpus2.mmu.itb_walker      2606207                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.itb_walker_cache.ReadReq.mshrMissLatency::total      2606207                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.itb_walker_cache.ReadReq.mshrMissRate::cpu_cluster.cpus2.mmu.itb_walker     0.140065                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus2.itb_walker_cache.ReadReq.mshrMissRate::total     0.140065                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus2.itb_walker_cache.ReadReq.avgMshrMissLatency::cpu_cluster.cpus2.mmu.itb_walker 60609.465116                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.itb_walker_cache.ReadReq.avgMshrMissLatency::total 60609.465116                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1114203081000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus2.itb_walker_cache.tags.tagsInUse           16                       # Average ticks per tags in use ((Tick/Count))
testsys.cpu_cluster.cpus2.itb_walker_cache.tags.totalRefs          465                       # Total number of references to valid blocks. (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.tags.sampledRefs           59                       # Sample count of references to valid blocks. (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.tags.avgRefs     7.881356                       # Average number of references to valid blocks. ((Count/Count))
testsys.cpu_cluster.cpus2.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
testsys.cpu_cluster.cpus2.itb_walker_cache.tags.occupancies::cpu_cluster.cpus2.mmu.itb_walker           16                       # Average occupied blocks per tick, per requestor ((Count/Tick))
testsys.cpu_cluster.cpus2.itb_walker_cache.tags.avgOccs::cpu_cluster.cpus2.mmu.itb_walker            1                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus2.itb_walker_cache.tags.avgOccs::total            1                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus2.itb_walker_cache.tags.occupanciesTaskId::1023           16                       # Occupied blocks per task id (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.tags.ageTaskId_1023::2           12                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.tags.ageTaskId_1023::4            4                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.tags.ratioOccsTaskId::1023            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
testsys.cpu_cluster.cpus2.itb_walker_cache.tags.tagAccesses         2499                       # Number of tag accesses (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.tags.dataAccesses         2499                       # Number of data accesses (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1114203081000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb.instHits            0                       # ITB inst hits (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.instMisses            0                       # ITB inst misses (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.readHits       487763                       # DTB read hits (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.readMisses          382                       # DTB read misses (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.writeHits       450525                       # DTB write hits (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.writeMisses           34                       # DTB write misses (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.inserts          239                       # Number of times an entry is inserted into the TLB (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.flushTlbMvaAsid          118                       # Number of times TLB was flushed by MVA & ASID (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.flushTlbAsid            9                       # Number of times TLB was flushed by ASID (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.prefetchFaults            1                       # Number of TLB faults due to prefetch (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.permsFaults            0                       # Number of TLB faults due to permissions restrictions (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.readAccesses       488145                       # DTB read accesses (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.writeAccesses       450559                       # DTB write accesses (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.instAccesses            0                       # ITB inst accesses (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.hits         938288                       # Total TLB (inst and data) hits (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.misses          416                       # Total TLB (inst and data) misses (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.accesses       938704                       # Total TLB (inst and data) accesses (Count)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.walks          415                       # Table walker walks requested (Count)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.walksLongDescriptor          415                       # Table walker walks initiated with long descriptors (Count)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.walksLongTerminatedAtLevel::Level2            1                       # Level at which table walker walks with long descriptors terminate (Count)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.walksLongTerminatedAtLevel::Level3          238                       # Level at which table walker walks with long descriptors terminate (Count)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.walkWaitTime::samples          415                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.walkWaitTime::0          415    100.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.walkWaitTime::total          415                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.walkServiceTime::samples          239                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.walkServiceTime::mean 60110.878661                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.walkServiceTime::gmean 24198.434307                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.walkServiceTime::stdev 83338.971603                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.walkServiceTime::0-65535          144     60.25%     60.25% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.walkServiceTime::65536-131071           65     27.20%     87.45% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.walkServiceTime::131072-196607           11      4.60%     92.05% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.walkServiceTime::196608-262143            8      3.35%     95.40% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.walkServiceTime::262144-327679            8      3.35%     98.74% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.walkServiceTime::327680-393215            2      0.84%     99.58% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.walkServiceTime::589824-655359            1      0.42%    100.00% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.walkServiceTime::total          239                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.pageSizes::4KiB          238     99.58%     99.58% # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.pageSizes::2MiB            1      0.42%    100.00% # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.pageSizes::total          239                       # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.requestOrigin_Requested::Data          415                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.requestOrigin_Requested::total          415                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.requestOrigin_Completed::Data          239                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.requestOrigin_Completed::total          239                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.requestOrigin::total          654                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 1114203081000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus2.mmu.itb.instHits      1976443                       # ITB inst hits (Count)
testsys.cpu_cluster.cpus2.mmu.itb.instMisses           77                       # ITB inst misses (Count)
testsys.cpu_cluster.cpus2.mmu.itb.readHits            0                       # DTB read hits (Count)
testsys.cpu_cluster.cpus2.mmu.itb.readMisses            0                       # DTB read misses (Count)
testsys.cpu_cluster.cpus2.mmu.itb.writeHits            0                       # DTB write hits (Count)
testsys.cpu_cluster.cpus2.mmu.itb.writeMisses            0                       # DTB write misses (Count)
testsys.cpu_cluster.cpus2.mmu.itb.inserts           77                       # Number of times an entry is inserted into the TLB (Count)
testsys.cpu_cluster.cpus2.mmu.itb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
testsys.cpu_cluster.cpus2.mmu.itb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
testsys.cpu_cluster.cpus2.mmu.itb.flushTlbMvaAsid          118                       # Number of times TLB was flushed by MVA & ASID (Count)
testsys.cpu_cluster.cpus2.mmu.itb.flushTlbAsid            9                       # Number of times TLB was flushed by ASID (Count)
testsys.cpu_cluster.cpus2.mmu.itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
testsys.cpu_cluster.cpus2.mmu.itb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
testsys.cpu_cluster.cpus2.mmu.itb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
testsys.cpu_cluster.cpus2.mmu.itb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
testsys.cpu_cluster.cpus2.mmu.itb.permsFaults            0                       # Number of TLB faults due to permissions restrictions (Count)
testsys.cpu_cluster.cpus2.mmu.itb.readAccesses            0                       # DTB read accesses (Count)
testsys.cpu_cluster.cpus2.mmu.itb.writeAccesses            0                       # DTB write accesses (Count)
testsys.cpu_cluster.cpus2.mmu.itb.instAccesses      1976520                       # ITB inst accesses (Count)
testsys.cpu_cluster.cpus2.mmu.itb.hits        1976443                       # Total TLB (inst and data) hits (Count)
testsys.cpu_cluster.cpus2.mmu.itb.misses           77                       # Total TLB (inst and data) misses (Count)
testsys.cpu_cluster.cpus2.mmu.itb.accesses      1976520                       # Total TLB (inst and data) accesses (Count)
testsys.cpu_cluster.cpus2.mmu.itb_walker.walks           77                       # Table walker walks requested (Count)
testsys.cpu_cluster.cpus2.mmu.itb_walker.walksLongDescriptor           77                       # Table walker walks initiated with long descriptors (Count)
testsys.cpu_cluster.cpus2.mmu.itb_walker.walksLongTerminatedAtLevel::Level2            1                       # Level at which table walker walks with long descriptors terminate (Count)
testsys.cpu_cluster.cpus2.mmu.itb_walker.walksLongTerminatedAtLevel::Level3           76                       # Level at which table walker walks with long descriptors terminate (Count)
testsys.cpu_cluster.cpus2.mmu.itb_walker.walkWaitTime::samples           77                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.itb_walker.walkWaitTime::0           77    100.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.itb_walker.walkWaitTime::total           77                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.itb_walker.walkServiceTime::samples           77                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.itb_walker.walkServiceTime::mean 38691.558442                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.itb_walker.walkServiceTime::gmean 16679.838825                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.itb_walker.walkServiceTime::stdev 43398.264580                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.itb_walker.walkServiceTime::0-16383           48     62.34%     62.34% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.itb_walker.walkServiceTime::49152-65535            2      2.60%     64.94% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.itb_walker.walkServiceTime::65536-81919            3      3.90%     68.83% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.itb_walker.walkServiceTime::81920-98303           17     22.08%     90.91% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.itb_walker.walkServiceTime::98304-114687            4      5.19%     96.10% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.itb_walker.walkServiceTime::114688-131071            2      2.60%     98.70% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.itb_walker.walkServiceTime::147456-163839            1      1.30%    100.00% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.itb_walker.walkServiceTime::total           77                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.itb_walker.pageSizes::4KiB           76     98.70%     98.70% # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus2.mmu.itb_walker.pageSizes::2MiB            1      1.30%    100.00% # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus2.mmu.itb_walker.pageSizes::total           77                       # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus2.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.itb_walker.requestOrigin_Requested::Inst           77                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.itb_walker.requestOrigin_Requested::total           77                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.itb_walker.requestOrigin_Completed::Inst           77                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.itb_walker.requestOrigin_Completed::total           77                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.itb_walker.requestOrigin::total          154                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 1114203081000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.instHits            0                       # ITB inst hits (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.instMisses            0                       # ITB inst misses (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.readHits            0                       # DTB read hits (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.readMisses            0                       # DTB read misses (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.writeHits            0                       # DTB write hits (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.writeMisses            0                       # DTB write misses (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.permsFaults            0                       # Number of TLB faults due to permissions restrictions (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.readAccesses            0                       # DTB read accesses (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.writeAccesses            0                       # DTB write accesses (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.instAccesses            0                       # ITB inst accesses (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.hits            0                       # Total TLB (inst and data) hits (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.misses            0                       # Total TLB (inst and data) misses (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.accesses            0                       # Total TLB (inst and data) accesses (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb_walker.walks            0                       # Table walker walks requested (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 1114203081000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.instHits            0                       # ITB inst hits (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.instMisses            0                       # ITB inst misses (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.readHits            0                       # DTB read hits (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.readMisses            0                       # DTB read misses (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.writeHits            0                       # DTB write hits (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.writeMisses            0                       # DTB write misses (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.permsFaults            0                       # Number of TLB faults due to permissions restrictions (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.readAccesses            0                       # DTB read accesses (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.writeAccesses            0                       # DTB write accesses (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.instAccesses            0                       # ITB inst accesses (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.hits            0                       # Total TLB (inst and data) hits (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.misses            0                       # Total TLB (inst and data) misses (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.accesses            0                       # Total TLB (inst and data) accesses (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb_walker.walks            0                       # Table walker walks requested (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 1114203081000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus2.power_state.numTransitions         7698                       # Number of power state transitions (Count)
testsys.cpu_cluster.cpus2.power_state.ticksClkGated::samples         3851                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus2.power_state.ticksClkGated::mean 161760747.929109                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus2.power_state.ticksClkGated::stdev 8768547.155748                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus2.power_state.ticksClkGated::underflows            1      0.03%      0.03% # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus2.power_state.ticksClkGated::1000-5e+10         3850     99.97%    100.00% # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus2.power_state.ticksClkGated::min_value          251                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus2.power_state.ticksClkGated::max_value    162653344                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus2.power_state.ticksClkGated::total         3851                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus2.power_state.pwrStateResidencyTicks::ON   1440158725                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus2.power_state.pwrStateResidencyTicks::CLK_GATED 622940640275                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus2.thread_0.numInsts      4063312                       # Number of Instructions committed (Count)
testsys.cpu_cluster.cpus2.thread_0.numOps      4523896                       # Number of Ops committed (Count)
testsys.cpu_cluster.cpus2.thread_0.numMemRefs            0                       # Number of Memory References (Count)
testsys.cpu_cluster.cpus3.numCycles           9072281                       # Number of cpu cycles simulated (Cycle)
testsys.cpu_cluster.cpus3.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
testsys.cpu_cluster.cpus3.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
testsys.cpu_cluster.cpus3.numInsts            4324201                       # Number of instructions committed (Count)
testsys.cpu_cluster.cpus3.numOps              4842322                       # Number of ops (including micro ops) committed (Count)
testsys.cpu_cluster.cpus3.numDiscardedOps       190427                       # Number of ops (including micro ops) which were discarded before commit (Count)
testsys.cpu_cluster.cpus3.numFetchSuspends         3846                       # Number of times Execute suspended instruction fetching (Count)
testsys.cpu_cluster.cpus3.quiesceCycles    2488296537                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
testsys.cpu_cluster.cpus3.cpi                2.098025                       # CPI: cycles per instruction ((Cycle/Count))
testsys.cpu_cluster.cpus3.ipc                0.476639                       # IPC: instructions per cycle ((Count/Cycle))
testsys.cpu_cluster.cpus3.committedInstType_0::No_OpClass          330      0.01%      0.01% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.committedInstType_0::IntAlu      3797634     78.43%     78.43% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.committedInstType_0::IntMult         4880      0.10%     78.53% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.committedInstType_0::IntDiv          307      0.01%     78.54% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.committedInstType_0::FloatAdd            0      0.00%     78.54% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.committedInstType_0::FloatCmp            0      0.00%     78.54% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.committedInstType_0::FloatCvt            0      0.00%     78.54% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.committedInstType_0::FloatMult            0      0.00%     78.54% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.committedInstType_0::FloatMultAcc            0      0.00%     78.54% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.committedInstType_0::FloatDiv            0      0.00%     78.54% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.committedInstType_0::FloatMisc           32      0.00%     78.54% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.committedInstType_0::FloatSqrt            0      0.00%     78.54% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.committedInstType_0::SimdAdd            0      0.00%     78.54% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.committedInstType_0::SimdAddAcc            0      0.00%     78.54% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.committedInstType_0::SimdAlu            0      0.00%     78.54% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.committedInstType_0::SimdCmp            0      0.00%     78.54% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.committedInstType_0::SimdCvt            0      0.00%     78.54% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.committedInstType_0::SimdMisc           26      0.00%     78.54% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.committedInstType_0::SimdMult            0      0.00%     78.54% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.committedInstType_0::SimdMultAcc            0      0.00%     78.54% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.committedInstType_0::SimdShift            0      0.00%     78.54% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.committedInstType_0::SimdShiftAcc            0      0.00%     78.54% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.committedInstType_0::SimdDiv            0      0.00%     78.54% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.committedInstType_0::SimdSqrt            0      0.00%     78.54% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.committedInstType_0::SimdFloatAdd            0      0.00%     78.54% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.committedInstType_0::SimdFloatAlu            0      0.00%     78.54% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.committedInstType_0::SimdFloatCmp            0      0.00%     78.54% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.committedInstType_0::SimdFloatCvt            0      0.00%     78.54% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.committedInstType_0::SimdFloatDiv            0      0.00%     78.54% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.committedInstType_0::SimdFloatMisc            0      0.00%     78.54% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.committedInstType_0::SimdFloatMult            0      0.00%     78.54% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.committedInstType_0::SimdFloatMultAcc            0      0.00%     78.54% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.committedInstType_0::SimdFloatSqrt            0      0.00%     78.54% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.committedInstType_0::SimdReduceAdd            0      0.00%     78.54% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.committedInstType_0::SimdReduceAlu            0      0.00%     78.54% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.committedInstType_0::SimdReduceCmp            0      0.00%     78.54% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.committedInstType_0::SimdFloatReduceAdd            0      0.00%     78.54% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.committedInstType_0::SimdFloatReduceCmp            0      0.00%     78.54% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.committedInstType_0::SimdAes            0      0.00%     78.54% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.committedInstType_0::SimdAesMix            0      0.00%     78.54% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.committedInstType_0::SimdSha1Hash            0      0.00%     78.54% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.committedInstType_0::SimdSha1Hash2            0      0.00%     78.54% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.committedInstType_0::SimdSha256Hash            0      0.00%     78.54% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.committedInstType_0::SimdSha256Hash2            0      0.00%     78.54% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.committedInstType_0::SimdShaSigma2            0      0.00%     78.54% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.committedInstType_0::SimdShaSigma3            0      0.00%     78.54% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.committedInstType_0::SimdPredAlu            0      0.00%     78.54% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.committedInstType_0::MemRead       538064     11.11%     89.65% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.committedInstType_0::MemWrite       501049     10.35%    100.00% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.committedInstType_0::total      4842322                       # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.branchPred.lookups      1086651                       # Number of BP lookups (Count)
testsys.cpu_cluster.cpus3.branchPred.condPredicted       590829                       # Number of conditional branches predicted (Count)
testsys.cpu_cluster.cpus3.branchPred.condIncorrect        45457                       # Number of conditional branches incorrect (Count)
testsys.cpu_cluster.cpus3.branchPred.BTBLookups       463701                       # Number of BTB lookups (Count)
testsys.cpu_cluster.cpus3.branchPred.BTBHits       437969                       # Number of BTB hits (Count)
testsys.cpu_cluster.cpus3.branchPred.BTBHitRatio     0.944507                       # BTB Hit Ratio (Ratio)
testsys.cpu_cluster.cpus3.branchPred.RASUsed       222289                       # Number of times the RAS was used to get a target. (Count)
testsys.cpu_cluster.cpus3.branchPred.RASIncorrect        31235                       # Number of incorrect RAS predictions. (Count)
testsys.cpu_cluster.cpus3.branchPred.indirectLookups         2542                       # Number of indirect predictor lookups. (Count)
testsys.cpu_cluster.cpus3.branchPred.indirectHits          788                       # Number of indirect target hits. (Count)
testsys.cpu_cluster.cpus3.branchPred.indirectMisses         1754                       # Number of indirect misses. (Count)
testsys.cpu_cluster.cpus3.branchPred.indirectMispredicted          641                       # Number of mispredicted indirect branches. (Count)
testsys.cpu_cluster.cpus3.dcache.demandHits::cpu_cluster.cpus3.data       967971                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus3.dcache.demandHits::total       967971                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus3.dcache.overallHits::cpu_cluster.cpus3.data       967986                       # number of overall hits (Count)
testsys.cpu_cluster.cpus3.dcache.overallHits::total       967986                       # number of overall hits (Count)
testsys.cpu_cluster.cpus3.dcache.demandMisses::cpu_cluster.cpus3.data        13791                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus3.dcache.demandMisses::total        13791                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus3.dcache.overallMisses::cpu_cluster.cpus3.data        13952                       # number of overall misses (Count)
testsys.cpu_cluster.cpus3.dcache.overallMisses::total        13952                       # number of overall misses (Count)
testsys.cpu_cluster.cpus3.dcache.demandMissLatency::cpu_cluster.cpus3.data    389434000                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.demandMissLatency::total    389434000                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.overallMissLatency::cpu_cluster.cpus3.data    389434000                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.overallMissLatency::total    389434000                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.demandAccesses::cpu_cluster.cpus3.data       981762                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus3.dcache.demandAccesses::total       981762                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus3.dcache.overallAccesses::cpu_cluster.cpus3.data       981938                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus3.dcache.overallAccesses::total       981938                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus3.dcache.demandMissRate::cpu_cluster.cpus3.data     0.014047                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.demandMissRate::total     0.014047                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.overallMissRate::cpu_cluster.cpus3.data     0.014209                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.overallMissRate::total     0.014209                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.demandAvgMissLatency::cpu_cluster.cpus3.data 28238.271336                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.dcache.demandAvgMissLatency::total 28238.271336                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.dcache.overallAvgMissLatency::cpu_cluster.cpus3.data 27912.413991                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.dcache.overallAvgMissLatency::total 27912.413991                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus3.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus3.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus3.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus3.dcache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus3.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus3.dcache.writebacks::writebacks         7839                       # number of writebacks (Count)
testsys.cpu_cluster.cpus3.dcache.writebacks::total         7839                       # number of writebacks (Count)
testsys.cpu_cluster.cpus3.dcache.demandMshrHits::cpu_cluster.cpus3.data         1848                       # number of demand (read+write) MSHR hits (Count)
testsys.cpu_cluster.cpus3.dcache.demandMshrHits::total         1848                       # number of demand (read+write) MSHR hits (Count)
testsys.cpu_cluster.cpus3.dcache.overallMshrHits::cpu_cluster.cpus3.data         1848                       # number of overall MSHR hits (Count)
testsys.cpu_cluster.cpus3.dcache.overallMshrHits::total         1848                       # number of overall MSHR hits (Count)
testsys.cpu_cluster.cpus3.dcache.demandMshrMisses::cpu_cluster.cpus3.data        11943                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus3.dcache.demandMshrMisses::total        11943                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus3.dcache.overallMshrMisses::cpu_cluster.cpus3.data        12104                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus3.dcache.overallMshrMisses::total        12104                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus3.dcache.overallMshrUncacheable::cpu_cluster.cpus3.data          127                       # number of overall MSHR uncacheable misses (Count)
testsys.cpu_cluster.cpus3.dcache.overallMshrUncacheable::total          127                       # number of overall MSHR uncacheable misses (Count)
testsys.cpu_cluster.cpus3.dcache.demandMshrMissLatency::cpu_cluster.cpus3.data    337045500                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.demandMshrMissLatency::total    337045500                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.overallMshrMissLatency::cpu_cluster.cpus3.data    344846000                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.overallMshrMissLatency::total    344846000                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.overallMshrUncacheableLatency::cpu_cluster.cpus3.data      7936000                       # number of overall MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.overallMshrUncacheableLatency::total      7936000                       # number of overall MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.demandMshrMissRate::cpu_cluster.cpus3.data     0.012165                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.demandMshrMissRate::total     0.012165                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.overallMshrMissRate::cpu_cluster.cpus3.data     0.012327                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.overallMshrMissRate::total     0.012327                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.demandAvgMshrMissLatency::cpu_cluster.cpus3.data 28221.175584                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.dcache.demandAvgMshrMissLatency::total 28221.175584                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.dcache.overallAvgMshrMissLatency::cpu_cluster.cpus3.data 28490.251157                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.dcache.overallAvgMshrMissLatency::total 28490.251157                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.dcache.overallAvgMshrUncacheableLatency::cpu_cluster.cpus3.data 62488.188976                       # average overall mshr uncacheable latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.dcache.overallAvgMshrUncacheableLatency::total 62488.188976                       # average overall mshr uncacheable latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.dcache.replacements        10937                       # number of replacements (Count)
testsys.cpu_cluster.cpus3.dcache.LoadLockedReq.hits::cpu_cluster.cpus3.data           63                       # number of LoadLockedReq hits (Count)
testsys.cpu_cluster.cpus3.dcache.LoadLockedReq.hits::total           63                       # number of LoadLockedReq hits (Count)
testsys.cpu_cluster.cpus3.dcache.LoadLockedReq.misses::cpu_cluster.cpus3.data            2                       # number of LoadLockedReq misses (Count)
testsys.cpu_cluster.cpus3.dcache.LoadLockedReq.misses::total            2                       # number of LoadLockedReq misses (Count)
testsys.cpu_cluster.cpus3.dcache.LoadLockedReq.missLatency::cpu_cluster.cpus3.data         8500                       # number of LoadLockedReq miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.LoadLockedReq.missLatency::total         8500                       # number of LoadLockedReq miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.LoadLockedReq.accesses::cpu_cluster.cpus3.data           65                       # number of LoadLockedReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus3.dcache.LoadLockedReq.accesses::total           65                       # number of LoadLockedReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus3.dcache.LoadLockedReq.missRate::cpu_cluster.cpus3.data     0.030769                       # miss rate for LoadLockedReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.LoadLockedReq.missRate::total     0.030769                       # miss rate for LoadLockedReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.LoadLockedReq.avgMissLatency::cpu_cluster.cpus3.data         4250                       # average LoadLockedReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dcache.LoadLockedReq.avgMissLatency::total         4250                       # average LoadLockedReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dcache.LoadLockedReq.mshrMisses::cpu_cluster.cpus3.data            2                       # number of LoadLockedReq MSHR misses (Count)
testsys.cpu_cluster.cpus3.dcache.LoadLockedReq.mshrMisses::total            2                       # number of LoadLockedReq MSHR misses (Count)
testsys.cpu_cluster.cpus3.dcache.LoadLockedReq.mshrMissLatency::cpu_cluster.cpus3.data         8000                       # number of LoadLockedReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.LoadLockedReq.mshrMissLatency::total         8000                       # number of LoadLockedReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.LoadLockedReq.mshrMissRate::cpu_cluster.cpus3.data     0.030769                       # mshr miss rate for LoadLockedReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.LoadLockedReq.mshrMissRate::total     0.030769                       # mshr miss rate for LoadLockedReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.LoadLockedReq.avgMshrMissLatency::cpu_cluster.cpus3.data         4000                       # average LoadLockedReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dcache.LoadLockedReq.avgMshrMissLatency::total         4000                       # average LoadLockedReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dcache.ReadReq.hits::cpu_cluster.cpus3.data       490621                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus3.dcache.ReadReq.hits::total       490621                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus3.dcache.ReadReq.misses::cpu_cluster.cpus3.data         7219                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus3.dcache.ReadReq.misses::total         7219                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus3.dcache.ReadReq.missLatency::cpu_cluster.cpus3.data    253502250                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.ReadReq.missLatency::total    253502250                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.ReadReq.accesses::cpu_cluster.cpus3.data       497840                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus3.dcache.ReadReq.accesses::total       497840                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus3.dcache.ReadReq.missRate::cpu_cluster.cpus3.data     0.014501                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.ReadReq.missRate::total     0.014501                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.ReadReq.avgMissLatency::cpu_cluster.cpus3.data 35115.978667                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dcache.ReadReq.avgMissLatency::total 35115.978667                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dcache.ReadReq.mshrHits::cpu_cluster.cpus3.data          198                       # number of ReadReq MSHR hits (Count)
testsys.cpu_cluster.cpus3.dcache.ReadReq.mshrHits::total          198                       # number of ReadReq MSHR hits (Count)
testsys.cpu_cluster.cpus3.dcache.ReadReq.mshrMisses::cpu_cluster.cpus3.data         7021                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus3.dcache.ReadReq.mshrMisses::total         7021                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus3.dcache.ReadReq.mshrUncacheable::cpu_cluster.cpus3.data           68                       # number of ReadReq MSHR uncacheable (Count)
testsys.cpu_cluster.cpus3.dcache.ReadReq.mshrUncacheable::total           68                       # number of ReadReq MSHR uncacheable (Count)
testsys.cpu_cluster.cpus3.dcache.ReadReq.mshrMissLatency::cpu_cluster.cpus3.data    246011500                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.ReadReq.mshrMissLatency::total    246011500                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.ReadReq.mshrUncacheableLatency::cpu_cluster.cpus3.data      7936000                       # number of ReadReq MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.ReadReq.mshrUncacheableLatency::total      7936000                       # number of ReadReq MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.ReadReq.mshrMissRate::cpu_cluster.cpus3.data     0.014103                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.ReadReq.mshrMissRate::total     0.014103                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.ReadReq.avgMshrMissLatency::cpu_cluster.cpus3.data 35039.381854                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dcache.ReadReq.avgMshrMissLatency::total 35039.381854                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dcache.ReadReq.avgMshrUncacheableLatency::cpu_cluster.cpus3.data 116705.882353                       # average ReadReq mshr uncacheable latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dcache.ReadReq.avgMshrUncacheableLatency::total 116705.882353                       # average ReadReq mshr uncacheable latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dcache.SoftPFReq.hits::cpu_cluster.cpus3.data           15                       # number of SoftPFReq hits (Count)
testsys.cpu_cluster.cpus3.dcache.SoftPFReq.hits::total           15                       # number of SoftPFReq hits (Count)
testsys.cpu_cluster.cpus3.dcache.SoftPFReq.misses::cpu_cluster.cpus3.data          161                       # number of SoftPFReq misses (Count)
testsys.cpu_cluster.cpus3.dcache.SoftPFReq.misses::total          161                       # number of SoftPFReq misses (Count)
testsys.cpu_cluster.cpus3.dcache.SoftPFReq.accesses::cpu_cluster.cpus3.data          176                       # number of SoftPFReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus3.dcache.SoftPFReq.accesses::total          176                       # number of SoftPFReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus3.dcache.SoftPFReq.missRate::cpu_cluster.cpus3.data     0.914773                       # miss rate for SoftPFReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.SoftPFReq.missRate::total     0.914773                       # miss rate for SoftPFReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.SoftPFReq.mshrMisses::cpu_cluster.cpus3.data          161                       # number of SoftPFReq MSHR misses (Count)
testsys.cpu_cluster.cpus3.dcache.SoftPFReq.mshrMisses::total          161                       # number of SoftPFReq MSHR misses (Count)
testsys.cpu_cluster.cpus3.dcache.SoftPFReq.mshrMissLatency::cpu_cluster.cpus3.data      7800500                       # number of SoftPFReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.SoftPFReq.mshrMissLatency::total      7800500                       # number of SoftPFReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.SoftPFReq.mshrMissRate::cpu_cluster.cpus3.data     0.914773                       # mshr miss rate for SoftPFReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.SoftPFReq.mshrMissRate::total     0.914773                       # mshr miss rate for SoftPFReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.SoftPFReq.avgMshrMissLatency::cpu_cluster.cpus3.data 48450.310559                       # average SoftPFReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dcache.SoftPFReq.avgMshrMissLatency::total 48450.310559                       # average SoftPFReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dcache.StoreCondReq.hits::cpu_cluster.cpus3.data           62                       # number of StoreCondReq hits (Count)
testsys.cpu_cluster.cpus3.dcache.StoreCondReq.hits::total           62                       # number of StoreCondReq hits (Count)
testsys.cpu_cluster.cpus3.dcache.StoreCondReq.accesses::cpu_cluster.cpus3.data           62                       # number of StoreCondReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus3.dcache.StoreCondReq.accesses::total           62                       # number of StoreCondReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus3.dcache.SwapReq.hits::cpu_cluster.cpus3.data        16554                       # number of SwapReq hits (Count)
testsys.cpu_cluster.cpus3.dcache.SwapReq.hits::total        16554                       # number of SwapReq hits (Count)
testsys.cpu_cluster.cpus3.dcache.SwapReq.misses::cpu_cluster.cpus3.data          429                       # number of SwapReq misses (Count)
testsys.cpu_cluster.cpus3.dcache.SwapReq.misses::total          429                       # number of SwapReq misses (Count)
testsys.cpu_cluster.cpus3.dcache.SwapReq.missLatency::cpu_cluster.cpus3.data      5386250                       # number of SwapReq miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.SwapReq.missLatency::total      5386250                       # number of SwapReq miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.SwapReq.accesses::cpu_cluster.cpus3.data        16983                       # number of SwapReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus3.dcache.SwapReq.accesses::total        16983                       # number of SwapReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus3.dcache.SwapReq.missRate::cpu_cluster.cpus3.data     0.025261                       # miss rate for SwapReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.SwapReq.missRate::total     0.025261                       # miss rate for SwapReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.SwapReq.avgMissLatency::cpu_cluster.cpus3.data 12555.361305                       # average SwapReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dcache.SwapReq.avgMissLatency::total 12555.361305                       # average SwapReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dcache.SwapReq.mshrMisses::cpu_cluster.cpus3.data          429                       # number of SwapReq MSHR misses (Count)
testsys.cpu_cluster.cpus3.dcache.SwapReq.mshrMisses::total          429                       # number of SwapReq MSHR misses (Count)
testsys.cpu_cluster.cpus3.dcache.SwapReq.mshrMissLatency::cpu_cluster.cpus3.data      5279000                       # number of SwapReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.SwapReq.mshrMissLatency::total      5279000                       # number of SwapReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.SwapReq.mshrMissRate::cpu_cluster.cpus3.data     0.025261                       # mshr miss rate for SwapReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.SwapReq.mshrMissRate::total     0.025261                       # mshr miss rate for SwapReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.SwapReq.avgMshrMissLatency::cpu_cluster.cpus3.data 12305.361305                       # average SwapReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dcache.SwapReq.avgMshrMissLatency::total 12305.361305                       # average SwapReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dcache.WriteLineReq.hits::cpu_cluster.cpus3.data           14                       # number of WriteLineReq hits (Count)
testsys.cpu_cluster.cpus3.dcache.WriteLineReq.hits::total           14                       # number of WriteLineReq hits (Count)
testsys.cpu_cluster.cpus3.dcache.WriteLineReq.misses::cpu_cluster.cpus3.data         2368                       # number of WriteLineReq misses (Count)
testsys.cpu_cluster.cpus3.dcache.WriteLineReq.misses::total         2368                       # number of WriteLineReq misses (Count)
testsys.cpu_cluster.cpus3.dcache.WriteLineReq.missLatency::cpu_cluster.cpus3.data     33560500                       # number of WriteLineReq miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.WriteLineReq.missLatency::total     33560500                       # number of WriteLineReq miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.WriteLineReq.accesses::cpu_cluster.cpus3.data         2382                       # number of WriteLineReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus3.dcache.WriteLineReq.accesses::total         2382                       # number of WriteLineReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus3.dcache.WriteLineReq.missRate::cpu_cluster.cpus3.data     0.994123                       # miss rate for WriteLineReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.WriteLineReq.missRate::total     0.994123                       # miss rate for WriteLineReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.WriteLineReq.avgMissLatency::cpu_cluster.cpus3.data 14172.508446                       # average WriteLineReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dcache.WriteLineReq.avgMissLatency::total 14172.508446                       # average WriteLineReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dcache.WriteLineReq.mshrMisses::cpu_cluster.cpus3.data         2368                       # number of WriteLineReq MSHR misses (Count)
testsys.cpu_cluster.cpus3.dcache.WriteLineReq.mshrMisses::total         2368                       # number of WriteLineReq MSHR misses (Count)
testsys.cpu_cluster.cpus3.dcache.WriteLineReq.mshrMissLatency::cpu_cluster.cpus3.data     32968500                       # number of WriteLineReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.WriteLineReq.mshrMissLatency::total     32968500                       # number of WriteLineReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.WriteLineReq.mshrMissRate::cpu_cluster.cpus3.data     0.994123                       # mshr miss rate for WriteLineReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.WriteLineReq.mshrMissRate::total     0.994123                       # mshr miss rate for WriteLineReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.WriteLineReq.avgMshrMissLatency::cpu_cluster.cpus3.data 13922.508446                       # average WriteLineReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dcache.WriteLineReq.avgMshrMissLatency::total 13922.508446                       # average WriteLineReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dcache.WriteReq.hits::cpu_cluster.cpus3.data       477336                       # number of WriteReq hits (Count)
testsys.cpu_cluster.cpus3.dcache.WriteReq.hits::total       477336                       # number of WriteReq hits (Count)
testsys.cpu_cluster.cpus3.dcache.WriteReq.misses::cpu_cluster.cpus3.data         4204                       # number of WriteReq misses (Count)
testsys.cpu_cluster.cpus3.dcache.WriteReq.misses::total         4204                       # number of WriteReq misses (Count)
testsys.cpu_cluster.cpus3.dcache.WriteReq.missLatency::cpu_cluster.cpus3.data    102371250                       # number of WriteReq miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.WriteReq.missLatency::total    102371250                       # number of WriteReq miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.WriteReq.accesses::cpu_cluster.cpus3.data       481540                       # number of WriteReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus3.dcache.WriteReq.accesses::total       481540                       # number of WriteReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus3.dcache.WriteReq.missRate::cpu_cluster.cpus3.data     0.008730                       # miss rate for WriteReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.WriteReq.missRate::total     0.008730                       # miss rate for WriteReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.WriteReq.avgMissLatency::cpu_cluster.cpus3.data 24350.915794                       # average WriteReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dcache.WriteReq.avgMissLatency::total 24350.915794                       # average WriteReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dcache.WriteReq.mshrHits::cpu_cluster.cpus3.data         1650                       # number of WriteReq MSHR hits (Count)
testsys.cpu_cluster.cpus3.dcache.WriteReq.mshrHits::total         1650                       # number of WriteReq MSHR hits (Count)
testsys.cpu_cluster.cpus3.dcache.WriteReq.mshrMisses::cpu_cluster.cpus3.data         2554                       # number of WriteReq MSHR misses (Count)
testsys.cpu_cluster.cpus3.dcache.WriteReq.mshrMisses::total         2554                       # number of WriteReq MSHR misses (Count)
testsys.cpu_cluster.cpus3.dcache.WriteReq.mshrUncacheable::cpu_cluster.cpus3.data           59                       # number of WriteReq MSHR uncacheable (Count)
testsys.cpu_cluster.cpus3.dcache.WriteReq.mshrUncacheable::total           59                       # number of WriteReq MSHR uncacheable (Count)
testsys.cpu_cluster.cpus3.dcache.WriteReq.mshrMissLatency::cpu_cluster.cpus3.data     58065500                       # number of WriteReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.WriteReq.mshrMissLatency::total     58065500                       # number of WriteReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.WriteReq.mshrMissRate::cpu_cluster.cpus3.data     0.005304                       # mshr miss rate for WriteReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.WriteReq.mshrMissRate::total     0.005304                       # mshr miss rate for WriteReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.WriteReq.avgMshrMissLatency::cpu_cluster.cpus3.data 22735.121378                       # average WriteReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dcache.WriteReq.avgMshrMissLatency::total 22735.121378                       # average WriteReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 1114203081000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus3.dcache.tags.tagsInUse   467.959351                       # Average ticks per tags in use ((Tick/Count))
testsys.cpu_cluster.cpus3.dcache.tags.totalRefs      1005347                       # Total number of references to valid blocks. (Count)
testsys.cpu_cluster.cpus3.dcache.tags.sampledRefs        12534                       # Sample count of references to valid blocks. (Count)
testsys.cpu_cluster.cpus3.dcache.tags.avgRefs    80.209590                       # Average number of references to valid blocks. ((Count/Count))
testsys.cpu_cluster.cpus3.dcache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
testsys.cpu_cluster.cpus3.dcache.tags.occupancies::cpu_cluster.cpus3.data   467.959351                       # Average occupied blocks per tick, per requestor ((Count/Tick))
testsys.cpu_cluster.cpus3.dcache.tags.avgOccs::cpu_cluster.cpus3.data     0.913983                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus3.dcache.tags.avgOccs::total     0.913983                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus3.dcache.tags.occupanciesTaskId::1024          356                       # Occupied blocks per task id (Count)
testsys.cpu_cluster.cpus3.dcache.tags.ageTaskId_1024::2          351                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.cpus3.dcache.tags.ageTaskId_1024::3            4                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.cpus3.dcache.tags.ageTaskId_1024::4            1                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.cpus3.dcache.tags.ratioOccsTaskId::1024     0.695312                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
testsys.cpu_cluster.cpus3.dcache.tags.tagAccesses      2010241                       # Number of tag accesses (Count)
testsys.cpu_cluster.cpus3.dcache.tags.dataAccesses      2010241                       # Number of data accesses (Count)
testsys.cpu_cluster.cpus3.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1114203081000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus3.dtb_walker_cache.demandHits::cpu_cluster.cpus3.mmu.dtb_walker         5425                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.demandHits::total         5425                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.overallHits::cpu_cluster.cpus3.mmu.dtb_walker         5425                       # number of overall hits (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.overallHits::total         5425                       # number of overall hits (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.demandMisses::cpu_cluster.cpus3.mmu.dtb_walker         2572                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.demandMisses::total         2572                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.overallMisses::cpu_cluster.cpus3.mmu.dtb_walker         2572                       # number of overall misses (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.overallMisses::total         2572                       # number of overall misses (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.demandMissLatency::cpu_cluster.cpus3.mmu.dtb_walker     95055428                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus3.dtb_walker_cache.demandMissLatency::total     95055428                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus3.dtb_walker_cache.overallMissLatency::cpu_cluster.cpus3.mmu.dtb_walker     95055428                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus3.dtb_walker_cache.overallMissLatency::total     95055428                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus3.dtb_walker_cache.demandAccesses::cpu_cluster.cpus3.mmu.dtb_walker         7997                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.demandAccesses::total         7997                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.overallAccesses::cpu_cluster.cpus3.mmu.dtb_walker         7997                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.overallAccesses::total         7997                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.demandMissRate::cpu_cluster.cpus3.mmu.dtb_walker     0.321621                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus3.dtb_walker_cache.demandMissRate::total     0.321621                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus3.dtb_walker_cache.overallMissRate::cpu_cluster.cpus3.mmu.dtb_walker     0.321621                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus3.dtb_walker_cache.overallMissRate::total     0.321621                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus3.dtb_walker_cache.demandAvgMissLatency::cpu_cluster.cpus3.mmu.dtb_walker 36957.786936                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.dtb_walker_cache.demandAvgMissLatency::total 36957.786936                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.dtb_walker_cache.overallAvgMissLatency::cpu_cluster.cpus3.mmu.dtb_walker 36957.786936                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.dtb_walker_cache.overallAvgMissLatency::total 36957.786936                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus3.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus3.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus3.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus3.dtb_walker_cache.writebacks::writebacks         2558                       # number of writebacks (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.writebacks::total         2558                       # number of writebacks (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.demandMshrMisses::cpu_cluster.cpus3.mmu.dtb_walker         2572                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.demandMshrMisses::total         2572                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.overallMshrMisses::cpu_cluster.cpus3.mmu.dtb_walker         2572                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.overallMshrMisses::total         2572                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.demandMshrMissLatency::cpu_cluster.cpus3.mmu.dtb_walker     92483428                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.dtb_walker_cache.demandMshrMissLatency::total     92483428                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.dtb_walker_cache.overallMshrMissLatency::cpu_cluster.cpus3.mmu.dtb_walker     92483428                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.dtb_walker_cache.overallMshrMissLatency::total     92483428                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.dtb_walker_cache.demandMshrMissRate::cpu_cluster.cpus3.mmu.dtb_walker     0.321621                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus3.dtb_walker_cache.demandMshrMissRate::total     0.321621                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus3.dtb_walker_cache.overallMshrMissRate::cpu_cluster.cpus3.mmu.dtb_walker     0.321621                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus3.dtb_walker_cache.overallMshrMissRate::total     0.321621                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus3.dtb_walker_cache.demandAvgMshrMissLatency::cpu_cluster.cpus3.mmu.dtb_walker 35957.786936                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.dtb_walker_cache.demandAvgMshrMissLatency::total 35957.786936                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.dtb_walker_cache.overallAvgMshrMissLatency::cpu_cluster.cpus3.mmu.dtb_walker 35957.786936                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.dtb_walker_cache.overallAvgMshrMissLatency::total 35957.786936                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.dtb_walker_cache.replacements         2558                       # number of replacements (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.ReadReq.hits::cpu_cluster.cpus3.mmu.dtb_walker         5425                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.ReadReq.hits::total         5425                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.ReadReq.misses::cpu_cluster.cpus3.mmu.dtb_walker         2572                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.ReadReq.misses::total         2572                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.ReadReq.missLatency::cpu_cluster.cpus3.mmu.dtb_walker     95055428                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus3.dtb_walker_cache.ReadReq.missLatency::total     95055428                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus3.dtb_walker_cache.ReadReq.accesses::cpu_cluster.cpus3.mmu.dtb_walker         7997                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.ReadReq.accesses::total         7997                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.ReadReq.missRate::cpu_cluster.cpus3.mmu.dtb_walker     0.321621                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dtb_walker_cache.ReadReq.missRate::total     0.321621                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dtb_walker_cache.ReadReq.avgMissLatency::cpu_cluster.cpus3.mmu.dtb_walker 36957.786936                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dtb_walker_cache.ReadReq.avgMissLatency::total 36957.786936                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dtb_walker_cache.ReadReq.mshrMisses::cpu_cluster.cpus3.mmu.dtb_walker         2572                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.ReadReq.mshrMisses::total         2572                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.ReadReq.mshrMissLatency::cpu_cluster.cpus3.mmu.dtb_walker     92483428                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.dtb_walker_cache.ReadReq.mshrMissLatency::total     92483428                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.dtb_walker_cache.ReadReq.mshrMissRate::cpu_cluster.cpus3.mmu.dtb_walker     0.321621                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dtb_walker_cache.ReadReq.mshrMissRate::total     0.321621                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dtb_walker_cache.ReadReq.avgMshrMissLatency::cpu_cluster.cpus3.mmu.dtb_walker 35957.786936                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dtb_walker_cache.ReadReq.avgMshrMissLatency::total 35957.786936                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1114203081000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus3.dtb_walker_cache.tags.tagsInUse    15.999988                       # Average ticks per tags in use ((Tick/Count))
testsys.cpu_cluster.cpus3.dtb_walker_cache.tags.totalRefs         8049                       # Total number of references to valid blocks. (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.tags.sampledRefs         2588                       # Sample count of references to valid blocks. (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.tags.avgRefs     3.110124                       # Average number of references to valid blocks. ((Count/Count))
testsys.cpu_cluster.cpus3.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
testsys.cpu_cluster.cpus3.dtb_walker_cache.tags.occupancies::cpu_cluster.cpus3.mmu.dtb_walker    15.999988                       # Average occupied blocks per tick, per requestor ((Count/Tick))
testsys.cpu_cluster.cpus3.dtb_walker_cache.tags.avgOccs::cpu_cluster.cpus3.mmu.dtb_walker     0.999999                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus3.dtb_walker_cache.tags.avgOccs::total     0.999999                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus3.dtb_walker_cache.tags.occupanciesTaskId::1023           16                       # Occupied blocks per task id (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.tags.ageTaskId_1023::2           16                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.tags.ratioOccsTaskId::1023            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
testsys.cpu_cluster.cpus3.dtb_walker_cache.tags.tagAccesses        66548                       # Number of tag accesses (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.tags.dataAccesses        66548                       # Number of data accesses (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1114203081000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus3.fetch2.intInstructions      3354561                       # Number of integer instructions successfully decoded (Count)
testsys.cpu_cluster.cpus3.fetch2.fpInstructions            0                       # Number of floating point instructions successfully decoded (Count)
testsys.cpu_cluster.cpus3.fetch2.vecInstructions           82                       # Number of SIMD instructions successfully decoded (Count)
testsys.cpu_cluster.cpus3.fetch2.loadInstructions       497193                       # Number of memory load instructions successfully decoded (Count)
testsys.cpu_cluster.cpus3.fetch2.storeInstructions       156117                       # Number of memory store instructions successfully decoded (Count)
testsys.cpu_cluster.cpus3.fetch2.amoInstructions        17626                       # Number of memory atomic instructions successfully decoded (Count)
testsys.cpu_cluster.cpus3.icache.demandHits::cpu_cluster.cpus3.inst      2059771                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus3.icache.demandHits::total      2059771                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus3.icache.overallHits::cpu_cluster.cpus3.inst      2059771                       # number of overall hits (Count)
testsys.cpu_cluster.cpus3.icache.overallHits::total      2059771                       # number of overall hits (Count)
testsys.cpu_cluster.cpus3.icache.demandMisses::cpu_cluster.cpus3.inst        17875                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus3.icache.demandMisses::total        17875                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus3.icache.overallMisses::cpu_cluster.cpus3.inst        17875                       # number of overall misses (Count)
testsys.cpu_cluster.cpus3.icache.overallMisses::total        17875                       # number of overall misses (Count)
testsys.cpu_cluster.cpus3.icache.demandMissLatency::cpu_cluster.cpus3.inst    630111000                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus3.icache.demandMissLatency::total    630111000                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus3.icache.overallMissLatency::cpu_cluster.cpus3.inst    630111000                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus3.icache.overallMissLatency::total    630111000                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus3.icache.demandAccesses::cpu_cluster.cpus3.inst      2077646                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus3.icache.demandAccesses::total      2077646                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus3.icache.overallAccesses::cpu_cluster.cpus3.inst      2077646                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus3.icache.overallAccesses::total      2077646                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus3.icache.demandMissRate::cpu_cluster.cpus3.inst     0.008603                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus3.icache.demandMissRate::total     0.008603                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus3.icache.overallMissRate::cpu_cluster.cpus3.inst     0.008603                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus3.icache.overallMissRate::total     0.008603                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus3.icache.demandAvgMissLatency::cpu_cluster.cpus3.inst 35250.965035                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.icache.demandAvgMissLatency::total 35250.965035                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.icache.overallAvgMissLatency::cpu_cluster.cpus3.inst 35250.965035                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.icache.overallAvgMissLatency::total 35250.965035                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus3.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus3.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus3.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus3.icache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus3.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus3.icache.writebacks::writebacks        17875                       # number of writebacks (Count)
testsys.cpu_cluster.cpus3.icache.writebacks::total        17875                       # number of writebacks (Count)
testsys.cpu_cluster.cpus3.icache.demandMshrMisses::cpu_cluster.cpus3.inst        17875                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus3.icache.demandMshrMisses::total        17875                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus3.icache.overallMshrMisses::cpu_cluster.cpus3.inst        17875                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus3.icache.overallMshrMisses::total        17875                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus3.icache.demandMshrMissLatency::cpu_cluster.cpus3.inst    625642250                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.icache.demandMshrMissLatency::total    625642250                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.icache.overallMshrMissLatency::cpu_cluster.cpus3.inst    625642250                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.icache.overallMshrMissLatency::total    625642250                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.icache.demandMshrMissRate::cpu_cluster.cpus3.inst     0.008603                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus3.icache.demandMshrMissRate::total     0.008603                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus3.icache.overallMshrMissRate::cpu_cluster.cpus3.inst     0.008603                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus3.icache.overallMshrMissRate::total     0.008603                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus3.icache.demandAvgMshrMissLatency::cpu_cluster.cpus3.inst 35000.965035                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.icache.demandAvgMshrMissLatency::total 35000.965035                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.icache.overallAvgMshrMissLatency::cpu_cluster.cpus3.inst 35000.965035                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.icache.overallAvgMshrMissLatency::total 35000.965035                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.icache.replacements        17875                       # number of replacements (Count)
testsys.cpu_cluster.cpus3.icache.ReadReq.hits::cpu_cluster.cpus3.inst      2059771                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus3.icache.ReadReq.hits::total      2059771                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus3.icache.ReadReq.misses::cpu_cluster.cpus3.inst        17875                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus3.icache.ReadReq.misses::total        17875                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus3.icache.ReadReq.missLatency::cpu_cluster.cpus3.inst    630111000                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus3.icache.ReadReq.missLatency::total    630111000                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus3.icache.ReadReq.accesses::cpu_cluster.cpus3.inst      2077646                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus3.icache.ReadReq.accesses::total      2077646                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus3.icache.ReadReq.missRate::cpu_cluster.cpus3.inst     0.008603                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus3.icache.ReadReq.missRate::total     0.008603                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus3.icache.ReadReq.avgMissLatency::cpu_cluster.cpus3.inst 35250.965035                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.icache.ReadReq.avgMissLatency::total 35250.965035                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.icache.ReadReq.mshrMisses::cpu_cluster.cpus3.inst        17875                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus3.icache.ReadReq.mshrMisses::total        17875                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus3.icache.ReadReq.mshrMissLatency::cpu_cluster.cpus3.inst    625642250                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.icache.ReadReq.mshrMissLatency::total    625642250                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.icache.ReadReq.mshrMissRate::cpu_cluster.cpus3.inst     0.008603                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus3.icache.ReadReq.mshrMissRate::total     0.008603                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus3.icache.ReadReq.avgMshrMissLatency::cpu_cluster.cpus3.inst 35000.965035                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.icache.ReadReq.avgMshrMissLatency::total 35000.965035                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.icache.power_state.pwrStateResidencyTicks::UNDEFINED 1114203081000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus3.icache.tags.tagsInUse          768                       # Average ticks per tags in use ((Tick/Count))
testsys.cpu_cluster.cpus3.icache.tags.totalRefs      2088676                       # Total number of references to valid blocks. (Count)
testsys.cpu_cluster.cpus3.icache.tags.sampledRefs        18643                       # Sample count of references to valid blocks. (Count)
testsys.cpu_cluster.cpus3.icache.tags.avgRefs   112.035402                       # Average number of references to valid blocks. ((Count/Count))
testsys.cpu_cluster.cpus3.icache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
testsys.cpu_cluster.cpus3.icache.tags.occupancies::cpu_cluster.cpus3.inst          768                       # Average occupied blocks per tick, per requestor ((Count/Tick))
testsys.cpu_cluster.cpus3.icache.tags.avgOccs::cpu_cluster.cpus3.inst            1                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus3.icache.tags.avgOccs::total            1                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus3.icache.tags.occupanciesTaskId::1024          768                       # Occupied blocks per task id (Count)
testsys.cpu_cluster.cpus3.icache.tags.ageTaskId_1024::2          767                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.cpus3.icache.tags.ageTaskId_1024::4            1                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.cpus3.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
testsys.cpu_cluster.cpus3.icache.tags.tagAccesses      6250813                       # Number of tag accesses (Count)
testsys.cpu_cluster.cpus3.icache.tags.dataAccesses      6250813                       # Number of data accesses (Count)
testsys.cpu_cluster.cpus3.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1114203081000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus3.itb_walker_cache.demandHits::cpu_cluster.cpus3.mmu.itb_walker         2945                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.demandHits::total         2945                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.overallHits::cpu_cluster.cpus3.mmu.itb_walker         2945                       # number of overall hits (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.overallHits::total         2945                       # number of overall hits (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.demandMisses::cpu_cluster.cpus3.mmu.itb_walker          540                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.demandMisses::total          540                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.overallMisses::cpu_cluster.cpus3.mmu.itb_walker          540                       # number of overall misses (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.overallMisses::total          540                       # number of overall misses (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.demandMissLatency::cpu_cluster.cpus3.mmu.itb_walker     25293460                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus3.itb_walker_cache.demandMissLatency::total     25293460                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus3.itb_walker_cache.overallMissLatency::cpu_cluster.cpus3.mmu.itb_walker     25293460                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus3.itb_walker_cache.overallMissLatency::total     25293460                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus3.itb_walker_cache.demandAccesses::cpu_cluster.cpus3.mmu.itb_walker         3485                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.demandAccesses::total         3485                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.overallAccesses::cpu_cluster.cpus3.mmu.itb_walker         3485                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.overallAccesses::total         3485                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.demandMissRate::cpu_cluster.cpus3.mmu.itb_walker     0.154950                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus3.itb_walker_cache.demandMissRate::total     0.154950                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus3.itb_walker_cache.overallMissRate::cpu_cluster.cpus3.mmu.itb_walker     0.154950                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus3.itb_walker_cache.overallMissRate::total     0.154950                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus3.itb_walker_cache.demandAvgMissLatency::cpu_cluster.cpus3.mmu.itb_walker 46839.740741                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.itb_walker_cache.demandAvgMissLatency::total 46839.740741                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.itb_walker_cache.overallAvgMissLatency::cpu_cluster.cpus3.mmu.itb_walker 46839.740741                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.itb_walker_cache.overallAvgMissLatency::total 46839.740741                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus3.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus3.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus3.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus3.itb_walker_cache.writebacks::writebacks          536                       # number of writebacks (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.writebacks::total          536                       # number of writebacks (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.demandMshrMisses::cpu_cluster.cpus3.mmu.itb_walker          540                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.demandMshrMisses::total          540                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.overallMshrMisses::cpu_cluster.cpus3.mmu.itb_walker          540                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.overallMshrMisses::total          540                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.demandMshrMissLatency::cpu_cluster.cpus3.mmu.itb_walker     24753460                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.itb_walker_cache.demandMshrMissLatency::total     24753460                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.itb_walker_cache.overallMshrMissLatency::cpu_cluster.cpus3.mmu.itb_walker     24753460                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.itb_walker_cache.overallMshrMissLatency::total     24753460                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.itb_walker_cache.demandMshrMissRate::cpu_cluster.cpus3.mmu.itb_walker     0.154950                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus3.itb_walker_cache.demandMshrMissRate::total     0.154950                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus3.itb_walker_cache.overallMshrMissRate::cpu_cluster.cpus3.mmu.itb_walker     0.154950                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus3.itb_walker_cache.overallMshrMissRate::total     0.154950                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus3.itb_walker_cache.demandAvgMshrMissLatency::cpu_cluster.cpus3.mmu.itb_walker 45839.740741                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.itb_walker_cache.demandAvgMshrMissLatency::total 45839.740741                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.itb_walker_cache.overallAvgMshrMissLatency::cpu_cluster.cpus3.mmu.itb_walker 45839.740741                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.itb_walker_cache.overallAvgMshrMissLatency::total 45839.740741                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.itb_walker_cache.replacements          536                       # number of replacements (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.ReadReq.hits::cpu_cluster.cpus3.mmu.itb_walker         2945                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.ReadReq.hits::total         2945                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.ReadReq.misses::cpu_cluster.cpus3.mmu.itb_walker          540                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.ReadReq.misses::total          540                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.ReadReq.missLatency::cpu_cluster.cpus3.mmu.itb_walker     25293460                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus3.itb_walker_cache.ReadReq.missLatency::total     25293460                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus3.itb_walker_cache.ReadReq.accesses::cpu_cluster.cpus3.mmu.itb_walker         3485                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.ReadReq.accesses::total         3485                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.ReadReq.missRate::cpu_cluster.cpus3.mmu.itb_walker     0.154950                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus3.itb_walker_cache.ReadReq.missRate::total     0.154950                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus3.itb_walker_cache.ReadReq.avgMissLatency::cpu_cluster.cpus3.mmu.itb_walker 46839.740741                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.itb_walker_cache.ReadReq.avgMissLatency::total 46839.740741                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.itb_walker_cache.ReadReq.mshrMisses::cpu_cluster.cpus3.mmu.itb_walker          540                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.ReadReq.mshrMisses::total          540                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.ReadReq.mshrMissLatency::cpu_cluster.cpus3.mmu.itb_walker     24753460                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.itb_walker_cache.ReadReq.mshrMissLatency::total     24753460                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.itb_walker_cache.ReadReq.mshrMissRate::cpu_cluster.cpus3.mmu.itb_walker     0.154950                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus3.itb_walker_cache.ReadReq.mshrMissRate::total     0.154950                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus3.itb_walker_cache.ReadReq.avgMshrMissLatency::cpu_cluster.cpus3.mmu.itb_walker 45839.740741                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.itb_walker_cache.ReadReq.avgMshrMissLatency::total 45839.740741                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1114203081000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus3.itb_walker_cache.tags.tagsInUse    15.999993                       # Average ticks per tags in use ((Tick/Count))
testsys.cpu_cluster.cpus3.itb_walker_cache.tags.totalRefs         3583                       # Total number of references to valid blocks. (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.tags.sampledRefs          556                       # Sample count of references to valid blocks. (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.tags.avgRefs     6.444245                       # Average number of references to valid blocks. ((Count/Count))
testsys.cpu_cluster.cpus3.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
testsys.cpu_cluster.cpus3.itb_walker_cache.tags.occupancies::cpu_cluster.cpus3.mmu.itb_walker    15.999993                       # Average occupied blocks per tick, per requestor ((Count/Tick))
testsys.cpu_cluster.cpus3.itb_walker_cache.tags.avgOccs::cpu_cluster.cpus3.mmu.itb_walker     1.000000                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus3.itb_walker_cache.tags.avgOccs::total     1.000000                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus3.itb_walker_cache.tags.occupanciesTaskId::1023           16                       # Occupied blocks per task id (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.tags.ageTaskId_1023::2           16                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.tags.ratioOccsTaskId::1023            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
testsys.cpu_cluster.cpus3.itb_walker_cache.tags.tagAccesses        28420                       # Number of tag accesses (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.tags.dataAccesses        28420                       # Number of data accesses (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1114203081000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb.instHits            0                       # ITB inst hits (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.instMisses            0                       # ITB inst misses (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.readHits       558796                       # DTB read hits (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.readMisses         1831                       # DTB read misses (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.writeHits       505737                       # DTB write hits (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.writeMisses          341                       # DTB write misses (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.inserts         1597                       # Number of times an entry is inserted into the TLB (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.flushTlbMvaAsid          118                       # Number of times TLB was flushed by MVA & ASID (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.flushTlbAsid            9                       # Number of times TLB was flushed by ASID (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.flushedEntries          220                       # Number of entries that have been flushed from TLB (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.prefetchFaults           19                       # Number of TLB faults due to prefetch (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.permsFaults          301                       # Number of TLB faults due to permissions restrictions (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.readAccesses       560627                       # DTB read accesses (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.writeAccesses       506078                       # DTB write accesses (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.instAccesses            0                       # ITB inst accesses (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.hits        1064533                       # Total TLB (inst and data) hits (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.misses         2172                       # Total TLB (inst and data) misses (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.accesses      1066705                       # Total TLB (inst and data) accesses (Count)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walks         2153                       # Table walker walks requested (Count)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walksLongDescriptor         2153                       # Table walker walks initiated with long descriptors (Count)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walksLongTerminatedAtLevel::Level2           36                       # Level at which table walker walks with long descriptors terminate (Count)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walksLongTerminatedAtLevel::Level3         1561                       # Level at which table walker walks with long descriptors terminate (Count)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walkWaitTime::samples         2153                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walkWaitTime::0         2153    100.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walkWaitTime::total         2153                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walkServiceTime::samples         1597                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walkServiceTime::mean 56412.022542                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walkServiceTime::gmean 22005.793058                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walkServiceTime::stdev 77801.857325                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walkServiceTime::0-32767         1018     63.74%     63.74% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walkServiceTime::32768-65535           25      1.57%     65.31% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walkServiceTime::65536-98303          273     17.09%     82.40% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walkServiceTime::98304-131071           31      1.94%     84.35% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walkServiceTime::131072-163839           74      4.63%     88.98% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walkServiceTime::163840-196607           56      3.51%     92.49% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walkServiceTime::196608-229375           31      1.94%     94.43% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walkServiceTime::229376-262143           51      3.19%     97.62% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walkServiceTime::262144-294911           12      0.75%     98.37% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walkServiceTime::294912-327679           14      0.88%     99.25% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walkServiceTime::327680-360447            5      0.31%     99.56% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walkServiceTime::360448-393215            1      0.06%     99.62% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walkServiceTime::393216-425983            3      0.19%     99.81% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walkServiceTime::425984-458751            1      0.06%     99.87% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walkServiceTime::458752-491519            1      0.06%     99.94% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walkServiceTime::491520-524287            1      0.06%    100.00% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walkServiceTime::total         1597                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.pageSizes::4KiB         1561     97.75%     97.75% # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.pageSizes::2MiB           36      2.25%    100.00% # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.pageSizes::total         1597                       # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.requestOrigin_Requested::Data         2153                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.requestOrigin_Requested::total         2153                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.requestOrigin_Completed::Data         1597                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.requestOrigin_Completed::total         1597                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.requestOrigin::total         3750                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 1114203081000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus3.mmu.itb.instHits      2077836                       # ITB inst hits (Count)
testsys.cpu_cluster.cpus3.mmu.itb.instMisses          878                       # ITB inst misses (Count)
testsys.cpu_cluster.cpus3.mmu.itb.readHits            0                       # DTB read hits (Count)
testsys.cpu_cluster.cpus3.mmu.itb.readMisses            0                       # DTB read misses (Count)
testsys.cpu_cluster.cpus3.mmu.itb.writeHits            0                       # DTB write hits (Count)
testsys.cpu_cluster.cpus3.mmu.itb.writeMisses            0                       # DTB write misses (Count)
testsys.cpu_cluster.cpus3.mmu.itb.inserts          877                       # Number of times an entry is inserted into the TLB (Count)
testsys.cpu_cluster.cpus3.mmu.itb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
testsys.cpu_cluster.cpus3.mmu.itb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
testsys.cpu_cluster.cpus3.mmu.itb.flushTlbMvaAsid          118                       # Number of times TLB was flushed by MVA & ASID (Count)
testsys.cpu_cluster.cpus3.mmu.itb.flushTlbAsid            9                       # Number of times TLB was flushed by ASID (Count)
testsys.cpu_cluster.cpus3.mmu.itb.flushedEntries          192                       # Number of entries that have been flushed from TLB (Count)
testsys.cpu_cluster.cpus3.mmu.itb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
testsys.cpu_cluster.cpus3.mmu.itb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
testsys.cpu_cluster.cpus3.mmu.itb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
testsys.cpu_cluster.cpus3.mmu.itb.permsFaults          116                       # Number of TLB faults due to permissions restrictions (Count)
testsys.cpu_cluster.cpus3.mmu.itb.readAccesses            0                       # DTB read accesses (Count)
testsys.cpu_cluster.cpus3.mmu.itb.writeAccesses            0                       # DTB write accesses (Count)
testsys.cpu_cluster.cpus3.mmu.itb.instAccesses      2078714                       # ITB inst accesses (Count)
testsys.cpu_cluster.cpus3.mmu.itb.hits        2077836                       # Total TLB (inst and data) hits (Count)
testsys.cpu_cluster.cpus3.mmu.itb.misses          878                       # Total TLB (inst and data) misses (Count)
testsys.cpu_cluster.cpus3.mmu.itb.accesses      2078714                       # Total TLB (inst and data) accesses (Count)
testsys.cpu_cluster.cpus3.mmu.itb_walker.walks          878                       # Table walker walks requested (Count)
testsys.cpu_cluster.cpus3.mmu.itb_walker.walksLongDescriptor          878                       # Table walker walks initiated with long descriptors (Count)
testsys.cpu_cluster.cpus3.mmu.itb_walker.walksLongTerminatedAtLevel::Level2           27                       # Level at which table walker walks with long descriptors terminate (Count)
testsys.cpu_cluster.cpus3.mmu.itb_walker.walksLongTerminatedAtLevel::Level3          850                       # Level at which table walker walks with long descriptors terminate (Count)
testsys.cpu_cluster.cpus3.mmu.itb_walker.walkWaitTime::samples          878                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.itb_walker.walkWaitTime::0          878    100.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.itb_walker.walkWaitTime::total          878                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.itb_walker.walkServiceTime::samples          877                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.itb_walker.walkServiceTime::mean 33014.538198                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.itb_walker.walkServiceTime::gmean 13575.025935                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.itb_walker.walkServiceTime::stdev 50386.008571                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.itb_walker.walkServiceTime::0-32767          609     69.44%     69.44% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.itb_walker.walkServiceTime::32768-65535           99     11.29%     80.73% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.itb_walker.walkServiceTime::65536-98303          128     14.60%     95.32% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.itb_walker.walkServiceTime::98304-131071           10      1.14%     96.47% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.itb_walker.walkServiceTime::131072-163839            6      0.68%     97.15% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.itb_walker.walkServiceTime::163840-196607           10      1.14%     98.29% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.itb_walker.walkServiceTime::196608-229375            6      0.68%     98.97% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.itb_walker.walkServiceTime::229376-262143            1      0.11%     99.09% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.itb_walker.walkServiceTime::262144-294911            3      0.34%     99.43% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.itb_walker.walkServiceTime::294912-327679            2      0.23%     99.66% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.itb_walker.walkServiceTime::327680-360447            2      0.23%     99.89% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.itb_walker.walkServiceTime::491520-524287            1      0.11%    100.00% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.itb_walker.walkServiceTime::total          877                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.itb_walker.pageSizes::4KiB          850     96.92%     96.92% # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus3.mmu.itb_walker.pageSizes::2MiB           27      3.08%    100.00% # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus3.mmu.itb_walker.pageSizes::total          877                       # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus3.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.itb_walker.requestOrigin_Requested::Inst          878                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.itb_walker.requestOrigin_Requested::total          878                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.itb_walker.requestOrigin_Completed::Inst          877                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.itb_walker.requestOrigin_Completed::total          877                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.itb_walker.requestOrigin::total         1755                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 1114203081000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.instHits            0                       # ITB inst hits (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.instMisses            0                       # ITB inst misses (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.readHits            0                       # DTB read hits (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.readMisses            0                       # DTB read misses (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.writeHits            0                       # DTB write hits (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.writeMisses            0                       # DTB write misses (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.permsFaults            0                       # Number of TLB faults due to permissions restrictions (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.readAccesses            0                       # DTB read accesses (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.writeAccesses            0                       # DTB write accesses (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.instAccesses            0                       # ITB inst accesses (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.hits            0                       # Total TLB (inst and data) hits (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.misses            0                       # Total TLB (inst and data) misses (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.accesses            0                       # Total TLB (inst and data) accesses (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb_walker.walks            0                       # Table walker walks requested (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 1114203081000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.instHits            0                       # ITB inst hits (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.instMisses            0                       # ITB inst misses (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.readHits            0                       # DTB read hits (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.readMisses            0                       # DTB read misses (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.writeHits            0                       # DTB write hits (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.writeMisses            0                       # DTB write misses (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.permsFaults            0                       # Number of TLB faults due to permissions restrictions (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.readAccesses            0                       # DTB read accesses (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.writeAccesses            0                       # DTB write accesses (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.instAccesses            0                       # ITB inst accesses (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.hits            0                       # Total TLB (inst and data) hits (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.misses            0                       # Total TLB (inst and data) misses (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.accesses            0                       # Total TLB (inst and data) accesses (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb_walker.walks            0                       # Table walker walks requested (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 1114203081000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus3.power_state.numTransitions         7692                       # Number of power state transitions (Count)
testsys.cpu_cluster.cpus3.power_state.ticksClkGated::samples         3848                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus3.power_state.ticksClkGated::mean 161672082.929834                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus3.power_state.ticksClkGated::stdev 9170091.718014                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus3.power_state.ticksClkGated::1000-5e+10         3848    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus3.power_state.ticksClkGated::min_value       614096                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus3.power_state.ticksClkGated::max_value    162653376                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus3.power_state.ticksClkGated::total         3848                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus3.power_state.pwrStateResidencyTicks::ON   2266624136                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus3.power_state.pwrStateResidencyTicks::CLK_GATED 622114175114                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus3.thread_0.numInsts      4324201                       # Number of Instructions committed (Count)
testsys.cpu_cluster.cpus3.thread_0.numOps      4842322                       # Number of Ops committed (Count)
testsys.cpu_cluster.cpus3.thread_0.numMemRefs            0                       # Number of Memory References (Count)
testsys.cpu_cluster.l2.demandHits::cpu_cluster.cpus0.mmu.dtb_walker         1974                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.l2.demandHits::cpu_cluster.cpus0.mmu.itb_walker          324                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.l2.demandHits::cpu_cluster.cpus0.inst        15885                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.l2.demandHits::cpu_cluster.cpus0.data         8162                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.l2.demandHits::cpu_cluster.cpus1.mmu.dtb_walker        11509                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.l2.demandHits::cpu_cluster.cpus1.mmu.itb_walker          494                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.l2.demandHits::cpu_cluster.cpus1.inst        97097                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.l2.demandHits::cpu_cluster.cpus1.data      1448905                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.l2.demandHits::cpu_cluster.cpus2.mmu.dtb_walker          233                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.l2.demandHits::cpu_cluster.cpus2.mmu.itb_walker           14                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.l2.demandHits::cpu_cluster.cpus2.inst          874                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.l2.demandHits::cpu_cluster.cpus2.data          288                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.l2.demandHits::cpu_cluster.cpus3.mmu.dtb_walker         1482                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.l2.demandHits::cpu_cluster.cpus3.mmu.itb_walker          232                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.l2.demandHits::cpu_cluster.cpus3.inst         9570                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.l2.demandHits::cpu_cluster.cpus3.data         4821                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.l2.demandHits::total      1601864                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.l2.overallHits::cpu_cluster.cpus0.mmu.dtb_walker         1974                       # number of overall hits (Count)
testsys.cpu_cluster.l2.overallHits::cpu_cluster.cpus0.mmu.itb_walker          324                       # number of overall hits (Count)
testsys.cpu_cluster.l2.overallHits::cpu_cluster.cpus0.inst        15885                       # number of overall hits (Count)
testsys.cpu_cluster.l2.overallHits::cpu_cluster.cpus0.data         8162                       # number of overall hits (Count)
testsys.cpu_cluster.l2.overallHits::cpu_cluster.cpus1.mmu.dtb_walker        11509                       # number of overall hits (Count)
testsys.cpu_cluster.l2.overallHits::cpu_cluster.cpus1.mmu.itb_walker          494                       # number of overall hits (Count)
testsys.cpu_cluster.l2.overallHits::cpu_cluster.cpus1.inst        97097                       # number of overall hits (Count)
testsys.cpu_cluster.l2.overallHits::cpu_cluster.cpus1.data      1448905                       # number of overall hits (Count)
testsys.cpu_cluster.l2.overallHits::cpu_cluster.cpus2.mmu.dtb_walker          233                       # number of overall hits (Count)
testsys.cpu_cluster.l2.overallHits::cpu_cluster.cpus2.mmu.itb_walker           14                       # number of overall hits (Count)
testsys.cpu_cluster.l2.overallHits::cpu_cluster.cpus2.inst          874                       # number of overall hits (Count)
testsys.cpu_cluster.l2.overallHits::cpu_cluster.cpus2.data          288                       # number of overall hits (Count)
testsys.cpu_cluster.l2.overallHits::cpu_cluster.cpus3.mmu.dtb_walker         1482                       # number of overall hits (Count)
testsys.cpu_cluster.l2.overallHits::cpu_cluster.cpus3.mmu.itb_walker          232                       # number of overall hits (Count)
testsys.cpu_cluster.l2.overallHits::cpu_cluster.cpus3.inst         9570                       # number of overall hits (Count)
testsys.cpu_cluster.l2.overallHits::cpu_cluster.cpus3.data         4821                       # number of overall hits (Count)
testsys.cpu_cluster.l2.overallHits::total      1601864                       # number of overall hits (Count)
testsys.cpu_cluster.l2.demandMisses::cpu_cluster.cpus0.mmu.dtb_walker         1317                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.l2.demandMisses::cpu_cluster.cpus0.mmu.itb_walker          302                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.l2.demandMisses::cpu_cluster.cpus0.inst        14865                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.l2.demandMisses::cpu_cluster.cpus0.data         4506                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.l2.demandMisses::cpu_cluster.cpus1.mmu.dtb_walker         6284                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.l2.demandMisses::cpu_cluster.cpus1.mmu.itb_walker          430                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.l2.demandMisses::cpu_cluster.cpus1.inst        38983                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.l2.demandMisses::cpu_cluster.cpus1.data        28651                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.l2.demandMisses::cpu_cluster.cpus2.mmu.dtb_walker          178                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.l2.demandMisses::cpu_cluster.cpus2.mmu.itb_walker           29                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.l2.demandMisses::cpu_cluster.cpus2.inst         2390                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.l2.demandMisses::cpu_cluster.cpus2.data          653                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.l2.demandMisses::cpu_cluster.cpus3.mmu.dtb_walker         1051                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.l2.demandMisses::cpu_cluster.cpus3.mmu.itb_walker          306                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.l2.demandMisses::cpu_cluster.cpus3.inst         8305                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.l2.demandMisses::cpu_cluster.cpus3.data         3852                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.l2.demandMisses::total       112102                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.l2.overallMisses::cpu_cluster.cpus0.mmu.dtb_walker         1317                       # number of overall misses (Count)
testsys.cpu_cluster.l2.overallMisses::cpu_cluster.cpus0.mmu.itb_walker          302                       # number of overall misses (Count)
testsys.cpu_cluster.l2.overallMisses::cpu_cluster.cpus0.inst        14865                       # number of overall misses (Count)
testsys.cpu_cluster.l2.overallMisses::cpu_cluster.cpus0.data         4506                       # number of overall misses (Count)
testsys.cpu_cluster.l2.overallMisses::cpu_cluster.cpus1.mmu.dtb_walker         6284                       # number of overall misses (Count)
testsys.cpu_cluster.l2.overallMisses::cpu_cluster.cpus1.mmu.itb_walker          430                       # number of overall misses (Count)
testsys.cpu_cluster.l2.overallMisses::cpu_cluster.cpus1.inst        38983                       # number of overall misses (Count)
testsys.cpu_cluster.l2.overallMisses::cpu_cluster.cpus1.data        28651                       # number of overall misses (Count)
testsys.cpu_cluster.l2.overallMisses::cpu_cluster.cpus2.mmu.dtb_walker          178                       # number of overall misses (Count)
testsys.cpu_cluster.l2.overallMisses::cpu_cluster.cpus2.mmu.itb_walker           29                       # number of overall misses (Count)
testsys.cpu_cluster.l2.overallMisses::cpu_cluster.cpus2.inst         2390                       # number of overall misses (Count)
testsys.cpu_cluster.l2.overallMisses::cpu_cluster.cpus2.data          653                       # number of overall misses (Count)
testsys.cpu_cluster.l2.overallMisses::cpu_cluster.cpus3.mmu.dtb_walker         1051                       # number of overall misses (Count)
testsys.cpu_cluster.l2.overallMisses::cpu_cluster.cpus3.mmu.itb_walker          306                       # number of overall misses (Count)
testsys.cpu_cluster.l2.overallMisses::cpu_cluster.cpus3.inst         8305                       # number of overall misses (Count)
testsys.cpu_cluster.l2.overallMisses::cpu_cluster.cpus3.data         3852                       # number of overall misses (Count)
testsys.cpu_cluster.l2.overallMisses::total       112102                       # number of overall misses (Count)
testsys.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus0.mmu.dtb_walker    103312750                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus0.mmu.itb_walker     23765750                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus0.inst   1013646750                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus0.data    334346500                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus1.mmu.dtb_walker    475953250                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus1.mmu.itb_walker     32171750                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus1.inst   2526803000                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus1.data   2042841500                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus2.mmu.dtb_walker     15186250                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus2.mmu.itb_walker      2495000                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus2.inst    183647500                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus2.data     55784250                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus3.mmu.dtb_walker     83439750                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus3.mmu.itb_walker     23152500                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus3.inst    585393500                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus3.data    289667500                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.l2.demandMissLatency::total   7791607500                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus0.mmu.dtb_walker    103312750                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus0.mmu.itb_walker     23765750                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus0.inst   1013646750                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus0.data    334346500                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus1.mmu.dtb_walker    475953250                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus1.mmu.itb_walker     32171750                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus1.inst   2526803000                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus1.data   2042841500                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus2.mmu.dtb_walker     15186250                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus2.mmu.itb_walker      2495000                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus2.inst    183647500                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus2.data     55784250                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus3.mmu.dtb_walker     83439750                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus3.mmu.itb_walker     23152500                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus3.inst    585393500                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus3.data    289667500                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.l2.overallMissLatency::total   7791607500                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus0.mmu.dtb_walker         3291                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus0.mmu.itb_walker          626                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus0.inst        30750                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus0.data        12668                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus1.mmu.dtb_walker        17793                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus1.mmu.itb_walker          924                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus1.inst       136080                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus1.data      1477556                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus2.mmu.dtb_walker          411                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus2.mmu.itb_walker           43                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus2.inst         3264                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus2.data          941                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus3.mmu.dtb_walker         2533                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus3.mmu.itb_walker          538                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus3.inst        17875                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus3.data         8673                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.l2.demandAccesses::total      1713966                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus0.mmu.dtb_walker         3291                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus0.mmu.itb_walker          626                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus0.inst        30750                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus0.data        12668                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus1.mmu.dtb_walker        17793                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus1.mmu.itb_walker          924                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus1.inst       136080                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus1.data      1477556                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus2.mmu.dtb_walker          411                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus2.mmu.itb_walker           43                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus2.inst         3264                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus2.data          941                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus3.mmu.dtb_walker         2533                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus3.mmu.itb_walker          538                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus3.inst        17875                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus3.data         8673                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.l2.overallAccesses::total      1713966                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus0.mmu.dtb_walker     0.400182                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus0.mmu.itb_walker     0.482428                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus0.inst     0.483415                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus0.data     0.355699                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus1.mmu.dtb_walker     0.353173                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus1.mmu.itb_walker     0.465368                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus1.inst     0.286471                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus1.data     0.019391                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus2.mmu.dtb_walker     0.433090                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus2.mmu.itb_walker     0.674419                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus2.inst     0.732230                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus2.data     0.693943                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus3.mmu.dtb_walker     0.414923                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus3.mmu.itb_walker     0.568773                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus3.inst     0.464615                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus3.data     0.444137                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMissRate::total     0.065405                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus0.mmu.dtb_walker     0.400182                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus0.mmu.itb_walker     0.482428                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus0.inst     0.483415                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus0.data     0.355699                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus1.mmu.dtb_walker     0.353173                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus1.mmu.itb_walker     0.465368                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus1.inst     0.286471                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus1.data     0.019391                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus2.mmu.dtb_walker     0.433090                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus2.mmu.itb_walker     0.674419                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus2.inst     0.732230                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus2.data     0.693943                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus3.mmu.dtb_walker     0.414923                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus3.mmu.itb_walker     0.568773                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus3.inst     0.464615                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus3.data     0.444137                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMissRate::total     0.065405                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus0.mmu.dtb_walker 78445.520121                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus0.mmu.itb_walker 78694.536424                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus0.inst 68190.161453                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus0.data 74200.288504                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus1.mmu.dtb_walker 75740.491725                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus1.mmu.itb_walker 74818.023256                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus1.inst 64818.074545                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus1.data 71300.879550                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus2.mmu.dtb_walker 85316.011236                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus2.mmu.itb_walker 86034.482759                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus2.inst 76839.958159                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus2.data 85427.641654                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus3.mmu.dtb_walker 79390.818268                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus3.mmu.itb_walker 75661.764706                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus3.inst 70486.875376                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus3.data 75199.247144                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMissLatency::total 69504.625252                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus0.mmu.dtb_walker 78445.520121                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus0.mmu.itb_walker 78694.536424                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus0.inst 68190.161453                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus0.data 74200.288504                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus1.mmu.dtb_walker 75740.491725                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus1.mmu.itb_walker 74818.023256                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus1.inst 64818.074545                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus1.data 71300.879550                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus2.mmu.dtb_walker 85316.011236                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus2.mmu.itb_walker 86034.482759                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus2.inst 76839.958159                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus2.data 85427.641654                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus3.mmu.dtb_walker 79390.818268                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus3.mmu.itb_walker 75661.764706                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus3.inst 70486.875376                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus3.data 75199.247144                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMissLatency::total 69504.625252                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.l2.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.l2.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
testsys.cpu_cluster.l2.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
testsys.cpu_cluster.l2.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.l2.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.l2.writebacks::writebacks        16077                       # number of writebacks (Count)
testsys.cpu_cluster.l2.writebacks::total        16077                       # number of writebacks (Count)
testsys.cpu_cluster.l2.demandMshrHits::cpu_cluster.cpus0.mmu.dtb_walker            4                       # number of demand (read+write) MSHR hits (Count)
testsys.cpu_cluster.l2.demandMshrHits::cpu_cluster.cpus0.inst           28                       # number of demand (read+write) MSHR hits (Count)
testsys.cpu_cluster.l2.demandMshrHits::cpu_cluster.cpus0.data            1                       # number of demand (read+write) MSHR hits (Count)
testsys.cpu_cluster.l2.demandMshrHits::cpu_cluster.cpus1.mmu.dtb_walker            5                       # number of demand (read+write) MSHR hits (Count)
testsys.cpu_cluster.l2.demandMshrHits::cpu_cluster.cpus1.mmu.itb_walker            2                       # number of demand (read+write) MSHR hits (Count)
testsys.cpu_cluster.l2.demandMshrHits::cpu_cluster.cpus1.inst           30                       # number of demand (read+write) MSHR hits (Count)
testsys.cpu_cluster.l2.demandMshrHits::cpu_cluster.cpus1.data           15                       # number of demand (read+write) MSHR hits (Count)
testsys.cpu_cluster.l2.demandMshrHits::cpu_cluster.cpus2.inst            8                       # number of demand (read+write) MSHR hits (Count)
testsys.cpu_cluster.l2.demandMshrHits::cpu_cluster.cpus3.mmu.dtb_walker            8                       # number of demand (read+write) MSHR hits (Count)
testsys.cpu_cluster.l2.demandMshrHits::cpu_cluster.cpus3.mmu.itb_walker            4                       # number of demand (read+write) MSHR hits (Count)
testsys.cpu_cluster.l2.demandMshrHits::cpu_cluster.cpus3.inst           26                       # number of demand (read+write) MSHR hits (Count)
testsys.cpu_cluster.l2.demandMshrHits::cpu_cluster.cpus3.data           27                       # number of demand (read+write) MSHR hits (Count)
testsys.cpu_cluster.l2.demandMshrHits::total          158                       # number of demand (read+write) MSHR hits (Count)
testsys.cpu_cluster.l2.overallMshrHits::cpu_cluster.cpus0.mmu.dtb_walker            4                       # number of overall MSHR hits (Count)
testsys.cpu_cluster.l2.overallMshrHits::cpu_cluster.cpus0.inst           28                       # number of overall MSHR hits (Count)
testsys.cpu_cluster.l2.overallMshrHits::cpu_cluster.cpus0.data            1                       # number of overall MSHR hits (Count)
testsys.cpu_cluster.l2.overallMshrHits::cpu_cluster.cpus1.mmu.dtb_walker            5                       # number of overall MSHR hits (Count)
testsys.cpu_cluster.l2.overallMshrHits::cpu_cluster.cpus1.mmu.itb_walker            2                       # number of overall MSHR hits (Count)
testsys.cpu_cluster.l2.overallMshrHits::cpu_cluster.cpus1.inst           30                       # number of overall MSHR hits (Count)
testsys.cpu_cluster.l2.overallMshrHits::cpu_cluster.cpus1.data           15                       # number of overall MSHR hits (Count)
testsys.cpu_cluster.l2.overallMshrHits::cpu_cluster.cpus2.inst            8                       # number of overall MSHR hits (Count)
testsys.cpu_cluster.l2.overallMshrHits::cpu_cluster.cpus3.mmu.dtb_walker            8                       # number of overall MSHR hits (Count)
testsys.cpu_cluster.l2.overallMshrHits::cpu_cluster.cpus3.mmu.itb_walker            4                       # number of overall MSHR hits (Count)
testsys.cpu_cluster.l2.overallMshrHits::cpu_cluster.cpus3.inst           26                       # number of overall MSHR hits (Count)
testsys.cpu_cluster.l2.overallMshrHits::cpu_cluster.cpus3.data           27                       # number of overall MSHR hits (Count)
testsys.cpu_cluster.l2.overallMshrHits::total          158                       # number of overall MSHR hits (Count)
testsys.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus0.mmu.dtb_walker         1313                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus0.mmu.itb_walker          302                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus0.inst        14837                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus0.data         4505                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus1.mmu.dtb_walker         6279                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus1.mmu.itb_walker          428                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus1.inst        38953                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus1.data        28636                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus2.mmu.dtb_walker          178                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus2.mmu.itb_walker           29                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus2.inst         2382                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus2.data          653                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus3.mmu.dtb_walker         1043                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus3.mmu.itb_walker          302                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus3.inst         8279                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus3.data         3825                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.l2.demandMshrMisses::total       111944                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus0.mmu.dtb_walker         1313                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus0.mmu.itb_walker          302                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus0.inst        14837                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus0.data         4505                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus1.mmu.dtb_walker         6279                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus1.mmu.itb_walker          428                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus1.inst        38953                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus1.data        28636                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus2.mmu.dtb_walker          178                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus2.mmu.itb_walker           29                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus2.inst         2382                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus2.data          653                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus3.mmu.dtb_walker         1043                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus3.mmu.itb_walker          302                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus3.inst         8279                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus3.data         3825                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.l2.overallMshrMisses::cpu_cluster.l2.prefetcher         4634                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.l2.overallMshrMisses::total       116578                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.l2.overallMshrUncacheable::cpu_cluster.cpus0.data          182                       # number of overall MSHR uncacheable misses (Count)
testsys.cpu_cluster.l2.overallMshrUncacheable::cpu_cluster.cpus1.data         3263                       # number of overall MSHR uncacheable misses (Count)
testsys.cpu_cluster.l2.overallMshrUncacheable::cpu_cluster.cpus2.data           42                       # number of overall MSHR uncacheable misses (Count)
testsys.cpu_cluster.l2.overallMshrUncacheable::cpu_cluster.cpus3.data          127                       # number of overall MSHR uncacheable misses (Count)
testsys.cpu_cluster.l2.overallMshrUncacheable::total         3614                       # number of overall MSHR uncacheable misses (Count)
testsys.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus0.mmu.dtb_walker    101200250                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus0.mmu.itb_walker     23388250                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus0.inst    993690000                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus0.data    328707250                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus1.mmu.dtb_walker    467849500                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus1.mmu.itb_walker     31482250                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus1.inst   2476190001                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus1.data   2006216500                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus2.mmu.dtb_walker     14963750                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus2.mmu.itb_walker      2458750                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus2.inst    180196253                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus2.data     54968000                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus3.mmu.dtb_walker     81384750                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus3.mmu.itb_walker     22493500                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus3.inst    573359750                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus3.data    284066500                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.demandMshrMissLatency::total   7642615254                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus0.mmu.dtb_walker    101200250                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus0.mmu.itb_walker     23388250                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus0.inst    993690000                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus0.data    328707250                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus1.mmu.dtb_walker    467849500                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus1.mmu.itb_walker     31482250                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus1.inst   2476190001                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus1.data   2006216500                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus2.mmu.dtb_walker     14963750                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus2.mmu.itb_walker      2458750                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus2.inst    180196253                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus2.data     54968000                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus3.mmu.dtb_walker     81384750                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus3.mmu.itb_walker     22493500                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus3.inst    573359750                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus3.data    284066500                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.l2.prefetcher    341943417                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.overallMshrMissLatency::total   7984558671                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.overallMshrUncacheableLatency::cpu_cluster.cpus0.data      4641500                       # number of overall MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.l2.overallMshrUncacheableLatency::cpu_cluster.cpus1.data    293754000                       # number of overall MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.l2.overallMshrUncacheableLatency::cpu_cluster.cpus2.data       675750                       # number of overall MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.l2.overallMshrUncacheableLatency::cpu_cluster.cpus3.data      7731750                       # number of overall MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.l2.overallMshrUncacheableLatency::total    306803000                       # number of overall MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus0.mmu.dtb_walker     0.398967                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus0.mmu.itb_walker     0.482428                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus0.inst     0.482504                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus0.data     0.355620                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus1.mmu.dtb_walker     0.352892                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus1.mmu.itb_walker     0.463203                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus1.inst     0.286251                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus1.data     0.019381                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus2.mmu.dtb_walker     0.433090                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus2.mmu.itb_walker     0.674419                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus2.inst     0.729779                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus2.data     0.693943                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus3.mmu.dtb_walker     0.411765                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus3.mmu.itb_walker     0.561338                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus3.inst     0.463161                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus3.data     0.441024                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMshrMissRate::total     0.065313                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus0.mmu.dtb_walker     0.398967                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus0.mmu.itb_walker     0.482428                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus0.inst     0.482504                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus0.data     0.355620                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus1.mmu.dtb_walker     0.352892                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus1.mmu.itb_walker     0.463203                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus1.inst     0.286251                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus1.data     0.019381                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus2.mmu.dtb_walker     0.433090                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus2.mmu.itb_walker     0.674419                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus2.inst     0.729779                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus2.data     0.693943                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus3.mmu.dtb_walker     0.411765                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus3.mmu.itb_walker     0.561338                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus3.inst     0.463161                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus3.data     0.441024                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.l2.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMshrMissRate::total     0.068017                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus0.mmu.dtb_walker 77075.590251                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus0.mmu.itb_walker 77444.536424                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus0.inst 66973.781762                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus0.data 72964.983352                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus1.mmu.dtb_walker 74510.192706                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus1.mmu.itb_walker 73556.658879                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus1.inst 63568.659692                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus1.data 70059.243609                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus2.mmu.dtb_walker 84066.011236                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus2.mmu.itb_walker 84784.482759                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus2.inst 75649.140638                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus2.data 84177.641654                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus3.mmu.dtb_walker 78029.482263                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus3.mmu.itb_walker 74481.788079                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus3.inst 69254.710714                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus3.data 74265.751634                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMshrMissLatency::total 68271.772082                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus0.mmu.dtb_walker 77075.590251                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus0.mmu.itb_walker 77444.536424                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus0.inst 66973.781762                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus0.data 72964.983352                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus1.mmu.dtb_walker 74510.192706                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus1.mmu.itb_walker 73556.658879                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus1.inst 63568.659692                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus1.data 70059.243609                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus2.mmu.dtb_walker 84066.011236                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus2.mmu.itb_walker 84784.482759                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus2.inst 75649.140638                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus2.data 84177.641654                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus3.mmu.dtb_walker 78029.482263                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus3.mmu.itb_walker 74481.788079                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus3.inst 69254.710714                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus3.data 74265.751634                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.l2.prefetcher 73790.120199                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMshrMissLatency::total 68491.127580                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMshrUncacheableLatency::cpu_cluster.cpus0.data 25502.747253                       # average overall mshr uncacheable latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMshrUncacheableLatency::cpu_cluster.cpus1.data 90025.743181                       # average overall mshr uncacheable latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMshrUncacheableLatency::cpu_cluster.cpus2.data 16089.285714                       # average overall mshr uncacheable latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMshrUncacheableLatency::cpu_cluster.cpus3.data 60879.921260                       # average overall mshr uncacheable latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMshrUncacheableLatency::total 84892.916436                       # average overall mshr uncacheable latency ((Cycle/Count))
testsys.cpu_cluster.l2.replacements             26561                       # number of replacements (Count)
testsys.cpu_cluster.l2.CleanEvict.mshrMisses::writebacks        28126                       # number of CleanEvict MSHR misses (Count)
testsys.cpu_cluster.l2.CleanEvict.mshrMisses::total        28126                       # number of CleanEvict MSHR misses (Count)
testsys.cpu_cluster.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
testsys.cpu_cluster.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
testsys.cpu_cluster.l2.HardPFReq.mshrMisses::cpu_cluster.l2.prefetcher         4634                       # number of HardPFReq MSHR misses (Count)
testsys.cpu_cluster.l2.HardPFReq.mshrMisses::total         4634                       # number of HardPFReq MSHR misses (Count)
testsys.cpu_cluster.l2.HardPFReq.mshrMissLatency::cpu_cluster.l2.prefetcher    341943417                       # number of HardPFReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.HardPFReq.mshrMissLatency::total    341943417                       # number of HardPFReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.HardPFReq.mshrMissRate::cpu_cluster.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
testsys.cpu_cluster.l2.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
testsys.cpu_cluster.l2.HardPFReq.avgMshrMissLatency::cpu_cluster.l2.prefetcher 73790.120199                       # average HardPFReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.HardPFReq.avgMshrMissLatency::total 73790.120199                       # average HardPFReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.InvalidateReq.hits::cpu_cluster.cpus0.data         1051                       # number of InvalidateReq hits (Count)
testsys.cpu_cluster.l2.InvalidateReq.hits::cpu_cluster.cpus1.data          631                       # number of InvalidateReq hits (Count)
testsys.cpu_cluster.l2.InvalidateReq.hits::cpu_cluster.cpus3.data           11                       # number of InvalidateReq hits (Count)
testsys.cpu_cluster.l2.InvalidateReq.hits::total         1693                       # number of InvalidateReq hits (Count)
testsys.cpu_cluster.l2.InvalidateReq.misses::cpu_cluster.cpus0.data         1376                       # number of InvalidateReq misses (Count)
testsys.cpu_cluster.l2.InvalidateReq.misses::cpu_cluster.cpus1.data         7870                       # number of InvalidateReq misses (Count)
testsys.cpu_cluster.l2.InvalidateReq.misses::cpu_cluster.cpus3.data         2357                       # number of InvalidateReq misses (Count)
testsys.cpu_cluster.l2.InvalidateReq.misses::total        11603                       # number of InvalidateReq misses (Count)
testsys.cpu_cluster.l2.InvalidateReq.missLatency::cpu_cluster.cpus0.data        13000                       # number of InvalidateReq miss ticks (Tick)
testsys.cpu_cluster.l2.InvalidateReq.missLatency::total        13000                       # number of InvalidateReq miss ticks (Tick)
testsys.cpu_cluster.l2.InvalidateReq.accesses::cpu_cluster.cpus0.data         2427                       # number of InvalidateReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.InvalidateReq.accesses::cpu_cluster.cpus1.data         8501                       # number of InvalidateReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.InvalidateReq.accesses::cpu_cluster.cpus3.data         2368                       # number of InvalidateReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.InvalidateReq.accesses::total        13296                       # number of InvalidateReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.InvalidateReq.missRate::cpu_cluster.cpus0.data     0.566955                       # miss rate for InvalidateReq accesses (Ratio)
testsys.cpu_cluster.l2.InvalidateReq.missRate::cpu_cluster.cpus1.data     0.925773                       # miss rate for InvalidateReq accesses (Ratio)
testsys.cpu_cluster.l2.InvalidateReq.missRate::cpu_cluster.cpus3.data     0.995355                       # miss rate for InvalidateReq accesses (Ratio)
testsys.cpu_cluster.l2.InvalidateReq.missRate::total     0.872668                       # miss rate for InvalidateReq accesses (Ratio)
testsys.cpu_cluster.l2.InvalidateReq.avgMissLatency::cpu_cluster.cpus0.data     9.447674                       # average InvalidateReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.InvalidateReq.avgMissLatency::total     1.120400                       # average InvalidateReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.InvalidateReq.mshrMisses::cpu_cluster.cpus0.data         1376                       # number of InvalidateReq MSHR misses (Count)
testsys.cpu_cluster.l2.InvalidateReq.mshrMisses::cpu_cluster.cpus1.data         7870                       # number of InvalidateReq MSHR misses (Count)
testsys.cpu_cluster.l2.InvalidateReq.mshrMisses::cpu_cluster.cpus3.data         2357                       # number of InvalidateReq MSHR misses (Count)
testsys.cpu_cluster.l2.InvalidateReq.mshrMisses::total        11603                       # number of InvalidateReq MSHR misses (Count)
testsys.cpu_cluster.l2.InvalidateReq.mshrMissLatency::cpu_cluster.cpus0.data     16335000                       # number of InvalidateReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.InvalidateReq.mshrMissLatency::cpu_cluster.cpus1.data     94202250                       # number of InvalidateReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.InvalidateReq.mshrMissLatency::cpu_cluster.cpus3.data     28044500                       # number of InvalidateReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.InvalidateReq.mshrMissLatency::total    138581750                       # number of InvalidateReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.InvalidateReq.mshrMissRate::cpu_cluster.cpus0.data     0.566955                       # mshr miss rate for InvalidateReq accesses (Ratio)
testsys.cpu_cluster.l2.InvalidateReq.mshrMissRate::cpu_cluster.cpus1.data     0.925773                       # mshr miss rate for InvalidateReq accesses (Ratio)
testsys.cpu_cluster.l2.InvalidateReq.mshrMissRate::cpu_cluster.cpus3.data     0.995355                       # mshr miss rate for InvalidateReq accesses (Ratio)
testsys.cpu_cluster.l2.InvalidateReq.mshrMissRate::total     0.872668                       # mshr miss rate for InvalidateReq accesses (Ratio)
testsys.cpu_cluster.l2.InvalidateReq.avgMshrMissLatency::cpu_cluster.cpus0.data 11871.366279                       # average InvalidateReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.InvalidateReq.avgMshrMissLatency::cpu_cluster.cpus1.data 11969.790343                       # average InvalidateReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.InvalidateReq.avgMshrMissLatency::cpu_cluster.cpus3.data 11898.387781                       # average InvalidateReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.InvalidateReq.avgMshrMissLatency::total 11943.613721                       # average InvalidateReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadCleanReq.hits::cpu_cluster.cpus0.mmu.dtb_walker         1974                       # number of ReadCleanReq hits (Count)
testsys.cpu_cluster.l2.ReadCleanReq.hits::cpu_cluster.cpus0.mmu.itb_walker          324                       # number of ReadCleanReq hits (Count)
testsys.cpu_cluster.l2.ReadCleanReq.hits::cpu_cluster.cpus0.inst        15885                       # number of ReadCleanReq hits (Count)
testsys.cpu_cluster.l2.ReadCleanReq.hits::cpu_cluster.cpus1.mmu.dtb_walker        11509                       # number of ReadCleanReq hits (Count)
testsys.cpu_cluster.l2.ReadCleanReq.hits::cpu_cluster.cpus1.mmu.itb_walker          494                       # number of ReadCleanReq hits (Count)
testsys.cpu_cluster.l2.ReadCleanReq.hits::cpu_cluster.cpus1.inst        97097                       # number of ReadCleanReq hits (Count)
testsys.cpu_cluster.l2.ReadCleanReq.hits::cpu_cluster.cpus2.mmu.dtb_walker          233                       # number of ReadCleanReq hits (Count)
testsys.cpu_cluster.l2.ReadCleanReq.hits::cpu_cluster.cpus2.mmu.itb_walker           14                       # number of ReadCleanReq hits (Count)
testsys.cpu_cluster.l2.ReadCleanReq.hits::cpu_cluster.cpus2.inst          874                       # number of ReadCleanReq hits (Count)
testsys.cpu_cluster.l2.ReadCleanReq.hits::cpu_cluster.cpus3.mmu.dtb_walker         1482                       # number of ReadCleanReq hits (Count)
testsys.cpu_cluster.l2.ReadCleanReq.hits::cpu_cluster.cpus3.mmu.itb_walker          232                       # number of ReadCleanReq hits (Count)
testsys.cpu_cluster.l2.ReadCleanReq.hits::cpu_cluster.cpus3.inst         9570                       # number of ReadCleanReq hits (Count)
testsys.cpu_cluster.l2.ReadCleanReq.hits::total       139688                       # number of ReadCleanReq hits (Count)
testsys.cpu_cluster.l2.ReadCleanReq.misses::cpu_cluster.cpus0.mmu.dtb_walker         1317                       # number of ReadCleanReq misses (Count)
testsys.cpu_cluster.l2.ReadCleanReq.misses::cpu_cluster.cpus0.mmu.itb_walker          302                       # number of ReadCleanReq misses (Count)
testsys.cpu_cluster.l2.ReadCleanReq.misses::cpu_cluster.cpus0.inst        14865                       # number of ReadCleanReq misses (Count)
testsys.cpu_cluster.l2.ReadCleanReq.misses::cpu_cluster.cpus1.mmu.dtb_walker         6284                       # number of ReadCleanReq misses (Count)
testsys.cpu_cluster.l2.ReadCleanReq.misses::cpu_cluster.cpus1.mmu.itb_walker          430                       # number of ReadCleanReq misses (Count)
testsys.cpu_cluster.l2.ReadCleanReq.misses::cpu_cluster.cpus1.inst        38983                       # number of ReadCleanReq misses (Count)
testsys.cpu_cluster.l2.ReadCleanReq.misses::cpu_cluster.cpus2.mmu.dtb_walker          178                       # number of ReadCleanReq misses (Count)
testsys.cpu_cluster.l2.ReadCleanReq.misses::cpu_cluster.cpus2.mmu.itb_walker           29                       # number of ReadCleanReq misses (Count)
testsys.cpu_cluster.l2.ReadCleanReq.misses::cpu_cluster.cpus2.inst         2390                       # number of ReadCleanReq misses (Count)
testsys.cpu_cluster.l2.ReadCleanReq.misses::cpu_cluster.cpus3.mmu.dtb_walker         1051                       # number of ReadCleanReq misses (Count)
testsys.cpu_cluster.l2.ReadCleanReq.misses::cpu_cluster.cpus3.mmu.itb_walker          306                       # number of ReadCleanReq misses (Count)
testsys.cpu_cluster.l2.ReadCleanReq.misses::cpu_cluster.cpus3.inst         8305                       # number of ReadCleanReq misses (Count)
testsys.cpu_cluster.l2.ReadCleanReq.misses::total        74440                       # number of ReadCleanReq misses (Count)
testsys.cpu_cluster.l2.ReadCleanReq.missLatency::cpu_cluster.cpus0.mmu.dtb_walker    103312750                       # number of ReadCleanReq miss ticks (Tick)
testsys.cpu_cluster.l2.ReadCleanReq.missLatency::cpu_cluster.cpus0.mmu.itb_walker     23765750                       # number of ReadCleanReq miss ticks (Tick)
testsys.cpu_cluster.l2.ReadCleanReq.missLatency::cpu_cluster.cpus0.inst   1013646750                       # number of ReadCleanReq miss ticks (Tick)
testsys.cpu_cluster.l2.ReadCleanReq.missLatency::cpu_cluster.cpus1.mmu.dtb_walker    475953250                       # number of ReadCleanReq miss ticks (Tick)
testsys.cpu_cluster.l2.ReadCleanReq.missLatency::cpu_cluster.cpus1.mmu.itb_walker     32171750                       # number of ReadCleanReq miss ticks (Tick)
testsys.cpu_cluster.l2.ReadCleanReq.missLatency::cpu_cluster.cpus1.inst   2526803000                       # number of ReadCleanReq miss ticks (Tick)
testsys.cpu_cluster.l2.ReadCleanReq.missLatency::cpu_cluster.cpus2.mmu.dtb_walker     15186250                       # number of ReadCleanReq miss ticks (Tick)
testsys.cpu_cluster.l2.ReadCleanReq.missLatency::cpu_cluster.cpus2.mmu.itb_walker      2495000                       # number of ReadCleanReq miss ticks (Tick)
testsys.cpu_cluster.l2.ReadCleanReq.missLatency::cpu_cluster.cpus2.inst    183647500                       # number of ReadCleanReq miss ticks (Tick)
testsys.cpu_cluster.l2.ReadCleanReq.missLatency::cpu_cluster.cpus3.mmu.dtb_walker     83439750                       # number of ReadCleanReq miss ticks (Tick)
testsys.cpu_cluster.l2.ReadCleanReq.missLatency::cpu_cluster.cpus3.mmu.itb_walker     23152500                       # number of ReadCleanReq miss ticks (Tick)
testsys.cpu_cluster.l2.ReadCleanReq.missLatency::cpu_cluster.cpus3.inst    585393500                       # number of ReadCleanReq miss ticks (Tick)
testsys.cpu_cluster.l2.ReadCleanReq.missLatency::total   5068967750                       # number of ReadCleanReq miss ticks (Tick)
testsys.cpu_cluster.l2.ReadCleanReq.accesses::cpu_cluster.cpus0.mmu.dtb_walker         3291                       # number of ReadCleanReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.ReadCleanReq.accesses::cpu_cluster.cpus0.mmu.itb_walker          626                       # number of ReadCleanReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.ReadCleanReq.accesses::cpu_cluster.cpus0.inst        30750                       # number of ReadCleanReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.ReadCleanReq.accesses::cpu_cluster.cpus1.mmu.dtb_walker        17793                       # number of ReadCleanReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.ReadCleanReq.accesses::cpu_cluster.cpus1.mmu.itb_walker          924                       # number of ReadCleanReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.ReadCleanReq.accesses::cpu_cluster.cpus1.inst       136080                       # number of ReadCleanReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.ReadCleanReq.accesses::cpu_cluster.cpus2.mmu.dtb_walker          411                       # number of ReadCleanReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.ReadCleanReq.accesses::cpu_cluster.cpus2.mmu.itb_walker           43                       # number of ReadCleanReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.ReadCleanReq.accesses::cpu_cluster.cpus2.inst         3264                       # number of ReadCleanReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.ReadCleanReq.accesses::cpu_cluster.cpus3.mmu.dtb_walker         2533                       # number of ReadCleanReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.ReadCleanReq.accesses::cpu_cluster.cpus3.mmu.itb_walker          538                       # number of ReadCleanReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.ReadCleanReq.accesses::cpu_cluster.cpus3.inst        17875                       # number of ReadCleanReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.ReadCleanReq.accesses::total       214128                       # number of ReadCleanReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.ReadCleanReq.missRate::cpu_cluster.cpus0.mmu.dtb_walker     0.400182                       # miss rate for ReadCleanReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadCleanReq.missRate::cpu_cluster.cpus0.mmu.itb_walker     0.482428                       # miss rate for ReadCleanReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadCleanReq.missRate::cpu_cluster.cpus0.inst     0.483415                       # miss rate for ReadCleanReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadCleanReq.missRate::cpu_cluster.cpus1.mmu.dtb_walker     0.353173                       # miss rate for ReadCleanReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadCleanReq.missRate::cpu_cluster.cpus1.mmu.itb_walker     0.465368                       # miss rate for ReadCleanReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadCleanReq.missRate::cpu_cluster.cpus1.inst     0.286471                       # miss rate for ReadCleanReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadCleanReq.missRate::cpu_cluster.cpus2.mmu.dtb_walker     0.433090                       # miss rate for ReadCleanReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadCleanReq.missRate::cpu_cluster.cpus2.mmu.itb_walker     0.674419                       # miss rate for ReadCleanReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadCleanReq.missRate::cpu_cluster.cpus2.inst     0.732230                       # miss rate for ReadCleanReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadCleanReq.missRate::cpu_cluster.cpus3.mmu.dtb_walker     0.414923                       # miss rate for ReadCleanReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadCleanReq.missRate::cpu_cluster.cpus3.mmu.itb_walker     0.568773                       # miss rate for ReadCleanReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadCleanReq.missRate::cpu_cluster.cpus3.inst     0.464615                       # miss rate for ReadCleanReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadCleanReq.missRate::total     0.347643                       # miss rate for ReadCleanReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadCleanReq.avgMissLatency::cpu_cluster.cpus0.mmu.dtb_walker 78445.520121                       # average ReadCleanReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadCleanReq.avgMissLatency::cpu_cluster.cpus0.mmu.itb_walker 78694.536424                       # average ReadCleanReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadCleanReq.avgMissLatency::cpu_cluster.cpus0.inst 68190.161453                       # average ReadCleanReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadCleanReq.avgMissLatency::cpu_cluster.cpus1.mmu.dtb_walker 75740.491725                       # average ReadCleanReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadCleanReq.avgMissLatency::cpu_cluster.cpus1.mmu.itb_walker 74818.023256                       # average ReadCleanReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadCleanReq.avgMissLatency::cpu_cluster.cpus1.inst 64818.074545                       # average ReadCleanReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadCleanReq.avgMissLatency::cpu_cluster.cpus2.mmu.dtb_walker 85316.011236                       # average ReadCleanReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadCleanReq.avgMissLatency::cpu_cluster.cpus2.mmu.itb_walker 86034.482759                       # average ReadCleanReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadCleanReq.avgMissLatency::cpu_cluster.cpus2.inst 76839.958159                       # average ReadCleanReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadCleanReq.avgMissLatency::cpu_cluster.cpus3.mmu.dtb_walker 79390.818268                       # average ReadCleanReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadCleanReq.avgMissLatency::cpu_cluster.cpus3.mmu.itb_walker 75661.764706                       # average ReadCleanReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadCleanReq.avgMissLatency::cpu_cluster.cpus3.inst 70486.875376                       # average ReadCleanReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadCleanReq.avgMissLatency::total 68094.676921                       # average ReadCleanReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadCleanReq.mshrHits::cpu_cluster.cpus0.mmu.dtb_walker            4                       # number of ReadCleanReq MSHR hits (Count)
testsys.cpu_cluster.l2.ReadCleanReq.mshrHits::cpu_cluster.cpus0.inst           28                       # number of ReadCleanReq MSHR hits (Count)
testsys.cpu_cluster.l2.ReadCleanReq.mshrHits::cpu_cluster.cpus1.mmu.dtb_walker            5                       # number of ReadCleanReq MSHR hits (Count)
testsys.cpu_cluster.l2.ReadCleanReq.mshrHits::cpu_cluster.cpus1.mmu.itb_walker            2                       # number of ReadCleanReq MSHR hits (Count)
testsys.cpu_cluster.l2.ReadCleanReq.mshrHits::cpu_cluster.cpus1.inst           30                       # number of ReadCleanReq MSHR hits (Count)
testsys.cpu_cluster.l2.ReadCleanReq.mshrHits::cpu_cluster.cpus2.inst            8                       # number of ReadCleanReq MSHR hits (Count)
testsys.cpu_cluster.l2.ReadCleanReq.mshrHits::cpu_cluster.cpus3.mmu.dtb_walker            8                       # number of ReadCleanReq MSHR hits (Count)
testsys.cpu_cluster.l2.ReadCleanReq.mshrHits::cpu_cluster.cpus3.mmu.itb_walker            4                       # number of ReadCleanReq MSHR hits (Count)
testsys.cpu_cluster.l2.ReadCleanReq.mshrHits::cpu_cluster.cpus3.inst           26                       # number of ReadCleanReq MSHR hits (Count)
testsys.cpu_cluster.l2.ReadCleanReq.mshrHits::total          115                       # number of ReadCleanReq MSHR hits (Count)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMisses::cpu_cluster.cpus0.mmu.dtb_walker         1313                       # number of ReadCleanReq MSHR misses (Count)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMisses::cpu_cluster.cpus0.mmu.itb_walker          302                       # number of ReadCleanReq MSHR misses (Count)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMisses::cpu_cluster.cpus0.inst        14837                       # number of ReadCleanReq MSHR misses (Count)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMisses::cpu_cluster.cpus1.mmu.dtb_walker         6279                       # number of ReadCleanReq MSHR misses (Count)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMisses::cpu_cluster.cpus1.mmu.itb_walker          428                       # number of ReadCleanReq MSHR misses (Count)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMisses::cpu_cluster.cpus1.inst        38953                       # number of ReadCleanReq MSHR misses (Count)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMisses::cpu_cluster.cpus2.mmu.dtb_walker          178                       # number of ReadCleanReq MSHR misses (Count)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMisses::cpu_cluster.cpus2.mmu.itb_walker           29                       # number of ReadCleanReq MSHR misses (Count)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMisses::cpu_cluster.cpus2.inst         2382                       # number of ReadCleanReq MSHR misses (Count)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMisses::cpu_cluster.cpus3.mmu.dtb_walker         1043                       # number of ReadCleanReq MSHR misses (Count)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMisses::cpu_cluster.cpus3.mmu.itb_walker          302                       # number of ReadCleanReq MSHR misses (Count)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMisses::cpu_cluster.cpus3.inst         8279                       # number of ReadCleanReq MSHR misses (Count)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMisses::total        74325                       # number of ReadCleanReq MSHR misses (Count)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMissLatency::cpu_cluster.cpus0.mmu.dtb_walker    101200250                       # number of ReadCleanReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMissLatency::cpu_cluster.cpus0.mmu.itb_walker     23388250                       # number of ReadCleanReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMissLatency::cpu_cluster.cpus0.inst    993690000                       # number of ReadCleanReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMissLatency::cpu_cluster.cpus1.mmu.dtb_walker    467849500                       # number of ReadCleanReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMissLatency::cpu_cluster.cpus1.mmu.itb_walker     31482250                       # number of ReadCleanReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMissLatency::cpu_cluster.cpus1.inst   2476190001                       # number of ReadCleanReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMissLatency::cpu_cluster.cpus2.mmu.dtb_walker     14963750                       # number of ReadCleanReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMissLatency::cpu_cluster.cpus2.mmu.itb_walker      2458750                       # number of ReadCleanReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMissLatency::cpu_cluster.cpus2.inst    180196253                       # number of ReadCleanReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMissLatency::cpu_cluster.cpus3.mmu.dtb_walker     81384750                       # number of ReadCleanReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMissLatency::cpu_cluster.cpus3.mmu.itb_walker     22493500                       # number of ReadCleanReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMissLatency::cpu_cluster.cpus3.inst    573359750                       # number of ReadCleanReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMissLatency::total   4968657004                       # number of ReadCleanReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMissRate::cpu_cluster.cpus0.mmu.dtb_walker     0.398967                       # mshr miss rate for ReadCleanReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMissRate::cpu_cluster.cpus0.mmu.itb_walker     0.482428                       # mshr miss rate for ReadCleanReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMissRate::cpu_cluster.cpus0.inst     0.482504                       # mshr miss rate for ReadCleanReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMissRate::cpu_cluster.cpus1.mmu.dtb_walker     0.352892                       # mshr miss rate for ReadCleanReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMissRate::cpu_cluster.cpus1.mmu.itb_walker     0.463203                       # mshr miss rate for ReadCleanReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMissRate::cpu_cluster.cpus1.inst     0.286251                       # mshr miss rate for ReadCleanReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMissRate::cpu_cluster.cpus2.mmu.dtb_walker     0.433090                       # mshr miss rate for ReadCleanReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMissRate::cpu_cluster.cpus2.mmu.itb_walker     0.674419                       # mshr miss rate for ReadCleanReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMissRate::cpu_cluster.cpus2.inst     0.729779                       # mshr miss rate for ReadCleanReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMissRate::cpu_cluster.cpus3.mmu.dtb_walker     0.411765                       # mshr miss rate for ReadCleanReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMissRate::cpu_cluster.cpus3.mmu.itb_walker     0.561338                       # mshr miss rate for ReadCleanReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMissRate::cpu_cluster.cpus3.inst     0.463161                       # mshr miss rate for ReadCleanReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMissRate::total     0.347105                       # mshr miss rate for ReadCleanReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadCleanReq.avgMshrMissLatency::cpu_cluster.cpus0.mmu.dtb_walker 77075.590251                       # average ReadCleanReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadCleanReq.avgMshrMissLatency::cpu_cluster.cpus0.mmu.itb_walker 77444.536424                       # average ReadCleanReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadCleanReq.avgMshrMissLatency::cpu_cluster.cpus0.inst 66973.781762                       # average ReadCleanReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadCleanReq.avgMshrMissLatency::cpu_cluster.cpus1.mmu.dtb_walker 74510.192706                       # average ReadCleanReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadCleanReq.avgMshrMissLatency::cpu_cluster.cpus1.mmu.itb_walker 73556.658879                       # average ReadCleanReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadCleanReq.avgMshrMissLatency::cpu_cluster.cpus1.inst 63568.659692                       # average ReadCleanReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadCleanReq.avgMshrMissLatency::cpu_cluster.cpus2.mmu.dtb_walker 84066.011236                       # average ReadCleanReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadCleanReq.avgMshrMissLatency::cpu_cluster.cpus2.mmu.itb_walker 84784.482759                       # average ReadCleanReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadCleanReq.avgMshrMissLatency::cpu_cluster.cpus2.inst 75649.140638                       # average ReadCleanReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadCleanReq.avgMshrMissLatency::cpu_cluster.cpus3.mmu.dtb_walker 78029.482263                       # average ReadCleanReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadCleanReq.avgMshrMissLatency::cpu_cluster.cpus3.mmu.itb_walker 74481.788079                       # average ReadCleanReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadCleanReq.avgMshrMissLatency::cpu_cluster.cpus3.inst 69254.710714                       # average ReadCleanReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadCleanReq.avgMshrMissLatency::total 66850.413777                       # average ReadCleanReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadExReq.hits::cpu_cluster.cpus0.data         2035                       # number of ReadExReq hits (Count)
testsys.cpu_cluster.l2.ReadExReq.hits::cpu_cluster.cpus1.data        33479                       # number of ReadExReq hits (Count)
testsys.cpu_cluster.l2.ReadExReq.hits::cpu_cluster.cpus2.data           37                       # number of ReadExReq hits (Count)
testsys.cpu_cluster.l2.ReadExReq.hits::cpu_cluster.cpus3.data         1759                       # number of ReadExReq hits (Count)
testsys.cpu_cluster.l2.ReadExReq.hits::total        37310                       # number of ReadExReq hits (Count)
testsys.cpu_cluster.l2.ReadExReq.misses::cpu_cluster.cpus0.data          425                       # number of ReadExReq misses (Count)
testsys.cpu_cluster.l2.ReadExReq.misses::cpu_cluster.cpus1.data          993                       # number of ReadExReq misses (Count)
testsys.cpu_cluster.l2.ReadExReq.misses::cpu_cluster.cpus2.data           97                       # number of ReadExReq misses (Count)
testsys.cpu_cluster.l2.ReadExReq.misses::cpu_cluster.cpus3.data          738                       # number of ReadExReq misses (Count)
testsys.cpu_cluster.l2.ReadExReq.misses::total         2253                       # number of ReadExReq misses (Count)
testsys.cpu_cluster.l2.ReadExReq.missLatency::cpu_cluster.cpus0.data     31048500                       # number of ReadExReq miss ticks (Tick)
testsys.cpu_cluster.l2.ReadExReq.missLatency::cpu_cluster.cpus1.data     61172750                       # number of ReadExReq miss ticks (Tick)
testsys.cpu_cluster.l2.ReadExReq.missLatency::cpu_cluster.cpus2.data      7745750                       # number of ReadExReq miss ticks (Tick)
testsys.cpu_cluster.l2.ReadExReq.missLatency::cpu_cluster.cpus3.data     52704250                       # number of ReadExReq miss ticks (Tick)
testsys.cpu_cluster.l2.ReadExReq.missLatency::total    152671250                       # number of ReadExReq miss ticks (Tick)
testsys.cpu_cluster.l2.ReadExReq.accesses::cpu_cluster.cpus0.data         2460                       # number of ReadExReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.ReadExReq.accesses::cpu_cluster.cpus1.data        34472                       # number of ReadExReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.ReadExReq.accesses::cpu_cluster.cpus2.data          134                       # number of ReadExReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.ReadExReq.accesses::cpu_cluster.cpus3.data         2497                       # number of ReadExReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.ReadExReq.accesses::total        39563                       # number of ReadExReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.ReadExReq.missRate::cpu_cluster.cpus0.data     0.172764                       # miss rate for ReadExReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadExReq.missRate::cpu_cluster.cpus1.data     0.028806                       # miss rate for ReadExReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadExReq.missRate::cpu_cluster.cpus2.data     0.723881                       # miss rate for ReadExReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadExReq.missRate::cpu_cluster.cpus3.data     0.295555                       # miss rate for ReadExReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadExReq.missRate::total     0.056947                       # miss rate for ReadExReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadExReq.avgMissLatency::cpu_cluster.cpus0.data 73055.294118                       # average ReadExReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadExReq.avgMissLatency::cpu_cluster.cpus1.data 61603.977845                       # average ReadExReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadExReq.avgMissLatency::cpu_cluster.cpus2.data 79853.092784                       # average ReadExReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadExReq.avgMissLatency::cpu_cluster.cpus3.data 71414.972900                       # average ReadExReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadExReq.avgMissLatency::total 67763.537506                       # average ReadExReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadExReq.mshrHits::cpu_cluster.cpus1.data            3                       # number of ReadExReq MSHR hits (Count)
testsys.cpu_cluster.l2.ReadExReq.mshrHits::cpu_cluster.cpus3.data           19                       # number of ReadExReq MSHR hits (Count)
testsys.cpu_cluster.l2.ReadExReq.mshrHits::total           22                       # number of ReadExReq MSHR hits (Count)
testsys.cpu_cluster.l2.ReadExReq.mshrMisses::cpu_cluster.cpus0.data          425                       # number of ReadExReq MSHR misses (Count)
testsys.cpu_cluster.l2.ReadExReq.mshrMisses::cpu_cluster.cpus1.data          990                       # number of ReadExReq MSHR misses (Count)
testsys.cpu_cluster.l2.ReadExReq.mshrMisses::cpu_cluster.cpus2.data           97                       # number of ReadExReq MSHR misses (Count)
testsys.cpu_cluster.l2.ReadExReq.mshrMisses::cpu_cluster.cpus3.data          719                       # number of ReadExReq MSHR misses (Count)
testsys.cpu_cluster.l2.ReadExReq.mshrMisses::total         2231                       # number of ReadExReq MSHR misses (Count)
testsys.cpu_cluster.l2.ReadExReq.mshrMissLatency::cpu_cluster.cpus0.data     30517250                       # number of ReadExReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.ReadExReq.mshrMissLatency::cpu_cluster.cpus1.data     59756250                       # number of ReadExReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.ReadExReq.mshrMissLatency::cpu_cluster.cpus2.data      7624500                       # number of ReadExReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.ReadExReq.mshrMissLatency::cpu_cluster.cpus3.data     51356000                       # number of ReadExReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.ReadExReq.mshrMissLatency::total    149254000                       # number of ReadExReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.ReadExReq.mshrMissRate::cpu_cluster.cpus0.data     0.172764                       # mshr miss rate for ReadExReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadExReq.mshrMissRate::cpu_cluster.cpus1.data     0.028719                       # mshr miss rate for ReadExReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadExReq.mshrMissRate::cpu_cluster.cpus2.data     0.723881                       # mshr miss rate for ReadExReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadExReq.mshrMissRate::cpu_cluster.cpus3.data     0.287946                       # mshr miss rate for ReadExReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadExReq.mshrMissRate::total     0.056391                       # mshr miss rate for ReadExReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadExReq.avgMshrMissLatency::cpu_cluster.cpus0.data 71805.294118                       # average ReadExReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadExReq.avgMshrMissLatency::cpu_cluster.cpus1.data 60359.848485                       # average ReadExReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadExReq.avgMshrMissLatency::cpu_cluster.cpus2.data 78603.092784                       # average ReadExReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadExReq.avgMshrMissLatency::cpu_cluster.cpus3.data 71426.981919                       # average ReadExReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadExReq.avgMshrMissLatency::total 66900.044823                       # average ReadExReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadReq.mshrUncacheable::cpu_cluster.cpus0.data          121                       # number of ReadReq MSHR uncacheable (Count)
testsys.cpu_cluster.l2.ReadReq.mshrUncacheable::cpu_cluster.cpus1.data         1622                       # number of ReadReq MSHR uncacheable (Count)
testsys.cpu_cluster.l2.ReadReq.mshrUncacheable::cpu_cluster.cpus2.data           28                       # number of ReadReq MSHR uncacheable (Count)
testsys.cpu_cluster.l2.ReadReq.mshrUncacheable::cpu_cluster.cpus3.data           68                       # number of ReadReq MSHR uncacheable (Count)
testsys.cpu_cluster.l2.ReadReq.mshrUncacheable::total         1839                       # number of ReadReq MSHR uncacheable (Count)
testsys.cpu_cluster.l2.ReadReq.mshrUncacheableLatency::cpu_cluster.cpus0.data      4641500                       # number of ReadReq MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.l2.ReadReq.mshrUncacheableLatency::cpu_cluster.cpus1.data    293754000                       # number of ReadReq MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.l2.ReadReq.mshrUncacheableLatency::cpu_cluster.cpus2.data       675750                       # number of ReadReq MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.l2.ReadReq.mshrUncacheableLatency::cpu_cluster.cpus3.data      7731750                       # number of ReadReq MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.l2.ReadReq.mshrUncacheableLatency::total    306803000                       # number of ReadReq MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.l2.ReadReq.avgMshrUncacheableLatency::cpu_cluster.cpus0.data 38359.504132                       # average ReadReq mshr uncacheable latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadReq.avgMshrUncacheableLatency::cpu_cluster.cpus1.data 181106.041924                       # average ReadReq mshr uncacheable latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadReq.avgMshrUncacheableLatency::cpu_cluster.cpus2.data 24133.928571                       # average ReadReq mshr uncacheable latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadReq.avgMshrUncacheableLatency::cpu_cluster.cpus3.data 113702.205882                       # average ReadReq mshr uncacheable latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadReq.avgMshrUncacheableLatency::total 166831.430125                       # average ReadReq mshr uncacheable latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadSharedReq.hits::cpu_cluster.cpus0.data         6127                       # number of ReadSharedReq hits (Count)
testsys.cpu_cluster.l2.ReadSharedReq.hits::cpu_cluster.cpus1.data      1415426                       # number of ReadSharedReq hits (Count)
testsys.cpu_cluster.l2.ReadSharedReq.hits::cpu_cluster.cpus2.data          251                       # number of ReadSharedReq hits (Count)
testsys.cpu_cluster.l2.ReadSharedReq.hits::cpu_cluster.cpus3.data         3062                       # number of ReadSharedReq hits (Count)
testsys.cpu_cluster.l2.ReadSharedReq.hits::total      1424866                       # number of ReadSharedReq hits (Count)
testsys.cpu_cluster.l2.ReadSharedReq.misses::cpu_cluster.cpus0.data         4081                       # number of ReadSharedReq misses (Count)
testsys.cpu_cluster.l2.ReadSharedReq.misses::cpu_cluster.cpus1.data        27658                       # number of ReadSharedReq misses (Count)
testsys.cpu_cluster.l2.ReadSharedReq.misses::cpu_cluster.cpus2.data          556                       # number of ReadSharedReq misses (Count)
testsys.cpu_cluster.l2.ReadSharedReq.misses::cpu_cluster.cpus3.data         3114                       # number of ReadSharedReq misses (Count)
testsys.cpu_cluster.l2.ReadSharedReq.misses::total        35409                       # number of ReadSharedReq misses (Count)
testsys.cpu_cluster.l2.ReadSharedReq.missLatency::cpu_cluster.cpus0.data    303298000                       # number of ReadSharedReq miss ticks (Tick)
testsys.cpu_cluster.l2.ReadSharedReq.missLatency::cpu_cluster.cpus1.data   1981668750                       # number of ReadSharedReq miss ticks (Tick)
testsys.cpu_cluster.l2.ReadSharedReq.missLatency::cpu_cluster.cpus2.data     48038500                       # number of ReadSharedReq miss ticks (Tick)
testsys.cpu_cluster.l2.ReadSharedReq.missLatency::cpu_cluster.cpus3.data    236963250                       # number of ReadSharedReq miss ticks (Tick)
testsys.cpu_cluster.l2.ReadSharedReq.missLatency::total   2569968500                       # number of ReadSharedReq miss ticks (Tick)
testsys.cpu_cluster.l2.ReadSharedReq.accesses::cpu_cluster.cpus0.data        10208                       # number of ReadSharedReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.ReadSharedReq.accesses::cpu_cluster.cpus1.data      1443084                       # number of ReadSharedReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.ReadSharedReq.accesses::cpu_cluster.cpus2.data          807                       # number of ReadSharedReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.ReadSharedReq.accesses::cpu_cluster.cpus3.data         6176                       # number of ReadSharedReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.ReadSharedReq.accesses::total      1460275                       # number of ReadSharedReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.ReadSharedReq.missRate::cpu_cluster.cpus0.data     0.399784                       # miss rate for ReadSharedReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadSharedReq.missRate::cpu_cluster.cpus1.data     0.019166                       # miss rate for ReadSharedReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadSharedReq.missRate::cpu_cluster.cpus2.data     0.688971                       # miss rate for ReadSharedReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadSharedReq.missRate::cpu_cluster.cpus3.data     0.504210                       # miss rate for ReadSharedReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadSharedReq.missRate::total     0.024248                       # miss rate for ReadSharedReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadSharedReq.avgMissLatency::cpu_cluster.cpus0.data 74319.529527                       # average ReadSharedReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadSharedReq.avgMissLatency::cpu_cluster.cpus1.data 71649.025598                       # average ReadSharedReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadSharedReq.avgMissLatency::cpu_cluster.cpus2.data 86400.179856                       # average ReadSharedReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadSharedReq.avgMissLatency::cpu_cluster.cpus3.data 76096.098266                       # average ReadSharedReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadSharedReq.avgMissLatency::total 72579.527804                       # average ReadSharedReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadSharedReq.mshrHits::cpu_cluster.cpus0.data            1                       # number of ReadSharedReq MSHR hits (Count)
testsys.cpu_cluster.l2.ReadSharedReq.mshrHits::cpu_cluster.cpus1.data           12                       # number of ReadSharedReq MSHR hits (Count)
testsys.cpu_cluster.l2.ReadSharedReq.mshrHits::cpu_cluster.cpus3.data            8                       # number of ReadSharedReq MSHR hits (Count)
testsys.cpu_cluster.l2.ReadSharedReq.mshrHits::total           21                       # number of ReadSharedReq MSHR hits (Count)
testsys.cpu_cluster.l2.ReadSharedReq.mshrMisses::cpu_cluster.cpus0.data         4080                       # number of ReadSharedReq MSHR misses (Count)
testsys.cpu_cluster.l2.ReadSharedReq.mshrMisses::cpu_cluster.cpus1.data        27646                       # number of ReadSharedReq MSHR misses (Count)
testsys.cpu_cluster.l2.ReadSharedReq.mshrMisses::cpu_cluster.cpus2.data          556                       # number of ReadSharedReq MSHR misses (Count)
testsys.cpu_cluster.l2.ReadSharedReq.mshrMisses::cpu_cluster.cpus3.data         3106                       # number of ReadSharedReq MSHR misses (Count)
testsys.cpu_cluster.l2.ReadSharedReq.mshrMisses::total        35388                       # number of ReadSharedReq MSHR misses (Count)
testsys.cpu_cluster.l2.ReadSharedReq.mshrMissLatency::cpu_cluster.cpus0.data    298190000                       # number of ReadSharedReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.ReadSharedReq.mshrMissLatency::cpu_cluster.cpus1.data   1946460250                       # number of ReadSharedReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.ReadSharedReq.mshrMissLatency::cpu_cluster.cpus2.data     47343500                       # number of ReadSharedReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.ReadSharedReq.mshrMissLatency::cpu_cluster.cpus3.data    232710500                       # number of ReadSharedReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.ReadSharedReq.mshrMissLatency::total   2524704250                       # number of ReadSharedReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.ReadSharedReq.mshrMissRate::cpu_cluster.cpus0.data     0.399687                       # mshr miss rate for ReadSharedReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadSharedReq.mshrMissRate::cpu_cluster.cpus1.data     0.019158                       # mshr miss rate for ReadSharedReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadSharedReq.mshrMissRate::cpu_cluster.cpus2.data     0.688971                       # mshr miss rate for ReadSharedReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadSharedReq.mshrMissRate::cpu_cluster.cpus3.data     0.502915                       # mshr miss rate for ReadSharedReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadSharedReq.mshrMissRate::total     0.024234                       # mshr miss rate for ReadSharedReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadSharedReq.avgMshrMissLatency::cpu_cluster.cpus0.data 73085.784314                       # average ReadSharedReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadSharedReq.avgMshrMissLatency::cpu_cluster.cpus1.data 70406.577805                       # average ReadSharedReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadSharedReq.avgMshrMissLatency::cpu_cluster.cpus2.data 85150.179856                       # average ReadSharedReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadSharedReq.avgMshrMissLatency::cpu_cluster.cpus3.data 74922.891178                       # average ReadSharedReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadSharedReq.avgMshrMissLatency::total 71343.513338                       # average ReadSharedReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.UpgradeReq.hits::cpu_cluster.cpus0.data          120                       # number of UpgradeReq hits (Count)
testsys.cpu_cluster.l2.UpgradeReq.hits::cpu_cluster.cpus1.data          162                       # number of UpgradeReq hits (Count)
testsys.cpu_cluster.l2.UpgradeReq.hits::cpu_cluster.cpus2.data            3                       # number of UpgradeReq hits (Count)
testsys.cpu_cluster.l2.UpgradeReq.hits::cpu_cluster.cpus3.data           22                       # number of UpgradeReq hits (Count)
testsys.cpu_cluster.l2.UpgradeReq.hits::total          307                       # number of UpgradeReq hits (Count)
testsys.cpu_cluster.l2.UpgradeReq.misses::cpu_cluster.cpus0.data          378                       # number of UpgradeReq misses (Count)
testsys.cpu_cluster.l2.UpgradeReq.misses::cpu_cluster.cpus1.data          544                       # number of UpgradeReq misses (Count)
testsys.cpu_cluster.l2.UpgradeReq.misses::cpu_cluster.cpus2.data           74                       # number of UpgradeReq misses (Count)
testsys.cpu_cluster.l2.UpgradeReq.misses::cpu_cluster.cpus3.data          168                       # number of UpgradeReq misses (Count)
testsys.cpu_cluster.l2.UpgradeReq.misses::total         1164                       # number of UpgradeReq misses (Count)
testsys.cpu_cluster.l2.UpgradeReq.missLatency::cpu_cluster.cpus0.data      1748000                       # number of UpgradeReq miss ticks (Tick)
testsys.cpu_cluster.l2.UpgradeReq.missLatency::cpu_cluster.cpus1.data      4814500                       # number of UpgradeReq miss ticks (Tick)
testsys.cpu_cluster.l2.UpgradeReq.missLatency::cpu_cluster.cpus2.data       135750                       # number of UpgradeReq miss ticks (Tick)
testsys.cpu_cluster.l2.UpgradeReq.missLatency::cpu_cluster.cpus3.data       708000                       # number of UpgradeReq miss ticks (Tick)
testsys.cpu_cluster.l2.UpgradeReq.missLatency::total      7406250                       # number of UpgradeReq miss ticks (Tick)
testsys.cpu_cluster.l2.UpgradeReq.accesses::cpu_cluster.cpus0.data          498                       # number of UpgradeReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.UpgradeReq.accesses::cpu_cluster.cpus1.data          706                       # number of UpgradeReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.UpgradeReq.accesses::cpu_cluster.cpus2.data           77                       # number of UpgradeReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.UpgradeReq.accesses::cpu_cluster.cpus3.data          190                       # number of UpgradeReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.UpgradeReq.accesses::total         1471                       # number of UpgradeReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.UpgradeReq.missRate::cpu_cluster.cpus0.data     0.759036                       # miss rate for UpgradeReq accesses (Ratio)
testsys.cpu_cluster.l2.UpgradeReq.missRate::cpu_cluster.cpus1.data     0.770538                       # miss rate for UpgradeReq accesses (Ratio)
testsys.cpu_cluster.l2.UpgradeReq.missRate::cpu_cluster.cpus2.data     0.961039                       # miss rate for UpgradeReq accesses (Ratio)
testsys.cpu_cluster.l2.UpgradeReq.missRate::cpu_cluster.cpus3.data     0.884211                       # miss rate for UpgradeReq accesses (Ratio)
testsys.cpu_cluster.l2.UpgradeReq.missRate::total     0.791298                       # miss rate for UpgradeReq accesses (Ratio)
testsys.cpu_cluster.l2.UpgradeReq.avgMissLatency::cpu_cluster.cpus0.data  4624.338624                       # average UpgradeReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.UpgradeReq.avgMissLatency::cpu_cluster.cpus1.data  8850.183824                       # average UpgradeReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.UpgradeReq.avgMissLatency::cpu_cluster.cpus2.data  1834.459459                       # average UpgradeReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.UpgradeReq.avgMissLatency::cpu_cluster.cpus3.data  4214.285714                       # average UpgradeReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.UpgradeReq.avgMissLatency::total  6362.757732                       # average UpgradeReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.UpgradeReq.mshrMisses::cpu_cluster.cpus0.data          378                       # number of UpgradeReq MSHR misses (Count)
testsys.cpu_cluster.l2.UpgradeReq.mshrMisses::cpu_cluster.cpus1.data          544                       # number of UpgradeReq MSHR misses (Count)
testsys.cpu_cluster.l2.UpgradeReq.mshrMisses::cpu_cluster.cpus2.data           74                       # number of UpgradeReq MSHR misses (Count)
testsys.cpu_cluster.l2.UpgradeReq.mshrMisses::cpu_cluster.cpus3.data          168                       # number of UpgradeReq MSHR misses (Count)
testsys.cpu_cluster.l2.UpgradeReq.mshrMisses::total         1164                       # number of UpgradeReq MSHR misses (Count)
testsys.cpu_cluster.l2.UpgradeReq.mshrMissLatency::cpu_cluster.cpus0.data      4712000                       # number of UpgradeReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.UpgradeReq.mshrMissLatency::cpu_cluster.cpus1.data      6810500                       # number of UpgradeReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.UpgradeReq.mshrMissLatency::cpu_cluster.cpus2.data       924250                       # number of UpgradeReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.UpgradeReq.mshrMissLatency::cpu_cluster.cpus3.data      2095250                       # number of UpgradeReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.UpgradeReq.mshrMissLatency::total     14542000                       # number of UpgradeReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.UpgradeReq.mshrMissRate::cpu_cluster.cpus0.data     0.759036                       # mshr miss rate for UpgradeReq accesses (Ratio)
testsys.cpu_cluster.l2.UpgradeReq.mshrMissRate::cpu_cluster.cpus1.data     0.770538                       # mshr miss rate for UpgradeReq accesses (Ratio)
testsys.cpu_cluster.l2.UpgradeReq.mshrMissRate::cpu_cluster.cpus2.data     0.961039                       # mshr miss rate for UpgradeReq accesses (Ratio)
testsys.cpu_cluster.l2.UpgradeReq.mshrMissRate::cpu_cluster.cpus3.data     0.884211                       # mshr miss rate for UpgradeReq accesses (Ratio)
testsys.cpu_cluster.l2.UpgradeReq.mshrMissRate::total     0.791298                       # mshr miss rate for UpgradeReq accesses (Ratio)
testsys.cpu_cluster.l2.UpgradeReq.avgMshrMissLatency::cpu_cluster.cpus0.data 12465.608466                       # average UpgradeReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.UpgradeReq.avgMshrMissLatency::cpu_cluster.cpus1.data 12519.301471                       # average UpgradeReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.UpgradeReq.avgMshrMissLatency::cpu_cluster.cpus2.data 12489.864865                       # average UpgradeReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.UpgradeReq.avgMshrMissLatency::cpu_cluster.cpus3.data 12471.726190                       # average UpgradeReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.UpgradeReq.avgMshrMissLatency::total 12493.127148                       # average UpgradeReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.WriteReq.mshrUncacheable::cpu_cluster.cpus0.data           61                       # number of WriteReq MSHR uncacheable (Count)
testsys.cpu_cluster.l2.WriteReq.mshrUncacheable::cpu_cluster.cpus1.data         1641                       # number of WriteReq MSHR uncacheable (Count)
testsys.cpu_cluster.l2.WriteReq.mshrUncacheable::cpu_cluster.cpus2.data           14                       # number of WriteReq MSHR uncacheable (Count)
testsys.cpu_cluster.l2.WriteReq.mshrUncacheable::cpu_cluster.cpus3.data           59                       # number of WriteReq MSHR uncacheable (Count)
testsys.cpu_cluster.l2.WriteReq.mshrUncacheable::total         1775                       # number of WriteReq MSHR uncacheable (Count)
testsys.cpu_cluster.l2.WritebackClean.hits::writebacks       146690                       # number of WritebackClean hits (Count)
testsys.cpu_cluster.l2.WritebackClean.hits::total       146690                       # number of WritebackClean hits (Count)
testsys.cpu_cluster.l2.WritebackClean.accesses::writebacks       146690                       # number of WritebackClean accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.WritebackClean.accesses::total       146690                       # number of WritebackClean accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.WritebackDirty.hits::writebacks      1474459                       # number of WritebackDirty hits (Count)
testsys.cpu_cluster.l2.WritebackDirty.hits::total      1474459                       # number of WritebackDirty hits (Count)
testsys.cpu_cluster.l2.WritebackDirty.accesses::writebacks      1474459                       # number of WritebackDirty accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.WritebackDirty.accesses::total      1474459                       # number of WritebackDirty accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.power_state.pwrStateResidencyTicks::UNDEFINED 1114203081000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.l2.prefetcher.demandMshrMisses       111944                       # demands not covered by prefetchs (Count)
testsys.cpu_cluster.l2.prefetcher.pfIssued         6750                       # number of hwpf issued (Count)
testsys.cpu_cluster.l2.prefetcher.pfUnused         4319                       # number of HardPF blocks evicted w/o reference (Count)
testsys.cpu_cluster.l2.prefetcher.pfUseful           26                       # number of useful prefetch (Count)
testsys.cpu_cluster.l2.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
testsys.cpu_cluster.l2.prefetcher.accuracy     0.003852                       # accuracy of the prefetcher (Count)
testsys.cpu_cluster.l2.prefetcher.coverage     0.000232                       # coverage brought by this prefetcher (Count)
testsys.cpu_cluster.l2.prefetcher.pfHitInCache         2039                       # number of prefetches hitting in cache (Count)
testsys.cpu_cluster.l2.prefetcher.pfHitInMSHR           77                       # number of prefetches hitting in a MSHR (Count)
testsys.cpu_cluster.l2.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
testsys.cpu_cluster.l2.prefetcher.pfLate         2116                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
testsys.cpu_cluster.l2.prefetcher.pfIdentified         6762                       # number of prefetch candidates identified (Count)
testsys.cpu_cluster.l2.prefetcher.pfBufferHit           12                       # number of redundant prefetches already in prefetch queue (Count)
testsys.cpu_cluster.l2.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
testsys.cpu_cluster.l2.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
testsys.cpu_cluster.l2.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
testsys.cpu_cluster.l2.prefetcher.pfSpanPage         1350                       # number of prefetches that crossed the page (Count)
testsys.cpu_cluster.l2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 1114203081000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.l2.tags.tagsInUse    15307.597048                       # Average ticks per tags in use ((Tick/Count))
testsys.cpu_cluster.l2.tags.totalRefs         3249181                       # Total number of references to valid blocks. (Count)
testsys.cpu_cluster.l2.tags.sampledRefs       1634969                       # Sample count of references to valid blocks. (Count)
testsys.cpu_cluster.l2.tags.avgRefs          1.987304                       # Average number of references to valid blocks. ((Count/Count))
testsys.cpu_cluster.l2.tags.warmupTick              0                       # The tick when the warmup percentage was hit. (Tick)
testsys.cpu_cluster.l2.tags.occupancies::writebacks 15275.085388                       # Average occupied blocks per tick, per requestor ((Count/Tick))
testsys.cpu_cluster.l2.tags.occupancies::cpu_cluster.l2.prefetcher    32.511661                       # Average occupied blocks per tick, per requestor ((Count/Tick))
testsys.cpu_cluster.l2.tags.avgOccs::writebacks     0.932317                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.l2.tags.avgOccs::cpu_cluster.l2.prefetcher     0.001984                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.l2.tags.avgOccs::total     0.934302                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.l2.tags.occupanciesTaskId::1022          128                       # Occupied blocks per task id (Count)
testsys.cpu_cluster.l2.tags.occupanciesTaskId::1023          249                       # Occupied blocks per task id (Count)
testsys.cpu_cluster.l2.tags.occupanciesTaskId::1024        14845                       # Occupied blocks per task id (Count)
testsys.cpu_cluster.l2.tags.ageTaskId_1022::1            1                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.l2.tags.ageTaskId_1022::2           78                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.l2.tags.ageTaskId_1022::3           49                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.l2.tags.ageTaskId_1023::0            1                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.l2.tags.ageTaskId_1023::1           25                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.l2.tags.ageTaskId_1023::2          192                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.l2.tags.ageTaskId_1023::3           18                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.l2.tags.ageTaskId_1023::4           13                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.l2.tags.ageTaskId_1024::0          272                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.l2.tags.ageTaskId_1024::1         1626                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.l2.tags.ageTaskId_1024::2         8007                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.l2.tags.ageTaskId_1024::3         2724                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.l2.tags.ageTaskId_1024::4         2216                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.l2.tags.ratioOccsTaskId::1022     0.007812                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
testsys.cpu_cluster.l2.tags.ratioOccsTaskId::1023     0.015198                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
testsys.cpu_cluster.l2.tags.ratioOccsTaskId::1024     0.906067                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
testsys.cpu_cluster.l2.tags.tagAccesses      55690633                       # Number of tag accesses (Count)
testsys.cpu_cluster.l2.tags.dataAccesses     55690633                       # Number of data accesses (Count)
testsys.cpu_cluster.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1114203081000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.toL2Bus.transDist::ReadReq         1839                       # Transaction distribution (Count)
testsys.cpu_cluster.toL2Bus.transDist::ReadResp      1682628                       # Transaction distribution (Count)
testsys.cpu_cluster.toL2Bus.transDist::WriteReq         1775                       # Transaction distribution (Count)
testsys.cpu_cluster.toL2Bus.transDist::WriteResp         1775                       # Transaction distribution (Count)
testsys.cpu_cluster.toL2Bus.transDist::WritebackDirty      1490536                       # Transaction distribution (Count)
testsys.cpu_cluster.toL2Bus.transDist::WritebackClean       214316                       # Transaction distribution (Count)
testsys.cpu_cluster.toL2Bus.transDist::CleanEvict       162575                       # Transaction distribution (Count)
testsys.cpu_cluster.toL2Bus.transDist::HardPFReq         8299                       # Transaction distribution (Count)
testsys.cpu_cluster.toL2Bus.transDist::UpgradeReq         2891                       # Transaction distribution (Count)
testsys.cpu_cluster.toL2Bus.transDist::UpgradeResp         2891                       # Transaction distribution (Count)
testsys.cpu_cluster.toL2Bus.transDist::ReadExReq        40182                       # Transaction distribution (Count)
testsys.cpu_cluster.toL2Bus.transDist::ReadExResp        40182                       # Transaction distribution (Count)
testsys.cpu_cluster.toL2Bus.transDist::ReadCleanReq       214925                       # Transaction distribution (Count)
testsys.cpu_cluster.toL2Bus.transDist::ReadSharedReq      1465864                       # Transaction distribution (Count)
testsys.cpu_cluster.toL2Bus.transDist::InvalidateReq        13348                       # Transaction distribution (Count)
testsys.cpu_cluster.toL2Bus.transDist::InvalidateResp        13348                       # Transaction distribution (Count)
testsys.cpu_cluster.toL2Bus.pktCount_testsys.cpu_cluster.cpus0.icache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port        92209                       # Packet count per connected requestor and responder (Count)
testsys.cpu_cluster.toL2Bus.pktCount_testsys.cpu_cluster.cpus0.dcache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port        49748                       # Packet count per connected requestor and responder (Count)
testsys.cpu_cluster.toL2Bus.pktCount_testsys.cpu_cluster.cpus0.itb_walker_cache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port         1992                       # Packet count per connected requestor and responder (Count)
testsys.cpu_cluster.toL2Bus.pktCount_testsys.cpu_cluster.cpus0.dtb_walker_cache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port        10135                       # Packet count per connected requestor and responder (Count)
testsys.cpu_cluster.toL2Bus.pktCount_testsys.cpu_cluster.cpus1.icache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port       408752                       # Packet count per connected requestor and responder (Count)
testsys.cpu_cluster.toL2Bus.pktCount_testsys.cpu_cluster.cpus1.dcache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port      4470388                       # Packet count per connected requestor and responder (Count)
testsys.cpu_cluster.toL2Bus.pktCount_testsys.cpu_cluster.cpus1.itb_walker_cache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port         2829                       # Packet count per connected requestor and responder (Count)
testsys.cpu_cluster.toL2Bus.pktCount_testsys.cpu_cluster.cpus1.dtb_walker_cache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port        53648                       # Packet count per connected requestor and responder (Count)
testsys.cpu_cluster.toL2Bus.pktCount_testsys.cpu_cluster.cpus2.icache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port         9540                       # Packet count per connected requestor and responder (Count)
testsys.cpu_cluster.toL2Bus.pktCount_testsys.cpu_cluster.cpus2.dcache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port         3746                       # Packet count per connected requestor and responder (Count)
testsys.cpu_cluster.toL2Bus.pktCount_testsys.cpu_cluster.cpus2.itb_walker_cache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port          129                       # Packet count per connected requestor and responder (Count)
testsys.cpu_cluster.toL2Bus.pktCount_testsys.cpu_cluster.cpus2.dtb_walker_cache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port         1233                       # Packet count per connected requestor and responder (Count)
testsys.cpu_cluster.toL2Bus.pktCount_testsys.cpu_cluster.cpus3.icache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port        53625                       # Packet count per connected requestor and responder (Count)
testsys.cpu_cluster.toL2Bus.pktCount_testsys.cpu_cluster.cpus3.dcache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port        34957                       # Packet count per connected requestor and responder (Count)
testsys.cpu_cluster.toL2Bus.pktCount_testsys.cpu_cluster.cpus3.itb_walker_cache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port         1614                       # Packet count per connected requestor and responder (Count)
testsys.cpu_cluster.toL2Bus.pktCount_testsys.cpu_cluster.cpus3.dtb_walker_cache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port         7663                       # Packet count per connected requestor and responder (Count)
testsys.cpu_cluster.toL2Bus.pktCount::total      5202208                       # Packet count per connected requestor and responder (Count)
testsys.cpu_cluster.toL2Bus.pktSize_testsys.cpu_cluster.cpus0.icache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port      3933376                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.cpu_cluster.toL2Bus.pktSize_testsys.cpu_cluster.cpus0.dcache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port      1493794                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.cpu_cluster.toL2Bus.pktSize_testsys.cpu_cluster.cpus0.itb_walker_cache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port        82176                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.cpu_cluster.toL2Bus.pktSize_testsys.cpu_cluster.cpus0.dtb_walker_cache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port       426944                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.cpu_cluster.toL2Bus.pktSize_testsys.cpu_cluster.cpus1.icache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port     17434688                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.cpu_cluster.toL2Bus.pktSize_testsys.cpu_cluster.cpus1.dcache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port    187730042                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.cpu_cluster.toL2Bus.pktSize_testsys.cpu_cluster.cpus1.itb_walker_cache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port       119488                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.cpu_cluster.toL2Bus.pktSize_testsys.cpu_cluster.cpus1.dtb_walker_cache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port      2281408                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.cpu_cluster.toL2Bus.pktSize_testsys.cpu_cluster.cpus2.icache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port       401664                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.cpu_cluster.toL2Bus.pktSize_testsys.cpu_cluster.cpus2.dcache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port        82792                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.cpu_cluster.toL2Bus.pktSize_testsys.cpu_cluster.cpus2.itb_walker_cache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port         5504                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.cpu_cluster.toL2Bus.pktSize_testsys.cpu_cluster.cpus2.dtb_walker_cache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port        52608                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.cpu_cluster.toL2Bus.pktSize_testsys.cpu_cluster.cpus3.icache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port      2288000                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.cpu_cluster.toL2Bus.pktSize_testsys.cpu_cluster.cpus3.dcache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port      1057138                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.cpu_cluster.toL2Bus.pktSize_testsys.cpu_cluster.cpus3.itb_walker_cache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port        68736                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.cpu_cluster.toL2Bus.pktSize_testsys.cpu_cluster.cpus3.dtb_walker_cache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port       325824                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.cpu_cluster.toL2Bus.pktSize::total    217784182                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.cpu_cluster.toL2Bus.snoops             155166                       # Total snoops (Count)
testsys.cpu_cluster.toL2Bus.snoopTraffic      1477248                       # Total snoop traffic (Byte)
testsys.cpu_cluster.toL2Bus.snoopFanout::samples      1887513                       # Request fanout histogram (Count)
testsys.cpu_cluster.toL2Bus.snoopFanout::mean     0.225698                       # Request fanout histogram (Count)
testsys.cpu_cluster.toL2Bus.snoopFanout::stdev     0.771022                       # Request fanout histogram (Count)
testsys.cpu_cluster.toL2Bus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
testsys.cpu_cluster.toL2Bus.snoopFanout::0      1687169     89.39%     89.39% # Request fanout histogram (Count)
testsys.cpu_cluster.toL2Bus.snoopFanout::1        80434      4.26%     93.65% # Request fanout histogram (Count)
testsys.cpu_cluster.toL2Bus.snoopFanout::2        52716      2.79%     96.44% # Request fanout histogram (Count)
testsys.cpu_cluster.toL2Bus.snoopFanout::3        41332      2.19%     98.63% # Request fanout histogram (Count)
testsys.cpu_cluster.toL2Bus.snoopFanout::4        21116      1.12%     99.75% # Request fanout histogram (Count)
testsys.cpu_cluster.toL2Bus.snoopFanout::5          914      0.05%     99.80% # Request fanout histogram (Count)
testsys.cpu_cluster.toL2Bus.snoopFanout::6          970      0.05%     99.85% # Request fanout histogram (Count)
testsys.cpu_cluster.toL2Bus.snoopFanout::7         1703      0.09%     99.94% # Request fanout histogram (Count)
testsys.cpu_cluster.toL2Bus.snoopFanout::8         1065      0.06%    100.00% # Request fanout histogram (Count)
testsys.cpu_cluster.toL2Bus.snoopFanout::9           89      0.00%    100.00% # Request fanout histogram (Count)
testsys.cpu_cluster.toL2Bus.snoopFanout::10            5      0.00%    100.00% # Request fanout histogram (Count)
testsys.cpu_cluster.toL2Bus.snoopFanout::11            0      0.00%    100.00% # Request fanout histogram (Count)
testsys.cpu_cluster.toL2Bus.snoopFanout::12            0      0.00%    100.00% # Request fanout histogram (Count)
testsys.cpu_cluster.toL2Bus.snoopFanout::13            0      0.00%    100.00% # Request fanout histogram (Count)
testsys.cpu_cluster.toL2Bus.snoopFanout::14            0      0.00%    100.00% # Request fanout histogram (Count)
testsys.cpu_cluster.toL2Bus.snoopFanout::15            0      0.00%    100.00% # Request fanout histogram (Count)
testsys.cpu_cluster.toL2Bus.snoopFanout::16            0      0.00%    100.00% # Request fanout histogram (Count)
testsys.cpu_cluster.toL2Bus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
testsys.cpu_cluster.toL2Bus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
testsys.cpu_cluster.toL2Bus.snoopFanout::max_value           10                       # Request fanout histogram (Count)
testsys.cpu_cluster.toL2Bus.snoopFanout::total      1887513                       # Request fanout histogram (Count)
testsys.cpu_cluster.toL2Bus.power_state.pwrStateResidencyTicks::UNDEFINED 1114203081000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.toL2Bus.reqLayer0.occupancy   1290102999                       # Layer occupancy (ticks) (Tick)
testsys.cpu_cluster.toL2Bus.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
testsys.cpu_cluster.toL2Bus.respLayer0.occupancy     15395415                       # Layer occupancy (ticks) (Tick)
testsys.cpu_cluster.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
testsys.cpu_cluster.toL2Bus.respLayer1.occupancy      8292687                       # Layer occupancy (ticks) (Tick)
testsys.cpu_cluster.toL2Bus.respLayer1.utilization          0.0                       # Layer utilization (Ratio)
testsys.cpu_cluster.toL2Bus.respLayer10.occupancy        21500                       # Layer occupancy (ticks) (Tick)
testsys.cpu_cluster.toL2Bus.respLayer10.utilization          0.0                       # Layer utilization (Ratio)
testsys.cpu_cluster.toL2Bus.respLayer11.occupancy       205998                       # Layer occupancy (ticks) (Tick)
testsys.cpu_cluster.toL2Bus.respLayer11.utilization          0.0                       # Layer utilization (Ratio)
testsys.cpu_cluster.toL2Bus.respLayer12.occupancy      8954681                       # Layer occupancy (ticks) (Tick)
testsys.cpu_cluster.toL2Bus.respLayer12.utilization          0.0                       # Layer utilization (Ratio)
testsys.cpu_cluster.toL2Bus.respLayer13.occupancy      5646170                       # Layer occupancy (ticks) (Tick)
testsys.cpu_cluster.toL2Bus.respLayer13.utilization          0.0                       # Layer utilization (Ratio)
testsys.cpu_cluster.toL2Bus.respLayer14.occupancy       271245                       # Layer occupancy (ticks) (Tick)
testsys.cpu_cluster.toL2Bus.respLayer14.utilization          0.0                       # Layer utilization (Ratio)
testsys.cpu_cluster.toL2Bus.respLayer15.occupancy      1288988                       # Layer occupancy (ticks) (Tick)
testsys.cpu_cluster.toL2Bus.respLayer15.utilization          0.0                       # Layer utilization (Ratio)
testsys.cpu_cluster.toL2Bus.respLayer2.occupancy       354000                       # Layer occupancy (ticks) (Tick)
testsys.cpu_cluster.toL2Bus.respLayer2.utilization          0.0                       # Layer utilization (Ratio)
testsys.cpu_cluster.toL2Bus.respLayer3.occupancy      1733743                       # Layer occupancy (ticks) (Tick)
testsys.cpu_cluster.toL2Bus.respLayer3.utilization          0.0                       # Layer utilization (Ratio)
testsys.cpu_cluster.toL2Bus.respLayer4.occupancy     68195638                       # Layer occupancy (ticks) (Tick)
testsys.cpu_cluster.toL2Bus.respLayer4.utilization          0.0                       # Layer utilization (Ratio)
testsys.cpu_cluster.toL2Bus.respLayer5.occupancy    743577231                       # Layer occupancy (ticks) (Tick)
testsys.cpu_cluster.toL2Bus.respLayer5.utilization          0.0                       # Layer utilization (Ratio)
testsys.cpu_cluster.toL2Bus.respLayer6.occupancy       481498                       # Layer occupancy (ticks) (Tick)
testsys.cpu_cluster.toL2Bus.respLayer6.utilization          0.0                       # Layer utilization (Ratio)
testsys.cpu_cluster.toL2Bus.respLayer7.occupancy      9003239                       # Layer occupancy (ticks) (Tick)
testsys.cpu_cluster.toL2Bus.respLayer7.utilization          0.0                       # Layer utilization (Ratio)
testsys.cpu_cluster.toL2Bus.respLayer8.occupancy      1639470                       # Layer occupancy (ticks) (Tick)
testsys.cpu_cluster.toL2Bus.respLayer8.utilization          0.0                       # Layer utilization (Ratio)
testsys.cpu_cluster.toL2Bus.respLayer9.occupancy       970494                       # Layer occupancy (ticks) (Tick)
testsys.cpu_cluster.toL2Bus.respLayer9.utilization          0.0                       # Layer utilization (Ratio)
testsys.cpu_cluster.toL2Bus.snoop_filter.totRequests      3466247                       # Total number of requests made to the snoop filter. (Count)
testsys.cpu_cluster.toL2Bus.snoop_filter.hitSingleRequests      1687906                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
testsys.cpu_cluster.toL2Bus.snoop_filter.hitMultiRequests       129498                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
testsys.cpu_cluster.toL2Bus.snoop_filter.totSnoops       112341                       # Total number of snoops made to the snoop filter. (Count)
testsys.cpu_cluster.toL2Bus.snoop_filter.hitSingleSnoops        39026                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
testsys.cpu_cluster.toL2Bus.snoop_filter.hitMultiSnoops        73315                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
testsys.cpu_cluster.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
testsys.iobridge.power_state.pwrStateResidencyTicks::UNDEFINED 1114203081000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.iobus.transDist::ReadReq                 1345                       # Transaction distribution (Count)
testsys.iobus.transDist::ReadResp                1345                       # Transaction distribution (Count)
testsys.iobus.transDist::WriteReq                1495                       # Transaction distribution (Count)
testsys.iobus.transDist::WriteResp               1495                       # Transaction distribution (Count)
testsys.iobus.pktCount_testsys.iobridge.mem_side_port::testsys.pci_devices0.pio           82                       # Packet count per connected requestor and responder (Count)
testsys.iobus.pktCount_testsys.iobridge.mem_side_port::testsys.realview.uart0.pio         5598                       # Packet count per connected requestor and responder (Count)
testsys.iobus.pktCount_testsys.iobridge.mem_side_port::total         5680                       # Packet count per connected requestor and responder (Count)
testsys.iobus.pktCount::total                    5680                       # Packet count per connected requestor and responder (Count)
testsys.iobus.pktSize_testsys.iobridge.mem_side_port::testsys.pci_devices0.pio           64                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.iobus.pktSize_testsys.iobridge.mem_side_port::testsys.realview.uart0.pio         5598                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.iobus.pktSize_testsys.iobridge.mem_side_port::total         5662                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.iobus.pktSize::total                     5662                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.iobus.power_state.pwrStateResidencyTicks::UNDEFINED 1114203081000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.iobus.reqLayer0.occupancy               79750                       # Layer occupancy (ticks) (Tick)
testsys.iobus.reqLayer0.utilization               0.0                       # Layer utilization (Ratio)
testsys.iobus.reqLayer18.occupancy            5289751                       # Layer occupancy (ticks) (Tick)
testsys.iobus.reqLayer18.utilization              0.0                       # Layer utilization (Ratio)
testsys.iobus.respLayer5.occupancy            4185000                       # Layer occupancy (ticks) (Tick)
testsys.iobus.respLayer5.utilization              0.0                       # Layer utilization (Ratio)
testsys.iocache.blockedCycles::no_mshrs             0                       # number of cycles access was blocked (Cycle)
testsys.iocache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
testsys.iocache.blockedCauses::no_mshrs             0                       # number of times access was blocked (Count)
testsys.iocache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
testsys.iocache.avgBlocked::no_mshrs              nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.iocache.avgBlocked::no_targets            nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.iocache.replacements                        0                       # number of replacements (Count)
testsys.iocache.power_state.pwrStateResidencyTicks::UNDEFINED 1114203081000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.iocache.tags.tagsInUse                      0                       # Average ticks per tags in use ((Tick/Count))
testsys.iocache.tags.totalRefs                      0                       # Total number of references to valid blocks. (Count)
testsys.iocache.tags.sampledRefs                    0                       # Sample count of references to valid blocks. (Count)
testsys.iocache.tags.avgRefs                      nan                       # Average number of references to valid blocks. ((Count/Count))
testsys.iocache.tags.warmupTick                     0                       # The tick when the warmup percentage was hit. (Tick)
testsys.iocache.tags.tagAccesses                    0                       # Number of tag accesses (Count)
testsys.iocache.tags.dataAccesses                   0                       # Number of data accesses (Count)
testsys.iocache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1114203081000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.mem_ctrls.avgPriority_writebacks::samples     16077.00                       # Average QoS priority value for accepted requests (Count)
testsys.mem_ctrls.avgPriority_cpu_cluster.cpus0.mmu.dtb_walker::samples      1313.00                       # Average QoS priority value for accepted requests (Count)
testsys.mem_ctrls.avgPriority_cpu_cluster.cpus0.mmu.itb_walker::samples       302.00                       # Average QoS priority value for accepted requests (Count)
testsys.mem_ctrls.avgPriority_cpu_cluster.cpus0.inst::samples     14837.00                       # Average QoS priority value for accepted requests (Count)
testsys.mem_ctrls.avgPriority_cpu_cluster.cpus0.data::samples      4490.00                       # Average QoS priority value for accepted requests (Count)
testsys.mem_ctrls.avgPriority_cpu_cluster.cpus1.mmu.dtb_walker::samples      6279.00                       # Average QoS priority value for accepted requests (Count)
testsys.mem_ctrls.avgPriority_cpu_cluster.cpus1.mmu.itb_walker::samples       428.00                       # Average QoS priority value for accepted requests (Count)
testsys.mem_ctrls.avgPriority_cpu_cluster.cpus1.inst::samples     38953.00                       # Average QoS priority value for accepted requests (Count)
testsys.mem_ctrls.avgPriority_cpu_cluster.cpus1.data::samples     28498.00                       # Average QoS priority value for accepted requests (Count)
testsys.mem_ctrls.avgPriority_cpu_cluster.cpus2.mmu.dtb_walker::samples       178.00                       # Average QoS priority value for accepted requests (Count)
testsys.mem_ctrls.avgPriority_cpu_cluster.cpus2.mmu.itb_walker::samples        29.00                       # Average QoS priority value for accepted requests (Count)
testsys.mem_ctrls.avgPriority_cpu_cluster.cpus2.inst::samples      2382.00                       # Average QoS priority value for accepted requests (Count)
testsys.mem_ctrls.avgPriority_cpu_cluster.cpus2.data::samples       651.00                       # Average QoS priority value for accepted requests (Count)
testsys.mem_ctrls.avgPriority_cpu_cluster.cpus3.mmu.dtb_walker::samples      1043.00                       # Average QoS priority value for accepted requests (Count)
testsys.mem_ctrls.avgPriority_cpu_cluster.cpus3.mmu.itb_walker::samples       302.00                       # Average QoS priority value for accepted requests (Count)
testsys.mem_ctrls.avgPriority_cpu_cluster.cpus3.inst::samples      8279.00                       # Average QoS priority value for accepted requests (Count)
testsys.mem_ctrls.avgPriority_cpu_cluster.cpus3.data::samples      3808.00                       # Average QoS priority value for accepted requests (Count)
testsys.mem_ctrls.avgPriority_cpu_cluster.l2.prefetcher::samples      4360.00                       # Average QoS priority value for accepted requests (Count)
testsys.mem_ctrls.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (Second)
testsys.mem_ctrls.priorityMaxLatency     0.965764460750                       # per QoS priority maximum request to response latency (Second)
testsys.mem_ctrls.numReadWriteTurnArounds          904                       # Number of turnarounds from READ to WRITE (Count)
testsys.mem_ctrls.numWriteReadTurnArounds          904                       # Number of turnarounds from WRITE to READ (Count)
testsys.mem_ctrls.numStayReadState             399878                       # Number of times bus staying in READ state (Count)
testsys.mem_ctrls.numStayWriteState             15184                       # Number of times bus staying in WRITE state (Count)
testsys.mem_ctrls.readReqs                     116191                       # Number of read requests accepted (Count)
testsys.mem_ctrls.writeReqs                     16077                       # Number of write requests accepted (Count)
testsys.mem_ctrls.readBursts                   116191                       # Number of controller read bursts, including those serviced by the write queue (Count)
testsys.mem_ctrls.writeBursts                   16077                       # Number of controller write bursts, including those merged in the write queue (Count)
testsys.mem_ctrls.servicedByWrQ                    59                       # Number of controller read bursts serviced by the write queue (Count)
testsys.mem_ctrls.mergedWrBursts                    0                       # Number of controller write bursts merged with an existing one (Count)
testsys.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
testsys.mem_ctrls.avgRdQLen                      1.08                       # Average read queue length when enqueuing ((Count/Tick))
testsys.mem_ctrls.avgWrQLen                     25.00                       # Average write queue length when enqueuing ((Count/Tick))
testsys.mem_ctrls.numRdRetry                        0                       # Number of times read queue was full causing retry (Count)
testsys.mem_ctrls.numWrRetry                        0                       # Number of times write queue was full causing retry (Count)
testsys.mem_ctrls.readPktSize::0                    0                       # Read request sizes (log2) (Count)
testsys.mem_ctrls.readPktSize::1                    0                       # Read request sizes (log2) (Count)
testsys.mem_ctrls.readPktSize::2                    0                       # Read request sizes (log2) (Count)
testsys.mem_ctrls.readPktSize::3                    0                       # Read request sizes (log2) (Count)
testsys.mem_ctrls.readPktSize::4                    0                       # Read request sizes (log2) (Count)
testsys.mem_ctrls.readPktSize::5                    0                       # Read request sizes (log2) (Count)
testsys.mem_ctrls.readPktSize::6               116191                       # Read request sizes (log2) (Count)
testsys.mem_ctrls.writePktSize::0                   0                       # Write request sizes (log2) (Count)
testsys.mem_ctrls.writePktSize::1                   0                       # Write request sizes (log2) (Count)
testsys.mem_ctrls.writePktSize::2                   0                       # Write request sizes (log2) (Count)
testsys.mem_ctrls.writePktSize::3                   0                       # Write request sizes (log2) (Count)
testsys.mem_ctrls.writePktSize::4                   0                       # Write request sizes (log2) (Count)
testsys.mem_ctrls.writePktSize::5                   0                       # Write request sizes (log2) (Count)
testsys.mem_ctrls.writePktSize::6               16077                       # Write request sizes (log2) (Count)
testsys.mem_ctrls.rdQLenPdf::0                  87899                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::1                  17061                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::2                   5714                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::3                   2500                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::4                    978                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::5                    569                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::6                    478                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::7                    440                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::8                    404                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::9                     63                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::10                    12                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::11                     6                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::12                     2                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::13                     3                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::14                     1                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::15                     1                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::16                     1                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::17                     0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::18                     0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::19                     0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::20                     0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::21                     0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::22                     0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::23                     0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::24                     0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::25                     0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::26                     0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::27                     0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::28                     0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::29                     0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::30                     0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::31                     0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::0                      0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::1                      0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::2                      0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::3                      0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::4                      0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::5                      0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::6                      0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::7                      0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::8                      0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::9                      0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::10                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::11                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::12                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::13                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::14                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::15                   262                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::16                   353                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::17                   755                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::18                   902                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::19                   972                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::20                   977                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::21                   983                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::22                  1005                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::23                  1010                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::24                  1015                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::25                  1002                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::26                  1015                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::27                   993                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::28                  1003                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::29                  1003                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::30                   934                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::31                   915                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::32                   908                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::33                    14                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::34                     8                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::35                     8                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::36                     9                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::37                     8                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::38                     5                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::39                     7                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::40                     3                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::41                     4                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::42                     2                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::43                     2                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::44                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::45                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::46                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::47                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::48                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::49                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::50                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::51                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::52                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::53                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::54                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::55                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::56                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::57                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::58                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::59                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::60                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::61                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::62                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::63                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.rdPerTurnAround::samples          904                       # Reads before turning the bus around for writes (Count)
testsys.mem_ctrls.rdPerTurnAround::mean    128.264381                       # Reads before turning the bus around for writes (Count)
testsys.mem_ctrls.rdPerTurnAround::stdev   792.860946                       # Reads before turning the bus around for writes (Count)
testsys.mem_ctrls.rdPerTurnAround::0-1023          899     99.45%     99.45% # Reads before turning the bus around for writes (Count)
testsys.mem_ctrls.rdPerTurnAround::2048-3071            1      0.11%     99.56% # Reads before turning the bus around for writes (Count)
testsys.mem_ctrls.rdPerTurnAround::3072-4095            1      0.11%     99.67% # Reads before turning the bus around for writes (Count)
testsys.mem_ctrls.rdPerTurnAround::6144-7167            1      0.11%     99.78% # Reads before turning the bus around for writes (Count)
testsys.mem_ctrls.rdPerTurnAround::9216-10239            1      0.11%     99.89% # Reads before turning the bus around for writes (Count)
testsys.mem_ctrls.rdPerTurnAround::19456-20479            1      0.11%    100.00% # Reads before turning the bus around for writes (Count)
testsys.mem_ctrls.rdPerTurnAround::total          904                       # Reads before turning the bus around for writes (Count)
testsys.mem_ctrls.wrPerTurnAround::samples          904                       # Writes before turning the bus around for reads (Count)
testsys.mem_ctrls.wrPerTurnAround::mean     17.775442                       # Writes before turning the bus around for reads (Count)
testsys.mem_ctrls.wrPerTurnAround::gmean    17.482524                       # Writes before turning the bus around for reads (Count)
testsys.mem_ctrls.wrPerTurnAround::stdev     3.757225                       # Writes before turning the bus around for reads (Count)
testsys.mem_ctrls.wrPerTurnAround::16             603     66.70%     66.70% # Writes before turning the bus around for reads (Count)
testsys.mem_ctrls.wrPerTurnAround::17              19      2.10%     68.81% # Writes before turning the bus around for reads (Count)
testsys.mem_ctrls.wrPerTurnAround::18             105     11.62%     80.42% # Writes before turning the bus around for reads (Count)
testsys.mem_ctrls.wrPerTurnAround::19              42      4.65%     85.07% # Writes before turning the bus around for reads (Count)
testsys.mem_ctrls.wrPerTurnAround::20              14      1.55%     86.62% # Writes before turning the bus around for reads (Count)
testsys.mem_ctrls.wrPerTurnAround::21              23      2.54%     89.16% # Writes before turning the bus around for reads (Count)
testsys.mem_ctrls.wrPerTurnAround::22              13      1.44%     90.60% # Writes before turning the bus around for reads (Count)
testsys.mem_ctrls.wrPerTurnAround::23              13      1.44%     92.04% # Writes before turning the bus around for reads (Count)
testsys.mem_ctrls.wrPerTurnAround::24              16      1.77%     93.81% # Writes before turning the bus around for reads (Count)
testsys.mem_ctrls.wrPerTurnAround::25               8      0.88%     94.69% # Writes before turning the bus around for reads (Count)
testsys.mem_ctrls.wrPerTurnAround::26               5      0.55%     95.24% # Writes before turning the bus around for reads (Count)
testsys.mem_ctrls.wrPerTurnAround::27               2      0.22%     95.46% # Writes before turning the bus around for reads (Count)
testsys.mem_ctrls.wrPerTurnAround::28              10      1.11%     96.57% # Writes before turning the bus around for reads (Count)
testsys.mem_ctrls.wrPerTurnAround::29               8      0.88%     97.46% # Writes before turning the bus around for reads (Count)
testsys.mem_ctrls.wrPerTurnAround::30               2      0.22%     97.68% # Writes before turning the bus around for reads (Count)
testsys.mem_ctrls.wrPerTurnAround::31               4      0.44%     98.12% # Writes before turning the bus around for reads (Count)
testsys.mem_ctrls.wrPerTurnAround::32               3      0.33%     98.45% # Writes before turning the bus around for reads (Count)
testsys.mem_ctrls.wrPerTurnAround::33               2      0.22%     98.67% # Writes before turning the bus around for reads (Count)
testsys.mem_ctrls.wrPerTurnAround::34               1      0.11%     98.78% # Writes before turning the bus around for reads (Count)
testsys.mem_ctrls.wrPerTurnAround::35               3      0.33%     99.12% # Writes before turning the bus around for reads (Count)
testsys.mem_ctrls.wrPerTurnAround::36               6      0.66%     99.78% # Writes before turning the bus around for reads (Count)
testsys.mem_ctrls.wrPerTurnAround::37               1      0.11%     99.89% # Writes before turning the bus around for reads (Count)
testsys.mem_ctrls.wrPerTurnAround::44               1      0.11%    100.00% # Writes before turning the bus around for reads (Count)
testsys.mem_ctrls.wrPerTurnAround::total          904                       # Writes before turning the bus around for reads (Count)
testsys.mem_ctrls.bytesReadWrQ                   3776                       # Total number of bytes read from write queue (Byte)
testsys.mem_ctrls.bytesReadSys                7436224                       # Total read bytes from the system interface side (Byte)
testsys.mem_ctrls.bytesWrittenSys             1028928                       # Total written bytes from the system interface side (Byte)
testsys.mem_ctrls.avgRdBWSys             11911326.76790346                       # Average system read bandwidth in Byte/s ((Byte/Second))
testsys.mem_ctrls.avgWrBWSys             1648134.54095054                       # Average system write bandwidth in Byte/s ((Byte/Second))
testsys.mem_ctrls.totGap                 624298571500                       # Total gap between requests (Tick)
testsys.mem_ctrls.avgGap                   4719951.70                       # Average gap between requests ((Tick/Count))
testsys.mem_ctrls.requestorReadBytes::cpu_cluster.cpus0.mmu.dtb_walker        84032                       # Per-requestor bytes read from memory (Byte)
testsys.mem_ctrls.requestorReadBytes::cpu_cluster.cpus0.mmu.itb_walker        19328                       # Per-requestor bytes read from memory (Byte)
testsys.mem_ctrls.requestorReadBytes::cpu_cluster.cpus0.inst       949568                       # Per-requestor bytes read from memory (Byte)
testsys.mem_ctrls.requestorReadBytes::cpu_cluster.cpus0.data       287360                       # Per-requestor bytes read from memory (Byte)
testsys.mem_ctrls.requestorReadBytes::cpu_cluster.cpus1.mmu.dtb_walker       401856                       # Per-requestor bytes read from memory (Byte)
testsys.mem_ctrls.requestorReadBytes::cpu_cluster.cpus1.mmu.itb_walker        27392                       # Per-requestor bytes read from memory (Byte)
testsys.mem_ctrls.requestorReadBytes::cpu_cluster.cpus1.inst      2492992                       # Per-requestor bytes read from memory (Byte)
testsys.mem_ctrls.requestorReadBytes::cpu_cluster.cpus1.data      1823872                       # Per-requestor bytes read from memory (Byte)
testsys.mem_ctrls.requestorReadBytes::cpu_cluster.cpus2.mmu.dtb_walker        11392                       # Per-requestor bytes read from memory (Byte)
testsys.mem_ctrls.requestorReadBytes::cpu_cluster.cpus2.mmu.itb_walker         1856                       # Per-requestor bytes read from memory (Byte)
testsys.mem_ctrls.requestorReadBytes::cpu_cluster.cpus2.inst       152448                       # Per-requestor bytes read from memory (Byte)
testsys.mem_ctrls.requestorReadBytes::cpu_cluster.cpus2.data        41664                       # Per-requestor bytes read from memory (Byte)
testsys.mem_ctrls.requestorReadBytes::cpu_cluster.cpus3.mmu.dtb_walker        66752                       # Per-requestor bytes read from memory (Byte)
testsys.mem_ctrls.requestorReadBytes::cpu_cluster.cpus3.mmu.itb_walker        19328                       # Per-requestor bytes read from memory (Byte)
testsys.mem_ctrls.requestorReadBytes::cpu_cluster.cpus3.inst       529856                       # Per-requestor bytes read from memory (Byte)
testsys.mem_ctrls.requestorReadBytes::cpu_cluster.cpus3.data       243712                       # Per-requestor bytes read from memory (Byte)
testsys.mem_ctrls.requestorReadBytes::cpu_cluster.l2.prefetcher       279040                       # Per-requestor bytes read from memory (Byte)
testsys.mem_ctrls.requestorWriteBytes::writebacks      1028416                       # Per-requestor bytes write to memory (Byte)
testsys.mem_ctrls.requestorReadRate::cpu_cluster.cpus0.mmu.dtb_walker 134602.267355107062                       # Per-requestor bytes read from memory rate ((Byte/Second))
testsys.mem_ctrls.requestorReadRate::cpu_cluster.cpus0.mmu.itb_walker 30959.546642225687                       # Per-requestor bytes read from memory rate ((Byte/Second))
testsys.mem_ctrls.requestorReadRate::cpu_cluster.cpus0.inst 1521015.872618220281                       # Per-requestor bytes read from memory rate ((Byte/Second))
testsys.mem_ctrls.requestorReadRate::cpu_cluster.cpus0.data 460292.597429117013                       # Per-requestor bytes read from memory rate ((Byte/Second))
testsys.mem_ctrls.requestorReadRate::cpu_cluster.cpus1.mmu.dtb_walker 643692.031015016837                       # Per-requestor bytes read from memory rate ((Byte/Second))
testsys.mem_ctrls.requestorReadRate::cpu_cluster.cpus1.mmu.itb_walker 43876.443585670844                       # Per-requestor bytes read from memory rate ((Byte/Second))
testsys.mem_ctrls.requestorReadRate::cpu_cluster.cpus1.inst 3993268.941571580246                       # Per-requestor bytes read from memory rate ((Byte/Second))
testsys.mem_ctrls.requestorReadRate::cpu_cluster.cpus1.data 2921474.040430952329                       # Per-requestor bytes read from memory rate ((Byte/Second))
testsys.mem_ctrls.requestorReadRate::cpu_cluster.cpus2.mmu.dtb_walker 18247.679808993948                       # Per-requestor bytes read from memory rate ((Byte/Second))
testsys.mem_ctrls.requestorReadRate::cpu_cluster.cpus2.mmu.itb_walker 2972.936598094520                       # Per-requestor bytes read from memory rate ((Byte/Second))
testsys.mem_ctrls.requestorReadRate::cpu_cluster.cpus2.inst 244190.861264177453                       # Per-requestor bytes read from memory rate ((Byte/Second))
testsys.mem_ctrls.requestorReadRate::cpu_cluster.cpus2.data 66737.300874466629                       # Per-requestor bytes read from memory rate ((Byte/Second))
testsys.mem_ctrls.requestorReadRate::cpu_cluster.cpus3.mmu.dtb_walker 106923.202476296006                       # Per-requestor bytes read from memory rate ((Byte/Second))
testsys.mem_ctrls.requestorReadRate::cpu_cluster.cpus3.mmu.itb_walker 30959.546642225687                       # Per-requestor bytes read from memory rate ((Byte/Second))
testsys.mem_ctrls.requestorReadRate::cpu_cluster.cpus3.inst 848722.141228432069                       # Per-requestor bytes read from memory rate ((Byte/Second))
testsys.mem_ctrls.requestorReadRate::cpu_cluster.cpus3.data 390377.329846342443                       # Per-requestor bytes read from memory rate ((Byte/Second))
testsys.mem_ctrls.requestorReadRate::cpu_cluster.l2.prefetcher 446965.640265245049                       # Per-requestor bytes read from memory rate ((Byte/Second))
testsys.mem_ctrls.requestorWriteRate::writebacks 1647314.420509684132                       # Per-requestor bytes write to memory rate ((Byte/Second))
testsys.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus0.mmu.dtb_walker         1313                       # Per-requestor read serviced memory accesses (Count)
testsys.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus0.mmu.itb_walker          302                       # Per-requestor read serviced memory accesses (Count)
testsys.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus0.inst        14837                       # Per-requestor read serviced memory accesses (Count)
testsys.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus0.data         4494                       # Per-requestor read serviced memory accesses (Count)
testsys.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus1.mmu.dtb_walker         6279                       # Per-requestor read serviced memory accesses (Count)
testsys.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus1.mmu.itb_walker          428                       # Per-requestor read serviced memory accesses (Count)
testsys.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus1.inst        38954                       # Per-requestor read serviced memory accesses (Count)
testsys.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus1.data        28549                       # Per-requestor read serviced memory accesses (Count)
testsys.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus2.mmu.dtb_walker          178                       # Per-requestor read serviced memory accesses (Count)
testsys.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus2.mmu.itb_walker           29                       # Per-requestor read serviced memory accesses (Count)
testsys.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus2.inst         2382                       # Per-requestor read serviced memory accesses (Count)
testsys.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus2.data          651                       # Per-requestor read serviced memory accesses (Count)
testsys.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus3.mmu.dtb_walker         1043                       # Per-requestor read serviced memory accesses (Count)
testsys.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus3.mmu.itb_walker          302                       # Per-requestor read serviced memory accesses (Count)
testsys.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus3.inst         8279                       # Per-requestor read serviced memory accesses (Count)
testsys.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus3.data         3809                       # Per-requestor read serviced memory accesses (Count)
testsys.mem_ctrls.requestorReadAccesses::cpu_cluster.l2.prefetcher         4362                       # Per-requestor read serviced memory accesses (Count)
testsys.mem_ctrls.requestorWriteAccesses::writebacks        16077                       # Per-requestor write serviced memory accesses (Count)
testsys.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus0.mmu.dtb_walker     55075750                       # Per-requestor read total memory access latency (Tick)
testsys.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus0.mmu.itb_walker     12740751                       # Per-requestor read total memory access latency (Tick)
testsys.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus0.inst    486742001                       # Per-requestor read total memory access latency (Tick)
testsys.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus0.data    174080503                       # Per-requestor read total memory access latency (Tick)
testsys.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus1.mmu.dtb_walker    247441500                       # Per-requestor read total memory access latency (Tick)
testsys.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus1.mmu.itb_walker     16427750                       # Per-requestor read total memory access latency (Tick)
testsys.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus1.inst   1145304001                       # Per-requestor read total memory access latency (Tick)
testsys.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus1.data   1027020893                       # Per-requestor read total memory access latency (Tick)
testsys.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus2.mmu.dtb_walker      8720750                       # Per-requestor read total memory access latency (Tick)
testsys.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus2.mmu.itb_walker      1439250                       # Per-requestor read total memory access latency (Tick)
testsys.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus2.inst     98572250                       # Per-requestor read total memory access latency (Tick)
testsys.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus2.data     32511500                       # Per-requestor read total memory access latency (Tick)
testsys.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus3.mmu.dtb_walker     44764500                       # Per-requestor read total memory access latency (Tick)
testsys.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus3.mmu.itb_walker     11864750                       # Per-requestor read total memory access latency (Tick)
testsys.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus3.inst    290330001                       # Per-requestor read total memory access latency (Tick)
testsys.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus3.data    152701539                       # Per-requestor read total memory access latency (Tick)
testsys.mem_ctrls.requestorReadTotalLat::cpu_cluster.l2.prefetcher    203901111                       # Per-requestor read total memory access latency (Tick)
testsys.mem_ctrls.requestorWriteTotalLat::writebacks 15521114563000                       # Per-requestor write total memory access latency (Tick)
testsys.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus0.mmu.dtb_walker     41946.50                       # Per-requestor read average memory access latency ((Tick/Count))
testsys.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus0.mmu.itb_walker     42187.92                       # Per-requestor read average memory access latency ((Tick/Count))
testsys.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus0.inst     32805.96                       # Per-requestor read average memory access latency ((Tick/Count))
testsys.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus0.data     38736.20                       # Per-requestor read average memory access latency ((Tick/Count))
testsys.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus1.mmu.dtb_walker     39407.79                       # Per-requestor read average memory access latency ((Tick/Count))
testsys.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus1.mmu.itb_walker     38382.59                       # Per-requestor read average memory access latency ((Tick/Count))
testsys.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus1.inst     29401.45                       # Per-requestor read average memory access latency ((Tick/Count))
testsys.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus1.data     35973.97                       # Per-requestor read average memory access latency ((Tick/Count))
testsys.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus2.mmu.dtb_walker     48992.98                       # Per-requestor read average memory access latency ((Tick/Count))
testsys.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus2.mmu.itb_walker     49629.31                       # Per-requestor read average memory access latency ((Tick/Count))
testsys.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus2.inst     41382.14                       # Per-requestor read average memory access latency ((Tick/Count))
testsys.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus2.data     49940.86                       # Per-requestor read average memory access latency ((Tick/Count))
testsys.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus3.mmu.dtb_walker     42918.98                       # Per-requestor read average memory access latency ((Tick/Count))
testsys.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus3.mmu.itb_walker     39287.25                       # Per-requestor read average memory access latency ((Tick/Count))
testsys.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus3.inst     35068.25                       # Per-requestor read average memory access latency ((Tick/Count))
testsys.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus3.data     40089.67                       # Per-requestor read average memory access latency ((Tick/Count))
testsys.mem_ctrls.requestorReadAvgLat::cpu_cluster.l2.prefetcher     46744.87                       # Per-requestor read average memory access latency ((Tick/Count))
testsys.mem_ctrls.requestorWriteAvgLat::writebacks 965423559.31                       # Per-requestor write average memory access latency ((Tick/Count))
testsys.mem_ctrls.dram.bytesRead::cpu_cluster.cpus0.mmu.dtb_walker        84032                       # Number of bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesRead::cpu_cluster.cpus0.mmu.itb_walker        19328                       # Number of bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesRead::cpu_cluster.cpus0.inst       949568                       # Number of bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesRead::cpu_cluster.cpus0.data       287616                       # Number of bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesRead::cpu_cluster.cpus1.mmu.dtb_walker       401856                       # Number of bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesRead::cpu_cluster.cpus1.mmu.itb_walker        27392                       # Number of bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesRead::cpu_cluster.cpus1.inst      2493056                       # Number of bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesRead::cpu_cluster.cpus1.data      1827136                       # Number of bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesRead::cpu_cluster.cpus2.mmu.dtb_walker        11392                       # Number of bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesRead::cpu_cluster.cpus2.mmu.itb_walker         1856                       # Number of bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesRead::cpu_cluster.cpus2.inst       152448                       # Number of bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesRead::cpu_cluster.cpus2.data        41664                       # Number of bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesRead::cpu_cluster.cpus3.mmu.dtb_walker        66752                       # Number of bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesRead::cpu_cluster.cpus3.mmu.itb_walker        19328                       # Number of bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesRead::cpu_cluster.cpus3.inst       529856                       # Number of bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesRead::cpu_cluster.cpus3.data       243776                       # Number of bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesRead::cpu_cluster.l2.prefetcher       279168                       # Number of bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesRead::total       7436224                       # Number of bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesInstRead::cpu_cluster.cpus0.inst       949568                       # Number of instructions bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesInstRead::cpu_cluster.cpus1.inst      2493056                       # Number of instructions bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesInstRead::cpu_cluster.cpus2.inst       152448                       # Number of instructions bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesInstRead::cpu_cluster.cpus3.inst       529856                       # Number of instructions bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesInstRead::total      4124928                       # Number of instructions bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesWritten::writebacks      1028928                       # Number of bytes written to this memory (Byte)
testsys.mem_ctrls.dram.bytesWritten::total      1028928                       # Number of bytes written to this memory (Byte)
testsys.mem_ctrls.dram.numReads::cpu_cluster.cpus0.mmu.dtb_walker         1313                       # Number of read requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numReads::cpu_cluster.cpus0.mmu.itb_walker          302                       # Number of read requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numReads::cpu_cluster.cpus0.inst        14837                       # Number of read requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numReads::cpu_cluster.cpus0.data         4494                       # Number of read requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numReads::cpu_cluster.cpus1.mmu.dtb_walker         6279                       # Number of read requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numReads::cpu_cluster.cpus1.mmu.itb_walker          428                       # Number of read requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numReads::cpu_cluster.cpus1.inst        38954                       # Number of read requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numReads::cpu_cluster.cpus1.data        28549                       # Number of read requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numReads::cpu_cluster.cpus2.mmu.dtb_walker          178                       # Number of read requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numReads::cpu_cluster.cpus2.mmu.itb_walker           29                       # Number of read requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numReads::cpu_cluster.cpus2.inst         2382                       # Number of read requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numReads::cpu_cluster.cpus2.data          651                       # Number of read requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numReads::cpu_cluster.cpus3.mmu.dtb_walker         1043                       # Number of read requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numReads::cpu_cluster.cpus3.mmu.itb_walker          302                       # Number of read requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numReads::cpu_cluster.cpus3.inst         8279                       # Number of read requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numReads::cpu_cluster.cpus3.data         3809                       # Number of read requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numReads::cpu_cluster.l2.prefetcher         4362                       # Number of read requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numReads::total         116191                       # Number of read requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numWrites::writebacks        16077                       # Number of write requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numWrites::total         16077                       # Number of write requests responded to by this memory (Count)
testsys.mem_ctrls.dram.bwRead::cpu_cluster.cpus0.mmu.dtb_walker       134602                       # Total read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwRead::cpu_cluster.cpus0.mmu.itb_walker        30960                       # Total read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwRead::cpu_cluster.cpus0.inst      1521016                       # Total read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwRead::cpu_cluster.cpus0.data       460703                       # Total read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwRead::cpu_cluster.cpus1.mmu.dtb_walker       643692                       # Total read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwRead::cpu_cluster.cpus1.mmu.itb_walker        43876                       # Total read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwRead::cpu_cluster.cpus1.inst      3993371                       # Total read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwRead::cpu_cluster.cpus1.data      2926702                       # Total read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwRead::cpu_cluster.cpus2.mmu.dtb_walker        18248                       # Total read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwRead::cpu_cluster.cpus2.mmu.itb_walker         2973                       # Total read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwRead::cpu_cluster.cpus2.inst       244191                       # Total read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwRead::cpu_cluster.cpus2.data        66737                       # Total read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwRead::cpu_cluster.cpus3.mmu.dtb_walker       106923                       # Total read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwRead::cpu_cluster.cpus3.mmu.itb_walker        30960                       # Total read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwRead::cpu_cluster.cpus3.inst       848722                       # Total read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwRead::cpu_cluster.cpus3.data       390480                       # Total read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwRead::cpu_cluster.l2.prefetcher       447171                       # Total read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwRead::total         11911327                       # Total read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwInstRead::cpu_cluster.cpus0.inst      1521016                       # Instruction read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwInstRead::cpu_cluster.cpus1.inst      3993371                       # Instruction read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwInstRead::cpu_cluster.cpus2.inst       244191                       # Instruction read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwInstRead::cpu_cluster.cpus3.inst       848722                       # Instruction read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwInstRead::total      6607300                       # Instruction read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwWrite::writebacks      1648135                       # Write bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwWrite::total         1648135                       # Write bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwTotal::writebacks      1648135                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwTotal::cpu_cluster.cpus0.mmu.dtb_walker       134602                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwTotal::cpu_cluster.cpus0.mmu.itb_walker        30960                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwTotal::cpu_cluster.cpus0.inst      1521016                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwTotal::cpu_cluster.cpus0.data       460703                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwTotal::cpu_cluster.cpus1.mmu.dtb_walker       643692                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwTotal::cpu_cluster.cpus1.mmu.itb_walker        43876                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwTotal::cpu_cluster.cpus1.inst      3993371                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwTotal::cpu_cluster.cpus1.data      2926702                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwTotal::cpu_cluster.cpus2.mmu.dtb_walker        18248                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwTotal::cpu_cluster.cpus2.mmu.itb_walker         2973                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwTotal::cpu_cluster.cpus2.inst       244191                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwTotal::cpu_cluster.cpus2.data        66737                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwTotal::cpu_cluster.cpus3.mmu.dtb_walker       106923                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwTotal::cpu_cluster.cpus3.mmu.itb_walker        30960                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwTotal::cpu_cluster.cpus3.inst       848722                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwTotal::cpu_cluster.cpus3.data       390480                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwTotal::cpu_cluster.l2.prefetcher       447171                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwTotal::total        13559461                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.mem_ctrls.dram.readBursts              116132                       # Number of DRAM read bursts (Count)
testsys.mem_ctrls.dram.writeBursts              16069                       # Number of DRAM write bursts (Count)
testsys.mem_ctrls.dram.perBankRdBursts::0         4979                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankRdBursts::1         2681                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankRdBursts::2         9039                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankRdBursts::3         6330                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankRdBursts::4         4274                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankRdBursts::5         7783                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankRdBursts::6         6192                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankRdBursts::7         4934                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankRdBursts::8         8428                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankRdBursts::9         5604                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankRdBursts::10         5916                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankRdBursts::11         6387                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankRdBursts::12        12770                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankRdBursts::13        10634                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankRdBursts::14        11105                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankRdBursts::15         9076                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankWrBursts::0          818                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankWrBursts::1          902                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankWrBursts::2          767                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankWrBursts::3         1166                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankWrBursts::4         1327                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankWrBursts::5         1173                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankWrBursts::6         1057                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankWrBursts::7          921                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankWrBursts::8          904                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankWrBursts::9          740                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankWrBursts::10          876                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankWrBursts::11          687                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankWrBursts::12          952                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankWrBursts::13         1352                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankWrBursts::14         1245                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankWrBursts::15         1182                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.totQLat             1832163800                       # Total ticks spent queuing (Tick)
testsys.mem_ctrls.dram.totBusLat            580660000                       # Total ticks spent in databus transfers (Tick)
testsys.mem_ctrls.dram.totMemAccLat        4009638800                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
testsys.mem_ctrls.dram.avgQLat               15776.56                       # Average queueing delay per DRAM burst ((Tick/Count))
testsys.mem_ctrls.dram.avgBusLat              5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
testsys.mem_ctrls.dram.avgMemAccLat          34526.56                       # Average memory access latency per DRAM burst ((Tick/Count))
testsys.mem_ctrls.dram.readRowHits              63324                       # Number of row buffer hits during reads (Count)
testsys.mem_ctrls.dram.writeRowHits              6160                       # Number of row buffer hits during writes (Count)
testsys.mem_ctrls.dram.readRowHitRate           54.53                       # Row buffer hit rate for reads (Ratio)
testsys.mem_ctrls.dram.writeRowHitRate          38.33                       # Row buffer hit rate for writes (Ratio)
testsys.mem_ctrls.dram.bytesPerActivate::samples        62711                       # Bytes accessed per row activation (Byte)
testsys.mem_ctrls.dram.bytesPerActivate::mean   134.899970                       # Bytes accessed per row activation (Byte)
testsys.mem_ctrls.dram.bytesPerActivate::gmean   102.345023                       # Bytes accessed per row activation (Byte)
testsys.mem_ctrls.dram.bytesPerActivate::stdev   141.071045                       # Bytes accessed per row activation (Byte)
testsys.mem_ctrls.dram.bytesPerActivate::0-127        36047     57.48%     57.48% # Bytes accessed per row activation (Byte)
testsys.mem_ctrls.dram.bytesPerActivate::128-255        18742     29.89%     87.37% # Bytes accessed per row activation (Byte)
testsys.mem_ctrls.dram.bytesPerActivate::256-383         3894      6.21%     93.58% # Bytes accessed per row activation (Byte)
testsys.mem_ctrls.dram.bytesPerActivate::384-511         1540      2.46%     96.03% # Bytes accessed per row activation (Byte)
testsys.mem_ctrls.dram.bytesPerActivate::512-639         1264      2.02%     98.05% # Bytes accessed per row activation (Byte)
testsys.mem_ctrls.dram.bytesPerActivate::640-767          432      0.69%     98.74% # Bytes accessed per row activation (Byte)
testsys.mem_ctrls.dram.bytesPerActivate::768-895          242      0.39%     99.12% # Bytes accessed per row activation (Byte)
testsys.mem_ctrls.dram.bytesPerActivate::896-1023          148      0.24%     99.36% # Bytes accessed per row activation (Byte)
testsys.mem_ctrls.dram.bytesPerActivate::1024-1151          402      0.64%    100.00% # Bytes accessed per row activation (Byte)
testsys.mem_ctrls.dram.bytesPerActivate::total        62711                       # Bytes accessed per row activation (Byte)
testsys.mem_ctrls.dram.bytesRead              7432448                       # Total number of bytes read from DRAM (Byte)
testsys.mem_ctrls.dram.bytesWritten           1028416                       # Total number of bytes written to DRAM (Byte)
testsys.mem_ctrls.dram.avgRdBW              11.905278                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
testsys.mem_ctrls.dram.avgWrBW               1.647314                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
testsys.mem_ctrls.dram.peakBW                12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
testsys.mem_ctrls.dram.busUtil                   0.11                       # Data bus utilization in percentage (Ratio)
testsys.mem_ctrls.dram.busUtilRead               0.09                       # Data bus utilization in percentage for reads (Ratio)
testsys.mem_ctrls.dram.busUtilWrite              0.01                       # Data bus utilization in percentage for writes (Ratio)
testsys.mem_ctrls.dram.pageHitRate              52.56                       # Row buffer hit rate, read and write combined (Ratio)
testsys.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 1114203081000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.mem_ctrls.dram.rank0.actEnergy      171395700                       # Energy for activate commands per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank0.preEnergy       91080000                       # Energy for precharge commands per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank0.readEnergy     329953680                       # Energy for read commands per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank0.writeEnergy     42496020                       # Energy for write commands per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank0.refreshEnergy 49281220560.000008                       # Energy for refresh commands per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank0.actBackEnergy  17132299050                       # Energy for active background per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank0.preBackEnergy 225303628800                       # Energy for precharge background per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank0.totalEnergy 292352073810                       # Total energy per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank0.averagePower   468.288890                       # Core power per rank (mW) (Watt)
testsys.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
testsys.mem_ctrls.dram.rank0.pwrStateTime::IDLE 585571337500                       # Time in different power states (Tick)
testsys.mem_ctrls.dram.rank0.pwrStateTime::REF  20846540000                       # Time in different power states (Tick)
testsys.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
testsys.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
testsys.mem_ctrls.dram.rank0.pwrStateTime::ACT  17881154000                       # Time in different power states (Tick)
testsys.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
testsys.mem_ctrls.dram.rank1.actEnergy      276525060                       # Energy for activate commands per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank1.preEnergy      146953785                       # Energy for precharge commands per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank1.readEnergy     499300200                       # Energy for read commands per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank1.writeEnergy     41467680                       # Energy for write commands per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank1.refreshEnergy 49281220560.000008                       # Energy for refresh commands per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank1.actBackEnergy  27678194520                       # Energy for active background per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank1.preBackEnergy 216423043200                       # Energy for precharge background per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank1.totalEnergy 294346705005                       # Total energy per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank1.averagePower   471.483886                       # Core power per rank (mW) (Watt)
testsys.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
testsys.mem_ctrls.dram.rank1.pwrStateTime::IDLE 562366455346                       # Time in different power states (Tick)
testsys.mem_ctrls.dram.rank1.pwrStateTime::REF  20846540000                       # Time in different power states (Tick)
testsys.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
testsys.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
testsys.mem_ctrls.dram.rank1.pwrStateTime::ACT  41086474404                       # Time in different power states (Tick)
testsys.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
testsys.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 1114203081000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.membus.transDist::ReadReq                1839                       # Transaction distribution (Count)
testsys.membus.transDist::ReadResp             115915                       # Transaction distribution (Count)
testsys.membus.transDist::WriteReq               1775                       # Transaction distribution (Count)
testsys.membus.transDist::WriteResp              1775                       # Transaction distribution (Count)
testsys.membus.transDist::WritebackDirty        16077                       # Transaction distribution (Count)
testsys.membus.transDist::CleanEvict            38601                       # Transaction distribution (Count)
testsys.membus.transDist::UpgradeReq             2700                       # Transaction distribution (Count)
testsys.membus.transDist::ReadExReq              2183                       # Transaction distribution (Count)
testsys.membus.transDist::ReadExResp             2115                       # Transaction distribution (Count)
testsys.membus.transDist::ReadCleanReq         114076                       # Transaction distribution (Count)
testsys.membus.transDist::InvalidateReq         11610                       # Transaction distribution (Count)
testsys.membus.pktCount_testsys.cpu_cluster.l2.mem_side_port::testsys.mem_ctrls.port       301438                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktCount_testsys.cpu_cluster.l2.mem_side_port::testsys.iobridge.cpu_side_port         5680                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktCount_testsys.cpu_cluster.l2.mem_side_port::testsys.realview.gic.pio         1548                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktCount_testsys.cpu_cluster.l2.mem_side_port::total       308666                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktCount::total                 308666                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktSize_testsys.cpu_cluster.l2.mem_side_port::testsys.mem_ctrls.port      8465152                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.pktSize_testsys.cpu_cluster.l2.mem_side_port::testsys.iobridge.cpu_side_port         5662                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.pktSize_testsys.cpu_cluster.l2.mem_side_port::testsys.realview.gic.pio         3096                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.pktSize_testsys.cpu_cluster.l2.mem_side_port::total      8473910                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.pktSize::total                 8473910                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.snoops                            1495                       # Total snoops (Count)
testsys.membus.snoopTraffic                         0                       # Total snoop traffic (Byte)
testsys.membus.snoopFanout::samples            134183                       # Request fanout histogram (Count)
testsys.membus.snoopFanout::mean                    0                       # Request fanout histogram (Count)
testsys.membus.snoopFanout::stdev                   0                       # Request fanout histogram (Count)
testsys.membus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
testsys.membus.snoopFanout::0                  134183    100.00%    100.00% # Request fanout histogram (Count)
testsys.membus.snoopFanout::1                       0      0.00%    100.00% # Request fanout histogram (Count)
testsys.membus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
testsys.membus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
testsys.membus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
testsys.membus.snoopFanout::max_value               0                       # Request fanout histogram (Count)
testsys.membus.snoopFanout::total              134183                       # Request fanout histogram (Count)
testsys.membus.badaddr_responder.power_state.pwrStateResidencyTicks::UNDEFINED 1114203081000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.membus.power_state.pwrStateResidencyTicks::UNDEFINED 1114203081000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.membus.reqLayer0.occupancy          301459019                       # Layer occupancy (ticks) (Tick)
testsys.membus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
testsys.membus.reqLayer1.occupancy            6031499                       # Layer occupancy (ticks) (Tick)
testsys.membus.reqLayer1.utilization              0.0                       # Layer utilization (Ratio)
testsys.membus.reqLayer12.occupancy           1377737                       # Layer occupancy (ticks) (Tick)
testsys.membus.reqLayer12.utilization             0.0                       # Layer utilization (Ratio)
testsys.membus.respLayer2.occupancy         631981511                       # Layer occupancy (ticks) (Tick)
testsys.membus.respLayer2.utilization             0.0                       # Layer utilization (Ratio)
testsys.membus.snoop_filter.totRequests        185247                       # Total number of requests made to the snoop filter. (Count)
testsys.membus.snoop_filter.hitSingleRequests       130716                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
testsys.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
testsys.membus.snoop_filter.totSnoops               0                       # Total number of snoops made to the snoop filter. (Count)
testsys.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
testsys.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
testsys.pci_devices0.power_state.pwrStateResidencyTicks::UNDEFINED 1114203081000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.pci_devices1.EtherDevice.postedInterrupts            0                       # Number of posts to CPU (Count)
testsys.pci_devices1.EtherDevice.descDmaReads            0                       # Number of descriptors the device read w/ DMA (Count)
testsys.pci_devices1.EtherDevice.descDmaWrites            0                       # Number of descriptors the device wrote w/ DMA (Count)
testsys.pci_devices1.EtherDevice.descDmaRdBytes            0                       # Number of descriptor bytes read w/ DMA (Count)
testsys.pci_devices1.EtherDevice.descDmaWrBytes            0                       # Number of descriptor bytes write w/ DMA (Count)
testsys.pci_devices1.EtherDevice.postedSwi            0                       # Number of software interrupts posted to CPU (Count)
testsys.pci_devices1.EtherDevice.totalSwi            0                       # Total number of Swi written to ISR (Count)
testsys.pci_devices1.EtherDevice.coalescedSwi          nan                       # Average number of Swi's coalesced into each post ((Count/Count))
testsys.pci_devices1.EtherDevice.postedRxIdle            0                       # Number of rxIdle interrupts posted to CPU (Count)
testsys.pci_devices1.EtherDevice.totalRxIdle            0                       # Total number of RxIdle written to ISR (Count)
testsys.pci_devices1.EtherDevice.coalescedRxIdle          nan                       # Average number of RxIdle's coalesced into each post ((Count/Count))
testsys.pci_devices1.EtherDevice.postedRxOk            0                       # Number of RxOk interrupts posted to CPU (Count)
testsys.pci_devices1.EtherDevice.totalRxOk            0                       # Total number of RxOk written to ISR (Count)
testsys.pci_devices1.EtherDevice.coalescedRxOk          nan                       # Average number of RxOk's coalesced into each post ((Count/Count))
testsys.pci_devices1.EtherDevice.postedRxDesc            0                       # Number of RxDesc interrupts posted to CPU (Count)
testsys.pci_devices1.EtherDevice.totalRxDesc            0                       # Total number of RxDesc written to ISR (Count)
testsys.pci_devices1.EtherDevice.coalescedRxDesc          nan                       # Average number of RxDesc's coalesced into each post ((Count/Count))
testsys.pci_devices1.EtherDevice.postedTxOk            0                       # Number of TxOk interrupts posted to CPU (Count)
testsys.pci_devices1.EtherDevice.totalTxOk            0                       # Total number of TxOk written to ISR (Count)
testsys.pci_devices1.EtherDevice.coalescedTxOk          nan                       # Average number of TxOk's coalesced into each post ((Count/Count))
testsys.pci_devices1.EtherDevice.postedTxIdle            0                       # Number of TxIdle interrupts posted to CPU (Count)
testsys.pci_devices1.EtherDevice.totalTxIdle            0                       # Total number of TxIdle written to ISR (Count)
testsys.pci_devices1.EtherDevice.coalescedTxIdle          nan                       # Average number of TxIdle's coalesced into each post ((Count/Count))
testsys.pci_devices1.EtherDevice.postedTxDesc            0                       # Number of TxDesc interrupts posted to CPU (Count)
testsys.pci_devices1.EtherDevice.totalTxDesc            0                       # Total number of TxDesc written to ISR (Count)
testsys.pci_devices1.EtherDevice.coalescedTxDesc          nan                       # Average number of TxDesc's coalesced into each post ((Count/Count))
testsys.pci_devices1.EtherDevice.postedRxOrn            0                       # Number of RxOrn posted to CPU (Count)
testsys.pci_devices1.EtherDevice.totalRxOrn            0                       # Total number of RxOrn written to ISR (Count)
testsys.pci_devices1.EtherDevice.coalescedRxOrn          nan                       # Average number of RxOrn's coalesced into each post ((Count/Count))
testsys.pci_devices1.EtherDevice.coalescedTotal          nan                       # Average number of interrupts coalesced into each post ((Count/Count))
testsys.pci_devices1.EtherDevice.droppedPackets            0                       # Number of packets dropped (Count)
testsys.pci_devices1.power_state.pwrStateResidencyTicks::UNDEFINED 1114203081000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.pci_devices2.EtherDevice.postedInterrupts            0                       # Number of posts to CPU (Count)
testsys.pci_devices2.EtherDevice.descDmaReads            0                       # Number of descriptors the device read w/ DMA (Count)
testsys.pci_devices2.EtherDevice.descDmaWrites            0                       # Number of descriptors the device wrote w/ DMA (Count)
testsys.pci_devices2.EtherDevice.descDmaRdBytes            0                       # Number of descriptor bytes read w/ DMA (Count)
testsys.pci_devices2.EtherDevice.descDmaWrBytes            0                       # Number of descriptor bytes write w/ DMA (Count)
testsys.pci_devices2.EtherDevice.postedSwi            0                       # Number of software interrupts posted to CPU (Count)
testsys.pci_devices2.EtherDevice.totalSwi            0                       # Total number of Swi written to ISR (Count)
testsys.pci_devices2.EtherDevice.coalescedSwi          nan                       # Average number of Swi's coalesced into each post ((Count/Count))
testsys.pci_devices2.EtherDevice.postedRxIdle            0                       # Number of rxIdle interrupts posted to CPU (Count)
testsys.pci_devices2.EtherDevice.totalRxIdle            0                       # Total number of RxIdle written to ISR (Count)
testsys.pci_devices2.EtherDevice.coalescedRxIdle          nan                       # Average number of RxIdle's coalesced into each post ((Count/Count))
testsys.pci_devices2.EtherDevice.postedRxOk            0                       # Number of RxOk interrupts posted to CPU (Count)
testsys.pci_devices2.EtherDevice.totalRxOk            0                       # Total number of RxOk written to ISR (Count)
testsys.pci_devices2.EtherDevice.coalescedRxOk          nan                       # Average number of RxOk's coalesced into each post ((Count/Count))
testsys.pci_devices2.EtherDevice.postedRxDesc            0                       # Number of RxDesc interrupts posted to CPU (Count)
testsys.pci_devices2.EtherDevice.totalRxDesc            0                       # Total number of RxDesc written to ISR (Count)
testsys.pci_devices2.EtherDevice.coalescedRxDesc          nan                       # Average number of RxDesc's coalesced into each post ((Count/Count))
testsys.pci_devices2.EtherDevice.postedTxOk            0                       # Number of TxOk interrupts posted to CPU (Count)
testsys.pci_devices2.EtherDevice.totalTxOk            0                       # Total number of TxOk written to ISR (Count)
testsys.pci_devices2.EtherDevice.coalescedTxOk          nan                       # Average number of TxOk's coalesced into each post ((Count/Count))
testsys.pci_devices2.EtherDevice.postedTxIdle            0                       # Number of TxIdle interrupts posted to CPU (Count)
testsys.pci_devices2.EtherDevice.totalTxIdle            0                       # Total number of TxIdle written to ISR (Count)
testsys.pci_devices2.EtherDevice.coalescedTxIdle          nan                       # Average number of TxIdle's coalesced into each post ((Count/Count))
testsys.pci_devices2.EtherDevice.postedTxDesc            0                       # Number of TxDesc interrupts posted to CPU (Count)
testsys.pci_devices2.EtherDevice.totalTxDesc            0                       # Total number of TxDesc written to ISR (Count)
testsys.pci_devices2.EtherDevice.coalescedTxDesc          nan                       # Average number of TxDesc's coalesced into each post ((Count/Count))
testsys.pci_devices2.EtherDevice.postedRxOrn            0                       # Number of RxOrn posted to CPU (Count)
testsys.pci_devices2.EtherDevice.totalRxOrn            0                       # Total number of RxOrn written to ISR (Count)
testsys.pci_devices2.EtherDevice.coalescedRxOrn          nan                       # Average number of RxOrn's coalesced into each post ((Count/Count))
testsys.pci_devices2.EtherDevice.coalescedTotal          nan                       # Average number of interrupts coalesced into each post ((Count/Count))
testsys.pci_devices2.EtherDevice.droppedPackets            0                       # Number of packets dropped (Count)
testsys.pci_devices2.power_state.pwrStateResidencyTicks::UNDEFINED 1114203081000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.pci_devices3.EtherDevice.postedInterrupts            0                       # Number of posts to CPU (Count)
testsys.pci_devices3.EtherDevice.descDmaReads            0                       # Number of descriptors the device read w/ DMA (Count)
testsys.pci_devices3.EtherDevice.descDmaWrites            0                       # Number of descriptors the device wrote w/ DMA (Count)
testsys.pci_devices3.EtherDevice.descDmaRdBytes            0                       # Number of descriptor bytes read w/ DMA (Count)
testsys.pci_devices3.EtherDevice.descDmaWrBytes            0                       # Number of descriptor bytes write w/ DMA (Count)
testsys.pci_devices3.EtherDevice.postedSwi            0                       # Number of software interrupts posted to CPU (Count)
testsys.pci_devices3.EtherDevice.totalSwi            0                       # Total number of Swi written to ISR (Count)
testsys.pci_devices3.EtherDevice.coalescedSwi          nan                       # Average number of Swi's coalesced into each post ((Count/Count))
testsys.pci_devices3.EtherDevice.postedRxIdle            0                       # Number of rxIdle interrupts posted to CPU (Count)
testsys.pci_devices3.EtherDevice.totalRxIdle            0                       # Total number of RxIdle written to ISR (Count)
testsys.pci_devices3.EtherDevice.coalescedRxIdle          nan                       # Average number of RxIdle's coalesced into each post ((Count/Count))
testsys.pci_devices3.EtherDevice.postedRxOk            0                       # Number of RxOk interrupts posted to CPU (Count)
testsys.pci_devices3.EtherDevice.totalRxOk            0                       # Total number of RxOk written to ISR (Count)
testsys.pci_devices3.EtherDevice.coalescedRxOk          nan                       # Average number of RxOk's coalesced into each post ((Count/Count))
testsys.pci_devices3.EtherDevice.postedRxDesc            0                       # Number of RxDesc interrupts posted to CPU (Count)
testsys.pci_devices3.EtherDevice.totalRxDesc            0                       # Total number of RxDesc written to ISR (Count)
testsys.pci_devices3.EtherDevice.coalescedRxDesc          nan                       # Average number of RxDesc's coalesced into each post ((Count/Count))
testsys.pci_devices3.EtherDevice.postedTxOk            0                       # Number of TxOk interrupts posted to CPU (Count)
testsys.pci_devices3.EtherDevice.totalTxOk            0                       # Total number of TxOk written to ISR (Count)
testsys.pci_devices3.EtherDevice.coalescedTxOk          nan                       # Average number of TxOk's coalesced into each post ((Count/Count))
testsys.pci_devices3.EtherDevice.postedTxIdle            0                       # Number of TxIdle interrupts posted to CPU (Count)
testsys.pci_devices3.EtherDevice.totalTxIdle            0                       # Total number of TxIdle written to ISR (Count)
testsys.pci_devices3.EtherDevice.coalescedTxIdle          nan                       # Average number of TxIdle's coalesced into each post ((Count/Count))
testsys.pci_devices3.EtherDevice.postedTxDesc            0                       # Number of TxDesc interrupts posted to CPU (Count)
testsys.pci_devices3.EtherDevice.totalTxDesc            0                       # Total number of TxDesc written to ISR (Count)
testsys.pci_devices3.EtherDevice.coalescedTxDesc          nan                       # Average number of TxDesc's coalesced into each post ((Count/Count))
testsys.pci_devices3.EtherDevice.postedRxOrn            0                       # Number of RxOrn posted to CPU (Count)
testsys.pci_devices3.EtherDevice.totalRxOrn            0                       # Total number of RxOrn written to ISR (Count)
testsys.pci_devices3.EtherDevice.coalescedRxOrn          nan                       # Average number of RxOrn's coalesced into each post ((Count/Count))
testsys.pci_devices3.EtherDevice.coalescedTotal          nan                       # Average number of interrupts coalesced into each post ((Count/Count))
testsys.pci_devices3.EtherDevice.droppedPackets            0                       # Number of packets dropped (Count)
testsys.pci_devices3.power_state.pwrStateResidencyTicks::UNDEFINED 1114203081000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.pci_devices4.EtherDevice.postedInterrupts            0                       # Number of posts to CPU (Count)
testsys.pci_devices4.EtherDevice.descDmaReads            0                       # Number of descriptors the device read w/ DMA (Count)
testsys.pci_devices4.EtherDevice.descDmaWrites            0                       # Number of descriptors the device wrote w/ DMA (Count)
testsys.pci_devices4.EtherDevice.descDmaRdBytes            0                       # Number of descriptor bytes read w/ DMA (Count)
testsys.pci_devices4.EtherDevice.descDmaWrBytes            0                       # Number of descriptor bytes write w/ DMA (Count)
testsys.pci_devices4.EtherDevice.postedSwi            0                       # Number of software interrupts posted to CPU (Count)
testsys.pci_devices4.EtherDevice.totalSwi            0                       # Total number of Swi written to ISR (Count)
testsys.pci_devices4.EtherDevice.coalescedSwi          nan                       # Average number of Swi's coalesced into each post ((Count/Count))
testsys.pci_devices4.EtherDevice.postedRxIdle            0                       # Number of rxIdle interrupts posted to CPU (Count)
testsys.pci_devices4.EtherDevice.totalRxIdle            0                       # Total number of RxIdle written to ISR (Count)
testsys.pci_devices4.EtherDevice.coalescedRxIdle          nan                       # Average number of RxIdle's coalesced into each post ((Count/Count))
testsys.pci_devices4.EtherDevice.postedRxOk            0                       # Number of RxOk interrupts posted to CPU (Count)
testsys.pci_devices4.EtherDevice.totalRxOk            0                       # Total number of RxOk written to ISR (Count)
testsys.pci_devices4.EtherDevice.coalescedRxOk          nan                       # Average number of RxOk's coalesced into each post ((Count/Count))
testsys.pci_devices4.EtherDevice.postedRxDesc            0                       # Number of RxDesc interrupts posted to CPU (Count)
testsys.pci_devices4.EtherDevice.totalRxDesc            0                       # Total number of RxDesc written to ISR (Count)
testsys.pci_devices4.EtherDevice.coalescedRxDesc          nan                       # Average number of RxDesc's coalesced into each post ((Count/Count))
testsys.pci_devices4.EtherDevice.postedTxOk            0                       # Number of TxOk interrupts posted to CPU (Count)
testsys.pci_devices4.EtherDevice.totalTxOk            0                       # Total number of TxOk written to ISR (Count)
testsys.pci_devices4.EtherDevice.coalescedTxOk          nan                       # Average number of TxOk's coalesced into each post ((Count/Count))
testsys.pci_devices4.EtherDevice.postedTxIdle            0                       # Number of TxIdle interrupts posted to CPU (Count)
testsys.pci_devices4.EtherDevice.totalTxIdle            0                       # Total number of TxIdle written to ISR (Count)
testsys.pci_devices4.EtherDevice.coalescedTxIdle          nan                       # Average number of TxIdle's coalesced into each post ((Count/Count))
testsys.pci_devices4.EtherDevice.postedTxDesc            0                       # Number of TxDesc interrupts posted to CPU (Count)
testsys.pci_devices4.EtherDevice.totalTxDesc            0                       # Total number of TxDesc written to ISR (Count)
testsys.pci_devices4.EtherDevice.coalescedTxDesc          nan                       # Average number of TxDesc's coalesced into each post ((Count/Count))
testsys.pci_devices4.EtherDevice.postedRxOrn            0                       # Number of RxOrn posted to CPU (Count)
testsys.pci_devices4.EtherDevice.totalRxOrn            0                       # Total number of RxOrn written to ISR (Count)
testsys.pci_devices4.EtherDevice.coalescedRxOrn          nan                       # Average number of RxOrn's coalesced into each post ((Count/Count))
testsys.pci_devices4.EtherDevice.coalescedTotal          nan                       # Average number of interrupts coalesced into each post ((Count/Count))
testsys.pci_devices4.EtherDevice.droppedPackets            0                       # Number of packets dropped (Count)
testsys.pci_devices4.power_state.pwrStateResidencyTicks::UNDEFINED 1114203081000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.bootmem.power_state.pwrStateResidencyTicks::UNDEFINED 1114203081000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.clock24MHz.clock               41667                       # Clock period in ticks (Tick)
testsys.realview.clock32KHz.clock            31250000                       # Clock period in ticks (Tick)
testsys.realview.dcc.osc_cpu.clock              16667                       # Clock period in ticks (Tick)
testsys.realview.dcc.osc_ddr.clock              25000                       # Clock period in ticks (Tick)
testsys.realview.dcc.osc_hsbm.clock             25000                       # Clock period in ticks (Tick)
testsys.realview.dcc.osc_pxl.clock              42105                       # Clock period in ticks (Tick)
testsys.realview.dcc.osc_smb.clock              20000                       # Clock period in ticks (Tick)
testsys.realview.dcc.osc_sys.clock              16667                       # Clock period in ticks (Tick)
testsys.realview.el2_watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 1114203081000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.energy_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 1114203081000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.flash0.power_state.pwrStateResidencyTicks::UNDEFINED 1114203081000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.flash1.power_state.pwrStateResidencyTicks::UNDEFINED 1114203081000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.generic_timer_mem.frames0.power_state.pwrStateResidencyTicks::UNDEFINED 1114203081000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.generic_timer_mem.frames1.power_state.pwrStateResidencyTicks::UNDEFINED 1114203081000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.generic_timer_mem.power_state.pwrStateResidencyTicks::UNDEFINED 1114203081000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.gic.power_state.pwrStateResidencyTicks::UNDEFINED 1114203081000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.gicv2m.power_state.pwrStateResidencyTicks::UNDEFINED 1114203081000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.io_voltage.voltage          3.300000                       # Voltage in Volts (Volt)
testsys.realview.kmi0.power_state.pwrStateResidencyTicks::UNDEFINED 1114203081000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.kmi1.power_state.pwrStateResidencyTicks::UNDEFINED 1114203081000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.mcc.osc_clcd.clock             42105                       # Clock period in ticks (Tick)
testsys.realview.mcc.osc_mcc.clock              20000                       # Clock period in ticks (Tick)
testsys.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks (Tick)
testsys.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks (Tick)
testsys.realview.non_trusted_sram.power_state.pwrStateResidencyTicks::UNDEFINED 1114203081000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.pci_host.power_state.pwrStateResidencyTicks::UNDEFINED 1114203081000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.pwr_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 1114203081000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.realview_io.power_state.pwrStateResidencyTicks::UNDEFINED 1114203081000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.rtc.power_state.pwrStateResidencyTicks::UNDEFINED 1114203081000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.system_watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 1114203081000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.trusted_sram.power_state.pwrStateResidencyTicks::UNDEFINED 1114203081000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.trusted_watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 1114203081000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.uart0.power_state.pwrStateResidencyTicks::UNDEFINED 1114203081000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.uart1.power_state.pwrStateResidencyTicks::UNDEFINED 1114203081000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.uart2.power_state.pwrStateResidencyTicks::UNDEFINED 1114203081000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.uart3.power_state.pwrStateResidencyTicks::UNDEFINED 1114203081000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.vgic.power_state.pwrStateResidencyTicks::UNDEFINED 1114203081000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.vio0.power_state.pwrStateResidencyTicks::UNDEFINED 1114203081000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.vio1.power_state.pwrStateResidencyTicks::UNDEFINED 1114203081000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.vram.power_state.pwrStateResidencyTicks::UNDEFINED 1114203081000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 1114203081000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.voltage_domain.voltage                      1                       # Voltage in Volts (Volt)
testsys.workload.inst.arm                           0                       # number of arm instructions executed (Count)
testsys.workload.inst.quiesce                   11603                       # number of quiesce instructions executed (Count)
testsys.cpu_cluster.cpus0.idleCycles          5640867                       # Total number of cycles that the object has spent stopped (Unspecified)
testsys.cpu_cluster.cpus0.tickCycles          6766707                       # Number of cycles that the object actually ticked (Unspecified)
testsys.cpu_cluster.cpus1.idleCycles         59519187                       # Total number of cycles that the object has spent stopped (Unspecified)
testsys.cpu_cluster.cpus1.tickCycles       2431055166                       # Number of cycles that the object actually ticked (Unspecified)
testsys.cpu_cluster.cpus2.idleCycles           942799                       # Total number of cycles that the object has spent stopped (Unspecified)
testsys.cpu_cluster.cpus2.tickCycles          4823626                       # Number of cycles that the object actually ticked (Unspecified)
testsys.cpu_cluster.cpus3.idleCycles          3754367                       # Total number of cycles that the object has spent stopped (Unspecified)
testsys.cpu_cluster.cpus3.tickCycles          5317914                       # Number of cycles that the object actually ticked (Unspecified)

---------- End Simulation Statistics   ----------
