ðŸ·ï¸ **Tags:** #definition #concept #technical  
ðŸ”— **Related Notes:** [[Atomic Notes Index]], [[PLL-based synthesizer]], [[Phase-Locked Loop]]

---

## ðŸ“š Definition  
The phase of a frequency step, $\Delta\omega$, can be mathematically expressed as
$$
\theta_R=\frac{\Delta\omega}{s^2}
$$
---

## ðŸ§  Key Characteristics  
- List the most important properties or features.
- Useful for quick review or comparisons.

> *Example:*  
- Integer division only  
- High spurious tones due to fixed step size  
- Simpler architecture than fractional-N PLLs

---

## ðŸ” Related Concepts  
- [[Fractional-N PLL]]  
- [[Phase Noise]]  
- [[PLL Loop Dynamics]]  
- [[Clock Jitter]]

---

## ðŸ“– Applications  
Where and how this concept is used in real-world systems or research.

> *Example:*  
- Used in RF transceivers  
- Clock generation in SoCs  
- Baseband frequency synthesis

---

## ðŸ§© Examples (optional)  
Provide real examples, diagrams, or brief descriptions.

---

## ðŸ’¬ Notes  
Add any additional comments, doubts, connections with your research, etc.

---

## ðŸ”Ž References  
- Razavi, *Design of CMOS Phase-Locked Loops*  
- Rogers et al., *Integrated Circuit Design for High-Speed Frequency Synthesis*  
- [Wikipedia link or technical paper]
