$comment
	File created using the following command:
		vcd file Quiz3.msim.vcd -direction
$end
$date
	Sun Mar 02 17:28:33 2025
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module Quiz3_vlg_vec_tst $end
$var reg 1 ! CLK $end
$var reg 1 " CLR0 $end
$var reg 1 # CLR1 $end
$var reg 1 $ CLR2 $end
$var reg 1 % Set0 $end
$var reg 1 & Set1 $end
$var reg 1 ' Set2 $end
$var wire 1 ( A $end
$var wire 1 ) B $end
$var wire 1 * C $end
$var wire 1 + D $end
$var wire 1 , E $end
$var wire 1 - F $end
$var wire 1 . G $end
$var wire 1 / Q0 $end
$var wire 1 0 Q1 $end
$var wire 1 1 Q2 $end
$var wire 1 2 X [3] $end
$var wire 1 3 X [2] $end
$var wire 1 4 X [1] $end
$var wire 1 5 X [0] $end

$scope module i1 $end
$var wire 1 6 gnd $end
$var wire 1 7 vcc $end
$var wire 1 8 unknown $end
$var tri1 1 9 devclrn $end
$var tri1 1 : devpor $end
$var tri1 1 ; devoe $end
$var wire 1 < ~QUARTUS_CREATED_GND~I_combout $end
$var wire 1 = ~QUARTUS_CREATED_UNVM~~busy $end
$var wire 1 > ~QUARTUS_CREATED_ADC1~~eoc $end
$var wire 1 ? ~QUARTUS_CREATED_ADC2~~eoc $end
$var wire 1 @ Q1~output_o $end
$var wire 1 A Q0~output_o $end
$var wire 1 B Q2~output_o $end
$var wire 1 C A~output_o $end
$var wire 1 D X[3]~output_o $end
$var wire 1 E X[2]~output_o $end
$var wire 1 F X[1]~output_o $end
$var wire 1 G X[0]~output_o $end
$var wire 1 H B~output_o $end
$var wire 1 I C~output_o $end
$var wire 1 J D~output_o $end
$var wire 1 K E~output_o $end
$var wire 1 L F~output_o $end
$var wire 1 M G~output_o $end
$var wire 1 N CLR1~input_o $end
$var wire 1 O Set1~input_o $end
$var wire 1 P inst4~1_combout $end
$var wire 1 Q CLK~input_o $end
$var wire 1 R CLK~inputclkctrl_outclk $end
$var wire 1 S Set0~input_o $end
$var wire 1 T CLR0~input_o $end
$var wire 1 U inst5~1_combout $end
$var wire 1 V inst5~3_combout $end
$var wire 1 W inst5~0_combout $end
$var wire 1 X inst5~_emulated_q $end
$var wire 1 Y inst5~2_combout $end
$var wire 1 Z inst4~3_combout $end
$var wire 1 [ inst4~0_combout $end
$var wire 1 \ inst4~_emulated_q $end
$var wire 1 ] inst4~2_combout $end
$var wire 1 ^ Set2~input_o $end
$var wire 1 _ CLR2~input_o $end
$var wire 1 ` inst10~1_combout $end
$var wire 1 a inst10~3_combout $end
$var wire 1 b inst10~0_combout $end
$var wire 1 c inst10~_emulated_q $end
$var wire 1 d inst10~2_combout $end
$var wire 1 e inst20|BOOF~0_combout $end
$var wire 1 f inst20|inst50~0_combout $end
$var wire 1 g inst20|boom3~combout $end
$var wire 1 h inst20|boom~0_combout $end
$var wire 1 i inst20|boom1~0_combout $end
$var wire 1 j inst20|boom2~0_combout $end
$var wire 1 k inst20|inst17~0_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0#
0$
0%
0&
0'
0(
0)
0*
0+
0,
0-
1.
0/
00
01
05
04
03
02
06
17
x8
19
1:
1;
0<
z=
z>
z?
0@
0A
0B
0C
0D
0E
0F
0G
0H
0I
0J
0K
0L
1M
0N
0O
0P
0Q
0R
0S
0T
0U
0V
1W
0X
0Y
1Z
1[
0\
0]
0^
0_
0`
0a
1b
0c
0d
1e
1f
1g
0h
0i
1j
0k
$end
#25000
1'
1!
1#
1"
1T
1N
1Q
1^
1R
1U
1P
1Y
1]
1@
1F
1A
1G
1k
0j
15
1/
14
10
1V
1i
1K
1L
0M
0.
1-
1,
#50000
1&
1%
1$
0!
0Q
1_
1S
1O
0R
0b
0W
0[
#75000
1!
1Q
1R
1\
1X
0]
0Y
0A
0G
0@
0F
0k
1j
04
00
05
0/
0i
0Z
0K
0L
1M
1.
0-
0,
#100000
0!
0Q
0R
#125000
1!
1Q
1R
0\
1]
1@
1F
1k
0j
0g
14
10
0V
1I
1L
0M
0.
1-
1*
#150000
0!
0Q
0R
#175000
1!
1Q
1R
0X
1Y
1A
1G
1g
15
1/
1i
1Z
1V
1K
0I
0*
1,
#200000
0!
0Q
0R
#225000
1!
1Q
1R
1\
1X
0]
0Y
0A
0G
0@
0F
0k
1j
04
00
05
0/
0i
0Z
0K
0L
1M
1.
0-
0,
#250000
0!
0Q
0R
#275000
1!
1Q
1R
0\
1]
1@
1F
1k
0j
0g
14
10
0V
1I
1L
0M
0.
1-
1*
#300000
0!
0Q
0R
#325000
1!
1Q
1R
0X
1Y
1A
1G
1g
15
1/
1i
1Z
1V
1K
0I
0*
1,
#350000
0!
0Q
0R
#375000
1!
1Q
1R
1\
1X
0]
0Y
0A
0G
0@
0F
0k
1j
04
00
05
0/
0i
0Z
0K
0L
1M
1.
0-
0,
#400000
0!
0Q
0R
#425000
1!
1Q
1R
0\
1]
1@
1F
1k
0j
0g
14
10
0V
1I
1L
0M
0.
1-
1*
#450000
0!
0Q
0R
#475000
1!
1Q
1R
0X
1Y
1A
1G
1g
15
1/
1i
1Z
1V
1K
0I
0*
1,
#500000
0!
0Q
0R
#525000
1!
1Q
1R
1\
1X
0]
0Y
0A
0G
0@
0F
0k
1j
04
00
05
0/
0i
0Z
0K
0L
1M
1.
0-
0,
#550000
0!
0Q
0R
#575000
1!
1Q
1R
0\
1]
1@
1F
1k
0j
0g
14
10
0V
1I
1L
0M
0.
1-
1*
#600000
0!
0Q
0R
#625000
1!
1Q
1R
0X
1Y
1A
1G
1g
15
1/
1i
1Z
1V
1K
0I
0*
1,
#650000
0!
0Q
0R
#675000
1!
1Q
1R
1\
1X
0]
0Y
0A
0G
0@
0F
0k
1j
04
00
05
0/
0i
0Z
0K
0L
1M
1.
0-
0,
#700000
0!
0Q
0R
#725000
1!
1Q
1R
0\
1]
1@
1F
1k
0j
0g
14
10
0V
1I
1L
0M
0.
1-
1*
#750000
0!
0Q
0R
#775000
1!
1Q
1R
0X
1Y
1A
1G
1g
15
1/
1i
1Z
1V
1K
0I
0*
1,
#800000
0!
0Q
0R
#825000
1!
1Q
1R
1\
1X
0]
0Y
0A
0G
0@
0F
0k
1j
04
00
05
0/
0i
0Z
0K
0L
1M
1.
0-
0,
#850000
0!
0Q
0R
#875000
1!
1Q
1R
0\
1]
1@
1F
1k
0j
0g
14
10
0V
1I
1L
0M
0.
1-
1*
#900000
0!
0Q
0R
#925000
1!
1Q
1R
0X
1Y
1A
1G
1g
15
1/
1i
1Z
1V
1K
0I
0*
1,
#950000
0!
0Q
0R
#975000
1!
1Q
1R
1\
1X
0]
0Y
0A
0G
0@
0F
0k
1j
04
00
05
0/
0i
0Z
0K
0L
1M
1.
0-
0,
#1000000
0!
0Q
0R
#1025000
1!
1Q
1R
0\
1]
1@
1F
1k
0j
0g
14
10
0V
1I
1L
0M
0.
1-
1*
#1050000
0!
0Q
0R
#1075000
1!
1Q
1R
0X
1Y
1A
1G
1g
15
1/
1i
1Z
1V
1K
0I
0*
1,
#1100000
0!
0Q
0R
#1125000
1!
1Q
1R
1\
1X
0]
0Y
0A
0G
0@
0F
0k
1j
04
00
05
0/
0i
0Z
0K
0L
1M
1.
0-
0,
#1150000
0!
0Q
0R
#1175000
1!
1Q
1R
0\
1]
1@
1F
1k
0j
0g
14
10
0V
1I
1L
0M
0.
1-
1*
#1200000
