
****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /home/shillen/Desktop/eecs151/fpga_labs_fa19/lab5/scripts/synth.tcl
# source ../target.tcl
## set ABS_TOP                         /home/shillen/Desktop/eecs151/fpga_labs_fa19/lab5
## set TOP                            z1top
## set FPGA_PART                      xc7z020clg400-3
## set_param general.maxThreads       4
## set_param general.maxBackupLogs    0
## set RTL { /home/shillen/Desktop/eecs151/fpga_labs_fa19/lab5/src/edge_detector.v /home/shillen/Desktop/eecs151/fpga_labs_fa19/lab5/src/button_parser.v /home/shillen/Desktop/eecs151/fpga_labs_fa19/lab5/src/tone_generator.v /home/shillen/Desktop/eecs151/fpga_labs_fa19/lab5/src/z1top.v /home/shillen/Desktop/eecs151/fpga_labs_fa19/lab5/src/uart_transmitter.v /home/shillen/Desktop/eecs151/fpga_labs_fa19/lab5/src/debouncer.v /home/shillen/Desktop/eecs151/fpga_labs_fa19/lab5/src/music_streamer.v /home/shillen/Desktop/eecs151/fpga_labs_fa19/lab5/src/rom.v /home/shillen/Desktop/eecs151/fpga_labs_fa19/lab5/src/uart.v /home/shillen/Desktop/eecs151/fpga_labs_fa19/lab5/src/synchronizer.v /home/shillen/Desktop/eecs151/fpga_labs_fa19/lab5/src/uart_receiver.v }
## set CONSTRAINTS { /home/shillen/Desktop/eecs151/fpga_labs_fa19/lab5/src/PYNQ-Z1_C.xdc }
# if {[string trim ${RTL}] ne ""} {
#   read_verilog -v ${RTL}
# }
# if {[string trim ${CONSTRAINTS}] ne ""} {
#   read_xdc ${CONSTRAINTS}
# }
# synth_design -top ${TOP} -part ${FPGA_PART}
Command: synth_design -top z1top -part xc7z020clg400-3
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-3
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 30558 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1694.117 ; gain = 152.684 ; free physical = 2383 ; free virtual = 20821
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'z1top' [/home/shillen/Desktop/eecs151/fpga_labs_fa19/lab5/src/z1top.v:3]
	Parameter CLOCK_FREQ bound to: 125000000 - type: integer 
	Parameter BAUD_RATE bound to: 115200 - type: integer 
	Parameter B_SAMPLE_COUNT_MAX bound to: 62500 - type: integer 
	Parameter B_PULSE_COUNT_MAX bound to: 200 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'button_parser' [/home/shillen/Desktop/eecs151/fpga_labs_fa19/lab5/src/button_parser.v:2]
	Parameter width bound to: 4 - type: integer 
	Parameter sample_count_max bound to: 62500 - type: integer 
	Parameter pulse_count_max bound to: 200 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'synchronizer' [/home/shillen/Desktop/eecs151/fpga_labs_fa19/lab5/src/synchronizer.v:1]
	Parameter width bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'synchronizer' (1#1) [/home/shillen/Desktop/eecs151/fpga_labs_fa19/lab5/src/synchronizer.v:1]
INFO: [Synth 8-6157] synthesizing module 'debouncer' [/home/shillen/Desktop/eecs151/fpga_labs_fa19/lab5/src/debouncer.v:1]
	Parameter width bound to: 4 - type: integer 
	Parameter sample_count_max bound to: 62500 - type: integer 
	Parameter pulse_count_max bound to: 200 - type: integer 
	Parameter wrapping_counter_width bound to: 16 - type: integer 
	Parameter saturating_counter_width bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'debouncer' (2#1) [/home/shillen/Desktop/eecs151/fpga_labs_fa19/lab5/src/debouncer.v:1]
INFO: [Synth 8-6157] synthesizing module 'edge_detector' [/home/shillen/Desktop/eecs151/fpga_labs_fa19/lab5/src/edge_detector.v:1]
	Parameter width bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'edge_detector' (3#1) [/home/shillen/Desktop/eecs151/fpga_labs_fa19/lab5/src/edge_detector.v:1]
INFO: [Synth 8-6155] done synthesizing module 'button_parser' (4#1) [/home/shillen/Desktop/eecs151/fpga_labs_fa19/lab5/src/button_parser.v:2]
INFO: [Synth 8-6157] synthesizing module 'tone_generator' [/home/shillen/Desktop/eecs151/fpga_labs_fa19/lab5/src/tone_generator.v:2]
INFO: [Synth 8-6155] done synthesizing module 'tone_generator' (5#1) [/home/shillen/Desktop/eecs151/fpga_labs_fa19/lab5/src/tone_generator.v:2]
INFO: [Synth 8-6157] synthesizing module 'music_streamer' [/home/shillen/Desktop/eecs151/fpga_labs_fa19/lab5/src/music_streamer.v:5]
	Parameter REGULAR_PLAY bound to: 3'b001 
	Parameter REVERSE_PLAY bound to: 3'b010 
	Parameter PAUSED bound to: 3'b100 
INFO: [Synth 8-6157] synthesizing module 'rom' [/home/shillen/Desktop/eecs151/fpga_labs_fa19/lab5/src/rom.v:1]
INFO: [Synth 8-6155] done synthesizing module 'rom' (6#1) [/home/shillen/Desktop/eecs151/fpga_labs_fa19/lab5/src/rom.v:1]
INFO: [Synth 8-6155] done synthesizing module 'music_streamer' (7#1) [/home/shillen/Desktop/eecs151/fpga_labs_fa19/lab5/src/music_streamer.v:5]
INFO: [Synth 8-6157] synthesizing module 'uart' [/home/shillen/Desktop/eecs151/fpga_labs_fa19/lab5/src/uart.v:1]
	Parameter CLOCK_FREQ bound to: 125000000 - type: integer 
	Parameter BAUD_RATE bound to: 115200 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'uart_transmitter' [/home/shillen/Desktop/eecs151/fpga_labs_fa19/lab5/src/uart_transmitter.v:1]
	Parameter CLOCK_FREQ bound to: 125000000 - type: integer 
	Parameter BAUD_RATE bound to: 115200 - type: integer 
	Parameter SYMBOL_EDGE_TIME bound to: 1085 - type: integer 
	Parameter CLOCK_COUNTER_WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'uart_transmitter' (8#1) [/home/shillen/Desktop/eecs151/fpga_labs_fa19/lab5/src/uart_transmitter.v:1]
INFO: [Synth 8-6157] synthesizing module 'uart_receiver' [/home/shillen/Desktop/eecs151/fpga_labs_fa19/lab5/src/uart_receiver.v:1]
	Parameter CLOCK_FREQ bound to: 125000000 - type: integer 
	Parameter BAUD_RATE bound to: 115200 - type: integer 
	Parameter SYMBOL_EDGE_TIME bound to: 1085 - type: integer 
	Parameter SAMPLE_TIME bound to: 542 - type: integer 
	Parameter CLOCK_COUNTER_WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'uart_receiver' (9#1) [/home/shillen/Desktop/eecs151/fpga_labs_fa19/lab5/src/uart_receiver.v:1]
INFO: [Synth 8-6155] done synthesizing module 'uart' (10#1) [/home/shillen/Desktop/eecs151/fpga_labs_fa19/lab5/src/uart.v:1]
INFO: [Synth 8-6155] done synthesizing module 'z1top' (11#1) [/home/shillen/Desktop/eecs151/fpga_labs_fa19/lab5/src/z1top.v:3]
WARNING: [Synth 8-3917] design z1top has port aud_sd driven by constant 1
WARNING: [Synth 8-3331] design uart_transmitter has unconnected port clk
WARNING: [Synth 8-3331] design uart_transmitter has unconnected port reset
WARNING: [Synth 8-3331] design uart_transmitter has unconnected port data_in[7]
WARNING: [Synth 8-3331] design uart_transmitter has unconnected port data_in[6]
WARNING: [Synth 8-3331] design uart_transmitter has unconnected port data_in[5]
WARNING: [Synth 8-3331] design uart_transmitter has unconnected port data_in[4]
WARNING: [Synth 8-3331] design uart_transmitter has unconnected port data_in[3]
WARNING: [Synth 8-3331] design uart_transmitter has unconnected port data_in[2]
WARNING: [Synth 8-3331] design uart_transmitter has unconnected port data_in[1]
WARNING: [Synth 8-3331] design uart_transmitter has unconnected port data_in[0]
WARNING: [Synth 8-3331] design uart_transmitter has unconnected port data_in_valid
WARNING: [Synth 8-3331] design z1top has unconnected port LEDS[5]
WARNING: [Synth 8-3331] design z1top has unconnected port LEDS[4]
WARNING: [Synth 8-3331] design z1top has unconnected port LEDS[3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1748.867 ; gain = 207.434 ; free physical = 2396 ; free virtual = 20846
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1751.836 ; gain = 210.402 ; free physical = 2393 ; free virtual = 20844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1751.836 ; gain = 210.402 ; free physical = 2393 ; free virtual = 20844
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/shillen/Desktop/eecs151/fpga_labs_fa19/lab5/src/PYNQ-Z1_C.xdc]
Finished Parsing XDC File [/home/shillen/Desktop/eecs151/fpga_labs_fa19/lab5/src/PYNQ-Z1_C.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/shillen/Desktop/eecs151/fpga_labs_fa19/lab5/src/PYNQ-Z1_C.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/z1top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/z1top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1902.477 ; gain = 0.000 ; free physical = 2300 ; free virtual = 20747
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1902.477 ; gain = 0.000 ; free physical = 2300 ; free virtual = 20747
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1902.477 ; gain = 361.043 ; free physical = 2375 ; free virtual = 20822
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1902.477 ; gain = 361.043 ; free physical = 2375 ; free virtual = 20822
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1902.477 ; gain = 361.043 ; free physical = 2375 ; free virtual = 20822
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/shillen/Desktop/eecs151/fpga_labs_fa19/lab5/src/music_streamer.v:46]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/shillen/Desktop/eecs151/fpga_labs_fa19/lab5/src/music_streamer.v:52]
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'music_streamer'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
            REGULAR_PLAY |                              001 |                              001
            REVERSE_PLAY |                              010 |                              010
                  PAUSED |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'music_streamer'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1902.477 ; gain = 361.043 ; free physical = 2367 ; free virtual = 20814
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 5     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 5     
	                4 Bit    Registers := 4     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 18    
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module z1top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module synchronizer 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
Module debouncer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 4     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                1 Bit    Registers := 5     
Module edge_detector 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module tone_generator 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module music_streamer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 13    
	   4 Input      1 Bit        Muxes := 1     
Module uart_receiver 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module uart 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-6040] Register streamer/address_reg_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-3917] design z1top has port aud_sd driven by constant 1
WARNING: [Synth 8-3331] design z1top has unconnected port LEDS[5]
WARNING: [Synth 8-3331] design z1top has unconnected port LEDS[4]
WARNING: [Synth 8-3331] design z1top has unconnected port LEDS[3]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 1902.477 ; gain = 361.043 ; free physical = 2350 ; free virtual = 20801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+----------------------+---------------+----------------+
|Module Name | RTL Object           | Depth x Width | Implemented As | 
+------------+----------------------+---------------+----------------+
|rom         | data                 | 1024x16       | LUT            | 
|z1top       | streamer/memory/data | 1024x16       | LUT            | 
+------------+----------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1902.477 ; gain = 361.043 ; free physical = 2225 ; free virtual = 20676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1902.477 ; gain = 361.043 ; free physical = 2221 ; free virtual = 20671
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1902.477 ; gain = 361.043 ; free physical = 2220 ; free virtual = 20670
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 1902.477 ; gain = 361.043 ; free physical = 2220 ; free virtual = 20671
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 1902.477 ; gain = 361.043 ; free physical = 2220 ; free virtual = 20671
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 1902.477 ; gain = 361.043 ; free physical = 2220 ; free virtual = 20670
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 1902.477 ; gain = 361.043 ; free physical = 2220 ; free virtual = 20670
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1902.477 ; gain = 361.043 ; free physical = 2220 ; free virtual = 20670
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1902.477 ; gain = 361.043 ; free physical = 2220 ; free virtual = 20670
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    37|
|3     |LUT1   |     7|
|4     |LUT2   |    62|
|5     |LUT3   |    34|
|6     |LUT4   |    73|
|7     |LUT5   |    54|
|8     |LUT6   |   148|
|9     |MUXF7  |     4|
|10    |MUXF8  |     2|
|11    |FDRE   |   150|
|12    |FDSE   |     8|
|13    |IBUF   |     7|
|14    |OBUF   |     6|
|15    |OBUFT  |     3|
+------+-------+------+

Report Instance Areas: 
+------+-------------------------+---------------+------+
|      |Instance                 |Module         |Cells |
+------+-------------------------+---------------+------+
|1     |top                      |               |   596|
|2     |  bp                     |button_parser  |   165|
|3     |    button_debouncer     |debouncer      |   142|
|4     |    button_edge_detector |edge_detector  |    15|
|5     |    button_synchronizer  |synchronizer   |     8|
|6     |  on_chip_uart           |uart           |     1|
|7     |  streamer               |music_streamer |   338|
|8     |    memory               |rom            |   144|
|9     |  tg                     |tone_generator |    75|
+------+-------------------------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1902.477 ; gain = 361.043 ; free physical = 2220 ; free virtual = 20670
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 5 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1902.477 ; gain = 210.402 ; free physical = 2275 ; free virtual = 20726
Synthesis Optimization Complete : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1902.484 ; gain = 361.043 ; free physical = 2275 ; free virtual = 20726
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 43 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/shillen/Desktop/eecs151/fpga_labs_fa19/lab5/src/PYNQ-Z1_C.xdc]
Finished Parsing XDC File [/home/shillen/Desktop/eecs151/fpga_labs_fa19/lab5/src/PYNQ-Z1_C.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1905.445 ; gain = 0.000 ; free physical = 2217 ; free virtual = 20668
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
38 Infos, 20 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 1905.445 ; gain = 503.680 ; free physical = 2313 ; free virtual = 20764
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
# write_checkpoint -force ${TOP}.dcp
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1905.445 ; gain = 0.000 ; free physical = 2313 ; free virtual = 20764
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.06 . Memory (MB): peak = 1940.430 ; gain = 0.000 ; free physical = 2314 ; free virtual = 20766
INFO: [Common 17-1381] The checkpoint '/home/shillen/Desktop/eecs151/fpga_labs_fa19/lab5/build/synth/z1top.dcp' has been generated.
# report_timing_summary -file post_synth_timing_summary.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
# report_drc -file post_synth_drc.rpt
Command: report_drc -file post_synth_drc.rpt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2019.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/shillen/Desktop/eecs151/fpga_labs_fa19/lab5/build/synth/post_synth_drc.rpt.
report_drc completed successfully
# report_utilization -file post_synth_utilization.rpt
# write_verilog -force -file post_synth.v
# write_xdc -force -file post_synth.xdc
INFO: [Common 17-206] Exiting Vivado at Thu Feb 27 18:08:37 2020...
