

================================================================
== Vitis HLS Report for 'kernel_matmul_Pipeline_VITIS_LOOP_17_1'
================================================================
* Date:           Mon Sep 15 13:34:09 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        matmul_simple_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_17_1  |        ?|        ?|        11|          1|          1|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|      135|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        0|       54|     -|
|Register             |        -|      -|      204|       32|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|      204|      221|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name         | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+----+---+----+------------+------------+
    |add_ln17_fu_119_p2              |         +|   0|  0|  17|          10|           1|
    |add_ln19_fu_137_p2              |         +|   0|  0|  71|          64|          64|
    |ap_block_pp0_stage0_11001_grp1  |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001_grp2  |       and|   0|  0|   2|           1|           1|
    |icmp_ln17_fu_113_p2             |      icmp|   0|  0|  39|          32|          32|
    |ap_block_pp0_stage0_11001       |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                   |       xor|   0|  0|   2|           1|           2|
    +--------------------------------+----------+----+---+----+------------+------------+
    |Total                           |          |   0|  0| 135|         110|         102|
    +--------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1     |   9|          2|   10|         20|
    |gmem0_blk_n_AR           |   9|          2|    1|          2|
    |gmem0_blk_n_R            |   9|          2|    1|          2|
    |i_fu_60                  |   9|          2|   10|         20|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  54|         12|   24|         48|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------+----+----+-----+-----------+
    |                    Name                   | FF | LUT| Bits| Const Bits|
    +-------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                  |   1|   0|    1|          0|
    |ap_block_pp0_stage0_subdone_grp0_done_reg  |   1|   0|    1|          0|
    |ap_block_pp0_stage0_subdone_grp1_done_reg  |   1|   0|    1|          0|
    |ap_block_pp0_stage0_subdone_grp2_done_reg  |   1|   0|    1|          0|
    |ap_done_reg                                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9                    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg           |   1|   0|    1|          0|
    |gmem0_addr_read_reg_198                    |  32|   0|   32|          0|
    |gmem0_addr_reg_192                         |  64|   0|   64|          0|
    |i_1_reg_183                                |  10|   0|   10|          0|
    |i_fu_60                                    |  10|   0|   10|          0|
    |i_1_reg_183                                |  64|  32|   10|          0|
    +-------------------------------------------+----+----+-----+-----------+
    |Total                                      | 204|  32|  150|          0|
    +-------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+----------------------------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |              Source Object             |    C Type    |
+------------------------+-----+-----+------------+----------------------------------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|  kernel_matmul_Pipeline_VITIS_LOOP_17_1|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|  kernel_matmul_Pipeline_VITIS_LOOP_17_1|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|  kernel_matmul_Pipeline_VITIS_LOOP_17_1|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|  kernel_matmul_Pipeline_VITIS_LOOP_17_1|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|  kernel_matmul_Pipeline_VITIS_LOOP_17_1|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|  kernel_matmul_Pipeline_VITIS_LOOP_17_1|  return value|
|m_axi_gmem0_0_AWVALID   |  out|    1|       m_axi|                                   gmem0|       pointer|
|m_axi_gmem0_0_AWREADY   |   in|    1|       m_axi|                                   gmem0|       pointer|
|m_axi_gmem0_0_AWADDR    |  out|   64|       m_axi|                                   gmem0|       pointer|
|m_axi_gmem0_0_AWID      |  out|    1|       m_axi|                                   gmem0|       pointer|
|m_axi_gmem0_0_AWLEN     |  out|   32|       m_axi|                                   gmem0|       pointer|
|m_axi_gmem0_0_AWSIZE    |  out|    3|       m_axi|                                   gmem0|       pointer|
|m_axi_gmem0_0_AWBURST   |  out|    2|       m_axi|                                   gmem0|       pointer|
|m_axi_gmem0_0_AWLOCK    |  out|    2|       m_axi|                                   gmem0|       pointer|
|m_axi_gmem0_0_AWCACHE   |  out|    4|       m_axi|                                   gmem0|       pointer|
|m_axi_gmem0_0_AWPROT    |  out|    3|       m_axi|                                   gmem0|       pointer|
|m_axi_gmem0_0_AWQOS     |  out|    4|       m_axi|                                   gmem0|       pointer|
|m_axi_gmem0_0_AWREGION  |  out|    4|       m_axi|                                   gmem0|       pointer|
|m_axi_gmem0_0_AWUSER    |  out|    1|       m_axi|                                   gmem0|       pointer|
|m_axi_gmem0_0_WVALID    |  out|    1|       m_axi|                                   gmem0|       pointer|
|m_axi_gmem0_0_WREADY    |   in|    1|       m_axi|                                   gmem0|       pointer|
|m_axi_gmem0_0_WDATA     |  out|   32|       m_axi|                                   gmem0|       pointer|
|m_axi_gmem0_0_WSTRB     |  out|    4|       m_axi|                                   gmem0|       pointer|
|m_axi_gmem0_0_WLAST     |  out|    1|       m_axi|                                   gmem0|       pointer|
|m_axi_gmem0_0_WID       |  out|    1|       m_axi|                                   gmem0|       pointer|
|m_axi_gmem0_0_WUSER     |  out|    1|       m_axi|                                   gmem0|       pointer|
|m_axi_gmem0_0_ARVALID   |  out|    1|       m_axi|                                   gmem0|       pointer|
|m_axi_gmem0_0_ARREADY   |   in|    1|       m_axi|                                   gmem0|       pointer|
|m_axi_gmem0_0_ARADDR    |  out|   64|       m_axi|                                   gmem0|       pointer|
|m_axi_gmem0_0_ARID      |  out|    1|       m_axi|                                   gmem0|       pointer|
|m_axi_gmem0_0_ARLEN     |  out|   32|       m_axi|                                   gmem0|       pointer|
|m_axi_gmem0_0_ARSIZE    |  out|    3|       m_axi|                                   gmem0|       pointer|
|m_axi_gmem0_0_ARBURST   |  out|    2|       m_axi|                                   gmem0|       pointer|
|m_axi_gmem0_0_ARLOCK    |  out|    2|       m_axi|                                   gmem0|       pointer|
|m_axi_gmem0_0_ARCACHE   |  out|    4|       m_axi|                                   gmem0|       pointer|
|m_axi_gmem0_0_ARPROT    |  out|    3|       m_axi|                                   gmem0|       pointer|
|m_axi_gmem0_0_ARQOS     |  out|    4|       m_axi|                                   gmem0|       pointer|
|m_axi_gmem0_0_ARREGION  |  out|    4|       m_axi|                                   gmem0|       pointer|
|m_axi_gmem0_0_ARUSER    |  out|    1|       m_axi|                                   gmem0|       pointer|
|m_axi_gmem0_0_RVALID    |   in|    1|       m_axi|                                   gmem0|       pointer|
|m_axi_gmem0_0_RREADY    |  out|    1|       m_axi|                                   gmem0|       pointer|
|m_axi_gmem0_0_RDATA     |   in|   32|       m_axi|                                   gmem0|       pointer|
|m_axi_gmem0_0_RLAST     |   in|    1|       m_axi|                                   gmem0|       pointer|
|m_axi_gmem0_0_RID       |   in|    1|       m_axi|                                   gmem0|       pointer|
|m_axi_gmem0_0_RFIFONUM  |   in|    9|       m_axi|                                   gmem0|       pointer|
|m_axi_gmem0_0_RUSER     |   in|    1|       m_axi|                                   gmem0|       pointer|
|m_axi_gmem0_0_RRESP     |   in|    2|       m_axi|                                   gmem0|       pointer|
|m_axi_gmem0_0_BVALID    |   in|    1|       m_axi|                                   gmem0|       pointer|
|m_axi_gmem0_0_BREADY    |  out|    1|       m_axi|                                   gmem0|       pointer|
|m_axi_gmem0_0_BRESP     |   in|    2|       m_axi|                                   gmem0|       pointer|
|m_axi_gmem0_0_BID       |   in|    1|       m_axi|                                   gmem0|       pointer|
|m_axi_gmem0_0_BUSER     |   in|    1|       m_axi|                                   gmem0|       pointer|
|select_ln17_1           |   in|   32|     ap_none|                           select_ln17_1|        scalar|
|i_vec                   |   in|   64|     ap_none|                                   i_vec|        scalar|
|vec_local_address0      |  out|   10|   ap_memory|                               vec_local|         array|
|vec_local_ce0           |  out|    1|   ap_memory|                               vec_local|         array|
|vec_local_we0           |  out|    1|   ap_memory|                               vec_local|         array|
|vec_local_d0            |  out|   32|   ap_memory|                               vec_local|         array|
+------------------------+-----+-----+------------+----------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 11


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 1
  Pipeline-0 : II = 1, D = 11, States = { 1 2 3 4 5 6 7 8 9 10 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.65>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [kernel_matmul.cpp:17]   --->   Operation 14 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%i_vec_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %i_vec"   --->   Operation 16 'read' 'i_vec_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%select_ln17_1_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %select_ln17_1"   --->   Operation 17 'read' 'select_ln17_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.38ns)   --->   "%store_ln17 = store i10 0, i10 %i" [kernel_matmul.cpp:17]   --->   Operation 18 'store' 'store_ln17' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.cond"   --->   Operation 19 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%i_1 = load i10 %i" [kernel_matmul.cpp:17]   --->   Operation 20 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem0"   --->   Operation 21 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln17_1 = zext i10 %i_1" [kernel_matmul.cpp:17]   --->   Operation 22 'zext' 'zext_ln17_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.88ns)   --->   "%icmp_ln17 = icmp_eq  i32 %zext_ln17_1, i32 %select_ln17_1_read" [kernel_matmul.cpp:17]   --->   Operation 23 'icmp' 'icmp_ln17' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.72ns)   --->   "%add_ln17 = add i10 %i_1, i10 1" [kernel_matmul.cpp:17]   --->   Operation 24 'add' 'add_ln17' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln17 = br i1 %icmp_ln17, void %for.inc, void %VITIS_LOOP_23_2.exitStub" [kernel_matmul.cpp:17]   --->   Operation 25 'br' 'br_ln17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %i_1, i2 0" [kernel_matmul.cpp:19]   --->   Operation 26 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln19 = zext i12 %shl_ln" [kernel_matmul.cpp:19]   --->   Operation 27 'zext' 'zext_ln19' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (1.14ns)   --->   "%add_ln19 = add i64 %zext_ln19, i64 %i_vec_read" [kernel_matmul.cpp:19]   --->   Operation 28 'add' 'add_ln19' <Predicate = (!icmp_ln17)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln19, i32 2, i32 63" [kernel_matmul.cpp:19]   --->   Operation 29 'partselect' 'trunc_ln' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%sext_ln19 = sext i62 %trunc_ln" [kernel_matmul.cpp:19]   --->   Operation 30 'sext' 'sext_ln19' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%gmem0_addr = getelementptr i32 %gmem0, i64 %sext_ln19" [kernel_matmul.cpp:19]   --->   Operation 31 'getelementptr' 'gmem0_addr' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.38ns)   --->   "%store_ln17 = store i10 %add_ln17, i10 %i" [kernel_matmul.cpp:17]   --->   Operation 32 'store' 'store_ln17' <Predicate = (!icmp_ln17)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 33 [8/8] (7.30ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem0_addr, i64 1" [kernel_matmul.cpp:19]   --->   Operation 33 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 34 [7/8] (7.30ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem0_addr, i64 1" [kernel_matmul.cpp:19]   --->   Operation 34 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 35 [6/8] (7.30ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem0_addr, i64 1" [kernel_matmul.cpp:19]   --->   Operation 35 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 36 [5/8] (7.30ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem0_addr, i64 1" [kernel_matmul.cpp:19]   --->   Operation 36 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 37 [4/8] (7.30ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem0_addr, i64 1" [kernel_matmul.cpp:19]   --->   Operation 37 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 38 [3/8] (7.30ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem0_addr, i64 1" [kernel_matmul.cpp:19]   --->   Operation 38 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 39 [2/8] (7.30ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem0_addr, i64 1" [kernel_matmul.cpp:19]   --->   Operation 39 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 40 [1/8] (7.30ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem0_addr, i64 1" [kernel_matmul.cpp:19]   --->   Operation 40 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 41 [1/1] (7.30ns)   --->   "%gmem0_addr_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i64 %gmem0_addr" [kernel_matmul.cpp:19]   --->   Operation 41 'read' 'gmem0_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 49 [1/1] (0.38ns)   --->   "%ret_ln0 = ret"   --->   Operation 49 'ret' 'ret_ln0' <Predicate = (icmp_ln17)> <Delay = 0.38>

State 11 <SV = 10> <Delay = 1.20>
ST_11 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln17 = zext i10 %i_1" [kernel_matmul.cpp:17]   --->   Operation 42 'zext' 'zext_ln17' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 43 [1/1] (0.00ns)   --->   "%specpipeline_ln18 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [kernel_matmul.cpp:18]   --->   Operation 43 'specpipeline' 'specpipeline_ln18' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 44 [1/1] (0.00ns)   --->   "%specloopname_ln17 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17" [kernel_matmul.cpp:17]   --->   Operation 44 'specloopname' 'specloopname_ln17' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 45 [1/1] (0.00ns)   --->   "%bitcast_ln19 = bitcast i32 %gmem0_addr_read" [kernel_matmul.cpp:19]   --->   Operation 45 'bitcast' 'bitcast_ln19' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 46 [1/1] (0.00ns)   --->   "%vec_local_addr = getelementptr i32 %vec_local, i64 0, i64 %zext_ln17" [kernel_matmul.cpp:19]   --->   Operation 46 'getelementptr' 'vec_local_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 47 [1/1] ( I:1.20ns O:1.20ns )   --->   "%store_ln19 = store i32 %bitcast_ln19, i10 %vec_local_addr" [kernel_matmul.cpp:19]   --->   Operation 47 'store' 'store_ln19' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_11 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln17 = br void %for.cond" [kernel_matmul.cpp:17]   --->   Operation 48 'br' 'br_ln17' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ select_ln17_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ i_vec]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ vec_local]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                  (alloca        ) [ 010000000000]
specinterface_ln0  (specinterface ) [ 000000000000]
i_vec_read         (read          ) [ 000000000000]
select_ln17_1_read (read          ) [ 000000000000]
store_ln17         (store         ) [ 000000000000]
br_ln0             (br            ) [ 000000000000]
i_1                (load          ) [ 011111111111]
specbitsmap_ln0    (specbitsmap   ) [ 000000000000]
zext_ln17_1        (zext          ) [ 000000000000]
icmp_ln17          (icmp          ) [ 011111111110]
add_ln17           (add           ) [ 000000000000]
br_ln17            (br            ) [ 000000000000]
shl_ln             (bitconcatenate) [ 000000000000]
zext_ln19          (zext          ) [ 000000000000]
add_ln19           (add           ) [ 000000000000]
trunc_ln           (partselect    ) [ 000000000000]
sext_ln19          (sext          ) [ 000000000000]
gmem0_addr         (getelementptr ) [ 011111111110]
store_ln17         (store         ) [ 000000000000]
gmem0_load_req     (readreq       ) [ 000000000000]
gmem0_addr_read    (read          ) [ 010000000001]
zext_ln17          (zext          ) [ 000000000000]
specpipeline_ln18  (specpipeline  ) [ 000000000000]
specloopname_ln17  (specloopname  ) [ 000000000000]
bitcast_ln19       (bitcast       ) [ 000000000000]
vec_local_addr     (getelementptr ) [ 000000000000]
store_ln19         (store         ) [ 000000000000]
br_ln17            (br            ) [ 000000000000]
ret_ln0            (ret           ) [ 000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem0"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="select_ln17_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="select_ln17_1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="i_vec">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i_vec"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="vec_local">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vec_local"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i10.i2"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1004" name="i_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="i_vec_read_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="64" slack="0"/>
<pin id="66" dir="0" index="1" bw="64" slack="0"/>
<pin id="67" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="i_vec_read/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="select_ln17_1_read_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="32" slack="0"/>
<pin id="72" dir="0" index="1" bw="32" slack="0"/>
<pin id="73" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="select_ln17_1_read/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="vec_local_addr_gep_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="32" slack="0"/>
<pin id="78" dir="0" index="1" bw="1" slack="0"/>
<pin id="79" dir="0" index="2" bw="10" slack="0"/>
<pin id="80" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="vec_local_addr/11 "/>
</bind>
</comp>

<comp id="83" class="1004" name="store_ln19_access_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="10" slack="0"/>
<pin id="85" dir="0" index="1" bw="32" slack="0"/>
<pin id="86" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="87" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln19/11 "/>
</bind>
</comp>

<comp id="89" class="1004" name="grp_readreq_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="1" slack="0"/>
<pin id="91" dir="0" index="1" bw="32" slack="1"/>
<pin id="92" dir="0" index="2" bw="1" slack="0"/>
<pin id="93" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem0_load_req/2 "/>
</bind>
</comp>

<comp id="96" class="1004" name="gmem0_addr_read_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="32" slack="0"/>
<pin id="98" dir="0" index="1" bw="32" slack="9"/>
<pin id="99" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem0_addr_read/10 "/>
</bind>
</comp>

<comp id="101" class="1004" name="store_ln17_store_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="1" slack="0"/>
<pin id="103" dir="0" index="1" bw="10" slack="0"/>
<pin id="104" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln17/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="i_1_load_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="10" slack="0"/>
<pin id="108" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="109" class="1004" name="zext_ln17_1_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="10" slack="0"/>
<pin id="111" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln17_1/1 "/>
</bind>
</comp>

<comp id="113" class="1004" name="icmp_ln17_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="32" slack="0"/>
<pin id="115" dir="0" index="1" bw="32" slack="0"/>
<pin id="116" dir="1" index="2" bw="1" slack="9"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln17/1 "/>
</bind>
</comp>

<comp id="119" class="1004" name="add_ln17_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="10" slack="0"/>
<pin id="121" dir="0" index="1" bw="1" slack="0"/>
<pin id="122" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln17/1 "/>
</bind>
</comp>

<comp id="125" class="1004" name="shl_ln_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="12" slack="0"/>
<pin id="127" dir="0" index="1" bw="10" slack="0"/>
<pin id="128" dir="0" index="2" bw="1" slack="0"/>
<pin id="129" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/1 "/>
</bind>
</comp>

<comp id="133" class="1004" name="zext_ln19_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="12" slack="0"/>
<pin id="135" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln19/1 "/>
</bind>
</comp>

<comp id="137" class="1004" name="add_ln19_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="12" slack="0"/>
<pin id="139" dir="0" index="1" bw="64" slack="0"/>
<pin id="140" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln19/1 "/>
</bind>
</comp>

<comp id="143" class="1004" name="trunc_ln_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="62" slack="0"/>
<pin id="145" dir="0" index="1" bw="64" slack="0"/>
<pin id="146" dir="0" index="2" bw="3" slack="0"/>
<pin id="147" dir="0" index="3" bw="7" slack="0"/>
<pin id="148" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/1 "/>
</bind>
</comp>

<comp id="153" class="1004" name="sext_ln19_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="62" slack="0"/>
<pin id="155" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln19/1 "/>
</bind>
</comp>

<comp id="157" class="1004" name="gmem0_addr_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="64" slack="0"/>
<pin id="159" dir="0" index="1" bw="64" slack="0"/>
<pin id="160" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem0_addr/1 "/>
</bind>
</comp>

<comp id="163" class="1004" name="store_ln17_store_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="10" slack="0"/>
<pin id="165" dir="0" index="1" bw="10" slack="0"/>
<pin id="166" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln17/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="zext_ln17_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="10" slack="10"/>
<pin id="170" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln17/11 "/>
</bind>
</comp>

<comp id="172" class="1004" name="bitcast_ln19_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="32" slack="1"/>
<pin id="174" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln19/11 "/>
</bind>
</comp>

<comp id="176" class="1005" name="i_reg_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="10" slack="0"/>
<pin id="178" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="183" class="1005" name="i_1_reg_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="10" slack="10"/>
<pin id="185" dir="1" index="1" bw="10" slack="10"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="188" class="1005" name="icmp_ln17_reg_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="9"/>
<pin id="190" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln17 "/>
</bind>
</comp>

<comp id="192" class="1005" name="gmem0_addr_reg_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="32" slack="1"/>
<pin id="194" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem0_addr "/>
</bind>
</comp>

<comp id="198" class="1005" name="gmem0_addr_read_reg_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="32" slack="1"/>
<pin id="200" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem0_addr_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="63"><net_src comp="8" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="68"><net_src comp="26" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="4" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="74"><net_src comp="28" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="2" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="81"><net_src comp="6" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="82"><net_src comp="58" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="88"><net_src comp="76" pin="3"/><net_sink comp="83" pin=0"/></net>

<net id="94"><net_src comp="46" pin="0"/><net_sink comp="89" pin=0"/></net>

<net id="95"><net_src comp="48" pin="0"/><net_sink comp="89" pin=2"/></net>

<net id="100"><net_src comp="50" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="105"><net_src comp="30" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="112"><net_src comp="106" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="117"><net_src comp="109" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="118"><net_src comp="70" pin="2"/><net_sink comp="113" pin=1"/></net>

<net id="123"><net_src comp="106" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="124"><net_src comp="34" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="130"><net_src comp="36" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="131"><net_src comp="106" pin="1"/><net_sink comp="125" pin=1"/></net>

<net id="132"><net_src comp="38" pin="0"/><net_sink comp="125" pin=2"/></net>

<net id="136"><net_src comp="125" pin="3"/><net_sink comp="133" pin=0"/></net>

<net id="141"><net_src comp="133" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="142"><net_src comp="64" pin="2"/><net_sink comp="137" pin=1"/></net>

<net id="149"><net_src comp="40" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="150"><net_src comp="137" pin="2"/><net_sink comp="143" pin=1"/></net>

<net id="151"><net_src comp="42" pin="0"/><net_sink comp="143" pin=2"/></net>

<net id="152"><net_src comp="44" pin="0"/><net_sink comp="143" pin=3"/></net>

<net id="156"><net_src comp="143" pin="4"/><net_sink comp="153" pin=0"/></net>

<net id="161"><net_src comp="0" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="162"><net_src comp="153" pin="1"/><net_sink comp="157" pin=1"/></net>

<net id="167"><net_src comp="119" pin="2"/><net_sink comp="163" pin=0"/></net>

<net id="171"><net_src comp="168" pin="1"/><net_sink comp="76" pin=2"/></net>

<net id="175"><net_src comp="172" pin="1"/><net_sink comp="83" pin=1"/></net>

<net id="179"><net_src comp="60" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="180"><net_src comp="176" pin="1"/><net_sink comp="101" pin=1"/></net>

<net id="181"><net_src comp="176" pin="1"/><net_sink comp="106" pin=0"/></net>

<net id="182"><net_src comp="176" pin="1"/><net_sink comp="163" pin=1"/></net>

<net id="186"><net_src comp="106" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="187"><net_src comp="183" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="191"><net_src comp="113" pin="2"/><net_sink comp="188" pin=0"/></net>

<net id="195"><net_src comp="157" pin="2"/><net_sink comp="192" pin=0"/></net>

<net id="196"><net_src comp="192" pin="1"/><net_sink comp="89" pin=1"/></net>

<net id="197"><net_src comp="192" pin="1"/><net_sink comp="96" pin=1"/></net>

<net id="201"><net_src comp="96" pin="2"/><net_sink comp="198" pin=0"/></net>

<net id="202"><net_src comp="198" pin="1"/><net_sink comp="172" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem0 | {}
	Port: vec_local | {11 }
 - Input state : 
	Port: kernel_matmul_Pipeline_VITIS_LOOP_17_1 : gmem0 | {2 3 4 5 6 7 8 9 10 }
	Port: kernel_matmul_Pipeline_VITIS_LOOP_17_1 : select_ln17_1 | {1 }
	Port: kernel_matmul_Pipeline_VITIS_LOOP_17_1 : i_vec | {1 }
  - Chain level:
	State 1
		store_ln17 : 1
		i_1 : 1
		zext_ln17_1 : 2
		icmp_ln17 : 3
		add_ln17 : 2
		br_ln17 : 4
		shl_ln : 2
		zext_ln19 : 3
		add_ln19 : 4
		trunc_ln : 5
		sext_ln19 : 6
		gmem0_addr : 7
		store_ln17 : 3
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
		vec_local_addr : 1
		store_ln19 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|
| Operation|        Functional Unit        |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|
|    add   |        add_ln17_fu_119        |    0    |    17   |
|          |        add_ln19_fu_137        |    0    |    71   |
|----------|-------------------------------|---------|---------|
|   icmp   |        icmp_ln17_fu_113       |    0    |    39   |
|----------|-------------------------------|---------|---------|
|          |     i_vec_read_read_fu_64     |    0    |    0    |
|   read   | select_ln17_1_read_read_fu_70 |    0    |    0    |
|          |   gmem0_addr_read_read_fu_96  |    0    |    0    |
|----------|-------------------------------|---------|---------|
|  readreq |       grp_readreq_fu_89       |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |       zext_ln17_1_fu_109      |    0    |    0    |
|   zext   |        zext_ln19_fu_133       |    0    |    0    |
|          |        zext_ln17_fu_168       |    0    |    0    |
|----------|-------------------------------|---------|---------|
|bitconcatenate|         shl_ln_fu_125         |    0    |    0    |
|----------|-------------------------------|---------|---------|
|partselect|        trunc_ln_fu_143        |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   sext   |        sext_ln19_fu_153       |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   Total  |                               |    0    |   127   |
|----------|-------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|gmem0_addr_read_reg_198|   32   |
|   gmem0_addr_reg_192  |   32   |
|      i_1_reg_183      |   10   |
|       i_reg_176       |   10   |
|   icmp_ln17_reg_188   |    1   |
+-----------------------+--------+
|         Total         |   85   |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   127  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   85   |    -   |
+-----------+--------+--------+
|   Total   |   85   |   127  |
+-----------+--------+--------+
