// ==============================================================
// Generated by Vitis HLS v2025.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

(* DowngradeIPIdentifiedWarnings="yes" *)
module pyramidal_hs_horn_schunck_64 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        u_address0,
        u_ce0,
        u_q0,
        u_address1,
        u_ce1,
        u_we1,
        u_d1,
        u_q1,
        v_address0,
        v_ce0,
        v_q0,
        v_address1,
        v_ce1,
        v_we1,
        v_d1,
        v_q1,
        Ix64_address0,
        Ix64_ce0,
        Ix64_q0,
        Iy64_address0,
        Iy64_ce0,
        Iy64_q0,
        It64_address0,
        It64_ce0,
        It64_q0
);

parameter    ap_ST_fsm_state1 = 6'd1;
parameter    ap_ST_fsm_state2 = 6'd2;
parameter    ap_ST_fsm_state3 = 6'd4;
parameter    ap_ST_fsm_state4 = 6'd8;
parameter    ap_ST_fsm_state5 = 6'd16;
parameter    ap_ST_fsm_state6 = 6'd32;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [11:0] u_address0;
output   u_ce0;
input  [15:0] u_q0;
output  [11:0] u_address1;
output   u_ce1;
output   u_we1;
output  [15:0] u_d1;
input  [15:0] u_q1;
output  [11:0] v_address0;
output   v_ce0;
input  [15:0] v_q0;
output  [11:0] v_address1;
output   v_ce1;
output   v_we1;
output  [15:0] v_d1;
input  [15:0] v_q1;
output  [11:0] Ix64_address0;
output   Ix64_ce0;
input  [15:0] Ix64_q0;
output  [11:0] Iy64_address0;
output   Iy64_ce0;
input  [15:0] Iy64_q0;
output  [11:0] It64_address0;
output   It64_ce0;
input  [15:0] It64_q0;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[11:0] u_address0;
reg u_ce0;
reg u_ce1;
reg u_we1;
reg[11:0] v_address0;
reg v_ce0;
reg v_ce1;
reg v_we1;

(* fsm_encoding = "none" *) reg   [5:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [2:0] iter_2_fu_128_p2;
reg   [2:0] iter_2_reg_182;
wire    ap_CS_fsm_state2;
wire    ap_CS_fsm_state3;
reg   [15:0] v_load_reg_200;
wire    ap_CS_fsm_state4;
reg   [15:0] u_load_reg_205;
wire   [5:0] add_ln37_fu_158_p2;
reg   [5:0] add_ln37_reg_210;
wire    ap_CS_fsm_state5;
wire   [5:0] add_ln37_1_fu_165_p2;
reg   [5:0] add_ln37_1_reg_215;
wire    grp_horn_schunck_64_Pipeline_VITIS_LOOP_33_5_fu_94_ap_start;
wire    grp_horn_schunck_64_Pipeline_VITIS_LOOP_33_5_fu_94_ap_done;
wire    grp_horn_schunck_64_Pipeline_VITIS_LOOP_33_5_fu_94_ap_idle;
wire    grp_horn_schunck_64_Pipeline_VITIS_LOOP_33_5_fu_94_ap_ready;
wire   [11:0] grp_horn_schunck_64_Pipeline_VITIS_LOOP_33_5_fu_94_u_address0;
wire    grp_horn_schunck_64_Pipeline_VITIS_LOOP_33_5_fu_94_u_ce0;
wire   [11:0] grp_horn_schunck_64_Pipeline_VITIS_LOOP_33_5_fu_94_u_address1;
wire    grp_horn_schunck_64_Pipeline_VITIS_LOOP_33_5_fu_94_u_ce1;
wire    grp_horn_schunck_64_Pipeline_VITIS_LOOP_33_5_fu_94_u_we1;
wire   [15:0] grp_horn_schunck_64_Pipeline_VITIS_LOOP_33_5_fu_94_u_d1;
wire   [11:0] grp_horn_schunck_64_Pipeline_VITIS_LOOP_33_5_fu_94_v_address0;
wire    grp_horn_schunck_64_Pipeline_VITIS_LOOP_33_5_fu_94_v_ce0;
wire   [11:0] grp_horn_schunck_64_Pipeline_VITIS_LOOP_33_5_fu_94_v_address1;
wire    grp_horn_schunck_64_Pipeline_VITIS_LOOP_33_5_fu_94_v_ce1;
wire    grp_horn_schunck_64_Pipeline_VITIS_LOOP_33_5_fu_94_v_we1;
wire   [15:0] grp_horn_schunck_64_Pipeline_VITIS_LOOP_33_5_fu_94_v_d1;
wire   [11:0] grp_horn_schunck_64_Pipeline_VITIS_LOOP_33_5_fu_94_Ix64_address0;
wire    grp_horn_schunck_64_Pipeline_VITIS_LOOP_33_5_fu_94_Ix64_ce0;
wire   [11:0] grp_horn_schunck_64_Pipeline_VITIS_LOOP_33_5_fu_94_Iy64_address0;
wire    grp_horn_schunck_64_Pipeline_VITIS_LOOP_33_5_fu_94_Iy64_ce0;
wire   [11:0] grp_horn_schunck_64_Pipeline_VITIS_LOOP_33_5_fu_94_It64_address0;
wire    grp_horn_schunck_64_Pipeline_VITIS_LOOP_33_5_fu_94_It64_ce0;
reg   [5:0] y_reg_82;
wire   [0:0] icmp_ln29_fu_122_p2;
wire    ap_CS_fsm_state6;
reg    grp_horn_schunck_64_Pipeline_VITIS_LOOP_33_5_fu_94_ap_start_reg;
wire   [63:0] zext_ln40_fu_148_p1;
wire   [0:0] icmp_ln31_fu_134_p2;
reg   [2:0] iter_fu_52;
reg    v_ce0_local;
reg    u_ce0_local;
wire   [11:0] tmp_fu_140_p3;
reg   [5:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
reg    ap_ST_fsm_state6_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 6'd1;
#0 grp_horn_schunck_64_Pipeline_VITIS_LOOP_33_5_fu_94_ap_start_reg = 1'b0;
#0 iter_fu_52 = 3'd0;
end

pyramidal_hs_horn_schunck_64_Pipeline_VITIS_LOOP_33_5 grp_horn_schunck_64_Pipeline_VITIS_LOOP_33_5_fu_94(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_horn_schunck_64_Pipeline_VITIS_LOOP_33_5_fu_94_ap_start),
    .ap_done(grp_horn_schunck_64_Pipeline_VITIS_LOOP_33_5_fu_94_ap_done),
    .ap_idle(grp_horn_schunck_64_Pipeline_VITIS_LOOP_33_5_fu_94_ap_idle),
    .ap_ready(grp_horn_schunck_64_Pipeline_VITIS_LOOP_33_5_fu_94_ap_ready),
    .u_load(u_load_reg_205),
    .v_load(v_load_reg_200),
    .y(y_reg_82),
    .add_ln37(add_ln37_reg_210),
    .u_address0(grp_horn_schunck_64_Pipeline_VITIS_LOOP_33_5_fu_94_u_address0),
    .u_ce0(grp_horn_schunck_64_Pipeline_VITIS_LOOP_33_5_fu_94_u_ce0),
    .u_q0(u_q0),
    .u_address1(grp_horn_schunck_64_Pipeline_VITIS_LOOP_33_5_fu_94_u_address1),
    .u_ce1(grp_horn_schunck_64_Pipeline_VITIS_LOOP_33_5_fu_94_u_ce1),
    .u_we1(grp_horn_schunck_64_Pipeline_VITIS_LOOP_33_5_fu_94_u_we1),
    .u_d1(grp_horn_schunck_64_Pipeline_VITIS_LOOP_33_5_fu_94_u_d1),
    .u_q1(u_q1),
    .add_ln37_1(add_ln37_1_reg_215),
    .v_address0(grp_horn_schunck_64_Pipeline_VITIS_LOOP_33_5_fu_94_v_address0),
    .v_ce0(grp_horn_schunck_64_Pipeline_VITIS_LOOP_33_5_fu_94_v_ce0),
    .v_q0(v_q0),
    .v_address1(grp_horn_schunck_64_Pipeline_VITIS_LOOP_33_5_fu_94_v_address1),
    .v_ce1(grp_horn_schunck_64_Pipeline_VITIS_LOOP_33_5_fu_94_v_ce1),
    .v_we1(grp_horn_schunck_64_Pipeline_VITIS_LOOP_33_5_fu_94_v_we1),
    .v_d1(grp_horn_schunck_64_Pipeline_VITIS_LOOP_33_5_fu_94_v_d1),
    .v_q1(v_q1),
    .Ix64_address0(grp_horn_schunck_64_Pipeline_VITIS_LOOP_33_5_fu_94_Ix64_address0),
    .Ix64_ce0(grp_horn_schunck_64_Pipeline_VITIS_LOOP_33_5_fu_94_Ix64_ce0),
    .Ix64_q0(Ix64_q0),
    .Iy64_address0(grp_horn_schunck_64_Pipeline_VITIS_LOOP_33_5_fu_94_Iy64_address0),
    .Iy64_ce0(grp_horn_schunck_64_Pipeline_VITIS_LOOP_33_5_fu_94_Iy64_ce0),
    .Iy64_q0(Iy64_q0),
    .It64_address0(grp_horn_schunck_64_Pipeline_VITIS_LOOP_33_5_fu_94_It64_address0),
    .It64_ce0(grp_horn_schunck_64_Pipeline_VITIS_LOOP_33_5_fu_94_It64_ce0),
    .It64_q0(It64_q0)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_horn_schunck_64_Pipeline_VITIS_LOOP_33_5_fu_94_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state5)) begin
            grp_horn_schunck_64_Pipeline_VITIS_LOOP_33_5_fu_94_ap_start_reg <= 1'b1;
        end else if ((grp_horn_schunck_64_Pipeline_VITIS_LOOP_33_5_fu_94_ap_ready == 1'b1)) begin
            grp_horn_schunck_64_Pipeline_VITIS_LOOP_33_5_fu_94_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        iter_fu_52 <= 3'd0;
    end else if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln31_fu_134_p2 == 1'd1))) begin
        iter_fu_52 <= iter_2_reg_182;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state6) & (grp_horn_schunck_64_Pipeline_VITIS_LOOP_33_5_fu_94_ap_done == 1'b1))) begin
        y_reg_82 <= add_ln37_1_reg_215;
    end else if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln29_fu_122_p2 == 1'd0))) begin
        y_reg_82 <= 6'd1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        add_ln37_1_reg_215 <= add_ln37_1_fu_165_p2;
        add_ln37_reg_210 <= add_ln37_fu_158_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        iter_2_reg_182 <= iter_2_fu_128_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        u_load_reg_205 <= u_q0;
        v_load_reg_200 <= v_q0;
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

always @ (*) begin
    if ((grp_horn_schunck_64_Pipeline_VITIS_LOOP_33_5_fu_94_ap_done == 1'b0)) begin
        ap_ST_fsm_state6_blk = 1'b1;
    end else begin
        ap_ST_fsm_state6_blk = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state2) & (icmp_ln29_fu_122_p2 == 1'd1)) | ((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln29_fu_122_p2 == 1'd1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        u_address0 = grp_horn_schunck_64_Pipeline_VITIS_LOOP_33_5_fu_94_u_address0;
    end else begin
        u_address0 = zext_ln40_fu_148_p1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        u_ce0 = grp_horn_schunck_64_Pipeline_VITIS_LOOP_33_5_fu_94_u_ce0;
    end else begin
        u_ce0 = u_ce0_local;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        u_ce0_local = 1'b1;
    end else begin
        u_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        u_ce1 = grp_horn_schunck_64_Pipeline_VITIS_LOOP_33_5_fu_94_u_ce1;
    end else begin
        u_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        u_we1 = grp_horn_schunck_64_Pipeline_VITIS_LOOP_33_5_fu_94_u_we1;
    end else begin
        u_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        v_address0 = grp_horn_schunck_64_Pipeline_VITIS_LOOP_33_5_fu_94_v_address0;
    end else begin
        v_address0 = zext_ln40_fu_148_p1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        v_ce0 = grp_horn_schunck_64_Pipeline_VITIS_LOOP_33_5_fu_94_v_ce0;
    end else begin
        v_ce0 = v_ce0_local;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        v_ce0_local = 1'b1;
    end else begin
        v_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        v_ce1 = grp_horn_schunck_64_Pipeline_VITIS_LOOP_33_5_fu_94_v_ce1;
    end else begin
        v_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        v_we1 = grp_horn_schunck_64_Pipeline_VITIS_LOOP_33_5_fu_94_v_we1;
    end else begin
        v_we1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln29_fu_122_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln31_fu_134_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            if (((1'b1 == ap_CS_fsm_state6) & (grp_horn_schunck_64_Pipeline_VITIS_LOOP_33_5_fu_94_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign It64_address0 = grp_horn_schunck_64_Pipeline_VITIS_LOOP_33_5_fu_94_It64_address0;

assign It64_ce0 = grp_horn_schunck_64_Pipeline_VITIS_LOOP_33_5_fu_94_It64_ce0;

assign Ix64_address0 = grp_horn_schunck_64_Pipeline_VITIS_LOOP_33_5_fu_94_Ix64_address0;

assign Ix64_ce0 = grp_horn_schunck_64_Pipeline_VITIS_LOOP_33_5_fu_94_Ix64_ce0;

assign Iy64_address0 = grp_horn_schunck_64_Pipeline_VITIS_LOOP_33_5_fu_94_Iy64_address0;

assign Iy64_ce0 = grp_horn_schunck_64_Pipeline_VITIS_LOOP_33_5_fu_94_Iy64_ce0;

assign add_ln37_1_fu_165_p2 = (y_reg_82 + 6'd1);

assign add_ln37_fu_158_p2 = ($signed(y_reg_82) + $signed(6'd63));

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign grp_horn_schunck_64_Pipeline_VITIS_LOOP_33_5_fu_94_ap_start = grp_horn_schunck_64_Pipeline_VITIS_LOOP_33_5_fu_94_ap_start_reg;

assign icmp_ln29_fu_122_p2 = ((iter_fu_52 == 3'd5) ? 1'b1 : 1'b0);

assign icmp_ln31_fu_134_p2 = ((y_reg_82 == 6'd63) ? 1'b1 : 1'b0);

assign iter_2_fu_128_p2 = (iter_fu_52 + 3'd1);

assign tmp_fu_140_p3 = {{y_reg_82}, {6'd0}};

assign u_address1 = grp_horn_schunck_64_Pipeline_VITIS_LOOP_33_5_fu_94_u_address1;

assign u_d1 = grp_horn_schunck_64_Pipeline_VITIS_LOOP_33_5_fu_94_u_d1;

assign v_address1 = grp_horn_schunck_64_Pipeline_VITIS_LOOP_33_5_fu_94_v_address1;

assign v_d1 = grp_horn_schunck_64_Pipeline_VITIS_LOOP_33_5_fu_94_v_d1;

assign zext_ln40_fu_148_p1 = tmp_fu_140_p3;

endmodule //pyramidal_hs_horn_schunck_64
