head	1.3;
access;
symbols
	binutils-2_24-branch:1.3.0.8
	binutils-2_24-branchpoint:1.3
	binutils-2_21_1:1.2
	binutils-2_23_2:1.3
	binutils-2_23_1:1.3
	binutils-2_23:1.3
	binutils-2_23-branch:1.3.0.6
	binutils-2_23-branchpoint:1.3
	binutils-2_22_branch:1.3.0.4
	binutils-2_22:1.3
	binutils-2_22-branch:1.3.0.2
	binutils-2_22-branchpoint:1.3
	binutils-2_21:1.2
	binutils-2_21-branch:1.2.0.2
	binutils-2_21-branchpoint:1.2
	binutils_latest_snapshot:1.3;
locks; strict;
comment	@# @;


1.3
date	2011.04.11.18.49.05;	author jules;	state Exp;
branches;
next	1.2;

1.2
date	2010.10.22.08.13.58;	author nickc;	state Exp;
branches;
next	1.1;

1.1
date	2010.09.17.10.42.04;	author mgretton;	state Exp;
branches;
next	;


desc
@@


1.3
log
@    gas/
    * config/tc-arm.c (parse_psr): Add LHS argument. Improve support
    for *APSR bitmasks.
    (operand_parse_code): Replace OP_PSR with OP_wPSR and OP_rPSR.
    Remove OP_RVC_PSR.
    (parse_operands): Likewise.
    (do_mrs): Tweak error message for constraint.
    (do_t_mrs): Update constraints for changes to APSR support.
    (do_t_msr): Likewise. Don't set PSR_f flag here.
    (psrs): Remove "g", "nzcvq", "nzcvqg".
    (insns): Tweak entries for msr and mrs instructions.

    opcodes/
    * arm-dis.c (psr_name): Fix typo for BASEPRI_MAX.
    (print_insn_thumb32): Add APSR bitmask support.

    gas/testsuite/
    * gas/arm/mrs-msr-thumb-v7-m.s: New.
    * gas/arm/mrs-msr-thumb-v7-m.d: New.
    * gas/arm/mrs-msr-thumb-v7-m-bad.d: New.
    * gas/arm/mrs-msr-thumb-v7-m-bad.l: New.
    * gas/arm/mrs-msr-thumb-v7-m-bad.s: New.
    * gas/arm/mrs-msr-thumb-v7e-m.d: New.
    * gas/arm/mrs-msr-thumb-v7e-m.s: New.
    * gas/arm/mrs-msr-arm-v7-a-bad.d: New.
    * gas/arm/mrs-msr-arm-v7-a-bad.l: New.
    * gas/arm/mrs-msr-arm-v7-a-bad.s: New.
    * gas/arm/mrs-msr-arm-v7-a.d: New.
    * gas/arm/mrs-msr-arm-v7-a.s: New.
    * gas/arm/mrs-msr-arm-v6.d: New.
    * gas/arm/mrs-msr-arm-v6.s: New.
    * gas/arm/mrs-msr-thumb-v6t2.d: New.
    * gas/arm/mrs-msr-thumb-v6t2.s: New.
    * gas/arm/arch7.d: Fix typo in disassembly for BASEPRI_MAX,
    bitmasks for IAPSR etc.
    * gas/arm/arch7.s: Specify bitmask for APSR writes.
    * gas/arm/archv6m.s: Likewise.
    * msr-imm-bad.l: Tweak expected disassembly in error message.
    * msr-reg-bad.l: Likewise.
    * msr-imm.d: Tweak expected disassembly.
    * msr-reg.d: Likewise.
    * msr-reg-thumb.d: Likewise.
    * msr-imm.s: Specify bitmask on APSR writes.
    * msr-reg.s: Add comment about deprecated usage.
@
text
@# name: MSR register operands in thumb mode
# as: -march=armv7-a -mthumb
# source: msr-reg.s
# objdump: -dr --prefix-addresses --show-raw-insn
# warning: writing to APSR without specifying a bitmask is deprecated
# skip: *-*-*coff *-*-pe *-*-wince *-*-*aout* *-*-netbsd

.*: +file format .*arm.*

Disassembly of section .text:
00000000 <[^>]*> f389 8800 	msr	CPSR_f, r9
00000004 <[^>]*> f389 8400 	msr	CPSR_s, r9
00000008 <[^>]*> f389 8800 	msr	CPSR_f, r9
0000000c <[^>]*> f389 8c00 	msr	CPSR_fs, r9
00000010 <[^>]*> f389 8900 	msr	CPSR_fc, r9
00000014 <[^>]*> f389 8400 	msr	CPSR_s, r9
00000018 <[^>]*> f389 8800 	msr	CPSR_f, r9
0000001c <[^>]*> f389 8100 	msr	CPSR_c, r9
00000020 <[^>]*> f389 8200 	msr	CPSR_x, r9
00000024 <[^>]*> f389 8c00 	msr	CPSR_fs, r9
00000028 <[^>]*> f389 8a00 	msr	CPSR_fx, r9
0000002c <[^>]*> f389 8900 	msr	CPSR_fc, r9
00000030 <[^>]*> f389 8c00 	msr	CPSR_fs, r9
00000034 <[^>]*> f389 8600 	msr	CPSR_sx, r9
00000038 <[^>]*> f389 8500 	msr	CPSR_sc, r9
0000003c <[^>]*> f389 8a00 	msr	CPSR_fx, r9
00000040 <[^>]*> f389 8600 	msr	CPSR_sx, r9
00000044 <[^>]*> f389 8300 	msr	CPSR_xc, r9
00000048 <[^>]*> f389 8900 	msr	CPSR_fc, r9
0000004c <[^>]*> f389 8500 	msr	CPSR_sc, r9
00000050 <[^>]*> f389 8300 	msr	CPSR_xc, r9
00000054 <[^>]*> f389 8e00 	msr	CPSR_fsx, r9
00000058 <[^>]*> f389 8d00 	msr	CPSR_fsc, r9
0000005c <[^>]*> f389 8e00 	msr	CPSR_fsx, r9
00000060 <[^>]*> f389 8b00 	msr	CPSR_fxc, r9
00000064 <[^>]*> f389 8d00 	msr	CPSR_fsc, r9
00000068 <[^>]*> f389 8b00 	msr	CPSR_fxc, r9
0000006c <[^>]*> f389 8e00 	msr	CPSR_fsx, r9
00000070 <[^>]*> f389 8d00 	msr	CPSR_fsc, r9
00000074 <[^>]*> f389 8e00 	msr	CPSR_fsx, r9
00000078 <[^>]*> f389 8700 	msr	CPSR_sxc, r9
0000007c <[^>]*> f389 8d00 	msr	CPSR_fsc, r9
00000080 <[^>]*> f389 8700 	msr	CPSR_sxc, r9
00000084 <[^>]*> f389 8e00 	msr	CPSR_fsx, r9
00000088 <[^>]*> f389 8b00 	msr	CPSR_fxc, r9
0000008c <[^>]*> f389 8e00 	msr	CPSR_fsx, r9
00000090 <[^>]*> f389 8700 	msr	CPSR_sxc, r9
00000094 <[^>]*> f389 8b00 	msr	CPSR_fxc, r9
00000098 <[^>]*> f389 8700 	msr	CPSR_sxc, r9
0000009c <[^>]*> f389 8d00 	msr	CPSR_fsc, r9
000000a0 <[^>]*> f389 8b00 	msr	CPSR_fxc, r9
000000a4 <[^>]*> f389 8d00 	msr	CPSR_fsc, r9
000000a8 <[^>]*> f389 8700 	msr	CPSR_sxc, r9
000000ac <[^>]*> f389 8b00 	msr	CPSR_fxc, r9
000000b0 <[^>]*> f389 8700 	msr	CPSR_sxc, r9
000000b4 <[^>]*> f389 8f00 	msr	CPSR_fsxc, r9
000000b8 <[^>]*> f389 8f00 	msr	CPSR_fsxc, r9
000000bc <[^>]*> f389 8f00 	msr	CPSR_fsxc, r9
000000c0 <[^>]*> f389 8f00 	msr	CPSR_fsxc, r9
000000c4 <[^>]*> f389 8f00 	msr	CPSR_fsxc, r9
000000c8 <[^>]*> f389 8f00 	msr	CPSR_fsxc, r9
000000cc <[^>]*> f389 8f00 	msr	CPSR_fsxc, r9
000000d0 <[^>]*> f389 8f00 	msr	CPSR_fsxc, r9
000000d4 <[^>]*> f389 8f00 	msr	CPSR_fsxc, r9
000000d8 <[^>]*> f389 8f00 	msr	CPSR_fsxc, r9
000000dc <[^>]*> f389 8f00 	msr	CPSR_fsxc, r9
000000e0 <[^>]*> f389 8f00 	msr	CPSR_fsxc, r9
000000e4 <[^>]*> f389 8f00 	msr	CPSR_fsxc, r9
000000e8 <[^>]*> f389 8f00 	msr	CPSR_fsxc, r9
000000ec <[^>]*> f389 8f00 	msr	CPSR_fsxc, r9
000000f0 <[^>]*> f389 8f00 	msr	CPSR_fsxc, r9
000000f4 <[^>]*> f389 8f00 	msr	CPSR_fsxc, r9
000000f8 <[^>]*> f389 8f00 	msr	CPSR_fsxc, r9
000000fc <[^>]*> f389 8f00 	msr	CPSR_fsxc, r9
00000100 <[^>]*> f389 8f00 	msr	CPSR_fsxc, r9
00000104 <[^>]*> f389 8f00 	msr	CPSR_fsxc, r9
00000108 <[^>]*> f389 8f00 	msr	CPSR_fsxc, r9
0000010c <[^>]*> f389 8f00 	msr	CPSR_fsxc, r9
00000110 <[^>]*> f389 8f00 	msr	CPSR_fsxc, r9
00000114 <[^>]*> f399 8900 	msr	SPSR_fc, r9
00000118 <[^>]*> f399 8400 	msr	SPSR_s, r9
0000011c <[^>]*> f399 8800 	msr	SPSR_f, r9
00000120 <[^>]*> f399 8100 	msr	SPSR_c, r9
00000124 <[^>]*> f399 8200 	msr	SPSR_x, r9
00000128 <[^>]*> f399 8c00 	msr	SPSR_fs, r9
0000012c <[^>]*> f399 8a00 	msr	SPSR_fx, r9
00000130 <[^>]*> f399 8900 	msr	SPSR_fc, r9
00000134 <[^>]*> f399 8c00 	msr	SPSR_fs, r9
00000138 <[^>]*> f399 8600 	msr	SPSR_sx, r9
0000013c <[^>]*> f399 8500 	msr	SPSR_sc, r9
00000140 <[^>]*> f399 8a00 	msr	SPSR_fx, r9
00000144 <[^>]*> f399 8600 	msr	SPSR_sx, r9
00000148 <[^>]*> f399 8300 	msr	SPSR_xc, r9
0000014c <[^>]*> f399 8900 	msr	SPSR_fc, r9
00000150 <[^>]*> f399 8500 	msr	SPSR_sc, r9
00000154 <[^>]*> f399 8300 	msr	SPSR_xc, r9
00000158 <[^>]*> f399 8e00 	msr	SPSR_fsx, r9
0000015c <[^>]*> f399 8d00 	msr	SPSR_fsc, r9
00000160 <[^>]*> f399 8e00 	msr	SPSR_fsx, r9
00000164 <[^>]*> f399 8b00 	msr	SPSR_fxc, r9
00000168 <[^>]*> f399 8d00 	msr	SPSR_fsc, r9
0000016c <[^>]*> f399 8b00 	msr	SPSR_fxc, r9
00000170 <[^>]*> f399 8e00 	msr	SPSR_fsx, r9
00000174 <[^>]*> f399 8d00 	msr	SPSR_fsc, r9
00000178 <[^>]*> f399 8e00 	msr	SPSR_fsx, r9
0000017c <[^>]*> f399 8700 	msr	SPSR_sxc, r9
00000180 <[^>]*> f399 8d00 	msr	SPSR_fsc, r9
00000184 <[^>]*> f399 8700 	msr	SPSR_sxc, r9
00000188 <[^>]*> f399 8e00 	msr	SPSR_fsx, r9
0000018c <[^>]*> f399 8b00 	msr	SPSR_fxc, r9
00000190 <[^>]*> f399 8e00 	msr	SPSR_fsx, r9
00000194 <[^>]*> f399 8700 	msr	SPSR_sxc, r9
00000198 <[^>]*> f399 8b00 	msr	SPSR_fxc, r9
0000019c <[^>]*> f399 8700 	msr	SPSR_sxc, r9
000001a0 <[^>]*> f399 8d00 	msr	SPSR_fsc, r9
000001a4 <[^>]*> f399 8b00 	msr	SPSR_fxc, r9
000001a8 <[^>]*> f399 8d00 	msr	SPSR_fsc, r9
000001ac <[^>]*> f399 8700 	msr	SPSR_sxc, r9
000001b0 <[^>]*> f399 8b00 	msr	SPSR_fxc, r9
000001b4 <[^>]*> f399 8700 	msr	SPSR_sxc, r9
000001b8 <[^>]*> f399 8f00 	msr	SPSR_fsxc, r9
000001bc <[^>]*> f399 8f00 	msr	SPSR_fsxc, r9
000001c0 <[^>]*> f399 8f00 	msr	SPSR_fsxc, r9
000001c4 <[^>]*> f399 8f00 	msr	SPSR_fsxc, r9
000001c8 <[^>]*> f399 8f00 	msr	SPSR_fsxc, r9
000001cc <[^>]*> f399 8f00 	msr	SPSR_fsxc, r9
000001d0 <[^>]*> f399 8f00 	msr	SPSR_fsxc, r9
000001d4 <[^>]*> f399 8f00 	msr	SPSR_fsxc, r9
000001d8 <[^>]*> f399 8f00 	msr	SPSR_fsxc, r9
000001dc <[^>]*> f399 8f00 	msr	SPSR_fsxc, r9
000001e0 <[^>]*> f399 8f00 	msr	SPSR_fsxc, r9
000001e4 <[^>]*> f399 8f00 	msr	SPSR_fsxc, r9
000001e8 <[^>]*> f399 8f00 	msr	SPSR_fsxc, r9
000001ec <[^>]*> f399 8f00 	msr	SPSR_fsxc, r9
000001f0 <[^>]*> f399 8f00 	msr	SPSR_fsxc, r9
000001f4 <[^>]*> f399 8f00 	msr	SPSR_fsxc, r9
000001f8 <[^>]*> f399 8f00 	msr	SPSR_fsxc, r9
000001fc <[^>]*> f399 8f00 	msr	SPSR_fsxc, r9
00000200 <[^>]*> f399 8f00 	msr	SPSR_fsxc, r9
00000204 <[^>]*> f399 8f00 	msr	SPSR_fsxc, r9
00000208 <[^>]*> f399 8f00 	msr	SPSR_fsxc, r9
0000020c <[^>]*> f399 8f00 	msr	SPSR_fsxc, r9
00000210 <[^>]*> f399 8f00 	msr	SPSR_fsxc, r9
00000214 <[^>]*> f399 8f00 	msr	SPSR_fsxc, r9
@


1.2
log
@        * gas/all/fwdexp.d: Also look for f8ffffff.
        * gas/arm/msr-reg-thumb.d: Skip for non-ELF based targets.
        * gas/arm/vldr.d: Likewise.
        * gas/arm/thumb2_ldmstm.d: Allow for extra NOPs at the end of the disassembly.
        * gas/cfi/cfi.exp (cfi-arm-1): Only run for ELF based ARM targets.
@
text
@d5 1
d11 1
a11 1
00000000 <[^>]*> f389 8900 	msr	CPSR_fc, r9
@


1.1
log
@2010-09-17  Tejas Belagod  <tejas.belagod@@arm.com>

	* config/tc-arm.c (parse_psr): Add condition for matching "APSR" on
	non-M-arch cpus.
	(psrs): Add entry for PSR flags, g, nzcvq, nzcvqg.

2010-09-17  Tejas Belagod  <tejas.belagod@@arm.com>

	* gas/arm/msr-reg.s: New file.
	* gas/arm/msr-reg.d: Likewise.
	* gas/arm/msr-imm.s: Likewise.
	* gas/arm/msr-imm.d: Likewise.
	* gas/arm/msr-imm-bad.d: Likewise.
	* gas/arm/msr-imm-bad.l: Likewise.
	* gas/arm/msr-reg-bad.d: Likewise.
	* gas/arm/msr-imm-bad.d: Likewise.
	* gas/arm/msr-reg-thumb.d: Likewise.
	* gas/arm/arch7.s: Add tests for xpsr.
	* gas/arm/arch7.d: Likewise.
@
text
@d5 1
@

