<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.9.1"/>
<title>STM32LIB: STM32LIB::reg::SPI1::SR Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">STM32LIB
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.9.1 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li class="current"><a href="annotated.html"><span>Classes</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Class&#160;List</span></a></li>
      <li><a href="classes.html"><span>Class&#160;Index</span></a></li>
      <li><a href="hierarchy.html"><span>Class&#160;Hierarchy</span></a></li>
      <li><a href="functions.html"><span>Class&#160;Members</span></a></li>
    </ul>
  </div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="namespace_s_t_m32_l_i_b.html">STM32LIB</a></li><li class="navelem"><a class="el" href="namespace_s_t_m32_l_i_b_1_1reg.html">reg</a></li><li class="navelem"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_s_p_i1.html">SPI1</a></li><li class="navelem"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_s_p_i1_1_1_s_r.html">SR</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-types">Public Types</a> &#124;
<a href="struct_s_t_m32_l_i_b_1_1reg_1_1_s_p_i1_1_1_s_r-members.html">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">STM32LIB::reg::SPI1::SR Struct Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>status register  
 <a href="struct_s_t_m32_l_i_b_1_1reg_1_1_s_p_i1_1_1_s_r.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="_s_t_m32_f030_8hpp_source.html">STM32F030.hpp</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-types"></a>
Public Types</h2></td></tr>
<tr class="memitem:aa6e9a44ca097276a15dd8af16897854b"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_s_p_i1_1_1_s_r.html#aa6e9a44ca097276a15dd8af16897854b">RXNE</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structro__t.html">ro_t</a>, 0X40013008, 0, 1 &gt;</td></tr>
<tr class="memdesc:aa6e9a44ca097276a15dd8af16897854b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive buffer not empty.  <a href="#aa6e9a44ca097276a15dd8af16897854b">More...</a><br /></td></tr>
<tr class="separator:aa6e9a44ca097276a15dd8af16897854b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa5d43837a88099e985ef127c1451060b"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_s_p_i1_1_1_s_r.html#aa5d43837a88099e985ef127c1451060b">TXE</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structro__t.html">ro_t</a>, 0X40013008, 1, 1 &gt;</td></tr>
<tr class="memdesc:aa5d43837a88099e985ef127c1451060b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmit buffer empty.  <a href="#aa5d43837a88099e985ef127c1451060b">More...</a><br /></td></tr>
<tr class="separator:aa5d43837a88099e985ef127c1451060b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a55cf33ee0aac78a2f149b7e5025fecd4"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_s_p_i1_1_1_s_r.html#a55cf33ee0aac78a2f149b7e5025fecd4">CHSIDE</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structro__t.html">ro_t</a>, 0X40013008, 2, 1 &gt;</td></tr>
<tr class="memdesc:a55cf33ee0aac78a2f149b7e5025fecd4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel side.  <a href="#a55cf33ee0aac78a2f149b7e5025fecd4">More...</a><br /></td></tr>
<tr class="separator:a55cf33ee0aac78a2f149b7e5025fecd4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aafc4124a6e207e305c1e9c06fff39f81"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_s_p_i1_1_1_s_r.html#aafc4124a6e207e305c1e9c06fff39f81">UDR</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structro__t.html">ro_t</a>, 0X40013008, 3, 1 &gt;</td></tr>
<tr class="memdesc:aafc4124a6e207e305c1e9c06fff39f81"><td class="mdescLeft">&#160;</td><td class="mdescRight">Underrun flag.  <a href="#aafc4124a6e207e305c1e9c06fff39f81">More...</a><br /></td></tr>
<tr class="separator:aafc4124a6e207e305c1e9c06fff39f81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb1ed47899a201ca1cfeee1236b14eed"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_s_p_i1_1_1_s_r.html#afb1ed47899a201ca1cfeee1236b14eed">CRCERR</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40013008, 4, 1 &gt;</td></tr>
<tr class="memdesc:afb1ed47899a201ca1cfeee1236b14eed"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_c_r_c.html" title="cyclic redundancy check calculation unit ">CRC</a> error flag.  <a href="#afb1ed47899a201ca1cfeee1236b14eed">More...</a><br /></td></tr>
<tr class="separator:afb1ed47899a201ca1cfeee1236b14eed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5229767bd4d2a06b981cff6848f2a7e6"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_s_p_i1_1_1_s_r.html#a5229767bd4d2a06b981cff6848f2a7e6">MODF</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structro__t.html">ro_t</a>, 0X40013008, 5, 1 &gt;</td></tr>
<tr class="memdesc:a5229767bd4d2a06b981cff6848f2a7e6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mode fault.  <a href="#a5229767bd4d2a06b981cff6848f2a7e6">More...</a><br /></td></tr>
<tr class="separator:a5229767bd4d2a06b981cff6848f2a7e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc4b49267b5e9c1bcedd9c05e1814754"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_s_p_i1_1_1_s_r.html#adc4b49267b5e9c1bcedd9c05e1814754">OVR</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structro__t.html">ro_t</a>, 0X40013008, 6, 1 &gt;</td></tr>
<tr class="memdesc:adc4b49267b5e9c1bcedd9c05e1814754"><td class="mdescLeft">&#160;</td><td class="mdescRight">Overrun flag.  <a href="#adc4b49267b5e9c1bcedd9c05e1814754">More...</a><br /></td></tr>
<tr class="separator:adc4b49267b5e9c1bcedd9c05e1814754"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad8e95d77ffb73feae17024e3d661b30c"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_s_p_i1_1_1_s_r.html#ad8e95d77ffb73feae17024e3d661b30c">BSY</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structro__t.html">ro_t</a>, 0X40013008, 7, 1 &gt;</td></tr>
<tr class="memdesc:ad8e95d77ffb73feae17024e3d661b30c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Busy flag.  <a href="#ad8e95d77ffb73feae17024e3d661b30c">More...</a><br /></td></tr>
<tr class="separator:ad8e95d77ffb73feae17024e3d661b30c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acecfd8bded14d0d3a716521c478bc9c2"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_s_p_i1_1_1_s_r.html#acecfd8bded14d0d3a716521c478bc9c2">TIFRFE</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structro__t.html">ro_t</a>, 0X40013008, 8, 1 &gt;</td></tr>
<tr class="memdesc:acecfd8bded14d0d3a716521c478bc9c2"><td class="mdescLeft">&#160;</td><td class="mdescRight">TI frame format error.  <a href="#acecfd8bded14d0d3a716521c478bc9c2">More...</a><br /></td></tr>
<tr class="separator:acecfd8bded14d0d3a716521c478bc9c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a747a5e5b025b16413018a9aeec339233"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_s_p_i1_1_1_s_r.html#a747a5e5b025b16413018a9aeec339233">FRLVL</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structro__t.html">ro_t</a>, 0X40013008, 9, 2 &gt;</td></tr>
<tr class="memdesc:a747a5e5b025b16413018a9aeec339233"><td class="mdescLeft">&#160;</td><td class="mdescRight">FIFO reception level.  <a href="#a747a5e5b025b16413018a9aeec339233">More...</a><br /></td></tr>
<tr class="separator:a747a5e5b025b16413018a9aeec339233"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a990867366ebe98912eda29a240a8b506"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_s_p_i1_1_1_s_r.html#a990867366ebe98912eda29a240a8b506">FTLVL</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structro__t.html">ro_t</a>, 0X40013008, 11, 2 &gt;</td></tr>
<tr class="memdesc:a990867366ebe98912eda29a240a8b506"><td class="mdescLeft">&#160;</td><td class="mdescRight">FIFO transmission level.  <a href="#a990867366ebe98912eda29a240a8b506">More...</a><br /></td></tr>
<tr class="separator:a990867366ebe98912eda29a240a8b506"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>status register </p>
</div><h2 class="groupheader">Member Typedef Documentation</h2>
<a class="anchor" id="aa6e9a44ca097276a15dd8af16897854b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_s_p_i1_1_1_s_r.html#aa6e9a44ca097276a15dd8af16897854b">STM32LIB::reg::SPI1::SR::RXNE</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structro__t.html">ro_t</a>, 0X40013008, 0, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Receive buffer not empty. </p>

</div>
</div>
<a class="anchor" id="aa5d43837a88099e985ef127c1451060b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_s_p_i1_1_1_s_r.html#aa5d43837a88099e985ef127c1451060b">STM32LIB::reg::SPI1::SR::TXE</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structro__t.html">ro_t</a>, 0X40013008, 1, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Transmit buffer empty. </p>

</div>
</div>
<a class="anchor" id="a55cf33ee0aac78a2f149b7e5025fecd4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_s_p_i1_1_1_s_r.html#a55cf33ee0aac78a2f149b7e5025fecd4">STM32LIB::reg::SPI1::SR::CHSIDE</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structro__t.html">ro_t</a>, 0X40013008, 2, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Channel side. </p>

</div>
</div>
<a class="anchor" id="aafc4124a6e207e305c1e9c06fff39f81"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_s_p_i1_1_1_s_r.html#aafc4124a6e207e305c1e9c06fff39f81">STM32LIB::reg::SPI1::SR::UDR</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structro__t.html">ro_t</a>, 0X40013008, 3, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Underrun flag. </p>

</div>
</div>
<a class="anchor" id="afb1ed47899a201ca1cfeee1236b14eed"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_s_p_i1_1_1_s_r.html#afb1ed47899a201ca1cfeee1236b14eed">STM32LIB::reg::SPI1::SR::CRCERR</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40013008, 4, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_c_r_c.html" title="cyclic redundancy check calculation unit ">CRC</a> error flag. </p>

</div>
</div>
<a class="anchor" id="a5229767bd4d2a06b981cff6848f2a7e6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_s_p_i1_1_1_s_r.html#a5229767bd4d2a06b981cff6848f2a7e6">STM32LIB::reg::SPI1::SR::MODF</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structro__t.html">ro_t</a>, 0X40013008, 5, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Mode fault. </p>

</div>
</div>
<a class="anchor" id="adc4b49267b5e9c1bcedd9c05e1814754"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_s_p_i1_1_1_s_r.html#adc4b49267b5e9c1bcedd9c05e1814754">STM32LIB::reg::SPI1::SR::OVR</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structro__t.html">ro_t</a>, 0X40013008, 6, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Overrun flag. </p>

</div>
</div>
<a class="anchor" id="ad8e95d77ffb73feae17024e3d661b30c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_s_p_i1_1_1_s_r.html#ad8e95d77ffb73feae17024e3d661b30c">STM32LIB::reg::SPI1::SR::BSY</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structro__t.html">ro_t</a>, 0X40013008, 7, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Busy flag. </p>

</div>
</div>
<a class="anchor" id="acecfd8bded14d0d3a716521c478bc9c2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_s_p_i1_1_1_s_r.html#acecfd8bded14d0d3a716521c478bc9c2">STM32LIB::reg::SPI1::SR::TIFRFE</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structro__t.html">ro_t</a>, 0X40013008, 8, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TI frame format error. </p>

</div>
</div>
<a class="anchor" id="a747a5e5b025b16413018a9aeec339233"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_s_p_i1_1_1_s_r.html#a747a5e5b025b16413018a9aeec339233">STM32LIB::reg::SPI1::SR::FRLVL</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structro__t.html">ro_t</a>, 0X40013008, 9, 2&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>FIFO reception level. </p>

</div>
</div>
<a class="anchor" id="a990867366ebe98912eda29a240a8b506"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_s_p_i1_1_1_s_r.html#a990867366ebe98912eda29a240a8b506">STM32LIB::reg::SPI1::SR::FTLVL</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structro__t.html">ro_t</a>, 0X40013008, 11, 2&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>FIFO transmission level. </p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>stm32Lib/HAL/RegisterAccess/MCU/hpp/<a class="el" href="_s_t_m32_f030_8hpp_source.html">STM32F030.hpp</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Sat Jun 13 2015 17:24:16 for STM32LIB by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.9.1
</small></address>
</body>
</html>
