PLL_12M_clk_wiz_0_0_clk_wiz.v,verilog,xil_defaultlib,../../../bd/PLL_12M/ip/PLL_12M_clk_wiz_0_0/PLL_12M_clk_wiz_0_0_clk_wiz.v,incdir="$ref_dir/../../../../version_2.0.gen/sources_1/bd/PLL_12M/ipshared/7698"incdir="../../../../version_2.0.gen/sources_1/bd/PLL_12M/ipshared/7698"
PLL_12M_clk_wiz_0_0.v,verilog,xil_defaultlib,../../../bd/PLL_12M/ip/PLL_12M_clk_wiz_0_0/PLL_12M_clk_wiz_0_0.v,incdir="$ref_dir/../../../../version_2.0.gen/sources_1/bd/PLL_12M/ipshared/7698"incdir="../../../../version_2.0.gen/sources_1/bd/PLL_12M/ipshared/7698"
PLL_12M.vhd,vhdl,xil_defaultlib,../../../bd/PLL_12M/sim/PLL_12M.vhd,incdir="$ref_dir/../../../../version_2.0.gen/sources_1/bd/PLL_12M/ipshared/7698"incdir="../../../../version_2.0.gen/sources_1/bd/PLL_12M/ipshared/7698"
glbl.v,Verilog,xil_defaultlib,glbl.v
