// Seed: 120445626
module module_0 (
    input uwire id_0,
    input wor id_1,
    input supply0 id_2,
    output supply1 id_3,
    output wor id_4,
    output uwire id_5,
    input supply0 id_6,
    input wire id_7,
    output uwire id_8,
    output supply0 id_9
);
  id_11(
      id_7
  );
  logic [7:0] id_12;
  integer id_13 = -1;
  assign id_9 = id_0;
  wand id_14, id_15;
  wire id_16 = id_12[1];
  assign id_9 = id_0 - id_2;
  assign id_8 = 1;
  wire id_17;
  wire id_18;
  tri  id_19 = -1, id_20;
  assign module_1.type_36 = 0;
  assign id_9 = id_15;
  wire id_21;
  wire id_22, id_23, id_24;
endmodule
module module_1 (
    input tri0 id_0,
    input uwire id_1,
    output wand id_2,
    output wire id_3,
    input supply1 id_4,
    inout wor id_5,
    output supply0 id_6,
    output supply0 id_7,
    input tri1 id_8,
    input supply0 id_9,
    input tri0 id_10,
    input wire id_11,
    id_32,
    output wire id_12,
    input wor id_13,
    output wire id_14,
    input wire id_15,
    output tri0 id_16,
    input supply1 id_17,
    output supply1 id_18,
    input wire id_19,
    input uwire id_20,
    input uwire id_21,
    input tri id_22,
    input tri id_23,
    output tri0 id_24,
    output tri1 id_25,
    input tri0 id_26,
    input tri0 id_27,
    output supply1 id_28,
    output supply0 id_29,
    output supply1 id_30
);
  tri0 id_33, id_34 = id_8;
  assign id_16 = 1;
  module_0 modCall_1 (
      id_33,
      id_19,
      id_26,
      id_14,
      id_14,
      id_3,
      id_33,
      id_23,
      id_24,
      id_7
  );
endmodule
