Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.39 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.40 secs
 
--> Reading design: PianoProject.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "PianoProject.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "PianoProject"
Output Format                      : NGC
Target Device                      : xc3s500e-4-fg320

---- Source Options
Top Module Name                    : PianoProject
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/macie/OneDrive/Pulpit/Uczelnia/Semestr6/UCiSW/UCISW/PianoProject.vhf" in Library work.
Architecture behavioral of Entity pianoproject is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <PianoProject> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <PianoProject> in library <work> (Architecture <behavioral>).
WARNING:Xst:753 - "C:/Users/macie/OneDrive/Pulpit/Uczelnia/Semestr6/UCiSW/UCISW/PianoProject.vhf" line 84: Unconnected output port 'E0' of component 'PS2_Kbd'.
WARNING:Xst:753 - "C:/Users/macie/OneDrive/Pulpit/Uczelnia/Semestr6/UCiSW/UCISW/PianoProject.vhf" line 84: Unconnected output port 'F0' of component 'PS2_Kbd'.
WARNING:Xst:753 - "C:/Users/macie/OneDrive/Pulpit/Uczelnia/Semestr6/UCiSW/UCISW/PianoProject.vhf" line 84: Unconnected output port 'DO_Rdy' of component 'PS2_Kbd'.
WARNING:Xst:753 - "C:/Users/macie/OneDrive/Pulpit/Uczelnia/Semestr6/UCiSW/UCISW/PianoProject.vhf" line 84: Unconnected output port 'DO' of component 'PS2_Kbd'.
WARNING:Xst:2211 - "C:/Users/macie/OneDrive/Pulpit/Uczelnia/Semestr6/UCiSW/UCISW/PianoProject.vhf" line 84: Instantiating black box module <PS2_Kbd>.
WARNING:Xst:753 - "C:/Users/macie/OneDrive/Pulpit/Uczelnia/Semestr6/UCiSW/UCISW/PianoProject.vhf" line 94: Unconnected output port 'Busy' of component 'DACWrite'.
WARNING:Xst:2211 - "C:/Users/macie/OneDrive/Pulpit/Uczelnia/Semestr6/UCiSW/UCISW/PianoProject.vhf" line 94: Instantiating black box module <DACWrite>.
Entity <PianoProject> analyzed. Unit <PianoProject> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <PianoProject>.
    Related source file is "C:/Users/macie/OneDrive/Pulpit/Uczelnia/Semestr6/UCiSW/UCISW/PianoProject.vhf".
WARNING:Xst:653 - Signal <XLXI_2_Start_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXI_2_Reset_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXI_2_DATA_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 000000000000.
WARNING:Xst:653 - Signal <XLXI_2_Cmd_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0000.
WARNING:Xst:653 - Signal <XLXI_2_Addr_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0000.
Unit <PianoProject> synthesized.


=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <PS2_Kbd.ngc>.
Reading core <DACWrite.ngc>.
Loading core <PS2_Kbd> for timing and area information for instance <XLXI_1>.
Loading core <DACWrite> for timing and area information for instance <XLXI_2>.

=========================================================================
Advanced HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <PianoProject> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block PianoProject, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : PianoProject.ngr
Top Level Output File Name         : PianoProject
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 14

Cell Usage :
# BELS                             : 100
#      GND                         : 3
#      INV                         : 8
#      LUT1                        : 7
#      LUT2                        : 16
#      LUT3                        : 30
#      LUT3_D                      : 1
#      LUT4                        : 11
#      LUT4_D                      : 4
#      LUT4_L                      : 3
#      MUXCY                       : 7
#      VCC                         : 2
#      XORCY                       : 8
# FlipFlops/Latches                : 92
#      FD                          : 18
#      FDE                         : 57
#      FDR                         : 6
#      FDRE                        : 9
#      FDRSE                       : 2
# Clock Buffers                    : 2
#      BUFGP                       : 2
# IO Buffers                       : 12
#      IBUF                        : 3
#      OBUF                        : 9
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-4 

 Number of Slices:                       58  out of   4656     1%  
 Number of Slice Flip Flops:             92  out of   9312     0%  
 Number of 4 input LUTs:                 80  out of   9312     0%  
 Number of IOs:                          14
 Number of bonded IOBs:                  14  out of    232     6%  
 Number of GCLKs:                         2  out of     24     8%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
XLXN_26                            | BUFGP                  | 64    |
Clk_Sys                            | BUFGP                  | 28    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 6.034ns (Maximum Frequency: 165.728MHz)
   Minimum input arrival time before clock: 3.980ns
   Maximum output required time after clock: 5.620ns
   Maximum combinational path delay: 7.126ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXN_26'
  Clock period: 6.034ns (frequency: 165.728MHz)
  Total number of paths / destination ports: 649 / 122
-------------------------------------------------------------------------
Delay:               6.034ns (Levels of Logic = 3)
  Source:            XLXI_1/cnt8b_4 (FF)
  Destination:       XLXI_1/cntMod11_0 (FF)
  Source Clock:      XLXN_26 rising
  Destination Clock: XLXN_26 rising

  Data Path: XLXI_1/cnt8b_4 to XLXI_1/cntMod11_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.591   0.622  cnt8b_4 (cnt8b<4>)
     LUT4:I0->O            1   0.704   0.499  PS_Samp_cmp_eq00009 (PS_Samp_cmp_eq00009)
     LUT2:I1->O            7   0.704   0.712  PS_Samp_cmp_eq000010 (PS_Samp)
     LUT4:I3->O            4   0.704   0.587  cntMod11_or000016 (cntMod11_or0000)
     FDRE:R                    0.911          cntMod11_0
    ----------------------------------------
    Total                      6.034ns (3.614ns logic, 2.420ns route)
                                       (59.9% logic, 40.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Clk_Sys'
  Clock period: 2.892ns (frequency: 345.781MHz)
  Total number of paths / destination ports: 8 / 6
-------------------------------------------------------------------------
Delay:               2.892ns (Levels of Logic = 1)
  Source:            XLXI_2/ResStart/DIn_SR_1 (FF)
  Destination:       XLXI_2/ResStart/DInToggle (FF)
  Source Clock:      Clk_Sys rising
  Destination Clock: Clk_Sys rising

  Data Path: XLXI_2/ResStart/DIn_SR_1 to XLXI_2/ResStart/DInToggle
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.591   0.622  ResStart/DIn_SR_1 (ResStart/DIn_SR<1>)
     LUT2:I0->O            1   0.704   0.420  ResStart/DInToggle_cmp_eq00001 (ResStart/DInToggle_cmp_eq0000)
     FDE:CE                    0.555          ResStart/DInToggle
    ----------------------------------------
    Total                      2.892ns (1.850ns logic, 1.042ns route)
                                       (64.0% logic, 36.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXN_26'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              3.980ns (Levels of Logic = 4)
  Source:            PS2_Data (PAD)
  Destination:       XLXI_1/ByteRdy (FF)
  Destination Clock: XLXN_26 rising

  Data Path: PS2_Data to XLXI_1/ByteRdy
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.218   0.622  PS2_Data_IBUF (PS2_Data_IBUF)
     begin scope: 'XLXI_1'
     LUT2:I0->O            1   0.704   0.424  ByteRdy_and0000_SW0_SW0 (N6)
     LUT4:I3->O            1   0.704   0.000  ByteRdy_and0000 (ByteRdy_and0000)
     FDR:D                     0.308          ByteRdy
    ----------------------------------------
    Total                      3.980ns (2.934ns logic, 1.046ns route)
                                       (73.7% logic, 26.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXN_26'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              5.620ns (Levels of Logic = 3)
  Source:            XLXI_2/iBusy (FF)
  Destination:       DAC_CS (PAD)
  Source Clock:      XLXN_26 rising

  Data Path: XLXI_2/iBusy to DAC_CS
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRSE:C->Q            5   0.591   0.633  iBusy (iBusy)
     INV:I->O              1   0.704   0.420  DAC_CS1_INV_0 (DAC_CS)
     end scope: 'XLXI_2'
     OBUF:I->O                 3.272          DAC_CS_OBUF (DAC_CS)
    ----------------------------------------
    Total                      5.620ns (4.567ns logic, 1.053ns route)
                                       (81.3% logic, 18.7% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               7.126ns (Levels of Logic = 4)
  Source:            XLXN_26 (PAD)
  Destination:       SPI_SCK (PAD)

  Data Path: XLXN_26 to SPI_SCK
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     BUFGP:I->O           65   1.457   1.273  XLXN_26_BUFGP (XLXN_26_BUFGP)
     begin scope: 'XLXI_2'
     INV:I->O              1   0.704   0.420  SPI_SCK1_INV_0 (SPI_SCK)
     end scope: 'XLXI_2'
     OBUF:I->O                 3.272          SPI_SCK_OBUF (SPI_SCK)
    ----------------------------------------
    Total                      7.126ns (5.433ns logic, 1.693ns route)
                                       (76.2% logic, 23.8% route)

=========================================================================


Total REAL time to Xst completion: 9.00 secs
Total CPU time to Xst completion: 8.31 secs
 
--> 

Total memory usage is 4522532 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   12 (   0 filtered)
Number of infos    :    0 (   0 filtered)

