
                         Lattice Mapping Report File

Design:  TriangularWaves
Family:  iCE40UP
Device:  iCE40UP5K
Package: SG48
Performance Grade:  High-Performance_1.2V

Mapper:    version Radiant Software (64-bit) 2023.2.0.38.1
Mapped on: Tue May 28 21:00:35 2024

Design Information
------------------

Command line:   map -i TP3_E4_TP3_E4_syn.udb -pdc C:/Users/valen/Downloads/UPdui
     no-v3.0-master/RTL/radiant-reveal/TP3_E4/source/TP3_E4/TP3_E4.pdc -o
     TP3_E4_TP3_E4_map.udb -mp TP3_E4_TP3_E4.mrp -hierrpt -gui -msgset C:/Users/
     valen/Downloads/UPduino-v3.0-master/RTL/radiant-reveal/TP3_E4/promote.xml

Design Summary
--------------

   Number of slice registers:  16 out of  5280 (<1%)
   Number of I/O registers:      0 out of   117 (0%)
   Number of LUT4s:           108 out of  5280 (2%)
      Number of logic LUT4s:              58
      Number of ripple logic:             25 (50 LUT4s)
   Number of IO sites used:   20 out of 39 (51%)
      Number of IO sites used for general PIO: 20
      Number of IO sites used for I3C: 0 out of 2 (0%)
      (note: If I3C is not used, its site can be used as general PIO)
      Number of IO sites used for PIO+I3C: 20 out of 36 (56%)
      Number of IO sites used for OD+RGB IO buffers: 0 out of 3 (0%)
      (note: If RGB LED drivers are not used, sites can be used as OD outputs,
       see TN1288 iCE40 LED Driver Usage Guide)
      Number of IO sites used for PIO+I3C+OD+RGB: 20 out of 39 (51%)
   Number of DSPs:             0 out of 8 (0%)
   Number of I2Cs:             0 out of 2 (0%)
   Number of High Speed OSCs:  0 out of 1 (0%)
   Number of Low Speed OSCs:   0 out of 1 (0%)
   Number of RGB PWM:          0 out of 1 (0%)
   Number of RGB Drivers:      0 out of 1 (0%)
   Number of SCL FILTERs:      0 out of 2 (0%)
   Number of SRAMs:            0 out of 4 (0%)
   Number of WARMBOOTs:        0 out of 1 (0%)
   Number of SPIs:             0 out of 2 (0%)
   Number of EBRs:             0 out of 30 (0%)
   Number of PLLs:             0 out of 1 (0%)
   Number of Clocks:  1
      Net clk_c: 16 loads, 16 rising, 0 falling (Driver: Port clk)
   Number of Clock Enables:  1
      Pin clk_enable: 16 loads, 16 SLICEs (Net: ce_out_c_c)
   Number of LSRs:  1
      Pin reset: 16 loads, 16 SLICEs (Net: reset_c)
   Top 10 highest fanout non-clock nets:
      Net ce_out_c_c: 17 loads
      Net n31: 16 loads
      Net reset_c: 16 loads
      Net switch_compare_1: 16 loads
      Net VCC_net: 16 loads
      Net Counter_Limited_count[10]: 4 loads

                                    Page 1





Design Summary (cont)
---------------------
      Net Counter_Limited_count[11]: 4 loads
      Net Counter_Limited_count[12]: 4 loads
      Net Counter_Limited_count[7]: 4 loads
      Net Counter_Limited_count[8]: 4 loads





   Number of warnings:  0
   Number of errors:    0

Design Errors/Warnings
----------------------

   No errors or warnings present.

IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+-------+-------+-----------+
| IO Name             | Direction | Levelmode |  IO   |  IO   | Special   |
|                     |           |  IO_TYPE  |  REG  |  DDR  | IO Buffer |
+---------------------+-----------+-----------+-------+-------+-----------+
| ce_out              | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| Out5[15]            | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| Out5[14]            | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| Out5[13]            | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| Out5[12]            | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| Out5[11]            | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| Out5[10]            | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| Out5[9]             | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| Out5[8]             | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| Out5[7]             | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| Out5[6]             | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| Out5[5]             | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| Out5[4]             | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| Out5[3]             | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| Out5[2]             | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| Out5[1]             | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| Out5[0]             | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+

                                    Page 2





IO (PIO) Attributes (cont)
--------------------------
| clk                 | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| reset               | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| clk_enable          | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+

Removed logic
-------------

Block i1 was optimized away.

Constraint Summary
------------------

   Total number of constraints: 0
   Total number of constraints dropped: 0

Run Time and Memory Usage
-------------------------

   Total CPU Time: 0 secs
   Total REAL Time: 0 secs
   Peak Memory Usage: 62 MB
Checksum -- map: e73ea0d7248bed55e97460ac4c71840bdb0cc9d

































                                    Page 3


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995
     AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent
     Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems
     All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor
     Corporation,  All rights reserved.
