#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Mon Oct  7 10:26:39 2024
# Process ID: 10432
# Current directory: C:/SoC_Lab/SimLab01
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8660 C:\SoC_Lab\SimLab01\SimLab01.xpr
# Log file: C:/SoC_Lab/SimLab01/vivado.log
# Journal file: C:/SoC_Lab/SimLab01\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/SoC_Lab/SimLab01/SimLab01.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/SoC_Lab/SimLab01/SimLab01.srcs/sim_1/new/Timer.v w ]
add_files -fileset sim_1 C:/SoC_Lab/SimLab01/SimLab01.srcs/sim_1/new/Timer.v
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/SoC_Lab/SimLab01/SimLab01.srcs/sim_1/new/AddrDec_Timer.v w ]
add_files -fileset sim_1 C:/SoC_Lab/SimLab01/SimLab01.srcs/sim_1/new/AddrDec_Timer.v
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/SoC_Lab/SimLab01/SimLab01.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_WB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/SoC_Lab/SimLab01/SimLab01.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_WB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SoC_Lab/SimLab01/SimLab01.srcs/sim_1/new/DigOutPort.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DigOutPort
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SoC_Lab/SimLab01/SimLab01.srcs/sim_1/new/tb_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_WB
INFO: [VRFC 10-2458] undeclared symbol wSTB_DOT, assumed default net type wire [C:/SoC_Lab/SimLab01/SimLab01.srcs/sim_1/new/tb_WB.v:45]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SoC_Lab/SimLab01/SimLab01.srcs/sim_1/new/AddrDec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddrDec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SoC_Lab/SimLab01/SimLab01.srcs/sim_1/new/ConstReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConstReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SoC_Lab/SimLab01/SimLab01.srcs/sim_1/new/AddrDec_DOT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddrDec_DOT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SoC_Lab/SimLab01/SimLab01.srcs/sim_1/new/Timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Timer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SoC_Lab/SimLab01/SimLab01.srcs/sim_1/new/AddrDec_Timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddrDec_Timer
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/SoC_Lab/SimLab01/SimLab01.sim/sim_1/behav/xsim'
"xelab -wto d37c42bbbd01400a9ccd620d5c86f79f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_WB_behav xil_defaultlib.tb_WB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto d37c42bbbd01400a9ccd620d5c86f79f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_WB_behav xil_defaultlib.tb_WB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3180] cannot find port 'oSTBh' on this module [C:/SoC_Lab/SimLab01/SimLab01.srcs/sim_1/new/tb_WB.v:55]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/SoC_Lab/SimLab01/SimLab01.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/SoC_Lab/SimLab01/SimLab01.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/SoC_Lab/SimLab01/SimLab01.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_WB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/SoC_Lab/SimLab01/SimLab01.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_WB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SoC_Lab/SimLab01/SimLab01.srcs/sim_1/new/DigOutPort.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DigOutPort
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SoC_Lab/SimLab01/SimLab01.srcs/sim_1/new/tb_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SoC_Lab/SimLab01/SimLab01.srcs/sim_1/new/AddrDec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddrDec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SoC_Lab/SimLab01/SimLab01.srcs/sim_1/new/ConstReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConstReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SoC_Lab/SimLab01/SimLab01.srcs/sim_1/new/AddrDec_DOT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddrDec_DOT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SoC_Lab/SimLab01/SimLab01.srcs/sim_1/new/Timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Timer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SoC_Lab/SimLab01/SimLab01.srcs/sim_1/new/AddrDec_Timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddrDec_Timer
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/SoC_Lab/SimLab01/SimLab01.sim/sim_1/behav/xsim'
"xelab -wto d37c42bbbd01400a9ccd620d5c86f79f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_WB_behav xil_defaultlib.tb_WB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto d37c42bbbd01400a9ccd620d5c86f79f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_WB_behav xil_defaultlib.tb_WB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3180] cannot find port 'oSTBh' on this module [C:/SoC_Lab/SimLab01/SimLab01.srcs/sim_1/new/tb_WB.v:55]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/SoC_Lab/SimLab01/SimLab01.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/SoC_Lab/SimLab01/SimLab01.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/SoC_Lab/SimLab01/SimLab01.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_WB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/SoC_Lab/SimLab01/SimLab01.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_WB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SoC_Lab/SimLab01/SimLab01.srcs/sim_1/new/DigOutPort.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DigOutPort
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SoC_Lab/SimLab01/SimLab01.srcs/sim_1/new/tb_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SoC_Lab/SimLab01/SimLab01.srcs/sim_1/new/AddrDec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddrDec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SoC_Lab/SimLab01/SimLab01.srcs/sim_1/new/ConstReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConstReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SoC_Lab/SimLab01/SimLab01.srcs/sim_1/new/AddrDec_DOT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddrDec_DOT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SoC_Lab/SimLab01/SimLab01.srcs/sim_1/new/Timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Timer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SoC_Lab/SimLab01/SimLab01.srcs/sim_1/new/AddrDec_Timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddrDec_Timer
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/SoC_Lab/SimLab01/SimLab01.sim/sim_1/behav/xsim'
"xelab -wto d37c42bbbd01400a9ccd620d5c86f79f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_WB_behav xil_defaultlib.tb_WB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto d37c42bbbd01400a9ccd620d5c86f79f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_WB_behav xil_defaultlib.tb_WB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'oTOUT' [C:/SoC_Lab/SimLab01/SimLab01.srcs/sim_1/new/tb_WB.v:49]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Timer
Compiling module xil_defaultlib.AddrDec_Timer
Compiling module xil_defaultlib.tb_WB
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_WB_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/SoC_Lab/SimLab01/SimLab01.sim/sim_1/behav/xsim/xsim.dir/tb_WB_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Oct  7 11:17:57 2024...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/SoC_Lab/SimLab01/SimLab01.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_WB_behav -key {Behavioral:sim_1:Functional:tb_WB} -tclbatch {tb_WB.tcl} -view {C:/SoC_Lab/SimLab01/tb_WB_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config C:/SoC_Lab/SimLab01/tb_WB_behav.wcfg
WARNING: Simulation object /tb_WB/wDOUTA was not found in the design.
WARNING: Simulation object /tb_WB/wDOUTB was not found in the design.
WARNING: Simulation object /tb_WB/wDOUTC was not found in the design.
source tb_WB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_WB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 795.586 ; gain = 20.809
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/SoC_Lab/SimLab01/SimLab01.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_WB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/SoC_Lab/SimLab01/SimLab01.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_WB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SoC_Lab/SimLab01/SimLab01.srcs/sim_1/new/DigOutPort.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DigOutPort
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SoC_Lab/SimLab01/SimLab01.srcs/sim_1/new/tb_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SoC_Lab/SimLab01/SimLab01.srcs/sim_1/new/AddrDec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddrDec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SoC_Lab/SimLab01/SimLab01.srcs/sim_1/new/ConstReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConstReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SoC_Lab/SimLab01/SimLab01.srcs/sim_1/new/AddrDec_DOT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddrDec_DOT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SoC_Lab/SimLab01/SimLab01.srcs/sim_1/new/Timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Timer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SoC_Lab/SimLab01/SimLab01.srcs/sim_1/new/AddrDec_Timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddrDec_Timer
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/SoC_Lab/SimLab01/SimLab01.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/SoC_Lab/SimLab01/SimLab01.sim/sim_1/behav/xsim'
"xelab -wto d37c42bbbd01400a9ccd620d5c86f79f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_WB_behav xil_defaultlib.tb_WB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto d37c42bbbd01400a9ccd620d5c86f79f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_WB_behav xil_defaultlib.tb_WB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'oTOUT' [C:/SoC_Lab/SimLab01/SimLab01.srcs/sim_1/new/tb_WB.v:49]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Timer
Compiling module xil_defaultlib.AddrDec_Timer
Compiling module xil_defaultlib.tb_WB
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_WB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 832.461 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/SoC_Lab/SimLab01/SimLab01.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_WB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/SoC_Lab/SimLab01/SimLab01.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_WB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SoC_Lab/SimLab01/SimLab01.srcs/sim_1/new/Timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Timer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SoC_Lab/SimLab01/SimLab01.srcs/sim_1/new/AddrDec_Timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddrDec_Timer
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/SoC_Lab/SimLab01/SimLab01.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/SoC_Lab/SimLab01/SimLab01.sim/sim_1/behav/xsim'
"xelab -wto d37c42bbbd01400a9ccd620d5c86f79f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_WB_behav xil_defaultlib.tb_WB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto d37c42bbbd01400a9ccd620d5c86f79f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_WB_behav xil_defaultlib.tb_WB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'oTOUT' [C:/SoC_Lab/SimLab01/SimLab01.srcs/sim_1/new/tb_WB.v:49]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Timer
Compiling module xil_defaultlib.AddrDec_Timer
Compiling module xil_defaultlib.tb_WB
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_WB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 832.461 ; gain = 0.000
save_wave_config {C:/SoC_Lab/SimLab01/tb_WB_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/SoC_Lab/SimLab01/SimLab01.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_WB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/SoC_Lab/SimLab01/SimLab01.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_WB_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/SoC_Lab/SimLab01/SimLab01.sim/sim_1/behav/xsim'
"xelab -wto d37c42bbbd01400a9ccd620d5c86f79f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_WB_behav xil_defaultlib.tb_WB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto d37c42bbbd01400a9ccd620d5c86f79f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_WB_behav xil_defaultlib.tb_WB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'oTOUT' [C:/SoC_Lab/SimLab01/SimLab01.srcs/sim_1/new/tb_WB.v:49]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/SoC_Lab/SimLab01/SimLab01.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_WB_behav -key {Behavioral:sim_1:Functional:tb_WB} -tclbatch {tb_WB.tcl} -view {C:/SoC_Lab/SimLab01/tb_WB_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config C:/SoC_Lab/SimLab01/tb_WB_behav.wcfg
source tb_WB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_WB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 850.844 ; gain = 0.000
add_wave {{/tb_WB/Timer0/rReg}} {{/tb_WB/Timer0/rRegCnt}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/SoC_Lab/SimLab01/SimLab01.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_WB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/SoC_Lab/SimLab01/SimLab01.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_WB_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/SoC_Lab/SimLab01/SimLab01.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/SoC_Lab/SimLab01/SimLab01.sim/sim_1/behav/xsim'
"xelab -wto d37c42bbbd01400a9ccd620d5c86f79f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_WB_behav xil_defaultlib.tb_WB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto d37c42bbbd01400a9ccd620d5c86f79f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_WB_behav xil_defaultlib.tb_WB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'oTOUT' [C:/SoC_Lab/SimLab01/SimLab01.srcs/sim_1/new/tb_WB.v:49]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 920.797 ; gain = 0.000
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tb_WB/rRST}} {{/tb_WB/rCLK}} {{/tb_WB/rADR}} {{/tb_WB/rDAT}} {{/tb_WB/wDAT}} {{/tb_WB/rWE}} {{/tb_WB/rSTB}} {{/tb_WB/wACK}} {{/tb_WB/wTOUT}} {{/tb_WB/wSTB_Timer}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tb_WB/Timer0/iADR}} {{/tb_WB/Timer0/iDAT}} {{/tb_WB/Timer0/oDAT}} {{/tb_WB/Timer0/iWE}} {{/tb_WB/Timer0/iSTB}} {{/tb_WB/Timer0/oACK}} {{/tb_WB/Timer0/oTOUT}} {{/tb_WB/Timer0/rReg}} {{/tb_WB/Timer0/rRegCnt}} {{/tb_WB/Timer0/wSel}} {{/tb_WB/Timer0/rTOUT}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/SoC_Lab/SimLab01/SimLab01.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_WB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/SoC_Lab/SimLab01/SimLab01.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_WB_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/SoC_Lab/SimLab01/SimLab01.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/SoC_Lab/SimLab01/SimLab01.sim/sim_1/behav/xsim'
"xelab -wto d37c42bbbd01400a9ccd620d5c86f79f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_WB_behav xil_defaultlib.tb_WB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto d37c42bbbd01400a9ccd620d5c86f79f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_WB_behav xil_defaultlib.tb_WB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'oTOUT' [C:/SoC_Lab/SimLab01/SimLab01.srcs/sim_1/new/tb_WB.v:49]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 920.797 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/SoC_Lab/SimLab01/SimLab01.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_WB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/SoC_Lab/SimLab01/SimLab01.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_WB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SoC_Lab/SimLab01/SimLab01.srcs/sim_1/new/DigOutPort.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DigOutPort
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SoC_Lab/SimLab01/SimLab01.srcs/sim_1/new/tb_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SoC_Lab/SimLab01/SimLab01.srcs/sim_1/new/AddrDec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddrDec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SoC_Lab/SimLab01/SimLab01.srcs/sim_1/new/ConstReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConstReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SoC_Lab/SimLab01/SimLab01.srcs/sim_1/new/AddrDec_DOT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddrDec_DOT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SoC_Lab/SimLab01/SimLab01.srcs/sim_1/new/Timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Timer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SoC_Lab/SimLab01/SimLab01.srcs/sim_1/new/AddrDec_Timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddrDec_Timer
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/SoC_Lab/SimLab01/SimLab01.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/SoC_Lab/SimLab01/SimLab01.sim/sim_1/behav/xsim'
"xelab -wto d37c42bbbd01400a9ccd620d5c86f79f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_WB_behav xil_defaultlib.tb_WB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto d37c42bbbd01400a9ccd620d5c86f79f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_WB_behav xil_defaultlib.tb_WB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'oTOUT' [C:/SoC_Lab/SimLab01/SimLab01.srcs/sim_1/new/tb_WB.v:49]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Timer
Compiling module xil_defaultlib.AddrDec_Timer
Compiling module xil_defaultlib.tb_WB
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_WB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 920.797 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/SoC_Lab/SimLab01/SimLab01.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_WB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/SoC_Lab/SimLab01/SimLab01.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_WB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SoC_Lab/SimLab01/SimLab01.srcs/sim_1/new/DigOutPort.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DigOutPort
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SoC_Lab/SimLab01/SimLab01.srcs/sim_1/new/tb_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SoC_Lab/SimLab01/SimLab01.srcs/sim_1/new/AddrDec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddrDec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SoC_Lab/SimLab01/SimLab01.srcs/sim_1/new/ConstReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConstReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SoC_Lab/SimLab01/SimLab01.srcs/sim_1/new/AddrDec_DOT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddrDec_DOT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SoC_Lab/SimLab01/SimLab01.srcs/sim_1/new/Timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Timer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SoC_Lab/SimLab01/SimLab01.srcs/sim_1/new/AddrDec_Timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddrDec_Timer
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/SoC_Lab/SimLab01/SimLab01.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/SoC_Lab/SimLab01/SimLab01.sim/sim_1/behav/xsim'
"xelab -wto d37c42bbbd01400a9ccd620d5c86f79f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_WB_behav xil_defaultlib.tb_WB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto d37c42bbbd01400a9ccd620d5c86f79f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_WB_behav xil_defaultlib.tb_WB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'oTOUT' [C:/SoC_Lab/SimLab01/SimLab01.srcs/sim_1/new/tb_WB.v:49]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Timer
Compiling module xil_defaultlib.AddrDec_Timer
Compiling module xil_defaultlib.tb_WB
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_WB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1339.555 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/SoC_Lab/SimLab01/SimLab01.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_WB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/SoC_Lab/SimLab01/SimLab01.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_WB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SoC_Lab/SimLab01/SimLab01.srcs/sim_1/new/DigOutPort.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DigOutPort
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SoC_Lab/SimLab01/SimLab01.srcs/sim_1/new/tb_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SoC_Lab/SimLab01/SimLab01.srcs/sim_1/new/AddrDec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddrDec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SoC_Lab/SimLab01/SimLab01.srcs/sim_1/new/ConstReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConstReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SoC_Lab/SimLab01/SimLab01.srcs/sim_1/new/AddrDec_DOT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddrDec_DOT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SoC_Lab/SimLab01/SimLab01.srcs/sim_1/new/Timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Timer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SoC_Lab/SimLab01/SimLab01.srcs/sim_1/new/AddrDec_Timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddrDec_Timer
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/SoC_Lab/SimLab01/SimLab01.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/SoC_Lab/SimLab01/SimLab01.sim/sim_1/behav/xsim'
"xelab -wto d37c42bbbd01400a9ccd620d5c86f79f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_WB_behav xil_defaultlib.tb_WB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto d37c42bbbd01400a9ccd620d5c86f79f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_WB_behav xil_defaultlib.tb_WB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'oTOUT' [C:/SoC_Lab/SimLab01/SimLab01.srcs/sim_1/new/tb_WB.v:49]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Timer
Compiling module xil_defaultlib.AddrDec_Timer
Compiling module xil_defaultlib.tb_WB
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_WB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1391.727 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/SoC_Lab/SimLab01/SimLab01.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_WB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/SoC_Lab/SimLab01/SimLab01.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_WB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SoC_Lab/SimLab01/SimLab01.srcs/sim_1/new/DigOutPort.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DigOutPort
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SoC_Lab/SimLab01/SimLab01.srcs/sim_1/new/tb_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SoC_Lab/SimLab01/SimLab01.srcs/sim_1/new/AddrDec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddrDec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SoC_Lab/SimLab01/SimLab01.srcs/sim_1/new/ConstReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConstReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SoC_Lab/SimLab01/SimLab01.srcs/sim_1/new/AddrDec_DOT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddrDec_DOT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SoC_Lab/SimLab01/SimLab01.srcs/sim_1/new/Timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Timer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SoC_Lab/SimLab01/SimLab01.srcs/sim_1/new/AddrDec_Timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddrDec_Timer
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/SoC_Lab/SimLab01/SimLab01.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/SoC_Lab/SimLab01/SimLab01.sim/sim_1/behav/xsim'
"xelab -wto d37c42bbbd01400a9ccd620d5c86f79f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_WB_behav xil_defaultlib.tb_WB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto d37c42bbbd01400a9ccd620d5c86f79f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_WB_behav xil_defaultlib.tb_WB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Timer
Compiling module xil_defaultlib.AddrDec_Timer
Compiling module xil_defaultlib.tb_WB
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_WB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1391.727 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/SoC_Lab/SimLab01/SimLab01.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_WB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/SoC_Lab/SimLab01/SimLab01.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_WB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SoC_Lab/SimLab01/SimLab01.srcs/sim_1/new/DigOutPort.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DigOutPort
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SoC_Lab/SimLab01/SimLab01.srcs/sim_1/new/tb_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SoC_Lab/SimLab01/SimLab01.srcs/sim_1/new/AddrDec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddrDec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SoC_Lab/SimLab01/SimLab01.srcs/sim_1/new/ConstReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConstReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SoC_Lab/SimLab01/SimLab01.srcs/sim_1/new/AddrDec_DOT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddrDec_DOT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SoC_Lab/SimLab01/SimLab01.srcs/sim_1/new/Timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Timer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SoC_Lab/SimLab01/SimLab01.srcs/sim_1/new/AddrDec_Timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddrDec_Timer
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/SoC_Lab/SimLab01/SimLab01.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/SoC_Lab/SimLab01/SimLab01.sim/sim_1/behav/xsim'
"xelab -wto d37c42bbbd01400a9ccd620d5c86f79f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_WB_behav xil_defaultlib.tb_WB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto d37c42bbbd01400a9ccd620d5c86f79f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_WB_behav xil_defaultlib.tb_WB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Timer
Compiling module xil_defaultlib.AddrDec_Timer
Compiling module xil_defaultlib.tb_WB
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_WB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1391.727 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/SoC_Lab/SimLab01/SimLab01.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_WB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/SoC_Lab/SimLab01/SimLab01.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_WB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SoC_Lab/SimLab01/SimLab01.srcs/sim_1/new/DigOutPort.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DigOutPort
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SoC_Lab/SimLab01/SimLab01.srcs/sim_1/new/tb_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SoC_Lab/SimLab01/SimLab01.srcs/sim_1/new/AddrDec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddrDec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SoC_Lab/SimLab01/SimLab01.srcs/sim_1/new/ConstReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConstReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SoC_Lab/SimLab01/SimLab01.srcs/sim_1/new/AddrDec_DOT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddrDec_DOT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SoC_Lab/SimLab01/SimLab01.srcs/sim_1/new/Timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Timer
WARNING: [VRFC 10-3248] data object 'rTOUT' is already declared [C:/SoC_Lab/SimLab01/SimLab01.srcs/sim_1/new/Timer.v:37]
ERROR: [VRFC 10-3703] second declaration of 'rTOUT' ignored [C:/SoC_Lab/SimLab01/SimLab01.srcs/sim_1/new/Timer.v:37]
ERROR: [VRFC 10-2865] module 'Timer' ignored due to previous errors [C:/SoC_Lab/SimLab01/SimLab01.srcs/sim_1/new/Timer.v:2]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/SoC_Lab/SimLab01/SimLab01.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/SoC_Lab/SimLab01/SimLab01.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

save_wave_config {C:/SoC_Lab/SimLab01/tb_WB_behav1.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/SoC_Lab/SimLab01/SimLab01.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_WB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/SoC_Lab/SimLab01/SimLab01.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_WB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SoC_Lab/SimLab01/SimLab01.srcs/sim_1/new/DigOutPort.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DigOutPort
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SoC_Lab/SimLab01/SimLab01.srcs/sim_1/new/tb_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SoC_Lab/SimLab01/SimLab01.srcs/sim_1/new/AddrDec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddrDec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SoC_Lab/SimLab01/SimLab01.srcs/sim_1/new/ConstReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConstReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SoC_Lab/SimLab01/SimLab01.srcs/sim_1/new/AddrDec_DOT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddrDec_DOT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SoC_Lab/SimLab01/SimLab01.srcs/sim_1/new/Timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Timer
WARNING: [VRFC 10-3248] data object 'rTOUT' is already declared [C:/SoC_Lab/SimLab01/SimLab01.srcs/sim_1/new/Timer.v:37]
ERROR: [VRFC 10-3703] second declaration of 'rTOUT' ignored [C:/SoC_Lab/SimLab01/SimLab01.srcs/sim_1/new/Timer.v:37]
ERROR: [VRFC 10-2865] module 'Timer' ignored due to previous errors [C:/SoC_Lab/SimLab01/SimLab01.srcs/sim_1/new/Timer.v:2]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/SoC_Lab/SimLab01/SimLab01.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/SoC_Lab/SimLab01/SimLab01.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/SoC_Lab/SimLab01/SimLab01.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_WB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/SoC_Lab/SimLab01/SimLab01.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_WB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SoC_Lab/SimLab01/SimLab01.srcs/sim_1/new/DigOutPort.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DigOutPort
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SoC_Lab/SimLab01/SimLab01.srcs/sim_1/new/tb_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SoC_Lab/SimLab01/SimLab01.srcs/sim_1/new/AddrDec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddrDec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SoC_Lab/SimLab01/SimLab01.srcs/sim_1/new/ConstReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConstReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SoC_Lab/SimLab01/SimLab01.srcs/sim_1/new/AddrDec_DOT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddrDec_DOT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SoC_Lab/SimLab01/SimLab01.srcs/sim_1/new/Timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Timer
WARNING: [VRFC 10-3248] data object 'rTOUT' is already declared [C:/SoC_Lab/SimLab01/SimLab01.srcs/sim_1/new/Timer.v:37]
ERROR: [VRFC 10-3703] second declaration of 'rTOUT' ignored [C:/SoC_Lab/SimLab01/SimLab01.srcs/sim_1/new/Timer.v:37]
ERROR: [VRFC 10-2865] module 'Timer' ignored due to previous errors [C:/SoC_Lab/SimLab01/SimLab01.srcs/sim_1/new/Timer.v:2]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/SoC_Lab/SimLab01/SimLab01.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/SoC_Lab/SimLab01/SimLab01.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/SoC_Lab/SimLab01/SimLab01.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_WB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/SoC_Lab/SimLab01/SimLab01.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_WB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SoC_Lab/SimLab01/SimLab01.srcs/sim_1/new/DigOutPort.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DigOutPort
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SoC_Lab/SimLab01/SimLab01.srcs/sim_1/new/tb_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SoC_Lab/SimLab01/SimLab01.srcs/sim_1/new/AddrDec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddrDec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SoC_Lab/SimLab01/SimLab01.srcs/sim_1/new/ConstReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConstReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SoC_Lab/SimLab01/SimLab01.srcs/sim_1/new/AddrDec_DOT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddrDec_DOT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SoC_Lab/SimLab01/SimLab01.srcs/sim_1/new/Timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Timer
WARNING: [VRFC 10-3248] data object 'rTOUT' is already declared [C:/SoC_Lab/SimLab01/SimLab01.srcs/sim_1/new/Timer.v:37]
ERROR: [VRFC 10-3703] second declaration of 'rTOUT' ignored [C:/SoC_Lab/SimLab01/SimLab01.srcs/sim_1/new/Timer.v:37]
ERROR: [VRFC 10-2865] module 'Timer' ignored due to previous errors [C:/SoC_Lab/SimLab01/SimLab01.srcs/sim_1/new/Timer.v:2]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/SoC_Lab/SimLab01/SimLab01.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/SoC_Lab/SimLab01/SimLab01.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
exit
INFO: [Common 17-206] Exiting Vivado at Mon Oct  7 11:49:00 2024...
